// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "06/06/2022 14:27:38"

// 
// Device: Altera EP4CE30F23I7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module simple (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	clk,
	rst,
	exec,
	in,
	out,
	out2,
	out3,
	out4,
	seg_out,
	seg_out_2,
	seg_sel,
	seg_sel_1,
	seg_sel_2,
	seg_sel_3,
	seg_sel_4,
	seg_sel_5,
	seg_sel_6,
	seg_sel_7,
	phase);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	clk;
input 	rst;
input 	exec;
input 	[15:0] in;
output 	[15:0] out;
output 	[15:0] out2;
output 	[15:0] out3;
output 	[31:0] out4;
output 	[31:0] seg_out;
output 	[31:0] seg_out_2;
output 	seg_sel;
output 	seg_sel_1;
output 	seg_sel_2;
output 	seg_sel_3;
output 	seg_sel_4;
output 	seg_sel_5;
output 	seg_sel_6;
output 	seg_sel_7;
output 	[2:0] phase;

// Design Ports Information
// out[0]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[2]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[3]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[4]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[5]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[6]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[7]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[8]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[9]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[10]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[11]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[12]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[13]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[14]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[15]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2[0]	=>  Location: PIN_N22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2[1]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2[2]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2[3]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2[4]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2[5]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2[6]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2[7]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2[8]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2[9]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2[10]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2[11]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2[12]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2[13]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2[14]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2[15]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3[0]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3[1]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3[2]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3[3]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3[4]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3[5]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3[6]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3[7]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3[8]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3[9]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3[10]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3[11]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3[12]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3[13]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3[14]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3[15]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out4[0]	=>  Location: PIN_N17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out4[1]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out4[2]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out4[3]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out4[4]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out4[5]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out4[6]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out4[7]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out4[8]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out4[9]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out4[10]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out4[11]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out4[12]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out4[13]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out4[14]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out4[15]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out4[16]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out4[17]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out4[18]	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out4[19]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out4[20]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out4[21]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out4[22]	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out4[23]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out4[24]	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out4[25]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out4[26]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out4[27]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out4[28]	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out4[29]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out4[30]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out4[31]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_out[0]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_out[1]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_out[2]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_out[3]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_out[4]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_out[5]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_out[6]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_out[7]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_out[8]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_out[9]	=>  Location: PIN_Y8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_out[10]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_out[11]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_out[12]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_out[13]	=>  Location: PIN_U9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_out[14]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_out[15]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_out[16]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_out[17]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_out[18]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_out[19]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_out[20]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_out[21]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_out[22]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_out[23]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_out[24]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_out[25]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_out[26]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_out[27]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_out[28]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_out[29]	=>  Location: PIN_W6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_out[30]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_out[31]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_out_2[0]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_out_2[1]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_out_2[2]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_out_2[3]	=>  Location: PIN_T16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_out_2[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_out_2[5]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_out_2[6]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_out_2[7]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_out_2[8]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_out_2[9]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_out_2[10]	=>  Location: PIN_W14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_out_2[11]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_out_2[12]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_out_2[13]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_out_2[14]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_out_2[15]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_out_2[16]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_out_2[17]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_out_2[18]	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_out_2[19]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_out_2[20]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_out_2[21]	=>  Location: PIN_U14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_out_2[22]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_out_2[23]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_out_2[24]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_out_2[25]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_out_2[26]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_out_2[27]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_out_2[28]	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_out_2[29]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_out_2[30]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_out_2[31]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_sel	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_sel_1	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_sel_2	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_sel_3	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_sel_4	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_sel_5	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_sel_6	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_sel_7	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// phase[0]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// phase[1]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// phase[2]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// exec	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[0]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[1]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[2]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[3]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[4]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[5]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[8]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[9]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[10]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[11]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[12]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[13]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[14]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[15]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_L5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("simple_min_1200mv_-40c_v_fast.sdo");
// synopsys translate_on

wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~22_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~23_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19_combout ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16_combout ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~17 ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18_combout ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~19 ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20_combout ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~21 ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22_combout ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~23 ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24_combout ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~25 ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26_combout ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~27 ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28_combout ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~29 ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30_combout ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~31 ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32_combout ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~33 ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34_combout ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~35 ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0_combout ;
wire \~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~20_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~25_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~26_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~14_combout ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15_combout ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16_combout ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~17 ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18_combout ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~19 ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20_combout ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~21 ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22_combout ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~23 ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24_combout ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~25 ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26_combout ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~27 ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28_combout ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~29 ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30_combout ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~31 ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32_combout ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~33 ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34_combout ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~35 ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36_combout ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~24_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16_combout ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~2_combout ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~21_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \aluconu|WideOr2~0_combout ;
wire \phase~4_combout ;
wire \rst~input_o ;
wire \phase[1]~reg0_q ;
wire \controls|always0~3_combout ;
wire \controls|Equal17~0_combout ;
wire \controls|Decoder4~0_combout ;
wire \in[11]~input_o ;
wire \controls|Equal2~2_combout ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \in[10]~input_o ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~1_combout ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \in[9]~input_o ;
wire \in[8]~input_o ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \controls|Equal5~2_combout ;
wire \controls|ar_e~1_combout ;
wire \controls|Mux8~0_combout ;
wire \controls|always0~7_combout ;
wire \in[15]~input_o ;
wire \m5_0|mux_out[1]~1_combout ;
wire \m5_0|mux_out[0]~0_combout ;
wire \registerfile|Decoder0~0_combout ;
wire \registerfile|reg_array[5][15]~q ;
wire \registerfile|Decoder0~1_combout ;
wire \registerfile|reg_array[6][15]~q ;
wire \registerfile|Decoder0~2_combout ;
wire \registerfile|reg_array[4][15]~q ;
wire \registerfile|Mux0~0_combout ;
wire \registerfile|Mux0~1_combout ;
wire \registerfile|reg_array[2][15]~q ;
wire \registerfile|Decoder0~7_combout ;
wire \registerfile|reg_array[3][15]~q ;
wire \registerfile|reg_array[0][15]~q ;
wire \registerfile|Decoder0~5_combout ;
wire \registerfile|reg_array[1][15]~q ;
wire \registerfile|Mux0~2_combout ;
wire \registerfile|Mux0~3_combout ;
wire \registerfile|Mux0~4_combout ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout ;
wire \m7_0|mux_out[15]~15_combout ;
wire \m8_0|mux_out[15]~30_combout ;
wire \m8_0|mux_out[15]~31_combout ;
wire \registerfile|Decoder0~3_combout ;
wire \registerfile|reg_array[7][15]~q ;
wire \registerfile|Mux16~2_combout ;
wire \registerfile|Mux16~3_combout ;
wire \registerfile|Mux16~0_combout ;
wire \registerfile|Mux16~1_combout ;
wire \BR|reg_out[15]~0_combout ;
wire \pc_0|Add0~15_combout ;
wire \pc_0|pc_out[0]~17 ;
wire \pc_0|pc_out[1]~19 ;
wire \pc_0|pc_out[2]~21 ;
wire \pc_0|pc_out[3]~23 ;
wire \pc_0|pc_out[4]~25 ;
wire \pc_0|pc_out[5]~27 ;
wire \pc_0|pc_out[6]~29 ;
wire \pc_0|pc_out[7]~31 ;
wire \pc_0|pc_out[8]~33 ;
wire \pc_0|pc_out[9]~35 ;
wire \pc_0|pc_out[10]~37 ;
wire \pc_0|pc_out[11]~39 ;
wire \pc_0|pc_out[12]~40_combout ;
wire \Equal0~0_combout ;
wire \pc_0|Add0~12_combout ;
wire \pc_0|pc_out[12]~41 ;
wire \pc_0|pc_out[13]~42_combout ;
wire \controls|m2_s~0_combout ;
wire \controls|m2_s~1_combout ;
wire \in[13]~input_o ;
wire \m7_0|mux_out[13]~13_combout ;
wire \m8_0|mux_out[13]~26_combout ;
wire \m8_0|mux_out[13]~27_combout ;
wire \registerfile|reg_array[3][13]~q ;
wire \registerfile|reg_array[2][13]~q ;
wire \registerfile|reg_array[1][13]~q ;
wire \registerfile|reg_array[0][13]~q ;
wire \registerfile|Mux2~2_combout ;
wire \registerfile|Mux2~3_combout ;
wire \registerfile|reg_array[6][13]~q ;
wire \registerfile|reg_array[4][13]~q ;
wire \registerfile|Mux2~0_combout ;
wire \registerfile|reg_array[5][13]~q ;
wire \registerfile|reg_array[7][13]~q ;
wire \registerfile|Mux2~1_combout ;
wire \registerfile|Mux2~4_combout ;
wire \AR|reg_out[13]~4_combout ;
wire \controls|m9_s~0_combout ;
wire \controls|Equal3~0_combout ;
wire \controls|ar_e~combout ;
wire \registerfile|Mux18~2_combout ;
wire \registerfile|Mux18~3_combout ;
wire \registerfile|Mux18~0_combout ;
wire \registerfile|Mux18~1_combout ;
wire \BR|reg_out[13]~2_combout ;
wire \controls|always0~6_combout ;
wire \AR|reg_out[10]~3_combout ;
wire \registerfile|reg_array[3][10]~q ;
wire \registerfile|reg_array[0][10]~q ;
wire \registerfile|reg_array[2][10]~q ;
wire \registerfile|Mux21~0_combout ;
wire \registerfile|Mux21~1_combout ;
wire \registerfile|reg_array[4][10]~q ;
wire \registerfile|reg_array[5][10]~q ;
wire \registerfile|Mux21~2_combout ;
wire \registerfile|reg_array[6][10]~q ;
wire \registerfile|reg_array[7][10]~q ;
wire \registerfile|Mux21~3_combout ;
wire \BR|reg_out[10]~5_combout ;
wire \registerfile|reg_array[2][9]~q ;
wire \registerfile|reg_array[0][9]~q ;
wire \registerfile|reg_array[1][9]~q ;
wire \registerfile|Mux6~2_combout ;
wire \registerfile|Mux6~3_combout ;
wire \registerfile|reg_array[7][9]~q ;
wire \registerfile|reg_array[5][9]~q ;
wire \registerfile|reg_array[6][9]~q ;
wire \registerfile|reg_array[4][9]~q ;
wire \registerfile|Mux6~0_combout ;
wire \registerfile|Mux6~1_combout ;
wire \registerfile|Mux6~4_combout ;
wire \AR|reg_out[9]~2_combout ;
wire \registerfile|reg_array[5][8]~q ;
wire \registerfile|reg_array[4][8]~q ;
wire \registerfile|Mux23~2_combout ;
wire \registerfile|reg_array[6][8]~q ;
wire \registerfile|Mux23~3_combout ;
wire \registerfile|reg_array[0][8]~q ;
wire \registerfile|reg_array[2][8]~q ;
wire \registerfile|Mux23~0_combout ;
wire \registerfile|reg_array[1][8]~q ;
wire \registerfile|reg_array[3][8]~q ;
wire \registerfile|Mux23~1_combout ;
wire \BR|reg_out[8]~7_combout ;
wire \AR|reg_out[8]~10_combout ;
wire \registerfile|reg_array[6][7]~q ;
wire \registerfile|reg_array[4][7]~q ;
wire \registerfile|Mux8~0_combout ;
wire \registerfile|reg_array[5][7]~q ;
wire \registerfile|reg_array[7][7]~q ;
wire \registerfile|Mux8~1_combout ;
wire \registerfile|reg_array[3][7]~q ;
wire \registerfile|reg_array[2][7]~q ;
wire \registerfile|reg_array[1][7]~q ;
wire \registerfile|Mux8~2_combout ;
wire \registerfile|Mux8~3_combout ;
wire \registerfile|Mux8~4_combout ;
wire \AR|reg_out[7]~11_combout ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \in[6]~input_o ;
wire \m7_0|mux_out[6]~6_combout ;
wire \m8_0|mux_out[6]~12_combout ;
wire \m8_0|mux_out[6]~13_combout ;
wire \registerfile|reg_array[4][6]~q ;
wire \registerfile|reg_array[6][6]~q ;
wire \registerfile|Mux9~0_combout ;
wire \registerfile|reg_array[5][6]~q ;
wire \registerfile|reg_array[7][6]~q ;
wire \registerfile|Mux9~1_combout ;
wire \registerfile|reg_array[0][6]~q ;
wire \registerfile|reg_array[1][6]~q ;
wire \registerfile|Mux9~2_combout ;
wire \registerfile|reg_array[2][6]~q ;
wire \registerfile|reg_array[3][6]~q ;
wire \registerfile|Mux9~3_combout ;
wire \registerfile|Mux9~4_combout ;
wire \AR|reg_out[6]~12_combout ;
wire \in[5]~input_o ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \in[4]~input_o ;
wire \m7_0|mux_out[4]~4_combout ;
wire \m8_0|mux_out[4]~8_combout ;
wire \m8_0|mux_out[4]~9_combout ;
wire \registerfile|reg_array[7][4]~q ;
wire \registerfile|reg_array[5][4]~q ;
wire \registerfile|reg_array[4][4]~q ;
wire \registerfile|reg_array[6][4]~q ;
wire \registerfile|Mux11~0_combout ;
wire \registerfile|Mux11~1_combout ;
wire \registerfile|reg_array[2][4]~feeder_combout ;
wire \registerfile|reg_array[2][4]~q ;
wire \registerfile|reg_array[3][4]~q ;
wire \registerfile|reg_array[1][4]~feeder_combout ;
wire \registerfile|reg_array[1][4]~q ;
wire \registerfile|reg_array[0][4]~feeder_combout ;
wire \registerfile|reg_array[0][4]~q ;
wire \registerfile|Mux11~2_combout ;
wire \registerfile|Mux11~3_combout ;
wire \registerfile|Mux11~4_combout ;
wire \m7_0|mux_out[5]~5_combout ;
wire \m8_0|mux_out[5]~10_combout ;
wire \m8_0|mux_out[5]~11_combout ;
wire \registerfile|reg_array[2][5]~feeder_combout ;
wire \registerfile|reg_array[2][5]~q ;
wire \registerfile|reg_array[0][5]~feeder_combout ;
wire \registerfile|reg_array[0][5]~q ;
wire \registerfile|reg_array[1][5]~q ;
wire \registerfile|Mux10~2_combout ;
wire \registerfile|reg_array[3][5]~q ;
wire \registerfile|Mux10~3_combout ;
wire \registerfile|reg_array[7][5]~q ;
wire \registerfile|reg_array[5][5]~q ;
wire \registerfile|reg_array[6][5]~q ;
wire \registerfile|reg_array[4][5]~q ;
wire \registerfile|Mux10~0_combout ;
wire \registerfile|Mux10~1_combout ;
wire \registerfile|Mux10~4_combout ;
wire \AR|reg_out[5]~7_combout ;
wire \registerfile|Mux26~0_combout ;
wire \registerfile|Mux26~1_combout ;
wire \registerfile|Mux26~2_combout ;
wire \registerfile|Mux26~3_combout ;
wire \BR|reg_out[5]~10_combout ;
wire \registerfile|Mux27~0_combout ;
wire \registerfile|Mux27~1_combout ;
wire \registerfile|Mux27~2_combout ;
wire \registerfile|Mux27~3_combout ;
wire \BR|reg_out[4]~11_combout ;
wire \AR|reg_out[4]~6_combout ;
wire \registerfile|reg_array[1][3]~q ;
wire \registerfile|reg_array[3][3]~q ;
wire \registerfile|reg_array[0][3]~q ;
wire \registerfile|Mux28~0_combout ;
wire \registerfile|Mux28~1_combout ;
wire \registerfile|reg_array[7][3]~q ;
wire \registerfile|reg_array[4][3]~q ;
wire \registerfile|reg_array[5][3]~q ;
wire \registerfile|Mux28~2_combout ;
wire \registerfile|reg_array[6][3]~q ;
wire \registerfile|Mux28~3_combout ;
wire \BR|reg_out[3]~12_combout ;
wire \in[2]~input_o ;
wire \registerfile|reg_array[7][2]~q ;
wire \registerfile|reg_array[5][2]~q ;
wire \registerfile|reg_array[6][2]~q ;
wire \registerfile|reg_array[4][2]~q ;
wire \registerfile|Mux13~0_combout ;
wire \registerfile|Mux13~1_combout ;
wire \registerfile|reg_array[3][2]~q ;
wire \registerfile|reg_array[2][2]~q ;
wire \registerfile|reg_array[0][2]~q ;
wire \registerfile|Mux13~2_combout ;
wire \registerfile|Mux13~3_combout ;
wire \registerfile|Mux13~4_combout ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ;
wire \m7_0|mux_out[2]~2_combout ;
wire \m8_0|mux_out[2]~4_combout ;
wire \m8_0|mux_out[2]~5_combout ;
wire \registerfile|reg_array[1][2]~q ;
wire \registerfile|Mux29~0_combout ;
wire \registerfile|Mux29~1_combout ;
wire \registerfile|Mux29~2_combout ;
wire \registerfile|Mux29~3_combout ;
wire \BR|reg_out[2]~13_combout ;
wire \m9_0|mux_out[2]~0_combout ;
wire \registerfile|reg_array[7][1]~q ;
wire \registerfile|reg_array[6][1]~q ;
wire \registerfile|reg_array[4][1]~q ;
wire \registerfile|Mux14~0_combout ;
wire \registerfile|Mux14~1_combout ;
wire \registerfile|reg_array[3][1]~q ;
wire \registerfile|reg_array[2][1]~feeder_combout ;
wire \registerfile|reg_array[2][1]~q ;
wire \registerfile|reg_array[0][1]~feeder_combout ;
wire \registerfile|reg_array[0][1]~q ;
wire \registerfile|reg_array[1][1]~q ;
wire \registerfile|Mux14~2_combout ;
wire \registerfile|Mux14~3_combout ;
wire \registerfile|Mux14~4_combout ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \in[0]~input_o ;
wire \m7_0|mux_out[0]~0_combout ;
wire \m8_0|mux_out[0]~0_combout ;
wire \m8_0|mux_out[0]~1_combout ;
wire \registerfile|reg_array[1][0]~feeder_combout ;
wire \registerfile|reg_array[1][0]~q ;
wire \registerfile|reg_array[0][0]~q ;
wire \registerfile|Mux15~2_combout ;
wire \registerfile|reg_array[3][0]~q ;
wire \registerfile|reg_array[2][0]~q ;
wire \registerfile|Mux15~3_combout ;
wire \registerfile|reg_array[7][0]~q ;
wire \registerfile|reg_array[4][0]~q ;
wire \registerfile|reg_array[6][0]~q ;
wire \registerfile|Mux15~0_combout ;
wire \registerfile|reg_array[5][0]~q ;
wire \registerfile|Mux15~1_combout ;
wire \registerfile|Mux15~4_combout ;
wire \in[1]~input_o ;
wire \m7_0|mux_out[1]~1_combout ;
wire \m8_0|mux_out[1]~2_combout ;
wire \m8_0|mux_out[1]~3_combout ;
wire \registerfile|reg_array[5][1]~q ;
wire \registerfile|Mux30~2_combout ;
wire \registerfile|Mux30~3_combout ;
wire \registerfile|Mux30~0_combout ;
wire \registerfile|Mux30~1_combout ;
wire \BR|reg_out[1]~14_combout ;
wire \m9_0|mux_out[1]~1_combout ;
wire \registerfile|Mux31~0_combout ;
wire \registerfile|Mux31~1_combout ;
wire \registerfile|Mux31~2_combout ;
wire \registerfile|Mux31~3_combout ;
wire \BR|reg_out[0]~15_combout ;
wire \m9_0|mux_out[0]~2_combout ;
wire \alu_0|Add1~1 ;
wire \alu_0|Add1~3 ;
wire \alu_0|Add1~5 ;
wire \alu_0|Add1~7 ;
wire \alu_0|Add1~9 ;
wire \alu_0|Add1~11 ;
wire \alu_0|Add1~13 ;
wire \alu_0|Add1~15 ;
wire \alu_0|Add1~17 ;
wire \alu_0|Add1~19 ;
wire \alu_0|Add1~21 ;
wire \alu_0|Add1~23 ;
wire \alu_0|Add1~25 ;
wire \alu_0|Add1~26_combout ;
wire \alu_0|alu_out[13]~44_combout ;
wire \alu_0|alu_out[13]~45_combout ;
wire \alu_0|Add0~1 ;
wire \alu_0|Add0~3 ;
wire \alu_0|Add0~5 ;
wire \alu_0|Add0~7 ;
wire \alu_0|Add0~9 ;
wire \alu_0|Add0~11 ;
wire \alu_0|Add0~13 ;
wire \alu_0|Add0~15 ;
wire \alu_0|Add0~17 ;
wire \alu_0|Add0~19 ;
wire \alu_0|Add0~21 ;
wire \alu_0|Add0~23 ;
wire \alu_0|Add0~25 ;
wire \alu_0|Add0~26_combout ;
wire \alu_0|Mux0~1_combout ;
wire \alu_0|ShiftLeft0~23_combout ;
wire \alu_0|ShiftLeft0~5_combout ;
wire \alu_0|ShiftLeft0~42_combout ;
wire \alu_0|ShiftLeft0~43_combout ;
wire \alu_0|alu_out[13]~150_combout ;
wire \alu_0|alu_out[12]~31_combout ;
wire \alu_0|alu_out[13]~47_combout ;
wire \alu_0|ShiftLeft0~48_combout ;
wire \alu_0|ShiftLeft0~47_combout ;
wire \alu_0|ShiftLeft0~49_combout ;
wire \alu_0|alu_out[12]~32_combout ;
wire \alu_0|alu_out[12]~33_combout ;
wire \alu_0|alu_out[12]~34_combout ;
wire \alu_0|ShiftRight0~24_combout ;
wire \alu_0|ShiftRight0~26_combout ;
wire \alu_0|ShiftRight0~27_combout ;
wire \alu_0|alu_out[13]~46_combout ;
wire \alu_0|ShiftRight0~25_combout ;
wire \alu_0|alu_out[13]~48_combout ;
wire \alu_0|alu_out[13]~49_combout ;
wire \alu_0|alu_out[13]~50_combout ;
wire \alu_0|alu_out[13]~43_combout ;
wire \alu_0|alu_out[13]~51_combout ;
wire \pc_0|Add0~13_combout ;
wire \pc_0|pc_out[13]~43 ;
wire \pc_0|pc_out[14]~44_combout ;
wire \pc_0|Add0~14_combout ;
wire \pc_0|pc_out[14]~45 ;
wire \pc_0|pc_out[15]~46_combout ;
wire \AR|reg_out[15]~8_combout ;
wire \alu_0|S~9_combout ;
wire \alu_0|S~3_combout ;
wire \AR|reg_out[14]~9_combout ;
wire \alu_0|Add0~27 ;
wire \alu_0|Add0~29 ;
wire \alu_0|Add0~30_combout ;
wire \alu_0|S~10_combout ;
wire \alu_0|Add1~27 ;
wire \alu_0|Add1~29 ;
wire \alu_0|Add1~30_combout ;
wire \alu_0|S~11_combout ;
wire \alu_0|ShiftLeft0~12_combout ;
wire \alu_0|ShiftLeft0~32_combout ;
wire \alu_0|ShiftLeft0~33_combout ;
wire \alu_0|ShiftLeft0~25_combout ;
wire \alu_0|ShiftLeft0~6_combout ;
wire \alu_0|ShiftLeft0~37_combout ;
wire \alu_0|S~7_combout ;
wire \alu_0|ShiftLeft0~9_combout ;
wire \alu_0|ShiftLeft0~31_combout ;
wire \alu_0|ShiftLeft0~35_combout ;
wire \alu_0|ShiftLeft0~36_combout ;
wire \alu_0|S~6_combout ;
wire \alu_0|S~4_combout ;
wire \alu_0|S~5_combout ;
wire \alu_0|S~8_combout ;
wire \alu_0|S~13_combout ;
wire \alu_0|S~12_combout ;
wire \controls|Equal21~2_combout ;
wire \controls|szcv_s~0_combout ;
wire \alu_0|V~0_combout ;
wire \alu_0|V~1_combout ;
wire \alu_0|V~2_combout ;
wire \alu_0|Equal11~6_combout ;
wire \alu_0|Equal11~5_combout ;
wire \alu_0|Equal11~7_combout ;
wire \alu_0|ShiftLeft0~18_combout ;
wire \alu_0|Mux0~0_combout ;
wire \alu_0|Equal11~2_combout ;
wire \alu_0|Equal11~3_combout ;
wire \alu_0|Add0~31 ;
wire \alu_0|Add0~32_combout ;
wire \alu_0|Add1~31 ;
wire \alu_0|Add1~32_combout ;
wire \alu_0|Equal11~0_combout ;
wire \alu_0|Equal11~1_combout ;
wire \alu_0|ShiftLeft0~26_combout ;
wire \alu_0|ShiftLeft0~27_combout ;
wire \alu_0|ShiftLeft0~22_combout ;
wire \alu_0|ShiftLeft0~24_combout ;
wire \alu_0|ShiftLeft0~28_combout ;
wire \alu_0|Equal11~4_combout ;
wire \alu_0|Add0~22_combout ;
wire \alu_0|alu_out[11]~91_combout ;
wire \alu_0|Add1~22_combout ;
wire \alu_0|alu_out[11]~92_combout ;
wire \alu_0|ShiftRight0~16_combout ;
wire \alu_0|ShiftRight0~15_combout ;
wire \alu_0|ShiftRight0~17_combout ;
wire \alu_0|ShiftRight0~3_combout ;
wire \alu_0|ShiftRight0~45_combout ;
wire \alu_0|ShiftLeft0~56_combout ;
wire \alu_0|alu_out[11]~89_combout ;
wire \alu_0|ShiftRight0~44_combout ;
wire \alu_0|alu_out[11]~90_combout ;
wire \alu_0|alu_out[11]~93_combout ;
wire \alu_0|ShiftLeft0~57_combout ;
wire \alu_0|ShiftLeft0~55_combout ;
wire \alu_0|alu_out[11]~94_combout ;
wire \alu_0|ShiftLeft0~3_combout ;
wire \alu_0|ShiftLeft0~29_combout ;
wire \alu_0|ShiftLeft0~60_combout ;
wire \alu_0|alu_out[12]~97_combout ;
wire \alu_0|Add0~24_combout ;
wire \alu_0|Add1~24_combout ;
wire \alu_0|alu_out[12]~98_combout ;
wire \alu_0|ShiftLeft0~59_combout ;
wire \alu_0|alu_out[12]~99_combout ;
wire \alu_0|ShiftRight0~7_combout ;
wire \alu_0|ShiftRight0~6_combout ;
wire \alu_0|ShiftRight0~46_combout ;
wire \alu_0|ShiftLeft0~58_combout ;
wire \alu_0|ShiftRight0~47_combout ;
wire \alu_0|alu_out[12]~95_combout ;
wire \alu_0|alu_out[12]~96_combout ;
wire \alu_0|alu_out[12]~100_combout ;
wire \alu_0|Equal11~8_combout ;
wire \alu_0|Equal11~9_combout ;
wire \alu_0|Equal11~10_combout ;
wire \alu_0|Equal11~11_combout ;
wire \alu_0|Equal11~12_combout ;
wire \alu_0|Equal11~13_combout ;
wire \controls|Mux9~0_combout ;
wire \controls|Mux9~1_combout ;
wire \controls|Equal2~3_combout ;
wire \controls|Equal11~0_combout ;
wire \controls|always0~4_combout ;
wire \m5_0|mux_out[2]~2_combout ;
wire \registerfile|Decoder0~6_combout ;
wire \registerfile|reg_array[0][14]~q ;
wire \registerfile|reg_array[2][14]~q ;
wire \registerfile|Mux17~0_combout ;
wire \registerfile|reg_array[3][14]~q ;
wire \registerfile|reg_array[1][14]~q ;
wire \registerfile|Mux17~1_combout ;
wire \registerfile|reg_array[4][14]~q ;
wire \registerfile|reg_array[5][14]~q ;
wire \registerfile|Mux17~2_combout ;
wire \registerfile|reg_array[7][14]~q ;
wire \registerfile|Mux17~3_combout ;
wire \BR|reg_out[14]~3_combout ;
wire \alu_0|Add1~28_combout ;
wire \alu_0|alu_out[14]~9_combout ;
wire \alu_0|Add0~28_combout ;
wire \alu_0|alu_out[14]~10_combout ;
wire \alu_0|alu_out[14]~11_combout ;
wire \alu_0|alu_out[2]~12_combout ;
wire \alu_0|alu_out[14]~8_combout ;
wire \alu_0|ShiftLeft0~7_combout ;
wire \alu_0|ShiftLeft0~15_combout ;
wire \alu_0|ShiftLeft0~2_combout ;
wire \alu_0|ShiftLeft0~16_combout ;
wire \alu_0|ShiftLeft0~11_combout ;
wire \alu_0|ShiftLeft0~13_combout ;
wire \alu_0|ShiftLeft0~8_combout ;
wire \alu_0|ShiftLeft0~10_combout ;
wire \alu_0|ShiftLeft0~14_combout ;
wire \alu_0|ShiftLeft0~17_combout ;
wire \alu_0|ShiftLeft0~4_combout ;
wire \alu_0|Mux1~0_combout ;
wire \alu_0|Mux1~1_combout ;
wire \alu_0|alu_out[14]~13_combout ;
wire \seg_SEL|Equal0~8_combout ;
wire \alu_0|Mux16~0_combout ;
wire \alu_0|ShiftRight0~2_combout ;
wire \alu_0|ShiftRight0~48_combout ;
wire \alu_0|alu_out[14]~14_combout ;
wire \alu_0|alu_out[14]~15_combout ;
wire \in[14]~input_o ;
wire \m7_0|mux_out[14]~14_combout ;
wire \m8_0|mux_out[14]~28_combout ;
wire \m8_0|mux_out[14]~29_combout ;
wire \registerfile|reg_array[6][14]~q ;
wire \registerfile|Mux1~0_combout ;
wire \registerfile|Mux1~1_combout ;
wire \registerfile|Mux1~2_combout ;
wire \registerfile|Mux1~3_combout ;
wire \registerfile|Mux1~4_combout ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ;
wire \m7_0|mux_out[8]~8_combout ;
wire \m8_0|mux_out[8]~16_combout ;
wire \m8_0|mux_out[8]~17_combout ;
wire \registerfile|reg_array[7][8]~q ;
wire \registerfile|Mux7~0_combout ;
wire \registerfile|Mux7~1_combout ;
wire \registerfile|Mux7~2_combout ;
wire \registerfile|Mux7~3_combout ;
wire \registerfile|Mux7~4_combout ;
wire \m7_0|mux_out[9]~9_combout ;
wire \m8_0|mux_out[9]~18_combout ;
wire \m8_0|mux_out[9]~19_combout ;
wire \registerfile|reg_array[3][9]~q ;
wire \registerfile|Mux22~0_combout ;
wire \registerfile|Mux22~1_combout ;
wire \registerfile|Mux22~2_combout ;
wire \registerfile|Mux22~3_combout ;
wire \BR|reg_out[9]~6_combout ;
wire \alu_0|ShiftLeft0~19_combout ;
wire \alu_0|ShiftLeft0~20_combout ;
wire \alu_0|ShiftLeft0~21_combout ;
wire \alu_0|alu_out[0]~64_combout ;
wire \alu_0|ShiftRight0~5_combout ;
wire \alu_0|alu_out[0]~63_combout ;
wire \alu_0|ShiftRight0~28_combout ;
wire \alu_0|Mux0~3_combout ;
wire \alu_0|ShiftRight0~29_combout ;
wire \alu_0|Mux0~2_combout ;
wire \alu_0|alu_out[0]~60_combout ;
wire \alu_0|alu_out[0]~61_combout ;
wire \alu_0|alu_out[0]~62_combout ;
wire \alu_0|alu_out[0]~65_combout ;
wire \alu_0|Add0~0_combout ;
wire \alu_0|alu_out[0]~54_combout ;
wire \alu_0|alu_out[0]~55_combout ;
wire \alu_0|Add1~0_combout ;
wire \alu_0|alu_out[0]~56_combout ;
wire \alu_0|ShiftRight0~8_combout ;
wire \alu_0|alu_out[2]~52_combout ;
wire \alu_0|alu_out[0]~53_combout ;
wire \alu_0|alu_out[0]~57_combout ;
wire \alu_0|alu_out[4]~58_combout ;
wire \alu_0|alu_out[0]~59_combout ;
wire \alu_0|alu_out[0]~66_combout ;
wire \m7_0|mux_out[10]~10_combout ;
wire \m8_0|mux_out[10]~20_combout ;
wire \m8_0|mux_out[10]~21_combout ;
wire \registerfile|reg_array[1][10]~q ;
wire \registerfile|Mux5~2_combout ;
wire \registerfile|Mux5~3_combout ;
wire \registerfile|Mux5~0_combout ;
wire \registerfile|Mux5~1_combout ;
wire \registerfile|Mux5~4_combout ;
wire \m7_0|mux_out[11]~11_combout ;
wire \m8_0|mux_out[11]~22_combout ;
wire \m8_0|mux_out[11]~23_combout ;
wire \registerfile|reg_array[5][11]~q ;
wire \registerfile|reg_array[7][11]~q ;
wire \registerfile|reg_array[6][11]~q ;
wire \registerfile|reg_array[4][11]~q ;
wire \registerfile|Mux4~0_combout ;
wire \registerfile|Mux4~1_combout ;
wire \registerfile|reg_array[3][11]~q ;
wire \registerfile|reg_array[2][11]~q ;
wire \registerfile|reg_array[1][11]~q ;
wire \registerfile|reg_array[0][11]~q ;
wire \registerfile|Mux4~2_combout ;
wire \registerfile|Mux4~3_combout ;
wire \registerfile|Mux4~4_combout ;
wire \AR|reg_out[11]~1_combout ;
wire \alu_0|alu_out[11]~136_combout ;
wire \alu_0|alu_out[11]~147_combout ;
wire \pc_0|Add0~11_combout ;
wire \pc_0|pc_out[11]~38_combout ;
wire \alu_0|alu_out[12]~37_combout ;
wire \alu_0|Add0~20_combout ;
wire \alu_0|Add1~20_combout ;
wire \alu_0|alu_out[10]~38_combout ;
wire \alu_0|alu_out[10]~39_combout ;
wire \alu_0|ShiftLeft0~40_combout ;
wire \alu_0|ShiftRight0~21_combout ;
wire \alu_0|ShiftRight0~20_combout ;
wire \alu_0|ShiftRight0~23_combout ;
wire \alu_0|alu_out[10]~35_combout ;
wire \alu_0|ShiftRight0~19_combout ;
wire \alu_0|ShiftRight0~22_combout ;
wire \alu_0|alu_out[10]~36_combout ;
wire \alu_0|alu_out[10]~40_combout ;
wire \alu_0|ShiftLeft0~41_combout ;
wire \alu_0|ShiftLeft0~39_combout ;
wire \alu_0|alu_out[10]~41_combout ;
wire \alu_0|alu_out[10]~30_combout ;
wire \alu_0|alu_out[10]~42_combout ;
wire \pc_0|Add0~10_combout ;
wire \pc_0|pc_out[10]~36_combout ;
wire \controls|Mux8~1_combout ;
wire \controls|Mux0~1_combout ;
wire \controls|Mux0~0_combout ;
wire \controls|Mux8~3_combout ;
wire \controls|always0~2_combout ;
wire \controls|ar_e~0_combout ;
wire \controls|always0~5_combout ;
wire \controls|genr_w~combout ;
wire \registerfile|Decoder0~4_combout ;
wire \registerfile|reg_array[2][12]~q ;
wire \registerfile|reg_array[1][12]~q ;
wire \registerfile|reg_array[0][12]~q ;
wire \registerfile|Mux3~2_combout ;
wire \registerfile|Mux3~3_combout ;
wire \registerfile|reg_array[7][12]~q ;
wire \registerfile|reg_array[5][12]~q ;
wire \registerfile|reg_array[6][12]~q ;
wire \registerfile|reg_array[4][12]~q ;
wire \registerfile|Mux3~0_combout ;
wire \registerfile|Mux3~1_combout ;
wire \registerfile|Mux3~4_combout ;
wire \AR|reg_out[12]~0_combout ;
wire \alu_0|alu_out[12]~137_combout ;
wire \alu_0|alu_out[12]~148_combout ;
wire \in[12]~input_o ;
wire \m7_0|mux_out[12]~12_combout ;
wire \m8_0|mux_out[12]~24_combout ;
wire \m8_0|mux_out[12]~25_combout ;
wire \registerfile|reg_array[3][12]~q ;
wire \registerfile|Mux19~0_combout ;
wire \registerfile|Mux19~1_combout ;
wire \registerfile|Mux19~2_combout ;
wire \registerfile|Mux19~3_combout ;
wire \BR|reg_out[12]~1_combout ;
wire \alu_0|ShiftRight0~38_combout ;
wire \alu_0|ShiftRight0~39_combout ;
wire \alu_0|ShiftRight0~40_combout ;
wire \alu_0|ShiftRight0~42_combout ;
wire \alu_0|ShiftRight0~43_combout ;
wire \alu_0|ShiftLeft0~44_combout ;
wire \alu_0|ShiftLeft0~51_combout ;
wire \alu_0|ShiftLeft0~52_combout ;
wire \alu_0|ShiftRight0~41_combout ;
wire \alu_0|alu_out[9]~82_combout ;
wire \alu_0|alu_out[9]~83_combout ;
wire \alu_0|Add0~18_combout ;
wire \alu_0|alu_out[9]~84_combout ;
wire \alu_0|Add1~18_combout ;
wire \alu_0|alu_out[9]~85_combout ;
wire \alu_0|ShiftLeft0~54_combout ;
wire \alu_0|alu_out[9]~86_combout ;
wire \alu_0|ShiftLeft0~45_combout ;
wire \alu_0|ShiftLeft0~53_combout ;
wire \alu_0|alu_out[9]~87_combout ;
wire \alu_0|alu_out[9]~81_combout ;
wire \alu_0|alu_out[9]~88_combout ;
wire \pc_0|Add0~9_combout ;
wire \pc_0|pc_out[9]~34_combout ;
wire \registerfile|Mux20~2_combout ;
wire \registerfile|Mux20~3_combout ;
wire \registerfile|Mux20~0_combout ;
wire \registerfile|Mux20~1_combout ;
wire \BR|reg_out[11]~4_combout ;
wire \alu_0|ShiftRight0~9_combout ;
wire \alu_0|ShiftRight0~10_combout ;
wire \alu_0|ShiftRight0~11_combout ;
wire \alu_0|ShiftRight0~12_combout ;
wire \alu_0|Mux7~2_combout ;
wire \alu_0|ShiftLeft0~30_combout ;
wire \alu_0|Mux7~0_combout ;
wire \alu_0|Mux7~1_combout ;
wire \alu_0|alu_out[8]~20_combout ;
wire \alu_0|ShiftRight0~4_combout ;
wire \alu_0|alu_out[8]~21_combout ;
wire \alu_0|alu_out[8]~16_combout ;
wire \alu_0|alu_out[8]~17_combout ;
wire \alu_0|Add1~16_combout ;
wire \alu_0|Add0~16_combout ;
wire \alu_0|alu_out[8]~18_combout ;
wire \alu_0|alu_out[8]~19_combout ;
wire \alu_0|alu_out[8]~22_combout ;
wire \pc_0|Add0~8_combout ;
wire \pc_0|pc_out[8]~32_combout ;
wire \controls|Mux9~2_combout ;
wire \controls|Mux9~3_combout ;
wire \controls|m4_s~0_combout ;
wire \in[7]~input_o ;
wire \m7_0|mux_out[7]~7_combout ;
wire \m8_0|mux_out[7]~14_combout ;
wire \m8_0|mux_out[7]~15_combout ;
wire \registerfile|reg_array[0][7]~feeder_combout ;
wire \registerfile|reg_array[0][7]~q ;
wire \registerfile|Mux24~0_combout ;
wire \registerfile|Mux24~1_combout ;
wire \registerfile|Mux24~2_combout ;
wire \registerfile|Mux24~3_combout ;
wire \BR|reg_out[7]~8_combout ;
wire \alu_0|alu_out[7]~24_combout ;
wire \alu_0|Add1~14_combout ;
wire \alu_0|Add0~14_combout ;
wire \alu_0|alu_out[7]~25_combout ;
wire \alu_0|alu_out[7]~26_combout ;
wire \alu_0|alu_out[7]~23_combout ;
wire \alu_0|ShiftRight0~13_combout ;
wire \alu_0|ShiftRight0~14_combout ;
wire \alu_0|ShiftRight0~18_combout ;
wire \alu_0|ShiftLeft0~38_combout ;
wire \alu_0|ShiftLeft0~34_combout ;
wire \alu_0|alu_out[7]~27_combout ;
wire \alu_0|alu_out[7]~149_combout ;
wire \alu_0|alu_out[7]~28_combout ;
wire \alu_0|alu_out[7]~29_combout ;
wire \pc_0|Add0~7_combout ;
wire \pc_0|pc_out[7]~30_combout ;
wire \registerfile|Mux25~2_combout ;
wire \registerfile|Mux25~3_combout ;
wire \registerfile|Mux25~0_combout ;
wire \registerfile|Mux25~1_combout ;
wire \BR|reg_out[6]~9_combout ;
wire \alu_0|alu_out[6]~71_combout ;
wire \alu_0|alu_out[6]~69_combout ;
wire \alu_0|Add1~12_combout ;
wire \alu_0|Add0~12_combout ;
wire \alu_0|alu_out[6]~70_combout ;
wire \alu_0|alu_out[6]~72_combout ;
wire \alu_0|Mux24~0_combout ;
wire \alu_0|ShiftRight0~30_combout ;
wire \alu_0|ShiftRight0~31_combout ;
wire \alu_0|Mux24~1_combout ;
wire \alu_0|Mux24~2_combout ;
wire \alu_0|ShiftRight0~32_combout ;
wire \alu_0|ShiftRight0~33_combout ;
wire \alu_0|Mux9~0_combout ;
wire \alu_0|Mux9~1_combout ;
wire \alu_0|ShiftLeft0~50_combout ;
wire \alu_0|alu_out[6]~67_combout ;
wire \alu_0|alu_out[6]~68_combout ;
wire \alu_0|alu_out[6]~151_combout ;
wire \pc_0|Add0~6_combout ;
wire \pc_0|pc_out[6]~28_combout ;
wire \alu_0|ShiftLeft0~46_combout ;
wire \alu_0|alu_out[4]~105_combout ;
wire \alu_0|alu_out[4]~104_combout ;
wire \alu_0|Mux0~5_combout ;
wire \alu_0|ShiftRight0~36_combout ;
wire \alu_0|ShiftRight0~37_combout ;
wire \alu_0|alu_out[4]~118_combout ;
wire \alu_0|alu_out[5]~119_combout ;
wire \alu_0|alu_out[5]~120_combout ;
wire \alu_0|alu_out[5]~121_combout ;
wire \alu_0|alu_out[5]~122_combout ;
wire \alu_0|Add1~10_combout ;
wire \alu_0|Add0~10_combout ;
wire \alu_0|alu_out[5]~116_combout ;
wire \alu_0|alu_out[5]~117_combout ;
wire \alu_0|alu_out[5]~124_combout ;
wire \alu_0|alu_out[5]~125_combout ;
wire \alu_0|alu_out[5]~126_combout ;
wire \pc_0|Add0~5_combout ;
wire \pc_0|pc_out[5]~26_combout ;
wire \IR|reg_out[7]~feeder_combout ;
wire \aluconu|WideOr0~0_combout ;
wire \alu_0|alu_out[4]~123_combout ;
wire \alu_0|alu_out[4]~144_combout ;
wire \alu_0|Add0~8_combout ;
wire \alu_0|alu_out[4]~138_combout ;
wire \alu_0|Add1~8_combout ;
wire \alu_0|alu_out[4]~139_combout ;
wire \alu_0|alu_out[4]~140_combout ;
wire \alu_0|alu_out[4]~141_combout ;
wire \alu_0|alu_out[4]~142_combout ;
wire \alu_0|alu_out[4]~143_combout ;
wire \alu_0|alu_out[4]~145_combout ;
wire \alu_0|alu_out[4]~146_combout ;
wire \pc_0|Add0~4_combout ;
wire \pc_0|pc_out[4]~24_combout ;
wire \controls|Mux10~0_combout ;
wire \controls|Mux7~1_combout ;
wire \controls|Mux0~2_combout ;
wire \controls|Mux7~0_combout ;
wire \controls|Mux7~2_combout ;
wire \controls|Equal5~4_combout ;
wire \controls|Equal5~3_combout ;
wire \in[3]~input_o ;
wire \m7_0|mux_out[3]~3_combout ;
wire \m8_0|mux_out[3]~6_combout ;
wire \m8_0|mux_out[3]~7_combout ;
wire \registerfile|reg_array[2][3]~q ;
wire \registerfile|Mux12~2_combout ;
wire \registerfile|Mux12~3_combout ;
wire \registerfile|Mux12~0_combout ;
wire \registerfile|Mux12~1_combout ;
wire \registerfile|Mux12~4_combout ;
wire \AR|reg_out[3]~5_combout ;
wire \alu_0|alu_out[2]~110_combout ;
wire \alu_0|alu_out[2]~111_combout ;
wire \alu_0|alu_out[2]~112_combout ;
wire \alu_0|Add0~6_combout ;
wire \alu_0|Add1~6_combout ;
wire \alu_0|alu_out[3]~108_combout ;
wire \alu_0|alu_out[3]~109_combout ;
wire \alu_0|alu_intermediate~0_combout ;
wire \alu_0|alu_out[3]~113_combout ;
wire \alu_0|ShiftLeft0~61_combout ;
wire \alu_0|alu_out[2]~101_combout ;
wire \alu_0|Mux0~4_combout ;
wire \alu_0|alu_out[3]~102_combout ;
wire \alu_0|alu_out[3]~103_combout ;
wire \alu_0|alu_out[3]~106_combout ;
wire \alu_0|alu_out[3]~107_combout ;
wire \alu_0|alu_out[3]~114_combout ;
wire \alu_0|alu_out[3]~115_combout ;
wire \pc_0|Add0~3_combout ;
wire \pc_0|pc_out[3]~22_combout ;
wire \controls|Mux10~5_combout ;
wire \alu_0|S~2_combout ;
wire \alu_0|alu_intermediate~1_combout ;
wire \alu_0|Add1~4_combout ;
wire \alu_0|Add0~4_combout ;
wire \alu_0|alu_out[2]~131_combout ;
wire \alu_0|alu_out[2]~132_combout ;
wire \alu_0|alu_out[2]~133_combout ;
wire \alu_0|alu_out[2]~127_combout ;
wire \alu_0|alu_out[2]~128_combout ;
wire \alu_0|alu_out[2]~129_combout ;
wire \alu_0|alu_out[2]~130_combout ;
wire \alu_0|alu_out[2]~134_combout ;
wire \alu_0|alu_out[2]~135_combout ;
wire \pc_0|Add0~2_combout ;
wire \pc_0|pc_out[2]~20_combout ;
wire \aluconu|WideOr1~2_combout ;
wire \aluconu|WideOr1~3_combout ;
wire \alu_0|alu_out[1]~79_combout ;
wire \alu_0|alu_out[1]~77_combout ;
wire \alu_0|Add1~2_combout ;
wire \alu_0|Add0~2_combout ;
wire \alu_0|alu_out[1]~78_combout ;
wire \alu_0|alu_out[1]~80_combout ;
wire \alu_0|Mux14~0_combout ;
wire \alu_0|ShiftLeft0~62_combout ;
wire \alu_0|ShiftRight0~34_combout ;
wire \alu_0|ShiftRight0~35_combout ;
wire \alu_0|alu_out[1]~73_combout ;
wire \alu_0|alu_out[1]~74_combout ;
wire \alu_0|alu_out[1]~75_combout ;
wire \alu_0|alu_out[1]~76_combout ;
wire \alu_0|alu_out[1]~152_combout ;
wire \DR|reg_out[1]~feeder_combout ;
wire \pc_0|Add0~1_combout ;
wire \pc_0|pc_out[1]~18_combout ;
wire \controls|Mux8~2_combout ;
wire \controls|jump~0_combout ;
wire \pc_0|Add0~0_combout ;
wire \pc_0|pc_out[0]~16_combout ;
wire \controls|Mux10~2_combout ;
wire \controls|Mux10~1_combout ;
wire \controls|Mux6~0_combout ;
wire \controls|Mux10~3_combout ;
wire \controls|Mux10~4_combout ;
wire \controls|Equal4~0_combout ;
wire \controls|Equal4~1_combout ;
wire \exec~input_o ;
wire \executing~0_combout ;
wire \stop_flag~0_combout ;
wire \stop_flag~q ;
wire \phase~1_combout ;
wire \phase~3_combout ;
wire \phase[0]~reg0_q ;
wire \phase~0_combout ;
wire \executing~1_combout ;
wire \executing~2_combout ;
wire \executing~q ;
wire \phase~2_combout ;
wire \phase~5_combout ;
wire \phase[2]~reg0_q ;
wire \Equal0~1_combout ;
wire \controls|mem_w~combout ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9_combout ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~7_combout ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8_combout ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0_combout ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10_combout ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~6_combout ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~1_combout ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~11_combout ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2_combout ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ;
wire \data_memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2_combout ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9_combout ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~7_combout ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8_combout ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0_combout ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10_combout ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~6_combout ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~1_combout ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~11_combout ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~6 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~8 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~10 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~21_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ;
wire \altera_internal_jtag~TCKUTAP ;
wire \altera_internal_jtag~TCKUTAPclkctrl_outclk ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ;
wire \inst_memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \sev|digit4|WideOr6~0_combout ;
wire \sev|out[1]~0_combout ;
wire \sev|digit4|WideOr5~0_combout ;
wire \sev|out[2]~1_combout ;
wire \sev|digit4|WideOr4~0_combout ;
wire \sev|out[3]~2_combout ;
wire \sev|digit4|WideOr3~0_combout ;
wire \sev|out[4]~3_combout ;
wire \sev|digit4|WideOr2~0_combout ;
wire \sev|out[5]~4_combout ;
wire \sev|digit4|WideOr1~0_combout ;
wire \sev|out[6]~5_combout ;
wire \sev|digit4|WideOr0~0_combout ;
wire \sev|out[7]~6_combout ;
wire \sev|digit3|WideOr6~0_combout ;
wire \sev|out[9]~7_combout ;
wire \sev|digit3|WideOr5~0_combout ;
wire \sev|out[10]~8_combout ;
wire \sev|digit3|WideOr4~0_combout ;
wire \sev|out[11]~9_combout ;
wire \sev|digit3|WideOr3~0_combout ;
wire \sev|out[12]~10_combout ;
wire \sev|digit3|WideOr2~0_combout ;
wire \sev|out[13]~11_combout ;
wire \sev|digit3|WideOr1~0_combout ;
wire \sev|out[14]~12_combout ;
wire \sev|digit3|WideOr0~0_combout ;
wire \sev|out[15]~13_combout ;
wire \sev|digit2|WideOr6~0_combout ;
wire \sev|out[17]~14_combout ;
wire \sev|digit2|WideOr5~0_combout ;
wire \sev|out[18]~15_combout ;
wire \sev|digit2|WideOr4~0_combout ;
wire \sev|out[19]~16_combout ;
wire \sev|digit2|WideOr3~0_combout ;
wire \sev|out[20]~17_combout ;
wire \sev|digit2|WideOr2~0_combout ;
wire \sev|out[21]~18_combout ;
wire \sev|digit2|WideOr1~0_combout ;
wire \sev|out[22]~19_combout ;
wire \sev|digit2|WideOr0~0_combout ;
wire \sev|out[23]~20_combout ;
wire \sev|digit1|WideOr6~0_combout ;
wire \sev|out[25]~21_combout ;
wire \sev|digit1|WideOr5~0_combout ;
wire \sev|out[26]~22_combout ;
wire \sev|digit1|WideOr4~0_combout ;
wire \sev|out[27]~23_combout ;
wire \sev|digit1|WideOr3~0_combout ;
wire \sev|out[28]~24_combout ;
wire \sev|digit1|WideOr2~0_combout ;
wire \sev|out[29]~25_combout ;
wire \sev|digit1|WideOr1~0_combout ;
wire \sev|out[30]~26_combout ;
wire \sev|digit1|WideOr0~0_combout ;
wire \sev|out[31]~27_combout ;
wire \sev2|digit4|WideOr6~3_combout ;
wire \sev2|digit4|WideOr6~6_combout ;
wire \sev2|out[1]~0_combout ;
wire \sev2|digit4|WideOr5~2_combout ;
wire \sev2|out[2]~27_combout ;
wire \sev2|digit4|WideOr4~2_combout ;
wire \sev2|out[3]~26_combout ;
wire \sev2|digit4|WideOr3~2_combout ;
wire \sev2|out[4]~25_combout ;
wire \sev2|digit4|WideOr2~2_combout ;
wire \sev2|out[5]~24_combout ;
wire \sev2|digit4|WideOr1~2_combout ;
wire \sev2|out[6]~23_combout ;
wire \sev2|digit4|WideOr0~2_combout ;
wire \sev2|out[7]~22_combout ;
wire \sev2|digit3|WideOr6~3_combout ;
wire \sev2|digit3|WideOr6~6_combout ;
wire \sev2|out[9]~1_combout ;
wire \sev2|digit3|WideOr5~2_combout ;
wire \sev2|out[10]~21_combout ;
wire \sev2|digit3|WideOr4~2_combout ;
wire \sev2|out[11]~20_combout ;
wire \sev2|digit3|WideOr3~2_combout ;
wire \sev2|out[12]~19_combout ;
wire \sev2|digit3|WideOr2~2_combout ;
wire \sev2|out[13]~18_combout ;
wire \sev2|digit3|WideOr1~2_combout ;
wire \sev2|out[14]~17_combout ;
wire \sev2|digit3|WideOr0~2_combout ;
wire \sev2|out[15]~16_combout ;
wire \sev2|digit2|WideOr6~3_combout ;
wire \sev2|digit2|WideOr6~6_combout ;
wire \sev2|out[17]~2_combout ;
wire \sev2|digit2|WideOr5~2_combout ;
wire \sev2|out[18]~15_combout ;
wire \sev2|digit2|WideOr4~2_combout ;
wire \sev2|out[19]~14_combout ;
wire \sev2|digit2|WideOr3~2_combout ;
wire \sev2|out[20]~13_combout ;
wire \sev2|digit2|WideOr2~2_combout ;
wire \sev2|out[21]~12_combout ;
wire \sev2|digit2|WideOr1~2_combout ;
wire \sev2|out[22]~11_combout ;
wire \sev2|digit2|WideOr0~2_combout ;
wire \sev2|out[23]~10_combout ;
wire \sev2|digit1|WideOr6~3_combout ;
wire \sev2|digit1|WideOr6~6_combout ;
wire \sev2|out[25]~3_combout ;
wire \sev2|digit1|WideOr5~2_combout ;
wire \sev2|out[26]~9_combout ;
wire \sev2|digit1|WideOr4~2_combout ;
wire \sev2|out[27]~8_combout ;
wire \sev2|digit1|WideOr3~2_combout ;
wire \sev2|out[28]~7_combout ;
wire \sev2|digit1|WideOr2~2_combout ;
wire \sev2|out[29]~6_combout ;
wire \sev2|digit1|WideOr1~2_combout ;
wire \sev2|out[30]~5_combout ;
wire \sev2|digit1|WideOr0~2_combout ;
wire \sev2|out[31]~4_combout ;
wire \seg_SEL|Equal0~0_combout ;
wire \seg_SEL|Equal0~1_combout ;
wire \seg_SEL|Equal0~2_combout ;
wire \seg_SEL|Equal0~3_combout ;
wire \seg_SEL|Equal0~4_combout ;
wire \seg_SEL|Equal0~5_combout ;
wire \seg_SEL|Equal0~6_combout ;
wire \seg_SEL|Equal0~7_combout ;
wire \altera_internal_jtag~TDO ;
wire [15:0] \AR|reg_out ;
wire [3:0] \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR ;
wire [15:0] \inst_memory|altsyncram_component|auto_generated|altsyncram1|q_a ;
wire [3:0] \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter ;
wire [15:0] \inst_memory|altsyncram_component|auto_generated|altsyncram1|q_b ;
wire [11:0] \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [15:0] \pc_0|pc_out ;
wire [11:0] \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [15:0] \data_memory|altsyncram_component|auto_generated|altsyncram1|q_a ;
wire [15:0] \BR|reg_out ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR ;
wire [15:0] \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [15:0] \data_memory|altsyncram_component|auto_generated|altsyncram1|q_b ;
wire [3:0] \szcv_regi|reg_out ;
wire [15:0] \IR|reg_out ;
wire [6:0] \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [6:0] \data_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [3:0] \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR ;
wire [15:0] \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [15:0] \DR|reg_out ;
wire [3:0] \aluconu|ALU_Cnt ;
wire [15:0] \MDR|reg_out ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter ;
wire [4:0] \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [3:0] \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter ;
wire [4:0] \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [30:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 ;
wire [15:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg ;
wire [30:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg ;
wire [1:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg ;

wire [1:0] \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [1:0] \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [1:0] \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ;
wire [1:0] \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ;
wire [1:0] \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ;
wire [1:0] \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ;
wire [1:0] \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ;
wire [1:0] \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ;
wire [1:0] \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ;
wire [1:0] \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ;
wire [1:0] \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ;
wire [1:0] \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ;
wire [1:0] \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ;
wire [1:0] \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ;
wire [1:0] \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ;
wire [1:0] \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ;
wire [1:0] \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [1:0] \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [1:0] \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ;
wire [1:0] \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ;
wire [1:0] \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ;
wire [1:0] \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ;
wire [1:0] \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ;
wire [1:0] \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ;
wire [1:0] \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ;
wire [1:0] \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ;
wire [1:0] \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ;
wire [1:0] \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ;
wire [1:0] \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ;
wire [1:0] \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ;
wire [1:0] \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ;
wire [1:0] \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ;

assign \inst_memory|altsyncram_component|auto_generated|altsyncram1|q_a [0] = \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];
assign \inst_memory|altsyncram_component|auto_generated|altsyncram1|q_a [1] = \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [1];

assign \inst_memory|altsyncram_component|auto_generated|altsyncram1|q_b [0] = \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];
assign \inst_memory|altsyncram_component|auto_generated|altsyncram1|q_b [1] = \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [1];

assign \inst_memory|altsyncram_component|auto_generated|altsyncram1|q_a [2] = \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [0];
assign \inst_memory|altsyncram_component|auto_generated|altsyncram1|q_a [3] = \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [1];

assign \inst_memory|altsyncram_component|auto_generated|altsyncram1|q_b [2] = \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [0];
assign \inst_memory|altsyncram_component|auto_generated|altsyncram1|q_b [3] = \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [1];

assign \inst_memory|altsyncram_component|auto_generated|altsyncram1|q_a [4] = \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0];
assign \inst_memory|altsyncram_component|auto_generated|altsyncram1|q_a [5] = \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [1];

assign \inst_memory|altsyncram_component|auto_generated|altsyncram1|q_b [4] = \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0];
assign \inst_memory|altsyncram_component|auto_generated|altsyncram1|q_b [5] = \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [1];

assign \inst_memory|altsyncram_component|auto_generated|altsyncram1|q_a [6] = \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [0];
assign \inst_memory|altsyncram_component|auto_generated|altsyncram1|q_a [7] = \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [1];

assign \inst_memory|altsyncram_component|auto_generated|altsyncram1|q_b [6] = \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [0];
assign \inst_memory|altsyncram_component|auto_generated|altsyncram1|q_b [7] = \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [1];

assign \inst_memory|altsyncram_component|auto_generated|altsyncram1|q_a [8] = \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0];
assign \inst_memory|altsyncram_component|auto_generated|altsyncram1|q_a [9] = \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [1];

assign \inst_memory|altsyncram_component|auto_generated|altsyncram1|q_b [8] = \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0];
assign \inst_memory|altsyncram_component|auto_generated|altsyncram1|q_b [9] = \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [1];

assign \inst_memory|altsyncram_component|auto_generated|altsyncram1|q_a [10] = \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [0];
assign \inst_memory|altsyncram_component|auto_generated|altsyncram1|q_a [11] = \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [1];

assign \inst_memory|altsyncram_component|auto_generated|altsyncram1|q_b [10] = \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [0];
assign \inst_memory|altsyncram_component|auto_generated|altsyncram1|q_b [11] = \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [1];

assign \inst_memory|altsyncram_component|auto_generated|altsyncram1|q_a [12] = \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0];
assign \inst_memory|altsyncram_component|auto_generated|altsyncram1|q_a [13] = \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [1];

assign \inst_memory|altsyncram_component|auto_generated|altsyncram1|q_b [12] = \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0];
assign \inst_memory|altsyncram_component|auto_generated|altsyncram1|q_b [13] = \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [1];

assign \inst_memory|altsyncram_component|auto_generated|altsyncram1|q_a [14] = \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [0];
assign \inst_memory|altsyncram_component|auto_generated|altsyncram1|q_a [15] = \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [1];

assign \inst_memory|altsyncram_component|auto_generated|altsyncram1|q_b [14] = \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [0];
assign \inst_memory|altsyncram_component|auto_generated|altsyncram1|q_b [15] = \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [1];

assign \data_memory|altsyncram_component|auto_generated|altsyncram1|q_a [0] = \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];
assign \data_memory|altsyncram_component|auto_generated|altsyncram1|q_a [1] = \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [1];

assign \data_memory|altsyncram_component|auto_generated|altsyncram1|q_b [0] = \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];
assign \data_memory|altsyncram_component|auto_generated|altsyncram1|q_b [1] = \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [1];

assign \data_memory|altsyncram_component|auto_generated|altsyncram1|q_a [2] = \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [0];
assign \data_memory|altsyncram_component|auto_generated|altsyncram1|q_a [3] = \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [1];

assign \data_memory|altsyncram_component|auto_generated|altsyncram1|q_b [2] = \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [0];
assign \data_memory|altsyncram_component|auto_generated|altsyncram1|q_b [3] = \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [1];

assign \data_memory|altsyncram_component|auto_generated|altsyncram1|q_a [4] = \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0];
assign \data_memory|altsyncram_component|auto_generated|altsyncram1|q_a [5] = \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [1];

assign \data_memory|altsyncram_component|auto_generated|altsyncram1|q_b [4] = \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0];
assign \data_memory|altsyncram_component|auto_generated|altsyncram1|q_b [5] = \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [1];

assign \data_memory|altsyncram_component|auto_generated|altsyncram1|q_a [6] = \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [0];
assign \data_memory|altsyncram_component|auto_generated|altsyncram1|q_a [7] = \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [1];

assign \data_memory|altsyncram_component|auto_generated|altsyncram1|q_b [6] = \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [0];
assign \data_memory|altsyncram_component|auto_generated|altsyncram1|q_b [7] = \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [1];

assign \data_memory|altsyncram_component|auto_generated|altsyncram1|q_a [8] = \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0];
assign \data_memory|altsyncram_component|auto_generated|altsyncram1|q_a [9] = \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [1];

assign \data_memory|altsyncram_component|auto_generated|altsyncram1|q_b [8] = \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0];
assign \data_memory|altsyncram_component|auto_generated|altsyncram1|q_b [9] = \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [1];

assign \data_memory|altsyncram_component|auto_generated|altsyncram1|q_a [10] = \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [0];
assign \data_memory|altsyncram_component|auto_generated|altsyncram1|q_a [11] = \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [1];

assign \data_memory|altsyncram_component|auto_generated|altsyncram1|q_b [10] = \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [0];
assign \data_memory|altsyncram_component|auto_generated|altsyncram1|q_b [11] = \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [1];

assign \data_memory|altsyncram_component|auto_generated|altsyncram1|q_a [12] = \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0];
assign \data_memory|altsyncram_component|auto_generated|altsyncram1|q_a [13] = \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [1];

assign \data_memory|altsyncram_component|auto_generated|altsyncram1|q_b [12] = \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0];
assign \data_memory|altsyncram_component|auto_generated|altsyncram1|q_b [13] = \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [1];

assign \data_memory|altsyncram_component|auto_generated|altsyncram1|q_a [14] = \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [0];
assign \data_memory|altsyncram_component|auto_generated|altsyncram1|q_a [15] = \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [1];

assign \data_memory|altsyncram_component|auto_generated|altsyncram1|q_b [14] = \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [0];
assign \data_memory|altsyncram_component|auto_generated|altsyncram1|q_b [15] = \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [1];

// Location: FF_X29_Y26_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y26_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~22_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~23_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y26_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~14 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~14 .lut_mask = 16'hFC30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15 .lut_mask = 16'hBB88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~22 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~22 .lut_mask = 16'hF5A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~23 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~23 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8 .lut_mask = 16'hFC30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9 .lut_mask = 16'hBB88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18 .lut_mask = 16'hCFC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19 .lut_mask = 16'hD8D8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X45_Y43_N16
cycloneive_io_obuf \out[0]~output (
	.i(\inst_memory|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[0]),
	.obar());
// synopsys translate_off
defparam \out[0]~output .bus_hold = "false";
defparam \out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y43_N16
cycloneive_io_obuf \out[1]~output (
	.i(\inst_memory|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[1]),
	.obar());
// synopsys translate_off
defparam \out[1]~output .bus_hold = "false";
defparam \out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y43_N2
cycloneive_io_obuf \out[2]~output (
	.i(\inst_memory|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[2]),
	.obar());
// synopsys translate_off
defparam \out[2]~output .bus_hold = "false";
defparam \out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y43_N23
cycloneive_io_obuf \out[3]~output (
	.i(\inst_memory|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[3]),
	.obar());
// synopsys translate_off
defparam \out[3]~output .bus_hold = "false";
defparam \out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y43_N2
cycloneive_io_obuf \out[4]~output (
	.i(\inst_memory|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[4]),
	.obar());
// synopsys translate_off
defparam \out[4]~output .bus_hold = "false";
defparam \out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y43_N9
cycloneive_io_obuf \out[5]~output (
	.i(\inst_memory|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[5]),
	.obar());
// synopsys translate_off
defparam \out[5]~output .bus_hold = "false";
defparam \out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y43_N30
cycloneive_io_obuf \out[6]~output (
	.i(\inst_memory|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[6]),
	.obar());
// synopsys translate_off
defparam \out[6]~output .bus_hold = "false";
defparam \out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y43_N16
cycloneive_io_obuf \out[7]~output (
	.i(\inst_memory|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[7]),
	.obar());
// synopsys translate_off
defparam \out[7]~output .bus_hold = "false";
defparam \out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y43_N16
cycloneive_io_obuf \out[8]~output (
	.i(\inst_memory|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[8]),
	.obar());
// synopsys translate_off
defparam \out[8]~output .bus_hold = "false";
defparam \out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y43_N9
cycloneive_io_obuf \out[9]~output (
	.i(\inst_memory|altsyncram_component|auto_generated|altsyncram1|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[9]),
	.obar());
// synopsys translate_off
defparam \out[9]~output .bus_hold = "false";
defparam \out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y43_N9
cycloneive_io_obuf \out[10]~output (
	.i(\inst_memory|altsyncram_component|auto_generated|altsyncram1|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[10]),
	.obar());
// synopsys translate_off
defparam \out[10]~output .bus_hold = "false";
defparam \out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y39_N9
cycloneive_io_obuf \out[11]~output (
	.i(\inst_memory|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[11]),
	.obar());
// synopsys translate_off
defparam \out[11]~output .bus_hold = "false";
defparam \out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y43_N9
cycloneive_io_obuf \out[12]~output (
	.i(\inst_memory|altsyncram_component|auto_generated|altsyncram1|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[12]),
	.obar());
// synopsys translate_off
defparam \out[12]~output .bus_hold = "false";
defparam \out[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y43_N30
cycloneive_io_obuf \out[13]~output (
	.i(\inst_memory|altsyncram_component|auto_generated|altsyncram1|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[13]),
	.obar());
// synopsys translate_off
defparam \out[13]~output .bus_hold = "false";
defparam \out[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N9
cycloneive_io_obuf \out[14]~output (
	.i(\inst_memory|altsyncram_component|auto_generated|altsyncram1|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[14]),
	.obar());
// synopsys translate_off
defparam \out[14]~output .bus_hold = "false";
defparam \out[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y43_N2
cycloneive_io_obuf \out[15]~output (
	.i(\inst_memory|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[15]),
	.obar());
// synopsys translate_off
defparam \out[15]~output .bus_hold = "false";
defparam \out[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y18_N23
cycloneive_io_obuf \out2[0]~output (
	.i(\pc_0|pc_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2[0]),
	.obar());
// synopsys translate_off
defparam \out2[0]~output .bus_hold = "false";
defparam \out2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y43_N23
cycloneive_io_obuf \out2[1]~output (
	.i(\pc_0|pc_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2[1]),
	.obar());
// synopsys translate_off
defparam \out2[1]~output .bus_hold = "false";
defparam \out2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y18_N9
cycloneive_io_obuf \out2[2]~output (
	.i(\pc_0|pc_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2[2]),
	.obar());
// synopsys translate_off
defparam \out2[2]~output .bus_hold = "false";
defparam \out2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y25_N16
cycloneive_io_obuf \out2[3]~output (
	.i(\pc_0|pc_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2[3]),
	.obar());
// synopsys translate_off
defparam \out2[3]~output .bus_hold = "false";
defparam \out2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y18_N2
cycloneive_io_obuf \out2[4]~output (
	.i(\pc_0|pc_out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2[4]),
	.obar());
// synopsys translate_off
defparam \out2[4]~output .bus_hold = "false";
defparam \out2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N16
cycloneive_io_obuf \out2[5]~output (
	.i(\pc_0|pc_out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2[5]),
	.obar());
// synopsys translate_off
defparam \out2[5]~output .bus_hold = "false";
defparam \out2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \out2[6]~output (
	.i(\pc_0|pc_out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2[6]),
	.obar());
// synopsys translate_off
defparam \out2[6]~output .bus_hold = "false";
defparam \out2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y0_N23
cycloneive_io_obuf \out2[7]~output (
	.i(\pc_0|pc_out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2[7]),
	.obar());
// synopsys translate_off
defparam \out2[7]~output .bus_hold = "false";
defparam \out2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y28_N9
cycloneive_io_obuf \out2[8]~output (
	.i(\pc_0|pc_out [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2[8]),
	.obar());
// synopsys translate_off
defparam \out2[8]~output .bus_hold = "false";
defparam \out2[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y43_N16
cycloneive_io_obuf \out2[9]~output (
	.i(\pc_0|pc_out [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2[9]),
	.obar());
// synopsys translate_off
defparam \out2[9]~output .bus_hold = "false";
defparam \out2[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y43_N9
cycloneive_io_obuf \out2[10]~output (
	.i(\pc_0|pc_out [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2[10]),
	.obar());
// synopsys translate_off
defparam \out2[10]~output .bus_hold = "false";
defparam \out2[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y43_N9
cycloneive_io_obuf \out2[11]~output (
	.i(\pc_0|pc_out [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2[11]),
	.obar());
// synopsys translate_off
defparam \out2[11]~output .bus_hold = "false";
defparam \out2[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N16
cycloneive_io_obuf \out2[12]~output (
	.i(\pc_0|pc_out [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2[12]),
	.obar());
// synopsys translate_off
defparam \out2[12]~output .bus_hold = "false";
defparam \out2[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \out2[13]~output (
	.i(\pc_0|pc_out [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2[13]),
	.obar());
// synopsys translate_off
defparam \out2[13]~output .bus_hold = "false";
defparam \out2[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y0_N16
cycloneive_io_obuf \out2[14]~output (
	.i(\pc_0|pc_out [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2[14]),
	.obar());
// synopsys translate_off
defparam \out2[14]~output .bus_hold = "false";
defparam \out2[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cycloneive_io_obuf \out2[15]~output (
	.i(\pc_0|pc_out [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2[15]),
	.obar());
// synopsys translate_off
defparam \out2[15]~output .bus_hold = "false";
defparam \out2[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N9
cycloneive_io_obuf \out3[0]~output (
	.i(\szcv_regi|reg_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out3[0]),
	.obar());
// synopsys translate_off
defparam \out3[0]~output .bus_hold = "false";
defparam \out3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y43_N16
cycloneive_io_obuf \out3[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out3[1]),
	.obar());
// synopsys translate_off
defparam \out3[1]~output .bus_hold = "false";
defparam \out3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y17_N16
cycloneive_io_obuf \out3[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out3[2]),
	.obar());
// synopsys translate_off
defparam \out3[2]~output .bus_hold = "false";
defparam \out3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y38_N16
cycloneive_io_obuf \out3[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out3[3]),
	.obar());
// synopsys translate_off
defparam \out3[3]~output .bus_hold = "false";
defparam \out3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N9
cycloneive_io_obuf \out3[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out3[4]),
	.obar());
// synopsys translate_off
defparam \out3[4]~output .bus_hold = "false";
defparam \out3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y10_N9
cycloneive_io_obuf \out3[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out3[5]),
	.obar());
// synopsys translate_off
defparam \out3[5]~output .bus_hold = "false";
defparam \out3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y25_N23
cycloneive_io_obuf \out3[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out3[6]),
	.obar());
// synopsys translate_off
defparam \out3[6]~output .bus_hold = "false";
defparam \out3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N23
cycloneive_io_obuf \out3[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out3[7]),
	.obar());
// synopsys translate_off
defparam \out3[7]~output .bus_hold = "false";
defparam \out3[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y43_N2
cycloneive_io_obuf \out3[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out3[8]),
	.obar());
// synopsys translate_off
defparam \out3[8]~output .bus_hold = "false";
defparam \out3[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y43_N16
cycloneive_io_obuf \out3[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out3[9]),
	.obar());
// synopsys translate_off
defparam \out3[9]~output .bus_hold = "false";
defparam \out3[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y15_N9
cycloneive_io_obuf \out3[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out3[10]),
	.obar());
// synopsys translate_off
defparam \out3[10]~output .bus_hold = "false";
defparam \out3[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y19_N23
cycloneive_io_obuf \out3[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out3[11]),
	.obar());
// synopsys translate_off
defparam \out3[11]~output .bus_hold = "false";
defparam \out3[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y38_N23
cycloneive_io_obuf \out3[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out3[12]),
	.obar());
// synopsys translate_off
defparam \out3[12]~output .bus_hold = "false";
defparam \out3[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \out3[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out3[13]),
	.obar());
// synopsys translate_off
defparam \out3[13]~output .bus_hold = "false";
defparam \out3[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y43_N2
cycloneive_io_obuf \out3[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out3[14]),
	.obar());
// synopsys translate_off
defparam \out3[14]~output .bus_hold = "false";
defparam \out3[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \out3[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out3[15]),
	.obar());
// synopsys translate_off
defparam \out3[15]~output .bus_hold = "false";
defparam \out3[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y17_N23
cycloneive_io_obuf \out4[0]~output (
	.i(\controls|jump~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out4[0]),
	.obar());
// synopsys translate_off
defparam \out4[0]~output .bus_hold = "false";
defparam \out4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
cycloneive_io_obuf \out4[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out4[1]),
	.obar());
// synopsys translate_off
defparam \out4[1]~output .bus_hold = "false";
defparam \out4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y37_N2
cycloneive_io_obuf \out4[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out4[2]),
	.obar());
// synopsys translate_off
defparam \out4[2]~output .bus_hold = "false";
defparam \out4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y43_N23
cycloneive_io_obuf \out4[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out4[3]),
	.obar());
// synopsys translate_off
defparam \out4[3]~output .bus_hold = "false";
defparam \out4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y43_N16
cycloneive_io_obuf \out4[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out4[4]),
	.obar());
// synopsys translate_off
defparam \out4[4]~output .bus_hold = "false";
defparam \out4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y18_N16
cycloneive_io_obuf \out4[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out4[5]),
	.obar());
// synopsys translate_off
defparam \out4[5]~output .bus_hold = "false";
defparam \out4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y26_N23
cycloneive_io_obuf \out4[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out4[6]),
	.obar());
// synopsys translate_off
defparam \out4[6]~output .bus_hold = "false";
defparam \out4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y43_N16
cycloneive_io_obuf \out4[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out4[7]),
	.obar());
// synopsys translate_off
defparam \out4[7]~output .bus_hold = "false";
defparam \out4[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y43_N9
cycloneive_io_obuf \out4[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out4[8]),
	.obar());
// synopsys translate_off
defparam \out4[8]~output .bus_hold = "false";
defparam \out4[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y43_N30
cycloneive_io_obuf \out4[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out4[9]),
	.obar());
// synopsys translate_off
defparam \out4[9]~output .bus_hold = "false";
defparam \out4[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y43_N16
cycloneive_io_obuf \out4[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out4[10]),
	.obar());
// synopsys translate_off
defparam \out4[10]~output .bus_hold = "false";
defparam \out4[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y36_N23
cycloneive_io_obuf \out4[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out4[11]),
	.obar());
// synopsys translate_off
defparam \out4[11]~output .bus_hold = "false";
defparam \out4[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y41_N23
cycloneive_io_obuf \out4[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out4[12]),
	.obar());
// synopsys translate_off
defparam \out4[12]~output .bus_hold = "false";
defparam \out4[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y43_N30
cycloneive_io_obuf \out4[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out4[13]),
	.obar());
// synopsys translate_off
defparam \out4[13]~output .bus_hold = "false";
defparam \out4[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y10_N23
cycloneive_io_obuf \out4[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out4[14]),
	.obar());
// synopsys translate_off
defparam \out4[14]~output .bus_hold = "false";
defparam \out4[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \out4[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out4[15]),
	.obar());
// synopsys translate_off
defparam \out4[15]~output .bus_hold = "false";
defparam \out4[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y37_N23
cycloneive_io_obuf \out4[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out4[16]),
	.obar());
// synopsys translate_off
defparam \out4[16]~output .bus_hold = "false";
defparam \out4[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y0_N30
cycloneive_io_obuf \out4[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out4[17]),
	.obar());
// synopsys translate_off
defparam \out4[17]~output .bus_hold = "false";
defparam \out4[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N23
cycloneive_io_obuf \out4[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out4[18]),
	.obar());
// synopsys translate_off
defparam \out4[18]~output .bus_hold = "false";
defparam \out4[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y43_N30
cycloneive_io_obuf \out4[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out4[19]),
	.obar());
// synopsys translate_off
defparam \out4[19]~output .bus_hold = "false";
defparam \out4[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y2_N16
cycloneive_io_obuf \out4[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out4[20]),
	.obar());
// synopsys translate_off
defparam \out4[20]~output .bus_hold = "false";
defparam \out4[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y39_N23
cycloneive_io_obuf \out4[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out4[21]),
	.obar());
// synopsys translate_off
defparam \out4[21]~output .bus_hold = "false";
defparam \out4[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y34_N23
cycloneive_io_obuf \out4[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out4[22]),
	.obar());
// synopsys translate_off
defparam \out4[22]~output .bus_hold = "false";
defparam \out4[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y7_N16
cycloneive_io_obuf \out4[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out4[23]),
	.obar());
// synopsys translate_off
defparam \out4[23]~output .bus_hold = "false";
defparam \out4[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N16
cycloneive_io_obuf \out4[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out4[24]),
	.obar());
// synopsys translate_off
defparam \out4[24]~output .bus_hold = "false";
defparam \out4[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y19_N9
cycloneive_io_obuf \out4[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out4[25]),
	.obar());
// synopsys translate_off
defparam \out4[25]~output .bus_hold = "false";
defparam \out4[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y43_N2
cycloneive_io_obuf \out4[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out4[26]),
	.obar());
// synopsys translate_off
defparam \out4[26]~output .bus_hold = "false";
defparam \out4[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y43_N23
cycloneive_io_obuf \out4[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out4[27]),
	.obar());
// synopsys translate_off
defparam \out4[27]~output .bus_hold = "false";
defparam \out4[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y41_N9
cycloneive_io_obuf \out4[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out4[28]),
	.obar());
// synopsys translate_off
defparam \out4[28]~output .bus_hold = "false";
defparam \out4[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N9
cycloneive_io_obuf \out4[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out4[29]),
	.obar());
// synopsys translate_off
defparam \out4[29]~output .bus_hold = "false";
defparam \out4[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
cycloneive_io_obuf \out4[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out4[30]),
	.obar());
// synopsys translate_off
defparam \out4[30]~output .bus_hold = "false";
defparam \out4[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y3_N23
cycloneive_io_obuf \out4[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out4[31]),
	.obar());
// synopsys translate_off
defparam \out4[31]~output .bus_hold = "false";
defparam \out4[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N23
cycloneive_io_obuf \seg_out[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_out[0]),
	.obar());
// synopsys translate_off
defparam \seg_out[0]~output .bus_hold = "false";
defparam \seg_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N16
cycloneive_io_obuf \seg_out[1]~output (
	.i(\sev|out[1]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_out[1]),
	.obar());
// synopsys translate_off
defparam \seg_out[1]~output .bus_hold = "false";
defparam \seg_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \seg_out[2]~output (
	.i(\sev|out[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_out[2]),
	.obar());
// synopsys translate_off
defparam \seg_out[2]~output .bus_hold = "false";
defparam \seg_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \seg_out[3]~output (
	.i(\sev|out[3]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_out[3]),
	.obar());
// synopsys translate_off
defparam \seg_out[3]~output .bus_hold = "false";
defparam \seg_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N2
cycloneive_io_obuf \seg_out[4]~output (
	.i(\sev|out[4]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_out[4]),
	.obar());
// synopsys translate_off
defparam \seg_out[4]~output .bus_hold = "false";
defparam \seg_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N9
cycloneive_io_obuf \seg_out[5]~output (
	.i(\sev|out[5]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_out[5]),
	.obar());
// synopsys translate_off
defparam \seg_out[5]~output .bus_hold = "false";
defparam \seg_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N23
cycloneive_io_obuf \seg_out[6]~output (
	.i(\sev|out[6]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_out[6]),
	.obar());
// synopsys translate_off
defparam \seg_out[6]~output .bus_hold = "false";
defparam \seg_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
cycloneive_io_obuf \seg_out[7]~output (
	.i(\sev|out[7]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_out[7]),
	.obar());
// synopsys translate_off
defparam \seg_out[7]~output .bus_hold = "false";
defparam \seg_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \seg_out[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_out[8]),
	.obar());
// synopsys translate_off
defparam \seg_out[8]~output .bus_hold = "false";
defparam \seg_out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \seg_out[9]~output (
	.i(\sev|out[9]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_out[9]),
	.obar());
// synopsys translate_off
defparam \seg_out[9]~output .bus_hold = "false";
defparam \seg_out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
cycloneive_io_obuf \seg_out[10]~output (
	.i(\sev|out[10]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_out[10]),
	.obar());
// synopsys translate_off
defparam \seg_out[10]~output .bus_hold = "false";
defparam \seg_out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N9
cycloneive_io_obuf \seg_out[11]~output (
	.i(\sev|out[11]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_out[11]),
	.obar());
// synopsys translate_off
defparam \seg_out[11]~output .bus_hold = "false";
defparam \seg_out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \seg_out[12]~output (
	.i(\sev|out[12]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_out[12]),
	.obar());
// synopsys translate_off
defparam \seg_out[12]~output .bus_hold = "false";
defparam \seg_out[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \seg_out[13]~output (
	.i(\sev|out[13]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_out[13]),
	.obar());
// synopsys translate_off
defparam \seg_out[13]~output .bus_hold = "false";
defparam \seg_out[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
cycloneive_io_obuf \seg_out[14]~output (
	.i(\sev|out[14]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_out[14]),
	.obar());
// synopsys translate_off
defparam \seg_out[14]~output .bus_hold = "false";
defparam \seg_out[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
cycloneive_io_obuf \seg_out[15]~output (
	.i(\sev|out[15]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_out[15]),
	.obar());
// synopsys translate_off
defparam \seg_out[15]~output .bus_hold = "false";
defparam \seg_out[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N30
cycloneive_io_obuf \seg_out[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_out[16]),
	.obar());
// synopsys translate_off
defparam \seg_out[16]~output .bus_hold = "false";
defparam \seg_out[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N16
cycloneive_io_obuf \seg_out[17]~output (
	.i(\sev|out[17]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_out[17]),
	.obar());
// synopsys translate_off
defparam \seg_out[17]~output .bus_hold = "false";
defparam \seg_out[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N30
cycloneive_io_obuf \seg_out[18]~output (
	.i(\sev|out[18]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_out[18]),
	.obar());
// synopsys translate_off
defparam \seg_out[18]~output .bus_hold = "false";
defparam \seg_out[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
cycloneive_io_obuf \seg_out[19]~output (
	.i(\sev|out[19]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_out[19]),
	.obar());
// synopsys translate_off
defparam \seg_out[19]~output .bus_hold = "false";
defparam \seg_out[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \seg_out[20]~output (
	.i(\sev|out[20]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_out[20]),
	.obar());
// synopsys translate_off
defparam \seg_out[20]~output .bus_hold = "false";
defparam \seg_out[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N30
cycloneive_io_obuf \seg_out[21]~output (
	.i(\sev|out[21]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_out[21]),
	.obar());
// synopsys translate_off
defparam \seg_out[21]~output .bus_hold = "false";
defparam \seg_out[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \seg_out[22]~output (
	.i(\sev|out[22]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_out[22]),
	.obar());
// synopsys translate_off
defparam \seg_out[22]~output .bus_hold = "false";
defparam \seg_out[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \seg_out[23]~output (
	.i(\sev|out[23]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_out[23]),
	.obar());
// synopsys translate_off
defparam \seg_out[23]~output .bus_hold = "false";
defparam \seg_out[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N30
cycloneive_io_obuf \seg_out[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_out[24]),
	.obar());
// synopsys translate_off
defparam \seg_out[24]~output .bus_hold = "false";
defparam \seg_out[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \seg_out[25]~output (
	.i(\sev|out[25]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_out[25]),
	.obar());
// synopsys translate_off
defparam \seg_out[25]~output .bus_hold = "false";
defparam \seg_out[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N30
cycloneive_io_obuf \seg_out[26]~output (
	.i(\sev|out[26]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_out[26]),
	.obar());
// synopsys translate_off
defparam \seg_out[26]~output .bus_hold = "false";
defparam \seg_out[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \seg_out[27]~output (
	.i(\sev|out[27]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_out[27]),
	.obar());
// synopsys translate_off
defparam \seg_out[27]~output .bus_hold = "false";
defparam \seg_out[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \seg_out[28]~output (
	.i(\sev|out[28]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_out[28]),
	.obar());
// synopsys translate_off
defparam \seg_out[28]~output .bus_hold = "false";
defparam \seg_out[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \seg_out[29]~output (
	.i(\sev|out[29]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_out[29]),
	.obar());
// synopsys translate_off
defparam \seg_out[29]~output .bus_hold = "false";
defparam \seg_out[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \seg_out[30]~output (
	.i(\sev|out[30]~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_out[30]),
	.obar());
// synopsys translate_off
defparam \seg_out[30]~output .bus_hold = "false";
defparam \seg_out[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \seg_out[31]~output (
	.i(\sev|out[31]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_out[31]),
	.obar());
// synopsys translate_off
defparam \seg_out[31]~output .bus_hold = "false";
defparam \seg_out[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N9
cycloneive_io_obuf \seg_out_2[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_out_2[0]),
	.obar());
// synopsys translate_off
defparam \seg_out_2[0]~output .bus_hold = "false";
defparam \seg_out_2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y0_N2
cycloneive_io_obuf \seg_out_2[1]~output (
	.i(\sev2|out[1]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_out_2[1]),
	.obar());
// synopsys translate_off
defparam \seg_out_2[1]~output .bus_hold = "false";
defparam \seg_out_2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N16
cycloneive_io_obuf \seg_out_2[2]~output (
	.i(\sev2|out[2]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_out_2[2]),
	.obar());
// synopsys translate_off
defparam \seg_out_2[2]~output .bus_hold = "false";
defparam \seg_out_2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y0_N9
cycloneive_io_obuf \seg_out_2[3]~output (
	.i(\sev2|out[3]~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_out_2[3]),
	.obar());
// synopsys translate_off
defparam \seg_out_2[3]~output .bus_hold = "false";
defparam \seg_out_2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N9
cycloneive_io_obuf \seg_out_2[4]~output (
	.i(\sev2|out[4]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_out_2[4]),
	.obar());
// synopsys translate_off
defparam \seg_out_2[4]~output .bus_hold = "false";
defparam \seg_out_2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \seg_out_2[5]~output (
	.i(\sev2|out[5]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_out_2[5]),
	.obar());
// synopsys translate_off
defparam \seg_out_2[5]~output .bus_hold = "false";
defparam \seg_out_2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y0_N2
cycloneive_io_obuf \seg_out_2[6]~output (
	.i(\sev2|out[6]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_out_2[6]),
	.obar());
// synopsys translate_off
defparam \seg_out_2[6]~output .bus_hold = "false";
defparam \seg_out_2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \seg_out_2[7]~output (
	.i(\sev2|out[7]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_out_2[7]),
	.obar());
// synopsys translate_off
defparam \seg_out_2[7]~output .bus_hold = "false";
defparam \seg_out_2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \seg_out_2[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_out_2[8]),
	.obar());
// synopsys translate_off
defparam \seg_out_2[8]~output .bus_hold = "false";
defparam \seg_out_2[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \seg_out_2[9]~output (
	.i(\sev2|out[9]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_out_2[9]),
	.obar());
// synopsys translate_off
defparam \seg_out_2[9]~output .bus_hold = "false";
defparam \seg_out_2[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N23
cycloneive_io_obuf \seg_out_2[10]~output (
	.i(\sev2|out[10]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_out_2[10]),
	.obar());
// synopsys translate_off
defparam \seg_out_2[10]~output .bus_hold = "false";
defparam \seg_out_2[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \seg_out_2[11]~output (
	.i(\sev2|out[11]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_out_2[11]),
	.obar());
// synopsys translate_off
defparam \seg_out_2[11]~output .bus_hold = "false";
defparam \seg_out_2[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N16
cycloneive_io_obuf \seg_out_2[12]~output (
	.i(\sev2|out[12]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_out_2[12]),
	.obar());
// synopsys translate_off
defparam \seg_out_2[12]~output .bus_hold = "false";
defparam \seg_out_2[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N2
cycloneive_io_obuf \seg_out_2[13]~output (
	.i(\sev2|out[13]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_out_2[13]),
	.obar());
// synopsys translate_off
defparam \seg_out_2[13]~output .bus_hold = "false";
defparam \seg_out_2[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \seg_out_2[14]~output (
	.i(\sev2|out[14]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_out_2[14]),
	.obar());
// synopsys translate_off
defparam \seg_out_2[14]~output .bus_hold = "false";
defparam \seg_out_2[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \seg_out_2[15]~output (
	.i(\sev2|out[15]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_out_2[15]),
	.obar());
// synopsys translate_off
defparam \seg_out_2[15]~output .bus_hold = "false";
defparam \seg_out_2[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N2
cycloneive_io_obuf \seg_out_2[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_out_2[16]),
	.obar());
// synopsys translate_off
defparam \seg_out_2[16]~output .bus_hold = "false";
defparam \seg_out_2[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N30
cycloneive_io_obuf \seg_out_2[17]~output (
	.i(\sev2|out[17]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_out_2[17]),
	.obar());
// synopsys translate_off
defparam \seg_out_2[17]~output .bus_hold = "false";
defparam \seg_out_2[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N30
cycloneive_io_obuf \seg_out_2[18]~output (
	.i(\sev2|out[18]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_out_2[18]),
	.obar());
// synopsys translate_off
defparam \seg_out_2[18]~output .bus_hold = "false";
defparam \seg_out_2[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N23
cycloneive_io_obuf \seg_out_2[19]~output (
	.i(\sev2|out[19]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_out_2[19]),
	.obar());
// synopsys translate_off
defparam \seg_out_2[19]~output .bus_hold = "false";
defparam \seg_out_2[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N23
cycloneive_io_obuf \seg_out_2[20]~output (
	.i(\sev2|out[20]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_out_2[20]),
	.obar());
// synopsys translate_off
defparam \seg_out_2[20]~output .bus_hold = "false";
defparam \seg_out_2[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N16
cycloneive_io_obuf \seg_out_2[21]~output (
	.i(\sev2|out[21]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_out_2[21]),
	.obar());
// synopsys translate_off
defparam \seg_out_2[21]~output .bus_hold = "false";
defparam \seg_out_2[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N30
cycloneive_io_obuf \seg_out_2[22]~output (
	.i(\sev2|out[22]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_out_2[22]),
	.obar());
// synopsys translate_off
defparam \seg_out_2[22]~output .bus_hold = "false";
defparam \seg_out_2[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N23
cycloneive_io_obuf \seg_out_2[23]~output (
	.i(\sev2|out[23]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_out_2[23]),
	.obar());
// synopsys translate_off
defparam \seg_out_2[23]~output .bus_hold = "false";
defparam \seg_out_2[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N16
cycloneive_io_obuf \seg_out_2[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_out_2[24]),
	.obar());
// synopsys translate_off
defparam \seg_out_2[24]~output .bus_hold = "false";
defparam \seg_out_2[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N9
cycloneive_io_obuf \seg_out_2[25]~output (
	.i(\sev2|out[25]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_out_2[25]),
	.obar());
// synopsys translate_off
defparam \seg_out_2[25]~output .bus_hold = "false";
defparam \seg_out_2[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N30
cycloneive_io_obuf \seg_out_2[26]~output (
	.i(\sev2|out[26]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_out_2[26]),
	.obar());
// synopsys translate_off
defparam \seg_out_2[26]~output .bus_hold = "false";
defparam \seg_out_2[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cycloneive_io_obuf \seg_out_2[27]~output (
	.i(\sev2|out[27]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_out_2[27]),
	.obar());
// synopsys translate_off
defparam \seg_out_2[27]~output .bus_hold = "false";
defparam \seg_out_2[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N30
cycloneive_io_obuf \seg_out_2[28]~output (
	.i(\sev2|out[28]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_out_2[28]),
	.obar());
// synopsys translate_off
defparam \seg_out_2[28]~output .bus_hold = "false";
defparam \seg_out_2[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N30
cycloneive_io_obuf \seg_out_2[29]~output (
	.i(\sev2|out[29]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_out_2[29]),
	.obar());
// synopsys translate_off
defparam \seg_out_2[29]~output .bus_hold = "false";
defparam \seg_out_2[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N30
cycloneive_io_obuf \seg_out_2[30]~output (
	.i(\sev2|out[30]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_out_2[30]),
	.obar());
// synopsys translate_off
defparam \seg_out_2[30]~output .bus_hold = "false";
defparam \seg_out_2[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N30
cycloneive_io_obuf \seg_out_2[31]~output (
	.i(\sev2|out[31]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_out_2[31]),
	.obar());
// synopsys translate_off
defparam \seg_out_2[31]~output .bus_hold = "false";
defparam \seg_out_2[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y0_N9
cycloneive_io_obuf \seg_sel~output (
	.i(\seg_SEL|Equal0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_sel),
	.obar());
// synopsys translate_off
defparam \seg_sel~output .bus_hold = "false";
defparam \seg_sel~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N30
cycloneive_io_obuf \seg_sel_1~output (
	.i(\seg_SEL|Equal0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_sel_1),
	.obar());
// synopsys translate_off
defparam \seg_sel_1~output .bus_hold = "false";
defparam \seg_sel_1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y0_N2
cycloneive_io_obuf \seg_sel_2~output (
	.i(\seg_SEL|Equal0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_sel_2),
	.obar());
// synopsys translate_off
defparam \seg_sel_2~output .bus_hold = "false";
defparam \seg_sel_2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \seg_sel_3~output (
	.i(\seg_SEL|Equal0~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_sel_3),
	.obar());
// synopsys translate_off
defparam \seg_sel_3~output .bus_hold = "false";
defparam \seg_sel_3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y0_N30
cycloneive_io_obuf \seg_sel_4~output (
	.i(\seg_SEL|Equal0~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_sel_4),
	.obar());
// synopsys translate_off
defparam \seg_sel_4~output .bus_hold = "false";
defparam \seg_sel_4~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y0_N30
cycloneive_io_obuf \seg_sel_5~output (
	.i(\seg_SEL|Equal0~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_sel_5),
	.obar());
// synopsys translate_off
defparam \seg_sel_5~output .bus_hold = "false";
defparam \seg_sel_5~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \seg_sel_6~output (
	.i(\seg_SEL|Equal0~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_sel_6),
	.obar());
// synopsys translate_off
defparam \seg_sel_6~output .bus_hold = "false";
defparam \seg_sel_6~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneive_io_obuf \seg_sel_7~output (
	.i(\seg_SEL|Equal0~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_sel_7),
	.obar());
// synopsys translate_off
defparam \seg_sel_7~output .bus_hold = "false";
defparam \seg_sel_7~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y43_N9
cycloneive_io_obuf \phase[0]~output (
	.i(\phase[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(phase[0]),
	.obar());
// synopsys translate_off
defparam \phase[0]~output .bus_hold = "false";
defparam \phase[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N2
cycloneive_io_obuf \phase[1]~output (
	.i(\phase[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(phase[1]),
	.obar());
// synopsys translate_off
defparam \phase[1]~output .bus_hold = "false";
defparam \phase[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y43_N2
cycloneive_io_obuf \phase[2]~output (
	.i(\phase[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(phase[2]),
	.obar());
// synopsys translate_off
defparam \phase[2]~output .bus_hold = "false";
defparam \phase[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N15
cycloneive_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N22
cycloneive_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N15
cycloneive_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N22
cycloneive_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N6
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 (
	.dataa(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout ),
	.cout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 ));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 .lut_mask = 16'h55AA;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N8
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 (
	.dataa(gnd),
	.datab(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 ),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16_combout ),
	.cout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~17 ));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 .lut_mask = 16'h3C3F;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N10
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 (
	.dataa(gnd),
	.datab(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~17 ),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18_combout ),
	.cout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~19 ));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 .lut_mask = 16'hC30C;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N12
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 (
	.dataa(gnd),
	.datab(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~19 ),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20_combout ),
	.cout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~21 ));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 .lut_mask = 16'h3C3F;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N14
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 (
	.dataa(gnd),
	.datab(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~21 ),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22_combout ),
	.cout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~23 ));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 .lut_mask = 16'hC30C;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N16
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 (
	.dataa(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~23 ),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24_combout ),
	.cout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~25 ));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 .lut_mask = 16'h5A5F;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N18
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 (
	.dataa(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~25 ),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26_combout ),
	.cout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~27 ));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 .lut_mask = 16'hA50A;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N20
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 (
	.dataa(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~27 ),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28_combout ),
	.cout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~29 ));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 .lut_mask = 16'h5A5F;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N22
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 (
	.dataa(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~29 ),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30_combout ),
	.cout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~31 ));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 .lut_mask = 16'hA50A;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N24
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32 (
	.dataa(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~31 ),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32_combout ),
	.cout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~33 ));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32 .lut_mask = 16'h5A5F;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N26
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34 (
	.dataa(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~33 ),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34_combout ),
	.cout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~35 ));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34 .lut_mask = 16'hA50A;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N28
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36 (
	.dataa(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~35 ),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36 .lut_mask = 16'h5A5A;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: JTAG_X1_Y22_N0
cycloneive_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LCCOMB_X27_Y25_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .lut_mask = 16'h0A0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .lut_mask = 16'hFAFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .lut_mask = 16'hFFFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .lut_mask = 16'hF0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 16'hF0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .lut_mask = 16'h0C0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y23_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .lut_mask = 16'h0FF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y23_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .lut_mask = 16'h5AF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y23_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .lut_mask = 16'h3373;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .lut_mask = 16'hFAFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .lut_mask = 16'hC0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .lut_mask = 16'hFFFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .lut_mask = 16'hCCC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .lut_mask = 16'hC8C8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder .lut_mask = 16'hF0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .lut_mask = 16'hFFFB;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .lut_mask = 16'hF0E0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .lut_mask = 16'h0F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N10
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.cin(gnd),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N24
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.cin(gnd),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hFFF0;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N30
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.cin(gnd),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y28_N31
dffeas \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N0
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 (
	.dataa(gnd),
	.datab(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout ),
	.cout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 ));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 .lut_mask = 16'h33CC;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10 .lut_mask = 16'hCFC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y25_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y25_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y25_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .lut_mask = 16'h0004;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .lut_mask = 16'h0200;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .lut_mask = 16'hC800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y28_N21
dffeas \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\inst_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16 .lut_mask = 16'hDD88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4 .lut_mask = 16'h1100;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~1 .lut_mask = 16'h2200;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0 .lut_mask = 16'h00F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N24
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~1 (
	.dataa(\~GND~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\~GND~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~1 .lut_mask = 16'hC080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .lut_mask = 16'hFAFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~2 .lut_mask = 16'hBFAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0_combout ),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~3 .lut_mask = 16'hEAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~4 .lut_mask = 16'hF870;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~5 .lut_mask = 16'h0100;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~5_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~7 .lut_mask = 16'hF8B8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~11 .lut_mask = 16'h8000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~11_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12 .lut_mask = 16'hF0F8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~20 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~20 .lut_mask = 16'hAACC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~7 .lut_mask = 16'h0008;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~25 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~7_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~25_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~25 .lut_mask = 16'h3350;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~26 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~25_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~26_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~26 .lut_mask = 16'h0800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~20_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N28
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hFCFC;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15 .lut_mask = 16'hCACA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19 .lut_mask = 16'hAAF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .lut_mask = 16'h0333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5 .lut_mask = 16'hBF0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6 .lut_mask = 16'h2322;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .lut_mask = 16'h0800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .lut_mask = 16'hCCEC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4 .lut_mask = 16'hFCEC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y27_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N14
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.cin(gnd),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h2000;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N11
dffeas \data_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\data_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~10 .lut_mask = 16'h0200;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 .lut_mask = 16'hFA0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 (
	.dataa(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datab(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .lut_mask = 16'hCCAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7 .lut_mask = 16'hEEE4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8 .lut_mask = 16'hC808;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y27_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6 .lut_mask = 16'h8800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~8 .lut_mask = 16'h0101;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~9 .lut_mask = 16'hD850;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~9_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .lut_mask = 16'hCC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16 .lut_mask = 16'hAFA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N28
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'h4000;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N6
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~0 (
	.dataa(gnd),
	.datab(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.cout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .lut_mask = 16'h33CC;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N8
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~2 (
	.dataa(gnd),
	.datab(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\data_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.cout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .lut_mask = 16'h3C3F;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~13 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~13 .lut_mask = 16'hF3C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17 .lut_mask = 16'hEE44;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14 .lut_mask = 16'hF3C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18 .lut_mask = 16'hEE44;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N0
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.cin(gnd),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .lut_mask = 16'h3300;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N22
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datac(\data_memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 .lut_mask = 16'hE000;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N16
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 (
	.dataa(\data_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.datab(\data_memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.cin(gnd),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .lut_mask = 16'h2A30;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N17
dffeas \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N18
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2 (
	.dataa(gnd),
	.datab(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(\data_memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.cin(gnd),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2 .lut_mask = 16'h003F;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N28
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 (
	.dataa(gnd),
	.datab(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(\data_memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.cin(gnd),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .lut_mask = 16'hC0FF;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N24
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 (
	.dataa(\data_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.datab(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.datac(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.cin(gnd),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .lut_mask = 16'hC0EA;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N25
dffeas \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N10
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~4 (
	.dataa(gnd),
	.datab(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\data_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.cout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .lut_mask = 16'hC30C;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N20
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 (
	.dataa(\data_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.datab(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.datac(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.cin(gnd),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .lut_mask = 16'hC0EA;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N21
dffeas \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N12
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~6 (
	.dataa(gnd),
	.datab(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\data_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.cout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .lut_mask = 16'h3C3F;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N2
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 (
	.dataa(\data_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.datab(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.datac(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.cin(gnd),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .lut_mask = 16'hC0EA;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N3
dffeas \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .is_wysiwyg = "true";
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N14
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~8 (
	.dataa(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\data_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .lut_mask = 16'hA5A5;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N26
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 (
	.dataa(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.datab(\data_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.datac(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datad(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.cin(gnd),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 .lut_mask = 16'hA0EC;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N27
dffeas \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .is_wysiwyg = "true";
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N4
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 (
	.dataa(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datad(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.cin(gnd),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .lut_mask = 16'h0800;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N26
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\data_memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datad(\data_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cin(gnd),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~14 .lut_mask = 16'hFF80;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N24
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15 (
	.dataa(\data_memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~14_combout ),
	.datad(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15 .lut_mask = 16'hF0F8;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N1
dffeas \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout ),
	.asdata(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\data_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N2
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 (
	.dataa(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 ),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16_combout ),
	.cout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~17 ));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 .lut_mask = 16'h5A5F;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y23_N3
dffeas \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16_combout ),
	.asdata(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\data_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N4
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 (
	.dataa(gnd),
	.datab(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~17 ),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18_combout ),
	.cout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~19 ));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 .lut_mask = 16'hC30C;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N6
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 (
	.dataa(gnd),
	.datab(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~19 ),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20_combout ),
	.cout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~21 ));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 .lut_mask = 16'h3C3F;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N8
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 (
	.dataa(gnd),
	.datab(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~21 ),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22_combout ),
	.cout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~23 ));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 .lut_mask = 16'hC30C;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N10
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 (
	.dataa(gnd),
	.datab(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~23 ),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24_combout ),
	.cout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~25 ));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 .lut_mask = 16'h3C3F;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N12
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 (
	.dataa(gnd),
	.datab(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~25 ),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26_combout ),
	.cout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~27 ));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 .lut_mask = 16'hC30C;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N14
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 (
	.dataa(gnd),
	.datab(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~27 ),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28_combout ),
	.cout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~29 ));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 .lut_mask = 16'h3C3F;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N16
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 (
	.dataa(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~29 ),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30_combout ),
	.cout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~31 ));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 .lut_mask = 16'hA50A;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N18
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32 (
	.dataa(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~31 ),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32_combout ),
	.cout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~33 ));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32 .lut_mask = 16'h5A5F;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N20
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34 (
	.dataa(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~33 ),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34_combout ),
	.cout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~35 ));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34 .lut_mask = 16'hA50A;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N22
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36 (
	.dataa(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~35 ),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36_combout ),
	.cout());
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36 .lut_mask = 16'h5A5A;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y23_N23
dffeas \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\data_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .is_wysiwyg = "true";
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N21
dffeas \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34_combout ),
	.asdata(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\data_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .is_wysiwyg = "true";
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N19
dffeas \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32_combout ),
	.asdata(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\data_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .is_wysiwyg = "true";
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N17
dffeas \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30_combout ),
	.asdata(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\data_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .is_wysiwyg = "true";
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N15
dffeas \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28_combout ),
	.asdata(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\data_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N13
dffeas \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26_combout ),
	.asdata(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\data_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N11
dffeas \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24_combout ),
	.asdata(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\data_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N9
dffeas \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22_combout ),
	.asdata(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\data_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N7
dffeas \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20_combout ),
	.asdata(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\data_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N5
dffeas \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18_combout ),
	.asdata(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\data_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N4
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.cin(gnd),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N5
dffeas \data_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\data_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 (
	.dataa(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.datab(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .lut_mask = 16'hCCAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y27_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 .lut_mask = 16'hFC30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 .lut_mask = 16'h00A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 .lut_mask = 16'h4088;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~11 .lut_mask = 16'hE2E2;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~7_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~8 .lut_mask = 16'h0072;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~24 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~8_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~24 .lut_mask = 16'h4000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .lut_mask = 16'hDF0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .lut_mask = 16'h0F04;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y27_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N20
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h2000;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y28_N11
dffeas \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .is_wysiwyg = "true";
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y24_N25
dffeas \data_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\data_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .is_wysiwyg = "true";
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 (
	.dataa(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.datab(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 .lut_mask = 16'hCCAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N12
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.cin(gnd),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y28_N13
dffeas \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .is_wysiwyg = "true";
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y24_N27
dffeas \data_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\data_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .is_wysiwyg = "true";
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16 (
	.dataa(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ),
	.datac(gnd),
	.datad(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16 .lut_mask = 16'hEE22;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N12
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.cin(gnd),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N13
dffeas \data_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\data_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .is_wysiwyg = "true";
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N22
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.cin(gnd),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y28_N23
dffeas \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .is_wysiwyg = "true";
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17 (
	.dataa(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ),
	.datac(gnd),
	.datad(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17 .lut_mask = 16'hBB88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y27_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y27_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y27_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .lut_mask = 16'h0C0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N30
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.cin(gnd),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N31
dffeas \data_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\data_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y28_N9
dffeas \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\inst_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~13 (
	.dataa(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~13 .lut_mask = 16'hB080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~13_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~14 .lut_mask = 16'hEEF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y27_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6 .lut_mask = 16'hEE22;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~12 .lut_mask = 16'hEE22;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N16
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'hDCDC;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y28_N17
dffeas \inst_memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N24
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(\data_memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'hDCDC;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N25
dffeas \data_memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\data_memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 (
	.dataa(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datab(\data_memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 .lut_mask = 16'hCCAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y27_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~0 .lut_mask = 16'hCFC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6 .lut_mask = 16'hCFC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N0
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'h0800;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~3 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~3 .lut_mask = 16'hFC30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9 .lut_mask = 16'hFC30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N22
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .lut_mask = 16'h3300;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N2
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datab(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cin(gnd),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14 .lut_mask = 16'hFF80;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N24
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 .lut_mask = 16'hE000;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N10
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~2 (
	.dataa(gnd),
	.datab(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.datac(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~2 .lut_mask = 16'h0333;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N20
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 (
	.dataa(gnd),
	.datab(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.datac(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .lut_mask = 16'hF333;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N0
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~0 (
	.dataa(gnd),
	.datab(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.cout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .lut_mask = 16'h33CC;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N24
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 (
	.dataa(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~2_combout ),
	.datab(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datac(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.cin(gnd),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .lut_mask = 16'hB3A0;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y29_N25
dffeas \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N2
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~2 (
	.dataa(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.cout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .lut_mask = 16'h5A5F;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N4
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~4 (
	.dataa(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.cout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .lut_mask = 16'hA50A;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N22
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 (
	.dataa(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~2_combout ),
	.datab(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.datac(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.cin(gnd),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .lut_mask = 16'hA0EC;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y29_N23
dffeas \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N6
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~6 (
	.dataa(gnd),
	.datab(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.cout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .lut_mask = 16'h3C3F;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N28
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 (
	.dataa(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~2_combout ),
	.datab(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datac(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.cin(gnd),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .lut_mask = 16'hB3A0;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y29_N29
dffeas \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .is_wysiwyg = "true";
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N8
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~8 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.cin(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .lut_mask = 16'hF00F;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N18
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 (
	.dataa(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~2_combout ),
	.datab(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.datac(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datad(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.cin(gnd),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 .lut_mask = 16'hA0EC;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y29_N19
dffeas \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .is_wysiwyg = "true";
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N12
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 (
	.dataa(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datab(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datac(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.cin(gnd),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .lut_mask = 16'h4000;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N26
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 (
	.dataa(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.datac(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.cin(gnd),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .lut_mask = 16'h5C10;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y29_N27
dffeas \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N4
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout ),
	.datac(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 .lut_mask = 16'hCECC;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y27_N29
dffeas \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .is_wysiwyg = "true";
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y27_N27
dffeas \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34_combout ),
	.asdata(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .is_wysiwyg = "true";
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y27_N25
dffeas \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32_combout ),
	.asdata(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .is_wysiwyg = "true";
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y27_N23
dffeas \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30_combout ),
	.asdata(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .is_wysiwyg = "true";
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y27_N21
dffeas \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28_combout ),
	.asdata(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y27_N19
dffeas \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26_combout ),
	.asdata(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y27_N17
dffeas \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24_combout ),
	.asdata(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y27_N15
dffeas \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22_combout ),
	.asdata(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y27_N13
dffeas \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20_combout ),
	.asdata(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y27_N11
dffeas \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18_combout ),
	.asdata(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y27_N9
dffeas \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16_combout ),
	.asdata(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y27_N7
dffeas \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout ),
	.asdata(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N18
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.cin(gnd),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y28_N19
dffeas \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N16
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.cin(gnd),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N17
dffeas \data_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\data_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 (
	.dataa(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.datab(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 .lut_mask = 16'hCCAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y27_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .lut_mask = 16'h0011;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 .lut_mask = 16'h3131;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 .lut_mask = 16'h10FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17 .lut_mask = 16'hFC30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~21 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~21_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~21 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~21_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N26
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(\data_memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.cin(gnd),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hAAF0;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N27
dffeas \data_memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\data_memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N26
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datac(\data_memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.cin(gnd),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .lut_mask = 16'h0010;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y43_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G12
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N8
cycloneive_lcell_comb \aluconu|WideOr2~0 (
// Equation(s):
// \aluconu|WideOr2~0_combout  = (\IR|reg_out [5] & (\IR|reg_out [15] & \IR|reg_out [14]))

	.dataa(gnd),
	.datab(\IR|reg_out [5]),
	.datac(\IR|reg_out [15]),
	.datad(\IR|reg_out [14]),
	.cin(gnd),
	.combout(\aluconu|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluconu|WideOr2~0 .lut_mask = 16'hC000;
defparam \aluconu|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y18_N15
dffeas \aluconu|ALU_Cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\aluconu|WideOr2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluconu|ALU_Cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \aluconu|ALU_Cnt[1] .is_wysiwyg = "true";
defparam \aluconu|ALU_Cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N4
cycloneive_lcell_comb \phase~4 (
// Equation(s):
// \phase~4_combout  = (!\phase~2_combout  & (\phase[0]~reg0_q  $ (\phase[1]~reg0_q )))

	.dataa(gnd),
	.datab(\phase[0]~reg0_q ),
	.datac(\phase[1]~reg0_q ),
	.datad(\phase~2_combout ),
	.cin(gnd),
	.combout(\phase~4_combout ),
	.cout());
// synopsys translate_off
defparam \phase~4 .lut_mask = 16'h003C;
defparam \phase~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X63_Y43_N1
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X36_Y20_N5
dffeas \phase[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\phase~4_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\phase[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \phase[1]~reg0 .is_wysiwyg = "true";
defparam \phase[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N20
cycloneive_lcell_comb \controls|always0~3 (
// Equation(s):
// \controls|always0~3_combout  = (!\controls|Equal4~1_combout  & ((\phase[2]~reg0_q ) # ((\phase[0]~reg0_q ) # (\phase[1]~reg0_q ))))

	.dataa(\phase[2]~reg0_q ),
	.datab(\phase[0]~reg0_q ),
	.datac(\phase[1]~reg0_q ),
	.datad(\controls|Equal4~1_combout ),
	.cin(gnd),
	.combout(\controls|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \controls|always0~3 .lut_mask = 16'h00FE;
defparam \controls|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N1
dffeas \IR|reg_out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_memory|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controls|always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|reg_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|reg_out[0] .is_wysiwyg = "true";
defparam \IR|reg_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N26
cycloneive_lcell_comb \controls|Equal17~0 (
// Equation(s):
// \controls|Equal17~0_combout  = (\controls|Mux8~2_combout  & (\controls|Mux9~3_combout  & !\controls|Mux10~4_combout ))

	.dataa(\controls|Mux8~2_combout ),
	.datab(\controls|Mux9~3_combout ),
	.datac(gnd),
	.datad(\controls|Mux10~4_combout ),
	.cin(gnd),
	.combout(\controls|Equal17~0_combout ),
	.cout());
// synopsys translate_off
defparam \controls|Equal17~0 .lut_mask = 16'h0088;
defparam \controls|Equal17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N2
cycloneive_lcell_comb \controls|Decoder4~0 (
// Equation(s):
// \controls|Decoder4~0_combout  = (\IR|reg_out [14] & \IR|reg_out [15])

	.dataa(\IR|reg_out [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(\IR|reg_out [15]),
	.cin(gnd),
	.combout(\controls|Decoder4~0_combout ),
	.cout());
// synopsys translate_off
defparam \controls|Decoder4~0 .lut_mask = 16'hAA00;
defparam \controls|Decoder4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X32_Y43_N8
cycloneive_io_ibuf \in[11]~input (
	.i(in[11]),
	.ibar(gnd),
	.o(\in[11]~input_o ));
// synopsys translate_off
defparam \in[11]~input .bus_hold = "false";
defparam \in[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N28
cycloneive_lcell_comb \controls|Equal2~2 (
// Equation(s):
// \controls|Equal2~2_combout  = (\controls|Mux8~2_combout  & (\controls|Decoder4~0_combout  & (\controls|Mux7~2_combout  & !\controls|Mux9~3_combout )))

	.dataa(\controls|Mux8~2_combout ),
	.datab(\controls|Decoder4~0_combout ),
	.datac(\controls|Mux7~2_combout ),
	.datad(\controls|Mux9~3_combout ),
	.cin(gnd),
	.combout(\controls|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \controls|Equal2~2 .lut_mask = 16'h0080;
defparam \controls|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N30
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 16'h0080;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X9_Y43_N1
cycloneive_io_ibuf \in[10]~input (
	.i(in[10]),
	.ibar(gnd),
	.o(\in[10]~input_o ));
// synopsys translate_off
defparam \in[10]~input .bus_hold = "false";
defparam \in[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N30
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'hECCC;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y29_N0
cycloneive_ram_block \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\pc_0|pc_out [11],\pc_0|pc_out [10],\pc_0|pc_out [9],\pc_0|pc_out [8],\pc_0|pc_out [7],\pc_0|pc_out [6],\pc_0|pc_out [5],\pc_0|pc_out [4],\pc_0|pc_out [3],\pc_0|pc_out [2],\pc_0|pc_out [1],\pc_0|pc_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1],\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file = "Mif1.mif";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file_layout = "port_a";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "ram01:inst_memory|altsyncram:altsyncram_component|altsyncram_s3k1:auto_generated|altsyncram_qda2:altsyncram1|ALTSYNCRAM";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 12;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "none";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 2;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 4095;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 4096;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 16;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 12;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 2;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 4095;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 4096;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 16;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M9K";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002C3404051;
// synopsys translate_on

// Location: M9K_X40_Y26_N0
cycloneive_ram_block \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\pc_0|pc_out [11],\pc_0|pc_out [10],\pc_0|pc_out [9],\pc_0|pc_out [8],\pc_0|pc_out [7],\pc_0|pc_out [6],\pc_0|pc_out [5],\pc_0|pc_out [4],\pc_0|pc_out [3],\pc_0|pc_out [2],\pc_0|pc_out [1],\pc_0|pc_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3],\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ),
	.portbdataout(\inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_offset_in_bits = 1;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_width_in_bits = 1;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file = "Mif1.mif";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file_layout = "port_a";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .logical_ram_name = "ram01:inst_memory|altsyncram:altsyncram_component|altsyncram_s3k1:auto_generated|altsyncram_qda2:altsyncram1|ALTSYNCRAM";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mixed_port_feed_through_mode = "dont_care";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .operation_mode = "bidir_dual_port";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_clear = "none";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_width = 12;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_byte_enable_clock = "none";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clear = "none";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clock = "none";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_width = 2;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_address = 0;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_bit_number = 2;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_last_address = 4095;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_depth = 4096;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_width = 16;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clear = "none";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clock = "clock1";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_width = 12;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_in_clock = "clock1";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clear = "none";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clock = "none";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_width = 2;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_address = 0;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_bit_number = 2;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_last_address = 4095;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_depth = 4096;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_width = 16;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_enable_clock = "clock1";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_write_enable_clock = "clock1";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .ram_block_type = "M9K";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000081004000;
// synopsys translate_on

// Location: M9K_X40_Y31_N0
cycloneive_ram_block \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\pc_0|pc_out [11],\pc_0|pc_out [10],\pc_0|pc_out [9],\pc_0|pc_out [8],\pc_0|pc_out [7],\pc_0|pc_out [6],\pc_0|pc_out [5],\pc_0|pc_out [4],\pc_0|pc_out [3],\pc_0|pc_out [2],\pc_0|pc_out [1],\pc_0|pc_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5],\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ),
	.portbdataout(\inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file = "Mif1.mif";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file_layout = "port_a";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .logical_ram_name = "ram01:inst_memory|altsyncram:altsyncram_component|altsyncram_s3k1:auto_generated|altsyncram_qda2:altsyncram1|ALTSYNCRAM";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mixed_port_feed_through_mode = "dont_care";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .operation_mode = "bidir_dual_port";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_clear = "none";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_width = 12;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clock = "none";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clear = "none";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clock = "none";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_width = 2;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_address = 0;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_bit_number = 4;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_last_address = 4095;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_depth = 4096;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_width = 16;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clear = "none";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clock = "clock1";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_width = 12;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clock = "clock1";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clear = "none";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clock = "none";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_width = 2;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_address = 0;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_bit_number = 4;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_last_address = 4095;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_depth = 4096;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_width = 16;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_clock = "clock1";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_write_enable_clock = "clock1";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .ram_block_type = "M9K";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001CF141400;
// synopsys translate_on

// Location: M9K_X40_Y25_N0
cycloneive_ram_block \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\pc_0|pc_out [11],\pc_0|pc_out [10],\pc_0|pc_out [9],\pc_0|pc_out [8],\pc_0|pc_out [7],\pc_0|pc_out [6],\pc_0|pc_out [5],\pc_0|pc_out [4],\pc_0|pc_out [3],\pc_0|pc_out [2],\pc_0|pc_out [1],\pc_0|pc_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7],\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ),
	.portbdataout(\inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_offset_in_bits = 1;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_width_in_bits = 1;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file = "Mif1.mif";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file_layout = "port_a";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .logical_ram_name = "ram01:inst_memory|altsyncram:altsyncram_component|altsyncram_s3k1:auto_generated|altsyncram_qda2:altsyncram1|ALTSYNCRAM";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mixed_port_feed_through_mode = "dont_care";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .operation_mode = "bidir_dual_port";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_clear = "none";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_width = 12;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_byte_enable_clock = "none";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clear = "none";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clock = "none";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_width = 2;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_address = 0;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_bit_number = 6;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_last_address = 4095;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_depth = 4096;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_width = 16;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clear = "none";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clock = "clock1";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_width = 12;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_in_clock = "clock1";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clear = "none";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clock = "none";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_width = 2;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_address = 0;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_bit_number = 6;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_last_address = 4095;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_depth = 4096;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_width = 16;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_enable_clock = "clock1";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_write_enable_clock = "clock1";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .ram_block_type = "M9K";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020F0C0C0C;
// synopsys translate_on

// Location: M9K_X40_Y30_N0
cycloneive_ram_block \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\pc_0|pc_out [11],\pc_0|pc_out [10],\pc_0|pc_out [9],\pc_0|pc_out [8],\pc_0|pc_out [7],\pc_0|pc_out [6],\pc_0|pc_out [5],\pc_0|pc_out [4],\pc_0|pc_out [3],\pc_0|pc_out [2],\pc_0|pc_out [1],\pc_0|pc_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9],\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ),
	.portbdataout(\inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_offset_in_bits = 1;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_width_in_bits = 1;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file = "Mif1.mif";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file_layout = "port_a";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .logical_ram_name = "ram01:inst_memory|altsyncram:altsyncram_component|altsyncram_s3k1:auto_generated|altsyncram_qda2:altsyncram1|ALTSYNCRAM";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mixed_port_feed_through_mode = "dont_care";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .operation_mode = "bidir_dual_port";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_clear = "none";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_width = 12;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_enable_clock = "none";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clear = "none";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clock = "none";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_width = 2;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_address = 0;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_bit_number = 8;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_last_address = 4095;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_depth = 4096;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_width = 16;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clear = "none";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clock = "clock1";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_width = 12;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_in_clock = "clock1";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clear = "none";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clock = "none";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_width = 2;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_address = 0;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_bit_number = 8;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_last_address = 4095;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_depth = 4096;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_width = 16;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_enable_clock = "clock1";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_write_enable_clock = "clock1";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .ram_block_type = "M9K";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000340202339;
// synopsys translate_on

// Location: M9K_X40_Y27_N0
cycloneive_ram_block \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\pc_0|pc_out [11],\pc_0|pc_out [10],\pc_0|pc_out [9],\pc_0|pc_out [8],\pc_0|pc_out [7],\pc_0|pc_out [6],\pc_0|pc_out [5],\pc_0|pc_out [4],\pc_0|pc_out [3],\pc_0|pc_out [2],\pc_0|pc_out [1],\pc_0|pc_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11],\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ),
	.portbdataout(\inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_offset_in_bits = 1;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_width_in_bits = 1;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file = "Mif1.mif";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file_layout = "port_a";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .logical_ram_name = "ram01:inst_memory|altsyncram:altsyncram_component|altsyncram_s3k1:auto_generated|altsyncram_qda2:altsyncram1|ALTSYNCRAM";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mixed_port_feed_through_mode = "dont_care";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .operation_mode = "bidir_dual_port";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_clear = "none";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_width = 12;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_byte_enable_clock = "none";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clear = "none";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clock = "none";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_width = 2;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_address = 0;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_bit_number = 10;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_last_address = 4095;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_depth = 4096;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_width = 16;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clear = "none";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clock = "clock1";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_width = 12;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_in_clock = "clock1";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clear = "none";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clock = "none";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_width = 2;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_address = 0;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_bit_number = 10;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_last_address = 4095;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_depth = 4096;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_width = 16;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_enable_clock = "clock1";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_write_enable_clock = "clock1";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .ram_block_type = "M9K";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000300A3A840;
// synopsys translate_on

// Location: M9K_X40_Y28_N0
cycloneive_ram_block \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\pc_0|pc_out [11],\pc_0|pc_out [10],\pc_0|pc_out [9],\pc_0|pc_out [8],\pc_0|pc_out [7],\pc_0|pc_out [6],\pc_0|pc_out [5],\pc_0|pc_out [4],\pc_0|pc_out [3],\pc_0|pc_out [2],\pc_0|pc_out [1],\pc_0|pc_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13],\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ),
	.portbdataout(\inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_offset_in_bits = 1;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_width_in_bits = 1;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file = "Mif1.mif";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file_layout = "port_a";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .logical_ram_name = "ram01:inst_memory|altsyncram:altsyncram_component|altsyncram_s3k1:auto_generated|altsyncram_qda2:altsyncram1|ALTSYNCRAM";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mixed_port_feed_through_mode = "dont_care";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .operation_mode = "bidir_dual_port";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_clear = "none";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_width = 12;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_byte_enable_clock = "none";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clear = "none";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clock = "none";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_width = 2;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_address = 0;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_bit_number = 12;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_last_address = 4095;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_depth = 4096;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_width = 16;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clear = "none";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clock = "clock1";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_width = 12;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_in_clock = "clock1";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clear = "none";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clock = "none";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_width = 2;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_address = 0;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_bit_number = 12;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_last_address = 4095;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_depth = 4096;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_width = 16;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_enable_clock = "clock1";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_write_enable_clock = "clock1";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .ram_block_type = "M9K";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init3 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init2 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init1 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init0 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAB02C9C600;
// synopsys translate_on

// Location: M9K_X40_Y24_N0
cycloneive_ram_block \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\pc_0|pc_out [11],\pc_0|pc_out [10],\pc_0|pc_out [9],\pc_0|pc_out [8],\pc_0|pc_out [7],\pc_0|pc_out [6],\pc_0|pc_out [5],\pc_0|pc_out [4],\pc_0|pc_out [3],\pc_0|pc_out [2],\pc_0|pc_out [1],\pc_0|pc_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15],\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ),
	.portbdataout(\inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_offset_in_bits = 1;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_width_in_bits = 1;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file = "Mif1.mif";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file_layout = "port_a";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .logical_ram_name = "ram01:inst_memory|altsyncram:altsyncram_component|altsyncram_s3k1:auto_generated|altsyncram_qda2:altsyncram1|ALTSYNCRAM";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mixed_port_feed_through_mode = "dont_care";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .operation_mode = "bidir_dual_port";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_clear = "none";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_width = 12;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_byte_enable_clock = "none";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clear = "none";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clock = "none";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_width = 2;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_address = 0;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_bit_number = 14;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_last_address = 4095;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_depth = 4096;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_width = 16;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clear = "none";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clock = "clock1";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_width = 12;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_in_clock = "clock1";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clear = "none";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clock = "none";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_width = 2;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_address = 0;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_bit_number = 14;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_last_address = 4095;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_depth = 4096;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_width = 16;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_enable_clock = "clock1";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_write_enable_clock = "clock1";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .ram_block_type = "M9K";
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init3 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init2 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init1 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \inst_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init0 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAB0EBFBFAE;
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N14
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 (
	.dataa(\inst_memory|altsyncram_component|auto_generated|altsyncram1|q_b [15]),
	.datab(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(gnd),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .lut_mask = 16'hBB88;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N16
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~1 (
	.dataa(gnd),
	.datab(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.datac(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~1 .lut_mask = 16'hFCFC;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N15
dffeas \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .is_wysiwyg = "true";
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N12
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 (
	.dataa(\inst_memory|altsyncram_component|auto_generated|altsyncram1|q_b [14]),
	.datab(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.datac(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .lut_mask = 16'hACAC;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N13
dffeas \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .is_wysiwyg = "true";
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N26
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 (
	.dataa(gnd),
	.datab(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\inst_memory|altsyncram_component|auto_generated|altsyncram1|q_b [13]),
	.datad(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.cin(gnd),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .lut_mask = 16'hF3C0;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N27
dffeas \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .is_wysiwyg = "true";
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N24
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 (
	.dataa(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.datab(\inst_memory|altsyncram_component|auto_generated|altsyncram1|q_b [12]),
	.datac(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .lut_mask = 16'hCACA;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N25
dffeas \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .is_wysiwyg = "true";
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N30
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 (
	.dataa(gnd),
	.datab(\inst_memory|altsyncram_component|auto_generated|altsyncram1|q_b [11]),
	.datac(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.cin(gnd),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .lut_mask = 16'hCFC0;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N31
dffeas \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .is_wysiwyg = "true";
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N4
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 (
	.dataa(\inst_memory|altsyncram_component|auto_generated|altsyncram1|q_b [10]),
	.datab(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .lut_mask = 16'hB8B8;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N5
dffeas \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .is_wysiwyg = "true";
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N10
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 (
	.dataa(gnd),
	.datab(\inst_memory|altsyncram_component|auto_generated|altsyncram1|q_b [9]),
	.datac(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.cin(gnd),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .lut_mask = 16'hCFC0;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N11
dffeas \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .is_wysiwyg = "true";
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N8
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 (
	.dataa(gnd),
	.datab(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\inst_memory|altsyncram_component|auto_generated|altsyncram1|q_b [8]),
	.datad(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.cin(gnd),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .lut_mask = 16'hF3C0;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N9
dffeas \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .is_wysiwyg = "true";
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N22
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(\inst_memory|altsyncram_component|auto_generated|altsyncram1|q_b [7]),
	.datab(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(gnd),
	.datad(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.cin(gnd),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 16'hBB88;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N23
dffeas \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N20
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.datab(\inst_memory|altsyncram_component|auto_generated|altsyncram1|q_b [6]),
	.datac(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 16'hCACA;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N21
dffeas \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N18
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(gnd),
	.datab(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\inst_memory|altsyncram_component|auto_generated|altsyncram1|q_b [5]),
	.datad(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.cin(gnd),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 16'hF3C0;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N19
dffeas \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N0
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(gnd),
	.datab(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\inst_memory|altsyncram_component|auto_generated|altsyncram1|q_b [4]),
	.datad(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.cin(gnd),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 16'hF3C0;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N1
dffeas \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N6
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(gnd),
	.datab(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\inst_memory|altsyncram_component|auto_generated|altsyncram1|q_b [3]),
	.datad(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.cin(gnd),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 16'hF3C0;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N7
dffeas \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N28
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 (
	.dataa(gnd),
	.datab(\inst_memory|altsyncram_component|auto_generated|altsyncram1|q_b [2]),
	.datac(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.cin(gnd),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .lut_mask = 16'hCFC0;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N29
dffeas \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N2
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(\inst_memory|altsyncram_component|auto_generated|altsyncram1|q_b [1]),
	.datab(gnd),
	.datac(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.cin(gnd),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 16'hAFA0;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N3
dffeas \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N16
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(gnd),
	.datab(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\inst_memory|altsyncram_component|auto_generated|altsyncram1|q_b [0]),
	.datad(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.cin(gnd),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 16'hF3C0;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N17
dffeas \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y19_N11
dffeas \IR|reg_out[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_memory|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controls|always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|reg_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|reg_out[1] .is_wysiwyg = "true";
defparam \IR|reg_out[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y43_N29
cycloneive_io_ibuf \in[9]~input (
	.i(in[9]),
	.ibar(gnd),
	.o(\in[9]~input_o ));
// synopsys translate_off
defparam \in[9]~input .bus_hold = "false";
defparam \in[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y43_N1
cycloneive_io_ibuf \in[8]~input (
	.i(in[8]),
	.ibar(gnd),
	.o(\in[8]~input_o ));
// synopsys translate_off
defparam \in[8]~input .bus_hold = "false";
defparam \in[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N22
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datab(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(\data_memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.cin(gnd),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'hEAAA;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y17_N9
dffeas \IR|reg_out[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_memory|altsyncram_component|auto_generated|altsyncram1|q_a [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controls|always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|reg_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|reg_out[9] .is_wysiwyg = "true";
defparam \IR|reg_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N14
cycloneive_lcell_comb \controls|Equal5~2 (
// Equation(s):
// \controls|Equal5~2_combout  = (!\controls|Mux7~2_combout  & ((!\IR|reg_out [15]) # (!\IR|reg_out [14])))

	.dataa(\IR|reg_out [14]),
	.datab(\controls|Mux7~2_combout ),
	.datac(gnd),
	.datad(\IR|reg_out [15]),
	.cin(gnd),
	.combout(\controls|Equal5~2_combout ),
	.cout());
// synopsys translate_off
defparam \controls|Equal5~2 .lut_mask = 16'h1133;
defparam \controls|Equal5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N12
cycloneive_lcell_comb \controls|ar_e~1 (
// Equation(s):
// \controls|ar_e~1_combout  = ((!\controls|Mux10~4_combout  & (\controls|Mux9~3_combout  & !\controls|Mux8~2_combout ))) # (!\controls|Equal5~2_combout )

	.dataa(\controls|Mux10~4_combout ),
	.datab(\controls|Mux9~3_combout ),
	.datac(\controls|Mux8~2_combout ),
	.datad(\controls|Equal5~2_combout ),
	.cin(gnd),
	.combout(\controls|ar_e~1_combout ),
	.cout());
// synopsys translate_off
defparam \controls|ar_e~1 .lut_mask = 16'h04FF;
defparam \controls|ar_e~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N2
cycloneive_lcell_comb \controls|Mux8~0 (
// Equation(s):
// \controls|Mux8~0_combout  = (!\IR|reg_out [14] & (\IR|reg_out [11] & (\IR|reg_out [13] & \IR|reg_out [12])))

	.dataa(\IR|reg_out [14]),
	.datab(\IR|reg_out [11]),
	.datac(\IR|reg_out [13]),
	.datad(\IR|reg_out [12]),
	.cin(gnd),
	.combout(\controls|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \controls|Mux8~0 .lut_mask = 16'h4000;
defparam \controls|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N6
cycloneive_lcell_comb \controls|always0~7 (
// Equation(s):
// \controls|always0~7_combout  = (!\controls|Equal5~3_combout  & (!\controls|Equal2~2_combout  & (!\controls|Equal11~0_combout  & \controls|always0~3_combout )))

	.dataa(\controls|Equal5~3_combout ),
	.datab(\controls|Equal2~2_combout ),
	.datac(\controls|Equal11~0_combout ),
	.datad(\controls|always0~3_combout ),
	.cin(gnd),
	.combout(\controls|always0~7_combout ),
	.cout());
// synopsys translate_off
defparam \controls|always0~7 .lut_mask = 16'h0100;
defparam \controls|always0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N19
dffeas \DR|reg_out[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\alu_0|S~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controls|always0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR|reg_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \DR|reg_out[15] .is_wysiwyg = "true";
defparam \DR|reg_out[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y43_N15
cycloneive_io_ibuf \in[15]~input (
	.i(in[15]),
	.ibar(gnd),
	.o(\in[15]~input_o ));
// synopsys translate_off
defparam \in[15]~input .bus_hold = "false";
defparam \in[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N22
cycloneive_lcell_comb \m5_0|mux_out[1]~1 (
// Equation(s):
// \m5_0|mux_out[1]~1_combout  = (\controls|always0~4_combout  & (\IR|reg_out [12])) # (!\controls|always0~4_combout  & ((\IR|reg_out [9])))

	.dataa(\IR|reg_out [12]),
	.datab(\controls|always0~4_combout ),
	.datac(gnd),
	.datad(\IR|reg_out [9]),
	.cin(gnd),
	.combout(\m5_0|mux_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \m5_0|mux_out[1]~1 .lut_mask = 16'hBB88;
defparam \m5_0|mux_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N0
cycloneive_lcell_comb \m5_0|mux_out[0]~0 (
// Equation(s):
// \m5_0|mux_out[0]~0_combout  = (\controls|always0~4_combout  & ((\IR|reg_out [11]))) # (!\controls|always0~4_combout  & (\IR|reg_out [8]))

	.dataa(\IR|reg_out [8]),
	.datab(\controls|always0~4_combout ),
	.datac(gnd),
	.datad(\IR|reg_out [11]),
	.cin(gnd),
	.combout(\m5_0|mux_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \m5_0|mux_out[0]~0 .lut_mask = 16'hEE22;
defparam \m5_0|mux_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N20
cycloneive_lcell_comb \registerfile|Decoder0~0 (
// Equation(s):
// \registerfile|Decoder0~0_combout  = (\controls|genr_w~combout  & (\m5_0|mux_out[2]~2_combout  & (!\m5_0|mux_out[1]~1_combout  & \m5_0|mux_out[0]~0_combout )))

	.dataa(\controls|genr_w~combout ),
	.datab(\m5_0|mux_out[2]~2_combout ),
	.datac(\m5_0|mux_out[1]~1_combout ),
	.datad(\m5_0|mux_out[0]~0_combout ),
	.cin(gnd),
	.combout(\registerfile|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Decoder0~0 .lut_mask = 16'h0800;
defparam \registerfile|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y15_N5
dffeas \registerfile|reg_array[5][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[15]~31_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[5][15] .is_wysiwyg = "true";
defparam \registerfile|reg_array[5][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N30
cycloneive_lcell_comb \registerfile|Decoder0~1 (
// Equation(s):
// \registerfile|Decoder0~1_combout  = (\controls|genr_w~combout  & (\m5_0|mux_out[2]~2_combout  & (\m5_0|mux_out[1]~1_combout  & !\m5_0|mux_out[0]~0_combout )))

	.dataa(\controls|genr_w~combout ),
	.datab(\m5_0|mux_out[2]~2_combout ),
	.datac(\m5_0|mux_out[1]~1_combout ),
	.datad(\m5_0|mux_out[0]~0_combout ),
	.cin(gnd),
	.combout(\registerfile|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Decoder0~1 .lut_mask = 16'h0080;
defparam \registerfile|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y15_N13
dffeas \registerfile|reg_array[6][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[15]~31_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[6][15] .is_wysiwyg = "true";
defparam \registerfile|reg_array[6][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N24
cycloneive_lcell_comb \registerfile|Decoder0~2 (
// Equation(s):
// \registerfile|Decoder0~2_combout  = (\controls|genr_w~combout  & (\m5_0|mux_out[2]~2_combout  & (!\m5_0|mux_out[1]~1_combout  & !\m5_0|mux_out[0]~0_combout )))

	.dataa(\controls|genr_w~combout ),
	.datab(\m5_0|mux_out[2]~2_combout ),
	.datac(\m5_0|mux_out[1]~1_combout ),
	.datad(\m5_0|mux_out[0]~0_combout ),
	.cin(gnd),
	.combout(\registerfile|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Decoder0~2 .lut_mask = 16'h0008;
defparam \registerfile|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y15_N23
dffeas \registerfile|reg_array[4][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[15]~31_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[4][15] .is_wysiwyg = "true";
defparam \registerfile|reg_array[4][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N22
cycloneive_lcell_comb \registerfile|Mux0~0 (
// Equation(s):
// \registerfile|Mux0~0_combout  = (\IR|reg_out [11] & (((\IR|reg_out [12])))) # (!\IR|reg_out [11] & ((\IR|reg_out [12] & (\registerfile|reg_array[6][15]~q )) # (!\IR|reg_out [12] & ((\registerfile|reg_array[4][15]~q )))))

	.dataa(\IR|reg_out [11]),
	.datab(\registerfile|reg_array[6][15]~q ),
	.datac(\registerfile|reg_array[4][15]~q ),
	.datad(\IR|reg_out [12]),
	.cin(gnd),
	.combout(\registerfile|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux0~0 .lut_mask = 16'hEE50;
defparam \registerfile|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N30
cycloneive_lcell_comb \registerfile|Mux0~1 (
// Equation(s):
// \registerfile|Mux0~1_combout  = (\IR|reg_out [11] & ((\registerfile|Mux0~0_combout  & ((\registerfile|reg_array[7][15]~q ))) # (!\registerfile|Mux0~0_combout  & (\registerfile|reg_array[5][15]~q )))) # (!\IR|reg_out [11] & (((\registerfile|Mux0~0_combout 
// ))))

	.dataa(\IR|reg_out [11]),
	.datab(\registerfile|reg_array[5][15]~q ),
	.datac(\registerfile|reg_array[7][15]~q ),
	.datad(\registerfile|Mux0~0_combout ),
	.cin(gnd),
	.combout(\registerfile|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux0~1 .lut_mask = 16'hF588;
defparam \registerfile|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y16_N23
dffeas \registerfile|reg_array[2][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[15]~31_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[2][15] .is_wysiwyg = "true";
defparam \registerfile|reg_array[2][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N24
cycloneive_lcell_comb \registerfile|Decoder0~7 (
// Equation(s):
// \registerfile|Decoder0~7_combout  = (\m5_0|mux_out[1]~1_combout  & (\controls|genr_w~combout  & (!\m5_0|mux_out[2]~2_combout  & \m5_0|mux_out[0]~0_combout )))

	.dataa(\m5_0|mux_out[1]~1_combout ),
	.datab(\controls|genr_w~combout ),
	.datac(\m5_0|mux_out[2]~2_combout ),
	.datad(\m5_0|mux_out[0]~0_combout ),
	.cin(gnd),
	.combout(\registerfile|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Decoder0~7 .lut_mask = 16'h0800;
defparam \registerfile|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y19_N7
dffeas \registerfile|reg_array[3][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m8_0|mux_out[15]~31_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[3][15] .is_wysiwyg = "true";
defparam \registerfile|reg_array[3][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y16_N1
dffeas \registerfile|reg_array[0][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[15]~31_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[0][15] .is_wysiwyg = "true";
defparam \registerfile|reg_array[0][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N30
cycloneive_lcell_comb \registerfile|Decoder0~5 (
// Equation(s):
// \registerfile|Decoder0~5_combout  = (!\m5_0|mux_out[1]~1_combout  & (\controls|genr_w~combout  & (!\m5_0|mux_out[2]~2_combout  & \m5_0|mux_out[0]~0_combout )))

	.dataa(\m5_0|mux_out[1]~1_combout ),
	.datab(\controls|genr_w~combout ),
	.datac(\m5_0|mux_out[2]~2_combout ),
	.datad(\m5_0|mux_out[0]~0_combout ),
	.cin(gnd),
	.combout(\registerfile|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Decoder0~5 .lut_mask = 16'h0400;
defparam \registerfile|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y17_N11
dffeas \registerfile|reg_array[1][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[15]~31_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[1][15] .is_wysiwyg = "true";
defparam \registerfile|reg_array[1][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N10
cycloneive_lcell_comb \registerfile|Mux0~2 (
// Equation(s):
// \registerfile|Mux0~2_combout  = (\IR|reg_out [12] & (((\IR|reg_out [11])))) # (!\IR|reg_out [12] & ((\IR|reg_out [11] & ((\registerfile|reg_array[1][15]~q ))) # (!\IR|reg_out [11] & (\registerfile|reg_array[0][15]~q ))))

	.dataa(\registerfile|reg_array[0][15]~q ),
	.datab(\IR|reg_out [12]),
	.datac(\IR|reg_out [11]),
	.datad(\registerfile|reg_array[1][15]~q ),
	.cin(gnd),
	.combout(\registerfile|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux0~2 .lut_mask = 16'hF2C2;
defparam \registerfile|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N4
cycloneive_lcell_comb \registerfile|Mux0~3 (
// Equation(s):
// \registerfile|Mux0~3_combout  = (\IR|reg_out [12] & ((\registerfile|Mux0~2_combout  & ((\registerfile|reg_array[3][15]~q ))) # (!\registerfile|Mux0~2_combout  & (\registerfile|reg_array[2][15]~q )))) # (!\IR|reg_out [12] & (((\registerfile|Mux0~2_combout 
// ))))

	.dataa(\registerfile|reg_array[2][15]~q ),
	.datab(\IR|reg_out [12]),
	.datac(\registerfile|reg_array[3][15]~q ),
	.datad(\registerfile|Mux0~2_combout ),
	.cin(gnd),
	.combout(\registerfile|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux0~3 .lut_mask = 16'hF388;
defparam \registerfile|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N6
cycloneive_lcell_comb \registerfile|Mux0~4 (
// Equation(s):
// \registerfile|Mux0~4_combout  = (\IR|reg_out [13] & (\registerfile|Mux0~1_combout )) # (!\IR|reg_out [13] & ((\registerfile|Mux0~3_combout )))

	.dataa(\registerfile|Mux0~1_combout ),
	.datab(gnd),
	.datac(\IR|reg_out [13]),
	.datad(\registerfile|Mux0~3_combout ),
	.cin(gnd),
	.combout(\registerfile|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux0~4 .lut_mask = 16'hAFA0;
defparam \registerfile|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X24_Y20_N0
cycloneive_ram_block \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 (
	.portawe(\controls|mem_w~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\data_memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\registerfile|Mux0~4_combout ,\registerfile|Mux1~4_combout }),
	.portaaddr({\alu_0|alu_out[11]~147_combout ,\alu_0|alu_out[10]~42_combout ,\alu_0|alu_out[9]~88_combout ,\alu_0|alu_out[8]~22_combout ,\alu_0|alu_out[7]~29_combout ,\alu_0|alu_out[6]~151_combout ,\alu_0|alu_out[5]~126_combout ,\alu_0|alu_out[4]~146_combout ,
\alu_0|alu_out[3]~115_combout ,\alu_0|alu_out[2]~135_combout ,\alu_0|alu_out[1]~152_combout ,\alu_0|alu_out[0]~66_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15],\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ),
	.portbdataout(\data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_offset_in_bits = 1;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_width_in_bits = 1;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file = "Mif2.mif";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file_layout = "port_a";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .logical_ram_name = "ram02:data_memory|altsyncram:altsyncram_component|altsyncram_t3k1:auto_generated|altsyncram_rda2:altsyncram1|ALTSYNCRAM";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mixed_port_feed_through_mode = "dont_care";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .operation_mode = "bidir_dual_port";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_clear = "none";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_width = 12;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_byte_enable_clock = "none";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clear = "none";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clock = "none";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_width = 2;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_address = 0;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_bit_number = 14;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_last_address = 4095;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_depth = 4096;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_width = 16;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clear = "none";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clock = "clock1";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_width = 12;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_in_clock = "clock1";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clear = "none";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clock = "none";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_width = 2;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_address = 0;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_bit_number = 14;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_last_address = 4095;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_depth = 4096;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_width = 16;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_enable_clock = "clock1";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_write_enable_clock = "clock1";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .ram_block_type = "M9K";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init3 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init2 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init1 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init0 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAB0EBFBFAE;
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N22
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(\data_memory|altsyncram_component|auto_generated|altsyncram1|q_b [15]),
	.datad(\data_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .lut_mask = 16'hF0AA;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N0
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\data_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.cin(gnd),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1 .lut_mask = 16'hFFF0;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N23
dffeas \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .is_wysiwyg = "true";
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N28
cycloneive_lcell_comb \m7_0|mux_out[15]~15 (
// Equation(s):
// \m7_0|mux_out[15]~15_combout  = (\controls|Equal2~2_combout  & ((\controls|Mux10~4_combout  & ((\data_memory|altsyncram_component|auto_generated|altsyncram1|q_a [15]))) # (!\controls|Mux10~4_combout  & (\in[15]~input_o )))) # (!\controls|Equal2~2_combout  
// & (((\data_memory|altsyncram_component|auto_generated|altsyncram1|q_a [15]))))

	.dataa(\controls|Equal2~2_combout ),
	.datab(\in[15]~input_o ),
	.datac(\controls|Mux10~4_combout ),
	.datad(\data_memory|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.cin(gnd),
	.combout(\m7_0|mux_out[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \m7_0|mux_out[15]~15 .lut_mask = 16'hFD08;
defparam \m7_0|mux_out[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y19_N29
dffeas \MDR|reg_out[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m7_0|mux_out[15]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controls|m4_s~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR|reg_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR|reg_out[15] .is_wysiwyg = "true";
defparam \MDR|reg_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N30
cycloneive_lcell_comb \m8_0|mux_out[15]~30 (
// Equation(s):
// \m8_0|mux_out[15]~30_combout  = (!\controls|Equal5~3_combout  & ((\controls|m4_s~0_combout  & ((\MDR|reg_out [15]))) # (!\controls|m4_s~0_combout  & (\DR|reg_out [15]))))

	.dataa(\controls|Equal5~3_combout ),
	.datab(\controls|m4_s~0_combout ),
	.datac(\DR|reg_out [15]),
	.datad(\MDR|reg_out [15]),
	.cin(gnd),
	.combout(\m8_0|mux_out[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \m8_0|mux_out[15]~30 .lut_mask = 16'h5410;
defparam \m8_0|mux_out[15]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N6
cycloneive_lcell_comb \m8_0|mux_out[15]~31 (
// Equation(s):
// \m8_0|mux_out[15]~31_combout  = (\m8_0|mux_out[15]~30_combout ) # ((\IR|reg_out [7] & \controls|Equal5~3_combout ))

	.dataa(\IR|reg_out [7]),
	.datab(gnd),
	.datac(\m8_0|mux_out[15]~30_combout ),
	.datad(\controls|Equal5~3_combout ),
	.cin(gnd),
	.combout(\m8_0|mux_out[15]~31_combout ),
	.cout());
// synopsys translate_off
defparam \m8_0|mux_out[15]~31 .lut_mask = 16'hFAF0;
defparam \m8_0|mux_out[15]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N26
cycloneive_lcell_comb \registerfile|Decoder0~3 (
// Equation(s):
// \registerfile|Decoder0~3_combout  = (\controls|genr_w~combout  & (\m5_0|mux_out[2]~2_combout  & (\m5_0|mux_out[1]~1_combout  & \m5_0|mux_out[0]~0_combout )))

	.dataa(\controls|genr_w~combout ),
	.datab(\m5_0|mux_out[2]~2_combout ),
	.datac(\m5_0|mux_out[1]~1_combout ),
	.datad(\m5_0|mux_out[0]~0_combout ),
	.cin(gnd),
	.combout(\registerfile|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Decoder0~3 .lut_mask = 16'h8000;
defparam \registerfile|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y15_N31
dffeas \registerfile|reg_array[7][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[15]~31_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[7][15] .is_wysiwyg = "true";
defparam \registerfile|reg_array[7][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N4
cycloneive_lcell_comb \registerfile|Mux16~2 (
// Equation(s):
// \registerfile|Mux16~2_combout  = (\IR|reg_out [8] & (((\registerfile|reg_array[5][15]~q ) # (\IR|reg_out [9])))) # (!\IR|reg_out [8] & (\registerfile|reg_array[4][15]~q  & ((!\IR|reg_out [9]))))

	.dataa(\IR|reg_out [8]),
	.datab(\registerfile|reg_array[4][15]~q ),
	.datac(\registerfile|reg_array[5][15]~q ),
	.datad(\IR|reg_out [9]),
	.cin(gnd),
	.combout(\registerfile|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux16~2 .lut_mask = 16'hAAE4;
defparam \registerfile|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N12
cycloneive_lcell_comb \registerfile|Mux16~3 (
// Equation(s):
// \registerfile|Mux16~3_combout  = (\registerfile|Mux16~2_combout  & ((\registerfile|reg_array[7][15]~q ) # ((!\IR|reg_out [9])))) # (!\registerfile|Mux16~2_combout  & (((\registerfile|reg_array[6][15]~q  & \IR|reg_out [9]))))

	.dataa(\registerfile|reg_array[7][15]~q ),
	.datab(\registerfile|Mux16~2_combout ),
	.datac(\registerfile|reg_array[6][15]~q ),
	.datad(\IR|reg_out [9]),
	.cin(gnd),
	.combout(\registerfile|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux16~3 .lut_mask = 16'hB8CC;
defparam \registerfile|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N8
cycloneive_lcell_comb \registerfile|Mux16~0 (
// Equation(s):
// \registerfile|Mux16~0_combout  = (\IR|reg_out [8] & (((\IR|reg_out [9])))) # (!\IR|reg_out [8] & ((\IR|reg_out [9] & ((\registerfile|reg_array[2][15]~q ))) # (!\IR|reg_out [9] & (\registerfile|reg_array[0][15]~q ))))

	.dataa(\registerfile|reg_array[0][15]~q ),
	.datab(\registerfile|reg_array[2][15]~q ),
	.datac(\IR|reg_out [8]),
	.datad(\IR|reg_out [9]),
	.cin(gnd),
	.combout(\registerfile|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux16~0 .lut_mask = 16'hFC0A;
defparam \registerfile|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N30
cycloneive_lcell_comb \registerfile|Mux16~1 (
// Equation(s):
// \registerfile|Mux16~1_combout  = (\IR|reg_out [8] & ((\registerfile|Mux16~0_combout  & (\registerfile|reg_array[3][15]~q )) # (!\registerfile|Mux16~0_combout  & ((\registerfile|reg_array[1][15]~q ))))) # (!\IR|reg_out [8] & 
// (((\registerfile|Mux16~0_combout ))))

	.dataa(\registerfile|reg_array[3][15]~q ),
	.datab(\IR|reg_out [8]),
	.datac(\registerfile|Mux16~0_combout ),
	.datad(\registerfile|reg_array[1][15]~q ),
	.cin(gnd),
	.combout(\registerfile|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux16~1 .lut_mask = 16'hBCB0;
defparam \registerfile|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N30
cycloneive_lcell_comb \BR|reg_out[15]~0 (
// Equation(s):
// \BR|reg_out[15]~0_combout  = (\IR|reg_out [10] & (\registerfile|Mux16~3_combout )) # (!\IR|reg_out [10] & ((\registerfile|Mux16~1_combout )))

	.dataa(\IR|reg_out [10]),
	.datab(\registerfile|Mux16~3_combout ),
	.datac(gnd),
	.datad(\registerfile|Mux16~1_combout ),
	.cin(gnd),
	.combout(\BR|reg_out[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \BR|reg_out[15]~0 .lut_mask = 16'hDD88;
defparam \BR|reg_out[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N14
cycloneive_lcell_comb \pc_0|Add0~15 (
// Equation(s):
// \pc_0|Add0~15_combout  = (\controls|jump~0_combout  & (\DR|reg_out [15])) # (!\controls|jump~0_combout  & ((\pc_0|pc_out [15])))

	.dataa(gnd),
	.datab(\controls|jump~0_combout ),
	.datac(\DR|reg_out [15]),
	.datad(\pc_0|pc_out [15]),
	.cin(gnd),
	.combout(\pc_0|Add0~15_combout ),
	.cout());
// synopsys translate_off
defparam \pc_0|Add0~15 .lut_mask = 16'hF3C0;
defparam \pc_0|Add0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N0
cycloneive_lcell_comb \pc_0|pc_out[0]~16 (
// Equation(s):
// \pc_0|pc_out[0]~16_combout  = \pc_0|Add0~0_combout  $ (VCC)
// \pc_0|pc_out[0]~17  = CARRY(\pc_0|Add0~0_combout )

	.dataa(\pc_0|Add0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\pc_0|pc_out[0]~16_combout ),
	.cout(\pc_0|pc_out[0]~17 ));
// synopsys translate_off
defparam \pc_0|pc_out[0]~16 .lut_mask = 16'h55AA;
defparam \pc_0|pc_out[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N2
cycloneive_lcell_comb \pc_0|pc_out[1]~18 (
// Equation(s):
// \pc_0|pc_out[1]~18_combout  = (\pc_0|Add0~1_combout  & (!\pc_0|pc_out[0]~17 )) # (!\pc_0|Add0~1_combout  & ((\pc_0|pc_out[0]~17 ) # (GND)))
// \pc_0|pc_out[1]~19  = CARRY((!\pc_0|pc_out[0]~17 ) # (!\pc_0|Add0~1_combout ))

	.dataa(\pc_0|Add0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_0|pc_out[0]~17 ),
	.combout(\pc_0|pc_out[1]~18_combout ),
	.cout(\pc_0|pc_out[1]~19 ));
// synopsys translate_off
defparam \pc_0|pc_out[1]~18 .lut_mask = 16'h5A5F;
defparam \pc_0|pc_out[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N4
cycloneive_lcell_comb \pc_0|pc_out[2]~20 (
// Equation(s):
// \pc_0|pc_out[2]~20_combout  = (\pc_0|Add0~2_combout  & (\pc_0|pc_out[1]~19  $ (GND))) # (!\pc_0|Add0~2_combout  & (!\pc_0|pc_out[1]~19  & VCC))
// \pc_0|pc_out[2]~21  = CARRY((\pc_0|Add0~2_combout  & !\pc_0|pc_out[1]~19 ))

	.dataa(gnd),
	.datab(\pc_0|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_0|pc_out[1]~19 ),
	.combout(\pc_0|pc_out[2]~20_combout ),
	.cout(\pc_0|pc_out[2]~21 ));
// synopsys translate_off
defparam \pc_0|pc_out[2]~20 .lut_mask = 16'hC30C;
defparam \pc_0|pc_out[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N6
cycloneive_lcell_comb \pc_0|pc_out[3]~22 (
// Equation(s):
// \pc_0|pc_out[3]~22_combout  = (\pc_0|Add0~3_combout  & (!\pc_0|pc_out[2]~21 )) # (!\pc_0|Add0~3_combout  & ((\pc_0|pc_out[2]~21 ) # (GND)))
// \pc_0|pc_out[3]~23  = CARRY((!\pc_0|pc_out[2]~21 ) # (!\pc_0|Add0~3_combout ))

	.dataa(gnd),
	.datab(\pc_0|Add0~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_0|pc_out[2]~21 ),
	.combout(\pc_0|pc_out[3]~22_combout ),
	.cout(\pc_0|pc_out[3]~23 ));
// synopsys translate_off
defparam \pc_0|pc_out[3]~22 .lut_mask = 16'h3C3F;
defparam \pc_0|pc_out[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N8
cycloneive_lcell_comb \pc_0|pc_out[4]~24 (
// Equation(s):
// \pc_0|pc_out[4]~24_combout  = (\pc_0|Add0~4_combout  & (\pc_0|pc_out[3]~23  $ (GND))) # (!\pc_0|Add0~4_combout  & (!\pc_0|pc_out[3]~23  & VCC))
// \pc_0|pc_out[4]~25  = CARRY((\pc_0|Add0~4_combout  & !\pc_0|pc_out[3]~23 ))

	.dataa(\pc_0|Add0~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_0|pc_out[3]~23 ),
	.combout(\pc_0|pc_out[4]~24_combout ),
	.cout(\pc_0|pc_out[4]~25 ));
// synopsys translate_off
defparam \pc_0|pc_out[4]~24 .lut_mask = 16'hA50A;
defparam \pc_0|pc_out[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N10
cycloneive_lcell_comb \pc_0|pc_out[5]~26 (
// Equation(s):
// \pc_0|pc_out[5]~26_combout  = (\pc_0|Add0~5_combout  & (!\pc_0|pc_out[4]~25 )) # (!\pc_0|Add0~5_combout  & ((\pc_0|pc_out[4]~25 ) # (GND)))
// \pc_0|pc_out[5]~27  = CARRY((!\pc_0|pc_out[4]~25 ) # (!\pc_0|Add0~5_combout ))

	.dataa(\pc_0|Add0~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_0|pc_out[4]~25 ),
	.combout(\pc_0|pc_out[5]~26_combout ),
	.cout(\pc_0|pc_out[5]~27 ));
// synopsys translate_off
defparam \pc_0|pc_out[5]~26 .lut_mask = 16'h5A5F;
defparam \pc_0|pc_out[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N12
cycloneive_lcell_comb \pc_0|pc_out[6]~28 (
// Equation(s):
// \pc_0|pc_out[6]~28_combout  = (\pc_0|Add0~6_combout  & (\pc_0|pc_out[5]~27  $ (GND))) # (!\pc_0|Add0~6_combout  & (!\pc_0|pc_out[5]~27  & VCC))
// \pc_0|pc_out[6]~29  = CARRY((\pc_0|Add0~6_combout  & !\pc_0|pc_out[5]~27 ))

	.dataa(gnd),
	.datab(\pc_0|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_0|pc_out[5]~27 ),
	.combout(\pc_0|pc_out[6]~28_combout ),
	.cout(\pc_0|pc_out[6]~29 ));
// synopsys translate_off
defparam \pc_0|pc_out[6]~28 .lut_mask = 16'hC30C;
defparam \pc_0|pc_out[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N14
cycloneive_lcell_comb \pc_0|pc_out[7]~30 (
// Equation(s):
// \pc_0|pc_out[7]~30_combout  = (\pc_0|Add0~7_combout  & (!\pc_0|pc_out[6]~29 )) # (!\pc_0|Add0~7_combout  & ((\pc_0|pc_out[6]~29 ) # (GND)))
// \pc_0|pc_out[7]~31  = CARRY((!\pc_0|pc_out[6]~29 ) # (!\pc_0|Add0~7_combout ))

	.dataa(\pc_0|Add0~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_0|pc_out[6]~29 ),
	.combout(\pc_0|pc_out[7]~30_combout ),
	.cout(\pc_0|pc_out[7]~31 ));
// synopsys translate_off
defparam \pc_0|pc_out[7]~30 .lut_mask = 16'h5A5F;
defparam \pc_0|pc_out[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N16
cycloneive_lcell_comb \pc_0|pc_out[8]~32 (
// Equation(s):
// \pc_0|pc_out[8]~32_combout  = (\pc_0|Add0~8_combout  & (\pc_0|pc_out[7]~31  $ (GND))) # (!\pc_0|Add0~8_combout  & (!\pc_0|pc_out[7]~31  & VCC))
// \pc_0|pc_out[8]~33  = CARRY((\pc_0|Add0~8_combout  & !\pc_0|pc_out[7]~31 ))

	.dataa(gnd),
	.datab(\pc_0|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_0|pc_out[7]~31 ),
	.combout(\pc_0|pc_out[8]~32_combout ),
	.cout(\pc_0|pc_out[8]~33 ));
// synopsys translate_off
defparam \pc_0|pc_out[8]~32 .lut_mask = 16'hC30C;
defparam \pc_0|pc_out[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N18
cycloneive_lcell_comb \pc_0|pc_out[9]~34 (
// Equation(s):
// \pc_0|pc_out[9]~34_combout  = (\pc_0|Add0~9_combout  & (!\pc_0|pc_out[8]~33 )) # (!\pc_0|Add0~9_combout  & ((\pc_0|pc_out[8]~33 ) # (GND)))
// \pc_0|pc_out[9]~35  = CARRY((!\pc_0|pc_out[8]~33 ) # (!\pc_0|Add0~9_combout ))

	.dataa(gnd),
	.datab(\pc_0|Add0~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_0|pc_out[8]~33 ),
	.combout(\pc_0|pc_out[9]~34_combout ),
	.cout(\pc_0|pc_out[9]~35 ));
// synopsys translate_off
defparam \pc_0|pc_out[9]~34 .lut_mask = 16'h3C3F;
defparam \pc_0|pc_out[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N20
cycloneive_lcell_comb \pc_0|pc_out[10]~36 (
// Equation(s):
// \pc_0|pc_out[10]~36_combout  = (\pc_0|Add0~10_combout  & (\pc_0|pc_out[9]~35  $ (GND))) # (!\pc_0|Add0~10_combout  & (!\pc_0|pc_out[9]~35  & VCC))
// \pc_0|pc_out[10]~37  = CARRY((\pc_0|Add0~10_combout  & !\pc_0|pc_out[9]~35 ))

	.dataa(\pc_0|Add0~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_0|pc_out[9]~35 ),
	.combout(\pc_0|pc_out[10]~36_combout ),
	.cout(\pc_0|pc_out[10]~37 ));
// synopsys translate_off
defparam \pc_0|pc_out[10]~36 .lut_mask = 16'hA50A;
defparam \pc_0|pc_out[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N22
cycloneive_lcell_comb \pc_0|pc_out[11]~38 (
// Equation(s):
// \pc_0|pc_out[11]~38_combout  = (\pc_0|Add0~11_combout  & (!\pc_0|pc_out[10]~37 )) # (!\pc_0|Add0~11_combout  & ((\pc_0|pc_out[10]~37 ) # (GND)))
// \pc_0|pc_out[11]~39  = CARRY((!\pc_0|pc_out[10]~37 ) # (!\pc_0|Add0~11_combout ))

	.dataa(gnd),
	.datab(\pc_0|Add0~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_0|pc_out[10]~37 ),
	.combout(\pc_0|pc_out[11]~38_combout ),
	.cout(\pc_0|pc_out[11]~39 ));
// synopsys translate_off
defparam \pc_0|pc_out[11]~38 .lut_mask = 16'h3C3F;
defparam \pc_0|pc_out[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N24
cycloneive_lcell_comb \pc_0|pc_out[12]~40 (
// Equation(s):
// \pc_0|pc_out[12]~40_combout  = (\pc_0|Add0~12_combout  & (\pc_0|pc_out[11]~39  $ (GND))) # (!\pc_0|Add0~12_combout  & (!\pc_0|pc_out[11]~39  & VCC))
// \pc_0|pc_out[12]~41  = CARRY((\pc_0|Add0~12_combout  & !\pc_0|pc_out[11]~39 ))

	.dataa(\pc_0|Add0~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_0|pc_out[11]~39 ),
	.combout(\pc_0|pc_out[12]~40_combout ),
	.cout(\pc_0|pc_out[12]~41 ));
// synopsys translate_off
defparam \pc_0|pc_out[12]~40 .lut_mask = 16'hA50A;
defparam \pc_0|pc_out[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N0
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (\phase[2]~reg0_q  & (!\phase[0]~reg0_q  & !\phase[1]~reg0_q ))

	.dataa(\phase[2]~reg0_q ),
	.datab(\phase[0]~reg0_q ),
	.datac(\phase[1]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0202;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y17_N25
dffeas \pc_0|pc_out[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_0|pc_out[12]~40_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_0|pc_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_0|pc_out[12] .is_wysiwyg = "true";
defparam \pc_0|pc_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N20
cycloneive_lcell_comb \pc_0|Add0~12 (
// Equation(s):
// \pc_0|Add0~12_combout  = (\controls|jump~0_combout  & ((\DR|reg_out [12]))) # (!\controls|jump~0_combout  & (\pc_0|pc_out [12]))

	.dataa(gnd),
	.datab(\pc_0|pc_out [12]),
	.datac(\controls|jump~0_combout ),
	.datad(\DR|reg_out [12]),
	.cin(gnd),
	.combout(\pc_0|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \pc_0|Add0~12 .lut_mask = 16'hFC0C;
defparam \pc_0|Add0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N26
cycloneive_lcell_comb \pc_0|pc_out[13]~42 (
// Equation(s):
// \pc_0|pc_out[13]~42_combout  = (\pc_0|Add0~13_combout  & (!\pc_0|pc_out[12]~41 )) # (!\pc_0|Add0~13_combout  & ((\pc_0|pc_out[12]~41 ) # (GND)))
// \pc_0|pc_out[13]~43  = CARRY((!\pc_0|pc_out[12]~41 ) # (!\pc_0|Add0~13_combout ))

	.dataa(gnd),
	.datab(\pc_0|Add0~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_0|pc_out[12]~41 ),
	.combout(\pc_0|pc_out[13]~42_combout ),
	.cout(\pc_0|pc_out[13]~43 ));
// synopsys translate_off
defparam \pc_0|pc_out[13]~42 .lut_mask = 16'h3C3F;
defparam \pc_0|pc_out[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y17_N27
dffeas \pc_0|pc_out[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_0|pc_out[13]~42_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_0|pc_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_0|pc_out[13] .is_wysiwyg = "true";
defparam \pc_0|pc_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N22
cycloneive_lcell_comb \controls|m2_s~0 (
// Equation(s):
// \controls|m2_s~0_combout  = (\controls|Decoder4~0_combout ) # ((!\controls|Mux10~4_combout  & (!\controls|Mux8~2_combout  & \controls|Mux9~3_combout )))

	.dataa(\controls|Mux10~4_combout ),
	.datab(\controls|Mux8~2_combout ),
	.datac(\controls|Mux9~3_combout ),
	.datad(\controls|Decoder4~0_combout ),
	.cin(gnd),
	.combout(\controls|m2_s~0_combout ),
	.cout());
// synopsys translate_off
defparam \controls|m2_s~0 .lut_mask = 16'hFF10;
defparam \controls|m2_s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N0
cycloneive_lcell_comb \controls|m2_s~1 (
// Equation(s):
// \controls|m2_s~1_combout  = (\controls|Mux7~2_combout  & (((\IR|reg_out [6]) # (!\controls|Decoder4~0_combout )))) # (!\controls|Mux7~2_combout  & (\controls|m2_s~0_combout ))

	.dataa(\controls|m2_s~0_combout ),
	.datab(\controls|Decoder4~0_combout ),
	.datac(\controls|Mux7~2_combout ),
	.datad(\IR|reg_out [6]),
	.cin(gnd),
	.combout(\controls|m2_s~1_combout ),
	.cout());
// synopsys translate_off
defparam \controls|m2_s~1 .lut_mask = 16'hFA3A;
defparam \controls|m2_s~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X29_Y43_N22
cycloneive_io_ibuf \in[13]~input (
	.i(in[13]),
	.ibar(gnd),
	.o(\in[13]~input_o ));
// synopsys translate_off
defparam \in[13]~input .bus_hold = "false";
defparam \in[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X40_Y23_N0
cycloneive_ram_block \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 (
	.portawe(\controls|mem_w~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\data_memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\registerfile|Mux2~4_combout ,\registerfile|Mux3~4_combout }),
	.portaaddr({\alu_0|alu_out[11]~147_combout ,\alu_0|alu_out[10]~42_combout ,\alu_0|alu_out[9]~88_combout ,\alu_0|alu_out[8]~22_combout ,\alu_0|alu_out[7]~29_combout ,\alu_0|alu_out[6]~151_combout ,\alu_0|alu_out[5]~126_combout ,\alu_0|alu_out[4]~146_combout ,
\alu_0|alu_out[3]~115_combout ,\alu_0|alu_out[2]~135_combout ,\alu_0|alu_out[1]~152_combout ,\alu_0|alu_out[0]~66_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13],\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ),
	.portbdataout(\data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_offset_in_bits = 1;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_width_in_bits = 1;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file = "Mif2.mif";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file_layout = "port_a";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .logical_ram_name = "ram02:data_memory|altsyncram:altsyncram_component|altsyncram_t3k1:auto_generated|altsyncram_rda2:altsyncram1|ALTSYNCRAM";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mixed_port_feed_through_mode = "dont_care";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .operation_mode = "bidir_dual_port";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_clear = "none";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_width = 12;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_byte_enable_clock = "none";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clear = "none";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clock = "none";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_width = 2;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_address = 0;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_bit_number = 12;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_last_address = 4095;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_depth = 4096;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_width = 16;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clear = "none";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clock = "clock1";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_width = 12;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_in_clock = "clock1";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clear = "none";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clock = "none";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_width = 2;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_address = 0;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_bit_number = 12;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_last_address = 4095;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_depth = 4096;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_width = 16;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_enable_clock = "clock1";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_write_enable_clock = "clock1";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .ram_block_type = "M9K";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init3 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init2 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init1 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init0 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAB02C9C600;
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N16
cycloneive_lcell_comb \m7_0|mux_out[13]~13 (
// Equation(s):
// \m7_0|mux_out[13]~13_combout  = (\controls|Equal2~2_combout  & ((\controls|Mux10~4_combout  & ((\data_memory|altsyncram_component|auto_generated|altsyncram1|q_a [13]))) # (!\controls|Mux10~4_combout  & (\in[13]~input_o )))) # (!\controls|Equal2~2_combout  
// & (((\data_memory|altsyncram_component|auto_generated|altsyncram1|q_a [13]))))

	.dataa(\in[13]~input_o ),
	.datab(\controls|Equal2~2_combout ),
	.datac(\data_memory|altsyncram_component|auto_generated|altsyncram1|q_a [13]),
	.datad(\controls|Mux10~4_combout ),
	.cin(gnd),
	.combout(\m7_0|mux_out[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \m7_0|mux_out[13]~13 .lut_mask = 16'hF0B8;
defparam \m7_0|mux_out[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N17
dffeas \MDR|reg_out[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m7_0|mux_out[13]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controls|m4_s~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR|reg_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR|reg_out[13] .is_wysiwyg = "true";
defparam \MDR|reg_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N20
cycloneive_lcell_comb \m8_0|mux_out[13]~26 (
// Equation(s):
// \m8_0|mux_out[13]~26_combout  = (!\controls|Equal5~3_combout  & ((\controls|m4_s~0_combout  & ((\MDR|reg_out [13]))) # (!\controls|m4_s~0_combout  & (\DR|reg_out [13]))))

	.dataa(\controls|Equal5~3_combout ),
	.datab(\DR|reg_out [13]),
	.datac(\controls|m4_s~0_combout ),
	.datad(\MDR|reg_out [13]),
	.cin(gnd),
	.combout(\m8_0|mux_out[13]~26_combout ),
	.cout());
// synopsys translate_off
defparam \m8_0|mux_out[13]~26 .lut_mask = 16'h5404;
defparam \m8_0|mux_out[13]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N24
cycloneive_lcell_comb \m8_0|mux_out[13]~27 (
// Equation(s):
// \m8_0|mux_out[13]~27_combout  = (\m8_0|mux_out[13]~26_combout ) # ((\controls|Equal5~3_combout  & \IR|reg_out [7]))

	.dataa(\controls|Equal5~3_combout ),
	.datab(gnd),
	.datac(\IR|reg_out [7]),
	.datad(\m8_0|mux_out[13]~26_combout ),
	.cin(gnd),
	.combout(\m8_0|mux_out[13]~27_combout ),
	.cout());
// synopsys translate_off
defparam \m8_0|mux_out[13]~27 .lut_mask = 16'hFFA0;
defparam \m8_0|mux_out[13]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y17_N27
dffeas \registerfile|reg_array[3][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[13]~27_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[3][13] .is_wysiwyg = "true";
defparam \registerfile|reg_array[3][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y16_N17
dffeas \registerfile|reg_array[2][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[13]~27_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[2][13] .is_wysiwyg = "true";
defparam \registerfile|reg_array[2][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y17_N25
dffeas \registerfile|reg_array[1][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m8_0|mux_out[13]~27_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[1][13] .is_wysiwyg = "true";
defparam \registerfile|reg_array[1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y16_N3
dffeas \registerfile|reg_array[0][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[13]~27_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[0][13] .is_wysiwyg = "true";
defparam \registerfile|reg_array[0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N2
cycloneive_lcell_comb \registerfile|Mux2~2 (
// Equation(s):
// \registerfile|Mux2~2_combout  = (\IR|reg_out [12] & (((\IR|reg_out [11])))) # (!\IR|reg_out [12] & ((\IR|reg_out [11] & (\registerfile|reg_array[1][13]~q )) # (!\IR|reg_out [11] & ((\registerfile|reg_array[0][13]~q )))))

	.dataa(\registerfile|reg_array[1][13]~q ),
	.datab(\IR|reg_out [12]),
	.datac(\registerfile|reg_array[0][13]~q ),
	.datad(\IR|reg_out [11]),
	.cin(gnd),
	.combout(\registerfile|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux2~2 .lut_mask = 16'hEE30;
defparam \registerfile|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N16
cycloneive_lcell_comb \registerfile|Mux2~3 (
// Equation(s):
// \registerfile|Mux2~3_combout  = (\IR|reg_out [12] & ((\registerfile|Mux2~2_combout  & (\registerfile|reg_array[3][13]~q )) # (!\registerfile|Mux2~2_combout  & ((\registerfile|reg_array[2][13]~q ))))) # (!\IR|reg_out [12] & (((\registerfile|Mux2~2_combout 
// ))))

	.dataa(\registerfile|reg_array[3][13]~q ),
	.datab(\IR|reg_out [12]),
	.datac(\registerfile|reg_array[2][13]~q ),
	.datad(\registerfile|Mux2~2_combout ),
	.cin(gnd),
	.combout(\registerfile|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux2~3 .lut_mask = 16'hBBC0;
defparam \registerfile|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y15_N29
dffeas \registerfile|reg_array[6][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[13]~27_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[6][13] .is_wysiwyg = "true";
defparam \registerfile|reg_array[6][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y15_N7
dffeas \registerfile|reg_array[4][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[13]~27_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[4][13] .is_wysiwyg = "true";
defparam \registerfile|reg_array[4][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N28
cycloneive_lcell_comb \registerfile|Mux2~0 (
// Equation(s):
// \registerfile|Mux2~0_combout  = (\IR|reg_out [11] & (\IR|reg_out [12])) # (!\IR|reg_out [11] & ((\IR|reg_out [12] & (\registerfile|reg_array[6][13]~q )) # (!\IR|reg_out [12] & ((\registerfile|reg_array[4][13]~q )))))

	.dataa(\IR|reg_out [11]),
	.datab(\IR|reg_out [12]),
	.datac(\registerfile|reg_array[6][13]~q ),
	.datad(\registerfile|reg_array[4][13]~q ),
	.cin(gnd),
	.combout(\registerfile|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux2~0 .lut_mask = 16'hD9C8;
defparam \registerfile|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y15_N21
dffeas \registerfile|reg_array[5][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[13]~27_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[5][13] .is_wysiwyg = "true";
defparam \registerfile|reg_array[5][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y15_N15
dffeas \registerfile|reg_array[7][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[13]~27_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[7][13] .is_wysiwyg = "true";
defparam \registerfile|reg_array[7][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N20
cycloneive_lcell_comb \registerfile|Mux2~1 (
// Equation(s):
// \registerfile|Mux2~1_combout  = (\IR|reg_out [11] & ((\registerfile|Mux2~0_combout  & ((\registerfile|reg_array[7][13]~q ))) # (!\registerfile|Mux2~0_combout  & (\registerfile|reg_array[5][13]~q )))) # (!\IR|reg_out [11] & (\registerfile|Mux2~0_combout ))

	.dataa(\IR|reg_out [11]),
	.datab(\registerfile|Mux2~0_combout ),
	.datac(\registerfile|reg_array[5][13]~q ),
	.datad(\registerfile|reg_array[7][13]~q ),
	.cin(gnd),
	.combout(\registerfile|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux2~1 .lut_mask = 16'hEC64;
defparam \registerfile|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N10
cycloneive_lcell_comb \registerfile|Mux2~4 (
// Equation(s):
// \registerfile|Mux2~4_combout  = (\IR|reg_out [13] & ((\registerfile|Mux2~1_combout ))) # (!\IR|reg_out [13] & (\registerfile|Mux2~3_combout ))

	.dataa(\registerfile|Mux2~3_combout ),
	.datab(gnd),
	.datac(\IR|reg_out [13]),
	.datad(\registerfile|Mux2~1_combout ),
	.cin(gnd),
	.combout(\registerfile|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux2~4 .lut_mask = 16'hFA0A;
defparam \registerfile|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N26
cycloneive_lcell_comb \AR|reg_out[13]~4 (
// Equation(s):
// \AR|reg_out[13]~4_combout  = (\controls|m2_s~1_combout  & (\registerfile|Mux2~4_combout )) # (!\controls|m2_s~1_combout  & ((\IR|reg_out [7])))

	.dataa(\controls|m2_s~1_combout ),
	.datab(\registerfile|Mux2~4_combout ),
	.datac(gnd),
	.datad(\IR|reg_out [7]),
	.cin(gnd),
	.combout(\AR|reg_out[13]~4_combout ),
	.cout());
// synopsys translate_off
defparam \AR|reg_out[13]~4 .lut_mask = 16'hDD88;
defparam \AR|reg_out[13]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N10
cycloneive_lcell_comb \controls|m9_s~0 (
// Equation(s):
// \controls|m9_s~0_combout  = (\IR|reg_out [3] & ((\controls|Equal11~0_combout ) # (!\controls|ar_e~0_combout )))

	.dataa(\controls|Equal11~0_combout ),
	.datab(\controls|ar_e~0_combout ),
	.datac(gnd),
	.datad(\IR|reg_out [3]),
	.cin(gnd),
	.combout(\controls|m9_s~0_combout ),
	.cout());
// synopsys translate_off
defparam \controls|m9_s~0 .lut_mask = 16'hBB00;
defparam \controls|m9_s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N0
cycloneive_lcell_comb \controls|Equal3~0 (
// Equation(s):
// \controls|Equal3~0_combout  = (\controls|Equal2~2_combout  & \controls|Mux10~4_combout )

	.dataa(gnd),
	.datab(\controls|Equal2~2_combout ),
	.datac(gnd),
	.datad(\controls|Mux10~4_combout ),
	.cin(gnd),
	.combout(\controls|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \controls|Equal3~0 .lut_mask = 16'hCC00;
defparam \controls|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N12
cycloneive_lcell_comb \controls|ar_e (
// Equation(s):
// \controls|ar_e~combout  = (\controls|Equal11~0_combout ) # (((\controls|Equal3~0_combout ) # (!\controls|ar_e~1_combout )) # (!\controls|ar_e~0_combout ))

	.dataa(\controls|Equal11~0_combout ),
	.datab(\controls|ar_e~0_combout ),
	.datac(\controls|ar_e~1_combout ),
	.datad(\controls|Equal3~0_combout ),
	.cin(gnd),
	.combout(\controls|ar_e~combout ),
	.cout());
// synopsys translate_off
defparam \controls|ar_e .lut_mask = 16'hFFBF;
defparam \controls|ar_e .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y18_N27
dffeas \AR|reg_out[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\AR|reg_out[13]~4_combout ),
	.asdata(\IR|reg_out [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controls|m9_s~0_combout ),
	.ena(\controls|ar_e~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|reg_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|reg_out[13] .is_wysiwyg = "true";
defparam \AR|reg_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N6
cycloneive_lcell_comb \registerfile|Mux18~2 (
// Equation(s):
// \registerfile|Mux18~2_combout  = (\IR|reg_out [8] & ((\IR|reg_out [9]) # ((\registerfile|reg_array[5][13]~q )))) # (!\IR|reg_out [8] & (!\IR|reg_out [9] & (\registerfile|reg_array[4][13]~q )))

	.dataa(\IR|reg_out [8]),
	.datab(\IR|reg_out [9]),
	.datac(\registerfile|reg_array[4][13]~q ),
	.datad(\registerfile|reg_array[5][13]~q ),
	.cin(gnd),
	.combout(\registerfile|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux18~2 .lut_mask = 16'hBA98;
defparam \registerfile|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N14
cycloneive_lcell_comb \registerfile|Mux18~3 (
// Equation(s):
// \registerfile|Mux18~3_combout  = (\registerfile|Mux18~2_combout  & (((\registerfile|reg_array[7][13]~q ) # (!\IR|reg_out [9])))) # (!\registerfile|Mux18~2_combout  & (\registerfile|reg_array[6][13]~q  & ((\IR|reg_out [9]))))

	.dataa(\registerfile|Mux18~2_combout ),
	.datab(\registerfile|reg_array[6][13]~q ),
	.datac(\registerfile|reg_array[7][13]~q ),
	.datad(\IR|reg_out [9]),
	.cin(gnd),
	.combout(\registerfile|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux18~3 .lut_mask = 16'hE4AA;
defparam \registerfile|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N8
cycloneive_lcell_comb \registerfile|Mux18~0 (
// Equation(s):
// \registerfile|Mux18~0_combout  = (\IR|reg_out [8] & (((\IR|reg_out [9])))) # (!\IR|reg_out [8] & ((\IR|reg_out [9] & ((\registerfile|reg_array[2][13]~q ))) # (!\IR|reg_out [9] & (\registerfile|reg_array[0][13]~q ))))

	.dataa(\registerfile|reg_array[0][13]~q ),
	.datab(\IR|reg_out [8]),
	.datac(\IR|reg_out [9]),
	.datad(\registerfile|reg_array[2][13]~q ),
	.cin(gnd),
	.combout(\registerfile|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux18~0 .lut_mask = 16'hF2C2;
defparam \registerfile|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N4
cycloneive_lcell_comb \registerfile|Mux18~1 (
// Equation(s):
// \registerfile|Mux18~1_combout  = (\IR|reg_out [8] & ((\registerfile|Mux18~0_combout  & ((\registerfile|reg_array[3][13]~q ))) # (!\registerfile|Mux18~0_combout  & (\registerfile|reg_array[1][13]~q )))) # (!\IR|reg_out [8] & 
// (((\registerfile|Mux18~0_combout ))))

	.dataa(\IR|reg_out [8]),
	.datab(\registerfile|reg_array[1][13]~q ),
	.datac(\registerfile|reg_array[3][13]~q ),
	.datad(\registerfile|Mux18~0_combout ),
	.cin(gnd),
	.combout(\registerfile|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux18~1 .lut_mask = 16'hF588;
defparam \registerfile|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N26
cycloneive_lcell_comb \BR|reg_out[13]~2 (
// Equation(s):
// \BR|reg_out[13]~2_combout  = (\IR|reg_out [10] & (\registerfile|Mux18~3_combout )) # (!\IR|reg_out [10] & ((\registerfile|Mux18~1_combout )))

	.dataa(\IR|reg_out [10]),
	.datab(\registerfile|Mux18~3_combout ),
	.datac(gnd),
	.datad(\registerfile|Mux18~1_combout ),
	.cin(gnd),
	.combout(\BR|reg_out[13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \BR|reg_out[13]~2 .lut_mask = 16'hDD88;
defparam \BR|reg_out[13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N14
cycloneive_lcell_comb \controls|always0~6 (
// Equation(s):
// \controls|always0~6_combout  = (!\controls|Equal5~3_combout  & (!\controls|Equal2~2_combout  & \controls|always0~3_combout ))

	.dataa(\controls|Equal5~3_combout ),
	.datab(\controls|Equal2~2_combout ),
	.datac(gnd),
	.datad(\controls|always0~3_combout ),
	.cin(gnd),
	.combout(\controls|always0~6_combout ),
	.cout());
// synopsys translate_off
defparam \controls|always0~6 .lut_mask = 16'h1100;
defparam \controls|always0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y15_N27
dffeas \BR|reg_out[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\BR|reg_out[13]~2_combout ),
	.asdata(\pc_0|pc_out [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controls|jump~0_combout ),
	.ena(\controls|always0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|reg_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|reg_out[13] .is_wysiwyg = "true";
defparam \BR|reg_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N16
cycloneive_lcell_comb \AR|reg_out[10]~3 (
// Equation(s):
// \AR|reg_out[10]~3_combout  = (\controls|m2_s~1_combout  & (\registerfile|Mux5~4_combout )) # (!\controls|m2_s~1_combout  & ((\IR|reg_out [7])))

	.dataa(\controls|m2_s~1_combout ),
	.datab(\registerfile|Mux5~4_combout ),
	.datac(gnd),
	.datad(\IR|reg_out [7]),
	.cin(gnd),
	.combout(\AR|reg_out[10]~3_combout ),
	.cout());
// synopsys translate_off
defparam \AR|reg_out[10]~3 .lut_mask = 16'hDD88;
defparam \AR|reg_out[10]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y18_N17
dffeas \AR|reg_out[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\AR|reg_out[10]~3_combout ),
	.asdata(\IR|reg_out [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controls|m9_s~0_combout ),
	.ena(\controls|ar_e~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|reg_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|reg_out[10] .is_wysiwyg = "true";
defparam \AR|reg_out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y17_N15
dffeas \registerfile|reg_array[3][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[10]~21_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[3][10] .is_wysiwyg = "true";
defparam \registerfile|reg_array[3][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y17_N23
dffeas \registerfile|reg_array[0][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[10]~21_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[0][10] .is_wysiwyg = "true";
defparam \registerfile|reg_array[0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y17_N5
dffeas \registerfile|reg_array[2][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[10]~21_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[2][10] .is_wysiwyg = "true";
defparam \registerfile|reg_array[2][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N22
cycloneive_lcell_comb \registerfile|Mux21~0 (
// Equation(s):
// \registerfile|Mux21~0_combout  = (\IR|reg_out [8] & (\IR|reg_out [9])) # (!\IR|reg_out [8] & ((\IR|reg_out [9] & ((\registerfile|reg_array[2][10]~q ))) # (!\IR|reg_out [9] & (\registerfile|reg_array[0][10]~q ))))

	.dataa(\IR|reg_out [8]),
	.datab(\IR|reg_out [9]),
	.datac(\registerfile|reg_array[0][10]~q ),
	.datad(\registerfile|reg_array[2][10]~q ),
	.cin(gnd),
	.combout(\registerfile|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux21~0 .lut_mask = 16'hDC98;
defparam \registerfile|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N10
cycloneive_lcell_comb \registerfile|Mux21~1 (
// Equation(s):
// \registerfile|Mux21~1_combout  = (\IR|reg_out [8] & ((\registerfile|Mux21~0_combout  & (\registerfile|reg_array[3][10]~q )) # (!\registerfile|Mux21~0_combout  & ((\registerfile|reg_array[1][10]~q ))))) # (!\IR|reg_out [8] & 
// (((\registerfile|Mux21~0_combout ))))

	.dataa(\IR|reg_out [8]),
	.datab(\registerfile|reg_array[3][10]~q ),
	.datac(\registerfile|Mux21~0_combout ),
	.datad(\registerfile|reg_array[1][10]~q ),
	.cin(gnd),
	.combout(\registerfile|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux21~1 .lut_mask = 16'hDAD0;
defparam \registerfile|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y15_N11
dffeas \registerfile|reg_array[4][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[10]~21_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[4][10] .is_wysiwyg = "true";
defparam \registerfile|reg_array[4][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y15_N25
dffeas \registerfile|reg_array[5][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[10]~21_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[5][10] .is_wysiwyg = "true";
defparam \registerfile|reg_array[5][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N10
cycloneive_lcell_comb \registerfile|Mux21~2 (
// Equation(s):
// \registerfile|Mux21~2_combout  = (\IR|reg_out [8] & ((\IR|reg_out [9]) # ((\registerfile|reg_array[5][10]~q )))) # (!\IR|reg_out [8] & (!\IR|reg_out [9] & (\registerfile|reg_array[4][10]~q )))

	.dataa(\IR|reg_out [8]),
	.datab(\IR|reg_out [9]),
	.datac(\registerfile|reg_array[4][10]~q ),
	.datad(\registerfile|reg_array[5][10]~q ),
	.cin(gnd),
	.combout(\registerfile|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux21~2 .lut_mask = 16'hBA98;
defparam \registerfile|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y15_N9
dffeas \registerfile|reg_array[6][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[10]~21_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[6][10] .is_wysiwyg = "true";
defparam \registerfile|reg_array[6][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y15_N19
dffeas \registerfile|reg_array[7][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[10]~21_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[7][10] .is_wysiwyg = "true";
defparam \registerfile|reg_array[7][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N18
cycloneive_lcell_comb \registerfile|Mux21~3 (
// Equation(s):
// \registerfile|Mux21~3_combout  = (\registerfile|Mux21~2_combout  & (((\registerfile|reg_array[7][10]~q ) # (!\IR|reg_out [9])))) # (!\registerfile|Mux21~2_combout  & (\registerfile|reg_array[6][10]~q  & ((\IR|reg_out [9]))))

	.dataa(\registerfile|Mux21~2_combout ),
	.datab(\registerfile|reg_array[6][10]~q ),
	.datac(\registerfile|reg_array[7][10]~q ),
	.datad(\IR|reg_out [9]),
	.cin(gnd),
	.combout(\registerfile|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux21~3 .lut_mask = 16'hE4AA;
defparam \registerfile|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N20
cycloneive_lcell_comb \BR|reg_out[10]~5 (
// Equation(s):
// \BR|reg_out[10]~5_combout  = (\IR|reg_out [10] & ((\registerfile|Mux21~3_combout ))) # (!\IR|reg_out [10] & (\registerfile|Mux21~1_combout ))

	.dataa(\IR|reg_out [10]),
	.datab(\registerfile|Mux21~1_combout ),
	.datac(gnd),
	.datad(\registerfile|Mux21~3_combout ),
	.cin(gnd),
	.combout(\BR|reg_out[10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \BR|reg_out[10]~5 .lut_mask = 16'hEE44;
defparam \BR|reg_out[10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y15_N21
dffeas \BR|reg_out[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\BR|reg_out[10]~5_combout ),
	.asdata(\pc_0|pc_out [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controls|jump~0_combout ),
	.ena(\controls|always0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|reg_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|reg_out[10] .is_wysiwyg = "true";
defparam \BR|reg_out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y16_N7
dffeas \registerfile|reg_array[2][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[9]~19_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[2][9] .is_wysiwyg = "true";
defparam \registerfile|reg_array[2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y16_N1
dffeas \registerfile|reg_array[0][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[9]~19_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[0][9] .is_wysiwyg = "true";
defparam \registerfile|reg_array[0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y17_N29
dffeas \registerfile|reg_array[1][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[9]~19_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[1][9] .is_wysiwyg = "true";
defparam \registerfile|reg_array[1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N28
cycloneive_lcell_comb \registerfile|Mux6~2 (
// Equation(s):
// \registerfile|Mux6~2_combout  = (\IR|reg_out [12] & (((\IR|reg_out [11])))) # (!\IR|reg_out [12] & ((\IR|reg_out [11] & ((\registerfile|reg_array[1][9]~q ))) # (!\IR|reg_out [11] & (\registerfile|reg_array[0][9]~q ))))

	.dataa(\registerfile|reg_array[0][9]~q ),
	.datab(\IR|reg_out [12]),
	.datac(\registerfile|reg_array[1][9]~q ),
	.datad(\IR|reg_out [11]),
	.cin(gnd),
	.combout(\registerfile|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux6~2 .lut_mask = 16'hFC22;
defparam \registerfile|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N6
cycloneive_lcell_comb \registerfile|Mux6~3 (
// Equation(s):
// \registerfile|Mux6~3_combout  = (\IR|reg_out [12] & ((\registerfile|Mux6~2_combout  & (\registerfile|reg_array[3][9]~q )) # (!\registerfile|Mux6~2_combout  & ((\registerfile|reg_array[2][9]~q ))))) # (!\IR|reg_out [12] & (((\registerfile|Mux6~2_combout 
// ))))

	.dataa(\registerfile|reg_array[3][9]~q ),
	.datab(\IR|reg_out [12]),
	.datac(\registerfile|reg_array[2][9]~q ),
	.datad(\registerfile|Mux6~2_combout ),
	.cin(gnd),
	.combout(\registerfile|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux6~3 .lut_mask = 16'hBBC0;
defparam \registerfile|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y15_N7
dffeas \registerfile|reg_array[7][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[9]~19_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[7][9] .is_wysiwyg = "true";
defparam \registerfile|reg_array[7][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N21
dffeas \registerfile|reg_array[5][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[9]~19_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[5][9] .is_wysiwyg = "true";
defparam \registerfile|reg_array[5][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y15_N5
dffeas \registerfile|reg_array[6][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[9]~19_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[6][9] .is_wysiwyg = "true";
defparam \registerfile|reg_array[6][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N31
dffeas \registerfile|reg_array[4][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[9]~19_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[4][9] .is_wysiwyg = "true";
defparam \registerfile|reg_array[4][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N4
cycloneive_lcell_comb \registerfile|Mux6~0 (
// Equation(s):
// \registerfile|Mux6~0_combout  = (\IR|reg_out [11] & (\IR|reg_out [12])) # (!\IR|reg_out [11] & ((\IR|reg_out [12] & (\registerfile|reg_array[6][9]~q )) # (!\IR|reg_out [12] & ((\registerfile|reg_array[4][9]~q )))))

	.dataa(\IR|reg_out [11]),
	.datab(\IR|reg_out [12]),
	.datac(\registerfile|reg_array[6][9]~q ),
	.datad(\registerfile|reg_array[4][9]~q ),
	.cin(gnd),
	.combout(\registerfile|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux6~0 .lut_mask = 16'hD9C8;
defparam \registerfile|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N20
cycloneive_lcell_comb \registerfile|Mux6~1 (
// Equation(s):
// \registerfile|Mux6~1_combout  = (\IR|reg_out [11] & ((\registerfile|Mux6~0_combout  & (\registerfile|reg_array[7][9]~q )) # (!\registerfile|Mux6~0_combout  & ((\registerfile|reg_array[5][9]~q ))))) # (!\IR|reg_out [11] & (((\registerfile|Mux6~0_combout 
// ))))

	.dataa(\IR|reg_out [11]),
	.datab(\registerfile|reg_array[7][9]~q ),
	.datac(\registerfile|reg_array[5][9]~q ),
	.datad(\registerfile|Mux6~0_combout ),
	.cin(gnd),
	.combout(\registerfile|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux6~1 .lut_mask = 16'hDDA0;
defparam \registerfile|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N10
cycloneive_lcell_comb \registerfile|Mux6~4 (
// Equation(s):
// \registerfile|Mux6~4_combout  = (\IR|reg_out [13] & ((\registerfile|Mux6~1_combout ))) # (!\IR|reg_out [13] & (\registerfile|Mux6~3_combout ))

	.dataa(gnd),
	.datab(\registerfile|Mux6~3_combout ),
	.datac(\IR|reg_out [13]),
	.datad(\registerfile|Mux6~1_combout ),
	.cin(gnd),
	.combout(\registerfile|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux6~4 .lut_mask = 16'hFC0C;
defparam \registerfile|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N10
cycloneive_lcell_comb \AR|reg_out[9]~2 (
// Equation(s):
// \AR|reg_out[9]~2_combout  = (\controls|m2_s~1_combout  & (\registerfile|Mux6~4_combout )) # (!\controls|m2_s~1_combout  & ((\IR|reg_out [7])))

	.dataa(\registerfile|Mux6~4_combout ),
	.datab(\controls|m2_s~1_combout ),
	.datac(gnd),
	.datad(\IR|reg_out [7]),
	.cin(gnd),
	.combout(\AR|reg_out[9]~2_combout ),
	.cout());
// synopsys translate_off
defparam \AR|reg_out[9]~2 .lut_mask = 16'hBB88;
defparam \AR|reg_out[9]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y18_N11
dffeas \AR|reg_out[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\AR|reg_out[9]~2_combout ),
	.asdata(\IR|reg_out [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controls|m9_s~0_combout ),
	.ena(\controls|ar_e~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|reg_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|reg_out[9] .is_wysiwyg = "true";
defparam \AR|reg_out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N9
dffeas \registerfile|reg_array[5][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[8]~17_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[5][8] .is_wysiwyg = "true";
defparam \registerfile|reg_array[5][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N27
dffeas \registerfile|reg_array[4][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[8]~17_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[4][8] .is_wysiwyg = "true";
defparam \registerfile|reg_array[4][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N26
cycloneive_lcell_comb \registerfile|Mux23~2 (
// Equation(s):
// \registerfile|Mux23~2_combout  = (\IR|reg_out [8] & ((\registerfile|reg_array[5][8]~q ) # ((\IR|reg_out [9])))) # (!\IR|reg_out [8] & (((\registerfile|reg_array[4][8]~q  & !\IR|reg_out [9]))))

	.dataa(\IR|reg_out [8]),
	.datab(\registerfile|reg_array[5][8]~q ),
	.datac(\registerfile|reg_array[4][8]~q ),
	.datad(\IR|reg_out [9]),
	.cin(gnd),
	.combout(\registerfile|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux23~2 .lut_mask = 16'hAAD8;
defparam \registerfile|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y15_N1
dffeas \registerfile|reg_array[6][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[8]~17_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[6][8] .is_wysiwyg = "true";
defparam \registerfile|reg_array[6][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N2
cycloneive_lcell_comb \registerfile|Mux23~3 (
// Equation(s):
// \registerfile|Mux23~3_combout  = (\registerfile|Mux23~2_combout  & (((\registerfile|reg_array[7][8]~q ) # (!\IR|reg_out [9])))) # (!\registerfile|Mux23~2_combout  & (\registerfile|reg_array[6][8]~q  & ((\IR|reg_out [9]))))

	.dataa(\registerfile|Mux23~2_combout ),
	.datab(\registerfile|reg_array[6][8]~q ),
	.datac(\registerfile|reg_array[7][8]~q ),
	.datad(\IR|reg_out [9]),
	.cin(gnd),
	.combout(\registerfile|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux23~3 .lut_mask = 16'hE4AA;
defparam \registerfile|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y17_N11
dffeas \registerfile|reg_array[0][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[8]~17_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[0][8] .is_wysiwyg = "true";
defparam \registerfile|reg_array[0][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y17_N25
dffeas \registerfile|reg_array[2][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[8]~17_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[2][8] .is_wysiwyg = "true";
defparam \registerfile|reg_array[2][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N10
cycloneive_lcell_comb \registerfile|Mux23~0 (
// Equation(s):
// \registerfile|Mux23~0_combout  = (\IR|reg_out [8] & (\IR|reg_out [9])) # (!\IR|reg_out [8] & ((\IR|reg_out [9] & ((\registerfile|reg_array[2][8]~q ))) # (!\IR|reg_out [9] & (\registerfile|reg_array[0][8]~q ))))

	.dataa(\IR|reg_out [8]),
	.datab(\IR|reg_out [9]),
	.datac(\registerfile|reg_array[0][8]~q ),
	.datad(\registerfile|reg_array[2][8]~q ),
	.cin(gnd),
	.combout(\registerfile|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux23~0 .lut_mask = 16'hDC98;
defparam \registerfile|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y17_N3
dffeas \registerfile|reg_array[1][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[8]~17_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[1][8] .is_wysiwyg = "true";
defparam \registerfile|reg_array[1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y20_N9
dffeas \registerfile|reg_array[3][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m8_0|mux_out[8]~17_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[3][8] .is_wysiwyg = "true";
defparam \registerfile|reg_array[3][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N28
cycloneive_lcell_comb \registerfile|Mux23~1 (
// Equation(s):
// \registerfile|Mux23~1_combout  = (\registerfile|Mux23~0_combout  & (((\registerfile|reg_array[3][8]~q ) # (!\IR|reg_out [8])))) # (!\registerfile|Mux23~0_combout  & (\registerfile|reg_array[1][8]~q  & (\IR|reg_out [8])))

	.dataa(\registerfile|Mux23~0_combout ),
	.datab(\registerfile|reg_array[1][8]~q ),
	.datac(\IR|reg_out [8]),
	.datad(\registerfile|reg_array[3][8]~q ),
	.cin(gnd),
	.combout(\registerfile|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux23~1 .lut_mask = 16'hEA4A;
defparam \registerfile|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N24
cycloneive_lcell_comb \BR|reg_out[8]~7 (
// Equation(s):
// \BR|reg_out[8]~7_combout  = (\IR|reg_out [10] & (\registerfile|Mux23~3_combout )) # (!\IR|reg_out [10] & ((\registerfile|Mux23~1_combout )))

	.dataa(\IR|reg_out [10]),
	.datab(\registerfile|Mux23~3_combout ),
	.datac(gnd),
	.datad(\registerfile|Mux23~1_combout ),
	.cin(gnd),
	.combout(\BR|reg_out[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \BR|reg_out[8]~7 .lut_mask = 16'hDD88;
defparam \BR|reg_out[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y15_N25
dffeas \BR|reg_out[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\BR|reg_out[8]~7_combout ),
	.asdata(\pc_0|pc_out [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controls|jump~0_combout ),
	.ena(\controls|always0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|reg_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|reg_out[8] .is_wysiwyg = "true";
defparam \BR|reg_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N12
cycloneive_lcell_comb \AR|reg_out[8]~10 (
// Equation(s):
// \AR|reg_out[8]~10_combout  = (\controls|m2_s~1_combout  & (\registerfile|Mux7~4_combout )) # (!\controls|m2_s~1_combout  & ((\IR|reg_out [7])))

	.dataa(\registerfile|Mux7~4_combout ),
	.datab(\controls|m2_s~1_combout ),
	.datac(gnd),
	.datad(\IR|reg_out [7]),
	.cin(gnd),
	.combout(\AR|reg_out[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \AR|reg_out[8]~10 .lut_mask = 16'hBB88;
defparam \AR|reg_out[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y18_N13
dffeas \AR|reg_out[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\AR|reg_out[8]~10_combout ),
	.asdata(\IR|reg_out [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controls|m9_s~0_combout ),
	.ena(\controls|ar_e~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|reg_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|reg_out[8] .is_wysiwyg = "true";
defparam \AR|reg_out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y16_N13
dffeas \registerfile|reg_array[6][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[7]~15_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[6][7] .is_wysiwyg = "true";
defparam \registerfile|reg_array[6][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y15_N31
dffeas \registerfile|reg_array[4][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[7]~15_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[4][7] .is_wysiwyg = "true";
defparam \registerfile|reg_array[4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N30
cycloneive_lcell_comb \registerfile|Mux8~0 (
// Equation(s):
// \registerfile|Mux8~0_combout  = (\IR|reg_out [11] & (((\IR|reg_out [12])))) # (!\IR|reg_out [11] & ((\IR|reg_out [12] & (\registerfile|reg_array[6][7]~q )) # (!\IR|reg_out [12] & ((\registerfile|reg_array[4][7]~q )))))

	.dataa(\IR|reg_out [11]),
	.datab(\registerfile|reg_array[6][7]~q ),
	.datac(\registerfile|reg_array[4][7]~q ),
	.datad(\IR|reg_out [12]),
	.cin(gnd),
	.combout(\registerfile|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux8~0 .lut_mask = 16'hEE50;
defparam \registerfile|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y15_N13
dffeas \registerfile|reg_array[5][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[7]~15_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[5][7] .is_wysiwyg = "true";
defparam \registerfile|reg_array[5][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y16_N23
dffeas \registerfile|reg_array[7][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[7]~15_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[7][7] .is_wysiwyg = "true";
defparam \registerfile|reg_array[7][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N22
cycloneive_lcell_comb \registerfile|Mux8~1 (
// Equation(s):
// \registerfile|Mux8~1_combout  = (\registerfile|Mux8~0_combout  & (((\registerfile|reg_array[7][7]~q ) # (!\IR|reg_out [11])))) # (!\registerfile|Mux8~0_combout  & (\registerfile|reg_array[5][7]~q  & ((\IR|reg_out [11]))))

	.dataa(\registerfile|Mux8~0_combout ),
	.datab(\registerfile|reg_array[5][7]~q ),
	.datac(\registerfile|reg_array[7][7]~q ),
	.datad(\IR|reg_out [11]),
	.cin(gnd),
	.combout(\registerfile|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux8~1 .lut_mask = 16'hE4AA;
defparam \registerfile|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y17_N3
dffeas \registerfile|reg_array[3][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m8_0|mux_out[7]~15_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[3][7] .is_wysiwyg = "true";
defparam \registerfile|reg_array[3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y16_N17
dffeas \registerfile|reg_array[2][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[7]~15_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[2][7] .is_wysiwyg = "true";
defparam \registerfile|reg_array[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y17_N9
dffeas \registerfile|reg_array[1][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[7]~15_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[1][7] .is_wysiwyg = "true";
defparam \registerfile|reg_array[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N12
cycloneive_lcell_comb \registerfile|Mux8~2 (
// Equation(s):
// \registerfile|Mux8~2_combout  = (\IR|reg_out [12] & (((\IR|reg_out [11])))) # (!\IR|reg_out [12] & ((\IR|reg_out [11] & ((\registerfile|reg_array[1][7]~q ))) # (!\IR|reg_out [11] & (\registerfile|reg_array[0][7]~q ))))

	.dataa(\registerfile|reg_array[0][7]~q ),
	.datab(\IR|reg_out [12]),
	.datac(\IR|reg_out [11]),
	.datad(\registerfile|reg_array[1][7]~q ),
	.cin(gnd),
	.combout(\registerfile|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux8~2 .lut_mask = 16'hF2C2;
defparam \registerfile|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N16
cycloneive_lcell_comb \registerfile|Mux8~3 (
// Equation(s):
// \registerfile|Mux8~3_combout  = (\IR|reg_out [12] & ((\registerfile|Mux8~2_combout  & (\registerfile|reg_array[3][7]~q )) # (!\registerfile|Mux8~2_combout  & ((\registerfile|reg_array[2][7]~q ))))) # (!\IR|reg_out [12] & (((\registerfile|Mux8~2_combout 
// ))))

	.dataa(\registerfile|reg_array[3][7]~q ),
	.datab(\IR|reg_out [12]),
	.datac(\registerfile|reg_array[2][7]~q ),
	.datad(\registerfile|Mux8~2_combout ),
	.cin(gnd),
	.combout(\registerfile|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux8~3 .lut_mask = 16'hBBC0;
defparam \registerfile|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N22
cycloneive_lcell_comb \registerfile|Mux8~4 (
// Equation(s):
// \registerfile|Mux8~4_combout  = (\IR|reg_out [13] & (\registerfile|Mux8~1_combout )) # (!\IR|reg_out [13] & ((\registerfile|Mux8~3_combout )))

	.dataa(\registerfile|Mux8~1_combout ),
	.datab(gnd),
	.datac(\IR|reg_out [13]),
	.datad(\registerfile|Mux8~3_combout ),
	.cin(gnd),
	.combout(\registerfile|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux8~4 .lut_mask = 16'hAFA0;
defparam \registerfile|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N14
cycloneive_lcell_comb \AR|reg_out[7]~11 (
// Equation(s):
// \AR|reg_out[7]~11_combout  = (\controls|m2_s~1_combout  & (\registerfile|Mux8~4_combout )) # (!\controls|m2_s~1_combout  & ((\IR|reg_out [7])))

	.dataa(\controls|m2_s~1_combout ),
	.datab(\registerfile|Mux8~4_combout ),
	.datac(gnd),
	.datad(\IR|reg_out [7]),
	.cin(gnd),
	.combout(\AR|reg_out[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \AR|reg_out[7]~11 .lut_mask = 16'hDD88;
defparam \AR|reg_out[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y18_N15
dffeas \AR|reg_out[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\AR|reg_out[7]~11_combout ),
	.asdata(\IR|reg_out [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controls|m9_s~0_combout ),
	.ena(\controls|ar_e~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|reg_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|reg_out[7] .is_wysiwyg = "true";
defparam \AR|reg_out[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X24_Y22_N0
cycloneive_ram_block \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 (
	.portawe(\controls|mem_w~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\data_memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\registerfile|Mux8~4_combout ,\registerfile|Mux9~4_combout }),
	.portaaddr({\alu_0|alu_out[11]~147_combout ,\alu_0|alu_out[10]~42_combout ,\alu_0|alu_out[9]~88_combout ,\alu_0|alu_out[8]~22_combout ,\alu_0|alu_out[7]~29_combout ,\alu_0|alu_out[6]~151_combout ,\alu_0|alu_out[5]~126_combout ,\alu_0|alu_out[4]~146_combout ,
\alu_0|alu_out[3]~115_combout ,\alu_0|alu_out[2]~135_combout ,\alu_0|alu_out[1]~152_combout ,\alu_0|alu_out[0]~66_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7],\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ),
	.portbdataout(\data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_offset_in_bits = 1;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_width_in_bits = 1;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file = "Mif2.mif";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file_layout = "port_a";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .logical_ram_name = "ram02:data_memory|altsyncram:altsyncram_component|altsyncram_t3k1:auto_generated|altsyncram_rda2:altsyncram1|ALTSYNCRAM";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mixed_port_feed_through_mode = "dont_care";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .operation_mode = "bidir_dual_port";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_clear = "none";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_width = 12;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_byte_enable_clock = "none";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clear = "none";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clock = "none";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_width = 2;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_address = 0;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_bit_number = 6;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_last_address = 4095;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_depth = 4096;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_width = 16;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clear = "none";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clock = "clock1";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_width = 12;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_in_clock = "clock1";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clear = "none";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clock = "none";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_width = 2;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_address = 0;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_bit_number = 6;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_last_address = 4095;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_depth = 4096;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_width = 16;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_enable_clock = "clock1";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_write_enable_clock = "clock1";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .ram_block_type = "M9K";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020F0C0C0C;
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N30
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(gnd),
	.datab(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.datac(\data_memory|altsyncram_component|auto_generated|altsyncram1|q_b [7]),
	.datad(\data_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 16'hF0CC;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N31
dffeas \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N20
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(\data_memory|altsyncram_component|auto_generated|altsyncram1|q_b [6]),
	.datab(gnd),
	.datac(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.datad(\data_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 16'hAAF0;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N21
dffeas \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y43_N22
cycloneive_io_ibuf \in[6]~input (
	.i(in[6]),
	.ibar(gnd),
	.o(\in[6]~input_o ));
// synopsys translate_off
defparam \in[6]~input .bus_hold = "false";
defparam \in[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N8
cycloneive_lcell_comb \m7_0|mux_out[6]~6 (
// Equation(s):
// \m7_0|mux_out[6]~6_combout  = (\controls|Equal2~2_combout  & ((\controls|Mux10~4_combout  & (\data_memory|altsyncram_component|auto_generated|altsyncram1|q_a [6])) # (!\controls|Mux10~4_combout  & ((\in[6]~input_o ))))) # (!\controls|Equal2~2_combout  & 
// (\data_memory|altsyncram_component|auto_generated|altsyncram1|q_a [6]))

	.dataa(\data_memory|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datab(\controls|Equal2~2_combout ),
	.datac(\in[6]~input_o ),
	.datad(\controls|Mux10~4_combout ),
	.cin(gnd),
	.combout(\m7_0|mux_out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \m7_0|mux_out[6]~6 .lut_mask = 16'hAAE2;
defparam \m7_0|mux_out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N9
dffeas \MDR|reg_out[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m7_0|mux_out[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controls|m4_s~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR|reg_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR|reg_out[6] .is_wysiwyg = "true";
defparam \MDR|reg_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N14
cycloneive_lcell_comb \m8_0|mux_out[6]~12 (
// Equation(s):
// \m8_0|mux_out[6]~12_combout  = (!\controls|Equal5~3_combout  & ((\controls|m4_s~0_combout  & (\MDR|reg_out [6])) # (!\controls|m4_s~0_combout  & ((\DR|reg_out [6])))))

	.dataa(\controls|m4_s~0_combout ),
	.datab(\MDR|reg_out [6]),
	.datac(\DR|reg_out [6]),
	.datad(\controls|Equal5~3_combout ),
	.cin(gnd),
	.combout(\m8_0|mux_out[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \m8_0|mux_out[6]~12 .lut_mask = 16'h00D8;
defparam \m8_0|mux_out[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N6
cycloneive_lcell_comb \m8_0|mux_out[6]~13 (
// Equation(s):
// \m8_0|mux_out[6]~13_combout  = (\m8_0|mux_out[6]~12_combout ) # ((\controls|Equal5~3_combout  & \IR|reg_out [6]))

	.dataa(\controls|Equal5~3_combout ),
	.datab(gnd),
	.datac(\m8_0|mux_out[6]~12_combout ),
	.datad(\IR|reg_out [6]),
	.cin(gnd),
	.combout(\m8_0|mux_out[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \m8_0|mux_out[6]~13 .lut_mask = 16'hFAF0;
defparam \m8_0|mux_out[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y16_N15
dffeas \registerfile|reg_array[4][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[6]~13_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[4][6] .is_wysiwyg = "true";
defparam \registerfile|reg_array[4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y16_N1
dffeas \registerfile|reg_array[6][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[6]~13_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[6][6] .is_wysiwyg = "true";
defparam \registerfile|reg_array[6][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N0
cycloneive_lcell_comb \registerfile|Mux9~0 (
// Equation(s):
// \registerfile|Mux9~0_combout  = (\IR|reg_out [12] & (((\registerfile|reg_array[6][6]~q ) # (\IR|reg_out [11])))) # (!\IR|reg_out [12] & (\registerfile|reg_array[4][6]~q  & ((!\IR|reg_out [11]))))

	.dataa(\IR|reg_out [12]),
	.datab(\registerfile|reg_array[4][6]~q ),
	.datac(\registerfile|reg_array[6][6]~q ),
	.datad(\IR|reg_out [11]),
	.cin(gnd),
	.combout(\registerfile|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux9~0 .lut_mask = 16'hAAE4;
defparam \registerfile|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y16_N5
dffeas \registerfile|reg_array[5][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[6]~13_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[5][6] .is_wysiwyg = "true";
defparam \registerfile|reg_array[5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y16_N19
dffeas \registerfile|reg_array[7][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[6]~13_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[7][6] .is_wysiwyg = "true";
defparam \registerfile|reg_array[7][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N4
cycloneive_lcell_comb \registerfile|Mux9~1 (
// Equation(s):
// \registerfile|Mux9~1_combout  = (\IR|reg_out [11] & ((\registerfile|Mux9~0_combout  & ((\registerfile|reg_array[7][6]~q ))) # (!\registerfile|Mux9~0_combout  & (\registerfile|reg_array[5][6]~q )))) # (!\IR|reg_out [11] & (\registerfile|Mux9~0_combout ))

	.dataa(\IR|reg_out [11]),
	.datab(\registerfile|Mux9~0_combout ),
	.datac(\registerfile|reg_array[5][6]~q ),
	.datad(\registerfile|reg_array[7][6]~q ),
	.cin(gnd),
	.combout(\registerfile|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux9~1 .lut_mask = 16'hEC64;
defparam \registerfile|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y17_N7
dffeas \registerfile|reg_array[0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[6]~13_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[0][6] .is_wysiwyg = "true";
defparam \registerfile|reg_array[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y17_N25
dffeas \registerfile|reg_array[1][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[6]~13_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[1][6] .is_wysiwyg = "true";
defparam \registerfile|reg_array[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N24
cycloneive_lcell_comb \registerfile|Mux9~2 (
// Equation(s):
// \registerfile|Mux9~2_combout  = (\IR|reg_out [12] & (((\IR|reg_out [11])))) # (!\IR|reg_out [12] & ((\IR|reg_out [11] & ((\registerfile|reg_array[1][6]~q ))) # (!\IR|reg_out [11] & (\registerfile|reg_array[0][6]~q ))))

	.dataa(\registerfile|reg_array[0][6]~q ),
	.datab(\IR|reg_out [12]),
	.datac(\registerfile|reg_array[1][6]~q ),
	.datad(\IR|reg_out [11]),
	.cin(gnd),
	.combout(\registerfile|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux9~2 .lut_mask = 16'hFC22;
defparam \registerfile|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y17_N13
dffeas \registerfile|reg_array[2][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[6]~13_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[2][6] .is_wysiwyg = "true";
defparam \registerfile|reg_array[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y17_N7
dffeas \registerfile|reg_array[3][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m8_0|mux_out[6]~13_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[3][6] .is_wysiwyg = "true";
defparam \registerfile|reg_array[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N12
cycloneive_lcell_comb \registerfile|Mux9~3 (
// Equation(s):
// \registerfile|Mux9~3_combout  = (\IR|reg_out [12] & ((\registerfile|Mux9~2_combout  & ((\registerfile|reg_array[3][6]~q ))) # (!\registerfile|Mux9~2_combout  & (\registerfile|reg_array[2][6]~q )))) # (!\IR|reg_out [12] & (\registerfile|Mux9~2_combout ))

	.dataa(\IR|reg_out [12]),
	.datab(\registerfile|Mux9~2_combout ),
	.datac(\registerfile|reg_array[2][6]~q ),
	.datad(\registerfile|reg_array[3][6]~q ),
	.cin(gnd),
	.combout(\registerfile|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux9~3 .lut_mask = 16'hEC64;
defparam \registerfile|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N20
cycloneive_lcell_comb \registerfile|Mux9~4 (
// Equation(s):
// \registerfile|Mux9~4_combout  = (\IR|reg_out [13] & (\registerfile|Mux9~1_combout )) # (!\IR|reg_out [13] & ((\registerfile|Mux9~3_combout )))

	.dataa(\IR|reg_out [13]),
	.datab(gnd),
	.datac(\registerfile|Mux9~1_combout ),
	.datad(\registerfile|Mux9~3_combout ),
	.cin(gnd),
	.combout(\registerfile|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux9~4 .lut_mask = 16'hF5A0;
defparam \registerfile|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N0
cycloneive_lcell_comb \AR|reg_out[6]~12 (
// Equation(s):
// \AR|reg_out[6]~12_combout  = (\controls|m2_s~1_combout  & (\registerfile|Mux9~4_combout )) # (!\controls|m2_s~1_combout  & ((\IR|reg_out [6])))

	.dataa(\controls|m2_s~1_combout ),
	.datab(\registerfile|Mux9~4_combout ),
	.datac(gnd),
	.datad(\IR|reg_out [6]),
	.cin(gnd),
	.combout(\AR|reg_out[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \AR|reg_out[6]~12 .lut_mask = 16'hDD88;
defparam \AR|reg_out[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y18_N1
dffeas \AR|reg_out[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\AR|reg_out[6]~12_combout ),
	.asdata(\IR|reg_out [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controls|m9_s~0_combout ),
	.ena(\controls|ar_e~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|reg_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|reg_out[6] .is_wysiwyg = "true";
defparam \AR|reg_out[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y43_N22
cycloneive_io_ibuf \in[5]~input (
	.i(in[5]),
	.ibar(gnd),
	.o(\in[5]~input_o ));
// synopsys translate_off
defparam \in[5]~input .bus_hold = "false";
defparam \in[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X24_Y21_N0
cycloneive_ram_block \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 (
	.portawe(\controls|mem_w~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\data_memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\registerfile|Mux10~4_combout ,\registerfile|Mux11~4_combout }),
	.portaaddr({\alu_0|alu_out[11]~147_combout ,\alu_0|alu_out[10]~42_combout ,\alu_0|alu_out[9]~88_combout ,\alu_0|alu_out[8]~22_combout ,\alu_0|alu_out[7]~29_combout ,\alu_0|alu_out[6]~151_combout ,\alu_0|alu_out[5]~126_combout ,\alu_0|alu_out[4]~146_combout ,
\alu_0|alu_out[3]~115_combout ,\alu_0|alu_out[2]~135_combout ,\alu_0|alu_out[1]~152_combout ,\alu_0|alu_out[0]~66_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5],\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ),
	.portbdataout(\data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file = "Mif2.mif";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file_layout = "port_a";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .logical_ram_name = "ram02:data_memory|altsyncram:altsyncram_component|altsyncram_t3k1:auto_generated|altsyncram_rda2:altsyncram1|ALTSYNCRAM";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mixed_port_feed_through_mode = "dont_care";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .operation_mode = "bidir_dual_port";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_clear = "none";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_width = 12;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clock = "none";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clear = "none";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clock = "none";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_width = 2;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_address = 0;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_bit_number = 4;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_last_address = 4095;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_depth = 4096;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_width = 16;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clear = "none";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clock = "clock1";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_width = 12;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clock = "clock1";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clear = "none";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clock = "none";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_width = 2;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_address = 0;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_bit_number = 4;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_last_address = 4095;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_depth = 4096;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_width = 16;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_clock = "clock1";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_write_enable_clock = "clock1";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .ram_block_type = "M9K";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001CF141400;
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N18
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(gnd),
	.datab(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.datac(\data_memory|altsyncram_component|auto_generated|altsyncram1|q_b [5]),
	.datad(\data_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 16'hF0CC;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N19
dffeas \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N16
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(gnd),
	.datab(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.datac(\data_memory|altsyncram_component|auto_generated|altsyncram1|q_b [4]),
	.datad(\data_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 16'hF0CC;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N17
dffeas \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y43_N29
cycloneive_io_ibuf \in[4]~input (
	.i(in[4]),
	.ibar(gnd),
	.o(\in[4]~input_o ));
// synopsys translate_off
defparam \in[4]~input .bus_hold = "false";
defparam \in[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N26
cycloneive_lcell_comb \m7_0|mux_out[4]~4 (
// Equation(s):
// \m7_0|mux_out[4]~4_combout  = (\controls|Mux10~4_combout  & (\data_memory|altsyncram_component|auto_generated|altsyncram1|q_a [4])) # (!\controls|Mux10~4_combout  & ((\controls|Equal2~2_combout  & ((\in[4]~input_o ))) # (!\controls|Equal2~2_combout  & 
// (\data_memory|altsyncram_component|auto_generated|altsyncram1|q_a [4]))))

	.dataa(\data_memory|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datab(\controls|Mux10~4_combout ),
	.datac(\controls|Equal2~2_combout ),
	.datad(\in[4]~input_o ),
	.cin(gnd),
	.combout(\m7_0|mux_out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \m7_0|mux_out[4]~4 .lut_mask = 16'hBA8A;
defparam \m7_0|mux_out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N27
dffeas \MDR|reg_out[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m7_0|mux_out[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controls|m4_s~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR|reg_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR|reg_out[4] .is_wysiwyg = "true";
defparam \MDR|reg_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N20
cycloneive_lcell_comb \m8_0|mux_out[4]~8 (
// Equation(s):
// \m8_0|mux_out[4]~8_combout  = (!\controls|Equal5~3_combout  & ((\controls|m4_s~0_combout  & ((\MDR|reg_out [4]))) # (!\controls|m4_s~0_combout  & (\DR|reg_out [4]))))

	.dataa(\controls|m4_s~0_combout ),
	.datab(\DR|reg_out [4]),
	.datac(\MDR|reg_out [4]),
	.datad(\controls|Equal5~3_combout ),
	.cin(gnd),
	.combout(\m8_0|mux_out[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \m8_0|mux_out[4]~8 .lut_mask = 16'h00E4;
defparam \m8_0|mux_out[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y20_N17
dffeas \IR|reg_out[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_memory|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controls|always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|reg_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|reg_out[4] .is_wysiwyg = "true";
defparam \IR|reg_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N20
cycloneive_lcell_comb \m8_0|mux_out[4]~9 (
// Equation(s):
// \m8_0|mux_out[4]~9_combout  = (\m8_0|mux_out[4]~8_combout ) # ((\controls|Equal5~3_combout  & \IR|reg_out [4]))

	.dataa(\m8_0|mux_out[4]~8_combout ),
	.datab(\controls|Equal5~3_combout ),
	.datac(gnd),
	.datad(\IR|reg_out [4]),
	.cin(gnd),
	.combout(\m8_0|mux_out[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \m8_0|mux_out[4]~9 .lut_mask = 16'hEEAA;
defparam \m8_0|mux_out[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N11
dffeas \registerfile|reg_array[7][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[4]~9_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[7][4] .is_wysiwyg = "true";
defparam \registerfile|reg_array[7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N29
dffeas \registerfile|reg_array[5][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[4]~9_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[5][4] .is_wysiwyg = "true";
defparam \registerfile|reg_array[5][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N7
dffeas \registerfile|reg_array[4][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[4]~9_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[4][4] .is_wysiwyg = "true";
defparam \registerfile|reg_array[4][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y16_N25
dffeas \registerfile|reg_array[6][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[4]~9_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[6][4] .is_wysiwyg = "true";
defparam \registerfile|reg_array[6][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N24
cycloneive_lcell_comb \registerfile|Mux11~0 (
// Equation(s):
// \registerfile|Mux11~0_combout  = (\IR|reg_out [11] & (((\IR|reg_out [12])))) # (!\IR|reg_out [11] & ((\IR|reg_out [12] & ((\registerfile|reg_array[6][4]~q ))) # (!\IR|reg_out [12] & (\registerfile|reg_array[4][4]~q ))))

	.dataa(\IR|reg_out [11]),
	.datab(\registerfile|reg_array[4][4]~q ),
	.datac(\registerfile|reg_array[6][4]~q ),
	.datad(\IR|reg_out [12]),
	.cin(gnd),
	.combout(\registerfile|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux11~0 .lut_mask = 16'hFA44;
defparam \registerfile|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N28
cycloneive_lcell_comb \registerfile|Mux11~1 (
// Equation(s):
// \registerfile|Mux11~1_combout  = (\IR|reg_out [11] & ((\registerfile|Mux11~0_combout  & (\registerfile|reg_array[7][4]~q )) # (!\registerfile|Mux11~0_combout  & ((\registerfile|reg_array[5][4]~q ))))) # (!\IR|reg_out [11] & 
// (((\registerfile|Mux11~0_combout ))))

	.dataa(\IR|reg_out [11]),
	.datab(\registerfile|reg_array[7][4]~q ),
	.datac(\registerfile|reg_array[5][4]~q ),
	.datad(\registerfile|Mux11~0_combout ),
	.cin(gnd),
	.combout(\registerfile|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux11~1 .lut_mask = 16'hDDA0;
defparam \registerfile|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N16
cycloneive_lcell_comb \registerfile|reg_array[2][4]~feeder (
// Equation(s):
// \registerfile|reg_array[2][4]~feeder_combout  = \m8_0|mux_out[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\m8_0|mux_out[4]~9_combout ),
	.cin(gnd),
	.combout(\registerfile|reg_array[2][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|reg_array[2][4]~feeder .lut_mask = 16'hFF00;
defparam \registerfile|reg_array[2][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y17_N17
dffeas \registerfile|reg_array[2][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\registerfile|reg_array[2][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[2][4] .is_wysiwyg = "true";
defparam \registerfile|reg_array[2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y16_N3
dffeas \registerfile|reg_array[3][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[4]~9_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[3][4] .is_wysiwyg = "true";
defparam \registerfile|reg_array[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N24
cycloneive_lcell_comb \registerfile|reg_array[1][4]~feeder (
// Equation(s):
// \registerfile|reg_array[1][4]~feeder_combout  = \m8_0|mux_out[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\m8_0|mux_out[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerfile|reg_array[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|reg_array[1][4]~feeder .lut_mask = 16'hF0F0;
defparam \registerfile|reg_array[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N25
dffeas \registerfile|reg_array[1][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\registerfile|reg_array[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[1][4] .is_wysiwyg = "true";
defparam \registerfile|reg_array[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N26
cycloneive_lcell_comb \registerfile|reg_array[0][4]~feeder (
// Equation(s):
// \registerfile|reg_array[0][4]~feeder_combout  = \m8_0|mux_out[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\m8_0|mux_out[4]~9_combout ),
	.cin(gnd),
	.combout(\registerfile|reg_array[0][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|reg_array[0][4]~feeder .lut_mask = 16'hFF00;
defparam \registerfile|reg_array[0][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y17_N27
dffeas \registerfile|reg_array[0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\registerfile|reg_array[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerfile|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[0][4] .is_wysiwyg = "true";
defparam \registerfile|reg_array[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N22
cycloneive_lcell_comb \registerfile|Mux11~2 (
// Equation(s):
// \registerfile|Mux11~2_combout  = (\IR|reg_out [11] & ((\registerfile|reg_array[1][4]~q ) # ((\IR|reg_out [12])))) # (!\IR|reg_out [11] & (((!\IR|reg_out [12] & \registerfile|reg_array[0][4]~q ))))

	.dataa(\IR|reg_out [11]),
	.datab(\registerfile|reg_array[1][4]~q ),
	.datac(\IR|reg_out [12]),
	.datad(\registerfile|reg_array[0][4]~q ),
	.cin(gnd),
	.combout(\registerfile|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux11~2 .lut_mask = 16'hADA8;
defparam \registerfile|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N16
cycloneive_lcell_comb \registerfile|Mux11~3 (
// Equation(s):
// \registerfile|Mux11~3_combout  = (\IR|reg_out [12] & ((\registerfile|Mux11~2_combout  & ((\registerfile|reg_array[3][4]~q ))) # (!\registerfile|Mux11~2_combout  & (\registerfile|reg_array[2][4]~q )))) # (!\IR|reg_out [12] & 
// (((\registerfile|Mux11~2_combout ))))

	.dataa(\registerfile|reg_array[2][4]~q ),
	.datab(\registerfile|reg_array[3][4]~q ),
	.datac(\IR|reg_out [12]),
	.datad(\registerfile|Mux11~2_combout ),
	.cin(gnd),
	.combout(\registerfile|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux11~3 .lut_mask = 16'hCFA0;
defparam \registerfile|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N16
cycloneive_lcell_comb \registerfile|Mux11~4 (
// Equation(s):
// \registerfile|Mux11~4_combout  = (\IR|reg_out [13] & (\registerfile|Mux11~1_combout )) # (!\IR|reg_out [13] & ((\registerfile|Mux11~3_combout )))

	.dataa(\IR|reg_out [13]),
	.datab(gnd),
	.datac(\registerfile|Mux11~1_combout ),
	.datad(\registerfile|Mux11~3_combout ),
	.cin(gnd),
	.combout(\registerfile|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux11~4 .lut_mask = 16'hF5A0;
defparam \registerfile|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N14
cycloneive_lcell_comb \m7_0|mux_out[5]~5 (
// Equation(s):
// \m7_0|mux_out[5]~5_combout  = (\controls|Equal2~2_combout  & ((\controls|Mux10~4_combout  & ((\data_memory|altsyncram_component|auto_generated|altsyncram1|q_a [5]))) # (!\controls|Mux10~4_combout  & (\in[5]~input_o )))) # (!\controls|Equal2~2_combout  & 
// (((\data_memory|altsyncram_component|auto_generated|altsyncram1|q_a [5]))))

	.dataa(\controls|Equal2~2_combout ),
	.datab(\in[5]~input_o ),
	.datac(\data_memory|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.datad(\controls|Mux10~4_combout ),
	.cin(gnd),
	.combout(\m7_0|mux_out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \m7_0|mux_out[5]~5 .lut_mask = 16'hF0D8;
defparam \m7_0|mux_out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N15
dffeas \MDR|reg_out[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m7_0|mux_out[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controls|m4_s~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR|reg_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR|reg_out[5] .is_wysiwyg = "true";
defparam \MDR|reg_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N12
cycloneive_lcell_comb \m8_0|mux_out[5]~10 (
// Equation(s):
// \m8_0|mux_out[5]~10_combout  = (!\controls|Equal5~3_combout  & ((\controls|m4_s~0_combout  & ((\MDR|reg_out [5]))) # (!\controls|m4_s~0_combout  & (\DR|reg_out [5]))))

	.dataa(\controls|Equal5~3_combout ),
	.datab(\DR|reg_out [5]),
	.datac(\MDR|reg_out [5]),
	.datad(\controls|m4_s~0_combout ),
	.cin(gnd),
	.combout(\m8_0|mux_out[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \m8_0|mux_out[5]~10 .lut_mask = 16'h5044;
defparam \m8_0|mux_out[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N20
cycloneive_lcell_comb \m8_0|mux_out[5]~11 (
// Equation(s):
// \m8_0|mux_out[5]~11_combout  = (\m8_0|mux_out[5]~10_combout ) # ((\controls|Equal5~3_combout  & \IR|reg_out [5]))

	.dataa(\controls|Equal5~3_combout ),
	.datab(\IR|reg_out [5]),
	.datac(gnd),
	.datad(\m8_0|mux_out[5]~10_combout ),
	.cin(gnd),
	.combout(\m8_0|mux_out[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \m8_0|mux_out[5]~11 .lut_mask = 16'hFF88;
defparam \m8_0|mux_out[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N20
cycloneive_lcell_comb \registerfile|reg_array[2][5]~feeder (
// Equation(s):
// \registerfile|reg_array[2][5]~feeder_combout  = \m8_0|mux_out[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\m8_0|mux_out[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerfile|reg_array[2][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|reg_array[2][5]~feeder .lut_mask = 16'hF0F0;
defparam \registerfile|reg_array[2][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N21
dffeas \registerfile|reg_array[2][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\registerfile|reg_array[2][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[2][5] .is_wysiwyg = "true";
defparam \registerfile|reg_array[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N30
cycloneive_lcell_comb \registerfile|reg_array[0][5]~feeder (
// Equation(s):
// \registerfile|reg_array[0][5]~feeder_combout  = \m8_0|mux_out[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\m8_0|mux_out[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerfile|reg_array[0][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|reg_array[0][5]~feeder .lut_mask = 16'hF0F0;
defparam \registerfile|reg_array[0][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N31
dffeas \registerfile|reg_array[0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\registerfile|reg_array[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerfile|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[0][5] .is_wysiwyg = "true";
defparam \registerfile|reg_array[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y17_N17
dffeas \registerfile|reg_array[1][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[5]~11_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[1][5] .is_wysiwyg = "true";
defparam \registerfile|reg_array[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N2
cycloneive_lcell_comb \registerfile|Mux10~2 (
// Equation(s):
// \registerfile|Mux10~2_combout  = (\IR|reg_out [12] & (((\IR|reg_out [11])))) # (!\IR|reg_out [12] & ((\IR|reg_out [11] & ((\registerfile|reg_array[1][5]~q ))) # (!\IR|reg_out [11] & (\registerfile|reg_array[0][5]~q ))))

	.dataa(\registerfile|reg_array[0][5]~q ),
	.datab(\registerfile|reg_array[1][5]~q ),
	.datac(\IR|reg_out [12]),
	.datad(\IR|reg_out [11]),
	.cin(gnd),
	.combout(\registerfile|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux10~2 .lut_mask = 16'hFC0A;
defparam \registerfile|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N29
dffeas \registerfile|reg_array[3][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[5]~11_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[3][5] .is_wysiwyg = "true";
defparam \registerfile|reg_array[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N16
cycloneive_lcell_comb \registerfile|Mux10~3 (
// Equation(s):
// \registerfile|Mux10~3_combout  = (\IR|reg_out [12] & ((\registerfile|Mux10~2_combout  & ((\registerfile|reg_array[3][5]~q ))) # (!\registerfile|Mux10~2_combout  & (\registerfile|reg_array[2][5]~q )))) # (!\IR|reg_out [12] & 
// (((\registerfile|Mux10~2_combout ))))

	.dataa(\IR|reg_out [12]),
	.datab(\registerfile|reg_array[2][5]~q ),
	.datac(\registerfile|Mux10~2_combout ),
	.datad(\registerfile|reg_array[3][5]~q ),
	.cin(gnd),
	.combout(\registerfile|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux10~3 .lut_mask = 16'hF858;
defparam \registerfile|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N15
dffeas \registerfile|reg_array[7][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[5]~11_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[7][5] .is_wysiwyg = "true";
defparam \registerfile|reg_array[7][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N17
dffeas \registerfile|reg_array[5][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[5]~11_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[5][5] .is_wysiwyg = "true";
defparam \registerfile|reg_array[5][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y16_N29
dffeas \registerfile|reg_array[6][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[5]~11_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[6][5] .is_wysiwyg = "true";
defparam \registerfile|reg_array[6][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N11
dffeas \registerfile|reg_array[4][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[5]~11_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[4][5] .is_wysiwyg = "true";
defparam \registerfile|reg_array[4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N28
cycloneive_lcell_comb \registerfile|Mux10~0 (
// Equation(s):
// \registerfile|Mux10~0_combout  = (\IR|reg_out [11] & (\IR|reg_out [12])) # (!\IR|reg_out [11] & ((\IR|reg_out [12] & (\registerfile|reg_array[6][5]~q )) # (!\IR|reg_out [12] & ((\registerfile|reg_array[4][5]~q )))))

	.dataa(\IR|reg_out [11]),
	.datab(\IR|reg_out [12]),
	.datac(\registerfile|reg_array[6][5]~q ),
	.datad(\registerfile|reg_array[4][5]~q ),
	.cin(gnd),
	.combout(\registerfile|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux10~0 .lut_mask = 16'hD9C8;
defparam \registerfile|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N16
cycloneive_lcell_comb \registerfile|Mux10~1 (
// Equation(s):
// \registerfile|Mux10~1_combout  = (\IR|reg_out [11] & ((\registerfile|Mux10~0_combout  & (\registerfile|reg_array[7][5]~q )) # (!\registerfile|Mux10~0_combout  & ((\registerfile|reg_array[5][5]~q ))))) # (!\IR|reg_out [11] & 
// (((\registerfile|Mux10~0_combout ))))

	.dataa(\IR|reg_out [11]),
	.datab(\registerfile|reg_array[7][5]~q ),
	.datac(\registerfile|reg_array[5][5]~q ),
	.datad(\registerfile|Mux10~0_combout ),
	.cin(gnd),
	.combout(\registerfile|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux10~1 .lut_mask = 16'hDDA0;
defparam \registerfile|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N18
cycloneive_lcell_comb \registerfile|Mux10~4 (
// Equation(s):
// \registerfile|Mux10~4_combout  = (\IR|reg_out [13] & ((\registerfile|Mux10~1_combout ))) # (!\IR|reg_out [13] & (\registerfile|Mux10~3_combout ))

	.dataa(\IR|reg_out [13]),
	.datab(gnd),
	.datac(\registerfile|Mux10~3_combout ),
	.datad(\registerfile|Mux10~1_combout ),
	.cin(gnd),
	.combout(\registerfile|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux10~4 .lut_mask = 16'hFA50;
defparam \registerfile|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N18
cycloneive_lcell_comb \AR|reg_out[5]~7 (
// Equation(s):
// \AR|reg_out[5]~7_combout  = (\controls|m2_s~1_combout  & ((\registerfile|Mux10~4_combout ))) # (!\controls|m2_s~1_combout  & (\IR|reg_out [5]))

	.dataa(\controls|m2_s~1_combout ),
	.datab(\IR|reg_out [5]),
	.datac(gnd),
	.datad(\registerfile|Mux10~4_combout ),
	.cin(gnd),
	.combout(\AR|reg_out[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \AR|reg_out[5]~7 .lut_mask = 16'hEE44;
defparam \AR|reg_out[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y18_N19
dffeas \AR|reg_out[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\AR|reg_out[5]~7_combout ),
	.asdata(\IR|reg_out [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controls|m9_s~0_combout ),
	.ena(\controls|ar_e~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|reg_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|reg_out[5] .is_wysiwyg = "true";
defparam \AR|reg_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N12
cycloneive_lcell_comb \registerfile|Mux26~0 (
// Equation(s):
// \registerfile|Mux26~0_combout  = (\IR|reg_out [8] & (((\IR|reg_out [9])))) # (!\IR|reg_out [8] & ((\IR|reg_out [9] & (\registerfile|reg_array[2][5]~q )) # (!\IR|reg_out [9] & ((\registerfile|reg_array[0][5]~q )))))

	.dataa(\IR|reg_out [8]),
	.datab(\registerfile|reg_array[2][5]~q ),
	.datac(\registerfile|reg_array[0][5]~q ),
	.datad(\IR|reg_out [9]),
	.cin(gnd),
	.combout(\registerfile|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux26~0 .lut_mask = 16'hEE50;
defparam \registerfile|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N18
cycloneive_lcell_comb \registerfile|Mux26~1 (
// Equation(s):
// \registerfile|Mux26~1_combout  = (\IR|reg_out [8] & ((\registerfile|Mux26~0_combout  & ((\registerfile|reg_array[3][5]~q ))) # (!\registerfile|Mux26~0_combout  & (\registerfile|reg_array[1][5]~q )))) # (!\IR|reg_out [8] & (((\registerfile|Mux26~0_combout 
// ))))

	.dataa(\IR|reg_out [8]),
	.datab(\registerfile|reg_array[1][5]~q ),
	.datac(\registerfile|Mux26~0_combout ),
	.datad(\registerfile|reg_array[3][5]~q ),
	.cin(gnd),
	.combout(\registerfile|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux26~1 .lut_mask = 16'hF858;
defparam \registerfile|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N10
cycloneive_lcell_comb \registerfile|Mux26~2 (
// Equation(s):
// \registerfile|Mux26~2_combout  = (\IR|reg_out [8] & ((\IR|reg_out [9]) # ((\registerfile|reg_array[5][5]~q )))) # (!\IR|reg_out [8] & (!\IR|reg_out [9] & (\registerfile|reg_array[4][5]~q )))

	.dataa(\IR|reg_out [8]),
	.datab(\IR|reg_out [9]),
	.datac(\registerfile|reg_array[4][5]~q ),
	.datad(\registerfile|reg_array[5][5]~q ),
	.cin(gnd),
	.combout(\registerfile|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux26~2 .lut_mask = 16'hBA98;
defparam \registerfile|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N14
cycloneive_lcell_comb \registerfile|Mux26~3 (
// Equation(s):
// \registerfile|Mux26~3_combout  = (\registerfile|Mux26~2_combout  & (((\registerfile|reg_array[7][5]~q ) # (!\IR|reg_out [9])))) # (!\registerfile|Mux26~2_combout  & (\registerfile|reg_array[6][5]~q  & ((\IR|reg_out [9]))))

	.dataa(\registerfile|Mux26~2_combout ),
	.datab(\registerfile|reg_array[6][5]~q ),
	.datac(\registerfile|reg_array[7][5]~q ),
	.datad(\IR|reg_out [9]),
	.cin(gnd),
	.combout(\registerfile|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux26~3 .lut_mask = 16'hE4AA;
defparam \registerfile|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N26
cycloneive_lcell_comb \BR|reg_out[5]~10 (
// Equation(s):
// \BR|reg_out[5]~10_combout  = (\IR|reg_out [10] & ((\registerfile|Mux26~3_combout ))) # (!\IR|reg_out [10] & (\registerfile|Mux26~1_combout ))

	.dataa(\registerfile|Mux26~1_combout ),
	.datab(\IR|reg_out [10]),
	.datac(gnd),
	.datad(\registerfile|Mux26~3_combout ),
	.cin(gnd),
	.combout(\BR|reg_out[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \BR|reg_out[5]~10 .lut_mask = 16'hEE22;
defparam \BR|reg_out[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y16_N27
dffeas \BR|reg_out[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\BR|reg_out[5]~10_combout ),
	.asdata(\pc_0|pc_out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controls|jump~0_combout ),
	.ena(\controls|always0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|reg_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|reg_out[5] .is_wysiwyg = "true";
defparam \BR|reg_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N8
cycloneive_lcell_comb \registerfile|Mux27~0 (
// Equation(s):
// \registerfile|Mux27~0_combout  = (\IR|reg_out [9] & (((\IR|reg_out [8]) # (\registerfile|reg_array[2][4]~q )))) # (!\IR|reg_out [9] & (\registerfile|reg_array[0][4]~q  & (!\IR|reg_out [8])))

	.dataa(\registerfile|reg_array[0][4]~q ),
	.datab(\IR|reg_out [9]),
	.datac(\IR|reg_out [8]),
	.datad(\registerfile|reg_array[2][4]~q ),
	.cin(gnd),
	.combout(\registerfile|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux27~0 .lut_mask = 16'hCEC2;
defparam \registerfile|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N14
cycloneive_lcell_comb \registerfile|Mux27~1 (
// Equation(s):
// \registerfile|Mux27~1_combout  = (\registerfile|Mux27~0_combout  & ((\registerfile|reg_array[3][4]~q ) # ((!\IR|reg_out [8])))) # (!\registerfile|Mux27~0_combout  & (((\registerfile|reg_array[1][4]~q  & \IR|reg_out [8]))))

	.dataa(\registerfile|reg_array[3][4]~q ),
	.datab(\registerfile|reg_array[1][4]~q ),
	.datac(\registerfile|Mux27~0_combout ),
	.datad(\IR|reg_out [8]),
	.cin(gnd),
	.combout(\registerfile|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux27~1 .lut_mask = 16'hACF0;
defparam \registerfile|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N6
cycloneive_lcell_comb \registerfile|Mux27~2 (
// Equation(s):
// \registerfile|Mux27~2_combout  = (\IR|reg_out [8] & ((\IR|reg_out [9]) # ((\registerfile|reg_array[5][4]~q )))) # (!\IR|reg_out [8] & (!\IR|reg_out [9] & (\registerfile|reg_array[4][4]~q )))

	.dataa(\IR|reg_out [8]),
	.datab(\IR|reg_out [9]),
	.datac(\registerfile|reg_array[4][4]~q ),
	.datad(\registerfile|reg_array[5][4]~q ),
	.cin(gnd),
	.combout(\registerfile|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux27~2 .lut_mask = 16'hBA98;
defparam \registerfile|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N10
cycloneive_lcell_comb \registerfile|Mux27~3 (
// Equation(s):
// \registerfile|Mux27~3_combout  = (\registerfile|Mux27~2_combout  & (((\registerfile|reg_array[7][4]~q ) # (!\IR|reg_out [9])))) # (!\registerfile|Mux27~2_combout  & (\registerfile|reg_array[6][4]~q  & ((\IR|reg_out [9]))))

	.dataa(\registerfile|Mux27~2_combout ),
	.datab(\registerfile|reg_array[6][4]~q ),
	.datac(\registerfile|reg_array[7][4]~q ),
	.datad(\IR|reg_out [9]),
	.cin(gnd),
	.combout(\registerfile|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux27~3 .lut_mask = 16'hE4AA;
defparam \registerfile|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N8
cycloneive_lcell_comb \BR|reg_out[4]~11 (
// Equation(s):
// \BR|reg_out[4]~11_combout  = (\IR|reg_out [10] & ((\registerfile|Mux27~3_combout ))) # (!\IR|reg_out [10] & (\registerfile|Mux27~1_combout ))

	.dataa(\registerfile|Mux27~1_combout ),
	.datab(\IR|reg_out [10]),
	.datac(gnd),
	.datad(\registerfile|Mux27~3_combout ),
	.cin(gnd),
	.combout(\BR|reg_out[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \BR|reg_out[4]~11 .lut_mask = 16'hEE22;
defparam \BR|reg_out[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y16_N9
dffeas \BR|reg_out[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\BR|reg_out[4]~11_combout ),
	.asdata(\pc_0|pc_out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controls|jump~0_combout ),
	.ena(\controls|always0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|reg_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|reg_out[4] .is_wysiwyg = "true";
defparam \BR|reg_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N4
cycloneive_lcell_comb \AR|reg_out[4]~6 (
// Equation(s):
// \AR|reg_out[4]~6_combout  = (\controls|m2_s~1_combout  & ((\registerfile|Mux11~4_combout ))) # (!\controls|m2_s~1_combout  & (\IR|reg_out [4]))

	.dataa(\controls|m2_s~1_combout ),
	.datab(\IR|reg_out [4]),
	.datac(gnd),
	.datad(\registerfile|Mux11~4_combout ),
	.cin(gnd),
	.combout(\AR|reg_out[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \AR|reg_out[4]~6 .lut_mask = 16'hEE44;
defparam \AR|reg_out[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y18_N5
dffeas \AR|reg_out[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\AR|reg_out[4]~6_combout ),
	.asdata(\IR|reg_out [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controls|m9_s~0_combout ),
	.ena(\controls|ar_e~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|reg_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|reg_out[4] .is_wysiwyg = "true";
defparam \AR|reg_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y16_N11
dffeas \registerfile|reg_array[1][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m8_0|mux_out[3]~7_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[1][3] .is_wysiwyg = "true";
defparam \registerfile|reg_array[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y16_N5
dffeas \registerfile|reg_array[3][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[3]~7_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[3][3] .is_wysiwyg = "true";
defparam \registerfile|reg_array[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y16_N13
dffeas \registerfile|reg_array[0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[3]~7_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[0][3] .is_wysiwyg = "true";
defparam \registerfile|reg_array[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N18
cycloneive_lcell_comb \registerfile|Mux28~0 (
// Equation(s):
// \registerfile|Mux28~0_combout  = (\IR|reg_out [9] & ((\IR|reg_out [8]) # ((\registerfile|reg_array[2][3]~q )))) # (!\IR|reg_out [9] & (!\IR|reg_out [8] & ((\registerfile|reg_array[0][3]~q ))))

	.dataa(\IR|reg_out [9]),
	.datab(\IR|reg_out [8]),
	.datac(\registerfile|reg_array[2][3]~q ),
	.datad(\registerfile|reg_array[0][3]~q ),
	.cin(gnd),
	.combout(\registerfile|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux28~0 .lut_mask = 16'hB9A8;
defparam \registerfile|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N28
cycloneive_lcell_comb \registerfile|Mux28~1 (
// Equation(s):
// \registerfile|Mux28~1_combout  = (\registerfile|Mux28~0_combout  & (((\registerfile|reg_array[3][3]~q ) # (!\IR|reg_out [8])))) # (!\registerfile|Mux28~0_combout  & (\registerfile|reg_array[1][3]~q  & ((\IR|reg_out [8]))))

	.dataa(\registerfile|reg_array[1][3]~q ),
	.datab(\registerfile|reg_array[3][3]~q ),
	.datac(\registerfile|Mux28~0_combout ),
	.datad(\IR|reg_out [8]),
	.cin(gnd),
	.combout(\registerfile|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux28~1 .lut_mask = 16'hCAF0;
defparam \registerfile|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N31
dffeas \registerfile|reg_array[7][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[3]~7_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[7][3] .is_wysiwyg = "true";
defparam \registerfile|reg_array[7][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y15_N3
dffeas \registerfile|reg_array[4][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[3]~7_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[4][3] .is_wysiwyg = "true";
defparam \registerfile|reg_array[4][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y15_N9
dffeas \registerfile|reg_array[5][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[3]~7_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[5][3] .is_wysiwyg = "true";
defparam \registerfile|reg_array[5][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N8
cycloneive_lcell_comb \registerfile|Mux28~2 (
// Equation(s):
// \registerfile|Mux28~2_combout  = (\IR|reg_out [8] & (((\registerfile|reg_array[5][3]~q ) # (\IR|reg_out [9])))) # (!\IR|reg_out [8] & (\registerfile|reg_array[4][3]~q  & ((!\IR|reg_out [9]))))

	.dataa(\IR|reg_out [8]),
	.datab(\registerfile|reg_array[4][3]~q ),
	.datac(\registerfile|reg_array[5][3]~q ),
	.datad(\IR|reg_out [9]),
	.cin(gnd),
	.combout(\registerfile|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux28~2 .lut_mask = 16'hAAE4;
defparam \registerfile|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N21
dffeas \registerfile|reg_array[6][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[3]~7_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[6][3] .is_wysiwyg = "true";
defparam \registerfile|reg_array[6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N20
cycloneive_lcell_comb \registerfile|Mux28~3 (
// Equation(s):
// \registerfile|Mux28~3_combout  = (\registerfile|Mux28~2_combout  & ((\registerfile|reg_array[7][3]~q ) # ((!\IR|reg_out [9])))) # (!\registerfile|Mux28~2_combout  & (((\registerfile|reg_array[6][3]~q  & \IR|reg_out [9]))))

	.dataa(\registerfile|reg_array[7][3]~q ),
	.datab(\registerfile|Mux28~2_combout ),
	.datac(\registerfile|reg_array[6][3]~q ),
	.datad(\IR|reg_out [9]),
	.cin(gnd),
	.combout(\registerfile|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux28~3 .lut_mask = 16'hB8CC;
defparam \registerfile|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N22
cycloneive_lcell_comb \BR|reg_out[3]~12 (
// Equation(s):
// \BR|reg_out[3]~12_combout  = (\IR|reg_out [10] & ((\registerfile|Mux28~3_combout ))) # (!\IR|reg_out [10] & (\registerfile|Mux28~1_combout ))

	.dataa(\IR|reg_out [10]),
	.datab(\registerfile|Mux28~1_combout ),
	.datac(gnd),
	.datad(\registerfile|Mux28~3_combout ),
	.cin(gnd),
	.combout(\BR|reg_out[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \BR|reg_out[3]~12 .lut_mask = 16'hEE44;
defparam \BR|reg_out[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y14_N23
dffeas \BR|reg_out[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\BR|reg_out[3]~12_combout ),
	.asdata(\pc_0|pc_out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controls|jump~0_combout ),
	.ena(\controls|always0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|reg_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|reg_out[3] .is_wysiwyg = "true";
defparam \BR|reg_out[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X45_Y43_N29
cycloneive_io_ibuf \in[2]~input (
	.i(in[2]),
	.ibar(gnd),
	.o(\in[2]~input_o ));
// synopsys translate_off
defparam \in[2]~input .bus_hold = "false";
defparam \in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X36_Y16_N27
dffeas \registerfile|reg_array[7][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[2]~5_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[7][2] .is_wysiwyg = "true";
defparam \registerfile|reg_array[7][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N1
dffeas \registerfile|reg_array[5][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[2]~5_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[5][2] .is_wysiwyg = "true";
defparam \registerfile|reg_array[5][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y16_N9
dffeas \registerfile|reg_array[6][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[2]~5_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[6][2] .is_wysiwyg = "true";
defparam \registerfile|reg_array[6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N19
dffeas \registerfile|reg_array[4][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[2]~5_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[4][2] .is_wysiwyg = "true";
defparam \registerfile|reg_array[4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N8
cycloneive_lcell_comb \registerfile|Mux13~0 (
// Equation(s):
// \registerfile|Mux13~0_combout  = (\IR|reg_out [11] & (\IR|reg_out [12])) # (!\IR|reg_out [11] & ((\IR|reg_out [12] & (\registerfile|reg_array[6][2]~q )) # (!\IR|reg_out [12] & ((\registerfile|reg_array[4][2]~q )))))

	.dataa(\IR|reg_out [11]),
	.datab(\IR|reg_out [12]),
	.datac(\registerfile|reg_array[6][2]~q ),
	.datad(\registerfile|reg_array[4][2]~q ),
	.cin(gnd),
	.combout(\registerfile|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux13~0 .lut_mask = 16'hD9C8;
defparam \registerfile|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N0
cycloneive_lcell_comb \registerfile|Mux13~1 (
// Equation(s):
// \registerfile|Mux13~1_combout  = (\IR|reg_out [11] & ((\registerfile|Mux13~0_combout  & (\registerfile|reg_array[7][2]~q )) # (!\registerfile|Mux13~0_combout  & ((\registerfile|reg_array[5][2]~q ))))) # (!\IR|reg_out [11] & 
// (((\registerfile|Mux13~0_combout ))))

	.dataa(\IR|reg_out [11]),
	.datab(\registerfile|reg_array[7][2]~q ),
	.datac(\registerfile|reg_array[5][2]~q ),
	.datad(\registerfile|Mux13~0_combout ),
	.cin(gnd),
	.combout(\registerfile|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux13~1 .lut_mask = 16'hDDA0;
defparam \registerfile|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N9
dffeas \registerfile|reg_array[3][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m8_0|mux_out[2]~5_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[3][2] .is_wysiwyg = "true";
defparam \registerfile|reg_array[3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y16_N23
dffeas \registerfile|reg_array[2][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[2]~5_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[2][2] .is_wysiwyg = "true";
defparam \registerfile|reg_array[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y16_N9
dffeas \registerfile|reg_array[0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[2]~5_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[0][2] .is_wysiwyg = "true";
defparam \registerfile|reg_array[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N22
cycloneive_lcell_comb \registerfile|Mux13~2 (
// Equation(s):
// \registerfile|Mux13~2_combout  = (\IR|reg_out [12] & (((\IR|reg_out [11])))) # (!\IR|reg_out [12] & ((\IR|reg_out [11] & ((\registerfile|reg_array[1][2]~q ))) # (!\IR|reg_out [11] & (\registerfile|reg_array[0][2]~q ))))

	.dataa(\registerfile|reg_array[0][2]~q ),
	.datab(\IR|reg_out [12]),
	.datac(\IR|reg_out [11]),
	.datad(\registerfile|reg_array[1][2]~q ),
	.cin(gnd),
	.combout(\registerfile|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux13~2 .lut_mask = 16'hF2C2;
defparam \registerfile|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N22
cycloneive_lcell_comb \registerfile|Mux13~3 (
// Equation(s):
// \registerfile|Mux13~3_combout  = (\IR|reg_out [12] & ((\registerfile|Mux13~2_combout  & (\registerfile|reg_array[3][2]~q )) # (!\registerfile|Mux13~2_combout  & ((\registerfile|reg_array[2][2]~q ))))) # (!\IR|reg_out [12] & 
// (((\registerfile|Mux13~2_combout ))))

	.dataa(\IR|reg_out [12]),
	.datab(\registerfile|reg_array[3][2]~q ),
	.datac(\registerfile|reg_array[2][2]~q ),
	.datad(\registerfile|Mux13~2_combout ),
	.cin(gnd),
	.combout(\registerfile|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux13~3 .lut_mask = 16'hDDA0;
defparam \registerfile|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N28
cycloneive_lcell_comb \registerfile|Mux13~4 (
// Equation(s):
// \registerfile|Mux13~4_combout  = (\IR|reg_out [13] & (\registerfile|Mux13~1_combout )) # (!\IR|reg_out [13] & ((\registerfile|Mux13~3_combout )))

	.dataa(gnd),
	.datab(\registerfile|Mux13~1_combout ),
	.datac(\IR|reg_out [13]),
	.datad(\registerfile|Mux13~3_combout ),
	.cin(gnd),
	.combout(\registerfile|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux13~4 .lut_mask = 16'hCFC0;
defparam \registerfile|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X24_Y23_N0
cycloneive_ram_block \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 (
	.portawe(\controls|mem_w~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\data_memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\registerfile|Mux12~4_combout ,\registerfile|Mux13~4_combout }),
	.portaaddr({\alu_0|alu_out[11]~147_combout ,\alu_0|alu_out[10]~42_combout ,\alu_0|alu_out[9]~88_combout ,\alu_0|alu_out[8]~22_combout ,\alu_0|alu_out[7]~29_combout ,\alu_0|alu_out[6]~151_combout ,\alu_0|alu_out[5]~126_combout ,\alu_0|alu_out[4]~146_combout ,
\alu_0|alu_out[3]~115_combout ,\alu_0|alu_out[2]~135_combout ,\alu_0|alu_out[1]~152_combout ,\alu_0|alu_out[0]~66_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3],\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ),
	.portbdataout(\data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_offset_in_bits = 1;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_width_in_bits = 1;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file = "Mif2.mif";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file_layout = "port_a";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .logical_ram_name = "ram02:data_memory|altsyncram:altsyncram_component|altsyncram_t3k1:auto_generated|altsyncram_rda2:altsyncram1|ALTSYNCRAM";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mixed_port_feed_through_mode = "dont_care";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .operation_mode = "bidir_dual_port";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_clear = "none";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_width = 12;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_byte_enable_clock = "none";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clear = "none";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clock = "none";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_width = 2;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_address = 0;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_bit_number = 2;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_last_address = 4095;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_depth = 4096;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_width = 16;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clear = "none";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clock = "clock1";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_width = 12;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_in_clock = "clock1";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clear = "none";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clock = "none";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_width = 2;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_address = 0;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_bit_number = 2;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_last_address = 4095;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_depth = 4096;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_width = 16;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_enable_clock = "clock1";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_write_enable_clock = "clock1";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .ram_block_type = "M9K";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000081004000;
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N6
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(gnd),
	.datab(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datac(\data_memory|altsyncram_component|auto_generated|altsyncram1|q_b [3]),
	.datad(\data_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 16'hF0CC;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N7
dffeas \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N12
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 (
	.dataa(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.datab(\data_memory|altsyncram_component|auto_generated|altsyncram1|q_b [2]),
	.datac(gnd),
	.datad(\data_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .lut_mask = 16'hCCAA;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N13
dffeas \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N30
cycloneive_lcell_comb \m7_0|mux_out[2]~2 (
// Equation(s):
// \m7_0|mux_out[2]~2_combout  = (\controls|Equal2~2_combout  & ((\controls|Mux10~4_combout  & ((\data_memory|altsyncram_component|auto_generated|altsyncram1|q_a [2]))) # (!\controls|Mux10~4_combout  & (\in[2]~input_o )))) # (!\controls|Equal2~2_combout  & 
// (((\data_memory|altsyncram_component|auto_generated|altsyncram1|q_a [2]))))

	.dataa(\in[2]~input_o ),
	.datab(\controls|Equal2~2_combout ),
	.datac(\data_memory|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datad(\controls|Mux10~4_combout ),
	.cin(gnd),
	.combout(\m7_0|mux_out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \m7_0|mux_out[2]~2 .lut_mask = 16'hF0B8;
defparam \m7_0|mux_out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N31
dffeas \MDR|reg_out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m7_0|mux_out[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controls|m4_s~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR|reg_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR|reg_out[2] .is_wysiwyg = "true";
defparam \MDR|reg_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N12
cycloneive_lcell_comb \m8_0|mux_out[2]~4 (
// Equation(s):
// \m8_0|mux_out[2]~4_combout  = (!\controls|Equal5~3_combout  & ((\controls|m4_s~0_combout  & ((\MDR|reg_out [2]))) # (!\controls|m4_s~0_combout  & (\DR|reg_out [2]))))

	.dataa(\controls|m4_s~0_combout ),
	.datab(\controls|Equal5~3_combout ),
	.datac(\DR|reg_out [2]),
	.datad(\MDR|reg_out [2]),
	.cin(gnd),
	.combout(\m8_0|mux_out[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \m8_0|mux_out[2]~4 .lut_mask = 16'h3210;
defparam \m8_0|mux_out[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N8
cycloneive_lcell_comb \m8_0|mux_out[2]~5 (
// Equation(s):
// \m8_0|mux_out[2]~5_combout  = (\m8_0|mux_out[2]~4_combout ) # ((\IR|reg_out [2] & \controls|Equal5~3_combout ))

	.dataa(gnd),
	.datab(\IR|reg_out [2]),
	.datac(\controls|Equal5~3_combout ),
	.datad(\m8_0|mux_out[2]~4_combout ),
	.cin(gnd),
	.combout(\m8_0|mux_out[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \m8_0|mux_out[2]~5 .lut_mask = 16'hFFC0;
defparam \m8_0|mux_out[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N21
dffeas \registerfile|reg_array[1][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[2]~5_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[1][2] .is_wysiwyg = "true";
defparam \registerfile|reg_array[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N8
cycloneive_lcell_comb \registerfile|Mux29~0 (
// Equation(s):
// \registerfile|Mux29~0_combout  = (\IR|reg_out [9] & ((\registerfile|reg_array[2][2]~q ) # ((\IR|reg_out [8])))) # (!\IR|reg_out [9] & (((\registerfile|reg_array[0][2]~q  & !\IR|reg_out [8]))))

	.dataa(\IR|reg_out [9]),
	.datab(\registerfile|reg_array[2][2]~q ),
	.datac(\registerfile|reg_array[0][2]~q ),
	.datad(\IR|reg_out [8]),
	.cin(gnd),
	.combout(\registerfile|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux29~0 .lut_mask = 16'hAAD8;
defparam \registerfile|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N4
cycloneive_lcell_comb \registerfile|Mux29~1 (
// Equation(s):
// \registerfile|Mux29~1_combout  = (\registerfile|Mux29~0_combout  & (((\registerfile|reg_array[3][2]~q ) # (!\IR|reg_out [8])))) # (!\registerfile|Mux29~0_combout  & (\registerfile|reg_array[1][2]~q  & ((\IR|reg_out [8]))))

	.dataa(\registerfile|reg_array[1][2]~q ),
	.datab(\registerfile|Mux29~0_combout ),
	.datac(\registerfile|reg_array[3][2]~q ),
	.datad(\IR|reg_out [8]),
	.cin(gnd),
	.combout(\registerfile|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux29~1 .lut_mask = 16'hE2CC;
defparam \registerfile|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N18
cycloneive_lcell_comb \registerfile|Mux29~2 (
// Equation(s):
// \registerfile|Mux29~2_combout  = (\IR|reg_out [8] & ((\registerfile|reg_array[5][2]~q ) # ((\IR|reg_out [9])))) # (!\IR|reg_out [8] & (((\registerfile|reg_array[4][2]~q  & !\IR|reg_out [9]))))

	.dataa(\IR|reg_out [8]),
	.datab(\registerfile|reg_array[5][2]~q ),
	.datac(\registerfile|reg_array[4][2]~q ),
	.datad(\IR|reg_out [9]),
	.cin(gnd),
	.combout(\registerfile|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux29~2 .lut_mask = 16'hAAD8;
defparam \registerfile|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N26
cycloneive_lcell_comb \registerfile|Mux29~3 (
// Equation(s):
// \registerfile|Mux29~3_combout  = (\registerfile|Mux29~2_combout  & (((\registerfile|reg_array[7][2]~q ) # (!\IR|reg_out [9])))) # (!\registerfile|Mux29~2_combout  & (\registerfile|reg_array[6][2]~q  & ((\IR|reg_out [9]))))

	.dataa(\registerfile|Mux29~2_combout ),
	.datab(\registerfile|reg_array[6][2]~q ),
	.datac(\registerfile|reg_array[7][2]~q ),
	.datad(\IR|reg_out [9]),
	.cin(gnd),
	.combout(\registerfile|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux29~3 .lut_mask = 16'hE4AA;
defparam \registerfile|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N28
cycloneive_lcell_comb \BR|reg_out[2]~13 (
// Equation(s):
// \BR|reg_out[2]~13_combout  = (\IR|reg_out [10] & ((\registerfile|Mux29~3_combout ))) # (!\IR|reg_out [10] & (\registerfile|Mux29~1_combout ))

	.dataa(\registerfile|Mux29~1_combout ),
	.datab(\registerfile|Mux29~3_combout ),
	.datac(gnd),
	.datad(\IR|reg_out [10]),
	.cin(gnd),
	.combout(\BR|reg_out[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \BR|reg_out[2]~13 .lut_mask = 16'hCCAA;
defparam \BR|reg_out[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y14_N29
dffeas \BR|reg_out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\BR|reg_out[2]~13_combout ),
	.asdata(\pc_0|pc_out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controls|jump~0_combout ),
	.ena(\controls|always0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|reg_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|reg_out[2] .is_wysiwyg = "true";
defparam \BR|reg_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N2
cycloneive_lcell_comb \m9_0|mux_out[2]~0 (
// Equation(s):
// \m9_0|mux_out[2]~0_combout  = (\controls|m9_s~0_combout  & (((\IR|reg_out [2])))) # (!\controls|m9_s~0_combout  & ((\controls|m2_s~1_combout  & (\registerfile|Mux13~4_combout )) # (!\controls|m2_s~1_combout  & ((\IR|reg_out [2])))))

	.dataa(\registerfile|Mux13~4_combout ),
	.datab(\controls|m9_s~0_combout ),
	.datac(\IR|reg_out [2]),
	.datad(\controls|m2_s~1_combout ),
	.cin(gnd),
	.combout(\m9_0|mux_out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \m9_0|mux_out[2]~0 .lut_mask = 16'hE2F0;
defparam \m9_0|mux_out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y18_N3
dffeas \AR|reg_out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m9_0|mux_out[2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controls|ar_e~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|reg_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|reg_out[2] .is_wysiwyg = "true";
defparam \AR|reg_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y16_N7
dffeas \registerfile|reg_array[7][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[1]~3_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[7][1] .is_wysiwyg = "true";
defparam \registerfile|reg_array[7][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y16_N5
dffeas \registerfile|reg_array[6][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[1]~3_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[6][1] .is_wysiwyg = "true";
defparam \registerfile|reg_array[6][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N23
dffeas \registerfile|reg_array[4][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[1]~3_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[4][1] .is_wysiwyg = "true";
defparam \registerfile|reg_array[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N4
cycloneive_lcell_comb \registerfile|Mux14~0 (
// Equation(s):
// \registerfile|Mux14~0_combout  = (\IR|reg_out [11] & (\IR|reg_out [12])) # (!\IR|reg_out [11] & ((\IR|reg_out [12] & (\registerfile|reg_array[6][1]~q )) # (!\IR|reg_out [12] & ((\registerfile|reg_array[4][1]~q )))))

	.dataa(\IR|reg_out [11]),
	.datab(\IR|reg_out [12]),
	.datac(\registerfile|reg_array[6][1]~q ),
	.datad(\registerfile|reg_array[4][1]~q ),
	.cin(gnd),
	.combout(\registerfile|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux14~0 .lut_mask = 16'hD9C8;
defparam \registerfile|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N12
cycloneive_lcell_comb \registerfile|Mux14~1 (
// Equation(s):
// \registerfile|Mux14~1_combout  = (\IR|reg_out [11] & ((\registerfile|Mux14~0_combout  & (\registerfile|reg_array[7][1]~q )) # (!\registerfile|Mux14~0_combout  & ((\registerfile|reg_array[5][1]~q ))))) # (!\IR|reg_out [11] & 
// (((\registerfile|Mux14~0_combout ))))

	.dataa(\registerfile|reg_array[7][1]~q ),
	.datab(\IR|reg_out [11]),
	.datac(\registerfile|reg_array[5][1]~q ),
	.datad(\registerfile|Mux14~0_combout ),
	.cin(gnd),
	.combout(\registerfile|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux14~1 .lut_mask = 16'hBBC0;
defparam \registerfile|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N21
dffeas \registerfile|reg_array[3][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[1]~3_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[3][1] .is_wysiwyg = "true";
defparam \registerfile|reg_array[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N8
cycloneive_lcell_comb \registerfile|reg_array[2][1]~feeder (
// Equation(s):
// \registerfile|reg_array[2][1]~feeder_combout  = \m8_0|mux_out[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\m8_0|mux_out[1]~3_combout ),
	.cin(gnd),
	.combout(\registerfile|reg_array[2][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|reg_array[2][1]~feeder .lut_mask = 16'hFF00;
defparam \registerfile|reg_array[2][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N9
dffeas \registerfile|reg_array[2][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\registerfile|reg_array[2][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[2][1] .is_wysiwyg = "true";
defparam \registerfile|reg_array[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N18
cycloneive_lcell_comb \registerfile|reg_array[0][1]~feeder (
// Equation(s):
// \registerfile|reg_array[0][1]~feeder_combout  = \m8_0|mux_out[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\m8_0|mux_out[1]~3_combout ),
	.cin(gnd),
	.combout(\registerfile|reg_array[0][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|reg_array[0][1]~feeder .lut_mask = 16'hFF00;
defparam \registerfile|reg_array[0][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N19
dffeas \registerfile|reg_array[0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\registerfile|reg_array[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerfile|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[0][1] .is_wysiwyg = "true";
defparam \registerfile|reg_array[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y17_N9
dffeas \registerfile|reg_array[1][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m8_0|mux_out[1]~3_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[1][1] .is_wysiwyg = "true";
defparam \registerfile|reg_array[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N26
cycloneive_lcell_comb \registerfile|Mux14~2 (
// Equation(s):
// \registerfile|Mux14~2_combout  = (\IR|reg_out [11] & (((\IR|reg_out [12]) # (\registerfile|reg_array[1][1]~q )))) # (!\IR|reg_out [11] & (\registerfile|reg_array[0][1]~q  & (!\IR|reg_out [12])))

	.dataa(\IR|reg_out [11]),
	.datab(\registerfile|reg_array[0][1]~q ),
	.datac(\IR|reg_out [12]),
	.datad(\registerfile|reg_array[1][1]~q ),
	.cin(gnd),
	.combout(\registerfile|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux14~2 .lut_mask = 16'hAEA4;
defparam \registerfile|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N4
cycloneive_lcell_comb \registerfile|Mux14~3 (
// Equation(s):
// \registerfile|Mux14~3_combout  = (\IR|reg_out [12] & ((\registerfile|Mux14~2_combout  & (\registerfile|reg_array[3][1]~q )) # (!\registerfile|Mux14~2_combout  & ((\registerfile|reg_array[2][1]~q ))))) # (!\IR|reg_out [12] & 
// (((\registerfile|Mux14~2_combout ))))

	.dataa(\registerfile|reg_array[3][1]~q ),
	.datab(\IR|reg_out [12]),
	.datac(\registerfile|reg_array[2][1]~q ),
	.datad(\registerfile|Mux14~2_combout ),
	.cin(gnd),
	.combout(\registerfile|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux14~3 .lut_mask = 16'hBBC0;
defparam \registerfile|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N26
cycloneive_lcell_comb \registerfile|Mux14~4 (
// Equation(s):
// \registerfile|Mux14~4_combout  = (\IR|reg_out [13] & (\registerfile|Mux14~1_combout )) # (!\IR|reg_out [13] & ((\registerfile|Mux14~3_combout )))

	.dataa(\registerfile|Mux14~1_combout ),
	.datab(gnd),
	.datac(\IR|reg_out [13]),
	.datad(\registerfile|Mux14~3_combout ),
	.cin(gnd),
	.combout(\registerfile|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux14~4 .lut_mask = 16'hAFA0;
defparam \registerfile|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y21_N0
cycloneive_ram_block \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(\controls|mem_w~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\data_memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\registerfile|Mux14~4_combout ,\registerfile|Mux15~4_combout }),
	.portaaddr({\alu_0|alu_out[11]~147_combout ,\alu_0|alu_out[10]~42_combout ,\alu_0|alu_out[9]~88_combout ,\alu_0|alu_out[8]~22_combout ,\alu_0|alu_out[7]~29_combout ,\alu_0|alu_out[6]~151_combout ,\alu_0|alu_out[5]~126_combout ,\alu_0|alu_out[4]~146_combout ,
\alu_0|alu_out[3]~115_combout ,\alu_0|alu_out[2]~135_combout ,\alu_0|alu_out[1]~152_combout ,\alu_0|alu_out[0]~66_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1],\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file = "Mif2.mif";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file_layout = "port_a";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "ram02:data_memory|altsyncram:altsyncram_component|altsyncram_t3k1:auto_generated|altsyncram_rda2:altsyncram1|ALTSYNCRAM";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 12;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "none";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 2;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 4095;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 4096;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 16;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 12;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 2;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 4095;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 4096;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 16;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M9K";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002C3404051;
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N10
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(\data_memory|altsyncram_component|auto_generated|altsyncram1|q_b [1]),
	.datab(gnd),
	.datac(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.datad(\data_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 16'hAAF0;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N11
dffeas \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X45_Y43_N1
cycloneive_io_ibuf \in[0]~input (
	.i(in[0]),
	.ibar(gnd),
	.o(\in[0]~input_o ));
// synopsys translate_off
defparam \in[0]~input .bus_hold = "false";
defparam \in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N2
cycloneive_lcell_comb \m7_0|mux_out[0]~0 (
// Equation(s):
// \m7_0|mux_out[0]~0_combout  = (\controls|Mux10~4_combout  & (\data_memory|altsyncram_component|auto_generated|altsyncram1|q_a [0])) # (!\controls|Mux10~4_combout  & ((\controls|Equal2~2_combout  & ((\in[0]~input_o ))) # (!\controls|Equal2~2_combout  & 
// (\data_memory|altsyncram_component|auto_generated|altsyncram1|q_a [0]))))

	.dataa(\data_memory|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datab(\controls|Mux10~4_combout ),
	.datac(\in[0]~input_o ),
	.datad(\controls|Equal2~2_combout ),
	.cin(gnd),
	.combout(\m7_0|mux_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \m7_0|mux_out[0]~0 .lut_mask = 16'hB8AA;
defparam \m7_0|mux_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N3
dffeas \MDR|reg_out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m7_0|mux_out[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controls|m4_s~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR|reg_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR|reg_out[0] .is_wysiwyg = "true";
defparam \MDR|reg_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y19_N17
dffeas \DR|reg_out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\alu_0|alu_out[0]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controls|always0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR|reg_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DR|reg_out[0] .is_wysiwyg = "true";
defparam \DR|reg_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N18
cycloneive_lcell_comb \m8_0|mux_out[0]~0 (
// Equation(s):
// \m8_0|mux_out[0]~0_combout  = (!\controls|Equal5~3_combout  & ((\controls|m4_s~0_combout  & (\MDR|reg_out [0])) # (!\controls|m4_s~0_combout  & ((\DR|reg_out [0])))))

	.dataa(\controls|m4_s~0_combout ),
	.datab(\MDR|reg_out [0]),
	.datac(\controls|Equal5~3_combout ),
	.datad(\DR|reg_out [0]),
	.cin(gnd),
	.combout(\m8_0|mux_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \m8_0|mux_out[0]~0 .lut_mask = 16'h0D08;
defparam \m8_0|mux_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N26
cycloneive_lcell_comb \m8_0|mux_out[0]~1 (
// Equation(s):
// \m8_0|mux_out[0]~1_combout  = (\m8_0|mux_out[0]~0_combout ) # ((\IR|reg_out [0] & \controls|Equal5~3_combout ))

	.dataa(gnd),
	.datab(\IR|reg_out [0]),
	.datac(\controls|Equal5~3_combout ),
	.datad(\m8_0|mux_out[0]~0_combout ),
	.cin(gnd),
	.combout(\m8_0|mux_out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \m8_0|mux_out[0]~1 .lut_mask = 16'hFFC0;
defparam \m8_0|mux_out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N0
cycloneive_lcell_comb \registerfile|reg_array[1][0]~feeder (
// Equation(s):
// \registerfile|reg_array[1][0]~feeder_combout  = \m8_0|mux_out[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\m8_0|mux_out[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerfile|reg_array[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|reg_array[1][0]~feeder .lut_mask = 16'hF0F0;
defparam \registerfile|reg_array[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N1
dffeas \registerfile|reg_array[1][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\registerfile|reg_array[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[1][0] .is_wysiwyg = "true";
defparam \registerfile|reg_array[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y16_N11
dffeas \registerfile|reg_array[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[0]~1_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[0][0] .is_wysiwyg = "true";
defparam \registerfile|reg_array[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N10
cycloneive_lcell_comb \registerfile|Mux15~2 (
// Equation(s):
// \registerfile|Mux15~2_combout  = (\IR|reg_out [12] & (((\IR|reg_out [11])))) # (!\IR|reg_out [12] & ((\IR|reg_out [11] & (\registerfile|reg_array[1][0]~q )) # (!\IR|reg_out [11] & ((\registerfile|reg_array[0][0]~q )))))

	.dataa(\registerfile|reg_array[1][0]~q ),
	.datab(\IR|reg_out [12]),
	.datac(\registerfile|reg_array[0][0]~q ),
	.datad(\IR|reg_out [11]),
	.cin(gnd),
	.combout(\registerfile|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux15~2 .lut_mask = 16'hEE30;
defparam \registerfile|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N27
dffeas \registerfile|reg_array[3][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m8_0|mux_out[0]~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[3][0] .is_wysiwyg = "true";
defparam \registerfile|reg_array[3][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y16_N25
dffeas \registerfile|reg_array[2][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[0]~1_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[2][0] .is_wysiwyg = "true";
defparam \registerfile|reg_array[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N20
cycloneive_lcell_comb \registerfile|Mux15~3 (
// Equation(s):
// \registerfile|Mux15~3_combout  = (\registerfile|Mux15~2_combout  & ((\registerfile|reg_array[3][0]~q ) # ((!\IR|reg_out [12])))) # (!\registerfile|Mux15~2_combout  & (((\registerfile|reg_array[2][0]~q  & \IR|reg_out [12]))))

	.dataa(\registerfile|Mux15~2_combout ),
	.datab(\registerfile|reg_array[3][0]~q ),
	.datac(\registerfile|reg_array[2][0]~q ),
	.datad(\IR|reg_out [12]),
	.cin(gnd),
	.combout(\registerfile|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux15~3 .lut_mask = 16'hD8AA;
defparam \registerfile|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N3
dffeas \registerfile|reg_array[7][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[0]~1_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[7][0] .is_wysiwyg = "true";
defparam \registerfile|reg_array[7][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N3
dffeas \registerfile|reg_array[4][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[0]~1_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[4][0] .is_wysiwyg = "true";
defparam \registerfile|reg_array[4][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y16_N17
dffeas \registerfile|reg_array[6][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[0]~1_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[6][0] .is_wysiwyg = "true";
defparam \registerfile|reg_array[6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N16
cycloneive_lcell_comb \registerfile|Mux15~0 (
// Equation(s):
// \registerfile|Mux15~0_combout  = (\IR|reg_out [11] & (((\IR|reg_out [12])))) # (!\IR|reg_out [11] & ((\IR|reg_out [12] & ((\registerfile|reg_array[6][0]~q ))) # (!\IR|reg_out [12] & (\registerfile|reg_array[4][0]~q ))))

	.dataa(\registerfile|reg_array[4][0]~q ),
	.datab(\IR|reg_out [11]),
	.datac(\registerfile|reg_array[6][0]~q ),
	.datad(\IR|reg_out [12]),
	.cin(gnd),
	.combout(\registerfile|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux15~0 .lut_mask = 16'hFC22;
defparam \registerfile|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y16_N25
dffeas \registerfile|reg_array[5][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[0]~1_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[5][0] .is_wysiwyg = "true";
defparam \registerfile|reg_array[5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N24
cycloneive_lcell_comb \registerfile|Mux15~1 (
// Equation(s):
// \registerfile|Mux15~1_combout  = (\registerfile|Mux15~0_combout  & ((\registerfile|reg_array[7][0]~q ) # ((!\IR|reg_out [11])))) # (!\registerfile|Mux15~0_combout  & (((\registerfile|reg_array[5][0]~q  & \IR|reg_out [11]))))

	.dataa(\registerfile|reg_array[7][0]~q ),
	.datab(\registerfile|Mux15~0_combout ),
	.datac(\registerfile|reg_array[5][0]~q ),
	.datad(\IR|reg_out [11]),
	.cin(gnd),
	.combout(\registerfile|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux15~1 .lut_mask = 16'hB8CC;
defparam \registerfile|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N0
cycloneive_lcell_comb \registerfile|Mux15~4 (
// Equation(s):
// \registerfile|Mux15~4_combout  = (\IR|reg_out [13] & ((\registerfile|Mux15~1_combout ))) # (!\IR|reg_out [13] & (\registerfile|Mux15~3_combout ))

	.dataa(\registerfile|Mux15~3_combout ),
	.datab(gnd),
	.datac(\IR|reg_out [13]),
	.datad(\registerfile|Mux15~1_combout ),
	.cin(gnd),
	.combout(\registerfile|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux15~4 .lut_mask = 16'hFA0A;
defparam \registerfile|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y43_N8
cycloneive_io_ibuf \in[1]~input (
	.i(in[1]),
	.ibar(gnd),
	.o(\in[1]~input_o ));
// synopsys translate_off
defparam \in[1]~input .bus_hold = "false";
defparam \in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N4
cycloneive_lcell_comb \m7_0|mux_out[1]~1 (
// Equation(s):
// \m7_0|mux_out[1]~1_combout  = (\controls|Mux10~4_combout  & (\data_memory|altsyncram_component|auto_generated|altsyncram1|q_a [1])) # (!\controls|Mux10~4_combout  & ((\controls|Equal2~2_combout  & ((\in[1]~input_o ))) # (!\controls|Equal2~2_combout  & 
// (\data_memory|altsyncram_component|auto_generated|altsyncram1|q_a [1]))))

	.dataa(\data_memory|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datab(\controls|Mux10~4_combout ),
	.datac(\in[1]~input_o ),
	.datad(\controls|Equal2~2_combout ),
	.cin(gnd),
	.combout(\m7_0|mux_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \m7_0|mux_out[1]~1 .lut_mask = 16'hB8AA;
defparam \m7_0|mux_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N5
dffeas \MDR|reg_out[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m7_0|mux_out[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controls|m4_s~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR|reg_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR|reg_out[1] .is_wysiwyg = "true";
defparam \MDR|reg_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N10
cycloneive_lcell_comb \m8_0|mux_out[1]~2 (
// Equation(s):
// \m8_0|mux_out[1]~2_combout  = (!\controls|Equal5~3_combout  & ((\controls|m4_s~0_combout  & ((\MDR|reg_out [1]))) # (!\controls|m4_s~0_combout  & (\DR|reg_out [1]))))

	.dataa(\controls|m4_s~0_combout ),
	.datab(\DR|reg_out [1]),
	.datac(\MDR|reg_out [1]),
	.datad(\controls|Equal5~3_combout ),
	.cin(gnd),
	.combout(\m8_0|mux_out[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \m8_0|mux_out[1]~2 .lut_mask = 16'h00E4;
defparam \m8_0|mux_out[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N8
cycloneive_lcell_comb \m8_0|mux_out[1]~3 (
// Equation(s):
// \m8_0|mux_out[1]~3_combout  = (\m8_0|mux_out[1]~2_combout ) # ((\controls|Equal5~3_combout  & \IR|reg_out [1]))

	.dataa(\controls|Equal5~3_combout ),
	.datab(gnd),
	.datac(\IR|reg_out [1]),
	.datad(\m8_0|mux_out[1]~2_combout ),
	.cin(gnd),
	.combout(\m8_0|mux_out[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \m8_0|mux_out[1]~3 .lut_mask = 16'hFFA0;
defparam \m8_0|mux_out[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y16_N13
dffeas \registerfile|reg_array[5][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[1]~3_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[5][1] .is_wysiwyg = "true";
defparam \registerfile|reg_array[5][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N22
cycloneive_lcell_comb \registerfile|Mux30~2 (
// Equation(s):
// \registerfile|Mux30~2_combout  = (\IR|reg_out [9] & (((\IR|reg_out [8])))) # (!\IR|reg_out [9] & ((\IR|reg_out [8] & (\registerfile|reg_array[5][1]~q )) # (!\IR|reg_out [8] & ((\registerfile|reg_array[4][1]~q )))))

	.dataa(\registerfile|reg_array[5][1]~q ),
	.datab(\IR|reg_out [9]),
	.datac(\registerfile|reg_array[4][1]~q ),
	.datad(\IR|reg_out [8]),
	.cin(gnd),
	.combout(\registerfile|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux30~2 .lut_mask = 16'hEE30;
defparam \registerfile|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N6
cycloneive_lcell_comb \registerfile|Mux30~3 (
// Equation(s):
// \registerfile|Mux30~3_combout  = (\registerfile|Mux30~2_combout  & (((\registerfile|reg_array[7][1]~q ) # (!\IR|reg_out [9])))) # (!\registerfile|Mux30~2_combout  & (\registerfile|reg_array[6][1]~q  & ((\IR|reg_out [9]))))

	.dataa(\registerfile|Mux30~2_combout ),
	.datab(\registerfile|reg_array[6][1]~q ),
	.datac(\registerfile|reg_array[7][1]~q ),
	.datad(\IR|reg_out [9]),
	.cin(gnd),
	.combout(\registerfile|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux30~3 .lut_mask = 16'hE4AA;
defparam \registerfile|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N10
cycloneive_lcell_comb \registerfile|Mux30~0 (
// Equation(s):
// \registerfile|Mux30~0_combout  = (\IR|reg_out [8] & (((\IR|reg_out [9])))) # (!\IR|reg_out [8] & ((\IR|reg_out [9] & ((\registerfile|reg_array[2][1]~q ))) # (!\IR|reg_out [9] & (\registerfile|reg_array[0][1]~q ))))

	.dataa(\IR|reg_out [8]),
	.datab(\registerfile|reg_array[0][1]~q ),
	.datac(\registerfile|reg_array[2][1]~q ),
	.datad(\IR|reg_out [9]),
	.cin(gnd),
	.combout(\registerfile|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux30~0 .lut_mask = 16'hFA44;
defparam \registerfile|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N0
cycloneive_lcell_comb \registerfile|Mux30~1 (
// Equation(s):
// \registerfile|Mux30~1_combout  = (\registerfile|Mux30~0_combout  & (((\registerfile|reg_array[3][1]~q ) # (!\IR|reg_out [8])))) # (!\registerfile|Mux30~0_combout  & (\registerfile|reg_array[1][1]~q  & ((\IR|reg_out [8]))))

	.dataa(\registerfile|reg_array[1][1]~q ),
	.datab(\registerfile|reg_array[3][1]~q ),
	.datac(\registerfile|Mux30~0_combout ),
	.datad(\IR|reg_out [8]),
	.cin(gnd),
	.combout(\registerfile|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux30~1 .lut_mask = 16'hCAF0;
defparam \registerfile|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N2
cycloneive_lcell_comb \BR|reg_out[1]~14 (
// Equation(s):
// \BR|reg_out[1]~14_combout  = (\IR|reg_out [10] & (\registerfile|Mux30~3_combout )) # (!\IR|reg_out [10] & ((\registerfile|Mux30~1_combout )))

	.dataa(\IR|reg_out [10]),
	.datab(\registerfile|Mux30~3_combout ),
	.datac(gnd),
	.datad(\registerfile|Mux30~1_combout ),
	.cin(gnd),
	.combout(\BR|reg_out[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \BR|reg_out[1]~14 .lut_mask = 16'hDD88;
defparam \BR|reg_out[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y14_N3
dffeas \BR|reg_out[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\BR|reg_out[1]~14_combout ),
	.asdata(\pc_0|pc_out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controls|jump~0_combout ),
	.ena(\controls|always0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|reg_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|reg_out[1] .is_wysiwyg = "true";
defparam \BR|reg_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N28
cycloneive_lcell_comb \m9_0|mux_out[1]~1 (
// Equation(s):
// \m9_0|mux_out[1]~1_combout  = (\controls|m9_s~0_combout  & (((\IR|reg_out [1])))) # (!\controls|m9_s~0_combout  & ((\controls|m2_s~1_combout  & (\registerfile|Mux14~4_combout )) # (!\controls|m2_s~1_combout  & ((\IR|reg_out [1])))))

	.dataa(\registerfile|Mux14~4_combout ),
	.datab(\controls|m9_s~0_combout ),
	.datac(\controls|m2_s~1_combout ),
	.datad(\IR|reg_out [1]),
	.cin(gnd),
	.combout(\m9_0|mux_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \m9_0|mux_out[1]~1 .lut_mask = 16'hEF20;
defparam \m9_0|mux_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y18_N29
dffeas \AR|reg_out[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m9_0|mux_out[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controls|ar_e~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|reg_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|reg_out[1] .is_wysiwyg = "true";
defparam \AR|reg_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N20
cycloneive_lcell_comb \registerfile|Mux31~0 (
// Equation(s):
// \registerfile|Mux31~0_combout  = (\IR|reg_out [9] & (((\IR|reg_out [8])))) # (!\IR|reg_out [9] & ((\IR|reg_out [8] & ((\registerfile|reg_array[1][0]~q ))) # (!\IR|reg_out [8] & (\registerfile|reg_array[0][0]~q ))))

	.dataa(\registerfile|reg_array[0][0]~q ),
	.datab(\IR|reg_out [9]),
	.datac(\IR|reg_out [8]),
	.datad(\registerfile|reg_array[1][0]~q ),
	.cin(gnd),
	.combout(\registerfile|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux31~0 .lut_mask = 16'hF2C2;
defparam \registerfile|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N24
cycloneive_lcell_comb \registerfile|Mux31~1 (
// Equation(s):
// \registerfile|Mux31~1_combout  = (\IR|reg_out [9] & ((\registerfile|Mux31~0_combout  & (\registerfile|reg_array[3][0]~q )) # (!\registerfile|Mux31~0_combout  & ((\registerfile|reg_array[2][0]~q ))))) # (!\IR|reg_out [9] & (((\registerfile|Mux31~0_combout 
// ))))

	.dataa(\IR|reg_out [9]),
	.datab(\registerfile|reg_array[3][0]~q ),
	.datac(\registerfile|reg_array[2][0]~q ),
	.datad(\registerfile|Mux31~0_combout ),
	.cin(gnd),
	.combout(\registerfile|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux31~1 .lut_mask = 16'hDDA0;
defparam \registerfile|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N2
cycloneive_lcell_comb \registerfile|Mux31~2 (
// Equation(s):
// \registerfile|Mux31~2_combout  = (\IR|reg_out [8] & ((\registerfile|reg_array[5][0]~q ) # ((\IR|reg_out [9])))) # (!\IR|reg_out [8] & (((\registerfile|reg_array[4][0]~q  & !\IR|reg_out [9]))))

	.dataa(\IR|reg_out [8]),
	.datab(\registerfile|reg_array[5][0]~q ),
	.datac(\registerfile|reg_array[4][0]~q ),
	.datad(\IR|reg_out [9]),
	.cin(gnd),
	.combout(\registerfile|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux31~2 .lut_mask = 16'hAAD8;
defparam \registerfile|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N2
cycloneive_lcell_comb \registerfile|Mux31~3 (
// Equation(s):
// \registerfile|Mux31~3_combout  = (\registerfile|Mux31~2_combout  & (((\registerfile|reg_array[7][0]~q ) # (!\IR|reg_out [9])))) # (!\registerfile|Mux31~2_combout  & (\registerfile|reg_array[6][0]~q  & ((\IR|reg_out [9]))))

	.dataa(\registerfile|Mux31~2_combout ),
	.datab(\registerfile|reg_array[6][0]~q ),
	.datac(\registerfile|reg_array[7][0]~q ),
	.datad(\IR|reg_out [9]),
	.cin(gnd),
	.combout(\registerfile|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux31~3 .lut_mask = 16'hE4AA;
defparam \registerfile|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N0
cycloneive_lcell_comb \BR|reg_out[0]~15 (
// Equation(s):
// \BR|reg_out[0]~15_combout  = (\IR|reg_out [10] & ((\registerfile|Mux31~3_combout ))) # (!\IR|reg_out [10] & (\registerfile|Mux31~1_combout ))

	.dataa(\IR|reg_out [10]),
	.datab(\registerfile|Mux31~1_combout ),
	.datac(gnd),
	.datad(\registerfile|Mux31~3_combout ),
	.cin(gnd),
	.combout(\BR|reg_out[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \BR|reg_out[0]~15 .lut_mask = 16'hEE44;
defparam \BR|reg_out[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y14_N1
dffeas \BR|reg_out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\BR|reg_out[0]~15_combout ),
	.asdata(\pc_0|pc_out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controls|jump~0_combout ),
	.ena(\controls|always0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|reg_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|reg_out[0] .is_wysiwyg = "true";
defparam \BR|reg_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N22
cycloneive_lcell_comb \m9_0|mux_out[0]~2 (
// Equation(s):
// \m9_0|mux_out[0]~2_combout  = (\controls|m9_s~0_combout  & (\IR|reg_out [0])) # (!\controls|m9_s~0_combout  & ((\controls|m2_s~1_combout  & ((\registerfile|Mux15~4_combout ))) # (!\controls|m2_s~1_combout  & (\IR|reg_out [0]))))

	.dataa(\IR|reg_out [0]),
	.datab(\controls|m9_s~0_combout ),
	.datac(\controls|m2_s~1_combout ),
	.datad(\registerfile|Mux15~4_combout ),
	.cin(gnd),
	.combout(\m9_0|mux_out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \m9_0|mux_out[0]~2 .lut_mask = 16'hBA8A;
defparam \m9_0|mux_out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y18_N23
dffeas \AR|reg_out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m9_0|mux_out[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controls|ar_e~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|reg_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|reg_out[0] .is_wysiwyg = "true";
defparam \AR|reg_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N16
cycloneive_lcell_comb \alu_0|Add1~0 (
// Equation(s):
// \alu_0|Add1~0_combout  = (\BR|reg_out [0] & ((GND) # (!\AR|reg_out [0]))) # (!\BR|reg_out [0] & (\AR|reg_out [0] $ (GND)))
// \alu_0|Add1~1  = CARRY((\BR|reg_out [0]) # (!\AR|reg_out [0]))

	.dataa(\BR|reg_out [0]),
	.datab(\AR|reg_out [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu_0|Add1~0_combout ),
	.cout(\alu_0|Add1~1 ));
// synopsys translate_off
defparam \alu_0|Add1~0 .lut_mask = 16'h66BB;
defparam \alu_0|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N18
cycloneive_lcell_comb \alu_0|Add1~2 (
// Equation(s):
// \alu_0|Add1~2_combout  = (\BR|reg_out [1] & ((\AR|reg_out [1] & (!\alu_0|Add1~1 )) # (!\AR|reg_out [1] & (\alu_0|Add1~1  & VCC)))) # (!\BR|reg_out [1] & ((\AR|reg_out [1] & ((\alu_0|Add1~1 ) # (GND))) # (!\AR|reg_out [1] & (!\alu_0|Add1~1 ))))
// \alu_0|Add1~3  = CARRY((\BR|reg_out [1] & (\AR|reg_out [1] & !\alu_0|Add1~1 )) # (!\BR|reg_out [1] & ((\AR|reg_out [1]) # (!\alu_0|Add1~1 ))))

	.dataa(\BR|reg_out [1]),
	.datab(\AR|reg_out [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_0|Add1~1 ),
	.combout(\alu_0|Add1~2_combout ),
	.cout(\alu_0|Add1~3 ));
// synopsys translate_off
defparam \alu_0|Add1~2 .lut_mask = 16'h694D;
defparam \alu_0|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N20
cycloneive_lcell_comb \alu_0|Add1~4 (
// Equation(s):
// \alu_0|Add1~4_combout  = ((\BR|reg_out [2] $ (\AR|reg_out [2] $ (\alu_0|Add1~3 )))) # (GND)
// \alu_0|Add1~5  = CARRY((\BR|reg_out [2] & ((!\alu_0|Add1~3 ) # (!\AR|reg_out [2]))) # (!\BR|reg_out [2] & (!\AR|reg_out [2] & !\alu_0|Add1~3 )))

	.dataa(\BR|reg_out [2]),
	.datab(\AR|reg_out [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_0|Add1~3 ),
	.combout(\alu_0|Add1~4_combout ),
	.cout(\alu_0|Add1~5 ));
// synopsys translate_off
defparam \alu_0|Add1~4 .lut_mask = 16'h962B;
defparam \alu_0|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N22
cycloneive_lcell_comb \alu_0|Add1~6 (
// Equation(s):
// \alu_0|Add1~6_combout  = (\AR|reg_out [3] & ((\BR|reg_out [3] & (!\alu_0|Add1~5 )) # (!\BR|reg_out [3] & ((\alu_0|Add1~5 ) # (GND))))) # (!\AR|reg_out [3] & ((\BR|reg_out [3] & (\alu_0|Add1~5  & VCC)) # (!\BR|reg_out [3] & (!\alu_0|Add1~5 ))))
// \alu_0|Add1~7  = CARRY((\AR|reg_out [3] & ((!\alu_0|Add1~5 ) # (!\BR|reg_out [3]))) # (!\AR|reg_out [3] & (!\BR|reg_out [3] & !\alu_0|Add1~5 )))

	.dataa(\AR|reg_out [3]),
	.datab(\BR|reg_out [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_0|Add1~5 ),
	.combout(\alu_0|Add1~6_combout ),
	.cout(\alu_0|Add1~7 ));
// synopsys translate_off
defparam \alu_0|Add1~6 .lut_mask = 16'h692B;
defparam \alu_0|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N24
cycloneive_lcell_comb \alu_0|Add1~8 (
// Equation(s):
// \alu_0|Add1~8_combout  = ((\BR|reg_out [4] $ (\AR|reg_out [4] $ (\alu_0|Add1~7 )))) # (GND)
// \alu_0|Add1~9  = CARRY((\BR|reg_out [4] & ((!\alu_0|Add1~7 ) # (!\AR|reg_out [4]))) # (!\BR|reg_out [4] & (!\AR|reg_out [4] & !\alu_0|Add1~7 )))

	.dataa(\BR|reg_out [4]),
	.datab(\AR|reg_out [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_0|Add1~7 ),
	.combout(\alu_0|Add1~8_combout ),
	.cout(\alu_0|Add1~9 ));
// synopsys translate_off
defparam \alu_0|Add1~8 .lut_mask = 16'h962B;
defparam \alu_0|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N26
cycloneive_lcell_comb \alu_0|Add1~10 (
// Equation(s):
// \alu_0|Add1~10_combout  = (\AR|reg_out [5] & ((\BR|reg_out [5] & (!\alu_0|Add1~9 )) # (!\BR|reg_out [5] & ((\alu_0|Add1~9 ) # (GND))))) # (!\AR|reg_out [5] & ((\BR|reg_out [5] & (\alu_0|Add1~9  & VCC)) # (!\BR|reg_out [5] & (!\alu_0|Add1~9 ))))
// \alu_0|Add1~11  = CARRY((\AR|reg_out [5] & ((!\alu_0|Add1~9 ) # (!\BR|reg_out [5]))) # (!\AR|reg_out [5] & (!\BR|reg_out [5] & !\alu_0|Add1~9 )))

	.dataa(\AR|reg_out [5]),
	.datab(\BR|reg_out [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_0|Add1~9 ),
	.combout(\alu_0|Add1~10_combout ),
	.cout(\alu_0|Add1~11 ));
// synopsys translate_off
defparam \alu_0|Add1~10 .lut_mask = 16'h692B;
defparam \alu_0|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N28
cycloneive_lcell_comb \alu_0|Add1~12 (
// Equation(s):
// \alu_0|Add1~12_combout  = ((\BR|reg_out [6] $ (\AR|reg_out [6] $ (\alu_0|Add1~11 )))) # (GND)
// \alu_0|Add1~13  = CARRY((\BR|reg_out [6] & ((!\alu_0|Add1~11 ) # (!\AR|reg_out [6]))) # (!\BR|reg_out [6] & (!\AR|reg_out [6] & !\alu_0|Add1~11 )))

	.dataa(\BR|reg_out [6]),
	.datab(\AR|reg_out [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_0|Add1~11 ),
	.combout(\alu_0|Add1~12_combout ),
	.cout(\alu_0|Add1~13 ));
// synopsys translate_off
defparam \alu_0|Add1~12 .lut_mask = 16'h962B;
defparam \alu_0|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N30
cycloneive_lcell_comb \alu_0|Add1~14 (
// Equation(s):
// \alu_0|Add1~14_combout  = (\BR|reg_out [7] & ((\AR|reg_out [7] & (!\alu_0|Add1~13 )) # (!\AR|reg_out [7] & (\alu_0|Add1~13  & VCC)))) # (!\BR|reg_out [7] & ((\AR|reg_out [7] & ((\alu_0|Add1~13 ) # (GND))) # (!\AR|reg_out [7] & (!\alu_0|Add1~13 ))))
// \alu_0|Add1~15  = CARRY((\BR|reg_out [7] & (\AR|reg_out [7] & !\alu_0|Add1~13 )) # (!\BR|reg_out [7] & ((\AR|reg_out [7]) # (!\alu_0|Add1~13 ))))

	.dataa(\BR|reg_out [7]),
	.datab(\AR|reg_out [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_0|Add1~13 ),
	.combout(\alu_0|Add1~14_combout ),
	.cout(\alu_0|Add1~15 ));
// synopsys translate_off
defparam \alu_0|Add1~14 .lut_mask = 16'h694D;
defparam \alu_0|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N0
cycloneive_lcell_comb \alu_0|Add1~16 (
// Equation(s):
// \alu_0|Add1~16_combout  = ((\BR|reg_out [8] $ (\AR|reg_out [8] $ (\alu_0|Add1~15 )))) # (GND)
// \alu_0|Add1~17  = CARRY((\BR|reg_out [8] & ((!\alu_0|Add1~15 ) # (!\AR|reg_out [8]))) # (!\BR|reg_out [8] & (!\AR|reg_out [8] & !\alu_0|Add1~15 )))

	.dataa(\BR|reg_out [8]),
	.datab(\AR|reg_out [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_0|Add1~15 ),
	.combout(\alu_0|Add1~16_combout ),
	.cout(\alu_0|Add1~17 ));
// synopsys translate_off
defparam \alu_0|Add1~16 .lut_mask = 16'h962B;
defparam \alu_0|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N2
cycloneive_lcell_comb \alu_0|Add1~18 (
// Equation(s):
// \alu_0|Add1~18_combout  = (\AR|reg_out [9] & ((\BR|reg_out [9] & (!\alu_0|Add1~17 )) # (!\BR|reg_out [9] & ((\alu_0|Add1~17 ) # (GND))))) # (!\AR|reg_out [9] & ((\BR|reg_out [9] & (\alu_0|Add1~17  & VCC)) # (!\BR|reg_out [9] & (!\alu_0|Add1~17 ))))
// \alu_0|Add1~19  = CARRY((\AR|reg_out [9] & ((!\alu_0|Add1~17 ) # (!\BR|reg_out [9]))) # (!\AR|reg_out [9] & (!\BR|reg_out [9] & !\alu_0|Add1~17 )))

	.dataa(\AR|reg_out [9]),
	.datab(\BR|reg_out [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_0|Add1~17 ),
	.combout(\alu_0|Add1~18_combout ),
	.cout(\alu_0|Add1~19 ));
// synopsys translate_off
defparam \alu_0|Add1~18 .lut_mask = 16'h692B;
defparam \alu_0|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N4
cycloneive_lcell_comb \alu_0|Add1~20 (
// Equation(s):
// \alu_0|Add1~20_combout  = ((\AR|reg_out [10] $ (\BR|reg_out [10] $ (\alu_0|Add1~19 )))) # (GND)
// \alu_0|Add1~21  = CARRY((\AR|reg_out [10] & (\BR|reg_out [10] & !\alu_0|Add1~19 )) # (!\AR|reg_out [10] & ((\BR|reg_out [10]) # (!\alu_0|Add1~19 ))))

	.dataa(\AR|reg_out [10]),
	.datab(\BR|reg_out [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_0|Add1~19 ),
	.combout(\alu_0|Add1~20_combout ),
	.cout(\alu_0|Add1~21 ));
// synopsys translate_off
defparam \alu_0|Add1~20 .lut_mask = 16'h964D;
defparam \alu_0|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N6
cycloneive_lcell_comb \alu_0|Add1~22 (
// Equation(s):
// \alu_0|Add1~22_combout  = (\BR|reg_out [11] & ((\AR|reg_out [11] & (!\alu_0|Add1~21 )) # (!\AR|reg_out [11] & (\alu_0|Add1~21  & VCC)))) # (!\BR|reg_out [11] & ((\AR|reg_out [11] & ((\alu_0|Add1~21 ) # (GND))) # (!\AR|reg_out [11] & (!\alu_0|Add1~21 ))))
// \alu_0|Add1~23  = CARRY((\BR|reg_out [11] & (\AR|reg_out [11] & !\alu_0|Add1~21 )) # (!\BR|reg_out [11] & ((\AR|reg_out [11]) # (!\alu_0|Add1~21 ))))

	.dataa(\BR|reg_out [11]),
	.datab(\AR|reg_out [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_0|Add1~21 ),
	.combout(\alu_0|Add1~22_combout ),
	.cout(\alu_0|Add1~23 ));
// synopsys translate_off
defparam \alu_0|Add1~22 .lut_mask = 16'h694D;
defparam \alu_0|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N8
cycloneive_lcell_comb \alu_0|Add1~24 (
// Equation(s):
// \alu_0|Add1~24_combout  = ((\BR|reg_out [12] $ (\AR|reg_out [12] $ (\alu_0|Add1~23 )))) # (GND)
// \alu_0|Add1~25  = CARRY((\BR|reg_out [12] & ((!\alu_0|Add1~23 ) # (!\AR|reg_out [12]))) # (!\BR|reg_out [12] & (!\AR|reg_out [12] & !\alu_0|Add1~23 )))

	.dataa(\BR|reg_out [12]),
	.datab(\AR|reg_out [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_0|Add1~23 ),
	.combout(\alu_0|Add1~24_combout ),
	.cout(\alu_0|Add1~25 ));
// synopsys translate_off
defparam \alu_0|Add1~24 .lut_mask = 16'h962B;
defparam \alu_0|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N10
cycloneive_lcell_comb \alu_0|Add1~26 (
// Equation(s):
// \alu_0|Add1~26_combout  = (\AR|reg_out [13] & ((\BR|reg_out [13] & (!\alu_0|Add1~25 )) # (!\BR|reg_out [13] & ((\alu_0|Add1~25 ) # (GND))))) # (!\AR|reg_out [13] & ((\BR|reg_out [13] & (\alu_0|Add1~25  & VCC)) # (!\BR|reg_out [13] & (!\alu_0|Add1~25 ))))
// \alu_0|Add1~27  = CARRY((\AR|reg_out [13] & ((!\alu_0|Add1~25 ) # (!\BR|reg_out [13]))) # (!\AR|reg_out [13] & (!\BR|reg_out [13] & !\alu_0|Add1~25 )))

	.dataa(\AR|reg_out [13]),
	.datab(\BR|reg_out [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_0|Add1~25 ),
	.combout(\alu_0|Add1~26_combout ),
	.cout(\alu_0|Add1~27 ));
// synopsys translate_off
defparam \alu_0|Add1~26 .lut_mask = 16'h692B;
defparam \alu_0|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N28
cycloneive_lcell_comb \alu_0|alu_out[13]~44 (
// Equation(s):
// \alu_0|alu_out[13]~44_combout  = (\aluconu|ALU_Cnt [1] & ((\aluconu|ALU_Cnt [0] & ((\AR|reg_out [13]) # (\BR|reg_out [13]))) # (!\aluconu|ALU_Cnt [0] & (\AR|reg_out [13] & \BR|reg_out [13])))) # (!\aluconu|ALU_Cnt [1] & (\aluconu|ALU_Cnt [0]))

	.dataa(\aluconu|ALU_Cnt [1]),
	.datab(\aluconu|ALU_Cnt [0]),
	.datac(\AR|reg_out [13]),
	.datad(\BR|reg_out [13]),
	.cin(gnd),
	.combout(\alu_0|alu_out[13]~44_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[13]~44 .lut_mask = 16'hECC4;
defparam \alu_0|alu_out[13]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N6
cycloneive_lcell_comb \alu_0|alu_out[13]~45 (
// Equation(s):
// \alu_0|alu_out[13]~45_combout  = (\aluconu|ALU_Cnt [1] & ((\alu_0|alu_out[13]~44_combout ))) # (!\aluconu|ALU_Cnt [1] & ((\alu_0|Add1~26_combout ) # (!\alu_0|alu_out[13]~44_combout )))

	.dataa(\aluconu|ALU_Cnt [1]),
	.datab(gnd),
	.datac(\alu_0|Add1~26_combout ),
	.datad(\alu_0|alu_out[13]~44_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[13]~45_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[13]~45 .lut_mask = 16'hFA55;
defparam \alu_0|alu_out[13]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N16
cycloneive_lcell_comb \alu_0|Add0~0 (
// Equation(s):
// \alu_0|Add0~0_combout  = (\BR|reg_out [0] & (\AR|reg_out [0] $ (VCC))) # (!\BR|reg_out [0] & (\AR|reg_out [0] & VCC))
// \alu_0|Add0~1  = CARRY((\BR|reg_out [0] & \AR|reg_out [0]))

	.dataa(\BR|reg_out [0]),
	.datab(\AR|reg_out [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu_0|Add0~0_combout ),
	.cout(\alu_0|Add0~1 ));
// synopsys translate_off
defparam \alu_0|Add0~0 .lut_mask = 16'h6688;
defparam \alu_0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N18
cycloneive_lcell_comb \alu_0|Add0~2 (
// Equation(s):
// \alu_0|Add0~2_combout  = (\BR|reg_out [1] & ((\AR|reg_out [1] & (\alu_0|Add0~1  & VCC)) # (!\AR|reg_out [1] & (!\alu_0|Add0~1 )))) # (!\BR|reg_out [1] & ((\AR|reg_out [1] & (!\alu_0|Add0~1 )) # (!\AR|reg_out [1] & ((\alu_0|Add0~1 ) # (GND)))))
// \alu_0|Add0~3  = CARRY((\BR|reg_out [1] & (!\AR|reg_out [1] & !\alu_0|Add0~1 )) # (!\BR|reg_out [1] & ((!\alu_0|Add0~1 ) # (!\AR|reg_out [1]))))

	.dataa(\BR|reg_out [1]),
	.datab(\AR|reg_out [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_0|Add0~1 ),
	.combout(\alu_0|Add0~2_combout ),
	.cout(\alu_0|Add0~3 ));
// synopsys translate_off
defparam \alu_0|Add0~2 .lut_mask = 16'h9617;
defparam \alu_0|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N20
cycloneive_lcell_comb \alu_0|Add0~4 (
// Equation(s):
// \alu_0|Add0~4_combout  = ((\BR|reg_out [2] $ (\AR|reg_out [2] $ (!\alu_0|Add0~3 )))) # (GND)
// \alu_0|Add0~5  = CARRY((\BR|reg_out [2] & ((\AR|reg_out [2]) # (!\alu_0|Add0~3 ))) # (!\BR|reg_out [2] & (\AR|reg_out [2] & !\alu_0|Add0~3 )))

	.dataa(\BR|reg_out [2]),
	.datab(\AR|reg_out [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_0|Add0~3 ),
	.combout(\alu_0|Add0~4_combout ),
	.cout(\alu_0|Add0~5 ));
// synopsys translate_off
defparam \alu_0|Add0~4 .lut_mask = 16'h698E;
defparam \alu_0|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N22
cycloneive_lcell_comb \alu_0|Add0~6 (
// Equation(s):
// \alu_0|Add0~6_combout  = (\AR|reg_out [3] & ((\BR|reg_out [3] & (\alu_0|Add0~5  & VCC)) # (!\BR|reg_out [3] & (!\alu_0|Add0~5 )))) # (!\AR|reg_out [3] & ((\BR|reg_out [3] & (!\alu_0|Add0~5 )) # (!\BR|reg_out [3] & ((\alu_0|Add0~5 ) # (GND)))))
// \alu_0|Add0~7  = CARRY((\AR|reg_out [3] & (!\BR|reg_out [3] & !\alu_0|Add0~5 )) # (!\AR|reg_out [3] & ((!\alu_0|Add0~5 ) # (!\BR|reg_out [3]))))

	.dataa(\AR|reg_out [3]),
	.datab(\BR|reg_out [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_0|Add0~5 ),
	.combout(\alu_0|Add0~6_combout ),
	.cout(\alu_0|Add0~7 ));
// synopsys translate_off
defparam \alu_0|Add0~6 .lut_mask = 16'h9617;
defparam \alu_0|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N24
cycloneive_lcell_comb \alu_0|Add0~8 (
// Equation(s):
// \alu_0|Add0~8_combout  = ((\BR|reg_out [4] $ (\AR|reg_out [4] $ (!\alu_0|Add0~7 )))) # (GND)
// \alu_0|Add0~9  = CARRY((\BR|reg_out [4] & ((\AR|reg_out [4]) # (!\alu_0|Add0~7 ))) # (!\BR|reg_out [4] & (\AR|reg_out [4] & !\alu_0|Add0~7 )))

	.dataa(\BR|reg_out [4]),
	.datab(\AR|reg_out [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_0|Add0~7 ),
	.combout(\alu_0|Add0~8_combout ),
	.cout(\alu_0|Add0~9 ));
// synopsys translate_off
defparam \alu_0|Add0~8 .lut_mask = 16'h698E;
defparam \alu_0|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N26
cycloneive_lcell_comb \alu_0|Add0~10 (
// Equation(s):
// \alu_0|Add0~10_combout  = (\AR|reg_out [5] & ((\BR|reg_out [5] & (\alu_0|Add0~9  & VCC)) # (!\BR|reg_out [5] & (!\alu_0|Add0~9 )))) # (!\AR|reg_out [5] & ((\BR|reg_out [5] & (!\alu_0|Add0~9 )) # (!\BR|reg_out [5] & ((\alu_0|Add0~9 ) # (GND)))))
// \alu_0|Add0~11  = CARRY((\AR|reg_out [5] & (!\BR|reg_out [5] & !\alu_0|Add0~9 )) # (!\AR|reg_out [5] & ((!\alu_0|Add0~9 ) # (!\BR|reg_out [5]))))

	.dataa(\AR|reg_out [5]),
	.datab(\BR|reg_out [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_0|Add0~9 ),
	.combout(\alu_0|Add0~10_combout ),
	.cout(\alu_0|Add0~11 ));
// synopsys translate_off
defparam \alu_0|Add0~10 .lut_mask = 16'h9617;
defparam \alu_0|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N28
cycloneive_lcell_comb \alu_0|Add0~12 (
// Equation(s):
// \alu_0|Add0~12_combout  = ((\BR|reg_out [6] $ (\AR|reg_out [6] $ (!\alu_0|Add0~11 )))) # (GND)
// \alu_0|Add0~13  = CARRY((\BR|reg_out [6] & ((\AR|reg_out [6]) # (!\alu_0|Add0~11 ))) # (!\BR|reg_out [6] & (\AR|reg_out [6] & !\alu_0|Add0~11 )))

	.dataa(\BR|reg_out [6]),
	.datab(\AR|reg_out [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_0|Add0~11 ),
	.combout(\alu_0|Add0~12_combout ),
	.cout(\alu_0|Add0~13 ));
// synopsys translate_off
defparam \alu_0|Add0~12 .lut_mask = 16'h698E;
defparam \alu_0|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N30
cycloneive_lcell_comb \alu_0|Add0~14 (
// Equation(s):
// \alu_0|Add0~14_combout  = (\AR|reg_out [7] & ((\BR|reg_out [7] & (\alu_0|Add0~13  & VCC)) # (!\BR|reg_out [7] & (!\alu_0|Add0~13 )))) # (!\AR|reg_out [7] & ((\BR|reg_out [7] & (!\alu_0|Add0~13 )) # (!\BR|reg_out [7] & ((\alu_0|Add0~13 ) # (GND)))))
// \alu_0|Add0~15  = CARRY((\AR|reg_out [7] & (!\BR|reg_out [7] & !\alu_0|Add0~13 )) # (!\AR|reg_out [7] & ((!\alu_0|Add0~13 ) # (!\BR|reg_out [7]))))

	.dataa(\AR|reg_out [7]),
	.datab(\BR|reg_out [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_0|Add0~13 ),
	.combout(\alu_0|Add0~14_combout ),
	.cout(\alu_0|Add0~15 ));
// synopsys translate_off
defparam \alu_0|Add0~14 .lut_mask = 16'h9617;
defparam \alu_0|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N0
cycloneive_lcell_comb \alu_0|Add0~16 (
// Equation(s):
// \alu_0|Add0~16_combout  = ((\BR|reg_out [8] $ (\AR|reg_out [8] $ (!\alu_0|Add0~15 )))) # (GND)
// \alu_0|Add0~17  = CARRY((\BR|reg_out [8] & ((\AR|reg_out [8]) # (!\alu_0|Add0~15 ))) # (!\BR|reg_out [8] & (\AR|reg_out [8] & !\alu_0|Add0~15 )))

	.dataa(\BR|reg_out [8]),
	.datab(\AR|reg_out [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_0|Add0~15 ),
	.combout(\alu_0|Add0~16_combout ),
	.cout(\alu_0|Add0~17 ));
// synopsys translate_off
defparam \alu_0|Add0~16 .lut_mask = 16'h698E;
defparam \alu_0|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N2
cycloneive_lcell_comb \alu_0|Add0~18 (
// Equation(s):
// \alu_0|Add0~18_combout  = (\BR|reg_out [9] & ((\AR|reg_out [9] & (\alu_0|Add0~17  & VCC)) # (!\AR|reg_out [9] & (!\alu_0|Add0~17 )))) # (!\BR|reg_out [9] & ((\AR|reg_out [9] & (!\alu_0|Add0~17 )) # (!\AR|reg_out [9] & ((\alu_0|Add0~17 ) # (GND)))))
// \alu_0|Add0~19  = CARRY((\BR|reg_out [9] & (!\AR|reg_out [9] & !\alu_0|Add0~17 )) # (!\BR|reg_out [9] & ((!\alu_0|Add0~17 ) # (!\AR|reg_out [9]))))

	.dataa(\BR|reg_out [9]),
	.datab(\AR|reg_out [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_0|Add0~17 ),
	.combout(\alu_0|Add0~18_combout ),
	.cout(\alu_0|Add0~19 ));
// synopsys translate_off
defparam \alu_0|Add0~18 .lut_mask = 16'h9617;
defparam \alu_0|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N4
cycloneive_lcell_comb \alu_0|Add0~20 (
// Equation(s):
// \alu_0|Add0~20_combout  = ((\BR|reg_out [10] $ (\AR|reg_out [10] $ (!\alu_0|Add0~19 )))) # (GND)
// \alu_0|Add0~21  = CARRY((\BR|reg_out [10] & ((\AR|reg_out [10]) # (!\alu_0|Add0~19 ))) # (!\BR|reg_out [10] & (\AR|reg_out [10] & !\alu_0|Add0~19 )))

	.dataa(\BR|reg_out [10]),
	.datab(\AR|reg_out [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_0|Add0~19 ),
	.combout(\alu_0|Add0~20_combout ),
	.cout(\alu_0|Add0~21 ));
// synopsys translate_off
defparam \alu_0|Add0~20 .lut_mask = 16'h698E;
defparam \alu_0|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N6
cycloneive_lcell_comb \alu_0|Add0~22 (
// Equation(s):
// \alu_0|Add0~22_combout  = (\BR|reg_out [11] & ((\AR|reg_out [11] & (\alu_0|Add0~21  & VCC)) # (!\AR|reg_out [11] & (!\alu_0|Add0~21 )))) # (!\BR|reg_out [11] & ((\AR|reg_out [11] & (!\alu_0|Add0~21 )) # (!\AR|reg_out [11] & ((\alu_0|Add0~21 ) # (GND)))))
// \alu_0|Add0~23  = CARRY((\BR|reg_out [11] & (!\AR|reg_out [11] & !\alu_0|Add0~21 )) # (!\BR|reg_out [11] & ((!\alu_0|Add0~21 ) # (!\AR|reg_out [11]))))

	.dataa(\BR|reg_out [11]),
	.datab(\AR|reg_out [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_0|Add0~21 ),
	.combout(\alu_0|Add0~22_combout ),
	.cout(\alu_0|Add0~23 ));
// synopsys translate_off
defparam \alu_0|Add0~22 .lut_mask = 16'h9617;
defparam \alu_0|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N8
cycloneive_lcell_comb \alu_0|Add0~24 (
// Equation(s):
// \alu_0|Add0~24_combout  = ((\BR|reg_out [12] $ (\AR|reg_out [12] $ (!\alu_0|Add0~23 )))) # (GND)
// \alu_0|Add0~25  = CARRY((\BR|reg_out [12] & ((\AR|reg_out [12]) # (!\alu_0|Add0~23 ))) # (!\BR|reg_out [12] & (\AR|reg_out [12] & !\alu_0|Add0~23 )))

	.dataa(\BR|reg_out [12]),
	.datab(\AR|reg_out [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_0|Add0~23 ),
	.combout(\alu_0|Add0~24_combout ),
	.cout(\alu_0|Add0~25 ));
// synopsys translate_off
defparam \alu_0|Add0~24 .lut_mask = 16'h698E;
defparam \alu_0|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N10
cycloneive_lcell_comb \alu_0|Add0~26 (
// Equation(s):
// \alu_0|Add0~26_combout  = (\BR|reg_out [13] & ((\AR|reg_out [13] & (\alu_0|Add0~25  & VCC)) # (!\AR|reg_out [13] & (!\alu_0|Add0~25 )))) # (!\BR|reg_out [13] & ((\AR|reg_out [13] & (!\alu_0|Add0~25 )) # (!\AR|reg_out [13] & ((\alu_0|Add0~25 ) # (GND)))))
// \alu_0|Add0~27  = CARRY((\BR|reg_out [13] & (!\AR|reg_out [13] & !\alu_0|Add0~25 )) # (!\BR|reg_out [13] & ((!\alu_0|Add0~25 ) # (!\AR|reg_out [13]))))

	.dataa(\BR|reg_out [13]),
	.datab(\AR|reg_out [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_0|Add0~25 ),
	.combout(\alu_0|Add0~26_combout ),
	.cout(\alu_0|Add0~27 ));
// synopsys translate_off
defparam \alu_0|Add0~26 .lut_mask = 16'h9617;
defparam \alu_0|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N2
cycloneive_lcell_comb \alu_0|Mux0~1 (
// Equation(s):
// \alu_0|Mux0~1_combout  = (\IR|reg_out [0] & (\BR|reg_out [0])) # (!\IR|reg_out [0] & ((\BR|reg_out [1])))

	.dataa(\BR|reg_out [0]),
	.datab(gnd),
	.datac(\BR|reg_out [1]),
	.datad(\IR|reg_out [0]),
	.cin(gnd),
	.combout(\alu_0|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|Mux0~1 .lut_mask = 16'hAAF0;
defparam \alu_0|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N28
cycloneive_lcell_comb \alu_0|ShiftLeft0~23 (
// Equation(s):
// \alu_0|ShiftLeft0~23_combout  = (\IR|reg_out [1] & (\BR|reg_out [2])) # (!\IR|reg_out [1] & ((\BR|reg_out [4])))

	.dataa(\IR|reg_out [1]),
	.datab(gnd),
	.datac(\BR|reg_out [2]),
	.datad(\BR|reg_out [4]),
	.cin(gnd),
	.combout(\alu_0|ShiftLeft0~23_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~23 .lut_mask = 16'hF5A0;
defparam \alu_0|ShiftLeft0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N18
cycloneive_lcell_comb \alu_0|ShiftLeft0~5 (
// Equation(s):
// \alu_0|ShiftLeft0~5_combout  = (\IR|reg_out [1] & (\BR|reg_out [3])) # (!\IR|reg_out [1] & ((\BR|reg_out [5])))

	.dataa(gnd),
	.datab(\BR|reg_out [3]),
	.datac(\IR|reg_out [1]),
	.datad(\BR|reg_out [5]),
	.cin(gnd),
	.combout(\alu_0|ShiftLeft0~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~5 .lut_mask = 16'hCFC0;
defparam \alu_0|ShiftLeft0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N24
cycloneive_lcell_comb \alu_0|ShiftLeft0~42 (
// Equation(s):
// \alu_0|ShiftLeft0~42_combout  = (!\IR|reg_out [2] & ((\IR|reg_out [0] & (\alu_0|ShiftLeft0~23_combout )) # (!\IR|reg_out [0] & ((\alu_0|ShiftLeft0~5_combout )))))

	.dataa(\IR|reg_out [2]),
	.datab(\alu_0|ShiftLeft0~23_combout ),
	.datac(\IR|reg_out [0]),
	.datad(\alu_0|ShiftLeft0~5_combout ),
	.cin(gnd),
	.combout(\alu_0|ShiftLeft0~42_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~42 .lut_mask = 16'h4540;
defparam \alu_0|ShiftLeft0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N26
cycloneive_lcell_comb \alu_0|ShiftLeft0~43 (
// Equation(s):
// \alu_0|ShiftLeft0~43_combout  = (\alu_0|ShiftLeft0~42_combout ) # ((\alu_0|Mux0~1_combout  & (\IR|reg_out [2] & !\IR|reg_out [1])))

	.dataa(\alu_0|Mux0~1_combout ),
	.datab(\IR|reg_out [2]),
	.datac(\IR|reg_out [1]),
	.datad(\alu_0|ShiftLeft0~42_combout ),
	.cin(gnd),
	.combout(\alu_0|ShiftLeft0~43_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~43 .lut_mask = 16'hFF08;
defparam \alu_0|ShiftLeft0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N14
cycloneive_lcell_comb \alu_0|alu_out[13]~150 (
// Equation(s):
// \alu_0|alu_out[13]~150_combout  = (\aluconu|ALU_Cnt [1]) # ((\alu_0|ShiftLeft0~43_combout ) # ((!\aluconu|ALU_Cnt [3]) # (!\IR|reg_out [3])))

	.dataa(\aluconu|ALU_Cnt [1]),
	.datab(\alu_0|ShiftLeft0~43_combout ),
	.datac(\IR|reg_out [3]),
	.datad(\aluconu|ALU_Cnt [3]),
	.cin(gnd),
	.combout(\alu_0|alu_out[13]~150_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[13]~150 .lut_mask = 16'hEFFF;
defparam \alu_0|alu_out[13]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N22
cycloneive_lcell_comb \alu_0|alu_out[12]~31 (
// Equation(s):
// \alu_0|alu_out[12]~31_combout  = (!\aluconu|ALU_Cnt [1] & (\IR|reg_out [3] & \aluconu|ALU_Cnt [3]))

	.dataa(\aluconu|ALU_Cnt [1]),
	.datab(gnd),
	.datac(\IR|reg_out [3]),
	.datad(\aluconu|ALU_Cnt [3]),
	.cin(gnd),
	.combout(\alu_0|alu_out[12]~31_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[12]~31 .lut_mask = 16'h5000;
defparam \alu_0|alu_out[12]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N16
cycloneive_lcell_comb \alu_0|alu_out[13]~47 (
// Equation(s):
// \alu_0|alu_out[13]~47_combout  = (\alu_0|alu_out[12]~31_combout  & (((\alu_0|alu_out[13]~150_combout )))) # (!\alu_0|alu_out[12]~31_combout  & ((\alu_0|Add0~26_combout ) # ((\alu_0|alu_out[13]~44_combout ))))

	.dataa(\alu_0|Add0~26_combout ),
	.datab(\alu_0|alu_out[13]~150_combout ),
	.datac(\alu_0|alu_out[12]~31_combout ),
	.datad(\alu_0|alu_out[13]~44_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[13]~47_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[13]~47 .lut_mask = 16'hCFCA;
defparam \alu_0|alu_out[13]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N6
cycloneive_lcell_comb \alu_0|ShiftLeft0~48 (
// Equation(s):
// \alu_0|ShiftLeft0~48_combout  = (!\IR|reg_out [1] & ((\IR|reg_out [0] & ((\BR|reg_out [0]))) # (!\IR|reg_out [0] & (\BR|reg_out [1]))))

	.dataa(\IR|reg_out [0]),
	.datab(\BR|reg_out [1]),
	.datac(\BR|reg_out [0]),
	.datad(\IR|reg_out [1]),
	.cin(gnd),
	.combout(\alu_0|ShiftLeft0~48_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~48 .lut_mask = 16'h00E4;
defparam \alu_0|ShiftLeft0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N8
cycloneive_lcell_comb \alu_0|ShiftLeft0~47 (
// Equation(s):
// \alu_0|ShiftLeft0~47_combout  = (\IR|reg_out [1] & ((\IR|reg_out [0] & ((\BR|reg_out [14]))) # (!\IR|reg_out [0] & (\BR|reg_out [15]))))

	.dataa(\BR|reg_out [15]),
	.datab(\IR|reg_out [0]),
	.datac(\IR|reg_out [1]),
	.datad(\BR|reg_out [14]),
	.cin(gnd),
	.combout(\alu_0|ShiftLeft0~47_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~47 .lut_mask = 16'hE020;
defparam \alu_0|ShiftLeft0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N10
cycloneive_lcell_comb \alu_0|ShiftLeft0~49 (
// Equation(s):
// \alu_0|ShiftLeft0~49_combout  = (\alu_0|ShiftLeft0~42_combout ) # ((\IR|reg_out [2] & ((\alu_0|ShiftLeft0~48_combout ) # (\alu_0|ShiftLeft0~47_combout ))))

	.dataa(\alu_0|ShiftLeft0~48_combout ),
	.datab(\IR|reg_out [2]),
	.datac(\alu_0|ShiftLeft0~47_combout ),
	.datad(\alu_0|ShiftLeft0~42_combout ),
	.cin(gnd),
	.combout(\alu_0|ShiftLeft0~49_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~49 .lut_mask = 16'hFFC8;
defparam \alu_0|ShiftLeft0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N0
cycloneive_lcell_comb \alu_0|alu_out[12]~32 (
// Equation(s):
// \alu_0|alu_out[12]~32_combout  = (\aluconu|ALU_Cnt [0] & \aluconu|ALU_Cnt [1])

	.dataa(\aluconu|ALU_Cnt [0]),
	.datab(gnd),
	.datac(\aluconu|ALU_Cnt [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu_0|alu_out[12]~32_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[12]~32 .lut_mask = 16'hA0A0;
defparam \alu_0|alu_out[12]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N2
cycloneive_lcell_comb \alu_0|alu_out[12]~33 (
// Equation(s):
// \alu_0|alu_out[12]~33_combout  = ((!\aluconu|ALU_Cnt [0] & !\IR|reg_out [3])) # (!\aluconu|ALU_Cnt [1])

	.dataa(\aluconu|ALU_Cnt [0]),
	.datab(\IR|reg_out [3]),
	.datac(\aluconu|ALU_Cnt [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu_0|alu_out[12]~33_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[12]~33 .lut_mask = 16'h1F1F;
defparam \alu_0|alu_out[12]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N4
cycloneive_lcell_comb \alu_0|alu_out[12]~34 (
// Equation(s):
// \alu_0|alu_out[12]~34_combout  = (\aluconu|ALU_Cnt [1] & ((\IR|reg_out [3]) # (!\aluconu|ALU_Cnt [0])))

	.dataa(\aluconu|ALU_Cnt [0]),
	.datab(\IR|reg_out [3]),
	.datac(\aluconu|ALU_Cnt [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu_0|alu_out[12]~34_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[12]~34 .lut_mask = 16'hD0D0;
defparam \alu_0|alu_out[12]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N0
cycloneive_lcell_comb \alu_0|ShiftRight0~24 (
// Equation(s):
// \alu_0|ShiftRight0~24_combout  = (\IR|reg_out [0] & (\BR|reg_out [14])) # (!\IR|reg_out [0] & ((\BR|reg_out [13])))

	.dataa(\IR|reg_out [0]),
	.datab(gnd),
	.datac(\BR|reg_out [14]),
	.datad(\BR|reg_out [13]),
	.cin(gnd),
	.combout(\alu_0|ShiftRight0~24_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftRight0~24 .lut_mask = 16'hF5A0;
defparam \alu_0|ShiftRight0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N24
cycloneive_lcell_comb \alu_0|ShiftRight0~26 (
// Equation(s):
// \alu_0|ShiftRight0~26_combout  = (\BR|reg_out [15] & (!\IR|reg_out [0] & \IR|reg_out [1]))

	.dataa(\BR|reg_out [15]),
	.datab(\IR|reg_out [0]),
	.datac(gnd),
	.datad(\IR|reg_out [1]),
	.cin(gnd),
	.combout(\alu_0|ShiftRight0~26_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftRight0~26 .lut_mask = 16'h2200;
defparam \alu_0|ShiftRight0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N12
cycloneive_lcell_comb \alu_0|ShiftRight0~27 (
// Equation(s):
// \alu_0|ShiftRight0~27_combout  = (!\IR|reg_out [2] & ((\alu_0|ShiftRight0~26_combout ) # ((!\IR|reg_out [1] & \alu_0|ShiftRight0~24_combout ))))

	.dataa(\IR|reg_out [1]),
	.datab(\alu_0|ShiftRight0~24_combout ),
	.datac(\IR|reg_out [2]),
	.datad(\alu_0|ShiftRight0~26_combout ),
	.cin(gnd),
	.combout(\alu_0|ShiftRight0~27_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftRight0~27 .lut_mask = 16'h0F04;
defparam \alu_0|ShiftRight0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N14
cycloneive_lcell_comb \alu_0|alu_out[13]~46 (
// Equation(s):
// \alu_0|alu_out[13]~46_combout  = (\alu_0|alu_out[12]~33_combout  & ((\alu_0|alu_out[12]~34_combout  & ((\alu_0|ShiftRight0~27_combout ))) # (!\alu_0|alu_out[12]~34_combout  & (\alu_0|ShiftLeft0~46_combout )))) # (!\alu_0|alu_out[12]~33_combout  & 
// (((!\alu_0|alu_out[12]~34_combout ))))

	.dataa(\alu_0|alu_out[12]~33_combout ),
	.datab(\alu_0|ShiftLeft0~46_combout ),
	.datac(\alu_0|alu_out[12]~34_combout ),
	.datad(\alu_0|ShiftRight0~27_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[13]~46_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[13]~46 .lut_mask = 16'hAD0D;
defparam \alu_0|alu_out[13]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N10
cycloneive_lcell_comb \alu_0|ShiftRight0~25 (
// Equation(s):
// \alu_0|ShiftRight0~25_combout  = (\IR|reg_out [1] & (((\BR|reg_out [15])))) # (!\IR|reg_out [1] & ((\IR|reg_out [2] & ((\BR|reg_out [15]))) # (!\IR|reg_out [2] & (\alu_0|ShiftRight0~24_combout ))))

	.dataa(\IR|reg_out [1]),
	.datab(\alu_0|ShiftRight0~24_combout ),
	.datac(\IR|reg_out [2]),
	.datad(\BR|reg_out [15]),
	.cin(gnd),
	.combout(\alu_0|ShiftRight0~25_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftRight0~25 .lut_mask = 16'hFE04;
defparam \alu_0|ShiftRight0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N0
cycloneive_lcell_comb \alu_0|alu_out[13]~48 (
// Equation(s):
// \alu_0|alu_out[13]~48_combout  = (\alu_0|alu_out[12]~32_combout  & ((\alu_0|alu_out[13]~46_combout  & ((\alu_0|ShiftRight0~25_combout ))) # (!\alu_0|alu_out[13]~46_combout  & (\BR|reg_out [15])))) # (!\alu_0|alu_out[12]~32_combout  & 
// (((\alu_0|alu_out[13]~46_combout ))))

	.dataa(\alu_0|alu_out[12]~32_combout ),
	.datab(\BR|reg_out [15]),
	.datac(\alu_0|alu_out[13]~46_combout ),
	.datad(\alu_0|ShiftRight0~25_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[13]~48_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[13]~48 .lut_mask = 16'hF858;
defparam \alu_0|alu_out[13]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N26
cycloneive_lcell_comb \alu_0|alu_out[13]~49 (
// Equation(s):
// \alu_0|alu_out[13]~49_combout  = (\alu_0|alu_out[12]~37_combout  & ((\alu_0|alu_out[12]~31_combout  & (\alu_0|ShiftLeft0~49_combout )) # (!\alu_0|alu_out[12]~31_combout  & ((\alu_0|alu_out[13]~48_combout ))))) # (!\alu_0|alu_out[12]~37_combout  & 
// (((\alu_0|alu_out[12]~31_combout ))))

	.dataa(\alu_0|ShiftLeft0~49_combout ),
	.datab(\alu_0|alu_out[12]~37_combout ),
	.datac(\alu_0|alu_out[12]~31_combout ),
	.datad(\alu_0|alu_out[13]~48_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[13]~49_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[13]~49 .lut_mask = 16'hBCB0;
defparam \alu_0|alu_out[13]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N20
cycloneive_lcell_comb \alu_0|alu_out[13]~50 (
// Equation(s):
// \alu_0|alu_out[13]~50_combout  = (\alu_0|alu_out[12]~37_combout  & (((\alu_0|alu_out[13]~49_combout )))) # (!\alu_0|alu_out[12]~37_combout  & (\alu_0|alu_out[13]~47_combout  & ((\alu_0|alu_out[13]~45_combout ) # (\alu_0|alu_out[13]~49_combout ))))

	.dataa(\alu_0|alu_out[13]~45_combout ),
	.datab(\alu_0|alu_out[13]~47_combout ),
	.datac(\alu_0|alu_out[13]~49_combout ),
	.datad(\alu_0|alu_out[12]~37_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[13]~50_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[13]~50 .lut_mask = 16'hF0C8;
defparam \alu_0|alu_out[13]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N18
cycloneive_lcell_comb \alu_0|alu_out[13]~43 (
// Equation(s):
// \alu_0|alu_out[13]~43_combout  = \AR|reg_out [13] $ (((!\aluconu|ALU_Cnt [1] & \BR|reg_out [13])))

	.dataa(\aluconu|ALU_Cnt [1]),
	.datab(gnd),
	.datac(\AR|reg_out [13]),
	.datad(\BR|reg_out [13]),
	.cin(gnd),
	.combout(\alu_0|alu_out[13]~43_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[13]~43 .lut_mask = 16'hA5F0;
defparam \alu_0|alu_out[13]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N14
cycloneive_lcell_comb \alu_0|alu_out[13]~51 (
// Equation(s):
// \alu_0|alu_out[13]~51_combout  = (\alu_0|alu_out[13]~50_combout  & (((\alu_0|S~2_combout  & \alu_0|alu_out[13]~43_combout )) # (!\aluconu|ALU_Cnt [2]))) # (!\alu_0|alu_out[13]~50_combout  & (\alu_0|S~2_combout  & (\alu_0|alu_out[13]~43_combout )))

	.dataa(\alu_0|alu_out[13]~50_combout ),
	.datab(\alu_0|S~2_combout ),
	.datac(\alu_0|alu_out[13]~43_combout ),
	.datad(\aluconu|ALU_Cnt [2]),
	.cin(gnd),
	.combout(\alu_0|alu_out[13]~51_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[13]~51 .lut_mask = 16'hC0EA;
defparam \alu_0|alu_out[13]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N15
dffeas \DR|reg_out[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\alu_0|alu_out[13]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controls|always0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR|reg_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \DR|reg_out[13] .is_wysiwyg = "true";
defparam \DR|reg_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N30
cycloneive_lcell_comb \pc_0|Add0~13 (
// Equation(s):
// \pc_0|Add0~13_combout  = (\controls|jump~0_combout  & ((\DR|reg_out [13]))) # (!\controls|jump~0_combout  & (\pc_0|pc_out [13]))

	.dataa(\pc_0|pc_out [13]),
	.datab(\controls|jump~0_combout ),
	.datac(gnd),
	.datad(\DR|reg_out [13]),
	.cin(gnd),
	.combout(\pc_0|Add0~13_combout ),
	.cout());
// synopsys translate_off
defparam \pc_0|Add0~13 .lut_mask = 16'hEE22;
defparam \pc_0|Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N28
cycloneive_lcell_comb \pc_0|pc_out[14]~44 (
// Equation(s):
// \pc_0|pc_out[14]~44_combout  = (\pc_0|Add0~14_combout  & (\pc_0|pc_out[13]~43  $ (GND))) # (!\pc_0|Add0~14_combout  & (!\pc_0|pc_out[13]~43  & VCC))
// \pc_0|pc_out[14]~45  = CARRY((\pc_0|Add0~14_combout  & !\pc_0|pc_out[13]~43 ))

	.dataa(\pc_0|Add0~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_0|pc_out[13]~43 ),
	.combout(\pc_0|pc_out[14]~44_combout ),
	.cout(\pc_0|pc_out[14]~45 ));
// synopsys translate_off
defparam \pc_0|pc_out[14]~44 .lut_mask = 16'hA50A;
defparam \pc_0|pc_out[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y17_N29
dffeas \pc_0|pc_out[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_0|pc_out[14]~44_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_0|pc_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_0|pc_out[14] .is_wysiwyg = "true";
defparam \pc_0|pc_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N14
cycloneive_lcell_comb \pc_0|Add0~14 (
// Equation(s):
// \pc_0|Add0~14_combout  = (\controls|jump~0_combout  & (\DR|reg_out [14])) # (!\controls|jump~0_combout  & ((\pc_0|pc_out [14])))

	.dataa(\DR|reg_out [14]),
	.datab(\controls|jump~0_combout ),
	.datac(gnd),
	.datad(\pc_0|pc_out [14]),
	.cin(gnd),
	.combout(\pc_0|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \pc_0|Add0~14 .lut_mask = 16'hBB88;
defparam \pc_0|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N30
cycloneive_lcell_comb \pc_0|pc_out[15]~46 (
// Equation(s):
// \pc_0|pc_out[15]~46_combout  = \pc_0|pc_out[14]~45  $ (\pc_0|Add0~15_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pc_0|Add0~15_combout ),
	.cin(\pc_0|pc_out[14]~45 ),
	.combout(\pc_0|pc_out[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \pc_0|pc_out[15]~46 .lut_mask = 16'h0FF0;
defparam \pc_0|pc_out[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y17_N31
dffeas \pc_0|pc_out[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_0|pc_out[15]~46_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_0|pc_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_0|pc_out[15] .is_wysiwyg = "true";
defparam \pc_0|pc_out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y15_N31
dffeas \BR|reg_out[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\BR|reg_out[15]~0_combout ),
	.asdata(\pc_0|pc_out [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controls|jump~0_combout ),
	.ena(\controls|always0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|reg_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|reg_out[15] .is_wysiwyg = "true";
defparam \BR|reg_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N8
cycloneive_lcell_comb \AR|reg_out[15]~8 (
// Equation(s):
// \AR|reg_out[15]~8_combout  = (\controls|m2_s~1_combout  & (\registerfile|Mux0~4_combout )) # (!\controls|m2_s~1_combout  & ((\IR|reg_out [7])))

	.dataa(\registerfile|Mux0~4_combout ),
	.datab(\controls|m2_s~1_combout ),
	.datac(gnd),
	.datad(\IR|reg_out [7]),
	.cin(gnd),
	.combout(\AR|reg_out[15]~8_combout ),
	.cout());
// synopsys translate_off
defparam \AR|reg_out[15]~8 .lut_mask = 16'hBB88;
defparam \AR|reg_out[15]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y18_N9
dffeas \AR|reg_out[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\AR|reg_out[15]~8_combout ),
	.asdata(\IR|reg_out [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controls|m9_s~0_combout ),
	.ena(\controls|ar_e~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|reg_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|reg_out[15] .is_wysiwyg = "true";
defparam \AR|reg_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N30
cycloneive_lcell_comb \alu_0|S~9 (
// Equation(s):
// \alu_0|S~9_combout  = (\alu_0|S~2_combout  & (\AR|reg_out [15] $ (((\BR|reg_out [15] & !\aluconu|ALU_Cnt [1])))))

	.dataa(\BR|reg_out [15]),
	.datab(\AR|reg_out [15]),
	.datac(\alu_0|S~2_combout ),
	.datad(\aluconu|ALU_Cnt [1]),
	.cin(gnd),
	.combout(\alu_0|S~9_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|S~9 .lut_mask = 16'hC060;
defparam \alu_0|S~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N12
cycloneive_lcell_comb \alu_0|S~3 (
// Equation(s):
// \alu_0|S~3_combout  = (!\aluconu|ALU_Cnt [2] & !\aluconu|ALU_Cnt [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\aluconu|ALU_Cnt [2]),
	.datad(\aluconu|ALU_Cnt [3]),
	.cin(gnd),
	.combout(\alu_0|S~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|S~3 .lut_mask = 16'h000F;
defparam \alu_0|S~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N24
cycloneive_lcell_comb \AR|reg_out[14]~9 (
// Equation(s):
// \AR|reg_out[14]~9_combout  = (\controls|m2_s~1_combout  & (\registerfile|Mux1~4_combout )) # (!\controls|m2_s~1_combout  & ((\IR|reg_out [7])))

	.dataa(\registerfile|Mux1~4_combout ),
	.datab(\controls|m2_s~1_combout ),
	.datac(gnd),
	.datad(\IR|reg_out [7]),
	.cin(gnd),
	.combout(\AR|reg_out[14]~9_combout ),
	.cout());
// synopsys translate_off
defparam \AR|reg_out[14]~9 .lut_mask = 16'hBB88;
defparam \AR|reg_out[14]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y18_N25
dffeas \AR|reg_out[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\AR|reg_out[14]~9_combout ),
	.asdata(\IR|reg_out [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controls|m9_s~0_combout ),
	.ena(\controls|ar_e~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|reg_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|reg_out[14] .is_wysiwyg = "true";
defparam \AR|reg_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N12
cycloneive_lcell_comb \alu_0|Add0~28 (
// Equation(s):
// \alu_0|Add0~28_combout  = ((\AR|reg_out [14] $ (\BR|reg_out [14] $ (!\alu_0|Add0~27 )))) # (GND)
// \alu_0|Add0~29  = CARRY((\AR|reg_out [14] & ((\BR|reg_out [14]) # (!\alu_0|Add0~27 ))) # (!\AR|reg_out [14] & (\BR|reg_out [14] & !\alu_0|Add0~27 )))

	.dataa(\AR|reg_out [14]),
	.datab(\BR|reg_out [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_0|Add0~27 ),
	.combout(\alu_0|Add0~28_combout ),
	.cout(\alu_0|Add0~29 ));
// synopsys translate_off
defparam \alu_0|Add0~28 .lut_mask = 16'h698E;
defparam \alu_0|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N14
cycloneive_lcell_comb \alu_0|Add0~30 (
// Equation(s):
// \alu_0|Add0~30_combout  = (\AR|reg_out [15] & ((\BR|reg_out [15] & (\alu_0|Add0~29  & VCC)) # (!\BR|reg_out [15] & (!\alu_0|Add0~29 )))) # (!\AR|reg_out [15] & ((\BR|reg_out [15] & (!\alu_0|Add0~29 )) # (!\BR|reg_out [15] & ((\alu_0|Add0~29 ) # (GND)))))
// \alu_0|Add0~31  = CARRY((\AR|reg_out [15] & (!\BR|reg_out [15] & !\alu_0|Add0~29 )) # (!\AR|reg_out [15] & ((!\alu_0|Add0~29 ) # (!\BR|reg_out [15]))))

	.dataa(\AR|reg_out [15]),
	.datab(\BR|reg_out [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_0|Add0~29 ),
	.combout(\alu_0|Add0~30_combout ),
	.cout(\alu_0|Add0~31 ));
// synopsys translate_off
defparam \alu_0|Add0~30 .lut_mask = 16'h9617;
defparam \alu_0|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N24
cycloneive_lcell_comb \alu_0|S~10 (
// Equation(s):
// \alu_0|S~10_combout  = (\BR|reg_out [15] & ((\aluconu|ALU_Cnt [0]) # ((\AR|reg_out [15] & \aluconu|ALU_Cnt [1])))) # (!\BR|reg_out [15] & (\aluconu|ALU_Cnt [0] & ((\AR|reg_out [15]) # (!\aluconu|ALU_Cnt [1]))))

	.dataa(\BR|reg_out [15]),
	.datab(\AR|reg_out [15]),
	.datac(\aluconu|ALU_Cnt [0]),
	.datad(\aluconu|ALU_Cnt [1]),
	.cin(gnd),
	.combout(\alu_0|S~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|S~10 .lut_mask = 16'hE8F0;
defparam \alu_0|S~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N12
cycloneive_lcell_comb \alu_0|Add1~28 (
// Equation(s):
// \alu_0|Add1~28_combout  = ((\BR|reg_out [14] $ (\AR|reg_out [14] $ (\alu_0|Add1~27 )))) # (GND)
// \alu_0|Add1~29  = CARRY((\BR|reg_out [14] & ((!\alu_0|Add1~27 ) # (!\AR|reg_out [14]))) # (!\BR|reg_out [14] & (!\AR|reg_out [14] & !\alu_0|Add1~27 )))

	.dataa(\BR|reg_out [14]),
	.datab(\AR|reg_out [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_0|Add1~27 ),
	.combout(\alu_0|Add1~28_combout ),
	.cout(\alu_0|Add1~29 ));
// synopsys translate_off
defparam \alu_0|Add1~28 .lut_mask = 16'h962B;
defparam \alu_0|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N14
cycloneive_lcell_comb \alu_0|Add1~30 (
// Equation(s):
// \alu_0|Add1~30_combout  = (\BR|reg_out [15] & ((\AR|reg_out [15] & (!\alu_0|Add1~29 )) # (!\AR|reg_out [15] & (\alu_0|Add1~29  & VCC)))) # (!\BR|reg_out [15] & ((\AR|reg_out [15] & ((\alu_0|Add1~29 ) # (GND))) # (!\AR|reg_out [15] & (!\alu_0|Add1~29 ))))
// \alu_0|Add1~31  = CARRY((\BR|reg_out [15] & (\AR|reg_out [15] & !\alu_0|Add1~29 )) # (!\BR|reg_out [15] & ((\AR|reg_out [15]) # (!\alu_0|Add1~29 ))))

	.dataa(\BR|reg_out [15]),
	.datab(\AR|reg_out [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_0|Add1~29 ),
	.combout(\alu_0|Add1~30_combout ),
	.cout(\alu_0|Add1~31 ));
// synopsys translate_off
defparam \alu_0|Add1~30 .lut_mask = 16'h694D;
defparam \alu_0|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N26
cycloneive_lcell_comb \alu_0|S~11 (
// Equation(s):
// \alu_0|S~11_combout  = (\alu_0|S~10_combout  & (((\alu_0|Add1~30_combout ) # (\aluconu|ALU_Cnt [1])))) # (!\alu_0|S~10_combout  & (\alu_0|Add0~30_combout  & ((!\aluconu|ALU_Cnt [1]))))

	.dataa(\alu_0|Add0~30_combout ),
	.datab(\alu_0|S~10_combout ),
	.datac(\alu_0|Add1~30_combout ),
	.datad(\aluconu|ALU_Cnt [1]),
	.cin(gnd),
	.combout(\alu_0|S~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|S~11 .lut_mask = 16'hCCE2;
defparam \alu_0|S~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N2
cycloneive_lcell_comb \alu_0|ShiftLeft0~12 (
// Equation(s):
// \alu_0|ShiftLeft0~12_combout  = (\IR|reg_out [1] & ((\BR|reg_out [12]))) # (!\IR|reg_out [1] & (\BR|reg_out [14]))

	.dataa(gnd),
	.datab(\BR|reg_out [14]),
	.datac(\IR|reg_out [1]),
	.datad(\BR|reg_out [12]),
	.cin(gnd),
	.combout(\alu_0|ShiftLeft0~12_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~12 .lut_mask = 16'hFC0C;
defparam \alu_0|ShiftLeft0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y15_N24
cycloneive_lcell_comb \alu_0|ShiftLeft0~32 (
// Equation(s):
// \alu_0|ShiftLeft0~32_combout  = (!\IR|reg_out [0] & ((\IR|reg_out [1] & ((\BR|reg_out [13]))) # (!\IR|reg_out [1] & (\BR|reg_out [15]))))

	.dataa(\BR|reg_out [15]),
	.datab(\IR|reg_out [0]),
	.datac(\IR|reg_out [1]),
	.datad(\BR|reg_out [13]),
	.cin(gnd),
	.combout(\alu_0|ShiftLeft0~32_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~32 .lut_mask = 16'h3202;
defparam \alu_0|ShiftLeft0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y15_N18
cycloneive_lcell_comb \alu_0|ShiftLeft0~33 (
// Equation(s):
// \alu_0|ShiftLeft0~33_combout  = (\alu_0|ShiftLeft0~32_combout ) # ((\alu_0|ShiftLeft0~12_combout  & \IR|reg_out [0]))

	.dataa(\alu_0|ShiftLeft0~12_combout ),
	.datab(gnd),
	.datac(\IR|reg_out [0]),
	.datad(\alu_0|ShiftLeft0~32_combout ),
	.cin(gnd),
	.combout(\alu_0|ShiftLeft0~33_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~33 .lut_mask = 16'hFFA0;
defparam \alu_0|ShiftLeft0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N28
cycloneive_lcell_comb \alu_0|ShiftLeft0~25 (
// Equation(s):
// \alu_0|ShiftLeft0~25_combout  = (\IR|reg_out [1] & (\BR|reg_out [5])) # (!\IR|reg_out [1] & ((\BR|reg_out [7])))

	.dataa(\BR|reg_out [5]),
	.datab(gnd),
	.datac(\IR|reg_out [1]),
	.datad(\BR|reg_out [7]),
	.cin(gnd),
	.combout(\alu_0|ShiftLeft0~25_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~25 .lut_mask = 16'hAFA0;
defparam \alu_0|ShiftLeft0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N4
cycloneive_lcell_comb \alu_0|ShiftLeft0~6 (
// Equation(s):
// \alu_0|ShiftLeft0~6_combout  = (\IR|reg_out [1] & (\BR|reg_out [4])) # (!\IR|reg_out [1] & ((\BR|reg_out [6])))

	.dataa(\BR|reg_out [4]),
	.datab(\BR|reg_out [6]),
	.datac(\IR|reg_out [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu_0|ShiftLeft0~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~6 .lut_mask = 16'hACAC;
defparam \alu_0|ShiftLeft0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N24
cycloneive_lcell_comb \alu_0|ShiftLeft0~37 (
// Equation(s):
// \alu_0|ShiftLeft0~37_combout  = (\IR|reg_out [0] & ((\alu_0|ShiftLeft0~6_combout ))) # (!\IR|reg_out [0] & (\alu_0|ShiftLeft0~25_combout ))

	.dataa(gnd),
	.datab(\alu_0|ShiftLeft0~25_combout ),
	.datac(\IR|reg_out [0]),
	.datad(\alu_0|ShiftLeft0~6_combout ),
	.cin(gnd),
	.combout(\alu_0|ShiftLeft0~37_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~37 .lut_mask = 16'hFC0C;
defparam \alu_0|ShiftLeft0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N2
cycloneive_lcell_comb \alu_0|S~7 (
// Equation(s):
// \alu_0|S~7_combout  = (!\IR|reg_out [2] & ((\IR|reg_out [3] & ((\alu_0|ShiftLeft0~37_combout ))) # (!\IR|reg_out [3] & (\alu_0|ShiftLeft0~33_combout ))))

	.dataa(\alu_0|ShiftLeft0~33_combout ),
	.datab(\IR|reg_out [3]),
	.datac(\IR|reg_out [2]),
	.datad(\alu_0|ShiftLeft0~37_combout ),
	.cin(gnd),
	.combout(\alu_0|S~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|S~7 .lut_mask = 16'h0E02;
defparam \alu_0|S~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N26
cycloneive_lcell_comb \alu_0|ShiftLeft0~9 (
// Equation(s):
// \alu_0|ShiftLeft0~9_combout  = (\IR|reg_out [1] & ((\BR|reg_out [8]))) # (!\IR|reg_out [1] & (\BR|reg_out [10]))

	.dataa(\BR|reg_out [10]),
	.datab(gnd),
	.datac(\IR|reg_out [1]),
	.datad(\BR|reg_out [8]),
	.cin(gnd),
	.combout(\alu_0|ShiftLeft0~9_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~9 .lut_mask = 16'hFA0A;
defparam \alu_0|ShiftLeft0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N22
cycloneive_lcell_comb \alu_0|ShiftLeft0~31 (
// Equation(s):
// \alu_0|ShiftLeft0~31_combout  = (\IR|reg_out [0] & ((\alu_0|ShiftLeft0~9_combout ))) # (!\IR|reg_out [0] & (\alu_0|ShiftLeft0~19_combout ))

	.dataa(\alu_0|ShiftLeft0~19_combout ),
	.datab(\IR|reg_out [0]),
	.datac(\alu_0|ShiftLeft0~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu_0|ShiftLeft0~31_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~31 .lut_mask = 16'hE2E2;
defparam \alu_0|ShiftLeft0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N8
cycloneive_lcell_comb \alu_0|ShiftLeft0~35 (
// Equation(s):
// \alu_0|ShiftLeft0~35_combout  = (!\IR|reg_out [1] & ((\IR|reg_out [0] & ((\BR|reg_out [2]))) # (!\IR|reg_out [0] & (\BR|reg_out [3]))))

	.dataa(\IR|reg_out [0]),
	.datab(\BR|reg_out [3]),
	.datac(\BR|reg_out [2]),
	.datad(\IR|reg_out [1]),
	.cin(gnd),
	.combout(\alu_0|ShiftLeft0~35_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~35 .lut_mask = 16'h00E4;
defparam \alu_0|ShiftLeft0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N12
cycloneive_lcell_comb \alu_0|ShiftLeft0~36 (
// Equation(s):
// \alu_0|ShiftLeft0~36_combout  = (\alu_0|ShiftLeft0~35_combout ) # ((\IR|reg_out [1] & \alu_0|Mux0~1_combout ))

	.dataa(\IR|reg_out [1]),
	.datab(\alu_0|ShiftLeft0~35_combout ),
	.datac(\alu_0|Mux0~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu_0|ShiftLeft0~36_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~36 .lut_mask = 16'hECEC;
defparam \alu_0|ShiftLeft0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N8
cycloneive_lcell_comb \alu_0|S~6 (
// Equation(s):
// \alu_0|S~6_combout  = (\IR|reg_out [2] & ((\IR|reg_out [3] & ((\alu_0|ShiftLeft0~36_combout ))) # (!\IR|reg_out [3] & (\alu_0|ShiftLeft0~31_combout ))))

	.dataa(\IR|reg_out [2]),
	.datab(\alu_0|ShiftLeft0~31_combout ),
	.datac(\IR|reg_out [3]),
	.datad(\alu_0|ShiftLeft0~36_combout ),
	.cin(gnd),
	.combout(\alu_0|S~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|S~6 .lut_mask = 16'hA808;
defparam \alu_0|S~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N14
cycloneive_lcell_comb \alu_0|S~4 (
// Equation(s):
// \alu_0|S~4_combout  = (!\IR|reg_out [2] & (!\IR|reg_out [0] & (!\IR|reg_out [3] & !\IR|reg_out [1])))

	.dataa(\IR|reg_out [2]),
	.datab(\IR|reg_out [0]),
	.datac(\IR|reg_out [3]),
	.datad(\IR|reg_out [1]),
	.cin(gnd),
	.combout(\alu_0|S~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|S~4 .lut_mask = 16'h0001;
defparam \alu_0|S~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N8
cycloneive_lcell_comb \alu_0|S~5 (
// Equation(s):
// \alu_0|S~5_combout  = (\BR|reg_out [15] & (\aluconu|ALU_Cnt [1] & ((\alu_0|S~4_combout ) # (\aluconu|ALU_Cnt [0]))))

	.dataa(\BR|reg_out [15]),
	.datab(\alu_0|S~4_combout ),
	.datac(\aluconu|ALU_Cnt [1]),
	.datad(\aluconu|ALU_Cnt [0]),
	.cin(gnd),
	.combout(\alu_0|S~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|S~5 .lut_mask = 16'hA080;
defparam \alu_0|S~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N12
cycloneive_lcell_comb \alu_0|S~8 (
// Equation(s):
// \alu_0|S~8_combout  = (\alu_0|S~5_combout ) # ((!\aluconu|ALU_Cnt [1] & ((\alu_0|S~7_combout ) # (\alu_0|S~6_combout ))))

	.dataa(\aluconu|ALU_Cnt [1]),
	.datab(\alu_0|S~7_combout ),
	.datac(\alu_0|S~6_combout ),
	.datad(\alu_0|S~5_combout ),
	.cin(gnd),
	.combout(\alu_0|S~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|S~8 .lut_mask = 16'hFF54;
defparam \alu_0|S~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N6
cycloneive_lcell_comb \alu_0|S~13 (
// Equation(s):
// \alu_0|S~13_combout  = (!\aluconu|ALU_Cnt [2] & (\aluconu|ALU_Cnt [3] & \alu_0|S~8_combout ))

	.dataa(gnd),
	.datab(\aluconu|ALU_Cnt [2]),
	.datac(\aluconu|ALU_Cnt [3]),
	.datad(\alu_0|S~8_combout ),
	.cin(gnd),
	.combout(\alu_0|S~13_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|S~13 .lut_mask = 16'h3000;
defparam \alu_0|S~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N18
cycloneive_lcell_comb \alu_0|S~12 (
// Equation(s):
// \alu_0|S~12_combout  = (\alu_0|S~9_combout ) # ((\alu_0|S~13_combout ) # ((\alu_0|S~3_combout  & \alu_0|S~11_combout )))

	.dataa(\alu_0|S~9_combout ),
	.datab(\alu_0|S~3_combout ),
	.datac(\alu_0|S~11_combout ),
	.datad(\alu_0|S~13_combout ),
	.cin(gnd),
	.combout(\alu_0|S~12_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|S~12 .lut_mask = 16'hFFEA;
defparam \alu_0|S~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N28
cycloneive_lcell_comb \controls|Equal21~2 (
// Equation(s):
// \controls|Equal21~2_combout  = (\controls|Mux7~2_combout  & (!\controls|Mux8~2_combout  & (\IR|reg_out [15] & \IR|reg_out [14])))

	.dataa(\controls|Mux7~2_combout ),
	.datab(\controls|Mux8~2_combout ),
	.datac(\IR|reg_out [15]),
	.datad(\IR|reg_out [14]),
	.cin(gnd),
	.combout(\controls|Equal21~2_combout ),
	.cout());
// synopsys translate_off
defparam \controls|Equal21~2 .lut_mask = 16'h2000;
defparam \controls|Equal21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N4
cycloneive_lcell_comb \controls|szcv_s~0 (
// Equation(s):
// \controls|szcv_s~0_combout  = (\Equal0~1_combout  & ((\controls|Equal21~2_combout ) # ((\controls|Equal11~0_combout ) # (!\controls|ar_e~0_combout ))))

	.dataa(\Equal0~1_combout ),
	.datab(\controls|Equal21~2_combout ),
	.datac(\controls|Equal11~0_combout ),
	.datad(\controls|ar_e~0_combout ),
	.cin(gnd),
	.combout(\controls|szcv_s~0_combout ),
	.cout());
// synopsys translate_off
defparam \controls|szcv_s~0 .lut_mask = 16'hA8AA;
defparam \controls|szcv_s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y17_N19
dffeas \szcv_regi|reg_out[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu_0|S~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controls|szcv_s~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\szcv_regi|reg_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \szcv_regi|reg_out[3] .is_wysiwyg = "true";
defparam \szcv_regi|reg_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N20
cycloneive_lcell_comb \alu_0|V~0 (
// Equation(s):
// \alu_0|V~0_combout  = (\aluconu|ALU_Cnt [0] & (\BR|reg_out [15] $ (((!\AR|reg_out [15]))))) # (!\aluconu|ALU_Cnt [0] & ((\aluconu|ALU_Cnt [2]) # (\BR|reg_out [15] $ (\AR|reg_out [15]))))

	.dataa(\BR|reg_out [15]),
	.datab(\aluconu|ALU_Cnt [2]),
	.datac(\AR|reg_out [15]),
	.datad(\aluconu|ALU_Cnt [0]),
	.cin(gnd),
	.combout(\alu_0|V~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|V~0 .lut_mask = 16'hA5DE;
defparam \alu_0|V~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N28
cycloneive_lcell_comb \alu_0|V~1 (
// Equation(s):
// \alu_0|V~1_combout  = (\aluconu|ALU_Cnt [3]) # (\aluconu|ALU_Cnt [1])

	.dataa(\aluconu|ALU_Cnt [3]),
	.datab(gnd),
	.datac(\aluconu|ALU_Cnt [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu_0|V~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|V~1 .lut_mask = 16'hFAFA;
defparam \alu_0|V~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N24
cycloneive_lcell_comb \alu_0|V~2 (
// Equation(s):
// \alu_0|V~2_combout  = (!\alu_0|V~0_combout  & (!\alu_0|V~1_combout  & (\BR|reg_out [15] $ (\alu_0|S~12_combout ))))

	.dataa(\alu_0|V~0_combout ),
	.datab(\BR|reg_out [15]),
	.datac(\alu_0|S~12_combout ),
	.datad(\alu_0|V~1_combout ),
	.cin(gnd),
	.combout(\alu_0|V~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|V~2 .lut_mask = 16'h0014;
defparam \alu_0|V~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y17_N25
dffeas \szcv_regi|reg_out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\alu_0|V~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controls|szcv_s~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\szcv_regi|reg_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \szcv_regi|reg_out[0] .is_wysiwyg = "true";
defparam \szcv_regi|reg_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N18
cycloneive_lcell_comb \alu_0|Equal11~6 (
// Equation(s):
// \alu_0|Equal11~6_combout  = (!\alu_0|alu_out[0]~66_combout  & (!\alu_0|alu_out[6]~151_combout  & (!\alu_0|alu_out[1]~152_combout  & !\alu_0|alu_out[9]~88_combout )))

	.dataa(\alu_0|alu_out[0]~66_combout ),
	.datab(\alu_0|alu_out[6]~151_combout ),
	.datac(\alu_0|alu_out[1]~152_combout ),
	.datad(\alu_0|alu_out[9]~88_combout ),
	.cin(gnd),
	.combout(\alu_0|Equal11~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|Equal11~6 .lut_mask = 16'h0001;
defparam \alu_0|Equal11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N24
cycloneive_lcell_comb \alu_0|Equal11~5 (
// Equation(s):
// \alu_0|Equal11~5_combout  = (!\alu_0|alu_out[7]~29_combout  & !\alu_0|alu_out[8]~22_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu_0|alu_out[7]~29_combout ),
	.datad(\alu_0|alu_out[8]~22_combout ),
	.cin(gnd),
	.combout(\alu_0|Equal11~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|Equal11~5 .lut_mask = 16'h000F;
defparam \alu_0|Equal11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N20
cycloneive_lcell_comb \alu_0|Equal11~7 (
// Equation(s):
// \alu_0|Equal11~7_combout  = (!\alu_0|alu_out[10]~42_combout  & (\alu_0|Equal11~6_combout  & (!\alu_0|alu_out[13]~51_combout  & \alu_0|Equal11~5_combout )))

	.dataa(\alu_0|alu_out[10]~42_combout ),
	.datab(\alu_0|Equal11~6_combout ),
	.datac(\alu_0|alu_out[13]~51_combout ),
	.datad(\alu_0|Equal11~5_combout ),
	.cin(gnd),
	.combout(\alu_0|Equal11~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|Equal11~7 .lut_mask = 16'h0400;
defparam \alu_0|Equal11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N16
cycloneive_lcell_comb \alu_0|ShiftLeft0~18 (
// Equation(s):
// \alu_0|ShiftLeft0~18_combout  = (\IR|reg_out [1] & ((\IR|reg_out [0] & ((\BR|reg_out [13]))) # (!\IR|reg_out [0] & (\BR|reg_out [14]))))

	.dataa(\IR|reg_out [0]),
	.datab(\BR|reg_out [14]),
	.datac(\IR|reg_out [1]),
	.datad(\BR|reg_out [13]),
	.cin(gnd),
	.combout(\alu_0|ShiftLeft0~18_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~18 .lut_mask = 16'hE040;
defparam \alu_0|ShiftLeft0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N16
cycloneive_lcell_comb \alu_0|Mux0~0 (
// Equation(s):
// \alu_0|Mux0~0_combout  = (\BR|reg_out [15] & \IR|reg_out [0])

	.dataa(\BR|reg_out [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(\IR|reg_out [0]),
	.cin(gnd),
	.combout(\alu_0|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|Mux0~0 .lut_mask = 16'hAA00;
defparam \alu_0|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N22
cycloneive_lcell_comb \alu_0|Equal11~2 (
// Equation(s):
// \alu_0|Equal11~2_combout  = (!\IR|reg_out [2] & (!\alu_0|ShiftLeft0~18_combout  & ((\IR|reg_out [1]) # (!\alu_0|Mux0~0_combout ))))

	.dataa(\IR|reg_out [2]),
	.datab(\IR|reg_out [1]),
	.datac(\alu_0|ShiftLeft0~18_combout ),
	.datad(\alu_0|Mux0~0_combout ),
	.cin(gnd),
	.combout(\alu_0|Equal11~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|Equal11~2 .lut_mask = 16'h0405;
defparam \alu_0|Equal11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N16
cycloneive_lcell_comb \alu_0|Equal11~3 (
// Equation(s):
// \alu_0|Equal11~3_combout  = (\alu_0|Equal11~2_combout ) # ((\IR|reg_out [3]) # ((!\alu_0|ShiftLeft0~21_combout  & \IR|reg_out [2])))

	.dataa(\alu_0|ShiftLeft0~21_combout ),
	.datab(\alu_0|Equal11~2_combout ),
	.datac(\IR|reg_out [2]),
	.datad(\IR|reg_out [3]),
	.cin(gnd),
	.combout(\alu_0|Equal11~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|Equal11~3 .lut_mask = 16'hFFDC;
defparam \alu_0|Equal11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N16
cycloneive_lcell_comb \alu_0|Add0~32 (
// Equation(s):
// \alu_0|Add0~32_combout  = !\alu_0|Add0~31 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\alu_0|Add0~31 ),
	.combout(\alu_0|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|Add0~32 .lut_mask = 16'h0F0F;
defparam \alu_0|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N16
cycloneive_lcell_comb \alu_0|Add1~32 (
// Equation(s):
// \alu_0|Add1~32_combout  = \alu_0|Add1~31 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\alu_0|Add1~31 ),
	.combout(\alu_0|Add1~32_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|Add1~32 .lut_mask = 16'hF0F0;
defparam \alu_0|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N8
cycloneive_lcell_comb \alu_0|Equal11~0 (
// Equation(s):
// \alu_0|Equal11~0_combout  = (\aluconu|ALU_Cnt [0] & (((\aluconu|ALU_Cnt [3]) # (!\alu_0|Add1~32_combout )))) # (!\aluconu|ALU_Cnt [0] & (!\alu_0|Add0~32_combout  & (!\aluconu|ALU_Cnt [3])))

	.dataa(\alu_0|Add0~32_combout ),
	.datab(\aluconu|ALU_Cnt [0]),
	.datac(\aluconu|ALU_Cnt [3]),
	.datad(\alu_0|Add1~32_combout ),
	.cin(gnd),
	.combout(\alu_0|Equal11~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|Equal11~0 .lut_mask = 16'hC1CD;
defparam \alu_0|Equal11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N18
cycloneive_lcell_comb \alu_0|Equal11~1 (
// Equation(s):
// \alu_0|Equal11~1_combout  = (\aluconu|ALU_Cnt [1]) # ((\alu_0|Equal11~0_combout ) # (\aluconu|ALU_Cnt [2]))

	.dataa(\aluconu|ALU_Cnt [1]),
	.datab(gnd),
	.datac(\alu_0|Equal11~0_combout ),
	.datad(\aluconu|ALU_Cnt [2]),
	.cin(gnd),
	.combout(\alu_0|Equal11~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|Equal11~1 .lut_mask = 16'hFFFA;
defparam \alu_0|Equal11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N6
cycloneive_lcell_comb \alu_0|ShiftLeft0~26 (
// Equation(s):
// \alu_0|ShiftLeft0~26_combout  = (\IR|reg_out [1] & (\BR|reg_out [6])) # (!\IR|reg_out [1] & ((\BR|reg_out [8])))

	.dataa(\IR|reg_out [1]),
	.datab(\BR|reg_out [6]),
	.datac(gnd),
	.datad(\BR|reg_out [8]),
	.cin(gnd),
	.combout(\alu_0|ShiftLeft0~26_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~26 .lut_mask = 16'hDD88;
defparam \alu_0|ShiftLeft0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N6
cycloneive_lcell_comb \alu_0|ShiftLeft0~27 (
// Equation(s):
// \alu_0|ShiftLeft0~27_combout  = (\IR|reg_out [0] & (\alu_0|ShiftLeft0~25_combout )) # (!\IR|reg_out [0] & ((\alu_0|ShiftLeft0~26_combout )))

	.dataa(gnd),
	.datab(\alu_0|ShiftLeft0~25_combout ),
	.datac(\IR|reg_out [0]),
	.datad(\alu_0|ShiftLeft0~26_combout ),
	.cin(gnd),
	.combout(\alu_0|ShiftLeft0~27_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~27 .lut_mask = 16'hCFC0;
defparam \alu_0|ShiftLeft0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N26
cycloneive_lcell_comb \alu_0|ShiftLeft0~22 (
// Equation(s):
// \alu_0|ShiftLeft0~22_combout  = (\IR|reg_out [0] & ((\IR|reg_out [1] & ((\BR|reg_out [1]))) # (!\IR|reg_out [1] & (\BR|reg_out [3]))))

	.dataa(\IR|reg_out [1]),
	.datab(\BR|reg_out [3]),
	.datac(\BR|reg_out [1]),
	.datad(\IR|reg_out [0]),
	.cin(gnd),
	.combout(\alu_0|ShiftLeft0~22_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~22 .lut_mask = 16'hE400;
defparam \alu_0|ShiftLeft0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N22
cycloneive_lcell_comb \alu_0|ShiftLeft0~24 (
// Equation(s):
// \alu_0|ShiftLeft0~24_combout  = (\alu_0|ShiftLeft0~22_combout ) # ((!\IR|reg_out [0] & \alu_0|ShiftLeft0~23_combout ))

	.dataa(\IR|reg_out [0]),
	.datab(gnd),
	.datac(\alu_0|ShiftLeft0~22_combout ),
	.datad(\alu_0|ShiftLeft0~23_combout ),
	.cin(gnd),
	.combout(\alu_0|ShiftLeft0~24_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~24 .lut_mask = 16'hF5F0;
defparam \alu_0|ShiftLeft0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N2
cycloneive_lcell_comb \alu_0|ShiftLeft0~28 (
// Equation(s):
// \alu_0|ShiftLeft0~28_combout  = (\IR|reg_out [3] & ((\IR|reg_out [2] & ((\alu_0|ShiftLeft0~24_combout ))) # (!\IR|reg_out [2] & (\alu_0|ShiftLeft0~27_combout ))))

	.dataa(\alu_0|ShiftLeft0~27_combout ),
	.datab(\IR|reg_out [3]),
	.datac(\IR|reg_out [2]),
	.datad(\alu_0|ShiftLeft0~24_combout ),
	.cin(gnd),
	.combout(\alu_0|ShiftLeft0~28_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~28 .lut_mask = 16'hC808;
defparam \alu_0|ShiftLeft0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N20
cycloneive_lcell_comb \alu_0|Equal11~4 (
// Equation(s):
// \alu_0|Equal11~4_combout  = (\alu_0|Equal11~1_combout ) # ((\aluconu|ALU_Cnt [3] & (\alu_0|Equal11~3_combout  & !\alu_0|ShiftLeft0~28_combout )))

	.dataa(\aluconu|ALU_Cnt [3]),
	.datab(\alu_0|Equal11~3_combout ),
	.datac(\alu_0|Equal11~1_combout ),
	.datad(\alu_0|ShiftLeft0~28_combout ),
	.cin(gnd),
	.combout(\alu_0|Equal11~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|Equal11~4 .lut_mask = 16'hF0F8;
defparam \alu_0|Equal11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N20
cycloneive_lcell_comb \alu_0|alu_out[11]~91 (
// Equation(s):
// \alu_0|alu_out[11]~91_combout  = (\aluconu|ALU_Cnt [0] & (((\AR|reg_out [11]) # (\BR|reg_out [11])) # (!\aluconu|ALU_Cnt [1]))) # (!\aluconu|ALU_Cnt [0] & (\aluconu|ALU_Cnt [1] & (\AR|reg_out [11] & \BR|reg_out [11])))

	.dataa(\aluconu|ALU_Cnt [0]),
	.datab(\aluconu|ALU_Cnt [1]),
	.datac(\AR|reg_out [11]),
	.datad(\BR|reg_out [11]),
	.cin(gnd),
	.combout(\alu_0|alu_out[11]~91_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[11]~91 .lut_mask = 16'hEAA2;
defparam \alu_0|alu_out[11]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N30
cycloneive_lcell_comb \alu_0|alu_out[11]~92 (
// Equation(s):
// \alu_0|alu_out[11]~92_combout  = (\alu_0|alu_out[11]~91_combout  & (((\alu_0|Add1~22_combout ) # (\aluconu|ALU_Cnt [1])))) # (!\alu_0|alu_out[11]~91_combout  & (\alu_0|Add0~22_combout  & ((!\aluconu|ALU_Cnt [1]))))

	.dataa(\alu_0|Add0~22_combout ),
	.datab(\alu_0|alu_out[11]~91_combout ),
	.datac(\alu_0|Add1~22_combout ),
	.datad(\aluconu|ALU_Cnt [1]),
	.cin(gnd),
	.combout(\alu_0|alu_out[11]~92_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[11]~92 .lut_mask = 16'hCCE2;
defparam \alu_0|alu_out[11]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N12
cycloneive_lcell_comb \alu_0|ShiftRight0~16 (
// Equation(s):
// \alu_0|ShiftRight0~16_combout  = (!\IR|reg_out [0] & ((\IR|reg_out [1] & (\BR|reg_out [13])) # (!\IR|reg_out [1] & ((\BR|reg_out [11])))))

	.dataa(\IR|reg_out [0]),
	.datab(\BR|reg_out [13]),
	.datac(\IR|reg_out [1]),
	.datad(\BR|reg_out [11]),
	.cin(gnd),
	.combout(\alu_0|ShiftRight0~16_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftRight0~16 .lut_mask = 16'h4540;
defparam \alu_0|ShiftRight0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N10
cycloneive_lcell_comb \alu_0|ShiftRight0~15 (
// Equation(s):
// \alu_0|ShiftRight0~15_combout  = (\IR|reg_out [0] & ((\IR|reg_out [1] & (\BR|reg_out [14])) # (!\IR|reg_out [1] & ((\BR|reg_out [12])))))

	.dataa(\IR|reg_out [0]),
	.datab(\BR|reg_out [14]),
	.datac(\IR|reg_out [1]),
	.datad(\BR|reg_out [12]),
	.cin(gnd),
	.combout(\alu_0|ShiftRight0~15_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftRight0~15 .lut_mask = 16'h8A80;
defparam \alu_0|ShiftRight0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N30
cycloneive_lcell_comb \alu_0|ShiftRight0~17 (
// Equation(s):
// \alu_0|ShiftRight0~17_combout  = (\alu_0|ShiftRight0~16_combout ) # (\alu_0|ShiftRight0~15_combout )

	.dataa(\alu_0|ShiftRight0~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu_0|ShiftRight0~15_combout ),
	.cin(gnd),
	.combout(\alu_0|ShiftRight0~17_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftRight0~17 .lut_mask = 16'hFFAA;
defparam \alu_0|ShiftRight0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N22
cycloneive_lcell_comb \alu_0|ShiftRight0~3 (
// Equation(s):
// \alu_0|ShiftRight0~3_combout  = (!\IR|reg_out [0] & !\IR|reg_out [1])

	.dataa(\IR|reg_out [0]),
	.datab(gnd),
	.datac(\IR|reg_out [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu_0|ShiftRight0~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftRight0~3 .lut_mask = 16'h0505;
defparam \alu_0|ShiftRight0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N26
cycloneive_lcell_comb \alu_0|ShiftRight0~45 (
// Equation(s):
// \alu_0|ShiftRight0~45_combout  = (\IR|reg_out [2] & (((\BR|reg_out [15] & \alu_0|ShiftRight0~3_combout )))) # (!\IR|reg_out [2] & (\alu_0|ShiftRight0~17_combout ))

	.dataa(\alu_0|ShiftRight0~17_combout ),
	.datab(\IR|reg_out [2]),
	.datac(\BR|reg_out [15]),
	.datad(\alu_0|ShiftRight0~3_combout ),
	.cin(gnd),
	.combout(\alu_0|ShiftRight0~45_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftRight0~45 .lut_mask = 16'hE222;
defparam \alu_0|ShiftRight0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N30
cycloneive_lcell_comb \alu_0|ShiftLeft0~56 (
// Equation(s):
// \alu_0|ShiftLeft0~56_combout  = (\IR|reg_out [2] & ((\alu_0|ShiftLeft0~37_combout ))) # (!\IR|reg_out [2] & (\alu_0|ShiftLeft0~31_combout ))

	.dataa(gnd),
	.datab(\alu_0|ShiftLeft0~31_combout ),
	.datac(\IR|reg_out [2]),
	.datad(\alu_0|ShiftLeft0~37_combout ),
	.cin(gnd),
	.combout(\alu_0|ShiftLeft0~56_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~56 .lut_mask = 16'hFC0C;
defparam \alu_0|ShiftLeft0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N16
cycloneive_lcell_comb \alu_0|alu_out[11]~89 (
// Equation(s):
// \alu_0|alu_out[11]~89_combout  = (\alu_0|alu_out[12]~34_combout  & (\alu_0|ShiftRight0~45_combout  & ((\alu_0|alu_out[12]~33_combout )))) # (!\alu_0|alu_out[12]~34_combout  & (((\alu_0|ShiftLeft0~56_combout ) # (!\alu_0|alu_out[12]~33_combout ))))

	.dataa(\alu_0|ShiftRight0~45_combout ),
	.datab(\alu_0|ShiftLeft0~56_combout ),
	.datac(\alu_0|alu_out[12]~34_combout ),
	.datad(\alu_0|alu_out[12]~33_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[11]~89_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[11]~89 .lut_mask = 16'hAC0F;
defparam \alu_0|alu_out[11]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N4
cycloneive_lcell_comb \alu_0|ShiftRight0~44 (
// Equation(s):
// \alu_0|ShiftRight0~44_combout  = (\IR|reg_out [2] & (((\BR|reg_out [15])))) # (!\IR|reg_out [2] & ((\alu_0|ShiftRight0~16_combout ) # ((\alu_0|ShiftRight0~15_combout ))))

	.dataa(\alu_0|ShiftRight0~16_combout ),
	.datab(\BR|reg_out [15]),
	.datac(\IR|reg_out [2]),
	.datad(\alu_0|ShiftRight0~15_combout ),
	.cin(gnd),
	.combout(\alu_0|ShiftRight0~44_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftRight0~44 .lut_mask = 16'hCFCA;
defparam \alu_0|ShiftRight0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N10
cycloneive_lcell_comb \alu_0|alu_out[11]~90 (
// Equation(s):
// \alu_0|alu_out[11]~90_combout  = (\alu_0|alu_out[11]~89_combout  & (((\alu_0|ShiftRight0~44_combout ) # (!\alu_0|alu_out[12]~32_combout )))) # (!\alu_0|alu_out[11]~89_combout  & (\BR|reg_out [15] & ((\alu_0|alu_out[12]~32_combout ))))

	.dataa(\BR|reg_out [15]),
	.datab(\alu_0|alu_out[11]~89_combout ),
	.datac(\alu_0|ShiftRight0~44_combout ),
	.datad(\alu_0|alu_out[12]~32_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[11]~90_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[11]~90 .lut_mask = 16'hE2CC;
defparam \alu_0|alu_out[11]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y15_N10
cycloneive_lcell_comb \alu_0|alu_out[11]~93 (
// Equation(s):
// \alu_0|alu_out[11]~93_combout  = (\alu_0|alu_out[12]~37_combout  & (((\alu_0|alu_out[12]~31_combout ) # (\alu_0|alu_out[11]~90_combout )))) # (!\alu_0|alu_out[12]~37_combout  & (\alu_0|alu_out[11]~92_combout  & (!\alu_0|alu_out[12]~31_combout )))

	.dataa(\alu_0|alu_out[11]~92_combout ),
	.datab(\alu_0|alu_out[12]~37_combout ),
	.datac(\alu_0|alu_out[12]~31_combout ),
	.datad(\alu_0|alu_out[11]~90_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[11]~93_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[11]~93 .lut_mask = 16'hCEC2;
defparam \alu_0|alu_out[11]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N14
cycloneive_lcell_comb \alu_0|ShiftLeft0~57 (
// Equation(s):
// \alu_0|ShiftLeft0~57_combout  = (!\IR|reg_out [2] & ((\alu_0|ShiftLeft0~35_combout ) # ((\IR|reg_out [1] & \alu_0|Mux0~1_combout ))))

	.dataa(\IR|reg_out [2]),
	.datab(\alu_0|ShiftLeft0~35_combout ),
	.datac(\IR|reg_out [1]),
	.datad(\alu_0|Mux0~1_combout ),
	.cin(gnd),
	.combout(\alu_0|ShiftLeft0~57_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~57 .lut_mask = 16'h5444;
defparam \alu_0|ShiftLeft0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y15_N16
cycloneive_lcell_comb \alu_0|ShiftLeft0~55 (
// Equation(s):
// \alu_0|ShiftLeft0~55_combout  = (\IR|reg_out [2] & ((\alu_0|ShiftLeft0~32_combout ) # ((\IR|reg_out [0] & \alu_0|ShiftLeft0~12_combout ))))

	.dataa(\IR|reg_out [2]),
	.datab(\IR|reg_out [0]),
	.datac(\alu_0|ShiftLeft0~12_combout ),
	.datad(\alu_0|ShiftLeft0~32_combout ),
	.cin(gnd),
	.combout(\alu_0|ShiftLeft0~55_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~55 .lut_mask = 16'hAA80;
defparam \alu_0|ShiftLeft0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y15_N4
cycloneive_lcell_comb \alu_0|alu_out[11]~94 (
// Equation(s):
// \alu_0|alu_out[11]~94_combout  = (\alu_0|alu_out[12]~31_combout  & ((\alu_0|ShiftLeft0~57_combout ) # ((\alu_0|alu_out[11]~93_combout  & \alu_0|ShiftLeft0~55_combout )))) # (!\alu_0|alu_out[12]~31_combout  & (\alu_0|alu_out[11]~93_combout ))

	.dataa(\alu_0|alu_out[11]~93_combout ),
	.datab(\alu_0|ShiftLeft0~57_combout ),
	.datac(\alu_0|alu_out[12]~31_combout ),
	.datad(\alu_0|ShiftLeft0~55_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[11]~94_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[11]~94 .lut_mask = 16'hEACA;
defparam \alu_0|alu_out[11]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N18
cycloneive_lcell_comb \alu_0|ShiftLeft0~3 (
// Equation(s):
// \alu_0|ShiftLeft0~3_combout  = (\BR|reg_out [0] & !\IR|reg_out [0])

	.dataa(gnd),
	.datab(\BR|reg_out [0]),
	.datac(gnd),
	.datad(\IR|reg_out [0]),
	.cin(gnd),
	.combout(\alu_0|ShiftLeft0~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~3 .lut_mask = 16'h00CC;
defparam \alu_0|ShiftLeft0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N24
cycloneive_lcell_comb \alu_0|ShiftLeft0~29 (
// Equation(s):
// \alu_0|ShiftLeft0~29_combout  = (\alu_0|ShiftLeft0~18_combout ) # ((!\IR|reg_out [1] & ((\alu_0|ShiftLeft0~3_combout ) # (\alu_0|Mux0~0_combout ))))

	.dataa(\IR|reg_out [1]),
	.datab(\alu_0|ShiftLeft0~3_combout ),
	.datac(\alu_0|ShiftLeft0~18_combout ),
	.datad(\alu_0|Mux0~0_combout ),
	.cin(gnd),
	.combout(\alu_0|ShiftLeft0~29_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~29 .lut_mask = 16'hF5F4;
defparam \alu_0|ShiftLeft0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N10
cycloneive_lcell_comb \alu_0|ShiftLeft0~60 (
// Equation(s):
// \alu_0|ShiftLeft0~60_combout  = (\IR|reg_out [2] & (\alu_0|ShiftLeft0~29_combout )) # (!\IR|reg_out [2] & ((\alu_0|ShiftLeft0~24_combout )))

	.dataa(\alu_0|ShiftLeft0~29_combout ),
	.datab(\alu_0|ShiftLeft0~24_combout ),
	.datac(\IR|reg_out [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu_0|ShiftLeft0~60_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~60 .lut_mask = 16'hACAC;
defparam \alu_0|ShiftLeft0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N18
cycloneive_lcell_comb \alu_0|alu_out[12]~97 (
// Equation(s):
// \alu_0|alu_out[12]~97_combout  = (\BR|reg_out [12] & ((\aluconu|ALU_Cnt [0]) # ((\AR|reg_out [12] & \aluconu|ALU_Cnt [1])))) # (!\BR|reg_out [12] & (\aluconu|ALU_Cnt [0] & ((\AR|reg_out [12]) # (!\aluconu|ALU_Cnt [1]))))

	.dataa(\BR|reg_out [12]),
	.datab(\AR|reg_out [12]),
	.datac(\aluconu|ALU_Cnt [1]),
	.datad(\aluconu|ALU_Cnt [0]),
	.cin(gnd),
	.combout(\alu_0|alu_out[12]~97_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[12]~97 .lut_mask = 16'hEF80;
defparam \alu_0|alu_out[12]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N20
cycloneive_lcell_comb \alu_0|alu_out[12]~98 (
// Equation(s):
// \alu_0|alu_out[12]~98_combout  = (\aluconu|ALU_Cnt [1] & (\alu_0|alu_out[12]~97_combout )) # (!\aluconu|ALU_Cnt [1] & ((\alu_0|alu_out[12]~97_combout  & ((\alu_0|Add1~24_combout ))) # (!\alu_0|alu_out[12]~97_combout  & (\alu_0|Add0~24_combout ))))

	.dataa(\aluconu|ALU_Cnt [1]),
	.datab(\alu_0|alu_out[12]~97_combout ),
	.datac(\alu_0|Add0~24_combout ),
	.datad(\alu_0|Add1~24_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[12]~98_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[12]~98 .lut_mask = 16'hDC98;
defparam \alu_0|alu_out[12]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N12
cycloneive_lcell_comb \alu_0|ShiftLeft0~59 (
// Equation(s):
// \alu_0|ShiftLeft0~59_combout  = (\IR|reg_out [2] & (((\BR|reg_out [0] & \alu_0|ShiftRight0~3_combout )))) # (!\IR|reg_out [2] & (\alu_0|ShiftLeft0~24_combout ))

	.dataa(\alu_0|ShiftLeft0~24_combout ),
	.datab(\IR|reg_out [2]),
	.datac(\BR|reg_out [0]),
	.datad(\alu_0|ShiftRight0~3_combout ),
	.cin(gnd),
	.combout(\alu_0|ShiftLeft0~59_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~59 .lut_mask = 16'hE222;
defparam \alu_0|ShiftLeft0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N8
cycloneive_lcell_comb \alu_0|alu_out[12]~99 (
// Equation(s):
// \alu_0|alu_out[12]~99_combout  = (\alu_0|alu_out[12]~31_combout  & (((\alu_0|ShiftLeft0~59_combout ) # (\alu_0|alu_out[12]~37_combout )))) # (!\alu_0|alu_out[12]~31_combout  & (\alu_0|alu_out[12]~98_combout  & ((!\alu_0|alu_out[12]~37_combout ))))

	.dataa(\alu_0|alu_out[12]~98_combout ),
	.datab(\alu_0|ShiftLeft0~59_combout ),
	.datac(\alu_0|alu_out[12]~31_combout ),
	.datad(\alu_0|alu_out[12]~37_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[12]~99_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[12]~99 .lut_mask = 16'hF0CA;
defparam \alu_0|alu_out[12]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N26
cycloneive_lcell_comb \alu_0|ShiftRight0~7 (
// Equation(s):
// \alu_0|ShiftRight0~7_combout  = (!\IR|reg_out [1] & ((\IR|reg_out [0] & (\BR|reg_out [13])) # (!\IR|reg_out [0] & ((\BR|reg_out [12])))))

	.dataa(\BR|reg_out [13]),
	.datab(\IR|reg_out [0]),
	.datac(\BR|reg_out [12]),
	.datad(\IR|reg_out [1]),
	.cin(gnd),
	.combout(\alu_0|ShiftRight0~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftRight0~7 .lut_mask = 16'h00B8;
defparam \alu_0|ShiftRight0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N16
cycloneive_lcell_comb \alu_0|ShiftRight0~6 (
// Equation(s):
// \alu_0|ShiftRight0~6_combout  = (\IR|reg_out [1] & ((\IR|reg_out [0] & (\BR|reg_out [15])) # (!\IR|reg_out [0] & ((\BR|reg_out [14])))))

	.dataa(\BR|reg_out [15]),
	.datab(\IR|reg_out [0]),
	.datac(\BR|reg_out [14]),
	.datad(\IR|reg_out [1]),
	.cin(gnd),
	.combout(\alu_0|ShiftRight0~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftRight0~6 .lut_mask = 16'hB800;
defparam \alu_0|ShiftRight0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N18
cycloneive_lcell_comb \alu_0|ShiftRight0~46 (
// Equation(s):
// \alu_0|ShiftRight0~46_combout  = (\IR|reg_out [2] & (((\BR|reg_out [15])))) # (!\IR|reg_out [2] & ((\alu_0|ShiftRight0~7_combout ) # ((\alu_0|ShiftRight0~6_combout ))))

	.dataa(\alu_0|ShiftRight0~7_combout ),
	.datab(\IR|reg_out [2]),
	.datac(\BR|reg_out [15]),
	.datad(\alu_0|ShiftRight0~6_combout ),
	.cin(gnd),
	.combout(\alu_0|ShiftRight0~46_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftRight0~46 .lut_mask = 16'hF3E2;
defparam \alu_0|ShiftRight0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N8
cycloneive_lcell_comb \alu_0|ShiftLeft0~58 (
// Equation(s):
// \alu_0|ShiftLeft0~58_combout  = (\IR|reg_out [2] & ((\alu_0|ShiftLeft0~27_combout ))) # (!\IR|reg_out [2] & (\alu_0|ShiftLeft0~21_combout ))

	.dataa(\alu_0|ShiftLeft0~21_combout ),
	.datab(\alu_0|ShiftLeft0~27_combout ),
	.datac(\IR|reg_out [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu_0|ShiftLeft0~58_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~58 .lut_mask = 16'hCACA;
defparam \alu_0|ShiftLeft0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N28
cycloneive_lcell_comb \alu_0|ShiftRight0~47 (
// Equation(s):
// \alu_0|ShiftRight0~47_combout  = (!\IR|reg_out [2] & ((\alu_0|ShiftRight0~7_combout ) # (\alu_0|ShiftRight0~6_combout )))

	.dataa(\alu_0|ShiftRight0~7_combout ),
	.datab(gnd),
	.datac(\IR|reg_out [2]),
	.datad(\alu_0|ShiftRight0~6_combout ),
	.cin(gnd),
	.combout(\alu_0|ShiftRight0~47_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftRight0~47 .lut_mask = 16'h0F0A;
defparam \alu_0|ShiftRight0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N28
cycloneive_lcell_comb \alu_0|alu_out[12]~95 (
// Equation(s):
// \alu_0|alu_out[12]~95_combout  = (\alu_0|alu_out[12]~33_combout  & ((\alu_0|alu_out[12]~34_combout  & ((\alu_0|ShiftRight0~47_combout ))) # (!\alu_0|alu_out[12]~34_combout  & (\alu_0|ShiftLeft0~58_combout )))) # (!\alu_0|alu_out[12]~33_combout  & 
// (((!\alu_0|alu_out[12]~34_combout ))))

	.dataa(\alu_0|ShiftLeft0~58_combout ),
	.datab(\alu_0|alu_out[12]~33_combout ),
	.datac(\alu_0|alu_out[12]~34_combout ),
	.datad(\alu_0|ShiftRight0~47_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[12]~95_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[12]~95 .lut_mask = 16'hCB0B;
defparam \alu_0|alu_out[12]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N6
cycloneive_lcell_comb \alu_0|alu_out[12]~96 (
// Equation(s):
// \alu_0|alu_out[12]~96_combout  = (\alu_0|alu_out[12]~95_combout  & ((\alu_0|ShiftRight0~46_combout ) # ((!\alu_0|alu_out[12]~32_combout )))) # (!\alu_0|alu_out[12]~95_combout  & (((\BR|reg_out [15] & \alu_0|alu_out[12]~32_combout ))))

	.dataa(\alu_0|ShiftRight0~46_combout ),
	.datab(\alu_0|alu_out[12]~95_combout ),
	.datac(\BR|reg_out [15]),
	.datad(\alu_0|alu_out[12]~32_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[12]~96_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[12]~96 .lut_mask = 16'hB8CC;
defparam \alu_0|alu_out[12]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N26
cycloneive_lcell_comb \alu_0|alu_out[12]~100 (
// Equation(s):
// \alu_0|alu_out[12]~100_combout  = (\alu_0|alu_out[12]~37_combout  & ((\alu_0|alu_out[12]~99_combout  & (\alu_0|ShiftLeft0~60_combout )) # (!\alu_0|alu_out[12]~99_combout  & ((\alu_0|alu_out[12]~96_combout ))))) # (!\alu_0|alu_out[12]~37_combout  & 
// (((\alu_0|alu_out[12]~99_combout ))))

	.dataa(\alu_0|alu_out[12]~37_combout ),
	.datab(\alu_0|ShiftLeft0~60_combout ),
	.datac(\alu_0|alu_out[12]~99_combout ),
	.datad(\alu_0|alu_out[12]~96_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[12]~100_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[12]~100 .lut_mask = 16'hDAD0;
defparam \alu_0|alu_out[12]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N0
cycloneive_lcell_comb \alu_0|Equal11~8 (
// Equation(s):
// \alu_0|Equal11~8_combout  = (\alu_0|alu_out[4]~145_combout  & (((!\aluconu|ALU_Cnt [0] & !\aluconu|ALU_Cnt [3])) # (!\aluconu|ALU_Cnt [2])))

	.dataa(\alu_0|alu_out[4]~145_combout ),
	.datab(\aluconu|ALU_Cnt [0]),
	.datac(\aluconu|ALU_Cnt [3]),
	.datad(\aluconu|ALU_Cnt [2]),
	.cin(gnd),
	.combout(\alu_0|Equal11~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|Equal11~8 .lut_mask = 16'h02AA;
defparam \alu_0|Equal11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N10
cycloneive_lcell_comb \alu_0|Equal11~9 (
// Equation(s):
// \alu_0|Equal11~9_combout  = (!\alu_0|alu_out[11]~136_combout  & (!\alu_0|Equal11~8_combout  & ((!\alu_0|alu_out[12]~137_combout ) # (!\alu_0|S~2_combout ))))

	.dataa(\alu_0|S~2_combout ),
	.datab(\alu_0|alu_out[11]~136_combout ),
	.datac(\alu_0|alu_out[12]~137_combout ),
	.datad(\alu_0|Equal11~8_combout ),
	.cin(gnd),
	.combout(\alu_0|Equal11~9_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|Equal11~9 .lut_mask = 16'h0013;
defparam \alu_0|Equal11~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N20
cycloneive_lcell_comb \alu_0|Equal11~10 (
// Equation(s):
// \alu_0|Equal11~10_combout  = (!\alu_0|alu_out[2]~135_combout  & (!\alu_0|alu_out[5]~126_combout  & (!\alu_0|alu_out[3]~115_combout  & \alu_0|Equal11~9_combout )))

	.dataa(\alu_0|alu_out[2]~135_combout ),
	.datab(\alu_0|alu_out[5]~126_combout ),
	.datac(\alu_0|alu_out[3]~115_combout ),
	.datad(\alu_0|Equal11~9_combout ),
	.cin(gnd),
	.combout(\alu_0|Equal11~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|Equal11~10 .lut_mask = 16'h0100;
defparam \alu_0|Equal11~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N6
cycloneive_lcell_comb \alu_0|Equal11~11 (
// Equation(s):
// \alu_0|Equal11~11_combout  = (\alu_0|Equal11~10_combout  & ((\aluconu|ALU_Cnt [2]) # ((!\alu_0|alu_out[11]~94_combout  & !\alu_0|alu_out[12]~100_combout ))))

	.dataa(\aluconu|ALU_Cnt [2]),
	.datab(\alu_0|alu_out[11]~94_combout ),
	.datac(\alu_0|alu_out[12]~100_combout ),
	.datad(\alu_0|Equal11~10_combout ),
	.cin(gnd),
	.combout(\alu_0|Equal11~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|Equal11~11 .lut_mask = 16'hAB00;
defparam \alu_0|Equal11~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N18
cycloneive_lcell_comb \alu_0|Equal11~12 (
// Equation(s):
// \alu_0|Equal11~12_combout  = (\alu_0|Equal11~11_combout  & !\alu_0|S~12_combout )

	.dataa(gnd),
	.datab(\alu_0|Equal11~11_combout ),
	.datac(\alu_0|S~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu_0|Equal11~12_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|Equal11~12 .lut_mask = 16'h0C0C;
defparam \alu_0|Equal11~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N8
cycloneive_lcell_comb \alu_0|Equal11~13 (
// Equation(s):
// \alu_0|Equal11~13_combout  = (\alu_0|Equal11~7_combout  & (!\alu_0|alu_out[14]~15_combout  & (\alu_0|Equal11~4_combout  & \alu_0|Equal11~12_combout )))

	.dataa(\alu_0|Equal11~7_combout ),
	.datab(\alu_0|alu_out[14]~15_combout ),
	.datac(\alu_0|Equal11~4_combout ),
	.datad(\alu_0|Equal11~12_combout ),
	.cin(gnd),
	.combout(\alu_0|Equal11~13_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|Equal11~13 .lut_mask = 16'h2000;
defparam \alu_0|Equal11~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y17_N9
dffeas \szcv_regi|reg_out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\alu_0|Equal11~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controls|szcv_s~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\szcv_regi|reg_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \szcv_regi|reg_out[2] .is_wysiwyg = "true";
defparam \szcv_regi|reg_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N28
cycloneive_lcell_comb \controls|Mux9~0 (
// Equation(s):
// \controls|Mux9~0_combout  = (\szcv_regi|reg_out [2] & (((!\IR|reg_out [8])))) # (!\szcv_regi|reg_out [2] & ((\IR|reg_out [8]) # (\szcv_regi|reg_out [3] $ (\szcv_regi|reg_out [0]))))

	.dataa(\szcv_regi|reg_out [3]),
	.datab(\szcv_regi|reg_out [0]),
	.datac(\szcv_regi|reg_out [2]),
	.datad(\IR|reg_out [8]),
	.cin(gnd),
	.combout(\controls|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \controls|Mux9~0 .lut_mask = 16'h0FF6;
defparam \controls|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N14
cycloneive_lcell_comb \controls|Mux9~1 (
// Equation(s):
// \controls|Mux9~1_combout  = (!\IR|reg_out [10] & (\controls|Mux8~0_combout  & (\IR|reg_out [9] & \controls|Mux9~0_combout )))

	.dataa(\IR|reg_out [10]),
	.datab(\controls|Mux8~0_combout ),
	.datac(\IR|reg_out [9]),
	.datad(\controls|Mux9~0_combout ),
	.cin(gnd),
	.combout(\controls|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \controls|Mux9~1 .lut_mask = 16'h4000;
defparam \controls|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N6
cycloneive_lcell_comb \controls|Equal2~3 (
// Equation(s):
// \controls|Equal2~3_combout  = (\controls|Mux8~2_combout  & (((!\controls|Mux9~1_combout  & !\controls|Mux9~2_combout )) # (!\IR|reg_out [15])))

	.dataa(\controls|Mux8~2_combout ),
	.datab(\controls|Mux9~1_combout ),
	.datac(\controls|Mux9~2_combout ),
	.datad(\IR|reg_out [15]),
	.cin(gnd),
	.combout(\controls|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \controls|Equal2~3 .lut_mask = 16'h02AA;
defparam \controls|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N30
cycloneive_lcell_comb \controls|Equal11~0 (
// Equation(s):
// \controls|Equal11~0_combout  = (\controls|Equal2~3_combout  & (\controls|Decoder4~0_combout  & (!\controls|Mux7~2_combout  & \controls|Mux10~4_combout )))

	.dataa(\controls|Equal2~3_combout ),
	.datab(\controls|Decoder4~0_combout ),
	.datac(\controls|Mux7~2_combout ),
	.datad(\controls|Mux10~4_combout ),
	.cin(gnd),
	.combout(\controls|Equal11~0_combout ),
	.cout());
// synopsys translate_off
defparam \controls|Equal11~0 .lut_mask = 16'h0800;
defparam \controls|Equal11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N26
cycloneive_lcell_comb \controls|always0~4 (
// Equation(s):
// \controls|always0~4_combout  = (((\controls|Equal11~0_combout ) # (\controls|Equal3~0_combout )) # (!\controls|always0~3_combout )) # (!\controls|ar_e~1_combout )

	.dataa(\controls|ar_e~1_combout ),
	.datab(\controls|always0~3_combout ),
	.datac(\controls|Equal11~0_combout ),
	.datad(\controls|Equal3~0_combout ),
	.cin(gnd),
	.combout(\controls|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \controls|always0~4 .lut_mask = 16'hFFF7;
defparam \controls|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N2
cycloneive_lcell_comb \m5_0|mux_out[2]~2 (
// Equation(s):
// \m5_0|mux_out[2]~2_combout  = (\controls|always0~4_combout  & ((\IR|reg_out [13]))) # (!\controls|always0~4_combout  & (\IR|reg_out [10]))

	.dataa(gnd),
	.datab(\controls|always0~4_combout ),
	.datac(\IR|reg_out [10]),
	.datad(\IR|reg_out [13]),
	.cin(gnd),
	.combout(\m5_0|mux_out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \m5_0|mux_out[2]~2 .lut_mask = 16'hFC30;
defparam \m5_0|mux_out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N6
cycloneive_lcell_comb \registerfile|Decoder0~6 (
// Equation(s):
// \registerfile|Decoder0~6_combout  = (\controls|genr_w~combout  & (!\m5_0|mux_out[2]~2_combout  & (!\m5_0|mux_out[1]~1_combout  & !\m5_0|mux_out[0]~0_combout )))

	.dataa(\controls|genr_w~combout ),
	.datab(\m5_0|mux_out[2]~2_combout ),
	.datac(\m5_0|mux_out[1]~1_combout ),
	.datad(\m5_0|mux_out[0]~0_combout ),
	.cin(gnd),
	.combout(\registerfile|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Decoder0~6 .lut_mask = 16'h0002;
defparam \registerfile|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y17_N15
dffeas \registerfile|reg_array[0][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[14]~29_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[0][14] .is_wysiwyg = "true";
defparam \registerfile|reg_array[0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y17_N21
dffeas \registerfile|reg_array[2][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[14]~29_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[2][14] .is_wysiwyg = "true";
defparam \registerfile|reg_array[2][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N14
cycloneive_lcell_comb \registerfile|Mux17~0 (
// Equation(s):
// \registerfile|Mux17~0_combout  = (\IR|reg_out [8] & (\IR|reg_out [9])) # (!\IR|reg_out [8] & ((\IR|reg_out [9] & ((\registerfile|reg_array[2][14]~q ))) # (!\IR|reg_out [9] & (\registerfile|reg_array[0][14]~q ))))

	.dataa(\IR|reg_out [8]),
	.datab(\IR|reg_out [9]),
	.datac(\registerfile|reg_array[0][14]~q ),
	.datad(\registerfile|reg_array[2][14]~q ),
	.cin(gnd),
	.combout(\registerfile|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux17~0 .lut_mask = 16'hDC98;
defparam \registerfile|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y17_N31
dffeas \registerfile|reg_array[3][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[14]~29_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[3][14] .is_wysiwyg = "true";
defparam \registerfile|reg_array[3][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y17_N13
dffeas \registerfile|reg_array[1][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m8_0|mux_out[14]~29_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[1][14] .is_wysiwyg = "true";
defparam \registerfile|reg_array[1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N22
cycloneive_lcell_comb \registerfile|Mux17~1 (
// Equation(s):
// \registerfile|Mux17~1_combout  = (\IR|reg_out [8] & ((\registerfile|Mux17~0_combout  & (\registerfile|reg_array[3][14]~q )) # (!\registerfile|Mux17~0_combout  & ((\registerfile|reg_array[1][14]~q ))))) # (!\IR|reg_out [8] & (\registerfile|Mux17~0_combout 
// ))

	.dataa(\IR|reg_out [8]),
	.datab(\registerfile|Mux17~0_combout ),
	.datac(\registerfile|reg_array[3][14]~q ),
	.datad(\registerfile|reg_array[1][14]~q ),
	.cin(gnd),
	.combout(\registerfile|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux17~1 .lut_mask = 16'hE6C4;
defparam \registerfile|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y15_N27
dffeas \registerfile|reg_array[4][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[14]~29_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[4][14] .is_wysiwyg = "true";
defparam \registerfile|reg_array[4][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y15_N1
dffeas \registerfile|reg_array[5][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[14]~29_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[5][14] .is_wysiwyg = "true";
defparam \registerfile|reg_array[5][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N26
cycloneive_lcell_comb \registerfile|Mux17~2 (
// Equation(s):
// \registerfile|Mux17~2_combout  = (\IR|reg_out [8] & ((\IR|reg_out [9]) # ((\registerfile|reg_array[5][14]~q )))) # (!\IR|reg_out [8] & (!\IR|reg_out [9] & (\registerfile|reg_array[4][14]~q )))

	.dataa(\IR|reg_out [8]),
	.datab(\IR|reg_out [9]),
	.datac(\registerfile|reg_array[4][14]~q ),
	.datad(\registerfile|reg_array[5][14]~q ),
	.cin(gnd),
	.combout(\registerfile|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux17~2 .lut_mask = 16'hBA98;
defparam \registerfile|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y15_N11
dffeas \registerfile|reg_array[7][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[14]~29_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[7][14] .is_wysiwyg = "true";
defparam \registerfile|reg_array[7][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N10
cycloneive_lcell_comb \registerfile|Mux17~3 (
// Equation(s):
// \registerfile|Mux17~3_combout  = (\registerfile|Mux17~2_combout  & (((\registerfile|reg_array[7][14]~q ) # (!\IR|reg_out [9])))) # (!\registerfile|Mux17~2_combout  & (\registerfile|reg_array[6][14]~q  & ((\IR|reg_out [9]))))

	.dataa(\registerfile|reg_array[6][14]~q ),
	.datab(\registerfile|Mux17~2_combout ),
	.datac(\registerfile|reg_array[7][14]~q ),
	.datad(\IR|reg_out [9]),
	.cin(gnd),
	.combout(\registerfile|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux17~3 .lut_mask = 16'hE2CC;
defparam \registerfile|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N4
cycloneive_lcell_comb \BR|reg_out[14]~3 (
// Equation(s):
// \BR|reg_out[14]~3_combout  = (\IR|reg_out [10] & ((\registerfile|Mux17~3_combout ))) # (!\IR|reg_out [10] & (\registerfile|Mux17~1_combout ))

	.dataa(\registerfile|Mux17~1_combout ),
	.datab(\registerfile|Mux17~3_combout ),
	.datac(gnd),
	.datad(\IR|reg_out [10]),
	.cin(gnd),
	.combout(\BR|reg_out[14]~3_combout ),
	.cout());
// synopsys translate_off
defparam \BR|reg_out[14]~3 .lut_mask = 16'hCCAA;
defparam \BR|reg_out[14]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y15_N5
dffeas \BR|reg_out[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\BR|reg_out[14]~3_combout ),
	.asdata(\pc_0|pc_out [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controls|jump~0_combout ),
	.ena(\controls|always0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|reg_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|reg_out[14] .is_wysiwyg = "true";
defparam \BR|reg_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N18
cycloneive_lcell_comb \alu_0|alu_out[14]~9 (
// Equation(s):
// \alu_0|alu_out[14]~9_combout  = (\aluconu|ALU_Cnt [0] & (((\BR|reg_out [14]) # (\AR|reg_out [14])) # (!\aluconu|ALU_Cnt [1]))) # (!\aluconu|ALU_Cnt [0] & (\aluconu|ALU_Cnt [1] & (\BR|reg_out [14] & \AR|reg_out [14])))

	.dataa(\aluconu|ALU_Cnt [0]),
	.datab(\aluconu|ALU_Cnt [1]),
	.datac(\BR|reg_out [14]),
	.datad(\AR|reg_out [14]),
	.cin(gnd),
	.combout(\alu_0|alu_out[14]~9_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[14]~9 .lut_mask = 16'hEAA2;
defparam \alu_0|alu_out[14]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N28
cycloneive_lcell_comb \alu_0|alu_out[14]~10 (
// Equation(s):
// \alu_0|alu_out[14]~10_combout  = (\alu_0|alu_out[14]~9_combout  & ((\alu_0|Add1~28_combout ) # ((\aluconu|ALU_Cnt [1])))) # (!\alu_0|alu_out[14]~9_combout  & (((!\aluconu|ALU_Cnt [1] & \alu_0|Add0~28_combout ))))

	.dataa(\alu_0|Add1~28_combout ),
	.datab(\alu_0|alu_out[14]~9_combout ),
	.datac(\aluconu|ALU_Cnt [1]),
	.datad(\alu_0|Add0~28_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[14]~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[14]~10 .lut_mask = 16'hCBC8;
defparam \alu_0|alu_out[14]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N22
cycloneive_lcell_comb \alu_0|alu_out[14]~11 (
// Equation(s):
// \alu_0|alu_out[14]~11_combout  = (\alu_0|alu_out[14]~10_combout  & (!\aluconu|ALU_Cnt [3] & !\aluconu|ALU_Cnt [2]))

	.dataa(\alu_0|alu_out[14]~10_combout ),
	.datab(gnd),
	.datac(\aluconu|ALU_Cnt [3]),
	.datad(\aluconu|ALU_Cnt [2]),
	.cin(gnd),
	.combout(\alu_0|alu_out[14]~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[14]~11 .lut_mask = 16'h000A;
defparam \alu_0|alu_out[14]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N28
cycloneive_lcell_comb \alu_0|alu_out[2]~12 (
// Equation(s):
// \alu_0|alu_out[2]~12_combout  = (\aluconu|ALU_Cnt [3] & !\aluconu|ALU_Cnt [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\aluconu|ALU_Cnt [3]),
	.datad(\aluconu|ALU_Cnt [2]),
	.cin(gnd),
	.combout(\alu_0|alu_out[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[2]~12 .lut_mask = 16'h00F0;
defparam \alu_0|alu_out[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N26
cycloneive_lcell_comb \alu_0|alu_out[14]~8 (
// Equation(s):
// \alu_0|alu_out[14]~8_combout  = (\alu_0|S~2_combout  & (\AR|reg_out [14] $ (((\BR|reg_out [14] & !\aluconu|ALU_Cnt [1])))))

	.dataa(\BR|reg_out [14]),
	.datab(\alu_0|S~2_combout ),
	.datac(\AR|reg_out [14]),
	.datad(\aluconu|ALU_Cnt [1]),
	.cin(gnd),
	.combout(\alu_0|alu_out[14]~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[14]~8 .lut_mask = 16'hC048;
defparam \alu_0|alu_out[14]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N30
cycloneive_lcell_comb \alu_0|ShiftLeft0~7 (
// Equation(s):
// \alu_0|ShiftLeft0~7_combout  = (\IR|reg_out [0] & ((\alu_0|ShiftLeft0~5_combout ))) # (!\IR|reg_out [0] & (\alu_0|ShiftLeft0~6_combout ))

	.dataa(\IR|reg_out [0]),
	.datab(gnd),
	.datac(\alu_0|ShiftLeft0~6_combout ),
	.datad(\alu_0|ShiftLeft0~5_combout ),
	.cin(gnd),
	.combout(\alu_0|ShiftLeft0~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~7 .lut_mask = 16'hFA50;
defparam \alu_0|ShiftLeft0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N16
cycloneive_lcell_comb \alu_0|ShiftLeft0~15 (
// Equation(s):
// \alu_0|ShiftLeft0~15_combout  = (\BR|reg_out [0] & (\IR|reg_out [1] & !\IR|reg_out [0]))

	.dataa(\BR|reg_out [0]),
	.datab(gnd),
	.datac(\IR|reg_out [1]),
	.datad(\IR|reg_out [0]),
	.cin(gnd),
	.combout(\alu_0|ShiftLeft0~15_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~15 .lut_mask = 16'h00A0;
defparam \alu_0|ShiftLeft0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N0
cycloneive_lcell_comb \alu_0|ShiftLeft0~2 (
// Equation(s):
// \alu_0|ShiftLeft0~2_combout  = (!\IR|reg_out [1] & ((\IR|reg_out [0] & (\BR|reg_out [1])) # (!\IR|reg_out [0] & ((\BR|reg_out [2])))))

	.dataa(\IR|reg_out [0]),
	.datab(\BR|reg_out [1]),
	.datac(\BR|reg_out [2]),
	.datad(\IR|reg_out [1]),
	.cin(gnd),
	.combout(\alu_0|ShiftLeft0~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~2 .lut_mask = 16'h00D8;
defparam \alu_0|ShiftLeft0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N14
cycloneive_lcell_comb \alu_0|ShiftLeft0~16 (
// Equation(s):
// \alu_0|ShiftLeft0~16_combout  = (\IR|reg_out [2] & (((\alu_0|ShiftLeft0~15_combout ) # (\alu_0|ShiftLeft0~2_combout )))) # (!\IR|reg_out [2] & (\alu_0|ShiftLeft0~7_combout ))

	.dataa(\IR|reg_out [2]),
	.datab(\alu_0|ShiftLeft0~7_combout ),
	.datac(\alu_0|ShiftLeft0~15_combout ),
	.datad(\alu_0|ShiftLeft0~2_combout ),
	.cin(gnd),
	.combout(\alu_0|ShiftLeft0~16_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~16 .lut_mask = 16'hEEE4;
defparam \alu_0|ShiftLeft0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N8
cycloneive_lcell_comb \alu_0|ShiftLeft0~11 (
// Equation(s):
// \alu_0|ShiftLeft0~11_combout  = (\IR|reg_out [1] & ((\BR|reg_out [11]))) # (!\IR|reg_out [1] & (\BR|reg_out [13]))

	.dataa(gnd),
	.datab(\BR|reg_out [13]),
	.datac(\IR|reg_out [1]),
	.datad(\BR|reg_out [11]),
	.cin(gnd),
	.combout(\alu_0|ShiftLeft0~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~11 .lut_mask = 16'hFC0C;
defparam \alu_0|ShiftLeft0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N20
cycloneive_lcell_comb \alu_0|ShiftLeft0~13 (
// Equation(s):
// \alu_0|ShiftLeft0~13_combout  = (\IR|reg_out [0] & (\alu_0|ShiftLeft0~11_combout )) # (!\IR|reg_out [0] & ((\alu_0|ShiftLeft0~12_combout )))

	.dataa(\IR|reg_out [0]),
	.datab(gnd),
	.datac(\alu_0|ShiftLeft0~11_combout ),
	.datad(\alu_0|ShiftLeft0~12_combout ),
	.cin(gnd),
	.combout(\alu_0|ShiftLeft0~13_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~13 .lut_mask = 16'hF5A0;
defparam \alu_0|ShiftLeft0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N0
cycloneive_lcell_comb \alu_0|ShiftLeft0~8 (
// Equation(s):
// \alu_0|ShiftLeft0~8_combout  = (\IR|reg_out [1] & (\BR|reg_out [7])) # (!\IR|reg_out [1] & ((\BR|reg_out [9])))

	.dataa(\BR|reg_out [7]),
	.datab(gnd),
	.datac(\IR|reg_out [1]),
	.datad(\BR|reg_out [9]),
	.cin(gnd),
	.combout(\alu_0|ShiftLeft0~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~8 .lut_mask = 16'hAFA0;
defparam \alu_0|ShiftLeft0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N20
cycloneive_lcell_comb \alu_0|ShiftLeft0~10 (
// Equation(s):
// \alu_0|ShiftLeft0~10_combout  = (\IR|reg_out [0] & ((\alu_0|ShiftLeft0~8_combout ))) # (!\IR|reg_out [0] & (\alu_0|ShiftLeft0~9_combout ))

	.dataa(gnd),
	.datab(\IR|reg_out [0]),
	.datac(\alu_0|ShiftLeft0~9_combout ),
	.datad(\alu_0|ShiftLeft0~8_combout ),
	.cin(gnd),
	.combout(\alu_0|ShiftLeft0~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~10 .lut_mask = 16'hFC30;
defparam \alu_0|ShiftLeft0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N28
cycloneive_lcell_comb \alu_0|ShiftLeft0~14 (
// Equation(s):
// \alu_0|ShiftLeft0~14_combout  = (!\IR|reg_out [3] & ((\IR|reg_out [2] & ((\alu_0|ShiftLeft0~10_combout ))) # (!\IR|reg_out [2] & (\alu_0|ShiftLeft0~13_combout ))))

	.dataa(\alu_0|ShiftLeft0~13_combout ),
	.datab(\alu_0|ShiftLeft0~10_combout ),
	.datac(\IR|reg_out [3]),
	.datad(\IR|reg_out [2]),
	.cin(gnd),
	.combout(\alu_0|ShiftLeft0~14_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~14 .lut_mask = 16'h0C0A;
defparam \alu_0|ShiftLeft0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N16
cycloneive_lcell_comb \alu_0|ShiftLeft0~17 (
// Equation(s):
// \alu_0|ShiftLeft0~17_combout  = (\alu_0|ShiftLeft0~14_combout ) # ((\IR|reg_out [3] & \alu_0|ShiftLeft0~16_combout ))

	.dataa(gnd),
	.datab(\IR|reg_out [3]),
	.datac(\alu_0|ShiftLeft0~16_combout ),
	.datad(\alu_0|ShiftLeft0~14_combout ),
	.cin(gnd),
	.combout(\alu_0|ShiftLeft0~17_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~17 .lut_mask = 16'hFFC0;
defparam \alu_0|ShiftLeft0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N4
cycloneive_lcell_comb \alu_0|ShiftLeft0~4 (
// Equation(s):
// \alu_0|ShiftLeft0~4_combout  = (\alu_0|ShiftLeft0~2_combout ) # ((\IR|reg_out [1] & ((\alu_0|ShiftLeft0~3_combout ) # (\alu_0|Mux0~0_combout ))))

	.dataa(\IR|reg_out [1]),
	.datab(\alu_0|ShiftLeft0~3_combout ),
	.datac(\alu_0|ShiftLeft0~2_combout ),
	.datad(\alu_0|Mux0~0_combout ),
	.cin(gnd),
	.combout(\alu_0|ShiftLeft0~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~4 .lut_mask = 16'hFAF8;
defparam \alu_0|ShiftLeft0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N0
cycloneive_lcell_comb \alu_0|Mux1~0 (
// Equation(s):
// \alu_0|Mux1~0_combout  = (\IR|reg_out [3] & (((\IR|reg_out [2])))) # (!\IR|reg_out [3] & ((\IR|reg_out [2] & ((\alu_0|ShiftLeft0~10_combout ))) # (!\IR|reg_out [2] & (\alu_0|ShiftLeft0~13_combout ))))

	.dataa(\alu_0|ShiftLeft0~13_combout ),
	.datab(\alu_0|ShiftLeft0~10_combout ),
	.datac(\IR|reg_out [3]),
	.datad(\IR|reg_out [2]),
	.cin(gnd),
	.combout(\alu_0|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|Mux1~0 .lut_mask = 16'hFC0A;
defparam \alu_0|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N10
cycloneive_lcell_comb \alu_0|Mux1~1 (
// Equation(s):
// \alu_0|Mux1~1_combout  = (\IR|reg_out [3] & ((\alu_0|Mux1~0_combout  & (\alu_0|ShiftLeft0~4_combout )) # (!\alu_0|Mux1~0_combout  & ((\alu_0|ShiftLeft0~7_combout ))))) # (!\IR|reg_out [3] & (((\alu_0|Mux1~0_combout ))))

	.dataa(\alu_0|ShiftLeft0~4_combout ),
	.datab(\IR|reg_out [3]),
	.datac(\alu_0|ShiftLeft0~7_combout ),
	.datad(\alu_0|Mux1~0_combout ),
	.cin(gnd),
	.combout(\alu_0|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|Mux1~1 .lut_mask = 16'hBBC0;
defparam \alu_0|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N18
cycloneive_lcell_comb \alu_0|alu_out[14]~13 (
// Equation(s):
// \alu_0|alu_out[14]~13_combout  = (\aluconu|ALU_Cnt [1] & (((\aluconu|ALU_Cnt [0])))) # (!\aluconu|ALU_Cnt [1] & ((\aluconu|ALU_Cnt [0] & ((\alu_0|Mux1~1_combout ))) # (!\aluconu|ALU_Cnt [0] & (\alu_0|ShiftLeft0~17_combout ))))

	.dataa(\aluconu|ALU_Cnt [1]),
	.datab(\alu_0|ShiftLeft0~17_combout ),
	.datac(\aluconu|ALU_Cnt [0]),
	.datad(\alu_0|Mux1~1_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[14]~13_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[14]~13 .lut_mask = 16'hF4A4;
defparam \alu_0|alu_out[14]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N24
cycloneive_lcell_comb \seg_SEL|Equal0~8 (
// Equation(s):
// \seg_SEL|Equal0~8_combout  = (!\IR|reg_out [2] & !\IR|reg_out [3])

	.dataa(gnd),
	.datab(\IR|reg_out [2]),
	.datac(\IR|reg_out [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\seg_SEL|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \seg_SEL|Equal0~8 .lut_mask = 16'h0303;
defparam \seg_SEL|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N18
cycloneive_lcell_comb \alu_0|Mux16~0 (
// Equation(s):
// \alu_0|Mux16~0_combout  = (\alu_0|ShiftRight0~3_combout  & ((\seg_SEL|Equal0~8_combout  & (\BR|reg_out [14])) # (!\seg_SEL|Equal0~8_combout  & ((\BR|reg_out [15]))))) # (!\alu_0|ShiftRight0~3_combout  & (((\BR|reg_out [15]))))

	.dataa(\BR|reg_out [14]),
	.datab(\alu_0|ShiftRight0~3_combout ),
	.datac(\BR|reg_out [15]),
	.datad(\seg_SEL|Equal0~8_combout ),
	.cin(gnd),
	.combout(\alu_0|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|Mux16~0 .lut_mask = 16'hB8F0;
defparam \alu_0|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N10
cycloneive_lcell_comb \alu_0|ShiftRight0~2 (
// Equation(s):
// \alu_0|ShiftRight0~2_combout  = (!\IR|reg_out [1] & ((\IR|reg_out [0] & (\BR|reg_out [15])) # (!\IR|reg_out [0] & ((\BR|reg_out [14])))))

	.dataa(\BR|reg_out [15]),
	.datab(\BR|reg_out [14]),
	.datac(\IR|reg_out [1]),
	.datad(\IR|reg_out [0]),
	.cin(gnd),
	.combout(\alu_0|ShiftRight0~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftRight0~2 .lut_mask = 16'h0A0C;
defparam \alu_0|ShiftRight0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N6
cycloneive_lcell_comb \alu_0|ShiftRight0~48 (
// Equation(s):
// \alu_0|ShiftRight0~48_combout  = (\alu_0|ShiftRight0~2_combout  & (!\IR|reg_out [3] & !\IR|reg_out [2]))

	.dataa(\alu_0|ShiftRight0~2_combout ),
	.datab(\IR|reg_out [3]),
	.datac(gnd),
	.datad(\IR|reg_out [2]),
	.cin(gnd),
	.combout(\alu_0|ShiftRight0~48_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftRight0~48 .lut_mask = 16'h0022;
defparam \alu_0|ShiftRight0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N12
cycloneive_lcell_comb \alu_0|alu_out[14]~14 (
// Equation(s):
// \alu_0|alu_out[14]~14_combout  = (\aluconu|ALU_Cnt [1] & ((\alu_0|alu_out[14]~13_combout  & (\alu_0|Mux16~0_combout )) # (!\alu_0|alu_out[14]~13_combout  & ((\alu_0|ShiftRight0~48_combout ))))) # (!\aluconu|ALU_Cnt [1] & (\alu_0|alu_out[14]~13_combout ))

	.dataa(\aluconu|ALU_Cnt [1]),
	.datab(\alu_0|alu_out[14]~13_combout ),
	.datac(\alu_0|Mux16~0_combout ),
	.datad(\alu_0|ShiftRight0~48_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[14]~14 .lut_mask = 16'hE6C4;
defparam \alu_0|alu_out[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N24
cycloneive_lcell_comb \alu_0|alu_out[14]~15 (
// Equation(s):
// \alu_0|alu_out[14]~15_combout  = (\alu_0|alu_out[14]~11_combout ) # ((\alu_0|alu_out[14]~8_combout ) # ((\alu_0|alu_out[2]~12_combout  & \alu_0|alu_out[14]~14_combout )))

	.dataa(\alu_0|alu_out[14]~11_combout ),
	.datab(\alu_0|alu_out[2]~12_combout ),
	.datac(\alu_0|alu_out[14]~8_combout ),
	.datad(\alu_0|alu_out[14]~14_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[14]~15_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[14]~15 .lut_mask = 16'hFEFA;
defparam \alu_0|alu_out[14]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N25
dffeas \DR|reg_out[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\alu_0|alu_out[14]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controls|always0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR|reg_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \DR|reg_out[14] .is_wysiwyg = "true";
defparam \DR|reg_out[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y43_N22
cycloneive_io_ibuf \in[14]~input (
	.i(in[14]),
	.ibar(gnd),
	.o(\in[14]~input_o ));
// synopsys translate_off
defparam \in[14]~input .bus_hold = "false";
defparam \in[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N18
cycloneive_lcell_comb \m7_0|mux_out[14]~14 (
// Equation(s):
// \m7_0|mux_out[14]~14_combout  = (\controls|Equal2~2_combout  & ((\controls|Mux10~4_combout  & ((\data_memory|altsyncram_component|auto_generated|altsyncram1|q_a [14]))) # (!\controls|Mux10~4_combout  & (\in[14]~input_o )))) # (!\controls|Equal2~2_combout  
// & (((\data_memory|altsyncram_component|auto_generated|altsyncram1|q_a [14]))))

	.dataa(\in[14]~input_o ),
	.datab(\controls|Equal2~2_combout ),
	.datac(\data_memory|altsyncram_component|auto_generated|altsyncram1|q_a [14]),
	.datad(\controls|Mux10~4_combout ),
	.cin(gnd),
	.combout(\m7_0|mux_out[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \m7_0|mux_out[14]~14 .lut_mask = 16'hF0B8;
defparam \m7_0|mux_out[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N19
dffeas \MDR|reg_out[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m7_0|mux_out[14]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controls|m4_s~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR|reg_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR|reg_out[14] .is_wysiwyg = "true";
defparam \MDR|reg_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N6
cycloneive_lcell_comb \m8_0|mux_out[14]~28 (
// Equation(s):
// \m8_0|mux_out[14]~28_combout  = (!\controls|Equal5~3_combout  & ((\controls|m4_s~0_combout  & ((\MDR|reg_out [14]))) # (!\controls|m4_s~0_combout  & (\DR|reg_out [14]))))

	.dataa(\controls|Equal5~3_combout ),
	.datab(\controls|m4_s~0_combout ),
	.datac(\DR|reg_out [14]),
	.datad(\MDR|reg_out [14]),
	.cin(gnd),
	.combout(\m8_0|mux_out[14]~28_combout ),
	.cout());
// synopsys translate_off
defparam \m8_0|mux_out[14]~28 .lut_mask = 16'h5410;
defparam \m8_0|mux_out[14]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N12
cycloneive_lcell_comb \m8_0|mux_out[14]~29 (
// Equation(s):
// \m8_0|mux_out[14]~29_combout  = (\m8_0|mux_out[14]~28_combout ) # ((\controls|Equal5~3_combout  & \IR|reg_out [7]))

	.dataa(\controls|Equal5~3_combout ),
	.datab(gnd),
	.datac(\IR|reg_out [7]),
	.datad(\m8_0|mux_out[14]~28_combout ),
	.cin(gnd),
	.combout(\m8_0|mux_out[14]~29_combout ),
	.cout());
// synopsys translate_off
defparam \m8_0|mux_out[14]~29 .lut_mask = 16'hFFA0;
defparam \m8_0|mux_out[14]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y15_N17
dffeas \registerfile|reg_array[6][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[14]~29_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[6][14] .is_wysiwyg = "true";
defparam \registerfile|reg_array[6][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N16
cycloneive_lcell_comb \registerfile|Mux1~0 (
// Equation(s):
// \registerfile|Mux1~0_combout  = (\IR|reg_out [11] & (\IR|reg_out [12])) # (!\IR|reg_out [11] & ((\IR|reg_out [12] & (\registerfile|reg_array[6][14]~q )) # (!\IR|reg_out [12] & ((\registerfile|reg_array[4][14]~q )))))

	.dataa(\IR|reg_out [11]),
	.datab(\IR|reg_out [12]),
	.datac(\registerfile|reg_array[6][14]~q ),
	.datad(\registerfile|reg_array[4][14]~q ),
	.cin(gnd),
	.combout(\registerfile|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux1~0 .lut_mask = 16'hD9C8;
defparam \registerfile|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N0
cycloneive_lcell_comb \registerfile|Mux1~1 (
// Equation(s):
// \registerfile|Mux1~1_combout  = (\IR|reg_out [11] & ((\registerfile|Mux1~0_combout  & ((\registerfile|reg_array[7][14]~q ))) # (!\registerfile|Mux1~0_combout  & (\registerfile|reg_array[5][14]~q )))) # (!\IR|reg_out [11] & (\registerfile|Mux1~0_combout ))

	.dataa(\IR|reg_out [11]),
	.datab(\registerfile|Mux1~0_combout ),
	.datac(\registerfile|reg_array[5][14]~q ),
	.datad(\registerfile|reg_array[7][14]~q ),
	.cin(gnd),
	.combout(\registerfile|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux1~1 .lut_mask = 16'hEC64;
defparam \registerfile|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N18
cycloneive_lcell_comb \registerfile|Mux1~2 (
// Equation(s):
// \registerfile|Mux1~2_combout  = (\IR|reg_out [11] & (((\registerfile|reg_array[1][14]~q ) # (\IR|reg_out [12])))) # (!\IR|reg_out [11] & (\registerfile|reg_array[0][14]~q  & ((!\IR|reg_out [12]))))

	.dataa(\registerfile|reg_array[0][14]~q ),
	.datab(\registerfile|reg_array[1][14]~q ),
	.datac(\IR|reg_out [11]),
	.datad(\IR|reg_out [12]),
	.cin(gnd),
	.combout(\registerfile|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux1~2 .lut_mask = 16'hF0CA;
defparam \registerfile|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N20
cycloneive_lcell_comb \registerfile|Mux1~3 (
// Equation(s):
// \registerfile|Mux1~3_combout  = (\IR|reg_out [12] & ((\registerfile|Mux1~2_combout  & ((\registerfile|reg_array[3][14]~q ))) # (!\registerfile|Mux1~2_combout  & (\registerfile|reg_array[2][14]~q )))) # (!\IR|reg_out [12] & (\registerfile|Mux1~2_combout ))

	.dataa(\IR|reg_out [12]),
	.datab(\registerfile|Mux1~2_combout ),
	.datac(\registerfile|reg_array[2][14]~q ),
	.datad(\registerfile|reg_array[3][14]~q ),
	.cin(gnd),
	.combout(\registerfile|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux1~3 .lut_mask = 16'hEC64;
defparam \registerfile|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N4
cycloneive_lcell_comb \registerfile|Mux1~4 (
// Equation(s):
// \registerfile|Mux1~4_combout  = (\IR|reg_out [13] & (\registerfile|Mux1~1_combout )) # (!\IR|reg_out [13] & ((\registerfile|Mux1~3_combout )))

	.dataa(gnd),
	.datab(\registerfile|Mux1~1_combout ),
	.datac(\IR|reg_out [13]),
	.datad(\registerfile|Mux1~3_combout ),
	.cin(gnd),
	.combout(\registerfile|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux1~4 .lut_mask = 16'hCFC0;
defparam \registerfile|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N28
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 (
	.dataa(gnd),
	.datab(\data_memory|altsyncram_component|auto_generated|altsyncram1|q_b [14]),
	.datac(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.datad(\data_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .lut_mask = 16'hCCF0;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N29
dffeas \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .is_wysiwyg = "true";
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N26
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 (
	.dataa(gnd),
	.datab(\data_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.datad(\data_memory|altsyncram_component|auto_generated|altsyncram1|q_b [13]),
	.cin(gnd),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .lut_mask = 16'hFC30;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N27
dffeas \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .is_wysiwyg = "true";
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N24
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 (
	.dataa(gnd),
	.datab(\data_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.datad(\data_memory|altsyncram_component|auto_generated|altsyncram1|q_b [12]),
	.cin(gnd),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .lut_mask = 16'hFC30;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N25
dffeas \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .is_wysiwyg = "true";
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X24_Y19_N0
cycloneive_ram_block \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 (
	.portawe(\controls|mem_w~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\data_memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\registerfile|Mux4~4_combout ,\registerfile|Mux5~4_combout }),
	.portaaddr({\alu_0|alu_out[11]~147_combout ,\alu_0|alu_out[10]~42_combout ,\alu_0|alu_out[9]~88_combout ,\alu_0|alu_out[8]~22_combout ,\alu_0|alu_out[7]~29_combout ,\alu_0|alu_out[6]~151_combout ,\alu_0|alu_out[5]~126_combout ,\alu_0|alu_out[4]~146_combout ,
\alu_0|alu_out[3]~115_combout ,\alu_0|alu_out[2]~135_combout ,\alu_0|alu_out[1]~152_combout ,\alu_0|alu_out[0]~66_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11],\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ),
	.portbdataout(\data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_offset_in_bits = 1;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_width_in_bits = 1;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file = "Mif2.mif";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file_layout = "port_a";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .logical_ram_name = "ram02:data_memory|altsyncram:altsyncram_component|altsyncram_t3k1:auto_generated|altsyncram_rda2:altsyncram1|ALTSYNCRAM";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mixed_port_feed_through_mode = "dont_care";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .operation_mode = "bidir_dual_port";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_clear = "none";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_width = 12;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_byte_enable_clock = "none";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clear = "none";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clock = "none";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_width = 2;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_address = 0;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_bit_number = 10;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_last_address = 4095;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_depth = 4096;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_width = 16;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clear = "none";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clock = "clock1";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_width = 12;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_in_clock = "clock1";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clear = "none";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clock = "none";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_width = 2;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_address = 0;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_bit_number = 10;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_last_address = 4095;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_depth = 4096;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_width = 16;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_enable_clock = "clock1";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_write_enable_clock = "clock1";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .ram_block_type = "M9K";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000300A3A840;
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N14
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 (
	.dataa(gnd),
	.datab(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.datac(\data_memory|altsyncram_component|auto_generated|altsyncram1|q_b [11]),
	.datad(\data_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .lut_mask = 16'hF0CC;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N15
dffeas \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .is_wysiwyg = "true";
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N4
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 (
	.dataa(\data_memory|altsyncram_component|auto_generated|altsyncram1|q_b [10]),
	.datab(gnd),
	.datac(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.datad(\data_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .lut_mask = 16'hAAF0;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N5
dffeas \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .is_wysiwyg = "true";
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .power_up = "low";
// synopsys translate_on

// Location: M9K_X40_Y19_N0
cycloneive_ram_block \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 (
	.portawe(\controls|mem_w~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\data_memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\registerfile|Mux6~4_combout ,\registerfile|Mux7~4_combout }),
	.portaaddr({\alu_0|alu_out[11]~147_combout ,\alu_0|alu_out[10]~42_combout ,\alu_0|alu_out[9]~88_combout ,\alu_0|alu_out[8]~22_combout ,\alu_0|alu_out[7]~29_combout ,\alu_0|alu_out[6]~151_combout ,\alu_0|alu_out[5]~126_combout ,\alu_0|alu_out[4]~146_combout ,
\alu_0|alu_out[3]~115_combout ,\alu_0|alu_out[2]~135_combout ,\alu_0|alu_out[1]~152_combout ,\alu_0|alu_out[0]~66_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9],\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ),
	.portbdataout(\data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_offset_in_bits = 1;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_width_in_bits = 1;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file = "Mif2.mif";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file_layout = "port_a";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .logical_ram_name = "ram02:data_memory|altsyncram:altsyncram_component|altsyncram_t3k1:auto_generated|altsyncram_rda2:altsyncram1|ALTSYNCRAM";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mixed_port_feed_through_mode = "dont_care";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .operation_mode = "bidir_dual_port";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_clear = "none";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_width = 12;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_enable_clock = "none";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clear = "none";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clock = "none";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_width = 2;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_address = 0;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_bit_number = 8;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_last_address = 4095;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_depth = 4096;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_width = 16;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clear = "none";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clock = "clock1";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_width = 12;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_in_clock = "clock1";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clear = "none";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clock = "none";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_width = 2;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_address = 0;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_bit_number = 8;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_last_address = 4095;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_depth = 4096;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_width = 16;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_enable_clock = "clock1";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_write_enable_clock = "clock1";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .ram_block_type = "M9K";
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \data_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000340202339;
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N2
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 (
	.dataa(gnd),
	.datab(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.datac(\data_memory|altsyncram_component|auto_generated|altsyncram1|q_b [9]),
	.datad(\data_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .lut_mask = 16'hF0CC;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N3
dffeas \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .is_wysiwyg = "true";
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N0
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 (
	.dataa(gnd),
	.datab(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.datac(\data_memory|altsyncram_component|auto_generated|altsyncram1|q_b [8]),
	.datad(\data_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .lut_mask = 16'hF0CC;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N1
dffeas \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .is_wysiwyg = "true";
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N28
cycloneive_lcell_comb \m7_0|mux_out[8]~8 (
// Equation(s):
// \m7_0|mux_out[8]~8_combout  = (\controls|Equal2~2_combout  & ((\controls|Mux10~4_combout  & ((\data_memory|altsyncram_component|auto_generated|altsyncram1|q_a [8]))) # (!\controls|Mux10~4_combout  & (\in[8]~input_o )))) # (!\controls|Equal2~2_combout  & 
// (((\data_memory|altsyncram_component|auto_generated|altsyncram1|q_a [8]))))

	.dataa(\in[8]~input_o ),
	.datab(\controls|Equal2~2_combout ),
	.datac(\data_memory|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.datad(\controls|Mux10~4_combout ),
	.cin(gnd),
	.combout(\m7_0|mux_out[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \m7_0|mux_out[8]~8 .lut_mask = 16'hF0B8;
defparam \m7_0|mux_out[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N29
dffeas \MDR|reg_out[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m7_0|mux_out[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controls|m4_s~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR|reg_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR|reg_out[8] .is_wysiwyg = "true";
defparam \MDR|reg_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N14
cycloneive_lcell_comb \m8_0|mux_out[8]~16 (
// Equation(s):
// \m8_0|mux_out[8]~16_combout  = (!\controls|Equal5~3_combout  & ((\controls|m4_s~0_combout  & ((\MDR|reg_out [8]))) # (!\controls|m4_s~0_combout  & (\DR|reg_out [8]))))

	.dataa(\DR|reg_out [8]),
	.datab(\controls|m4_s~0_combout ),
	.datac(\controls|Equal5~3_combout ),
	.datad(\MDR|reg_out [8]),
	.cin(gnd),
	.combout(\m8_0|mux_out[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \m8_0|mux_out[8]~16 .lut_mask = 16'h0E02;
defparam \m8_0|mux_out[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N8
cycloneive_lcell_comb \m8_0|mux_out[8]~17 (
// Equation(s):
// \m8_0|mux_out[8]~17_combout  = (\m8_0|mux_out[8]~16_combout ) # ((\controls|Equal5~3_combout  & \IR|reg_out [7]))

	.dataa(gnd),
	.datab(\m8_0|mux_out[8]~16_combout ),
	.datac(\controls|Equal5~3_combout ),
	.datad(\IR|reg_out [7]),
	.cin(gnd),
	.combout(\m8_0|mux_out[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \m8_0|mux_out[8]~17 .lut_mask = 16'hFCCC;
defparam \m8_0|mux_out[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y15_N3
dffeas \registerfile|reg_array[7][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[8]~17_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[7][8] .is_wysiwyg = "true";
defparam \registerfile|reg_array[7][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N0
cycloneive_lcell_comb \registerfile|Mux7~0 (
// Equation(s):
// \registerfile|Mux7~0_combout  = (\IR|reg_out [11] & (\IR|reg_out [12])) # (!\IR|reg_out [11] & ((\IR|reg_out [12] & (\registerfile|reg_array[6][8]~q )) # (!\IR|reg_out [12] & ((\registerfile|reg_array[4][8]~q )))))

	.dataa(\IR|reg_out [11]),
	.datab(\IR|reg_out [12]),
	.datac(\registerfile|reg_array[6][8]~q ),
	.datad(\registerfile|reg_array[4][8]~q ),
	.cin(gnd),
	.combout(\registerfile|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux7~0 .lut_mask = 16'hD9C8;
defparam \registerfile|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N8
cycloneive_lcell_comb \registerfile|Mux7~1 (
// Equation(s):
// \registerfile|Mux7~1_combout  = (\IR|reg_out [11] & ((\registerfile|Mux7~0_combout  & (\registerfile|reg_array[7][8]~q )) # (!\registerfile|Mux7~0_combout  & ((\registerfile|reg_array[5][8]~q ))))) # (!\IR|reg_out [11] & (((\registerfile|Mux7~0_combout 
// ))))

	.dataa(\IR|reg_out [11]),
	.datab(\registerfile|reg_array[7][8]~q ),
	.datac(\registerfile|reg_array[5][8]~q ),
	.datad(\registerfile|Mux7~0_combout ),
	.cin(gnd),
	.combout(\registerfile|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux7~1 .lut_mask = 16'hDDA0;
defparam \registerfile|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N2
cycloneive_lcell_comb \registerfile|Mux7~2 (
// Equation(s):
// \registerfile|Mux7~2_combout  = (\IR|reg_out [12] & (((\IR|reg_out [11])))) # (!\IR|reg_out [12] & ((\IR|reg_out [11] & ((\registerfile|reg_array[1][8]~q ))) # (!\IR|reg_out [11] & (\registerfile|reg_array[0][8]~q ))))

	.dataa(\registerfile|reg_array[0][8]~q ),
	.datab(\IR|reg_out [12]),
	.datac(\registerfile|reg_array[1][8]~q ),
	.datad(\IR|reg_out [11]),
	.cin(gnd),
	.combout(\registerfile|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux7~2 .lut_mask = 16'hFC22;
defparam \registerfile|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N24
cycloneive_lcell_comb \registerfile|Mux7~3 (
// Equation(s):
// \registerfile|Mux7~3_combout  = (\IR|reg_out [12] & ((\registerfile|Mux7~2_combout  & (\registerfile|reg_array[3][8]~q )) # (!\registerfile|Mux7~2_combout  & ((\registerfile|reg_array[2][8]~q ))))) # (!\IR|reg_out [12] & (((\registerfile|Mux7~2_combout 
// ))))

	.dataa(\registerfile|reg_array[3][8]~q ),
	.datab(\IR|reg_out [12]),
	.datac(\registerfile|reg_array[2][8]~q ),
	.datad(\registerfile|Mux7~2_combout ),
	.cin(gnd),
	.combout(\registerfile|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux7~3 .lut_mask = 16'hBBC0;
defparam \registerfile|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N24
cycloneive_lcell_comb \registerfile|Mux7~4 (
// Equation(s):
// \registerfile|Mux7~4_combout  = (\IR|reg_out [13] & (\registerfile|Mux7~1_combout )) # (!\IR|reg_out [13] & ((\registerfile|Mux7~3_combout )))

	.dataa(gnd),
	.datab(\registerfile|Mux7~1_combout ),
	.datac(\IR|reg_out [13]),
	.datad(\registerfile|Mux7~3_combout ),
	.cin(gnd),
	.combout(\registerfile|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux7~4 .lut_mask = 16'hCFC0;
defparam \registerfile|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N24
cycloneive_lcell_comb \m7_0|mux_out[9]~9 (
// Equation(s):
// \m7_0|mux_out[9]~9_combout  = (\controls|Equal2~2_combout  & ((\controls|Mux10~4_combout  & ((\data_memory|altsyncram_component|auto_generated|altsyncram1|q_a [9]))) # (!\controls|Mux10~4_combout  & (\in[9]~input_o )))) # (!\controls|Equal2~2_combout  & 
// (((\data_memory|altsyncram_component|auto_generated|altsyncram1|q_a [9]))))

	.dataa(\controls|Equal2~2_combout ),
	.datab(\in[9]~input_o ),
	.datac(\controls|Mux10~4_combout ),
	.datad(\data_memory|altsyncram_component|auto_generated|altsyncram1|q_a [9]),
	.cin(gnd),
	.combout(\m7_0|mux_out[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \m7_0|mux_out[9]~9 .lut_mask = 16'hFD08;
defparam \m7_0|mux_out[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y19_N25
dffeas \MDR|reg_out[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m7_0|mux_out[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controls|m4_s~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR|reg_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR|reg_out[9] .is_wysiwyg = "true";
defparam \MDR|reg_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N10
cycloneive_lcell_comb \m8_0|mux_out[9]~18 (
// Equation(s):
// \m8_0|mux_out[9]~18_combout  = (!\controls|Equal5~3_combout  & ((\controls|m4_s~0_combout  & ((\MDR|reg_out [9]))) # (!\controls|m4_s~0_combout  & (\DR|reg_out [9]))))

	.dataa(\DR|reg_out [9]),
	.datab(\controls|m4_s~0_combout ),
	.datac(\MDR|reg_out [9]),
	.datad(\controls|Equal5~3_combout ),
	.cin(gnd),
	.combout(\m8_0|mux_out[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \m8_0|mux_out[9]~18 .lut_mask = 16'h00E2;
defparam \m8_0|mux_out[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N8
cycloneive_lcell_comb \m8_0|mux_out[9]~19 (
// Equation(s):
// \m8_0|mux_out[9]~19_combout  = (\m8_0|mux_out[9]~18_combout ) # ((\controls|Equal5~3_combout  & \IR|reg_out [7]))

	.dataa(\controls|Equal5~3_combout ),
	.datab(gnd),
	.datac(\IR|reg_out [7]),
	.datad(\m8_0|mux_out[9]~18_combout ),
	.cin(gnd),
	.combout(\m8_0|mux_out[9]~19_combout ),
	.cout());
// synopsys translate_off
defparam \m8_0|mux_out[9]~19 .lut_mask = 16'hFFA0;
defparam \m8_0|mux_out[9]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y19_N9
dffeas \registerfile|reg_array[3][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m8_0|mux_out[9]~19_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[3][9] .is_wysiwyg = "true";
defparam \registerfile|reg_array[3][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N0
cycloneive_lcell_comb \registerfile|Mux22~0 (
// Equation(s):
// \registerfile|Mux22~0_combout  = (\IR|reg_out [9] & ((\IR|reg_out [8]) # ((\registerfile|reg_array[2][9]~q )))) # (!\IR|reg_out [9] & (!\IR|reg_out [8] & (\registerfile|reg_array[0][9]~q )))

	.dataa(\IR|reg_out [9]),
	.datab(\IR|reg_out [8]),
	.datac(\registerfile|reg_array[0][9]~q ),
	.datad(\registerfile|reg_array[2][9]~q ),
	.cin(gnd),
	.combout(\registerfile|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux22~0 .lut_mask = 16'hBA98;
defparam \registerfile|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N30
cycloneive_lcell_comb \registerfile|Mux22~1 (
// Equation(s):
// \registerfile|Mux22~1_combout  = (\registerfile|Mux22~0_combout  & ((\registerfile|reg_array[3][9]~q ) # ((!\IR|reg_out [8])))) # (!\registerfile|Mux22~0_combout  & (((\registerfile|reg_array[1][9]~q  & \IR|reg_out [8]))))

	.dataa(\registerfile|reg_array[3][9]~q ),
	.datab(\registerfile|Mux22~0_combout ),
	.datac(\registerfile|reg_array[1][9]~q ),
	.datad(\IR|reg_out [8]),
	.cin(gnd),
	.combout(\registerfile|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux22~1 .lut_mask = 16'hB8CC;
defparam \registerfile|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N30
cycloneive_lcell_comb \registerfile|Mux22~2 (
// Equation(s):
// \registerfile|Mux22~2_combout  = (\IR|reg_out [8] & ((\registerfile|reg_array[5][9]~q ) # ((\IR|reg_out [9])))) # (!\IR|reg_out [8] & (((\registerfile|reg_array[4][9]~q  & !\IR|reg_out [9]))))

	.dataa(\IR|reg_out [8]),
	.datab(\registerfile|reg_array[5][9]~q ),
	.datac(\registerfile|reg_array[4][9]~q ),
	.datad(\IR|reg_out [9]),
	.cin(gnd),
	.combout(\registerfile|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux22~2 .lut_mask = 16'hAAD8;
defparam \registerfile|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N6
cycloneive_lcell_comb \registerfile|Mux22~3 (
// Equation(s):
// \registerfile|Mux22~3_combout  = (\registerfile|Mux22~2_combout  & (((\registerfile|reg_array[7][9]~q ) # (!\IR|reg_out [9])))) # (!\registerfile|Mux22~2_combout  & (\registerfile|reg_array[6][9]~q  & ((\IR|reg_out [9]))))

	.dataa(\registerfile|Mux22~2_combout ),
	.datab(\registerfile|reg_array[6][9]~q ),
	.datac(\registerfile|reg_array[7][9]~q ),
	.datad(\IR|reg_out [9]),
	.cin(gnd),
	.combout(\registerfile|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux22~3 .lut_mask = 16'hE4AA;
defparam \registerfile|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N2
cycloneive_lcell_comb \BR|reg_out[9]~6 (
// Equation(s):
// \BR|reg_out[9]~6_combout  = (\IR|reg_out [10] & ((\registerfile|Mux22~3_combout ))) # (!\IR|reg_out [10] & (\registerfile|Mux22~1_combout ))

	.dataa(\IR|reg_out [10]),
	.datab(\registerfile|Mux22~1_combout ),
	.datac(gnd),
	.datad(\registerfile|Mux22~3_combout ),
	.cin(gnd),
	.combout(\BR|reg_out[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \BR|reg_out[9]~6 .lut_mask = 16'hEE44;
defparam \BR|reg_out[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y15_N3
dffeas \BR|reg_out[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\BR|reg_out[9]~6_combout ),
	.asdata(\pc_0|pc_out [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controls|jump~0_combout ),
	.ena(\controls|always0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|reg_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|reg_out[9] .is_wysiwyg = "true";
defparam \BR|reg_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N30
cycloneive_lcell_comb \alu_0|ShiftLeft0~19 (
// Equation(s):
// \alu_0|ShiftLeft0~19_combout  = (\IR|reg_out [1] & ((\BR|reg_out [9]))) # (!\IR|reg_out [1] & (\BR|reg_out [11]))

	.dataa(\BR|reg_out [11]),
	.datab(gnd),
	.datac(\IR|reg_out [1]),
	.datad(\BR|reg_out [9]),
	.cin(gnd),
	.combout(\alu_0|ShiftLeft0~19_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~19 .lut_mask = 16'hFA0A;
defparam \alu_0|ShiftLeft0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N16
cycloneive_lcell_comb \alu_0|ShiftLeft0~20 (
// Equation(s):
// \alu_0|ShiftLeft0~20_combout  = (\IR|reg_out [1] & ((\BR|reg_out [10]))) # (!\IR|reg_out [1] & (\BR|reg_out [12]))

	.dataa(gnd),
	.datab(\BR|reg_out [12]),
	.datac(\IR|reg_out [1]),
	.datad(\BR|reg_out [10]),
	.cin(gnd),
	.combout(\alu_0|ShiftLeft0~20_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~20 .lut_mask = 16'hFC0C;
defparam \alu_0|ShiftLeft0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N18
cycloneive_lcell_comb \alu_0|ShiftLeft0~21 (
// Equation(s):
// \alu_0|ShiftLeft0~21_combout  = (\IR|reg_out [0] & (\alu_0|ShiftLeft0~19_combout )) # (!\IR|reg_out [0] & ((\alu_0|ShiftLeft0~20_combout )))

	.dataa(gnd),
	.datab(\IR|reg_out [0]),
	.datac(\alu_0|ShiftLeft0~19_combout ),
	.datad(\alu_0|ShiftLeft0~20_combout ),
	.cin(gnd),
	.combout(\alu_0|ShiftLeft0~21_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~21 .lut_mask = 16'hF3C0;
defparam \alu_0|ShiftLeft0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N12
cycloneive_lcell_comb \alu_0|alu_out[0]~64 (
// Equation(s):
// \alu_0|alu_out[0]~64_combout  = (\aluconu|ALU_Cnt [0] & ((\IR|reg_out [2] & (\alu_0|ShiftLeft0~21_combout )) # (!\IR|reg_out [2] & ((\alu_0|ShiftLeft0~29_combout )))))

	.dataa(\alu_0|ShiftLeft0~21_combout ),
	.datab(\aluconu|ALU_Cnt [0]),
	.datac(\IR|reg_out [2]),
	.datad(\alu_0|ShiftLeft0~29_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[0]~64_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[0]~64 .lut_mask = 16'h8C80;
defparam \alu_0|alu_out[0]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N10
cycloneive_lcell_comb \alu_0|ShiftRight0~5 (
// Equation(s):
// \alu_0|ShiftRight0~5_combout  = (\IR|reg_out [1]) # ((\IR|reg_out [2]) # (\IR|reg_out [0]))

	.dataa(gnd),
	.datab(\IR|reg_out [1]),
	.datac(\IR|reg_out [2]),
	.datad(\IR|reg_out [0]),
	.cin(gnd),
	.combout(\alu_0|ShiftRight0~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftRight0~5 .lut_mask = 16'hFFFC;
defparam \alu_0|ShiftRight0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N18
cycloneive_lcell_comb \alu_0|alu_out[0]~63 (
// Equation(s):
// \alu_0|alu_out[0]~63_combout  = (!\aluconu|ALU_Cnt [0] & (\BR|reg_out [0] & !\alu_0|ShiftRight0~5_combout ))

	.dataa(\aluconu|ALU_Cnt [0]),
	.datab(\BR|reg_out [0]),
	.datac(gnd),
	.datad(\alu_0|ShiftRight0~5_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[0]~63_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[0]~63 .lut_mask = 16'h0044;
defparam \alu_0|alu_out[0]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N0
cycloneive_lcell_comb \alu_0|ShiftRight0~28 (
// Equation(s):
// \alu_0|ShiftRight0~28_combout  = (\IR|reg_out [1] & ((\IR|reg_out [0] & ((\BR|reg_out [7]))) # (!\IR|reg_out [0] & (\BR|reg_out [6]))))

	.dataa(\IR|reg_out [1]),
	.datab(\BR|reg_out [6]),
	.datac(\IR|reg_out [0]),
	.datad(\BR|reg_out [7]),
	.cin(gnd),
	.combout(\alu_0|ShiftRight0~28_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftRight0~28 .lut_mask = 16'hA808;
defparam \alu_0|ShiftRight0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N2
cycloneive_lcell_comb \alu_0|Mux0~3 (
// Equation(s):
// \alu_0|Mux0~3_combout  = (\IR|reg_out [0] & (\BR|reg_out [5])) # (!\IR|reg_out [0] & ((\BR|reg_out [4])))

	.dataa(gnd),
	.datab(\IR|reg_out [0]),
	.datac(\BR|reg_out [5]),
	.datad(\BR|reg_out [4]),
	.cin(gnd),
	.combout(\alu_0|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|Mux0~3 .lut_mask = 16'hF3C0;
defparam \alu_0|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N4
cycloneive_lcell_comb \alu_0|ShiftRight0~29 (
// Equation(s):
// \alu_0|ShiftRight0~29_combout  = (\alu_0|ShiftRight0~28_combout ) # ((!\IR|reg_out [1] & \alu_0|Mux0~3_combout ))

	.dataa(\IR|reg_out [1]),
	.datab(gnd),
	.datac(\alu_0|ShiftRight0~28_combout ),
	.datad(\alu_0|Mux0~3_combout ),
	.cin(gnd),
	.combout(\alu_0|ShiftRight0~29_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftRight0~29 .lut_mask = 16'hF5F0;
defparam \alu_0|ShiftRight0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N10
cycloneive_lcell_comb \alu_0|Mux0~2 (
// Equation(s):
// \alu_0|Mux0~2_combout  = (\IR|reg_out [0] & ((\BR|reg_out [3]))) # (!\IR|reg_out [0] & (\BR|reg_out [2]))

	.dataa(gnd),
	.datab(\BR|reg_out [2]),
	.datac(\BR|reg_out [3]),
	.datad(\IR|reg_out [0]),
	.cin(gnd),
	.combout(\alu_0|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|Mux0~2 .lut_mask = 16'hF0CC;
defparam \alu_0|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N24
cycloneive_lcell_comb \alu_0|alu_out[0]~60 (
// Equation(s):
// \alu_0|alu_out[0]~60_combout  = (!\IR|reg_out [1] & ((\IR|reg_out [0] & (\BR|reg_out [1])) # (!\IR|reg_out [0] & ((\BR|reg_out [0])))))

	.dataa(\IR|reg_out [0]),
	.datab(\BR|reg_out [1]),
	.datac(\BR|reg_out [0]),
	.datad(\IR|reg_out [1]),
	.cin(gnd),
	.combout(\alu_0|alu_out[0]~60_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[0]~60 .lut_mask = 16'h00D8;
defparam \alu_0|alu_out[0]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y15_N12
cycloneive_lcell_comb \alu_0|alu_out[0]~61 (
// Equation(s):
// \alu_0|alu_out[0]~61_combout  = (!\IR|reg_out [2] & ((\alu_0|alu_out[0]~60_combout ) # ((\alu_0|Mux0~2_combout  & \IR|reg_out [1]))))

	.dataa(\IR|reg_out [2]),
	.datab(\alu_0|Mux0~2_combout ),
	.datac(\IR|reg_out [1]),
	.datad(\alu_0|alu_out[0]~60_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[0]~61_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[0]~61 .lut_mask = 16'h5540;
defparam \alu_0|alu_out[0]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N24
cycloneive_lcell_comb \alu_0|alu_out[0]~62 (
// Equation(s):
// \alu_0|alu_out[0]~62_combout  = (\aluconu|ALU_Cnt [1] & ((\alu_0|alu_out[0]~61_combout ) # ((\alu_0|ShiftRight0~29_combout  & \IR|reg_out [2]))))

	.dataa(\aluconu|ALU_Cnt [1]),
	.datab(\alu_0|ShiftRight0~29_combout ),
	.datac(\IR|reg_out [2]),
	.datad(\alu_0|alu_out[0]~61_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[0]~62_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[0]~62 .lut_mask = 16'hAA80;
defparam \alu_0|alu_out[0]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N14
cycloneive_lcell_comb \alu_0|alu_out[0]~65 (
// Equation(s):
// \alu_0|alu_out[0]~65_combout  = (\alu_0|alu_out[0]~62_combout ) # ((!\aluconu|ALU_Cnt [1] & ((\alu_0|alu_out[0]~64_combout ) # (\alu_0|alu_out[0]~63_combout ))))

	.dataa(\alu_0|alu_out[0]~64_combout ),
	.datab(\alu_0|alu_out[0]~63_combout ),
	.datac(\aluconu|ALU_Cnt [1]),
	.datad(\alu_0|alu_out[0]~62_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[0]~65_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[0]~65 .lut_mask = 16'hFF0E;
defparam \alu_0|alu_out[0]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N10
cycloneive_lcell_comb \alu_0|alu_out[0]~54 (
// Equation(s):
// \alu_0|alu_out[0]~54_combout  = (\alu_0|S~2_combout  & ((\aluconu|ALU_Cnt [1] & (\AR|reg_out [0])) # (!\aluconu|ALU_Cnt [1] & ((\alu_0|Add0~0_combout )))))

	.dataa(\alu_0|S~2_combout ),
	.datab(\AR|reg_out [0]),
	.datac(\alu_0|Add0~0_combout ),
	.datad(\aluconu|ALU_Cnt [1]),
	.cin(gnd),
	.combout(\alu_0|alu_out[0]~54_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[0]~54 .lut_mask = 16'h88A0;
defparam \alu_0|alu_out[0]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N0
cycloneive_lcell_comb \alu_0|alu_out[0]~55 (
// Equation(s):
// \alu_0|alu_out[0]~55_combout  = (\aluconu|ALU_Cnt [0] & (((\AR|reg_out [0]) # (\BR|reg_out [0])) # (!\aluconu|ALU_Cnt [1]))) # (!\aluconu|ALU_Cnt [0] & (\aluconu|ALU_Cnt [1] & (\AR|reg_out [0] & \BR|reg_out [0])))

	.dataa(\aluconu|ALU_Cnt [0]),
	.datab(\aluconu|ALU_Cnt [1]),
	.datac(\AR|reg_out [0]),
	.datad(\BR|reg_out [0]),
	.cin(gnd),
	.combout(\alu_0|alu_out[0]~55_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[0]~55 .lut_mask = 16'hEAA2;
defparam \alu_0|alu_out[0]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N14
cycloneive_lcell_comb \alu_0|alu_out[0]~56 (
// Equation(s):
// \alu_0|alu_out[0]~56_combout  = (\alu_0|alu_out[0]~55_combout  & ((\alu_0|Add1~0_combout ) # ((\aluconu|ALU_Cnt [1])))) # (!\alu_0|alu_out[0]~55_combout  & (((\alu_0|Add0~0_combout  & !\aluconu|ALU_Cnt [1]))))

	.dataa(\alu_0|alu_out[0]~55_combout ),
	.datab(\alu_0|Add1~0_combout ),
	.datac(\alu_0|Add0~0_combout ),
	.datad(\aluconu|ALU_Cnt [1]),
	.cin(gnd),
	.combout(\alu_0|alu_out[0]~56_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[0]~56 .lut_mask = 16'hAAD8;
defparam \alu_0|alu_out[0]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N20
cycloneive_lcell_comb \alu_0|ShiftRight0~8 (
// Equation(s):
// \alu_0|ShiftRight0~8_combout  = (\alu_0|ShiftRight0~7_combout ) # (\alu_0|ShiftRight0~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu_0|ShiftRight0~7_combout ),
	.datad(\alu_0|ShiftRight0~6_combout ),
	.cin(gnd),
	.combout(\alu_0|ShiftRight0~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftRight0~8 .lut_mask = 16'hFFF0;
defparam \alu_0|ShiftRight0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N10
cycloneive_lcell_comb \alu_0|alu_out[2]~52 (
// Equation(s):
// \alu_0|alu_out[2]~52_combout  = (\IR|reg_out [3] & (!\aluconu|ALU_Cnt [2] & (\aluconu|ALU_Cnt [3] & \aluconu|ALU_Cnt [1])))

	.dataa(\IR|reg_out [3]),
	.datab(\aluconu|ALU_Cnt [2]),
	.datac(\aluconu|ALU_Cnt [3]),
	.datad(\aluconu|ALU_Cnt [1]),
	.cin(gnd),
	.combout(\alu_0|alu_out[2]~52_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[2]~52 .lut_mask = 16'h2000;
defparam \alu_0|alu_out[2]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N4
cycloneive_lcell_comb \alu_0|alu_out[0]~53 (
// Equation(s):
// \alu_0|alu_out[0]~53_combout  = (\alu_0|alu_out[2]~52_combout  & ((\IR|reg_out [2] & ((\alu_0|ShiftRight0~8_combout ))) # (!\IR|reg_out [2] & (\alu_0|ShiftRight0~11_combout ))))

	.dataa(\alu_0|ShiftRight0~11_combout ),
	.datab(\alu_0|ShiftRight0~8_combout ),
	.datac(\IR|reg_out [2]),
	.datad(\alu_0|alu_out[2]~52_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[0]~53_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[0]~53 .lut_mask = 16'hCA00;
defparam \alu_0|alu_out[0]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N8
cycloneive_lcell_comb \alu_0|alu_out[0]~57 (
// Equation(s):
// \alu_0|alu_out[0]~57_combout  = (\alu_0|alu_out[0]~54_combout ) # ((\alu_0|alu_out[0]~53_combout ) # ((\alu_0|alu_out[0]~56_combout  & \alu_0|S~3_combout )))

	.dataa(\alu_0|alu_out[0]~54_combout ),
	.datab(\alu_0|alu_out[0]~56_combout ),
	.datac(\alu_0|alu_out[0]~53_combout ),
	.datad(\alu_0|S~3_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[0]~57_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[0]~57 .lut_mask = 16'hFEFA;
defparam \alu_0|alu_out[0]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N24
cycloneive_lcell_comb \alu_0|alu_out[4]~58 (
// Equation(s):
// \alu_0|alu_out[4]~58_combout  = (\aluconu|ALU_Cnt [0] & !\aluconu|ALU_Cnt [1])

	.dataa(\aluconu|ALU_Cnt [0]),
	.datab(gnd),
	.datac(\aluconu|ALU_Cnt [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu_0|alu_out[4]~58_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[4]~58 .lut_mask = 16'h0A0A;
defparam \alu_0|alu_out[4]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N10
cycloneive_lcell_comb \alu_0|alu_out[0]~59 (
// Equation(s):
// \alu_0|alu_out[0]~59_combout  = (\alu_0|alu_out[0]~57_combout ) # ((\alu_0|ShiftLeft0~28_combout  & (\alu_0|alu_out[2]~12_combout  & \alu_0|alu_out[4]~58_combout )))

	.dataa(\alu_0|ShiftLeft0~28_combout ),
	.datab(\alu_0|alu_out[2]~12_combout ),
	.datac(\alu_0|alu_out[0]~57_combout ),
	.datad(\alu_0|alu_out[4]~58_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[0]~59_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[0]~59 .lut_mask = 16'hF8F0;
defparam \alu_0|alu_out[0]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N16
cycloneive_lcell_comb \alu_0|alu_out[0]~66 (
// Equation(s):
// \alu_0|alu_out[0]~66_combout  = (\alu_0|alu_out[0]~59_combout ) # ((\alu_0|alu_out[0]~65_combout  & (\alu_0|alu_out[2]~12_combout  & !\IR|reg_out [3])))

	.dataa(\alu_0|alu_out[0]~65_combout ),
	.datab(\alu_0|alu_out[2]~12_combout ),
	.datac(\IR|reg_out [3]),
	.datad(\alu_0|alu_out[0]~59_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[0]~66_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[0]~66 .lut_mask = 16'hFF08;
defparam \alu_0|alu_out[0]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N6
cycloneive_lcell_comb \m7_0|mux_out[10]~10 (
// Equation(s):
// \m7_0|mux_out[10]~10_combout  = (\controls|Equal2~2_combout  & ((\controls|Mux10~4_combout  & ((\data_memory|altsyncram_component|auto_generated|altsyncram1|q_a [10]))) # (!\controls|Mux10~4_combout  & (\in[10]~input_o )))) # (!\controls|Equal2~2_combout  
// & (((\data_memory|altsyncram_component|auto_generated|altsyncram1|q_a [10]))))

	.dataa(\in[10]~input_o ),
	.datab(\controls|Equal2~2_combout ),
	.datac(\data_memory|altsyncram_component|auto_generated|altsyncram1|q_a [10]),
	.datad(\controls|Mux10~4_combout ),
	.cin(gnd),
	.combout(\m7_0|mux_out[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \m7_0|mux_out[10]~10 .lut_mask = 16'hF0B8;
defparam \m7_0|mux_out[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N7
dffeas \MDR|reg_out[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m7_0|mux_out[10]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controls|m4_s~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR|reg_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR|reg_out[10] .is_wysiwyg = "true";
defparam \MDR|reg_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N18
cycloneive_lcell_comb \m8_0|mux_out[10]~20 (
// Equation(s):
// \m8_0|mux_out[10]~20_combout  = (!\controls|Equal5~3_combout  & ((\controls|m4_s~0_combout  & (\MDR|reg_out [10])) # (!\controls|m4_s~0_combout  & ((\DR|reg_out [10])))))

	.dataa(\MDR|reg_out [10]),
	.datab(\DR|reg_out [10]),
	.datac(\controls|m4_s~0_combout ),
	.datad(\controls|Equal5~3_combout ),
	.cin(gnd),
	.combout(\m8_0|mux_out[10]~20_combout ),
	.cout());
// synopsys translate_off
defparam \m8_0|mux_out[10]~20 .lut_mask = 16'h00AC;
defparam \m8_0|mux_out[10]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N28
cycloneive_lcell_comb \m8_0|mux_out[10]~21 (
// Equation(s):
// \m8_0|mux_out[10]~21_combout  = (\m8_0|mux_out[10]~20_combout ) # ((\controls|Equal5~3_combout  & \IR|reg_out [7]))

	.dataa(\controls|Equal5~3_combout ),
	.datab(gnd),
	.datac(\IR|reg_out [7]),
	.datad(\m8_0|mux_out[10]~20_combout ),
	.cin(gnd),
	.combout(\m8_0|mux_out[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \m8_0|mux_out[10]~21 .lut_mask = 16'hFFA0;
defparam \m8_0|mux_out[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y17_N29
dffeas \registerfile|reg_array[1][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m8_0|mux_out[10]~21_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[1][10] .is_wysiwyg = "true";
defparam \registerfile|reg_array[1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N4
cycloneive_lcell_comb \registerfile|Mux5~2 (
// Equation(s):
// \registerfile|Mux5~2_combout  = (\IR|reg_out [11] & ((\registerfile|reg_array[1][10]~q ) # ((\IR|reg_out [12])))) # (!\IR|reg_out [11] & (((!\IR|reg_out [12] & \registerfile|reg_array[0][10]~q ))))

	.dataa(\IR|reg_out [11]),
	.datab(\registerfile|reg_array[1][10]~q ),
	.datac(\IR|reg_out [12]),
	.datad(\registerfile|reg_array[0][10]~q ),
	.cin(gnd),
	.combout(\registerfile|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux5~2 .lut_mask = 16'hADA8;
defparam \registerfile|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N4
cycloneive_lcell_comb \registerfile|Mux5~3 (
// Equation(s):
// \registerfile|Mux5~3_combout  = (\IR|reg_out [12] & ((\registerfile|Mux5~2_combout  & ((\registerfile|reg_array[3][10]~q ))) # (!\registerfile|Mux5~2_combout  & (\registerfile|reg_array[2][10]~q )))) # (!\IR|reg_out [12] & (\registerfile|Mux5~2_combout ))

	.dataa(\IR|reg_out [12]),
	.datab(\registerfile|Mux5~2_combout ),
	.datac(\registerfile|reg_array[2][10]~q ),
	.datad(\registerfile|reg_array[3][10]~q ),
	.cin(gnd),
	.combout(\registerfile|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux5~3 .lut_mask = 16'hEC64;
defparam \registerfile|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N8
cycloneive_lcell_comb \registerfile|Mux5~0 (
// Equation(s):
// \registerfile|Mux5~0_combout  = (\IR|reg_out [11] & (\IR|reg_out [12])) # (!\IR|reg_out [11] & ((\IR|reg_out [12] & (\registerfile|reg_array[6][10]~q )) # (!\IR|reg_out [12] & ((\registerfile|reg_array[4][10]~q )))))

	.dataa(\IR|reg_out [11]),
	.datab(\IR|reg_out [12]),
	.datac(\registerfile|reg_array[6][10]~q ),
	.datad(\registerfile|reg_array[4][10]~q ),
	.cin(gnd),
	.combout(\registerfile|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux5~0 .lut_mask = 16'hD9C8;
defparam \registerfile|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N24
cycloneive_lcell_comb \registerfile|Mux5~1 (
// Equation(s):
// \registerfile|Mux5~1_combout  = (\IR|reg_out [11] & ((\registerfile|Mux5~0_combout  & (\registerfile|reg_array[7][10]~q )) # (!\registerfile|Mux5~0_combout  & ((\registerfile|reg_array[5][10]~q ))))) # (!\IR|reg_out [11] & (((\registerfile|Mux5~0_combout 
// ))))

	.dataa(\IR|reg_out [11]),
	.datab(\registerfile|reg_array[7][10]~q ),
	.datac(\registerfile|reg_array[5][10]~q ),
	.datad(\registerfile|Mux5~0_combout ),
	.cin(gnd),
	.combout(\registerfile|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux5~1 .lut_mask = 16'hDDA0;
defparam \registerfile|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N4
cycloneive_lcell_comb \registerfile|Mux5~4 (
// Equation(s):
// \registerfile|Mux5~4_combout  = (\IR|reg_out [13] & ((\registerfile|Mux5~1_combout ))) # (!\IR|reg_out [13] & (\registerfile|Mux5~3_combout ))

	.dataa(\registerfile|Mux5~3_combout ),
	.datab(gnd),
	.datac(\IR|reg_out [13]),
	.datad(\registerfile|Mux5~1_combout ),
	.cin(gnd),
	.combout(\registerfile|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux5~4 .lut_mask = 16'hFA0A;
defparam \registerfile|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N4
cycloneive_lcell_comb \m7_0|mux_out[11]~11 (
// Equation(s):
// \m7_0|mux_out[11]~11_combout  = (\controls|Mux10~4_combout  & (((\data_memory|altsyncram_component|auto_generated|altsyncram1|q_a [11])))) # (!\controls|Mux10~4_combout  & ((\controls|Equal2~2_combout  & (\in[11]~input_o )) # (!\controls|Equal2~2_combout  
// & ((\data_memory|altsyncram_component|auto_generated|altsyncram1|q_a [11])))))

	.dataa(\in[11]~input_o ),
	.datab(\controls|Mux10~4_combout ),
	.datac(\controls|Equal2~2_combout ),
	.datad(\data_memory|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.cin(gnd),
	.combout(\m7_0|mux_out[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \m7_0|mux_out[11]~11 .lut_mask = 16'hEF20;
defparam \m7_0|mux_out[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y19_N5
dffeas \MDR|reg_out[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m7_0|mux_out[11]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controls|m4_s~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR|reg_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR|reg_out[11] .is_wysiwyg = "true";
defparam \MDR|reg_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N22
cycloneive_lcell_comb \m8_0|mux_out[11]~22 (
// Equation(s):
// \m8_0|mux_out[11]~22_combout  = (!\controls|Equal5~3_combout  & ((\controls|m4_s~0_combout  & (\MDR|reg_out [11])) # (!\controls|m4_s~0_combout  & ((\DR|reg_out [11])))))

	.dataa(\controls|Equal5~3_combout ),
	.datab(\controls|m4_s~0_combout ),
	.datac(\MDR|reg_out [11]),
	.datad(\DR|reg_out [11]),
	.cin(gnd),
	.combout(\m8_0|mux_out[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \m8_0|mux_out[11]~22 .lut_mask = 16'h5140;
defparam \m8_0|mux_out[11]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N18
cycloneive_lcell_comb \m8_0|mux_out[11]~23 (
// Equation(s):
// \m8_0|mux_out[11]~23_combout  = (\m8_0|mux_out[11]~22_combout ) # ((\IR|reg_out [7] & \controls|Equal5~3_combout ))

	.dataa(\IR|reg_out [7]),
	.datab(gnd),
	.datac(\m8_0|mux_out[11]~22_combout ),
	.datad(\controls|Equal5~3_combout ),
	.cin(gnd),
	.combout(\m8_0|mux_out[11]~23_combout ),
	.cout());
// synopsys translate_off
defparam \m8_0|mux_out[11]~23 .lut_mask = 16'hFAF0;
defparam \m8_0|mux_out[11]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y15_N29
dffeas \registerfile|reg_array[5][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[11]~23_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[5][11] .is_wysiwyg = "true";
defparam \registerfile|reg_array[5][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y15_N23
dffeas \registerfile|reg_array[7][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[11]~23_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[7][11] .is_wysiwyg = "true";
defparam \registerfile|reg_array[7][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y15_N21
dffeas \registerfile|reg_array[6][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[11]~23_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[6][11] .is_wysiwyg = "true";
defparam \registerfile|reg_array[6][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y15_N15
dffeas \registerfile|reg_array[4][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[11]~23_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[4][11] .is_wysiwyg = "true";
defparam \registerfile|reg_array[4][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N14
cycloneive_lcell_comb \registerfile|Mux4~0 (
// Equation(s):
// \registerfile|Mux4~0_combout  = (\IR|reg_out [11] & (((\IR|reg_out [12])))) # (!\IR|reg_out [11] & ((\IR|reg_out [12] & (\registerfile|reg_array[6][11]~q )) # (!\IR|reg_out [12] & ((\registerfile|reg_array[4][11]~q )))))

	.dataa(\IR|reg_out [11]),
	.datab(\registerfile|reg_array[6][11]~q ),
	.datac(\registerfile|reg_array[4][11]~q ),
	.datad(\IR|reg_out [12]),
	.cin(gnd),
	.combout(\registerfile|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux4~0 .lut_mask = 16'hEE50;
defparam \registerfile|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N22
cycloneive_lcell_comb \registerfile|Mux4~1 (
// Equation(s):
// \registerfile|Mux4~1_combout  = (\IR|reg_out [11] & ((\registerfile|Mux4~0_combout  & ((\registerfile|reg_array[7][11]~q ))) # (!\registerfile|Mux4~0_combout  & (\registerfile|reg_array[5][11]~q )))) # (!\IR|reg_out [11] & (((\registerfile|Mux4~0_combout 
// ))))

	.dataa(\IR|reg_out [11]),
	.datab(\registerfile|reg_array[5][11]~q ),
	.datac(\registerfile|reg_array[7][11]~q ),
	.datad(\registerfile|Mux4~0_combout ),
	.cin(gnd),
	.combout(\registerfile|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux4~1 .lut_mask = 16'hF588;
defparam \registerfile|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y19_N19
dffeas \registerfile|reg_array[3][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m8_0|mux_out[11]~23_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[3][11] .is_wysiwyg = "true";
defparam \registerfile|reg_array[3][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y16_N27
dffeas \registerfile|reg_array[2][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[11]~23_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[2][11] .is_wysiwyg = "true";
defparam \registerfile|reg_array[2][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y17_N23
dffeas \registerfile|reg_array[1][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[11]~23_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[1][11] .is_wysiwyg = "true";
defparam \registerfile|reg_array[1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y16_N29
dffeas \registerfile|reg_array[0][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[11]~23_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[0][11] .is_wysiwyg = "true";
defparam \registerfile|reg_array[0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N28
cycloneive_lcell_comb \registerfile|Mux4~2 (
// Equation(s):
// \registerfile|Mux4~2_combout  = (\IR|reg_out [11] & ((\registerfile|reg_array[1][11]~q ) # ((\IR|reg_out [12])))) # (!\IR|reg_out [11] & (((\registerfile|reg_array[0][11]~q  & !\IR|reg_out [12]))))

	.dataa(\registerfile|reg_array[1][11]~q ),
	.datab(\IR|reg_out [11]),
	.datac(\registerfile|reg_array[0][11]~q ),
	.datad(\IR|reg_out [12]),
	.cin(gnd),
	.combout(\registerfile|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux4~2 .lut_mask = 16'hCCB8;
defparam \registerfile|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N14
cycloneive_lcell_comb \registerfile|Mux4~3 (
// Equation(s):
// \registerfile|Mux4~3_combout  = (\IR|reg_out [12] & ((\registerfile|Mux4~2_combout  & (\registerfile|reg_array[3][11]~q )) # (!\registerfile|Mux4~2_combout  & ((\registerfile|reg_array[2][11]~q ))))) # (!\IR|reg_out [12] & (((\registerfile|Mux4~2_combout 
// ))))

	.dataa(\registerfile|reg_array[3][11]~q ),
	.datab(\IR|reg_out [12]),
	.datac(\registerfile|reg_array[2][11]~q ),
	.datad(\registerfile|Mux4~2_combout ),
	.cin(gnd),
	.combout(\registerfile|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux4~3 .lut_mask = 16'hBBC0;
defparam \registerfile|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N6
cycloneive_lcell_comb \registerfile|Mux4~4 (
// Equation(s):
// \registerfile|Mux4~4_combout  = (\IR|reg_out [13] & (\registerfile|Mux4~1_combout )) # (!\IR|reg_out [13] & ((\registerfile|Mux4~3_combout )))

	.dataa(gnd),
	.datab(\IR|reg_out [13]),
	.datac(\registerfile|Mux4~1_combout ),
	.datad(\registerfile|Mux4~3_combout ),
	.cin(gnd),
	.combout(\registerfile|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux4~4 .lut_mask = 16'hF3C0;
defparam \registerfile|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N6
cycloneive_lcell_comb \AR|reg_out[11]~1 (
// Equation(s):
// \AR|reg_out[11]~1_combout  = (\controls|m2_s~1_combout  & (\registerfile|Mux4~4_combout )) # (!\controls|m2_s~1_combout  & ((\IR|reg_out [7])))

	.dataa(\registerfile|Mux4~4_combout ),
	.datab(\controls|m2_s~1_combout ),
	.datac(gnd),
	.datad(\IR|reg_out [7]),
	.cin(gnd),
	.combout(\AR|reg_out[11]~1_combout ),
	.cout());
// synopsys translate_off
defparam \AR|reg_out[11]~1 .lut_mask = 16'hBB88;
defparam \AR|reg_out[11]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y18_N7
dffeas \AR|reg_out[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\AR|reg_out[11]~1_combout ),
	.asdata(\IR|reg_out [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controls|m9_s~0_combout ),
	.ena(\controls|ar_e~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|reg_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|reg_out[11] .is_wysiwyg = "true";
defparam \AR|reg_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N22
cycloneive_lcell_comb \alu_0|alu_out[11]~136 (
// Equation(s):
// \alu_0|alu_out[11]~136_combout  = (\alu_0|S~2_combout  & (\AR|reg_out [11] $ (((!\aluconu|ALU_Cnt [1] & \BR|reg_out [11])))))

	.dataa(\alu_0|S~2_combout ),
	.datab(\AR|reg_out [11]),
	.datac(\aluconu|ALU_Cnt [1]),
	.datad(\BR|reg_out [11]),
	.cin(gnd),
	.combout(\alu_0|alu_out[11]~136_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[11]~136 .lut_mask = 16'h8288;
defparam \alu_0|alu_out[11]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N28
cycloneive_lcell_comb \alu_0|alu_out[11]~147 (
// Equation(s):
// \alu_0|alu_out[11]~147_combout  = (\alu_0|alu_out[11]~136_combout ) # ((\alu_0|alu_out[11]~94_combout  & !\aluconu|ALU_Cnt [2]))

	.dataa(gnd),
	.datab(\alu_0|alu_out[11]~136_combout ),
	.datac(\alu_0|alu_out[11]~94_combout ),
	.datad(\aluconu|ALU_Cnt [2]),
	.cin(gnd),
	.combout(\alu_0|alu_out[11]~147_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[11]~147 .lut_mask = 16'hCCFC;
defparam \alu_0|alu_out[11]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N29
dffeas \DR|reg_out[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\alu_0|alu_out[11]~147_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controls|always0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR|reg_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DR|reg_out[11] .is_wysiwyg = "true";
defparam \DR|reg_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N26
cycloneive_lcell_comb \pc_0|Add0~11 (
// Equation(s):
// \pc_0|Add0~11_combout  = (\controls|jump~0_combout  & ((\DR|reg_out [11]))) # (!\controls|jump~0_combout  & (\pc_0|pc_out [11]))

	.dataa(\pc_0|pc_out [11]),
	.datab(gnd),
	.datac(\controls|jump~0_combout ),
	.datad(\DR|reg_out [11]),
	.cin(gnd),
	.combout(\pc_0|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \pc_0|Add0~11 .lut_mask = 16'hFA0A;
defparam \pc_0|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y17_N23
dffeas \pc_0|pc_out[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_0|pc_out[11]~38_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_0|pc_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_0|pc_out[11] .is_wysiwyg = "true";
defparam \pc_0|pc_out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y19_N25
dffeas \IR|reg_out[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_memory|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controls|always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|reg_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|reg_out[3] .is_wysiwyg = "true";
defparam \IR|reg_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N0
cycloneive_lcell_comb \alu_0|alu_out[12]~37 (
// Equation(s):
// \alu_0|alu_out[12]~37_combout  = (\aluconu|ALU_Cnt [3] & ((\aluconu|ALU_Cnt [1]) # ((\aluconu|ALU_Cnt [0]) # (!\IR|reg_out [3]))))

	.dataa(\aluconu|ALU_Cnt [1]),
	.datab(\aluconu|ALU_Cnt [3]),
	.datac(\IR|reg_out [3]),
	.datad(\aluconu|ALU_Cnt [0]),
	.cin(gnd),
	.combout(\alu_0|alu_out[12]~37_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[12]~37 .lut_mask = 16'hCC8C;
defparam \alu_0|alu_out[12]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N18
cycloneive_lcell_comb \alu_0|alu_out[10]~38 (
// Equation(s):
// \alu_0|alu_out[10]~38_combout  = (\aluconu|ALU_Cnt [0] & ((\AR|reg_out [10]) # ((\BR|reg_out [10]) # (!\aluconu|ALU_Cnt [1])))) # (!\aluconu|ALU_Cnt [0] & (\AR|reg_out [10] & (\BR|reg_out [10] & \aluconu|ALU_Cnt [1])))

	.dataa(\aluconu|ALU_Cnt [0]),
	.datab(\AR|reg_out [10]),
	.datac(\BR|reg_out [10]),
	.datad(\aluconu|ALU_Cnt [1]),
	.cin(gnd),
	.combout(\alu_0|alu_out[10]~38_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[10]~38 .lut_mask = 16'hE8AA;
defparam \alu_0|alu_out[10]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N20
cycloneive_lcell_comb \alu_0|alu_out[10]~39 (
// Equation(s):
// \alu_0|alu_out[10]~39_combout  = (\aluconu|ALU_Cnt [1] & (((\alu_0|alu_out[10]~38_combout )))) # (!\aluconu|ALU_Cnt [1] & ((\alu_0|alu_out[10]~38_combout  & ((\alu_0|Add1~20_combout ))) # (!\alu_0|alu_out[10]~38_combout  & (\alu_0|Add0~20_combout ))))

	.dataa(\alu_0|Add0~20_combout ),
	.datab(\aluconu|ALU_Cnt [1]),
	.datac(\alu_0|Add1~20_combout ),
	.datad(\alu_0|alu_out[10]~38_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[10]~39_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[10]~39 .lut_mask = 16'hFC22;
defparam \alu_0|alu_out[10]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N30
cycloneive_lcell_comb \alu_0|ShiftLeft0~40 (
// Equation(s):
// \alu_0|ShiftLeft0~40_combout  = (\IR|reg_out [2] & (\alu_0|ShiftLeft0~7_combout )) # (!\IR|reg_out [2] & ((\alu_0|ShiftLeft0~10_combout )))

	.dataa(\IR|reg_out [2]),
	.datab(\alu_0|ShiftLeft0~7_combout ),
	.datac(gnd),
	.datad(\alu_0|ShiftLeft0~10_combout ),
	.cin(gnd),
	.combout(\alu_0|ShiftLeft0~40_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~40 .lut_mask = 16'hDD88;
defparam \alu_0|ShiftLeft0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N28
cycloneive_lcell_comb \alu_0|ShiftRight0~21 (
// Equation(s):
// \alu_0|ShiftRight0~21_combout  = (!\IR|reg_out [0] & ((\IR|reg_out [1] & (\BR|reg_out [12])) # (!\IR|reg_out [1] & ((\BR|reg_out [10])))))

	.dataa(\IR|reg_out [0]),
	.datab(\BR|reg_out [12]),
	.datac(\BR|reg_out [10]),
	.datad(\IR|reg_out [1]),
	.cin(gnd),
	.combout(\alu_0|ShiftRight0~21_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftRight0~21 .lut_mask = 16'h4450;
defparam \alu_0|ShiftRight0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N18
cycloneive_lcell_comb \alu_0|ShiftRight0~20 (
// Equation(s):
// \alu_0|ShiftRight0~20_combout  = (\IR|reg_out [0] & ((\IR|reg_out [1] & (\BR|reg_out [13])) # (!\IR|reg_out [1] & ((\BR|reg_out [11])))))

	.dataa(\IR|reg_out [0]),
	.datab(\BR|reg_out [13]),
	.datac(\IR|reg_out [1]),
	.datad(\BR|reg_out [11]),
	.cin(gnd),
	.combout(\alu_0|ShiftRight0~20_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftRight0~20 .lut_mask = 16'h8A80;
defparam \alu_0|ShiftRight0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N8
cycloneive_lcell_comb \alu_0|ShiftRight0~23 (
// Equation(s):
// \alu_0|ShiftRight0~23_combout  = (\IR|reg_out [2] & (\alu_0|ShiftRight0~2_combout )) # (!\IR|reg_out [2] & (((\alu_0|ShiftRight0~21_combout ) # (\alu_0|ShiftRight0~20_combout ))))

	.dataa(\alu_0|ShiftRight0~2_combout ),
	.datab(\IR|reg_out [2]),
	.datac(\alu_0|ShiftRight0~21_combout ),
	.datad(\alu_0|ShiftRight0~20_combout ),
	.cin(gnd),
	.combout(\alu_0|ShiftRight0~23_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftRight0~23 .lut_mask = 16'hBBB8;
defparam \alu_0|ShiftRight0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N22
cycloneive_lcell_comb \alu_0|alu_out[10]~35 (
// Equation(s):
// \alu_0|alu_out[10]~35_combout  = (\alu_0|alu_out[12]~33_combout  & ((\alu_0|alu_out[12]~34_combout  & ((\alu_0|ShiftRight0~23_combout ))) # (!\alu_0|alu_out[12]~34_combout  & (\alu_0|ShiftLeft0~40_combout )))) # (!\alu_0|alu_out[12]~33_combout  & 
// (((!\alu_0|alu_out[12]~34_combout ))))

	.dataa(\alu_0|ShiftLeft0~40_combout ),
	.datab(\alu_0|alu_out[12]~33_combout ),
	.datac(\alu_0|alu_out[12]~34_combout ),
	.datad(\alu_0|ShiftRight0~23_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[10]~35_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[10]~35 .lut_mask = 16'hCB0B;
defparam \alu_0|alu_out[10]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N24
cycloneive_lcell_comb \alu_0|ShiftRight0~19 (
// Equation(s):
// \alu_0|ShiftRight0~19_combout  = (\IR|reg_out [1] & (\BR|reg_out [15])) # (!\IR|reg_out [1] & ((\IR|reg_out [0] & (\BR|reg_out [15])) # (!\IR|reg_out [0] & ((\BR|reg_out [14])))))

	.dataa(\IR|reg_out [1]),
	.datab(\BR|reg_out [15]),
	.datac(\BR|reg_out [14]),
	.datad(\IR|reg_out [0]),
	.cin(gnd),
	.combout(\alu_0|ShiftRight0~19_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftRight0~19 .lut_mask = 16'hCCD8;
defparam \alu_0|ShiftRight0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N6
cycloneive_lcell_comb \alu_0|ShiftRight0~22 (
// Equation(s):
// \alu_0|ShiftRight0~22_combout  = (\IR|reg_out [2] & (((\alu_0|ShiftRight0~19_combout )))) # (!\IR|reg_out [2] & ((\alu_0|ShiftRight0~20_combout ) # ((\alu_0|ShiftRight0~21_combout ))))

	.dataa(\alu_0|ShiftRight0~20_combout ),
	.datab(\alu_0|ShiftRight0~21_combout ),
	.datac(\IR|reg_out [2]),
	.datad(\alu_0|ShiftRight0~19_combout ),
	.cin(gnd),
	.combout(\alu_0|ShiftRight0~22_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftRight0~22 .lut_mask = 16'hFE0E;
defparam \alu_0|ShiftRight0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N24
cycloneive_lcell_comb \alu_0|alu_out[10]~36 (
// Equation(s):
// \alu_0|alu_out[10]~36_combout  = (\alu_0|alu_out[10]~35_combout  & ((\alu_0|ShiftRight0~22_combout ) # ((!\alu_0|alu_out[12]~32_combout )))) # (!\alu_0|alu_out[10]~35_combout  & (((\BR|reg_out [15] & \alu_0|alu_out[12]~32_combout ))))

	.dataa(\alu_0|alu_out[10]~35_combout ),
	.datab(\alu_0|ShiftRight0~22_combout ),
	.datac(\BR|reg_out [15]),
	.datad(\alu_0|alu_out[12]~32_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[10]~36_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[10]~36 .lut_mask = 16'hD8AA;
defparam \alu_0|alu_out[10]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N14
cycloneive_lcell_comb \alu_0|alu_out[10]~40 (
// Equation(s):
// \alu_0|alu_out[10]~40_combout  = (\alu_0|alu_out[12]~37_combout  & (((\alu_0|alu_out[12]~31_combout ) # (\alu_0|alu_out[10]~36_combout )))) # (!\alu_0|alu_out[12]~37_combout  & (\alu_0|alu_out[10]~39_combout  & (!\alu_0|alu_out[12]~31_combout )))

	.dataa(\alu_0|alu_out[12]~37_combout ),
	.datab(\alu_0|alu_out[10]~39_combout ),
	.datac(\alu_0|alu_out[12]~31_combout ),
	.datad(\alu_0|alu_out[10]~36_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[10]~40_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[10]~40 .lut_mask = 16'hAEA4;
defparam \alu_0|alu_out[10]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N24
cycloneive_lcell_comb \alu_0|ShiftLeft0~41 (
// Equation(s):
// \alu_0|ShiftLeft0~41_combout  = (\IR|reg_out [2] & (\alu_0|ShiftLeft0~13_combout )) # (!\IR|reg_out [2] & ((\alu_0|ShiftLeft0~4_combout )))

	.dataa(\alu_0|ShiftLeft0~13_combout ),
	.datab(gnd),
	.datac(\alu_0|ShiftLeft0~4_combout ),
	.datad(\IR|reg_out [2]),
	.cin(gnd),
	.combout(\alu_0|ShiftLeft0~41_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~41 .lut_mask = 16'hAAF0;
defparam \alu_0|ShiftLeft0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N6
cycloneive_lcell_comb \alu_0|ShiftLeft0~39 (
// Equation(s):
// \alu_0|ShiftLeft0~39_combout  = (!\IR|reg_out [2] & ((\alu_0|ShiftLeft0~2_combout ) # ((\IR|reg_out [1] & \alu_0|ShiftLeft0~3_combout ))))

	.dataa(\IR|reg_out [2]),
	.datab(\IR|reg_out [1]),
	.datac(\alu_0|ShiftLeft0~2_combout ),
	.datad(\alu_0|ShiftLeft0~3_combout ),
	.cin(gnd),
	.combout(\alu_0|ShiftLeft0~39_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~39 .lut_mask = 16'h5450;
defparam \alu_0|ShiftLeft0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N6
cycloneive_lcell_comb \alu_0|alu_out[10]~41 (
// Equation(s):
// \alu_0|alu_out[10]~41_combout  = (\alu_0|alu_out[10]~40_combout  & ((\alu_0|ShiftLeft0~41_combout ) # ((!\alu_0|alu_out[12]~31_combout )))) # (!\alu_0|alu_out[10]~40_combout  & (((\alu_0|alu_out[12]~31_combout  & \alu_0|ShiftLeft0~39_combout ))))

	.dataa(\alu_0|alu_out[10]~40_combout ),
	.datab(\alu_0|ShiftLeft0~41_combout ),
	.datac(\alu_0|alu_out[12]~31_combout ),
	.datad(\alu_0|ShiftLeft0~39_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[10]~41_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[10]~41 .lut_mask = 16'hDA8A;
defparam \alu_0|alu_out[10]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N30
cycloneive_lcell_comb \alu_0|alu_out[10]~30 (
// Equation(s):
// \alu_0|alu_out[10]~30_combout  = \AR|reg_out [10] $ (((!\aluconu|ALU_Cnt [1] & \BR|reg_out [10])))

	.dataa(\aluconu|ALU_Cnt [1]),
	.datab(\AR|reg_out [10]),
	.datac(\BR|reg_out [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu_0|alu_out[10]~30_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[10]~30 .lut_mask = 16'h9C9C;
defparam \alu_0|alu_out[10]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N18
cycloneive_lcell_comb \alu_0|alu_out[10]~42 (
// Equation(s):
// \alu_0|alu_out[10]~42_combout  = (\alu_0|alu_out[10]~41_combout  & (((\alu_0|alu_out[10]~30_combout  & \alu_0|S~2_combout )) # (!\aluconu|ALU_Cnt [2]))) # (!\alu_0|alu_out[10]~41_combout  & (\alu_0|alu_out[10]~30_combout  & (\alu_0|S~2_combout )))

	.dataa(\alu_0|alu_out[10]~41_combout ),
	.datab(\alu_0|alu_out[10]~30_combout ),
	.datac(\alu_0|S~2_combout ),
	.datad(\aluconu|ALU_Cnt [2]),
	.cin(gnd),
	.combout(\alu_0|alu_out[10]~42_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[10]~42 .lut_mask = 16'hC0EA;
defparam \alu_0|alu_out[10]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y19_N19
dffeas \DR|reg_out[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\alu_0|alu_out[10]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controls|always0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR|reg_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DR|reg_out[10] .is_wysiwyg = "true";
defparam \DR|reg_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N26
cycloneive_lcell_comb \pc_0|Add0~10 (
// Equation(s):
// \pc_0|Add0~10_combout  = (\controls|jump~0_combout  & ((\DR|reg_out [10]))) # (!\controls|jump~0_combout  & (\pc_0|pc_out [10]))

	.dataa(\pc_0|pc_out [10]),
	.datab(\controls|jump~0_combout ),
	.datac(gnd),
	.datad(\DR|reg_out [10]),
	.cin(gnd),
	.combout(\pc_0|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \pc_0|Add0~10 .lut_mask = 16'hEE22;
defparam \pc_0|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y17_N21
dffeas \pc_0|pc_out[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_0|pc_out[10]~36_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_0|pc_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_0|pc_out[10] .is_wysiwyg = "true";
defparam \pc_0|pc_out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y20_N27
dffeas \IR|reg_out[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_memory|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controls|always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|reg_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|reg_out[6] .is_wysiwyg = "true";
defparam \IR|reg_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N12
cycloneive_lcell_comb \controls|Mux8~1 (
// Equation(s):
// \controls|Mux8~1_combout  = (\IR|reg_out [6] & \IR|reg_out [14])

	.dataa(gnd),
	.datab(\IR|reg_out [6]),
	.datac(gnd),
	.datad(\IR|reg_out [14]),
	.cin(gnd),
	.combout(\controls|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \controls|Mux8~1 .lut_mask = 16'hCC00;
defparam \controls|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N26
cycloneive_lcell_comb \controls|Mux0~1 (
// Equation(s):
// \controls|Mux0~1_combout  = (\szcv_regi|reg_out [2] & ((!\IR|reg_out [8]))) # (!\szcv_regi|reg_out [2] & (\IR|reg_out [9] & \IR|reg_out [8]))

	.dataa(gnd),
	.datab(\szcv_regi|reg_out [2]),
	.datac(\IR|reg_out [9]),
	.datad(\IR|reg_out [8]),
	.cin(gnd),
	.combout(\controls|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \controls|Mux0~1 .lut_mask = 16'h30CC;
defparam \controls|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N0
cycloneive_lcell_comb \controls|Mux0~0 (
// Equation(s):
// \controls|Mux0~0_combout  = (\szcv_regi|reg_out [3] & (!\szcv_regi|reg_out [0] & (\IR|reg_out [9] $ (\IR|reg_out [8])))) # (!\szcv_regi|reg_out [3] & (\szcv_regi|reg_out [0] & (\IR|reg_out [9] $ (\IR|reg_out [8]))))

	.dataa(\szcv_regi|reg_out [3]),
	.datab(\szcv_regi|reg_out [0]),
	.datac(\IR|reg_out [9]),
	.datad(\IR|reg_out [8]),
	.cin(gnd),
	.combout(\controls|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \controls|Mux0~0 .lut_mask = 16'h0660;
defparam \controls|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N30
cycloneive_lcell_comb \controls|Mux8~3 (
// Equation(s):
// \controls|Mux8~3_combout  = (\controls|Mux8~0_combout  & (!\IR|reg_out [10] & ((\controls|Mux0~1_combout ) # (\controls|Mux0~0_combout ))))

	.dataa(\controls|Mux0~1_combout ),
	.datab(\controls|Mux8~0_combout ),
	.datac(\IR|reg_out [10]),
	.datad(\controls|Mux0~0_combout ),
	.cin(gnd),
	.combout(\controls|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \controls|Mux8~3 .lut_mask = 16'h0C08;
defparam \controls|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N24
cycloneive_lcell_comb \controls|always0~2 (
// Equation(s):
// \controls|always0~2_combout  = (\controls|Mux8~1_combout  & (!\controls|Mux9~3_combout  & ((!\controls|Mux10~4_combout )))) # (!\controls|Mux8~1_combout  & (((!\controls|Mux9~3_combout  & !\controls|Mux10~4_combout )) # (!\controls|Mux8~3_combout )))

	.dataa(\controls|Mux8~1_combout ),
	.datab(\controls|Mux9~3_combout ),
	.datac(\controls|Mux8~3_combout ),
	.datad(\controls|Mux10~4_combout ),
	.cin(gnd),
	.combout(\controls|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \controls|always0~2 .lut_mask = 16'h0537;
defparam \controls|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N10
cycloneive_lcell_comb \controls|ar_e~0 (
// Equation(s):
// \controls|ar_e~0_combout  = ((\controls|Mux7~2_combout ) # ((!\controls|Equal17~0_combout  & !\controls|always0~2_combout ))) # (!\controls|Decoder4~0_combout )

	.dataa(\controls|Equal17~0_combout ),
	.datab(\controls|Decoder4~0_combout ),
	.datac(\controls|Mux7~2_combout ),
	.datad(\controls|always0~2_combout ),
	.cin(gnd),
	.combout(\controls|ar_e~0_combout ),
	.cout());
// synopsys translate_off
defparam \controls|ar_e~0 .lut_mask = 16'hF3F7;
defparam \controls|ar_e~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N18
cycloneive_lcell_comb \controls|always0~5 (
// Equation(s):
// \controls|always0~5_combout  = ((\controls|Equal5~3_combout ) # ((\controls|m4_s~0_combout ) # (\controls|Equal21~2_combout ))) # (!\controls|ar_e~0_combout )

	.dataa(\controls|ar_e~0_combout ),
	.datab(\controls|Equal5~3_combout ),
	.datac(\controls|m4_s~0_combout ),
	.datad(\controls|Equal21~2_combout ),
	.cin(gnd),
	.combout(\controls|always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \controls|always0~5 .lut_mask = 16'hFFFD;
defparam \controls|always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N30
cycloneive_lcell_comb \controls|genr_w (
// Equation(s):
// \controls|genr_w~combout  = (\phase[2]~reg0_q  & (\phase[0]~reg0_q  & (!\phase[1]~reg0_q  & \controls|always0~5_combout )))

	.dataa(\phase[2]~reg0_q ),
	.datab(\phase[0]~reg0_q ),
	.datac(\phase[1]~reg0_q ),
	.datad(\controls|always0~5_combout ),
	.cin(gnd),
	.combout(\controls|genr_w~combout ),
	.cout());
// synopsys translate_off
defparam \controls|genr_w .lut_mask = 16'h0800;
defparam \controls|genr_w .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N28
cycloneive_lcell_comb \registerfile|Decoder0~4 (
// Equation(s):
// \registerfile|Decoder0~4_combout  = (\controls|genr_w~combout  & (!\m5_0|mux_out[2]~2_combout  & (\m5_0|mux_out[1]~1_combout  & !\m5_0|mux_out[0]~0_combout )))

	.dataa(\controls|genr_w~combout ),
	.datab(\m5_0|mux_out[2]~2_combout ),
	.datac(\m5_0|mux_out[1]~1_combout ),
	.datad(\m5_0|mux_out[0]~0_combout ),
	.cin(gnd),
	.combout(\registerfile|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Decoder0~4 .lut_mask = 16'h0020;
defparam \registerfile|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y17_N1
dffeas \registerfile|reg_array[2][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[12]~25_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[2][12] .is_wysiwyg = "true";
defparam \registerfile|reg_array[2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y17_N17
dffeas \registerfile|reg_array[1][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[12]~25_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[1][12] .is_wysiwyg = "true";
defparam \registerfile|reg_array[1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y17_N19
dffeas \registerfile|reg_array[0][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[12]~25_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[0][12] .is_wysiwyg = "true";
defparam \registerfile|reg_array[0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N16
cycloneive_lcell_comb \registerfile|Mux3~2 (
// Equation(s):
// \registerfile|Mux3~2_combout  = (\IR|reg_out [11] & ((\IR|reg_out [12]) # ((\registerfile|reg_array[1][12]~q )))) # (!\IR|reg_out [11] & (!\IR|reg_out [12] & ((\registerfile|reg_array[0][12]~q ))))

	.dataa(\IR|reg_out [11]),
	.datab(\IR|reg_out [12]),
	.datac(\registerfile|reg_array[1][12]~q ),
	.datad(\registerfile|reg_array[0][12]~q ),
	.cin(gnd),
	.combout(\registerfile|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux3~2 .lut_mask = 16'hB9A8;
defparam \registerfile|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N0
cycloneive_lcell_comb \registerfile|Mux3~3 (
// Equation(s):
// \registerfile|Mux3~3_combout  = (\IR|reg_out [12] & ((\registerfile|Mux3~2_combout  & (\registerfile|reg_array[3][12]~q )) # (!\registerfile|Mux3~2_combout  & ((\registerfile|reg_array[2][12]~q ))))) # (!\IR|reg_out [12] & (((\registerfile|Mux3~2_combout 
// ))))

	.dataa(\IR|reg_out [12]),
	.datab(\registerfile|reg_array[3][12]~q ),
	.datac(\registerfile|reg_array[2][12]~q ),
	.datad(\registerfile|Mux3~2_combout ),
	.cin(gnd),
	.combout(\registerfile|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux3~3 .lut_mask = 16'hDDA0;
defparam \registerfile|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y15_N27
dffeas \registerfile|reg_array[7][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[12]~25_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[7][12] .is_wysiwyg = "true";
defparam \registerfile|reg_array[7][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y15_N17
dffeas \registerfile|reg_array[5][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[12]~25_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[5][12] .is_wysiwyg = "true";
defparam \registerfile|reg_array[5][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y15_N25
dffeas \registerfile|reg_array[6][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[12]~25_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[6][12] .is_wysiwyg = "true";
defparam \registerfile|reg_array[6][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y15_N19
dffeas \registerfile|reg_array[4][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[12]~25_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[4][12] .is_wysiwyg = "true";
defparam \registerfile|reg_array[4][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N24
cycloneive_lcell_comb \registerfile|Mux3~0 (
// Equation(s):
// \registerfile|Mux3~0_combout  = (\IR|reg_out [11] & (\IR|reg_out [12])) # (!\IR|reg_out [11] & ((\IR|reg_out [12] & (\registerfile|reg_array[6][12]~q )) # (!\IR|reg_out [12] & ((\registerfile|reg_array[4][12]~q )))))

	.dataa(\IR|reg_out [11]),
	.datab(\IR|reg_out [12]),
	.datac(\registerfile|reg_array[6][12]~q ),
	.datad(\registerfile|reg_array[4][12]~q ),
	.cin(gnd),
	.combout(\registerfile|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux3~0 .lut_mask = 16'hD9C8;
defparam \registerfile|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N16
cycloneive_lcell_comb \registerfile|Mux3~1 (
// Equation(s):
// \registerfile|Mux3~1_combout  = (\IR|reg_out [11] & ((\registerfile|Mux3~0_combout  & (\registerfile|reg_array[7][12]~q )) # (!\registerfile|Mux3~0_combout  & ((\registerfile|reg_array[5][12]~q ))))) # (!\IR|reg_out [11] & (((\registerfile|Mux3~0_combout 
// ))))

	.dataa(\IR|reg_out [11]),
	.datab(\registerfile|reg_array[7][12]~q ),
	.datac(\registerfile|reg_array[5][12]~q ),
	.datad(\registerfile|Mux3~0_combout ),
	.cin(gnd),
	.combout(\registerfile|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux3~1 .lut_mask = 16'hDDA0;
defparam \registerfile|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N8
cycloneive_lcell_comb \registerfile|Mux3~4 (
// Equation(s):
// \registerfile|Mux3~4_combout  = (\IR|reg_out [13] & ((\registerfile|Mux3~1_combout ))) # (!\IR|reg_out [13] & (\registerfile|Mux3~3_combout ))

	.dataa(gnd),
	.datab(\registerfile|Mux3~3_combout ),
	.datac(\IR|reg_out [13]),
	.datad(\registerfile|Mux3~1_combout ),
	.cin(gnd),
	.combout(\registerfile|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux3~4 .lut_mask = 16'hFC0C;
defparam \registerfile|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N20
cycloneive_lcell_comb \AR|reg_out[12]~0 (
// Equation(s):
// \AR|reg_out[12]~0_combout  = (\controls|m2_s~1_combout  & (\registerfile|Mux3~4_combout )) # (!\controls|m2_s~1_combout  & ((\IR|reg_out [7])))

	.dataa(\registerfile|Mux3~4_combout ),
	.datab(\controls|m2_s~1_combout ),
	.datac(gnd),
	.datad(\IR|reg_out [7]),
	.cin(gnd),
	.combout(\AR|reg_out[12]~0_combout ),
	.cout());
// synopsys translate_off
defparam \AR|reg_out[12]~0 .lut_mask = 16'hBB88;
defparam \AR|reg_out[12]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y18_N21
dffeas \AR|reg_out[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\AR|reg_out[12]~0_combout ),
	.asdata(\IR|reg_out [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controls|m9_s~0_combout ),
	.ena(\controls|ar_e~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|reg_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|reg_out[12] .is_wysiwyg = "true";
defparam \AR|reg_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N14
cycloneive_lcell_comb \alu_0|alu_out[12]~137 (
// Equation(s):
// \alu_0|alu_out[12]~137_combout  = \AR|reg_out [12] $ (((\BR|reg_out [12] & !\aluconu|ALU_Cnt [1])))

	.dataa(\AR|reg_out [12]),
	.datab(\BR|reg_out [12]),
	.datac(gnd),
	.datad(\aluconu|ALU_Cnt [1]),
	.cin(gnd),
	.combout(\alu_0|alu_out[12]~137_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[12]~137 .lut_mask = 16'hAA66;
defparam \alu_0|alu_out[12]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N30
cycloneive_lcell_comb \alu_0|alu_out[12]~148 (
// Equation(s):
// \alu_0|alu_out[12]~148_combout  = (\alu_0|S~2_combout  & ((\alu_0|alu_out[12]~137_combout ) # ((\alu_0|alu_out[12]~100_combout  & !\aluconu|ALU_Cnt [2])))) # (!\alu_0|S~2_combout  & (((\alu_0|alu_out[12]~100_combout  & !\aluconu|ALU_Cnt [2]))))

	.dataa(\alu_0|S~2_combout ),
	.datab(\alu_0|alu_out[12]~137_combout ),
	.datac(\alu_0|alu_out[12]~100_combout ),
	.datad(\aluconu|ALU_Cnt [2]),
	.cin(gnd),
	.combout(\alu_0|alu_out[12]~148_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[12]~148 .lut_mask = 16'h88F8;
defparam \alu_0|alu_out[12]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N31
dffeas \DR|reg_out[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\alu_0|alu_out[12]~148_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controls|always0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR|reg_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DR|reg_out[12] .is_wysiwyg = "true";
defparam \DR|reg_out[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y43_N1
cycloneive_io_ibuf \in[12]~input (
	.i(in[12]),
	.ibar(gnd),
	.o(\in[12]~input_o ));
// synopsys translate_off
defparam \in[12]~input .bus_hold = "false";
defparam \in[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N16
cycloneive_lcell_comb \m7_0|mux_out[12]~12 (
// Equation(s):
// \m7_0|mux_out[12]~12_combout  = (\controls|Mux10~4_combout  & (\data_memory|altsyncram_component|auto_generated|altsyncram1|q_a [12])) # (!\controls|Mux10~4_combout  & ((\controls|Equal2~2_combout  & ((\in[12]~input_o ))) # (!\controls|Equal2~2_combout  & 
// (\data_memory|altsyncram_component|auto_generated|altsyncram1|q_a [12]))))

	.dataa(\data_memory|altsyncram_component|auto_generated|altsyncram1|q_a [12]),
	.datab(\in[12]~input_o ),
	.datac(\controls|Mux10~4_combout ),
	.datad(\controls|Equal2~2_combout ),
	.cin(gnd),
	.combout(\m7_0|mux_out[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \m7_0|mux_out[12]~12 .lut_mask = 16'hACAA;
defparam \m7_0|mux_out[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y19_N17
dffeas \MDR|reg_out[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m7_0|mux_out[12]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controls|m4_s~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR|reg_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR|reg_out[12] .is_wysiwyg = "true";
defparam \MDR|reg_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N2
cycloneive_lcell_comb \m8_0|mux_out[12]~24 (
// Equation(s):
// \m8_0|mux_out[12]~24_combout  = (!\controls|Equal5~3_combout  & ((\controls|m4_s~0_combout  & ((\MDR|reg_out [12]))) # (!\controls|m4_s~0_combout  & (\DR|reg_out [12]))))

	.dataa(\controls|Equal5~3_combout ),
	.datab(\controls|m4_s~0_combout ),
	.datac(\DR|reg_out [12]),
	.datad(\MDR|reg_out [12]),
	.cin(gnd),
	.combout(\m8_0|mux_out[12]~24_combout ),
	.cout());
// synopsys translate_off
defparam \m8_0|mux_out[12]~24 .lut_mask = 16'h5410;
defparam \m8_0|mux_out[12]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N12
cycloneive_lcell_comb \m8_0|mux_out[12]~25 (
// Equation(s):
// \m8_0|mux_out[12]~25_combout  = (\m8_0|mux_out[12]~24_combout ) # ((\controls|Equal5~3_combout  & \IR|reg_out [7]))

	.dataa(\controls|Equal5~3_combout ),
	.datab(gnd),
	.datac(\IR|reg_out [7]),
	.datad(\m8_0|mux_out[12]~24_combout ),
	.cin(gnd),
	.combout(\m8_0|mux_out[12]~25_combout ),
	.cout());
// synopsys translate_off
defparam \m8_0|mux_out[12]~25 .lut_mask = 16'hFFA0;
defparam \m8_0|mux_out[12]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y19_N13
dffeas \registerfile|reg_array[3][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m8_0|mux_out[12]~25_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[3][12] .is_wysiwyg = "true";
defparam \registerfile|reg_array[3][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N18
cycloneive_lcell_comb \registerfile|Mux19~0 (
// Equation(s):
// \registerfile|Mux19~0_combout  = (\IR|reg_out [8] & (\IR|reg_out [9])) # (!\IR|reg_out [8] & ((\IR|reg_out [9] & ((\registerfile|reg_array[2][12]~q ))) # (!\IR|reg_out [9] & (\registerfile|reg_array[0][12]~q ))))

	.dataa(\IR|reg_out [8]),
	.datab(\IR|reg_out [9]),
	.datac(\registerfile|reg_array[0][12]~q ),
	.datad(\registerfile|reg_array[2][12]~q ),
	.cin(gnd),
	.combout(\registerfile|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux19~0 .lut_mask = 16'hDC98;
defparam \registerfile|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N30
cycloneive_lcell_comb \registerfile|Mux19~1 (
// Equation(s):
// \registerfile|Mux19~1_combout  = (\IR|reg_out [8] & ((\registerfile|Mux19~0_combout  & (\registerfile|reg_array[3][12]~q )) # (!\registerfile|Mux19~0_combout  & ((\registerfile|reg_array[1][12]~q ))))) # (!\IR|reg_out [8] & 
// (((\registerfile|Mux19~0_combout ))))

	.dataa(\registerfile|reg_array[3][12]~q ),
	.datab(\IR|reg_out [8]),
	.datac(\registerfile|reg_array[1][12]~q ),
	.datad(\registerfile|Mux19~0_combout ),
	.cin(gnd),
	.combout(\registerfile|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux19~1 .lut_mask = 16'hBBC0;
defparam \registerfile|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N18
cycloneive_lcell_comb \registerfile|Mux19~2 (
// Equation(s):
// \registerfile|Mux19~2_combout  = (\IR|reg_out [8] & ((\IR|reg_out [9]) # ((\registerfile|reg_array[5][12]~q )))) # (!\IR|reg_out [8] & (!\IR|reg_out [9] & (\registerfile|reg_array[4][12]~q )))

	.dataa(\IR|reg_out [8]),
	.datab(\IR|reg_out [9]),
	.datac(\registerfile|reg_array[4][12]~q ),
	.datad(\registerfile|reg_array[5][12]~q ),
	.cin(gnd),
	.combout(\registerfile|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux19~2 .lut_mask = 16'hBA98;
defparam \registerfile|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N26
cycloneive_lcell_comb \registerfile|Mux19~3 (
// Equation(s):
// \registerfile|Mux19~3_combout  = (\registerfile|Mux19~2_combout  & (((\registerfile|reg_array[7][12]~q ) # (!\IR|reg_out [9])))) # (!\registerfile|Mux19~2_combout  & (\registerfile|reg_array[6][12]~q  & ((\IR|reg_out [9]))))

	.dataa(\registerfile|reg_array[6][12]~q ),
	.datab(\registerfile|Mux19~2_combout ),
	.datac(\registerfile|reg_array[7][12]~q ),
	.datad(\IR|reg_out [9]),
	.cin(gnd),
	.combout(\registerfile|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux19~3 .lut_mask = 16'hE2CC;
defparam \registerfile|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N0
cycloneive_lcell_comb \BR|reg_out[12]~1 (
// Equation(s):
// \BR|reg_out[12]~1_combout  = (\IR|reg_out [10] & ((\registerfile|Mux19~3_combout ))) # (!\IR|reg_out [10] & (\registerfile|Mux19~1_combout ))

	.dataa(\IR|reg_out [10]),
	.datab(\registerfile|Mux19~1_combout ),
	.datac(gnd),
	.datad(\registerfile|Mux19~3_combout ),
	.cin(gnd),
	.combout(\BR|reg_out[12]~1_combout ),
	.cout());
// synopsys translate_off
defparam \BR|reg_out[12]~1 .lut_mask = 16'hEE44;
defparam \BR|reg_out[12]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y15_N1
dffeas \BR|reg_out[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\BR|reg_out[12]~1_combout ),
	.asdata(\pc_0|pc_out [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controls|jump~0_combout ),
	.ena(\controls|always0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|reg_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|reg_out[12] .is_wysiwyg = "true";
defparam \BR|reg_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N12
cycloneive_lcell_comb \alu_0|ShiftRight0~38 (
// Equation(s):
// \alu_0|ShiftRight0~38_combout  = (\IR|reg_out [1] & (\BR|reg_out [12])) # (!\IR|reg_out [1] & ((\BR|reg_out [10])))

	.dataa(gnd),
	.datab(\BR|reg_out [12]),
	.datac(\IR|reg_out [1]),
	.datad(\BR|reg_out [10]),
	.cin(gnd),
	.combout(\alu_0|ShiftRight0~38_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftRight0~38 .lut_mask = 16'hCFC0;
defparam \alu_0|ShiftRight0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N14
cycloneive_lcell_comb \alu_0|ShiftRight0~39 (
// Equation(s):
// \alu_0|ShiftRight0~39_combout  = (\IR|reg_out [0] & (\alu_0|ShiftRight0~38_combout )) # (!\IR|reg_out [0] & ((\alu_0|ShiftRight0~9_combout )))

	.dataa(\alu_0|ShiftRight0~38_combout ),
	.datab(\IR|reg_out [0]),
	.datac(\alu_0|ShiftRight0~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu_0|ShiftRight0~39_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftRight0~39 .lut_mask = 16'hB8B8;
defparam \alu_0|ShiftRight0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N26
cycloneive_lcell_comb \alu_0|ShiftRight0~40 (
// Equation(s):
// \alu_0|ShiftRight0~40_combout  = (!\IR|reg_out [1] & ((\IR|reg_out [0] & (\BR|reg_out [14])) # (!\IR|reg_out [0] & ((\BR|reg_out [13])))))

	.dataa(\IR|reg_out [0]),
	.datab(\BR|reg_out [14]),
	.datac(\IR|reg_out [1]),
	.datad(\BR|reg_out [13]),
	.cin(gnd),
	.combout(\alu_0|ShiftRight0~40_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftRight0~40 .lut_mask = 16'h0D08;
defparam \alu_0|ShiftRight0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y15_N22
cycloneive_lcell_comb \alu_0|ShiftRight0~42 (
// Equation(s):
// \alu_0|ShiftRight0~42_combout  = (\BR|reg_out [15] & \IR|reg_out [1])

	.dataa(\BR|reg_out [15]),
	.datab(gnd),
	.datac(\IR|reg_out [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu_0|ShiftRight0~42_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftRight0~42 .lut_mask = 16'hA0A0;
defparam \alu_0|ShiftRight0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N26
cycloneive_lcell_comb \alu_0|ShiftRight0~43 (
// Equation(s):
// \alu_0|ShiftRight0~43_combout  = (\IR|reg_out [2] & (((\alu_0|ShiftRight0~40_combout ) # (\alu_0|ShiftRight0~42_combout )))) # (!\IR|reg_out [2] & (\alu_0|ShiftRight0~39_combout ))

	.dataa(\alu_0|ShiftRight0~39_combout ),
	.datab(\IR|reg_out [2]),
	.datac(\alu_0|ShiftRight0~40_combout ),
	.datad(\alu_0|ShiftRight0~42_combout ),
	.cin(gnd),
	.combout(\alu_0|ShiftRight0~43_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftRight0~43 .lut_mask = 16'hEEE2;
defparam \alu_0|ShiftRight0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N10
cycloneive_lcell_comb \alu_0|ShiftLeft0~44 (
// Equation(s):
// \alu_0|ShiftLeft0~44_combout  = (\IR|reg_out [0] & ((\alu_0|ShiftLeft0~26_combout ))) # (!\IR|reg_out [0] & (\alu_0|ShiftLeft0~8_combout ))

	.dataa(gnd),
	.datab(\alu_0|ShiftLeft0~8_combout ),
	.datac(\IR|reg_out [0]),
	.datad(\alu_0|ShiftLeft0~26_combout ),
	.cin(gnd),
	.combout(\alu_0|ShiftLeft0~44_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~44 .lut_mask = 16'hFC0C;
defparam \alu_0|ShiftLeft0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N12
cycloneive_lcell_comb \alu_0|ShiftLeft0~51 (
// Equation(s):
// \alu_0|ShiftLeft0~51_combout  = (\IR|reg_out [2] & ((\IR|reg_out [0] & (\alu_0|ShiftLeft0~23_combout )) # (!\IR|reg_out [0] & ((\alu_0|ShiftLeft0~5_combout )))))

	.dataa(\IR|reg_out [2]),
	.datab(\alu_0|ShiftLeft0~23_combout ),
	.datac(\IR|reg_out [0]),
	.datad(\alu_0|ShiftLeft0~5_combout ),
	.cin(gnd),
	.combout(\alu_0|ShiftLeft0~51_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~51 .lut_mask = 16'h8A80;
defparam \alu_0|ShiftLeft0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N6
cycloneive_lcell_comb \alu_0|ShiftLeft0~52 (
// Equation(s):
// \alu_0|ShiftLeft0~52_combout  = (\alu_0|ShiftLeft0~51_combout ) # ((!\IR|reg_out [2] & \alu_0|ShiftLeft0~44_combout ))

	.dataa(gnd),
	.datab(\IR|reg_out [2]),
	.datac(\alu_0|ShiftLeft0~44_combout ),
	.datad(\alu_0|ShiftLeft0~51_combout ),
	.cin(gnd),
	.combout(\alu_0|ShiftLeft0~52_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~52 .lut_mask = 16'hFF30;
defparam \alu_0|ShiftLeft0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N16
cycloneive_lcell_comb \alu_0|ShiftRight0~41 (
// Equation(s):
// \alu_0|ShiftRight0~41_combout  = (\IR|reg_out [2] & (((\alu_0|ShiftRight0~40_combout ) # (\alu_0|ShiftRight0~26_combout )))) # (!\IR|reg_out [2] & (\alu_0|ShiftRight0~39_combout ))

	.dataa(\alu_0|ShiftRight0~39_combout ),
	.datab(\IR|reg_out [2]),
	.datac(\alu_0|ShiftRight0~40_combout ),
	.datad(\alu_0|ShiftRight0~26_combout ),
	.cin(gnd),
	.combout(\alu_0|ShiftRight0~41_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftRight0~41 .lut_mask = 16'hEEE2;
defparam \alu_0|ShiftRight0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N8
cycloneive_lcell_comb \alu_0|alu_out[9]~82 (
// Equation(s):
// \alu_0|alu_out[9]~82_combout  = (\alu_0|alu_out[12]~33_combout  & ((\alu_0|alu_out[12]~34_combout  & ((\alu_0|ShiftRight0~41_combout ))) # (!\alu_0|alu_out[12]~34_combout  & (\alu_0|ShiftLeft0~52_combout )))) # (!\alu_0|alu_out[12]~33_combout  & 
// (((!\alu_0|alu_out[12]~34_combout ))))

	.dataa(\alu_0|alu_out[12]~33_combout ),
	.datab(\alu_0|ShiftLeft0~52_combout ),
	.datac(\alu_0|alu_out[12]~34_combout ),
	.datad(\alu_0|ShiftRight0~41_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[9]~82_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[9]~82 .lut_mask = 16'hAD0D;
defparam \alu_0|alu_out[9]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N2
cycloneive_lcell_comb \alu_0|alu_out[9]~83 (
// Equation(s):
// \alu_0|alu_out[9]~83_combout  = (\alu_0|alu_out[9]~82_combout  & ((\alu_0|ShiftRight0~43_combout ) # ((!\alu_0|alu_out[12]~32_combout )))) # (!\alu_0|alu_out[9]~82_combout  & (((\BR|reg_out [15] & \alu_0|alu_out[12]~32_combout ))))

	.dataa(\alu_0|ShiftRight0~43_combout ),
	.datab(\BR|reg_out [15]),
	.datac(\alu_0|alu_out[9]~82_combout ),
	.datad(\alu_0|alu_out[12]~32_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[9]~83_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[9]~83 .lut_mask = 16'hACF0;
defparam \alu_0|alu_out[9]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N24
cycloneive_lcell_comb \alu_0|alu_out[9]~84 (
// Equation(s):
// \alu_0|alu_out[9]~84_combout  = (\aluconu|ALU_Cnt [0] & ((\BR|reg_out [9]) # ((\AR|reg_out [9]) # (!\aluconu|ALU_Cnt [1])))) # (!\aluconu|ALU_Cnt [0] & (\BR|reg_out [9] & (\AR|reg_out [9] & \aluconu|ALU_Cnt [1])))

	.dataa(\aluconu|ALU_Cnt [0]),
	.datab(\BR|reg_out [9]),
	.datac(\AR|reg_out [9]),
	.datad(\aluconu|ALU_Cnt [1]),
	.cin(gnd),
	.combout(\alu_0|alu_out[9]~84_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[9]~84 .lut_mask = 16'hE8AA;
defparam \alu_0|alu_out[9]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N26
cycloneive_lcell_comb \alu_0|alu_out[9]~85 (
// Equation(s):
// \alu_0|alu_out[9]~85_combout  = (\alu_0|alu_out[9]~84_combout  & (((\aluconu|ALU_Cnt [1]) # (\alu_0|Add1~18_combout )))) # (!\alu_0|alu_out[9]~84_combout  & (\alu_0|Add0~18_combout  & (!\aluconu|ALU_Cnt [1])))

	.dataa(\alu_0|Add0~18_combout ),
	.datab(\alu_0|alu_out[9]~84_combout ),
	.datac(\aluconu|ALU_Cnt [1]),
	.datad(\alu_0|Add1~18_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[9]~85_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[9]~85 .lut_mask = 16'hCEC2;
defparam \alu_0|alu_out[9]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N22
cycloneive_lcell_comb \alu_0|ShiftLeft0~54 (
// Equation(s):
// \alu_0|ShiftLeft0~54_combout  = (!\IR|reg_out [2] & \alu_0|ShiftLeft0~48_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\IR|reg_out [2]),
	.datad(\alu_0|ShiftLeft0~48_combout ),
	.cin(gnd),
	.combout(\alu_0|ShiftLeft0~54_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~54 .lut_mask = 16'h0F00;
defparam \alu_0|ShiftLeft0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N0
cycloneive_lcell_comb \alu_0|alu_out[9]~86 (
// Equation(s):
// \alu_0|alu_out[9]~86_combout  = (\alu_0|alu_out[12]~37_combout  & (((\alu_0|alu_out[12]~31_combout )))) # (!\alu_0|alu_out[12]~37_combout  & ((\alu_0|alu_out[12]~31_combout  & ((\alu_0|ShiftLeft0~54_combout ))) # (!\alu_0|alu_out[12]~31_combout  & 
// (\alu_0|alu_out[9]~85_combout ))))

	.dataa(\alu_0|alu_out[9]~85_combout ),
	.datab(\alu_0|alu_out[12]~37_combout ),
	.datac(\alu_0|ShiftLeft0~54_combout ),
	.datad(\alu_0|alu_out[12]~31_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[9]~86_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[9]~86 .lut_mask = 16'hFC22;
defparam \alu_0|alu_out[9]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N20
cycloneive_lcell_comb \alu_0|ShiftLeft0~45 (
// Equation(s):
// \alu_0|ShiftLeft0~45_combout  = (\IR|reg_out [0] & ((\alu_0|ShiftLeft0~20_combout ))) # (!\IR|reg_out [0] & (\alu_0|ShiftLeft0~11_combout ))

	.dataa(gnd),
	.datab(\IR|reg_out [0]),
	.datac(\alu_0|ShiftLeft0~11_combout ),
	.datad(\alu_0|ShiftLeft0~20_combout ),
	.cin(gnd),
	.combout(\alu_0|ShiftLeft0~45_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~45 .lut_mask = 16'hFC30;
defparam \alu_0|ShiftLeft0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N16
cycloneive_lcell_comb \alu_0|ShiftLeft0~53 (
// Equation(s):
// \alu_0|ShiftLeft0~53_combout  = (\IR|reg_out [2] & (((\alu_0|ShiftLeft0~45_combout )))) # (!\IR|reg_out [2] & ((\alu_0|ShiftLeft0~48_combout ) # ((\alu_0|ShiftLeft0~47_combout ))))

	.dataa(\alu_0|ShiftLeft0~48_combout ),
	.datab(\alu_0|ShiftLeft0~45_combout ),
	.datac(\alu_0|ShiftLeft0~47_combout ),
	.datad(\IR|reg_out [2]),
	.cin(gnd),
	.combout(\alu_0|ShiftLeft0~53_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~53 .lut_mask = 16'hCCFA;
defparam \alu_0|ShiftLeft0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N2
cycloneive_lcell_comb \alu_0|alu_out[9]~87 (
// Equation(s):
// \alu_0|alu_out[9]~87_combout  = (\alu_0|alu_out[12]~37_combout  & ((\alu_0|alu_out[9]~86_combout  & ((\alu_0|ShiftLeft0~53_combout ))) # (!\alu_0|alu_out[9]~86_combout  & (\alu_0|alu_out[9]~83_combout )))) # (!\alu_0|alu_out[12]~37_combout  & 
// (((\alu_0|alu_out[9]~86_combout ))))

	.dataa(\alu_0|alu_out[9]~83_combout ),
	.datab(\alu_0|alu_out[12]~37_combout ),
	.datac(\alu_0|alu_out[9]~86_combout ),
	.datad(\alu_0|ShiftLeft0~53_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[9]~87_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[9]~87 .lut_mask = 16'hF838;
defparam \alu_0|alu_out[9]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N24
cycloneive_lcell_comb \alu_0|alu_out[9]~81 (
// Equation(s):
// \alu_0|alu_out[9]~81_combout  = \AR|reg_out [9] $ (((\BR|reg_out [9] & !\aluconu|ALU_Cnt [1])))

	.dataa(\BR|reg_out [9]),
	.datab(\AR|reg_out [9]),
	.datac(\aluconu|ALU_Cnt [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu_0|alu_out[9]~81_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[9]~81 .lut_mask = 16'hC6C6;
defparam \alu_0|alu_out[9]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N12
cycloneive_lcell_comb \alu_0|alu_out[9]~88 (
// Equation(s):
// \alu_0|alu_out[9]~88_combout  = (\aluconu|ALU_Cnt [2] & (\alu_0|S~2_combout  & ((\alu_0|alu_out[9]~81_combout )))) # (!\aluconu|ALU_Cnt [2] & ((\alu_0|alu_out[9]~87_combout ) # ((\alu_0|S~2_combout  & \alu_0|alu_out[9]~81_combout ))))

	.dataa(\aluconu|ALU_Cnt [2]),
	.datab(\alu_0|S~2_combout ),
	.datac(\alu_0|alu_out[9]~87_combout ),
	.datad(\alu_0|alu_out[9]~81_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[9]~88_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[9]~88 .lut_mask = 16'hDC50;
defparam \alu_0|alu_out[9]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N13
dffeas \DR|reg_out[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\alu_0|alu_out[9]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controls|always0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR|reg_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DR|reg_out[9] .is_wysiwyg = "true";
defparam \DR|reg_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N0
cycloneive_lcell_comb \pc_0|Add0~9 (
// Equation(s):
// \pc_0|Add0~9_combout  = (\controls|jump~0_combout  & ((\DR|reg_out [9]))) # (!\controls|jump~0_combout  & (\pc_0|pc_out [9]))

	.dataa(gnd),
	.datab(\pc_0|pc_out [9]),
	.datac(\controls|jump~0_combout ),
	.datad(\DR|reg_out [9]),
	.cin(gnd),
	.combout(\pc_0|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \pc_0|Add0~9 .lut_mask = 16'hFC0C;
defparam \pc_0|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y17_N19
dffeas \pc_0|pc_out[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_0|pc_out[9]~34_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_0|pc_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_0|pc_out[9] .is_wysiwyg = "true";
defparam \pc_0|pc_out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y17_N31
dffeas \IR|reg_out[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_memory|altsyncram_component|auto_generated|altsyncram1|q_a [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controls|always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|reg_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|reg_out[10] .is_wysiwyg = "true";
defparam \IR|reg_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N28
cycloneive_lcell_comb \registerfile|Mux20~2 (
// Equation(s):
// \registerfile|Mux20~2_combout  = (\IR|reg_out [8] & (((\registerfile|reg_array[5][11]~q ) # (\IR|reg_out [9])))) # (!\IR|reg_out [8] & (\registerfile|reg_array[4][11]~q  & ((!\IR|reg_out [9]))))

	.dataa(\IR|reg_out [8]),
	.datab(\registerfile|reg_array[4][11]~q ),
	.datac(\registerfile|reg_array[5][11]~q ),
	.datad(\IR|reg_out [9]),
	.cin(gnd),
	.combout(\registerfile|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux20~2 .lut_mask = 16'hAAE4;
defparam \registerfile|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N20
cycloneive_lcell_comb \registerfile|Mux20~3 (
// Equation(s):
// \registerfile|Mux20~3_combout  = (\registerfile|Mux20~2_combout  & ((\registerfile|reg_array[7][11]~q ) # ((!\IR|reg_out [9])))) # (!\registerfile|Mux20~2_combout  & (((\registerfile|reg_array[6][11]~q  & \IR|reg_out [9]))))

	.dataa(\registerfile|reg_array[7][11]~q ),
	.datab(\registerfile|Mux20~2_combout ),
	.datac(\registerfile|reg_array[6][11]~q ),
	.datad(\IR|reg_out [9]),
	.cin(gnd),
	.combout(\registerfile|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux20~3 .lut_mask = 16'hB8CC;
defparam \registerfile|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N26
cycloneive_lcell_comb \registerfile|Mux20~0 (
// Equation(s):
// \registerfile|Mux20~0_combout  = (\IR|reg_out [9] & (((\registerfile|reg_array[2][11]~q ) # (\IR|reg_out [8])))) # (!\IR|reg_out [9] & (\registerfile|reg_array[0][11]~q  & ((!\IR|reg_out [8]))))

	.dataa(\IR|reg_out [9]),
	.datab(\registerfile|reg_array[0][11]~q ),
	.datac(\registerfile|reg_array[2][11]~q ),
	.datad(\IR|reg_out [8]),
	.cin(gnd),
	.combout(\registerfile|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux20~0 .lut_mask = 16'hAAE4;
defparam \registerfile|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N22
cycloneive_lcell_comb \registerfile|Mux20~1 (
// Equation(s):
// \registerfile|Mux20~1_combout  = (\IR|reg_out [8] & ((\registerfile|Mux20~0_combout  & (\registerfile|reg_array[3][11]~q )) # (!\registerfile|Mux20~0_combout  & ((\registerfile|reg_array[1][11]~q ))))) # (!\IR|reg_out [8] & 
// (((\registerfile|Mux20~0_combout ))))

	.dataa(\registerfile|reg_array[3][11]~q ),
	.datab(\IR|reg_out [8]),
	.datac(\registerfile|reg_array[1][11]~q ),
	.datad(\registerfile|Mux20~0_combout ),
	.cin(gnd),
	.combout(\registerfile|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux20~1 .lut_mask = 16'hBBC0;
defparam \registerfile|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N14
cycloneive_lcell_comb \BR|reg_out[11]~4 (
// Equation(s):
// \BR|reg_out[11]~4_combout  = (\IR|reg_out [10] & (\registerfile|Mux20~3_combout )) # (!\IR|reg_out [10] & ((\registerfile|Mux20~1_combout )))

	.dataa(\IR|reg_out [10]),
	.datab(\registerfile|Mux20~3_combout ),
	.datac(gnd),
	.datad(\registerfile|Mux20~1_combout ),
	.cin(gnd),
	.combout(\BR|reg_out[11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \BR|reg_out[11]~4 .lut_mask = 16'hDD88;
defparam \BR|reg_out[11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y15_N15
dffeas \BR|reg_out[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\BR|reg_out[11]~4_combout ),
	.asdata(\pc_0|pc_out [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controls|jump~0_combout ),
	.ena(\controls|always0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|reg_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|reg_out[11] .is_wysiwyg = "true";
defparam \BR|reg_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N8
cycloneive_lcell_comb \alu_0|ShiftRight0~9 (
// Equation(s):
// \alu_0|ShiftRight0~9_combout  = (\IR|reg_out [1] & (\BR|reg_out [11])) # (!\IR|reg_out [1] & ((\BR|reg_out [9])))

	.dataa(\BR|reg_out [11]),
	.datab(gnd),
	.datac(\IR|reg_out [1]),
	.datad(\BR|reg_out [9]),
	.cin(gnd),
	.combout(\alu_0|ShiftRight0~9_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftRight0~9 .lut_mask = 16'hAFA0;
defparam \alu_0|ShiftRight0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N2
cycloneive_lcell_comb \alu_0|ShiftRight0~10 (
// Equation(s):
// \alu_0|ShiftRight0~10_combout  = (\IR|reg_out [1] & (\BR|reg_out [10])) # (!\IR|reg_out [1] & ((\BR|reg_out [8])))

	.dataa(\BR|reg_out [10]),
	.datab(gnd),
	.datac(\IR|reg_out [1]),
	.datad(\BR|reg_out [8]),
	.cin(gnd),
	.combout(\alu_0|ShiftRight0~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftRight0~10 .lut_mask = 16'hAFA0;
defparam \alu_0|ShiftRight0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N4
cycloneive_lcell_comb \alu_0|ShiftRight0~11 (
// Equation(s):
// \alu_0|ShiftRight0~11_combout  = (\IR|reg_out [0] & (\alu_0|ShiftRight0~9_combout )) # (!\IR|reg_out [0] & ((\alu_0|ShiftRight0~10_combout )))

	.dataa(gnd),
	.datab(\IR|reg_out [0]),
	.datac(\alu_0|ShiftRight0~9_combout ),
	.datad(\alu_0|ShiftRight0~10_combout ),
	.cin(gnd),
	.combout(\alu_0|ShiftRight0~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftRight0~11 .lut_mask = 16'hF3C0;
defparam \alu_0|ShiftRight0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N12
cycloneive_lcell_comb \alu_0|ShiftRight0~12 (
// Equation(s):
// \alu_0|ShiftRight0~12_combout  = (!\IR|reg_out [3] & ((\IR|reg_out [2] & ((\alu_0|ShiftRight0~8_combout ))) # (!\IR|reg_out [2] & (\alu_0|ShiftRight0~11_combout ))))

	.dataa(\alu_0|ShiftRight0~11_combout ),
	.datab(\alu_0|ShiftRight0~8_combout ),
	.datac(\IR|reg_out [2]),
	.datad(\IR|reg_out [3]),
	.cin(gnd),
	.combout(\alu_0|ShiftRight0~12_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftRight0~12 .lut_mask = 16'h00CA;
defparam \alu_0|ShiftRight0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N26
cycloneive_lcell_comb \alu_0|Mux7~2 (
// Equation(s):
// \alu_0|Mux7~2_combout  = (\IR|reg_out [3]) # ((\IR|reg_out [2] & ((!\alu_0|ShiftLeft0~24_combout ))) # (!\IR|reg_out [2] & (!\alu_0|ShiftLeft0~27_combout )))

	.dataa(\alu_0|ShiftLeft0~27_combout ),
	.datab(\IR|reg_out [3]),
	.datac(\IR|reg_out [2]),
	.datad(\alu_0|ShiftLeft0~24_combout ),
	.cin(gnd),
	.combout(\alu_0|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|Mux7~2 .lut_mask = 16'hCDFD;
defparam \alu_0|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N4
cycloneive_lcell_comb \alu_0|ShiftLeft0~30 (
// Equation(s):
// \alu_0|ShiftLeft0~30_combout  = ((\BR|reg_out [0] & (!\alu_0|ShiftRight0~5_combout  & \IR|reg_out [3]))) # (!\alu_0|Mux7~2_combout )

	.dataa(\BR|reg_out [0]),
	.datab(\alu_0|ShiftRight0~5_combout ),
	.datac(\alu_0|Mux7~2_combout ),
	.datad(\IR|reg_out [3]),
	.cin(gnd),
	.combout(\alu_0|ShiftLeft0~30_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~30 .lut_mask = 16'h2F0F;
defparam \alu_0|ShiftLeft0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N22
cycloneive_lcell_comb \alu_0|Mux7~0 (
// Equation(s):
// \alu_0|Mux7~0_combout  = (\IR|reg_out [3] & (((\IR|reg_out [2])))) # (!\IR|reg_out [3] & ((\IR|reg_out [2] & ((\alu_0|ShiftLeft0~24_combout ))) # (!\IR|reg_out [2] & (\alu_0|ShiftLeft0~27_combout ))))

	.dataa(\alu_0|ShiftLeft0~27_combout ),
	.datab(\IR|reg_out [3]),
	.datac(\IR|reg_out [2]),
	.datad(\alu_0|ShiftLeft0~24_combout ),
	.cin(gnd),
	.combout(\alu_0|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|Mux7~0 .lut_mask = 16'hF2C2;
defparam \alu_0|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N0
cycloneive_lcell_comb \alu_0|Mux7~1 (
// Equation(s):
// \alu_0|Mux7~1_combout  = (\IR|reg_out [3] & ((\alu_0|Mux7~0_combout  & (\alu_0|ShiftLeft0~21_combout )) # (!\alu_0|Mux7~0_combout  & ((\alu_0|ShiftLeft0~29_combout ))))) # (!\IR|reg_out [3] & (((\alu_0|Mux7~0_combout ))))

	.dataa(\alu_0|ShiftLeft0~21_combout ),
	.datab(\IR|reg_out [3]),
	.datac(\alu_0|Mux7~0_combout ),
	.datad(\alu_0|ShiftLeft0~29_combout ),
	.cin(gnd),
	.combout(\alu_0|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|Mux7~1 .lut_mask = 16'hBCB0;
defparam \alu_0|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N30
cycloneive_lcell_comb \alu_0|alu_out[8]~20 (
// Equation(s):
// \alu_0|alu_out[8]~20_combout  = (\aluconu|ALU_Cnt [1] & (\aluconu|ALU_Cnt [0])) # (!\aluconu|ALU_Cnt [1] & ((\aluconu|ALU_Cnt [0] & ((\alu_0|Mux7~1_combout ))) # (!\aluconu|ALU_Cnt [0] & (\alu_0|ShiftLeft0~30_combout ))))

	.dataa(\aluconu|ALU_Cnt [1]),
	.datab(\aluconu|ALU_Cnt [0]),
	.datac(\alu_0|ShiftLeft0~30_combout ),
	.datad(\alu_0|Mux7~1_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[8]~20_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[8]~20 .lut_mask = 16'hDC98;
defparam \alu_0|alu_out[8]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N2
cycloneive_lcell_comb \alu_0|ShiftRight0~4 (
// Equation(s):
// \alu_0|ShiftRight0~4_combout  = (\BR|reg_out [15] & \IR|reg_out [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\BR|reg_out [15]),
	.datad(\IR|reg_out [3]),
	.cin(gnd),
	.combout(\alu_0|ShiftRight0~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftRight0~4 .lut_mask = 16'hF000;
defparam \alu_0|ShiftRight0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N22
cycloneive_lcell_comb \alu_0|alu_out[8]~21 (
// Equation(s):
// \alu_0|alu_out[8]~21_combout  = (\aluconu|ALU_Cnt [1] & ((\alu_0|ShiftRight0~12_combout ) # ((\alu_0|alu_out[8]~20_combout  & \alu_0|ShiftRight0~4_combout )))) # (!\aluconu|ALU_Cnt [1] & (((\alu_0|alu_out[8]~20_combout ))))

	.dataa(\alu_0|ShiftRight0~12_combout ),
	.datab(\alu_0|alu_out[8]~20_combout ),
	.datac(\alu_0|ShiftRight0~4_combout ),
	.datad(\aluconu|ALU_Cnt [1]),
	.cin(gnd),
	.combout(\alu_0|alu_out[8]~21_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[8]~21 .lut_mask = 16'hEACC;
defparam \alu_0|alu_out[8]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N14
cycloneive_lcell_comb \alu_0|alu_out[8]~16 (
// Equation(s):
// \alu_0|alu_out[8]~16_combout  = (\alu_0|S~2_combout  & (\AR|reg_out [8] $ (((\BR|reg_out [8] & !\aluconu|ALU_Cnt [1])))))

	.dataa(\BR|reg_out [8]),
	.datab(\alu_0|S~2_combout ),
	.datac(\AR|reg_out [8]),
	.datad(\aluconu|ALU_Cnt [1]),
	.cin(gnd),
	.combout(\alu_0|alu_out[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[8]~16 .lut_mask = 16'hC048;
defparam \alu_0|alu_out[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N28
cycloneive_lcell_comb \alu_0|alu_out[8]~17 (
// Equation(s):
// \alu_0|alu_out[8]~17_combout  = (\aluconu|ALU_Cnt [0] & (((\BR|reg_out [8]) # (\AR|reg_out [8])) # (!\aluconu|ALU_Cnt [1]))) # (!\aluconu|ALU_Cnt [0] & (\aluconu|ALU_Cnt [1] & (\BR|reg_out [8] & \AR|reg_out [8])))

	.dataa(\aluconu|ALU_Cnt [0]),
	.datab(\aluconu|ALU_Cnt [1]),
	.datac(\BR|reg_out [8]),
	.datad(\AR|reg_out [8]),
	.cin(gnd),
	.combout(\alu_0|alu_out[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[8]~17 .lut_mask = 16'hEAA2;
defparam \alu_0|alu_out[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N22
cycloneive_lcell_comb \alu_0|alu_out[8]~18 (
// Equation(s):
// \alu_0|alu_out[8]~18_combout  = (\alu_0|alu_out[8]~17_combout  & ((\alu_0|Add1~16_combout ) # ((\aluconu|ALU_Cnt [1])))) # (!\alu_0|alu_out[8]~17_combout  & (((\alu_0|Add0~16_combout  & !\aluconu|ALU_Cnt [1]))))

	.dataa(\alu_0|alu_out[8]~17_combout ),
	.datab(\alu_0|Add1~16_combout ),
	.datac(\alu_0|Add0~16_combout ),
	.datad(\aluconu|ALU_Cnt [1]),
	.cin(gnd),
	.combout(\alu_0|alu_out[8]~18_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[8]~18 .lut_mask = 16'hAAD8;
defparam \alu_0|alu_out[8]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N0
cycloneive_lcell_comb \alu_0|alu_out[8]~19 (
// Equation(s):
// \alu_0|alu_out[8]~19_combout  = (\alu_0|alu_out[8]~18_combout  & (!\aluconu|ALU_Cnt [3] & !\aluconu|ALU_Cnt [2]))

	.dataa(\alu_0|alu_out[8]~18_combout ),
	.datab(gnd),
	.datac(\aluconu|ALU_Cnt [3]),
	.datad(\aluconu|ALU_Cnt [2]),
	.cin(gnd),
	.combout(\alu_0|alu_out[8]~19_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[8]~19 .lut_mask = 16'h000A;
defparam \alu_0|alu_out[8]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N8
cycloneive_lcell_comb \alu_0|alu_out[8]~22 (
// Equation(s):
// \alu_0|alu_out[8]~22_combout  = (\alu_0|alu_out[8]~16_combout ) # ((\alu_0|alu_out[8]~19_combout ) # ((\alu_0|alu_out[8]~21_combout  & \alu_0|alu_out[2]~12_combout )))

	.dataa(\alu_0|alu_out[8]~21_combout ),
	.datab(\alu_0|alu_out[8]~16_combout ),
	.datac(\alu_0|alu_out[2]~12_combout ),
	.datad(\alu_0|alu_out[8]~19_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[8]~22_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[8]~22 .lut_mask = 16'hFFEC;
defparam \alu_0|alu_out[8]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N17
dffeas \DR|reg_out[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu_0|alu_out[8]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controls|always0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR|reg_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DR|reg_out[8] .is_wysiwyg = "true";
defparam \DR|reg_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N16
cycloneive_lcell_comb \pc_0|Add0~8 (
// Equation(s):
// \pc_0|Add0~8_combout  = (\controls|jump~0_combout  & (\DR|reg_out [8])) # (!\controls|jump~0_combout  & ((\pc_0|pc_out [8])))

	.dataa(gnd),
	.datab(\controls|jump~0_combout ),
	.datac(\DR|reg_out [8]),
	.datad(\pc_0|pc_out [8]),
	.cin(gnd),
	.combout(\pc_0|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \pc_0|Add0~8 .lut_mask = 16'hF3C0;
defparam \pc_0|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y17_N17
dffeas \pc_0|pc_out[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_0|pc_out[8]~32_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_0|pc_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_0|pc_out[8] .is_wysiwyg = "true";
defparam \pc_0|pc_out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y17_N19
dffeas \IR|reg_out[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_memory|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controls|always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|reg_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|reg_out[11] .is_wysiwyg = "true";
defparam \IR|reg_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N26
cycloneive_lcell_comb \controls|Mux9~2 (
// Equation(s):
// \controls|Mux9~2_combout  = (\IR|reg_out [14] & (((\IR|reg_out [5])))) # (!\IR|reg_out [14] & (!\IR|reg_out [11] & ((!\IR|reg_out [12]))))

	.dataa(\IR|reg_out [14]),
	.datab(\IR|reg_out [11]),
	.datac(\IR|reg_out [5]),
	.datad(\IR|reg_out [12]),
	.cin(gnd),
	.combout(\controls|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \controls|Mux9~2 .lut_mask = 16'hA0B1;
defparam \controls|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N20
cycloneive_lcell_comb \controls|Mux9~3 (
// Equation(s):
// \controls|Mux9~3_combout  = (\IR|reg_out [15] & ((\controls|Mux9~2_combout ) # (\controls|Mux9~1_combout )))

	.dataa(\controls|Mux9~2_combout ),
	.datab(gnd),
	.datac(\controls|Mux9~1_combout ),
	.datad(\IR|reg_out [15]),
	.cin(gnd),
	.combout(\controls|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \controls|Mux9~3 .lut_mask = 16'hFA00;
defparam \controls|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N14
cycloneive_lcell_comb \controls|m4_s~0 (
// Equation(s):
// \controls|m4_s~0_combout  = (!\controls|Mux10~4_combout  & ((\controls|Equal2~2_combout ) # ((\controls|Equal5~4_combout  & !\controls|Mux9~3_combout ))))

	.dataa(\controls|Equal5~4_combout ),
	.datab(\controls|Mux9~3_combout ),
	.datac(\controls|Equal2~2_combout ),
	.datad(\controls|Mux10~4_combout ),
	.cin(gnd),
	.combout(\controls|m4_s~0_combout ),
	.cout());
// synopsys translate_off
defparam \controls|m4_s~0 .lut_mask = 16'h00F2;
defparam \controls|m4_s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X36_Y43_N15
cycloneive_io_ibuf \in[7]~input (
	.i(in[7]),
	.ibar(gnd),
	.o(\in[7]~input_o ));
// synopsys translate_off
defparam \in[7]~input .bus_hold = "false";
defparam \in[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N10
cycloneive_lcell_comb \m7_0|mux_out[7]~7 (
// Equation(s):
// \m7_0|mux_out[7]~7_combout  = (\controls|Equal2~2_combout  & ((\controls|Mux10~4_combout  & ((\data_memory|altsyncram_component|auto_generated|altsyncram1|q_a [7]))) # (!\controls|Mux10~4_combout  & (\in[7]~input_o )))) # (!\controls|Equal2~2_combout  & 
// (((\data_memory|altsyncram_component|auto_generated|altsyncram1|q_a [7]))))

	.dataa(\in[7]~input_o ),
	.datab(\controls|Equal2~2_combout ),
	.datac(\data_memory|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datad(\controls|Mux10~4_combout ),
	.cin(gnd),
	.combout(\m7_0|mux_out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \m7_0|mux_out[7]~7 .lut_mask = 16'hF0B8;
defparam \m7_0|mux_out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N11
dffeas \MDR|reg_out[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m7_0|mux_out[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controls|m4_s~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR|reg_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR|reg_out[7] .is_wysiwyg = "true";
defparam \MDR|reg_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N16
cycloneive_lcell_comb \m8_0|mux_out[7]~14 (
// Equation(s):
// \m8_0|mux_out[7]~14_combout  = (!\controls|Equal5~3_combout  & ((\controls|m4_s~0_combout  & ((\MDR|reg_out [7]))) # (!\controls|m4_s~0_combout  & (\DR|reg_out [7]))))

	.dataa(\DR|reg_out [7]),
	.datab(\controls|m4_s~0_combout ),
	.datac(\MDR|reg_out [7]),
	.datad(\controls|Equal5~3_combout ),
	.cin(gnd),
	.combout(\m8_0|mux_out[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \m8_0|mux_out[7]~14 .lut_mask = 16'h00E2;
defparam \m8_0|mux_out[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N2
cycloneive_lcell_comb \m8_0|mux_out[7]~15 (
// Equation(s):
// \m8_0|mux_out[7]~15_combout  = (\m8_0|mux_out[7]~14_combout ) # ((\controls|Equal5~3_combout  & \IR|reg_out [7]))

	.dataa(\controls|Equal5~3_combout ),
	.datab(gnd),
	.datac(\IR|reg_out [7]),
	.datad(\m8_0|mux_out[7]~14_combout ),
	.cin(gnd),
	.combout(\m8_0|mux_out[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \m8_0|mux_out[7]~15 .lut_mask = 16'hFFA0;
defparam \m8_0|mux_out[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N18
cycloneive_lcell_comb \registerfile|reg_array[0][7]~feeder (
// Equation(s):
// \registerfile|reg_array[0][7]~feeder_combout  = \m8_0|mux_out[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\m8_0|mux_out[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerfile|reg_array[0][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|reg_array[0][7]~feeder .lut_mask = 16'hF0F0;
defparam \registerfile|reg_array[0][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y16_N19
dffeas \registerfile|reg_array[0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\registerfile|reg_array[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerfile|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[0][7] .is_wysiwyg = "true";
defparam \registerfile|reg_array[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N14
cycloneive_lcell_comb \registerfile|Mux24~0 (
// Equation(s):
// \registerfile|Mux24~0_combout  = (\IR|reg_out [8] & (((\IR|reg_out [9])))) # (!\IR|reg_out [8] & ((\IR|reg_out [9] & ((\registerfile|reg_array[2][7]~q ))) # (!\IR|reg_out [9] & (\registerfile|reg_array[0][7]~q ))))

	.dataa(\registerfile|reg_array[0][7]~q ),
	.datab(\registerfile|reg_array[2][7]~q ),
	.datac(\IR|reg_out [8]),
	.datad(\IR|reg_out [9]),
	.cin(gnd),
	.combout(\registerfile|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux24~0 .lut_mask = 16'hFC0A;
defparam \registerfile|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N0
cycloneive_lcell_comb \registerfile|Mux24~1 (
// Equation(s):
// \registerfile|Mux24~1_combout  = (\registerfile|Mux24~0_combout  & ((\registerfile|reg_array[3][7]~q ) # ((!\IR|reg_out [8])))) # (!\registerfile|Mux24~0_combout  & (((\registerfile|reg_array[1][7]~q  & \IR|reg_out [8]))))

	.dataa(\registerfile|Mux24~0_combout ),
	.datab(\registerfile|reg_array[3][7]~q ),
	.datac(\registerfile|reg_array[1][7]~q ),
	.datad(\IR|reg_out [8]),
	.cin(gnd),
	.combout(\registerfile|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux24~1 .lut_mask = 16'hD8AA;
defparam \registerfile|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N12
cycloneive_lcell_comb \registerfile|Mux24~2 (
// Equation(s):
// \registerfile|Mux24~2_combout  = (\IR|reg_out [9] & (((\IR|reg_out [8])))) # (!\IR|reg_out [9] & ((\IR|reg_out [8] & ((\registerfile|reg_array[5][7]~q ))) # (!\IR|reg_out [8] & (\registerfile|reg_array[4][7]~q ))))

	.dataa(\registerfile|reg_array[4][7]~q ),
	.datab(\IR|reg_out [9]),
	.datac(\registerfile|reg_array[5][7]~q ),
	.datad(\IR|reg_out [8]),
	.cin(gnd),
	.combout(\registerfile|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux24~2 .lut_mask = 16'hFC22;
defparam \registerfile|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N12
cycloneive_lcell_comb \registerfile|Mux24~3 (
// Equation(s):
// \registerfile|Mux24~3_combout  = (\registerfile|Mux24~2_combout  & ((\registerfile|reg_array[7][7]~q ) # ((!\IR|reg_out [9])))) # (!\registerfile|Mux24~2_combout  & (((\registerfile|reg_array[6][7]~q  & \IR|reg_out [9]))))

	.dataa(\registerfile|reg_array[7][7]~q ),
	.datab(\registerfile|Mux24~2_combout ),
	.datac(\registerfile|reg_array[6][7]~q ),
	.datad(\IR|reg_out [9]),
	.cin(gnd),
	.combout(\registerfile|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux24~3 .lut_mask = 16'hB8CC;
defparam \registerfile|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N6
cycloneive_lcell_comb \BR|reg_out[7]~8 (
// Equation(s):
// \BR|reg_out[7]~8_combout  = (\IR|reg_out [10] & ((\registerfile|Mux24~3_combout ))) # (!\IR|reg_out [10] & (\registerfile|Mux24~1_combout ))

	.dataa(\registerfile|Mux24~1_combout ),
	.datab(\IR|reg_out [10]),
	.datac(gnd),
	.datad(\registerfile|Mux24~3_combout ),
	.cin(gnd),
	.combout(\BR|reg_out[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \BR|reg_out[7]~8 .lut_mask = 16'hEE22;
defparam \BR|reg_out[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y16_N7
dffeas \BR|reg_out[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\BR|reg_out[7]~8_combout ),
	.asdata(\pc_0|pc_out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controls|jump~0_combout ),
	.ena(\controls|always0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|reg_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|reg_out[7] .is_wysiwyg = "true";
defparam \BR|reg_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N8
cycloneive_lcell_comb \alu_0|alu_out[7]~24 (
// Equation(s):
// \alu_0|alu_out[7]~24_combout  = (\aluconu|ALU_Cnt [0] & (((\BR|reg_out [7]) # (\AR|reg_out [7])) # (!\aluconu|ALU_Cnt [1]))) # (!\aluconu|ALU_Cnt [0] & (\aluconu|ALU_Cnt [1] & (\BR|reg_out [7] & \AR|reg_out [7])))

	.dataa(\aluconu|ALU_Cnt [0]),
	.datab(\aluconu|ALU_Cnt [1]),
	.datac(\BR|reg_out [7]),
	.datad(\AR|reg_out [7]),
	.cin(gnd),
	.combout(\alu_0|alu_out[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[7]~24 .lut_mask = 16'hEAA2;
defparam \alu_0|alu_out[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N10
cycloneive_lcell_comb \alu_0|alu_out[7]~25 (
// Equation(s):
// \alu_0|alu_out[7]~25_combout  = (\alu_0|alu_out[7]~24_combout  & ((\alu_0|Add1~14_combout ) # ((\aluconu|ALU_Cnt [1])))) # (!\alu_0|alu_out[7]~24_combout  & (((\alu_0|Add0~14_combout  & !\aluconu|ALU_Cnt [1]))))

	.dataa(\alu_0|alu_out[7]~24_combout ),
	.datab(\alu_0|Add1~14_combout ),
	.datac(\alu_0|Add0~14_combout ),
	.datad(\aluconu|ALU_Cnt [1]),
	.cin(gnd),
	.combout(\alu_0|alu_out[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[7]~25 .lut_mask = 16'hAAD8;
defparam \alu_0|alu_out[7]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N22
cycloneive_lcell_comb \alu_0|alu_out[7]~26 (
// Equation(s):
// \alu_0|alu_out[7]~26_combout  = (!\aluconu|ALU_Cnt [3] & (\alu_0|alu_out[7]~25_combout  & !\aluconu|ALU_Cnt [2]))

	.dataa(\aluconu|ALU_Cnt [3]),
	.datab(gnd),
	.datac(\alu_0|alu_out[7]~25_combout ),
	.datad(\aluconu|ALU_Cnt [2]),
	.cin(gnd),
	.combout(\alu_0|alu_out[7]~26_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[7]~26 .lut_mask = 16'h0050;
defparam \alu_0|alu_out[7]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N0
cycloneive_lcell_comb \alu_0|alu_out[7]~23 (
// Equation(s):
// \alu_0|alu_out[7]~23_combout  = (\alu_0|S~2_combout  & (\AR|reg_out [7] $ (((!\aluconu|ALU_Cnt [1] & \BR|reg_out [7])))))

	.dataa(\alu_0|S~2_combout ),
	.datab(\aluconu|ALU_Cnt [1]),
	.datac(\AR|reg_out [7]),
	.datad(\BR|reg_out [7]),
	.cin(gnd),
	.combout(\alu_0|alu_out[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[7]~23 .lut_mask = 16'h82A0;
defparam \alu_0|alu_out[7]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N14
cycloneive_lcell_comb \alu_0|ShiftRight0~13 (
// Equation(s):
// \alu_0|ShiftRight0~13_combout  = (\IR|reg_out [1] & ((\BR|reg_out [9]))) # (!\IR|reg_out [1] & (\BR|reg_out [7]))

	.dataa(\BR|reg_out [7]),
	.datab(gnd),
	.datac(\BR|reg_out [9]),
	.datad(\IR|reg_out [1]),
	.cin(gnd),
	.combout(\alu_0|ShiftRight0~13_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftRight0~13 .lut_mask = 16'hF0AA;
defparam \alu_0|ShiftRight0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N28
cycloneive_lcell_comb \alu_0|ShiftRight0~14 (
// Equation(s):
// \alu_0|ShiftRight0~14_combout  = (\IR|reg_out [0] & (\alu_0|ShiftRight0~10_combout )) # (!\IR|reg_out [0] & ((\alu_0|ShiftRight0~13_combout )))

	.dataa(gnd),
	.datab(\IR|reg_out [0]),
	.datac(\alu_0|ShiftRight0~10_combout ),
	.datad(\alu_0|ShiftRight0~13_combout ),
	.cin(gnd),
	.combout(\alu_0|ShiftRight0~14_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftRight0~14 .lut_mask = 16'hF3C0;
defparam \alu_0|ShiftRight0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N22
cycloneive_lcell_comb \alu_0|ShiftRight0~18 (
// Equation(s):
// \alu_0|ShiftRight0~18_combout  = (\IR|reg_out [3]) # ((\IR|reg_out [2] & (!\alu_0|ShiftRight0~17_combout )) # (!\IR|reg_out [2] & ((!\alu_0|ShiftRight0~14_combout ))))

	.dataa(\alu_0|ShiftRight0~17_combout ),
	.datab(\IR|reg_out [2]),
	.datac(\IR|reg_out [3]),
	.datad(\alu_0|ShiftRight0~14_combout ),
	.cin(gnd),
	.combout(\alu_0|ShiftRight0~18_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftRight0~18 .lut_mask = 16'hF4F7;
defparam \alu_0|ShiftRight0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N10
cycloneive_lcell_comb \alu_0|ShiftLeft0~38 (
// Equation(s):
// \alu_0|ShiftLeft0~38_combout  = (!\IR|reg_out [3] & ((\IR|reg_out [2] & (\alu_0|ShiftLeft0~36_combout )) # (!\IR|reg_out [2] & ((\alu_0|ShiftLeft0~37_combout )))))

	.dataa(\alu_0|ShiftLeft0~36_combout ),
	.datab(\IR|reg_out [2]),
	.datac(\IR|reg_out [3]),
	.datad(\alu_0|ShiftLeft0~37_combout ),
	.cin(gnd),
	.combout(\alu_0|ShiftLeft0~38_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~38 .lut_mask = 16'h0B08;
defparam \alu_0|ShiftLeft0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N24
cycloneive_lcell_comb \alu_0|ShiftLeft0~34 (
// Equation(s):
// \alu_0|ShiftLeft0~34_combout  = (\IR|reg_out [3] & ((\IR|reg_out [2] & ((\alu_0|ShiftLeft0~31_combout ))) # (!\IR|reg_out [2] & (\alu_0|ShiftLeft0~33_combout ))))

	.dataa(\alu_0|ShiftLeft0~33_combout ),
	.datab(\alu_0|ShiftLeft0~31_combout ),
	.datac(\IR|reg_out [3]),
	.datad(\IR|reg_out [2]),
	.cin(gnd),
	.combout(\alu_0|ShiftLeft0~34_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~34 .lut_mask = 16'hC0A0;
defparam \alu_0|ShiftLeft0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N4
cycloneive_lcell_comb \alu_0|alu_out[7]~27 (
// Equation(s):
// \alu_0|alu_out[7]~27_combout  = (\alu_0|ShiftLeft0~38_combout ) # ((\aluconu|ALU_Cnt [0] & \alu_0|ShiftLeft0~34_combout ))

	.dataa(\alu_0|ShiftLeft0~38_combout ),
	.datab(gnd),
	.datac(\aluconu|ALU_Cnt [0]),
	.datad(\alu_0|ShiftLeft0~34_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[7]~27_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[7]~27 .lut_mask = 16'hFAAA;
defparam \alu_0|alu_out[7]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N2
cycloneive_lcell_comb \alu_0|alu_out[7]~149 (
// Equation(s):
// \alu_0|alu_out[7]~149_combout  = (\BR|reg_out [15] & (\IR|reg_out [3] & ((\aluconu|ALU_Cnt [0]) # (!\alu_0|ShiftRight0~5_combout ))))

	.dataa(\BR|reg_out [15]),
	.datab(\aluconu|ALU_Cnt [0]),
	.datac(\IR|reg_out [3]),
	.datad(\alu_0|ShiftRight0~5_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[7]~149_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[7]~149 .lut_mask = 16'h80A0;
defparam \alu_0|alu_out[7]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N28
cycloneive_lcell_comb \alu_0|alu_out[7]~28 (
// Equation(s):
// \alu_0|alu_out[7]~28_combout  = (\aluconu|ALU_Cnt [1] & (((\alu_0|alu_out[7]~149_combout )) # (!\alu_0|ShiftRight0~18_combout ))) # (!\aluconu|ALU_Cnt [1] & (((\alu_0|alu_out[7]~27_combout ))))

	.dataa(\alu_0|ShiftRight0~18_combout ),
	.datab(\aluconu|ALU_Cnt [1]),
	.datac(\alu_0|alu_out[7]~27_combout ),
	.datad(\alu_0|alu_out[7]~149_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[7]~28_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[7]~28 .lut_mask = 16'hFC74;
defparam \alu_0|alu_out[7]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N20
cycloneive_lcell_comb \alu_0|alu_out[7]~29 (
// Equation(s):
// \alu_0|alu_out[7]~29_combout  = (\alu_0|alu_out[7]~26_combout ) # ((\alu_0|alu_out[7]~23_combout ) # ((\alu_0|alu_out[2]~12_combout  & \alu_0|alu_out[7]~28_combout )))

	.dataa(\alu_0|alu_out[7]~26_combout ),
	.datab(\alu_0|alu_out[7]~23_combout ),
	.datac(\alu_0|alu_out[2]~12_combout ),
	.datad(\alu_0|alu_out[7]~28_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[7]~29_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[7]~29 .lut_mask = 16'hFEEE;
defparam \alu_0|alu_out[7]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N21
dffeas \DR|reg_out[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\alu_0|alu_out[7]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controls|always0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR|reg_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DR|reg_out[7] .is_wysiwyg = "true";
defparam \DR|reg_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N8
cycloneive_lcell_comb \pc_0|Add0~7 (
// Equation(s):
// \pc_0|Add0~7_combout  = (\controls|jump~0_combout  & (\DR|reg_out [7])) # (!\controls|jump~0_combout  & ((\pc_0|pc_out [7])))

	.dataa(\DR|reg_out [7]),
	.datab(\pc_0|pc_out [7]),
	.datac(gnd),
	.datad(\controls|jump~0_combout ),
	.cin(gnd),
	.combout(\pc_0|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \pc_0|Add0~7 .lut_mask = 16'hAACC;
defparam \pc_0|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y17_N15
dffeas \pc_0|pc_out[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_0|pc_out[7]~30_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_0|pc_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_0|pc_out[7] .is_wysiwyg = "true";
defparam \pc_0|pc_out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y17_N15
dffeas \IR|reg_out[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_memory|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controls|always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|reg_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|reg_out[8] .is_wysiwyg = "true";
defparam \IR|reg_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N14
cycloneive_lcell_comb \registerfile|Mux25~2 (
// Equation(s):
// \registerfile|Mux25~2_combout  = (\IR|reg_out [8] & ((\registerfile|reg_array[5][6]~q ) # ((\IR|reg_out [9])))) # (!\IR|reg_out [8] & (((\registerfile|reg_array[4][6]~q  & !\IR|reg_out [9]))))

	.dataa(\IR|reg_out [8]),
	.datab(\registerfile|reg_array[5][6]~q ),
	.datac(\registerfile|reg_array[4][6]~q ),
	.datad(\IR|reg_out [9]),
	.cin(gnd),
	.combout(\registerfile|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux25~2 .lut_mask = 16'hAAD8;
defparam \registerfile|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N18
cycloneive_lcell_comb \registerfile|Mux25~3 (
// Equation(s):
// \registerfile|Mux25~3_combout  = (\registerfile|Mux25~2_combout  & (((\registerfile|reg_array[7][6]~q ) # (!\IR|reg_out [9])))) # (!\registerfile|Mux25~2_combout  & (\registerfile|reg_array[6][6]~q  & ((\IR|reg_out [9]))))

	.dataa(\registerfile|Mux25~2_combout ),
	.datab(\registerfile|reg_array[6][6]~q ),
	.datac(\registerfile|reg_array[7][6]~q ),
	.datad(\IR|reg_out [9]),
	.cin(gnd),
	.combout(\registerfile|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux25~3 .lut_mask = 16'hE4AA;
defparam \registerfile|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N6
cycloneive_lcell_comb \registerfile|Mux25~0 (
// Equation(s):
// \registerfile|Mux25~0_combout  = (\IR|reg_out [9] & ((\registerfile|reg_array[2][6]~q ) # ((\IR|reg_out [8])))) # (!\IR|reg_out [9] & (((\registerfile|reg_array[0][6]~q  & !\IR|reg_out [8]))))

	.dataa(\registerfile|reg_array[2][6]~q ),
	.datab(\IR|reg_out [9]),
	.datac(\registerfile|reg_array[0][6]~q ),
	.datad(\IR|reg_out [8]),
	.cin(gnd),
	.combout(\registerfile|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux25~0 .lut_mask = 16'hCCB8;
defparam \registerfile|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N2
cycloneive_lcell_comb \registerfile|Mux25~1 (
// Equation(s):
// \registerfile|Mux25~1_combout  = (\registerfile|Mux25~0_combout  & (((\registerfile|reg_array[3][6]~q ) # (!\IR|reg_out [8])))) # (!\registerfile|Mux25~0_combout  & (\registerfile|reg_array[1][6]~q  & (\IR|reg_out [8])))

	.dataa(\registerfile|Mux25~0_combout ),
	.datab(\registerfile|reg_array[1][6]~q ),
	.datac(\IR|reg_out [8]),
	.datad(\registerfile|reg_array[3][6]~q ),
	.cin(gnd),
	.combout(\registerfile|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux25~1 .lut_mask = 16'hEA4A;
defparam \registerfile|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N28
cycloneive_lcell_comb \BR|reg_out[6]~9 (
// Equation(s):
// \BR|reg_out[6]~9_combout  = (\IR|reg_out [10] & (\registerfile|Mux25~3_combout )) # (!\IR|reg_out [10] & ((\registerfile|Mux25~1_combout )))

	.dataa(\registerfile|Mux25~3_combout ),
	.datab(\IR|reg_out [10]),
	.datac(gnd),
	.datad(\registerfile|Mux25~1_combout ),
	.cin(gnd),
	.combout(\BR|reg_out[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \BR|reg_out[6]~9 .lut_mask = 16'hBB88;
defparam \BR|reg_out[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y16_N29
dffeas \BR|reg_out[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\BR|reg_out[6]~9_combout ),
	.asdata(\pc_0|pc_out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controls|jump~0_combout ),
	.ena(\controls|always0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|reg_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|reg_out[6] .is_wysiwyg = "true";
defparam \BR|reg_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N6
cycloneive_lcell_comb \alu_0|alu_out[6]~71 (
// Equation(s):
// \alu_0|alu_out[6]~71_combout  = \AR|reg_out [6] $ (((\BR|reg_out [6] & !\aluconu|ALU_Cnt [1])))

	.dataa(\BR|reg_out [6]),
	.datab(\AR|reg_out [6]),
	.datac(\aluconu|ALU_Cnt [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu_0|alu_out[6]~71_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[6]~71 .lut_mask = 16'hC6C6;
defparam \alu_0|alu_out[6]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N26
cycloneive_lcell_comb \alu_0|alu_out[6]~69 (
// Equation(s):
// \alu_0|alu_out[6]~69_combout  = (\BR|reg_out [6] & ((\aluconu|ALU_Cnt [0]) # ((\aluconu|ALU_Cnt [1] & \AR|reg_out [6])))) # (!\BR|reg_out [6] & (\aluconu|ALU_Cnt [0] & ((\AR|reg_out [6]) # (!\aluconu|ALU_Cnt [1]))))

	.dataa(\BR|reg_out [6]),
	.datab(\aluconu|ALU_Cnt [1]),
	.datac(\aluconu|ALU_Cnt [0]),
	.datad(\AR|reg_out [6]),
	.cin(gnd),
	.combout(\alu_0|alu_out[6]~69_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[6]~69 .lut_mask = 16'hF8B0;
defparam \alu_0|alu_out[6]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N4
cycloneive_lcell_comb \alu_0|alu_out[6]~70 (
// Equation(s):
// \alu_0|alu_out[6]~70_combout  = (\alu_0|alu_out[6]~69_combout  & ((\alu_0|Add1~12_combout ) # ((\aluconu|ALU_Cnt [1])))) # (!\alu_0|alu_out[6]~69_combout  & (((!\aluconu|ALU_Cnt [1] & \alu_0|Add0~12_combout ))))

	.dataa(\alu_0|alu_out[6]~69_combout ),
	.datab(\alu_0|Add1~12_combout ),
	.datac(\aluconu|ALU_Cnt [1]),
	.datad(\alu_0|Add0~12_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[6]~70_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[6]~70 .lut_mask = 16'hADA8;
defparam \alu_0|alu_out[6]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N16
cycloneive_lcell_comb \alu_0|alu_out[6]~72 (
// Equation(s):
// \alu_0|alu_out[6]~72_combout  = (\aluconu|ALU_Cnt [2] & (\alu_0|alu_out[6]~71_combout  & ((!\aluconu|ALU_Cnt [0])))) # (!\aluconu|ALU_Cnt [2] & (((\alu_0|alu_out[6]~70_combout ))))

	.dataa(\alu_0|alu_out[6]~71_combout ),
	.datab(\alu_0|alu_out[6]~70_combout ),
	.datac(\aluconu|ALU_Cnt [0]),
	.datad(\aluconu|ALU_Cnt [2]),
	.cin(gnd),
	.combout(\alu_0|alu_out[6]~72_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[6]~72 .lut_mask = 16'h0ACC;
defparam \alu_0|alu_out[6]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N26
cycloneive_lcell_comb \alu_0|Mux24~0 (
// Equation(s):
// \alu_0|Mux24~0_combout  = (\alu_0|ShiftRight0~5_combout  & (\BR|reg_out [15])) # (!\alu_0|ShiftRight0~5_combout  & ((\BR|reg_out [14])))

	.dataa(\BR|reg_out [15]),
	.datab(gnd),
	.datac(\BR|reg_out [14]),
	.datad(\alu_0|ShiftRight0~5_combout ),
	.cin(gnd),
	.combout(\alu_0|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|Mux24~0 .lut_mask = 16'hAAF0;
defparam \alu_0|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N30
cycloneive_lcell_comb \alu_0|ShiftRight0~30 (
// Equation(s):
// \alu_0|ShiftRight0~30_combout  = (!\IR|reg_out [0] & ((\IR|reg_out [1] & ((\BR|reg_out [8]))) # (!\IR|reg_out [1] & (\BR|reg_out [6]))))

	.dataa(\IR|reg_out [1]),
	.datab(\IR|reg_out [0]),
	.datac(\BR|reg_out [6]),
	.datad(\BR|reg_out [8]),
	.cin(gnd),
	.combout(\alu_0|ShiftRight0~30_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftRight0~30 .lut_mask = 16'h3210;
defparam \alu_0|ShiftRight0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N10
cycloneive_lcell_comb \alu_0|ShiftRight0~31 (
// Equation(s):
// \alu_0|ShiftRight0~31_combout  = (\alu_0|ShiftRight0~30_combout ) # ((\IR|reg_out [0] & \alu_0|ShiftRight0~13_combout ))

	.dataa(gnd),
	.datab(\alu_0|ShiftRight0~30_combout ),
	.datac(\IR|reg_out [0]),
	.datad(\alu_0|ShiftRight0~13_combout ),
	.cin(gnd),
	.combout(\alu_0|ShiftRight0~31_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftRight0~31 .lut_mask = 16'hFCCC;
defparam \alu_0|ShiftRight0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N0
cycloneive_lcell_comb \alu_0|Mux24~1 (
// Equation(s):
// \alu_0|Mux24~1_combout  = (\IR|reg_out [2] & (((\alu_0|ShiftRight0~21_combout ) # (\alu_0|ShiftRight0~20_combout )))) # (!\IR|reg_out [2] & (\alu_0|ShiftRight0~31_combout ))

	.dataa(\alu_0|ShiftRight0~31_combout ),
	.datab(\IR|reg_out [2]),
	.datac(\alu_0|ShiftRight0~21_combout ),
	.datad(\alu_0|ShiftRight0~20_combout ),
	.cin(gnd),
	.combout(\alu_0|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|Mux24~1 .lut_mask = 16'hEEE2;
defparam \alu_0|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N26
cycloneive_lcell_comb \alu_0|Mux24~2 (
// Equation(s):
// \alu_0|Mux24~2_combout  = (\IR|reg_out [3] & (\alu_0|Mux24~0_combout )) # (!\IR|reg_out [3] & ((\alu_0|Mux24~1_combout )))

	.dataa(gnd),
	.datab(\IR|reg_out [3]),
	.datac(\alu_0|Mux24~0_combout ),
	.datad(\alu_0|Mux24~1_combout ),
	.cin(gnd),
	.combout(\alu_0|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|Mux24~2 .lut_mask = 16'hF3C0;
defparam \alu_0|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N4
cycloneive_lcell_comb \alu_0|ShiftRight0~32 (
// Equation(s):
// \alu_0|ShiftRight0~32_combout  = (\IR|reg_out [2] & (((\alu_0|ShiftRight0~21_combout ) # (\alu_0|ShiftRight0~20_combout )))) # (!\IR|reg_out [2] & (\alu_0|ShiftRight0~2_combout ))

	.dataa(\alu_0|ShiftRight0~2_combout ),
	.datab(\IR|reg_out [2]),
	.datac(\alu_0|ShiftRight0~21_combout ),
	.datad(\alu_0|ShiftRight0~20_combout ),
	.cin(gnd),
	.combout(\alu_0|ShiftRight0~32_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftRight0~32 .lut_mask = 16'hEEE2;
defparam \alu_0|ShiftRight0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N14
cycloneive_lcell_comb \alu_0|ShiftRight0~33 (
// Equation(s):
// \alu_0|ShiftRight0~33_combout  = (\IR|reg_out [3] & (((\alu_0|ShiftRight0~32_combout  & !\IR|reg_out [2])))) # (!\IR|reg_out [3] & ((\IR|reg_out [2] & ((\alu_0|ShiftRight0~32_combout ))) # (!\IR|reg_out [2] & (\alu_0|ShiftRight0~31_combout ))))

	.dataa(\alu_0|ShiftRight0~31_combout ),
	.datab(\IR|reg_out [3]),
	.datac(\alu_0|ShiftRight0~32_combout ),
	.datad(\IR|reg_out [2]),
	.cin(gnd),
	.combout(\alu_0|ShiftRight0~33_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftRight0~33 .lut_mask = 16'h30E2;
defparam \alu_0|ShiftRight0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N2
cycloneive_lcell_comb \alu_0|Mux9~0 (
// Equation(s):
// \alu_0|Mux9~0_combout  = (\IR|reg_out [3] & (((\IR|reg_out [2])))) # (!\IR|reg_out [3] & ((\IR|reg_out [2] & (\alu_0|ShiftLeft0~4_combout )) # (!\IR|reg_out [2] & ((\alu_0|ShiftLeft0~7_combout )))))

	.dataa(\alu_0|ShiftLeft0~4_combout ),
	.datab(\alu_0|ShiftLeft0~7_combout ),
	.datac(\IR|reg_out [3]),
	.datad(\IR|reg_out [2]),
	.cin(gnd),
	.combout(\alu_0|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|Mux9~0 .lut_mask = 16'hFA0C;
defparam \alu_0|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N20
cycloneive_lcell_comb \alu_0|Mux9~1 (
// Equation(s):
// \alu_0|Mux9~1_combout  = (\IR|reg_out [3] & ((\alu_0|Mux9~0_combout  & ((\alu_0|ShiftLeft0~10_combout ))) # (!\alu_0|Mux9~0_combout  & (\alu_0|ShiftLeft0~13_combout )))) # (!\IR|reg_out [3] & (((\alu_0|Mux9~0_combout ))))

	.dataa(\alu_0|ShiftLeft0~13_combout ),
	.datab(\alu_0|ShiftLeft0~10_combout ),
	.datac(\IR|reg_out [3]),
	.datad(\alu_0|Mux9~0_combout ),
	.cin(gnd),
	.combout(\alu_0|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|Mux9~1 .lut_mask = 16'hCFA0;
defparam \alu_0|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N22
cycloneive_lcell_comb \alu_0|ShiftLeft0~50 (
// Equation(s):
// \alu_0|ShiftLeft0~50_combout  = (!\IR|reg_out [3] & \alu_0|ShiftLeft0~16_combout )

	.dataa(gnd),
	.datab(\IR|reg_out [3]),
	.datac(\alu_0|ShiftLeft0~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu_0|ShiftLeft0~50_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~50 .lut_mask = 16'h3030;
defparam \alu_0|ShiftLeft0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N8
cycloneive_lcell_comb \alu_0|alu_out[6]~67 (
// Equation(s):
// \alu_0|alu_out[6]~67_combout  = (\aluconu|ALU_Cnt [0] & ((\alu_0|Mux9~1_combout ) # ((\aluconu|ALU_Cnt [1])))) # (!\aluconu|ALU_Cnt [0] & (((\alu_0|ShiftLeft0~50_combout  & !\aluconu|ALU_Cnt [1]))))

	.dataa(\aluconu|ALU_Cnt [0]),
	.datab(\alu_0|Mux9~1_combout ),
	.datac(\alu_0|ShiftLeft0~50_combout ),
	.datad(\aluconu|ALU_Cnt [1]),
	.cin(gnd),
	.combout(\alu_0|alu_out[6]~67_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[6]~67 .lut_mask = 16'hAAD8;
defparam \alu_0|alu_out[6]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N4
cycloneive_lcell_comb \alu_0|alu_out[6]~68 (
// Equation(s):
// \alu_0|alu_out[6]~68_combout  = (\alu_0|alu_out[6]~67_combout  & ((\alu_0|Mux24~2_combout ) # ((!\aluconu|ALU_Cnt [1])))) # (!\alu_0|alu_out[6]~67_combout  & (((\alu_0|ShiftRight0~33_combout  & \aluconu|ALU_Cnt [1]))))

	.dataa(\alu_0|Mux24~2_combout ),
	.datab(\alu_0|ShiftRight0~33_combout ),
	.datac(\alu_0|alu_out[6]~67_combout ),
	.datad(\aluconu|ALU_Cnt [1]),
	.cin(gnd),
	.combout(\alu_0|alu_out[6]~68_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[6]~68 .lut_mask = 16'hACF0;
defparam \alu_0|alu_out[6]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N2
cycloneive_lcell_comb \alu_0|alu_out[6]~151 (
// Equation(s):
// \alu_0|alu_out[6]~151_combout  = (\aluconu|ALU_Cnt [3] & (!\aluconu|ALU_Cnt [2] & ((\alu_0|alu_out[6]~68_combout )))) # (!\aluconu|ALU_Cnt [3] & (((\alu_0|alu_out[6]~72_combout ))))

	.dataa(\aluconu|ALU_Cnt [2]),
	.datab(\alu_0|alu_out[6]~72_combout ),
	.datac(\aluconu|ALU_Cnt [3]),
	.datad(\alu_0|alu_out[6]~68_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[6]~151_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[6]~151 .lut_mask = 16'h5C0C;
defparam \alu_0|alu_out[6]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N3
dffeas \DR|reg_out[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\alu_0|alu_out[6]~151_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controls|always0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR|reg_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DR|reg_out[6] .is_wysiwyg = "true";
defparam \DR|reg_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N4
cycloneive_lcell_comb \pc_0|Add0~6 (
// Equation(s):
// \pc_0|Add0~6_combout  = (\controls|jump~0_combout  & ((\DR|reg_out [6]))) # (!\controls|jump~0_combout  & (\pc_0|pc_out [6]))

	.dataa(\controls|jump~0_combout ),
	.datab(\pc_0|pc_out [6]),
	.datac(\DR|reg_out [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pc_0|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \pc_0|Add0~6 .lut_mask = 16'hE4E4;
defparam \pc_0|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y17_N13
dffeas \pc_0|pc_out[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_0|pc_out[6]~28_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_0|pc_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_0|pc_out[6] .is_wysiwyg = "true";
defparam \pc_0|pc_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y19_N29
dffeas \IR|reg_out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_memory|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controls|always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|reg_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|reg_out[2] .is_wysiwyg = "true";
defparam \IR|reg_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N30
cycloneive_lcell_comb \alu_0|ShiftLeft0~46 (
// Equation(s):
// \alu_0|ShiftLeft0~46_combout  = (\IR|reg_out [2] & (\alu_0|ShiftLeft0~44_combout )) # (!\IR|reg_out [2] & ((\alu_0|ShiftLeft0~45_combout )))

	.dataa(gnd),
	.datab(\IR|reg_out [2]),
	.datac(\alu_0|ShiftLeft0~44_combout ),
	.datad(\alu_0|ShiftLeft0~45_combout ),
	.cin(gnd),
	.combout(\alu_0|ShiftLeft0~46_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~46 .lut_mask = 16'hF3C0;
defparam \alu_0|ShiftLeft0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N30
cycloneive_lcell_comb \alu_0|alu_out[4]~105 (
// Equation(s):
// \alu_0|alu_out[4]~105_combout  = (\aluconu|ALU_Cnt [1]) # ((\aluconu|ALU_Cnt [0] & \IR|reg_out [3]))

	.dataa(\aluconu|ALU_Cnt [0]),
	.datab(\IR|reg_out [3]),
	.datac(\aluconu|ALU_Cnt [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu_0|alu_out[4]~105_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[4]~105 .lut_mask = 16'hF8F8;
defparam \alu_0|alu_out[4]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N12
cycloneive_lcell_comb \alu_0|alu_out[4]~104 (
// Equation(s):
// \alu_0|alu_out[4]~104_combout  = (\aluconu|ALU_Cnt [1]) # ((!\aluconu|ALU_Cnt [0] & !\IR|reg_out [3]))

	.dataa(\aluconu|ALU_Cnt [0]),
	.datab(\IR|reg_out [3]),
	.datac(\aluconu|ALU_Cnt [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu_0|alu_out[4]~104_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[4]~104 .lut_mask = 16'hF1F1;
defparam \alu_0|alu_out[4]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N6
cycloneive_lcell_comb \alu_0|Mux0~5 (
// Equation(s):
// \alu_0|Mux0~5_combout  = (\IR|reg_out [0] & (\BR|reg_out [6])) # (!\IR|reg_out [0] & ((\BR|reg_out [5])))

	.dataa(gnd),
	.datab(\BR|reg_out [6]),
	.datac(\IR|reg_out [0]),
	.datad(\BR|reg_out [5]),
	.cin(gnd),
	.combout(\alu_0|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|Mux0~5 .lut_mask = 16'hCFC0;
defparam \alu_0|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N8
cycloneive_lcell_comb \alu_0|ShiftRight0~36 (
// Equation(s):
// \alu_0|ShiftRight0~36_combout  = (\IR|reg_out [1] & ((\IR|reg_out [0] & ((\BR|reg_out [8]))) # (!\IR|reg_out [0] & (\BR|reg_out [7]))))

	.dataa(\BR|reg_out [7]),
	.datab(\IR|reg_out [0]),
	.datac(\IR|reg_out [1]),
	.datad(\BR|reg_out [8]),
	.cin(gnd),
	.combout(\alu_0|ShiftRight0~36_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftRight0~36 .lut_mask = 16'hE020;
defparam \alu_0|ShiftRight0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N20
cycloneive_lcell_comb \alu_0|ShiftRight0~37 (
// Equation(s):
// \alu_0|ShiftRight0~37_combout  = (\alu_0|ShiftRight0~36_combout ) # ((\alu_0|Mux0~5_combout  & !\IR|reg_out [1]))

	.dataa(\alu_0|Mux0~5_combout ),
	.datab(gnd),
	.datac(\alu_0|ShiftRight0~36_combout ),
	.datad(\IR|reg_out [1]),
	.cin(gnd),
	.combout(\alu_0|ShiftRight0~37_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftRight0~37 .lut_mask = 16'hF0FA;
defparam \alu_0|ShiftRight0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N24
cycloneive_lcell_comb \alu_0|alu_out[4]~118 (
// Equation(s):
// \alu_0|alu_out[4]~118_combout  = (\IR|reg_out [3] & ((\aluconu|ALU_Cnt [0]))) # (!\IR|reg_out [3] & (\IR|reg_out [2]))

	.dataa(gnd),
	.datab(\IR|reg_out [2]),
	.datac(\IR|reg_out [3]),
	.datad(\aluconu|ALU_Cnt [0]),
	.cin(gnd),
	.combout(\alu_0|alu_out[4]~118_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[4]~118 .lut_mask = 16'hFC0C;
defparam \alu_0|alu_out[4]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N4
cycloneive_lcell_comb \alu_0|alu_out[5]~119 (
// Equation(s):
// \alu_0|alu_out[5]~119_combout  = (\IR|reg_out [3] & ((\alu_0|ShiftRight0~27_combout ) # ((\alu_0|alu_out[4]~118_combout )))) # (!\IR|reg_out [3] & (((\alu_0|ShiftRight0~37_combout  & !\alu_0|alu_out[4]~118_combout ))))

	.dataa(\alu_0|ShiftRight0~27_combout ),
	.datab(\alu_0|ShiftRight0~37_combout ),
	.datac(\IR|reg_out [3]),
	.datad(\alu_0|alu_out[4]~118_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[5]~119_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[5]~119 .lut_mask = 16'hF0AC;
defparam \alu_0|alu_out[5]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N6
cycloneive_lcell_comb \alu_0|alu_out[5]~120 (
// Equation(s):
// \alu_0|alu_out[5]~120_combout  = (\alu_0|alu_out[5]~119_combout  & ((\alu_0|ShiftRight0~25_combout ) # ((!\alu_0|alu_out[4]~118_combout )))) # (!\alu_0|alu_out[5]~119_combout  & (((\alu_0|ShiftRight0~39_combout  & \alu_0|alu_out[4]~118_combout ))))

	.dataa(\alu_0|ShiftRight0~25_combout ),
	.datab(\alu_0|alu_out[5]~119_combout ),
	.datac(\alu_0|ShiftRight0~39_combout ),
	.datad(\alu_0|alu_out[4]~118_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[5]~120_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[5]~120 .lut_mask = 16'hB8CC;
defparam \alu_0|alu_out[5]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N26
cycloneive_lcell_comb \alu_0|alu_out[5]~121 (
// Equation(s):
// \alu_0|alu_out[5]~121_combout  = (\alu_0|alu_out[4]~105_combout  & (((\alu_0|alu_out[5]~120_combout ) # (!\alu_0|alu_out[4]~104_combout )))) # (!\alu_0|alu_out[4]~105_combout  & (\alu_0|ShiftLeft0~43_combout  & (\alu_0|alu_out[4]~104_combout )))

	.dataa(\alu_0|ShiftLeft0~43_combout ),
	.datab(\alu_0|alu_out[4]~105_combout ),
	.datac(\alu_0|alu_out[4]~104_combout ),
	.datad(\alu_0|alu_out[5]~120_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[5]~121_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[5]~121 .lut_mask = 16'hEC2C;
defparam \alu_0|alu_out[5]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N20
cycloneive_lcell_comb \alu_0|alu_out[5]~122 (
// Equation(s):
// \alu_0|alu_out[5]~122_combout  = (\alu_0|alu_out[5]~121_combout  & ((\alu_0|ShiftLeft0~46_combout ) # ((!\alu_0|alu_out[4]~58_combout )))) # (!\alu_0|alu_out[5]~121_combout  & (((\alu_0|ShiftLeft0~49_combout  & \alu_0|alu_out[4]~58_combout ))))

	.dataa(\alu_0|ShiftLeft0~46_combout ),
	.datab(\alu_0|ShiftLeft0~49_combout ),
	.datac(\alu_0|alu_out[5]~121_combout ),
	.datad(\alu_0|alu_out[4]~58_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[5]~122_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[5]~122 .lut_mask = 16'hACF0;
defparam \alu_0|alu_out[5]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N0
cycloneive_lcell_comb \alu_0|alu_out[5]~116 (
// Equation(s):
// \alu_0|alu_out[5]~116_combout  = (\aluconu|ALU_Cnt [0] & (((\AR|reg_out [5]) # (\BR|reg_out [5])) # (!\aluconu|ALU_Cnt [1]))) # (!\aluconu|ALU_Cnt [0] & (\aluconu|ALU_Cnt [1] & (\AR|reg_out [5] & \BR|reg_out [5])))

	.dataa(\aluconu|ALU_Cnt [0]),
	.datab(\aluconu|ALU_Cnt [1]),
	.datac(\AR|reg_out [5]),
	.datad(\BR|reg_out [5]),
	.cin(gnd),
	.combout(\alu_0|alu_out[5]~116_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[5]~116 .lut_mask = 16'hEAA2;
defparam \alu_0|alu_out[5]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N2
cycloneive_lcell_comb \alu_0|alu_out[5]~117 (
// Equation(s):
// \alu_0|alu_out[5]~117_combout  = (\aluconu|ALU_Cnt [1] & (((\alu_0|alu_out[5]~116_combout )))) # (!\aluconu|ALU_Cnt [1] & ((\alu_0|alu_out[5]~116_combout  & (\alu_0|Add1~10_combout )) # (!\alu_0|alu_out[5]~116_combout  & ((\alu_0|Add0~10_combout )))))

	.dataa(\alu_0|Add1~10_combout ),
	.datab(\aluconu|ALU_Cnt [1]),
	.datac(\alu_0|Add0~10_combout ),
	.datad(\alu_0|alu_out[5]~116_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[5]~117_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[5]~117 .lut_mask = 16'hEE30;
defparam \alu_0|alu_out[5]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N4
cycloneive_lcell_comb \alu_0|alu_out[5]~124 (
// Equation(s):
// \alu_0|alu_out[5]~124_combout  = (\aluconu|ALU_Cnt [2] & (\AR|reg_out [5] $ (((\BR|reg_out [5] & !\alu_0|alu_out[4]~123_combout ))))) # (!\aluconu|ALU_Cnt [2] & (((\alu_0|alu_out[4]~123_combout ))))

	.dataa(\AR|reg_out [5]),
	.datab(\BR|reg_out [5]),
	.datac(\aluconu|ALU_Cnt [2]),
	.datad(\alu_0|alu_out[4]~123_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[5]~124_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[5]~124 .lut_mask = 16'hAF60;
defparam \alu_0|alu_out[5]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N12
cycloneive_lcell_comb \alu_0|alu_out[5]~125 (
// Equation(s):
// \alu_0|alu_out[5]~125_combout  = (\alu_0|alu_out[5]~124_combout  & ((\alu_0|alu_out[5]~122_combout ) # ((\aluconu|ALU_Cnt [2])))) # (!\alu_0|alu_out[5]~124_combout  & (((\alu_0|alu_out[5]~117_combout  & !\aluconu|ALU_Cnt [2]))))

	.dataa(\alu_0|alu_out[5]~122_combout ),
	.datab(\alu_0|alu_out[5]~117_combout ),
	.datac(\alu_0|alu_out[5]~124_combout ),
	.datad(\aluconu|ALU_Cnt [2]),
	.cin(gnd),
	.combout(\alu_0|alu_out[5]~125_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[5]~125 .lut_mask = 16'hF0AC;
defparam \alu_0|alu_out[5]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N26
cycloneive_lcell_comb \alu_0|alu_out[5]~126 (
// Equation(s):
// \alu_0|alu_out[5]~126_combout  = (\alu_0|alu_out[5]~125_combout  & (((!\aluconu|ALU_Cnt [0] & !\aluconu|ALU_Cnt [3])) # (!\aluconu|ALU_Cnt [2])))

	.dataa(\alu_0|alu_out[5]~125_combout ),
	.datab(\aluconu|ALU_Cnt [0]),
	.datac(\aluconu|ALU_Cnt [3]),
	.datad(\aluconu|ALU_Cnt [2]),
	.cin(gnd),
	.combout(\alu_0|alu_out[5]~126_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[5]~126 .lut_mask = 16'h02AA;
defparam \alu_0|alu_out[5]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N27
dffeas \DR|reg_out[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\alu_0|alu_out[5]~126_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controls|always0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR|reg_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DR|reg_out[5] .is_wysiwyg = "true";
defparam \DR|reg_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N28
cycloneive_lcell_comb \pc_0|Add0~5 (
// Equation(s):
// \pc_0|Add0~5_combout  = (\controls|jump~0_combout  & (\DR|reg_out [5])) # (!\controls|jump~0_combout  & ((\pc_0|pc_out [5])))

	.dataa(\controls|jump~0_combout ),
	.datab(\DR|reg_out [5]),
	.datac(gnd),
	.datad(\pc_0|pc_out [5]),
	.cin(gnd),
	.combout(\pc_0|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \pc_0|Add0~5 .lut_mask = 16'hDD88;
defparam \pc_0|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y17_N11
dffeas \pc_0|pc_out[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_0|pc_out[5]~26_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_0|pc_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_0|pc_out[5] .is_wysiwyg = "true";
defparam \pc_0|pc_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N6
cycloneive_lcell_comb \IR|reg_out[7]~feeder (
// Equation(s):
// \IR|reg_out[7]~feeder_combout  = \inst_memory|altsyncram_component|auto_generated|altsyncram1|q_a [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_memory|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.cin(gnd),
	.combout(\IR|reg_out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IR|reg_out[7]~feeder .lut_mask = 16'hFF00;
defparam \IR|reg_out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y20_N7
dffeas \IR|reg_out[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IR|reg_out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controls|always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|reg_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|reg_out[7] .is_wysiwyg = "true";
defparam \IR|reg_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N0
cycloneive_lcell_comb \aluconu|WideOr0~0 (
// Equation(s):
// \aluconu|WideOr0~0_combout  = (\IR|reg_out [15] & (\IR|reg_out [7] & \IR|reg_out [14]))

	.dataa(\IR|reg_out [15]),
	.datab(gnd),
	.datac(\IR|reg_out [7]),
	.datad(\IR|reg_out [14]),
	.cin(gnd),
	.combout(\aluconu|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluconu|WideOr0~0 .lut_mask = 16'hA000;
defparam \aluconu|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y18_N19
dffeas \aluconu|ALU_Cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\aluconu|WideOr0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluconu|ALU_Cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \aluconu|ALU_Cnt[3] .is_wysiwyg = "true";
defparam \aluconu|ALU_Cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N2
cycloneive_lcell_comb \alu_0|alu_out[4]~123 (
// Equation(s):
// \alu_0|alu_out[4]~123_combout  = (\aluconu|ALU_Cnt [2] & (\aluconu|ALU_Cnt [1])) # (!\aluconu|ALU_Cnt [2] & ((\aluconu|ALU_Cnt [3])))

	.dataa(gnd),
	.datab(\aluconu|ALU_Cnt [1]),
	.datac(\aluconu|ALU_Cnt [2]),
	.datad(\aluconu|ALU_Cnt [3]),
	.cin(gnd),
	.combout(\alu_0|alu_out[4]~123_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[4]~123 .lut_mask = 16'hCFC0;
defparam \alu_0|alu_out[4]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N6
cycloneive_lcell_comb \alu_0|alu_out[4]~144 (
// Equation(s):
// \alu_0|alu_out[4]~144_combout  = (\aluconu|ALU_Cnt [2] & (\AR|reg_out [4] $ (((!\alu_0|alu_out[4]~123_combout  & \BR|reg_out [4]))))) # (!\aluconu|ALU_Cnt [2] & (\alu_0|alu_out[4]~123_combout ))

	.dataa(\aluconu|ALU_Cnt [2]),
	.datab(\alu_0|alu_out[4]~123_combout ),
	.datac(\BR|reg_out [4]),
	.datad(\AR|reg_out [4]),
	.cin(gnd),
	.combout(\alu_0|alu_out[4]~144_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[4]~144 .lut_mask = 16'hCE64;
defparam \alu_0|alu_out[4]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N4
cycloneive_lcell_comb \alu_0|alu_out[4]~138 (
// Equation(s):
// \alu_0|alu_out[4]~138_combout  = (\aluconu|ALU_Cnt [0] & (((\AR|reg_out [4]) # (\BR|reg_out [4])) # (!\aluconu|ALU_Cnt [1]))) # (!\aluconu|ALU_Cnt [0] & (\aluconu|ALU_Cnt [1] & (\AR|reg_out [4] & \BR|reg_out [4])))

	.dataa(\aluconu|ALU_Cnt [0]),
	.datab(\aluconu|ALU_Cnt [1]),
	.datac(\AR|reg_out [4]),
	.datad(\BR|reg_out [4]),
	.cin(gnd),
	.combout(\alu_0|alu_out[4]~138_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[4]~138 .lut_mask = 16'hEAA2;
defparam \alu_0|alu_out[4]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N14
cycloneive_lcell_comb \alu_0|alu_out[4]~139 (
// Equation(s):
// \alu_0|alu_out[4]~139_combout  = (\aluconu|ALU_Cnt [1] & (((\alu_0|alu_out[4]~138_combout )))) # (!\aluconu|ALU_Cnt [1] & ((\alu_0|alu_out[4]~138_combout  & ((\alu_0|Add1~8_combout ))) # (!\alu_0|alu_out[4]~138_combout  & (\alu_0|Add0~8_combout ))))

	.dataa(\alu_0|Add0~8_combout ),
	.datab(\aluconu|ALU_Cnt [1]),
	.datac(\alu_0|alu_out[4]~138_combout ),
	.datad(\alu_0|Add1~8_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[4]~139_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[4]~139 .lut_mask = 16'hF2C2;
defparam \alu_0|alu_out[4]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N12
cycloneive_lcell_comb \alu_0|alu_out[4]~140 (
// Equation(s):
// \alu_0|alu_out[4]~140_combout  = (\alu_0|alu_out[4]~118_combout  & (((\IR|reg_out [3])))) # (!\alu_0|alu_out[4]~118_combout  & ((\IR|reg_out [3] & (\alu_0|ShiftRight0~47_combout )) # (!\IR|reg_out [3] & ((\alu_0|ShiftRight0~29_combout )))))

	.dataa(\alu_0|alu_out[4]~118_combout ),
	.datab(\alu_0|ShiftRight0~47_combout ),
	.datac(\alu_0|ShiftRight0~29_combout ),
	.datad(\IR|reg_out [3]),
	.cin(gnd),
	.combout(\alu_0|alu_out[4]~140_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[4]~140 .lut_mask = 16'hEE50;
defparam \alu_0|alu_out[4]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N22
cycloneive_lcell_comb \alu_0|alu_out[4]~141 (
// Equation(s):
// \alu_0|alu_out[4]~141_combout  = (\alu_0|alu_out[4]~140_combout  & ((\alu_0|ShiftRight0~46_combout ) # ((!\alu_0|alu_out[4]~118_combout )))) # (!\alu_0|alu_out[4]~140_combout  & (((\alu_0|alu_out[4]~118_combout  & \alu_0|ShiftRight0~11_combout ))))

	.dataa(\alu_0|alu_out[4]~140_combout ),
	.datab(\alu_0|ShiftRight0~46_combout ),
	.datac(\alu_0|alu_out[4]~118_combout ),
	.datad(\alu_0|ShiftRight0~11_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[4]~141_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[4]~141 .lut_mask = 16'hDA8A;
defparam \alu_0|alu_out[4]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N2
cycloneive_lcell_comb \alu_0|alu_out[4]~142 (
// Equation(s):
// \alu_0|alu_out[4]~142_combout  = (\alu_0|alu_out[4]~105_combout  & ((\alu_0|alu_out[4]~141_combout ) # ((!\alu_0|alu_out[4]~104_combout )))) # (!\alu_0|alu_out[4]~105_combout  & (((\alu_0|alu_out[4]~104_combout  & \alu_0|ShiftLeft0~59_combout ))))

	.dataa(\alu_0|alu_out[4]~105_combout ),
	.datab(\alu_0|alu_out[4]~141_combout ),
	.datac(\alu_0|alu_out[4]~104_combout ),
	.datad(\alu_0|ShiftLeft0~59_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[4]~142_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[4]~142 .lut_mask = 16'hDA8A;
defparam \alu_0|alu_out[4]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N4
cycloneive_lcell_comb \alu_0|alu_out[4]~143 (
// Equation(s):
// \alu_0|alu_out[4]~143_combout  = (\alu_0|alu_out[4]~58_combout  & ((\alu_0|alu_out[4]~142_combout  & ((\alu_0|ShiftLeft0~58_combout ))) # (!\alu_0|alu_out[4]~142_combout  & (\alu_0|ShiftLeft0~60_combout )))) # (!\alu_0|alu_out[4]~58_combout  & 
// (((\alu_0|alu_out[4]~142_combout ))))

	.dataa(\alu_0|ShiftLeft0~60_combout ),
	.datab(\alu_0|alu_out[4]~58_combout ),
	.datac(\alu_0|alu_out[4]~142_combout ),
	.datad(\alu_0|ShiftLeft0~58_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[4]~143_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[4]~143 .lut_mask = 16'hF838;
defparam \alu_0|alu_out[4]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N14
cycloneive_lcell_comb \alu_0|alu_out[4]~145 (
// Equation(s):
// \alu_0|alu_out[4]~145_combout  = (\alu_0|alu_out[4]~144_combout  & (((\alu_0|alu_out[4]~143_combout ) # (\aluconu|ALU_Cnt [2])))) # (!\alu_0|alu_out[4]~144_combout  & (\alu_0|alu_out[4]~139_combout  & ((!\aluconu|ALU_Cnt [2]))))

	.dataa(\alu_0|alu_out[4]~144_combout ),
	.datab(\alu_0|alu_out[4]~139_combout ),
	.datac(\alu_0|alu_out[4]~143_combout ),
	.datad(\aluconu|ALU_Cnt [2]),
	.cin(gnd),
	.combout(\alu_0|alu_out[4]~145_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[4]~145 .lut_mask = 16'hAAE4;
defparam \alu_0|alu_out[4]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N16
cycloneive_lcell_comb \alu_0|alu_out[4]~146 (
// Equation(s):
// \alu_0|alu_out[4]~146_combout  = (\alu_0|alu_out[4]~145_combout  & (((!\aluconu|ALU_Cnt [0] & !\aluconu|ALU_Cnt [3])) # (!\aluconu|ALU_Cnt [2])))

	.dataa(\aluconu|ALU_Cnt [0]),
	.datab(\alu_0|alu_out[4]~145_combout ),
	.datac(\aluconu|ALU_Cnt [3]),
	.datad(\aluconu|ALU_Cnt [2]),
	.cin(gnd),
	.combout(\alu_0|alu_out[4]~146_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[4]~146 .lut_mask = 16'h04CC;
defparam \alu_0|alu_out[4]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N17
dffeas \DR|reg_out[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\alu_0|alu_out[4]~146_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controls|always0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR|reg_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DR|reg_out[4] .is_wysiwyg = "true";
defparam \DR|reg_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N0
cycloneive_lcell_comb \pc_0|Add0~4 (
// Equation(s):
// \pc_0|Add0~4_combout  = (\controls|jump~0_combout  & (\DR|reg_out [4])) # (!\controls|jump~0_combout  & ((\pc_0|pc_out [4])))

	.dataa(gnd),
	.datab(\controls|jump~0_combout ),
	.datac(\DR|reg_out [4]),
	.datad(\pc_0|pc_out [4]),
	.cin(gnd),
	.combout(\pc_0|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \pc_0|Add0~4 .lut_mask = 16'hF3C0;
defparam \pc_0|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y17_N9
dffeas \pc_0|pc_out[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_0|pc_out[4]~24_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_0|pc_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_0|pc_out[4] .is_wysiwyg = "true";
defparam \pc_0|pc_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y17_N5
dffeas \IR|reg_out[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_memory|altsyncram_component|auto_generated|altsyncram1|q_a [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controls|always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|reg_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|reg_out[12] .is_wysiwyg = "true";
defparam \IR|reg_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N20
cycloneive_lcell_comb \controls|Mux10~0 (
// Equation(s):
// \controls|Mux10~0_combout  = (!\IR|reg_out [14] & \IR|reg_out [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\IR|reg_out [14]),
	.datad(\IR|reg_out [15]),
	.cin(gnd),
	.combout(\controls|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \controls|Mux10~0 .lut_mask = 16'h0F00;
defparam \controls|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N22
cycloneive_lcell_comb \controls|Mux7~1 (
// Equation(s):
// \controls|Mux7~1_combout  = (\controls|Mux10~0_combout  & ((\IR|reg_out [12] & ((!\IR|reg_out [13]) # (!\IR|reg_out [11]))) # (!\IR|reg_out [12] & (\IR|reg_out [11]))))

	.dataa(\IR|reg_out [12]),
	.datab(\IR|reg_out [11]),
	.datac(\IR|reg_out [13]),
	.datad(\controls|Mux10~0_combout ),
	.cin(gnd),
	.combout(\controls|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \controls|Mux7~1 .lut_mask = 16'h6E00;
defparam \controls|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N12
cycloneive_lcell_comb \controls|Mux0~2 (
// Equation(s):
// \controls|Mux0~2_combout  = (!\IR|reg_out [10] & ((\controls|Mux0~1_combout ) # (\controls|Mux0~0_combout )))

	.dataa(\IR|reg_out [10]),
	.datab(gnd),
	.datac(\controls|Mux0~1_combout ),
	.datad(\controls|Mux0~0_combout ),
	.cin(gnd),
	.combout(\controls|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \controls|Mux0~2 .lut_mask = 16'h5550;
defparam \controls|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N18
cycloneive_lcell_comb \controls|Mux7~0 (
// Equation(s):
// \controls|Mux7~0_combout  = (!\controls|Mux0~2_combout  & (!\IR|reg_out [14] & \IR|reg_out [15]))

	.dataa(\controls|Mux0~2_combout ),
	.datab(\IR|reg_out [14]),
	.datac(gnd),
	.datad(\IR|reg_out [15]),
	.cin(gnd),
	.combout(\controls|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \controls|Mux7~0 .lut_mask = 16'h1100;
defparam \controls|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N4
cycloneive_lcell_comb \controls|Mux7~2 (
// Equation(s):
// \controls|Mux7~2_combout  = (\aluconu|WideOr0~0_combout ) # ((\controls|Mux7~1_combout ) # ((\IR|reg_out [12] & \controls|Mux7~0_combout )))

	.dataa(\IR|reg_out [12]),
	.datab(\aluconu|WideOr0~0_combout ),
	.datac(\controls|Mux7~1_combout ),
	.datad(\controls|Mux7~0_combout ),
	.cin(gnd),
	.combout(\controls|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \controls|Mux7~2 .lut_mask = 16'hFEFC;
defparam \controls|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N30
cycloneive_lcell_comb \controls|Equal5~4 (
// Equation(s):
// \controls|Equal5~4_combout  = (!\controls|Mux7~2_combout  & (!\controls|Mux8~2_combout  & ((!\IR|reg_out [14]) # (!\IR|reg_out [15]))))

	.dataa(\controls|Mux7~2_combout ),
	.datab(\controls|Mux8~2_combout ),
	.datac(\IR|reg_out [15]),
	.datad(\IR|reg_out [14]),
	.cin(gnd),
	.combout(\controls|Equal5~4_combout ),
	.cout());
// synopsys translate_off
defparam \controls|Equal5~4 .lut_mask = 16'h0111;
defparam \controls|Equal5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N8
cycloneive_lcell_comb \controls|Equal5~3 (
// Equation(s):
// \controls|Equal5~3_combout  = (\controls|Equal5~4_combout  & (!\controls|Mux10~4_combout  & \controls|Mux9~3_combout ))

	.dataa(\controls|Equal5~4_combout ),
	.datab(\controls|Mux10~4_combout ),
	.datac(\controls|Mux9~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\controls|Equal5~3_combout ),
	.cout());
// synopsys translate_off
defparam \controls|Equal5~3 .lut_mask = 16'h2020;
defparam \controls|Equal5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X45_Y43_N22
cycloneive_io_ibuf \in[3]~input (
	.i(in[3]),
	.ibar(gnd),
	.o(\in[3]~input_o ));
// synopsys translate_off
defparam \in[3]~input .bus_hold = "false";
defparam \in[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N24
cycloneive_lcell_comb \m7_0|mux_out[3]~3 (
// Equation(s):
// \m7_0|mux_out[3]~3_combout  = (\controls|Equal2~2_combout  & ((\controls|Mux10~4_combout  & ((\data_memory|altsyncram_component|auto_generated|altsyncram1|q_a [3]))) # (!\controls|Mux10~4_combout  & (\in[3]~input_o )))) # (!\controls|Equal2~2_combout  & 
// (((\data_memory|altsyncram_component|auto_generated|altsyncram1|q_a [3]))))

	.dataa(\in[3]~input_o ),
	.datab(\controls|Equal2~2_combout ),
	.datac(\data_memory|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datad(\controls|Mux10~4_combout ),
	.cin(gnd),
	.combout(\m7_0|mux_out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \m7_0|mux_out[3]~3 .lut_mask = 16'hF0B8;
defparam \m7_0|mux_out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N25
dffeas \MDR|reg_out[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m7_0|mux_out[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controls|m4_s~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR|reg_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR|reg_out[3] .is_wysiwyg = "true";
defparam \MDR|reg_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N30
cycloneive_lcell_comb \m8_0|mux_out[3]~6 (
// Equation(s):
// \m8_0|mux_out[3]~6_combout  = (!\controls|Equal5~3_combout  & ((\controls|m4_s~0_combout  & ((\MDR|reg_out [3]))) # (!\controls|m4_s~0_combout  & (\DR|reg_out [3]))))

	.dataa(\DR|reg_out [3]),
	.datab(\controls|Equal5~3_combout ),
	.datac(\controls|m4_s~0_combout ),
	.datad(\MDR|reg_out [3]),
	.cin(gnd),
	.combout(\m8_0|mux_out[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \m8_0|mux_out[3]~6 .lut_mask = 16'h3202;
defparam \m8_0|mux_out[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N10
cycloneive_lcell_comb \m8_0|mux_out[3]~7 (
// Equation(s):
// \m8_0|mux_out[3]~7_combout  = (\m8_0|mux_out[3]~6_combout ) # ((\controls|Equal5~3_combout  & \IR|reg_out [3]))

	.dataa(\m8_0|mux_out[3]~6_combout ),
	.datab(gnd),
	.datac(\controls|Equal5~3_combout ),
	.datad(\IR|reg_out [3]),
	.cin(gnd),
	.combout(\m8_0|mux_out[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \m8_0|mux_out[3]~7 .lut_mask = 16'hFAAA;
defparam \m8_0|mux_out[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y16_N19
dffeas \registerfile|reg_array[2][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m8_0|mux_out[3]~7_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile|reg_array[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile|reg_array[2][3] .is_wysiwyg = "true";
defparam \registerfile|reg_array[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N12
cycloneive_lcell_comb \registerfile|Mux12~2 (
// Equation(s):
// \registerfile|Mux12~2_combout  = (\IR|reg_out [12] & (((\IR|reg_out [11])))) # (!\IR|reg_out [12] & ((\IR|reg_out [11] & (\registerfile|reg_array[1][3]~q )) # (!\IR|reg_out [11] & ((\registerfile|reg_array[0][3]~q )))))

	.dataa(\registerfile|reg_array[1][3]~q ),
	.datab(\IR|reg_out [12]),
	.datac(\registerfile|reg_array[0][3]~q ),
	.datad(\IR|reg_out [11]),
	.cin(gnd),
	.combout(\registerfile|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux12~2 .lut_mask = 16'hEE30;
defparam \registerfile|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N6
cycloneive_lcell_comb \registerfile|Mux12~3 (
// Equation(s):
// \registerfile|Mux12~3_combout  = (\IR|reg_out [12] & ((\registerfile|Mux12~2_combout  & ((\registerfile|reg_array[3][3]~q ))) # (!\registerfile|Mux12~2_combout  & (\registerfile|reg_array[2][3]~q )))) # (!\IR|reg_out [12] & 
// (((\registerfile|Mux12~2_combout ))))

	.dataa(\registerfile|reg_array[2][3]~q ),
	.datab(\IR|reg_out [12]),
	.datac(\registerfile|reg_array[3][3]~q ),
	.datad(\registerfile|Mux12~2_combout ),
	.cin(gnd),
	.combout(\registerfile|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux12~3 .lut_mask = 16'hF388;
defparam \registerfile|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N2
cycloneive_lcell_comb \registerfile|Mux12~0 (
// Equation(s):
// \registerfile|Mux12~0_combout  = (\IR|reg_out [11] & (((\IR|reg_out [12])))) # (!\IR|reg_out [11] & ((\IR|reg_out [12] & (\registerfile|reg_array[6][3]~q )) # (!\IR|reg_out [12] & ((\registerfile|reg_array[4][3]~q )))))

	.dataa(\IR|reg_out [11]),
	.datab(\registerfile|reg_array[6][3]~q ),
	.datac(\registerfile|reg_array[4][3]~q ),
	.datad(\IR|reg_out [12]),
	.cin(gnd),
	.combout(\registerfile|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux12~0 .lut_mask = 16'hEE50;
defparam \registerfile|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N30
cycloneive_lcell_comb \registerfile|Mux12~1 (
// Equation(s):
// \registerfile|Mux12~1_combout  = (\IR|reg_out [11] & ((\registerfile|Mux12~0_combout  & ((\registerfile|reg_array[7][3]~q ))) # (!\registerfile|Mux12~0_combout  & (\registerfile|reg_array[5][3]~q )))) # (!\IR|reg_out [11] & 
// (((\registerfile|Mux12~0_combout ))))

	.dataa(\registerfile|reg_array[5][3]~q ),
	.datab(\IR|reg_out [11]),
	.datac(\registerfile|reg_array[7][3]~q ),
	.datad(\registerfile|Mux12~0_combout ),
	.cin(gnd),
	.combout(\registerfile|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux12~1 .lut_mask = 16'hF388;
defparam \registerfile|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N30
cycloneive_lcell_comb \registerfile|Mux12~4 (
// Equation(s):
// \registerfile|Mux12~4_combout  = (\IR|reg_out [13] & ((\registerfile|Mux12~1_combout ))) # (!\IR|reg_out [13] & (\registerfile|Mux12~3_combout ))

	.dataa(gnd),
	.datab(\registerfile|Mux12~3_combout ),
	.datac(\IR|reg_out [13]),
	.datad(\registerfile|Mux12~1_combout ),
	.cin(gnd),
	.combout(\registerfile|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile|Mux12~4 .lut_mask = 16'hFC0C;
defparam \registerfile|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N30
cycloneive_lcell_comb \AR|reg_out[3]~5 (
// Equation(s):
// \AR|reg_out[3]~5_combout  = (\controls|m2_s~1_combout  & (\registerfile|Mux12~4_combout )) # (!\controls|m2_s~1_combout  & ((\IR|reg_out [3])))

	.dataa(\registerfile|Mux12~4_combout ),
	.datab(\controls|m2_s~1_combout ),
	.datac(gnd),
	.datad(\IR|reg_out [3]),
	.cin(gnd),
	.combout(\AR|reg_out[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \AR|reg_out[3]~5 .lut_mask = 16'hBB88;
defparam \AR|reg_out[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y18_N31
dffeas \AR|reg_out[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\AR|reg_out[3]~5_combout ),
	.asdata(\IR|reg_out [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controls|m9_s~0_combout ),
	.ena(\controls|ar_e~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|reg_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|reg_out[3] .is_wysiwyg = "true";
defparam \AR|reg_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N30
cycloneive_lcell_comb \alu_0|alu_out[2]~110 (
// Equation(s):
// \alu_0|alu_out[2]~110_combout  = (!\aluconu|ALU_Cnt [3] & ((!\aluconu|ALU_Cnt [0]) # (!\aluconu|ALU_Cnt [2])))

	.dataa(\aluconu|ALU_Cnt [2]),
	.datab(gnd),
	.datac(\aluconu|ALU_Cnt [0]),
	.datad(\aluconu|ALU_Cnt [3]),
	.cin(gnd),
	.combout(\alu_0|alu_out[2]~110_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[2]~110 .lut_mask = 16'h005F;
defparam \alu_0|alu_out[2]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N12
cycloneive_lcell_comb \alu_0|alu_out[2]~111 (
// Equation(s):
// \alu_0|alu_out[2]~111_combout  = (\IR|reg_out [3] & \aluconu|ALU_Cnt [1])

	.dataa(gnd),
	.datab(\IR|reg_out [3]),
	.datac(\aluconu|ALU_Cnt [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu_0|alu_out[2]~111_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[2]~111 .lut_mask = 16'hC0C0;
defparam \alu_0|alu_out[2]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N0
cycloneive_lcell_comb \alu_0|alu_out[2]~112 (
// Equation(s):
// \alu_0|alu_out[2]~112_combout  = (\aluconu|ALU_Cnt [2]) # ((\aluconu|ALU_Cnt [3] & (\aluconu|ALU_Cnt [0] & \alu_0|alu_out[2]~111_combout )))

	.dataa(\aluconu|ALU_Cnt [3]),
	.datab(\aluconu|ALU_Cnt [0]),
	.datac(\alu_0|alu_out[2]~111_combout ),
	.datad(\aluconu|ALU_Cnt [2]),
	.cin(gnd),
	.combout(\alu_0|alu_out[2]~112_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[2]~112 .lut_mask = 16'hFF80;
defparam \alu_0|alu_out[2]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N10
cycloneive_lcell_comb \alu_0|alu_out[3]~108 (
// Equation(s):
// \alu_0|alu_out[3]~108_combout  = (\AR|reg_out [3] & ((\aluconu|ALU_Cnt [0]) # ((\aluconu|ALU_Cnt [1] & \BR|reg_out [3])))) # (!\AR|reg_out [3] & (\aluconu|ALU_Cnt [0] & ((\BR|reg_out [3]) # (!\aluconu|ALU_Cnt [1]))))

	.dataa(\AR|reg_out [3]),
	.datab(\aluconu|ALU_Cnt [0]),
	.datac(\aluconu|ALU_Cnt [1]),
	.datad(\BR|reg_out [3]),
	.cin(gnd),
	.combout(\alu_0|alu_out[3]~108_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[3]~108 .lut_mask = 16'hEC8C;
defparam \alu_0|alu_out[3]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N4
cycloneive_lcell_comb \alu_0|alu_out[3]~109 (
// Equation(s):
// \alu_0|alu_out[3]~109_combout  = (\aluconu|ALU_Cnt [1] & (((\alu_0|alu_out[3]~108_combout )))) # (!\aluconu|ALU_Cnt [1] & ((\alu_0|alu_out[3]~108_combout  & ((\alu_0|Add1~6_combout ))) # (!\alu_0|alu_out[3]~108_combout  & (\alu_0|Add0~6_combout ))))

	.dataa(\alu_0|Add0~6_combout ),
	.datab(\alu_0|Add1~6_combout ),
	.datac(\aluconu|ALU_Cnt [1]),
	.datad(\alu_0|alu_out[3]~108_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[3]~109_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[3]~109 .lut_mask = 16'hFC0A;
defparam \alu_0|alu_out[3]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N24
cycloneive_lcell_comb \alu_0|alu_intermediate~0 (
// Equation(s):
// \alu_0|alu_intermediate~0_combout  = \AR|reg_out [3] $ (\BR|reg_out [3])

	.dataa(\AR|reg_out [3]),
	.datab(gnd),
	.datac(\BR|reg_out [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu_0|alu_intermediate~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_intermediate~0 .lut_mask = 16'h5A5A;
defparam \alu_0|alu_intermediate~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N18
cycloneive_lcell_comb \alu_0|alu_out[3]~113 (
// Equation(s):
// \alu_0|alu_out[3]~113_combout  = (\alu_0|alu_out[2]~110_combout  & ((\alu_0|alu_out[2]~112_combout  & ((\alu_0|alu_intermediate~0_combout ))) # (!\alu_0|alu_out[2]~112_combout  & (\alu_0|alu_out[3]~109_combout )))) # (!\alu_0|alu_out[2]~110_combout  & 
// (!\alu_0|alu_out[2]~112_combout ))

	.dataa(\alu_0|alu_out[2]~110_combout ),
	.datab(\alu_0|alu_out[2]~112_combout ),
	.datac(\alu_0|alu_out[3]~109_combout ),
	.datad(\alu_0|alu_intermediate~0_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[3]~113_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[3]~113 .lut_mask = 16'hB931;
defparam \alu_0|alu_out[3]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N12
cycloneive_lcell_comb \alu_0|ShiftLeft0~61 (
// Equation(s):
// \alu_0|ShiftLeft0~61_combout  = (\alu_0|ShiftLeft0~57_combout ) # ((\IR|reg_out [2] & \alu_0|ShiftLeft0~33_combout ))

	.dataa(gnd),
	.datab(\IR|reg_out [2]),
	.datac(\alu_0|ShiftLeft0~57_combout ),
	.datad(\alu_0|ShiftLeft0~33_combout ),
	.cin(gnd),
	.combout(\alu_0|ShiftLeft0~61_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~61 .lut_mask = 16'hFCF0;
defparam \alu_0|ShiftLeft0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N6
cycloneive_lcell_comb \alu_0|alu_out[2]~101 (
// Equation(s):
// \alu_0|alu_out[2]~101_combout  = (!\IR|reg_out [3] & ((\IR|reg_out [2]) # (\IR|reg_out [1])))

	.dataa(gnd),
	.datab(\IR|reg_out [2]),
	.datac(\IR|reg_out [3]),
	.datad(\IR|reg_out [1]),
	.cin(gnd),
	.combout(\alu_0|alu_out[2]~101_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[2]~101 .lut_mask = 16'h0F0C;
defparam \alu_0|alu_out[2]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N12
cycloneive_lcell_comb \alu_0|Mux0~4 (
// Equation(s):
// \alu_0|Mux0~4_combout  = (\IR|reg_out [0] & ((\BR|reg_out [4]))) # (!\IR|reg_out [0] & (\BR|reg_out [3]))

	.dataa(gnd),
	.datab(\BR|reg_out [3]),
	.datac(\IR|reg_out [0]),
	.datad(\BR|reg_out [4]),
	.cin(gnd),
	.combout(\alu_0|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|Mux0~4 .lut_mask = 16'hFC0C;
defparam \alu_0|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N16
cycloneive_lcell_comb \alu_0|alu_out[3]~102 (
// Equation(s):
// \alu_0|alu_out[3]~102_combout  = (\alu_0|alu_out[2]~101_combout  & (((\alu_0|Mux0~5_combout ) # (!\seg_SEL|Equal0~8_combout )))) # (!\alu_0|alu_out[2]~101_combout  & (\alu_0|Mux0~4_combout  & ((\seg_SEL|Equal0~8_combout ))))

	.dataa(\alu_0|alu_out[2]~101_combout ),
	.datab(\alu_0|Mux0~4_combout ),
	.datac(\alu_0|Mux0~5_combout ),
	.datad(\seg_SEL|Equal0~8_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[3]~102_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[3]~102 .lut_mask = 16'hE4AA;
defparam \alu_0|alu_out[3]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N2
cycloneive_lcell_comb \alu_0|alu_out[3]~103 (
// Equation(s):
// \alu_0|alu_out[3]~103_combout  = (\alu_0|alu_out[3]~102_combout  & ((\alu_0|ShiftRight0~14_combout ) # ((\seg_SEL|Equal0~8_combout )))) # (!\alu_0|alu_out[3]~102_combout  & (((\alu_0|ShiftRight0~45_combout  & !\seg_SEL|Equal0~8_combout ))))

	.dataa(\alu_0|alu_out[3]~102_combout ),
	.datab(\alu_0|ShiftRight0~14_combout ),
	.datac(\alu_0|ShiftRight0~45_combout ),
	.datad(\seg_SEL|Equal0~8_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[3]~103_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[3]~103 .lut_mask = 16'hAAD8;
defparam \alu_0|alu_out[3]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N30
cycloneive_lcell_comb \alu_0|alu_out[3]~106 (
// Equation(s):
// \alu_0|alu_out[3]~106_combout  = (\alu_0|alu_out[4]~104_combout  & ((\alu_0|alu_out[4]~105_combout  & ((\alu_0|alu_out[3]~103_combout ))) # (!\alu_0|alu_out[4]~105_combout  & (\alu_0|ShiftLeft0~57_combout )))) # (!\alu_0|alu_out[4]~104_combout  & 
// (((\alu_0|alu_out[4]~105_combout ))))

	.dataa(\alu_0|alu_out[4]~104_combout ),
	.datab(\alu_0|ShiftLeft0~57_combout ),
	.datac(\alu_0|alu_out[3]~103_combout ),
	.datad(\alu_0|alu_out[4]~105_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[3]~106_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[3]~106 .lut_mask = 16'hF588;
defparam \alu_0|alu_out[3]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N0
cycloneive_lcell_comb \alu_0|alu_out[3]~107 (
// Equation(s):
// \alu_0|alu_out[3]~107_combout  = (\alu_0|alu_out[3]~106_combout  & (((\alu_0|ShiftLeft0~56_combout ) # (!\alu_0|alu_out[4]~58_combout )))) # (!\alu_0|alu_out[3]~106_combout  & (\alu_0|ShiftLeft0~61_combout  & ((\alu_0|alu_out[4]~58_combout ))))

	.dataa(\alu_0|ShiftLeft0~61_combout ),
	.datab(\alu_0|ShiftLeft0~56_combout ),
	.datac(\alu_0|alu_out[3]~106_combout ),
	.datad(\alu_0|alu_out[4]~58_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[3]~107_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[3]~107 .lut_mask = 16'hCAF0;
defparam \alu_0|alu_out[3]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N28
cycloneive_lcell_comb \alu_0|alu_out[3]~114 (
// Equation(s):
// \alu_0|alu_out[3]~114_combout  = (\alu_0|alu_out[3]~113_combout  & (((\alu_0|alu_out[3]~107_combout ) # (!\alu_0|alu_out[2]~12_combout )))) # (!\alu_0|alu_out[3]~113_combout  & (\alu_0|ShiftRight0~44_combout  & (\alu_0|alu_out[2]~12_combout )))

	.dataa(\alu_0|ShiftRight0~44_combout ),
	.datab(\alu_0|alu_out[3]~113_combout ),
	.datac(\alu_0|alu_out[2]~12_combout ),
	.datad(\alu_0|alu_out[3]~107_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[3]~114_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[3]~114 .lut_mask = 16'hEC2C;
defparam \alu_0|alu_out[3]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N26
cycloneive_lcell_comb \alu_0|alu_out[3]~115 (
// Equation(s):
// \alu_0|alu_out[3]~115_combout  = (\aluconu|ALU_Cnt [1] & ((\alu_0|S~2_combout  & (\AR|reg_out [3])) # (!\alu_0|S~2_combout  & ((\alu_0|alu_out[3]~114_combout ))))) # (!\aluconu|ALU_Cnt [1] & (((\alu_0|alu_out[3]~114_combout ))))

	.dataa(\AR|reg_out [3]),
	.datab(\aluconu|ALU_Cnt [1]),
	.datac(\alu_0|S~2_combout ),
	.datad(\alu_0|alu_out[3]~114_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[3]~115_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[3]~115 .lut_mask = 16'hBF80;
defparam \alu_0|alu_out[3]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N27
dffeas \DR|reg_out[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\alu_0|alu_out[3]~115_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controls|always0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR|reg_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DR|reg_out[3] .is_wysiwyg = "true";
defparam \DR|reg_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N16
cycloneive_lcell_comb \pc_0|Add0~3 (
// Equation(s):
// \pc_0|Add0~3_combout  = (\controls|jump~0_combout  & (\DR|reg_out [3])) # (!\controls|jump~0_combout  & ((\pc_0|pc_out [3])))

	.dataa(\DR|reg_out [3]),
	.datab(\controls|jump~0_combout ),
	.datac(gnd),
	.datad(\pc_0|pc_out [3]),
	.cin(gnd),
	.combout(\pc_0|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \pc_0|Add0~3 .lut_mask = 16'hBB88;
defparam \pc_0|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y17_N7
dffeas \pc_0|pc_out[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_0|pc_out[3]~22_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_0|pc_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_0|pc_out[3] .is_wysiwyg = "true";
defparam \pc_0|pc_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y17_N21
dffeas \IR|reg_out[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_memory|altsyncram_component|auto_generated|altsyncram1|q_a [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controls|always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|reg_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|reg_out[14] .is_wysiwyg = "true";
defparam \IR|reg_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N4
cycloneive_lcell_comb \controls|Mux10~5 (
// Equation(s):
// \controls|Mux10~5_combout  = (\IR|reg_out [14] & (\IR|reg_out [15] & \IR|reg_out [4]))

	.dataa(\IR|reg_out [14]),
	.datab(gnd),
	.datac(\IR|reg_out [15]),
	.datad(\IR|reg_out [4]),
	.cin(gnd),
	.combout(\controls|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \controls|Mux10~5 .lut_mask = 16'hA000;
defparam \controls|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N5
dffeas \aluconu|ALU_Cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\controls|Mux10~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluconu|ALU_Cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \aluconu|ALU_Cnt[0] .is_wysiwyg = "true";
defparam \aluconu|ALU_Cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N28
cycloneive_lcell_comb \alu_0|S~2 (
// Equation(s):
// \alu_0|S~2_combout  = (!\aluconu|ALU_Cnt [0] & (\aluconu|ALU_Cnt [2] & !\aluconu|ALU_Cnt [3]))

	.dataa(\aluconu|ALU_Cnt [0]),
	.datab(\aluconu|ALU_Cnt [2]),
	.datac(\aluconu|ALU_Cnt [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu_0|S~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|S~2 .lut_mask = 16'h0404;
defparam \alu_0|S~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N6
cycloneive_lcell_comb \alu_0|alu_intermediate~1 (
// Equation(s):
// \alu_0|alu_intermediate~1_combout  = \BR|reg_out [2] $ (\AR|reg_out [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\BR|reg_out [2]),
	.datad(\AR|reg_out [2]),
	.cin(gnd),
	.combout(\alu_0|alu_intermediate~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_intermediate~1 .lut_mask = 16'h0FF0;
defparam \alu_0|alu_intermediate~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N16
cycloneive_lcell_comb \alu_0|alu_out[2]~131 (
// Equation(s):
// \alu_0|alu_out[2]~131_combout  = (\aluconu|ALU_Cnt [0] & ((\alu_0|Add1~4_combout ) # ((\aluconu|ALU_Cnt [1])))) # (!\aluconu|ALU_Cnt [0] & (((!\aluconu|ALU_Cnt [1] & \alu_0|Add0~4_combout ))))

	.dataa(\alu_0|Add1~4_combout ),
	.datab(\aluconu|ALU_Cnt [0]),
	.datac(\aluconu|ALU_Cnt [1]),
	.datad(\alu_0|Add0~4_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[2]~131_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[2]~131 .lut_mask = 16'hCBC8;
defparam \alu_0|alu_out[2]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N2
cycloneive_lcell_comb \alu_0|alu_out[2]~132 (
// Equation(s):
// \alu_0|alu_out[2]~132_combout  = (\aluconu|ALU_Cnt [1] & ((\AR|reg_out [2] & ((\BR|reg_out [2]) # (\alu_0|alu_out[2]~131_combout ))) # (!\AR|reg_out [2] & (\BR|reg_out [2] & \alu_0|alu_out[2]~131_combout )))) # (!\aluconu|ALU_Cnt [1] & 
// (((\alu_0|alu_out[2]~131_combout ))))

	.dataa(\aluconu|ALU_Cnt [1]),
	.datab(\AR|reg_out [2]),
	.datac(\BR|reg_out [2]),
	.datad(\alu_0|alu_out[2]~131_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[2]~132_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[2]~132 .lut_mask = 16'hFD80;
defparam \alu_0|alu_out[2]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N12
cycloneive_lcell_comb \alu_0|alu_out[2]~133 (
// Equation(s):
// \alu_0|alu_out[2]~133_combout  = (\alu_0|alu_out[2]~110_combout  & ((\alu_0|alu_out[2]~112_combout  & (\alu_0|alu_intermediate~1_combout )) # (!\alu_0|alu_out[2]~112_combout  & ((\alu_0|alu_out[2]~132_combout ))))) # (!\alu_0|alu_out[2]~110_combout  & 
// (((!\alu_0|alu_out[2]~112_combout ))))

	.dataa(\alu_0|alu_intermediate~1_combout ),
	.datab(\alu_0|alu_out[2]~132_combout ),
	.datac(\alu_0|alu_out[2]~110_combout ),
	.datad(\alu_0|alu_out[2]~112_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[2]~133_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[2]~133 .lut_mask = 16'hA0CF;
defparam \alu_0|alu_out[2]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N20
cycloneive_lcell_comb \alu_0|alu_out[2]~127 (
// Equation(s):
// \alu_0|alu_out[2]~127_combout  = (\alu_0|alu_out[2]~101_combout  & (((!\seg_SEL|Equal0~8_combout )))) # (!\alu_0|alu_out[2]~101_combout  & ((\seg_SEL|Equal0~8_combout  & ((\alu_0|Mux0~2_combout ))) # (!\seg_SEL|Equal0~8_combout  & 
// (\alu_0|ShiftRight0~23_combout ))))

	.dataa(\alu_0|alu_out[2]~101_combout ),
	.datab(\alu_0|ShiftRight0~23_combout ),
	.datac(\alu_0|Mux0~2_combout ),
	.datad(\seg_SEL|Equal0~8_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[2]~127_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[2]~127 .lut_mask = 16'h50EE;
defparam \alu_0|alu_out[2]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N30
cycloneive_lcell_comb \alu_0|alu_out[2]~128 (
// Equation(s):
// \alu_0|alu_out[2]~128_combout  = (\alu_0|alu_out[2]~127_combout  & (((\alu_0|ShiftRight0~31_combout ) # (!\alu_0|alu_out[2]~101_combout )))) # (!\alu_0|alu_out[2]~127_combout  & (\alu_0|Mux0~3_combout  & (\alu_0|alu_out[2]~101_combout )))

	.dataa(\alu_0|Mux0~3_combout ),
	.datab(\alu_0|alu_out[2]~127_combout ),
	.datac(\alu_0|alu_out[2]~101_combout ),
	.datad(\alu_0|ShiftRight0~31_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[2]~128_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[2]~128 .lut_mask = 16'hEC2C;
defparam \alu_0|alu_out[2]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N22
cycloneive_lcell_comb \alu_0|alu_out[2]~129 (
// Equation(s):
// \alu_0|alu_out[2]~129_combout  = (\alu_0|alu_out[4]~105_combout  & ((\alu_0|alu_out[2]~128_combout ) # ((!\alu_0|alu_out[4]~104_combout )))) # (!\alu_0|alu_out[4]~105_combout  & (((\alu_0|alu_out[4]~104_combout  & \alu_0|ShiftLeft0~39_combout ))))

	.dataa(\alu_0|alu_out[4]~105_combout ),
	.datab(\alu_0|alu_out[2]~128_combout ),
	.datac(\alu_0|alu_out[4]~104_combout ),
	.datad(\alu_0|ShiftLeft0~39_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[2]~129_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[2]~129 .lut_mask = 16'hDA8A;
defparam \alu_0|alu_out[2]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N8
cycloneive_lcell_comb \alu_0|alu_out[2]~130 (
// Equation(s):
// \alu_0|alu_out[2]~130_combout  = (\alu_0|alu_out[2]~129_combout  & (((\alu_0|ShiftLeft0~40_combout )) # (!\alu_0|alu_out[4]~58_combout ))) # (!\alu_0|alu_out[2]~129_combout  & (\alu_0|alu_out[4]~58_combout  & (\alu_0|ShiftLeft0~41_combout )))

	.dataa(\alu_0|alu_out[2]~129_combout ),
	.datab(\alu_0|alu_out[4]~58_combout ),
	.datac(\alu_0|ShiftLeft0~41_combout ),
	.datad(\alu_0|ShiftLeft0~40_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[2]~130_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[2]~130 .lut_mask = 16'hEA62;
defparam \alu_0|alu_out[2]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N14
cycloneive_lcell_comb \alu_0|alu_out[2]~134 (
// Equation(s):
// \alu_0|alu_out[2]~134_combout  = (\alu_0|alu_out[2]~133_combout  & (((\alu_0|alu_out[2]~130_combout ) # (!\alu_0|alu_out[2]~12_combout )))) # (!\alu_0|alu_out[2]~133_combout  & (\alu_0|ShiftRight0~22_combout  & (\alu_0|alu_out[2]~12_combout )))

	.dataa(\alu_0|alu_out[2]~133_combout ),
	.datab(\alu_0|ShiftRight0~22_combout ),
	.datac(\alu_0|alu_out[2]~12_combout ),
	.datad(\alu_0|alu_out[2]~130_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[2]~134_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[2]~134 .lut_mask = 16'hEA4A;
defparam \alu_0|alu_out[2]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N8
cycloneive_lcell_comb \alu_0|alu_out[2]~135 (
// Equation(s):
// \alu_0|alu_out[2]~135_combout  = (\alu_0|S~2_combout  & ((\aluconu|ALU_Cnt [1] & ((\AR|reg_out [2]))) # (!\aluconu|ALU_Cnt [1] & (\alu_0|alu_out[2]~134_combout )))) # (!\alu_0|S~2_combout  & (\alu_0|alu_out[2]~134_combout ))

	.dataa(\alu_0|S~2_combout ),
	.datab(\alu_0|alu_out[2]~134_combout ),
	.datac(\aluconu|ALU_Cnt [1]),
	.datad(\AR|reg_out [2]),
	.cin(gnd),
	.combout(\alu_0|alu_out[2]~135_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[2]~135 .lut_mask = 16'hEC4C;
defparam \alu_0|alu_out[2]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N9
dffeas \DR|reg_out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\alu_0|alu_out[2]~135_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controls|always0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR|reg_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DR|reg_out[2] .is_wysiwyg = "true";
defparam \DR|reg_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N2
cycloneive_lcell_comb \pc_0|Add0~2 (
// Equation(s):
// \pc_0|Add0~2_combout  = (\controls|jump~0_combout  & (\DR|reg_out [2])) # (!\controls|jump~0_combout  & ((\pc_0|pc_out [2])))

	.dataa(\DR|reg_out [2]),
	.datab(\controls|jump~0_combout ),
	.datac(gnd),
	.datad(\pc_0|pc_out [2]),
	.cin(gnd),
	.combout(\pc_0|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \pc_0|Add0~2 .lut_mask = 16'hBB88;
defparam \pc_0|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y17_N5
dffeas \pc_0|pc_out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_0|pc_out[2]~20_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_0|pc_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_0|pc_out[2] .is_wysiwyg = "true";
defparam \pc_0|pc_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y18_N27
dffeas \IR|reg_out[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_memory|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controls|always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|reg_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|reg_out[5] .is_wysiwyg = "true";
defparam \IR|reg_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N20
cycloneive_lcell_comb \aluconu|WideOr1~2 (
// Equation(s):
// \aluconu|WideOr1~2_combout  = (\IR|reg_out [6] & ((\IR|reg_out [5]) # ((\IR|reg_out [7]) # (!\IR|reg_out [4]))))

	.dataa(\IR|reg_out [5]),
	.datab(\IR|reg_out [6]),
	.datac(\IR|reg_out [4]),
	.datad(\IR|reg_out [7]),
	.cin(gnd),
	.combout(\aluconu|WideOr1~2_combout ),
	.cout());
// synopsys translate_off
defparam \aluconu|WideOr1~2 .lut_mask = 16'hCC8C;
defparam \aluconu|WideOr1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N2
cycloneive_lcell_comb \aluconu|WideOr1~3 (
// Equation(s):
// \aluconu|WideOr1~3_combout  = (\aluconu|WideOr1~2_combout  & (\IR|reg_out [15] & \IR|reg_out [14]))

	.dataa(\aluconu|WideOr1~2_combout ),
	.datab(gnd),
	.datac(\IR|reg_out [15]),
	.datad(\IR|reg_out [14]),
	.cin(gnd),
	.combout(\aluconu|WideOr1~3_combout ),
	.cout());
// synopsys translate_off
defparam \aluconu|WideOr1~3 .lut_mask = 16'hA000;
defparam \aluconu|WideOr1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N3
dffeas \aluconu|ALU_Cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\aluconu|WideOr1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluconu|ALU_Cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \aluconu|ALU_Cnt[2] .is_wysiwyg = "true";
defparam \aluconu|ALU_Cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N22
cycloneive_lcell_comb \alu_0|alu_out[1]~79 (
// Equation(s):
// \alu_0|alu_out[1]~79_combout  = \AR|reg_out [1] $ (((!\aluconu|ALU_Cnt [1] & \BR|reg_out [1])))

	.dataa(gnd),
	.datab(\aluconu|ALU_Cnt [1]),
	.datac(\AR|reg_out [1]),
	.datad(\BR|reg_out [1]),
	.cin(gnd),
	.combout(\alu_0|alu_out[1]~79_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[1]~79 .lut_mask = 16'hC3F0;
defparam \alu_0|alu_out[1]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N10
cycloneive_lcell_comb \alu_0|alu_out[1]~77 (
// Equation(s):
// \alu_0|alu_out[1]~77_combout  = (\AR|reg_out [1] & ((\aluconu|ALU_Cnt [0]) # ((\aluconu|ALU_Cnt [1] & \BR|reg_out [1])))) # (!\AR|reg_out [1] & (\aluconu|ALU_Cnt [0] & ((\BR|reg_out [1]) # (!\aluconu|ALU_Cnt [1]))))

	.dataa(\AR|reg_out [1]),
	.datab(\aluconu|ALU_Cnt [1]),
	.datac(\aluconu|ALU_Cnt [0]),
	.datad(\BR|reg_out [1]),
	.cin(gnd),
	.combout(\alu_0|alu_out[1]~77_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[1]~77 .lut_mask = 16'hF8B0;
defparam \alu_0|alu_out[1]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N28
cycloneive_lcell_comb \alu_0|alu_out[1]~78 (
// Equation(s):
// \alu_0|alu_out[1]~78_combout  = (\alu_0|alu_out[1]~77_combout  & ((\alu_0|Add1~2_combout ) # ((\aluconu|ALU_Cnt [1])))) # (!\alu_0|alu_out[1]~77_combout  & (((!\aluconu|ALU_Cnt [1] & \alu_0|Add0~2_combout ))))

	.dataa(\alu_0|alu_out[1]~77_combout ),
	.datab(\alu_0|Add1~2_combout ),
	.datac(\aluconu|ALU_Cnt [1]),
	.datad(\alu_0|Add0~2_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[1]~78_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[1]~78 .lut_mask = 16'hADA8;
defparam \alu_0|alu_out[1]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N0
cycloneive_lcell_comb \alu_0|alu_out[1]~80 (
// Equation(s):
// \alu_0|alu_out[1]~80_combout  = (\aluconu|ALU_Cnt [2] & (\alu_0|alu_out[1]~79_combout  & ((!\aluconu|ALU_Cnt [0])))) # (!\aluconu|ALU_Cnt [2] & (((\alu_0|alu_out[1]~78_combout ))))

	.dataa(\alu_0|alu_out[1]~79_combout ),
	.datab(\alu_0|alu_out[1]~78_combout ),
	.datac(\aluconu|ALU_Cnt [0]),
	.datad(\aluconu|ALU_Cnt [2]),
	.cin(gnd),
	.combout(\alu_0|alu_out[1]~80_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[1]~80 .lut_mask = 16'h0ACC;
defparam \alu_0|alu_out[1]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N18
cycloneive_lcell_comb \alu_0|Mux14~0 (
// Equation(s):
// \alu_0|Mux14~0_combout  = (\IR|reg_out [3] & (\alu_0|ShiftLeft0~52_combout )) # (!\IR|reg_out [3] & ((\alu_0|ShiftLeft0~53_combout )))

	.dataa(\alu_0|ShiftLeft0~52_combout ),
	.datab(\alu_0|ShiftLeft0~53_combout ),
	.datac(\IR|reg_out [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu_0|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|Mux14~0 .lut_mask = 16'hACAC;
defparam \alu_0|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N4
cycloneive_lcell_comb \alu_0|ShiftLeft0~62 (
// Equation(s):
// \alu_0|ShiftLeft0~62_combout  = (\alu_0|ShiftLeft0~48_combout  & (!\IR|reg_out [2] & !\IR|reg_out [3]))

	.dataa(\alu_0|ShiftLeft0~48_combout ),
	.datab(\IR|reg_out [2]),
	.datac(\IR|reg_out [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu_0|ShiftLeft0~62_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~62 .lut_mask = 16'h0202;
defparam \alu_0|ShiftLeft0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N20
cycloneive_lcell_comb \alu_0|ShiftRight0~34 (
// Equation(s):
// \alu_0|ShiftRight0~34_combout  = (!\IR|reg_out [1] & ((\IR|reg_out [0] & ((\BR|reg_out [2]))) # (!\IR|reg_out [0] & (\BR|reg_out [1]))))

	.dataa(\IR|reg_out [0]),
	.datab(\BR|reg_out [1]),
	.datac(\BR|reg_out [2]),
	.datad(\IR|reg_out [1]),
	.cin(gnd),
	.combout(\alu_0|ShiftRight0~34_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftRight0~34 .lut_mask = 16'h00E4;
defparam \alu_0|ShiftRight0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N18
cycloneive_lcell_comb \alu_0|ShiftRight0~35 (
// Equation(s):
// \alu_0|ShiftRight0~35_combout  = (!\IR|reg_out [2] & ((\alu_0|ShiftRight0~34_combout ) # ((\IR|reg_out [1] & \alu_0|Mux0~4_combout ))))

	.dataa(\IR|reg_out [1]),
	.datab(\IR|reg_out [2]),
	.datac(\alu_0|Mux0~4_combout ),
	.datad(\alu_0|ShiftRight0~34_combout ),
	.cin(gnd),
	.combout(\alu_0|ShiftRight0~35_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|ShiftRight0~35 .lut_mask = 16'h3320;
defparam \alu_0|ShiftRight0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N30
cycloneive_lcell_comb \alu_0|alu_out[1]~73 (
// Equation(s):
// \alu_0|alu_out[1]~73_combout  = (\alu_0|ShiftRight0~35_combout ) # ((\alu_0|ShiftRight0~37_combout  & \IR|reg_out [2]))

	.dataa(gnd),
	.datab(\alu_0|ShiftRight0~37_combout ),
	.datac(\IR|reg_out [2]),
	.datad(\alu_0|ShiftRight0~35_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[1]~73_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[1]~73 .lut_mask = 16'hFFC0;
defparam \alu_0|alu_out[1]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N28
cycloneive_lcell_comb \alu_0|alu_out[1]~74 (
// Equation(s):
// \alu_0|alu_out[1]~74_combout  = (\aluconu|ALU_Cnt [0] & ((\alu_0|ShiftRight0~43_combout ) # ((!\aluconu|ALU_Cnt [1])))) # (!\aluconu|ALU_Cnt [0] & (((\aluconu|ALU_Cnt [1] & \alu_0|ShiftRight0~41_combout ))))

	.dataa(\alu_0|ShiftRight0~43_combout ),
	.datab(\aluconu|ALU_Cnt [0]),
	.datac(\aluconu|ALU_Cnt [1]),
	.datad(\alu_0|ShiftRight0~41_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[1]~74_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[1]~74 .lut_mask = 16'hBC8C;
defparam \alu_0|alu_out[1]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N22
cycloneive_lcell_comb \alu_0|alu_out[1]~75 (
// Equation(s):
// \alu_0|alu_out[1]~75_combout  = (\aluconu|ALU_Cnt [1] & ((\IR|reg_out [3] & ((\alu_0|alu_out[1]~74_combout ))) # (!\IR|reg_out [3] & (\alu_0|alu_out[1]~73_combout )))) # (!\aluconu|ALU_Cnt [1] & (((\alu_0|alu_out[1]~74_combout ))))

	.dataa(\alu_0|alu_out[1]~73_combout ),
	.datab(\aluconu|ALU_Cnt [1]),
	.datac(\IR|reg_out [3]),
	.datad(\alu_0|alu_out[1]~74_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[1]~75_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[1]~75 .lut_mask = 16'hFB08;
defparam \alu_0|alu_out[1]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N28
cycloneive_lcell_comb \alu_0|alu_out[1]~76 (
// Equation(s):
// \alu_0|alu_out[1]~76_combout  = (\aluconu|ALU_Cnt [1] & (((\alu_0|alu_out[1]~75_combout )))) # (!\aluconu|ALU_Cnt [1] & ((\alu_0|alu_out[1]~75_combout  & (\alu_0|Mux14~0_combout )) # (!\alu_0|alu_out[1]~75_combout  & ((\alu_0|ShiftLeft0~62_combout )))))

	.dataa(\aluconu|ALU_Cnt [1]),
	.datab(\alu_0|Mux14~0_combout ),
	.datac(\alu_0|ShiftLeft0~62_combout ),
	.datad(\alu_0|alu_out[1]~75_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[1]~76_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[1]~76 .lut_mask = 16'hEE50;
defparam \alu_0|alu_out[1]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N30
cycloneive_lcell_comb \alu_0|alu_out[1]~152 (
// Equation(s):
// \alu_0|alu_out[1]~152_combout  = (\aluconu|ALU_Cnt [3] & (!\aluconu|ALU_Cnt [2] & ((\alu_0|alu_out[1]~76_combout )))) # (!\aluconu|ALU_Cnt [3] & (((\alu_0|alu_out[1]~80_combout ))))

	.dataa(\aluconu|ALU_Cnt [2]),
	.datab(\alu_0|alu_out[1]~80_combout ),
	.datac(\aluconu|ALU_Cnt [3]),
	.datad(\alu_0|alu_out[1]~76_combout ),
	.cin(gnd),
	.combout(\alu_0|alu_out[1]~152_combout ),
	.cout());
// synopsys translate_off
defparam \alu_0|alu_out[1]~152 .lut_mask = 16'h5C0C;
defparam \alu_0|alu_out[1]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N8
cycloneive_lcell_comb \DR|reg_out[1]~feeder (
// Equation(s):
// \DR|reg_out[1]~feeder_combout  = \alu_0|alu_out[1]~152_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu_0|alu_out[1]~152_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DR|reg_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DR|reg_out[1]~feeder .lut_mask = 16'hF0F0;
defparam \DR|reg_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N9
dffeas \DR|reg_out[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DR|reg_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controls|always0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR|reg_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DR|reg_out[1] .is_wysiwyg = "true";
defparam \DR|reg_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N16
cycloneive_lcell_comb \pc_0|Add0~1 (
// Equation(s):
// \pc_0|Add0~1_combout  = (\controls|jump~0_combout  & ((\DR|reg_out [1]))) # (!\controls|jump~0_combout  & (\pc_0|pc_out [1]))

	.dataa(\pc_0|pc_out [1]),
	.datab(\controls|jump~0_combout ),
	.datac(gnd),
	.datad(\DR|reg_out [1]),
	.cin(gnd),
	.combout(\pc_0|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \pc_0|Add0~1 .lut_mask = 16'hEE22;
defparam \pc_0|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y17_N3
dffeas \pc_0|pc_out[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_0|pc_out[1]~18_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_0|pc_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_0|pc_out[1] .is_wysiwyg = "true";
defparam \pc_0|pc_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y18_N9
dffeas \IR|reg_out[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_memory|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controls|always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|reg_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|reg_out[15] .is_wysiwyg = "true";
defparam \IR|reg_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N22
cycloneive_lcell_comb \controls|Mux8~2 (
// Equation(s):
// \controls|Mux8~2_combout  = (\IR|reg_out [15] & ((\controls|Mux8~1_combout ) # ((\controls|Mux8~0_combout  & \controls|Mux0~2_combout ))))

	.dataa(\IR|reg_out [15]),
	.datab(\controls|Mux8~0_combout ),
	.datac(\controls|Mux0~2_combout ),
	.datad(\controls|Mux8~1_combout ),
	.cin(gnd),
	.combout(\controls|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \controls|Mux8~2 .lut_mask = 16'hAA80;
defparam \controls|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N16
cycloneive_lcell_comb \controls|jump~0 (
// Equation(s):
// \controls|jump~0_combout  = (\controls|Equal5~2_combout  & ((\controls|Mux8~2_combout ) # ((\controls|Mux9~3_combout  & \controls|Mux10~4_combout ))))

	.dataa(\controls|Mux8~2_combout ),
	.datab(\controls|Mux9~3_combout ),
	.datac(\controls|Equal5~2_combout ),
	.datad(\controls|Mux10~4_combout ),
	.cin(gnd),
	.combout(\controls|jump~0_combout ),
	.cout());
// synopsys translate_off
defparam \controls|jump~0 .lut_mask = 16'hE0A0;
defparam \controls|jump~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N4
cycloneive_lcell_comb \pc_0|Add0~0 (
// Equation(s):
// \pc_0|Add0~0_combout  = (\controls|jump~0_combout  & (\DR|reg_out [0])) # (!\controls|jump~0_combout  & ((\pc_0|pc_out [0])))

	.dataa(\controls|jump~0_combout ),
	.datab(\DR|reg_out [0]),
	.datac(gnd),
	.datad(\pc_0|pc_out [0]),
	.cin(gnd),
	.combout(\pc_0|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \pc_0|Add0~0 .lut_mask = 16'hDD88;
defparam \pc_0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y17_N1
dffeas \pc_0|pc_out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_0|pc_out[0]~16_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_0|pc_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_0|pc_out[0] .is_wysiwyg = "true";
defparam \pc_0|pc_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y17_N3
dffeas \IR|reg_out[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_memory|altsyncram_component|auto_generated|altsyncram1|q_a [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controls|always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|reg_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|reg_out[13] .is_wysiwyg = "true";
defparam \IR|reg_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N10
cycloneive_lcell_comb \controls|Mux10~2 (
// Equation(s):
// \controls|Mux10~2_combout  = (\IR|reg_out [13] & (((!\IR|reg_out [12]) # (!\IR|reg_out [9])) # (!\szcv_regi|reg_out [2])))

	.dataa(\IR|reg_out [13]),
	.datab(\szcv_regi|reg_out [2]),
	.datac(\IR|reg_out [9]),
	.datad(\IR|reg_out [12]),
	.cin(gnd),
	.combout(\controls|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \controls|Mux10~2 .lut_mask = 16'h2AAA;
defparam \controls|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N16
cycloneive_lcell_comb \controls|Mux10~1 (
// Equation(s):
// \controls|Mux10~1_combout  = (\IR|reg_out [12] & (\IR|reg_out [11] & (!\IR|reg_out [10] & \IR|reg_out [8]))) # (!\IR|reg_out [12] & (!\IR|reg_out [11]))

	.dataa(\IR|reg_out [12]),
	.datab(\IR|reg_out [11]),
	.datac(\IR|reg_out [10]),
	.datad(\IR|reg_out [8]),
	.cin(gnd),
	.combout(\controls|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \controls|Mux10~1 .lut_mask = 16'h1911;
defparam \controls|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N4
cycloneive_lcell_comb \controls|Mux6~0 (
// Equation(s):
// \controls|Mux6~0_combout  = (\IR|reg_out [12] & (!\IR|reg_out [9] & (\szcv_regi|reg_out [3] $ (!\szcv_regi|reg_out [0]))))

	.dataa(\szcv_regi|reg_out [3]),
	.datab(\IR|reg_out [12]),
	.datac(\IR|reg_out [9]),
	.datad(\szcv_regi|reg_out [0]),
	.cin(gnd),
	.combout(\controls|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \controls|Mux6~0 .lut_mask = 16'h0804;
defparam \controls|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N6
cycloneive_lcell_comb \controls|Mux10~3 (
// Equation(s):
// \controls|Mux10~3_combout  = (\controls|Mux10~2_combout  & (\controls|Mux10~1_combout  & (!\controls|Mux6~0_combout  & \controls|Mux10~0_combout )))

	.dataa(\controls|Mux10~2_combout ),
	.datab(\controls|Mux10~1_combout ),
	.datac(\controls|Mux6~0_combout ),
	.datad(\controls|Mux10~0_combout ),
	.cin(gnd),
	.combout(\controls|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \controls|Mux10~3 .lut_mask = 16'h0800;
defparam \controls|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N16
cycloneive_lcell_comb \controls|Mux10~4 (
// Equation(s):
// \controls|Mux10~4_combout  = (\controls|Mux10~3_combout ) # ((\IR|reg_out [14] & ((\IR|reg_out [4]) # (!\IR|reg_out [15]))))

	.dataa(\controls|Mux10~3_combout ),
	.datab(\IR|reg_out [15]),
	.datac(\IR|reg_out [4]),
	.datad(\IR|reg_out [14]),
	.cin(gnd),
	.combout(\controls|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \controls|Mux10~4 .lut_mask = 16'hFBAA;
defparam \controls|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N24
cycloneive_lcell_comb \controls|Equal4~0 (
// Equation(s):
// \controls|Equal4~0_combout  = (\IR|reg_out [14] & (\controls|Mux7~2_combout  & \IR|reg_out [15]))

	.dataa(\IR|reg_out [14]),
	.datab(gnd),
	.datac(\controls|Mux7~2_combout ),
	.datad(\IR|reg_out [15]),
	.cin(gnd),
	.combout(\controls|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \controls|Equal4~0 .lut_mask = 16'hA000;
defparam \controls|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N10
cycloneive_lcell_comb \controls|Equal4~1 (
// Equation(s):
// \controls|Equal4~1_combout  = (\controls|Mux10~4_combout  & (\controls|Mux9~3_combout  & (\controls|Mux8~2_combout  & \controls|Equal4~0_combout )))

	.dataa(\controls|Mux10~4_combout ),
	.datab(\controls|Mux9~3_combout ),
	.datac(\controls|Mux8~2_combout ),
	.datad(\controls|Equal4~0_combout ),
	.cin(gnd),
	.combout(\controls|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \controls|Equal4~1 .lut_mask = 16'h8000;
defparam \controls|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y43_N22
cycloneive_io_ibuf \exec~input (
	.i(exec),
	.ibar(gnd),
	.o(\exec~input_o ));
// synopsys translate_off
defparam \exec~input .bus_hold = "false";
defparam \exec~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N10
cycloneive_lcell_comb \executing~0 (
// Equation(s):
// \executing~0_combout  = (\phase[2]~reg0_q  & (\Equal0~0_combout  & (\exec~input_o  $ (!\executing~q )))) # (!\phase[2]~reg0_q  & (\exec~input_o  $ ((!\executing~q ))))

	.dataa(\exec~input_o ),
	.datab(\executing~q ),
	.datac(\phase[2]~reg0_q ),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\executing~0_combout ),
	.cout());
// synopsys translate_off
defparam \executing~0 .lut_mask = 16'h9909;
defparam \executing~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N24
cycloneive_lcell_comb \stop_flag~0 (
// Equation(s):
// \stop_flag~0_combout  = (\controls|Equal4~1_combout ) # ((\stop_flag~q  & !\executing~0_combout ))

	.dataa(\controls|Equal4~1_combout ),
	.datab(gnd),
	.datac(\stop_flag~q ),
	.datad(\executing~0_combout ),
	.cin(gnd),
	.combout(\stop_flag~0_combout ),
	.cout());
// synopsys translate_off
defparam \stop_flag~0 .lut_mask = 16'hAAFA;
defparam \stop_flag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y20_N25
dffeas stop_flag(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stop_flag~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stop_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam stop_flag.is_wysiwyg = "true";
defparam stop_flag.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N6
cycloneive_lcell_comb \phase~1 (
// Equation(s):
// \phase~1_combout  = (\stop_flag~q ) # (((\executing~q  & !\exec~input_o )) # (!\phase~0_combout ))

	.dataa(\executing~q ),
	.datab(\stop_flag~q ),
	.datac(\exec~input_o ),
	.datad(\phase~0_combout ),
	.cin(gnd),
	.combout(\phase~1_combout ),
	.cout());
// synopsys translate_off
defparam \phase~1 .lut_mask = 16'hCEFF;
defparam \phase~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N18
cycloneive_lcell_comb \phase~3 (
// Equation(s):
// \phase~3_combout  = (\phase~2_combout  & ((!\phase~1_combout ))) # (!\phase~2_combout  & (!\phase[0]~reg0_q ))

	.dataa(gnd),
	.datab(\phase~2_combout ),
	.datac(\phase[0]~reg0_q ),
	.datad(\phase~1_combout ),
	.cin(gnd),
	.combout(\phase~3_combout ),
	.cout());
// synopsys translate_off
defparam \phase~3 .lut_mask = 16'h03CF;
defparam \phase~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y20_N19
dffeas \phase[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\phase~3_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\phase[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \phase[0]~reg0 .is_wysiwyg = "true";
defparam \phase[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N12
cycloneive_lcell_comb \phase~0 (
// Equation(s):
// \phase~0_combout  = (\phase[2]~reg0_q  & ((\phase[0]~reg0_q ) # (\phase[1]~reg0_q )))

	.dataa(\phase[2]~reg0_q ),
	.datab(\phase[0]~reg0_q ),
	.datac(\phase[1]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\phase~0_combout ),
	.cout());
// synopsys translate_off
defparam \phase~0 .lut_mask = 16'hA8A8;
defparam \phase~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N28
cycloneive_lcell_comb \executing~1 (
// Equation(s):
// \executing~1_combout  = ((!\stop_flag~q  & \exec~input_o )) # (!\Equal0~1_combout )

	.dataa(gnd),
	.datab(\stop_flag~q ),
	.datac(\exec~input_o ),
	.datad(\Equal0~1_combout ),
	.cin(gnd),
	.combout(\executing~1_combout ),
	.cout());
// synopsys translate_off
defparam \executing~1 .lut_mask = 16'h30FF;
defparam \executing~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N26
cycloneive_lcell_comb \executing~2 (
// Equation(s):
// \executing~2_combout  = (\executing~0_combout ) # ((\phase~0_combout  & (\executing~1_combout  & \executing~q )))

	.dataa(\phase~0_combout ),
	.datab(\executing~1_combout ),
	.datac(\executing~q ),
	.datad(\executing~0_combout ),
	.cin(gnd),
	.combout(\executing~2_combout ),
	.cout());
// synopsys translate_off
defparam \executing~2 .lut_mask = 16'hFF80;
defparam \executing~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y20_N27
dffeas executing(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\executing~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\executing~q ),
	.prn(vcc));
// synopsys translate_off
defparam executing.is_wysiwyg = "true";
defparam executing.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N16
cycloneive_lcell_comb \phase~2 (
// Equation(s):
// \phase~2_combout  = (\phase~0_combout  & (((\Equal0~1_combout )))) # (!\phase~0_combout  & (\executing~q  $ (((\exec~input_o )))))

	.dataa(\executing~q ),
	.datab(\Equal0~1_combout ),
	.datac(\exec~input_o ),
	.datad(\phase~0_combout ),
	.cin(gnd),
	.combout(\phase~2_combout ),
	.cout());
// synopsys translate_off
defparam \phase~2 .lut_mask = 16'hCC5A;
defparam \phase~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N22
cycloneive_lcell_comb \phase~5 (
// Equation(s):
// \phase~5_combout  = (!\phase~2_combout  & (\phase[2]~reg0_q  $ (((\phase[1]~reg0_q  & \phase[0]~reg0_q )))))

	.dataa(\phase~2_combout ),
	.datab(\phase[1]~reg0_q ),
	.datac(\phase[2]~reg0_q ),
	.datad(\phase[0]~reg0_q ),
	.cin(gnd),
	.combout(\phase~5_combout ),
	.cout());
// synopsys translate_off
defparam \phase~5 .lut_mask = 16'h1450;
defparam \phase~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y20_N23
dffeas \phase[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\phase~5_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\phase[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \phase[2]~reg0 .is_wysiwyg = "true";
defparam \phase[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N2
cycloneive_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (\phase[2]~reg0_q  & (\phase[0]~reg0_q  & !\phase[1]~reg0_q ))

	.dataa(\phase[2]~reg0_q ),
	.datab(\phase[0]~reg0_q ),
	.datac(\phase[1]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h0808;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N2
cycloneive_lcell_comb \controls|mem_w (
// Equation(s):
// \controls|mem_w~combout  = (\Equal0~1_combout  & (!\controls|Mux9~3_combout  & (\controls|Equal5~4_combout  & \controls|Mux10~4_combout )))

	.dataa(\Equal0~1_combout ),
	.datab(\controls|Mux9~3_combout ),
	.datac(\controls|Equal5~4_combout ),
	.datad(\controls|Mux10~4_combout ),
	.cin(gnd),
	.combout(\controls|mem_w~combout ),
	.cout());
// synopsys translate_off
defparam \controls|mem_w .lut_mask = 16'h2000;
defparam \controls|mem_w .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N8
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(gnd),
	.datab(\data_memory|altsyncram_component|auto_generated|altsyncram1|q_b [0]),
	.datac(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.datad(\data_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 16'hCCF0;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N9
dffeas \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N0
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datac(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.cin(gnd),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .lut_mask = 16'hF0C0;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N6
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal .lut_mask = 16'hC0C0;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N28
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9 (
	.dataa(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~6_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9_combout ),
	.cout());
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9 .lut_mask = 16'h020A;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N0
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~7 (
	.dataa(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\data_memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~7 .lut_mask = 16'hAAEA;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N29
dffeas \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N24
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8 (
	.dataa(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~6_combout ),
	.datab(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datac(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datad(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8_combout ),
	.cout());
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8 .lut_mask = 16'h0028;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N25
dffeas \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N10
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0 (
	.dataa(gnd),
	.datab(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datac(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datad(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0 .lut_mask = 16'h3CF0;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N22
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10 (
	.dataa(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~6_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0_combout ),
	.cin(gnd),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10_combout ),
	.cout());
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10 .lut_mask = 16'h2A00;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N23
dffeas \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N30
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~6 (
	.dataa(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datab(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datac(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datad(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~6 .lut_mask = 16'hFF7F;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N12
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~1 (
	.dataa(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datab(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datac(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datad(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~1 .lut_mask = 16'h6AAA;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N18
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~11 (
	.dataa(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~6_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~1_combout ),
	.cin(gnd),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~11_combout ),
	.cout());
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~11 .lut_mask = 16'h2A00;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N19
dffeas \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N4
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 (
	.dataa(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datab(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datac(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datad(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 .lut_mask = 16'h6004;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N20
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datab(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datac(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datad(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ),
	.cout());
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 16'h0001;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N14
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 16'h2A00;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N8
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2 (
	.dataa(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\data_memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2 .lut_mask = 16'hEEEA;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N15
dffeas \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N26
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 16'h40C0;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N27
dffeas \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N2
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ),
	.datac(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 16'h5044;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N3
dffeas \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N16
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 (
	.dataa(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ),
	.datad(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [1]),
	.cin(gnd),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ),
	.cout());
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 .lut_mask = 16'h5410;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N17
dffeas \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N4
cycloneive_lcell_comb \data_memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2 (
	.dataa(\data_memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.datab(\data_memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(\data_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [0]),
	.cin(gnd),
	.combout(\data_memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout ),
	.cout());
// synopsys translate_off
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2 .lut_mask = 16'hFE0E;
defparam \data_memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N24
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.cin(gnd),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .lut_mask = 16'hFA00;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N6
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 16'h2A00;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N14
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal .lut_mask = 16'hC0C0;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N16
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cin(gnd),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2 .lut_mask = 16'hFEF0;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N7
dffeas \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N10
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 16'h0888;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N11
dffeas \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N20
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9 (
	.dataa(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~6_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9 .lut_mask = 16'h020A;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N8
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cin(gnd),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~7 .lut_mask = 16'hF2F0;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N21
dffeas \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N24
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8 (
	.dataa(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~6_combout ),
	.datab(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datad(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8 .lut_mask = 16'h0220;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N25
dffeas \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N2
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0 (
	.dataa(gnd),
	.datab(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datac(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datad(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0 .lut_mask = 16'h3CF0;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N22
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10 (
	.dataa(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~6_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0_combout ),
	.cin(gnd),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10 .lut_mask = 16'h2A00;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N23
dffeas \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N30
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~6 (
	.dataa(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datab(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datac(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datad(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~6 .lut_mask = 16'hFF7F;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N12
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~1 (
	.dataa(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datab(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datac(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datad(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~1 .lut_mask = 16'h6AAA;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N18
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~11 (
	.dataa(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~6_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~1_combout ),
	.cin(gnd),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~11 .lut_mask = 16'h2A00;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N19
dffeas \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N4
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datab(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datac(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datad(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 16'h0001;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N26
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [2]),
	.datab(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ),
	.datac(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 16'h0A0C;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N27
dffeas \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N28
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 (
	.dataa(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datab(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datac(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datad(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 .lut_mask = 16'h6004;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N0
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 (
	.dataa(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ),
	.cin(gnd),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 .lut_mask = 16'h0B08;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N1
dffeas \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7 .lut_mask = 16'hBB88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~13 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~13 .lut_mask = 16'hCFC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N0
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hCCF0;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y27_N1
dffeas \inst_memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N10
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.cin(gnd),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .lut_mask = 16'h0010;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N4
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.datac(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [0]),
	.datad(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.cin(gnd),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2 .lut_mask = 16'hF5E4;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 (
	.dataa(\data_memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout ),
	.datab(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .lut_mask = 16'hAAC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .lut_mask = 16'h0400;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2 .lut_mask = 16'h0080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y27_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .lut_mask = 16'h00F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .lut_mask = 16'h0800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~6 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5 .lut_mask = 16'h33CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 .lut_mask = 16'h0005;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~10 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13 .lut_mask = 16'hA505;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15 .lut_mask = 16'h3C3C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~12 .lut_mask = 16'hECA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .lut_mask = 16'hCC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11 .lut_mask = 16'hFF02;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~6 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~8 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7 .lut_mask = 16'hC303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y27_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~8 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~10 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9 .lut_mask = 16'h3CCF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y27_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y27_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~13 .lut_mask = 16'h8000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~14 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~13_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~14 .lut_mask = 16'hC0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20 .lut_mask = 16'h3F43;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~21 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~21_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~21 .lut_mask = 16'h1F01;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~14_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~21_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .lut_mask = 16'hBB88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .lut_mask = 16'h1B18;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .lut_mask = 16'h1802;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17 .lut_mask = 16'hF0AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~14_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .lut_mask = 16'hCCAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18 .lut_mask = 16'h5EB4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19 .lut_mask = 16'h1F10;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~14_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 .lut_mask = 16'hBB88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 .lut_mask = 16'h3040;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 .lut_mask = 16'h0F0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~14_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 .lut_mask = 16'hBB88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .lut_mask = 16'h3F3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .lut_mask = 16'hF0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y27_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y27_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y27_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .lut_mask = 16'h3388;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 .lut_mask = 16'h55AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 .lut_mask = 16'hA50A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 .lut_mask = 16'h3C3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23 .lut_mask = 16'hFF40;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y28_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 .lut_mask = 16'hC3C3;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y28_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13 .lut_mask = 16'hFFFB;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22 .lut_mask = 16'hA0EC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y28_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 .lut_mask = 16'h3C3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y28_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y28_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .lut_mask = 16'h0050;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 .lut_mask = 16'h1EF1;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 .lut_mask = 16'h0004;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13 .lut_mask = 16'hCCEC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~14 .lut_mask = 16'hFFC8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y28_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .lut_mask = 16'h00EC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y28_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .lut_mask = 16'h00EC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y28_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .lut_mask = 16'h0888;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .lut_mask = 16'h0021;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .lut_mask = 16'hEF04;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .lut_mask = 16'hFAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y26_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .lut_mask = 16'h00F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .lut_mask = 16'hFFAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .lut_mask = 16'h5500;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .lut_mask = 16'hFFAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .lut_mask = 16'hCCE2;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .lut_mask = 16'h0804;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .lut_mask = 16'h0E00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y26_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.datad(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .lut_mask = 16'h5404;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [1]),
	.datad(\data_memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .lut_mask = 16'hFCCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .lut_mask = 16'hECCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .lut_mask = 16'hAAF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 .lut_mask = 16'hFEFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneive_clkctrl \altera_internal_jtag~TCKUTAPclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\altera_internal_jtag~TCKUTAP }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ));
// synopsys translate_off
defparam \altera_internal_jtag~TCKUTAPclkctrl .clock_type = "global clock";
defparam \altera_internal_jtag~TCKUTAPclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4 .lut_mask = 16'hFC30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10 .lut_mask = 16'hCCF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N2
cycloneive_lcell_comb \inst_memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\inst_memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 16'h2000;
defparam \inst_memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N16
cycloneive_lcell_comb \sev|digit4|WideOr6~0 (
// Equation(s):
// \sev|digit4|WideOr6~0_combout  = (\registerfile|Mux12~4_combout ) # ((\registerfile|Mux14~4_combout  & ((!\registerfile|Mux13~4_combout ) # (!\registerfile|Mux15~4_combout ))) # (!\registerfile|Mux14~4_combout  & ((\registerfile|Mux13~4_combout ))))

	.dataa(\registerfile|Mux14~4_combout ),
	.datab(\registerfile|Mux15~4_combout ),
	.datac(\registerfile|Mux12~4_combout ),
	.datad(\registerfile|Mux13~4_combout ),
	.cin(gnd),
	.combout(\sev|digit4|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \sev|digit4|WideOr6~0 .lut_mask = 16'hF7FA;
defparam \sev|digit4|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N22
cycloneive_lcell_comb \sev|out[1]~0 (
// Equation(s):
// \sev|out[1]~0_combout  = (\controls|Equal2~2_combout  & (\controls|Mux10~4_combout  & \sev|digit4|WideOr6~0_combout ))

	.dataa(\controls|Equal2~2_combout ),
	.datab(\controls|Mux10~4_combout ),
	.datac(\sev|digit4|WideOr6~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sev|out[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sev|out[1]~0 .lut_mask = 16'h8080;
defparam \sev|out[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N10
cycloneive_lcell_comb \sev|digit4|WideOr5~0 (
// Equation(s):
// \sev|digit4|WideOr5~0_combout  = (\registerfile|Mux14~4_combout  & (!\registerfile|Mux12~4_combout  & ((\registerfile|Mux15~4_combout ) # (!\registerfile|Mux13~4_combout )))) # (!\registerfile|Mux14~4_combout  & ((\registerfile|Mux13~4_combout  & 
// ((\registerfile|Mux12~4_combout ))) # (!\registerfile|Mux13~4_combout  & (\registerfile|Mux15~4_combout ))))

	.dataa(\registerfile|Mux14~4_combout ),
	.datab(\registerfile|Mux15~4_combout ),
	.datac(\registerfile|Mux12~4_combout ),
	.datad(\registerfile|Mux13~4_combout ),
	.cin(gnd),
	.combout(\sev|digit4|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \sev|digit4|WideOr5~0 .lut_mask = 16'h584E;
defparam \sev|digit4|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N12
cycloneive_lcell_comb \sev|out[2]~1 (
// Equation(s):
// \sev|out[2]~1_combout  = (\controls|Mux10~4_combout  & (\controls|Equal2~2_combout  & !\sev|digit4|WideOr5~0_combout ))

	.dataa(\controls|Mux10~4_combout ),
	.datab(gnd),
	.datac(\controls|Equal2~2_combout ),
	.datad(\sev|digit4|WideOr5~0_combout ),
	.cin(gnd),
	.combout(\sev|out[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \sev|out[2]~1 .lut_mask = 16'h00A0;
defparam \sev|out[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N6
cycloneive_lcell_comb \sev|digit4|WideOr4~0 (
// Equation(s):
// \sev|digit4|WideOr4~0_combout  = (\registerfile|Mux14~4_combout  & (\registerfile|Mux15~4_combout  & (!\registerfile|Mux12~4_combout ))) # (!\registerfile|Mux14~4_combout  & ((\registerfile|Mux13~4_combout  & ((!\registerfile|Mux12~4_combout ))) # 
// (!\registerfile|Mux13~4_combout  & (\registerfile|Mux15~4_combout ))))

	.dataa(\registerfile|Mux14~4_combout ),
	.datab(\registerfile|Mux15~4_combout ),
	.datac(\registerfile|Mux12~4_combout ),
	.datad(\registerfile|Mux13~4_combout ),
	.cin(gnd),
	.combout(\sev|digit4|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \sev|digit4|WideOr4~0 .lut_mask = 16'h0D4C;
defparam \sev|digit4|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N0
cycloneive_lcell_comb \sev|out[3]~2 (
// Equation(s):
// \sev|out[3]~2_combout  = (\controls|Equal2~2_combout  & (\controls|Mux10~4_combout  & !\sev|digit4|WideOr4~0_combout ))

	.dataa(\controls|Equal2~2_combout ),
	.datab(\controls|Mux10~4_combout ),
	.datac(\sev|digit4|WideOr4~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sev|out[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \sev|out[3]~2 .lut_mask = 16'h0808;
defparam \sev|out[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N24
cycloneive_lcell_comb \sev|digit4|WideOr3~0 (
// Equation(s):
// \sev|digit4|WideOr3~0_combout  = (\registerfile|Mux14~4_combout  & ((\registerfile|Mux15~4_combout  & ((\registerfile|Mux13~4_combout ))) # (!\registerfile|Mux15~4_combout  & (\registerfile|Mux12~4_combout  & !\registerfile|Mux13~4_combout )))) # 
// (!\registerfile|Mux14~4_combout  & (!\registerfile|Mux12~4_combout  & (\registerfile|Mux15~4_combout  $ (\registerfile|Mux13~4_combout ))))

	.dataa(\registerfile|Mux14~4_combout ),
	.datab(\registerfile|Mux15~4_combout ),
	.datac(\registerfile|Mux12~4_combout ),
	.datad(\registerfile|Mux13~4_combout ),
	.cin(gnd),
	.combout(\sev|digit4|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \sev|digit4|WideOr3~0 .lut_mask = 16'h8924;
defparam \sev|digit4|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N2
cycloneive_lcell_comb \sev|out[4]~3 (
// Equation(s):
// \sev|out[4]~3_combout  = (\controls|Mux10~4_combout  & (\controls|Equal2~2_combout  & !\sev|digit4|WideOr3~0_combout ))

	.dataa(\controls|Mux10~4_combout ),
	.datab(gnd),
	.datac(\controls|Equal2~2_combout ),
	.datad(\sev|digit4|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\sev|out[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \sev|out[4]~3 .lut_mask = 16'h00A0;
defparam \sev|out[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N20
cycloneive_lcell_comb \sev|digit4|WideOr2~0 (
// Equation(s):
// \sev|digit4|WideOr2~0_combout  = (\registerfile|Mux12~4_combout  & (\registerfile|Mux13~4_combout  & ((\registerfile|Mux14~4_combout ) # (!\registerfile|Mux15~4_combout )))) # (!\registerfile|Mux12~4_combout  & (\registerfile|Mux14~4_combout  & 
// (!\registerfile|Mux15~4_combout  & !\registerfile|Mux13~4_combout )))

	.dataa(\registerfile|Mux14~4_combout ),
	.datab(\registerfile|Mux15~4_combout ),
	.datac(\registerfile|Mux12~4_combout ),
	.datad(\registerfile|Mux13~4_combout ),
	.cin(gnd),
	.combout(\sev|digit4|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \sev|digit4|WideOr2~0 .lut_mask = 16'hB002;
defparam \sev|digit4|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N14
cycloneive_lcell_comb \sev|out[5]~4 (
// Equation(s):
// \sev|out[5]~4_combout  = (\controls|Mux10~4_combout  & (\controls|Equal2~2_combout  & !\sev|digit4|WideOr2~0_combout ))

	.dataa(\controls|Mux10~4_combout ),
	.datab(gnd),
	.datac(\controls|Equal2~2_combout ),
	.datad(\sev|digit4|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\sev|out[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \sev|out[5]~4 .lut_mask = 16'h00A0;
defparam \sev|out[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N8
cycloneive_lcell_comb \sev|digit4|WideOr1~0 (
// Equation(s):
// \sev|digit4|WideOr1~0_combout  = (\registerfile|Mux14~4_combout  & ((\registerfile|Mux15~4_combout  & (\registerfile|Mux12~4_combout )) # (!\registerfile|Mux15~4_combout  & ((\registerfile|Mux13~4_combout ))))) # (!\registerfile|Mux14~4_combout  & 
// (\registerfile|Mux13~4_combout  & (\registerfile|Mux15~4_combout  $ (\registerfile|Mux12~4_combout ))))

	.dataa(\registerfile|Mux14~4_combout ),
	.datab(\registerfile|Mux15~4_combout ),
	.datac(\registerfile|Mux12~4_combout ),
	.datad(\registerfile|Mux13~4_combout ),
	.cin(gnd),
	.combout(\sev|digit4|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \sev|digit4|WideOr1~0 .lut_mask = 16'hB680;
defparam \sev|digit4|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N26
cycloneive_lcell_comb \sev|out[6]~5 (
// Equation(s):
// \sev|out[6]~5_combout  = (\controls|Equal2~2_combout  & (\controls|Mux10~4_combout  & !\sev|digit4|WideOr1~0_combout ))

	.dataa(\controls|Equal2~2_combout ),
	.datab(\controls|Mux10~4_combout ),
	.datac(\sev|digit4|WideOr1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sev|out[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \sev|out[6]~5 .lut_mask = 16'h0808;
defparam \sev|out[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N18
cycloneive_lcell_comb \sev|digit4|WideOr0~0 (
// Equation(s):
// \sev|digit4|WideOr0~0_combout  = (\registerfile|Mux14~4_combout  & (\registerfile|Mux15~4_combout  & (\registerfile|Mux12~4_combout  & !\registerfile|Mux13~4_combout ))) # (!\registerfile|Mux14~4_combout  & (\registerfile|Mux13~4_combout  $ 
// (((\registerfile|Mux15~4_combout  & !\registerfile|Mux12~4_combout )))))

	.dataa(\registerfile|Mux14~4_combout ),
	.datab(\registerfile|Mux15~4_combout ),
	.datac(\registerfile|Mux12~4_combout ),
	.datad(\registerfile|Mux13~4_combout ),
	.cin(gnd),
	.combout(\sev|digit4|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \sev|digit4|WideOr0~0 .lut_mask = 16'h5184;
defparam \sev|digit4|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N4
cycloneive_lcell_comb \sev|out[7]~6 (
// Equation(s):
// \sev|out[7]~6_combout  = (\controls|Mux10~4_combout  & (\controls|Equal2~2_combout  & !\sev|digit4|WideOr0~0_combout ))

	.dataa(\controls|Mux10~4_combout ),
	.datab(gnd),
	.datac(\controls|Equal2~2_combout ),
	.datad(\sev|digit4|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\sev|out[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \sev|out[7]~6 .lut_mask = 16'h00A0;
defparam \sev|out[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N8
cycloneive_lcell_comb \sev|digit3|WideOr6~0 (
// Equation(s):
// \sev|digit3|WideOr6~0_combout  = (\registerfile|Mux8~4_combout ) # ((\registerfile|Mux9~4_combout  & ((!\registerfile|Mux10~4_combout ) # (!\registerfile|Mux11~4_combout ))) # (!\registerfile|Mux9~4_combout  & ((\registerfile|Mux10~4_combout ))))

	.dataa(\registerfile|Mux11~4_combout ),
	.datab(\registerfile|Mux9~4_combout ),
	.datac(\registerfile|Mux8~4_combout ),
	.datad(\registerfile|Mux10~4_combout ),
	.cin(gnd),
	.combout(\sev|digit3|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \sev|digit3|WideOr6~0 .lut_mask = 16'hF7FC;
defparam \sev|digit3|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N26
cycloneive_lcell_comb \sev|out[9]~7 (
// Equation(s):
// \sev|out[9]~7_combout  = (\controls|Equal2~2_combout  & (\sev|digit3|WideOr6~0_combout  & \controls|Mux10~4_combout ))

	.dataa(\controls|Equal2~2_combout ),
	.datab(gnd),
	.datac(\sev|digit3|WideOr6~0_combout ),
	.datad(\controls|Mux10~4_combout ),
	.cin(gnd),
	.combout(\sev|out[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \sev|out[9]~7 .lut_mask = 16'hA000;
defparam \sev|out[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N12
cycloneive_lcell_comb \sev|digit3|WideOr5~0 (
// Equation(s):
// \sev|digit3|WideOr5~0_combout  = (\registerfile|Mux10~4_combout  & (!\registerfile|Mux8~4_combout  & ((\registerfile|Mux11~4_combout ) # (!\registerfile|Mux9~4_combout )))) # (!\registerfile|Mux10~4_combout  & ((\registerfile|Mux9~4_combout  & 
// ((\registerfile|Mux8~4_combout ))) # (!\registerfile|Mux9~4_combout  & (\registerfile|Mux11~4_combout ))))

	.dataa(\registerfile|Mux11~4_combout ),
	.datab(\registerfile|Mux10~4_combout ),
	.datac(\registerfile|Mux8~4_combout ),
	.datad(\registerfile|Mux9~4_combout ),
	.cin(gnd),
	.combout(\sev|digit3|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \sev|digit3|WideOr5~0 .lut_mask = 16'h382E;
defparam \sev|digit3|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N30
cycloneive_lcell_comb \sev|out[10]~8 (
// Equation(s):
// \sev|out[10]~8_combout  = (\controls|Equal2~2_combout  & (\controls|Mux10~4_combout  & !\sev|digit3|WideOr5~0_combout ))

	.dataa(\controls|Equal2~2_combout ),
	.datab(\controls|Mux10~4_combout ),
	.datac(gnd),
	.datad(\sev|digit3|WideOr5~0_combout ),
	.cin(gnd),
	.combout(\sev|out[10]~8_combout ),
	.cout());
// synopsys translate_off
defparam \sev|out[10]~8 .lut_mask = 16'h0088;
defparam \sev|out[10]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N24
cycloneive_lcell_comb \sev|digit3|WideOr4~0 (
// Equation(s):
// \sev|digit3|WideOr4~0_combout  = (\registerfile|Mux10~4_combout  & (\registerfile|Mux11~4_combout  & (!\registerfile|Mux8~4_combout ))) # (!\registerfile|Mux10~4_combout  & ((\registerfile|Mux9~4_combout  & ((!\registerfile|Mux8~4_combout ))) # 
// (!\registerfile|Mux9~4_combout  & (\registerfile|Mux11~4_combout ))))

	.dataa(\registerfile|Mux11~4_combout ),
	.datab(\registerfile|Mux10~4_combout ),
	.datac(\registerfile|Mux8~4_combout ),
	.datad(\registerfile|Mux9~4_combout ),
	.cin(gnd),
	.combout(\sev|digit3|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \sev|digit3|WideOr4~0 .lut_mask = 16'h0B2A;
defparam \sev|digit3|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N8
cycloneive_lcell_comb \sev|out[11]~9 (
// Equation(s):
// \sev|out[11]~9_combout  = (\controls|Mux10~4_combout  & (\controls|Equal2~2_combout  & !\sev|digit3|WideOr4~0_combout ))

	.dataa(gnd),
	.datab(\controls|Mux10~4_combout ),
	.datac(\controls|Equal2~2_combout ),
	.datad(\sev|digit3|WideOr4~0_combout ),
	.cin(gnd),
	.combout(\sev|out[11]~9_combout ),
	.cout());
// synopsys translate_off
defparam \sev|out[11]~9 .lut_mask = 16'h00C0;
defparam \sev|out[11]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N2
cycloneive_lcell_comb \sev|digit3|WideOr3~0 (
// Equation(s):
// \sev|digit3|WideOr3~0_combout  = (\registerfile|Mux10~4_combout  & ((\registerfile|Mux11~4_combout  & (\registerfile|Mux9~4_combout )) # (!\registerfile|Mux11~4_combout  & (!\registerfile|Mux9~4_combout  & \registerfile|Mux8~4_combout )))) # 
// (!\registerfile|Mux10~4_combout  & (!\registerfile|Mux8~4_combout  & (\registerfile|Mux11~4_combout  $ (\registerfile|Mux9~4_combout ))))

	.dataa(\registerfile|Mux11~4_combout ),
	.datab(\registerfile|Mux9~4_combout ),
	.datac(\registerfile|Mux8~4_combout ),
	.datad(\registerfile|Mux10~4_combout ),
	.cin(gnd),
	.combout(\sev|digit3|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \sev|digit3|WideOr3~0 .lut_mask = 16'h9806;
defparam \sev|digit3|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N28
cycloneive_lcell_comb \sev|out[12]~10 (
// Equation(s):
// \sev|out[12]~10_combout  = (\controls|Equal2~2_combout  & (\controls|Mux10~4_combout  & !\sev|digit3|WideOr3~0_combout ))

	.dataa(\controls|Equal2~2_combout ),
	.datab(\controls|Mux10~4_combout ),
	.datac(gnd),
	.datad(\sev|digit3|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\sev|out[12]~10_combout ),
	.cout());
// synopsys translate_off
defparam \sev|out[12]~10 .lut_mask = 16'h0088;
defparam \sev|out[12]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N14
cycloneive_lcell_comb \sev|digit3|WideOr2~0 (
// Equation(s):
// \sev|digit3|WideOr2~0_combout  = (\registerfile|Mux9~4_combout  & (\registerfile|Mux8~4_combout  & ((\registerfile|Mux10~4_combout ) # (!\registerfile|Mux11~4_combout )))) # (!\registerfile|Mux9~4_combout  & (!\registerfile|Mux11~4_combout  & 
// (!\registerfile|Mux8~4_combout  & \registerfile|Mux10~4_combout )))

	.dataa(\registerfile|Mux11~4_combout ),
	.datab(\registerfile|Mux9~4_combout ),
	.datac(\registerfile|Mux8~4_combout ),
	.datad(\registerfile|Mux10~4_combout ),
	.cin(gnd),
	.combout(\sev|digit3|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \sev|digit3|WideOr2~0 .lut_mask = 16'hC140;
defparam \sev|digit3|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N0
cycloneive_lcell_comb \sev|out[13]~11 (
// Equation(s):
// \sev|out[13]~11_combout  = (\controls|Equal2~2_combout  & (!\sev|digit3|WideOr2~0_combout  & \controls|Mux10~4_combout ))

	.dataa(\controls|Equal2~2_combout ),
	.datab(\sev|digit3|WideOr2~0_combout ),
	.datac(gnd),
	.datad(\controls|Mux10~4_combout ),
	.cin(gnd),
	.combout(\sev|out[13]~11_combout ),
	.cout());
// synopsys translate_off
defparam \sev|out[13]~11 .lut_mask = 16'h2200;
defparam \sev|out[13]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N10
cycloneive_lcell_comb \sev|digit3|WideOr1~0 (
// Equation(s):
// \sev|digit3|WideOr1~0_combout  = (\registerfile|Mux10~4_combout  & ((\registerfile|Mux11~4_combout  & (\registerfile|Mux8~4_combout )) # (!\registerfile|Mux11~4_combout  & ((\registerfile|Mux9~4_combout ))))) # (!\registerfile|Mux10~4_combout  & 
// (\registerfile|Mux9~4_combout  & (\registerfile|Mux11~4_combout  $ (\registerfile|Mux8~4_combout ))))

	.dataa(\registerfile|Mux11~4_combout ),
	.datab(\registerfile|Mux10~4_combout ),
	.datac(\registerfile|Mux8~4_combout ),
	.datad(\registerfile|Mux9~4_combout ),
	.cin(gnd),
	.combout(\sev|digit3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \sev|digit3|WideOr1~0 .lut_mask = 16'hD680;
defparam \sev|digit3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N22
cycloneive_lcell_comb \sev|out[14]~12 (
// Equation(s):
// \sev|out[14]~12_combout  = (\controls|Mux10~4_combout  & (\controls|Equal2~2_combout  & !\sev|digit3|WideOr1~0_combout ))

	.dataa(\controls|Mux10~4_combout ),
	.datab(gnd),
	.datac(\controls|Equal2~2_combout ),
	.datad(\sev|digit3|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\sev|out[14]~12_combout ),
	.cout());
// synopsys translate_off
defparam \sev|out[14]~12 .lut_mask = 16'h00A0;
defparam \sev|out[14]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N4
cycloneive_lcell_comb \sev|digit3|WideOr0~0 (
// Equation(s):
// \sev|digit3|WideOr0~0_combout  = (\registerfile|Mux10~4_combout  & (\registerfile|Mux11~4_combout  & (\registerfile|Mux8~4_combout  & !\registerfile|Mux9~4_combout ))) # (!\registerfile|Mux10~4_combout  & (\registerfile|Mux9~4_combout  $ 
// (((\registerfile|Mux11~4_combout  & !\registerfile|Mux8~4_combout )))))

	.dataa(\registerfile|Mux11~4_combout ),
	.datab(\registerfile|Mux10~4_combout ),
	.datac(\registerfile|Mux8~4_combout ),
	.datad(\registerfile|Mux9~4_combout ),
	.cin(gnd),
	.combout(\sev|digit3|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \sev|digit3|WideOr0~0 .lut_mask = 16'h3182;
defparam \sev|digit3|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N6
cycloneive_lcell_comb \sev|out[15]~13 (
// Equation(s):
// \sev|out[15]~13_combout  = (\controls|Equal2~2_combout  & (!\sev|digit3|WideOr0~0_combout  & \controls|Mux10~4_combout ))

	.dataa(\controls|Equal2~2_combout ),
	.datab(\sev|digit3|WideOr0~0_combout ),
	.datac(gnd),
	.datad(\controls|Mux10~4_combout ),
	.cin(gnd),
	.combout(\sev|out[15]~13_combout ),
	.cout());
// synopsys translate_off
defparam \sev|out[15]~13 .lut_mask = 16'h2200;
defparam \sev|out[15]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N8
cycloneive_lcell_comb \sev|digit2|WideOr6~0 (
// Equation(s):
// \sev|digit2|WideOr6~0_combout  = (\registerfile|Mux4~4_combout ) # ((\registerfile|Mux6~4_combout  & ((!\registerfile|Mux5~4_combout ) # (!\registerfile|Mux7~4_combout ))) # (!\registerfile|Mux6~4_combout  & ((\registerfile|Mux5~4_combout ))))

	.dataa(\registerfile|Mux6~4_combout ),
	.datab(\registerfile|Mux7~4_combout ),
	.datac(\registerfile|Mux5~4_combout ),
	.datad(\registerfile|Mux4~4_combout ),
	.cin(gnd),
	.combout(\sev|digit2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \sev|digit2|WideOr6~0 .lut_mask = 16'hFF7A;
defparam \sev|digit2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N2
cycloneive_lcell_comb \sev|out[17]~14 (
// Equation(s):
// \sev|out[17]~14_combout  = (\sev|digit2|WideOr6~0_combout  & (\controls|Mux10~4_combout  & \controls|Equal2~2_combout ))

	.dataa(\sev|digit2|WideOr6~0_combout ),
	.datab(\controls|Mux10~4_combout ),
	.datac(\controls|Equal2~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sev|out[17]~14_combout ),
	.cout());
// synopsys translate_off
defparam \sev|out[17]~14 .lut_mask = 16'h8080;
defparam \sev|out[17]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N18
cycloneive_lcell_comb \sev|digit2|WideOr5~0 (
// Equation(s):
// \sev|digit2|WideOr5~0_combout  = (\registerfile|Mux6~4_combout  & (!\registerfile|Mux4~4_combout  & ((\registerfile|Mux7~4_combout ) # (!\registerfile|Mux5~4_combout )))) # (!\registerfile|Mux6~4_combout  & ((\registerfile|Mux5~4_combout  & 
// (\registerfile|Mux4~4_combout )) # (!\registerfile|Mux5~4_combout  & ((\registerfile|Mux7~4_combout )))))

	.dataa(\registerfile|Mux4~4_combout ),
	.datab(\registerfile|Mux7~4_combout ),
	.datac(\registerfile|Mux5~4_combout ),
	.datad(\registerfile|Mux6~4_combout ),
	.cin(gnd),
	.combout(\sev|digit2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \sev|digit2|WideOr5~0 .lut_mask = 16'h45AC;
defparam \sev|digit2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N20
cycloneive_lcell_comb \sev|out[18]~15 (
// Equation(s):
// \sev|out[18]~15_combout  = (\controls|Equal2~2_combout  & (\controls|Mux10~4_combout  & !\sev|digit2|WideOr5~0_combout ))

	.dataa(\controls|Equal2~2_combout ),
	.datab(gnd),
	.datac(\controls|Mux10~4_combout ),
	.datad(\sev|digit2|WideOr5~0_combout ),
	.cin(gnd),
	.combout(\sev|out[18]~15_combout ),
	.cout());
// synopsys translate_off
defparam \sev|out[18]~15 .lut_mask = 16'h00A0;
defparam \sev|out[18]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N30
cycloneive_lcell_comb \sev|digit2|WideOr4~0 (
// Equation(s):
// \sev|digit2|WideOr4~0_combout  = (\registerfile|Mux6~4_combout  & (\registerfile|Mux7~4_combout  & ((!\registerfile|Mux4~4_combout )))) # (!\registerfile|Mux6~4_combout  & ((\registerfile|Mux5~4_combout  & ((!\registerfile|Mux4~4_combout ))) # 
// (!\registerfile|Mux5~4_combout  & (\registerfile|Mux7~4_combout ))))

	.dataa(\registerfile|Mux6~4_combout ),
	.datab(\registerfile|Mux7~4_combout ),
	.datac(\registerfile|Mux5~4_combout ),
	.datad(\registerfile|Mux4~4_combout ),
	.cin(gnd),
	.combout(\sev|digit2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \sev|digit2|WideOr4~0 .lut_mask = 16'h04DC;
defparam \sev|digit2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N28
cycloneive_lcell_comb \sev|out[19]~16 (
// Equation(s):
// \sev|out[19]~16_combout  = (\controls|Equal2~2_combout  & (\controls|Mux10~4_combout  & !\sev|digit2|WideOr4~0_combout ))

	.dataa(\controls|Equal2~2_combout ),
	.datab(\controls|Mux10~4_combout ),
	.datac(\sev|digit2|WideOr4~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sev|out[19]~16_combout ),
	.cout());
// synopsys translate_off
defparam \sev|out[19]~16 .lut_mask = 16'h0808;
defparam \sev|out[19]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N0
cycloneive_lcell_comb \sev|digit2|WideOr3~0 (
// Equation(s):
// \sev|digit2|WideOr3~0_combout  = (\registerfile|Mux6~4_combout  & ((\registerfile|Mux7~4_combout  & ((\registerfile|Mux5~4_combout ))) # (!\registerfile|Mux7~4_combout  & (\registerfile|Mux4~4_combout  & !\registerfile|Mux5~4_combout )))) # 
// (!\registerfile|Mux6~4_combout  & (!\registerfile|Mux4~4_combout  & (\registerfile|Mux7~4_combout  $ (\registerfile|Mux5~4_combout ))))

	.dataa(\registerfile|Mux4~4_combout ),
	.datab(\registerfile|Mux7~4_combout ),
	.datac(\registerfile|Mux5~4_combout ),
	.datad(\registerfile|Mux6~4_combout ),
	.cin(gnd),
	.combout(\sev|digit2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \sev|digit2|WideOr3~0 .lut_mask = 16'hC214;
defparam \sev|digit2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N26
cycloneive_lcell_comb \sev|out[20]~17 (
// Equation(s):
// \sev|out[20]~17_combout  = (\controls|Equal2~2_combout  & (\controls|Mux10~4_combout  & !\sev|digit2|WideOr3~0_combout ))

	.dataa(\controls|Equal2~2_combout ),
	.datab(gnd),
	.datac(\controls|Mux10~4_combout ),
	.datad(\sev|digit2|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\sev|out[20]~17_combout ),
	.cout());
// synopsys translate_off
defparam \sev|out[20]~17 .lut_mask = 16'h00A0;
defparam \sev|out[20]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N28
cycloneive_lcell_comb \sev|digit2|WideOr2~0 (
// Equation(s):
// \sev|digit2|WideOr2~0_combout  = (\registerfile|Mux4~4_combout  & (\registerfile|Mux5~4_combout  & ((\registerfile|Mux6~4_combout ) # (!\registerfile|Mux7~4_combout )))) # (!\registerfile|Mux4~4_combout  & (!\registerfile|Mux7~4_combout  & 
// (!\registerfile|Mux5~4_combout  & \registerfile|Mux6~4_combout )))

	.dataa(\registerfile|Mux4~4_combout ),
	.datab(\registerfile|Mux7~4_combout ),
	.datac(\registerfile|Mux5~4_combout ),
	.datad(\registerfile|Mux6~4_combout ),
	.cin(gnd),
	.combout(\sev|digit2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \sev|digit2|WideOr2~0 .lut_mask = 16'hA120;
defparam \sev|digit2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N14
cycloneive_lcell_comb \sev|out[21]~18 (
// Equation(s):
// \sev|out[21]~18_combout  = (\controls|Equal2~2_combout  & (\controls|Mux10~4_combout  & !\sev|digit2|WideOr2~0_combout ))

	.dataa(\controls|Equal2~2_combout ),
	.datab(gnd),
	.datac(\controls|Mux10~4_combout ),
	.datad(\sev|digit2|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\sev|out[21]~18_combout ),
	.cout());
// synopsys translate_off
defparam \sev|out[21]~18 .lut_mask = 16'h00A0;
defparam \sev|out[21]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N16
cycloneive_lcell_comb \sev|digit2|WideOr1~0 (
// Equation(s):
// \sev|digit2|WideOr1~0_combout  = (\registerfile|Mux4~4_combout  & ((\registerfile|Mux7~4_combout  & ((\registerfile|Mux6~4_combout ))) # (!\registerfile|Mux7~4_combout  & (\registerfile|Mux5~4_combout )))) # (!\registerfile|Mux4~4_combout  & 
// (\registerfile|Mux5~4_combout  & (\registerfile|Mux7~4_combout  $ (\registerfile|Mux6~4_combout ))))

	.dataa(\registerfile|Mux4~4_combout ),
	.datab(\registerfile|Mux7~4_combout ),
	.datac(\registerfile|Mux5~4_combout ),
	.datad(\registerfile|Mux6~4_combout ),
	.cin(gnd),
	.combout(\sev|digit2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \sev|digit2|WideOr1~0 .lut_mask = 16'hB860;
defparam \sev|digit2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N2
cycloneive_lcell_comb \sev|out[22]~19 (
// Equation(s):
// \sev|out[22]~19_combout  = (\controls|Equal2~2_combout  & (\controls|Mux10~4_combout  & !\sev|digit2|WideOr1~0_combout ))

	.dataa(\controls|Equal2~2_combout ),
	.datab(gnd),
	.datac(\controls|Mux10~4_combout ),
	.datad(\sev|digit2|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\sev|out[22]~19_combout ),
	.cout());
// synopsys translate_off
defparam \sev|out[22]~19 .lut_mask = 16'h00A0;
defparam \sev|out[22]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N12
cycloneive_lcell_comb \sev|digit2|WideOr0~0 (
// Equation(s):
// \sev|digit2|WideOr0~0_combout  = (\registerfile|Mux5~4_combout  & (!\registerfile|Mux6~4_combout  & ((\registerfile|Mux4~4_combout ) # (!\registerfile|Mux7~4_combout )))) # (!\registerfile|Mux5~4_combout  & (\registerfile|Mux7~4_combout  & 
// (\registerfile|Mux4~4_combout  $ (!\registerfile|Mux6~4_combout ))))

	.dataa(\registerfile|Mux4~4_combout ),
	.datab(\registerfile|Mux7~4_combout ),
	.datac(\registerfile|Mux5~4_combout ),
	.datad(\registerfile|Mux6~4_combout ),
	.cin(gnd),
	.combout(\sev|digit2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \sev|digit2|WideOr0~0 .lut_mask = 16'h08B4;
defparam \sev|digit2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N22
cycloneive_lcell_comb \sev|out[23]~20 (
// Equation(s):
// \sev|out[23]~20_combout  = (\controls|Equal2~2_combout  & (\controls|Mux10~4_combout  & !\sev|digit2|WideOr0~0_combout ))

	.dataa(\controls|Equal2~2_combout ),
	.datab(gnd),
	.datac(\controls|Mux10~4_combout ),
	.datad(\sev|digit2|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\sev|out[23]~20_combout ),
	.cout());
// synopsys translate_off
defparam \sev|out[23]~20 .lut_mask = 16'h00A0;
defparam \sev|out[23]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N16
cycloneive_lcell_comb \sev|digit1|WideOr6~0 (
// Equation(s):
// \sev|digit1|WideOr6~0_combout  = (\registerfile|Mux0~4_combout ) # ((\registerfile|Mux2~4_combout  & ((!\registerfile|Mux3~4_combout ) # (!\registerfile|Mux1~4_combout ))) # (!\registerfile|Mux2~4_combout  & (\registerfile|Mux1~4_combout )))

	.dataa(\registerfile|Mux2~4_combout ),
	.datab(\registerfile|Mux1~4_combout ),
	.datac(\registerfile|Mux3~4_combout ),
	.datad(\registerfile|Mux0~4_combout ),
	.cin(gnd),
	.combout(\sev|digit1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \sev|digit1|WideOr6~0 .lut_mask = 16'hFF6E;
defparam \sev|digit1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N2
cycloneive_lcell_comb \sev|out[25]~21 (
// Equation(s):
// \sev|out[25]~21_combout  = (\controls|Mux10~4_combout  & (\controls|Equal2~2_combout  & \sev|digit1|WideOr6~0_combout ))

	.dataa(\controls|Mux10~4_combout ),
	.datab(gnd),
	.datac(\controls|Equal2~2_combout ),
	.datad(\sev|digit1|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\sev|out[25]~21_combout ),
	.cout());
// synopsys translate_off
defparam \sev|out[25]~21 .lut_mask = 16'hA000;
defparam \sev|out[25]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N20
cycloneive_lcell_comb \sev|digit1|WideOr5~0 (
// Equation(s):
// \sev|digit1|WideOr5~0_combout  = (\registerfile|Mux2~4_combout  & (!\registerfile|Mux0~4_combout  & ((\registerfile|Mux3~4_combout ) # (!\registerfile|Mux1~4_combout )))) # (!\registerfile|Mux2~4_combout  & ((\registerfile|Mux1~4_combout  & 
// ((\registerfile|Mux0~4_combout ))) # (!\registerfile|Mux1~4_combout  & (\registerfile|Mux3~4_combout ))))

	.dataa(\registerfile|Mux2~4_combout ),
	.datab(\registerfile|Mux1~4_combout ),
	.datac(\registerfile|Mux3~4_combout ),
	.datad(\registerfile|Mux0~4_combout ),
	.cin(gnd),
	.combout(\sev|digit1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \sev|digit1|WideOr5~0 .lut_mask = 16'h54B2;
defparam \sev|digit1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N14
cycloneive_lcell_comb \sev|out[26]~22 (
// Equation(s):
// \sev|out[26]~22_combout  = (\controls|Mux10~4_combout  & (\controls|Equal2~2_combout  & !\sev|digit1|WideOr5~0_combout ))

	.dataa(\controls|Mux10~4_combout ),
	.datab(gnd),
	.datac(\controls|Equal2~2_combout ),
	.datad(\sev|digit1|WideOr5~0_combout ),
	.cin(gnd),
	.combout(\sev|out[26]~22_combout ),
	.cout());
// synopsys translate_off
defparam \sev|out[26]~22 .lut_mask = 16'h00A0;
defparam \sev|out[26]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N0
cycloneive_lcell_comb \sev|digit1|WideOr4~0 (
// Equation(s):
// \sev|digit1|WideOr4~0_combout  = (\registerfile|Mux2~4_combout  & (((\registerfile|Mux3~4_combout  & !\registerfile|Mux0~4_combout )))) # (!\registerfile|Mux2~4_combout  & ((\registerfile|Mux1~4_combout  & ((!\registerfile|Mux0~4_combout ))) # 
// (!\registerfile|Mux1~4_combout  & (\registerfile|Mux3~4_combout ))))

	.dataa(\registerfile|Mux2~4_combout ),
	.datab(\registerfile|Mux1~4_combout ),
	.datac(\registerfile|Mux3~4_combout ),
	.datad(\registerfile|Mux0~4_combout ),
	.cin(gnd),
	.combout(\sev|digit1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \sev|digit1|WideOr4~0 .lut_mask = 16'h10F4;
defparam \sev|digit1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N26
cycloneive_lcell_comb \sev|out[27]~23 (
// Equation(s):
// \sev|out[27]~23_combout  = (\controls|Mux10~4_combout  & (!\sev|digit1|WideOr4~0_combout  & \controls|Equal2~2_combout ))

	.dataa(\controls|Mux10~4_combout ),
	.datab(\sev|digit1|WideOr4~0_combout ),
	.datac(\controls|Equal2~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sev|out[27]~23_combout ),
	.cout());
// synopsys translate_off
defparam \sev|out[27]~23 .lut_mask = 16'h2020;
defparam \sev|out[27]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N12
cycloneive_lcell_comb \sev|digit1|WideOr3~0 (
// Equation(s):
// \sev|digit1|WideOr3~0_combout  = (\registerfile|Mux2~4_combout  & ((\registerfile|Mux1~4_combout  & (\registerfile|Mux3~4_combout )) # (!\registerfile|Mux1~4_combout  & (!\registerfile|Mux3~4_combout  & \registerfile|Mux0~4_combout )))) # 
// (!\registerfile|Mux2~4_combout  & (!\registerfile|Mux0~4_combout  & (\registerfile|Mux1~4_combout  $ (\registerfile|Mux3~4_combout ))))

	.dataa(\registerfile|Mux2~4_combout ),
	.datab(\registerfile|Mux1~4_combout ),
	.datac(\registerfile|Mux3~4_combout ),
	.datad(\registerfile|Mux0~4_combout ),
	.cin(gnd),
	.combout(\sev|digit1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \sev|digit1|WideOr3~0 .lut_mask = 16'h8294;
defparam \sev|digit1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N22
cycloneive_lcell_comb \sev|out[28]~24 (
// Equation(s):
// \sev|out[28]~24_combout  = (\controls|Mux10~4_combout  & (\controls|Equal2~2_combout  & !\sev|digit1|WideOr3~0_combout ))

	.dataa(\controls|Mux10~4_combout ),
	.datab(gnd),
	.datac(\controls|Equal2~2_combout ),
	.datad(\sev|digit1|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\sev|out[28]~24_combout ),
	.cout());
// synopsys translate_off
defparam \sev|out[28]~24 .lut_mask = 16'h00A0;
defparam \sev|out[28]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N24
cycloneive_lcell_comb \sev|digit1|WideOr2~0 (
// Equation(s):
// \sev|digit1|WideOr2~0_combout  = (\registerfile|Mux1~4_combout  & (\registerfile|Mux0~4_combout  & ((\registerfile|Mux2~4_combout ) # (!\registerfile|Mux3~4_combout )))) # (!\registerfile|Mux1~4_combout  & (\registerfile|Mux2~4_combout  & 
// (!\registerfile|Mux3~4_combout  & !\registerfile|Mux0~4_combout )))

	.dataa(\registerfile|Mux2~4_combout ),
	.datab(\registerfile|Mux1~4_combout ),
	.datac(\registerfile|Mux3~4_combout ),
	.datad(\registerfile|Mux0~4_combout ),
	.cin(gnd),
	.combout(\sev|digit1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \sev|digit1|WideOr2~0 .lut_mask = 16'h8C02;
defparam \sev|digit1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N18
cycloneive_lcell_comb \sev|out[29]~25 (
// Equation(s):
// \sev|out[29]~25_combout  = (\controls|Mux10~4_combout  & (\controls|Equal2~2_combout  & !\sev|digit1|WideOr2~0_combout ))

	.dataa(\controls|Mux10~4_combout ),
	.datab(gnd),
	.datac(\controls|Equal2~2_combout ),
	.datad(\sev|digit1|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\sev|out[29]~25_combout ),
	.cout());
// synopsys translate_off
defparam \sev|out[29]~25 .lut_mask = 16'h00A0;
defparam \sev|out[29]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N28
cycloneive_lcell_comb \sev|digit1|WideOr1~0 (
// Equation(s):
// \sev|digit1|WideOr1~0_combout  = (\registerfile|Mux2~4_combout  & ((\registerfile|Mux3~4_combout  & ((\registerfile|Mux0~4_combout ))) # (!\registerfile|Mux3~4_combout  & (\registerfile|Mux1~4_combout )))) # (!\registerfile|Mux2~4_combout  & 
// (\registerfile|Mux1~4_combout  & (\registerfile|Mux3~4_combout  $ (\registerfile|Mux0~4_combout ))))

	.dataa(\registerfile|Mux2~4_combout ),
	.datab(\registerfile|Mux1~4_combout ),
	.datac(\registerfile|Mux3~4_combout ),
	.datad(\registerfile|Mux0~4_combout ),
	.cin(gnd),
	.combout(\sev|digit1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \sev|digit1|WideOr1~0 .lut_mask = 16'hAC48;
defparam \sev|digit1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N14
cycloneive_lcell_comb \sev|out[30]~26 (
// Equation(s):
// \sev|out[30]~26_combout  = (\controls|Equal2~2_combout  & (\controls|Mux10~4_combout  & !\sev|digit1|WideOr1~0_combout ))

	.dataa(\controls|Equal2~2_combout ),
	.datab(gnd),
	.datac(\controls|Mux10~4_combout ),
	.datad(\sev|digit1|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\sev|out[30]~26_combout ),
	.cout());
// synopsys translate_off
defparam \sev|out[30]~26 .lut_mask = 16'h00A0;
defparam \sev|out[30]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N30
cycloneive_lcell_comb \sev|digit1|WideOr0~0 (
// Equation(s):
// \sev|digit1|WideOr0~0_combout  = (\registerfile|Mux2~4_combout  & (!\registerfile|Mux1~4_combout  & (\registerfile|Mux3~4_combout  & \registerfile|Mux0~4_combout ))) # (!\registerfile|Mux2~4_combout  & (\registerfile|Mux1~4_combout  $ 
// (((\registerfile|Mux3~4_combout  & !\registerfile|Mux0~4_combout )))))

	.dataa(\registerfile|Mux2~4_combout ),
	.datab(\registerfile|Mux1~4_combout ),
	.datac(\registerfile|Mux3~4_combout ),
	.datad(\registerfile|Mux0~4_combout ),
	.cin(gnd),
	.combout(\sev|digit1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \sev|digit1|WideOr0~0 .lut_mask = 16'h6414;
defparam \sev|digit1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N24
cycloneive_lcell_comb \sev|out[31]~27 (
// Equation(s):
// \sev|out[31]~27_combout  = (\controls|Mux10~4_combout  & (\controls|Equal2~2_combout  & !\sev|digit1|WideOr0~0_combout ))

	.dataa(gnd),
	.datab(\controls|Mux10~4_combout ),
	.datac(\controls|Equal2~2_combout ),
	.datad(\sev|digit1|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\sev|out[31]~27_combout ),
	.cout());
// synopsys translate_off
defparam \sev|out[31]~27 .lut_mask = 16'h00C0;
defparam \sev|out[31]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N18
cycloneive_lcell_comb \sev2|digit4|WideOr6~3 (
// Equation(s):
// \sev2|digit4|WideOr6~3_combout  = (\BR|reg_out[1]~14_combout  & ((!\BR|reg_out[2]~13_combout ) # (!\BR|reg_out[0]~15_combout ))) # (!\BR|reg_out[1]~14_combout  & ((\BR|reg_out[2]~13_combout )))

	.dataa(gnd),
	.datab(\BR|reg_out[1]~14_combout ),
	.datac(\BR|reg_out[0]~15_combout ),
	.datad(\BR|reg_out[2]~13_combout ),
	.cin(gnd),
	.combout(\sev2|digit4|WideOr6~3_combout ),
	.cout());
// synopsys translate_off
defparam \sev2|digit4|WideOr6~3 .lut_mask = 16'h3FCC;
defparam \sev2|digit4|WideOr6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N12
cycloneive_lcell_comb \sev2|digit4|WideOr6~6 (
// Equation(s):
// \sev2|digit4|WideOr6~6_combout  = (\IR|reg_out [0] & ((\BR|reg_out[3]~12_combout ) # (\sev2|digit4|WideOr6~3_combout )))

	.dataa(\BR|reg_out[3]~12_combout ),
	.datab(gnd),
	.datac(\IR|reg_out [0]),
	.datad(\sev2|digit4|WideOr6~3_combout ),
	.cin(gnd),
	.combout(\sev2|digit4|WideOr6~6_combout ),
	.cout());
// synopsys translate_off
defparam \sev2|digit4|WideOr6~6 .lut_mask = 16'hF0A0;
defparam \sev2|digit4|WideOr6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N24
cycloneive_lcell_comb \sev2|out[1]~0 (
// Equation(s):
// \sev2|out[1]~0_combout  = (\controls|Mux10~4_combout  & (\controls|Equal2~2_combout  & \sev2|digit4|WideOr6~6_combout ))

	.dataa(gnd),
	.datab(\controls|Mux10~4_combout ),
	.datac(\controls|Equal2~2_combout ),
	.datad(\sev2|digit4|WideOr6~6_combout ),
	.cin(gnd),
	.combout(\sev2|out[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sev2|out[1]~0 .lut_mask = 16'hC000;
defparam \sev2|out[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N30
cycloneive_lcell_comb \sev2|digit4|WideOr5~2 (
// Equation(s):
// \sev2|digit4|WideOr5~2_combout  = (\BR|reg_out[1]~14_combout  & (!\BR|reg_out[3]~12_combout  & ((\BR|reg_out[0]~15_combout ) # (!\BR|reg_out[2]~13_combout )))) # (!\BR|reg_out[1]~14_combout  & ((\BR|reg_out[2]~13_combout  & ((\BR|reg_out[3]~12_combout ))) 
// # (!\BR|reg_out[2]~13_combout  & (\BR|reg_out[0]~15_combout ))))

	.dataa(\BR|reg_out[0]~15_combout ),
	.datab(\BR|reg_out[1]~14_combout ),
	.datac(\BR|reg_out[3]~12_combout ),
	.datad(\BR|reg_out[2]~13_combout ),
	.cin(gnd),
	.combout(\sev2|digit4|WideOr5~2_combout ),
	.cout());
// synopsys translate_off
defparam \sev2|digit4|WideOr5~2 .lut_mask = 16'h382E;
defparam \sev2|digit4|WideOr5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y11_N14
cycloneive_lcell_comb \sev2|out[2]~27 (
// Equation(s):
// \sev2|out[2]~27_combout  = (\controls|Equal2~2_combout  & (\controls|Mux10~4_combout  & ((!\IR|reg_out [0]) # (!\sev2|digit4|WideOr5~2_combout ))))

	.dataa(\controls|Equal2~2_combout ),
	.datab(\sev2|digit4|WideOr5~2_combout ),
	.datac(\IR|reg_out [0]),
	.datad(\controls|Mux10~4_combout ),
	.cin(gnd),
	.combout(\sev2|out[2]~27_combout ),
	.cout());
// synopsys translate_off
defparam \sev2|out[2]~27 .lut_mask = 16'h2A00;
defparam \sev2|out[2]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N8
cycloneive_lcell_comb \sev2|digit4|WideOr4~2 (
// Equation(s):
// \sev2|digit4|WideOr4~2_combout  = (\BR|reg_out[1]~14_combout  & (\BR|reg_out[0]~15_combout  & (!\BR|reg_out[3]~12_combout ))) # (!\BR|reg_out[1]~14_combout  & ((\BR|reg_out[2]~13_combout  & ((!\BR|reg_out[3]~12_combout ))) # (!\BR|reg_out[2]~13_combout  & 
// (\BR|reg_out[0]~15_combout ))))

	.dataa(\BR|reg_out[0]~15_combout ),
	.datab(\BR|reg_out[1]~14_combout ),
	.datac(\BR|reg_out[3]~12_combout ),
	.datad(\BR|reg_out[2]~13_combout ),
	.cin(gnd),
	.combout(\sev2|digit4|WideOr4~2_combout ),
	.cout());
// synopsys translate_off
defparam \sev2|digit4|WideOr4~2 .lut_mask = 16'h0B2A;
defparam \sev2|digit4|WideOr4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y11_N28
cycloneive_lcell_comb \sev2|out[3]~26 (
// Equation(s):
// \sev2|out[3]~26_combout  = (\controls|Equal2~2_combout  & (\controls|Mux10~4_combout  & ((!\IR|reg_out [0]) # (!\sev2|digit4|WideOr4~2_combout ))))

	.dataa(\controls|Equal2~2_combout ),
	.datab(\sev2|digit4|WideOr4~2_combout ),
	.datac(\IR|reg_out [0]),
	.datad(\controls|Mux10~4_combout ),
	.cin(gnd),
	.combout(\sev2|out[3]~26_combout ),
	.cout());
// synopsys translate_off
defparam \sev2|out[3]~26 .lut_mask = 16'h2A00;
defparam \sev2|out[3]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N10
cycloneive_lcell_comb \sev2|digit4|WideOr3~2 (
// Equation(s):
// \sev2|digit4|WideOr3~2_combout  = (\BR|reg_out[1]~14_combout  & ((\BR|reg_out[0]~15_combout  & (\BR|reg_out[2]~13_combout )) # (!\BR|reg_out[0]~15_combout  & (!\BR|reg_out[2]~13_combout  & \BR|reg_out[3]~12_combout )))) # (!\BR|reg_out[1]~14_combout  & 
// (!\BR|reg_out[3]~12_combout  & (\BR|reg_out[0]~15_combout  $ (\BR|reg_out[2]~13_combout ))))

	.dataa(\BR|reg_out[0]~15_combout ),
	.datab(\BR|reg_out[2]~13_combout ),
	.datac(\BR|reg_out[3]~12_combout ),
	.datad(\BR|reg_out[1]~14_combout ),
	.cin(gnd),
	.combout(\sev2|digit4|WideOr3~2_combout ),
	.cout());
// synopsys translate_off
defparam \sev2|digit4|WideOr3~2 .lut_mask = 16'h9806;
defparam \sev2|digit4|WideOr3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N14
cycloneive_lcell_comb \sev2|out[4]~25 (
// Equation(s):
// \sev2|out[4]~25_combout  = (\controls|Mux10~4_combout  & (\controls|Equal2~2_combout  & ((!\sev2|digit4|WideOr3~2_combout ) # (!\IR|reg_out [0]))))

	.dataa(\IR|reg_out [0]),
	.datab(\controls|Mux10~4_combout ),
	.datac(\controls|Equal2~2_combout ),
	.datad(\sev2|digit4|WideOr3~2_combout ),
	.cin(gnd),
	.combout(\sev2|out[4]~25_combout ),
	.cout());
// synopsys translate_off
defparam \sev2|out[4]~25 .lut_mask = 16'h40C0;
defparam \sev2|out[4]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N4
cycloneive_lcell_comb \sev2|digit4|WideOr2~2 (
// Equation(s):
// \sev2|digit4|WideOr2~2_combout  = (\BR|reg_out[3]~12_combout  & (\BR|reg_out[2]~13_combout  & ((\BR|reg_out[1]~14_combout ) # (!\BR|reg_out[0]~15_combout )))) # (!\BR|reg_out[3]~12_combout  & (!\BR|reg_out[0]~15_combout  & (\BR|reg_out[1]~14_combout  & 
// !\BR|reg_out[2]~13_combout )))

	.dataa(\BR|reg_out[0]~15_combout ),
	.datab(\BR|reg_out[1]~14_combout ),
	.datac(\BR|reg_out[3]~12_combout ),
	.datad(\BR|reg_out[2]~13_combout ),
	.cin(gnd),
	.combout(\sev2|digit4|WideOr2~2_combout ),
	.cout());
// synopsys translate_off
defparam \sev2|digit4|WideOr2~2 .lut_mask = 16'hD004;
defparam \sev2|digit4|WideOr2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y11_N26
cycloneive_lcell_comb \sev2|out[5]~24 (
// Equation(s):
// \sev2|out[5]~24_combout  = (\controls|Equal2~2_combout  & (\controls|Mux10~4_combout  & ((!\IR|reg_out [0]) # (!\sev2|digit4|WideOr2~2_combout ))))

	.dataa(\controls|Equal2~2_combout ),
	.datab(\sev2|digit4|WideOr2~2_combout ),
	.datac(\IR|reg_out [0]),
	.datad(\controls|Mux10~4_combout ),
	.cin(gnd),
	.combout(\sev2|out[5]~24_combout ),
	.cout());
// synopsys translate_off
defparam \sev2|out[5]~24 .lut_mask = 16'h2A00;
defparam \sev2|out[5]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N6
cycloneive_lcell_comb \sev2|digit4|WideOr1~2 (
// Equation(s):
// \sev2|digit4|WideOr1~2_combout  = (\BR|reg_out[3]~12_combout  & ((\BR|reg_out[0]~15_combout  & ((\BR|reg_out[1]~14_combout ))) # (!\BR|reg_out[0]~15_combout  & (\BR|reg_out[2]~13_combout )))) # (!\BR|reg_out[3]~12_combout  & (\BR|reg_out[2]~13_combout  & 
// (\BR|reg_out[0]~15_combout  $ (\BR|reg_out[1]~14_combout ))))

	.dataa(\BR|reg_out[0]~15_combout ),
	.datab(\BR|reg_out[2]~13_combout ),
	.datac(\BR|reg_out[3]~12_combout ),
	.datad(\BR|reg_out[1]~14_combout ),
	.cin(gnd),
	.combout(\sev2|digit4|WideOr1~2_combout ),
	.cout());
// synopsys translate_off
defparam \sev2|digit4|WideOr1~2 .lut_mask = 16'hE448;
defparam \sev2|digit4|WideOr1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N20
cycloneive_lcell_comb \sev2|out[6]~23 (
// Equation(s):
// \sev2|out[6]~23_combout  = (\controls|Mux10~4_combout  & (\controls|Equal2~2_combout  & ((!\sev2|digit4|WideOr1~2_combout ) # (!\IR|reg_out [0]))))

	.dataa(\IR|reg_out [0]),
	.datab(\controls|Mux10~4_combout ),
	.datac(\controls|Equal2~2_combout ),
	.datad(\sev2|digit4|WideOr1~2_combout ),
	.cin(gnd),
	.combout(\sev2|out[6]~23_combout ),
	.cout());
// synopsys translate_off
defparam \sev2|out[6]~23 .lut_mask = 16'h40C0;
defparam \sev2|out[6]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N16
cycloneive_lcell_comb \sev2|digit4|WideOr0~2 (
// Equation(s):
// \sev2|digit4|WideOr0~2_combout  = (\BR|reg_out[2]~13_combout  & (!\BR|reg_out[1]~14_combout  & ((\BR|reg_out[3]~12_combout ) # (!\BR|reg_out[0]~15_combout )))) # (!\BR|reg_out[2]~13_combout  & (\BR|reg_out[0]~15_combout  & (\BR|reg_out[3]~12_combout  $ 
// (!\BR|reg_out[1]~14_combout ))))

	.dataa(\BR|reg_out[0]~15_combout ),
	.datab(\BR|reg_out[2]~13_combout ),
	.datac(\BR|reg_out[3]~12_combout ),
	.datad(\BR|reg_out[1]~14_combout ),
	.cin(gnd),
	.combout(\sev2|digit4|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \sev2|digit4|WideOr0~2 .lut_mask = 16'h20C6;
defparam \sev2|digit4|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N26
cycloneive_lcell_comb \sev2|out[7]~22 (
// Equation(s):
// \sev2|out[7]~22_combout  = (\controls|Mux10~4_combout  & (\controls|Equal2~2_combout  & ((!\sev2|digit4|WideOr0~2_combout ) # (!\IR|reg_out [0]))))

	.dataa(\IR|reg_out [0]),
	.datab(\controls|Mux10~4_combout ),
	.datac(\controls|Equal2~2_combout ),
	.datad(\sev2|digit4|WideOr0~2_combout ),
	.cin(gnd),
	.combout(\sev2|out[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \sev2|out[7]~22 .lut_mask = 16'h40C0;
defparam \sev2|out[7]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N2
cycloneive_lcell_comb \sev2|digit3|WideOr6~3 (
// Equation(s):
// \sev2|digit3|WideOr6~3_combout  = (\BR|reg_out[5]~10_combout  & ((!\BR|reg_out[4]~11_combout ) # (!\BR|reg_out[6]~9_combout ))) # (!\BR|reg_out[5]~10_combout  & (\BR|reg_out[6]~9_combout ))

	.dataa(\BR|reg_out[5]~10_combout ),
	.datab(\BR|reg_out[6]~9_combout ),
	.datac(\BR|reg_out[4]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sev2|digit3|WideOr6~3_combout ),
	.cout());
// synopsys translate_off
defparam \sev2|digit3|WideOr6~3 .lut_mask = 16'h6E6E;
defparam \sev2|digit3|WideOr6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N12
cycloneive_lcell_comb \sev2|digit3|WideOr6~6 (
// Equation(s):
// \sev2|digit3|WideOr6~6_combout  = (\IR|reg_out [0] & ((\BR|reg_out[7]~8_combout ) # (\sev2|digit3|WideOr6~3_combout )))

	.dataa(\BR|reg_out[7]~8_combout ),
	.datab(gnd),
	.datac(\IR|reg_out [0]),
	.datad(\sev2|digit3|WideOr6~3_combout ),
	.cin(gnd),
	.combout(\sev2|digit3|WideOr6~6_combout ),
	.cout());
// synopsys translate_off
defparam \sev2|digit3|WideOr6~6 .lut_mask = 16'hF0A0;
defparam \sev2|digit3|WideOr6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N16
cycloneive_lcell_comb \sev2|out[9]~1 (
// Equation(s):
// \sev2|out[9]~1_combout  = (\controls|Mux10~4_combout  & (\controls|Equal2~2_combout  & \sev2|digit3|WideOr6~6_combout ))

	.dataa(gnd),
	.datab(\controls|Mux10~4_combout ),
	.datac(\controls|Equal2~2_combout ),
	.datad(\sev2|digit3|WideOr6~6_combout ),
	.cin(gnd),
	.combout(\sev2|out[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \sev2|out[9]~1 .lut_mask = 16'hC000;
defparam \sev2|out[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N30
cycloneive_lcell_comb \sev2|digit3|WideOr5~2 (
// Equation(s):
// \sev2|digit3|WideOr5~2_combout  = (\BR|reg_out[5]~10_combout  & (!\BR|reg_out[7]~8_combout  & ((\BR|reg_out[4]~11_combout ) # (!\BR|reg_out[6]~9_combout )))) # (!\BR|reg_out[5]~10_combout  & ((\BR|reg_out[6]~9_combout  & ((\BR|reg_out[7]~8_combout ))) # 
// (!\BR|reg_out[6]~9_combout  & (\BR|reg_out[4]~11_combout ))))

	.dataa(\BR|reg_out[5]~10_combout ),
	.datab(\BR|reg_out[6]~9_combout ),
	.datac(\BR|reg_out[4]~11_combout ),
	.datad(\BR|reg_out[7]~8_combout ),
	.cin(gnd),
	.combout(\sev2|digit3|WideOr5~2_combout ),
	.cout());
// synopsys translate_off
defparam \sev2|digit3|WideOr5~2 .lut_mask = 16'h54B2;
defparam \sev2|digit3|WideOr5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y11_N16
cycloneive_lcell_comb \sev2|out[10]~21 (
// Equation(s):
// \sev2|out[10]~21_combout  = (\controls|Equal2~2_combout  & (\controls|Mux10~4_combout  & ((!\IR|reg_out [0]) # (!\sev2|digit3|WideOr5~2_combout ))))

	.dataa(\controls|Equal2~2_combout ),
	.datab(\sev2|digit3|WideOr5~2_combout ),
	.datac(\IR|reg_out [0]),
	.datad(\controls|Mux10~4_combout ),
	.cin(gnd),
	.combout(\sev2|out[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \sev2|out[10]~21 .lut_mask = 16'h2A00;
defparam \sev2|out[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N24
cycloneive_lcell_comb \sev2|digit3|WideOr4~2 (
// Equation(s):
// \sev2|digit3|WideOr4~2_combout  = (\BR|reg_out[5]~10_combout  & (((\BR|reg_out[4]~11_combout  & !\BR|reg_out[7]~8_combout )))) # (!\BR|reg_out[5]~10_combout  & ((\BR|reg_out[6]~9_combout  & ((!\BR|reg_out[7]~8_combout ))) # (!\BR|reg_out[6]~9_combout  & 
// (\BR|reg_out[4]~11_combout ))))

	.dataa(\BR|reg_out[5]~10_combout ),
	.datab(\BR|reg_out[6]~9_combout ),
	.datac(\BR|reg_out[4]~11_combout ),
	.datad(\BR|reg_out[7]~8_combout ),
	.cin(gnd),
	.combout(\sev2|digit3|WideOr4~2_combout ),
	.cout());
// synopsys translate_off
defparam \sev2|digit3|WideOr4~2 .lut_mask = 16'h10F4;
defparam \sev2|digit3|WideOr4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y11_N22
cycloneive_lcell_comb \sev2|out[11]~20 (
// Equation(s):
// \sev2|out[11]~20_combout  = (\controls|Equal2~2_combout  & (\controls|Mux10~4_combout  & ((!\IR|reg_out [0]) # (!\sev2|digit3|WideOr4~2_combout ))))

	.dataa(\controls|Equal2~2_combout ),
	.datab(\sev2|digit3|WideOr4~2_combout ),
	.datac(\IR|reg_out [0]),
	.datad(\controls|Mux10~4_combout ),
	.cin(gnd),
	.combout(\sev2|out[11]~20_combout ),
	.cout());
// synopsys translate_off
defparam \sev2|out[11]~20 .lut_mask = 16'h2A00;
defparam \sev2|out[11]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N18
cycloneive_lcell_comb \sev2|digit3|WideOr3~2 (
// Equation(s):
// \sev2|digit3|WideOr3~2_combout  = (\BR|reg_out[5]~10_combout  & ((\BR|reg_out[6]~9_combout  & (\BR|reg_out[4]~11_combout )) # (!\BR|reg_out[6]~9_combout  & (!\BR|reg_out[4]~11_combout  & \BR|reg_out[7]~8_combout )))) # (!\BR|reg_out[5]~10_combout  & 
// (!\BR|reg_out[7]~8_combout  & (\BR|reg_out[6]~9_combout  $ (\BR|reg_out[4]~11_combout ))))

	.dataa(\BR|reg_out[5]~10_combout ),
	.datab(\BR|reg_out[6]~9_combout ),
	.datac(\BR|reg_out[4]~11_combout ),
	.datad(\BR|reg_out[7]~8_combout ),
	.cin(gnd),
	.combout(\sev2|digit3|WideOr3~2_combout ),
	.cout());
// synopsys translate_off
defparam \sev2|digit3|WideOr3~2 .lut_mask = 16'h8294;
defparam \sev2|digit3|WideOr3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N22
cycloneive_lcell_comb \sev2|out[12]~19 (
// Equation(s):
// \sev2|out[12]~19_combout  = (\controls|Mux10~4_combout  & (\controls|Equal2~2_combout  & ((!\sev2|digit3|WideOr3~2_combout ) # (!\IR|reg_out [0]))))

	.dataa(\IR|reg_out [0]),
	.datab(\controls|Mux10~4_combout ),
	.datac(\controls|Equal2~2_combout ),
	.datad(\sev2|digit3|WideOr3~2_combout ),
	.cin(gnd),
	.combout(\sev2|out[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \sev2|out[12]~19 .lut_mask = 16'h40C0;
defparam \sev2|out[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N4
cycloneive_lcell_comb \sev2|digit3|WideOr2~2 (
// Equation(s):
// \sev2|digit3|WideOr2~2_combout  = (\BR|reg_out[6]~9_combout  & (\BR|reg_out[7]~8_combout  & ((\BR|reg_out[5]~10_combout ) # (!\BR|reg_out[4]~11_combout )))) # (!\BR|reg_out[6]~9_combout  & (\BR|reg_out[5]~10_combout  & (!\BR|reg_out[4]~11_combout  & 
// !\BR|reg_out[7]~8_combout )))

	.dataa(\BR|reg_out[5]~10_combout ),
	.datab(\BR|reg_out[6]~9_combout ),
	.datac(\BR|reg_out[4]~11_combout ),
	.datad(\BR|reg_out[7]~8_combout ),
	.cin(gnd),
	.combout(\sev2|digit3|WideOr2~2_combout ),
	.cout());
// synopsys translate_off
defparam \sev2|digit3|WideOr2~2 .lut_mask = 16'h8C02;
defparam \sev2|digit3|WideOr2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y11_N20
cycloneive_lcell_comb \sev2|out[13]~18 (
// Equation(s):
// \sev2|out[13]~18_combout  = (\controls|Equal2~2_combout  & (\controls|Mux10~4_combout  & ((!\IR|reg_out [0]) # (!\sev2|digit3|WideOr2~2_combout ))))

	.dataa(\controls|Equal2~2_combout ),
	.datab(\sev2|digit3|WideOr2~2_combout ),
	.datac(\IR|reg_out [0]),
	.datad(\controls|Mux10~4_combout ),
	.cin(gnd),
	.combout(\sev2|out[13]~18_combout ),
	.cout());
// synopsys translate_off
defparam \sev2|out[13]~18 .lut_mask = 16'h2A00;
defparam \sev2|out[13]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N14
cycloneive_lcell_comb \sev2|digit3|WideOr1~2 (
// Equation(s):
// \sev2|digit3|WideOr1~2_combout  = (\BR|reg_out[5]~10_combout  & ((\BR|reg_out[4]~11_combout  & ((\BR|reg_out[7]~8_combout ))) # (!\BR|reg_out[4]~11_combout  & (\BR|reg_out[6]~9_combout )))) # (!\BR|reg_out[5]~10_combout  & (\BR|reg_out[6]~9_combout  & 
// (\BR|reg_out[4]~11_combout  $ (\BR|reg_out[7]~8_combout ))))

	.dataa(\BR|reg_out[5]~10_combout ),
	.datab(\BR|reg_out[6]~9_combout ),
	.datac(\BR|reg_out[4]~11_combout ),
	.datad(\BR|reg_out[7]~8_combout ),
	.cin(gnd),
	.combout(\sev2|digit3|WideOr1~2_combout ),
	.cout());
// synopsys translate_off
defparam \sev2|digit3|WideOr1~2 .lut_mask = 16'hAC48;
defparam \sev2|digit3|WideOr1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N20
cycloneive_lcell_comb \sev2|out[14]~17 (
// Equation(s):
// \sev2|out[14]~17_combout  = (\controls|Mux10~4_combout  & (\controls|Equal2~2_combout  & ((!\sev2|digit3|WideOr1~2_combout ) # (!\IR|reg_out [0]))))

	.dataa(\IR|reg_out [0]),
	.datab(\controls|Mux10~4_combout ),
	.datac(\controls|Equal2~2_combout ),
	.datad(\sev2|digit3|WideOr1~2_combout ),
	.cin(gnd),
	.combout(\sev2|out[14]~17_combout ),
	.cout());
// synopsys translate_off
defparam \sev2|out[14]~17 .lut_mask = 16'h40C0;
defparam \sev2|out[14]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N0
cycloneive_lcell_comb \sev2|digit3|WideOr0~2 (
// Equation(s):
// \sev2|digit3|WideOr0~2_combout  = (\BR|reg_out[5]~10_combout  & (!\BR|reg_out[6]~9_combout  & (\BR|reg_out[4]~11_combout  & \BR|reg_out[7]~8_combout ))) # (!\BR|reg_out[5]~10_combout  & (\BR|reg_out[6]~9_combout  $ (((\BR|reg_out[4]~11_combout  & 
// !\BR|reg_out[7]~8_combout )))))

	.dataa(\BR|reg_out[5]~10_combout ),
	.datab(\BR|reg_out[6]~9_combout ),
	.datac(\BR|reg_out[4]~11_combout ),
	.datad(\BR|reg_out[7]~8_combout ),
	.cin(gnd),
	.combout(\sev2|digit3|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \sev2|digit3|WideOr0~2 .lut_mask = 16'h6414;
defparam \sev2|digit3|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N10
cycloneive_lcell_comb \sev2|out[15]~16 (
// Equation(s):
// \sev2|out[15]~16_combout  = (\controls|Mux10~4_combout  & (\controls|Equal2~2_combout  & ((!\sev2|digit3|WideOr0~2_combout ) # (!\IR|reg_out [0]))))

	.dataa(\IR|reg_out [0]),
	.datab(\controls|Mux10~4_combout ),
	.datac(\controls|Equal2~2_combout ),
	.datad(\sev2|digit3|WideOr0~2_combout ),
	.cin(gnd),
	.combout(\sev2|out[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \sev2|out[15]~16 .lut_mask = 16'h40C0;
defparam \sev2|out[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N10
cycloneive_lcell_comb \sev2|digit2|WideOr6~3 (
// Equation(s):
// \sev2|digit2|WideOr6~3_combout  = (\BR|reg_out[10]~5_combout  & ((!\BR|reg_out[9]~6_combout ) # (!\BR|reg_out[8]~7_combout ))) # (!\BR|reg_out[10]~5_combout  & ((\BR|reg_out[9]~6_combout )))

	.dataa(gnd),
	.datab(\BR|reg_out[10]~5_combout ),
	.datac(\BR|reg_out[8]~7_combout ),
	.datad(\BR|reg_out[9]~6_combout ),
	.cin(gnd),
	.combout(\sev2|digit2|WideOr6~3_combout ),
	.cout());
// synopsys translate_off
defparam \sev2|digit2|WideOr6~3 .lut_mask = 16'h3FCC;
defparam \sev2|digit2|WideOr6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N28
cycloneive_lcell_comb \sev2|digit2|WideOr6~6 (
// Equation(s):
// \sev2|digit2|WideOr6~6_combout  = (\IR|reg_out [0] & ((\BR|reg_out[11]~4_combout ) # (\sev2|digit2|WideOr6~3_combout )))

	.dataa(gnd),
	.datab(\BR|reg_out[11]~4_combout ),
	.datac(\IR|reg_out [0]),
	.datad(\sev2|digit2|WideOr6~3_combout ),
	.cin(gnd),
	.combout(\sev2|digit2|WideOr6~6_combout ),
	.cout());
// synopsys translate_off
defparam \sev2|digit2|WideOr6~6 .lut_mask = 16'hF0C0;
defparam \sev2|digit2|WideOr6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N16
cycloneive_lcell_comb \sev2|out[17]~2 (
// Equation(s):
// \sev2|out[17]~2_combout  = (\controls|Equal2~2_combout  & (\controls|Mux10~4_combout  & \sev2|digit2|WideOr6~6_combout ))

	.dataa(gnd),
	.datab(\controls|Equal2~2_combout ),
	.datac(\controls|Mux10~4_combout ),
	.datad(\sev2|digit2|WideOr6~6_combout ),
	.cin(gnd),
	.combout(\sev2|out[17]~2_combout ),
	.cout());
// synopsys translate_off
defparam \sev2|out[17]~2 .lut_mask = 16'hC000;
defparam \sev2|out[17]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N22
cycloneive_lcell_comb \sev2|digit2|WideOr5~2 (
// Equation(s):
// \sev2|digit2|WideOr5~2_combout  = (\BR|reg_out[9]~6_combout  & (!\BR|reg_out[11]~4_combout  & ((\BR|reg_out[8]~7_combout ) # (!\BR|reg_out[10]~5_combout )))) # (!\BR|reg_out[9]~6_combout  & ((\BR|reg_out[10]~5_combout  & (\BR|reg_out[11]~4_combout )) # 
// (!\BR|reg_out[10]~5_combout  & ((\BR|reg_out[8]~7_combout )))))

	.dataa(\BR|reg_out[10]~5_combout ),
	.datab(\BR|reg_out[9]~6_combout ),
	.datac(\BR|reg_out[11]~4_combout ),
	.datad(\BR|reg_out[8]~7_combout ),
	.cin(gnd),
	.combout(\sev2|digit2|WideOr5~2_combout ),
	.cout());
// synopsys translate_off
defparam \sev2|digit2|WideOr5~2 .lut_mask = 16'h3D24;
defparam \sev2|digit2|WideOr5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y11_N10
cycloneive_lcell_comb \sev2|out[18]~15 (
// Equation(s):
// \sev2|out[18]~15_combout  = (\controls|Equal2~2_combout  & (\controls|Mux10~4_combout  & ((!\sev2|digit2|WideOr5~2_combout ) # (!\IR|reg_out [0]))))

	.dataa(\IR|reg_out [0]),
	.datab(\controls|Equal2~2_combout ),
	.datac(\sev2|digit2|WideOr5~2_combout ),
	.datad(\controls|Mux10~4_combout ),
	.cin(gnd),
	.combout(\sev2|out[18]~15_combout ),
	.cout());
// synopsys translate_off
defparam \sev2|out[18]~15 .lut_mask = 16'h4C00;
defparam \sev2|out[18]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N8
cycloneive_lcell_comb \sev2|digit2|WideOr4~2 (
// Equation(s):
// \sev2|digit2|WideOr4~2_combout  = (\BR|reg_out[9]~6_combout  & (\BR|reg_out[8]~7_combout  & ((!\BR|reg_out[11]~4_combout )))) # (!\BR|reg_out[9]~6_combout  & ((\BR|reg_out[10]~5_combout  & ((!\BR|reg_out[11]~4_combout ))) # (!\BR|reg_out[10]~5_combout  & 
// (\BR|reg_out[8]~7_combout ))))

	.dataa(\BR|reg_out[8]~7_combout ),
	.datab(\BR|reg_out[10]~5_combout ),
	.datac(\BR|reg_out[11]~4_combout ),
	.datad(\BR|reg_out[9]~6_combout ),
	.cin(gnd),
	.combout(\sev2|digit2|WideOr4~2_combout ),
	.cout());
// synopsys translate_off
defparam \sev2|digit2|WideOr4~2 .lut_mask = 16'h0A2E;
defparam \sev2|digit2|WideOr4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y11_N8
cycloneive_lcell_comb \sev2|out[19]~14 (
// Equation(s):
// \sev2|out[19]~14_combout  = (\controls|Equal2~2_combout  & (\controls|Mux10~4_combout  & ((!\IR|reg_out [0]) # (!\sev2|digit2|WideOr4~2_combout ))))

	.dataa(\controls|Equal2~2_combout ),
	.datab(\sev2|digit2|WideOr4~2_combout ),
	.datac(\IR|reg_out [0]),
	.datad(\controls|Mux10~4_combout ),
	.cin(gnd),
	.combout(\sev2|out[19]~14_combout ),
	.cout());
// synopsys translate_off
defparam \sev2|out[19]~14 .lut_mask = 16'h2A00;
defparam \sev2|out[19]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N18
cycloneive_lcell_comb \sev2|digit2|WideOr3~2 (
// Equation(s):
// \sev2|digit2|WideOr3~2_combout  = (\BR|reg_out[9]~6_combout  & ((\BR|reg_out[8]~7_combout  & (\BR|reg_out[10]~5_combout )) # (!\BR|reg_out[8]~7_combout  & (!\BR|reg_out[10]~5_combout  & \BR|reg_out[11]~4_combout )))) # (!\BR|reg_out[9]~6_combout  & 
// (!\BR|reg_out[11]~4_combout  & (\BR|reg_out[8]~7_combout  $ (\BR|reg_out[10]~5_combout ))))

	.dataa(\BR|reg_out[8]~7_combout ),
	.datab(\BR|reg_out[10]~5_combout ),
	.datac(\BR|reg_out[11]~4_combout ),
	.datad(\BR|reg_out[9]~6_combout ),
	.cin(gnd),
	.combout(\sev2|digit2|WideOr3~2_combout ),
	.cout());
// synopsys translate_off
defparam \sev2|digit2|WideOr3~2 .lut_mask = 16'h9806;
defparam \sev2|digit2|WideOr3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N6
cycloneive_lcell_comb \sev2|out[20]~13 (
// Equation(s):
// \sev2|out[20]~13_combout  = (\controls|Equal2~2_combout  & (\controls|Mux10~4_combout  & ((!\sev2|digit2|WideOr3~2_combout ) # (!\IR|reg_out [0]))))

	.dataa(\controls|Equal2~2_combout ),
	.datab(\controls|Mux10~4_combout ),
	.datac(\IR|reg_out [0]),
	.datad(\sev2|digit2|WideOr3~2_combout ),
	.cin(gnd),
	.combout(\sev2|out[20]~13_combout ),
	.cout());
// synopsys translate_off
defparam \sev2|out[20]~13 .lut_mask = 16'h0888;
defparam \sev2|out[20]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N4
cycloneive_lcell_comb \sev2|digit2|WideOr2~2 (
// Equation(s):
// \sev2|digit2|WideOr2~2_combout  = (\BR|reg_out[10]~5_combout  & (\BR|reg_out[11]~4_combout  & ((\BR|reg_out[9]~6_combout ) # (!\BR|reg_out[8]~7_combout )))) # (!\BR|reg_out[10]~5_combout  & (!\BR|reg_out[8]~7_combout  & (!\BR|reg_out[11]~4_combout  & 
// \BR|reg_out[9]~6_combout )))

	.dataa(\BR|reg_out[8]~7_combout ),
	.datab(\BR|reg_out[10]~5_combout ),
	.datac(\BR|reg_out[11]~4_combout ),
	.datad(\BR|reg_out[9]~6_combout ),
	.cin(gnd),
	.combout(\sev2|digit2|WideOr2~2_combout ),
	.cout());
// synopsys translate_off
defparam \sev2|digit2|WideOr2~2 .lut_mask = 16'hC140;
defparam \sev2|digit2|WideOr2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y11_N6
cycloneive_lcell_comb \sev2|out[21]~12 (
// Equation(s):
// \sev2|out[21]~12_combout  = (\controls|Equal2~2_combout  & (\controls|Mux10~4_combout  & ((!\IR|reg_out [0]) # (!\sev2|digit2|WideOr2~2_combout ))))

	.dataa(\controls|Equal2~2_combout ),
	.datab(\sev2|digit2|WideOr2~2_combout ),
	.datac(\IR|reg_out [0]),
	.datad(\controls|Mux10~4_combout ),
	.cin(gnd),
	.combout(\sev2|out[21]~12_combout ),
	.cout());
// synopsys translate_off
defparam \sev2|out[21]~12 .lut_mask = 16'h2A00;
defparam \sev2|out[21]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N30
cycloneive_lcell_comb \sev2|digit2|WideOr1~2 (
// Equation(s):
// \sev2|digit2|WideOr1~2_combout  = (\BR|reg_out[11]~4_combout  & ((\BR|reg_out[8]~7_combout  & ((\BR|reg_out[9]~6_combout ))) # (!\BR|reg_out[8]~7_combout  & (\BR|reg_out[10]~5_combout )))) # (!\BR|reg_out[11]~4_combout  & (\BR|reg_out[10]~5_combout  & 
// (\BR|reg_out[8]~7_combout  $ (\BR|reg_out[9]~6_combout ))))

	.dataa(\BR|reg_out[8]~7_combout ),
	.datab(\BR|reg_out[10]~5_combout ),
	.datac(\BR|reg_out[11]~4_combout ),
	.datad(\BR|reg_out[9]~6_combout ),
	.cin(gnd),
	.combout(\sev2|digit2|WideOr1~2_combout ),
	.cout());
// synopsys translate_off
defparam \sev2|digit2|WideOr1~2 .lut_mask = 16'hE448;
defparam \sev2|digit2|WideOr1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N12
cycloneive_lcell_comb \sev2|out[22]~11 (
// Equation(s):
// \sev2|out[22]~11_combout  = (\controls|Mux10~4_combout  & (\controls|Equal2~2_combout  & ((!\IR|reg_out [0]) # (!\sev2|digit2|WideOr1~2_combout ))))

	.dataa(\sev2|digit2|WideOr1~2_combout ),
	.datab(\controls|Mux10~4_combout ),
	.datac(\IR|reg_out [0]),
	.datad(\controls|Equal2~2_combout ),
	.cin(gnd),
	.combout(\sev2|out[22]~11_combout ),
	.cout());
// synopsys translate_off
defparam \sev2|out[22]~11 .lut_mask = 16'h4C00;
defparam \sev2|out[22]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N0
cycloneive_lcell_comb \sev2|digit2|WideOr0~2 (
// Equation(s):
// \sev2|digit2|WideOr0~2_combout  = (\BR|reg_out[10]~5_combout  & (!\BR|reg_out[9]~6_combout  & ((\BR|reg_out[11]~4_combout ) # (!\BR|reg_out[8]~7_combout )))) # (!\BR|reg_out[10]~5_combout  & (\BR|reg_out[8]~7_combout  & (\BR|reg_out[11]~4_combout  $ 
// (!\BR|reg_out[9]~6_combout ))))

	.dataa(\BR|reg_out[8]~7_combout ),
	.datab(\BR|reg_out[10]~5_combout ),
	.datac(\BR|reg_out[11]~4_combout ),
	.datad(\BR|reg_out[9]~6_combout ),
	.cin(gnd),
	.combout(\sev2|digit2|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \sev2|digit2|WideOr0~2 .lut_mask = 16'h20C6;
defparam \sev2|digit2|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N26
cycloneive_lcell_comb \sev2|out[23]~10 (
// Equation(s):
// \sev2|out[23]~10_combout  = (\controls|Equal2~2_combout  & (\controls|Mux10~4_combout  & ((!\sev2|digit2|WideOr0~2_combout ) # (!\IR|reg_out [0]))))

	.dataa(\controls|Equal2~2_combout ),
	.datab(\controls|Mux10~4_combout ),
	.datac(\IR|reg_out [0]),
	.datad(\sev2|digit2|WideOr0~2_combout ),
	.cin(gnd),
	.combout(\sev2|out[23]~10_combout ),
	.cout());
// synopsys translate_off
defparam \sev2|out[23]~10 .lut_mask = 16'h0888;
defparam \sev2|out[23]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N2
cycloneive_lcell_comb \sev2|digit1|WideOr6~3 (
// Equation(s):
// \sev2|digit1|WideOr6~3_combout  = (\BR|reg_out[13]~2_combout  & ((!\BR|reg_out[14]~3_combout ) # (!\BR|reg_out[12]~1_combout ))) # (!\BR|reg_out[13]~2_combout  & ((\BR|reg_out[14]~3_combout )))

	.dataa(\BR|reg_out[13]~2_combout ),
	.datab(\BR|reg_out[12]~1_combout ),
	.datac(\BR|reg_out[14]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sev2|digit1|WideOr6~3_combout ),
	.cout());
// synopsys translate_off
defparam \sev2|digit1|WideOr6~3 .lut_mask = 16'h7A7A;
defparam \sev2|digit1|WideOr6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N12
cycloneive_lcell_comb \sev2|digit1|WideOr6~6 (
// Equation(s):
// \sev2|digit1|WideOr6~6_combout  = (\IR|reg_out [0] & ((\BR|reg_out[15]~0_combout ) # (\sev2|digit1|WideOr6~3_combout )))

	.dataa(\IR|reg_out [0]),
	.datab(gnd),
	.datac(\BR|reg_out[15]~0_combout ),
	.datad(\sev2|digit1|WideOr6~3_combout ),
	.cin(gnd),
	.combout(\sev2|digit1|WideOr6~6_combout ),
	.cout());
// synopsys translate_off
defparam \sev2|digit1|WideOr6~6 .lut_mask = 16'hAAA0;
defparam \sev2|digit1|WideOr6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N24
cycloneive_lcell_comb \sev2|out[25]~3 (
// Equation(s):
// \sev2|out[25]~3_combout  = (\sev2|digit1|WideOr6~6_combout  & (\controls|Mux10~4_combout  & \controls|Equal2~2_combout ))

	.dataa(\sev2|digit1|WideOr6~6_combout ),
	.datab(gnd),
	.datac(\controls|Mux10~4_combout ),
	.datad(\controls|Equal2~2_combout ),
	.cin(gnd),
	.combout(\sev2|out[25]~3_combout ),
	.cout());
// synopsys translate_off
defparam \sev2|out[25]~3 .lut_mask = 16'hA000;
defparam \sev2|out[25]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N14
cycloneive_lcell_comb \sev2|digit1|WideOr5~2 (
// Equation(s):
// \sev2|digit1|WideOr5~2_combout  = (\BR|reg_out[13]~2_combout  & (!\BR|reg_out[15]~0_combout  & ((\BR|reg_out[12]~1_combout ) # (!\BR|reg_out[14]~3_combout )))) # (!\BR|reg_out[13]~2_combout  & ((\BR|reg_out[14]~3_combout  & (\BR|reg_out[15]~0_combout )) # 
// (!\BR|reg_out[14]~3_combout  & ((\BR|reg_out[12]~1_combout )))))

	.dataa(\BR|reg_out[15]~0_combout ),
	.datab(\BR|reg_out[14]~3_combout ),
	.datac(\BR|reg_out[13]~2_combout ),
	.datad(\BR|reg_out[12]~1_combout ),
	.cin(gnd),
	.combout(\sev2|digit1|WideOr5~2_combout ),
	.cout());
// synopsys translate_off
defparam \sev2|digit1|WideOr5~2 .lut_mask = 16'h5B18;
defparam \sev2|digit1|WideOr5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y11_N4
cycloneive_lcell_comb \sev2|out[26]~9 (
// Equation(s):
// \sev2|out[26]~9_combout  = (\controls|Equal2~2_combout  & (\controls|Mux10~4_combout  & ((!\sev2|digit1|WideOr5~2_combout ) # (!\IR|reg_out [0]))))

	.dataa(\IR|reg_out [0]),
	.datab(\sev2|digit1|WideOr5~2_combout ),
	.datac(\controls|Equal2~2_combout ),
	.datad(\controls|Mux10~4_combout ),
	.cin(gnd),
	.combout(\sev2|out[26]~9_combout ),
	.cout());
// synopsys translate_off
defparam \sev2|out[26]~9 .lut_mask = 16'h7000;
defparam \sev2|out[26]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N8
cycloneive_lcell_comb \sev2|digit1|WideOr4~2 (
// Equation(s):
// \sev2|digit1|WideOr4~2_combout  = (\BR|reg_out[13]~2_combout  & (!\BR|reg_out[15]~0_combout  & ((\BR|reg_out[12]~1_combout )))) # (!\BR|reg_out[13]~2_combout  & ((\BR|reg_out[14]~3_combout  & (!\BR|reg_out[15]~0_combout )) # (!\BR|reg_out[14]~3_combout  & 
// ((\BR|reg_out[12]~1_combout )))))

	.dataa(\BR|reg_out[15]~0_combout ),
	.datab(\BR|reg_out[14]~3_combout ),
	.datac(\BR|reg_out[13]~2_combout ),
	.datad(\BR|reg_out[12]~1_combout ),
	.cin(gnd),
	.combout(\sev2|digit1|WideOr4~2_combout ),
	.cout());
// synopsys translate_off
defparam \sev2|digit1|WideOr4~2 .lut_mask = 16'h5704;
defparam \sev2|digit1|WideOr4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y11_N18
cycloneive_lcell_comb \sev2|out[27]~8 (
// Equation(s):
// \sev2|out[27]~8_combout  = (\controls|Mux10~4_combout  & (\controls|Equal2~2_combout  & ((!\sev2|digit1|WideOr4~2_combout ) # (!\IR|reg_out [0]))))

	.dataa(\controls|Mux10~4_combout ),
	.datab(\controls|Equal2~2_combout ),
	.datac(\IR|reg_out [0]),
	.datad(\sev2|digit1|WideOr4~2_combout ),
	.cin(gnd),
	.combout(\sev2|out[27]~8_combout ),
	.cout());
// synopsys translate_off
defparam \sev2|out[27]~8 .lut_mask = 16'h0888;
defparam \sev2|out[27]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N10
cycloneive_lcell_comb \sev2|digit1|WideOr3~2 (
// Equation(s):
// \sev2|digit1|WideOr3~2_combout  = (\BR|reg_out[13]~2_combout  & ((\BR|reg_out[14]~3_combout  & ((\BR|reg_out[12]~1_combout ))) # (!\BR|reg_out[14]~3_combout  & (\BR|reg_out[15]~0_combout  & !\BR|reg_out[12]~1_combout )))) # (!\BR|reg_out[13]~2_combout  & 
// (!\BR|reg_out[15]~0_combout  & (\BR|reg_out[14]~3_combout  $ (\BR|reg_out[12]~1_combout ))))

	.dataa(\BR|reg_out[15]~0_combout ),
	.datab(\BR|reg_out[14]~3_combout ),
	.datac(\BR|reg_out[13]~2_combout ),
	.datad(\BR|reg_out[12]~1_combout ),
	.cin(gnd),
	.combout(\sev2|digit1|WideOr3~2_combout ),
	.cout());
// synopsys translate_off
defparam \sev2|digit1|WideOr3~2 .lut_mask = 16'hC124;
defparam \sev2|digit1|WideOr3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y11_N24
cycloneive_lcell_comb \sev2|out[28]~7 (
// Equation(s):
// \sev2|out[28]~7_combout  = (\controls|Equal2~2_combout  & (\controls|Mux10~4_combout  & ((!\IR|reg_out [0]) # (!\sev2|digit1|WideOr3~2_combout ))))

	.dataa(\controls|Equal2~2_combout ),
	.datab(\sev2|digit1|WideOr3~2_combout ),
	.datac(\IR|reg_out [0]),
	.datad(\controls|Mux10~4_combout ),
	.cin(gnd),
	.combout(\sev2|out[28]~7_combout ),
	.cout());
// synopsys translate_off
defparam \sev2|out[28]~7 .lut_mask = 16'h2A00;
defparam \sev2|out[28]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N20
cycloneive_lcell_comb \sev2|digit1|WideOr2~2 (
// Equation(s):
// \sev2|digit1|WideOr2~2_combout  = (\BR|reg_out[15]~0_combout  & (\BR|reg_out[14]~3_combout  & ((\BR|reg_out[13]~2_combout ) # (!\BR|reg_out[12]~1_combout )))) # (!\BR|reg_out[15]~0_combout  & (!\BR|reg_out[14]~3_combout  & (\BR|reg_out[13]~2_combout  & 
// !\BR|reg_out[12]~1_combout )))

	.dataa(\BR|reg_out[15]~0_combout ),
	.datab(\BR|reg_out[14]~3_combout ),
	.datac(\BR|reg_out[13]~2_combout ),
	.datad(\BR|reg_out[12]~1_combout ),
	.cin(gnd),
	.combout(\sev2|digit1|WideOr2~2_combout ),
	.cout());
// synopsys translate_off
defparam \sev2|digit1|WideOr2~2 .lut_mask = 16'h8098;
defparam \sev2|digit1|WideOr2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N6
cycloneive_lcell_comb \sev2|out[29]~6 (
// Equation(s):
// \sev2|out[29]~6_combout  = (\controls|Equal2~2_combout  & (\controls|Mux10~4_combout  & ((!\sev2|digit1|WideOr2~2_combout ) # (!\IR|reg_out [0]))))

	.dataa(\IR|reg_out [0]),
	.datab(\controls|Equal2~2_combout ),
	.datac(\controls|Mux10~4_combout ),
	.datad(\sev2|digit1|WideOr2~2_combout ),
	.cin(gnd),
	.combout(\sev2|out[29]~6_combout ),
	.cout());
// synopsys translate_off
defparam \sev2|out[29]~6 .lut_mask = 16'h40C0;
defparam \sev2|out[29]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N22
cycloneive_lcell_comb \sev2|digit1|WideOr1~2 (
// Equation(s):
// \sev2|digit1|WideOr1~2_combout  = (\BR|reg_out[15]~0_combout  & ((\BR|reg_out[12]~1_combout  & ((\BR|reg_out[13]~2_combout ))) # (!\BR|reg_out[12]~1_combout  & (\BR|reg_out[14]~3_combout )))) # (!\BR|reg_out[15]~0_combout  & (\BR|reg_out[14]~3_combout  & 
// (\BR|reg_out[13]~2_combout  $ (\BR|reg_out[12]~1_combout ))))

	.dataa(\BR|reg_out[15]~0_combout ),
	.datab(\BR|reg_out[14]~3_combout ),
	.datac(\BR|reg_out[13]~2_combout ),
	.datad(\BR|reg_out[12]~1_combout ),
	.cin(gnd),
	.combout(\sev2|digit1|WideOr1~2_combout ),
	.cout());
// synopsys translate_off
defparam \sev2|digit1|WideOr1~2 .lut_mask = 16'hA4C8;
defparam \sev2|digit1|WideOr1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N28
cycloneive_lcell_comb \sev2|out[30]~5 (
// Equation(s):
// \sev2|out[30]~5_combout  = (\controls|Mux10~4_combout  & (\controls|Equal2~2_combout  & ((!\sev2|digit1|WideOr1~2_combout ) # (!\IR|reg_out [0]))))

	.dataa(\IR|reg_out [0]),
	.datab(\controls|Mux10~4_combout ),
	.datac(\sev2|digit1|WideOr1~2_combout ),
	.datad(\controls|Equal2~2_combout ),
	.cin(gnd),
	.combout(\sev2|out[30]~5_combout ),
	.cout());
// synopsys translate_off
defparam \sev2|out[30]~5 .lut_mask = 16'h4C00;
defparam \sev2|out[30]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N16
cycloneive_lcell_comb \sev2|digit1|WideOr0~2 (
// Equation(s):
// \sev2|digit1|WideOr0~2_combout  = (\BR|reg_out[14]~3_combout  & (!\BR|reg_out[13]~2_combout  & ((\BR|reg_out[15]~0_combout ) # (!\BR|reg_out[12]~1_combout )))) # (!\BR|reg_out[14]~3_combout  & (\BR|reg_out[12]~1_combout  & (\BR|reg_out[15]~0_combout  $ 
// (!\BR|reg_out[13]~2_combout ))))

	.dataa(\BR|reg_out[15]~0_combout ),
	.datab(\BR|reg_out[14]~3_combout ),
	.datac(\BR|reg_out[13]~2_combout ),
	.datad(\BR|reg_out[12]~1_combout ),
	.cin(gnd),
	.combout(\sev2|digit1|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \sev2|digit1|WideOr0~2 .lut_mask = 16'h290C;
defparam \sev2|digit1|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N18
cycloneive_lcell_comb \sev2|out[31]~4 (
// Equation(s):
// \sev2|out[31]~4_combout  = (\controls|Equal2~2_combout  & (\controls|Mux10~4_combout  & ((!\sev2|digit1|WideOr0~2_combout ) # (!\IR|reg_out [0]))))

	.dataa(\IR|reg_out [0]),
	.datab(\controls|Equal2~2_combout ),
	.datac(\controls|Mux10~4_combout ),
	.datad(\sev2|digit1|WideOr0~2_combout ),
	.cin(gnd),
	.combout(\sev2|out[31]~4_combout ),
	.cout());
// synopsys translate_off
defparam \sev2|out[31]~4 .lut_mask = 16'h40C0;
defparam \sev2|out[31]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y15_N0
cycloneive_lcell_comb \seg_SEL|Equal0~0 (
// Equation(s):
// \seg_SEL|Equal0~0_combout  = (!\IR|reg_out [2] & (!\IR|reg_out [1] & !\IR|reg_out [3]))

	.dataa(\IR|reg_out [2]),
	.datab(gnd),
	.datac(\IR|reg_out [1]),
	.datad(\IR|reg_out [3]),
	.cin(gnd),
	.combout(\seg_SEL|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg_SEL|Equal0~0 .lut_mask = 16'h0005;
defparam \seg_SEL|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y15_N2
cycloneive_lcell_comb \seg_SEL|Equal0~1 (
// Equation(s):
// \seg_SEL|Equal0~1_combout  = (!\IR|reg_out [2] & (\IR|reg_out [1] & !\IR|reg_out [3]))

	.dataa(\IR|reg_out [2]),
	.datab(gnd),
	.datac(\IR|reg_out [1]),
	.datad(\IR|reg_out [3]),
	.cin(gnd),
	.combout(\seg_SEL|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \seg_SEL|Equal0~1 .lut_mask = 16'h0050;
defparam \seg_SEL|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y15_N28
cycloneive_lcell_comb \seg_SEL|Equal0~2 (
// Equation(s):
// \seg_SEL|Equal0~2_combout  = (\IR|reg_out [2] & (!\IR|reg_out [1] & !\IR|reg_out [3]))

	.dataa(\IR|reg_out [2]),
	.datab(gnd),
	.datac(\IR|reg_out [1]),
	.datad(\IR|reg_out [3]),
	.cin(gnd),
	.combout(\seg_SEL|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \seg_SEL|Equal0~2 .lut_mask = 16'h000A;
defparam \seg_SEL|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y15_N6
cycloneive_lcell_comb \seg_SEL|Equal0~3 (
// Equation(s):
// \seg_SEL|Equal0~3_combout  = (\IR|reg_out [2] & (\IR|reg_out [1] & !\IR|reg_out [3]))

	.dataa(\IR|reg_out [2]),
	.datab(gnd),
	.datac(\IR|reg_out [1]),
	.datad(\IR|reg_out [3]),
	.cin(gnd),
	.combout(\seg_SEL|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \seg_SEL|Equal0~3 .lut_mask = 16'h00A0;
defparam \seg_SEL|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y15_N8
cycloneive_lcell_comb \seg_SEL|Equal0~4 (
// Equation(s):
// \seg_SEL|Equal0~4_combout  = (!\IR|reg_out [2] & (!\IR|reg_out [1] & \IR|reg_out [3]))

	.dataa(\IR|reg_out [2]),
	.datab(gnd),
	.datac(\IR|reg_out [1]),
	.datad(\IR|reg_out [3]),
	.cin(gnd),
	.combout(\seg_SEL|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \seg_SEL|Equal0~4 .lut_mask = 16'h0500;
defparam \seg_SEL|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y15_N26
cycloneive_lcell_comb \seg_SEL|Equal0~5 (
// Equation(s):
// \seg_SEL|Equal0~5_combout  = (!\IR|reg_out [2] & (\IR|reg_out [1] & \IR|reg_out [3]))

	.dataa(\IR|reg_out [2]),
	.datab(gnd),
	.datac(\IR|reg_out [1]),
	.datad(\IR|reg_out [3]),
	.cin(gnd),
	.combout(\seg_SEL|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \seg_SEL|Equal0~5 .lut_mask = 16'h5000;
defparam \seg_SEL|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y15_N20
cycloneive_lcell_comb \seg_SEL|Equal0~6 (
// Equation(s):
// \seg_SEL|Equal0~6_combout  = (\IR|reg_out [2] & (!\IR|reg_out [1] & \IR|reg_out [3]))

	.dataa(\IR|reg_out [2]),
	.datab(gnd),
	.datac(\IR|reg_out [1]),
	.datad(\IR|reg_out [3]),
	.cin(gnd),
	.combout(\seg_SEL|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \seg_SEL|Equal0~6 .lut_mask = 16'h0A00;
defparam \seg_SEL|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y15_N30
cycloneive_lcell_comb \seg_SEL|Equal0~7 (
// Equation(s):
// \seg_SEL|Equal0~7_combout  = (\IR|reg_out [2] & (\IR|reg_out [1] & \IR|reg_out [3]))

	.dataa(\IR|reg_out [2]),
	.datab(gnd),
	.datac(\IR|reg_out [1]),
	.datad(\IR|reg_out [3]),
	.cin(gnd),
	.combout(\seg_SEL|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \seg_SEL|Equal0~7 .lut_mask = 16'hA000;
defparam \seg_SEL|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y12_N0
cycloneive_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|~GND .lut_mask = 16'h0000;
defparam \auto_hub|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .lut_mask = 16'h0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
