v 20150101 2
L 400 800 600 800 3 0 0 0 -1 -1
L 400 200 600 200 3 0 0 0 -1 -1
A 40 500 398 311 98 3 0 2 0 -1 -1
A 140 500 398 311 98 3 0 2 0 -1 -1
L 300 800 300 1000 3 0 0 0 -1 -1
L 300 200 300 0 3 0 0 0 -1 -1
L 300 700 385 700 3 0 2 0 100 100
L 300 500 440 500 3 0 2 0 100 100
L 300 300 385 300 3 0 2 0 100 100
A 600 600 400 270 76 3 0 0 0 -1 -1
A 600 400 400 14 76 3 0 0 0 -1 -1
P 1000 500 1300 500 1 0 1
{
T 1000 500 5 8 0 0 0 0 1
pinnumber=1
T 1000 500 5 8 0 0 0 0 1
pinseq=1
T 1000 500 5 8 0 0 0 0 1
pinlabel=OUT
T 1000 500 5 8 0 0 0 0 1
pintype=io
}
P 300 100 0 100 1 0 1
{
T 300 100 5 8 0 0 0 0 1
pinnumber=2
T 300 100 5 8 0 0 0 0 1
pinseq=2
T 300 100 5 8 0 0 0 0 1
pinlabel=IN0
T 300 100 5 8 0 0 0 0 1
pintype=io
}
P 300 300 0 300 1 0 1
{
T 300 300 5 8 0 0 0 0 1
pinnumber=3
T 300 300 5 8 0 0 0 0 1
pinseq=3
T 300 300 5 8 0 0 0 0 1
pinlabel=IN1
T 300 300 5 8 0 0 0 0 1
pintype=io
}
P 300 500 0 500 1 0 1
{
T 300 500 5 8 0 0 0 0 1
pinnumber=4
T 300 500 5 8 0 0 0 0 1
pinseq=4
T 300 500 5 8 0 0 0 0 1
pinlabel=IN2
T 300 500 5 8 0 0 0 0 1
pintype=io
}
P 300 700 0 700 1 0 1
{
T 300 700 5 8 0 0 0 0 1
pinnumber=5
T 300 700 5 8 0 0 0 0 1
pinseq=5
T 300 700 5 8 0 0 0 0 1
pinlabel=IN3
T 300 700 5 8 0 0 0 0 1
pintype=io
}
P 300 900 0 900 1 0 1
{
T 300 900 5 8 0 0 0 0 1
pinnumber=6
T 300 900 5 8 0 0 0 0 1
pinseq=6
T 300 900 5 8 0 0 0 0 1
pinlabel=IN4
T 300 900 5 8 0 0 0 0 1
pintype=io
}
T 850 450 5 10 1 1 0 6 1
refdes=U?
T 200 1100 5 8 0 0 0 0 1
device=xor
T 200 1800 9 10 0 0 0 0 1
numslots=0
T 200 1250 9 10 0 0 0 0 1
footprint=unknown
T 200 1600 5 10 0 1 0 0 1
description=5 Input Exclusive OR Gate
T 200 1450 5 8 0 1 0 0 1
comment=VERILOG_PORTS=POSITIONAL
