Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Sun Sep 24 01:14:13 2017
| Host         : yarib running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ccc_design_wrapper_timing_summary_routed.rpt -rpx ccc_design_wrapper_timing_summary_routed.rpx
| Design       : ccc_design_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.799        0.000                      0                 4207        0.042        0.000                      0                 4207        4.020        0.000                       0                  1876  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.799        0.000                      0                 4207        0.042        0.000                      0                 4207        4.020        0.000                       0                  1876  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.799ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.799ns  (required time - arrival time)
  Source:                 ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.503ns  (logic 0.828ns (23.635%)  route 2.675ns (76.365%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 7.766 - 5.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        1.750     3.058    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y40         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.456     3.514 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=2, routed)           0.650     4.164    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/slv_reg0_reg[3]
    SLICE_X36Y40         LUT6 (Prop_lut6_I0_O)        0.124     4.288 f  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_6/O
                         net (fo=1, routed)           0.622     4.910    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_6_n_0
    SLICE_X36Y40         LUT6 (Prop_lut6_I5_O)        0.124     5.034 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_3/O
                         net (fo=3, routed)           0.546     5.580    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_3_n_0
    SLICE_X35Y42         LUT5 (Prop_lut5_I4_O)        0.124     5.704 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_1/O
                         net (fo=8, routed)           0.857     6.561    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_1_n_0
    SLICE_X38Y40         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 f  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        1.573     7.766    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/s00_axi_aclk
    SLICE_X38Y40         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.267     8.033    
                         clock uncertainty           -0.154     7.879    
    SLICE_X38Y40         FDRE (Setup_fdre_C_R)       -0.519     7.360    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          7.360    
                         arrival time                          -6.561    
  -------------------------------------------------------------------
                         slack                                  0.799    

Slack (MET) :             0.799ns  (required time - arrival time)
  Source:                 ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.503ns  (logic 0.828ns (23.635%)  route 2.675ns (76.365%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 7.766 - 5.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        1.750     3.058    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y40         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.456     3.514 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=2, routed)           0.650     4.164    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/slv_reg0_reg[3]
    SLICE_X36Y40         LUT6 (Prop_lut6_I0_O)        0.124     4.288 f  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_6/O
                         net (fo=1, routed)           0.622     4.910    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_6_n_0
    SLICE_X36Y40         LUT6 (Prop_lut6_I5_O)        0.124     5.034 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_3/O
                         net (fo=3, routed)           0.546     5.580    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_3_n_0
    SLICE_X35Y42         LUT5 (Prop_lut5_I4_O)        0.124     5.704 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_1/O
                         net (fo=8, routed)           0.857     6.561    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_1_n_0
    SLICE_X38Y40         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 f  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        1.573     7.766    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/s00_axi_aclk
    SLICE_X38Y40         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.267     8.033    
                         clock uncertainty           -0.154     7.879    
    SLICE_X38Y40         FDRE (Setup_fdre_C_R)       -0.519     7.360    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          7.360    
                         arrival time                          -6.561    
  -------------------------------------------------------------------
                         slack                                  0.799    

Slack (MET) :             0.799ns  (required time - arrival time)
  Source:                 ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.503ns  (logic 0.828ns (23.635%)  route 2.675ns (76.365%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 7.766 - 5.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        1.750     3.058    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y40         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.456     3.514 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=2, routed)           0.650     4.164    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/slv_reg0_reg[3]
    SLICE_X36Y40         LUT6 (Prop_lut6_I0_O)        0.124     4.288 f  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_6/O
                         net (fo=1, routed)           0.622     4.910    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_6_n_0
    SLICE_X36Y40         LUT6 (Prop_lut6_I5_O)        0.124     5.034 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_3/O
                         net (fo=3, routed)           0.546     5.580    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_3_n_0
    SLICE_X35Y42         LUT5 (Prop_lut5_I4_O)        0.124     5.704 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_1/O
                         net (fo=8, routed)           0.857     6.561    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_1_n_0
    SLICE_X38Y40         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 f  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        1.573     7.766    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/s00_axi_aclk
    SLICE_X38Y40         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.267     8.033    
                         clock uncertainty           -0.154     7.879    
    SLICE_X38Y40         FDRE (Setup_fdre_C_R)       -0.519     7.360    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          7.360    
                         arrival time                          -6.561    
  -------------------------------------------------------------------
                         slack                                  0.799    

Slack (MET) :             0.869ns  (required time - arrival time)
  Source:                 ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.526ns  (logic 0.828ns (23.485%)  route 2.698ns (76.515%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 7.766 - 5.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        1.750     3.058    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y40         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.456     3.514 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=2, routed)           0.650     4.164    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/slv_reg0_reg[3]
    SLICE_X36Y40         LUT6 (Prop_lut6_I0_O)        0.124     4.288 f  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_6/O
                         net (fo=1, routed)           0.622     4.910    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_6_n_0
    SLICE_X36Y40         LUT6 (Prop_lut6_I5_O)        0.124     5.034 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_3/O
                         net (fo=3, routed)           0.546     5.580    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_3_n_0
    SLICE_X35Y42         LUT5 (Prop_lut5_I4_O)        0.124     5.704 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_1/O
                         net (fo=8, routed)           0.879     6.584    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_1_n_0
    SLICE_X36Y39         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 f  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        1.573     7.766    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/s00_axi_aclk
    SLICE_X36Y39         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.267     8.033    
                         clock uncertainty           -0.154     7.879    
    SLICE_X36Y39         FDRE (Setup_fdre_C_R)       -0.426     7.453    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          7.453    
                         arrival time                          -6.584    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.869ns  (required time - arrival time)
  Source:                 ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.526ns  (logic 0.828ns (23.485%)  route 2.698ns (76.515%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 7.766 - 5.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        1.750     3.058    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y40         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.456     3.514 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=2, routed)           0.650     4.164    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/slv_reg0_reg[3]
    SLICE_X36Y40         LUT6 (Prop_lut6_I0_O)        0.124     4.288 f  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_6/O
                         net (fo=1, routed)           0.622     4.910    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_6_n_0
    SLICE_X36Y40         LUT6 (Prop_lut6_I5_O)        0.124     5.034 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_3/O
                         net (fo=3, routed)           0.546     5.580    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_3_n_0
    SLICE_X35Y42         LUT5 (Prop_lut5_I4_O)        0.124     5.704 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_1/O
                         net (fo=8, routed)           0.879     6.584    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_1_n_0
    SLICE_X36Y39         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 f  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        1.573     7.766    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/s00_axi_aclk
    SLICE_X36Y39         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.267     8.033    
                         clock uncertainty           -0.154     7.879    
    SLICE_X36Y39         FDRE (Setup_fdre_C_R)       -0.426     7.453    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          7.453    
                         arrival time                          -6.584    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.437ns  (logic 0.828ns (24.089%)  route 2.609ns (75.911%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 7.766 - 5.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        1.750     3.058    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y40         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.456     3.514 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=2, routed)           0.650     4.164    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/slv_reg0_reg[3]
    SLICE_X36Y40         LUT6 (Prop_lut6_I0_O)        0.124     4.288 f  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_6/O
                         net (fo=1, routed)           0.622     4.910    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_6_n_0
    SLICE_X36Y40         LUT6 (Prop_lut6_I5_O)        0.124     5.034 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_3/O
                         net (fo=3, routed)           0.546     5.580    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_3_n_0
    SLICE_X35Y42         LUT5 (Prop_lut5_I4_O)        0.124     5.704 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_1/O
                         net (fo=8, routed)           0.791     6.495    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_1_n_0
    SLICE_X36Y40         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 f  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        1.573     7.766    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/s00_axi_aclk
    SLICE_X36Y40         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.270     8.036    
                         clock uncertainty           -0.154     7.882    
    SLICE_X36Y40         FDRE (Setup_fdre_C_R)       -0.426     7.456    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          7.456    
                         arrival time                          -6.495    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[6]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.437ns  (logic 0.828ns (24.089%)  route 2.609ns (75.911%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 7.766 - 5.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        1.750     3.058    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y40         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.456     3.514 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=2, routed)           0.650     4.164    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/slv_reg0_reg[3]
    SLICE_X36Y40         LUT6 (Prop_lut6_I0_O)        0.124     4.288 f  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_6/O
                         net (fo=1, routed)           0.622     4.910    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_6_n_0
    SLICE_X36Y40         LUT6 (Prop_lut6_I5_O)        0.124     5.034 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_3/O
                         net (fo=3, routed)           0.546     5.580    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_3_n_0
    SLICE_X35Y42         LUT5 (Prop_lut5_I4_O)        0.124     5.704 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_1/O
                         net (fo=8, routed)           0.791     6.495    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_1_n_0
    SLICE_X36Y40         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 f  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        1.573     7.766    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/s00_axi_aclk
    SLICE_X36Y40         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.270     8.036    
                         clock uncertainty           -0.154     7.882    
    SLICE_X36Y40         FDRE (Setup_fdre_C_R)       -0.426     7.456    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          7.456    
                         arrival time                          -6.495    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[7]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.437ns  (logic 0.828ns (24.089%)  route 2.609ns (75.911%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 7.766 - 5.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        1.750     3.058    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y40         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.456     3.514 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=2, routed)           0.650     4.164    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/slv_reg0_reg[3]
    SLICE_X36Y40         LUT6 (Prop_lut6_I0_O)        0.124     4.288 f  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_6/O
                         net (fo=1, routed)           0.622     4.910    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_6_n_0
    SLICE_X36Y40         LUT6 (Prop_lut6_I5_O)        0.124     5.034 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_3/O
                         net (fo=3, routed)           0.546     5.580    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_3_n_0
    SLICE_X35Y42         LUT5 (Prop_lut5_I4_O)        0.124     5.704 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_1/O
                         net (fo=8, routed)           0.791     6.495    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_1_n_0
    SLICE_X36Y40         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 f  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        1.573     7.766    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/s00_axi_aclk
    SLICE_X36Y40         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.270     8.036    
                         clock uncertainty           -0.154     7.882    
    SLICE_X36Y40         FDRE (Setup_fdre_C_R)       -0.426     7.456    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          7.456    
                         arrival time                          -6.495    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             1.298ns  (required time - arrival time)
  Source:                 ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/settle_time_counter_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.499ns  (logic 0.952ns (27.210%)  route 2.547ns (72.790%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 7.693 - 5.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        1.750     3.058    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y40         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.456     3.514 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=2, routed)           0.650     4.164    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/slv_reg0_reg[3]
    SLICE_X36Y40         LUT6 (Prop_lut6_I0_O)        0.124     4.288 f  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_6/O
                         net (fo=1, routed)           0.622     4.910    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_6_n_0
    SLICE_X36Y40         LUT6 (Prop_lut6_I5_O)        0.124     5.034 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_3/O
                         net (fo=3, routed)           0.747     5.780    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_3_n_0
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.124     5.904 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/settle_time_counter[1]_i_2/O
                         net (fo=2, routed)           0.528     6.433    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/settle_time_counter[1]_i_2_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I4_O)        0.124     6.557 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/settle_time_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     6.557    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/settle_time_counter[0]_i_1_n_0
    SLICE_X34Y45         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/settle_time_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 f  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        1.500     7.693    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/s00_axi_aclk
    SLICE_X34Y45         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/settle_time_counter_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.230     7.923    
                         clock uncertainty           -0.154     7.769    
    SLICE_X34Y45         FDRE (Setup_fdre_C_D)        0.086     7.855    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/settle_time_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          7.855    
                         arrival time                          -6.557    
  -------------------------------------------------------------------
                         slack                                  1.298    

Slack (MET) :             1.465ns  (required time - arrival time)
  Source:                 ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/settle_time_counter_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.330ns  (logic 0.952ns (28.587%)  route 2.378ns (71.413%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 7.693 - 5.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        1.750     3.058    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y40         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.456     3.514 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=2, routed)           0.650     4.164    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/slv_reg0_reg[3]
    SLICE_X36Y40         LUT6 (Prop_lut6_I0_O)        0.124     4.288 f  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_6/O
                         net (fo=1, routed)           0.622     4.910    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_6_n_0
    SLICE_X36Y40         LUT6 (Prop_lut6_I5_O)        0.124     5.034 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_3/O
                         net (fo=3, routed)           0.747     5.780    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_3_n_0
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.124     5.904 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/settle_time_counter[1]_i_2/O
                         net (fo=2, routed)           0.360     6.264    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/settle_time_counter[1]_i_2_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I4_O)        0.124     6.388 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/settle_time_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     6.388    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/settle_time_counter[1]_i_1_n_0
    SLICE_X34Y45         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/settle_time_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 f  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        1.500     7.693    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/s00_axi_aclk
    SLICE_X34Y45         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/settle_time_counter_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.230     7.923    
                         clock uncertainty           -0.154     7.769    
    SLICE_X34Y45         FDRE (Setup_fdre_C_D)        0.084     7.853    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/settle_time_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          7.853    
                         arrival time                          -6.388    
  -------------------------------------------------------------------
                         slack                                  1.465    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.227ns (56.727%)  route 0.173ns (43.273%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        0.586     0.927    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X5Y49          FDRE                                         r  ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[11]/Q
                         net (fo=1, routed)           0.173     1.228    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[11]
    SLICE_X5Y50          LUT5 (Prop_lut5_I2_O)        0.099     1.327 r  ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_2/O
                         net (fo=1, routed)           0.000     1.327    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_2_n_0
    SLICE_X5Y50          FDRE                                         r  ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        0.853     1.223    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X5Y50          FDRE                                         r  ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.091     1.285    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        0.584     0.925    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y41          FDRE                                         r  ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.102     1.168    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X4Y41          SRLC32E                                      r  ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        0.852     1.222    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y41          SRLC32E                                      r  ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.281     0.941    
    SLICE_X4Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.123    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ccc_design_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.103%)  route 0.229ns (61.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        0.582     0.923    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.229     1.293    ccc_design_i/processing_system7_0/inst/M_AXI_GP0_BID[0]
    PS7_X0Y0             PS7                                          r  ccc_design_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        0.893     1.263    ccc_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ccc_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[0])
                                                      0.000     1.234    ccc_design_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ccc_design_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.226%)  route 0.248ns (63.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        0.582     0.923    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[3]/Q
                         net (fo=1, routed)           0.248     1.312    ccc_design_i/processing_system7_0/inst/M_AXI_GP0_BID[1]
    PS7_X0Y0             PS7                                          r  ccc_design_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        0.893     1.263    ccc_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ccc_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[1])
                                                      0.000     1.234    ccc_design_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ccc_design_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (42.009%)  route 0.257ns (57.991%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        0.582     0.923    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[25]/Q
                         net (fo=1, routed)           0.257     1.320    ccc_design_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[25]
    SLICE_X1Y47          LUT4 (Prop_lut4_I0_O)        0.045     1.365 r  ccc_design_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[26]_i_1/O
                         net (fo=1, routed)           0.000     1.365    ccc_design_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[26]
    SLICE_X1Y47          FDRE                                         r  ccc_design_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        0.852     1.222    ccc_design_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X1Y47          FDRE                                         r  ccc_design_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y47          FDRE (Hold_fdre_C_D)         0.091     1.284    ccc_design_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ccc_design_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.128ns (55.408%)  route 0.103ns (44.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        0.565     0.906    ccc_design_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X13Y41         FDRE                                         r  ccc_design_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.128     1.034 r  ccc_design_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.103     1.137    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X10Y40         SRLC32E                                      r  ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        0.833     1.203    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X10Y40         SRLC32E                                      r  ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.281     0.922    
    SLICE_X10Y40         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.052    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.302%)  route 0.170ns (54.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        0.584     0.925    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y41          FDRE                                         r  ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.170     1.236    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X0Y42          SRLC32E                                      r  ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        0.850     1.220    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y42          SRLC32E                                      r  ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.262     0.958    
    SLICE_X0Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.141    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 ccc_design_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.672%)  route 0.161ns (53.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        0.565     0.906    ccc_design_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X13Y41         FDRE                                         r  ccc_design_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  ccc_design_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/Q
                         net (fo=1, routed)           0.161     1.208    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[23]
    SLICE_X10Y43         SRLC32E                                      r  ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        0.834     1.204    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X10Y43         SRLC32E                                      r  ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
                         clock pessimism             -0.281     0.923    
    SLICE_X10Y43         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.105    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg2_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        0.562     0.903    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y42         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg2_reg[17]/Q
                         net (fo=1, routed)           0.054     1.098    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/slv_reg2[17]
    SLICE_X32Y42         LUT6 (Prop_lut6_I3_O)        0.045     1.143 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/axi_rdata[17]_i_1/O
                         net (fo=1, routed)           0.000     1.143    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/reg_data_out[17]
    SLICE_X32Y42         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        0.830     1.200    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y42         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
                         clock pessimism             -0.284     0.916    
    SLICE_X32Y42         FDRE (Hold_fdre_C_D)         0.121     1.037    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/axi_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        0.562     0.903    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y40         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg3_reg[2]/Q
                         net (fo=1, routed)           0.054     1.098    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/slv_reg3[2]
    SLICE_X32Y40         LUT6 (Prop_lut6_I0_O)        0.045     1.143 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     1.143    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X32Y40         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        0.830     1.200    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y40         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism             -0.284     0.916    
    SLICE_X32Y40         FDRE (Hold_fdre_C_D)         0.121     1.037    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X13Y40   ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X15Y39   ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y39   ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y40   ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y40   ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y40   ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y46   ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/axi_bresp_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y46   ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/axi_bresp_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y40   ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y43   ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y45   ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y44    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y44    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y44    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y40    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y43   ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y45   ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y44    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y44    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y44    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y40    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK



