Final Project for Computer Architecture 
EECE3324
Kevin Wong and Jonathan Marrero

The testbench of this project is CPU_TB

The number of cycles is 100 
The time that the program should run is 2000ns

The project includes the following modules:
  2to1mux.v
  2to1mux_5bit.v
  add4.v
  adder.v
  ALU.v
  ALU_ControlUnit.v
  ControlUnit.v
  CPU.v
  memory.v
  MinMax.asm
  MinMax.hexdump
  PCmodule.v
  registerfile.v
  ShiftLeft2.v
  Shiftleft2PC.v
  SignExtend.v
