// Seed: 644144581
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_4 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  tri0 id_6, id_7, id_8;
  tri id_9;
  module_0(
      id_4, id_9, id_5, id_9, id_6
  );
  assign id_4 = id_7 & id_9;
endmodule
