Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/parallels/ucla/csm152a/labs/lab_1/priority_encoder_TB_isim_beh.exe -prj /home/parallels/ucla/csm152a/labs/lab_1/priority_encoder_TB_beh.prj work.priority_encoder_TB work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/home/parallels/ucla/csm152a/labs/lab_1/priority_encoder.v" into library work
Analyzing Verilog file "/home/parallels/ucla/csm152a/labs/lab_1/priority_encoder_TB.v" into library work
WARNING:HDLCompiler:485 - "/home/parallels/ucla/csm152a/labs/lab_1/priority_encoder_TB.v" Line 31: Illegal format specifier ) for monitor
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 97468 KB
Fuse CPU Usage: 780 ms
Compiling module priority_encoder
Compiling module priority_encoder_TB
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable /home/parallels/ucla/csm152a/labs/lab_1/priority_encoder_TB_isim_beh.exe
Fuse Memory Usage: 657644 KB
Fuse CPU Usage: 790 ms
GCC CPU Usage: 260 ms
