#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Dec 17 15:19:42 2024
# Process ID: 91975
# Current directory: /home/ztn/Embedded/ZYNQ7010_2022/ZYNQ7010_2022.runs/impl_1
# Command line: vivado -log ece385final_z7_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source ece385final_z7_top.tcl -notrace
# Log file: /home/ztn/Embedded/ZYNQ7010_2022/ZYNQ7010_2022.runs/impl_1/ece385final_z7_top.vdi
# Journal file: /home/ztn/Embedded/ZYNQ7010_2022/ZYNQ7010_2022.runs/impl_1/vivado.jou
# Running On: ztn-Legion-Y9000P-IRX8, OS: Linux, CPU Frequency: 1217.606 MHz, CPU Physical cores: 24, Host memory: 67215 MB
#-----------------------------------------------------------
source ece385final_z7_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ztn/Embedded/ip_repo/zynq7010_axi4_fbreader_to_hdmi_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ztn/Embedded/ip_repo/2DRenderer/2DRenderer/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ztn/Embedded/Xilinx/Vivado/2022.2/data/ip'.
Command: link_design -top ece385final_z7_top -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/ztn/Embedded/ZYNQ7010_2022/ZYNQ7010_2022.gen/sources_1/bd/zynq7010/ip/zynq7010_inverter_0_0/zynq7010_inverter_0_0.dcp' for cell 'zynq7010_i/inverter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ztn/Embedded/ZYNQ7010_2022/ZYNQ7010_2022.gen/sources_1/bd/zynq7010/ip/zynq7010_proc_sys_reset_0_0/zynq7010_proc_sys_reset_0_0.dcp' for cell 'zynq7010_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ztn/Embedded/ZYNQ7010_2022/ZYNQ7010_2022.gen/sources_1/bd/zynq7010/ip/zynq7010_processing_system7_0_0/zynq7010_processing_system7_0_0.dcp' for cell 'zynq7010_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ztn/Embedded/ZYNQ7010_2022/ZYNQ7010_2022.gen/sources_1/bd/zynq7010/ip/zynq7010_render_2d_0_1/zynq7010_render_2d_0_1.dcp' for cell 'zynq7010_i/render_2d_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ztn/Embedded/ZYNQ7010_2022/ZYNQ7010_2022.gen/sources_1/bd/zynq7010/ip/zynq7010_zynq7010_axi4_fbread_0_0/zynq7010_zynq7010_axi4_fbread_0_0.dcp' for cell 'zynq7010_i/zynq7010_axi4_fbread'
INFO: [Project 1-454] Reading design checkpoint '/home/ztn/Embedded/ZYNQ7010_2022/ZYNQ7010_2022.gen/sources_1/bd/zynq7010/ip/zynq7010_auto_pc_0/zynq7010_auto_pc_0.dcp' for cell 'zynq7010_i/axi_interconnect_fbreader/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/ztn/Embedded/ZYNQ7010_2022/ZYNQ7010_2022.gen/sources_1/bd/zynq7010/ip/zynq7010_auto_pc_1/zynq7010_auto_pc_1.dcp' for cell 'zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1675.523 ; gain = 0.000 ; free physical = 48181 ; free virtual = 62916
INFO: [Netlist 29-17] Analyzing 941 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ztn/Embedded/ZYNQ7010_2022/ZYNQ7010_2022.gen/sources_1/bd/zynq7010/ip/zynq7010_processing_system7_0_0/zynq7010_processing_system7_0_0.xdc] for cell 'zynq7010_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/ztn/Embedded/ZYNQ7010_2022/ZYNQ7010_2022.gen/sources_1/bd/zynq7010/ip/zynq7010_processing_system7_0_0/zynq7010_processing_system7_0_0.xdc] for cell 'zynq7010_i/processing_system7_0/inst'
Parsing XDC File [/home/ztn/Embedded/ZYNQ7010_2022/ZYNQ7010_2022.gen/sources_1/bd/zynq7010/ip/zynq7010_proc_sys_reset_0_0/zynq7010_proc_sys_reset_0_0_board.xdc] for cell 'zynq7010_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/ztn/Embedded/ZYNQ7010_2022/ZYNQ7010_2022.gen/sources_1/bd/zynq7010/ip/zynq7010_proc_sys_reset_0_0/zynq7010_proc_sys_reset_0_0_board.xdc] for cell 'zynq7010_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/ztn/Embedded/ZYNQ7010_2022/ZYNQ7010_2022.gen/sources_1/bd/zynq7010/ip/zynq7010_proc_sys_reset_0_0/zynq7010_proc_sys_reset_0_0.xdc] for cell 'zynq7010_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/ztn/Embedded/ZYNQ7010_2022/ZYNQ7010_2022.gen/sources_1/bd/zynq7010/ip/zynq7010_proc_sys_reset_0_0/zynq7010_proc_sys_reset_0_0.xdc] for cell 'zynq7010_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/ztn/Embedded/ZYNQ7010_2022/ZYNQ7010_2022.gen/sources_1/bd/zynq7010/ip/zynq7010_zynq7010_axi4_fbread_0_0/src/channel_fifo_1/channel_fifo.xdc] for cell 'zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/ch1_audio_fifo/U0'
Finished Parsing XDC File [/home/ztn/Embedded/ZYNQ7010_2022/ZYNQ7010_2022.gen/sources_1/bd/zynq7010/ip/zynq7010_zynq7010_axi4_fbread_0_0/src/channel_fifo_1/channel_fifo.xdc] for cell 'zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/ch1_audio_fifo/U0'
Parsing XDC File [/home/ztn/Embedded/ZYNQ7010_2022/ZYNQ7010_2022.gen/sources_1/bd/zynq7010/ip/zynq7010_zynq7010_axi4_fbread_0_0/src/channel_fifo_1/channel_fifo.xdc] for cell 'zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/ch2_audio_fifo/U0'
Finished Parsing XDC File [/home/ztn/Embedded/ZYNQ7010_2022/ZYNQ7010_2022.gen/sources_1/bd/zynq7010/ip/zynq7010_zynq7010_axi4_fbread_0_0/src/channel_fifo_1/channel_fifo.xdc] for cell 'zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/ch2_audio_fifo/U0'
Parsing XDC File [/home/ztn/Embedded/ZYNQ7010_2022/ZYNQ7010_2022.gen/sources_1/bd/zynq7010/ip/zynq7010_zynq7010_axi4_fbread_0_0/src/channel_fifo_1/channel_fifo.xdc] for cell 'zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/ch3_audio_fifo/U0'
Finished Parsing XDC File [/home/ztn/Embedded/ZYNQ7010_2022/ZYNQ7010_2022.gen/sources_1/bd/zynq7010/ip/zynq7010_zynq7010_axi4_fbread_0_0/src/channel_fifo_1/channel_fifo.xdc] for cell 'zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/ch3_audio_fifo/U0'
Parsing XDC File [/home/ztn/Embedded/ZYNQ7010_2022/ZYNQ7010_2022.gen/sources_1/bd/zynq7010/ip/zynq7010_zynq7010_axi4_fbread_0_0/src/channel_fifo_1/channel_fifo.xdc] for cell 'zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/ch4_audio_fifo/U0'
Finished Parsing XDC File [/home/ztn/Embedded/ZYNQ7010_2022/ZYNQ7010_2022.gen/sources_1/bd/zynq7010/ip/zynq7010_zynq7010_axi4_fbread_0_0/src/channel_fifo_1/channel_fifo.xdc] for cell 'zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/ch4_audio_fifo/U0'
Parsing XDC File [/home/ztn/Embedded/ZYNQ7010_2022/ZYNQ7010_2022.gen/sources_1/bd/zynq7010/ip/zynq7010_zynq7010_axi4_fbread_0_0/src/event_fifo_1/event_fifo.xdc] for cell 'zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/audio_event_fifo/U0'
Finished Parsing XDC File [/home/ztn/Embedded/ZYNQ7010_2022/ZYNQ7010_2022.gen/sources_1/bd/zynq7010/ip/zynq7010_zynq7010_axi4_fbread_0_0/src/event_fifo_1/event_fifo.xdc] for cell 'zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/audio_event_fifo/U0'
Parsing XDC File [/home/ztn/Embedded/ZYNQ7010_2022/ZYNQ7010_2022.gen/sources_1/bd/zynq7010/ip/zynq7010_zynq7010_axi4_fbread_0_0/src/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst'
Finished Parsing XDC File [/home/ztn/Embedded/ZYNQ7010_2022/ZYNQ7010_2022.gen/sources_1/bd/zynq7010/ip/zynq7010_zynq7010_axi4_fbread_0_0/src/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst'
Parsing XDC File [/home/ztn/Embedded/ZYNQ7010_2022/ZYNQ7010_2022.srcs/constrs_1/new/ChampaignBoard_Z7.xdc]
WARNING: [Vivado 12-584] No ports matched 'gpio_io_o_0[0]'. [/home/ztn/Embedded/ZYNQ7010_2022/ZYNQ7010_2022.srcs/constrs_1/new/ChampaignBoard_Z7.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ztn/Embedded/ZYNQ7010_2022/ZYNQ7010_2022.srcs/constrs_1/new/ChampaignBoard_Z7.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio2_io_i_0[0]'. [/home/ztn/Embedded/ZYNQ7010_2022/ZYNQ7010_2022.srcs/constrs_1/new/ChampaignBoard_Z7.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ztn/Embedded/ZYNQ7010_2022/ZYNQ7010_2022.srcs/constrs_1/new/ChampaignBoard_Z7.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IO_L1P'. [/home/ztn/Embedded/ZYNQ7010_2022/ZYNQ7010_2022.srcs/constrs_1/new/ChampaignBoard_Z7.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ztn/Embedded/ZYNQ7010_2022/ZYNQ7010_2022.srcs/constrs_1/new/ChampaignBoard_Z7.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IO_L1N'. [/home/ztn/Embedded/ZYNQ7010_2022/ZYNQ7010_2022.srcs/constrs_1/new/ChampaignBoard_Z7.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ztn/Embedded/ZYNQ7010_2022/ZYNQ7010_2022.srcs/constrs_1/new/ChampaignBoard_Z7.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IO_L2P'. [/home/ztn/Embedded/ZYNQ7010_2022/ZYNQ7010_2022.srcs/constrs_1/new/ChampaignBoard_Z7.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ztn/Embedded/ZYNQ7010_2022/ZYNQ7010_2022.srcs/constrs_1/new/ChampaignBoard_Z7.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IO_L2N'. [/home/ztn/Embedded/ZYNQ7010_2022/ZYNQ7010_2022.srcs/constrs_1/new/ChampaignBoard_Z7.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ztn/Embedded/ZYNQ7010_2022/ZYNQ7010_2022.srcs/constrs_1/new/ChampaignBoard_Z7.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/ztn/Embedded/ZYNQ7010_2022/ZYNQ7010_2022.srcs/constrs_1/new/ChampaignBoard_Z7.xdc]
Parsing XDC File [/home/ztn/Embedded/ZYNQ7010_2022/ZYNQ7010_2022.gen/sources_1/bd/zynq7010/ip/zynq7010_zynq7010_axi4_fbread_0_0/src/clk_wiz_0_1/clk_wiz_0_late.xdc] for cell 'zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst'
Finished Parsing XDC File [/home/ztn/Embedded/ZYNQ7010_2022/ZYNQ7010_2022.gen/sources_1/bd/zynq7010/ip/zynq7010_zynq7010_axi4_fbread_0_0/src/clk_wiz_0_1/clk_wiz_0_late.xdc] for cell 'zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst'
INFO: [Project 1-1714] 4 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2014.168 ; gain = 0.000 ; free physical = 47959 ; free virtual = 62695
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

19 Infos, 6 Warnings, 6 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2014.168 ; gain = 477.641 ; free physical = 47959 ; free virtual = 62695
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2014.168 ; gain = 0.000 ; free physical = 47974 ; free virtual = 62710

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 1073f4d9a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2310.738 ; gain = 296.570 ; free physical = 47747 ; free virtual = 62482

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst_i_2__0 into driver instance zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst_i_4__0, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/split_ongoing_i_1__0 into driver instance zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_AREADY_I_i_3__0, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/split_ongoing_i_1 into driver instance zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_4, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst_i_1 into driver instance zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst_i_3__0, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter zynq7010_i/render_2d_0/inst/grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734/flow_control_loop_pipe_sequential_init_U/trunc_ln190_reg_2490[4]_i_2 into driver instance zynq7010_i/render_2d_0/inst/grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734/flow_control_loop_pipe_sequential_init_U/indvar_flatten6_fu_160[10]_i_4, which resulted in an inversion of 9 pins
INFO: [Opt 31-138] Pushed 3 inverter(s) to 54 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1929f912f

Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2598.598 ; gain = 0.000 ; free physical = 47506 ; free virtual = 62242
INFO: [Opt 31-389] Phase Retarget created 10 cells and removed 77 cells
INFO: [Opt 31-1021] In phase Retarget, 52 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 4 inverter(s) to 4 load pin(s).
Phase 2 Constant propagation | Checksum: 17a72f323

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2598.598 ; gain = 0.000 ; free physical = 47507 ; free virtual = 62243
INFO: [Opt 31-389] Phase Constant propagation created 51 cells and removed 332 cells
INFO: [Opt 31-1021] In phase Constant propagation, 51 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1843cd16c

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2598.598 ; gain = 0.000 ; free physical = 47507 ; free virtual = 62243
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 91 cells
INFO: [Opt 31-1021] In phase Sweep, 194 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1843cd16c

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2630.613 ; gain = 32.016 ; free physical = 47506 ; free virtual = 62242
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1843cd16c

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2630.613 ; gain = 32.016 ; free physical = 47506 ; free virtual = 62242
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 19ece6d27

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2630.613 ; gain = 32.016 ; free physical = 47506 ; free virtual = 62242
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 65 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              10  |              77  |                                             52  |
|  Constant propagation         |              51  |             332  |                                             51  |
|  Sweep                        |               0  |              91  |                                            194  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             65  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2630.613 ; gain = 0.000 ; free physical = 47506 ; free virtual = 62241
Ending Logic Optimization Task | Checksum: 13dfab8fb

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2630.613 ; gain = 32.016 ; free physical = 47506 ; free virtual = 62241

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 50 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 20 newly gated: 1 Total Ports: 100
Ending PowerOpt Patch Enables Task | Checksum: 161ee2195

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3029.176 ; gain = 0.000 ; free physical = 47228 ; free virtual = 61964
Ending Power Optimization Task | Checksum: 161ee2195

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3029.176 ; gain = 398.562 ; free physical = 47241 ; free virtual = 61977

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1531206fd

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3029.176 ; gain = 0.000 ; free physical = 47259 ; free virtual = 61994
Ending Final Cleanup Task | Checksum: 1531206fd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3029.176 ; gain = 0.000 ; free physical = 47259 ; free virtual = 61994

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3029.176 ; gain = 0.000 ; free physical = 47259 ; free virtual = 61994
Ending Netlist Obfuscation Task | Checksum: 1531206fd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3029.176 ; gain = 0.000 ; free physical = 47259 ; free virtual = 61994
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 6 Warnings, 6 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3029.176 ; gain = 1015.008 ; free physical = 47259 ; free virtual = 61994
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3029.176 ; gain = 0.000 ; free physical = 47249 ; free virtual = 61987
INFO: [Common 17-1381] The checkpoint '/home/ztn/Embedded/ZYNQ7010_2022/ZYNQ7010_2022.runs/impl_1/ece385final_z7_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ece385final_z7_top_drc_opted.rpt -pb ece385final_z7_top_drc_opted.pb -rpx ece385final_z7_top_drc_opted.rpx
Command: report_drc -file ece385final_z7_top_drc_opted.rpt -pb ece385final_z7_top_drc_opted.pb -rpx ece385final_z7_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ztn/Embedded/ZYNQ7010_2022/ZYNQ7010_2022.runs/impl_1/ece385final_z7_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47227 ; free virtual = 61966
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: bfd5eb51

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47227 ; free virtual = 61966
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47227 ; free virtual = 61966

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10b9ddaf1

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47226 ; free virtual = 61965

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c9022be5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.87 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47220 ; free virtual = 61960

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c9022be5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.88 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47220 ; free virtual = 61960
Phase 1 Placer Initialization | Checksum: 1c9022be5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.89 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47220 ; free virtual = 61959

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 204bfa4e7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47260 ; free virtual = 61999

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 18f796bf2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47258 ; free virtual = 61998

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1b38f65e4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47258 ; free virtual = 61998

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1e9a8bc77

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47319 ; free virtual = 62058

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 7 LUTNM shape to break, 700 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 7, total 7, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 318 nets or LUTs. Breaked 7 LUTs, combined 311 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net zynq7010_i/proc_sys_reset_0/U0/peripheral_aresetn[0]. Replicated 9 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 9 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 9 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47328 ; free virtual = 62067
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47328 ; free virtual = 62068

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            7  |            311  |                   318  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                                           |            9  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           16  |            311  |                   319  |           0  |          10  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: c259f50f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47328 ; free virtual = 62068
Phase 2.4 Global Placement Core | Checksum: 16ad38d35

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47327 ; free virtual = 62066
Phase 2 Global Placement | Checksum: 16ad38d35

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47327 ; free virtual = 62066

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1757b7f88

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47330 ; free virtual = 62069

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 125ff8e1d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47338 ; free virtual = 62077

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14e409662

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47334 ; free virtual = 62073

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 13436d7d6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47334 ; free virtual = 62073

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: f407b7fc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47327 ; free virtual = 62066

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 15713cb25

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47327 ; free virtual = 62066

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: fb934ff5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47327 ; free virtual = 62066

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: de071009

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47327 ; free virtual = 62066

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: a5bcb5ed

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47327 ; free virtual = 62067
Phase 3 Detail Placement | Checksum: a5bcb5ed

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47327 ; free virtual = 62067

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1101e6144

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.473 | TNS=-12.550 |
Phase 1 Physical Synthesis Initialization | Checksum: 1631a4c0f

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47316 ; free virtual = 62056
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 138ebe2f9

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47316 ; free virtual = 62056
Phase 4.1.1.1 BUFG Insertion | Checksum: 1101e6144

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47316 ; free virtual = 62056

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-6.094. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1f2249dac

Time (s): cpu = 00:00:23 ; elapsed = 00:00:08 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47327 ; free virtual = 62066

Time (s): cpu = 00:00:24 ; elapsed = 00:00:08 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47327 ; free virtual = 62066
Phase 4.1 Post Commit Optimization | Checksum: 1f2249dac

Time (s): cpu = 00:00:24 ; elapsed = 00:00:08 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47327 ; free virtual = 62066

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f2249dac

Time (s): cpu = 00:00:24 ; elapsed = 00:00:08 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47327 ; free virtual = 62067

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1f2249dac

Time (s): cpu = 00:00:24 ; elapsed = 00:00:08 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47327 ; free virtual = 62067
Phase 4.3 Placer Reporting | Checksum: 1f2249dac

Time (s): cpu = 00:00:24 ; elapsed = 00:00:08 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47327 ; free virtual = 62067

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47327 ; free virtual = 62067

Time (s): cpu = 00:00:24 ; elapsed = 00:00:08 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47327 ; free virtual = 62067
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1be0d5c4a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:08 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47327 ; free virtual = 62067
Ending Placer Task | Checksum: c072c905

Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47327 ; free virtual = 62066
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 6 Warnings, 6 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:09 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47327 ; free virtual = 62066
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47317 ; free virtual = 62071
INFO: [Common 17-1381] The checkpoint '/home/ztn/Embedded/ZYNQ7010_2022/ZYNQ7010_2022.runs/impl_1/ece385final_z7_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file ece385final_z7_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47303 ; free virtual = 62047
INFO: [runtcl-4] Executing : report_utilization -file ece385final_z7_top_utilization_placed.rpt -pb ece385final_z7_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ece385final_z7_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47292 ; free virtual = 62036
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47285 ; free virtual = 62029
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.08s |  WALL: 0.35s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47285 ; free virtual = 62029

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.094 | TNS=-11.890 |
Phase 1 Physical Synthesis Initialization | Checksum: 1bb0bb6bc

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47284 ; free virtual = 62029
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.094 | TNS=-11.890 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1bb0bb6bc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47284 ; free virtual = 62029

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.094 | TNS=-11.890 |
INFO: [Physopt 32-702] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/left_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/p_1_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout0_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout0_carry_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.073 | TNS=-11.869 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout0_carry_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.048 | TNS=-11.844 |
INFO: [Physopt 32-702] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout0_carry_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout0_carry_i_10_n_0.  Re-placed instance zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout0_carry_i_10
INFO: [Physopt 32-735] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout0_carry_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.031 | TNS=-11.827 |
INFO: [Physopt 32-663] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout0_carry_i_10_n_0.  Re-placed instance zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout0_carry_i_10
INFO: [Physopt 32-735] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout0_carry_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.004 | TNS=-11.800 |
INFO: [Physopt 32-663] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout0_carry_i_9_n_0.  Re-placed instance zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout0_carry_i_9
INFO: [Physopt 32-735] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout0_carry_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.995 | TNS=-11.791 |
INFO: [Physopt 32-601] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout0_carry_i_10_n_0. Net driver zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout0_carry_i_10 was replaced.
INFO: [Physopt 32-735] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout0_carry_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.995 | TNS=-11.791 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout0_carry_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.963 | TNS=-11.759 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout0_carry_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.958 | TNS=-11.754 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout0_carry_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.797 | TNS=-11.537 |
INFO: [Physopt 32-702] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/right_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/p_1_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout0_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout0_carry_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.787 | TNS=-11.527 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout0_carry_i_3__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.760 | TNS=-11.500 |
INFO: [Physopt 32-702] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout0_carry_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout0_carry_i_14__0_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout0_carry_i_14__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.753 | TNS=-11.493 |
INFO: [Physopt 32-702] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout0_carry_i_14__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/right_mixer[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/din1_inferred__0/i___2_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/i___2_carry__1_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/i___2_carry__1_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/i___2_carry__1_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.741 | TNS=-11.315 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout0_carry_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.735 | TNS=-11.309 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout0_carry_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.713 | TNS=-11.287 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout0_carry__0_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.712 | TNS=-11.286 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout0_carry__0_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.703 | TNS=-11.277 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout0_carry__0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.653 | TNS=-11.227 |
INFO: [Physopt 32-702] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout0_carry_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout0_carry_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.644 | TNS=-11.218 |
INFO: [Physopt 32-702] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout0_carry_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/p_0_in[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/din1__2_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/din1__2_carry__1_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.575 | TNS=-10.869 |
INFO: [Physopt 32-702] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout0_carry_i_15__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/right_mixer[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/din1_inferred__0/i___2_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/din1_inferred__0/i___2_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/i___2_carry_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/i___2_carry_i_4_n_0.  Re-placed instance zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/i___2_carry_i_4
INFO: [Physopt 32-735] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/i___2_carry_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.561 | TNS=-10.855 |
INFO: [Physopt 32-702] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/i___2_carry__0_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/i___2_carry__0_i_6_n_0. Critical path length was reduced through logic transformation on cell zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/i___2_carry__0_i_6_comp.
INFO: [Physopt 32-735] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/i___2_carry__0_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.550 | TNS=-10.844 |
INFO: [Physopt 32-702] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/i___2_carry__0_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/i___2_carry__0_i_8_n_0. Critical path length was reduced through logic transformation on cell zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/i___2_carry__0_i_8_comp.
INFO: [Physopt 32-735] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/i___2_carry__0_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.537 | TNS=-10.831 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/i___2_carry__1_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.537 | TNS=-10.831 |
INFO: [Physopt 32-702] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/i___2_carry_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/i___2_carry_i_7_n_0. Critical path length was reduced through logic transformation on cell zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/i___2_carry_i_7_comp.
INFO: [Physopt 32-735] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/i___2_carry_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.535 | TNS=-10.829 |
INFO: [Physopt 32-702] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/i___2_carry__1_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/ch4_audio_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dout[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/right_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/p_1_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout0_carry_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout0_carry_i_14__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/right_mixer[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/i___2_carry__1_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/i___2_carry__1_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/i___2_carry__1_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/ch4_audio_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dout[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.535 | TNS=-10.829 |
Phase 3 Critical Path Optimization | Checksum: 1bb0bb6bc

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47277 ; free virtual = 62021

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.535 | TNS=-10.829 |
INFO: [Physopt 32-702] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/right_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/p_1_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout0_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout0_carry_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout0_carry_i_14__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/right_mixer[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/din1_inferred__0/i___2_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/i___2_carry__1_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/i___2_carry__1_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/i___2_carry__1_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/ch4_audio_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dout[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/right_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/p_1_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout0_carry_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout0_carry_i_14__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/right_mixer[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/i___2_carry__1_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/i___2_carry__1_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/i___2_carry__1_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/ch4_audio_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dout[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.535 | TNS=-10.829 |
Phase 4 Critical Path Optimization | Checksum: 1bb0bb6bc

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47278 ; free virtual = 62022
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47278 ; free virtual = 62022
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-5.535 | TNS=-10.829 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.559  |          1.061  |            1  |              0  |                    25  |           0  |           2  |  00:00:02  |
|  Total          |          0.559  |          1.061  |            1  |              0  |                    25  |           0  |           3  |  00:00:02  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47278 ; free virtual = 62022
Ending Physical Synthesis Task | Checksum: a46ffcf7

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47278 ; free virtual = 62022
INFO: [Common 17-83] Releasing license: Implementation
253 Infos, 6 Warnings, 6 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47271 ; free virtual = 62030
INFO: [Common 17-1381] The checkpoint '/home/ztn/Embedded/ZYNQ7010_2022/ZYNQ7010_2022.runs/impl_1/ece385final_z7_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 2ef21823 ConstDB: 0 ShapeSum: 72ceb750 RouteDB: 0
Post Restoration Checksum: NetGraph: 30dc8dd4 NumContArr: ef1a5153 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 11ff6df27

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47265 ; free virtual = 62013

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 11ff6df27

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47234 ; free virtual = 61982

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 11ff6df27

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47234 ; free virtual = 61982
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1b7ee12d2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47208 ; free virtual = 61957
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.507 | TNS=-10.770| WHS=-0.762 | THS=-128.340|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 8465
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 8465
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1108e334d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47105 ; free virtual = 61854

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1108e334d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47105 ; free virtual = 61854
Phase 3 Initial Routing | Checksum: ea1e9a82

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47092 ; free virtual = 61841
INFO: [Route 35-580] Design has 2 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+===================================================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                                               |
+====================+===================+===================================================================================================+
| clk_fpga_0         | clk_fpga_0        | zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout_reg/D |
| clk_fpga_0         | clk_fpga_0        | zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout_reg/D  |
+--------------------+-------------------+---------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 692
 Number of Nodes with overlaps = 143
 Number of Nodes with overlaps = 78
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.980 | TNS=-11.678| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1e7f1d6d0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47024 ; free virtual = 61773

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 111
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.537 | TNS=-12.869| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: ffbb2b0d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47068 ; free virtual = 61817
Phase 4 Rip-up And Reroute | Checksum: ffbb2b0d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47068 ; free virtual = 61817

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: c8148c71

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47076 ; free virtual = 61825
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.980 | TNS=-11.678| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1925e05fb

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47077 ; free virtual = 61827

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1925e05fb

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47077 ; free virtual = 61827
Phase 5 Delay and Skew Optimization | Checksum: 1925e05fb

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47077 ; free virtual = 61827

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 16ca25986

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47077 ; free virtual = 61827
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.980 | TNS=-11.678| WHS=-0.004 | THS=-0.004 |

Phase 6.1 Hold Fix Iter | Checksum: 1520e7761

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47077 ; free virtual = 61826
Phase 6 Post Hold Fix | Checksum: 15b171b50

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47077 ; free virtual = 61826

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.26689 %
  Global Horizontal Routing Utilization  = 8.30951 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 47.7477%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 61.2613%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 86.7647%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X4Y9 -> INT_L_X4Y9
West Dir 1x1 Area, Max Cong = 63.2353%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1862b8f00

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47077 ; free virtual = 61826

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1862b8f00

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47077 ; free virtual = 61826

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 18d53620c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47076 ; free virtual = 61826

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1a2dc5345

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47076 ; free virtual = 61826
INFO: [Route 35-57] Estimated Timing Summary | WNS=-5.980 | TNS=-11.678| WHS=0.054  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1a2dc5345

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47076 ; free virtual = 61826
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47115 ; free virtual = 61864

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
272 Infos, 7 Warnings, 6 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47115 ; free virtual = 61864
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3044.289 ; gain = 0.000 ; free physical = 47121 ; free virtual = 61887
INFO: [Common 17-1381] The checkpoint '/home/ztn/Embedded/ZYNQ7010_2022/ZYNQ7010_2022.runs/impl_1/ece385final_z7_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ece385final_z7_top_drc_routed.rpt -pb ece385final_z7_top_drc_routed.pb -rpx ece385final_z7_top_drc_routed.rpx
Command: report_drc -file ece385final_z7_top_drc_routed.rpt -pb ece385final_z7_top_drc_routed.pb -rpx ece385final_z7_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ztn/Embedded/ZYNQ7010_2022/ZYNQ7010_2022.runs/impl_1/ece385final_z7_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file ece385final_z7_top_methodology_drc_routed.rpt -pb ece385final_z7_top_methodology_drc_routed.pb -rpx ece385final_z7_top_methodology_drc_routed.rpx
Command: report_methodology -file ece385final_z7_top_methodology_drc_routed.rpt -pb ece385final_z7_top_methodology_drc_routed.pb -rpx ece385final_z7_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/ztn/Embedded/ZYNQ7010_2022/ZYNQ7010_2022.runs/impl_1/ece385final_z7_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file ece385final_z7_top_power_routed.rpt -pb ece385final_z7_top_power_summary_routed.pb -rpx ece385final_z7_top_power_routed.rpx
Command: report_power -file ece385final_z7_top_power_routed.rpt -pb ece385final_z7_top_power_summary_routed.pb -rpx ece385final_z7_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
284 Infos, 7 Warnings, 6 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file ece385final_z7_top_route_status.rpt -pb ece385final_z7_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file ece385final_z7_top_timing_summary_routed.rpt -pb ece385final_z7_top_timing_summary_routed.pb -rpx ece385final_z7_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file ece385final_z7_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file ece385final_z7_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ece385final_z7_top_bus_skew_routed.rpt -pb ece385final_z7_top_bus_skew_routed.pb -rpx ece385final_z7_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force ece385final_z7_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC DPIP-1] Input pipelining: DSP zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/axi_addr_base0 input zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/axi_addr_base0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/axi_addr_base0__0 input zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/axi_addr_base0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/axi_addr_base0__1 input zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/axi_addr_base0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/axi_addr_base1 input zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/axi_addr_base1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/axi_addr_base0 output zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/axi_addr_base0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/axi_addr_base0__0 output zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/axi_addr_base0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/axi_addr_base0__1 output zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/axi_addr_base0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/axi_addr_base1 output zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/axi_addr_base1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/axi_addr_base0 multiplier stage zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/axi_addr_base0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/axi_addr_base0__0 multiplier stage zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/axi_addr_base0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/axi_addr_base0__1 multiplier stage zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/axi_addr_base0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/axi_addr_base1 multiplier stage zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/axi_addr_base1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell zynq7010_i/axi_interconnect_fbreader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin zynq7010_i/axi_interconnect_fbreader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A1)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A1)+((~A1)*(~A5)*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A2)+((~A2)*(~A5)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/audio_event_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/audio_event_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A1)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A6' of cell zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A1)+((~A1)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for OSERDESE2 zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_b/oserdes_m. This can result in corrupted data. The zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_b/oserdes_m/CLK / zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_b/oserdes_m/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for OSERDESE2 zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_b/oserdes_s. This can result in corrupted data. The zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_b/oserdes_s/CLK / zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_b/oserdes_s/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for OSERDESE2 zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_clk/oserdes_m. This can result in corrupted data. The zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_clk/oserdes_m/CLK / zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_clk/oserdes_m/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for OSERDESE2 zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_clk/oserdes_s. This can result in corrupted data. The zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_clk/oserdes_s/CLK / zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_clk/oserdes_s/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for OSERDESE2 zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_g/oserdes_m. This can result in corrupted data. The zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_g/oserdes_m/CLK / zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_g/oserdes_m/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for OSERDESE2 zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_g/oserdes_s. This can result in corrupted data. The zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_g/oserdes_s/CLK / zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_g/oserdes_s/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for OSERDESE2 zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_r/oserdes_m. This can result in corrupted data. The zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_r/oserdes_m/CLK / zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_r/oserdes_m/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for OSERDESE2 zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_r/oserdes_s. This can result in corrupted data. The zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_r/oserdes_s/CLK / zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_r/oserdes_s/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[10] (net: zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]) which is driven by a register (zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[10] (net: zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]) which is driven by a register (zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[10] (net: zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]) which is driven by a register (zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[10] (net: zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]) which is driven by a register (zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[11] (net: zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]) which is driven by a register (zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[11] (net: zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]) which is driven by a register (zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[11] (net: zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]) which is driven by a register (zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[11] (net: zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]) which is driven by a register (zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[12] (net: zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]) which is driven by a register (zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[12] (net: zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]) which is driven by a register (zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[13] (net: zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[13] (net: zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[14] (net: zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]) which is driven by a register (zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[14] (net: zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]) which is driven by a register (zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[14] (net: zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]) which is driven by a register (zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[8] (net: zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]) which is driven by a register (zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[9] (net: zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]) which is driven by a register (zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[9] (net: zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]) which is driven by a register (zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[9] (net: zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]) which is driven by a register (zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[9] (net: zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]) which is driven by a register (zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 61 net(s) have no routable loads. The problem bus(es) and/or net(s) are zynq7010_i/axi_interconnect_fbreader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zynq7010_i/axi_interconnect_fbreader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], zynq7010_i/axi_interconnect_fbreader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/ch3_audio_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/audio_event_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/ch2_audio_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb... and (the first 15 of 45 listed).
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 47 Warnings, 2 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 9185920 bits.
Writing bitstream ./ece385final_z7_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 47 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 3233.445 ; gain = 189.156 ; free physical = 46930 ; free virtual = 61693
INFO: [Common 17-206] Exiting Vivado at Tue Dec 17 15:20:51 2024...
