Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Sep 11 14:18:59 2023
| Host         : LAPTOP-HKFFG58C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file x7seg_Top_timing_summary_routed.rpt -pb x7seg_Top_timing_summary_routed.pb -rpx x7seg_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : x7seg_Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.321        0.000                      0                   20        0.197        0.000                      0                   20        4.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.321        0.000                      0                   20        0.197        0.000                      0                   20        4.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.321ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.321ns  (required time - arrival time)
  Source:                 x7/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x7/clkdiv_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.569ns  (logic 1.806ns (70.312%)  route 0.763ns (29.688%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.726     5.329    x7/CLK100MHZ
    SLICE_X0Y98          FDCE                                         r  x7/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  x7/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.547    x7/clkdiv_reg_n_0_[1]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.221 r  x7/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.221    x7/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.335 r  x7/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.335    x7/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.449 r  x7/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.449    x7/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.563 r  x7/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.563    x7/clkdiv_reg[12]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.897 r  x7/clkdiv_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.897    x7/clkdiv_reg[16]_i_1_n_6
    SLICE_X0Y102         FDCE                                         r  x7/clkdiv_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.590    15.012    x7/CLK100MHZ
    SLICE_X0Y102         FDCE                                         r  x7/clkdiv_reg[17]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y102         FDCE (Setup_fdce_C_D)        0.062    15.219    x7/clkdiv_reg[17]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -7.897    
  -------------------------------------------------------------------
                         slack                                  7.321    

Slack (MET) :             7.342ns  (required time - arrival time)
  Source:                 x7/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x7/clkdiv_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.548ns  (logic 1.785ns (70.067%)  route 0.763ns (29.933%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.726     5.329    x7/CLK100MHZ
    SLICE_X0Y98          FDCE                                         r  x7/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  x7/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.547    x7/clkdiv_reg_n_0_[1]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.221 r  x7/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.221    x7/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.335 r  x7/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.335    x7/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.449 r  x7/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.449    x7/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.563 r  x7/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.563    x7/clkdiv_reg[12]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.876 r  x7/clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.876    x7/clkdiv_reg[16]_i_1_n_4
    SLICE_X0Y102         FDCE                                         r  x7/clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.590    15.012    x7/CLK100MHZ
    SLICE_X0Y102         FDCE                                         r  x7/clkdiv_reg[19]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y102         FDCE (Setup_fdce_C_D)        0.062    15.219    x7/clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -7.876    
  -------------------------------------------------------------------
                         slack                                  7.342    

Slack (MET) :             7.416ns  (required time - arrival time)
  Source:                 x7/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x7/clkdiv_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.474ns  (logic 1.711ns (69.171%)  route 0.763ns (30.829%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.726     5.329    x7/CLK100MHZ
    SLICE_X0Y98          FDCE                                         r  x7/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  x7/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.547    x7/clkdiv_reg_n_0_[1]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.221 r  x7/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.221    x7/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.335 r  x7/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.335    x7/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.449 r  x7/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.449    x7/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.563 r  x7/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.563    x7/clkdiv_reg[12]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.802 r  x7/clkdiv_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.802    x7/clkdiv_reg[16]_i_1_n_5
    SLICE_X0Y102         FDCE                                         r  x7/clkdiv_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.590    15.012    x7/CLK100MHZ
    SLICE_X0Y102         FDCE                                         r  x7/clkdiv_reg[18]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y102         FDCE (Setup_fdce_C_D)        0.062    15.219    x7/clkdiv_reg[18]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -7.802    
  -------------------------------------------------------------------
                         slack                                  7.416    

Slack (MET) :             7.432ns  (required time - arrival time)
  Source:                 x7/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x7/clkdiv_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.458ns  (logic 1.695ns (68.971%)  route 0.763ns (31.029%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.726     5.329    x7/CLK100MHZ
    SLICE_X0Y98          FDCE                                         r  x7/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  x7/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.547    x7/clkdiv_reg_n_0_[1]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.221 r  x7/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.221    x7/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.335 r  x7/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.335    x7/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.449 r  x7/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.449    x7/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.563 r  x7/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.563    x7/clkdiv_reg[12]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.786 r  x7/clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.786    x7/clkdiv_reg[16]_i_1_n_7
    SLICE_X0Y102         FDCE                                         r  x7/clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.590    15.012    x7/CLK100MHZ
    SLICE_X0Y102         FDCE                                         r  x7/clkdiv_reg[16]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y102         FDCE (Setup_fdce_C_D)        0.062    15.219    x7/clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -7.786    
  -------------------------------------------------------------------
                         slack                                  7.432    

Slack (MET) :             7.435ns  (required time - arrival time)
  Source:                 x7/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x7/clkdiv_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.455ns  (logic 1.692ns (68.933%)  route 0.763ns (31.067%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.726     5.329    x7/CLK100MHZ
    SLICE_X0Y98          FDCE                                         r  x7/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  x7/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.547    x7/clkdiv_reg_n_0_[1]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.221 r  x7/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.221    x7/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.335 r  x7/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.335    x7/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.449 r  x7/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.449    x7/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.783 r  x7/clkdiv_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.783    x7/clkdiv_reg[12]_i_1_n_6
    SLICE_X0Y101         FDCE                                         r  x7/clkdiv_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.590    15.012    x7/CLK100MHZ
    SLICE_X0Y101         FDCE                                         r  x7/clkdiv_reg[13]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y101         FDCE (Setup_fdce_C_D)        0.062    15.219    x7/clkdiv_reg[13]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -7.783    
  -------------------------------------------------------------------
                         slack                                  7.435    

Slack (MET) :             7.456ns  (required time - arrival time)
  Source:                 x7/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x7/clkdiv_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.434ns  (logic 1.671ns (68.665%)  route 0.763ns (31.335%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.726     5.329    x7/CLK100MHZ
    SLICE_X0Y98          FDCE                                         r  x7/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  x7/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.547    x7/clkdiv_reg_n_0_[1]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.221 r  x7/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.221    x7/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.335 r  x7/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.335    x7/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.449 r  x7/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.449    x7/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.762 r  x7/clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.762    x7/clkdiv_reg[12]_i_1_n_4
    SLICE_X0Y101         FDCE                                         r  x7/clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.590    15.012    x7/CLK100MHZ
    SLICE_X0Y101         FDCE                                         r  x7/clkdiv_reg[15]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y101         FDCE (Setup_fdce_C_D)        0.062    15.219    x7/clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -7.762    
  -------------------------------------------------------------------
                         slack                                  7.456    

Slack (MET) :             7.530ns  (required time - arrival time)
  Source:                 x7/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x7/clkdiv_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 1.597ns (67.682%)  route 0.763ns (32.318%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.726     5.329    x7/CLK100MHZ
    SLICE_X0Y98          FDCE                                         r  x7/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  x7/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.547    x7/clkdiv_reg_n_0_[1]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.221 r  x7/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.221    x7/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.335 r  x7/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.335    x7/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.449 r  x7/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.449    x7/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.688 r  x7/clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.688    x7/clkdiv_reg[12]_i_1_n_5
    SLICE_X0Y101         FDCE                                         r  x7/clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.590    15.012    x7/CLK100MHZ
    SLICE_X0Y101         FDCE                                         r  x7/clkdiv_reg[14]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y101         FDCE (Setup_fdce_C_D)        0.062    15.219    x7/clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -7.688    
  -------------------------------------------------------------------
                         slack                                  7.530    

Slack (MET) :             7.546ns  (required time - arrival time)
  Source:                 x7/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x7/clkdiv_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 1.581ns (67.461%)  route 0.763ns (32.539%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.726     5.329    x7/CLK100MHZ
    SLICE_X0Y98          FDCE                                         r  x7/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  x7/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.547    x7/clkdiv_reg_n_0_[1]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.221 r  x7/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.221    x7/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.335 r  x7/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.335    x7/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.449 r  x7/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.449    x7/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.672 r  x7/clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.672    x7/clkdiv_reg[12]_i_1_n_7
    SLICE_X0Y101         FDCE                                         r  x7/clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.590    15.012    x7/CLK100MHZ
    SLICE_X0Y101         FDCE                                         r  x7/clkdiv_reg[12]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y101         FDCE (Setup_fdce_C_D)        0.062    15.219    x7/clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -7.672    
  -------------------------------------------------------------------
                         slack                                  7.546    

Slack (MET) :             7.549ns  (required time - arrival time)
  Source:                 x7/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x7/clkdiv_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.341ns  (logic 1.578ns (67.420%)  route 0.763ns (32.580%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.726     5.329    x7/CLK100MHZ
    SLICE_X0Y98          FDCE                                         r  x7/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  x7/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.547    x7/clkdiv_reg_n_0_[1]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.221 r  x7/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.221    x7/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.335 r  x7/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.335    x7/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.669 r  x7/clkdiv_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.669    x7/clkdiv_reg[8]_i_1_n_6
    SLICE_X0Y100         FDCE                                         r  x7/clkdiv_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.590    15.012    x7/CLK100MHZ
    SLICE_X0Y100         FDCE                                         r  x7/clkdiv_reg[9]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y100         FDCE (Setup_fdce_C_D)        0.062    15.219    x7/clkdiv_reg[9]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -7.669    
  -------------------------------------------------------------------
                         slack                                  7.549    

Slack (MET) :             7.570ns  (required time - arrival time)
  Source:                 x7/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x7/clkdiv_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 1.557ns (67.125%)  route 0.763ns (32.875%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.726     5.329    x7/CLK100MHZ
    SLICE_X0Y98          FDCE                                         r  x7/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  x7/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.547    x7/clkdiv_reg_n_0_[1]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.221 r  x7/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.221    x7/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.335 r  x7/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.335    x7/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.648 r  x7/clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.648    x7/clkdiv_reg[8]_i_1_n_4
    SLICE_X0Y100         FDCE                                         r  x7/clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.590    15.012    x7/CLK100MHZ
    SLICE_X0Y100         FDCE                                         r  x7/clkdiv_reg[11]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y100         FDCE (Setup_fdce_C_D)        0.062    15.219    x7/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -7.648    
  -------------------------------------------------------------------
                         slack                                  7.570    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 x7/clkdiv_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x7/clkdiv_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.392ns (68.876%)  route 0.177ns (31.124%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.605     1.524    x7/CLK100MHZ
    SLICE_X0Y99          FDCE                                         r  x7/clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  x7/clkdiv_reg[4]/Q
                         net (fo=1, routed)           0.176     1.842    x7/clkdiv_reg_n_0_[4]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.039 r  x7/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.039    x7/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.093 r  x7/clkdiv_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.093    x7/clkdiv_reg[8]_i_1_n_7
    SLICE_X0Y100         FDCE                                         r  x7/clkdiv_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.872     2.037    x7/CLK100MHZ
    SLICE_X0Y100         FDCE                                         r  x7/clkdiv_reg[8]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDCE (Hold_fdce_C_D)         0.105     1.896    x7/clkdiv_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 x7/clkdiv_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x7/clkdiv_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.403ns (69.466%)  route 0.177ns (30.534%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.605     1.524    x7/CLK100MHZ
    SLICE_X0Y99          FDCE                                         r  x7/clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  x7/clkdiv_reg[4]/Q
                         net (fo=1, routed)           0.176     1.842    x7/clkdiv_reg_n_0_[4]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.039 r  x7/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.039    x7/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.104 r  x7/clkdiv_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.104    x7/clkdiv_reg[8]_i_1_n_5
    SLICE_X0Y100         FDCE                                         r  x7/clkdiv_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.872     2.037    x7/CLK100MHZ
    SLICE_X0Y100         FDCE                                         r  x7/clkdiv_reg[10]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDCE (Hold_fdce_C_D)         0.105     1.896    x7/clkdiv_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 x7/clkdiv_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x7/clkdiv_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.428ns (70.728%)  route 0.177ns (29.272%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.605     1.524    x7/CLK100MHZ
    SLICE_X0Y99          FDCE                                         r  x7/clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  x7/clkdiv_reg[4]/Q
                         net (fo=1, routed)           0.176     1.842    x7/clkdiv_reg_n_0_[4]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.039 r  x7/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.039    x7/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.129 r  x7/clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.129    x7/clkdiv_reg[8]_i_1_n_4
    SLICE_X0Y100         FDCE                                         r  x7/clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.872     2.037    x7/CLK100MHZ
    SLICE_X0Y100         FDCE                                         r  x7/clkdiv_reg[11]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDCE (Hold_fdce_C_D)         0.105     1.896    x7/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 x7/clkdiv_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x7/clkdiv_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.428ns (70.728%)  route 0.177ns (29.272%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.605     1.524    x7/CLK100MHZ
    SLICE_X0Y99          FDCE                                         r  x7/clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  x7/clkdiv_reg[4]/Q
                         net (fo=1, routed)           0.176     1.842    x7/clkdiv_reg_n_0_[4]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.039 r  x7/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.039    x7/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.129 r  x7/clkdiv_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.129    x7/clkdiv_reg[8]_i_1_n_6
    SLICE_X0Y100         FDCE                                         r  x7/clkdiv_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.872     2.037    x7/CLK100MHZ
    SLICE_X0Y100         FDCE                                         r  x7/clkdiv_reg[9]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDCE (Hold_fdce_C_D)         0.105     1.896    x7/clkdiv_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 x7/clkdiv_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x7/clkdiv_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.431ns (70.872%)  route 0.177ns (29.128%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.605     1.524    x7/CLK100MHZ
    SLICE_X0Y99          FDCE                                         r  x7/clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  x7/clkdiv_reg[4]/Q
                         net (fo=1, routed)           0.176     1.842    x7/clkdiv_reg_n_0_[4]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.039 r  x7/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.039    x7/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.078 r  x7/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.078    x7/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.132 r  x7/clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.132    x7/clkdiv_reg[12]_i_1_n_7
    SLICE_X0Y101         FDCE                                         r  x7/clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.872     2.037    x7/CLK100MHZ
    SLICE_X0Y101         FDCE                                         r  x7/clkdiv_reg[12]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y101         FDCE (Hold_fdce_C_D)         0.105     1.896    x7/clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 x7/clkdiv_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x7/clkdiv_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.442ns (71.390%)  route 0.177ns (28.610%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.605     1.524    x7/CLK100MHZ
    SLICE_X0Y99          FDCE                                         r  x7/clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  x7/clkdiv_reg[4]/Q
                         net (fo=1, routed)           0.176     1.842    x7/clkdiv_reg_n_0_[4]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.039 r  x7/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.039    x7/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.078 r  x7/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.078    x7/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.143 r  x7/clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.143    x7/clkdiv_reg[12]_i_1_n_5
    SLICE_X0Y101         FDCE                                         r  x7/clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.872     2.037    x7/CLK100MHZ
    SLICE_X0Y101         FDCE                                         r  x7/clkdiv_reg[14]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y101         FDCE (Hold_fdce_C_D)         0.105     1.896    x7/clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 x7/clkdiv_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x7/clkdiv_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.467ns (72.500%)  route 0.177ns (27.500%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.605     1.524    x7/CLK100MHZ
    SLICE_X0Y99          FDCE                                         r  x7/clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  x7/clkdiv_reg[4]/Q
                         net (fo=1, routed)           0.176     1.842    x7/clkdiv_reg_n_0_[4]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.039 r  x7/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.039    x7/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.078 r  x7/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.078    x7/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.168 r  x7/clkdiv_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.168    x7/clkdiv_reg[12]_i_1_n_6
    SLICE_X0Y101         FDCE                                         r  x7/clkdiv_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.872     2.037    x7/CLK100MHZ
    SLICE_X0Y101         FDCE                                         r  x7/clkdiv_reg[13]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y101         FDCE (Hold_fdce_C_D)         0.105     1.896    x7/clkdiv_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 x7/clkdiv_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x7/clkdiv_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.467ns (72.500%)  route 0.177ns (27.500%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.605     1.524    x7/CLK100MHZ
    SLICE_X0Y99          FDCE                                         r  x7/clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  x7/clkdiv_reg[4]/Q
                         net (fo=1, routed)           0.176     1.842    x7/clkdiv_reg_n_0_[4]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.039 r  x7/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.039    x7/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.078 r  x7/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.078    x7/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.168 r  x7/clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.168    x7/clkdiv_reg[12]_i_1_n_4
    SLICE_X0Y101         FDCE                                         r  x7/clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.872     2.037    x7/CLK100MHZ
    SLICE_X0Y101         FDCE                                         r  x7/clkdiv_reg[15]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y101         FDCE (Hold_fdce_C_D)         0.105     1.896    x7/clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 x7/clkdiv_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x7/clkdiv_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.470ns (72.628%)  route 0.177ns (27.372%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.605     1.524    x7/CLK100MHZ
    SLICE_X0Y99          FDCE                                         r  x7/clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  x7/clkdiv_reg[4]/Q
                         net (fo=1, routed)           0.176     1.842    x7/clkdiv_reg_n_0_[4]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.039 r  x7/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.039    x7/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.078 r  x7/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.078    x7/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.117 r  x7/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.117    x7/clkdiv_reg[12]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.171 r  x7/clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.171    x7/clkdiv_reg[16]_i_1_n_7
    SLICE_X0Y102         FDCE                                         r  x7/clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.872     2.037    x7/CLK100MHZ
    SLICE_X0Y102         FDCE                                         r  x7/clkdiv_reg[16]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y102         FDCE (Hold_fdce_C_D)         0.105     1.896    x7/clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 x7/clkdiv_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x7/clkdiv_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.481ns (73.085%)  route 0.177ns (26.915%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.605     1.524    x7/CLK100MHZ
    SLICE_X0Y99          FDCE                                         r  x7/clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  x7/clkdiv_reg[4]/Q
                         net (fo=1, routed)           0.176     1.842    x7/clkdiv_reg_n_0_[4]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.039 r  x7/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.039    x7/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.078 r  x7/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.078    x7/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.117 r  x7/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.117    x7/clkdiv_reg[12]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.182 r  x7/clkdiv_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.182    x7/clkdiv_reg[16]_i_1_n_5
    SLICE_X0Y102         FDCE                                         r  x7/clkdiv_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.872     2.037    x7/CLK100MHZ
    SLICE_X0Y102         FDCE                                         r  x7/clkdiv_reg[18]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y102         FDCE (Hold_fdce_C_D)         0.105     1.896    x7/clkdiv_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.286    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y98     x7/clkdiv_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y100    x7/clkdiv_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y100    x7/clkdiv_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y101    x7/clkdiv_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y101    x7/clkdiv_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y101    x7/clkdiv_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y101    x7/clkdiv_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y102    x7/clkdiv_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y102    x7/clkdiv_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y98     x7/clkdiv_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y98     x7/clkdiv_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y100    x7/clkdiv_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y100    x7/clkdiv_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y100    x7/clkdiv_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y100    x7/clkdiv_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    x7/clkdiv_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    x7/clkdiv_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    x7/clkdiv_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    x7/clkdiv_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y98     x7/clkdiv_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y98     x7/clkdiv_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y100    x7/clkdiv_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y100    x7/clkdiv_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y100    x7/clkdiv_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y100    x7/clkdiv_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    x7/clkdiv_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    x7/clkdiv_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    x7/clkdiv_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    x7/clkdiv_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x7/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.958ns  (logic 4.377ns (48.859%)  route 4.581ns (51.141%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.710     5.312    x7/CLK100MHZ
    SLICE_X0Y102         FDCE                                         r  x7/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDCE (Prop_fdce_C_Q)         0.456     5.768 r  x7/clkdiv_reg[18]/Q
                         net (fo=9, routed)           1.684     7.452    x7/s7/S[0]
    SLICE_X0Y93          LUT2 (Prop_lut2_I1_O)        0.152     7.604 r  x7/s7/A2G_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.897    10.501    A2G_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.769    14.270 r  A2G_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.270    A2G[1]
    T11                                                               r  A2G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x7/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.919ns  (logic 4.384ns (49.156%)  route 4.535ns (50.844%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.710     5.312    x7/CLK100MHZ
    SLICE_X0Y102         FDCE                                         r  x7/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDCE (Prop_fdce_C_Q)         0.456     5.768 f  x7/clkdiv_reg[19]/Q
                         net (fo=8, routed)           1.400     7.168    x7/s[1]
    SLICE_X0Y95          LUT2 (Prop_lut2_I1_O)        0.152     7.320 r  x7/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.135    10.455    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.776    14.232 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.232    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x7/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.116ns  (logic 4.114ns (50.685%)  route 4.002ns (49.315%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.710     5.312    x7/CLK100MHZ
    SLICE_X0Y102         FDCE                                         r  x7/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDCE (Prop_fdce_C_Q)         0.456     5.768 f  x7/clkdiv_reg[18]/Q
                         net (fo=9, routed)           1.691     7.459    x7/A2G_OBUF[3]
    SLICE_X0Y93          LUT2 (Prop_lut2_I0_O)        0.124     7.583 r  x7/digit/O
                         net (fo=1, routed)           2.311     9.895    A2G_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    13.428 r  A2G_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.428    A2G[2]
    P15                                                               r  A2G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x7/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.957ns  (logic 4.346ns (54.610%)  route 3.612ns (45.390%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.710     5.312    x7/CLK100MHZ
    SLICE_X0Y102         FDCE                                         r  x7/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDCE (Prop_fdce_C_Q)         0.456     5.768 r  x7/clkdiv_reg[18]/Q
                         net (fo=9, routed)           1.691     7.459    x7/A2G_OBUF[3]
    SLICE_X0Y93          LUT2 (Prop_lut2_I1_O)        0.152     7.611 r  x7/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.921     9.532    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.738    13.270 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.270    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x7/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.489ns  (logic 4.117ns (54.977%)  route 3.372ns (45.023%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.710     5.312    x7/CLK100MHZ
    SLICE_X0Y102         FDCE                                         r  x7/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDCE (Prop_fdce_C_Q)         0.456     5.768 f  x7/clkdiv_reg[18]/Q
                         net (fo=9, routed)           1.684     7.452    x7/s7/S[0]
    SLICE_X0Y93          LUT2 (Prop_lut2_I0_O)        0.124     7.576 r  x7/s7/A2G_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.688     9.264    A2G_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537    12.801 r  A2G_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.801    A2G[0]
    L18                                                               r  A2G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x7/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.384ns  (logic 4.116ns (55.734%)  route 3.269ns (44.266%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.710     5.312    x7/CLK100MHZ
    SLICE_X0Y102         FDCE                                         r  x7/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDCE (Prop_fdce_C_Q)         0.456     5.768 r  x7/clkdiv_reg[19]/Q
                         net (fo=8, routed)           1.400     7.168    x7/s[1]
    SLICE_X0Y95          LUT2 (Prop_lut2_I0_O)        0.124     7.292 r  x7/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.869     9.161    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536    12.697 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.697    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x7/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.719ns  (logic 4.132ns (61.502%)  route 2.587ns (38.498%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.710     5.312    x7/CLK100MHZ
    SLICE_X0Y102         FDCE                                         r  x7/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDCE (Prop_fdce_C_Q)         0.456     5.768 f  x7/clkdiv_reg[19]/Q
                         net (fo=8, routed)           0.681     6.450    x7/s[1]
    SLICE_X1Y102         LUT2 (Prop_lut2_I0_O)        0.124     6.574 r  x7/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.905     8.479    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552    12.031 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.031    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x7/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.818ns  (logic 3.949ns (67.880%)  route 1.869ns (32.120%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.710     5.312    x7/CLK100MHZ
    SLICE_X0Y102         FDCE                                         r  x7/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDCE (Prop_fdce_C_Q)         0.456     5.768 r  x7/clkdiv_reg[18]/Q
                         net (fo=9, routed)           1.869     7.637    A2G_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493    11.130 r  A2G_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.130    A2G[4]
    K16                                                               r  A2G[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x7/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.769ns  (logic 1.335ns (75.487%)  route 0.434ns (24.513%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.599     1.518    x7/CLK100MHZ
    SLICE_X0Y102         FDCE                                         r  x7/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  x7/clkdiv_reg[18]/Q
                         net (fo=9, routed)           0.434     2.093    A2G_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.287 r  A2G_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.287    A2G[4]
    K16                                                               r  A2G[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x7/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.940ns  (logic 1.439ns (74.150%)  route 0.502ns (25.850%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.599     1.518    x7/CLK100MHZ
    SLICE_X0Y102         FDCE                                         r  x7/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDCE (Prop_fdce_C_Q)         0.141     1.659 f  x7/clkdiv_reg[18]/Q
                         net (fo=9, routed)           0.067     1.727    x7/A2G_OBUF[3]
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.045     1.772 r  x7/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.434     2.206    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     3.459 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.459    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x7/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.420ns  (logic 1.422ns (58.787%)  route 0.997ns (41.213%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.599     1.518    x7/CLK100MHZ
    SLICE_X0Y102         FDCE                                         r  x7/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDCE (Prop_fdce_C_Q)         0.141     1.659 f  x7/clkdiv_reg[18]/Q
                         net (fo=9, routed)           0.570     2.230    x7/A2G_OBUF[3]
    SLICE_X0Y95          LUT2 (Prop_lut2_I1_O)        0.045     2.275 r  x7/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.427     2.702    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.938 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.938    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x7/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.508ns  (logic 1.424ns (56.789%)  route 1.084ns (43.211%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.599     1.518    x7/CLK100MHZ
    SLICE_X0Y102         FDCE                                         r  x7/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  x7/clkdiv_reg[19]/Q
                         net (fo=8, routed)           0.742     2.401    x7/s7/S[1]
    SLICE_X0Y93          LUT2 (Prop_lut2_I1_O)        0.045     2.446 r  x7/s7/A2G_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.342     2.788    A2G_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.238     4.026 r  A2G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.026    A2G[0]
    L18                                                               r  A2G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x7/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.670ns  (logic 1.483ns (55.553%)  route 1.187ns (44.447%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.599     1.518    x7/CLK100MHZ
    SLICE_X0Y102         FDCE                                         r  x7/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  x7/clkdiv_reg[19]/Q
                         net (fo=8, routed)           0.738     2.397    x7/s[1]
    SLICE_X0Y93          LUT2 (Prop_lut2_I0_O)        0.044     2.441 r  x7/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.449     2.890    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.298     4.189 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.189    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x7/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.779ns  (logic 1.420ns (51.117%)  route 1.358ns (48.883%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.599     1.518    x7/CLK100MHZ
    SLICE_X0Y102         FDCE                                         r  x7/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDCE (Prop_fdce_C_Q)         0.141     1.659 f  x7/clkdiv_reg[19]/Q
                         net (fo=8, routed)           0.738     2.397    x7/s[1]
    SLICE_X0Y93          LUT2 (Prop_lut2_I1_O)        0.045     2.442 r  x7/digit/O
                         net (fo=1, routed)           0.620     3.063    A2G_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.234     4.297 r  A2G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.297    A2G[2]
    P15                                                               r  A2G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x7/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.056ns  (logic 1.526ns (49.926%)  route 1.530ns (50.074%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.599     1.518    x7/CLK100MHZ
    SLICE_X0Y102         FDCE                                         r  x7/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  x7/clkdiv_reg[18]/Q
                         net (fo=9, routed)           0.570     2.230    x7/A2G_OBUF[3]
    SLICE_X0Y95          LUT2 (Prop_lut2_I0_O)        0.048     2.278 r  x7/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.960     3.238    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.337     4.575 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.575    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x7/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.122ns  (logic 1.512ns (48.436%)  route 1.610ns (51.564%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.599     1.518    x7/CLK100MHZ
    SLICE_X0Y102         FDCE                                         r  x7/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDCE (Prop_fdce_C_Q)         0.141     1.659 f  x7/clkdiv_reg[19]/Q
                         net (fo=8, routed)           0.742     2.401    x7/s7/S[1]
    SLICE_X0Y93          LUT2 (Prop_lut2_I0_O)        0.043     2.444 r  x7/s7/A2G_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.868     3.312    A2G_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.328     4.641 r  A2G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.641    A2G[1]
    T11                                                               r  A2G[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            x7/clkdiv_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.694ns  (logic 1.478ns (54.853%)  route 1.216ns (45.147%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  SW_IBUF[0]_inst/O
                         net (fo=20, routed)          1.216     2.694    x7/SW[0]
    SLICE_X0Y98          FDCE                                         f  x7/clkdiv_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.606     5.029    x7/CLK100MHZ
    SLICE_X0Y98          FDCE                                         r  x7/clkdiv_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            x7/clkdiv_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.694ns  (logic 1.478ns (54.853%)  route 1.216ns (45.147%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  SW_IBUF[0]_inst/O
                         net (fo=20, routed)          1.216     2.694    x7/SW[0]
    SLICE_X0Y98          FDCE                                         f  x7/clkdiv_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.606     5.029    x7/CLK100MHZ
    SLICE_X0Y98          FDCE                                         r  x7/clkdiv_reg[1]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            x7/clkdiv_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.694ns  (logic 1.478ns (54.853%)  route 1.216ns (45.147%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  SW_IBUF[0]_inst/O
                         net (fo=20, routed)          1.216     2.694    x7/SW[0]
    SLICE_X0Y98          FDCE                                         f  x7/clkdiv_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.606     5.029    x7/CLK100MHZ
    SLICE_X0Y98          FDCE                                         r  x7/clkdiv_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            x7/clkdiv_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.694ns  (logic 1.478ns (54.853%)  route 1.216ns (45.147%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  SW_IBUF[0]_inst/O
                         net (fo=20, routed)          1.216     2.694    x7/SW[0]
    SLICE_X0Y98          FDCE                                         f  x7/clkdiv_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.606     5.029    x7/CLK100MHZ
    SLICE_X0Y98          FDCE                                         r  x7/clkdiv_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            x7/clkdiv_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.553ns  (logic 1.478ns (57.880%)  route 1.075ns (42.120%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  SW_IBUF[0]_inst/O
                         net (fo=20, routed)          1.075     2.553    x7/SW[0]
    SLICE_X0Y99          FDCE                                         f  x7/clkdiv_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.606     5.029    x7/CLK100MHZ
    SLICE_X0Y99          FDCE                                         r  x7/clkdiv_reg[4]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            x7/clkdiv_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.553ns  (logic 1.478ns (57.880%)  route 1.075ns (42.120%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  SW_IBUF[0]_inst/O
                         net (fo=20, routed)          1.075     2.553    x7/SW[0]
    SLICE_X0Y99          FDCE                                         f  x7/clkdiv_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.606     5.029    x7/CLK100MHZ
    SLICE_X0Y99          FDCE                                         r  x7/clkdiv_reg[5]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            x7/clkdiv_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.553ns  (logic 1.478ns (57.880%)  route 1.075ns (42.120%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  SW_IBUF[0]_inst/O
                         net (fo=20, routed)          1.075     2.553    x7/SW[0]
    SLICE_X0Y99          FDCE                                         f  x7/clkdiv_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.606     5.029    x7/CLK100MHZ
    SLICE_X0Y99          FDCE                                         r  x7/clkdiv_reg[6]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            x7/clkdiv_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.553ns  (logic 1.478ns (57.880%)  route 1.075ns (42.120%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  SW_IBUF[0]_inst/O
                         net (fo=20, routed)          1.075     2.553    x7/SW[0]
    SLICE_X0Y99          FDCE                                         f  x7/clkdiv_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.606     5.029    x7/CLK100MHZ
    SLICE_X0Y99          FDCE                                         r  x7/clkdiv_reg[7]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            x7/clkdiv_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.550ns  (logic 1.478ns (57.945%)  route 1.072ns (42.055%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  SW_IBUF[0]_inst/O
                         net (fo=20, routed)          1.072     2.550    x7/SW[0]
    SLICE_X0Y102         FDCE                                         f  x7/clkdiv_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.590     5.012    x7/CLK100MHZ
    SLICE_X0Y102         FDCE                                         r  x7/clkdiv_reg[16]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            x7/clkdiv_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.550ns  (logic 1.478ns (57.945%)  route 1.072ns (42.055%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  SW_IBUF[0]_inst/O
                         net (fo=20, routed)          1.072     2.550    x7/SW[0]
    SLICE_X0Y102         FDCE                                         f  x7/clkdiv_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.590     5.012    x7/CLK100MHZ
    SLICE_X0Y102         FDCE                                         r  x7/clkdiv_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            x7/clkdiv_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.629ns  (logic 0.245ns (38.996%)  route 0.384ns (61.004%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  SW_IBUF[0]_inst/O
                         net (fo=20, routed)          0.384     0.629    x7/SW[0]
    SLICE_X0Y101         FDCE                                         f  x7/clkdiv_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.872     2.037    x7/CLK100MHZ
    SLICE_X0Y101         FDCE                                         r  x7/clkdiv_reg[12]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            x7/clkdiv_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.629ns  (logic 0.245ns (38.996%)  route 0.384ns (61.004%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  SW_IBUF[0]_inst/O
                         net (fo=20, routed)          0.384     0.629    x7/SW[0]
    SLICE_X0Y101         FDCE                                         f  x7/clkdiv_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.872     2.037    x7/CLK100MHZ
    SLICE_X0Y101         FDCE                                         r  x7/clkdiv_reg[13]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            x7/clkdiv_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.629ns  (logic 0.245ns (38.996%)  route 0.384ns (61.004%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  SW_IBUF[0]_inst/O
                         net (fo=20, routed)          0.384     0.629    x7/SW[0]
    SLICE_X0Y101         FDCE                                         f  x7/clkdiv_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.872     2.037    x7/CLK100MHZ
    SLICE_X0Y101         FDCE                                         r  x7/clkdiv_reg[14]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            x7/clkdiv_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.629ns  (logic 0.245ns (38.996%)  route 0.384ns (61.004%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  SW_IBUF[0]_inst/O
                         net (fo=20, routed)          0.384     0.629    x7/SW[0]
    SLICE_X0Y101         FDCE                                         f  x7/clkdiv_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.872     2.037    x7/CLK100MHZ
    SLICE_X0Y101         FDCE                                         r  x7/clkdiv_reg[15]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            x7/clkdiv_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.669ns  (logic 0.245ns (36.679%)  route 0.424ns (63.321%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  SW_IBUF[0]_inst/O
                         net (fo=20, routed)          0.424     0.669    x7/SW[0]
    SLICE_X0Y100         FDCE                                         f  x7/clkdiv_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.872     2.037    x7/CLK100MHZ
    SLICE_X0Y100         FDCE                                         r  x7/clkdiv_reg[10]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            x7/clkdiv_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.669ns  (logic 0.245ns (36.679%)  route 0.424ns (63.321%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  SW_IBUF[0]_inst/O
                         net (fo=20, routed)          0.424     0.669    x7/SW[0]
    SLICE_X0Y100         FDCE                                         f  x7/clkdiv_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.872     2.037    x7/CLK100MHZ
    SLICE_X0Y100         FDCE                                         r  x7/clkdiv_reg[11]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            x7/clkdiv_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.669ns  (logic 0.245ns (36.679%)  route 0.424ns (63.321%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  SW_IBUF[0]_inst/O
                         net (fo=20, routed)          0.424     0.669    x7/SW[0]
    SLICE_X0Y100         FDCE                                         f  x7/clkdiv_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.872     2.037    x7/CLK100MHZ
    SLICE_X0Y100         FDCE                                         r  x7/clkdiv_reg[8]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            x7/clkdiv_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.669ns  (logic 0.245ns (36.679%)  route 0.424ns (63.321%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  SW_IBUF[0]_inst/O
                         net (fo=20, routed)          0.424     0.669    x7/SW[0]
    SLICE_X0Y100         FDCE                                         f  x7/clkdiv_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.872     2.037    x7/CLK100MHZ
    SLICE_X0Y100         FDCE                                         r  x7/clkdiv_reg[9]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            x7/clkdiv_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.683ns  (logic 0.245ns (35.945%)  route 0.437ns (64.055%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  SW_IBUF[0]_inst/O
                         net (fo=20, routed)          0.437     0.683    x7/SW[0]
    SLICE_X0Y102         FDCE                                         f  x7/clkdiv_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.872     2.037    x7/CLK100MHZ
    SLICE_X0Y102         FDCE                                         r  x7/clkdiv_reg[16]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            x7/clkdiv_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.683ns  (logic 0.245ns (35.945%)  route 0.437ns (64.055%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  SW_IBUF[0]_inst/O
                         net (fo=20, routed)          0.437     0.683    x7/SW[0]
    SLICE_X0Y102         FDCE                                         f  x7/clkdiv_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.872     2.037    x7/CLK100MHZ
    SLICE_X0Y102         FDCE                                         r  x7/clkdiv_reg[17]/C





