"<html lang=\"en\"><head>\n<title>Xun (Steve) Jian</title>\n<style>\nbody{\n    width:1000px;\n}\n#container{\n    width:75%;\n}\n</style>\n</head>\n<body>\n<div id=\"container\">\n<h4>Xun (Steve) Jian</h4>\n<img src=\"profile.jpg\" style=\"width:171px;height:256px;\">\n<!--img src=\"profile.jpg\" style=\"width:150px;height:100px;\">-->\n<br>\nxunj@vt.edu\n<br>\nAssistant Professor at Virginia Tech CS\n<p><b>About Me</b>: I obtained my PhD in Computer Engineering from University of Illinois at Urbana Champaign in Summer of 2017. My primary research is computer architecture, with special interest in  memory architectures, high-performance architectures, energy-efficient architectures, reliable and secure architectures.  </p>\n<!--<p><b>Graduate Students</b>: I am looking for graduate research assistants to work on a number of research projects; students with strong C++ programming experience, familiarity with Linux, and knowledge of computer architecture and/or compilers are preferred.</p>--> \n<!--<p><b>Undergraudate Students</b>: Several paid undergraduate opportunities are available for CS sophomores and juniors. Duties involve exploring and testing a set of software tools and benchmark suites, such as QEMU, SNIPERSIM, SPEC2017, SPARKBench, BigDataBench etc. Familiarity with Linux is required. </p> --> \n\n<h4>HEAP (<u>H</u>igh-performance, <u>E</u>nergy-efficient, <u>A</u>ssured <u>P</u>rocessing) Lab</h4>\n   <h5>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<u>PhD Students</u>:\n   <ul>\n       <li><a href=\"https://daz88.github.io/\">Da Zhang</a> (SP'18 to present)</li>\n   <li>Gagandeep Panwar (Summer'18 to present)</li>\n   <li><a href=\"http://people.cs.vt.edu/mlaghari/\">Muhammad Laghari</a> (FA'18 to present)</li>\n   <li><a href=\"http://people.cs.vt.edu/xinw/homepage.html\">Xin Wang</a> (FA'18 to present)</li>\n   </ul>\n   </h5>\n   <h5>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<u>Masters Students</u>:\n   <ul>\n   <li>Raghavendra Srinivas</li>\n   </ul> \n   </h5>\n   <h5>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<u>Undergraduate Students</u>:\n   <ul>\n   <li> Yuqing Liu</li>\n   <li> Chandler Jearls</li>\n   </ul> \n   </h5>\n\n   <h5>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<u>Masters Alumni</u>:\n   <ul>\n   <li>Kate Nguyen: M.S. 2018. Next step: Software security consultant at Federal Reserve System</li>\n   <li>Niti Sharma: M.S. 2019. Next step: Paypal</li>\n   <li>Yamini Gaur: M.S. 2019. Next step: Citrix</li>\n   <li>Daulet Talapkaliyev: M.S. 2019. Next step: Juniper Networks</li>\n   </ul>\n    </h5>\n   <h5>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<u>Undergraduate Alumni</u>:\n   <ul>\n   <li>Kehan Lyu: B.S. 2018. VT CS Best Undergraduate Researcher of the Year in 2018. Next step: Duke CS graduate program</li>\n   <li>Xianze Meng: B.S. 2018. Presented at ISCA as an undergrad. Next step: UCSD CSE graduate program</li> \n   <li>Jon Marks: B.S. 2019. Next step: Google</li> \n   </ul>\n   </h5>\n<h3>Select Publications</h3>\n<b>*People</b> who are/were part of HEAP LAB. \n<h4>In 2020</h4>\n<li>\nHarrison Williams(VT), <b>Xun Jian*</b>, and Matthew Hicks(VT), \"Forget Failure: Exploiting SRAM Data Remanence for Low-overhead Intermittent Computation,\" <i>to appear in the Proceedings of the Twenty-fifth International Conference on Architectural Support for Programming Languages and Operating Systems (<b>ASPLOS</b>)</i>, March 2020.(Acceptance rate: 86/479=18%)</li> \n\n<h4>In 2019</h4>\n<li><b>Gagandeep Panwar*</b>, <b>Da Zhang*</b>, Yihan Pang(VT), Mai Dahshan(VT), Nathan Debardeleben(LANL), Binoy Ravindran(VT), and <b>Xun Jian*</b>. \u201cQuantifying Memory Underutilization in HPC Systems and Using it to Improve Performance via Architecture Support,\u201d in <i>Proceedings of the 52nd International Symposium on Microarchitecture (<b>MICRO</b>)</i>, October 2019. <a href=\"publications/heap_lab_MICRO2019.pdf\">(PDF)</a>(Acceptance rate: 79/344=22.9%)</li> \n<li><b>Kate Nguyen*</b>, <b>Kehan Lyu*</b>, <b>Xianze Meng*</b>, Vilas Sridharan(AMD), and <b>Xun Jian*</b>. \u201cNonblocking DRAM Refresh,\u201d <i><b>IEEE Micro Journal: Top Picks Issue</b></i>, May 2019 <a href=\"publications/heap_lab_top_picks2019.pdf\">(PDF)</a>(Acceptance rate: 12/123=9.8%; <b> effective acceptance rate:&lt;2%</b>, as the 123 submissions were based on papers from top-tier conferences with ~20% acceptance rate).</li>\n<h4>In 2018</h4>\n<li><b>Da Zhang*</b>, Vilas Sridharan(AMD), and <b>Xun Jian*</b>. \u201cExploring and Optimizing Chipkill-correct for Persistent Memory Based on High-density NVRAMs,\" in <i>Proceedings of the 51st International Symposium on Microarchitecture (<b>MICRO</b>)</i>, October 2018. <a href=\"publications/heap_lab_micro2018.pdf\">(PDF)</a> (Acceptance rate: 74/351=21.1%)</li>\n<li><b>Kate Nguyen*</b>, <b>Kehan Lyu*</b>, <b>Xianze Meng*</b>, Vilas Sridharan(AMD), and <b>Xun Jian*</b>. \u201cNonblocking Memory Refresh,\u201d in <i>Proceedings of the 45th International Symposium on Computer Architecture (<b>ISCA</b>)</i>, June 2018. <a href=\"publications/heap_lab_isca2018.pdf\">(PDF)</a> (Acceptance rate: 64/378=17.0%)</li>\n<h4>2017 and earlier</h4>\n<li>Xun Jian, Pavan Hanumolu, and Rakesh Kumar. \u201cUnderstanding and Optimizing Power Consumption in Memory Networks,\u201d High Performance Computer Architecture (HPCA), 2017. </li>\n<li>Henry Duwe, Xun Jian, Daniel Petrisko, and  Rakesh Kumar. \u201cTransforming Error Patterns to Enable Deeper Voltage Scaling in On-chip Memories,\u201d International Symposium on Computer Architecture (ISCA), 2016.</li>\n<li>Xun Jian, Vilas Sridharan, and  Rakesh Kumar. \u201cParity Helix: Efficient Protection against Single-Dimensional Faults in Multi-dimensional Memory Systems,\u201d High Performance Computer Architecture (HPCA), 2016. </li>\n<li>Henry Duwe, Xun Jian, and Rakesh Kumar. \u201cCorrection Prediction: Reducing Strong Error Correction Latency for Low Vmin On-chip Caches,\u201d High Performance Computer Architecture (HPCA), 2015.</li>\n<li>Xun Jian and Rakesh Kumar. \u201cECC Parity: A Technique for Efficient Memory Error Resilience for Multi-Channel Memory Systems,\u201d The International Conference for High Performance Computing, Networking, Storage and Analysis (SC), 2014. </li>\n<li>Xun Jian, Henry Duwe, John  Sartori, Vilas Sridharan, and Rakesh Kumar. \u201cLow-power, low-storage-overhead Chipkill Correct via Multi-line Error Correction,\u201d The International Conference for High Performance Computing, Networking, Storage and Analysis (SC), 2013.</li>\n<li>Xun Jian and Rakesh Kumar, \u201cAdaptive Reliability Chipkill Correct,\u201d High Performance Computer Architecture (HPCA), 2013.</li>\n\n<h3>External Funding</h3>\n<ul>\n    <li>A grant from Los Alamos National Lab (LANL) was awarded in 2020. Thanks LANL!</li>\n    <li>An SPX grant was awarded in 2019 (Co-PI, with 25% credit). Thanks NSF!</li>\n    <li>CRII:SHF grant was awarded in 2019. Thanks NSF!</li>\n</ul>\n<h3>Teaching</h3>\n<ul>\n<li>CS2506:Computer Organizations II (Fall, 2017)</li>\n<li>CS5504:Advanced Computer Architecture (Spring, 2018)</li>\n<li>CS2506:Computer Organizations II (Spring, 2019)</li>\n<li>CS2506:Computer Organizations II (Fall, 2019)</li>\n</ul>\n<h3>Professional Services</h3>\n<ul>\n<li>Program committee member at ISCA'19, DFT'19, DFT'18</li>\n<li>External reviewer for ISCA'20, HPCA'19, HPCA'18, ICS'18 </li> \n<li>Reviewed journal article for JDPC'19, CAL'19/'18, TC'18, JSA'18</li>\n</ul>\n</div>\n\n\n</body></html>"