\# Program start time UTC 2015.07.15 06:47:33.611
\# Local time Wednesday 15 July 2015, 8:47 am
\o Program:		@(#)$CDS: virtuoso version 6.1.5-64b 06/11/2013 20:05 (sjfnl006) $
\o Hierarchy:		/pkg/Cadence/installs/IC615/tools.lnx86/dfII/
\o Sub version:		sub-version  IC6.1.5-64b.500.17  (64-bit addresses)
\# Host name (type):	localhost.localdomain (x86_64)
\# Operating system:	Linux 2.6.18-406.el5 #1 SMP Tue Jun 2 17:25:57 EDT 2015
\# X display name (WxH):	localhost.localdomain:80.0 (1024x868)
\# Available geometry:			TL(0:0) BR(1023:867)
\# X server:			RealVNC Ltd (VNC nograph server)
\# Depth of Visual (Root):	16 (16)
\# Number of Planes Used:	16
\# X version:		11.0 (vendor release 3370)
\# X resource pool:	base 0x800000, mask 0x3fffff (4194303), shift 0
\# 			current id 0x31, current max 0x3ffffa (4194298)
\# Memory report:	maximum data size 18446744073709551615 (0xffffffffffffffff) bytes
\# Memory report:	maximum process size 18446744073709551615 (0xffffffffffffffff) bytes
\# Initial sbrk value:	396722176 (0x17a58000) bytes
\# Available memory:	17736248 (0x10ea238) kilobytes
\# System memory:	18405228 (0x118d76c) kilobytes
\# Maximum memory size:	18507927552 (0x44f289000) bytes
\# Max mem available:	18219614208 (0x43df94000) bytes
\# Initial memory used:	57696256 (0x3706000) bytes
\#        process size:	669065216 (0x27e12000) bytes
\# Qt version:		4.5.3
\# Window Manager:	other
\# User Name:		saul
\o Working Directory:	localhost.localdomain:/home/saul/projects/IMPLANTABLE_AMS/version1/saul
\# Process Id:		4082
\o 
\o COPYRIGHT © 1992-2013  CADENCE DESIGN SYSTEMS INC.  ALL RIGHTS RESERVED.
\o           © 1992-2013  UNIX SYSTEMS Laboratories INC.,
\o                          Reproduced with permission.
\o 
\o This Cadence Design Systems program and online documentation are
\o proprietary/confidential information and may be disclosed/used only
\o as authorized in a license agreement controlling such use and disclosure.
\o 
\o           RESTRICTED RIGHTS NOTICE (SHORT FORM)
\o Use/reproduction/disclosure is subject to restriction
\o set forth at FAR 1252.227-19 or its equivalent.
\# Available memory:	17712616 (0x10e45e8) kilobytes UTC 2015.07.15 06:47:33.799
\# Memory report: Maximum memory size now 18218405888 (0x43de6d000) bytes, UTC 2015.07.15 06:47:33.799
\o Loading geView.cxt 
\o Loading menuBuilder.cxt 
\o Loading schView.cxt 
\o Loading selectSv.cxt 
\o Loading LVS.cxt 
\o Loading layerProc.cxt 
\o Loading xlUI.cxt 
\o Loading auCore.cxt 
\o Loading dcm.cxt 
\o Loading vhdl.cxt 
\o Loading seismic.cxt 
\o Loading ci.cxt 
\o Loading ams.cxt 
\o Loading adexl.cxt 
\o Loading oasis.cxt 
\o Loading asimenv.cxt 
\o Loading analog.cxt 
\o Loading par.cxt 
\o Loading socket.cxt 
\o Loading alvs.cxt 
\o *Info*    Exporting services from client ... 
\o 
\w *WARNING* LIB TECH_H18A6 from File /home/saul/projects/IMPLANTABLE_AMS/version1/saul/cds.lib Line 65 redefines
\w LIB TECH_H18A6 from the same file (defined earlier.)
\w *WARNING* The directory: '/pkg/AMS/cds/HK_H18/TECH_H18A7AMAM' does not exist
\w 	but was defined in libFile '/home/saul/projects/IMPLANTABLE_AMS/version1/saul/cds.lib' for Lib 'TECH_H18A7AM'.
\w *WARNING* The directory: '/pkg/AMS/cds/HK_H18/TECH_H18A5AMAM' does not exist
\w 	but was defined in libFile '/home/saul/projects/IMPLANTABLE_AMS/version1/saul/cds.lib' for Lib 'TECH_H18A5AM'.
\w *WARNING* The directory: '/pkg/AMS/cds/HK_H18/TECH_H18A4AMAM' does not exist
\w 	but was defined in libFile '/home/saul/projects/IMPLANTABLE_AMS/version1/saul/cds.lib' for Lib 'TECH_H18A4AM'.
\w *WARNING* The directory: '/pkg/AMS/cds/HK_H18/TECH_H18A3AMAM' does not exist
\w 	but was defined in libFile '/home/saul/projects/IMPLANTABLE_AMS/version1/saul/cds.lib' for Lib 'TECH_H18A3AM'.
\o ......................................................................................
\o            ams AG hitkit v.ams_4.11
\o ......................................................................................
\o COPYRIGHT (c) 2013 Full Service Foundry @ ams AG.  ALL RIGHTS RESERVED
\o This hitkit and attached documentation are confidential information and may 
\o only be used as authorized by the hitkit license agreement.
\o ......................................................................................
\o Loading simulator default settings.
\o HitKit On-Line Documentation not enabled - does ~/data.reg exist?
\o No mx check
\o  
\o Loading IBM PDK cmhv7sf procedures for Cadence Version "6.1.5-64b"...
\o ...IBM PDK cmhv7sf procedures loaded.
\o  
\o Loading simulator default settings.
\o *Info*    Client has finished starting ... 
\o 
\p hitkit: ams_4.11  Tech: h18a6am  User: saul 
\o Initializing IBM_PDK functions
\o IBM_PDK skill procedures for Cadence 6.1 - Nov 29 08:29:37 2010
\o Licensed Materials - Property of IBM - All Rights Reserved 
\o Copyright: International Business Machines Corporation, 2015
\o This Material may not be copied without the written consent of 
\o Semiconductor Research and Development Center, IBM Corp., Essex Junction, VT 05452-4299.
\o  Default set for Left & Right WindowCoordIBM
\o System hardware set for Linux IBM_PDK procedures
\o Setting calibre env variable table for cmhv7sf 
\o Using menu definition file: /pkg/AMS/cds/HK_H18/cmhv7sf/ibmPdkMenu.def
\o set cmhv7sf  calibre env variables based on ibmPdkMenuCalibre settings
\o set cmhv7sf  calibre env variables based on ibmPdkMenuCalibreDrc settings
\o set cmhv7sf  calibre env variables based on ibmPdkMenuCalibreLvs settings
\o set cmhv7sf  calibre env variables based on ibmPdkMenuCalibrePerc settings
\o 
\o 
\o *Info*    Configuring the session ...
\o 
\o 	Library      = ALL_TESTS
\o 	Cell         = current_mirror
\o 	View         = schematic
\o 	Simulator    = spectre
\o 	State Path   = $AXL_SETUPDB_DIR/test_states
\o 	State Name   = ALL_TESTS:current_mirror:1_none_Interactive.0
\o 	Results DB   = /home/saul/projects/IMPLANTABLE_AMS/version1/saul/ALL_TESTS/current_mirror/adexl/results/data/Interactive.0.rdb
\o 	Results Dir  = /home/saul/Sim/ALL_TESTS/current_mirror/adexl/results/data/Interactive.0/1/ALL_TESTS:current_mirror:1
\o 	Results Loc  = /home/saul/Sim/ALL_TESTS/current_mirror/adexl/results/data
\o 	Project Dir  = /home/saul/projects/IMPLANTABLE_AMS/version1/saul/SimVM
\o 	Setup DB loc = /home/saul/projects/IMPLANTABLE_AMS/version1/saul/ALL_TESTS/current_mirror/adexl
\o 	File Encoding = 0
\o 
\o 
\o Loading simui.cxt 
\o Loading awv.cxt 
\o Loading viva.cxt 
\o *Info*    Spectre controlMode is set "batch".
\o 
\o Loading spectrei.cxt 
\# Memory report: now 166662144 (0x9ef1000) bytes, process size 914075648 (0x367bb000) bytes at UTC 2015.07.15 06:50:42.257
\o Loading relXpert.cxt 
\w *WARNING* LIB TECH_H18A6 from File /home/saul/projects/IMPLANTABLE_AMS/version1/saul/cds.lib Line 65 redefines
\w LIB TECH_H18A6 from the same file (defined earlier.)
\w *WARNING* The directory: '/pkg/AMS/cds/HK_H18/TECH_H18A7AMAM' does not exist
\w 	but was defined in libFile '/home/saul/projects/IMPLANTABLE_AMS/version1/saul/cds.lib' for Lib 'TECH_H18A7AM'.
\w *WARNING* The directory: '/pkg/AMS/cds/HK_H18/TECH_H18A5AMAM' does not exist
\w 	but was defined in libFile '/home/saul/projects/IMPLANTABLE_AMS/version1/saul/cds.lib' for Lib 'TECH_H18A5AM'.
\w *WARNING* The directory: '/pkg/AMS/cds/HK_H18/TECH_H18A4AMAM' does not exist
\w 	but was defined in libFile '/home/saul/projects/IMPLANTABLE_AMS/version1/saul/cds.lib' for Lib 'TECH_H18A4AM'.
\w *WARNING* The directory: '/pkg/AMS/cds/HK_H18/TECH_H18A3AMAM' does not exist
\w 	but was defined in libFile '/home/saul/projects/IMPLANTABLE_AMS/version1/saul/cds.lib' for Lib 'TECH_H18A3AM'.
\o Loading hspiceD.cxt 
\o Loading spectreinl.cxt 
\o Loading msgHandler.cxt 
\o Loading UltraSim.cxt 
\o Loading AMSOSS.cxt 
\o Loading AMS.cxt 
\o Loading devCheck.cxt 
\o 
\o 
\o 
\o 
\o 
\o *Info*    Run start for Point ID (0 1) on testbench [
\o           ALL_TESTS:current_mirror:1 ].
\o 
\o Resetting statistical vars
\o 
\o *Info*    Setting parameter values ...
\o 
\o Setting var IDC = "1u"
\o Setting var L = "1u"
\o Setting var W = "50u"
\o Setting temp(T) = 27
\o 
\o *Info*    Netlist Directory =
\o           /home/saul/Sim/ALL_TESTS/current_mirror/adexl/results/data/Interactive.0/1/ALL_TESTS:current_mirror:1/netlist
\o 
\o 
\o *Info*    Data Directory    =
\o           /home/saul/Sim/ALL_TESTS/current_mirror/adexl/results/data/Interactive.0/1/ALL_TESTS:current_mirror:1
\o 
\o 
\o *Info*    Creating Netlist for Point ID (0 1)
\o 
\o generate netlist...
\e *Error* load: can't access file - "/afs/ict.kth.se/proj/ektlab/PDK/AMS/cds/HK_ALL/skill/ansCdlCompPrim.il"
\o Loading seCore.cxt 
\e *Error* load: can't access file - "/afs/ict.kth.se/proj/ektlab/PDK/AMS/cds/HK_ALL/skill/ansCdlCompPrim.il"
\e *Error* load: can't access file - "/afs/ict.kth.se/proj/ektlab/PDK/AMS/cds/HK_ALL/skill/ansCdlCompPrim.il"
\o Begin Incremental Netlisting Jul 15 08:50:43 2015
\o WARNING (OSSHNL-145): Incremental netlisting is not possible since the netlist in this run directory
\o was generated using a previous IHNL version which is incompatible with the
\o current IHNL version. Therefore re-netlisting the entire design using the
\o current IHNL version.
\o 
\o End netlisting Jul 15 08:50:43 2015
\o 
\o Netlisting Statistics:
\o 	Number of components:    7
\o 
\o 	Elapsed time:          0.0s
\o Errors: 0	Warnings: 0
\o       ...successful.
\o compose simulator input file...
\o       ...successful.
\o 
\o *Info*    Running simulation on testbench [
\o           ALL_TESTS:current_mirror:1 ] for Point ID (0 1).
\o 
\o Delete psf data in /home/saul/Sim/ALL_TESTS/current_mirror/adexl/results/data/Interactive.0/1/ALL_TESTS:current_mirror:1/psf.
\o compose simulator input file...
\o       ...successful.
\o start simulator if needed...
\o       ...successful.
\o simulate...
\o To view the simulator output, right-click on the test name, result 
\o name, or any value in the "Results" tab of the Outputs section and 
\o choose "Output Log" menu option.
\o Loading paraplot.cxt 
\o INFO (ADE-3071): Simulation completed successfully.
\o reading simulation data...
\o       ...successful.
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (0 1) on testbench [
\o           ALL_TESTS:current_mirror:1 ].
\o 
\o 
\o 
\o 
\o 
\o Job timed out after no activity in 300 seconds.
\o Simulation design variables differ from those on the cellView,
\o they have been saved in the file "/tmp/saved-design-variables".
\o To save future changes, copy variables to cellView before exiting.
\o 
\o *Info*    Received signal SIGTERM.
\o 
\o 
\# Memory report: on exit 189505536 (0xb4ba000) bytes, process size 936919040 (0x37d84000) bytes at UTC 2015.07.15 06:55:44.827
\# Memory report: peak usage 189521920 (0xb4be000) bytes, process size 936931328 (0x37d87000) bytes
