

Implementation tool: Xilinx Vivado v.2019.1
Project:             HLS
Solution:            solution1
Device target:       xc7z020-clg400-1
Report date:         Fri Dec 27 12:20:23 JST 2019

#=== Post-Implementation Resource usage ===
SLICE:         6007
LUT:          13127
FF:            9030
DSP:            218
BRAM:            49
SRL:              0
#=== Final timing ===
CP required:    20.000
CP achieved post-synthesis:    15.388
CP achieved post-implementation:    18.376
Timing met
