<stg><name>funcC</name>


<trans_list>

<trans id="33" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="4" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:1 %store_ln26 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
entry:2 %br_ln26 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc:0 %i_2 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:1 %icmp_ln26 = icmp_eq  i4 %i_2, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln26"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:2 %add_ln26 = add i4 %i_2, i4 1

]]></Node>
<StgValue><ssdm name="add_ln26"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln26 = br i1 %icmp_ln26, void %for.inc.split, void %for.end

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="4">
<![CDATA[
for.inc.split:0 %zext_ln26 = zext i4 %i_2

]]></Node>
<StgValue><ssdm name="zext_ln26"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="30" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:4 %in_addr = getelementptr i30 %in_r, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="in_addr"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="30" op_0_bw="4">
<![CDATA[
for.inc.split:5 %in_load = load i4 %in_addr

]]></Node>
<StgValue><ssdm name="in_load"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:9 %store_ln26 = store i4 %add_ln26, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0">
<![CDATA[
for.end:0 %ret_ln30 = ret

]]></Node>
<StgValue><ssdm name="ret_ln30"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:1 %specpipeline_ln26 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:2 %speclooptripcount_ln26 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln26"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:3 %specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln26"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="30" op_0_bw="4">
<![CDATA[
for.inc.split:5 %in_load = load i4 %in_addr

]]></Node>
<StgValue><ssdm name="in_load"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
for.inc.split:6 %shl_ln = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %in_load, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:7 %out_addr = getelementptr i31 %out_r, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="out_addr"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="31" op_1_bw="4">
<![CDATA[
for.inc.split:8 %store_ln28 = store i31 %shl_ln, i4 %out_addr

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:10 %br_ln26 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="34" name="in_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="in_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="35" name="out_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="37" from="StgValue_36" to="i" fromId="36" toId="5">
</dataflow>
<dataflow id="39" from="StgValue_38" to="store_ln26" fromId="38" toId="6">
</dataflow>
<dataflow id="40" from="i" to="store_ln26" fromId="5" toId="6">
</dataflow>
<dataflow id="41" from="i" to="i_2" fromId="5" toId="8">
</dataflow>
<dataflow id="42" from="i_2" to="icmp_ln26" fromId="8" toId="9">
</dataflow>
<dataflow id="44" from="StgValue_43" to="icmp_ln26" fromId="43" toId="9">
</dataflow>
<dataflow id="45" from="i_2" to="add_ln26" fromId="8" toId="10">
</dataflow>
<dataflow id="47" from="StgValue_46" to="add_ln26" fromId="46" toId="10">
</dataflow>
<dataflow id="48" from="icmp_ln26" to="br_ln26" fromId="9" toId="11">
</dataflow>
<dataflow id="49" from="i_2" to="zext_ln26" fromId="8" toId="12">
</dataflow>
<dataflow id="50" from="in_r" to="in_addr" fromId="34" toId="13">
</dataflow>
<dataflow id="52" from="StgValue_51" to="in_addr" fromId="51" toId="13">
</dataflow>
<dataflow id="53" from="zext_ln26" to="in_addr" fromId="12" toId="13">
</dataflow>
<dataflow id="54" from="in_addr" to="in_load" fromId="13" toId="14">
</dataflow>
<dataflow id="55" from="add_ln26" to="store_ln26" fromId="10" toId="15">
</dataflow>
<dataflow id="56" from="i" to="store_ln26" fromId="5" toId="15">
</dataflow>
<dataflow id="58" from="_ssdm_op_SpecPipeline" to="specpipeline_ln26" fromId="57" toId="16">
</dataflow>
<dataflow id="60" from="StgValue_59" to="specpipeline_ln26" fromId="59" toId="16">
</dataflow>
<dataflow id="62" from="StgValue_61" to="specpipeline_ln26" fromId="61" toId="16">
</dataflow>
<dataflow id="63" from="StgValue_61" to="specpipeline_ln26" fromId="61" toId="16">
</dataflow>
<dataflow id="64" from="StgValue_61" to="specpipeline_ln26" fromId="61" toId="16">
</dataflow>
<dataflow id="66" from="empty_0" to="specpipeline_ln26" fromId="65" toId="16">
</dataflow>
<dataflow id="68" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln26" fromId="67" toId="17">
</dataflow>
<dataflow id="70" from="StgValue_69" to="speclooptripcount_ln26" fromId="69" toId="17">
</dataflow>
<dataflow id="71" from="StgValue_69" to="speclooptripcount_ln26" fromId="69" toId="17">
</dataflow>
<dataflow id="72" from="StgValue_69" to="speclooptripcount_ln26" fromId="69" toId="17">
</dataflow>
<dataflow id="74" from="_ssdm_op_SpecLoopName" to="specloopname_ln26" fromId="73" toId="18">
</dataflow>
<dataflow id="76" from="empty_2" to="specloopname_ln26" fromId="75" toId="18">
</dataflow>
<dataflow id="77" from="in_addr" to="in_load" fromId="13" toId="19">
</dataflow>
<dataflow id="79" from="_ssdm_op_BitConcatenate.i31.i30.i1" to="shl_ln" fromId="78" toId="20">
</dataflow>
<dataflow id="80" from="in_load" to="shl_ln" fromId="19" toId="20">
</dataflow>
<dataflow id="82" from="StgValue_81" to="shl_ln" fromId="81" toId="20">
</dataflow>
<dataflow id="83" from="out_r" to="out_addr" fromId="35" toId="21">
</dataflow>
<dataflow id="84" from="StgValue_51" to="out_addr" fromId="51" toId="21">
</dataflow>
<dataflow id="85" from="zext_ln26" to="out_addr" fromId="12" toId="21">
</dataflow>
<dataflow id="86" from="shl_ln" to="store_ln28" fromId="20" toId="22">
</dataflow>
<dataflow id="87" from="out_addr" to="store_ln28" fromId="21" toId="22">
</dataflow>
<dataflow id="88" from="icmp_ln26" to="StgValue_2" fromId="9" toId="2">
</dataflow>
</dataflows>


</stg>
