##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for Klok
		4.3::Critical Path Report for UART_RCX_IntClock
		4.4::Critical Path Report for UART_TRX_IntClock
		4.5::Critical Path Report for USB_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. USB_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_RCX_IntClock:R)
		5.3::Critical Path Report for (Klok:R vs. Klok:R)
		5.4::Critical Path Report for (USB_IntClock:R vs. USB_IntClock:R)
		5.5::Critical Path Report for (UART_RCX_IntClock:R vs. UART_RCX_IntClock:R)
		5.6::Critical Path Report for (UART_TRX_IntClock:R vs. UART_TRX_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: CyBUS_CLK          | Frequency: 54.56 MHz  | Target: 24.00 MHz  | 
Clock: CyILO              | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO              | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK       | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT          | N/A                   | Target: 24.00 MHz  | 
Clock: Klok               | Frequency: 89.59 MHz  | Target: 1.00 MHz   | 
Clock: UART_RCX_IntClock  | Frequency: 47.78 MHz  | Target: 0.04 MHz   | 
Clock: UART_TRX_IntClock  | Frequency: 45.10 MHz  | Target: 0.04 MHz   | 
Clock: USB_IntClock       | Frequency: 49.61 MHz  | Target: 0.46 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK          UART_RCX_IntClock  41666.7          23339       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          USB_IntClock       41666.7          24304       N/A              N/A         N/A              N/A         N/A              N/A         
Klok               Klok               1e+006           988838      N/A              N/A         N/A              N/A         N/A              N/A         
UART_RCX_IntClock  UART_RCX_IntClock  2.60417e+007     26020739    N/A              N/A         N/A              N/A         N/A              N/A         
UART_TRX_IntClock  UART_TRX_IntClock  2.60417e+007     26019492    N/A              N/A         N/A              N/A         N/A              N/A         
USB_IntClock       USB_IntClock       2.16667e+006     2146508     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name      Setup to Clk  Clock Name:Phase     
-------------  ------------  -------------------  
TRX_rx(0)_PAD  32886         UART_TRX_IntClock:R  


                       3.2::Clock to Out
                       -----------------

Port Name           Clock to Out  Clock Name:Phase     
------------------  ------------  -------------------  
MotorLinks(0)_PAD   22705         Klok:R               
MotorRechts(0)_PAD  23503         Klok:R               
RCX_tx(0)_PAD       29401         UART_RCX_IntClock:R  
Tx_1(0)_PAD         30367         USB_IntClock:R       
Tx_TRX(0)_PAD       30183         UART_TRX_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  
LichtLinks(0)_PAD   GeenIsr0(0)_PAD          42069  
LichtRechts(0)_PAD  GeenIsr0(0)_PAD          40621  
LichtLinks(0)_PAD   GeenIsr1(0)_PAD          40644  
LichtRechts(0)_PAD  GeenIsr1(0)_PAD          39601  
LichtLinks(0)_PAD   GeenIsr2(0)_PAD          40888  
LichtRechts(0)_PAD  GeenIsr2(0)_PAD          39844  

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 54.56 MHz | Target: 24.00 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin     : Rx_RCX(0)/fb
Path End       : \UART_RCX:BUART:rx_state_0\/main_3
Capture Clock  : \UART_RCX:BUART:rx_state_0\/clock_0
Path slack     : 23339p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#625 vs. UART_RCX_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14818
-------------------------------------   ----- 
End-of-path arrival time (ps)           14818
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RCX(0)/in_clock                                          iocell9             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_RCX(0)/fb                         iocell9       2191   2191  23339  RISE       1
\UART_RCX:BUART:rx_postpoll\/main_0  macrocell17   5138   7329  23339  RISE       1
\UART_RCX:BUART:rx_postpoll\/q       macrocell17   3350  10679  23339  RISE       1
\UART_RCX:BUART:rx_state_0\/main_3   macrocell59   4138  14818  23339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Klok
**********************************
Clock: Klok
Frequency: 89.59 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VermogenLinks:PWMUDB:runmode_enable\/q
Path End       : \VermogenLinks:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \VermogenLinks:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 988838p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Klok:R#1 vs. Klok:R#2)   1000000
- Setup time                               -6060
--------------------------------------   ------- 
End-of-path required time (ps)            993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5102
-------------------------------------   ---- 
End-of-path arrival time (ps)           5102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VermogenLinks:PWMUDB:runmode_enable\/clock_0              macrocell28         0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\VermogenLinks:PWMUDB:runmode_enable\/q        macrocell28     1250   1250  988838  RISE       1
\VermogenLinks:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   3852   5102  988838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VermogenLinks:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for UART_RCX_IntClock
***********************************************
Clock: UART_RCX_IntClock
Frequency: 47.78 MHz | Target: 0.04 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_state_1\/q
Path End       : \UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 26020739p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -6190
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14738
-------------------------------------   ----- 
End-of-path arrival time (ps)           14738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_1\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_state_1\/q                      macrocell53     1250   1250  26020739  RISE       1
\UART_RCX:BUART:counter_load_not\/main_0           macrocell13     5770   7020  26020739  RISE       1
\UART_RCX:BUART:counter_load_not\/q                macrocell13     3350  10370  26020739  RISE       1
\UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell7   4368  14738  26020739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell7       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for UART_TRX_IntClock
***********************************************
Clock: UART_TRX_IntClock
Frequency: 45.10 MHz | Target: 0.04 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : \UART_TRX:BUART:rx_parity_error_pre\/main_3
Capture Clock  : \UART_TRX:BUART:rx_parity_error_pre\/clock_0
Path slack     : 26019492p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18664
-------------------------------------   ----- 
End-of-path arrival time (ps)           18664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell46         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN3_0/q                                   macrocell46   1250   1250  26019492  RISE       1
\UART_TRX:BUART:rx_postpoll\/main_2          macrocell6    4671   5921  26019492  RISE       1
\UART_TRX:BUART:rx_postpoll\/q               macrocell6    3350   9271  26019492  RISE       1
\UART_TRX:BUART:rx_parity_error_pre\/main_3  macrocell49   9393  18664  26019492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_parity_error_pre\/clock_0               macrocell49         0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for USB_IntClock
******************************************
Clock: USB_IntClock
Frequency: 49.61 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:tx_ctrl_mark_last\/q
Path End       : \USB:BUART:sRX:RxBitCounter\/load
Capture Clock  : \USB:BUART:sRX:RxBitCounter\/clock
Path slack     : 2146508p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -5360
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14798
-------------------------------------   ----- 
End-of-path arrival time (ps)           14798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_ctrl_mark_last\/clock_0                      macrocell77         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:tx_ctrl_mark_last\/q     macrocell77   1250   1250  2146508  RISE       1
\USB:BUART:rx_counter_load\/main_0  macrocell24   7883   9133  2146508  RISE       1
\USB:BUART:rx_counter_load\/q       macrocell24   3350  12483  2146508  RISE       1
\USB:BUART:sRX:RxBitCounter\/load   count7cell    2316  14798  2146508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. USB_IntClock:R)
**************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \USB:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \USB:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24304p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#52 vs. USB_IntClock:R#2)   41667
- Setup time                                           -3470
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13893
-------------------------------------   ----- 
End-of-path arrival time (ps)           13893
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell10            0      0  RISE       1

Data path
pin name                               model name      delay     AT  slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                             iocell10         2009   2009  24304  RISE       1
\USB:BUART:rx_postpoll\/main_1         macrocell25      6241   8250  24304  RISE       1
\USB:BUART:rx_postpoll\/q              macrocell25      3350  11600  24304  RISE       1
\USB:BUART:sRX:RxShifter:u0\/route_si  datapathcell11   2293  13893  24304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sRX:RxShifter:u0\/clock                         datapathcell11      0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_RCX_IntClock:R)
*******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RCX(0)/fb
Path End       : \UART_RCX:BUART:rx_state_0\/main_3
Capture Clock  : \UART_RCX:BUART:rx_state_0\/clock_0
Path slack     : 23339p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#625 vs. UART_RCX_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14818
-------------------------------------   ----- 
End-of-path arrival time (ps)           14818
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RCX(0)/in_clock                                          iocell9             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_RCX(0)/fb                         iocell9       2191   2191  23339  RISE       1
\UART_RCX:BUART:rx_postpoll\/main_0  macrocell17   5138   7329  23339  RISE       1
\UART_RCX:BUART:rx_postpoll\/q       macrocell17   3350  10679  23339  RISE       1
\UART_RCX:BUART:rx_state_0\/main_3   macrocell59   4138  14818  23339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1


5.3::Critical Path Report for (Klok:R vs. Klok:R)
*************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VermogenLinks:PWMUDB:runmode_enable\/q
Path End       : \VermogenLinks:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \VermogenLinks:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 988838p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Klok:R#1 vs. Klok:R#2)   1000000
- Setup time                               -6060
--------------------------------------   ------- 
End-of-path required time (ps)            993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5102
-------------------------------------   ---- 
End-of-path arrival time (ps)           5102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VermogenLinks:PWMUDB:runmode_enable\/clock_0              macrocell28         0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\VermogenLinks:PWMUDB:runmode_enable\/q        macrocell28     1250   1250  988838  RISE       1
\VermogenLinks:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   3852   5102  988838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VermogenLinks:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1


5.4::Critical Path Report for (USB_IntClock:R vs. USB_IntClock:R)
*****************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:tx_ctrl_mark_last\/q
Path End       : \USB:BUART:sRX:RxBitCounter\/load
Capture Clock  : \USB:BUART:sRX:RxBitCounter\/clock
Path slack     : 2146508p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -5360
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14798
-------------------------------------   ----- 
End-of-path arrival time (ps)           14798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_ctrl_mark_last\/clock_0                      macrocell77         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:tx_ctrl_mark_last\/q     macrocell77   1250   1250  2146508  RISE       1
\USB:BUART:rx_counter_load\/main_0  macrocell24   7883   9133  2146508  RISE       1
\USB:BUART:rx_counter_load\/q       macrocell24   3350  12483  2146508  RISE       1
\USB:BUART:sRX:RxBitCounter\/load   count7cell    2316  14798  2146508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1


5.5::Critical Path Report for (UART_RCX_IntClock:R vs. UART_RCX_IntClock:R)
***************************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_state_1\/q
Path End       : \UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 26020739p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -6190
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14738
-------------------------------------   ----- 
End-of-path arrival time (ps)           14738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_1\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_state_1\/q                      macrocell53     1250   1250  26020739  RISE       1
\UART_RCX:BUART:counter_load_not\/main_0           macrocell13     5770   7020  26020739  RISE       1
\UART_RCX:BUART:counter_load_not\/q                macrocell13     3350  10370  26020739  RISE       1
\UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell7   4368  14738  26020739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell7       0      0  RISE       1


5.6::Critical Path Report for (UART_TRX_IntClock:R vs. UART_TRX_IntClock:R)
***************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : \UART_TRX:BUART:rx_parity_error_pre\/main_3
Capture Clock  : \UART_TRX:BUART:rx_parity_error_pre\/clock_0
Path slack     : 26019492p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18664
-------------------------------------   ----- 
End-of-path arrival time (ps)           18664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell46         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN3_0/q                                   macrocell46   1250   1250  26019492  RISE       1
\UART_TRX:BUART:rx_postpoll\/main_2          macrocell6    4671   5921  26019492  RISE       1
\UART_TRX:BUART:rx_postpoll\/q               macrocell6    3350   9271  26019492  RISE       1
\UART_TRX:BUART:rx_parity_error_pre\/main_3  macrocell49   9393  18664  26019492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_parity_error_pre\/clock_0               macrocell49         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RCX(0)/fb
Path End       : \UART_RCX:BUART:rx_state_0\/main_3
Capture Clock  : \UART_RCX:BUART:rx_state_0\/clock_0
Path slack     : 23339p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#625 vs. UART_RCX_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14818
-------------------------------------   ----- 
End-of-path arrival time (ps)           14818
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RCX(0)/in_clock                                          iocell9             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_RCX(0)/fb                         iocell9       2191   2191  23339  RISE       1
\UART_RCX:BUART:rx_postpoll\/main_0  macrocell17   5138   7329  23339  RISE       1
\UART_RCX:BUART:rx_postpoll\/q       macrocell17   3350  10679  23339  RISE       1
\UART_RCX:BUART:rx_state_0\/main_3   macrocell59   4138  14818  23339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RCX(0)/fb
Path End       : \UART_RCX:BUART:rx_status_3\/main_3
Capture Clock  : \UART_RCX:BUART:rx_status_3\/clock_0
Path slack     : 23339p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#625 vs. UART_RCX_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14818
-------------------------------------   ----- 
End-of-path arrival time (ps)           14818
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RCX(0)/in_clock                                          iocell9             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_RCX(0)/fb                         iocell9       2191   2191  23339  RISE       1
\UART_RCX:BUART:rx_postpoll\/main_0  macrocell17   5138   7329  23339  RISE       1
\UART_RCX:BUART:rx_postpoll\/q       macrocell17   3350  10679  23339  RISE       1
\UART_RCX:BUART:rx_status_3\/main_3  macrocell68   4138  14818  23339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_status_3\/clock_0                       macrocell68         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RCX(0)/fb
Path End       : \UART_RCX:BUART:rx_parity_error_pre\/main_3
Capture Clock  : \UART_RCX:BUART:rx_parity_error_pre\/clock_0
Path slack     : 24247p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#625 vs. UART_RCX_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13910
-------------------------------------   ----- 
End-of-path arrival time (ps)           13910
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RCX(0)/in_clock                                          iocell9             0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_RCX(0)/fb                                 iocell9       2191   2191  23339  RISE       1
\UART_RCX:BUART:rx_postpoll\/main_0          macrocell17   5138   7329  23339  RISE       1
\UART_RCX:BUART:rx_postpoll\/q               macrocell17   3350  10679  23339  RISE       1
\UART_RCX:BUART:rx_parity_error_pre\/main_3  macrocell69   3230  13910  24247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_parity_error_pre\/clock_0               macrocell69         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RCX(0)/fb
Path End       : \UART_RCX:BUART:rx_parity_bit\/main_3
Capture Clock  : \UART_RCX:BUART:rx_parity_bit\/clock_0
Path slack     : 24247p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#625 vs. UART_RCX_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13910
-------------------------------------   ----- 
End-of-path arrival time (ps)           13910
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RCX(0)/in_clock                                          iocell9             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_RCX(0)/fb                           iocell9       2191   2191  23339  RISE       1
\UART_RCX:BUART:rx_postpoll\/main_0    macrocell17   5138   7329  23339  RISE       1
\UART_RCX:BUART:rx_postpoll\/q         macrocell17   3350  10679  23339  RISE       1
\UART_RCX:BUART:rx_parity_bit\/main_3  macrocell71   3230  13910  24247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_parity_bit\/clock_0                     macrocell71         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RCX(0)/fb
Path End       : \UART_RCX:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_RCX:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24265p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#625 vs. UART_RCX_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13932
-------------------------------------   ----- 
End-of-path arrival time (ps)           13932
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RCX(0)/in_clock                                          iocell9             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_RCX(0)/fb                                iocell9         2191   2191  23339  RISE       1
\UART_RCX:BUART:rx_postpoll\/main_0         macrocell17     5138   7329  23339  RISE       1
\UART_RCX:BUART:rx_postpoll\/q              macrocell17     3350  10679  23339  RISE       1
\UART_RCX:BUART:sRX:RxShifter:u0\/route_si  datapathcell8   3252  13932  24265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sRX:RxShifter:u0\/clock                    datapathcell8       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \USB:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \USB:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24304p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#52 vs. USB_IntClock:R#2)   41667
- Setup time                                           -3470
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13893
-------------------------------------   ----- 
End-of-path arrival time (ps)           13893
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell10            0      0  RISE       1

Data path
pin name                               model name      delay     AT  slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                             iocell10         2009   2009  24304  RISE       1
\USB:BUART:rx_postpoll\/main_1         macrocell25      6241   8250  24304  RISE       1
\USB:BUART:rx_postpoll\/q              macrocell25      3350  11600  24304  RISE       1
\USB:BUART:sRX:RxShifter:u0\/route_si  datapathcell11   2293  13893  24304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sRX:RxShifter:u0\/clock                         datapathcell11      0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \USB:BUART:rx_state_2\/main_8
Capture Clock  : \USB:BUART:rx_state_2\/clock_0
Path slack     : 28990p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#52 vs. USB_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9167
-------------------------------------   ---- 
End-of-path arrival time (ps)           9167
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell10            0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                     iocell10      2009   2009  24304  RISE       1
\USB:BUART:rx_state_2\/main_8  macrocell81   7158   9167  28990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_2\/clock_0                             macrocell81         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \USB:BUART:rx_status_3\/main_6
Capture Clock  : \USB:BUART:rx_status_3\/clock_0
Path slack     : 28990p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#52 vs. USB_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9167
-------------------------------------   ---- 
End-of-path arrival time (ps)           9167
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell10            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell10      2009   2009  24304  RISE       1
\USB:BUART:rx_status_3\/main_6  macrocell86   7158   9167  28990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_status_3\/clock_0                            macrocell86         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \USB:BUART:rx_state_0\/main_9
Capture Clock  : \USB:BUART:rx_state_0\/clock_0
Path slack     : 29009p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#52 vs. USB_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9147
-------------------------------------   ---- 
End-of-path arrival time (ps)           9147
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell10            0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                     iocell10      2009   2009  24304  RISE       1
\USB:BUART:rx_state_0\/main_9  macrocell78   7138   9147  29009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_0\/clock_0                             macrocell78         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \USB:BUART:rx_last\/main_0
Capture Clock  : \USB:BUART:rx_last\/clock_0
Path slack     : 29544p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#52 vs. USB_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8612
-------------------------------------   ---- 
End-of-path arrival time (ps)           8612
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell10            0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                  iocell10      2009   2009  24304  RISE       1
\USB:BUART:rx_last\/main_0  macrocell87   6603   8612  29544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_last\/clock_0                                macrocell87         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RCX(0)/fb
Path End       : \UART_RCX:BUART:rx_state_2\/main_0
Capture Clock  : \UART_RCX:BUART:rx_state_2\/clock_0
Path slack     : 29903p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#625 vs. UART_RCX_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8254
-------------------------------------   ---- 
End-of-path arrival time (ps)           8254
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RCX(0)/in_clock                                          iocell9             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_RCX(0)/fb                        iocell9       2191   2191  23339  RISE       1
\UART_RCX:BUART:rx_state_2\/main_0  macrocell62   6063   8254  29903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_2\/clock_0                        macrocell62         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RCX(0)/fb
Path End       : \UART_RCX:BUART:rx_last\/main_0
Capture Clock  : \UART_RCX:BUART:rx_last\/clock_0
Path slack     : 29903p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#625 vs. UART_RCX_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8254
-------------------------------------   ---- 
End-of-path arrival time (ps)           8254
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RCX(0)/in_clock                                          iocell9             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_RCX(0)/fb                     iocell9       2191   2191  23339  RISE       1
\UART_RCX:BUART:rx_last\/main_0  macrocell70   6063   8254  29903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_last\/clock_0                           macrocell70         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \USB:BUART:pollcount_1\/main_3
Capture Clock  : \USB:BUART:pollcount_1\/clock_0
Path slack     : 30666p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#52 vs. USB_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7491
-------------------------------------   ---- 
End-of-path arrival time (ps)           7491
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell10            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell10      2009   2009  24304  RISE       1
\USB:BUART:pollcount_1\/main_3  macrocell84   5482   7491  30666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:pollcount_1\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \USB:BUART:pollcount_0\/main_2
Capture Clock  : \USB:BUART:pollcount_0\/clock_0
Path slack     : 30666p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#52 vs. USB_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7491
-------------------------------------   ---- 
End-of-path arrival time (ps)           7491
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell10            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell10      2009   2009  24304  RISE       1
\USB:BUART:pollcount_0\/main_2  macrocell85   5482   7491  30666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:pollcount_0\/clock_0                            macrocell85         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RCX(0)/fb
Path End       : MODIN7_1/main_0
Capture Clock  : MODIN7_1/clock_0
Path slack     : 30827p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#625 vs. UART_RCX_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7329
-------------------------------------   ---- 
End-of-path arrival time (ps)           7329
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RCX(0)/in_clock                                          iocell9             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_RCX(0)/fb     iocell9       2191   2191  23339  RISE       1
MODIN7_1/main_0  macrocell65   5138   7329  30827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell65         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RCX(0)/fb
Path End       : MODIN7_0/main_0
Capture Clock  : MODIN7_0/clock_0
Path slack     : 30827p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#625 vs. UART_RCX_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7329
-------------------------------------   ---- 
End-of-path arrival time (ps)           7329
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RCX(0)/in_clock                                          iocell9             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_RCX(0)/fb     iocell9       2191   2191  23339  RISE       1
MODIN7_0/main_0  macrocell66   5138   7329  30827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell66         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VermogenLinks:PWMUDB:runmode_enable\/q
Path End       : \VermogenLinks:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \VermogenLinks:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 988838p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Klok:R#1 vs. Klok:R#2)   1000000
- Setup time                               -6060
--------------------------------------   ------- 
End-of-path required time (ps)            993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5102
-------------------------------------   ---- 
End-of-path arrival time (ps)           5102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VermogenLinks:PWMUDB:runmode_enable\/clock_0              macrocell28         0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\VermogenLinks:PWMUDB:runmode_enable\/q        macrocell28     1250   1250  988838  RISE       1
\VermogenLinks:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   3852   5102  988838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VermogenLinks:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VermogenRechts:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \VermogenRechts:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \VermogenRechts:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 989351p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Klok:R#1 vs. Klok:R#2)   1000000
- Setup time                               -6060
--------------------------------------   ------- 
End-of-path required time (ps)            993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VermogenRechts:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\VermogenRechts:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell2   2290   2290  989351  RISE       1
\VermogenRechts:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell2   2299   4589  989351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VermogenRechts:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell2       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VermogenLinks:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \VermogenLinks:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \VermogenLinks:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 989354p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Klok:R#1 vs. Klok:R#2)   1000000
- Setup time                               -6060
--------------------------------------   ------- 
End-of-path required time (ps)            993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4586
-------------------------------------   ---- 
End-of-path arrival time (ps)           4586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VermogenLinks:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\VermogenLinks:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2290   2290  989354  RISE       1
\VermogenLinks:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2296   4586  989354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VermogenLinks:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VermogenRechts:PWMUDB:runmode_enable\/q
Path End       : \VermogenRechts:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \VermogenRechts:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 989916p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Klok:R#1 vs. Klok:R#2)   1000000
- Setup time                               -6060
--------------------------------------   ------- 
End-of-path required time (ps)            993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4024
-------------------------------------   ---- 
End-of-path arrival time (ps)           4024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VermogenRechts:PWMUDB:runmode_enable\/clock_0             macrocell30         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\VermogenRechts:PWMUDB:runmode_enable\/q        macrocell30     1250   1250  989916  RISE       1
\VermogenRechts:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell2   2774   4024  989916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VermogenRechts:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell2       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VermogenLinks:PWMUDB:runmode_enable\/q
Path End       : Net_1248/main_0
Capture Clock  : Net_1248/clock_0
Path slack     : 991394p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Klok:R#1 vs. Klok:R#2)   1000000
- Setup time                               -3510
--------------------------------------   ------- 
End-of-path required time (ps)            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5096
-------------------------------------   ---- 
End-of-path arrival time (ps)           5096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VermogenLinks:PWMUDB:runmode_enable\/clock_0              macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\VermogenLinks:PWMUDB:runmode_enable\/q  macrocell28   1250   1250  988838  RISE       1
Net_1248/main_0                          macrocell29   3846   5096  991394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1248/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VermogenLinks:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_1248/main_1
Capture Clock  : Net_1248/clock_0
Path slack     : 991690p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Klok:R#1 vs. Klok:R#2)   1000000
- Setup time                               -3510
--------------------------------------   ------- 
End-of-path required time (ps)            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4800
-------------------------------------   ---- 
End-of-path arrival time (ps)           4800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VermogenLinks:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\VermogenLinks:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  991690  RISE       1
Net_1248/main_1                               macrocell29     2290   4800  991690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1248/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VermogenRechts:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_1262/main_1
Capture Clock  : Net_1262/clock_0
Path slack     : 991690p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Klok:R#1 vs. Klok:R#2)   1000000
- Setup time                               -3510
--------------------------------------   ------- 
End-of-path required time (ps)            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4800
-------------------------------------   ---- 
End-of-path arrival time (ps)           4800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VermogenRechts:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\VermogenRechts:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   2510   2510  991690  RISE       1
Net_1262/main_1                                macrocell31     2290   4800  991690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1262/clock_0                                           macrocell31         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VermogenRechts:PWMUDB:runmode_enable\/q
Path End       : Net_1262/main_0
Capture Clock  : Net_1262/clock_0
Path slack     : 992453p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Klok:R#1 vs. Klok:R#2)   1000000
- Setup time                               -3510
--------------------------------------   ------- 
End-of-path required time (ps)            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VermogenRechts:PWMUDB:runmode_enable\/clock_0             macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\VermogenRechts:PWMUDB:runmode_enable\/q  macrocell30   1250   1250  989916  RISE       1
Net_1262/main_0                           macrocell31   2787   4037  992453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1262/clock_0                                           macrocell31         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VermogenLinks:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \VermogenLinks:PWMUDB:runmode_enable\/main_0
Capture Clock  : \VermogenLinks:PWMUDB:runmode_enable\/clock_0
Path slack     : 992940p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Klok:R#1 vs. Klok:R#2)   1000000
- Setup time                               -3510
--------------------------------------   ------- 
End-of-path required time (ps)            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VermogenLinks:PWMUDB:genblk1:ctrlreg\/clock               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\VermogenLinks:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  992940  RISE       1
\VermogenLinks:PWMUDB:runmode_enable\/main_0      macrocell28    2340   3550  992940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VermogenLinks:PWMUDB:runmode_enable\/clock_0              macrocell28         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VermogenRechts:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \VermogenRechts:PWMUDB:runmode_enable\/main_0
Capture Clock  : \VermogenRechts:PWMUDB:runmode_enable\/clock_0
Path slack     : 992968p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Klok:R#1 vs. Klok:R#2)   1000000
- Setup time                               -3510
--------------------------------------   ------- 
End-of-path required time (ps)            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3522
-------------------------------------   ---- 
End-of-path arrival time (ps)           3522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VermogenRechts:PWMUDB:genblk1:ctrlreg\/clock              controlcell2        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\VermogenRechts:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  992968  RISE       1
\VermogenRechts:PWMUDB:runmode_enable\/main_0      macrocell30    2312   3522  992968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VermogenRechts:PWMUDB:runmode_enable\/clock_0             macrocell30         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:tx_ctrl_mark_last\/q
Path End       : \USB:BUART:sRX:RxBitCounter\/load
Capture Clock  : \USB:BUART:sRX:RxBitCounter\/clock
Path slack     : 2146508p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -5360
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14798
-------------------------------------   ----- 
End-of-path arrival time (ps)           14798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_ctrl_mark_last\/clock_0                      macrocell77         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:tx_ctrl_mark_last\/q     macrocell77   1250   1250  2146508  RISE       1
\USB:BUART:rx_counter_load\/main_0  macrocell24   7883   9133  2146508  RISE       1
\USB:BUART:rx_counter_load\/q       macrocell24   3350  12483  2146508  RISE       1
\USB:BUART:sRX:RxBitCounter\/load   count7cell    2316  14798  2146508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:tx_state_0\/q
Path End       : \USB:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2147488p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -6190
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12989
-------------------------------------   ----- 
End-of-path arrival time (ps)           12989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_0\/clock_0                             macrocell74         0      0  RISE       1

Data path
pin name                                      model name      delay     AT    slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -------  ----  ------
\USB:BUART:tx_state_0\/q                      macrocell74      1250   1250  2147488  RISE       1
\USB:BUART:counter_load_not\/main_1           macrocell21      6100   7350  2147488  RISE       1
\USB:BUART:counter_load_not\/q                macrocell21      3350  10700  2147488  RISE       1
\USB:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell10   2289  12989  2147488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell10      0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \USB:BUART:sTX:TxSts\/status_0
Capture Clock  : \USB:BUART:sTX:TxSts\/clock
Path slack     : 2150250p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                                -500
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15917
-------------------------------------   ----- 
End-of-path arrival time (ps)           15917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sTX:TxShifter:u0\/clock                         datapathcell9       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\USB:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell9   3580   3580  2150250  RISE       1
\USB:BUART:tx_status_0\/main_3                 macrocell22     6662  10242  2150250  RISE       1
\USB:BUART:tx_status_0\/q                      macrocell22     3350  13592  2150250  RISE       1
\USB:BUART:sTX:TxSts\/status_0                 statusicell5    2324  15917  2150250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sTX:TxSts\/clock                                statusicell5        0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:rx_state_0\/q
Path End       : \USB:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \USB:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2150395p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -6010
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2160657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10262
-------------------------------------   ----- 
End-of-path arrival time (ps)           10262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_0\/clock_0                             macrocell78         0      0  RISE       1

Data path
pin name                                model name      delay     AT    slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -------  ----  ------
\USB:BUART:rx_state_0\/q                macrocell78      1250   1250  2146696  RISE       1
\USB:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell11   9012  10262  2150395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sRX:RxShifter:u0\/clock                         datapathcell11      0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \USB:BUART:txn\/main_3
Capture Clock  : \USB:BUART:txn\/clock_0
Path slack     : 2151944p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11212
-------------------------------------   ----- 
End-of-path arrival time (ps)           11212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sTX:TxShifter:u0\/clock                         datapathcell9       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\USB:BUART:sTX:TxShifter:u0\/so_comb  datapathcell9   4370   4370  2151944  RISE       1
\USB:BUART:txn\/main_3                macrocell72     6842  11212  2151944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:txn\/clock_0                                    macrocell72         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:tx_state_1\/q
Path End       : \USB:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \USB:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2151971p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -6010
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8686
-------------------------------------   ---- 
End-of-path arrival time (ps)           8686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_1\/clock_0                             macrocell73         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\USB:BUART:tx_state_1\/q                macrocell73     1250   1250  2149639  RISE       1
\USB:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell9   7436   8686  2151971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sTX:TxShifter:u0\/clock                         datapathcell9       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \USB:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \USB:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2152055p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -6010
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8602
-------------------------------------   ---- 
End-of-path arrival time (ps)           8602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT    slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -------  ----  ------
\USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell10    190    190  2149238  RISE       1
\USB:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell9    8412   8602  2152055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sTX:TxShifter:u0\/clock                         datapathcell9       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \USB:BUART:sRX:RxSts\/status_4
Capture Clock  : \USB:BUART:sRX:RxSts\/clock
Path slack     : 2152147p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                                -500
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14020
-------------------------------------   ----- 
End-of-path arrival time (ps)           14020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sRX:RxShifter:u0\/clock                         datapathcell11      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\USB:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell11   3580   3580  2152147  RISE       1
\USB:BUART:rx_status_4\/main_1                 macrocell26      2917   6497  2152147  RISE       1
\USB:BUART:rx_status_4\/q                      macrocell26      3350   9847  2152147  RISE       1
\USB:BUART:sRX:RxSts\/status_4                 statusicell6     4173  14020  2152147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sRX:RxSts\/clock                                statusicell6        0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:tx_state_0\/q
Path End       : \USB:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \USB:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2152354p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -6010
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8303
-------------------------------------   ---- 
End-of-path arrival time (ps)           8303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_0\/clock_0                             macrocell74         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\USB:BUART:tx_state_0\/q                macrocell74     1250   1250  2147488  RISE       1
\USB:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell9   7053   8303  2152354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sTX:TxShifter:u0\/clock                         datapathcell9       0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \USB:BUART:tx_state_0\/main_3
Capture Clock  : \USB:BUART:tx_state_0\/clock_0
Path slack     : 2152914p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10242
-------------------------------------   ----- 
End-of-path arrival time (ps)           10242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sTX:TxShifter:u0\/clock                         datapathcell9       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\USB:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell9   3580   3580  2150250  RISE       1
\USB:BUART:tx_state_0\/main_3                  macrocell74     6662  10242  2152914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_0\/clock_0                             macrocell74         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:tx_ctrl_mark_last\/q
Path End       : \USB:BUART:rx_state_2\/main_0
Capture Clock  : \USB:BUART:rx_state_2\/clock_0
Path slack     : 2153466p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9691
-------------------------------------   ---- 
End-of-path arrival time (ps)           9691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_ctrl_mark_last\/clock_0                      macrocell77         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:tx_ctrl_mark_last\/q  macrocell77   1250   1250  2146508  RISE       1
\USB:BUART:rx_state_2\/main_0    macrocell81   8441   9691  2153466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_2\/clock_0                             macrocell81         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:tx_ctrl_mark_last\/q
Path End       : \USB:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \USB:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2153466p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9691
-------------------------------------   ---- 
End-of-path arrival time (ps)           9691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_ctrl_mark_last\/clock_0                      macrocell77         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:tx_ctrl_mark_last\/q        macrocell77   1250   1250  2146508  RISE       1
\USB:BUART:rx_state_stop1_reg\/main_0  macrocell83   8441   9691  2153466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_stop1_reg\/clock_0                     macrocell83         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:tx_ctrl_mark_last\/q
Path End       : \USB:BUART:rx_status_3\/main_0
Capture Clock  : \USB:BUART:rx_status_3\/clock_0
Path slack     : 2153466p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9691
-------------------------------------   ---- 
End-of-path arrival time (ps)           9691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_ctrl_mark_last\/clock_0                      macrocell77         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:tx_ctrl_mark_last\/q  macrocell77   1250   1250  2146508  RISE       1
\USB:BUART:rx_status_3\/main_0   macrocell86   8441   9691  2153466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_status_3\/clock_0                            macrocell86         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:tx_ctrl_mark_last\/q
Path End       : \USB:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \USB:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2153526p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -6010
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7131
-------------------------------------   ---- 
End-of-path arrival time (ps)           7131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_ctrl_mark_last\/clock_0                      macrocell77         0      0  RISE       1

Data path
pin name                                model name      delay     AT    slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -------  ----  ------
\USB:BUART:tx_ctrl_mark_last\/q         macrocell77      1250   1250  2146508  RISE       1
\USB:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell11   5881   7131  2153526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sRX:RxShifter:u0\/clock                         datapathcell11      0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:rx_last\/q
Path End       : \USB:BUART:rx_state_2\/main_9
Capture Clock  : \USB:BUART:rx_state_2\/clock_0
Path slack     : 2153838p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9319
-------------------------------------   ---- 
End-of-path arrival time (ps)           9319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_last\/clock_0                                macrocell87         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:rx_last\/q          macrocell87   1250   1250  2153838  RISE       1
\USB:BUART:rx_state_2\/main_9  macrocell81   8069   9319  2153838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_2\/clock_0                             macrocell81         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:tx_ctrl_mark_last\/q
Path End       : \USB:BUART:rx_state_0\/main_0
Capture Clock  : \USB:BUART:rx_state_0\/clock_0
Path slack     : 2154024p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9133
-------------------------------------   ---- 
End-of-path arrival time (ps)           9133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_ctrl_mark_last\/clock_0                      macrocell77         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:tx_ctrl_mark_last\/q  macrocell77   1250   1250  2146508  RISE       1
\USB:BUART:rx_state_0\/main_0    macrocell78   7883   9133  2154024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_0\/clock_0                             macrocell78         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:tx_ctrl_mark_last\/q
Path End       : \USB:BUART:rx_load_fifo\/main_0
Capture Clock  : \USB:BUART:rx_load_fifo\/clock_0
Path slack     : 2154024p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9133
-------------------------------------   ---- 
End-of-path arrival time (ps)           9133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_ctrl_mark_last\/clock_0                      macrocell77         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:tx_ctrl_mark_last\/q  macrocell77   1250   1250  2146508  RISE       1
\USB:BUART:rx_load_fifo\/main_0  macrocell79   7883   9133  2154024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_load_fifo\/clock_0                           macrocell79         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:tx_ctrl_mark_last\/q
Path End       : \USB:BUART:rx_state_3\/main_0
Capture Clock  : \USB:BUART:rx_state_3\/clock_0
Path slack     : 2154024p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9133
-------------------------------------   ---- 
End-of-path arrival time (ps)           9133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_ctrl_mark_last\/clock_0                      macrocell77         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:tx_ctrl_mark_last\/q  macrocell77   1250   1250  2146508  RISE       1
\USB:BUART:rx_state_3\/main_0    macrocell80   7883   9133  2154024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_3\/clock_0                             macrocell80         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:rx_state_0\/q
Path End       : \USB:BUART:rx_state_0\/main_1
Capture Clock  : \USB:BUART:rx_state_0\/clock_0
Path slack     : 2154212p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8944
-------------------------------------   ---- 
End-of-path arrival time (ps)           8944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_0\/clock_0                             macrocell78         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:rx_state_0\/q       macrocell78   1250   1250  2146696  RISE       1
\USB:BUART:rx_state_0\/main_1  macrocell78   7694   8944  2154212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_0\/clock_0                             macrocell78         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:rx_state_0\/q
Path End       : \USB:BUART:rx_load_fifo\/main_1
Capture Clock  : \USB:BUART:rx_load_fifo\/clock_0
Path slack     : 2154212p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8944
-------------------------------------   ---- 
End-of-path arrival time (ps)           8944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_0\/clock_0                             macrocell78         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:rx_state_0\/q         macrocell78   1250   1250  2146696  RISE       1
\USB:BUART:rx_load_fifo\/main_1  macrocell79   7694   8944  2154212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_load_fifo\/clock_0                           macrocell79         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:rx_state_0\/q
Path End       : \USB:BUART:rx_state_3\/main_1
Capture Clock  : \USB:BUART:rx_state_3\/clock_0
Path slack     : 2154212p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8944
-------------------------------------   ---- 
End-of-path arrival time (ps)           8944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_0\/clock_0                             macrocell78         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:rx_state_0\/q       macrocell78   1250   1250  2146696  RISE       1
\USB:BUART:rx_state_3\/main_1  macrocell80   7694   8944  2154212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_3\/clock_0                             macrocell80         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:rx_bitclk_enable\/q
Path End       : \USB:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \USB:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155003p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -6010
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5654
-------------------------------------   ---- 
End-of-path arrival time (ps)           5654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_bitclk_enable\/clock_0                       macrocell82         0      0  RISE       1

Data path
pin name                                model name      delay     AT    slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -------  ----  ------
\USB:BUART:rx_bitclk_enable\/q          macrocell82      1250   1250  2155003  RISE       1
\USB:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell11   4404   5654  2155003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sRX:RxShifter:u0\/clock                         datapathcell11      0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:tx_state_0\/q
Path End       : \USB:BUART:txn\/main_2
Capture Clock  : \USB:BUART:txn\/clock_0
Path slack     : 2155236p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7920
-------------------------------------   ---- 
End-of-path arrival time (ps)           7920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_0\/clock_0                             macrocell74         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:tx_state_0\/q  macrocell74   1250   1250  2147488  RISE       1
\USB:BUART:txn\/main_2    macrocell72   6670   7920  2155236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:txn\/clock_0                                    macrocell72         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:tx_state_0\/q
Path End       : \USB:BUART:tx_state_1\/main_1
Capture Clock  : \USB:BUART:tx_state_1\/clock_0
Path slack     : 2155236p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7920
-------------------------------------   ---- 
End-of-path arrival time (ps)           7920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_0\/clock_0                             macrocell74         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:tx_state_0\/q       macrocell74   1250   1250  2147488  RISE       1
\USB:BUART:tx_state_1\/main_1  macrocell73   6670   7920  2155236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_1\/clock_0                             macrocell73         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:sRX:RxBitCounter\/count_6
Path End       : \USB:BUART:rx_state_2\/main_5
Capture Clock  : \USB:BUART:rx_state_2\/clock_0
Path slack     : 2155407p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7750
-------------------------------------   ---- 
End-of-path arrival time (ps)           7750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2155407  RISE       1
\USB:BUART:rx_state_2\/main_5         macrocell81   5810   7750  2155407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_2\/clock_0                             macrocell81         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \USB:BUART:tx_state_2\/main_2
Capture Clock  : \USB:BUART:tx_state_2\/clock_0
Path slack     : 2156799p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6357
-------------------------------------   ---- 
End-of-path arrival time (ps)           6357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT    slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -------  ----  ------
\USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell10    190    190  2149238  RISE       1
\USB:BUART:tx_state_2\/main_2               macrocell75      6167   6357  2156799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_2\/clock_0                             macrocell75         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \USB:BUART:tx_bitclk\/main_2
Capture Clock  : \USB:BUART:tx_bitclk\/clock_0
Path slack     : 2156799p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6357
-------------------------------------   ---- 
End-of-path arrival time (ps)           6357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT    slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -------  ----  ------
\USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell10    190    190  2149238  RISE       1
\USB:BUART:tx_bitclk\/main_2                macrocell76      6167   6357  2156799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_bitclk\/clock_0                              macrocell76         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:sRX:RxBitCounter\/count_6
Path End       : \USB:BUART:rx_state_0\/main_5
Capture Clock  : \USB:BUART:rx_state_0\/clock_0
Path slack     : 2156839p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6318
-------------------------------------   ---- 
End-of-path arrival time (ps)           6318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2155407  RISE       1
\USB:BUART:rx_state_0\/main_5         macrocell78   4378   6318  2156839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_0\/clock_0                             macrocell78         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:sRX:RxBitCounter\/count_6
Path End       : \USB:BUART:rx_load_fifo\/main_5
Capture Clock  : \USB:BUART:rx_load_fifo\/clock_0
Path slack     : 2156839p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6318
-------------------------------------   ---- 
End-of-path arrival time (ps)           6318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2155407  RISE       1
\USB:BUART:rx_load_fifo\/main_5       macrocell79   4378   6318  2156839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_load_fifo\/clock_0                           macrocell79         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:sRX:RxBitCounter\/count_6
Path End       : \USB:BUART:rx_state_3\/main_5
Capture Clock  : \USB:BUART:rx_state_3\/clock_0
Path slack     : 2156839p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6318
-------------------------------------   ---- 
End-of-path arrival time (ps)           6318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2155407  RISE       1
\USB:BUART:rx_state_3\/main_5         macrocell80   4378   6318  2156839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_3\/clock_0                             macrocell80         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:tx_state_2\/q
Path End       : \USB:BUART:txn\/main_4
Capture Clock  : \USB:BUART:txn\/clock_0
Path slack     : 2156911p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6246
-------------------------------------   ---- 
End-of-path arrival time (ps)           6246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_2\/clock_0                             macrocell75         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:tx_state_2\/q  macrocell75   1250   1250  2149147  RISE       1
\USB:BUART:txn\/main_4    macrocell72   4996   6246  2156911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:txn\/clock_0                                    macrocell72         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:tx_state_2\/q
Path End       : \USB:BUART:tx_state_1\/main_3
Capture Clock  : \USB:BUART:tx_state_1\/clock_0
Path slack     : 2156911p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6246
-------------------------------------   ---- 
End-of-path arrival time (ps)           6246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_2\/clock_0                             macrocell75         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:tx_state_2\/q       macrocell75   1250   1250  2149147  RISE       1
\USB:BUART:tx_state_1\/main_3  macrocell73   4996   6246  2156911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_1\/clock_0                             macrocell73         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:sRX:RxBitCounter\/count_5
Path End       : \USB:BUART:rx_state_2\/main_6
Capture Clock  : \USB:BUART:rx_state_2\/clock_0
Path slack     : 2156926p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6231
-------------------------------------   ---- 
End-of-path arrival time (ps)           6231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2156926  RISE       1
\USB:BUART:rx_state_2\/main_6         macrocell81   4291   6231  2156926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_2\/clock_0                             macrocell81         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \USB:BUART:tx_state_1\/main_2
Capture Clock  : \USB:BUART:tx_state_1\/clock_0
Path slack     : 2156989p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6167
-------------------------------------   ---- 
End-of-path arrival time (ps)           6167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT    slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -------  ----  ------
\USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell10    190    190  2149238  RISE       1
\USB:BUART:tx_state_1\/main_2               macrocell73      5977   6167  2156989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_1\/clock_0                             macrocell73         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:tx_state_1\/q
Path End       : \USB:BUART:tx_state_2\/main_0
Capture Clock  : \USB:BUART:tx_state_2\/clock_0
Path slack     : 2156996p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6160
-------------------------------------   ---- 
End-of-path arrival time (ps)           6160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_1\/clock_0                             macrocell73         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:tx_state_1\/q       macrocell73   1250   1250  2149639  RISE       1
\USB:BUART:tx_state_2\/main_0  macrocell75   4910   6160  2156996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_2\/clock_0                             macrocell75         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:tx_state_1\/q
Path End       : \USB:BUART:tx_bitclk\/main_0
Capture Clock  : \USB:BUART:tx_bitclk\/clock_0
Path slack     : 2156996p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6160
-------------------------------------   ---- 
End-of-path arrival time (ps)           6160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_1\/clock_0                             macrocell73         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:tx_state_1\/q      macrocell73   1250   1250  2149639  RISE       1
\USB:BUART:tx_bitclk\/main_0  macrocell76   4910   6160  2156996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_bitclk\/clock_0                              macrocell76         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:rx_load_fifo\/q
Path End       : \USB:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \USB:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2157060p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3130
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6477
-------------------------------------   ---- 
End-of-path arrival time (ps)           6477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_load_fifo\/clock_0                           macrocell79         0      0  RISE       1

Data path
pin name                              model name      delay     AT    slack  edge  Fanout
------------------------------------  --------------  -----  -----  -------  ----  ------
\USB:BUART:rx_load_fifo\/q            macrocell79      1250   1250  2152631  RISE       1
\USB:BUART:sRX:RxShifter:u0\/f0_load  datapathcell11   5227   6477  2157060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sRX:RxShifter:u0\/clock                         datapathcell11      0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:rx_bitclk_enable\/q
Path End       : \USB:BUART:rx_state_0\/main_2
Capture Clock  : \USB:BUART:rx_state_0\/clock_0
Path slack     : 2157130p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6026
-------------------------------------   ---- 
End-of-path arrival time (ps)           6026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_bitclk_enable\/clock_0                       macrocell82         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:rx_bitclk_enable\/q  macrocell82   1250   1250  2155003  RISE       1
\USB:BUART:rx_state_0\/main_2   macrocell78   4776   6026  2157130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_0\/clock_0                             macrocell78         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:rx_bitclk_enable\/q
Path End       : \USB:BUART:rx_load_fifo\/main_2
Capture Clock  : \USB:BUART:rx_load_fifo\/clock_0
Path slack     : 2157130p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6026
-------------------------------------   ---- 
End-of-path arrival time (ps)           6026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_bitclk_enable\/clock_0                       macrocell82         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:rx_bitclk_enable\/q   macrocell82   1250   1250  2155003  RISE       1
\USB:BUART:rx_load_fifo\/main_2  macrocell79   4776   6026  2157130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_load_fifo\/clock_0                           macrocell79         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:rx_bitclk_enable\/q
Path End       : \USB:BUART:rx_state_3\/main_2
Capture Clock  : \USB:BUART:rx_state_3\/clock_0
Path slack     : 2157130p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6026
-------------------------------------   ---- 
End-of-path arrival time (ps)           6026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_bitclk_enable\/clock_0                       macrocell82         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:rx_bitclk_enable\/q  macrocell82   1250   1250  2155003  RISE       1
\USB:BUART:rx_state_3\/main_2   macrocell80   4776   6026  2157130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_3\/clock_0                             macrocell80         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:rx_bitclk_enable\/q
Path End       : \USB:BUART:rx_state_2\/main_2
Capture Clock  : \USB:BUART:rx_state_2\/clock_0
Path slack     : 2157135p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6021
-------------------------------------   ---- 
End-of-path arrival time (ps)           6021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_bitclk_enable\/clock_0                       macrocell82         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:rx_bitclk_enable\/q  macrocell82   1250   1250  2155003  RISE       1
\USB:BUART:rx_state_2\/main_2   macrocell81   4771   6021  2157135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_2\/clock_0                             macrocell81         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:rx_bitclk_enable\/q
Path End       : \USB:BUART:rx_status_3\/main_2
Capture Clock  : \USB:BUART:rx_status_3\/clock_0
Path slack     : 2157135p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6021
-------------------------------------   ---- 
End-of-path arrival time (ps)           6021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_bitclk_enable\/clock_0                       macrocell82         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:rx_bitclk_enable\/q  macrocell82   1250   1250  2155003  RISE       1
\USB:BUART:rx_status_3\/main_2  macrocell86   4771   6021  2157135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_status_3\/clock_0                            macrocell86         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:sRX:RxBitCounter\/count_2
Path End       : \USB:BUART:pollcount_1\/main_0
Capture Clock  : \USB:BUART:pollcount_1\/clock_0
Path slack     : 2157212p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5945
-------------------------------------   ---- 
End-of-path arrival time (ps)           5945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2157212  RISE       1
\USB:BUART:pollcount_1\/main_0        macrocell84   4005   5945  2157212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:pollcount_1\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:sRX:RxBitCounter\/count_2
Path End       : \USB:BUART:pollcount_0\/main_0
Capture Clock  : \USB:BUART:pollcount_0\/clock_0
Path slack     : 2157212p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5945
-------------------------------------   ---- 
End-of-path arrival time (ps)           5945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2157212  RISE       1
\USB:BUART:pollcount_0\/main_0        macrocell85   4005   5945  2157212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:pollcount_0\/clock_0                            macrocell85         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:sRX:RxBitCounter\/count_1
Path End       : \USB:BUART:pollcount_1\/main_1
Capture Clock  : \USB:BUART:pollcount_1\/clock_0
Path slack     : 2157215p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5942
-------------------------------------   ---- 
End-of-path arrival time (ps)           5942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2157215  RISE       1
\USB:BUART:pollcount_1\/main_1        macrocell84   4002   5942  2157215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:pollcount_1\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:sRX:RxBitCounter\/count_1
Path End       : \USB:BUART:pollcount_0\/main_1
Capture Clock  : \USB:BUART:pollcount_0\/clock_0
Path slack     : 2157215p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5942
-------------------------------------   ---- 
End-of-path arrival time (ps)           5942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2157215  RISE       1
\USB:BUART:pollcount_0\/main_1        macrocell85   4002   5942  2157215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:pollcount_0\/clock_0                            macrocell85         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \USB:BUART:tx_state_0\/main_2
Capture Clock  : \USB:BUART:tx_state_0\/clock_0
Path slack     : 2157356p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5801
-------------------------------------   ---- 
End-of-path arrival time (ps)           5801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT    slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -------  ----  ------
\USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell10    190    190  2149238  RISE       1
\USB:BUART:tx_state_0\/main_2               macrocell74      5611   5801  2157356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_0\/clock_0                             macrocell74         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:sRX:RxBitCounter\/count_5
Path End       : \USB:BUART:rx_state_0\/main_6
Capture Clock  : \USB:BUART:rx_state_0\/clock_0
Path slack     : 2157489p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5668
-------------------------------------   ---- 
End-of-path arrival time (ps)           5668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2156926  RISE       1
\USB:BUART:rx_state_0\/main_6         macrocell78   3728   5668  2157489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_0\/clock_0                             macrocell78         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:sRX:RxBitCounter\/count_5
Path End       : \USB:BUART:rx_load_fifo\/main_6
Capture Clock  : \USB:BUART:rx_load_fifo\/clock_0
Path slack     : 2157489p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5668
-------------------------------------   ---- 
End-of-path arrival time (ps)           5668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2156926  RISE       1
\USB:BUART:rx_load_fifo\/main_6       macrocell79   3728   5668  2157489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_load_fifo\/clock_0                           macrocell79         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:sRX:RxBitCounter\/count_5
Path End       : \USB:BUART:rx_state_3\/main_6
Capture Clock  : \USB:BUART:rx_state_3\/clock_0
Path slack     : 2157489p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5668
-------------------------------------   ---- 
End-of-path arrival time (ps)           5668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2156926  RISE       1
\USB:BUART:rx_state_3\/main_6         macrocell80   3728   5668  2157489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_3\/clock_0                             macrocell80         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:tx_state_1\/q
Path End       : \USB:BUART:tx_state_0\/main_0
Capture Clock  : \USB:BUART:tx_state_0\/clock_0
Path slack     : 2157575p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5582
-------------------------------------   ---- 
End-of-path arrival time (ps)           5582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_1\/clock_0                             macrocell73         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:tx_state_1\/q       macrocell73   1250   1250  2149639  RISE       1
\USB:BUART:tx_state_0\/main_0  macrocell74   4332   5582  2157575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_0\/clock_0                             macrocell74         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:pollcount_0\/q
Path End       : \USB:BUART:rx_status_3\/main_7
Capture Clock  : \USB:BUART:rx_status_3\/clock_0
Path slack     : 2157617p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5539
-------------------------------------   ---- 
End-of-path arrival time (ps)           5539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:pollcount_0\/clock_0                            macrocell85         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:pollcount_0\/q       macrocell85   1250   1250  2153093  RISE       1
\USB:BUART:rx_status_3\/main_7  macrocell86   4289   5539  2157617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_status_3\/clock_0                            macrocell86         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:pollcount_1\/q
Path End       : \USB:BUART:rx_status_3\/main_5
Capture Clock  : \USB:BUART:rx_status_3\/clock_0
Path slack     : 2157621p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5536
-------------------------------------   ---- 
End-of-path arrival time (ps)           5536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:pollcount_1\/clock_0                            macrocell84         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:pollcount_1\/q       macrocell84   1250   1250  2153093  RISE       1
\USB:BUART:rx_status_3\/main_5  macrocell86   4286   5536  2157621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_status_3\/clock_0                            macrocell86         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:pollcount_0\/q
Path End       : \USB:BUART:rx_state_0\/main_10
Capture Clock  : \USB:BUART:rx_state_0\/clock_0
Path slack     : 2157637p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5520
-------------------------------------   ---- 
End-of-path arrival time (ps)           5520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:pollcount_0\/clock_0                            macrocell85         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:pollcount_0\/q       macrocell85   1250   1250  2153093  RISE       1
\USB:BUART:rx_state_0\/main_10  macrocell78   4270   5520  2157637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_0\/clock_0                             macrocell78         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:pollcount_1\/q
Path End       : \USB:BUART:rx_state_0\/main_8
Capture Clock  : \USB:BUART:rx_state_0\/clock_0
Path slack     : 2157639p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5518
-------------------------------------   ---- 
End-of-path arrival time (ps)           5518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:pollcount_1\/clock_0                            macrocell84         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:pollcount_1\/q      macrocell84   1250   1250  2153093  RISE       1
\USB:BUART:rx_state_0\/main_8  macrocell78   4268   5518  2157639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_0\/clock_0                             macrocell78         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:tx_state_0\/q
Path End       : \USB:BUART:tx_state_2\/main_1
Capture Clock  : \USB:BUART:tx_state_2\/clock_0
Path slack     : 2157655p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5501
-------------------------------------   ---- 
End-of-path arrival time (ps)           5501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_0\/clock_0                             macrocell74         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:tx_state_0\/q       macrocell74   1250   1250  2147488  RISE       1
\USB:BUART:tx_state_2\/main_1  macrocell75   4251   5501  2157655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_2\/clock_0                             macrocell75         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:tx_state_0\/q
Path End       : \USB:BUART:tx_bitclk\/main_1
Capture Clock  : \USB:BUART:tx_bitclk\/clock_0
Path slack     : 2157655p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5501
-------------------------------------   ---- 
End-of-path arrival time (ps)           5501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_0\/clock_0                             macrocell74         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:tx_state_0\/q      macrocell74   1250   1250  2147488  RISE       1
\USB:BUART:tx_bitclk\/main_1  macrocell76   4251   5501  2157655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_bitclk\/clock_0                              macrocell76         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:rx_state_0\/q
Path End       : \USB:BUART:rx_state_2\/main_1
Capture Clock  : \USB:BUART:rx_state_2\/clock_0
Path slack     : 2157859p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5298
-------------------------------------   ---- 
End-of-path arrival time (ps)           5298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_0\/clock_0                             macrocell78         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:rx_state_0\/q       macrocell78   1250   1250  2146696  RISE       1
\USB:BUART:rx_state_2\/main_1  macrocell81   4048   5298  2157859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_2\/clock_0                             macrocell81         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:rx_state_0\/q
Path End       : \USB:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \USB:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157859p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5298
-------------------------------------   ---- 
End-of-path arrival time (ps)           5298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_0\/clock_0                             macrocell78         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:rx_state_0\/q               macrocell78   1250   1250  2146696  RISE       1
\USB:BUART:rx_state_stop1_reg\/main_1  macrocell83   4048   5298  2157859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_stop1_reg\/clock_0                     macrocell83         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:rx_state_0\/q
Path End       : \USB:BUART:rx_status_3\/main_1
Capture Clock  : \USB:BUART:rx_status_3\/clock_0
Path slack     : 2157859p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5298
-------------------------------------   ---- 
End-of-path arrival time (ps)           5298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_0\/clock_0                             macrocell78         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:rx_state_0\/q        macrocell78   1250   1250  2146696  RISE       1
\USB:BUART:rx_status_3\/main_1  macrocell86   4048   5298  2157859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_status_3\/clock_0                            macrocell86         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:tx_bitclk\/q
Path End       : \USB:BUART:txn\/main_6
Capture Clock  : \USB:BUART:txn\/clock_0
Path slack     : 2158202p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4954
-------------------------------------   ---- 
End-of-path arrival time (ps)           4954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_bitclk\/clock_0                              macrocell76         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:tx_bitclk\/q  macrocell76   1250   1250  2158202  RISE       1
\USB:BUART:txn\/main_6   macrocell72   3704   4954  2158202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:txn\/clock_0                                    macrocell72         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:tx_bitclk\/q
Path End       : \USB:BUART:tx_state_1\/main_5
Capture Clock  : \USB:BUART:tx_state_1\/clock_0
Path slack     : 2158202p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4954
-------------------------------------   ---- 
End-of-path arrival time (ps)           4954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_bitclk\/clock_0                              macrocell76         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:tx_bitclk\/q        macrocell76   1250   1250  2158202  RISE       1
\USB:BUART:tx_state_1\/main_5  macrocell73   3704   4954  2158202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_1\/clock_0                             macrocell73         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:tx_state_0\/q
Path End       : \USB:BUART:tx_state_0\/main_1
Capture Clock  : \USB:BUART:tx_state_0\/clock_0
Path slack     : 2158330p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4826
-------------------------------------   ---- 
End-of-path arrival time (ps)           4826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_0\/clock_0                             macrocell74         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:tx_state_0\/q       macrocell74   1250   1250  2147488  RISE       1
\USB:BUART:tx_state_0\/main_1  macrocell74   3576   4826  2158330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_0\/clock_0                             macrocell74         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:sRX:RxBitCounter\/count_4
Path End       : \USB:BUART:rx_state_0\/main_7
Capture Clock  : \USB:BUART:rx_state_0\/clock_0
Path slack     : 2158412p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4745
-------------------------------------   ---- 
End-of-path arrival time (ps)           4745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158412  RISE       1
\USB:BUART:rx_state_0\/main_7         macrocell78   2805   4745  2158412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_0\/clock_0                             macrocell78         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:sRX:RxBitCounter\/count_4
Path End       : \USB:BUART:rx_load_fifo\/main_7
Capture Clock  : \USB:BUART:rx_load_fifo\/clock_0
Path slack     : 2158412p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4745
-------------------------------------   ---- 
End-of-path arrival time (ps)           4745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158412  RISE       1
\USB:BUART:rx_load_fifo\/main_7       macrocell79   2805   4745  2158412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_load_fifo\/clock_0                           macrocell79         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:sRX:RxBitCounter\/count_4
Path End       : \USB:BUART:rx_state_3\/main_7
Capture Clock  : \USB:BUART:rx_state_3\/clock_0
Path slack     : 2158412p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4745
-------------------------------------   ---- 
End-of-path arrival time (ps)           4745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158412  RISE       1
\USB:BUART:rx_state_3\/main_7         macrocell80   2805   4745  2158412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_3\/clock_0                             macrocell80         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:sRX:RxBitCounter\/count_4
Path End       : \USB:BUART:rx_state_2\/main_7
Capture Clock  : \USB:BUART:rx_state_2\/clock_0
Path slack     : 2158419p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158412  RISE       1
\USB:BUART:rx_state_2\/main_7         macrocell81   2797   4737  2158419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_2\/clock_0                             macrocell81         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:tx_state_1\/q
Path End       : \USB:BUART:txn\/main_1
Capture Clock  : \USB:BUART:txn\/clock_0
Path slack     : 2158490p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4667
-------------------------------------   ---- 
End-of-path arrival time (ps)           4667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_1\/clock_0                             macrocell73         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:tx_state_1\/q  macrocell73   1250   1250  2149639  RISE       1
\USB:BUART:txn\/main_1    macrocell72   3417   4667  2158490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:txn\/clock_0                                    macrocell72         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:tx_state_1\/q
Path End       : \USB:BUART:tx_state_1\/main_0
Capture Clock  : \USB:BUART:tx_state_1\/clock_0
Path slack     : 2158490p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4667
-------------------------------------   ---- 
End-of-path arrival time (ps)           4667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_1\/clock_0                             macrocell73         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:tx_state_1\/q       macrocell73   1250   1250  2149639  RISE       1
\USB:BUART:tx_state_1\/main_0  macrocell73   3417   4667  2158490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_1\/clock_0                             macrocell73         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:sRX:RxBitCounter\/count_2
Path End       : \USB:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \USB:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158885p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4271
-------------------------------------   ---- 
End-of-path arrival time (ps)           4271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2157212  RISE       1
\USB:BUART:rx_bitclk_enable\/main_0   macrocell82   2331   4271  2158885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_bitclk_enable\/clock_0                       macrocell82         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:sRX:RxBitCounter\/count_1
Path End       : \USB:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \USB:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158888p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4268
-------------------------------------   ---- 
End-of-path arrival time (ps)           4268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2157215  RISE       1
\USB:BUART:rx_bitclk_enable\/main_1   macrocell82   2328   4268  2158888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_bitclk_enable\/clock_0                       macrocell82         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:sRX:RxBitCounter\/count_0
Path End       : \USB:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \USB:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158890p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4267
-------------------------------------   ---- 
End-of-path arrival time (ps)           4267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  2158890  RISE       1
\USB:BUART:rx_bitclk_enable\/main_2   macrocell82   2327   4267  2158890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_bitclk_enable\/clock_0                       macrocell82         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:tx_bitclk\/q
Path End       : \USB:BUART:tx_state_2\/main_5
Capture Clock  : \USB:BUART:tx_state_2\/clock_0
Path slack     : 2159111p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4046
-------------------------------------   ---- 
End-of-path arrival time (ps)           4046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_bitclk\/clock_0                              macrocell76         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:tx_bitclk\/q        macrocell76   1250   1250  2158202  RISE       1
\USB:BUART:tx_state_2\/main_5  macrocell75   2796   4046  2159111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_2\/clock_0                             macrocell75         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:tx_bitclk\/q
Path End       : \USB:BUART:tx_state_0\/main_5
Capture Clock  : \USB:BUART:tx_state_0\/clock_0
Path slack     : 2159123p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4034
-------------------------------------   ---- 
End-of-path arrival time (ps)           4034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_bitclk\/clock_0                              macrocell76         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:tx_bitclk\/q        macrocell76   1250   1250  2158202  RISE       1
\USB:BUART:tx_state_0\/main_5  macrocell74   2784   4034  2159123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_0\/clock_0                             macrocell74         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:tx_state_2\/q
Path End       : \USB:BUART:tx_state_0\/main_4
Capture Clock  : \USB:BUART:tx_state_0\/clock_0
Path slack     : 2159299p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3858
-------------------------------------   ---- 
End-of-path arrival time (ps)           3858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_2\/clock_0                             macrocell75         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:tx_state_2\/q       macrocell75   1250   1250  2149147  RISE       1
\USB:BUART:tx_state_0\/main_4  macrocell74   2608   3858  2159299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_0\/clock_0                             macrocell74         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:txn\/q
Path End       : \USB:BUART:txn\/main_0
Capture Clock  : \USB:BUART:txn\/clock_0
Path slack     : 2159300p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:txn\/clock_0                                    macrocell72         0      0  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:txn\/q       macrocell72   1250   1250  2159300  RISE       1
\USB:BUART:txn\/main_0  macrocell72   2607   3857  2159300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:txn\/clock_0                                    macrocell72         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:tx_state_2\/q
Path End       : \USB:BUART:tx_state_2\/main_3
Capture Clock  : \USB:BUART:tx_state_2\/clock_0
Path slack     : 2159307p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_2\/clock_0                             macrocell75         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:tx_state_2\/q       macrocell75   1250   1250  2149147  RISE       1
\USB:BUART:tx_state_2\/main_3  macrocell75   2600   3850  2159307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_2\/clock_0                             macrocell75         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:tx_state_2\/q
Path End       : \USB:BUART:tx_bitclk\/main_3
Capture Clock  : \USB:BUART:tx_bitclk\/clock_0
Path slack     : 2159307p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_2\/clock_0                             macrocell75         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:tx_state_2\/q      macrocell75   1250   1250  2149147  RISE       1
\USB:BUART:tx_bitclk\/main_3  macrocell76   2600   3850  2159307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_bitclk\/clock_0                              macrocell76         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:rx_state_3\/q
Path End       : \USB:BUART:rx_state_2\/main_3
Capture Clock  : \USB:BUART:rx_state_2\/clock_0
Path slack     : 2159310p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_3\/clock_0                             macrocell80         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:rx_state_3\/q       macrocell80   1250   1250  2151803  RISE       1
\USB:BUART:rx_state_2\/main_3  macrocell81   2597   3847  2159310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_2\/clock_0                             macrocell81         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:rx_state_3\/q
Path End       : \USB:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \USB:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159310p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_3\/clock_0                             macrocell80         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:rx_state_3\/q               macrocell80   1250   1250  2151803  RISE       1
\USB:BUART:rx_state_stop1_reg\/main_2  macrocell83   2597   3847  2159310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_stop1_reg\/clock_0                     macrocell83         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:rx_state_3\/q
Path End       : \USB:BUART:rx_status_3\/main_3
Capture Clock  : \USB:BUART:rx_status_3\/clock_0
Path slack     : 2159310p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_3\/clock_0                             macrocell80         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:rx_state_3\/q        macrocell80   1250   1250  2151803  RISE       1
\USB:BUART:rx_status_3\/main_3  macrocell86   2597   3847  2159310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_status_3\/clock_0                            macrocell86         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:rx_state_3\/q
Path End       : \USB:BUART:rx_state_0\/main_3
Capture Clock  : \USB:BUART:rx_state_0\/clock_0
Path slack     : 2159318p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_3\/clock_0                             macrocell80         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:rx_state_3\/q       macrocell80   1250   1250  2151803  RISE       1
\USB:BUART:rx_state_0\/main_3  macrocell78   2588   3838  2159318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_0\/clock_0                             macrocell78         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:rx_state_3\/q
Path End       : \USB:BUART:rx_load_fifo\/main_3
Capture Clock  : \USB:BUART:rx_load_fifo\/clock_0
Path slack     : 2159318p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_3\/clock_0                             macrocell80         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:rx_state_3\/q         macrocell80   1250   1250  2151803  RISE       1
\USB:BUART:rx_load_fifo\/main_3  macrocell79   2588   3838  2159318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_load_fifo\/clock_0                           macrocell79         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:rx_state_3\/q
Path End       : \USB:BUART:rx_state_3\/main_3
Capture Clock  : \USB:BUART:rx_state_3\/clock_0
Path slack     : 2159318p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_3\/clock_0                             macrocell80         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:rx_state_3\/q       macrocell80   1250   1250  2151803  RISE       1
\USB:BUART:rx_state_3\/main_3  macrocell80   2588   3838  2159318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_3\/clock_0                             macrocell80         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:rx_state_2\/q
Path End       : \USB:BUART:rx_state_2\/main_4
Capture Clock  : \USB:BUART:rx_state_2\/clock_0
Path slack     : 2159321p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_2\/clock_0                             macrocell81         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:rx_state_2\/q       macrocell81   1250   1250  2151808  RISE       1
\USB:BUART:rx_state_2\/main_4  macrocell81   2585   3835  2159321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_2\/clock_0                             macrocell81         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:rx_state_2\/q
Path End       : \USB:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \USB:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159321p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_2\/clock_0                             macrocell81         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:rx_state_2\/q               macrocell81   1250   1250  2151808  RISE       1
\USB:BUART:rx_state_stop1_reg\/main_3  macrocell83   2585   3835  2159321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_stop1_reg\/clock_0                     macrocell83         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:rx_state_2\/q
Path End       : \USB:BUART:rx_status_3\/main_4
Capture Clock  : \USB:BUART:rx_status_3\/clock_0
Path slack     : 2159321p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_2\/clock_0                             macrocell81         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:rx_state_2\/q        macrocell81   1250   1250  2151808  RISE       1
\USB:BUART:rx_status_3\/main_4  macrocell86   2585   3835  2159321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_status_3\/clock_0                            macrocell86         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:rx_state_2\/q
Path End       : \USB:BUART:rx_state_0\/main_4
Capture Clock  : \USB:BUART:rx_state_0\/clock_0
Path slack     : 2159324p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3832
-------------------------------------   ---- 
End-of-path arrival time (ps)           3832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_2\/clock_0                             macrocell81         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:rx_state_2\/q       macrocell81   1250   1250  2151808  RISE       1
\USB:BUART:rx_state_0\/main_4  macrocell78   2582   3832  2159324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_0\/clock_0                             macrocell78         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:rx_state_2\/q
Path End       : \USB:BUART:rx_load_fifo\/main_4
Capture Clock  : \USB:BUART:rx_load_fifo\/clock_0
Path slack     : 2159324p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3832
-------------------------------------   ---- 
End-of-path arrival time (ps)           3832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_2\/clock_0                             macrocell81         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:rx_state_2\/q         macrocell81   1250   1250  2151808  RISE       1
\USB:BUART:rx_load_fifo\/main_4  macrocell79   2582   3832  2159324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_load_fifo\/clock_0                           macrocell79         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:rx_state_2\/q
Path End       : \USB:BUART:rx_state_3\/main_4
Capture Clock  : \USB:BUART:rx_state_3\/clock_0
Path slack     : 2159324p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3832
-------------------------------------   ---- 
End-of-path arrival time (ps)           3832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_2\/clock_0                             macrocell81         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:rx_state_2\/q       macrocell81   1250   1250  2151808  RISE       1
\USB:BUART:rx_state_3\/main_4  macrocell80   2582   3832  2159324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_3\/clock_0                             macrocell80         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:pollcount_0\/q
Path End       : \USB:BUART:pollcount_1\/main_4
Capture Clock  : \USB:BUART:pollcount_1\/clock_0
Path slack     : 2159608p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:pollcount_0\/clock_0                            macrocell85         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:pollcount_0\/q       macrocell85   1250   1250  2153093  RISE       1
\USB:BUART:pollcount_1\/main_4  macrocell84   2299   3549  2159608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:pollcount_1\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:pollcount_0\/q
Path End       : \USB:BUART:pollcount_0\/main_3
Capture Clock  : \USB:BUART:pollcount_0\/clock_0
Path slack     : 2159608p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:pollcount_0\/clock_0                            macrocell85         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:pollcount_0\/q       macrocell85   1250   1250  2153093  RISE       1
\USB:BUART:pollcount_0\/main_3  macrocell85   2299   3549  2159608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:pollcount_0\/clock_0                            macrocell85         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:pollcount_1\/q
Path End       : \USB:BUART:pollcount_1\/main_2
Capture Clock  : \USB:BUART:pollcount_1\/clock_0
Path slack     : 2159610p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:pollcount_1\/clock_0                            macrocell84         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:pollcount_1\/q       macrocell84   1250   1250  2153093  RISE       1
\USB:BUART:pollcount_1\/main_2  macrocell84   2296   3546  2159610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:pollcount_1\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:rx_status_3\/q
Path End       : \USB:BUART:sRX:RxSts\/status_3
Capture Clock  : \USB:BUART:sRX:RxSts\/clock
Path slack     : 2159654p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                                -500
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6513
-------------------------------------   ---- 
End-of-path arrival time (ps)           6513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_status_3\/clock_0                            macrocell86         0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\USB:BUART:rx_status_3\/q       macrocell86    1250   1250  2159654  RISE       1
\USB:BUART:sRX:RxSts\/status_3  statusicell6   5263   6513  2159654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sRX:RxSts\/clock                                statusicell6        0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \USB:BUART:tx_state_2\/main_4
Capture Clock  : \USB:BUART:tx_state_2\/clock_0
Path slack     : 2159765p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3392
-------------------------------------   ---- 
End-of-path arrival time (ps)           3392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT    slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -------  ----  ------
\USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell10    190    190  2159765  RISE       1
\USB:BUART:tx_state_2\/main_4               macrocell75      3202   3392  2159765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_2\/clock_0                             macrocell75         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \USB:BUART:txn\/main_5
Capture Clock  : \USB:BUART:txn\/clock_0
Path slack     : 2160638p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2519
-------------------------------------   ---- 
End-of-path arrival time (ps)           2519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT    slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -------  ----  ------
\USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell10    190    190  2159765  RISE       1
\USB:BUART:txn\/main_5                      macrocell72      2329   2519  2160638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:txn\/clock_0                                    macrocell72         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \USB:BUART:tx_state_1\/main_4
Capture Clock  : \USB:BUART:tx_state_1\/clock_0
Path slack     : 2160638p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2519
-------------------------------------   ---- 
End-of-path arrival time (ps)           2519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT    slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -------  ----  ------
\USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell10    190    190  2159765  RISE       1
\USB:BUART:tx_state_1\/main_4               macrocell73      2329   2519  2160638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_1\/clock_0                             macrocell73         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : \UART_TRX:BUART:rx_parity_error_pre\/main_3
Capture Clock  : \UART_TRX:BUART:rx_parity_error_pre\/clock_0
Path slack     : 26019492p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18664
-------------------------------------   ----- 
End-of-path arrival time (ps)           18664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell46         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN3_0/q                                   macrocell46   1250   1250  26019492  RISE       1
\UART_TRX:BUART:rx_postpoll\/main_2          macrocell6    4671   5921  26019492  RISE       1
\UART_TRX:BUART:rx_postpoll\/q               macrocell6    3350   9271  26019492  RISE       1
\UART_TRX:BUART:rx_parity_error_pre\/main_3  macrocell49   9393  18664  26019492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_parity_error_pre\/clock_0               macrocell49         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : \UART_TRX:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_TRX:BUART:sRX:RxShifter:u0\/clock
Path slack     : 26020467p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3470
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17730
-------------------------------------   ----- 
End-of-path arrival time (ps)           17730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell46         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
MODIN3_0/q                                  macrocell46     1250   1250  26019492  RISE       1
\UART_TRX:BUART:rx_postpoll\/main_2         macrocell6      4671   5921  26019492  RISE       1
\UART_TRX:BUART:rx_postpoll\/q              macrocell6      3350   9271  26019492  RISE       1
\UART_TRX:BUART:sRX:RxShifter:u0\/route_si  datapathcell5   8458  17730  26020467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sRX:RxShifter:u0\/clock                    datapathcell5       0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_state_1\/q
Path End       : \UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 26020739p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -6190
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14738
-------------------------------------   ----- 
End-of-path arrival time (ps)           14738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_1\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_state_1\/q                      macrocell53     1250   1250  26020739  RISE       1
\UART_RCX:BUART:counter_load_not\/main_0           macrocell13     5770   7020  26020739  RISE       1
\UART_RCX:BUART:counter_load_not\/q                macrocell13     3350  10370  26020739  RISE       1
\UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell7   4368  14738  26020739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell7       0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 26022219p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -6190
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13257
-------------------------------------   ----- 
End-of-path arrival time (ps)           13257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell4    190    190  26022219  RISE       1
\UART_TRX:BUART:counter_load_not\/main_2           macrocell2      5301   5491  26022219  RISE       1
\UART_TRX:BUART:counter_load_not\/q                macrocell2      3350   8841  26022219  RISE       1
\UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell4   4417  13257  26022219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell4       0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : \UART_TRX:BUART:rx_state_0\/main_3
Capture Clock  : \UART_TRX:BUART:rx_state_0\/clock_0
Path slack     : 26022893p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15264
-------------------------------------   ----- 
End-of-path arrival time (ps)           15264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell46         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
MODIN3_0/q                           macrocell46   1250   1250  26019492  RISE       1
\UART_TRX:BUART:rx_postpoll\/main_2  macrocell6    4671   5921  26019492  RISE       1
\UART_TRX:BUART:rx_postpoll\/q       macrocell6    3350   9271  26019492  RISE       1
\UART_TRX:BUART:rx_state_0\/main_3   macrocell39   5993  15264  26022893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : \UART_TRX:BUART:rx_status_3\/main_3
Capture Clock  : \UART_TRX:BUART:rx_status_3\/clock_0
Path slack     : 26022893p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15264
-------------------------------------   ----- 
End-of-path arrival time (ps)           15264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell46         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
MODIN3_0/q                           macrocell46   1250   1250  26019492  RISE       1
\UART_TRX:BUART:rx_postpoll\/main_2  macrocell6    4671   5921  26019492  RISE       1
\UART_TRX:BUART:rx_postpoll\/q       macrocell6    3350   9271  26019492  RISE       1
\UART_TRX:BUART:rx_status_3\/main_3  macrocell48   5993  15264  26022893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_status_3\/clock_0                       macrocell48         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_2\/q
Path End       : \UART_TRX:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_TRX:BUART:sRX:RxBitCounter\/clock
Path slack     : 26023402p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -5360
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12905
-------------------------------------   ----- 
End-of-path arrival time (ps)           12905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_2\/clock_0                        macrocell42         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_state_2\/q            macrocell42   1250   1250  26023402  RISE       1
\UART_TRX:BUART:rx_counter_load\/main_3  macrocell5    5987   7237  26023402  RISE       1
\UART_TRX:BUART:rx_counter_load\/q       macrocell5    3350  10587  26023402  RISE       1
\UART_TRX:BUART:sRX:RxBitCounter\/load   count7cell    2318  12905  26023402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_state_0\/q
Path End       : \UART_RCX:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_RCX:BUART:sTX:TxSts\/clock
Path slack     : 26023968p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17199
-------------------------------------   ----- 
End-of-path arrival time (ps)           17199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_0\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_state_0\/q        macrocell54    1250   1250  26022786  RISE       1
\UART_RCX:BUART:tx_status_0\/main_1  macrocell14    8587   9837  26023968  RISE       1
\UART_RCX:BUART:tx_status_0\/q       macrocell14    3350  13187  26023968  RISE       1
\UART_RCX:BUART:sTX:TxSts\/status_0  statusicell3   4012  17199  26023968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sTX:TxSts\/clock                           statusicell3        0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_TRX:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_TRX:BUART:sTX:TxSts\/clock
Path slack     : 26024305p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16862
-------------------------------------   ----- 
End-of-path arrival time (ps)           16862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sTX:TxShifter:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_TRX:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  26024305  RISE       1
\UART_TRX:BUART:tx_status_0\/main_3                 macrocell3      4394   7974  26024305  RISE       1
\UART_TRX:BUART:tx_status_0\/q                      macrocell3      3350  11324  26024305  RISE       1
\UART_TRX:BUART:sTX:TxSts\/status_0                 statusicell1    5538  16862  26024305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sTX:TxSts\/clock                           statusicell1        0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_0\/q
Path End       : \UART_RCX:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_RCX:BUART:sRX:RxBitCounter\/clock
Path slack     : 26024821p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -5360
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11486
-------------------------------------   ----- 
End-of-path arrival time (ps)           11486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_state_0\/q            macrocell59   1250   1250  26024821  RISE       1
\UART_RCX:BUART:rx_counter_load\/main_1  macrocell16   4554   5804  26024821  RISE       1
\UART_RCX:BUART:rx_counter_load\/q       macrocell16   3350   9154  26024821  RISE       1
\UART_RCX:BUART:sRX:RxBitCounter\/load   count7cell    2332  11486  26024821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : \UART_TRX:BUART:rx_parity_bit\/main_3
Capture Clock  : \UART_TRX:BUART:rx_parity_bit\/clock_0
Path slack     : 26025121p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13035
-------------------------------------   ----- 
End-of-path arrival time (ps)           13035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell46         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN3_0/q                             macrocell46   1250   1250  26019492  RISE       1
\UART_TRX:BUART:rx_postpoll\/main_2    macrocell6    4671   5921  26019492  RISE       1
\UART_TRX:BUART:rx_postpoll\/q         macrocell6    3350   9271  26019492  RISE       1
\UART_TRX:BUART:rx_parity_bit\/main_3  macrocell51   3764  13035  26025121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_parity_bit\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_0\/q
Path End       : \UART_TRX:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_TRX:BUART:sRX:RxShifter:u0\/clock
Path slack     : 26025472p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26035657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10185
-------------------------------------   ----- 
End-of-path arrival time (ps)           10185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_state_0\/q                macrocell39     1250   1250  26024370  RISE       1
\UART_TRX:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell5   8935  10185  26025472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sRX:RxShifter:u0\/clock                    datapathcell5       0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_TRX:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_TRX:BUART:sRX:RxSts\/clock
Path slack     : 26025690p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15477
-------------------------------------   ----- 
End-of-path arrival time (ps)           15477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sRX:RxShifter:u0\/clock                    datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_TRX:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  26025690  RISE       1
\UART_TRX:BUART:rx_status_4\/main_1                 macrocell7      6216   9796  26025690  RISE       1
\UART_TRX:BUART:rx_status_4\/q                      macrocell7      3350  13146  26025690  RISE       1
\UART_TRX:BUART:sRX:RxSts\/status_4                 statusicell2    2331  15477  26025690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_state_0\/q
Path End       : \UART_RCX:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_RCX:BUART:sTX:TxShifter:u0\/clock
Path slack     : 26025824p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9832
-------------------------------------   ---- 
End-of-path arrival time (ps)           9832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_0\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_state_0\/q                macrocell54     1250   1250  26022786  RISE       1
\UART_RCX:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell6   8582   9832  26025824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sTX:TxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TRX:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_TRX:BUART:sRX:RxShifter:u0\/clock
Path slack     : 26026137p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9520
-------------------------------------   ---- 
End-of-path arrival time (ps)           9520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_ctrl_mark_last\/clock_0                 macrocell37         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_ctrl_mark_last\/q         macrocell37     1250   1250  26024256  RISE       1
\UART_TRX:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell5   8270   9520  26026137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sRX:RxShifter:u0\/clock                    datapathcell5       0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_0\/q
Path End       : \UART_TRX:BUART:rx_parity_error_pre\/main_1
Capture Clock  : \UART_TRX:BUART:rx_parity_error_pre\/clock_0
Path slack     : 26027040p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11116
-------------------------------------   ----- 
End-of-path arrival time (ps)           11116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_state_0\/q                macrocell39   1250   1250  26024370  RISE       1
\UART_TRX:BUART:rx_parity_error_pre\/main_1  macrocell49   9866  11116  26027040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_parity_error_pre\/clock_0               macrocell49         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_bitclk_enable\/q
Path End       : \UART_TRX:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_TRX:BUART:sRX:RxShifter:u0\/clock
Path slack     : 26027366p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8291
-------------------------------------   ---- 
End-of-path arrival time (ps)           8291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_bitclk_enable\/clock_0                  macrocell43         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_bitclk_enable\/q          macrocell43     1250   1250  26027366  RISE       1
\UART_TRX:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell5   7041   8291  26027366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sRX:RxShifter:u0\/clock                    datapathcell5       0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_RCX:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_RCX:BUART:sRX:RxSts\/clock
Path slack     : 26027386p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13781
-------------------------------------   ----- 
End-of-path arrival time (ps)           13781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sRX:RxShifter:u0\/clock                    datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_RCX:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  26027386  RISE       1
\UART_RCX:BUART:rx_status_4\/main_1                 macrocell18     2322   5902  26027386  RISE       1
\UART_RCX:BUART:rx_status_4\/q                      macrocell18     3350   9252  26027386  RISE       1
\UART_RCX:BUART:sRX:RxSts\/status_4                 statusicell4    4528  13781  26027386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sRX:RxSts\/clock                           statusicell4        0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_2\/q
Path End       : \UART_TRX:BUART:rx_parity_error_pre\/main_5
Capture Clock  : \UART_TRX:BUART:rx_parity_error_pre\/clock_0
Path slack     : 26027496p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10661
-------------------------------------   ----- 
End-of-path arrival time (ps)           10661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_2\/clock_0                        macrocell42         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_state_2\/q                macrocell42   1250   1250  26023402  RISE       1
\UART_TRX:BUART:rx_parity_error_pre\/main_5  macrocell49   9411  10661  26027496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_parity_error_pre\/clock_0               macrocell49         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TRX:BUART:rx_parity_error_pre\/main_0
Capture Clock  : \UART_TRX:BUART:rx_parity_error_pre\/clock_0
Path slack     : 26027704p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10453
-------------------------------------   ----- 
End-of-path arrival time (ps)           10453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_ctrl_mark_last\/clock_0                 macrocell37         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_ctrl_mark_last\/q         macrocell37   1250   1250  26024256  RISE       1
\UART_TRX:BUART:rx_parity_error_pre\/main_0  macrocell49   9203  10453  26027704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_parity_error_pre\/clock_0               macrocell49         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_state_0\/q
Path End       : \UART_RCX:BUART:tx_state_1\/main_1
Capture Clock  : \UART_RCX:BUART:tx_state_1\/clock_0
Path slack     : 26028309p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9848
-------------------------------------   ---- 
End-of-path arrival time (ps)           9848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_0\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_state_0\/q       macrocell54   1250   1250  26022786  RISE       1
\UART_RCX:BUART:tx_state_1\/main_1  macrocell53   8598   9848  26028309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_1\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_state_0\/q
Path End       : \UART_RCX:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_RCX:BUART:tx_bitclk\/clock_0
Path slack     : 26028309p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9848
-------------------------------------   ---- 
End-of-path arrival time (ps)           9848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_0\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_state_0\/q      macrocell54   1250   1250  26022786  RISE       1
\UART_RCX:BUART:tx_bitclk\/main_1  macrocell56   8598   9848  26028309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_bitclk\/clock_0                         macrocell56         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_state_0\/q
Path End       : \UART_RCX:BUART:tx_parity_bit\/main_2
Capture Clock  : \UART_RCX:BUART:tx_parity_bit\/clock_0
Path slack     : 26028309p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9848
-------------------------------------   ---- 
End-of-path arrival time (ps)           9848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_0\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_state_0\/q          macrocell54   1250   1250  26022786  RISE       1
\UART_RCX:BUART:tx_parity_bit\/main_2  macrocell58   8598   9848  26028309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_parity_bit\/clock_0                     macrocell58         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_state_0\/q
Path End       : \UART_RCX:BUART:txn\/main_2
Capture Clock  : \UART_RCX:BUART:txn\/clock_0
Path slack     : 26028320p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9837
-------------------------------------   ---- 
End-of-path arrival time (ps)           9837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_0\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_state_0\/q  macrocell54   1250   1250  26022786  RISE       1
\UART_RCX:BUART:txn\/main_2    macrocell52   8587   9837  26028320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:txn\/clock_0                               macrocell52         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_RCX:BUART:tx_state_0\/main_3
Capture Clock  : \UART_RCX:BUART:tx_state_0\/clock_0
Path slack     : 26028357p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9800
-------------------------------------   ---- 
End-of-path arrival time (ps)           9800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sTX:TxShifter:u0\/clock                    datapathcell6       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_RCX:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  26026318  RISE       1
\UART_RCX:BUART:tx_state_0\/main_3                  macrocell54     6220   9800  26028357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_0\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_3\/q
Path End       : \UART_TRX:BUART:rx_parity_error_pre\/main_4
Capture Clock  : \UART_TRX:BUART:rx_parity_error_pre\/clock_0
Path slack     : 26028834p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9323
-------------------------------------   ---- 
End-of-path arrival time (ps)           9323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_3\/clock_0                        macrocell41         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_state_3\/q                macrocell41   1250   1250  26026612  RISE       1
\UART_TRX:BUART:rx_parity_error_pre\/main_4  macrocell49   8073   9323  26028834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_parity_error_pre\/clock_0               macrocell49         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_parity_bit\/q
Path End       : \UART_TRX:BUART:rx_parity_error_pre\/main_7
Capture Clock  : \UART_TRX:BUART:rx_parity_error_pre\/clock_0
Path slack     : 26028907p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9250
-------------------------------------   ---- 
End-of-path arrival time (ps)           9250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_parity_bit\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_parity_bit\/q             macrocell51   1250   1250  26028907  RISE       1
\UART_TRX:BUART:rx_parity_error_pre\/main_7  macrocell49   8000   9250  26028907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_parity_error_pre\/clock_0               macrocell49         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_parity_error_pre\/q
Path End       : \UART_TRX:BUART:rx_status_2\/main_5
Capture Clock  : \UART_TRX:BUART:rx_status_2\/clock_0
Path slack     : 26029021p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9136
-------------------------------------   ---- 
End-of-path arrival time (ps)           9136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_parity_error_pre\/clock_0               macrocell49         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_parity_error_pre\/q  macrocell49   1250   1250  26029021  RISE       1
\UART_TRX:BUART:rx_status_2\/main_5     macrocell47   7886   9136  26029021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_status_2\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_bitclk_enable\/q
Path End       : \UART_TRX:BUART:rx_parity_error_pre\/main_2
Capture Clock  : \UART_TRX:BUART:rx_parity_error_pre\/clock_0
Path slack     : 26029105p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9052
-------------------------------------   ---- 
End-of-path arrival time (ps)           9052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_bitclk_enable\/clock_0                  macrocell43         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_bitclk_enable\/q          macrocell43   1250   1250  26027366  RISE       1
\UART_TRX:BUART:rx_parity_error_pre\/main_2  macrocell49   7802   9052  26029105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_parity_error_pre\/clock_0               macrocell49         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_TRX:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_TRX:BUART:sTX:TxShifter:u0\/clock
Path slack     : 26029203p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6453
-------------------------------------   ---- 
End-of-path arrival time (ps)           6453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell4    190    190  26022219  RISE       1
\UART_TRX:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell3   6263   6453  26029203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sTX:TxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_TRX:BUART:tx_state_0\/main_3
Capture Clock  : \UART_TRX:BUART:tx_state_0\/clock_0
Path slack     : 26029210p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8947
-------------------------------------   ---- 
End-of-path arrival time (ps)           8947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sTX:TxShifter:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_TRX:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  26024305  RISE       1
\UART_TRX:BUART:tx_state_0\/main_3                  macrocell34     5367   8947  26029210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_0\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_0\/q
Path End       : \UART_RCX:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_RCX:BUART:sRX:RxShifter:u0\/clock
Path slack     : 26029282p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6375
-------------------------------------   ---- 
End-of-path arrival time (ps)           6375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_state_0\/q                macrocell59     1250   1250  26024821  RISE       1
\UART_RCX:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell8   5125   6375  26029282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sRX:RxShifter:u0\/clock                    datapathcell8       0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_2\/q
Path End       : \UART_TRX:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_TRX:BUART:rx_load_fifo\/clock_0
Path slack     : 26029596p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8561
-------------------------------------   ---- 
End-of-path arrival time (ps)           8561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_2\/clock_0                        macrocell42         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_state_2\/q         macrocell42   1250   1250  26023402  RISE       1
\UART_TRX:BUART:rx_load_fifo\/main_4  macrocell40   7311   8561  26029596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_load_fifo\/clock_0                      macrocell40         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_2\/q
Path End       : \UART_TRX:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_TRX:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 26029596p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8561
-------------------------------------   ---- 
End-of-path arrival time (ps)           8561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_2\/clock_0                        macrocell42         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_state_2\/q               macrocell42   1250   1250  26023402  RISE       1
\UART_TRX:BUART:rx_state_stop1_reg\/main_3  macrocell44   7311   8561  26029596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_stop1_reg\/clock_0                macrocell44         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_2\/q
Path End       : \UART_TRX:BUART:rx_status_2\/main_4
Capture Clock  : \UART_TRX:BUART:rx_status_2\/clock_0
Path slack     : 26029596p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8561
-------------------------------------   ---- 
End-of-path arrival time (ps)           8561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_2\/clock_0                        macrocell42         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_state_2\/q        macrocell42   1250   1250  26023402  RISE       1
\UART_TRX:BUART:rx_status_2\/main_4  macrocell47   7311   8561  26029596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_status_2\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_state_1\/q
Path End       : \UART_TRX:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_TRX:BUART:sTX:TxShifter:u0\/clock
Path slack     : 26029628p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6029
-------------------------------------   ---- 
End-of-path arrival time (ps)           6029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_1\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_state_1\/q                macrocell33     1250   1250  26022686  RISE       1
\UART_TRX:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell3   4779   6029  26029628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sTX:TxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_state_1\/q
Path End       : \UART_RCX:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_RCX:BUART:sTX:TxShifter:u0\/clock
Path slack     : 26029845p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5811
-------------------------------------   ---- 
End-of-path arrival time (ps)           5811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_1\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_state_1\/q                macrocell53     1250   1250  26020739  RISE       1
\UART_RCX:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell6   4561   5811  26029845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sTX:TxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_bitclk_enable\/q
Path End       : \UART_RCX:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_RCX:BUART:sRX:RxShifter:u0\/clock
Path slack     : 26029857p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5800
-------------------------------------   ---- 
End-of-path arrival time (ps)           5800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_bitclk_enable\/clock_0                  macrocell63         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_bitclk_enable\/q          macrocell63     1250   1250  26029857  RISE       1
\UART_RCX:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell8   4550   5800  26029857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sRX:RxShifter:u0\/clock                    datapathcell8       0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_0\/q
Path End       : \UART_TRX:BUART:rx_state_0\/main_1
Capture Clock  : \UART_TRX:BUART:rx_state_0\/clock_0
Path slack     : 26030197p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7959
-------------------------------------   ---- 
End-of-path arrival time (ps)           7959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_state_0\/q       macrocell39   1250   1250  26024370  RISE       1
\UART_TRX:BUART:rx_state_0\/main_1  macrocell39   6709   7959  26030197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_0\/q
Path End       : \UART_TRX:BUART:rx_state_3\/main_1
Capture Clock  : \UART_TRX:BUART:rx_state_3\/clock_0
Path slack     : 26030197p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7959
-------------------------------------   ---- 
End-of-path arrival time (ps)           7959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_state_0\/q       macrocell39   1250   1250  26024370  RISE       1
\UART_TRX:BUART:rx_state_3\/main_1  macrocell41   6709   7959  26030197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_3\/clock_0                        macrocell41         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_0\/q
Path End       : \UART_TRX:BUART:rx_state_2\/main_1
Capture Clock  : \UART_TRX:BUART:rx_state_2\/clock_0
Path slack     : 26030197p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7959
-------------------------------------   ---- 
End-of-path arrival time (ps)           7959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_state_0\/q       macrocell39   1250   1250  26024370  RISE       1
\UART_TRX:BUART:rx_state_2\/main_1  macrocell42   6709   7959  26030197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_2\/clock_0                        macrocell42         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_0\/q
Path End       : \UART_TRX:BUART:rx_status_3\/main_1
Capture Clock  : \UART_TRX:BUART:rx_status_3\/clock_0
Path slack     : 26030197p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7959
-------------------------------------   ---- 
End-of-path arrival time (ps)           7959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_state_0\/q        macrocell39   1250   1250  26024370  RISE       1
\UART_TRX:BUART:rx_status_3\/main_1  macrocell48   6709   7959  26030197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_status_3\/clock_0                       macrocell48         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_2\/q
Path End       : \UART_TRX:BUART:rx_state_0\/main_5
Capture Clock  : \UART_TRX:BUART:rx_state_0\/clock_0
Path slack     : 26030368p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7788
-------------------------------------   ---- 
End-of-path arrival time (ps)           7788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_2\/clock_0                        macrocell42         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_state_2\/q       macrocell42   1250   1250  26023402  RISE       1
\UART_TRX:BUART:rx_state_0\/main_5  macrocell39   6538   7788  26030368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_2\/q
Path End       : \UART_TRX:BUART:rx_state_3\/main_4
Capture Clock  : \UART_TRX:BUART:rx_state_3\/clock_0
Path slack     : 26030368p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7788
-------------------------------------   ---- 
End-of-path arrival time (ps)           7788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_2\/clock_0                        macrocell42         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_state_2\/q       macrocell42   1250   1250  26023402  RISE       1
\UART_TRX:BUART:rx_state_3\/main_4  macrocell41   6538   7788  26030368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_3\/clock_0                        macrocell41         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_2\/q
Path End       : \UART_TRX:BUART:rx_state_2\/main_4
Capture Clock  : \UART_TRX:BUART:rx_state_2\/clock_0
Path slack     : 26030368p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7788
-------------------------------------   ---- 
End-of-path arrival time (ps)           7788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_2\/clock_0                        macrocell42         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_state_2\/q       macrocell42   1250   1250  26023402  RISE       1
\UART_TRX:BUART:rx_state_2\/main_4  macrocell42   6538   7788  26030368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_2\/clock_0                        macrocell42         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_2\/q
Path End       : \UART_TRX:BUART:rx_status_3\/main_5
Capture Clock  : \UART_TRX:BUART:rx_status_3\/clock_0
Path slack     : 26030368p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7788
-------------------------------------   ---- 
End-of-path arrival time (ps)           7788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_2\/clock_0                        macrocell42         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_state_2\/q        macrocell42   1250   1250  26023402  RISE       1
\UART_TRX:BUART:rx_status_3\/main_5  macrocell48   6538   7788  26030368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_status_3\/clock_0                       macrocell48         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TRX:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_TRX:BUART:rx_load_fifo\/clock_0
Path slack     : 26030440p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7716
-------------------------------------   ---- 
End-of-path arrival time (ps)           7716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_ctrl_mark_last\/clock_0                 macrocell37         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_ctrl_mark_last\/q  macrocell37   1250   1250  26024256  RISE       1
\UART_TRX:BUART:rx_load_fifo\/main_0  macrocell40   6466   7716  26030440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_load_fifo\/clock_0                      macrocell40         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TRX:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_TRX:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 26030440p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7716
-------------------------------------   ---- 
End-of-path arrival time (ps)           7716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_ctrl_mark_last\/clock_0                 macrocell37         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_ctrl_mark_last\/q        macrocell37   1250   1250  26024256  RISE       1
\UART_TRX:BUART:rx_state_stop1_reg\/main_0  macrocell44   6466   7716  26030440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_stop1_reg\/clock_0                macrocell44         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TRX:BUART:rx_status_2\/main_0
Capture Clock  : \UART_TRX:BUART:rx_status_2\/clock_0
Path slack     : 26030440p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7716
-------------------------------------   ---- 
End-of-path arrival time (ps)           7716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_ctrl_mark_last\/clock_0                 macrocell37         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_ctrl_mark_last\/q  macrocell37   1250   1250  26024256  RISE       1
\UART_TRX:BUART:rx_status_2\/main_0   macrocell47   6466   7716  26030440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_status_2\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_load_fifo\/q
Path End       : \UART_TRX:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_TRX:BUART:sRX:RxShifter:u0\/clock
Path slack     : 26030722p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3130
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7815
-------------------------------------   ---- 
End-of-path arrival time (ps)           7815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_load_fifo\/clock_0                      macrocell40         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_load_fifo\/q            macrocell40     1250   1250  26030445  RISE       1
\UART_TRX:BUART:sRX:RxShifter:u0\/f0_load  datapathcell5   6565   7815  26030722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sRX:RxShifter:u0\/clock                    datapathcell5       0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_state_2\/q
Path End       : \UART_RCX:BUART:tx_state_1\/main_3
Capture Clock  : \UART_RCX:BUART:tx_state_1\/clock_0
Path slack     : 26030831p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7326
-------------------------------------   ---- 
End-of-path arrival time (ps)           7326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_2\/clock_0                        macrocell55         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_state_2\/q       macrocell55   1250   1250  26024200  RISE       1
\UART_RCX:BUART:tx_state_1\/main_3  macrocell53   6076   7326  26030831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_1\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_state_2\/q
Path End       : \UART_RCX:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_RCX:BUART:tx_bitclk\/clock_0
Path slack     : 26030831p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7326
-------------------------------------   ---- 
End-of-path arrival time (ps)           7326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_2\/clock_0                        macrocell55         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_state_2\/q      macrocell55   1250   1250  26024200  RISE       1
\UART_RCX:BUART:tx_bitclk\/main_3  macrocell56   6076   7326  26030831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_bitclk\/clock_0                         macrocell56         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_state_2\/q
Path End       : \UART_RCX:BUART:tx_parity_bit\/main_3
Capture Clock  : \UART_RCX:BUART:tx_parity_bit\/clock_0
Path slack     : 26030831p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7326
-------------------------------------   ---- 
End-of-path arrival time (ps)           7326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_2\/clock_0                        macrocell55         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_state_2\/q          macrocell55   1250   1250  26024200  RISE       1
\UART_RCX:BUART:tx_parity_bit\/main_3  macrocell58   6076   7326  26030831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_parity_bit\/clock_0                     macrocell58         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RCX:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_RCX:BUART:sRX:RxShifter:u0\/clock
Path slack     : 26030867p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4790
-------------------------------------   ---- 
End-of-path arrival time (ps)           4790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_ctrl_mark_last\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_ctrl_mark_last\/q         macrocell57     1250   1250  26025816  RISE       1
\UART_RCX:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell8   3540   4790  26030867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sRX:RxShifter:u0\/clock                    datapathcell8       0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_bitclk_enable\/q
Path End       : \UART_RCX:BUART:rx_state_0\/main_2
Capture Clock  : \UART_RCX:BUART:rx_state_0\/clock_0
Path slack     : 26030892p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7265
-------------------------------------   ---- 
End-of-path arrival time (ps)           7265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_bitclk_enable\/clock_0                  macrocell63         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_bitclk_enable\/q  macrocell63   1250   1250  26029857  RISE       1
\UART_RCX:BUART:rx_state_0\/main_2   macrocell59   6015   7265  26030892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_bitclk_enable\/q
Path End       : \UART_RCX:BUART:rx_state_3\/main_2
Capture Clock  : \UART_RCX:BUART:rx_state_3\/clock_0
Path slack     : 26030892p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7265
-------------------------------------   ---- 
End-of-path arrival time (ps)           7265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_bitclk_enable\/clock_0                  macrocell63         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_bitclk_enable\/q  macrocell63   1250   1250  26029857  RISE       1
\UART_RCX:BUART:rx_state_3\/main_2   macrocell61   6015   7265  26030892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_3\/clock_0                        macrocell61         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_bitclk_enable\/q
Path End       : \UART_RCX:BUART:rx_status_3\/main_2
Capture Clock  : \UART_RCX:BUART:rx_status_3\/clock_0
Path slack     : 26030892p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7265
-------------------------------------   ---- 
End-of-path arrival time (ps)           7265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_bitclk_enable\/clock_0                  macrocell63         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_bitclk_enable\/q  macrocell63   1250   1250  26029857  RISE       1
\UART_RCX:BUART:rx_status_3\/main_2  macrocell68   6015   7265  26030892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_status_3\/clock_0                       macrocell68         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_2\/q
Path End       : \UART_TRX:BUART:rx_parity_bit\/main_5
Capture Clock  : \UART_TRX:BUART:rx_parity_bit\/clock_0
Path slack     : 26030920p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7237
-------------------------------------   ---- 
End-of-path arrival time (ps)           7237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_2\/clock_0                        macrocell42         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_state_2\/q          macrocell42   1250   1250  26023402  RISE       1
\UART_TRX:BUART:rx_parity_bit\/main_5  macrocell51   5987   7237  26030920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_parity_bit\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_state_0\/q
Path End       : \UART_TRX:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_TRX:BUART:sTX:TxShifter:u0\/clock
Path slack     : 26030929p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4727
-------------------------------------   ---- 
End-of-path arrival time (ps)           4727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_0\/clock_0                        macrocell34         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_state_0\/q                macrocell34     1250   1250  26023018  RISE       1
\UART_TRX:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell3   3477   4727  26030929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sTX:TxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN3_0/main_1
Capture Clock  : MODIN3_0/clock_0
Path slack     : 26031133p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7023
-------------------------------------   ---- 
End-of-path arrival time (ps)           7023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  26031133  RISE       1
MODIN3_0/main_1                            macrocell46   5083   7023  26031133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell46         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN3_0/main_0
Capture Clock  : MODIN3_0/clock_0
Path slack     : 26031136p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7021
-------------------------------------   ---- 
End-of-path arrival time (ps)           7021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  26031136  RISE       1
MODIN3_0/main_0                            macrocell46   5081   7021  26031136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell46         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_state_1\/q
Path End       : \UART_RCX:BUART:tx_state_0\/main_0
Capture Clock  : \UART_RCX:BUART:tx_state_0\/clock_0
Path slack     : 26031136p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7020
-------------------------------------   ---- 
End-of-path arrival time (ps)           7020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_1\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_state_1\/q       macrocell53   1250   1250  26020739  RISE       1
\UART_RCX:BUART:tx_state_0\/main_0  macrocell54   5770   7020  26031136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_0\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_state_1\/q
Path End       : \UART_RCX:BUART:tx_state_2\/main_0
Capture Clock  : \UART_RCX:BUART:tx_state_2\/clock_0
Path slack     : 26031136p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7020
-------------------------------------   ---- 
End-of-path arrival time (ps)           7020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_1\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_state_1\/q       macrocell53   1250   1250  26020739  RISE       1
\UART_RCX:BUART:tx_state_2\/main_0  macrocell55   5770   7020  26031136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_2\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_bitclk\/q
Path End       : \UART_RCX:BUART:tx_state_0\/main_6
Capture Clock  : \UART_RCX:BUART:tx_state_0\/clock_0
Path slack     : 26031141p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7015
-------------------------------------   ---- 
End-of-path arrival time (ps)           7015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_bitclk\/clock_0                         macrocell56         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_bitclk\/q        macrocell56   1250   1250  26031141  RISE       1
\UART_RCX:BUART:tx_state_0\/main_6  macrocell54   5765   7015  26031141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_0\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_bitclk\/q
Path End       : \UART_RCX:BUART:tx_state_2\/main_4
Capture Clock  : \UART_RCX:BUART:tx_state_2\/clock_0
Path slack     : 26031141p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7015
-------------------------------------   ---- 
End-of-path arrival time (ps)           7015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_bitclk\/clock_0                         macrocell56         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_bitclk\/q        macrocell56   1250   1250  26031141  RISE       1
\UART_RCX:BUART:tx_state_2\/main_4  macrocell55   5765   7015  26031141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_2\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_state_2\/q
Path End       : \UART_RCX:BUART:txn\/main_4
Capture Clock  : \UART_RCX:BUART:txn\/clock_0
Path slack     : 26031360p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6797
-------------------------------------   ---- 
End-of-path arrival time (ps)           6797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_2\/clock_0                        macrocell55         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_state_2\/q  macrocell55   1250   1250  26024200  RISE       1
\UART_RCX:BUART:txn\/main_4    macrocell52   5547   6797  26031360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:txn\/clock_0                               macrocell52         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_TRX:BUART:txn\/main_3
Capture Clock  : \UART_TRX:BUART:txn\/clock_0
Path slack     : 26031495p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6662
-------------------------------------   ---- 
End-of-path arrival time (ps)           6662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sTX:TxShifter:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_TRX:BUART:sTX:TxShifter:u0\/so_comb  datapathcell3   4370   4370  26031495  RISE       1
\UART_TRX:BUART:txn\/main_3                macrocell32     2292   6662  26031495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:txn\/clock_0                               macrocell32         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_parity_error_pre\/q
Path End       : \UART_TRX:BUART:rx_parity_error_pre\/main_6
Capture Clock  : \UART_TRX:BUART:rx_parity_error_pre\/clock_0
Path slack     : 26031534p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6623
-------------------------------------   ---- 
End-of-path arrival time (ps)           6623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_parity_error_pre\/clock_0               macrocell49         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_parity_error_pre\/q       macrocell49   1250   1250  26029021  RISE       1
\UART_TRX:BUART:rx_parity_error_pre\/main_6  macrocell49   5373   6623  26031534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_parity_error_pre\/clock_0               macrocell49         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_RCX:BUART:txn\/main_3
Capture Clock  : \UART_RCX:BUART:txn\/clock_0
Path slack     : 26031542p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6614
-------------------------------------   ---- 
End-of-path arrival time (ps)           6614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sTX:TxShifter:u0\/clock                    datapathcell6       0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_RCX:BUART:sTX:TxShifter:u0\/so_comb  datapathcell6   4370   4370  26031542  RISE       1
\UART_RCX:BUART:txn\/main_3                macrocell52     2244   6614  26031542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:txn\/clock_0                               macrocell52         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_bitclk_enable\/q
Path End       : \UART_RCX:BUART:rx_parity_error_pre\/main_2
Capture Clock  : \UART_RCX:BUART:rx_parity_error_pre\/clock_0
Path slack     : 26031758p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6399
-------------------------------------   ---- 
End-of-path arrival time (ps)           6399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_bitclk_enable\/clock_0                  macrocell63         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_bitclk_enable\/q          macrocell63   1250   1250  26029857  RISE       1
\UART_RCX:BUART:rx_parity_error_pre\/main_2  macrocell69   5149   6399  26031758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_parity_error_pre\/clock_0               macrocell69         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_bitclk_enable\/q
Path End       : \UART_RCX:BUART:rx_parity_bit\/main_2
Capture Clock  : \UART_RCX:BUART:rx_parity_bit\/clock_0
Path slack     : 26031758p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6399
-------------------------------------   ---- 
End-of-path arrival time (ps)           6399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_bitclk_enable\/clock_0                  macrocell63         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_bitclk_enable\/q    macrocell63   1250   1250  26029857  RISE       1
\UART_RCX:BUART:rx_parity_bit\/main_2  macrocell71   5149   6399  26031758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_parity_bit\/clock_0                     macrocell71         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TRX:BUART:rx_parity_bit\/main_0
Capture Clock  : \UART_TRX:BUART:rx_parity_bit\/clock_0
Path slack     : 26031775p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6382
-------------------------------------   ---- 
End-of-path arrival time (ps)           6382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_ctrl_mark_last\/clock_0                 macrocell37         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_ctrl_mark_last\/q   macrocell37   1250   1250  26024256  RISE       1
\UART_TRX:BUART:rx_parity_bit\/main_0  macrocell51   5132   6382  26031775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_parity_bit\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_TRX:BUART:tx_state_1\/main_2
Capture Clock  : \UART_TRX:BUART:tx_state_1\/clock_0
Path slack     : 26031777p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6380
-------------------------------------   ---- 
End-of-path arrival time (ps)           6380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell4    190    190  26022219  RISE       1
\UART_TRX:BUART:tx_state_1\/main_2               macrocell33     6190   6380  26031777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_1\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_TRX:BUART:tx_state_0\/main_2
Capture Clock  : \UART_TRX:BUART:tx_state_0\/clock_0
Path slack     : 26031777p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6380
-------------------------------------   ---- 
End-of-path arrival time (ps)           6380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell4    190    190  26022219  RISE       1
\UART_TRX:BUART:tx_state_0\/main_2               macrocell34     6190   6380  26031777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_0\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_bitclk_enable\/q
Path End       : \UART_RCX:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_RCX:BUART:rx_load_fifo\/clock_0
Path slack     : 26031806p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6351
-------------------------------------   ---- 
End-of-path arrival time (ps)           6351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_bitclk_enable\/clock_0                  macrocell63         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_bitclk_enable\/q   macrocell63   1250   1250  26029857  RISE       1
\UART_RCX:BUART:rx_load_fifo\/main_2  macrocell60   5101   6351  26031806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_load_fifo\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_bitclk_enable\/q
Path End       : \UART_RCX:BUART:rx_state_2\/main_3
Capture Clock  : \UART_RCX:BUART:rx_state_2\/clock_0
Path slack     : 26031806p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6351
-------------------------------------   ---- 
End-of-path arrival time (ps)           6351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_bitclk_enable\/clock_0                  macrocell63         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_bitclk_enable\/q  macrocell63   1250   1250  26029857  RISE       1
\UART_RCX:BUART:rx_state_2\/main_3   macrocell62   5101   6351  26031806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_2\/clock_0                        macrocell62         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_bitclk_enable\/q
Path End       : \UART_RCX:BUART:rx_status_2\/main_2
Capture Clock  : \UART_RCX:BUART:rx_status_2\/clock_0
Path slack     : 26031806p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6351
-------------------------------------   ---- 
End-of-path arrival time (ps)           6351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_bitclk_enable\/clock_0                  macrocell63         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_bitclk_enable\/q  macrocell63   1250   1250  26029857  RISE       1
\UART_RCX:BUART:rx_status_2\/main_2  macrocell67   5101   6351  26031806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_status_2\/clock_0                       macrocell67         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_0\/q
Path End       : \UART_TRX:BUART:rx_parity_bit\/main_1
Capture Clock  : \UART_TRX:BUART:rx_parity_bit\/clock_0
Path slack     : 26031888p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6268
-------------------------------------   ---- 
End-of-path arrival time (ps)           6268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_state_0\/q          macrocell39   1250   1250  26024370  RISE       1
\UART_TRX:BUART:rx_parity_bit\/main_1  macrocell51   5018   6268  26031888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_parity_bit\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_3\/q
Path End       : \UART_RCX:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_RCX:BUART:rx_load_fifo\/clock_0
Path slack     : 26032151p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6006
-------------------------------------   ---- 
End-of-path arrival time (ps)           6006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_3\/clock_0                        macrocell61         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_state_3\/q         macrocell61   1250   1250  26025200  RISE       1
\UART_RCX:BUART:rx_load_fifo\/main_3  macrocell60   4756   6006  26032151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_load_fifo\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_3\/q
Path End       : \UART_RCX:BUART:rx_state_2\/main_4
Capture Clock  : \UART_RCX:BUART:rx_state_2\/clock_0
Path slack     : 26032151p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6006
-------------------------------------   ---- 
End-of-path arrival time (ps)           6006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_3\/clock_0                        macrocell61         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_state_3\/q       macrocell61   1250   1250  26025200  RISE       1
\UART_RCX:BUART:rx_state_2\/main_4  macrocell62   4756   6006  26032151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_2\/clock_0                        macrocell62         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_3\/q
Path End       : \UART_RCX:BUART:rx_status_2\/main_3
Capture Clock  : \UART_RCX:BUART:rx_status_2\/clock_0
Path slack     : 26032151p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6006
-------------------------------------   ---- 
End-of-path arrival time (ps)           6006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_3\/clock_0                        macrocell61         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_state_3\/q        macrocell61   1250   1250  26025200  RISE       1
\UART_RCX:BUART:rx_status_2\/main_3  macrocell67   4756   6006  26032151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_status_2\/clock_0                       macrocell67         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_0\/q
Path End       : \UART_TRX:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_TRX:BUART:rx_load_fifo\/clock_0
Path slack     : 26032211p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5946
-------------------------------------   ---- 
End-of-path arrival time (ps)           5946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_state_0\/q         macrocell39   1250   1250  26024370  RISE       1
\UART_TRX:BUART:rx_load_fifo\/main_1  macrocell40   4696   5946  26032211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_load_fifo\/clock_0                      macrocell40         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_0\/q
Path End       : \UART_TRX:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_TRX:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 26032211p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5946
-------------------------------------   ---- 
End-of-path arrival time (ps)           5946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_state_0\/q               macrocell39   1250   1250  26024370  RISE       1
\UART_TRX:BUART:rx_state_stop1_reg\/main_1  macrocell44   4696   5946  26032211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_stop1_reg\/clock_0                macrocell44         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_0\/q
Path End       : \UART_TRX:BUART:rx_status_2\/main_1
Capture Clock  : \UART_TRX:BUART:rx_status_2\/clock_0
Path slack     : 26032211p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5946
-------------------------------------   ---- 
End-of-path arrival time (ps)           5946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_state_0\/q        macrocell39   1250   1250  26024370  RISE       1
\UART_TRX:BUART:rx_status_2\/main_1  macrocell47   4696   5946  26032211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_status_2\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : MODIN3_1/main_4
Capture Clock  : MODIN3_1/clock_0
Path slack     : 26032235p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5921
-------------------------------------   ---- 
End-of-path arrival time (ps)           5921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell46         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN3_0/q       macrocell46   1250   1250  26019492  RISE       1
MODIN3_1/main_4  macrocell45   4671   5921  26032235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell45         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_bitclk\/q
Path End       : \UART_RCX:BUART:tx_state_1\/main_4
Capture Clock  : \UART_RCX:BUART:tx_state_1\/clock_0
Path slack     : 26032341p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5815
-------------------------------------   ---- 
End-of-path arrival time (ps)           5815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_bitclk\/clock_0                         macrocell56         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_bitclk\/q        macrocell56   1250   1250  26031141  RISE       1
\UART_RCX:BUART:tx_state_1\/main_4  macrocell53   4565   5815  26032341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_1\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_bitclk\/q
Path End       : \UART_RCX:BUART:tx_parity_bit\/main_4
Capture Clock  : \UART_RCX:BUART:tx_parity_bit\/clock_0
Path slack     : 26032341p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5815
-------------------------------------   ---- 
End-of-path arrival time (ps)           5815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_bitclk\/clock_0                         macrocell56         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_bitclk\/q           macrocell56   1250   1250  26031141  RISE       1
\UART_RCX:BUART:tx_parity_bit\/main_4  macrocell58   4565   5815  26032341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_parity_bit\/clock_0                     macrocell58         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_bitclk\/q
Path End       : \UART_RCX:BUART:txn\/main_6
Capture Clock  : \UART_RCX:BUART:txn\/clock_0
Path slack     : 26032344p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5812
-------------------------------------   ---- 
End-of-path arrival time (ps)           5812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_bitclk\/clock_0                         macrocell56         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_bitclk\/q  macrocell56   1250   1250  26031141  RISE       1
\UART_RCX:BUART:txn\/main_6   macrocell52   4562   5812  26032344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:txn\/clock_0                               macrocell52         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_state_1\/q
Path End       : \UART_RCX:BUART:tx_state_1\/main_0
Capture Clock  : \UART_RCX:BUART:tx_state_1\/clock_0
Path slack     : 26032348p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5808
-------------------------------------   ---- 
End-of-path arrival time (ps)           5808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_1\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_state_1\/q       macrocell53   1250   1250  26020739  RISE       1
\UART_RCX:BUART:tx_state_1\/main_0  macrocell53   4558   5808  26032348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_1\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_state_1\/q
Path End       : \UART_RCX:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_RCX:BUART:tx_bitclk\/clock_0
Path slack     : 26032348p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5808
-------------------------------------   ---- 
End-of-path arrival time (ps)           5808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_1\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_state_1\/q      macrocell53   1250   1250  26020739  RISE       1
\UART_RCX:BUART:tx_bitclk\/main_0  macrocell56   4558   5808  26032348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_bitclk\/clock_0                         macrocell56         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_state_1\/q
Path End       : \UART_RCX:BUART:tx_parity_bit\/main_1
Capture Clock  : \UART_RCX:BUART:tx_parity_bit\/clock_0
Path slack     : 26032348p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5808
-------------------------------------   ---- 
End-of-path arrival time (ps)           5808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_1\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_state_1\/q          macrocell53   1250   1250  26020739  RISE       1
\UART_RCX:BUART:tx_parity_bit\/main_1  macrocell58   4558   5808  26032348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_parity_bit\/clock_0                     macrocell58         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_0\/q
Path End       : \UART_RCX:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_RCX:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 26032353p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5804
-------------------------------------   ---- 
End-of-path arrival time (ps)           5804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_state_0\/q               macrocell59   1250   1250  26024821  RISE       1
\UART_RCX:BUART:rx_state_stop1_reg\/main_1  macrocell64   4554   5804  26032353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_stop1_reg\/clock_0                macrocell64         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_0\/q
Path End       : \UART_RCX:BUART:rx_parity_error_pre\/main_1
Capture Clock  : \UART_RCX:BUART:rx_parity_error_pre\/clock_0
Path slack     : 26032353p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5804
-------------------------------------   ---- 
End-of-path arrival time (ps)           5804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_state_0\/q                macrocell59   1250   1250  26024821  RISE       1
\UART_RCX:BUART:rx_parity_error_pre\/main_1  macrocell69   4554   5804  26032353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_parity_error_pre\/clock_0               macrocell69         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_0\/q
Path End       : \UART_RCX:BUART:rx_parity_bit\/main_1
Capture Clock  : \UART_RCX:BUART:rx_parity_bit\/clock_0
Path slack     : 26032353p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5804
-------------------------------------   ---- 
End-of-path arrival time (ps)           5804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_state_0\/q          macrocell59   1250   1250  26024821  RISE       1
\UART_RCX:BUART:rx_parity_bit\/main_1  macrocell71   4554   5804  26032353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_parity_bit\/clock_0                     macrocell71         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_bitclk_enable\/q
Path End       : \UART_TRX:BUART:rx_parity_bit\/main_2
Capture Clock  : \UART_TRX:BUART:rx_parity_bit\/clock_0
Path slack     : 26032404p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5753
-------------------------------------   ---- 
End-of-path arrival time (ps)           5753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_bitclk_enable\/clock_0                  macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_bitclk_enable\/q    macrocell43   1250   1250  26027366  RISE       1
\UART_TRX:BUART:rx_parity_bit\/main_2  macrocell51   4503   5753  26032404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_parity_bit\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_bitclk\/q
Path End       : \UART_TRX:BUART:tx_state_2\/main_4
Capture Clock  : \UART_TRX:BUART:tx_state_2\/clock_0
Path slack     : 26032410p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5747
-------------------------------------   ---- 
End-of-path arrival time (ps)           5747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_bitclk\/clock_0                         macrocell36         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_bitclk\/q        macrocell36   1250   1250  26032410  RISE       1
\UART_TRX:BUART:tx_state_2\/main_4  macrocell35   4497   5747  26032410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_2\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_bitclk\/q
Path End       : \UART_TRX:BUART:tx_parity_bit\/main_4
Capture Clock  : \UART_TRX:BUART:tx_parity_bit\/clock_0
Path slack     : 26032410p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5747
-------------------------------------   ---- 
End-of-path arrival time (ps)           5747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_bitclk\/clock_0                         macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_bitclk\/q           macrocell36   1250   1250  26032410  RISE       1
\UART_TRX:BUART:tx_parity_bit\/main_4  macrocell38   4497   5747  26032410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_parity_bit\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_bitclk_enable\/q
Path End       : \UART_TRX:BUART:rx_state_0\/main_2
Capture Clock  : \UART_TRX:BUART:rx_state_0\/clock_0
Path slack     : 26032420p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5736
-------------------------------------   ---- 
End-of-path arrival time (ps)           5736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_bitclk_enable\/clock_0                  macrocell43         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_bitclk_enable\/q  macrocell43   1250   1250  26027366  RISE       1
\UART_TRX:BUART:rx_state_0\/main_2   macrocell39   4486   5736  26032420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_bitclk_enable\/q
Path End       : \UART_TRX:BUART:rx_state_3\/main_2
Capture Clock  : \UART_TRX:BUART:rx_state_3\/clock_0
Path slack     : 26032420p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5736
-------------------------------------   ---- 
End-of-path arrival time (ps)           5736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_bitclk_enable\/clock_0                  macrocell43         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_bitclk_enable\/q  macrocell43   1250   1250  26027366  RISE       1
\UART_TRX:BUART:rx_state_3\/main_2   macrocell41   4486   5736  26032420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_3\/clock_0                        macrocell41         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_bitclk_enable\/q
Path End       : \UART_TRX:BUART:rx_state_2\/main_2
Capture Clock  : \UART_TRX:BUART:rx_state_2\/clock_0
Path slack     : 26032420p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5736
-------------------------------------   ---- 
End-of-path arrival time (ps)           5736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_bitclk_enable\/clock_0                  macrocell43         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_bitclk_enable\/q  macrocell43   1250   1250  26027366  RISE       1
\UART_TRX:BUART:rx_state_2\/main_2   macrocell42   4486   5736  26032420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_2\/clock_0                        macrocell42         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_bitclk_enable\/q
Path End       : \UART_TRX:BUART:rx_status_3\/main_2
Capture Clock  : \UART_TRX:BUART:rx_status_3\/clock_0
Path slack     : 26032420p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5736
-------------------------------------   ---- 
End-of-path arrival time (ps)           5736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_bitclk_enable\/clock_0                  macrocell43         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_bitclk_enable\/q  macrocell43   1250   1250  26027366  RISE       1
\UART_TRX:BUART:rx_status_3\/main_2  macrocell48   4486   5736  26032420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_status_3\/clock_0                       macrocell48         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RCX:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_RCX:BUART:sTX:TxShifter:u0\/clock
Path slack     : 26032464p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3193
-------------------------------------   ---- 
End-of-path arrival time (ps)           3193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell7       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell7    190    190  26022304  RISE       1
\UART_RCX:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell6   3003   3193  26032464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sTX:TxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_TRX:BUART:tx_state_0\/main_5
Capture Clock  : \UART_TRX:BUART:tx_state_0\/clock_0
Path slack     : 26032651p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5506
-------------------------------------   ---- 
End-of-path arrival time (ps)           5506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell4    190    190  26032651  RISE       1
\UART_TRX:BUART:tx_state_0\/main_5               macrocell34     5316   5506  26032651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_0\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_TRX:BUART:tx_state_2\/main_2
Capture Clock  : \UART_TRX:BUART:tx_state_2\/clock_0
Path slack     : 26032666p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5491
-------------------------------------   ---- 
End-of-path arrival time (ps)           5491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell4    190    190  26022219  RISE       1
\UART_TRX:BUART:tx_state_2\/main_2               macrocell35     5301   5491  26032666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_2\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_TRX:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_TRX:BUART:tx_bitclk\/clock_0
Path slack     : 26032666p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5491
-------------------------------------   ---- 
End-of-path arrival time (ps)           5491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell4    190    190  26022219  RISE       1
\UART_TRX:BUART:tx_bitclk\/main_2                macrocell36     5301   5491  26032666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_bitclk\/clock_0                         macrocell36         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_state_1\/q
Path End       : \UART_TRX:BUART:txn\/main_1
Capture Clock  : \UART_TRX:BUART:txn\/clock_0
Path slack     : 26032680p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5477
-------------------------------------   ---- 
End-of-path arrival time (ps)           5477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_1\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_state_1\/q  macrocell33   1250   1250  26022686  RISE       1
\UART_TRX:BUART:txn\/main_1    macrocell32   4227   5477  26032680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:txn\/clock_0                               macrocell32         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_parity_error_pre\/q
Path End       : \UART_RCX:BUART:rx_status_2\/main_5
Capture Clock  : \UART_RCX:BUART:rx_status_2\/clock_0
Path slack     : 26032692p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5465
-------------------------------------   ---- 
End-of-path arrival time (ps)           5465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_parity_error_pre\/clock_0               macrocell69         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_parity_error_pre\/q  macrocell69   1250   1250  26032692  RISE       1
\UART_RCX:BUART:rx_status_2\/main_5     macrocell67   4215   5465  26032692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_status_2\/clock_0                       macrocell67         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RCX:BUART:tx_state_0\/main_2
Capture Clock  : \UART_RCX:BUART:tx_state_0\/clock_0
Path slack     : 26032702p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5454
-------------------------------------   ---- 
End-of-path arrival time (ps)           5454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell7       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell7    190    190  26022304  RISE       1
\UART_RCX:BUART:tx_state_0\/main_2               macrocell54     5264   5454  26032702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_0\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RCX:BUART:tx_state_2\/main_2
Capture Clock  : \UART_RCX:BUART:tx_state_2\/clock_0
Path slack     : 26032702p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5454
-------------------------------------   ---- 
End-of-path arrival time (ps)           5454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell7       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell7    190    190  26022304  RISE       1
\UART_RCX:BUART:tx_state_2\/main_2               macrocell55     5264   5454  26032702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_2\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_3\/q
Path End       : \UART_RCX:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_RCX:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 26032732p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5424
-------------------------------------   ---- 
End-of-path arrival time (ps)           5424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_3\/clock_0                        macrocell61         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_state_3\/q               macrocell61   1250   1250  26025200  RISE       1
\UART_RCX:BUART:rx_state_stop1_reg\/main_2  macrocell64   4174   5424  26032732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_stop1_reg\/clock_0                macrocell64         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_3\/q
Path End       : \UART_RCX:BUART:rx_parity_error_pre\/main_4
Capture Clock  : \UART_RCX:BUART:rx_parity_error_pre\/clock_0
Path slack     : 26032732p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5424
-------------------------------------   ---- 
End-of-path arrival time (ps)           5424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_3\/clock_0                        macrocell61         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_state_3\/q                macrocell61   1250   1250  26025200  RISE       1
\UART_RCX:BUART:rx_parity_error_pre\/main_4  macrocell69   4174   5424  26032732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_parity_error_pre\/clock_0               macrocell69         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_3\/q
Path End       : \UART_RCX:BUART:rx_parity_bit\/main_4
Capture Clock  : \UART_RCX:BUART:rx_parity_bit\/clock_0
Path slack     : 26032732p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5424
-------------------------------------   ---- 
End-of-path arrival time (ps)           5424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_3\/clock_0                        macrocell61         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_state_3\/q          macrocell61   1250   1250  26025200  RISE       1
\UART_RCX:BUART:rx_parity_bit\/main_4  macrocell71   4174   5424  26032732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_parity_bit\/clock_0                     macrocell71         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_TRX:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_TRX:BUART:rx_bitclk_enable\/clock_0
Path slack     : 26032795p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5362
-------------------------------------   ---- 
End-of-path arrival time (ps)           5362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  26031133  RISE       1
\UART_TRX:BUART:rx_bitclk_enable\/main_1   macrocell43   3422   5362  26032795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_bitclk_enable\/clock_0                  macrocell43         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_TRX:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_TRX:BUART:rx_bitclk_enable\/clock_0
Path slack     : 26032797p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5360
-------------------------------------   ---- 
End-of-path arrival time (ps)           5360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  26031136  RISE       1
\UART_TRX:BUART:rx_bitclk_enable\/main_0   macrocell43   3420   5360  26032797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_bitclk_enable\/clock_0                  macrocell43         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_0\/q
Path End       : \UART_RCX:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_RCX:BUART:rx_load_fifo\/clock_0
Path slack     : 26032798p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5359
-------------------------------------   ---- 
End-of-path arrival time (ps)           5359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_state_0\/q         macrocell59   1250   1250  26024821  RISE       1
\UART_RCX:BUART:rx_load_fifo\/main_1  macrocell60   4109   5359  26032798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_load_fifo\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_0\/q
Path End       : \UART_RCX:BUART:rx_state_2\/main_2
Capture Clock  : \UART_RCX:BUART:rx_state_2\/clock_0
Path slack     : 26032798p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5359
-------------------------------------   ---- 
End-of-path arrival time (ps)           5359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_state_0\/q       macrocell59   1250   1250  26024821  RISE       1
\UART_RCX:BUART:rx_state_2\/main_2  macrocell62   4109   5359  26032798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_2\/clock_0                        macrocell62         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_0\/q
Path End       : \UART_RCX:BUART:rx_status_2\/main_1
Capture Clock  : \UART_RCX:BUART:rx_status_2\/clock_0
Path slack     : 26032798p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5359
-------------------------------------   ---- 
End-of-path arrival time (ps)           5359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_state_0\/q        macrocell59   1250   1250  26024821  RISE       1
\UART_RCX:BUART:rx_status_2\/main_1  macrocell67   4109   5359  26032798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_status_2\/clock_0                       macrocell67         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_bitclk\/q
Path End       : \UART_TRX:BUART:txn\/main_6
Capture Clock  : \UART_TRX:BUART:txn\/clock_0
Path slack     : 26032960p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5197
-------------------------------------   ---- 
End-of-path arrival time (ps)           5197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_bitclk\/clock_0                         macrocell36         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_bitclk\/q  macrocell36   1250   1250  26032410  RISE       1
\UART_TRX:BUART:txn\/main_6   macrocell32   3947   5197  26032960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:txn\/clock_0                               macrocell32         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TRX:BUART:rx_state_0\/main_0
Capture Clock  : \UART_TRX:BUART:rx_state_0\/clock_0
Path slack     : 26033019p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5138
-------------------------------------   ---- 
End-of-path arrival time (ps)           5138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_ctrl_mark_last\/clock_0                 macrocell37         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_ctrl_mark_last\/q  macrocell37   1250   1250  26024256  RISE       1
\UART_TRX:BUART:rx_state_0\/main_0    macrocell39   3888   5138  26033019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TRX:BUART:rx_state_3\/main_0
Capture Clock  : \UART_TRX:BUART:rx_state_3\/clock_0
Path slack     : 26033019p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5138
-------------------------------------   ---- 
End-of-path arrival time (ps)           5138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_ctrl_mark_last\/clock_0                 macrocell37         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_ctrl_mark_last\/q  macrocell37   1250   1250  26024256  RISE       1
\UART_TRX:BUART:rx_state_3\/main_0    macrocell41   3888   5138  26033019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_3\/clock_0                        macrocell41         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TRX:BUART:rx_state_2\/main_0
Capture Clock  : \UART_TRX:BUART:rx_state_2\/clock_0
Path slack     : 26033019p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5138
-------------------------------------   ---- 
End-of-path arrival time (ps)           5138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_ctrl_mark_last\/clock_0                 macrocell37         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_ctrl_mark_last\/q  macrocell37   1250   1250  26024256  RISE       1
\UART_TRX:BUART:rx_state_2\/main_0    macrocell42   3888   5138  26033019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_2\/clock_0                        macrocell42         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TRX:BUART:rx_status_3\/main_0
Capture Clock  : \UART_TRX:BUART:rx_status_3\/clock_0
Path slack     : 26033019p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5138
-------------------------------------   ---- 
End-of-path arrival time (ps)           5138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_ctrl_mark_last\/clock_0                 macrocell37         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_ctrl_mark_last\/q  macrocell37   1250   1250  26024256  RISE       1
\UART_TRX:BUART:rx_status_3\/main_0   macrocell48   3888   5138  26033019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_status_3\/clock_0                       macrocell48         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_state_1\/q
Path End       : \UART_RCX:BUART:txn\/main_1
Capture Clock  : \UART_RCX:BUART:txn\/clock_0
Path slack     : 26033027p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5129
-------------------------------------   ---- 
End-of-path arrival time (ps)           5129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_1\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_state_1\/q  macrocell53   1250   1250  26020739  RISE       1
\UART_RCX:BUART:txn\/main_1    macrocell52   3879   5129  26033027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:txn\/clock_0                               macrocell52         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_bitclk\/q
Path End       : \UART_TRX:BUART:tx_state_1\/main_4
Capture Clock  : \UART_TRX:BUART:tx_state_1\/clock_0
Path slack     : 26033038p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5119
-------------------------------------   ---- 
End-of-path arrival time (ps)           5119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_bitclk\/clock_0                         macrocell36         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_bitclk\/q        macrocell36   1250   1250  26032410  RISE       1
\UART_TRX:BUART:tx_state_1\/main_4  macrocell33   3869   5119  26033038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_1\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_bitclk\/q
Path End       : \UART_TRX:BUART:tx_state_0\/main_6
Capture Clock  : \UART_TRX:BUART:tx_state_0\/clock_0
Path slack     : 26033038p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5119
-------------------------------------   ---- 
End-of-path arrival time (ps)           5119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_bitclk\/clock_0                         macrocell36         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_bitclk\/q        macrocell36   1250   1250  26032410  RISE       1
\UART_TRX:BUART:tx_state_0\/main_6  macrocell34   3869   5119  26033038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_0\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_load_fifo\/q
Path End       : \UART_RCX:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_RCX:BUART:sRX:RxShifter:u0\/clock
Path slack     : 26033098p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3130
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5439
-------------------------------------   ---- 
End-of-path arrival time (ps)           5439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_load_fifo\/clock_0                      macrocell60         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_load_fifo\/q            macrocell60     1250   1250  26028418  RISE       1
\UART_RCX:BUART:sRX:RxShifter:u0\/f0_load  datapathcell8   4189   5439  26033098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sRX:RxShifter:u0\/clock                    datapathcell8       0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_parity_bit\/q
Path End       : \UART_TRX:BUART:rx_parity_bit\/main_6
Capture Clock  : \UART_TRX:BUART:rx_parity_bit\/clock_0
Path slack     : 26033099p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5058
-------------------------------------   ---- 
End-of-path arrival time (ps)           5058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_parity_bit\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_parity_bit\/q       macrocell51   1250   1250  26028907  RISE       1
\UART_TRX:BUART:rx_parity_bit\/main_6  macrocell51   3808   5058  26033099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_parity_bit\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_state_1\/q
Path End       : \UART_TRX:BUART:tx_state_2\/main_0
Capture Clock  : \UART_TRX:BUART:tx_state_2\/clock_0
Path slack     : 26033133p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5024
-------------------------------------   ---- 
End-of-path arrival time (ps)           5024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_1\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_state_1\/q       macrocell33   1250   1250  26022686  RISE       1
\UART_TRX:BUART:tx_state_2\/main_0  macrocell35   3774   5024  26033133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_2\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_state_1\/q
Path End       : \UART_TRX:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_TRX:BUART:tx_bitclk\/clock_0
Path slack     : 26033133p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5024
-------------------------------------   ---- 
End-of-path arrival time (ps)           5024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_1\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_state_1\/q      macrocell33   1250   1250  26022686  RISE       1
\UART_TRX:BUART:tx_bitclk\/main_0  macrocell36   3774   5024  26033133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_bitclk\/clock_0                         macrocell36         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_state_1\/q
Path End       : \UART_TRX:BUART:tx_parity_bit\/main_1
Capture Clock  : \UART_TRX:BUART:tx_parity_bit\/clock_0
Path slack     : 26033133p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5024
-------------------------------------   ---- 
End-of-path arrival time (ps)           5024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_1\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_state_1\/q          macrocell33   1250   1250  26022686  RISE       1
\UART_TRX:BUART:tx_parity_bit\/main_1  macrocell38   3774   5024  26033133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_parity_bit\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_RCX:BUART:tx_state_0\/main_5
Capture Clock  : \UART_RCX:BUART:tx_state_0\/clock_0
Path slack     : 26033177p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4980
-------------------------------------   ---- 
End-of-path arrival time (ps)           4980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell7       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell7    190    190  26033177  RISE       1
\UART_RCX:BUART:tx_state_0\/main_5               macrocell54     4790   4980  26033177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_0\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_state_0\/q
Path End       : \UART_RCX:BUART:tx_state_0\/main_1
Capture Clock  : \UART_RCX:BUART:tx_state_0\/clock_0
Path slack     : 26033184p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4973
-------------------------------------   ---- 
End-of-path arrival time (ps)           4973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_0\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_state_0\/q       macrocell54   1250   1250  26022786  RISE       1
\UART_RCX:BUART:tx_state_0\/main_1  macrocell54   3723   4973  26033184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_0\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_state_0\/q
Path End       : \UART_RCX:BUART:tx_state_2\/main_1
Capture Clock  : \UART_RCX:BUART:tx_state_2\/clock_0
Path slack     : 26033184p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4973
-------------------------------------   ---- 
End-of-path arrival time (ps)           4973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_0\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_state_0\/q       macrocell54   1250   1250  26022786  RISE       1
\UART_RCX:BUART:tx_state_2\/main_1  macrocell55   3723   4973  26033184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_2\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_state_2\/q
Path End       : \UART_TRX:BUART:tx_state_1\/main_3
Capture Clock  : \UART_TRX:BUART:tx_state_1\/clock_0
Path slack     : 26033227p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4930
-------------------------------------   ---- 
End-of-path arrival time (ps)           4930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_2\/clock_0                        macrocell35         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_state_2\/q       macrocell35   1250   1250  26023671  RISE       1
\UART_TRX:BUART:tx_state_1\/main_3  macrocell33   3680   4930  26033227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_1\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_state_2\/q
Path End       : \UART_TRX:BUART:tx_state_0\/main_4
Capture Clock  : \UART_TRX:BUART:tx_state_0\/clock_0
Path slack     : 26033227p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4930
-------------------------------------   ---- 
End-of-path arrival time (ps)           4930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_2\/clock_0                        macrocell35         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_state_2\/q       macrocell35   1250   1250  26023671  RISE       1
\UART_TRX:BUART:tx_state_0\/main_4  macrocell34   3680   4930  26033227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_0\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_3\/q
Path End       : \UART_TRX:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_TRX:BUART:rx_load_fifo\/clock_0
Path slack     : 26033228p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4929
-------------------------------------   ---- 
End-of-path arrival time (ps)           4929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_3\/clock_0                        macrocell41         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_state_3\/q         macrocell41   1250   1250  26026612  RISE       1
\UART_TRX:BUART:rx_load_fifo\/main_3  macrocell40   3679   4929  26033228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_load_fifo\/clock_0                      macrocell40         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_3\/q
Path End       : \UART_TRX:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_TRX:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 26033228p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4929
-------------------------------------   ---- 
End-of-path arrival time (ps)           4929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_3\/clock_0                        macrocell41         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_state_3\/q               macrocell41   1250   1250  26026612  RISE       1
\UART_TRX:BUART:rx_state_stop1_reg\/main_2  macrocell44   3679   4929  26033228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_stop1_reg\/clock_0                macrocell44         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_3\/q
Path End       : \UART_TRX:BUART:rx_status_2\/main_3
Capture Clock  : \UART_TRX:BUART:rx_status_2\/clock_0
Path slack     : 26033228p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4929
-------------------------------------   ---- 
End-of-path arrival time (ps)           4929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_3\/clock_0                        macrocell41         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_state_3\/q        macrocell41   1250   1250  26026612  RISE       1
\UART_TRX:BUART:rx_status_2\/main_3  macrocell47   3679   4929  26033228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_status_2\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_2\/q
Path End       : \UART_RCX:BUART:rx_state_0\/main_5
Capture Clock  : \UART_RCX:BUART:rx_state_0\/clock_0
Path slack     : 26033241p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4916
-------------------------------------   ---- 
End-of-path arrival time (ps)           4916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_2\/clock_0                        macrocell62         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_state_2\/q       macrocell62   1250   1250  26026611  RISE       1
\UART_RCX:BUART:rx_state_0\/main_5  macrocell59   3666   4916  26033241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_2\/q
Path End       : \UART_RCX:BUART:rx_state_3\/main_4
Capture Clock  : \UART_RCX:BUART:rx_state_3\/clock_0
Path slack     : 26033241p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4916
-------------------------------------   ---- 
End-of-path arrival time (ps)           4916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_2\/clock_0                        macrocell62         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_state_2\/q       macrocell62   1250   1250  26026611  RISE       1
\UART_RCX:BUART:rx_state_3\/main_4  macrocell61   3666   4916  26033241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_3\/clock_0                        macrocell61         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_2\/q
Path End       : \UART_RCX:BUART:rx_status_3\/main_5
Capture Clock  : \UART_RCX:BUART:rx_status_3\/clock_0
Path slack     : 26033241p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4916
-------------------------------------   ---- 
End-of-path arrival time (ps)           4916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_2\/clock_0                        macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_state_2\/q        macrocell62   1250   1250  26026611  RISE       1
\UART_RCX:BUART:rx_status_3\/main_5  macrocell68   3666   4916  26033241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_status_3\/clock_0                       macrocell68         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_RCX:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_RCX:BUART:rx_bitclk_enable\/clock_0
Path slack     : 26033263p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4894
-------------------------------------   ---- 
End-of-path arrival time (ps)           4894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  26033263  RISE       1
\UART_RCX:BUART:rx_bitclk_enable\/main_1   macrocell63   2954   4894  26033263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_bitclk_enable\/clock_0                  macrocell63         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN7_1/main_2
Capture Clock  : MODIN7_1/clock_0
Path slack     : 26033263p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4894
-------------------------------------   ---- 
End-of-path arrival time (ps)           4894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  26033263  RISE       1
MODIN7_1/main_2                            macrocell65   2954   4894  26033263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell65         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN7_0/main_2
Capture Clock  : MODIN7_0/clock_0
Path slack     : 26033263p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4894
-------------------------------------   ---- 
End-of-path arrival time (ps)           4894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  26033263  RISE       1
MODIN7_0/main_2                            macrocell66   2954   4894  26033263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell66         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_parity_error_pre\/q
Path End       : \UART_RCX:BUART:rx_parity_error_pre\/main_6
Capture Clock  : \UART_RCX:BUART:rx_parity_error_pre\/clock_0
Path slack     : 26033270p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4886
-------------------------------------   ---- 
End-of-path arrival time (ps)           4886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_parity_error_pre\/clock_0               macrocell69         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_parity_error_pre\/q       macrocell69   1250   1250  26032692  RISE       1
\UART_RCX:BUART:rx_parity_error_pre\/main_6  macrocell69   3636   4886  26033270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_parity_error_pre\/clock_0               macrocell69         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_RCX:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_RCX:BUART:rx_bitclk_enable\/clock_0
Path slack     : 26033278p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4879
-------------------------------------   ---- 
End-of-path arrival time (ps)           4879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  26033278  RISE       1
\UART_RCX:BUART:rx_bitclk_enable\/main_2   macrocell63   2939   4879  26033278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_bitclk_enable\/clock_0                  macrocell63         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_TRX:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_TRX:BUART:rx_bitclk_enable\/clock_0
Path slack     : 26033281p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4876
-------------------------------------   ---- 
End-of-path arrival time (ps)           4876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  26033281  RISE       1
\UART_TRX:BUART:rx_bitclk_enable\/main_2   macrocell43   2936   4876  26033281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_bitclk_enable\/clock_0                  macrocell43         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_RCX:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_RCX:BUART:rx_bitclk_enable\/clock_0
Path slack     : 26033288p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4868
-------------------------------------   ---- 
End-of-path arrival time (ps)           4868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  26033288  RISE       1
\UART_RCX:BUART:rx_bitclk_enable\/main_0   macrocell63   2928   4868  26033288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_bitclk_enable\/clock_0                  macrocell63         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN7_1/main_1
Capture Clock  : MODIN7_1/clock_0
Path slack     : 26033288p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4868
-------------------------------------   ---- 
End-of-path arrival time (ps)           4868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  26033288  RISE       1
MODIN7_1/main_1                            macrocell65   2928   4868  26033288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell65         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN7_0/main_1
Capture Clock  : MODIN7_0/clock_0
Path slack     : 26033288p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4868
-------------------------------------   ---- 
End-of-path arrival time (ps)           4868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  26033288  RISE       1
MODIN7_0/main_1                            macrocell66   2928   4868  26033288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell66         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_RCX:BUART:rx_state_0\/main_8
Capture Clock  : \UART_RCX:BUART:rx_state_0\/clock_0
Path slack     : 26033322p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4835
-------------------------------------   ---- 
End-of-path arrival time (ps)           4835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  26033322  RISE       1
\UART_RCX:BUART:rx_state_0\/main_8         macrocell59   2895   4835  26033322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_RCX:BUART:rx_state_3\/main_7
Capture Clock  : \UART_RCX:BUART:rx_state_3\/clock_0
Path slack     : 26033322p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4835
-------------------------------------   ---- 
End-of-path arrival time (ps)           4835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  26033322  RISE       1
\UART_RCX:BUART:rx_state_3\/main_7         macrocell61   2895   4835  26033322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_3\/clock_0                        macrocell61         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_RCX:BUART:rx_state_0\/main_6
Capture Clock  : \UART_RCX:BUART:rx_state_0\/clock_0
Path slack     : 26033326p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4831
-------------------------------------   ---- 
End-of-path arrival time (ps)           4831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  26033326  RISE       1
\UART_RCX:BUART:rx_state_0\/main_6         macrocell59   2891   4831  26033326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_RCX:BUART:rx_state_3\/main_5
Capture Clock  : \UART_RCX:BUART:rx_state_3\/clock_0
Path slack     : 26033326p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4831
-------------------------------------   ---- 
End-of-path arrival time (ps)           4831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  26033326  RISE       1
\UART_RCX:BUART:rx_state_3\/main_5         macrocell61   2891   4831  26033326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_3\/clock_0                        macrocell61         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_RCX:BUART:rx_state_0\/main_7
Capture Clock  : \UART_RCX:BUART:rx_state_0\/clock_0
Path slack     : 26033332p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4825
-------------------------------------   ---- 
End-of-path arrival time (ps)           4825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  26033332  RISE       1
\UART_RCX:BUART:rx_state_0\/main_7         macrocell59   2885   4825  26033332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_RCX:BUART:rx_state_3\/main_6
Capture Clock  : \UART_RCX:BUART:rx_state_3\/clock_0
Path slack     : 26033332p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4825
-------------------------------------   ---- 
End-of-path arrival time (ps)           4825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  26033332  RISE       1
\UART_RCX:BUART:rx_state_3\/main_6         macrocell61   2885   4825  26033332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_3\/clock_0                        macrocell61         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RCX:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_RCX:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 26033348p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4808
-------------------------------------   ---- 
End-of-path arrival time (ps)           4808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_ctrl_mark_last\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_ctrl_mark_last\/q        macrocell57   1250   1250  26025816  RISE       1
\UART_RCX:BUART:rx_state_stop1_reg\/main_0  macrocell64   3558   4808  26033348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_stop1_reg\/clock_0                macrocell64         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RCX:BUART:rx_parity_error_pre\/main_0
Capture Clock  : \UART_RCX:BUART:rx_parity_error_pre\/clock_0
Path slack     : 26033348p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4808
-------------------------------------   ---- 
End-of-path arrival time (ps)           4808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_ctrl_mark_last\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_ctrl_mark_last\/q         macrocell57   1250   1250  26025816  RISE       1
\UART_RCX:BUART:rx_parity_error_pre\/main_0  macrocell69   3558   4808  26033348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_parity_error_pre\/clock_0               macrocell69         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RCX:BUART:rx_parity_bit\/main_0
Capture Clock  : \UART_RCX:BUART:rx_parity_bit\/clock_0
Path slack     : 26033348p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4808
-------------------------------------   ---- 
End-of-path arrival time (ps)           4808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_ctrl_mark_last\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_ctrl_mark_last\/q   macrocell57   1250   1250  26025816  RISE       1
\UART_RCX:BUART:rx_parity_bit\/main_0  macrocell71   3558   4808  26033348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_parity_bit\/clock_0                     macrocell71         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RCX:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_RCX:BUART:rx_load_fifo\/clock_0
Path slack     : 26033359p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4798
-------------------------------------   ---- 
End-of-path arrival time (ps)           4798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_ctrl_mark_last\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_ctrl_mark_last\/q  macrocell57   1250   1250  26025816  RISE       1
\UART_RCX:BUART:rx_load_fifo\/main_0  macrocell60   3548   4798  26033359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_load_fifo\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RCX:BUART:rx_state_2\/main_1
Capture Clock  : \UART_RCX:BUART:rx_state_2\/clock_0
Path slack     : 26033359p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4798
-------------------------------------   ---- 
End-of-path arrival time (ps)           4798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_ctrl_mark_last\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_ctrl_mark_last\/q  macrocell57   1250   1250  26025816  RISE       1
\UART_RCX:BUART:rx_state_2\/main_1    macrocell62   3548   4798  26033359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_2\/clock_0                        macrocell62         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RCX:BUART:rx_status_2\/main_0
Capture Clock  : \UART_RCX:BUART:rx_status_2\/clock_0
Path slack     : 26033359p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4798
-------------------------------------   ---- 
End-of-path arrival time (ps)           4798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_ctrl_mark_last\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_ctrl_mark_last\/q  macrocell57   1250   1250  26025816  RISE       1
\UART_RCX:BUART:rx_status_2\/main_0   macrocell67   3548   4798  26033359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_status_2\/clock_0                       macrocell67         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_state_0\/q
Path End       : \UART_TRX:BUART:txn\/main_2
Capture Clock  : \UART_TRX:BUART:txn\/clock_0
Path slack     : 26033431p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4725
-------------------------------------   ---- 
End-of-path arrival time (ps)           4725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_0\/clock_0                        macrocell34         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_state_0\/q  macrocell34   1250   1250  26023018  RISE       1
\UART_TRX:BUART:txn\/main_2    macrocell32   3475   4725  26033431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:txn\/clock_0                               macrocell32         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_state_0\/q
Path End       : \UART_TRX:BUART:tx_state_2\/main_1
Capture Clock  : \UART_TRX:BUART:tx_state_2\/clock_0
Path slack     : 26033465p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4692
-------------------------------------   ---- 
End-of-path arrival time (ps)           4692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_0\/clock_0                        macrocell34         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_state_0\/q       macrocell34   1250   1250  26023018  RISE       1
\UART_TRX:BUART:tx_state_2\/main_1  macrocell35   3442   4692  26033465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_2\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_state_0\/q
Path End       : \UART_TRX:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_TRX:BUART:tx_bitclk\/clock_0
Path slack     : 26033465p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4692
-------------------------------------   ---- 
End-of-path arrival time (ps)           4692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_0\/clock_0                        macrocell34         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_state_0\/q      macrocell34   1250   1250  26023018  RISE       1
\UART_TRX:BUART:tx_bitclk\/main_1  macrocell36   3442   4692  26033465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_bitclk\/clock_0                         macrocell36         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_state_0\/q
Path End       : \UART_TRX:BUART:tx_parity_bit\/main_2
Capture Clock  : \UART_TRX:BUART:tx_parity_bit\/clock_0
Path slack     : 26033465p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4692
-------------------------------------   ---- 
End-of-path arrival time (ps)           4692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_0\/clock_0                        macrocell34         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_state_0\/q          macrocell34   1250   1250  26023018  RISE       1
\UART_TRX:BUART:tx_parity_bit\/main_2  macrocell38   3442   4692  26033465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_parity_bit\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_bitclk_enable\/q
Path End       : \UART_TRX:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_TRX:BUART:rx_load_fifo\/clock_0
Path slack     : 26033481p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4676
-------------------------------------   ---- 
End-of-path arrival time (ps)           4676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_bitclk_enable\/clock_0                  macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_bitclk_enable\/q   macrocell43   1250   1250  26027366  RISE       1
\UART_TRX:BUART:rx_load_fifo\/main_2  macrocell40   3426   4676  26033481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_load_fifo\/clock_0                      macrocell40         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_bitclk_enable\/q
Path End       : \UART_TRX:BUART:rx_status_2\/main_2
Capture Clock  : \UART_TRX:BUART:rx_status_2\/clock_0
Path slack     : 26033481p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4676
-------------------------------------   ---- 
End-of-path arrival time (ps)           4676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_bitclk_enable\/clock_0                  macrocell43         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_bitclk_enable\/q  macrocell43   1250   1250  26027366  RISE       1
\UART_TRX:BUART:rx_status_2\/main_2  macrocell47   3426   4676  26033481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_status_2\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_TRX:BUART:txn\/main_5
Capture Clock  : \UART_TRX:BUART:txn\/clock_0
Path slack     : 26033546p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4611
-------------------------------------   ---- 
End-of-path arrival time (ps)           4611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell4    190    190  26032651  RISE       1
\UART_TRX:BUART:txn\/main_5                      macrocell32     4421   4611  26033546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:txn\/clock_0                               macrocell32         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN3_1/main_0
Capture Clock  : MODIN3_1/clock_0
Path slack     : 26033556p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4601
-------------------------------------   ---- 
End-of-path arrival time (ps)           4601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  26031136  RISE       1
MODIN3_1/main_0                            macrocell45   2661   4601  26033556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell45         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN3_1/main_1
Capture Clock  : MODIN3_1/clock_0
Path slack     : 26033557p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4600
-------------------------------------   ---- 
End-of-path arrival time (ps)           4600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  26031133  RISE       1
MODIN3_1/main_1                            macrocell45   2660   4600  26033557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell45         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_TRX:BUART:rx_state_0\/main_6
Capture Clock  : \UART_TRX:BUART:rx_state_0\/clock_0
Path slack     : 26033874p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4283
-------------------------------------   ---- 
End-of-path arrival time (ps)           4283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  26033874  RISE       1
\UART_TRX:BUART:rx_state_0\/main_6         macrocell39   2343   4283  26033874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_TRX:BUART:rx_state_3\/main_5
Capture Clock  : \UART_TRX:BUART:rx_state_3\/clock_0
Path slack     : 26033874p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4283
-------------------------------------   ---- 
End-of-path arrival time (ps)           4283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  26033874  RISE       1
\UART_TRX:BUART:rx_state_3\/main_5         macrocell41   2343   4283  26033874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_3\/clock_0                        macrocell41         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_TRX:BUART:rx_state_0\/main_7
Capture Clock  : \UART_TRX:BUART:rx_state_0\/clock_0
Path slack     : 26033875p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4282
-------------------------------------   ---- 
End-of-path arrival time (ps)           4282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  26033875  RISE       1
\UART_TRX:BUART:rx_state_0\/main_7         macrocell39   2342   4282  26033875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_TRX:BUART:rx_state_3\/main_6
Capture Clock  : \UART_TRX:BUART:rx_state_3\/clock_0
Path slack     : 26033875p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4282
-------------------------------------   ---- 
End-of-path arrival time (ps)           4282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  26033875  RISE       1
\UART_TRX:BUART:rx_state_3\/main_6         macrocell41   2342   4282  26033875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_3\/clock_0                        macrocell41         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_TRX:BUART:rx_state_0\/main_8
Capture Clock  : \UART_TRX:BUART:rx_state_0\/clock_0
Path slack     : 26033898p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4259
-------------------------------------   ---- 
End-of-path arrival time (ps)           4259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  26033898  RISE       1
\UART_TRX:BUART:rx_state_0\/main_8         macrocell39   2319   4259  26033898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_TRX:BUART:rx_state_3\/main_7
Capture Clock  : \UART_TRX:BUART:rx_state_3\/clock_0
Path slack     : 26033898p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4259
-------------------------------------   ---- 
End-of-path arrival time (ps)           4259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  26033898  RISE       1
\UART_TRX:BUART:rx_state_3\/main_7         macrocell41   2319   4259  26033898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_3\/clock_0                        macrocell41         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_3\/q
Path End       : \UART_TRX:BUART:rx_state_0\/main_4
Capture Clock  : \UART_TRX:BUART:rx_state_0\/clock_0
Path slack     : 26034111p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4045
-------------------------------------   ---- 
End-of-path arrival time (ps)           4045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_3\/clock_0                        macrocell41         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_state_3\/q       macrocell41   1250   1250  26026612  RISE       1
\UART_TRX:BUART:rx_state_0\/main_4  macrocell39   2795   4045  26034111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_3\/q
Path End       : \UART_TRX:BUART:rx_state_3\/main_3
Capture Clock  : \UART_TRX:BUART:rx_state_3\/clock_0
Path slack     : 26034111p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4045
-------------------------------------   ---- 
End-of-path arrival time (ps)           4045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_3\/clock_0                        macrocell41         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_state_3\/q       macrocell41   1250   1250  26026612  RISE       1
\UART_TRX:BUART:rx_state_3\/main_3  macrocell41   2795   4045  26034111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_3\/clock_0                        macrocell41         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_3\/q
Path End       : \UART_TRX:BUART:rx_state_2\/main_3
Capture Clock  : \UART_TRX:BUART:rx_state_2\/clock_0
Path slack     : 26034111p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4045
-------------------------------------   ---- 
End-of-path arrival time (ps)           4045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_3\/clock_0                        macrocell41         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_state_3\/q       macrocell41   1250   1250  26026612  RISE       1
\UART_TRX:BUART:rx_state_2\/main_3  macrocell42   2795   4045  26034111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_2\/clock_0                        macrocell42         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_3\/q
Path End       : \UART_TRX:BUART:rx_status_3\/main_4
Capture Clock  : \UART_TRX:BUART:rx_status_3\/clock_0
Path slack     : 26034111p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4045
-------------------------------------   ---- 
End-of-path arrival time (ps)           4045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_3\/clock_0                        macrocell41         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_state_3\/q        macrocell41   1250   1250  26026612  RISE       1
\UART_TRX:BUART:rx_status_3\/main_4  macrocell48   2795   4045  26034111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_status_3\/clock_0                       macrocell48         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_2\/q
Path End       : \UART_RCX:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_RCX:BUART:rx_load_fifo\/clock_0
Path slack     : 26034117p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_2\/clock_0                        macrocell62         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_state_2\/q         macrocell62   1250   1250  26026611  RISE       1
\UART_RCX:BUART:rx_load_fifo\/main_4  macrocell60   2790   4040  26034117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_load_fifo\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_2\/q
Path End       : \UART_RCX:BUART:rx_state_2\/main_5
Capture Clock  : \UART_RCX:BUART:rx_state_2\/clock_0
Path slack     : 26034117p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_2\/clock_0                        macrocell62         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_state_2\/q       macrocell62   1250   1250  26026611  RISE       1
\UART_RCX:BUART:rx_state_2\/main_5  macrocell62   2790   4040  26034117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_2\/clock_0                        macrocell62         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_2\/q
Path End       : \UART_RCX:BUART:rx_status_2\/main_4
Capture Clock  : \UART_RCX:BUART:rx_status_2\/clock_0
Path slack     : 26034117p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_2\/clock_0                        macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_state_2\/q        macrocell62   1250   1250  26026611  RISE       1
\UART_RCX:BUART:rx_status_2\/main_4  macrocell67   2790   4040  26034117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_status_2\/clock_0                       macrocell67         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_parity_bit\/q
Path End       : \UART_TRX:BUART:tx_parity_bit\/main_5
Capture Clock  : \UART_TRX:BUART:tx_parity_bit\/clock_0
Path slack     : 26034117p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_parity_bit\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_parity_bit\/q       macrocell38   1250   1250  26034117  RISE       1
\UART_TRX:BUART:tx_parity_bit\/main_5  macrocell38   2790   4040  26034117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_parity_bit\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_state_2\/q
Path End       : \UART_TRX:BUART:tx_state_2\/main_3
Capture Clock  : \UART_TRX:BUART:tx_state_2\/clock_0
Path slack     : 26034117p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_2\/clock_0                        macrocell35         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_state_2\/q       macrocell35   1250   1250  26023671  RISE       1
\UART_TRX:BUART:tx_state_2\/main_3  macrocell35   2789   4039  26034117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_2\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_state_2\/q
Path End       : \UART_TRX:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_TRX:BUART:tx_bitclk\/clock_0
Path slack     : 26034117p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_2\/clock_0                        macrocell35         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_state_2\/q      macrocell35   1250   1250  26023671  RISE       1
\UART_TRX:BUART:tx_bitclk\/main_3  macrocell36   2789   4039  26034117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_bitclk\/clock_0                         macrocell36         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_state_2\/q
Path End       : \UART_TRX:BUART:tx_parity_bit\/main_3
Capture Clock  : \UART_TRX:BUART:tx_parity_bit\/clock_0
Path slack     : 26034117p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_2\/clock_0                        macrocell35         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_state_2\/q          macrocell35   1250   1250  26023671  RISE       1
\UART_TRX:BUART:tx_parity_bit\/main_3  macrocell38   2789   4039  26034117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_parity_bit\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_parity_bit\/q
Path End       : \UART_TRX:BUART:txn\/main_7
Capture Clock  : \UART_TRX:BUART:txn\/clock_0
Path slack     : 26034124p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4032
-------------------------------------   ---- 
End-of-path arrival time (ps)           4032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_parity_bit\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_parity_bit\/q  macrocell38   1250   1250  26034117  RISE       1
\UART_TRX:BUART:txn\/main_7       macrocell32   2782   4032  26034124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:txn\/clock_0                               macrocell32         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_state_2\/q
Path End       : \UART_TRX:BUART:txn\/main_4
Capture Clock  : \UART_TRX:BUART:txn\/clock_0
Path slack     : 26034126p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_2\/clock_0                        macrocell35         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_state_2\/q  macrocell35   1250   1250  26023671  RISE       1
\UART_TRX:BUART:txn\/main_4    macrocell32   2781   4031  26034126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:txn\/clock_0                               macrocell32         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_3\/q
Path End       : \UART_TRX:BUART:rx_parity_bit\/main_4
Capture Clock  : \UART_TRX:BUART:rx_parity_bit\/clock_0
Path slack     : 26034130p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_3\/clock_0                        macrocell41         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_state_3\/q          macrocell41   1250   1250  26026612  RISE       1
\UART_TRX:BUART:rx_parity_bit\/main_4  macrocell51   2777   4027  26034130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_parity_bit\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_2\/q
Path End       : \UART_RCX:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_RCX:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 26034143p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4014
-------------------------------------   ---- 
End-of-path arrival time (ps)           4014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_2\/clock_0                        macrocell62         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_state_2\/q               macrocell62   1250   1250  26026611  RISE       1
\UART_RCX:BUART:rx_state_stop1_reg\/main_3  macrocell64   2764   4014  26034143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_stop1_reg\/clock_0                macrocell64         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_2\/q
Path End       : \UART_RCX:BUART:rx_parity_error_pre\/main_5
Capture Clock  : \UART_RCX:BUART:rx_parity_error_pre\/clock_0
Path slack     : 26034143p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4014
-------------------------------------   ---- 
End-of-path arrival time (ps)           4014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_2\/clock_0                        macrocell62         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_state_2\/q                macrocell62   1250   1250  26026611  RISE       1
\UART_RCX:BUART:rx_parity_error_pre\/main_5  macrocell69   2764   4014  26034143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_parity_error_pre\/clock_0               macrocell69         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_2\/q
Path End       : \UART_RCX:BUART:rx_parity_bit\/main_5
Capture Clock  : \UART_RCX:BUART:rx_parity_bit\/clock_0
Path slack     : 26034143p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4014
-------------------------------------   ---- 
End-of-path arrival time (ps)           4014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_2\/clock_0                        macrocell62         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_state_2\/q          macrocell62   1250   1250  26026611  RISE       1
\UART_RCX:BUART:rx_parity_bit\/main_5  macrocell71   2764   4014  26034143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_parity_bit\/clock_0                     macrocell71         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_0\/q
Path End       : \UART_RCX:BUART:rx_state_0\/main_1
Capture Clock  : \UART_RCX:BUART:rx_state_0\/clock_0
Path slack     : 26034274p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3882
-------------------------------------   ---- 
End-of-path arrival time (ps)           3882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_state_0\/q       macrocell59   1250   1250  26024821  RISE       1
\UART_RCX:BUART:rx_state_0\/main_1  macrocell59   2632   3882  26034274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_0\/q
Path End       : \UART_RCX:BUART:rx_state_3\/main_1
Capture Clock  : \UART_RCX:BUART:rx_state_3\/clock_0
Path slack     : 26034274p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3882
-------------------------------------   ---- 
End-of-path arrival time (ps)           3882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_state_0\/q       macrocell59   1250   1250  26024821  RISE       1
\UART_RCX:BUART:rx_state_3\/main_1  macrocell61   2632   3882  26034274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_3\/clock_0                        macrocell61         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_0\/q
Path End       : \UART_RCX:BUART:rx_status_3\/main_1
Capture Clock  : \UART_RCX:BUART:rx_status_3\/clock_0
Path slack     : 26034274p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3882
-------------------------------------   ---- 
End-of-path arrival time (ps)           3882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_state_0\/q        macrocell59   1250   1250  26024821  RISE       1
\UART_RCX:BUART:rx_status_3\/main_1  macrocell68   2632   3882  26034274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_status_3\/clock_0                       macrocell68         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:txn\/q
Path End       : \UART_TRX:BUART:tx_parity_bit\/main_0
Capture Clock  : \UART_TRX:BUART:tx_parity_bit\/clock_0
Path slack     : 26034306p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:txn\/clock_0                               macrocell32         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:txn\/q                 macrocell32   1250   1250  26034306  RISE       1
\UART_TRX:BUART:tx_parity_bit\/main_0  macrocell38   2601   3851  26034306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_parity_bit\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:txn\/q
Path End       : \UART_TRX:BUART:txn\/main_0
Capture Clock  : \UART_TRX:BUART:txn\/clock_0
Path slack     : 26034306p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:txn\/clock_0                               macrocell32         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:txn\/q       macrocell32   1250   1250  26034306  RISE       1
\UART_TRX:BUART:txn\/main_0  macrocell32   2600   3850  26034306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:txn\/clock_0                               macrocell32         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_parity_bit\/q
Path End       : \UART_RCX:BUART:txn\/main_7
Capture Clock  : \UART_RCX:BUART:txn\/clock_0
Path slack     : 26034348p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3809
-------------------------------------   ---- 
End-of-path arrival time (ps)           3809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_parity_bit\/clock_0                     macrocell58         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_parity_bit\/q  macrocell58   1250   1250  26034348  RISE       1
\UART_RCX:BUART:txn\/main_7       macrocell52   2559   3809  26034348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:txn\/clock_0                               macrocell52         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_parity_bit\/q
Path End       : \UART_RCX:BUART:tx_parity_bit\/main_5
Capture Clock  : \UART_RCX:BUART:tx_parity_bit\/clock_0
Path slack     : 26034357p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3800
-------------------------------------   ---- 
End-of-path arrival time (ps)           3800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_parity_bit\/clock_0                     macrocell58         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_parity_bit\/q       macrocell58   1250   1250  26034348  RISE       1
\UART_RCX:BUART:tx_parity_bit\/main_5  macrocell58   2550   3800  26034357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_parity_bit\/clock_0                     macrocell58         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:txn\/q
Path End       : \UART_RCX:BUART:tx_parity_bit\/main_0
Capture Clock  : \UART_RCX:BUART:tx_parity_bit\/clock_0
Path slack     : 26034385p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3771
-------------------------------------   ---- 
End-of-path arrival time (ps)           3771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:txn\/clock_0                               macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:txn\/q                 macrocell52   1250   1250  26034385  RISE       1
\UART_RCX:BUART:tx_parity_bit\/main_0  macrocell58   2521   3771  26034385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_parity_bit\/clock_0                     macrocell58         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:txn\/q
Path End       : \UART_RCX:BUART:txn\/main_0
Capture Clock  : \UART_RCX:BUART:txn\/clock_0
Path slack     : 26034390p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3767
-------------------------------------   ---- 
End-of-path arrival time (ps)           3767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:txn\/clock_0                               macrocell52         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:txn\/q       macrocell52   1250   1250  26034385  RISE       1
\UART_RCX:BUART:txn\/main_0  macrocell52   2517   3767  26034390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:txn\/clock_0                               macrocell52         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_last\/q
Path End       : \UART_RCX:BUART:rx_state_2\/main_6
Capture Clock  : \UART_RCX:BUART:rx_state_2\/clock_0
Path slack     : 26034593p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_last\/clock_0                           macrocell70         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_last\/q          macrocell70   1250   1250  26034593  RISE       1
\UART_RCX:BUART:rx_state_2\/main_6  macrocell62   2314   3564  26034593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_2\/clock_0                        macrocell62         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN7_1/q
Path End       : MODIN7_1/main_3
Capture Clock  : MODIN7_1/clock_0
Path slack     : 26034595p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell65         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN7_1/q       macrocell65   1250   1250  26027107  RISE       1
MODIN7_1/main_3  macrocell65   2312   3562  26034595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell65         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_state_2\/q
Path End       : \UART_RCX:BUART:tx_state_0\/main_4
Capture Clock  : \UART_RCX:BUART:tx_state_0\/clock_0
Path slack     : 26034598p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_2\/clock_0                        macrocell55         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_state_2\/q       macrocell55   1250   1250  26024200  RISE       1
\UART_RCX:BUART:tx_state_0\/main_4  macrocell54   2309   3559  26034598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_0\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_state_2\/q
Path End       : \UART_RCX:BUART:tx_state_2\/main_3
Capture Clock  : \UART_RCX:BUART:tx_state_2\/clock_0
Path slack     : 26034598p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_2\/clock_0                        macrocell55         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_state_2\/q       macrocell55   1250   1250  26024200  RISE       1
\UART_RCX:BUART:tx_state_2\/main_3  macrocell55   2309   3559  26034598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_2\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN7_0/q
Path End       : MODIN7_1/main_4
Capture Clock  : MODIN7_1/clock_0
Path slack     : 26034602p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell66         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN7_0/q       macrocell66   1250   1250  26027114  RISE       1
MODIN7_1/main_4  macrocell65   2305   3555  26034602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell65         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN7_0/q
Path End       : MODIN7_0/main_3
Capture Clock  : MODIN7_0/clock_0
Path slack     : 26034602p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell66         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN7_0/q       macrocell66   1250   1250  26027114  RISE       1
MODIN7_0/main_3  macrocell66   2305   3555  26034602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell66         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_parity_bit\/q
Path End       : \UART_RCX:BUART:rx_parity_error_pre\/main_7
Capture Clock  : \UART_RCX:BUART:rx_parity_error_pre\/clock_0
Path slack     : 26034609p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_parity_bit\/clock_0                     macrocell71         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_parity_bit\/q             macrocell71   1250   1250  26034609  RISE       1
\UART_RCX:BUART:rx_parity_error_pre\/main_7  macrocell69   2298   3548  26034609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_parity_error_pre\/clock_0               macrocell69         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_parity_bit\/q
Path End       : \UART_RCX:BUART:rx_parity_bit\/main_6
Capture Clock  : \UART_RCX:BUART:rx_parity_bit\/clock_0
Path slack     : 26034609p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_parity_bit\/clock_0                     macrocell71         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_parity_bit\/q       macrocell71   1250   1250  26034609  RISE       1
\UART_RCX:BUART:rx_parity_bit\/main_6  macrocell71   2298   3548  26034609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_parity_bit\/clock_0                     macrocell71         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_1/q
Path End       : MODIN3_1/main_3
Capture Clock  : MODIN3_1/clock_0
Path slack     : 26034610p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell45         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN3_1/q       macrocell45   1250   1250  26021867  RISE       1
MODIN3_1/main_3  macrocell45   2297   3547  26034610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell45         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_3\/q
Path End       : \UART_RCX:BUART:rx_state_0\/main_4
Capture Clock  : \UART_RCX:BUART:rx_state_0\/clock_0
Path slack     : 26034612p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_3\/clock_0                        macrocell61         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_state_3\/q       macrocell61   1250   1250  26025200  RISE       1
\UART_RCX:BUART:rx_state_0\/main_4  macrocell59   2295   3545  26034612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_3\/q
Path End       : \UART_RCX:BUART:rx_state_3\/main_3
Capture Clock  : \UART_RCX:BUART:rx_state_3\/clock_0
Path slack     : 26034612p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_3\/clock_0                        macrocell61         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_state_3\/q       macrocell61   1250   1250  26025200  RISE       1
\UART_RCX:BUART:rx_state_3\/main_3  macrocell61   2295   3545  26034612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_3\/clock_0                        macrocell61         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_3\/q
Path End       : \UART_RCX:BUART:rx_status_3\/main_4
Capture Clock  : \UART_RCX:BUART:rx_status_3\/clock_0
Path slack     : 26034612p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_3\/clock_0                        macrocell61         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_state_3\/q        macrocell61   1250   1250  26025200  RISE       1
\UART_RCX:BUART:rx_status_3\/main_4  macrocell68   2295   3545  26034612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_status_3\/clock_0                       macrocell68         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RCX:BUART:rx_state_0\/main_0
Capture Clock  : \UART_RCX:BUART:rx_state_0\/clock_0
Path slack     : 26034616p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_ctrl_mark_last\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_ctrl_mark_last\/q  macrocell57   1250   1250  26025816  RISE       1
\UART_RCX:BUART:rx_state_0\/main_0    macrocell59   2291   3541  26034616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RCX:BUART:rx_state_3\/main_0
Capture Clock  : \UART_RCX:BUART:rx_state_3\/clock_0
Path slack     : 26034616p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_ctrl_mark_last\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_ctrl_mark_last\/q  macrocell57   1250   1250  26025816  RISE       1
\UART_RCX:BUART:rx_state_3\/main_0    macrocell61   2291   3541  26034616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_3\/clock_0                        macrocell61         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RCX:BUART:rx_status_3\/main_0
Capture Clock  : \UART_RCX:BUART:rx_status_3\/clock_0
Path slack     : 26034616p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_ctrl_mark_last\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_ctrl_mark_last\/q  macrocell57   1250   1250  26025816  RISE       1
\UART_RCX:BUART:rx_status_3\/main_0   macrocell68   2291   3541  26034616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_status_3\/clock_0                       macrocell68         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_last\/q
Path End       : \UART_TRX:BUART:rx_state_2\/main_6
Capture Clock  : \UART_TRX:BUART:rx_state_2\/clock_0
Path slack     : 26034617p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_last\/clock_0                           macrocell50         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_last\/q          macrocell50   1250   1250  26034617  RISE       1
\UART_TRX:BUART:rx_state_2\/main_6  macrocell42   2290   3540  26034617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_2\/clock_0                        macrocell42         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : MODIN3_0/main_3
Capture Clock  : MODIN3_0/clock_0
Path slack     : 26034623p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell46         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN3_0/q       macrocell46   1250   1250  26019492  RISE       1
MODIN3_0/main_3  macrocell46   2284   3534  26034623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell46         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_state_1\/q
Path End       : \UART_TRX:BUART:tx_state_1\/main_0
Capture Clock  : \UART_TRX:BUART:tx_state_1\/clock_0
Path slack     : 26034673p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3483
-------------------------------------   ---- 
End-of-path arrival time (ps)           3483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_1\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_state_1\/q       macrocell33   1250   1250  26022686  RISE       1
\UART_TRX:BUART:tx_state_1\/main_0  macrocell33   2233   3483  26034673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_1\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_state_1\/q
Path End       : \UART_TRX:BUART:tx_state_0\/main_0
Capture Clock  : \UART_TRX:BUART:tx_state_0\/clock_0
Path slack     : 26034673p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3483
-------------------------------------   ---- 
End-of-path arrival time (ps)           3483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_1\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_state_1\/q       macrocell33   1250   1250  26022686  RISE       1
\UART_TRX:BUART:tx_state_0\/main_0  macrocell34   2233   3483  26034673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_0\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_state_0\/q
Path End       : \UART_TRX:BUART:tx_state_1\/main_1
Capture Clock  : \UART_TRX:BUART:tx_state_1\/clock_0
Path slack     : 26034681p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3476
-------------------------------------   ---- 
End-of-path arrival time (ps)           3476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_0\/clock_0                        macrocell34         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_state_0\/q       macrocell34   1250   1250  26023018  RISE       1
\UART_TRX:BUART:tx_state_1\/main_1  macrocell33   2226   3476  26034681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_1\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_state_0\/q
Path End       : \UART_TRX:BUART:tx_state_0\/main_1
Capture Clock  : \UART_TRX:BUART:tx_state_0\/clock_0
Path slack     : 26034681p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3476
-------------------------------------   ---- 
End-of-path arrival time (ps)           3476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_0\/clock_0                        macrocell34         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_state_0\/q       macrocell34   1250   1250  26023018  RISE       1
\UART_TRX:BUART:tx_state_0\/main_1  macrocell34   2226   3476  26034681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_0\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RCX:BUART:tx_state_1\/main_2
Capture Clock  : \UART_RCX:BUART:tx_state_1\/clock_0
Path slack     : 26034952p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3205
-------------------------------------   ---- 
End-of-path arrival time (ps)           3205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell7       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell7    190    190  26022304  RISE       1
\UART_RCX:BUART:tx_state_1\/main_2               macrocell53     3015   3205  26034952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_1\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RCX:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_RCX:BUART:tx_bitclk\/clock_0
Path slack     : 26034952p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3205
-------------------------------------   ---- 
End-of-path arrival time (ps)           3205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell7       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell7    190    190  26022304  RISE       1
\UART_RCX:BUART:tx_bitclk\/main_2                macrocell56     3015   3205  26034952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_bitclk\/clock_0                         macrocell56         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_RCX:BUART:txn\/main_5
Capture Clock  : \UART_RCX:BUART:txn\/clock_0
Path slack     : 26035429p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2728
-------------------------------------   ---- 
End-of-path arrival time (ps)           2728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell7       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell7    190    190  26033177  RISE       1
\UART_RCX:BUART:txn\/main_5                      macrocell52     2538   2728  26035429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:txn\/clock_0                               macrocell52         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_status_2\/q
Path End       : \UART_RCX:BUART:sRX:RxSts\/status_2
Capture Clock  : \UART_RCX:BUART:sRX:RxSts\/clock
Path slack     : 26036995p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4172
-------------------------------------   ---- 
End-of-path arrival time (ps)           4172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_status_2\/clock_0                       macrocell67         0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_status_2\/q       macrocell67    1250   1250  26036995  RISE       1
\UART_RCX:BUART:sRX:RxSts\/status_2  statusicell4   2922   4172  26036995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sRX:RxSts\/clock                           statusicell4        0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_status_3\/q
Path End       : \UART_TRX:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_TRX:BUART:sRX:RxSts\/clock
Path slack     : 26037023p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4144
-------------------------------------   ---- 
End-of-path arrival time (ps)           4144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_status_3\/clock_0                       macrocell48         0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_status_3\/q       macrocell48    1250   1250  26037023  RISE       1
\UART_TRX:BUART:sRX:RxSts\/status_3  statusicell2   2894   4144  26037023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_status_2\/q
Path End       : \UART_TRX:BUART:sRX:RxSts\/status_2
Capture Clock  : \UART_TRX:BUART:sRX:RxSts\/clock
Path slack     : 26037598p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_status_2\/clock_0                       macrocell47         0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_status_2\/q       macrocell47    1250   1250  26037598  RISE       1
\UART_TRX:BUART:sRX:RxSts\/status_2  statusicell2   2318   3568  26037598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_status_3\/q
Path End       : \UART_RCX:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_RCX:BUART:sRX:RxSts\/clock
Path slack     : 26037600p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3567
-------------------------------------   ---- 
End-of-path arrival time (ps)           3567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_status_3\/clock_0                       macrocell68         0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_status_3\/q       macrocell68    1250   1250  26037600  RISE       1
\UART_RCX:BUART:sRX:RxSts\/status_3  statusicell4   2317   3567  26037600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sRX:RxSts\/clock                           statusicell4        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

