{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v " "Source file: /home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1498769685606 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1498769685606 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v " "Source file: /home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1498769685622 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1498769685622 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v " "Source file: /home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1498769685637 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1498769685637 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1498769686798 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1498769686799 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 29 17:54:46 2017 " "Processing started: Thu Jun 29 17:54:46 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1498769686799 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498769686799 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498769686800 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1498769687031 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1498769687031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Banco de registradores/registers.v 1 1 " "Found 1 design units, including 1 entities, in source file Banco de registradores/registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498769697265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498769697265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MIPS.v 1 1 " "Found 1 design units, including 1 entities, in source file MIPS.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Found entity 1: MIPS" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498769697266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498769697266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU/ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498769697267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498769697267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/ALUadd.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU/ALUadd.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUadd " "Found entity 1: ALUadd" {  } { { "ALU/ALUadd.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALUadd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498769697268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498769697268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/ALUadd4.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU/ALUadd4.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUadd1 " "Found entity 1: ALUadd1" {  } { { "ALU/ALUadd4.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALUadd4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498769697268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498769697268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_extender/bit_extender.v 1 1 " "Found 1 design units, including 1 entities, in source file bit_extender/bit_extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitExtender " "Found entity 1: bitExtender" {  } { { "bit_extender/bit_extender.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/bit_extender/bit_extender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498769697269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498769697269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter/program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file program_counter/program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter/program_counter.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/program_counter/program_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498769697269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498769697269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_out/data_out.v 1 1 " "Found 1 design units, including 1 entities, in source file data_out/data_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 mainMemory " "Found entity 1: mainMemory" {  } { { "data_out/data_out.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/data_out/data_out.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498769697270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498769697270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_frequencia/divisor_frequencia.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor_frequencia/divisor_frequencia.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_frequencia " "Found entity 1: divisor_frequencia" {  } { { "divisor_frequencia/divisor_frequencia.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/divisor_frequencia/divisor_frequencia.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498769697270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498769697270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UC/UC.v 1 1 " "Found 1 design units, including 1 entities, in source file UC/UC.v" { { "Info" "ISGN_ENTITY_NAME" "1 Unidade_de_controle " "Found entity 1: Unidade_de_controle" {  } { { "UC/UC.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/UC/UC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498769697271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498769697271 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Instruction_memory.v(9) " "Verilog HDL information at Instruction_memory.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1498769697272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Instruction_memory/Instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file Instruction_memory/Instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instructions_memory " "Found entity 1: Instructions_memory" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498769697272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498769697272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplexador/MUX5.v 1 1 " "Found 1 design units, including 1 entities, in source file Multiplexador/MUX5.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX5bits " "Found entity 1: MUX5bits" {  } { { "Multiplexador/MUX5.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Multiplexador/MUX5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498769697273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498769697273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplexador/MUX32.v 1 1 " "Found 1 design units, including 1 entities, in source file Multiplexador/MUX32.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX32bits " "Found entity 1: MUX32bits" {  } { { "Multiplexador/MUX32.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Multiplexador/MUX32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498769697273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498769697273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Output/sevenSegmentDisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file Output/sevenSegmentDisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenSegmentsDisplay " "Found entity 1: sevenSegmentsDisplay" {  } { { "Output/sevenSegmentDisplay.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Output/sevenSegmentDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498769697274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498769697274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Output/BCD.v 1 1 " "Found 1 design units, including 1 entities, in source file Output/BCD.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "Output/BCD.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Output/BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498769697274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498769697274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Output/Output.v 1 1 " "Found 1 design units, including 1 entities, in source file Output/Output.v" { { "Info" "ISGN_ENTITY_NAME" "1 Output " "Found entity 1: Output" {  } { { "Output/Output.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Output/Output.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498769697275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498769697275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Debouncer/Debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file Debouncer/Debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeBounce " "Found entity 1: DeBounce" {  } { { "Debouncer/Debouncer.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Debouncer/Debouncer.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498769697275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498769697275 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS " "Elaborating entity \"MIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1498769697327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DeBounce DeBounce:db1 " "Elaborating entity \"DeBounce\" for hierarchy \"DeBounce:db1\"" {  } { { "MIPS.v" "db1" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498769697331 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Debouncer.v(36) " "Verilog HDL assignment warning at Debouncer.v(36): truncated value with size 32 to match size of target (11)" {  } { { "Debouncer/Debouncer.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Debouncer/Debouncer.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498769697332 "|MIPS|DeBounce:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:pc " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:pc\"" {  } { { "MIPS.v" "pc" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498769697333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUadd1 ALUadd1:AluAdd1 " "Elaborating entity \"ALUadd1\" for hierarchy \"ALUadd1:AluAdd1\"" {  } { { "MIPS.v" "AluAdd1" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498769697334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUadd ALUadd:ALUadd " "Elaborating entity \"ALUadd\" for hierarchy \"ALUadd:ALUadd\"" {  } { { "MIPS.v" "ALUadd" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498769697335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX32bits MUX32bits:muxBranch " "Elaborating entity \"MUX32bits\" for hierarchy \"MUX32bits:muxBranch\"" {  } { { "MIPS.v" "muxBranch" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498769697336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instructions_memory Instructions_memory:IM " "Elaborating entity \"Instructions_memory\" for hierarchy \"Instructions_memory:IM\"" {  } { { "MIPS.v" "IM" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498769697337 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM\[80..36\] 0 Instruction_memory.v(7) " "Net \"RAM\[80..36\]\" at Instruction_memory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1498769697343 "|MIPS|Instructions_memory:IM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM\[29..25\] 0 Instruction_memory.v(7) " "Net \"RAM\[29..25\]\" at Instruction_memory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1498769697343 "|MIPS|Instructions_memory:IM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM\[14..12\] 0 Instruction_memory.v(7) " "Net \"RAM\[14..12\]\" at Instruction_memory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1498769697343 "|MIPS|Instructions_memory:IM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM\[0\] 0 Instruction_memory.v(7) " "Net \"RAM\[0\]\" at Instruction_memory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1498769697343 "|MIPS|Instructions_memory:IM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Unidade_de_controle Unidade_de_controle:UC " "Elaborating entity \"Unidade_de_controle\" for hierarchy \"Unidade_de_controle:UC\"" {  } { { "MIPS.v" "UC" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498769697343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX5bits MUX5bits:muxRegDst " "Elaborating entity \"MUX5bits\" for hierarchy \"MUX5bits:muxRegDst\"" {  } { { "MIPS.v" "muxRegDst" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498769697344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers registers:rgs " "Elaborating entity \"registers\" for hierarchy \"registers:rgs\"" {  } { { "MIPS.v" "rgs" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498769697345 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT" "registers.v(22) " "Verilog HDL unsupported feature error at registers.v(22): Procedural Continuous Assignment to register is not supported" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 22 0 0 } }  } 0 10043 "Verilog HDL unsupported feature error at %1!s!: Procedural Continuous Assignment to register is not supported" 0 0 "Analysis & Synthesis" 0 -1 1498769697350 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "registers:rgs " "Can't elaborate user hierarchy \"registers:rgs\"" {  } { { "MIPS.v" "rgs" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 50 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498769697362 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "885 " "Peak virtual memory: 885 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1498769697422 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jun 29 17:54:57 2017 " "Processing ended: Thu Jun 29 17:54:57 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1498769697422 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1498769697422 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1498769697422 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1498769697422 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1498769697535 ""}
