{
  "module_name": "tegra20-mc.h",
  "hash_id": "7db5432433672993612d0ecd8cdb5e000324b8cec125002188f33382bd6abfa0",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/memory/tegra20-mc.h",
  "human_readable_source": " \n#ifndef DT_BINDINGS_MEMORY_TEGRA20_MC_H\n#define DT_BINDINGS_MEMORY_TEGRA20_MC_H\n\n#define TEGRA20_MC_RESET_AVPC\t\t0\n#define TEGRA20_MC_RESET_DC\t\t1\n#define TEGRA20_MC_RESET_DCB\t\t2\n#define TEGRA20_MC_RESET_EPP\t\t3\n#define TEGRA20_MC_RESET_2D\t\t4\n#define TEGRA20_MC_RESET_HC\t\t5\n#define TEGRA20_MC_RESET_ISP\t\t6\n#define TEGRA20_MC_RESET_MPCORE\t\t7\n#define TEGRA20_MC_RESET_MPEA\t\t8\n#define TEGRA20_MC_RESET_MPEB\t\t9\n#define TEGRA20_MC_RESET_MPEC\t\t10\n#define TEGRA20_MC_RESET_3D\t\t11\n#define TEGRA20_MC_RESET_PPCS\t\t12\n#define TEGRA20_MC_RESET_VDE\t\t13\n#define TEGRA20_MC_RESET_VI\t\t14\n\n#define TEGRA20_MC_DISPLAY0A\t\t0\n#define TEGRA20_MC_DISPLAY0AB\t\t1\n#define TEGRA20_MC_DISPLAY0B\t\t2\n#define TEGRA20_MC_DISPLAY0BB\t\t3\n#define TEGRA20_MC_DISPLAY0C\t\t4\n#define TEGRA20_MC_DISPLAY0CB\t\t5\n#define TEGRA20_MC_DISPLAY1B\t\t6\n#define TEGRA20_MC_DISPLAY1BB\t\t7\n#define TEGRA20_MC_EPPUP\t\t8\n#define TEGRA20_MC_G2PR\t\t\t9\n#define TEGRA20_MC_G2SR\t\t\t10\n#define TEGRA20_MC_MPEUNIFBR\t\t11\n#define TEGRA20_MC_VIRUV\t\t12\n#define TEGRA20_MC_AVPCARM7R\t\t13\n#define TEGRA20_MC_DISPLAYHC\t\t14\n#define TEGRA20_MC_DISPLAYHCB\t\t15\n#define TEGRA20_MC_FDCDRD\t\t16\n#define TEGRA20_MC_G2DR\t\t\t17\n#define TEGRA20_MC_HOST1XDMAR\t\t18\n#define TEGRA20_MC_HOST1XR\t\t19\n#define TEGRA20_MC_IDXSRD\t\t20\n#define TEGRA20_MC_MPCORER\t\t21\n#define TEGRA20_MC_MPE_IPRED\t\t22\n#define TEGRA20_MC_MPEAMEMRD\t\t23\n#define TEGRA20_MC_MPECSRD\t\t24\n#define TEGRA20_MC_PPCSAHBDMAR\t\t25\n#define TEGRA20_MC_PPCSAHBSLVR\t\t26\n#define TEGRA20_MC_TEXSRD\t\t27\n#define TEGRA20_MC_VDEBSEVR\t\t28\n#define TEGRA20_MC_VDEMBER\t\t29\n#define TEGRA20_MC_VDEMCER\t\t30\n#define TEGRA20_MC_VDETPER\t\t31\n#define TEGRA20_MC_EPPU\t\t\t32\n#define TEGRA20_MC_EPPV\t\t\t33\n#define TEGRA20_MC_EPPY\t\t\t34\n#define TEGRA20_MC_MPEUNIFBW\t\t35\n#define TEGRA20_MC_VIWSB\t\t36\n#define TEGRA20_MC_VIWU\t\t\t37\n#define TEGRA20_MC_VIWV\t\t\t38\n#define TEGRA20_MC_VIWY\t\t\t39\n#define TEGRA20_MC_G2DW\t\t\t40\n#define TEGRA20_MC_AVPCARM7W\t\t41\n#define TEGRA20_MC_FDCDWR\t\t42\n#define TEGRA20_MC_HOST1XW\t\t43\n#define TEGRA20_MC_ISPW\t\t\t44\n#define TEGRA20_MC_MPCOREW\t\t45\n#define TEGRA20_MC_MPECSWR\t\t46\n#define TEGRA20_MC_PPCSAHBDMAW\t\t47\n#define TEGRA20_MC_PPCSAHBSLVW\t\t48\n#define TEGRA20_MC_VDEBSEVW\t\t49\n#define TEGRA20_MC_VDEMBEW\t\t50\n#define TEGRA20_MC_VDETPMW\t\t51\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}