{
	"STD_CELL_LIBRARY": "sky130_fd_sc_hd",
	"SRAM_MACRO": "sky130_sram_2kbyte_1rw1r_32x512_8",
	"INCLUDE_CONFIGS": [
		"$LVS_ROOT/tech/$PDK/lvs_config.sram.json",
		"$LVS_ROOT/tech/$PDK/lvs_config.base.json"
	],
	"TOP_SOURCE": "user_project_wrapper",
	"TOP_LAYOUT": "$TOP_SOURCE",
	"EXTRACT_FLATGLOB": [
		""
	],
	"EXTRACT_ABSTRACT": [
		""
	],
	"LVS_FLATTEN": [
		""
	],
	"LVS_NOFLATTEN": [
		""
	],
	"LVS_IGNORE": [
		""
	],
	"LVS_SPICE_FILES": [
		""
	],
	"LVS_VERILOG_FILES": [
		"$UPRJ_ROOT/verilog/gl/wb_host.v",
		"$UPRJ_ROOT/verilog/gl/qspim_top.v",
		"$UPRJ_ROOT/verilog/gl/ycr_core_top.v",
		"$UPRJ_ROOT/verilog/gl/ycr_intf.v",
		"$UPRJ_ROOT/verilog/gl/ycr_iconnect.v",
		"$UPRJ_ROOT/verilog/gl/pinmux_top.v",
		"$UPRJ_ROOT/verilog/gl/uart_i2c_usb_spi_top.v",
		"$UPRJ_ROOT/verilog/gl/digital_pll.v",
		"$UPRJ_ROOT/verilog/gl/wb_interconnect.v",
		"$UPRJ_ROOT/verilog/gl/user_project_wrapper.v"
	],
	"LAYOUT_FILE": "$UPRJ_ROOT/gds/user_project_wrapper.gds"
}
