/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [2:0] _02_;
  wire [16:0] _03_;
  reg [5:0] _04_;
  wire [10:0] celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire [9:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [22:0] celloutsig_0_22z;
  wire [3:0] celloutsig_0_23z;
  wire celloutsig_0_26z;
  wire [8:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_43z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_59z;
  reg [29:0] celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire [7:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_9z = ~(celloutsig_0_8z & in_data[15]);
  assign celloutsig_0_4z = celloutsig_0_1z | ~(in_data[80]);
  assign celloutsig_1_3z = in_data[157] | ~(in_data[134]);
  assign celloutsig_1_6z = celloutsig_1_0z | ~(celloutsig_1_3z);
  assign celloutsig_1_8z = celloutsig_1_7z[3] | ~(celloutsig_1_0z);
  assign celloutsig_0_60z = celloutsig_0_59z[1] | celloutsig_0_26z;
  assign celloutsig_0_6z = celloutsig_0_1z | celloutsig_0_3z[0];
  assign celloutsig_0_21z = celloutsig_0_15z[1] | celloutsig_0_10z[1];
  assign celloutsig_0_32z = _00_ | _01_;
  assign celloutsig_0_40z = in_data[10] ^ celloutsig_0_15z[0];
  assign celloutsig_0_48z = celloutsig_0_6z ^ celloutsig_0_40z;
  assign celloutsig_1_0z = in_data[181] ^ in_data[149];
  always_ff @(negedge clkin_data[128], posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 3'h0;
    else _02_ <= { celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_0z };
  reg [16:0] _18_;
  always_ff @(negedge clkin_data[96], negedge clkin_data[32])
    if (!clkin_data[32]) _18_ <= 17'h00000;
    else _18_ <= { celloutsig_0_17z[4:0], celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_6z };
  assign { _03_[16], _01_, _03_[14:9], _00_, _03_[7:0] } = _18_;
  always_ff @(negedge clkin_data[96], posedge clkin_data[32])
    if (clkin_data[32]) _04_ <= 6'h00;
    else _04_ <= celloutsig_0_0z[8:3];
  assign celloutsig_0_43z = in_data[62:53] > { celloutsig_0_22z[3:2], celloutsig_0_32z, _04_, celloutsig_0_21z };
  assign celloutsig_0_8z = { in_data[51:48], celloutsig_0_2z } > in_data[55:51];
  assign celloutsig_0_13z = { celloutsig_0_7z[5], celloutsig_0_7z } > { celloutsig_0_3z[1:0], celloutsig_0_11z, celloutsig_0_11z };
  assign celloutsig_0_14z = { celloutsig_0_10z[1:0], celloutsig_0_7z, celloutsig_0_0z } > { celloutsig_0_5z[22:9], celloutsig_0_12z };
  assign celloutsig_0_2z = { celloutsig_0_0z[4:3], celloutsig_0_1z, celloutsig_0_1z } > in_data[27:24];
  assign celloutsig_0_26z = celloutsig_0_16z[2:0] > celloutsig_0_15z[3:1];
  assign celloutsig_1_1z = { in_data[165:155], celloutsig_1_0z } < in_data[161:150];
  assign celloutsig_1_4z = in_data[181:179] < { in_data[119:118], celloutsig_1_0z };
  assign celloutsig_1_9z = { in_data[165:158], celloutsig_1_3z, celloutsig_1_6z } < { celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_0_59z = { celloutsig_0_48z, celloutsig_0_43z, celloutsig_0_21z } % { 1'h1, celloutsig_0_28z[2], celloutsig_0_1z };
  assign celloutsig_0_7z = { celloutsig_0_5z[27:24], celloutsig_0_3z } % { 1'h1, in_data[41:37], celloutsig_0_2z };
  assign celloutsig_0_3z = - { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_14z = - { celloutsig_1_7z, celloutsig_1_9z };
  assign celloutsig_1_19z = - { celloutsig_1_18z, celloutsig_1_8z, celloutsig_1_9z };
  assign celloutsig_0_12z = - { celloutsig_0_0z[1:0], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_0_15z = - { celloutsig_0_10z[7:6], celloutsig_0_6z, celloutsig_0_9z };
  assign celloutsig_0_22z = - { in_data[41:30], celloutsig_0_0z };
  assign celloutsig_0_1z = in_data[65:60] !== in_data[95:90];
  assign celloutsig_1_2z = | { in_data[179:166], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_12z = | { celloutsig_1_7z[2:1], celloutsig_1_0z };
  assign celloutsig_1_18z = | { celloutsig_1_14z[1:0], celloutsig_1_9z, _02_, celloutsig_1_9z, _02_, celloutsig_1_4z, celloutsig_1_14z, celloutsig_1_12z };
  assign celloutsig_0_28z = { celloutsig_0_17z[7:6], celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_26z, celloutsig_0_8z } >> { _03_[12:9], celloutsig_0_23z, celloutsig_0_13z };
  assign celloutsig_1_7z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_5z } >> { in_data[182], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_11z = celloutsig_0_3z <<< celloutsig_0_7z[3:1];
  assign celloutsig_0_23z = celloutsig_0_5z[15:12] >>> { celloutsig_0_0z[4:2], celloutsig_0_1z };
  assign celloutsig_0_0z = in_data[48:38] ~^ in_data[82:72];
  assign celloutsig_0_10z = in_data[10:2] ~^ celloutsig_0_0z[8:0];
  assign celloutsig_0_16z = { celloutsig_0_10z[7:6], celloutsig_0_9z, celloutsig_0_1z } ~^ celloutsig_0_12z[3:0];
  assign celloutsig_0_17z = { celloutsig_0_5z[18:16], celloutsig_0_12z, celloutsig_0_13z } ~^ { celloutsig_0_5z[6:1], celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_8z };
  always_latch
    if (clkin_data[32]) celloutsig_0_5z = 30'h00000000;
    else if (!celloutsig_1_19z[0]) celloutsig_0_5z = { celloutsig_0_0z[1], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_5z = ~((celloutsig_1_0z & celloutsig_1_1z) | (in_data[118] & celloutsig_1_3z));
  assign { _03_[15], _03_[8] } = { _01_, _00_ };
  assign { out_data[128], out_data[98:96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_59z, celloutsig_0_60z };
endmodule
