#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Aug  1 11:56:15 2022
# Process ID: 18180
# Current directory: C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18888 C:\Users\Cyrill\Documents\S6\BA-GULFstream\Pynq Setup\pynq_setup_gulf_pll\pynq_setup_gulf_pll.xpr
# Log file: C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/vivado.log
# Journal file: C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 843.965 ; gain = 165.004
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'gulf_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/data_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/simRunTot.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/data_rom_ip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/simRunTot.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/simRunTot_err1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/simRunTot_err2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/run2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/run3.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/runTot.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/runTotv2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/bert.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/bert_gulf.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj gulf_top_vlog.prj"
"xvhdl --incr --relax -prj gulf_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.srcs/sources_1/new/gulf_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gulf_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a5eed777ef1849dfb535d6d3b97eea85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot gulf_top_behav xil_defaultlib.gulf_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package unimacro.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture plle2_adv_v of entity unisim.PLLE2_ADV [\PLLE2_ADV(clkfbout_mult=10,clki...]
Compiling architecture plle2_base_v of entity unisim.PLLE2_BASE [\PLLE2_BASE(clkfbout_mult=10,clk...]
Compiling architecture behavior of entity xil_defaultlib.PLL [pll_default]
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom
Compiling architecture behavioral of entity xil_defaultlib.data_fsm [data_fsm_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(1,9)(1,7)(1,4)\]
Compiling architecture ibufds_v of entity unisim.IBUFDS [\IBUFDS(1,9)(1,5)(1,1)(1,4)(1,7)...]
Compiling architecture ibufgds_v of entity unisim.IBUFGDS [\IBUFGDS(1,9)(1,1)(1,7)\]
Compiling architecture ila_0_arch of entity xil_defaultlib.ila_0 [ila_0_default]
Compiling architecture behavioral of entity xil_defaultlib.gulf_top
Built simulation snapshot gulf_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "gulf_top_behav -key {Behavioral:sim_1:Functional:gulf_top} -tclbatch {gulf_top.tcl} -view {{C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.srcs/sim_1/imports/pynq_setup_gulf/gulf_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.srcs/sim_1/imports/pynq_setup_gulf/gulf_tb_behav.wcfg}
source gulf_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module gulf_top.datarom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'gulf_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 897.133 ; gain = 37.051
add_force {/gulf_top/clk_s} -radix bin {1 0ns} {0 3900ps} -repeat_every 7800ps
run 10 us
Warning: Warning : input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
Time: 1288600 ps  Iteration: 3  Process: /gulf_top/pll_1/PLLE2_BASE_inst/PLLE2_ADV_inst/pchk_p  File: C:\Xilinx\Vivado\2018.2\data/vhdl/src/unisims/primitive/PLLE2_ADV.vhd
add_force {/gulf_top/clk_s} -radix hex {1 0ns} {0 3900ps} -repeat_every 7800ps
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'gulf_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/data_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/simRunTot.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/data_rom_ip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/simRunTot.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/simRunTot_err1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/simRunTot_err2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/run2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/run3.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/runTot.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/runTotv2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/bert.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/bert_gulf.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj gulf_top_vlog.prj"
"xvhdl --incr --relax -prj gulf_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.srcs/sources_1/new/PLL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PLL
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a5eed777ef1849dfb535d6d3b97eea85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot gulf_top_behav xil_defaultlib.gulf_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package unimacro.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture plle2_adv_v of entity unisim.PLLE2_ADV [\PLLE2_ADV(clkfbout_mult=10,clki...]
Compiling architecture plle2_base_v of entity unisim.PLLE2_BASE [\PLLE2_BASE(clkfbout_mult=10,clk...]
Compiling architecture behavior of entity xil_defaultlib.PLL [pll_default]
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom
Compiling architecture behavioral of entity xil_defaultlib.data_fsm [data_fsm_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(1,9)(1,7)(1,4)\]
Compiling architecture ibufds_v of entity unisim.IBUFDS [\IBUFDS(1,9)(1,5)(1,1)(1,4)(1,7)...]
Compiling architecture ibufgds_v of entity unisim.IBUFGDS [\IBUFGDS(1,9)(1,1)(1,7)\]
Compiling architecture ila_0_arch of entity xil_defaultlib.ila_0 [ila_0_default]
Compiling architecture behavioral of entity xil_defaultlib.gulf_top
Built simulation snapshot gulf_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "gulf_top_behav -key {Behavioral:sim_1:Functional:gulf_top} -tclbatch {gulf_top.tcl} -view {{C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.srcs/sim_1/imports/pynq_setup_gulf/gulf_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.srcs/sim_1/imports/pynq_setup_gulf/gulf_tb_behav.wcfg}
source gulf_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module gulf_top.datarom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'gulf_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 923.801 ; gain = 0.000
add_force {/gulf_top/clk_s} -radix bin {1 0ns} {0 3900ps} -repeat_every 7800ps
run 10 us
Warning: Warning : input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
Time: 1288600 ps  Iteration: 3  Process: /gulf_top/pll_1/PLLE2_BASE_inst/PLLE2_ADV_inst/pchk_p  File: C:\Xilinx\Vivado\2018.2\data/vhdl/src/unisims/primitive/PLLE2_ADV.vhd
add_force {/gulf_top/rst_i} -radix hex {0 0ns}
run 10 us
run 100 ns
add_force {/gulf_top/rst_i} -radix hex {1 0ns}
run 100 ns
add_force {/gulf_top/rst_i} -radix hex {0 0ns}
run 100 ns
run 100 ns
run 100 ns
Warning: Warning : input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
Time: 21475 ns  Iteration: 3  Process: /gulf_top/pll_1/PLLE2_BASE_inst/PLLE2_ADV_inst/pchk_p  File: C:\Xilinx\Vivado\2018.2\data/vhdl/src/unisims/primitive/PLLE2_ADV.vhd
run 100 ns
run 100 ns
run 100 ns
save_wave_config {C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.srcs/sim_1/imports/pynq_setup_gulf/gulf_tb_behav.wcfg}
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.srcs/sources_1/ip/data_rom_2/data_rom.xci' is already up-to-date
[Mon Aug  1 12:36:08 2022] Launched synth_1...
Run output will be captured here: C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.runs/synth_1/runme.log
[Mon Aug  1 12:36:08 2022] Launched impl_1...
Run output will be captured here: C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
open_hw_target: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1605.047 ; gain = 626.590
set_property PROGRAM.FILE {C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.runs/impl_1/gulf_top.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.runs/impl_1/gulf_top.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.runs/impl_1/gulf_top.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"your_instance_name"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property PROBES.FILE {C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.runs/impl_1/gulf_top.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.runs/impl_1/gulf_top.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.runs/impl_1/gulf_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
save_wave_config {C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.srcs/sim_1/imports/pynq_setup_gulf/gulf_tb_behav.wcfg}
save_wave_config {C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.srcs/sim_1/imports/pynq_setup_gulf/gulf_tb_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'gulf_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/data_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/simRunTot.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/data_rom_ip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/simRunTot.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/simRunTot_err1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/simRunTot_err2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/run2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/run3.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/runTot.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/runTotv2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/bert.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/bert_gulf.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj gulf_top_vlog.prj"
"xvhdl --incr --relax -prj gulf_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a5eed777ef1849dfb535d6d3b97eea85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot gulf_top_behav xil_defaultlib.gulf_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module gulf_top.datarom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1630.949 ; gain = 16.754
add_force {/gulf_top/clk_s} -radix bin {1 0ns} {0 3900ps} -repeat_every 7800ps
run 100 ns
run 100 ns
run 100 ns
Warning: Warning : input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
Time: 1288600 ps  Iteration: 3  Process: /gulf_top/pll_1/PLLE2_BASE_inst/PLLE2_ADV_inst/pchk_p  File: C:\Xilinx\Vivado\2018.2\data/vhdl/src/unisims/primitive/PLLE2_ADV.vhd
run 100 ns
run 100 ns
add_force {/gulf_top/en_i} -radix hex {0 0ns}
run 100 ns
run 100 ns
add_force {/gulf_top/en_i} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
add_force {/gulf_top/en_i} -radix hex {0 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'gulf_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/data_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/simRunTot.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/data_rom_ip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/simRunTot.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/simRunTot_err1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/simRunTot_err2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/run2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/run3.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/runTot.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/runTotv2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/bert.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/bert_gulf.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj gulf_top_vlog.prj"
"xvhdl --incr --relax -prj gulf_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.srcs/sources_1/new/gulf_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gulf_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a5eed777ef1849dfb535d6d3b97eea85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot gulf_top_behav xil_defaultlib.gulf_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package unimacro.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture plle2_adv_v of entity unisim.PLLE2_ADV [\PLLE2_ADV(clkfbout_mult=10,clki...]
Compiling architecture plle2_base_v of entity unisim.PLLE2_BASE [\PLLE2_BASE(clkfbout_mult=10,clk...]
Compiling architecture behavior of entity xil_defaultlib.PLL [pll_default]
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom
Compiling architecture behavioral of entity xil_defaultlib.data_fsm [data_fsm_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(1,9)(1,7)(1,4)\]
Compiling architecture ibufds_v of entity unisim.IBUFDS [\IBUFDS(1,9)(1,5)(1,1)(1,4)(1,7)...]
Compiling architecture ibufgds_v of entity unisim.IBUFGDS [\IBUFGDS(1,9)(1,1)(1,7)\]
Compiling architecture ila_0_arch of entity xil_defaultlib.ila_0 [ila_0_default]
Compiling architecture behavioral of entity xil_defaultlib.gulf_top
Built simulation snapshot gulf_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module gulf_top.datarom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1636.289 ; gain = 1.438
add_force {/gulf_top/clk_s} -radix bin {1 0ns} {0 3900ps} -repeat_every 7800ps
run 100 ns
add_force {/gulf_top/en_i} -radix hex {0 0ns}
run 100 ns
add_force {/gulf_top/rst_i} -radix hex {1 0ns}
run 100 ns
add_force {/gulf_top/rst_i} -radix hex {0 0ns}
run 100 ns
add_force {/gulf_top/en_i} -radix hex {1 0ns}
run 100 ns
add_force {/gulf_top/en_i} -radix hex {0 0ns}
run 100 ns
Warning: Warning : input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
Time: 1577200 ps  Iteration: 3  Process: /gulf_top/pll_1/PLLE2_BASE_inst/PLLE2_ADV_inst/pchk_p  File: C:\Xilinx\Vivado\2018.2\data/vhdl/src/unisims/primitive/PLLE2_ADV.vhd
run 100 ns
run 100 ns
run 100 ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.srcs/sources_1/ip/data_rom_2/data_rom.xci' is already up-to-date
[Mon Aug  1 13:31:15 2022] Launched synth_1...
Run output will be captured here: C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.runs/synth_1/runme.log
[Mon Aug  1 13:31:15 2022] Launched impl_1...
Run output will be captured here: C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.runs/impl_1/gulf_top.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.runs/impl_1/gulf_top.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.runs/impl_1/gulf_top.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"your_instance_name"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property PROBES.FILE {C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.runs/impl_1/gulf_top.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.runs/impl_1/gulf_top.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.runs/impl_1/gulf_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"your_instance_name"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Aug-01 13:38:53
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Aug-01 13:38:53
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"your_instance_name"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Aug-01 13:39:02
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Aug-01 13:39:02
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq1'bB [get_hw_probes data_sv -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"your_instance_name"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"your_instance_name"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Aug-01 13:39:26
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"your_instance_name"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"your_instance_name"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2022-Aug-01 13:40:58
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"your_instance_name"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Aug-01 13:42:09
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Aug-01 13:42:42
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"your_instance_name"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Aug-01 13:42:56
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Aug-01 13:42:57
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"your_instance_name"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Aug-01 13:43:06
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Aug-01 13:43:06
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"your_instance_name"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Aug-01 13:43:10
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Aug-01 13:43:10
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"your_instance_name"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Aug-01 13:43:14
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Aug-01 13:43:14
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"your_instance_name"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Aug-01 13:43:17
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Aug-01 13:43:17
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"your_instance_name"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Aug-01 13:43:22
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Aug-01 13:43:22
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"your_instance_name"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Aug-01 13:43:30
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Aug-01 13:43:34
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.srcs/sources_1/ip/data_rom_2/data_rom.xci' is already up-to-date
[Mon Aug  1 14:02:27 2022] Launched synth_1...
Run output will be captured here: C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.runs/synth_1/runme.log
[Mon Aug  1 14:02:27 2022] Launched impl_1...
Run output will be captured here: C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.runs/impl_1/gulf_top.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.runs/impl_1/gulf_top.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.runs/impl_1/gulf_top.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"your_instance_name"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property PROBES.FILE {C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.runs/impl_1/gulf_top.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.runs/impl_1/gulf_top.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.runs/impl_1/gulf_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property PROBES.FILE {C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.runs/impl_1/gulf_top.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.runs/impl_1/gulf_top.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.runs/impl_1/gulf_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"your_instance_name"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Aug-01 14:11:11
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Aug-01 14:11:13
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.srcs/sources_1/ip/data_rom_2/data_rom.xci' is already up-to-date
[Mon Aug  1 14:12:23 2022] Launched impl_1...
Run output will be captured here: C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.runs/impl_1/gulf_top.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.runs/impl_1/gulf_top.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.runs/impl_1/gulf_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property PROBES.FILE {C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.runs/impl_1/gulf_top.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.runs/impl_1/gulf_top.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.runs/impl_1/gulf_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"your_instance_name"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Aug-01 14:15:27
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Aug-01 14:15:37
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property PROBES.FILE {C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.runs/impl_1/gulf_top.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.runs/impl_1/gulf_top.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.runs/impl_1/gulf_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"your_instance_name"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Aug-01 14:16:13
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Aug-01 14:16:13
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"your_instance_name"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Aug-01 14:16:18
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Aug-01 14:16:18
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"your_instance_name"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Aug-01 14:16:21
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Aug-01 14:16:21
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"your_instance_name"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Aug-01 14:16:25
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Aug-01 14:16:25
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"your_instance_name"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Aug-01 14:16:29
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Aug-01 14:16:29
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"your_instance_name"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Aug-01 14:16:43
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Aug-01 14:16:45
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property PROBES.FILE {C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.runs/impl_1/gulf_top.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.runs/impl_1/gulf_top.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.runs/impl_1/gulf_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
INFO: [Device 21-403] Loading part xc7z020clg400-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
save_wave_config {C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.srcs/sim_1/imports/pynq_setup_gulf/gulf_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'gulf_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/data_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/simRunTot.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/data_rom_ip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/simRunTot.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/simRunTot_err1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/simRunTot_err2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/run2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/run3.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/runTot.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/runTotv2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/bert.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/bert_gulf.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj gulf_top_vlog.prj"
"xvhdl --incr --relax -prj gulf_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.srcs/sources_1/new/PLL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PLL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.srcs/sources_1/new/gulf_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gulf_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a5eed777ef1849dfb535d6d3b97eea85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot gulf_top_behav xil_defaultlib.gulf_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package unimacro.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture plle2_adv_v of entity unisim.PLLE2_ADV [\PLLE2_ADV(clkfbout_mult=10,clki...]
Compiling architecture plle2_base_v of entity unisim.PLLE2_BASE [\PLLE2_BASE(clkfbout_mult=10,clk...]
Compiling architecture behavior of entity xil_defaultlib.PLL [pll_default]
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom
Compiling architecture behavioral of entity xil_defaultlib.data_fsm [data_fsm_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(1,9)(1,7)(1,4)\]
Compiling architecture ibufds_v of entity unisim.IBUFDS [\IBUFDS(1,9)(1,5)(1,1)(1,4)(1,7)...]
Compiling architecture ibufgds_v of entity unisim.IBUFGDS [\IBUFGDS(1,9)(1,1)(1,7)\]
Compiling architecture ila_0_arch of entity xil_defaultlib.ila_0 [ila_0_default]
Compiling architecture behavioral of entity xil_defaultlib.gulf_top
Built simulation snapshot gulf_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "gulf_top_behav -key {Behavioral:sim_1:Functional:gulf_top} -tclbatch {gulf_top.tcl} -view {{C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.srcs/sim_1/imports/pynq_setup_gulf/gulf_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.srcs/sim_1/imports/pynq_setup_gulf/gulf_tb_behav.wcfg}
source gulf_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module gulf_top.datarom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'gulf_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1888.258 ; gain = 0.000
add_force {/gulf_top/clk_s} -radix bin {1 0ns} {0 3900ps} -repeat_every 7800ps
add_force {/gulf_top/en_i} -radix hex {0 0ns}
add_force {/gulf_top/rst_i} -radix hex {1 0ns}
run 100 ns
add_force {/gulf_top/rst_i} -radix hex {0 0ns}
run 100 ns
run 100 ns
run 100 ns
Warning: Warning : input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
Time: 1390 ns  Iteration: 3  Process: /gulf_top/pll_1/PLLE2_BASE_inst/PLLE2_ADV_inst/pchk_p  File: C:\Xilinx\Vivado\2018.2\data/vhdl/src/unisims/primitive/PLLE2_ADV.vhd
run 100 ns
add_force {/gulf_top/en_i} -radix hex {1 0ns}
run 100 ns
add_force {/gulf_top/en_i} -radix hex {0 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
close_hw
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'gulf_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/data_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/simRunTot.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/data_rom_ip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/simRunTot.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/simRunTot_err1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/simRunTot_err2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/run2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/run3.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/runTot.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/runTotv2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/bert.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/bert_gulf.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj gulf_top_vlog.prj"
"xvhdl --incr --relax -prj gulf_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.srcs/sources_1/new/gulf_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gulf_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a5eed777ef1849dfb535d6d3b97eea85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot gulf_top_behav xil_defaultlib.gulf_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package unimacro.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture plle2_adv_v of entity unisim.PLLE2_ADV [\PLLE2_ADV(clkfbout_mult=10,clki...]
Compiling architecture plle2_base_v of entity unisim.PLLE2_BASE [\PLLE2_BASE(clkfbout_mult=10,clk...]
Compiling architecture behavior of entity xil_defaultlib.PLL [pll_default]
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom
Compiling architecture behavioral of entity xil_defaultlib.data_fsm [data_fsm_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(1,9)(1,7)(1,4)\]
Compiling architecture ibufds_v of entity unisim.IBUFDS [\IBUFDS(1,9)(1,5)(1,1)(1,4)(1,7)...]
Compiling architecture ibufgds_v of entity unisim.IBUFGDS [\IBUFGDS(1,9)(1,1)(1,7)\]
Compiling architecture ila_0_arch of entity xil_defaultlib.ila_0 [ila_0_default]
Compiling architecture behavioral of entity xil_defaultlib.gulf_top
Built simulation snapshot gulf_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
