Source Block: zipcpu/rtl/core/idecode.v@455:465@HdlStmProcess
		end
	end

	initial	o_dcdR = 0;
	initial	o_dcdA = 0;
	initial	o_dcdB = 0;
	always @(posedge i_clk)
		if (i_ce)
		begin
			// Under what condition will we execute this
			// instruction?  Only the load immediate instruction

Diff Content:
+ 460 	initial	o_DV   = 0;
+ 460 	initial	o_FP   = 0;

Clone Blocks:
Clone Blocks 1:
zipcpu/rtl/core/idecode.v@453:463
			// The normal, non-CIS case
			o_pc <= { i_pc[AW+1:2] + 1'b1, 2'b00 };
		end
	end

	initial	o_dcdR = 0;
	initial	o_dcdA = 0;
	initial	o_dcdB = 0;
	always @(posedge i_clk)
		if (i_ce)
		begin

Clone Blocks 2:
zipcpu/rtl/core/idecode.v@454:464
			o_pc <= { i_pc[AW+1:2] + 1'b1, 2'b00 };
		end
	end

	initial	o_dcdR = 0;
	initial	o_dcdA = 0;
	initial	o_dcdB = 0;
	always @(posedge i_clk)
		if (i_ce)
		begin
			// Under what condition will we execute this

