<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › staging › media › lirc › lirc_ene0100.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>lirc_ene0100.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * driver for ENE KB3926 B/C/D CIR (also known as ENE0100)</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2009 Maxim Levitsky &lt;maximlevitsky@gmail.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or</span>
<span class="cm"> * modify it under the terms of the GNU General Public License as</span>
<span class="cm"> * published by the Free Software Foundation; either version 2 of the</span>
<span class="cm"> * License, or (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful, but</span>
<span class="cm"> * WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU</span>
<span class="cm"> * General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307</span>
<span class="cm"> * USA</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;media/lirc.h&gt;</span>
<span class="cp">#include &lt;media/lirc_dev.h&gt;</span>

<span class="cm">/* hardware address */</span>
<span class="cp">#define ENE_STATUS		0	 </span><span class="cm">/* hardware status - unused */</span><span class="cp"></span>
<span class="cp">#define ENE_ADDR_HI		1	 </span><span class="cm">/* hi byte of register address */</span><span class="cp"></span>
<span class="cp">#define ENE_ADDR_LO		2	 </span><span class="cm">/* low byte of register address */</span><span class="cp"></span>
<span class="cp">#define ENE_IO			3	 </span><span class="cm">/* read/write window */</span><span class="cp"></span>
<span class="cp">#define ENE_MAX_IO		4</span>

<span class="cm">/* 8 bytes of samples, divided in 2 halfs*/</span>
<span class="cp">#define ENE_SAMPLE_BUFFER	0xF8F0	 </span><span class="cm">/* regular sample buffer */</span><span class="cp"></span>
<span class="cp">#define ENE_SAMPLE_SPC_MASK	(1 &lt;&lt; 7) </span><span class="cm">/* sample is space */</span><span class="cp"></span>
<span class="cp">#define ENE_SAMPLE_VALUE_MASK	0x7F</span>
<span class="cp">#define ENE_SAMPLE_OVERFLOW	0x7F</span>
<span class="cp">#define ENE_SAMPLES_SIZE	4</span>

<span class="cm">/* fan input sample buffer */</span>
<span class="cp">#define ENE_SAMPLE_BUFFER_FAN	0xF8FB	 </span><span class="cm">/* this buffer holds high byte of */</span><span class="cp"></span>
					 <span class="cm">/* each sample of normal buffer */</span>

<span class="cp">#define ENE_FAN_SMPL_PULS_MSK	0x8000	 </span><span class="cm">/* this bit of combined sample */</span><span class="cp"></span>
					 <span class="cm">/* if set, says that sample is pulse */</span>
<span class="cp">#define ENE_FAN_VALUE_MASK	0x0FFF   </span><span class="cm">/* mask for valid bits of the value */</span><span class="cp"></span>

<span class="cm">/* first firmware register */</span>
<span class="cp">#define ENE_FW1			0xF8F8</span>
<span class="cp">#define	ENE_FW1_ENABLE		(1 &lt;&lt; 0) </span><span class="cm">/* enable fw processing */</span><span class="cp"></span>
<span class="cp">#define ENE_FW1_TXIRQ		(1 &lt;&lt; 1) </span><span class="cm">/* TX interrupt pending */</span><span class="cp"></span>
<span class="cp">#define ENE_FW1_WAKE		(1 &lt;&lt; 6) </span><span class="cm">/* enable wake from S3 */</span><span class="cp"></span>
<span class="cp">#define ENE_FW1_IRQ		(1 &lt;&lt; 7) </span><span class="cm">/* enable interrupt */</span><span class="cp"></span>

<span class="cm">/* second firmware register */</span>
<span class="cp">#define ENE_FW2			0xF8F9</span>
<span class="cp">#define ENE_FW2_BUF_HIGH	(1 &lt;&lt; 0) </span><span class="cm">/* which half of the buffer to read */</span><span class="cp"></span>
<span class="cp">#define ENE_FW2_IRQ_CLR		(1 &lt;&lt; 2) </span><span class="cm">/* clear this on IRQ */</span><span class="cp"></span>
<span class="cp">#define ENE_FW2_GP40_AS_LEARN	(1 &lt;&lt; 4) </span><span class="cm">/* normal input is used as */</span><span class="cp"></span>
					 <span class="cm">/* learning input */</span>
<span class="cp">#define ENE_FW2_FAN_AS_NRML_IN	(1 &lt;&lt; 6) </span><span class="cm">/* fan is used as normal input */</span><span class="cp"></span>
<span class="cp">#define ENE_FW2_LEARNING	(1 &lt;&lt; 7) </span><span class="cm">/* hardware supports learning and TX */</span><span class="cp"></span>

<span class="cm">/* fan as input settings - only if learning capable */</span>
<span class="cp">#define ENE_FAN_AS_IN1		0xFE30   </span><span class="cm">/* fan init reg 1 */</span><span class="cp"></span>
<span class="cp">#define ENE_FAN_AS_IN1_EN	0xCD</span>
<span class="cp">#define ENE_FAN_AS_IN2		0xFE31   </span><span class="cm">/* fan init reg 2 */</span><span class="cp"></span>
<span class="cp">#define ENE_FAN_AS_IN2_EN	0x03</span>
<span class="cp">#define ENE_SAMPLE_PERIOD_FAN   61	 </span><span class="cm">/* fan input has fixed sample period */</span><span class="cp"></span>

<span class="cm">/* IRQ registers block (for revision B) */</span>
<span class="cp">#define ENEB_IRQ		0xFD09	 </span><span class="cm">/* IRQ number */</span><span class="cp"></span>
<span class="cp">#define ENEB_IRQ_UNK1		0xFD17	 </span><span class="cm">/* unknown setting = 1 */</span><span class="cp"></span>
<span class="cp">#define ENEB_IRQ_STATUS		0xFD80	 </span><span class="cm">/* irq status */</span><span class="cp"></span>
<span class="cp">#define ENEB_IRQ_STATUS_IR	(1 &lt;&lt; 5) </span><span class="cm">/* IR irq */</span><span class="cp"></span>

<span class="cm">/* IRQ registers block (for revision C,D) */</span>
<span class="cp">#define ENEC_IRQ		0xFE9B	 </span><span class="cm">/* new irq settings register */</span><span class="cp"></span>
<span class="cp">#define ENEC_IRQ_MASK		0x0F	 </span><span class="cm">/* irq number mask */</span><span class="cp"></span>
<span class="cp">#define ENEC_IRQ_UNK_EN		(1 &lt;&lt; 4) </span><span class="cm">/* always enabled */</span><span class="cp"></span>
<span class="cp">#define ENEC_IRQ_STATUS		(1 &lt;&lt; 5) </span><span class="cm">/* irq status and ACK */</span><span class="cp"></span>

<span class="cm">/* CIR block settings */</span>
<span class="cp">#define ENE_CIR_CONF1		0xFEC0</span>
<span class="cp">#define ENE_CIR_CONF1_ADC_ON	0x7	 </span><span class="cm">/* receiver on gpio40 enabled */</span><span class="cp"></span>
<span class="cp">#define ENE_CIR_CONF1_LEARN1	(1 &lt;&lt; 3) </span><span class="cm">/* enabled on learning mode */</span><span class="cp"></span>
<span class="cp">#define ENE_CIR_CONF1_TX_ON	0x30	 </span><span class="cm">/* enabled on transmit */</span><span class="cp"></span>
<span class="cp">#define ENE_CIR_CONF1_TX_CARR	(1 &lt;&lt; 7) </span><span class="cm">/* send TX carrier or not */</span><span class="cp"></span>

<span class="cp">#define ENE_CIR_CONF2		0xFEC1	 </span><span class="cm">/* unknown setting = 0 */</span><span class="cp"></span>
<span class="cp">#define ENE_CIR_CONF2_LEARN2	(1 &lt;&lt; 4) </span><span class="cm">/* set on enable learning */</span><span class="cp"></span>
<span class="cp">#define ENE_CIR_CONF2_GPIO40DIS	(1 &lt;&lt; 5) </span><span class="cm">/* disable normal input via gpio40 */</span><span class="cp"></span>

<span class="cp">#define ENE_CIR_SAMPLE_PERIOD	0xFEC8	 </span><span class="cm">/* sample period in us */</span><span class="cp"></span>
<span class="cp">#define ENE_CIR_SAMPLE_OVERFLOW	(1 &lt;&lt; 7) </span><span class="cm">/* interrupt on overflows if set */</span><span class="cp"></span>


<span class="cm">/* transmitter - not implemented yet */</span>
<span class="cm">/* KB3926C and higher */</span>
<span class="cm">/* transmission is very similar to receiving, a byte is written to */</span>
<span class="cm">/* ENE_TX_INPUT, in same manner as it is read from sample buffer */</span>
<span class="cm">/* sample period is fixed*/</span>


<span class="cm">/* transmitter ports */</span>
<span class="cp">#define ENE_TX_PORT1		0xFC01	 </span><span class="cm">/* this enables one or both */</span><span class="cp"></span>
<span class="cp">#define ENE_TX_PORT1_EN		(1 &lt;&lt; 5) </span><span class="cm">/* TX ports */</span><span class="cp"></span>
<span class="cp">#define ENE_TX_PORT2		0xFC08</span>
<span class="cp">#define ENE_TX_PORT2_EN		(1 &lt;&lt; 1)</span>

<span class="cp">#define ENE_TX_INPUT		0xFEC9	 </span><span class="cm">/* next byte to transmit */</span><span class="cp"></span>
<span class="cp">#define ENE_TX_SPC_MASK		(1 &lt;&lt; 7) </span><span class="cm">/* Transmitted sample is space */</span><span class="cp"></span>
<span class="cp">#define ENE_TX_UNK1		0xFECB	 </span><span class="cm">/* set to 0x63 */</span><span class="cp"></span>
<span class="cp">#define ENE_TX_SMPL_PERIOD	50	 </span><span class="cm">/* transmit sample period */</span><span class="cp"></span>


<span class="cp">#define ENE_TX_CARRIER		0xFECE	 </span><span class="cm">/* TX carrier * 2 (khz) */</span><span class="cp"></span>
<span class="cp">#define ENE_TX_CARRIER_UNKBIT	0x80	 </span><span class="cm">/* This bit set on transmit */</span><span class="cp"></span>
<span class="cp">#define ENE_TX_CARRIER_LOW	0xFECF	 </span><span class="cm">/* TX carrier / 2 */</span><span class="cp"></span>

<span class="cm">/* Hardware versions */</span>
<span class="cp">#define ENE_HW_VERSION		0xFF00	 </span><span class="cm">/* hardware revision */</span><span class="cp"></span>
<span class="cp">#define ENE_HW_UNK		0xFF1D</span>
<span class="cp">#define ENE_HW_UNK_CLR		(1 &lt;&lt; 2)</span>
<span class="cp">#define ENE_HW_VER_MAJOR	0xFF1E	 </span><span class="cm">/* chip version */</span><span class="cp"></span>
<span class="cp">#define ENE_HW_VER_MINOR	0xFF1F</span>
<span class="cp">#define ENE_HW_VER_OLD		0xFD00</span>

<span class="cp">#define same_sign(a, b) ((((a) &gt; 0) &amp;&amp; (b) &gt; 0) || ((a) &lt; 0 &amp;&amp; (b) &lt; 0))</span>

<span class="cp">#define ENE_DRIVER_NAME		&quot;enecir&quot;</span>
<span class="cp">#define ENE_MAXGAP		250000	 </span><span class="cm">/* this is amount of time we wait</span>
<span class="cm">					 before turning the sampler, chosen</span>
<span class="cm">					 arbitry */</span><span class="cp"></span>

<span class="cp">#define space(len)	       (-(len))	 </span><span class="cm">/* add a space */</span><span class="cp"></span>

<span class="cm">/* software defines */</span>
<span class="cp">#define ENE_IRQ_RX		1</span>
<span class="cp">#define ENE_IRQ_TX		2</span>

<span class="cp">#define  ENE_HW_B		1	</span><span class="cm">/* 3926B */</span><span class="cp"></span>
<span class="cp">#define  ENE_HW_C		2	</span><span class="cm">/* 3926C */</span><span class="cp"></span>
<span class="cp">#define  ENE_HW_D		3	</span><span class="cm">/* 3926D */</span><span class="cp"></span>

<span class="cp">#define ene_printk(level, text, ...) \</span>
<span class="cp">	printk(level ENE_DRIVER_NAME &quot;: &quot; text, ## __VA_ARGS__)</span>

<span class="k">struct</span> <span class="n">ene_device</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">pnp_dev</span> <span class="o">*</span><span class="n">pnp_dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">lirc_driver</span> <span class="o">*</span><span class="n">lirc_driver</span><span class="p">;</span>

	<span class="cm">/* hw settings */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">hw_io</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">irq</span><span class="p">;</span>

	<span class="kt">int</span> <span class="n">hw_revision</span><span class="p">;</span>			<span class="cm">/* hardware revision */</span>
	<span class="kt">int</span> <span class="n">hw_learning_and_tx_capable</span><span class="p">;</span>		<span class="cm">/* learning capable */</span>
	<span class="kt">int</span> <span class="n">hw_gpio40_learning</span><span class="p">;</span>			<span class="cm">/* gpio40 is learning */</span>
	<span class="kt">int</span> <span class="n">hw_fan_as_normal_input</span><span class="p">;</span>	<span class="cm">/* fan input is used as regular input */</span>

	<span class="cm">/* device data */</span>
	<span class="kt">int</span> <span class="n">idle</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">fan_input_inuse</span><span class="p">;</span>

	<span class="kt">int</span> <span class="n">sample</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">in_use</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">timeval</span> <span class="n">gap_start</span><span class="p">;</span>
<span class="p">};</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
