
SAMR21_SIMPLE_EXAMPLE_STAR1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00013a78  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000009c  20000000  00013a78  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000231c  2000009c  00013b14  0003009c  2**2
                  ALLOC
  3 .stack        00000e00  200023b8  00015e30  0003009c  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  0003009c  2**0
                  CONTENTS, READONLY
  5 .comment      0000008c  00000000  00000000  000300c4  2**0
                  CONTENTS, READONLY
  6 .debug_info   00070e5a  00000000  00000000  00030150  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000ab80  00000000  00000000  000a0faa  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00016fa1  00000000  00000000  000abb2a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000010a8  00000000  00000000  000c2acb  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00001c88  00000000  00000000  000c3b73  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00013adc  00000000  00000000  000c57fb  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   000265a0  00000000  00000000  000d92d7  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00092f16  00000000  00000000  000ff877  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00003868  00000000  00000000  00192790  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
 */
enum status_code rtc_count_init(
		struct rtc_module *const module,
		Rtc *const hw,
		const struct rtc_count_config *const config)
{
       0:	b8 31 00 20 95 89 00 00 91 89 00 00 91 89 00 00     .1. ............
	...

	/* Reset module to hardware defaults. */
	rtc_count_reset(module);

	/* Save conf_struct internally for continued use. */
	module->mode                = config->mode;
      2c:	91 89 00 00 00 00 00 00 00 00 00 00 91 89 00 00     ................
	rtc_module->MODE0.CTRL.reg = RTC_MODE0_CTRL_MODE(0) | config->prescaler;
      3c:	91 89 00 00 91 89 00 00 91 89 00 00 91 89 00 00     ................
			rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_MODE(0);
      4c:	f5 67 00 00 41 64 00 00 91 89 00 00 91 89 00 00     .g..Ad..........
				rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_MATCHCLR;
      5c:	91 89 00 00 91 89 00 00 69 72 00 00 79 72 00 00     ........ir..yr..
				rtc_count_set_compare(module, config->compare_values[i],
      6c:	89 72 00 00 99 72 00 00 a9 72 00 00 b9 72 00 00     .r...r...r...r..
		rtc_module->MODE0.READREQ.reg |= RTC_READREQ_RCONT;
      7c:	91 89 00 00 91 89 00 00 91 89 00 00 71 86 00 00     ............q...
		rtc_module->MODE0.READREQ.reg |= RTC_READREQ_RREQ;
      8c:	81 86 00 00 91 86 00 00 00 00 00 00 00 00 00 00     ................
				return STATUS_ERR_INVALID_ARG;
      9c:	91 89 00 00 91 89 00 00 00 00 00 00 91 89 00 00     ................
	...

00002100 <__d_nv_mem_start>:
    2100:	ffffffff 	.word	0xffffffff
    2104:	ffffffff 	.word	0xffffffff
    2108:	ffffffff 	.word	0xffffffff
    210c:	ffffffff 	.word	0xffffffff
    2110:	ffffffff 	.word	0xffffffff
    2114:	ffffffff 	.word	0xffffffff
    2118:	ffffffff 	.word	0xffffffff
    211c:	ffffffff 	.word	0xffffffff
    2120:	ffffffff 	.word	0xffffffff
    2124:	ffffffff 	.word	0xffffffff
    2128:	ffffffff 	.word	0xffffffff
    212c:	ffffffff 	.word	0xffffffff
    2130:	ffffffff 	.word	0xffffffff
    2134:	ffffffff 	.word	0xffffffff
    2138:	ffffffff 	.word	0xffffffff
    213c:	ffffffff 	.word	0xffffffff
    2140:	ffffffff 	.word	0xffffffff
    2144:	ffffffff 	.word	0xffffffff
    2148:	ffffffff 	.word	0xffffffff
    214c:	ffffffff 	.word	0xffffffff
    2150:	ffffffff 	.word	0xffffffff
    2154:	ffffffff 	.word	0xffffffff
    2158:	ffffffff 	.word	0xffffffff
    215c:	ffffffff 	.word	0xffffffff
    2160:	ffffffff 	.word	0xffffffff
    2164:	ffffffff 	.word	0xffffffff
    2168:	ffffffff 	.word	0xffffffff
    216c:	ffffffff 	.word	0xffffffff
    2170:	ffffffff 	.word	0xffffffff
    2174:	ffffffff 	.word	0xffffffff
    2178:	ffffffff 	.word	0xffffffff
    217c:	ffffffff 	.word	0xffffffff
    2180:	ffffffff 	.word	0xffffffff
    2184:	ffffffff 	.word	0xffffffff
    2188:	ffffffff 	.word	0xffffffff
    218c:	ffffffff 	.word	0xffffffff
    2190:	ffffffff 	.word	0xffffffff
    2194:	ffffffff 	.word	0xffffffff
    2198:	ffffffff 	.word	0xffffffff
    219c:	ffffffff 	.word	0xffffffff
    21a0:	ffffffff 	.word	0xffffffff
    21a4:	ffffffff 	.word	0xffffffff
    21a8:	ffffffff 	.word	0xffffffff
    21ac:	ffffffff 	.word	0xffffffff
    21b0:	ffffffff 	.word	0xffffffff
    21b4:	ffffffff 	.word	0xffffffff
    21b8:	ffffffff 	.word	0xffffffff
    21bc:	ffffffff 	.word	0xffffffff
    21c0:	ffffffff 	.word	0xffffffff
    21c4:	ffffffff 	.word	0xffffffff
    21c8:	ffffffff 	.word	0xffffffff
    21cc:	ffffffff 	.word	0xffffffff
    21d0:	ffffffff 	.word	0xffffffff
    21d4:	ffffffff 	.word	0xffffffff
    21d8:	ffffffff 	.word	0xffffffff
    21dc:	ffffffff 	.word	0xffffffff
    21e0:	ffffffff 	.word	0xffffffff
    21e4:	ffffffff 	.word	0xffffffff
    21e8:	ffffffff 	.word	0xffffffff
    21ec:	ffffffff 	.word	0xffffffff
    21f0:	ffffffff 	.word	0xffffffff
    21f4:	ffffffff 	.word	0xffffffff
    21f8:	ffffffff 	.word	0xffffffff
    21fc:	ffffffff 	.word	0xffffffff
    2200:	ffffffff 	.word	0xffffffff
    2204:	ffffffff 	.word	0xffffffff
    2208:	ffffffff 	.word	0xffffffff
    220c:	ffffffff 	.word	0xffffffff
    2210:	ffffffff 	.word	0xffffffff
    2214:	ffffffff 	.word	0xffffffff
    2218:	ffffffff 	.word	0xffffffff
    221c:	ffffffff 	.word	0xffffffff
    2220:	ffffffff 	.word	0xffffffff
    2224:	ffffffff 	.word	0xffffffff
    2228:	ffffffff 	.word	0xffffffff
    222c:	ffffffff 	.word	0xffffffff
    2230:	ffffffff 	.word	0xffffffff
    2234:	ffffffff 	.word	0xffffffff
    2238:	ffffffff 	.word	0xffffffff
    223c:	ffffffff 	.word	0xffffffff
    2240:	ffffffff 	.word	0xffffffff
    2244:	ffffffff 	.word	0xffffffff
    2248:	ffffffff 	.word	0xffffffff
    224c:	ffffffff 	.word	0xffffffff
    2250:	ffffffff 	.word	0xffffffff
    2254:	ffffffff 	.word	0xffffffff
    2258:	ffffffff 	.word	0xffffffff
    225c:	ffffffff 	.word	0xffffffff
    2260:	ffffffff 	.word	0xffffffff
    2264:	ffffffff 	.word	0xffffffff
    2268:	ffffffff 	.word	0xffffffff
    226c:	ffffffff 	.word	0xffffffff
    2270:	ffffffff 	.word	0xffffffff
    2274:	ffffffff 	.word	0xffffffff
    2278:	ffffffff 	.word	0xffffffff
    227c:	ffffffff 	.word	0xffffffff
    2280:	ffffffff 	.word	0xffffffff
    2284:	ffffffff 	.word	0xffffffff
    2288:	ffffffff 	.word	0xffffffff
    228c:	ffffffff 	.word	0xffffffff
    2290:	ffffffff 	.word	0xffffffff
    2294:	ffffffff 	.word	0xffffffff
    2298:	ffffffff 	.word	0xffffffff
    229c:	ffffffff 	.word	0xffffffff
    22a0:	ffffffff 	.word	0xffffffff
    22a4:	ffffffff 	.word	0xffffffff
    22a8:	ffffffff 	.word	0xffffffff
    22ac:	ffffffff 	.word	0xffffffff
    22b0:	ffffffff 	.word	0xffffffff
    22b4:	ffffffff 	.word	0xffffffff
    22b8:	ffffffff 	.word	0xffffffff
    22bc:	ffffffff 	.word	0xffffffff
    22c0:	ffffffff 	.word	0xffffffff
    22c4:	ffffffff 	.word	0xffffffff
    22c8:	ffffffff 	.word	0xffffffff
    22cc:	ffffffff 	.word	0xffffffff
    22d0:	ffffffff 	.word	0xffffffff
    22d4:	ffffffff 	.word	0xffffffff
    22d8:	ffffffff 	.word	0xffffffff
    22dc:	ffffffff 	.word	0xffffffff
    22e0:	ffffffff 	.word	0xffffffff
    22e4:	ffffffff 	.word	0xffffffff
    22e8:	ffffffff 	.word	0xffffffff
    22ec:	ffffffff 	.word	0xffffffff
    22f0:	ffffffff 	.word	0xffffffff
    22f4:	ffffffff 	.word	0xffffffff
    22f8:	ffffffff 	.word	0xffffffff
    22fc:	ffffffff 	.word	0xffffffff
    2300:	ffffffff 	.word	0xffffffff
    2304:	ffffffff 	.word	0xffffffff
    2308:	ffffffff 	.word	0xffffffff
    230c:	ffffffff 	.word	0xffffffff
    2310:	ffffffff 	.word	0xffffffff
    2314:	ffffffff 	.word	0xffffffff
    2318:	ffffffff 	.word	0xffffffff
    231c:	ffffffff 	.word	0xffffffff
    2320:	ffffffff 	.word	0xffffffff
    2324:	ffffffff 	.word	0xffffffff
    2328:	ffffffff 	.word	0xffffffff
    232c:	ffffffff 	.word	0xffffffff
    2330:	ffffffff 	.word	0xffffffff
    2334:	ffffffff 	.word	0xffffffff
    2338:	ffffffff 	.word	0xffffffff
    233c:	ffffffff 	.word	0xffffffff
    2340:	ffffffff 	.word	0xffffffff
    2344:	ffffffff 	.word	0xffffffff
    2348:	ffffffff 	.word	0xffffffff
    234c:	ffffffff 	.word	0xffffffff
    2350:	ffffffff 	.word	0xffffffff
    2354:	ffffffff 	.word	0xffffffff
    2358:	ffffffff 	.word	0xffffffff
    235c:	ffffffff 	.word	0xffffffff
    2360:	ffffffff 	.word	0xffffffff
    2364:	ffffffff 	.word	0xffffffff
    2368:	ffffffff 	.word	0xffffffff
    236c:	ffffffff 	.word	0xffffffff
    2370:	ffffffff 	.word	0xffffffff
    2374:	ffffffff 	.word	0xffffffff
    2378:	ffffffff 	.word	0xffffffff
    237c:	ffffffff 	.word	0xffffffff
    2380:	ffffffff 	.word	0xffffffff
    2384:	ffffffff 	.word	0xffffffff
    2388:	ffffffff 	.word	0xffffffff
    238c:	ffffffff 	.word	0xffffffff
    2390:	ffffffff 	.word	0xffffffff
    2394:	ffffffff 	.word	0xffffffff
    2398:	ffffffff 	.word	0xffffffff
    239c:	ffffffff 	.word	0xffffffff
    23a0:	ffffffff 	.word	0xffffffff
    23a4:	ffffffff 	.word	0xffffffff
    23a8:	ffffffff 	.word	0xffffffff
    23ac:	ffffffff 	.word	0xffffffff
    23b0:	ffffffff 	.word	0xffffffff
    23b4:	ffffffff 	.word	0xffffffff
    23b8:	ffffffff 	.word	0xffffffff
    23bc:	ffffffff 	.word	0xffffffff
    23c0:	ffffffff 	.word	0xffffffff
    23c4:	ffffffff 	.word	0xffffffff
    23c8:	ffffffff 	.word	0xffffffff
    23cc:	ffffffff 	.word	0xffffffff
    23d0:	ffffffff 	.word	0xffffffff
    23d4:	ffffffff 	.word	0xffffffff
    23d8:	ffffffff 	.word	0xffffffff
    23dc:	ffffffff 	.word	0xffffffff
    23e0:	ffffffff 	.word	0xffffffff
    23e4:	ffffffff 	.word	0xffffffff
    23e8:	ffffffff 	.word	0xffffffff
    23ec:	ffffffff 	.word	0xffffffff
    23f0:	ffffffff 	.word	0xffffffff
    23f4:	ffffffff 	.word	0xffffffff
    23f8:	ffffffff 	.word	0xffffffff
    23fc:	ffffffff 	.word	0xffffffff
    2400:	ffffffff 	.word	0xffffffff
    2404:	ffffffff 	.word	0xffffffff
    2408:	ffffffff 	.word	0xffffffff
    240c:	ffffffff 	.word	0xffffffff
    2410:	ffffffff 	.word	0xffffffff
    2414:	ffffffff 	.word	0xffffffff
    2418:	ffffffff 	.word	0xffffffff
    241c:	ffffffff 	.word	0xffffffff
    2420:	ffffffff 	.word	0xffffffff
    2424:	ffffffff 	.word	0xffffffff
    2428:	ffffffff 	.word	0xffffffff
    242c:	ffffffff 	.word	0xffffffff
    2430:	ffffffff 	.word	0xffffffff
    2434:	ffffffff 	.word	0xffffffff
    2438:	ffffffff 	.word	0xffffffff
    243c:	ffffffff 	.word	0xffffffff
    2440:	ffffffff 	.word	0xffffffff
    2444:	ffffffff 	.word	0xffffffff
    2448:	ffffffff 	.word	0xffffffff
    244c:	ffffffff 	.word	0xffffffff
    2450:	ffffffff 	.word	0xffffffff
    2454:	ffffffff 	.word	0xffffffff
    2458:	ffffffff 	.word	0xffffffff
    245c:	ffffffff 	.word	0xffffffff
    2460:	ffffffff 	.word	0xffffffff
    2464:	ffffffff 	.word	0xffffffff
    2468:	ffffffff 	.word	0xffffffff
    246c:	ffffffff 	.word	0xffffffff
    2470:	ffffffff 	.word	0xffffffff
    2474:	ffffffff 	.word	0xffffffff
    2478:	ffffffff 	.word	0xffffffff
    247c:	ffffffff 	.word	0xffffffff
    2480:	ffffffff 	.word	0xffffffff
    2484:	ffffffff 	.word	0xffffffff
    2488:	ffffffff 	.word	0xffffffff
    248c:	ffffffff 	.word	0xffffffff
    2490:	ffffffff 	.word	0xffffffff
    2494:	ffffffff 	.word	0xffffffff
    2498:	ffffffff 	.word	0xffffffff
    249c:	ffffffff 	.word	0xffffffff
    24a0:	ffffffff 	.word	0xffffffff
    24a4:	ffffffff 	.word	0xffffffff
    24a8:	ffffffff 	.word	0xffffffff
    24ac:	ffffffff 	.word	0xffffffff
    24b0:	ffffffff 	.word	0xffffffff
    24b4:	ffffffff 	.word	0xffffffff
    24b8:	ffffffff 	.word	0xffffffff
    24bc:	ffffffff 	.word	0xffffffff
    24c0:	ffffffff 	.word	0xffffffff
    24c4:	ffffffff 	.word	0xffffffff
    24c8:	ffffffff 	.word	0xffffffff
    24cc:	ffffffff 	.word	0xffffffff
    24d0:	ffffffff 	.word	0xffffffff
    24d4:	ffffffff 	.word	0xffffffff
    24d8:	ffffffff 	.word	0xffffffff
    24dc:	ffffffff 	.word	0xffffffff
    24e0:	ffffffff 	.word	0xffffffff
    24e4:	ffffffff 	.word	0xffffffff
    24e8:	ffffffff 	.word	0xffffffff
    24ec:	ffffffff 	.word	0xffffffff
    24f0:	ffffffff 	.word	0xffffffff
    24f4:	ffffffff 	.word	0xffffffff
    24f8:	ffffffff 	.word	0xffffffff
    24fc:	ffffffff 	.word	0xffffffff
    2500:	ffffffff 	.word	0xffffffff
    2504:	ffffffff 	.word	0xffffffff
    2508:	ffffffff 	.word	0xffffffff
    250c:	ffffffff 	.word	0xffffffff
    2510:	ffffffff 	.word	0xffffffff
    2514:	ffffffff 	.word	0xffffffff
    2518:	ffffffff 	.word	0xffffffff
    251c:	ffffffff 	.word	0xffffffff
    2520:	ffffffff 	.word	0xffffffff
    2524:	ffffffff 	.word	0xffffffff
    2528:	ffffffff 	.word	0xffffffff
    252c:	ffffffff 	.word	0xffffffff
    2530:	ffffffff 	.word	0xffffffff
    2534:	ffffffff 	.word	0xffffffff
    2538:	ffffffff 	.word	0xffffffff
    253c:	ffffffff 	.word	0xffffffff
    2540:	ffffffff 	.word	0xffffffff
    2544:	ffffffff 	.word	0xffffffff
    2548:	ffffffff 	.word	0xffffffff
    254c:	ffffffff 	.word	0xffffffff
    2550:	ffffffff 	.word	0xffffffff
    2554:	ffffffff 	.word	0xffffffff
    2558:	ffffffff 	.word	0xffffffff
    255c:	ffffffff 	.word	0xffffffff
    2560:	ffffffff 	.word	0xffffffff
    2564:	ffffffff 	.word	0xffffffff
    2568:	ffffffff 	.word	0xffffffff
    256c:	ffffffff 	.word	0xffffffff
    2570:	ffffffff 	.word	0xffffffff
    2574:	ffffffff 	.word	0xffffffff
    2578:	ffffffff 	.word	0xffffffff
    257c:	ffffffff 	.word	0xffffffff
    2580:	ffffffff 	.word	0xffffffff
    2584:	ffffffff 	.word	0xffffffff
    2588:	ffffffff 	.word	0xffffffff
    258c:	ffffffff 	.word	0xffffffff
    2590:	ffffffff 	.word	0xffffffff
    2594:	ffffffff 	.word	0xffffffff
    2598:	ffffffff 	.word	0xffffffff
    259c:	ffffffff 	.word	0xffffffff
    25a0:	ffffffff 	.word	0xffffffff
    25a4:	ffffffff 	.word	0xffffffff
    25a8:	ffffffff 	.word	0xffffffff
    25ac:	ffffffff 	.word	0xffffffff
    25b0:	ffffffff 	.word	0xffffffff
    25b4:	ffffffff 	.word	0xffffffff
    25b8:	ffffffff 	.word	0xffffffff
    25bc:	ffffffff 	.word	0xffffffff
    25c0:	ffffffff 	.word	0xffffffff
    25c4:	ffffffff 	.word	0xffffffff
    25c8:	ffffffff 	.word	0xffffffff
    25cc:	ffffffff 	.word	0xffffffff
    25d0:	ffffffff 	.word	0xffffffff
    25d4:	ffffffff 	.word	0xffffffff
    25d8:	ffffffff 	.word	0xffffffff
    25dc:	ffffffff 	.word	0xffffffff
    25e0:	ffffffff 	.word	0xffffffff
    25e4:	ffffffff 	.word	0xffffffff
    25e8:	ffffffff 	.word	0xffffffff
    25ec:	ffffffff 	.word	0xffffffff
    25f0:	ffffffff 	.word	0xffffffff
    25f4:	ffffffff 	.word	0xffffffff
    25f8:	ffffffff 	.word	0xffffffff
    25fc:	ffffffff 	.word	0xffffffff
    2600:	ffffffff 	.word	0xffffffff
    2604:	ffffffff 	.word	0xffffffff
    2608:	ffffffff 	.word	0xffffffff
    260c:	ffffffff 	.word	0xffffffff
    2610:	ffffffff 	.word	0xffffffff
    2614:	ffffffff 	.word	0xffffffff
    2618:	ffffffff 	.word	0xffffffff
    261c:	ffffffff 	.word	0xffffffff
    2620:	ffffffff 	.word	0xffffffff
    2624:	ffffffff 	.word	0xffffffff
    2628:	ffffffff 	.word	0xffffffff
    262c:	ffffffff 	.word	0xffffffff
    2630:	ffffffff 	.word	0xffffffff
    2634:	ffffffff 	.word	0xffffffff
    2638:	ffffffff 	.word	0xffffffff
    263c:	ffffffff 	.word	0xffffffff
    2640:	ffffffff 	.word	0xffffffff
    2644:	ffffffff 	.word	0xffffffff
    2648:	ffffffff 	.word	0xffffffff
    264c:	ffffffff 	.word	0xffffffff
    2650:	ffffffff 	.word	0xffffffff
    2654:	ffffffff 	.word	0xffffffff
    2658:	ffffffff 	.word	0xffffffff
    265c:	ffffffff 	.word	0xffffffff
    2660:	ffffffff 	.word	0xffffffff
    2664:	ffffffff 	.word	0xffffffff
    2668:	ffffffff 	.word	0xffffffff
    266c:	ffffffff 	.word	0xffffffff
    2670:	ffffffff 	.word	0xffffffff
    2674:	ffffffff 	.word	0xffffffff
    2678:	ffffffff 	.word	0xffffffff
    267c:	ffffffff 	.word	0xffffffff
    2680:	ffffffff 	.word	0xffffffff
    2684:	ffffffff 	.word	0xffffffff
    2688:	ffffffff 	.word	0xffffffff
    268c:	ffffffff 	.word	0xffffffff
    2690:	ffffffff 	.word	0xffffffff
    2694:	ffffffff 	.word	0xffffffff
    2698:	ffffffff 	.word	0xffffffff
    269c:	ffffffff 	.word	0xffffffff
    26a0:	ffffffff 	.word	0xffffffff
    26a4:	ffffffff 	.word	0xffffffff
    26a8:	ffffffff 	.word	0xffffffff
    26ac:	ffffffff 	.word	0xffffffff
    26b0:	ffffffff 	.word	0xffffffff
    26b4:	ffffffff 	.word	0xffffffff
    26b8:	ffffffff 	.word	0xffffffff
    26bc:	ffffffff 	.word	0xffffffff
    26c0:	ffffffff 	.word	0xffffffff
    26c4:	ffffffff 	.word	0xffffffff
    26c8:	ffffffff 	.word	0xffffffff
    26cc:	ffffffff 	.word	0xffffffff
    26d0:	ffffffff 	.word	0xffffffff
    26d4:	ffffffff 	.word	0xffffffff
    26d8:	ffffffff 	.word	0xffffffff
    26dc:	ffffffff 	.word	0xffffffff
    26e0:	ffffffff 	.word	0xffffffff
    26e4:	ffffffff 	.word	0xffffffff
    26e8:	ffffffff 	.word	0xffffffff
    26ec:	ffffffff 	.word	0xffffffff
    26f0:	ffffffff 	.word	0xffffffff
    26f4:	ffffffff 	.word	0xffffffff
    26f8:	ffffffff 	.word	0xffffffff
    26fc:	ffffffff 	.word	0xffffffff
    2700:	ffffffff 	.word	0xffffffff
    2704:	ffffffff 	.word	0xffffffff
    2708:	ffffffff 	.word	0xffffffff
    270c:	ffffffff 	.word	0xffffffff
    2710:	ffffffff 	.word	0xffffffff
    2714:	ffffffff 	.word	0xffffffff
    2718:	ffffffff 	.word	0xffffffff
    271c:	ffffffff 	.word	0xffffffff
    2720:	ffffffff 	.word	0xffffffff
    2724:	ffffffff 	.word	0xffffffff
    2728:	ffffffff 	.word	0xffffffff
    272c:	ffffffff 	.word	0xffffffff
    2730:	ffffffff 	.word	0xffffffff
    2734:	ffffffff 	.word	0xffffffff
    2738:	ffffffff 	.word	0xffffffff
    273c:	ffffffff 	.word	0xffffffff
    2740:	ffffffff 	.word	0xffffffff
    2744:	ffffffff 	.word	0xffffffff
    2748:	ffffffff 	.word	0xffffffff
    274c:	ffffffff 	.word	0xffffffff
    2750:	ffffffff 	.word	0xffffffff
    2754:	ffffffff 	.word	0xffffffff
    2758:	ffffffff 	.word	0xffffffff
    275c:	ffffffff 	.word	0xffffffff
    2760:	ffffffff 	.word	0xffffffff
    2764:	ffffffff 	.word	0xffffffff
    2768:	ffffffff 	.word	0xffffffff
    276c:	ffffffff 	.word	0xffffffff
    2770:	ffffffff 	.word	0xffffffff
    2774:	ffffffff 	.word	0xffffffff
    2778:	ffffffff 	.word	0xffffffff
    277c:	ffffffff 	.word	0xffffffff
    2780:	ffffffff 	.word	0xffffffff
    2784:	ffffffff 	.word	0xffffffff
    2788:	ffffffff 	.word	0xffffffff
    278c:	ffffffff 	.word	0xffffffff
    2790:	ffffffff 	.word	0xffffffff
    2794:	ffffffff 	.word	0xffffffff
    2798:	ffffffff 	.word	0xffffffff
    279c:	ffffffff 	.word	0xffffffff
    27a0:	ffffffff 	.word	0xffffffff
    27a4:	ffffffff 	.word	0xffffffff
    27a8:	ffffffff 	.word	0xffffffff
    27ac:	ffffffff 	.word	0xffffffff
    27b0:	ffffffff 	.word	0xffffffff
    27b4:	ffffffff 	.word	0xffffffff
    27b8:	ffffffff 	.word	0xffffffff
    27bc:	ffffffff 	.word	0xffffffff
    27c0:	ffffffff 	.word	0xffffffff
    27c4:	ffffffff 	.word	0xffffffff
    27c8:	ffffffff 	.word	0xffffffff
    27cc:	ffffffff 	.word	0xffffffff
    27d0:	ffffffff 	.word	0xffffffff
    27d4:	ffffffff 	.word	0xffffffff
    27d8:	ffffffff 	.word	0xffffffff
    27dc:	ffffffff 	.word	0xffffffff
    27e0:	ffffffff 	.word	0xffffffff
    27e4:	ffffffff 	.word	0xffffffff
    27e8:	ffffffff 	.word	0xffffffff
    27ec:	ffffffff 	.word	0xffffffff
    27f0:	ffffffff 	.word	0xffffffff
    27f4:	ffffffff 	.word	0xffffffff
    27f8:	ffffffff 	.word	0xffffffff
    27fc:	ffffffff 	.word	0xffffffff
    2800:	ffffffff 	.word	0xffffffff
    2804:	ffffffff 	.word	0xffffffff
    2808:	ffffffff 	.word	0xffffffff
    280c:	ffffffff 	.word	0xffffffff
    2810:	ffffffff 	.word	0xffffffff
    2814:	ffffffff 	.word	0xffffffff
    2818:	ffffffff 	.word	0xffffffff
    281c:	ffffffff 	.word	0xffffffff
    2820:	ffffffff 	.word	0xffffffff
    2824:	ffffffff 	.word	0xffffffff
    2828:	ffffffff 	.word	0xffffffff
    282c:	ffffffff 	.word	0xffffffff
    2830:	ffffffff 	.word	0xffffffff
    2834:	ffffffff 	.word	0xffffffff
    2838:	ffffffff 	.word	0xffffffff
    283c:	ffffffff 	.word	0xffffffff
    2840:	ffffffff 	.word	0xffffffff
    2844:	ffffffff 	.word	0xffffffff
    2848:	ffffffff 	.word	0xffffffff
    284c:	ffffffff 	.word	0xffffffff
    2850:	ffffffff 	.word	0xffffffff
    2854:	ffffffff 	.word	0xffffffff
    2858:	ffffffff 	.word	0xffffffff
    285c:	ffffffff 	.word	0xffffffff
    2860:	ffffffff 	.word	0xffffffff
    2864:	ffffffff 	.word	0xffffffff
    2868:	ffffffff 	.word	0xffffffff
    286c:	ffffffff 	.word	0xffffffff
    2870:	ffffffff 	.word	0xffffffff
    2874:	ffffffff 	.word	0xffffffff
    2878:	ffffffff 	.word	0xffffffff
    287c:	ffffffff 	.word	0xffffffff
    2880:	ffffffff 	.word	0xffffffff
    2884:	ffffffff 	.word	0xffffffff
    2888:	ffffffff 	.word	0xffffffff
    288c:	ffffffff 	.word	0xffffffff
    2890:	ffffffff 	.word	0xffffffff
    2894:	ffffffff 	.word	0xffffffff
    2898:	ffffffff 	.word	0xffffffff
    289c:	ffffffff 	.word	0xffffffff
    28a0:	ffffffff 	.word	0xffffffff
    28a4:	ffffffff 	.word	0xffffffff
    28a8:	ffffffff 	.word	0xffffffff
    28ac:	ffffffff 	.word	0xffffffff
    28b0:	ffffffff 	.word	0xffffffff
    28b4:	ffffffff 	.word	0xffffffff
    28b8:	ffffffff 	.word	0xffffffff
    28bc:	ffffffff 	.word	0xffffffff
    28c0:	ffffffff 	.word	0xffffffff
    28c4:	ffffffff 	.word	0xffffffff
    28c8:	ffffffff 	.word	0xffffffff
    28cc:	ffffffff 	.word	0xffffffff
    28d0:	ffffffff 	.word	0xffffffff
    28d4:	ffffffff 	.word	0xffffffff
    28d8:	ffffffff 	.word	0xffffffff
    28dc:	ffffffff 	.word	0xffffffff
    28e0:	ffffffff 	.word	0xffffffff
    28e4:	ffffffff 	.word	0xffffffff
    28e8:	ffffffff 	.word	0xffffffff
    28ec:	ffffffff 	.word	0xffffffff
    28f0:	ffffffff 	.word	0xffffffff
    28f4:	ffffffff 	.word	0xffffffff
    28f8:	ffffffff 	.word	0xffffffff
    28fc:	ffffffff 	.word	0xffffffff
    2900:	ffffffff 	.word	0xffffffff
    2904:	ffffffff 	.word	0xffffffff
    2908:	ffffffff 	.word	0xffffffff
    290c:	ffffffff 	.word	0xffffffff
    2910:	ffffffff 	.word	0xffffffff
    2914:	ffffffff 	.word	0xffffffff
    2918:	ffffffff 	.word	0xffffffff
    291c:	ffffffff 	.word	0xffffffff
    2920:	ffffffff 	.word	0xffffffff
    2924:	ffffffff 	.word	0xffffffff
    2928:	ffffffff 	.word	0xffffffff
    292c:	ffffffff 	.word	0xffffffff
    2930:	ffffffff 	.word	0xffffffff
    2934:	ffffffff 	.word	0xffffffff
    2938:	ffffffff 	.word	0xffffffff
    293c:	ffffffff 	.word	0xffffffff
    2940:	ffffffff 	.word	0xffffffff
    2944:	ffffffff 	.word	0xffffffff
    2948:	ffffffff 	.word	0xffffffff
    294c:	ffffffff 	.word	0xffffffff
    2950:	ffffffff 	.word	0xffffffff
    2954:	ffffffff 	.word	0xffffffff
    2958:	ffffffff 	.word	0xffffffff
    295c:	ffffffff 	.word	0xffffffff
    2960:	ffffffff 	.word	0xffffffff
    2964:	ffffffff 	.word	0xffffffff
    2968:	ffffffff 	.word	0xffffffff
    296c:	ffffffff 	.word	0xffffffff
    2970:	ffffffff 	.word	0xffffffff
    2974:	ffffffff 	.word	0xffffffff
    2978:	ffffffff 	.word	0xffffffff
    297c:	ffffffff 	.word	0xffffffff
    2980:	ffffffff 	.word	0xffffffff
    2984:	ffffffff 	.word	0xffffffff
    2988:	ffffffff 	.word	0xffffffff
    298c:	ffffffff 	.word	0xffffffff
    2990:	ffffffff 	.word	0xffffffff
    2994:	ffffffff 	.word	0xffffffff
    2998:	ffffffff 	.word	0xffffffff
    299c:	ffffffff 	.word	0xffffffff
    29a0:	ffffffff 	.word	0xffffffff
    29a4:	ffffffff 	.word	0xffffffff
    29a8:	ffffffff 	.word	0xffffffff
    29ac:	ffffffff 	.word	0xffffffff
    29b0:	ffffffff 	.word	0xffffffff
    29b4:	ffffffff 	.word	0xffffffff
    29b8:	ffffffff 	.word	0xffffffff
    29bc:	ffffffff 	.word	0xffffffff
    29c0:	ffffffff 	.word	0xffffffff
    29c4:	ffffffff 	.word	0xffffffff
    29c8:	ffffffff 	.word	0xffffffff
    29cc:	ffffffff 	.word	0xffffffff
    29d0:	ffffffff 	.word	0xffffffff
    29d4:	ffffffff 	.word	0xffffffff
    29d8:	ffffffff 	.word	0xffffffff
    29dc:	ffffffff 	.word	0xffffffff
    29e0:	ffffffff 	.word	0xffffffff
    29e4:	ffffffff 	.word	0xffffffff
    29e8:	ffffffff 	.word	0xffffffff
    29ec:	ffffffff 	.word	0xffffffff
    29f0:	ffffffff 	.word	0xffffffff
    29f4:	ffffffff 	.word	0xffffffff
    29f8:	ffffffff 	.word	0xffffffff
    29fc:	ffffffff 	.word	0xffffffff
    2a00:	ffffffff 	.word	0xffffffff
    2a04:	ffffffff 	.word	0xffffffff
    2a08:	ffffffff 	.word	0xffffffff
    2a0c:	ffffffff 	.word	0xffffffff
    2a10:	ffffffff 	.word	0xffffffff
    2a14:	ffffffff 	.word	0xffffffff
    2a18:	ffffffff 	.word	0xffffffff
    2a1c:	ffffffff 	.word	0xffffffff
    2a20:	ffffffff 	.word	0xffffffff
    2a24:	ffffffff 	.word	0xffffffff
    2a28:	ffffffff 	.word	0xffffffff
    2a2c:	ffffffff 	.word	0xffffffff
    2a30:	ffffffff 	.word	0xffffffff
    2a34:	ffffffff 	.word	0xffffffff
    2a38:	ffffffff 	.word	0xffffffff
    2a3c:	ffffffff 	.word	0xffffffff
    2a40:	ffffffff 	.word	0xffffffff
    2a44:	ffffffff 	.word	0xffffffff
    2a48:	ffffffff 	.word	0xffffffff
    2a4c:	ffffffff 	.word	0xffffffff
    2a50:	ffffffff 	.word	0xffffffff
    2a54:	ffffffff 	.word	0xffffffff
    2a58:	ffffffff 	.word	0xffffffff
    2a5c:	ffffffff 	.word	0xffffffff
    2a60:	ffffffff 	.word	0xffffffff
    2a64:	ffffffff 	.word	0xffffffff
    2a68:	ffffffff 	.word	0xffffffff
    2a6c:	ffffffff 	.word	0xffffffff
    2a70:	ffffffff 	.word	0xffffffff
    2a74:	ffffffff 	.word	0xffffffff
    2a78:	ffffffff 	.word	0xffffffff
    2a7c:	ffffffff 	.word	0xffffffff
    2a80:	ffffffff 	.word	0xffffffff
    2a84:	ffffffff 	.word	0xffffffff
    2a88:	ffffffff 	.word	0xffffffff
    2a8c:	ffffffff 	.word	0xffffffff
    2a90:	ffffffff 	.word	0xffffffff
    2a94:	ffffffff 	.word	0xffffffff
    2a98:	ffffffff 	.word	0xffffffff
    2a9c:	ffffffff 	.word	0xffffffff
    2aa0:	ffffffff 	.word	0xffffffff
    2aa4:	ffffffff 	.word	0xffffffff
    2aa8:	ffffffff 	.word	0xffffffff
    2aac:	ffffffff 	.word	0xffffffff
    2ab0:	ffffffff 	.word	0xffffffff
    2ab4:	ffffffff 	.word	0xffffffff
    2ab8:	ffffffff 	.word	0xffffffff
    2abc:	ffffffff 	.word	0xffffffff
    2ac0:	ffffffff 	.word	0xffffffff
    2ac4:	ffffffff 	.word	0xffffffff
    2ac8:	ffffffff 	.word	0xffffffff
    2acc:	ffffffff 	.word	0xffffffff
    2ad0:	ffffffff 	.word	0xffffffff
    2ad4:	ffffffff 	.word	0xffffffff
    2ad8:	ffffffff 	.word	0xffffffff
    2adc:	ffffffff 	.word	0xffffffff
    2ae0:	ffffffff 	.word	0xffffffff
    2ae4:	ffffffff 	.word	0xffffffff
    2ae8:	ffffffff 	.word	0xffffffff
    2aec:	ffffffff 	.word	0xffffffff
    2af0:	ffffffff 	.word	0xffffffff
    2af4:	ffffffff 	.word	0xffffffff
    2af8:	ffffffff 	.word	0xffffffff
    2afc:	ffffffff 	.word	0xffffffff
    2b00:	ffffffff 	.word	0xffffffff
    2b04:	ffffffff 	.word	0xffffffff
    2b08:	ffffffff 	.word	0xffffffff
    2b0c:	ffffffff 	.word	0xffffffff
    2b10:	ffffffff 	.word	0xffffffff
    2b14:	ffffffff 	.word	0xffffffff
    2b18:	ffffffff 	.word	0xffffffff
    2b1c:	ffffffff 	.word	0xffffffff
    2b20:	ffffffff 	.word	0xffffffff
    2b24:	ffffffff 	.word	0xffffffff
    2b28:	ffffffff 	.word	0xffffffff
    2b2c:	ffffffff 	.word	0xffffffff
    2b30:	ffffffff 	.word	0xffffffff
    2b34:	ffffffff 	.word	0xffffffff
    2b38:	ffffffff 	.word	0xffffffff
    2b3c:	ffffffff 	.word	0xffffffff
    2b40:	ffffffff 	.word	0xffffffff
    2b44:	ffffffff 	.word	0xffffffff
    2b48:	ffffffff 	.word	0xffffffff
    2b4c:	ffffffff 	.word	0xffffffff
    2b50:	ffffffff 	.word	0xffffffff
    2b54:	ffffffff 	.word	0xffffffff
    2b58:	ffffffff 	.word	0xffffffff
    2b5c:	ffffffff 	.word	0xffffffff
    2b60:	ffffffff 	.word	0xffffffff
    2b64:	ffffffff 	.word	0xffffffff
    2b68:	ffffffff 	.word	0xffffffff
    2b6c:	ffffffff 	.word	0xffffffff
    2b70:	ffffffff 	.word	0xffffffff
    2b74:	ffffffff 	.word	0xffffffff
    2b78:	ffffffff 	.word	0xffffffff
    2b7c:	ffffffff 	.word	0xffffffff
    2b80:	ffffffff 	.word	0xffffffff
    2b84:	ffffffff 	.word	0xffffffff
    2b88:	ffffffff 	.word	0xffffffff
    2b8c:	ffffffff 	.word	0xffffffff
    2b90:	ffffffff 	.word	0xffffffff
    2b94:	ffffffff 	.word	0xffffffff
    2b98:	ffffffff 	.word	0xffffffff
    2b9c:	ffffffff 	.word	0xffffffff
    2ba0:	ffffffff 	.word	0xffffffff
    2ba4:	ffffffff 	.word	0xffffffff
    2ba8:	ffffffff 	.word	0xffffffff
    2bac:	ffffffff 	.word	0xffffffff
    2bb0:	ffffffff 	.word	0xffffffff
    2bb4:	ffffffff 	.word	0xffffffff
    2bb8:	ffffffff 	.word	0xffffffff
    2bbc:	ffffffff 	.word	0xffffffff
    2bc0:	ffffffff 	.word	0xffffffff
    2bc4:	ffffffff 	.word	0xffffffff
    2bc8:	ffffffff 	.word	0xffffffff
    2bcc:	ffffffff 	.word	0xffffffff
    2bd0:	ffffffff 	.word	0xffffffff
    2bd4:	ffffffff 	.word	0xffffffff
    2bd8:	ffffffff 	.word	0xffffffff
    2bdc:	ffffffff 	.word	0xffffffff
    2be0:	ffffffff 	.word	0xffffffff
    2be4:	ffffffff 	.word	0xffffffff
    2be8:	ffffffff 	.word	0xffffffff
    2bec:	ffffffff 	.word	0xffffffff
    2bf0:	ffffffff 	.word	0xffffffff
    2bf4:	ffffffff 	.word	0xffffffff
    2bf8:	ffffffff 	.word	0xffffffff
    2bfc:	ffffffff 	.word	0xffffffff
    2c00:	ffffffff 	.word	0xffffffff
    2c04:	ffffffff 	.word	0xffffffff
    2c08:	ffffffff 	.word	0xffffffff
    2c0c:	ffffffff 	.word	0xffffffff
    2c10:	ffffffff 	.word	0xffffffff
    2c14:	ffffffff 	.word	0xffffffff
    2c18:	ffffffff 	.word	0xffffffff
    2c1c:	ffffffff 	.word	0xffffffff
    2c20:	ffffffff 	.word	0xffffffff
    2c24:	ffffffff 	.word	0xffffffff
    2c28:	ffffffff 	.word	0xffffffff
    2c2c:	ffffffff 	.word	0xffffffff
    2c30:	ffffffff 	.word	0xffffffff
    2c34:	ffffffff 	.word	0xffffffff
    2c38:	ffffffff 	.word	0xffffffff
    2c3c:	ffffffff 	.word	0xffffffff
    2c40:	ffffffff 	.word	0xffffffff
    2c44:	ffffffff 	.word	0xffffffff
    2c48:	ffffffff 	.word	0xffffffff
    2c4c:	ffffffff 	.word	0xffffffff
    2c50:	ffffffff 	.word	0xffffffff
    2c54:	ffffffff 	.word	0xffffffff
    2c58:	ffffffff 	.word	0xffffffff
    2c5c:	ffffffff 	.word	0xffffffff
    2c60:	ffffffff 	.word	0xffffffff
    2c64:	ffffffff 	.word	0xffffffff
    2c68:	ffffffff 	.word	0xffffffff
    2c6c:	ffffffff 	.word	0xffffffff
    2c70:	ffffffff 	.word	0xffffffff
    2c74:	ffffffff 	.word	0xffffffff
    2c78:	ffffffff 	.word	0xffffffff
    2c7c:	ffffffff 	.word	0xffffffff
    2c80:	ffffffff 	.word	0xffffffff
    2c84:	ffffffff 	.word	0xffffffff
    2c88:	ffffffff 	.word	0xffffffff
    2c8c:	ffffffff 	.word	0xffffffff
    2c90:	ffffffff 	.word	0xffffffff
    2c94:	ffffffff 	.word	0xffffffff
    2c98:	ffffffff 	.word	0xffffffff
    2c9c:	ffffffff 	.word	0xffffffff
    2ca0:	ffffffff 	.word	0xffffffff
    2ca4:	ffffffff 	.word	0xffffffff
    2ca8:	ffffffff 	.word	0xffffffff
    2cac:	ffffffff 	.word	0xffffffff
    2cb0:	ffffffff 	.word	0xffffffff
    2cb4:	ffffffff 	.word	0xffffffff
    2cb8:	ffffffff 	.word	0xffffffff
    2cbc:	ffffffff 	.word	0xffffffff
    2cc0:	ffffffff 	.word	0xffffffff
    2cc4:	ffffffff 	.word	0xffffffff
    2cc8:	ffffffff 	.word	0xffffffff
    2ccc:	ffffffff 	.word	0xffffffff
    2cd0:	ffffffff 	.word	0xffffffff
    2cd4:	ffffffff 	.word	0xffffffff
    2cd8:	ffffffff 	.word	0xffffffff
    2cdc:	ffffffff 	.word	0xffffffff
    2ce0:	ffffffff 	.word	0xffffffff
    2ce4:	ffffffff 	.word	0xffffffff
    2ce8:	ffffffff 	.word	0xffffffff
    2cec:	ffffffff 	.word	0xffffffff
    2cf0:	ffffffff 	.word	0xffffffff
    2cf4:	ffffffff 	.word	0xffffffff
    2cf8:	ffffffff 	.word	0xffffffff
    2cfc:	ffffffff 	.word	0xffffffff
    2d00:	ffffffff 	.word	0xffffffff
    2d04:	ffffffff 	.word	0xffffffff
    2d08:	ffffffff 	.word	0xffffffff
    2d0c:	ffffffff 	.word	0xffffffff
    2d10:	ffffffff 	.word	0xffffffff
    2d14:	ffffffff 	.word	0xffffffff
    2d18:	ffffffff 	.word	0xffffffff
    2d1c:	ffffffff 	.word	0xffffffff
    2d20:	ffffffff 	.word	0xffffffff
    2d24:	ffffffff 	.word	0xffffffff
    2d28:	ffffffff 	.word	0xffffffff
    2d2c:	ffffffff 	.word	0xffffffff
    2d30:	ffffffff 	.word	0xffffffff
    2d34:	ffffffff 	.word	0xffffffff
    2d38:	ffffffff 	.word	0xffffffff
    2d3c:	ffffffff 	.word	0xffffffff
    2d40:	ffffffff 	.word	0xffffffff
    2d44:	ffffffff 	.word	0xffffffff
    2d48:	ffffffff 	.word	0xffffffff
    2d4c:	ffffffff 	.word	0xffffffff
    2d50:	ffffffff 	.word	0xffffffff
    2d54:	ffffffff 	.word	0xffffffff
    2d58:	ffffffff 	.word	0xffffffff
    2d5c:	ffffffff 	.word	0xffffffff
    2d60:	ffffffff 	.word	0xffffffff
    2d64:	ffffffff 	.word	0xffffffff
    2d68:	ffffffff 	.word	0xffffffff
    2d6c:	ffffffff 	.word	0xffffffff
    2d70:	ffffffff 	.word	0xffffffff
    2d74:	ffffffff 	.word	0xffffffff
    2d78:	ffffffff 	.word	0xffffffff
    2d7c:	ffffffff 	.word	0xffffffff
    2d80:	ffffffff 	.word	0xffffffff
    2d84:	ffffffff 	.word	0xffffffff
    2d88:	ffffffff 	.word	0xffffffff
    2d8c:	ffffffff 	.word	0xffffffff
    2d90:	ffffffff 	.word	0xffffffff
    2d94:	ffffffff 	.word	0xffffffff
    2d98:	ffffffff 	.word	0xffffffff
    2d9c:	ffffffff 	.word	0xffffffff
    2da0:	ffffffff 	.word	0xffffffff
    2da4:	ffffffff 	.word	0xffffffff
    2da8:	ffffffff 	.word	0xffffffff
    2dac:	ffffffff 	.word	0xffffffff
    2db0:	ffffffff 	.word	0xffffffff
    2db4:	ffffffff 	.word	0xffffffff
    2db8:	ffffffff 	.word	0xffffffff
    2dbc:	ffffffff 	.word	0xffffffff
    2dc0:	ffffffff 	.word	0xffffffff
    2dc4:	ffffffff 	.word	0xffffffff
    2dc8:	ffffffff 	.word	0xffffffff
    2dcc:	ffffffff 	.word	0xffffffff
    2dd0:	ffffffff 	.word	0xffffffff
    2dd4:	ffffffff 	.word	0xffffffff
    2dd8:	ffffffff 	.word	0xffffffff
    2ddc:	ffffffff 	.word	0xffffffff
    2de0:	ffffffff 	.word	0xffffffff
    2de4:	ffffffff 	.word	0xffffffff
    2de8:	ffffffff 	.word	0xffffffff
    2dec:	ffffffff 	.word	0xffffffff
    2df0:	ffffffff 	.word	0xffffffff
    2df4:	ffffffff 	.word	0xffffffff
    2df8:	ffffffff 	.word	0xffffffff
    2dfc:	ffffffff 	.word	0xffffffff
    2e00:	ffffffff 	.word	0xffffffff
    2e04:	ffffffff 	.word	0xffffffff
    2e08:	ffffffff 	.word	0xffffffff
    2e0c:	ffffffff 	.word	0xffffffff
    2e10:	ffffffff 	.word	0xffffffff
    2e14:	ffffffff 	.word	0xffffffff
    2e18:	ffffffff 	.word	0xffffffff
    2e1c:	ffffffff 	.word	0xffffffff
    2e20:	ffffffff 	.word	0xffffffff
    2e24:	ffffffff 	.word	0xffffffff
    2e28:	ffffffff 	.word	0xffffffff
    2e2c:	ffffffff 	.word	0xffffffff
    2e30:	ffffffff 	.word	0xffffffff
    2e34:	ffffffff 	.word	0xffffffff
    2e38:	ffffffff 	.word	0xffffffff
    2e3c:	ffffffff 	.word	0xffffffff
    2e40:	ffffffff 	.word	0xffffffff
    2e44:	ffffffff 	.word	0xffffffff
    2e48:	ffffffff 	.word	0xffffffff
    2e4c:	ffffffff 	.word	0xffffffff
    2e50:	ffffffff 	.word	0xffffffff
    2e54:	ffffffff 	.word	0xffffffff
    2e58:	ffffffff 	.word	0xffffffff
    2e5c:	ffffffff 	.word	0xffffffff
    2e60:	ffffffff 	.word	0xffffffff
    2e64:	ffffffff 	.word	0xffffffff
    2e68:	ffffffff 	.word	0xffffffff
    2e6c:	ffffffff 	.word	0xffffffff
    2e70:	ffffffff 	.word	0xffffffff
    2e74:	ffffffff 	.word	0xffffffff
    2e78:	ffffffff 	.word	0xffffffff
    2e7c:	ffffffff 	.word	0xffffffff
    2e80:	ffffffff 	.word	0xffffffff
    2e84:	ffffffff 	.word	0xffffffff
    2e88:	ffffffff 	.word	0xffffffff
    2e8c:	ffffffff 	.word	0xffffffff
    2e90:	ffffffff 	.word	0xffffffff
    2e94:	ffffffff 	.word	0xffffffff
    2e98:	ffffffff 	.word	0xffffffff
    2e9c:	ffffffff 	.word	0xffffffff
    2ea0:	ffffffff 	.word	0xffffffff
    2ea4:	ffffffff 	.word	0xffffffff
    2ea8:	ffffffff 	.word	0xffffffff
    2eac:	ffffffff 	.word	0xffffffff
    2eb0:	ffffffff 	.word	0xffffffff
    2eb4:	ffffffff 	.word	0xffffffff
    2eb8:	ffffffff 	.word	0xffffffff
    2ebc:	ffffffff 	.word	0xffffffff
    2ec0:	ffffffff 	.word	0xffffffff
    2ec4:	ffffffff 	.word	0xffffffff
    2ec8:	ffffffff 	.word	0xffffffff
    2ecc:	ffffffff 	.word	0xffffffff
    2ed0:	ffffffff 	.word	0xffffffff
    2ed4:	ffffffff 	.word	0xffffffff
    2ed8:	ffffffff 	.word	0xffffffff
    2edc:	ffffffff 	.word	0xffffffff
    2ee0:	ffffffff 	.word	0xffffffff
    2ee4:	ffffffff 	.word	0xffffffff
    2ee8:	ffffffff 	.word	0xffffffff
    2eec:	ffffffff 	.word	0xffffffff
    2ef0:	ffffffff 	.word	0xffffffff
    2ef4:	ffffffff 	.word	0xffffffff
    2ef8:	ffffffff 	.word	0xffffffff
    2efc:	ffffffff 	.word	0xffffffff
    2f00:	ffffffff 	.word	0xffffffff
    2f04:	ffffffff 	.word	0xffffffff
    2f08:	ffffffff 	.word	0xffffffff
    2f0c:	ffffffff 	.word	0xffffffff
    2f10:	ffffffff 	.word	0xffffffff
    2f14:	ffffffff 	.word	0xffffffff
    2f18:	ffffffff 	.word	0xffffffff
    2f1c:	ffffffff 	.word	0xffffffff
    2f20:	ffffffff 	.word	0xffffffff
    2f24:	ffffffff 	.word	0xffffffff
    2f28:	ffffffff 	.word	0xffffffff
    2f2c:	ffffffff 	.word	0xffffffff
    2f30:	ffffffff 	.word	0xffffffff
    2f34:	ffffffff 	.word	0xffffffff
    2f38:	ffffffff 	.word	0xffffffff
    2f3c:	ffffffff 	.word	0xffffffff
    2f40:	ffffffff 	.word	0xffffffff
    2f44:	ffffffff 	.word	0xffffffff
    2f48:	ffffffff 	.word	0xffffffff
    2f4c:	ffffffff 	.word	0xffffffff
    2f50:	ffffffff 	.word	0xffffffff
    2f54:	ffffffff 	.word	0xffffffff
    2f58:	ffffffff 	.word	0xffffffff
    2f5c:	ffffffff 	.word	0xffffffff
    2f60:	ffffffff 	.word	0xffffffff
    2f64:	ffffffff 	.word	0xffffffff
    2f68:	ffffffff 	.word	0xffffffff
    2f6c:	ffffffff 	.word	0xffffffff
    2f70:	ffffffff 	.word	0xffffffff
    2f74:	ffffffff 	.word	0xffffffff
    2f78:	ffffffff 	.word	0xffffffff
    2f7c:	ffffffff 	.word	0xffffffff
    2f80:	ffffffff 	.word	0xffffffff
    2f84:	ffffffff 	.word	0xffffffff
    2f88:	ffffffff 	.word	0xffffffff
    2f8c:	ffffffff 	.word	0xffffffff
    2f90:	ffffffff 	.word	0xffffffff
    2f94:	ffffffff 	.word	0xffffffff
    2f98:	ffffffff 	.word	0xffffffff
    2f9c:	ffffffff 	.word	0xffffffff
    2fa0:	ffffffff 	.word	0xffffffff
    2fa4:	ffffffff 	.word	0xffffffff
    2fa8:	ffffffff 	.word	0xffffffff
    2fac:	ffffffff 	.word	0xffffffff
    2fb0:	ffffffff 	.word	0xffffffff
    2fb4:	ffffffff 	.word	0xffffffff
    2fb8:	ffffffff 	.word	0xffffffff
    2fbc:	ffffffff 	.word	0xffffffff
    2fc0:	ffffffff 	.word	0xffffffff
    2fc4:	ffffffff 	.word	0xffffffff
    2fc8:	ffffffff 	.word	0xffffffff
    2fcc:	ffffffff 	.word	0xffffffff
    2fd0:	ffffffff 	.word	0xffffffff
    2fd4:	ffffffff 	.word	0xffffffff
    2fd8:	ffffffff 	.word	0xffffffff
    2fdc:	ffffffff 	.word	0xffffffff
    2fe0:	ffffffff 	.word	0xffffffff
    2fe4:	ffffffff 	.word	0xffffffff
    2fe8:	ffffffff 	.word	0xffffffff
    2fec:	ffffffff 	.word	0xffffffff
    2ff0:	ffffffff 	.word	0xffffffff
    2ff4:	ffffffff 	.word	0xffffffff
    2ff8:	ffffffff 	.word	0xffffffff
    2ffc:	ffffffff 	.word	0xffffffff
    3000:	ffffffff 	.word	0xffffffff
    3004:	ffffffff 	.word	0xffffffff
    3008:	ffffffff 	.word	0xffffffff
    300c:	ffffffff 	.word	0xffffffff
    3010:	ffffffff 	.word	0xffffffff
    3014:	ffffffff 	.word	0xffffffff
    3018:	ffffffff 	.word	0xffffffff
    301c:	ffffffff 	.word	0xffffffff
    3020:	ffffffff 	.word	0xffffffff
    3024:	ffffffff 	.word	0xffffffff
    3028:	ffffffff 	.word	0xffffffff
    302c:	ffffffff 	.word	0xffffffff
    3030:	ffffffff 	.word	0xffffffff
    3034:	ffffffff 	.word	0xffffffff
    3038:	ffffffff 	.word	0xffffffff
    303c:	ffffffff 	.word	0xffffffff
    3040:	ffffffff 	.word	0xffffffff
    3044:	ffffffff 	.word	0xffffffff
    3048:	ffffffff 	.word	0xffffffff
    304c:	ffffffff 	.word	0xffffffff
    3050:	ffffffff 	.word	0xffffffff
    3054:	ffffffff 	.word	0xffffffff
    3058:	ffffffff 	.word	0xffffffff
    305c:	ffffffff 	.word	0xffffffff
    3060:	ffffffff 	.word	0xffffffff
    3064:	ffffffff 	.word	0xffffffff
    3068:	ffffffff 	.word	0xffffffff
    306c:	ffffffff 	.word	0xffffffff
    3070:	ffffffff 	.word	0xffffffff
    3074:	ffffffff 	.word	0xffffffff
    3078:	ffffffff 	.word	0xffffffff
    307c:	ffffffff 	.word	0xffffffff
    3080:	ffffffff 	.word	0xffffffff
    3084:	ffffffff 	.word	0xffffffff
    3088:	ffffffff 	.word	0xffffffff
    308c:	ffffffff 	.word	0xffffffff
    3090:	ffffffff 	.word	0xffffffff
    3094:	ffffffff 	.word	0xffffffff
    3098:	ffffffff 	.word	0xffffffff
    309c:	ffffffff 	.word	0xffffffff
    30a0:	ffffffff 	.word	0xffffffff
    30a4:	ffffffff 	.word	0xffffffff
    30a8:	ffffffff 	.word	0xffffffff
    30ac:	ffffffff 	.word	0xffffffff
    30b0:	ffffffff 	.word	0xffffffff
    30b4:	ffffffff 	.word	0xffffffff
    30b8:	ffffffff 	.word	0xffffffff
    30bc:	ffffffff 	.word	0xffffffff
    30c0:	ffffffff 	.word	0xffffffff
    30c4:	ffffffff 	.word	0xffffffff
    30c8:	ffffffff 	.word	0xffffffff
    30cc:	ffffffff 	.word	0xffffffff
    30d0:	ffffffff 	.word	0xffffffff
    30d4:	ffffffff 	.word	0xffffffff
    30d8:	ffffffff 	.word	0xffffffff
    30dc:	ffffffff 	.word	0xffffffff
    30e0:	ffffffff 	.word	0xffffffff
    30e4:	ffffffff 	.word	0xffffffff
    30e8:	ffffffff 	.word	0xffffffff
    30ec:	ffffffff 	.word	0xffffffff
    30f0:	ffffffff 	.word	0xffffffff
    30f4:	ffffffff 	.word	0xffffffff
    30f8:	ffffffff 	.word	0xffffffff
    30fc:	ffffffff 	.word	0xffffffff
    3100:	ffffffff 	.word	0xffffffff
    3104:	ffffffff 	.word	0xffffffff
    3108:	ffffffff 	.word	0xffffffff
    310c:	ffffffff 	.word	0xffffffff
    3110:	ffffffff 	.word	0xffffffff
    3114:	ffffffff 	.word	0xffffffff
    3118:	ffffffff 	.word	0xffffffff
    311c:	ffffffff 	.word	0xffffffff
    3120:	ffffffff 	.word	0xffffffff
    3124:	ffffffff 	.word	0xffffffff
    3128:	ffffffff 	.word	0xffffffff
    312c:	ffffffff 	.word	0xffffffff
    3130:	ffffffff 	.word	0xffffffff
    3134:	ffffffff 	.word	0xffffffff
    3138:	ffffffff 	.word	0xffffffff
    313c:	ffffffff 	.word	0xffffffff
    3140:	ffffffff 	.word	0xffffffff
    3144:	ffffffff 	.word	0xffffffff
    3148:	ffffffff 	.word	0xffffffff
    314c:	ffffffff 	.word	0xffffffff
    3150:	ffffffff 	.word	0xffffffff
    3154:	ffffffff 	.word	0xffffffff
    3158:	ffffffff 	.word	0xffffffff
    315c:	ffffffff 	.word	0xffffffff
    3160:	ffffffff 	.word	0xffffffff
    3164:	ffffffff 	.word	0xffffffff
    3168:	ffffffff 	.word	0xffffffff
    316c:	ffffffff 	.word	0xffffffff
    3170:	ffffffff 	.word	0xffffffff
    3174:	ffffffff 	.word	0xffffffff
    3178:	ffffffff 	.word	0xffffffff
    317c:	ffffffff 	.word	0xffffffff
    3180:	ffffffff 	.word	0xffffffff
    3184:	ffffffff 	.word	0xffffffff
    3188:	ffffffff 	.word	0xffffffff
    318c:	ffffffff 	.word	0xffffffff
    3190:	ffffffff 	.word	0xffffffff
    3194:	ffffffff 	.word	0xffffffff
    3198:	ffffffff 	.word	0xffffffff
    319c:	ffffffff 	.word	0xffffffff
    31a0:	ffffffff 	.word	0xffffffff
    31a4:	ffffffff 	.word	0xffffffff
    31a8:	ffffffff 	.word	0xffffffff
    31ac:	ffffffff 	.word	0xffffffff
    31b0:	ffffffff 	.word	0xffffffff
    31b4:	ffffffff 	.word	0xffffffff
    31b8:	ffffffff 	.word	0xffffffff
    31bc:	ffffffff 	.word	0xffffffff
    31c0:	ffffffff 	.word	0xffffffff
    31c4:	ffffffff 	.word	0xffffffff
    31c8:	ffffffff 	.word	0xffffffff
    31cc:	ffffffff 	.word	0xffffffff
    31d0:	ffffffff 	.word	0xffffffff
    31d4:	ffffffff 	.word	0xffffffff
    31d8:	ffffffff 	.word	0xffffffff
    31dc:	ffffffff 	.word	0xffffffff
    31e0:	ffffffff 	.word	0xffffffff
    31e4:	ffffffff 	.word	0xffffffff
    31e8:	ffffffff 	.word	0xffffffff
    31ec:	ffffffff 	.word	0xffffffff
    31f0:	ffffffff 	.word	0xffffffff
    31f4:	ffffffff 	.word	0xffffffff
    31f8:	ffffffff 	.word	0xffffffff
    31fc:	ffffffff 	.word	0xffffffff
    3200:	ffffffff 	.word	0xffffffff
    3204:	ffffffff 	.word	0xffffffff
    3208:	ffffffff 	.word	0xffffffff
    320c:	ffffffff 	.word	0xffffffff
    3210:	ffffffff 	.word	0xffffffff
    3214:	ffffffff 	.word	0xffffffff
    3218:	ffffffff 	.word	0xffffffff
    321c:	ffffffff 	.word	0xffffffff
    3220:	ffffffff 	.word	0xffffffff
    3224:	ffffffff 	.word	0xffffffff
    3228:	ffffffff 	.word	0xffffffff
    322c:	ffffffff 	.word	0xffffffff
    3230:	ffffffff 	.word	0xffffffff
    3234:	ffffffff 	.word	0xffffffff
    3238:	ffffffff 	.word	0xffffffff
    323c:	ffffffff 	.word	0xffffffff
    3240:	ffffffff 	.word	0xffffffff
    3244:	ffffffff 	.word	0xffffffff
    3248:	ffffffff 	.word	0xffffffff
    324c:	ffffffff 	.word	0xffffffff
    3250:	ffffffff 	.word	0xffffffff
    3254:	ffffffff 	.word	0xffffffff
    3258:	ffffffff 	.word	0xffffffff
    325c:	ffffffff 	.word	0xffffffff
    3260:	ffffffff 	.word	0xffffffff
    3264:	ffffffff 	.word	0xffffffff
    3268:	ffffffff 	.word	0xffffffff
    326c:	ffffffff 	.word	0xffffffff
    3270:	ffffffff 	.word	0xffffffff
    3274:	ffffffff 	.word	0xffffffff
    3278:	ffffffff 	.word	0xffffffff
    327c:	ffffffff 	.word	0xffffffff
    3280:	ffffffff 	.word	0xffffffff
    3284:	ffffffff 	.word	0xffffffff
    3288:	ffffffff 	.word	0xffffffff
    328c:	ffffffff 	.word	0xffffffff
    3290:	ffffffff 	.word	0xffffffff
    3294:	ffffffff 	.word	0xffffffff
    3298:	ffffffff 	.word	0xffffffff
    329c:	ffffffff 	.word	0xffffffff
    32a0:	ffffffff 	.word	0xffffffff
    32a4:	ffffffff 	.word	0xffffffff
    32a8:	ffffffff 	.word	0xffffffff
    32ac:	ffffffff 	.word	0xffffffff
    32b0:	ffffffff 	.word	0xffffffff
    32b4:	ffffffff 	.word	0xffffffff
    32b8:	ffffffff 	.word	0xffffffff
    32bc:	ffffffff 	.word	0xffffffff
    32c0:	ffffffff 	.word	0xffffffff
    32c4:	ffffffff 	.word	0xffffffff
    32c8:	ffffffff 	.word	0xffffffff
    32cc:	ffffffff 	.word	0xffffffff
    32d0:	ffffffff 	.word	0xffffffff
    32d4:	ffffffff 	.word	0xffffffff
    32d8:	ffffffff 	.word	0xffffffff
    32dc:	ffffffff 	.word	0xffffffff
    32e0:	ffffffff 	.word	0xffffffff
    32e4:	ffffffff 	.word	0xffffffff
    32e8:	ffffffff 	.word	0xffffffff
    32ec:	ffffffff 	.word	0xffffffff
    32f0:	ffffffff 	.word	0xffffffff
    32f4:	ffffffff 	.word	0xffffffff
    32f8:	ffffffff 	.word	0xffffffff
    32fc:	ffffffff 	.word	0xffffffff
    3300:	ffffffff 	.word	0xffffffff
    3304:	ffffffff 	.word	0xffffffff
    3308:	ffffffff 	.word	0xffffffff
    330c:	ffffffff 	.word	0xffffffff
    3310:	ffffffff 	.word	0xffffffff
    3314:	ffffffff 	.word	0xffffffff
    3318:	ffffffff 	.word	0xffffffff
    331c:	ffffffff 	.word	0xffffffff
    3320:	ffffffff 	.word	0xffffffff
    3324:	ffffffff 	.word	0xffffffff
    3328:	ffffffff 	.word	0xffffffff
    332c:	ffffffff 	.word	0xffffffff
    3330:	ffffffff 	.word	0xffffffff
    3334:	ffffffff 	.word	0xffffffff
    3338:	ffffffff 	.word	0xffffffff
    333c:	ffffffff 	.word	0xffffffff
    3340:	ffffffff 	.word	0xffffffff
    3344:	ffffffff 	.word	0xffffffff
    3348:	ffffffff 	.word	0xffffffff
    334c:	ffffffff 	.word	0xffffffff
    3350:	ffffffff 	.word	0xffffffff
    3354:	ffffffff 	.word	0xffffffff
    3358:	ffffffff 	.word	0xffffffff
    335c:	ffffffff 	.word	0xffffffff
    3360:	ffffffff 	.word	0xffffffff
    3364:	ffffffff 	.word	0xffffffff
    3368:	ffffffff 	.word	0xffffffff
    336c:	ffffffff 	.word	0xffffffff
    3370:	ffffffff 	.word	0xffffffff
    3374:	ffffffff 	.word	0xffffffff
    3378:	ffffffff 	.word	0xffffffff
    337c:	ffffffff 	.word	0xffffffff
    3380:	ffffffff 	.word	0xffffffff
    3384:	ffffffff 	.word	0xffffffff
    3388:	ffffffff 	.word	0xffffffff
    338c:	ffffffff 	.word	0xffffffff
    3390:	ffffffff 	.word	0xffffffff
    3394:	ffffffff 	.word	0xffffffff
    3398:	ffffffff 	.word	0xffffffff
    339c:	ffffffff 	.word	0xffffffff
    33a0:	ffffffff 	.word	0xffffffff
    33a4:	ffffffff 	.word	0xffffffff
    33a8:	ffffffff 	.word	0xffffffff
    33ac:	ffffffff 	.word	0xffffffff
    33b0:	ffffffff 	.word	0xffffffff
    33b4:	ffffffff 	.word	0xffffffff
    33b8:	ffffffff 	.word	0xffffffff
    33bc:	ffffffff 	.word	0xffffffff
    33c0:	ffffffff 	.word	0xffffffff
    33c4:	ffffffff 	.word	0xffffffff
    33c8:	ffffffff 	.word	0xffffffff
    33cc:	ffffffff 	.word	0xffffffff
    33d0:	ffffffff 	.word	0xffffffff
    33d4:	ffffffff 	.word	0xffffffff
    33d8:	ffffffff 	.word	0xffffffff
    33dc:	ffffffff 	.word	0xffffffff
    33e0:	ffffffff 	.word	0xffffffff
    33e4:	ffffffff 	.word	0xffffffff
    33e8:	ffffffff 	.word	0xffffffff
    33ec:	ffffffff 	.word	0xffffffff
    33f0:	ffffffff 	.word	0xffffffff
    33f4:	ffffffff 	.word	0xffffffff
    33f8:	ffffffff 	.word	0xffffffff
    33fc:	ffffffff 	.word	0xffffffff
    3400:	ffffffff 	.word	0xffffffff
    3404:	ffffffff 	.word	0xffffffff
    3408:	ffffffff 	.word	0xffffffff
    340c:	ffffffff 	.word	0xffffffff
    3410:	ffffffff 	.word	0xffffffff
    3414:	ffffffff 	.word	0xffffffff
    3418:	ffffffff 	.word	0xffffffff
    341c:	ffffffff 	.word	0xffffffff
    3420:	ffffffff 	.word	0xffffffff
    3424:	ffffffff 	.word	0xffffffff
    3428:	ffffffff 	.word	0xffffffff
    342c:	ffffffff 	.word	0xffffffff
    3430:	ffffffff 	.word	0xffffffff
    3434:	ffffffff 	.word	0xffffffff
    3438:	ffffffff 	.word	0xffffffff
    343c:	ffffffff 	.word	0xffffffff
    3440:	ffffffff 	.word	0xffffffff
    3444:	ffffffff 	.word	0xffffffff
    3448:	ffffffff 	.word	0xffffffff
    344c:	ffffffff 	.word	0xffffffff
    3450:	ffffffff 	.word	0xffffffff
    3454:	ffffffff 	.word	0xffffffff
    3458:	ffffffff 	.word	0xffffffff
    345c:	ffffffff 	.word	0xffffffff
    3460:	ffffffff 	.word	0xffffffff
    3464:	ffffffff 	.word	0xffffffff
    3468:	ffffffff 	.word	0xffffffff
    346c:	ffffffff 	.word	0xffffffff
    3470:	ffffffff 	.word	0xffffffff
    3474:	ffffffff 	.word	0xffffffff
    3478:	ffffffff 	.word	0xffffffff
    347c:	ffffffff 	.word	0xffffffff
    3480:	ffffffff 	.word	0xffffffff
    3484:	ffffffff 	.word	0xffffffff
    3488:	ffffffff 	.word	0xffffffff
    348c:	ffffffff 	.word	0xffffffff
    3490:	ffffffff 	.word	0xffffffff
    3494:	ffffffff 	.word	0xffffffff
    3498:	ffffffff 	.word	0xffffffff
    349c:	ffffffff 	.word	0xffffffff
    34a0:	ffffffff 	.word	0xffffffff
    34a4:	ffffffff 	.word	0xffffffff
    34a8:	ffffffff 	.word	0xffffffff
    34ac:	ffffffff 	.word	0xffffffff
    34b0:	ffffffff 	.word	0xffffffff
    34b4:	ffffffff 	.word	0xffffffff
    34b8:	ffffffff 	.word	0xffffffff
    34bc:	ffffffff 	.word	0xffffffff
    34c0:	ffffffff 	.word	0xffffffff
    34c4:	ffffffff 	.word	0xffffffff
    34c8:	ffffffff 	.word	0xffffffff
    34cc:	ffffffff 	.word	0xffffffff
    34d0:	ffffffff 	.word	0xffffffff
    34d4:	ffffffff 	.word	0xffffffff
    34d8:	ffffffff 	.word	0xffffffff
    34dc:	ffffffff 	.word	0xffffffff
    34e0:	ffffffff 	.word	0xffffffff
    34e4:	ffffffff 	.word	0xffffffff
    34e8:	ffffffff 	.word	0xffffffff
    34ec:	ffffffff 	.word	0xffffffff
    34f0:	ffffffff 	.word	0xffffffff
    34f4:	ffffffff 	.word	0xffffffff
    34f8:	ffffffff 	.word	0xffffffff
    34fc:	ffffffff 	.word	0xffffffff
    3500:	ffffffff 	.word	0xffffffff
    3504:	ffffffff 	.word	0xffffffff
    3508:	ffffffff 	.word	0xffffffff
    350c:	ffffffff 	.word	0xffffffff
    3510:	ffffffff 	.word	0xffffffff
    3514:	ffffffff 	.word	0xffffffff
    3518:	ffffffff 	.word	0xffffffff
    351c:	ffffffff 	.word	0xffffffff
    3520:	ffffffff 	.word	0xffffffff
    3524:	ffffffff 	.word	0xffffffff
    3528:	ffffffff 	.word	0xffffffff
    352c:	ffffffff 	.word	0xffffffff
    3530:	ffffffff 	.word	0xffffffff
    3534:	ffffffff 	.word	0xffffffff
    3538:	ffffffff 	.word	0xffffffff
    353c:	ffffffff 	.word	0xffffffff
    3540:	ffffffff 	.word	0xffffffff
    3544:	ffffffff 	.word	0xffffffff
    3548:	ffffffff 	.word	0xffffffff
    354c:	ffffffff 	.word	0xffffffff
    3550:	ffffffff 	.word	0xffffffff
    3554:	ffffffff 	.word	0xffffffff
    3558:	ffffffff 	.word	0xffffffff
    355c:	ffffffff 	.word	0xffffffff
    3560:	ffffffff 	.word	0xffffffff
    3564:	ffffffff 	.word	0xffffffff
    3568:	ffffffff 	.word	0xffffffff
    356c:	ffffffff 	.word	0xffffffff
    3570:	ffffffff 	.word	0xffffffff
    3574:	ffffffff 	.word	0xffffffff
    3578:	ffffffff 	.word	0xffffffff
    357c:	ffffffff 	.word	0xffffffff
    3580:	ffffffff 	.word	0xffffffff
    3584:	ffffffff 	.word	0xffffffff
    3588:	ffffffff 	.word	0xffffffff
    358c:	ffffffff 	.word	0xffffffff
    3590:	ffffffff 	.word	0xffffffff
    3594:	ffffffff 	.word	0xffffffff
    3598:	ffffffff 	.word	0xffffffff
    359c:	ffffffff 	.word	0xffffffff
    35a0:	ffffffff 	.word	0xffffffff
    35a4:	ffffffff 	.word	0xffffffff
    35a8:	ffffffff 	.word	0xffffffff
    35ac:	ffffffff 	.word	0xffffffff
    35b0:	ffffffff 	.word	0xffffffff
    35b4:	ffffffff 	.word	0xffffffff
    35b8:	ffffffff 	.word	0xffffffff
    35bc:	ffffffff 	.word	0xffffffff
    35c0:	ffffffff 	.word	0xffffffff
    35c4:	ffffffff 	.word	0xffffffff
    35c8:	ffffffff 	.word	0xffffffff
    35cc:	ffffffff 	.word	0xffffffff
    35d0:	ffffffff 	.word	0xffffffff
    35d4:	ffffffff 	.word	0xffffffff
    35d8:	ffffffff 	.word	0xffffffff
    35dc:	ffffffff 	.word	0xffffffff
    35e0:	ffffffff 	.word	0xffffffff
    35e4:	ffffffff 	.word	0xffffffff
    35e8:	ffffffff 	.word	0xffffffff
    35ec:	ffffffff 	.word	0xffffffff
    35f0:	ffffffff 	.word	0xffffffff
    35f4:	ffffffff 	.word	0xffffffff
    35f8:	ffffffff 	.word	0xffffffff
    35fc:	ffffffff 	.word	0xffffffff
    3600:	ffffffff 	.word	0xffffffff
    3604:	ffffffff 	.word	0xffffffff
    3608:	ffffffff 	.word	0xffffffff
    360c:	ffffffff 	.word	0xffffffff
    3610:	ffffffff 	.word	0xffffffff
    3614:	ffffffff 	.word	0xffffffff
    3618:	ffffffff 	.word	0xffffffff
    361c:	ffffffff 	.word	0xffffffff
    3620:	ffffffff 	.word	0xffffffff
    3624:	ffffffff 	.word	0xffffffff
    3628:	ffffffff 	.word	0xffffffff
    362c:	ffffffff 	.word	0xffffffff
    3630:	ffffffff 	.word	0xffffffff
    3634:	ffffffff 	.word	0xffffffff
    3638:	ffffffff 	.word	0xffffffff
    363c:	ffffffff 	.word	0xffffffff
    3640:	ffffffff 	.word	0xffffffff
    3644:	ffffffff 	.word	0xffffffff
    3648:	ffffffff 	.word	0xffffffff
    364c:	ffffffff 	.word	0xffffffff
    3650:	ffffffff 	.word	0xffffffff
    3654:	ffffffff 	.word	0xffffffff
    3658:	ffffffff 	.word	0xffffffff
    365c:	ffffffff 	.word	0xffffffff
    3660:	ffffffff 	.word	0xffffffff
    3664:	ffffffff 	.word	0xffffffff
    3668:	ffffffff 	.word	0xffffffff
    366c:	ffffffff 	.word	0xffffffff
    3670:	ffffffff 	.word	0xffffffff
    3674:	ffffffff 	.word	0xffffffff
    3678:	ffffffff 	.word	0xffffffff
    367c:	ffffffff 	.word	0xffffffff
    3680:	ffffffff 	.word	0xffffffff
    3684:	ffffffff 	.word	0xffffffff
    3688:	ffffffff 	.word	0xffffffff
    368c:	ffffffff 	.word	0xffffffff
    3690:	ffffffff 	.word	0xffffffff
    3694:	ffffffff 	.word	0xffffffff
    3698:	ffffffff 	.word	0xffffffff
    369c:	ffffffff 	.word	0xffffffff
    36a0:	ffffffff 	.word	0xffffffff
    36a4:	ffffffff 	.word	0xffffffff
    36a8:	ffffffff 	.word	0xffffffff
    36ac:	ffffffff 	.word	0xffffffff
    36b0:	ffffffff 	.word	0xffffffff
    36b4:	ffffffff 	.word	0xffffffff
    36b8:	ffffffff 	.word	0xffffffff
    36bc:	ffffffff 	.word	0xffffffff
    36c0:	ffffffff 	.word	0xffffffff
    36c4:	ffffffff 	.word	0xffffffff
    36c8:	ffffffff 	.word	0xffffffff
    36cc:	ffffffff 	.word	0xffffffff
    36d0:	ffffffff 	.word	0xffffffff
    36d4:	ffffffff 	.word	0xffffffff
    36d8:	ffffffff 	.word	0xffffffff
    36dc:	ffffffff 	.word	0xffffffff
    36e0:	ffffffff 	.word	0xffffffff
    36e4:	ffffffff 	.word	0xffffffff
    36e8:	ffffffff 	.word	0xffffffff
    36ec:	ffffffff 	.word	0xffffffff
    36f0:	ffffffff 	.word	0xffffffff
    36f4:	ffffffff 	.word	0xffffffff
    36f8:	ffffffff 	.word	0xffffffff
    36fc:	ffffffff 	.word	0xffffffff
    3700:	ffffffff 	.word	0xffffffff
    3704:	ffffffff 	.word	0xffffffff
    3708:	ffffffff 	.word	0xffffffff
    370c:	ffffffff 	.word	0xffffffff
    3710:	ffffffff 	.word	0xffffffff
    3714:	ffffffff 	.word	0xffffffff
    3718:	ffffffff 	.word	0xffffffff
    371c:	ffffffff 	.word	0xffffffff
    3720:	ffffffff 	.word	0xffffffff
    3724:	ffffffff 	.word	0xffffffff
    3728:	ffffffff 	.word	0xffffffff
    372c:	ffffffff 	.word	0xffffffff
    3730:	ffffffff 	.word	0xffffffff
    3734:	ffffffff 	.word	0xffffffff
    3738:	ffffffff 	.word	0xffffffff
    373c:	ffffffff 	.word	0xffffffff
    3740:	ffffffff 	.word	0xffffffff
    3744:	ffffffff 	.word	0xffffffff
    3748:	ffffffff 	.word	0xffffffff
    374c:	ffffffff 	.word	0xffffffff
    3750:	ffffffff 	.word	0xffffffff
    3754:	ffffffff 	.word	0xffffffff
    3758:	ffffffff 	.word	0xffffffff
    375c:	ffffffff 	.word	0xffffffff
    3760:	ffffffff 	.word	0xffffffff
    3764:	ffffffff 	.word	0xffffffff
    3768:	ffffffff 	.word	0xffffffff
    376c:	ffffffff 	.word	0xffffffff
    3770:	ffffffff 	.word	0xffffffff
    3774:	ffffffff 	.word	0xffffffff
    3778:	ffffffff 	.word	0xffffffff
    377c:	ffffffff 	.word	0xffffffff
    3780:	ffffffff 	.word	0xffffffff
    3784:	ffffffff 	.word	0xffffffff
    3788:	ffffffff 	.word	0xffffffff
    378c:	ffffffff 	.word	0xffffffff
    3790:	ffffffff 	.word	0xffffffff
    3794:	ffffffff 	.word	0xffffffff
    3798:	ffffffff 	.word	0xffffffff
    379c:	ffffffff 	.word	0xffffffff
    37a0:	ffffffff 	.word	0xffffffff
    37a4:	ffffffff 	.word	0xffffffff
    37a8:	ffffffff 	.word	0xffffffff
    37ac:	ffffffff 	.word	0xffffffff
    37b0:	ffffffff 	.word	0xffffffff
    37b4:	ffffffff 	.word	0xffffffff
    37b8:	ffffffff 	.word	0xffffffff
    37bc:	ffffffff 	.word	0xffffffff
    37c0:	ffffffff 	.word	0xffffffff
    37c4:	ffffffff 	.word	0xffffffff
    37c8:	ffffffff 	.word	0xffffffff
    37cc:	ffffffff 	.word	0xffffffff
    37d0:	ffffffff 	.word	0xffffffff
    37d4:	ffffffff 	.word	0xffffffff
    37d8:	ffffffff 	.word	0xffffffff
    37dc:	ffffffff 	.word	0xffffffff
    37e0:	ffffffff 	.word	0xffffffff
    37e4:	ffffffff 	.word	0xffffffff
    37e8:	ffffffff 	.word	0xffffffff
    37ec:	ffffffff 	.word	0xffffffff
    37f0:	ffffffff 	.word	0xffffffff
    37f4:	ffffffff 	.word	0xffffffff
    37f8:	ffffffff 	.word	0xffffffff
    37fc:	ffffffff 	.word	0xffffffff
    3800:	ffffffff 	.word	0xffffffff
    3804:	ffffffff 	.word	0xffffffff
    3808:	ffffffff 	.word	0xffffffff
    380c:	ffffffff 	.word	0xffffffff
    3810:	ffffffff 	.word	0xffffffff
    3814:	ffffffff 	.word	0xffffffff
    3818:	ffffffff 	.word	0xffffffff
    381c:	ffffffff 	.word	0xffffffff
    3820:	ffffffff 	.word	0xffffffff
    3824:	ffffffff 	.word	0xffffffff
    3828:	ffffffff 	.word	0xffffffff
    382c:	ffffffff 	.word	0xffffffff
    3830:	ffffffff 	.word	0xffffffff
    3834:	ffffffff 	.word	0xffffffff
    3838:	ffffffff 	.word	0xffffffff
    383c:	ffffffff 	.word	0xffffffff
    3840:	ffffffff 	.word	0xffffffff
    3844:	ffffffff 	.word	0xffffffff
    3848:	ffffffff 	.word	0xffffffff
    384c:	ffffffff 	.word	0xffffffff
    3850:	ffffffff 	.word	0xffffffff
    3854:	ffffffff 	.word	0xffffffff
    3858:	ffffffff 	.word	0xffffffff
    385c:	ffffffff 	.word	0xffffffff
    3860:	ffffffff 	.word	0xffffffff
    3864:	ffffffff 	.word	0xffffffff
    3868:	ffffffff 	.word	0xffffffff
    386c:	ffffffff 	.word	0xffffffff
    3870:	ffffffff 	.word	0xffffffff
    3874:	ffffffff 	.word	0xffffffff
    3878:	ffffffff 	.word	0xffffffff
    387c:	ffffffff 	.word	0xffffffff
    3880:	ffffffff 	.word	0xffffffff
    3884:	ffffffff 	.word	0xffffffff
    3888:	ffffffff 	.word	0xffffffff
    388c:	ffffffff 	.word	0xffffffff
    3890:	ffffffff 	.word	0xffffffff
    3894:	ffffffff 	.word	0xffffffff
    3898:	ffffffff 	.word	0xffffffff
    389c:	ffffffff 	.word	0xffffffff
    38a0:	ffffffff 	.word	0xffffffff
    38a4:	ffffffff 	.word	0xffffffff
    38a8:	ffffffff 	.word	0xffffffff
    38ac:	ffffffff 	.word	0xffffffff
    38b0:	ffffffff 	.word	0xffffffff
    38b4:	ffffffff 	.word	0xffffffff
    38b8:	ffffffff 	.word	0xffffffff
    38bc:	ffffffff 	.word	0xffffffff
    38c0:	ffffffff 	.word	0xffffffff
    38c4:	ffffffff 	.word	0xffffffff
    38c8:	ffffffff 	.word	0xffffffff
    38cc:	ffffffff 	.word	0xffffffff
    38d0:	ffffffff 	.word	0xffffffff
    38d4:	ffffffff 	.word	0xffffffff
    38d8:	ffffffff 	.word	0xffffffff
    38dc:	ffffffff 	.word	0xffffffff
    38e0:	ffffffff 	.word	0xffffffff
    38e4:	ffffffff 	.word	0xffffffff
    38e8:	ffffffff 	.word	0xffffffff
    38ec:	ffffffff 	.word	0xffffffff
    38f0:	ffffffff 	.word	0xffffffff
    38f4:	ffffffff 	.word	0xffffffff
    38f8:	ffffffff 	.word	0xffffffff
    38fc:	ffffffff 	.word	0xffffffff
    3900:	ffffffff 	.word	0xffffffff
    3904:	ffffffff 	.word	0xffffffff
    3908:	ffffffff 	.word	0xffffffff
    390c:	ffffffff 	.word	0xffffffff
    3910:	ffffffff 	.word	0xffffffff
    3914:	ffffffff 	.word	0xffffffff
    3918:	ffffffff 	.word	0xffffffff
    391c:	ffffffff 	.word	0xffffffff
    3920:	ffffffff 	.word	0xffffffff
    3924:	ffffffff 	.word	0xffffffff
    3928:	ffffffff 	.word	0xffffffff
    392c:	ffffffff 	.word	0xffffffff
    3930:	ffffffff 	.word	0xffffffff
    3934:	ffffffff 	.word	0xffffffff
    3938:	ffffffff 	.word	0xffffffff
    393c:	ffffffff 	.word	0xffffffff
    3940:	ffffffff 	.word	0xffffffff
    3944:	ffffffff 	.word	0xffffffff
    3948:	ffffffff 	.word	0xffffffff
    394c:	ffffffff 	.word	0xffffffff
    3950:	ffffffff 	.word	0xffffffff
    3954:	ffffffff 	.word	0xffffffff
    3958:	ffffffff 	.word	0xffffffff
    395c:	ffffffff 	.word	0xffffffff
    3960:	ffffffff 	.word	0xffffffff
    3964:	ffffffff 	.word	0xffffffff
    3968:	ffffffff 	.word	0xffffffff
    396c:	ffffffff 	.word	0xffffffff
    3970:	ffffffff 	.word	0xffffffff
    3974:	ffffffff 	.word	0xffffffff
    3978:	ffffffff 	.word	0xffffffff
    397c:	ffffffff 	.word	0xffffffff
    3980:	ffffffff 	.word	0xffffffff
    3984:	ffffffff 	.word	0xffffffff
    3988:	ffffffff 	.word	0xffffffff
    398c:	ffffffff 	.word	0xffffffff
    3990:	ffffffff 	.word	0xffffffff
    3994:	ffffffff 	.word	0xffffffff
    3998:	ffffffff 	.word	0xffffffff
    399c:	ffffffff 	.word	0xffffffff
    39a0:	ffffffff 	.word	0xffffffff
    39a4:	ffffffff 	.word	0xffffffff
    39a8:	ffffffff 	.word	0xffffffff
    39ac:	ffffffff 	.word	0xffffffff
    39b0:	ffffffff 	.word	0xffffffff
    39b4:	ffffffff 	.word	0xffffffff
    39b8:	ffffffff 	.word	0xffffffff
    39bc:	ffffffff 	.word	0xffffffff
    39c0:	ffffffff 	.word	0xffffffff
    39c4:	ffffffff 	.word	0xffffffff
    39c8:	ffffffff 	.word	0xffffffff
    39cc:	ffffffff 	.word	0xffffffff
    39d0:	ffffffff 	.word	0xffffffff
    39d4:	ffffffff 	.word	0xffffffff
    39d8:	ffffffff 	.word	0xffffffff
    39dc:	ffffffff 	.word	0xffffffff
    39e0:	ffffffff 	.word	0xffffffff
    39e4:	ffffffff 	.word	0xffffffff
    39e8:	ffffffff 	.word	0xffffffff
    39ec:	ffffffff 	.word	0xffffffff
    39f0:	ffffffff 	.word	0xffffffff
    39f4:	ffffffff 	.word	0xffffffff
    39f8:	ffffffff 	.word	0xffffffff
    39fc:	ffffffff 	.word	0xffffffff
    3a00:	ffffffff 	.word	0xffffffff
    3a04:	ffffffff 	.word	0xffffffff
    3a08:	ffffffff 	.word	0xffffffff
    3a0c:	ffffffff 	.word	0xffffffff
    3a10:	ffffffff 	.word	0xffffffff
    3a14:	ffffffff 	.word	0xffffffff
    3a18:	ffffffff 	.word	0xffffffff
    3a1c:	ffffffff 	.word	0xffffffff
    3a20:	ffffffff 	.word	0xffffffff
    3a24:	ffffffff 	.word	0xffffffff
    3a28:	ffffffff 	.word	0xffffffff
    3a2c:	ffffffff 	.word	0xffffffff
    3a30:	ffffffff 	.word	0xffffffff
    3a34:	ffffffff 	.word	0xffffffff
    3a38:	ffffffff 	.word	0xffffffff
    3a3c:	ffffffff 	.word	0xffffffff
    3a40:	ffffffff 	.word	0xffffffff
    3a44:	ffffffff 	.word	0xffffffff
    3a48:	ffffffff 	.word	0xffffffff
    3a4c:	ffffffff 	.word	0xffffffff
    3a50:	ffffffff 	.word	0xffffffff
    3a54:	ffffffff 	.word	0xffffffff
    3a58:	ffffffff 	.word	0xffffffff
    3a5c:	ffffffff 	.word	0xffffffff
    3a60:	ffffffff 	.word	0xffffffff
    3a64:	ffffffff 	.word	0xffffffff
    3a68:	ffffffff 	.word	0xffffffff
    3a6c:	ffffffff 	.word	0xffffffff
    3a70:	ffffffff 	.word	0xffffffff
    3a74:	ffffffff 	.word	0xffffffff
    3a78:	ffffffff 	.word	0xffffffff
    3a7c:	ffffffff 	.word	0xffffffff
    3a80:	ffffffff 	.word	0xffffffff
    3a84:	ffffffff 	.word	0xffffffff
    3a88:	ffffffff 	.word	0xffffffff
    3a8c:	ffffffff 	.word	0xffffffff
    3a90:	ffffffff 	.word	0xffffffff
    3a94:	ffffffff 	.word	0xffffffff
    3a98:	ffffffff 	.word	0xffffffff
    3a9c:	ffffffff 	.word	0xffffffff
    3aa0:	ffffffff 	.word	0xffffffff
    3aa4:	ffffffff 	.word	0xffffffff
    3aa8:	ffffffff 	.word	0xffffffff
    3aac:	ffffffff 	.word	0xffffffff
    3ab0:	ffffffff 	.word	0xffffffff
    3ab4:	ffffffff 	.word	0xffffffff
    3ab8:	ffffffff 	.word	0xffffffff
    3abc:	ffffffff 	.word	0xffffffff
    3ac0:	ffffffff 	.word	0xffffffff
    3ac4:	ffffffff 	.word	0xffffffff
    3ac8:	ffffffff 	.word	0xffffffff
    3acc:	ffffffff 	.word	0xffffffff
    3ad0:	ffffffff 	.word	0xffffffff
    3ad4:	ffffffff 	.word	0xffffffff
    3ad8:	ffffffff 	.word	0xffffffff
    3adc:	ffffffff 	.word	0xffffffff
    3ae0:	ffffffff 	.word	0xffffffff
    3ae4:	ffffffff 	.word	0xffffffff
    3ae8:	ffffffff 	.word	0xffffffff
    3aec:	ffffffff 	.word	0xffffffff
    3af0:	ffffffff 	.word	0xffffffff
    3af4:	ffffffff 	.word	0xffffffff
    3af8:	ffffffff 	.word	0xffffffff
    3afc:	ffffffff 	.word	0xffffffff
    3b00:	ffffffff 	.word	0xffffffff
    3b04:	ffffffff 	.word	0xffffffff
    3b08:	ffffffff 	.word	0xffffffff
    3b0c:	ffffffff 	.word	0xffffffff
    3b10:	ffffffff 	.word	0xffffffff
    3b14:	ffffffff 	.word	0xffffffff
    3b18:	ffffffff 	.word	0xffffffff
    3b1c:	ffffffff 	.word	0xffffffff
    3b20:	ffffffff 	.word	0xffffffff
    3b24:	ffffffff 	.word	0xffffffff
    3b28:	ffffffff 	.word	0xffffffff
    3b2c:	ffffffff 	.word	0xffffffff
    3b30:	ffffffff 	.word	0xffffffff
    3b34:	ffffffff 	.word	0xffffffff
    3b38:	ffffffff 	.word	0xffffffff
    3b3c:	ffffffff 	.word	0xffffffff
    3b40:	ffffffff 	.word	0xffffffff
    3b44:	ffffffff 	.word	0xffffffff
    3b48:	ffffffff 	.word	0xffffffff
    3b4c:	ffffffff 	.word	0xffffffff
    3b50:	ffffffff 	.word	0xffffffff
    3b54:	ffffffff 	.word	0xffffffff
    3b58:	ffffffff 	.word	0xffffffff
    3b5c:	ffffffff 	.word	0xffffffff
    3b60:	ffffffff 	.word	0xffffffff
    3b64:	ffffffff 	.word	0xffffffff
    3b68:	ffffffff 	.word	0xffffffff
    3b6c:	ffffffff 	.word	0xffffffff
    3b70:	ffffffff 	.word	0xffffffff
    3b74:	ffffffff 	.word	0xffffffff
    3b78:	ffffffff 	.word	0xffffffff
    3b7c:	ffffffff 	.word	0xffffffff
    3b80:	ffffffff 	.word	0xffffffff
    3b84:	ffffffff 	.word	0xffffffff
    3b88:	ffffffff 	.word	0xffffffff
    3b8c:	ffffffff 	.word	0xffffffff
    3b90:	ffffffff 	.word	0xffffffff
    3b94:	ffffffff 	.word	0xffffffff
    3b98:	ffffffff 	.word	0xffffffff
    3b9c:	ffffffff 	.word	0xffffffff
    3ba0:	ffffffff 	.word	0xffffffff
    3ba4:	ffffffff 	.word	0xffffffff
    3ba8:	ffffffff 	.word	0xffffffff
    3bac:	ffffffff 	.word	0xffffffff
    3bb0:	ffffffff 	.word	0xffffffff
    3bb4:	ffffffff 	.word	0xffffffff
    3bb8:	ffffffff 	.word	0xffffffff
    3bbc:	ffffffff 	.word	0xffffffff
    3bc0:	ffffffff 	.word	0xffffffff
    3bc4:	ffffffff 	.word	0xffffffff
    3bc8:	ffffffff 	.word	0xffffffff
    3bcc:	ffffffff 	.word	0xffffffff
    3bd0:	ffffffff 	.word	0xffffffff
    3bd4:	ffffffff 	.word	0xffffffff
    3bd8:	ffffffff 	.word	0xffffffff
    3bdc:	ffffffff 	.word	0xffffffff
    3be0:	ffffffff 	.word	0xffffffff
    3be4:	ffffffff 	.word	0xffffffff
    3be8:	ffffffff 	.word	0xffffffff
    3bec:	ffffffff 	.word	0xffffffff
    3bf0:	ffffffff 	.word	0xffffffff
    3bf4:	ffffffff 	.word	0xffffffff
    3bf8:	ffffffff 	.word	0xffffffff
    3bfc:	ffffffff 	.word	0xffffffff
    3c00:	ffffffff 	.word	0xffffffff
    3c04:	ffffffff 	.word	0xffffffff
    3c08:	ffffffff 	.word	0xffffffff
    3c0c:	ffffffff 	.word	0xffffffff
    3c10:	ffffffff 	.word	0xffffffff
    3c14:	ffffffff 	.word	0xffffffff
    3c18:	ffffffff 	.word	0xffffffff
    3c1c:	ffffffff 	.word	0xffffffff
    3c20:	ffffffff 	.word	0xffffffff
    3c24:	ffffffff 	.word	0xffffffff
    3c28:	ffffffff 	.word	0xffffffff
    3c2c:	ffffffff 	.word	0xffffffff
    3c30:	ffffffff 	.word	0xffffffff
    3c34:	ffffffff 	.word	0xffffffff
    3c38:	ffffffff 	.word	0xffffffff
    3c3c:	ffffffff 	.word	0xffffffff
    3c40:	ffffffff 	.word	0xffffffff
    3c44:	ffffffff 	.word	0xffffffff
    3c48:	ffffffff 	.word	0xffffffff
    3c4c:	ffffffff 	.word	0xffffffff
    3c50:	ffffffff 	.word	0xffffffff
    3c54:	ffffffff 	.word	0xffffffff
    3c58:	ffffffff 	.word	0xffffffff
    3c5c:	ffffffff 	.word	0xffffffff
    3c60:	ffffffff 	.word	0xffffffff
    3c64:	ffffffff 	.word	0xffffffff
    3c68:	ffffffff 	.word	0xffffffff
    3c6c:	ffffffff 	.word	0xffffffff
    3c70:	ffffffff 	.word	0xffffffff
    3c74:	ffffffff 	.word	0xffffffff
    3c78:	ffffffff 	.word	0xffffffff
    3c7c:	ffffffff 	.word	0xffffffff
    3c80:	ffffffff 	.word	0xffffffff
    3c84:	ffffffff 	.word	0xffffffff
    3c88:	ffffffff 	.word	0xffffffff
    3c8c:	ffffffff 	.word	0xffffffff
    3c90:	ffffffff 	.word	0xffffffff
    3c94:	ffffffff 	.word	0xffffffff
    3c98:	ffffffff 	.word	0xffffffff
    3c9c:	ffffffff 	.word	0xffffffff
    3ca0:	ffffffff 	.word	0xffffffff
    3ca4:	ffffffff 	.word	0xffffffff
    3ca8:	ffffffff 	.word	0xffffffff
    3cac:	ffffffff 	.word	0xffffffff
    3cb0:	ffffffff 	.word	0xffffffff
    3cb4:	ffffffff 	.word	0xffffffff
    3cb8:	ffffffff 	.word	0xffffffff
    3cbc:	ffffffff 	.word	0xffffffff
    3cc0:	ffffffff 	.word	0xffffffff
    3cc4:	ffffffff 	.word	0xffffffff
    3cc8:	ffffffff 	.word	0xffffffff
    3ccc:	ffffffff 	.word	0xffffffff
    3cd0:	ffffffff 	.word	0xffffffff
    3cd4:	ffffffff 	.word	0xffffffff
    3cd8:	ffffffff 	.word	0xffffffff
    3cdc:	ffffffff 	.word	0xffffffff
    3ce0:	ffffffff 	.word	0xffffffff
    3ce4:	ffffffff 	.word	0xffffffff
    3ce8:	ffffffff 	.word	0xffffffff
    3cec:	ffffffff 	.word	0xffffffff
    3cf0:	ffffffff 	.word	0xffffffff
    3cf4:	ffffffff 	.word	0xffffffff
    3cf8:	ffffffff 	.word	0xffffffff
    3cfc:	ffffffff 	.word	0xffffffff
    3d00:	ffffffff 	.word	0xffffffff
    3d04:	ffffffff 	.word	0xffffffff
    3d08:	ffffffff 	.word	0xffffffff
    3d0c:	ffffffff 	.word	0xffffffff
    3d10:	ffffffff 	.word	0xffffffff
    3d14:	ffffffff 	.word	0xffffffff
    3d18:	ffffffff 	.word	0xffffffff
    3d1c:	ffffffff 	.word	0xffffffff
    3d20:	ffffffff 	.word	0xffffffff
    3d24:	ffffffff 	.word	0xffffffff
    3d28:	ffffffff 	.word	0xffffffff
    3d2c:	ffffffff 	.word	0xffffffff
    3d30:	ffffffff 	.word	0xffffffff
    3d34:	ffffffff 	.word	0xffffffff
    3d38:	ffffffff 	.word	0xffffffff
    3d3c:	ffffffff 	.word	0xffffffff
    3d40:	ffffffff 	.word	0xffffffff
    3d44:	ffffffff 	.word	0xffffffff
    3d48:	ffffffff 	.word	0xffffffff
    3d4c:	ffffffff 	.word	0xffffffff
    3d50:	ffffffff 	.word	0xffffffff
    3d54:	ffffffff 	.word	0xffffffff
    3d58:	ffffffff 	.word	0xffffffff
    3d5c:	ffffffff 	.word	0xffffffff
    3d60:	ffffffff 	.word	0xffffffff
    3d64:	ffffffff 	.word	0xffffffff
    3d68:	ffffffff 	.word	0xffffffff
    3d6c:	ffffffff 	.word	0xffffffff
    3d70:	ffffffff 	.word	0xffffffff
    3d74:	ffffffff 	.word	0xffffffff
    3d78:	ffffffff 	.word	0xffffffff
    3d7c:	ffffffff 	.word	0xffffffff
    3d80:	ffffffff 	.word	0xffffffff
    3d84:	ffffffff 	.word	0xffffffff
    3d88:	ffffffff 	.word	0xffffffff
    3d8c:	ffffffff 	.word	0xffffffff
    3d90:	ffffffff 	.word	0xffffffff
    3d94:	ffffffff 	.word	0xffffffff
    3d98:	ffffffff 	.word	0xffffffff
    3d9c:	ffffffff 	.word	0xffffffff
    3da0:	ffffffff 	.word	0xffffffff
    3da4:	ffffffff 	.word	0xffffffff
    3da8:	ffffffff 	.word	0xffffffff
    3dac:	ffffffff 	.word	0xffffffff
    3db0:	ffffffff 	.word	0xffffffff
    3db4:	ffffffff 	.word	0xffffffff
    3db8:	ffffffff 	.word	0xffffffff
    3dbc:	ffffffff 	.word	0xffffffff
    3dc0:	ffffffff 	.word	0xffffffff
    3dc4:	ffffffff 	.word	0xffffffff
    3dc8:	ffffffff 	.word	0xffffffff
    3dcc:	ffffffff 	.word	0xffffffff
    3dd0:	ffffffff 	.word	0xffffffff
    3dd4:	ffffffff 	.word	0xffffffff
    3dd8:	ffffffff 	.word	0xffffffff
    3ddc:	ffffffff 	.word	0xffffffff
    3de0:	ffffffff 	.word	0xffffffff
    3de4:	ffffffff 	.word	0xffffffff
    3de8:	ffffffff 	.word	0xffffffff
    3dec:	ffffffff 	.word	0xffffffff
    3df0:	ffffffff 	.word	0xffffffff
    3df4:	ffffffff 	.word	0xffffffff
    3df8:	ffffffff 	.word	0xffffffff
    3dfc:	ffffffff 	.word	0xffffffff
    3e00:	ffffffff 	.word	0xffffffff
    3e04:	ffffffff 	.word	0xffffffff
    3e08:	ffffffff 	.word	0xffffffff
    3e0c:	ffffffff 	.word	0xffffffff
    3e10:	ffffffff 	.word	0xffffffff
    3e14:	ffffffff 	.word	0xffffffff
    3e18:	ffffffff 	.word	0xffffffff
    3e1c:	ffffffff 	.word	0xffffffff
    3e20:	ffffffff 	.word	0xffffffff
    3e24:	ffffffff 	.word	0xffffffff
    3e28:	ffffffff 	.word	0xffffffff
    3e2c:	ffffffff 	.word	0xffffffff
    3e30:	ffffffff 	.word	0xffffffff
    3e34:	ffffffff 	.word	0xffffffff
    3e38:	ffffffff 	.word	0xffffffff
    3e3c:	ffffffff 	.word	0xffffffff
    3e40:	ffffffff 	.word	0xffffffff
    3e44:	ffffffff 	.word	0xffffffff
    3e48:	ffffffff 	.word	0xffffffff
    3e4c:	ffffffff 	.word	0xffffffff
    3e50:	ffffffff 	.word	0xffffffff
    3e54:	ffffffff 	.word	0xffffffff
    3e58:	ffffffff 	.word	0xffffffff
    3e5c:	ffffffff 	.word	0xffffffff
    3e60:	ffffffff 	.word	0xffffffff
    3e64:	ffffffff 	.word	0xffffffff
    3e68:	ffffffff 	.word	0xffffffff
    3e6c:	ffffffff 	.word	0xffffffff
    3e70:	ffffffff 	.word	0xffffffff
    3e74:	ffffffff 	.word	0xffffffff
    3e78:	ffffffff 	.word	0xffffffff
    3e7c:	ffffffff 	.word	0xffffffff
    3e80:	ffffffff 	.word	0xffffffff
    3e84:	ffffffff 	.word	0xffffffff
    3e88:	ffffffff 	.word	0xffffffff
    3e8c:	ffffffff 	.word	0xffffffff
    3e90:	ffffffff 	.word	0xffffffff
    3e94:	ffffffff 	.word	0xffffffff
    3e98:	ffffffff 	.word	0xffffffff
    3e9c:	ffffffff 	.word	0xffffffff
    3ea0:	ffffffff 	.word	0xffffffff
    3ea4:	ffffffff 	.word	0xffffffff
    3ea8:	ffffffff 	.word	0xffffffff
    3eac:	ffffffff 	.word	0xffffffff
    3eb0:	ffffffff 	.word	0xffffffff
    3eb4:	ffffffff 	.word	0xffffffff
    3eb8:	ffffffff 	.word	0xffffffff
    3ebc:	ffffffff 	.word	0xffffffff
    3ec0:	ffffffff 	.word	0xffffffff
    3ec4:	ffffffff 	.word	0xffffffff
    3ec8:	ffffffff 	.word	0xffffffff
    3ecc:	ffffffff 	.word	0xffffffff
    3ed0:	ffffffff 	.word	0xffffffff
    3ed4:	ffffffff 	.word	0xffffffff
    3ed8:	ffffffff 	.word	0xffffffff
    3edc:	ffffffff 	.word	0xffffffff
    3ee0:	ffffffff 	.word	0xffffffff
    3ee4:	ffffffff 	.word	0xffffffff
    3ee8:	ffffffff 	.word	0xffffffff
    3eec:	ffffffff 	.word	0xffffffff
    3ef0:	ffffffff 	.word	0xffffffff
    3ef4:	ffffffff 	.word	0xffffffff
    3ef8:	ffffffff 	.word	0xffffffff
    3efc:	ffffffff 	.word	0xffffffff
    3f00:	ffffffff 	.word	0xffffffff
    3f04:	ffffffff 	.word	0xffffffff
    3f08:	ffffffff 	.word	0xffffffff
    3f0c:	ffffffff 	.word	0xffffffff
    3f10:	ffffffff 	.word	0xffffffff
    3f14:	ffffffff 	.word	0xffffffff
    3f18:	ffffffff 	.word	0xffffffff
    3f1c:	ffffffff 	.word	0xffffffff
    3f20:	ffffffff 	.word	0xffffffff
    3f24:	ffffffff 	.word	0xffffffff
    3f28:	ffffffff 	.word	0xffffffff
    3f2c:	ffffffff 	.word	0xffffffff
    3f30:	ffffffff 	.word	0xffffffff
    3f34:	ffffffff 	.word	0xffffffff
    3f38:	ffffffff 	.word	0xffffffff
    3f3c:	ffffffff 	.word	0xffffffff
    3f40:	ffffffff 	.word	0xffffffff
    3f44:	ffffffff 	.word	0xffffffff
    3f48:	ffffffff 	.word	0xffffffff
    3f4c:	ffffffff 	.word	0xffffffff
    3f50:	ffffffff 	.word	0xffffffff
    3f54:	ffffffff 	.word	0xffffffff
    3f58:	ffffffff 	.word	0xffffffff
    3f5c:	ffffffff 	.word	0xffffffff
    3f60:	ffffffff 	.word	0xffffffff
    3f64:	ffffffff 	.word	0xffffffff
    3f68:	ffffffff 	.word	0xffffffff
    3f6c:	ffffffff 	.word	0xffffffff
    3f70:	ffffffff 	.word	0xffffffff
    3f74:	ffffffff 	.word	0xffffffff
    3f78:	ffffffff 	.word	0xffffffff
    3f7c:	ffffffff 	.word	0xffffffff
    3f80:	ffffffff 	.word	0xffffffff
    3f84:	ffffffff 	.word	0xffffffff
    3f88:	ffffffff 	.word	0xffffffff
    3f8c:	ffffffff 	.word	0xffffffff
    3f90:	ffffffff 	.word	0xffffffff
    3f94:	ffffffff 	.word	0xffffffff
    3f98:	ffffffff 	.word	0xffffffff
    3f9c:	ffffffff 	.word	0xffffffff
    3fa0:	ffffffff 	.word	0xffffffff
    3fa4:	ffffffff 	.word	0xffffffff
    3fa8:	ffffffff 	.word	0xffffffff
    3fac:	ffffffff 	.word	0xffffffff
    3fb0:	ffffffff 	.word	0xffffffff
    3fb4:	ffffffff 	.word	0xffffffff
    3fb8:	ffffffff 	.word	0xffffffff
    3fbc:	ffffffff 	.word	0xffffffff
    3fc0:	ffffffff 	.word	0xffffffff
    3fc4:	ffffffff 	.word	0xffffffff
    3fc8:	ffffffff 	.word	0xffffffff
    3fcc:	ffffffff 	.word	0xffffffff
    3fd0:	ffffffff 	.word	0xffffffff
    3fd4:	ffffffff 	.word	0xffffffff
    3fd8:	ffffffff 	.word	0xffffffff
    3fdc:	ffffffff 	.word	0xffffffff
    3fe0:	ffffffff 	.word	0xffffffff
    3fe4:	ffffffff 	.word	0xffffffff
    3fe8:	ffffffff 	.word	0xffffffff
    3fec:	ffffffff 	.word	0xffffffff
    3ff0:	ffffffff 	.word	0xffffffff
    3ff4:	ffffffff 	.word	0xffffffff
    3ff8:	ffffffff 	.word	0xffffffff
    3ffc:	ffffffff 	.word	0xffffffff
    4000:	ffffffff 	.word	0xffffffff
    4004:	ffffffff 	.word	0xffffffff
    4008:	ffffffff 	.word	0xffffffff
    400c:	ffffffff 	.word	0xffffffff
    4010:	ffffffff 	.word	0xffffffff
    4014:	ffffffff 	.word	0xffffffff
    4018:	ffffffff 	.word	0xffffffff
    401c:	ffffffff 	.word	0xffffffff
    4020:	ffffffff 	.word	0xffffffff
    4024:	ffffffff 	.word	0xffffffff
    4028:	ffffffff 	.word	0xffffffff
    402c:	ffffffff 	.word	0xffffffff
    4030:	ffffffff 	.word	0xffffffff
    4034:	ffffffff 	.word	0xffffffff
    4038:	ffffffff 	.word	0xffffffff
    403c:	ffffffff 	.word	0xffffffff
    4040:	ffffffff 	.word	0xffffffff
    4044:	ffffffff 	.word	0xffffffff
    4048:	ffffffff 	.word	0xffffffff
    404c:	ffffffff 	.word	0xffffffff
    4050:	ffffffff 	.word	0xffffffff
    4054:	ffffffff 	.word	0xffffffff
    4058:	ffffffff 	.word	0xffffffff
    405c:	ffffffff 	.word	0xffffffff
    4060:	ffffffff 	.word	0xffffffff
    4064:	ffffffff 	.word	0xffffffff
    4068:	ffffffff 	.word	0xffffffff
    406c:	ffffffff 	.word	0xffffffff
    4070:	ffffffff 	.word	0xffffffff
    4074:	ffffffff 	.word	0xffffffff
    4078:	ffffffff 	.word	0xffffffff
    407c:	ffffffff 	.word	0xffffffff
    4080:	ffffffff 	.word	0xffffffff
    4084:	ffffffff 	.word	0xffffffff
    4088:	ffffffff 	.word	0xffffffff
    408c:	ffffffff 	.word	0xffffffff
    4090:	ffffffff 	.word	0xffffffff
    4094:	ffffffff 	.word	0xffffffff
    4098:	ffffffff 	.word	0xffffffff
    409c:	ffffffff 	.word	0xffffffff
    40a0:	ffffffff 	.word	0xffffffff
    40a4:	ffffffff 	.word	0xffffffff
    40a8:	ffffffff 	.word	0xffffffff
    40ac:	ffffffff 	.word	0xffffffff
    40b0:	ffffffff 	.word	0xffffffff
    40b4:	ffffffff 	.word	0xffffffff
    40b8:	ffffffff 	.word	0xffffffff
    40bc:	ffffffff 	.word	0xffffffff
    40c0:	ffffffff 	.word	0xffffffff
    40c4:	ffffffff 	.word	0xffffffff
    40c8:	ffffffff 	.word	0xffffffff
    40cc:	ffffffff 	.word	0xffffffff
    40d0:	ffffffff 	.word	0xffffffff
    40d4:	ffffffff 	.word	0xffffffff
    40d8:	ffffffff 	.word	0xffffffff
    40dc:	ffffffff 	.word	0xffffffff
    40e0:	ffffffff 	.word	0xffffffff
    40e4:	ffffffff 	.word	0xffffffff
    40e8:	ffffffff 	.word	0xffffffff
    40ec:	ffffffff 	.word	0xffffffff
    40f0:	ffffffff 	.word	0xffffffff
    40f4:	ffffffff 	.word	0xffffffff
    40f8:	ffffffff 	.word	0xffffffff
    40fc:	ffffffff 	.word	0xffffffff
    4100:	ffffffff 	.word	0xffffffff
    4104:	ffffffff 	.word	0xffffffff
    4108:	ffffffff 	.word	0xffffffff
    410c:	ffffffff 	.word	0xffffffff
    4110:	ffffffff 	.word	0xffffffff
    4114:	ffffffff 	.word	0xffffffff
    4118:	ffffffff 	.word	0xffffffff
    411c:	ffffffff 	.word	0xffffffff
    4120:	ffffffff 	.word	0xffffffff
    4124:	ffffffff 	.word	0xffffffff
    4128:	ffffffff 	.word	0xffffffff
    412c:	ffffffff 	.word	0xffffffff
    4130:	ffffffff 	.word	0xffffffff
    4134:	ffffffff 	.word	0xffffffff
    4138:	ffffffff 	.word	0xffffffff
    413c:	ffffffff 	.word	0xffffffff
    4140:	ffffffff 	.word	0xffffffff
    4144:	ffffffff 	.word	0xffffffff
    4148:	ffffffff 	.word	0xffffffff
    414c:	ffffffff 	.word	0xffffffff
    4150:	ffffffff 	.word	0xffffffff
    4154:	ffffffff 	.word	0xffffffff
    4158:	ffffffff 	.word	0xffffffff
    415c:	ffffffff 	.word	0xffffffff
    4160:	ffffffff 	.word	0xffffffff
    4164:	ffffffff 	.word	0xffffffff
    4168:	ffffffff 	.word	0xffffffff
    416c:	ffffffff 	.word	0xffffffff
    4170:	ffffffff 	.word	0xffffffff
    4174:	ffffffff 	.word	0xffffffff
    4178:	ffffffff 	.word	0xffffffff
    417c:	ffffffff 	.word	0xffffffff
    4180:	ffffffff 	.word	0xffffffff
    4184:	ffffffff 	.word	0xffffffff
    4188:	ffffffff 	.word	0xffffffff
    418c:	ffffffff 	.word	0xffffffff
    4190:	ffffffff 	.word	0xffffffff
    4194:	ffffffff 	.word	0xffffffff
    4198:	ffffffff 	.word	0xffffffff
    419c:	ffffffff 	.word	0xffffffff
    41a0:	ffffffff 	.word	0xffffffff
    41a4:	ffffffff 	.word	0xffffffff
    41a8:	ffffffff 	.word	0xffffffff
    41ac:	ffffffff 	.word	0xffffffff
    41b0:	ffffffff 	.word	0xffffffff
    41b4:	ffffffff 	.word	0xffffffff
    41b8:	ffffffff 	.word	0xffffffff
    41bc:	ffffffff 	.word	0xffffffff
    41c0:	ffffffff 	.word	0xffffffff
    41c4:	ffffffff 	.word	0xffffffff
    41c8:	ffffffff 	.word	0xffffffff
    41cc:	ffffffff 	.word	0xffffffff
    41d0:	ffffffff 	.word	0xffffffff
    41d4:	ffffffff 	.word	0xffffffff
    41d8:	ffffffff 	.word	0xffffffff
    41dc:	ffffffff 	.word	0xffffffff
    41e0:	ffffffff 	.word	0xffffffff
    41e4:	ffffffff 	.word	0xffffffff
    41e8:	ffffffff 	.word	0xffffffff
    41ec:	ffffffff 	.word	0xffffffff
    41f0:	ffffffff 	.word	0xffffffff
    41f4:	ffffffff 	.word	0xffffffff
    41f8:	ffffffff 	.word	0xffffffff
    41fc:	ffffffff 	.word	0xffffffff
    4200:	ffffffff 	.word	0xffffffff
    4204:	ffffffff 	.word	0xffffffff
    4208:	ffffffff 	.word	0xffffffff
    420c:	ffffffff 	.word	0xffffffff
    4210:	ffffffff 	.word	0xffffffff
    4214:	ffffffff 	.word	0xffffffff
    4218:	ffffffff 	.word	0xffffffff
    421c:	ffffffff 	.word	0xffffffff
    4220:	ffffffff 	.word	0xffffffff
    4224:	ffffffff 	.word	0xffffffff
    4228:	ffffffff 	.word	0xffffffff
    422c:	ffffffff 	.word	0xffffffff
    4230:	ffffffff 	.word	0xffffffff
    4234:	ffffffff 	.word	0xffffffff
    4238:	ffffffff 	.word	0xffffffff
    423c:	ffffffff 	.word	0xffffffff
    4240:	ffffffff 	.word	0xffffffff
    4244:	ffffffff 	.word	0xffffffff
    4248:	ffffffff 	.word	0xffffffff
    424c:	ffffffff 	.word	0xffffffff
    4250:	ffffffff 	.word	0xffffffff
    4254:	ffffffff 	.word	0xffffffff
    4258:	ffffffff 	.word	0xffffffff
    425c:	ffffffff 	.word	0xffffffff
    4260:	ffffffff 	.word	0xffffffff
    4264:	ffffffff 	.word	0xffffffff
    4268:	ffffffff 	.word	0xffffffff
    426c:	ffffffff 	.word	0xffffffff
    4270:	ffffffff 	.word	0xffffffff
    4274:	ffffffff 	.word	0xffffffff
    4278:	ffffffff 	.word	0xffffffff
    427c:	ffffffff 	.word	0xffffffff
    4280:	ffffffff 	.word	0xffffffff
    4284:	ffffffff 	.word	0xffffffff
    4288:	ffffffff 	.word	0xffffffff
    428c:	ffffffff 	.word	0xffffffff
    4290:	ffffffff 	.word	0xffffffff
    4294:	ffffffff 	.word	0xffffffff
    4298:	ffffffff 	.word	0xffffffff
    429c:	ffffffff 	.word	0xffffffff
    42a0:	ffffffff 	.word	0xffffffff
    42a4:	ffffffff 	.word	0xffffffff
    42a8:	ffffffff 	.word	0xffffffff
    42ac:	ffffffff 	.word	0xffffffff
    42b0:	ffffffff 	.word	0xffffffff
    42b4:	ffffffff 	.word	0xffffffff
    42b8:	ffffffff 	.word	0xffffffff
    42bc:	ffffffff 	.word	0xffffffff
    42c0:	ffffffff 	.word	0xffffffff
    42c4:	ffffffff 	.word	0xffffffff
    42c8:	ffffffff 	.word	0xffffffff
    42cc:	ffffffff 	.word	0xffffffff
    42d0:	ffffffff 	.word	0xffffffff
    42d4:	ffffffff 	.word	0xffffffff
    42d8:	ffffffff 	.word	0xffffffff
    42dc:	ffffffff 	.word	0xffffffff
    42e0:	ffffffff 	.word	0xffffffff
    42e4:	ffffffff 	.word	0xffffffff
    42e8:	ffffffff 	.word	0xffffffff
    42ec:	ffffffff 	.word	0xffffffff
    42f0:	ffffffff 	.word	0xffffffff
    42f4:	ffffffff 	.word	0xffffffff
    42f8:	ffffffff 	.word	0xffffffff
    42fc:	ffffffff 	.word	0xffffffff
    4300:	ffffffff 	.word	0xffffffff
    4304:	ffffffff 	.word	0xffffffff
    4308:	ffffffff 	.word	0xffffffff
    430c:	ffffffff 	.word	0xffffffff
    4310:	ffffffff 	.word	0xffffffff
    4314:	ffffffff 	.word	0xffffffff
    4318:	ffffffff 	.word	0xffffffff
    431c:	ffffffff 	.word	0xffffffff
    4320:	ffffffff 	.word	0xffffffff
    4324:	ffffffff 	.word	0xffffffff
    4328:	ffffffff 	.word	0xffffffff
    432c:	ffffffff 	.word	0xffffffff
    4330:	ffffffff 	.word	0xffffffff
    4334:	ffffffff 	.word	0xffffffff
    4338:	ffffffff 	.word	0xffffffff
    433c:	ffffffff 	.word	0xffffffff
    4340:	ffffffff 	.word	0xffffffff
    4344:	ffffffff 	.word	0xffffffff
    4348:	ffffffff 	.word	0xffffffff
    434c:	ffffffff 	.word	0xffffffff
    4350:	ffffffff 	.word	0xffffffff
    4354:	ffffffff 	.word	0xffffffff
    4358:	ffffffff 	.word	0xffffffff
    435c:	ffffffff 	.word	0xffffffff
    4360:	ffffffff 	.word	0xffffffff
    4364:	ffffffff 	.word	0xffffffff
    4368:	ffffffff 	.word	0xffffffff
    436c:	ffffffff 	.word	0xffffffff
    4370:	ffffffff 	.word	0xffffffff
    4374:	ffffffff 	.word	0xffffffff
    4378:	ffffffff 	.word	0xffffffff
    437c:	ffffffff 	.word	0xffffffff
    4380:	ffffffff 	.word	0xffffffff
    4384:	ffffffff 	.word	0xffffffff
    4388:	ffffffff 	.word	0xffffffff
    438c:	ffffffff 	.word	0xffffffff
    4390:	ffffffff 	.word	0xffffffff
    4394:	ffffffff 	.word	0xffffffff
    4398:	ffffffff 	.word	0xffffffff
    439c:	ffffffff 	.word	0xffffffff
    43a0:	ffffffff 	.word	0xffffffff
    43a4:	ffffffff 	.word	0xffffffff
    43a8:	ffffffff 	.word	0xffffffff
    43ac:	ffffffff 	.word	0xffffffff
    43b0:	ffffffff 	.word	0xffffffff
    43b4:	ffffffff 	.word	0xffffffff
    43b8:	ffffffff 	.word	0xffffffff
    43bc:	ffffffff 	.word	0xffffffff
    43c0:	ffffffff 	.word	0xffffffff
    43c4:	ffffffff 	.word	0xffffffff
    43c8:	ffffffff 	.word	0xffffffff
    43cc:	ffffffff 	.word	0xffffffff
    43d0:	ffffffff 	.word	0xffffffff
    43d4:	ffffffff 	.word	0xffffffff
    43d8:	ffffffff 	.word	0xffffffff
    43dc:	ffffffff 	.word	0xffffffff
    43e0:	ffffffff 	.word	0xffffffff
    43e4:	ffffffff 	.word	0xffffffff
    43e8:	ffffffff 	.word	0xffffffff
    43ec:	ffffffff 	.word	0xffffffff
    43f0:	ffffffff 	.word	0xffffffff
    43f4:	ffffffff 	.word	0xffffffff
    43f8:	ffffffff 	.word	0xffffffff
    43fc:	ffffffff 	.word	0xffffffff
    4400:	ffffffff 	.word	0xffffffff
    4404:	ffffffff 	.word	0xffffffff
    4408:	ffffffff 	.word	0xffffffff
    440c:	ffffffff 	.word	0xffffffff
    4410:	ffffffff 	.word	0xffffffff
    4414:	ffffffff 	.word	0xffffffff
    4418:	ffffffff 	.word	0xffffffff
    441c:	ffffffff 	.word	0xffffffff
    4420:	ffffffff 	.word	0xffffffff
    4424:	ffffffff 	.word	0xffffffff
    4428:	ffffffff 	.word	0xffffffff
    442c:	ffffffff 	.word	0xffffffff
    4430:	ffffffff 	.word	0xffffffff
    4434:	ffffffff 	.word	0xffffffff
    4438:	ffffffff 	.word	0xffffffff
    443c:	ffffffff 	.word	0xffffffff
    4440:	ffffffff 	.word	0xffffffff
    4444:	ffffffff 	.word	0xffffffff
    4448:	ffffffff 	.word	0xffffffff
    444c:	ffffffff 	.word	0xffffffff
    4450:	ffffffff 	.word	0xffffffff
    4454:	ffffffff 	.word	0xffffffff
    4458:	ffffffff 	.word	0xffffffff
    445c:	ffffffff 	.word	0xffffffff
    4460:	ffffffff 	.word	0xffffffff
    4464:	ffffffff 	.word	0xffffffff
    4468:	ffffffff 	.word	0xffffffff
    446c:	ffffffff 	.word	0xffffffff
    4470:	ffffffff 	.word	0xffffffff
    4474:	ffffffff 	.word	0xffffffff
    4478:	ffffffff 	.word	0xffffffff
    447c:	ffffffff 	.word	0xffffffff
    4480:	ffffffff 	.word	0xffffffff
    4484:	ffffffff 	.word	0xffffffff
    4488:	ffffffff 	.word	0xffffffff
    448c:	ffffffff 	.word	0xffffffff
    4490:	ffffffff 	.word	0xffffffff
    4494:	ffffffff 	.word	0xffffffff
    4498:	ffffffff 	.word	0xffffffff
    449c:	ffffffff 	.word	0xffffffff
    44a0:	ffffffff 	.word	0xffffffff
    44a4:	ffffffff 	.word	0xffffffff
    44a8:	ffffffff 	.word	0xffffffff
    44ac:	ffffffff 	.word	0xffffffff
    44b0:	ffffffff 	.word	0xffffffff
    44b4:	ffffffff 	.word	0xffffffff
    44b8:	ffffffff 	.word	0xffffffff
    44bc:	ffffffff 	.word	0xffffffff
    44c0:	ffffffff 	.word	0xffffffff
    44c4:	ffffffff 	.word	0xffffffff
    44c8:	ffffffff 	.word	0xffffffff
    44cc:	ffffffff 	.word	0xffffffff
    44d0:	ffffffff 	.word	0xffffffff
    44d4:	ffffffff 	.word	0xffffffff
    44d8:	ffffffff 	.word	0xffffffff
    44dc:	ffffffff 	.word	0xffffffff
    44e0:	ffffffff 	.word	0xffffffff
    44e4:	ffffffff 	.word	0xffffffff
    44e8:	ffffffff 	.word	0xffffffff
    44ec:	ffffffff 	.word	0xffffffff
    44f0:	ffffffff 	.word	0xffffffff
    44f4:	ffffffff 	.word	0xffffffff
    44f8:	ffffffff 	.word	0xffffffff
    44fc:	ffffffff 	.word	0xffffffff
    4500:	ffffffff 	.word	0xffffffff
    4504:	ffffffff 	.word	0xffffffff
    4508:	ffffffff 	.word	0xffffffff
    450c:	ffffffff 	.word	0xffffffff
    4510:	ffffffff 	.word	0xffffffff
    4514:	ffffffff 	.word	0xffffffff
    4518:	ffffffff 	.word	0xffffffff
    451c:	ffffffff 	.word	0xffffffff
    4520:	ffffffff 	.word	0xffffffff
    4524:	ffffffff 	.word	0xffffffff
    4528:	ffffffff 	.word	0xffffffff
    452c:	ffffffff 	.word	0xffffffff
    4530:	ffffffff 	.word	0xffffffff
    4534:	ffffffff 	.word	0xffffffff
    4538:	ffffffff 	.word	0xffffffff
    453c:	ffffffff 	.word	0xffffffff
    4540:	ffffffff 	.word	0xffffffff
    4544:	ffffffff 	.word	0xffffffff
    4548:	ffffffff 	.word	0xffffffff
    454c:	ffffffff 	.word	0xffffffff
    4550:	ffffffff 	.word	0xffffffff
    4554:	ffffffff 	.word	0xffffffff
    4558:	ffffffff 	.word	0xffffffff
    455c:	ffffffff 	.word	0xffffffff
    4560:	ffffffff 	.word	0xffffffff
    4564:	ffffffff 	.word	0xffffffff
    4568:	ffffffff 	.word	0xffffffff
    456c:	ffffffff 	.word	0xffffffff
    4570:	ffffffff 	.word	0xffffffff
    4574:	ffffffff 	.word	0xffffffff
    4578:	ffffffff 	.word	0xffffffff
    457c:	ffffffff 	.word	0xffffffff
    4580:	ffffffff 	.word	0xffffffff
    4584:	ffffffff 	.word	0xffffffff
    4588:	ffffffff 	.word	0xffffffff
    458c:	ffffffff 	.word	0xffffffff
    4590:	ffffffff 	.word	0xffffffff
    4594:	ffffffff 	.word	0xffffffff
    4598:	ffffffff 	.word	0xffffffff
    459c:	ffffffff 	.word	0xffffffff
    45a0:	ffffffff 	.word	0xffffffff
    45a4:	ffffffff 	.word	0xffffffff
    45a8:	ffffffff 	.word	0xffffffff
    45ac:	ffffffff 	.word	0xffffffff
    45b0:	ffffffff 	.word	0xffffffff
    45b4:	ffffffff 	.word	0xffffffff
    45b8:	ffffffff 	.word	0xffffffff
    45bc:	ffffffff 	.word	0xffffffff
    45c0:	ffffffff 	.word	0xffffffff
    45c4:	ffffffff 	.word	0xffffffff
    45c8:	ffffffff 	.word	0xffffffff
    45cc:	ffffffff 	.word	0xffffffff
    45d0:	ffffffff 	.word	0xffffffff
    45d4:	ffffffff 	.word	0xffffffff
    45d8:	ffffffff 	.word	0xffffffff
    45dc:	ffffffff 	.word	0xffffffff
    45e0:	ffffffff 	.word	0xffffffff
    45e4:	ffffffff 	.word	0xffffffff
    45e8:	ffffffff 	.word	0xffffffff
    45ec:	ffffffff 	.word	0xffffffff
    45f0:	ffffffff 	.word	0xffffffff
    45f4:	ffffffff 	.word	0xffffffff
    45f8:	ffffffff 	.word	0xffffffff
    45fc:	ffffffff 	.word	0xffffffff
    4600:	ffffffff 	.word	0xffffffff
    4604:	ffffffff 	.word	0xffffffff
    4608:	ffffffff 	.word	0xffffffff
    460c:	ffffffff 	.word	0xffffffff
    4610:	ffffffff 	.word	0xffffffff
    4614:	ffffffff 	.word	0xffffffff
    4618:	ffffffff 	.word	0xffffffff
    461c:	ffffffff 	.word	0xffffffff
    4620:	ffffffff 	.word	0xffffffff
    4624:	ffffffff 	.word	0xffffffff
    4628:	ffffffff 	.word	0xffffffff
    462c:	ffffffff 	.word	0xffffffff
    4630:	ffffffff 	.word	0xffffffff
    4634:	ffffffff 	.word	0xffffffff
    4638:	ffffffff 	.word	0xffffffff
    463c:	ffffffff 	.word	0xffffffff
    4640:	ffffffff 	.word	0xffffffff
    4644:	ffffffff 	.word	0xffffffff
    4648:	ffffffff 	.word	0xffffffff
    464c:	ffffffff 	.word	0xffffffff
    4650:	ffffffff 	.word	0xffffffff
    4654:	ffffffff 	.word	0xffffffff
    4658:	ffffffff 	.word	0xffffffff
    465c:	ffffffff 	.word	0xffffffff
    4660:	ffffffff 	.word	0xffffffff
    4664:	ffffffff 	.word	0xffffffff
    4668:	ffffffff 	.word	0xffffffff
    466c:	ffffffff 	.word	0xffffffff
    4670:	ffffffff 	.word	0xffffffff
    4674:	ffffffff 	.word	0xffffffff
    4678:	ffffffff 	.word	0xffffffff
    467c:	ffffffff 	.word	0xffffffff
    4680:	ffffffff 	.word	0xffffffff
    4684:	ffffffff 	.word	0xffffffff
    4688:	ffffffff 	.word	0xffffffff
    468c:	ffffffff 	.word	0xffffffff
    4690:	ffffffff 	.word	0xffffffff
    4694:	ffffffff 	.word	0xffffffff
    4698:	ffffffff 	.word	0xffffffff
    469c:	ffffffff 	.word	0xffffffff
    46a0:	ffffffff 	.word	0xffffffff
    46a4:	ffffffff 	.word	0xffffffff
    46a8:	ffffffff 	.word	0xffffffff
    46ac:	ffffffff 	.word	0xffffffff
    46b0:	ffffffff 	.word	0xffffffff
    46b4:	ffffffff 	.word	0xffffffff
    46b8:	ffffffff 	.word	0xffffffff
    46bc:	ffffffff 	.word	0xffffffff
    46c0:	ffffffff 	.word	0xffffffff
    46c4:	ffffffff 	.word	0xffffffff
    46c8:	ffffffff 	.word	0xffffffff
    46cc:	ffffffff 	.word	0xffffffff
    46d0:	ffffffff 	.word	0xffffffff
    46d4:	ffffffff 	.word	0xffffffff
    46d8:	ffffffff 	.word	0xffffffff
    46dc:	ffffffff 	.word	0xffffffff
    46e0:	ffffffff 	.word	0xffffffff
    46e4:	ffffffff 	.word	0xffffffff
    46e8:	ffffffff 	.word	0xffffffff
    46ec:	ffffffff 	.word	0xffffffff
    46f0:	ffffffff 	.word	0xffffffff
    46f4:	ffffffff 	.word	0xffffffff
    46f8:	ffffffff 	.word	0xffffffff
    46fc:	ffffffff 	.word	0xffffffff
    4700:	ffffffff 	.word	0xffffffff
    4704:	ffffffff 	.word	0xffffffff
    4708:	ffffffff 	.word	0xffffffff
    470c:	ffffffff 	.word	0xffffffff
    4710:	ffffffff 	.word	0xffffffff
    4714:	ffffffff 	.word	0xffffffff
    4718:	ffffffff 	.word	0xffffffff
    471c:	ffffffff 	.word	0xffffffff
    4720:	ffffffff 	.word	0xffffffff
    4724:	ffffffff 	.word	0xffffffff
    4728:	ffffffff 	.word	0xffffffff
    472c:	ffffffff 	.word	0xffffffff
    4730:	ffffffff 	.word	0xffffffff
    4734:	ffffffff 	.word	0xffffffff
    4738:	ffffffff 	.word	0xffffffff
    473c:	ffffffff 	.word	0xffffffff
    4740:	ffffffff 	.word	0xffffffff
    4744:	ffffffff 	.word	0xffffffff
    4748:	ffffffff 	.word	0xffffffff
    474c:	ffffffff 	.word	0xffffffff
    4750:	ffffffff 	.word	0xffffffff
    4754:	ffffffff 	.word	0xffffffff
    4758:	ffffffff 	.word	0xffffffff
    475c:	ffffffff 	.word	0xffffffff
    4760:	ffffffff 	.word	0xffffffff
    4764:	ffffffff 	.word	0xffffffff
    4768:	ffffffff 	.word	0xffffffff
    476c:	ffffffff 	.word	0xffffffff
    4770:	ffffffff 	.word	0xffffffff
    4774:	ffffffff 	.word	0xffffffff
    4778:	ffffffff 	.word	0xffffffff
    477c:	ffffffff 	.word	0xffffffff
    4780:	ffffffff 	.word	0xffffffff
    4784:	ffffffff 	.word	0xffffffff
    4788:	ffffffff 	.word	0xffffffff
    478c:	ffffffff 	.word	0xffffffff
    4790:	ffffffff 	.word	0xffffffff
    4794:	ffffffff 	.word	0xffffffff
    4798:	ffffffff 	.word	0xffffffff
    479c:	ffffffff 	.word	0xffffffff
    47a0:	ffffffff 	.word	0xffffffff
    47a4:	ffffffff 	.word	0xffffffff
    47a8:	ffffffff 	.word	0xffffffff
    47ac:	ffffffff 	.word	0xffffffff
    47b0:	ffffffff 	.word	0xffffffff
    47b4:	ffffffff 	.word	0xffffffff
    47b8:	ffffffff 	.word	0xffffffff
    47bc:	ffffffff 	.word	0xffffffff
    47c0:	ffffffff 	.word	0xffffffff
    47c4:	ffffffff 	.word	0xffffffff
    47c8:	ffffffff 	.word	0xffffffff
    47cc:	ffffffff 	.word	0xffffffff
    47d0:	ffffffff 	.word	0xffffffff
    47d4:	ffffffff 	.word	0xffffffff
    47d8:	ffffffff 	.word	0xffffffff
    47dc:	ffffffff 	.word	0xffffffff
    47e0:	ffffffff 	.word	0xffffffff
    47e4:	ffffffff 	.word	0xffffffff
    47e8:	ffffffff 	.word	0xffffffff
    47ec:	ffffffff 	.word	0xffffffff
    47f0:	ffffffff 	.word	0xffffffff
    47f4:	ffffffff 	.word	0xffffffff
    47f8:	ffffffff 	.word	0xffffffff
    47fc:	ffffffff 	.word	0xffffffff
    4800:	ffffffff 	.word	0xffffffff
    4804:	ffffffff 	.word	0xffffffff
    4808:	ffffffff 	.word	0xffffffff
    480c:	ffffffff 	.word	0xffffffff
    4810:	ffffffff 	.word	0xffffffff
    4814:	ffffffff 	.word	0xffffffff
    4818:	ffffffff 	.word	0xffffffff
    481c:	ffffffff 	.word	0xffffffff
    4820:	ffffffff 	.word	0xffffffff
    4824:	ffffffff 	.word	0xffffffff
    4828:	ffffffff 	.word	0xffffffff
    482c:	ffffffff 	.word	0xffffffff
    4830:	ffffffff 	.word	0xffffffff
    4834:	ffffffff 	.word	0xffffffff
    4838:	ffffffff 	.word	0xffffffff
    483c:	ffffffff 	.word	0xffffffff
    4840:	ffffffff 	.word	0xffffffff
    4844:	ffffffff 	.word	0xffffffff
    4848:	ffffffff 	.word	0xffffffff
    484c:	ffffffff 	.word	0xffffffff
    4850:	ffffffff 	.word	0xffffffff
    4854:	ffffffff 	.word	0xffffffff
    4858:	ffffffff 	.word	0xffffffff
    485c:	ffffffff 	.word	0xffffffff
    4860:	ffffffff 	.word	0xffffffff
    4864:	ffffffff 	.word	0xffffffff
    4868:	ffffffff 	.word	0xffffffff
    486c:	ffffffff 	.word	0xffffffff
    4870:	ffffffff 	.word	0xffffffff
    4874:	ffffffff 	.word	0xffffffff
    4878:	ffffffff 	.word	0xffffffff
    487c:	ffffffff 	.word	0xffffffff
    4880:	ffffffff 	.word	0xffffffff
    4884:	ffffffff 	.word	0xffffffff
    4888:	ffffffff 	.word	0xffffffff
    488c:	ffffffff 	.word	0xffffffff
    4890:	ffffffff 	.word	0xffffffff
    4894:	ffffffff 	.word	0xffffffff
    4898:	ffffffff 	.word	0xffffffff
    489c:	ffffffff 	.word	0xffffffff
    48a0:	ffffffff 	.word	0xffffffff
    48a4:	ffffffff 	.word	0xffffffff
    48a8:	ffffffff 	.word	0xffffffff
    48ac:	ffffffff 	.word	0xffffffff
    48b0:	ffffffff 	.word	0xffffffff
    48b4:	ffffffff 	.word	0xffffffff
    48b8:	ffffffff 	.word	0xffffffff
    48bc:	ffffffff 	.word	0xffffffff
    48c0:	ffffffff 	.word	0xffffffff
    48c4:	ffffffff 	.word	0xffffffff
    48c8:	ffffffff 	.word	0xffffffff
    48cc:	ffffffff 	.word	0xffffffff
    48d0:	ffffffff 	.word	0xffffffff
    48d4:	ffffffff 	.word	0xffffffff
    48d8:	ffffffff 	.word	0xffffffff
    48dc:	ffffffff 	.word	0xffffffff
    48e0:	ffffffff 	.word	0xffffffff
    48e4:	ffffffff 	.word	0xffffffff
    48e8:	ffffffff 	.word	0xffffffff
    48ec:	ffffffff 	.word	0xffffffff
    48f0:	ffffffff 	.word	0xffffffff
    48f4:	ffffffff 	.word	0xffffffff
    48f8:	ffffffff 	.word	0xffffffff
    48fc:	ffffffff 	.word	0xffffffff
    4900:	ffffffff 	.word	0xffffffff
    4904:	ffffffff 	.word	0xffffffff
    4908:	ffffffff 	.word	0xffffffff
    490c:	ffffffff 	.word	0xffffffff
    4910:	ffffffff 	.word	0xffffffff
    4914:	ffffffff 	.word	0xffffffff
    4918:	ffffffff 	.word	0xffffffff
    491c:	ffffffff 	.word	0xffffffff
    4920:	ffffffff 	.word	0xffffffff
    4924:	ffffffff 	.word	0xffffffff
    4928:	ffffffff 	.word	0xffffffff
    492c:	ffffffff 	.word	0xffffffff
    4930:	ffffffff 	.word	0xffffffff
    4934:	ffffffff 	.word	0xffffffff
    4938:	ffffffff 	.word	0xffffffff
    493c:	ffffffff 	.word	0xffffffff
    4940:	ffffffff 	.word	0xffffffff
    4944:	ffffffff 	.word	0xffffffff
    4948:	ffffffff 	.word	0xffffffff
    494c:	ffffffff 	.word	0xffffffff
    4950:	ffffffff 	.word	0xffffffff
    4954:	ffffffff 	.word	0xffffffff
    4958:	ffffffff 	.word	0xffffffff
    495c:	ffffffff 	.word	0xffffffff
    4960:	ffffffff 	.word	0xffffffff
    4964:	ffffffff 	.word	0xffffffff
    4968:	ffffffff 	.word	0xffffffff
    496c:	ffffffff 	.word	0xffffffff
    4970:	ffffffff 	.word	0xffffffff
    4974:	ffffffff 	.word	0xffffffff
    4978:	ffffffff 	.word	0xffffffff
    497c:	ffffffff 	.word	0xffffffff
    4980:	ffffffff 	.word	0xffffffff
    4984:	ffffffff 	.word	0xffffffff
    4988:	ffffffff 	.word	0xffffffff
    498c:	ffffffff 	.word	0xffffffff
    4990:	ffffffff 	.word	0xffffffff
    4994:	ffffffff 	.word	0xffffffff
    4998:	ffffffff 	.word	0xffffffff
    499c:	ffffffff 	.word	0xffffffff
    49a0:	ffffffff 	.word	0xffffffff
    49a4:	ffffffff 	.word	0xffffffff
    49a8:	ffffffff 	.word	0xffffffff
    49ac:	ffffffff 	.word	0xffffffff
    49b0:	ffffffff 	.word	0xffffffff
    49b4:	ffffffff 	.word	0xffffffff
    49b8:	ffffffff 	.word	0xffffffff
    49bc:	ffffffff 	.word	0xffffffff
    49c0:	ffffffff 	.word	0xffffffff
    49c4:	ffffffff 	.word	0xffffffff
    49c8:	ffffffff 	.word	0xffffffff
    49cc:	ffffffff 	.word	0xffffffff
    49d0:	ffffffff 	.word	0xffffffff
    49d4:	ffffffff 	.word	0xffffffff
    49d8:	ffffffff 	.word	0xffffffff
    49dc:	ffffffff 	.word	0xffffffff
    49e0:	ffffffff 	.word	0xffffffff
    49e4:	ffffffff 	.word	0xffffffff
    49e8:	ffffffff 	.word	0xffffffff
    49ec:	ffffffff 	.word	0xffffffff
    49f0:	ffffffff 	.word	0xffffffff
    49f4:	ffffffff 	.word	0xffffffff
    49f8:	ffffffff 	.word	0xffffffff
    49fc:	ffffffff 	.word	0xffffffff
    4a00:	ffffffff 	.word	0xffffffff
    4a04:	ffffffff 	.word	0xffffffff
    4a08:	ffffffff 	.word	0xffffffff
    4a0c:	ffffffff 	.word	0xffffffff
    4a10:	ffffffff 	.word	0xffffffff
    4a14:	ffffffff 	.word	0xffffffff
    4a18:	ffffffff 	.word	0xffffffff
    4a1c:	ffffffff 	.word	0xffffffff
    4a20:	ffffffff 	.word	0xffffffff
    4a24:	ffffffff 	.word	0xffffffff
    4a28:	ffffffff 	.word	0xffffffff
    4a2c:	ffffffff 	.word	0xffffffff
    4a30:	ffffffff 	.word	0xffffffff
    4a34:	ffffffff 	.word	0xffffffff
    4a38:	ffffffff 	.word	0xffffffff
    4a3c:	ffffffff 	.word	0xffffffff
    4a40:	ffffffff 	.word	0xffffffff
    4a44:	ffffffff 	.word	0xffffffff
    4a48:	ffffffff 	.word	0xffffffff
    4a4c:	ffffffff 	.word	0xffffffff
    4a50:	ffffffff 	.word	0xffffffff
    4a54:	ffffffff 	.word	0xffffffff
    4a58:	ffffffff 	.word	0xffffffff
    4a5c:	ffffffff 	.word	0xffffffff
    4a60:	ffffffff 	.word	0xffffffff
    4a64:	ffffffff 	.word	0xffffffff
    4a68:	ffffffff 	.word	0xffffffff
    4a6c:	ffffffff 	.word	0xffffffff
    4a70:	ffffffff 	.word	0xffffffff
    4a74:	ffffffff 	.word	0xffffffff
    4a78:	ffffffff 	.word	0xffffffff
    4a7c:	ffffffff 	.word	0xffffffff
    4a80:	ffffffff 	.word	0xffffffff
    4a84:	ffffffff 	.word	0xffffffff
    4a88:	ffffffff 	.word	0xffffffff
    4a8c:	ffffffff 	.word	0xffffffff
    4a90:	ffffffff 	.word	0xffffffff
    4a94:	ffffffff 	.word	0xffffffff
    4a98:	ffffffff 	.word	0xffffffff
    4a9c:	ffffffff 	.word	0xffffffff
    4aa0:	ffffffff 	.word	0xffffffff
    4aa4:	ffffffff 	.word	0xffffffff
    4aa8:	ffffffff 	.word	0xffffffff
    4aac:	ffffffff 	.word	0xffffffff
    4ab0:	ffffffff 	.word	0xffffffff
    4ab4:	ffffffff 	.word	0xffffffff
    4ab8:	ffffffff 	.word	0xffffffff
    4abc:	ffffffff 	.word	0xffffffff
    4ac0:	ffffffff 	.word	0xffffffff
    4ac4:	ffffffff 	.word	0xffffffff
    4ac8:	ffffffff 	.word	0xffffffff
    4acc:	ffffffff 	.word	0xffffffff
    4ad0:	ffffffff 	.word	0xffffffff
    4ad4:	ffffffff 	.word	0xffffffff
    4ad8:	ffffffff 	.word	0xffffffff
    4adc:	ffffffff 	.word	0xffffffff
    4ae0:	ffffffff 	.word	0xffffffff
    4ae4:	ffffffff 	.word	0xffffffff
    4ae8:	ffffffff 	.word	0xffffffff
    4aec:	ffffffff 	.word	0xffffffff
    4af0:	ffffffff 	.word	0xffffffff
    4af4:	ffffffff 	.word	0xffffffff
    4af8:	ffffffff 	.word	0xffffffff
    4afc:	ffffffff 	.word	0xffffffff
    4b00:	ffffffff 	.word	0xffffffff
    4b04:	ffffffff 	.word	0xffffffff
    4b08:	ffffffff 	.word	0xffffffff
    4b0c:	ffffffff 	.word	0xffffffff
    4b10:	ffffffff 	.word	0xffffffff
    4b14:	ffffffff 	.word	0xffffffff
    4b18:	ffffffff 	.word	0xffffffff
    4b1c:	ffffffff 	.word	0xffffffff
    4b20:	ffffffff 	.word	0xffffffff
    4b24:	ffffffff 	.word	0xffffffff
    4b28:	ffffffff 	.word	0xffffffff
    4b2c:	ffffffff 	.word	0xffffffff
    4b30:	ffffffff 	.word	0xffffffff
    4b34:	ffffffff 	.word	0xffffffff
    4b38:	ffffffff 	.word	0xffffffff
    4b3c:	ffffffff 	.word	0xffffffff
    4b40:	ffffffff 	.word	0xffffffff
    4b44:	ffffffff 	.word	0xffffffff
    4b48:	ffffffff 	.word	0xffffffff
    4b4c:	ffffffff 	.word	0xffffffff
    4b50:	ffffffff 	.word	0xffffffff
    4b54:	ffffffff 	.word	0xffffffff
    4b58:	ffffffff 	.word	0xffffffff
    4b5c:	ffffffff 	.word	0xffffffff
    4b60:	ffffffff 	.word	0xffffffff
    4b64:	ffffffff 	.word	0xffffffff
    4b68:	ffffffff 	.word	0xffffffff
    4b6c:	ffffffff 	.word	0xffffffff
    4b70:	ffffffff 	.word	0xffffffff
    4b74:	ffffffff 	.word	0xffffffff
    4b78:	ffffffff 	.word	0xffffffff
    4b7c:	ffffffff 	.word	0xffffffff
    4b80:	ffffffff 	.word	0xffffffff
    4b84:	ffffffff 	.word	0xffffffff
    4b88:	ffffffff 	.word	0xffffffff
    4b8c:	ffffffff 	.word	0xffffffff
    4b90:	ffffffff 	.word	0xffffffff
    4b94:	ffffffff 	.word	0xffffffff
    4b98:	ffffffff 	.word	0xffffffff
    4b9c:	ffffffff 	.word	0xffffffff
    4ba0:	ffffffff 	.word	0xffffffff
    4ba4:	ffffffff 	.word	0xffffffff
    4ba8:	ffffffff 	.word	0xffffffff
    4bac:	ffffffff 	.word	0xffffffff
    4bb0:	ffffffff 	.word	0xffffffff
    4bb4:	ffffffff 	.word	0xffffffff
    4bb8:	ffffffff 	.word	0xffffffff
    4bbc:	ffffffff 	.word	0xffffffff
    4bc0:	ffffffff 	.word	0xffffffff
    4bc4:	ffffffff 	.word	0xffffffff
    4bc8:	ffffffff 	.word	0xffffffff
    4bcc:	ffffffff 	.word	0xffffffff
    4bd0:	ffffffff 	.word	0xffffffff
    4bd4:	ffffffff 	.word	0xffffffff
    4bd8:	ffffffff 	.word	0xffffffff
    4bdc:	ffffffff 	.word	0xffffffff
    4be0:	ffffffff 	.word	0xffffffff
    4be4:	ffffffff 	.word	0xffffffff
    4be8:	ffffffff 	.word	0xffffffff
    4bec:	ffffffff 	.word	0xffffffff
    4bf0:	ffffffff 	.word	0xffffffff
    4bf4:	ffffffff 	.word	0xffffffff
    4bf8:	ffffffff 	.word	0xffffffff
    4bfc:	ffffffff 	.word	0xffffffff
    4c00:	ffffffff 	.word	0xffffffff
    4c04:	ffffffff 	.word	0xffffffff
    4c08:	ffffffff 	.word	0xffffffff
    4c0c:	ffffffff 	.word	0xffffffff
    4c10:	ffffffff 	.word	0xffffffff
    4c14:	ffffffff 	.word	0xffffffff
    4c18:	ffffffff 	.word	0xffffffff
    4c1c:	ffffffff 	.word	0xffffffff
    4c20:	ffffffff 	.word	0xffffffff
    4c24:	ffffffff 	.word	0xffffffff
    4c28:	ffffffff 	.word	0xffffffff
    4c2c:	ffffffff 	.word	0xffffffff
    4c30:	ffffffff 	.word	0xffffffff
    4c34:	ffffffff 	.word	0xffffffff
    4c38:	ffffffff 	.word	0xffffffff
    4c3c:	ffffffff 	.word	0xffffffff
    4c40:	ffffffff 	.word	0xffffffff
    4c44:	ffffffff 	.word	0xffffffff
    4c48:	ffffffff 	.word	0xffffffff
    4c4c:	ffffffff 	.word	0xffffffff
    4c50:	ffffffff 	.word	0xffffffff
    4c54:	ffffffff 	.word	0xffffffff
    4c58:	ffffffff 	.word	0xffffffff
    4c5c:	ffffffff 	.word	0xffffffff
    4c60:	ffffffff 	.word	0xffffffff
    4c64:	ffffffff 	.word	0xffffffff
    4c68:	ffffffff 	.word	0xffffffff
    4c6c:	ffffffff 	.word	0xffffffff
    4c70:	ffffffff 	.word	0xffffffff
    4c74:	ffffffff 	.word	0xffffffff
    4c78:	ffffffff 	.word	0xffffffff
    4c7c:	ffffffff 	.word	0xffffffff
    4c80:	ffffffff 	.word	0xffffffff
    4c84:	ffffffff 	.word	0xffffffff
    4c88:	ffffffff 	.word	0xffffffff
    4c8c:	ffffffff 	.word	0xffffffff
    4c90:	ffffffff 	.word	0xffffffff
    4c94:	ffffffff 	.word	0xffffffff
    4c98:	ffffffff 	.word	0xffffffff
    4c9c:	ffffffff 	.word	0xffffffff
    4ca0:	ffffffff 	.word	0xffffffff
    4ca4:	ffffffff 	.word	0xffffffff
    4ca8:	ffffffff 	.word	0xffffffff
    4cac:	ffffffff 	.word	0xffffffff
    4cb0:	ffffffff 	.word	0xffffffff
    4cb4:	ffffffff 	.word	0xffffffff
    4cb8:	ffffffff 	.word	0xffffffff
    4cbc:	ffffffff 	.word	0xffffffff
    4cc0:	ffffffff 	.word	0xffffffff
    4cc4:	ffffffff 	.word	0xffffffff
    4cc8:	ffffffff 	.word	0xffffffff
    4ccc:	ffffffff 	.word	0xffffffff
    4cd0:	ffffffff 	.word	0xffffffff
    4cd4:	ffffffff 	.word	0xffffffff
    4cd8:	ffffffff 	.word	0xffffffff
    4cdc:	ffffffff 	.word	0xffffffff
    4ce0:	ffffffff 	.word	0xffffffff
    4ce4:	ffffffff 	.word	0xffffffff
    4ce8:	ffffffff 	.word	0xffffffff
    4cec:	ffffffff 	.word	0xffffffff
    4cf0:	ffffffff 	.word	0xffffffff
    4cf4:	ffffffff 	.word	0xffffffff
    4cf8:	ffffffff 	.word	0xffffffff
    4cfc:	ffffffff 	.word	0xffffffff
    4d00:	ffffffff 	.word	0xffffffff
    4d04:	ffffffff 	.word	0xffffffff
    4d08:	ffffffff 	.word	0xffffffff
    4d0c:	ffffffff 	.word	0xffffffff
    4d10:	ffffffff 	.word	0xffffffff
    4d14:	ffffffff 	.word	0xffffffff
    4d18:	ffffffff 	.word	0xffffffff
    4d1c:	ffffffff 	.word	0xffffffff
    4d20:	ffffffff 	.word	0xffffffff
    4d24:	ffffffff 	.word	0xffffffff
    4d28:	ffffffff 	.word	0xffffffff
    4d2c:	ffffffff 	.word	0xffffffff
    4d30:	ffffffff 	.word	0xffffffff
    4d34:	ffffffff 	.word	0xffffffff
    4d38:	ffffffff 	.word	0xffffffff
    4d3c:	ffffffff 	.word	0xffffffff
    4d40:	ffffffff 	.word	0xffffffff
    4d44:	ffffffff 	.word	0xffffffff
    4d48:	ffffffff 	.word	0xffffffff
    4d4c:	ffffffff 	.word	0xffffffff
    4d50:	ffffffff 	.word	0xffffffff
    4d54:	ffffffff 	.word	0xffffffff
    4d58:	ffffffff 	.word	0xffffffff
    4d5c:	ffffffff 	.word	0xffffffff
    4d60:	ffffffff 	.word	0xffffffff
    4d64:	ffffffff 	.word	0xffffffff
    4d68:	ffffffff 	.word	0xffffffff
    4d6c:	ffffffff 	.word	0xffffffff
    4d70:	ffffffff 	.word	0xffffffff
    4d74:	ffffffff 	.word	0xffffffff
    4d78:	ffffffff 	.word	0xffffffff
    4d7c:	ffffffff 	.word	0xffffffff
    4d80:	ffffffff 	.word	0xffffffff
    4d84:	ffffffff 	.word	0xffffffff
    4d88:	ffffffff 	.word	0xffffffff
    4d8c:	ffffffff 	.word	0xffffffff
    4d90:	ffffffff 	.word	0xffffffff
    4d94:	ffffffff 	.word	0xffffffff
    4d98:	ffffffff 	.word	0xffffffff
    4d9c:	ffffffff 	.word	0xffffffff
    4da0:	ffffffff 	.word	0xffffffff
    4da4:	ffffffff 	.word	0xffffffff
    4da8:	ffffffff 	.word	0xffffffff
    4dac:	ffffffff 	.word	0xffffffff
    4db0:	ffffffff 	.word	0xffffffff
    4db4:	ffffffff 	.word	0xffffffff
    4db8:	ffffffff 	.word	0xffffffff
    4dbc:	ffffffff 	.word	0xffffffff
    4dc0:	ffffffff 	.word	0xffffffff
    4dc4:	ffffffff 	.word	0xffffffff
    4dc8:	ffffffff 	.word	0xffffffff
    4dcc:	ffffffff 	.word	0xffffffff
    4dd0:	ffffffff 	.word	0xffffffff
    4dd4:	ffffffff 	.word	0xffffffff
    4dd8:	ffffffff 	.word	0xffffffff
    4ddc:	ffffffff 	.word	0xffffffff
    4de0:	ffffffff 	.word	0xffffffff
    4de4:	ffffffff 	.word	0xffffffff
    4de8:	ffffffff 	.word	0xffffffff
    4dec:	ffffffff 	.word	0xffffffff
    4df0:	ffffffff 	.word	0xffffffff
    4df4:	ffffffff 	.word	0xffffffff
    4df8:	ffffffff 	.word	0xffffffff
    4dfc:	ffffffff 	.word	0xffffffff
    4e00:	ffffffff 	.word	0xffffffff
    4e04:	ffffffff 	.word	0xffffffff
    4e08:	ffffffff 	.word	0xffffffff
    4e0c:	ffffffff 	.word	0xffffffff
    4e10:	ffffffff 	.word	0xffffffff
    4e14:	ffffffff 	.word	0xffffffff
    4e18:	ffffffff 	.word	0xffffffff
    4e1c:	ffffffff 	.word	0xffffffff
    4e20:	ffffffff 	.word	0xffffffff
    4e24:	ffffffff 	.word	0xffffffff
    4e28:	ffffffff 	.word	0xffffffff
    4e2c:	ffffffff 	.word	0xffffffff
    4e30:	ffffffff 	.word	0xffffffff
    4e34:	ffffffff 	.word	0xffffffff
    4e38:	ffffffff 	.word	0xffffffff
    4e3c:	ffffffff 	.word	0xffffffff
    4e40:	ffffffff 	.word	0xffffffff
    4e44:	ffffffff 	.word	0xffffffff
    4e48:	ffffffff 	.word	0xffffffff
    4e4c:	ffffffff 	.word	0xffffffff
    4e50:	ffffffff 	.word	0xffffffff
    4e54:	ffffffff 	.word	0xffffffff
    4e58:	ffffffff 	.word	0xffffffff
    4e5c:	ffffffff 	.word	0xffffffff
    4e60:	ffffffff 	.word	0xffffffff
    4e64:	ffffffff 	.word	0xffffffff
    4e68:	ffffffff 	.word	0xffffffff
    4e6c:	ffffffff 	.word	0xffffffff
    4e70:	ffffffff 	.word	0xffffffff
    4e74:	ffffffff 	.word	0xffffffff
    4e78:	ffffffff 	.word	0xffffffff
    4e7c:	ffffffff 	.word	0xffffffff
    4e80:	ffffffff 	.word	0xffffffff
    4e84:	ffffffff 	.word	0xffffffff
    4e88:	ffffffff 	.word	0xffffffff
    4e8c:	ffffffff 	.word	0xffffffff
    4e90:	ffffffff 	.word	0xffffffff
    4e94:	ffffffff 	.word	0xffffffff
    4e98:	ffffffff 	.word	0xffffffff
    4e9c:	ffffffff 	.word	0xffffffff
    4ea0:	ffffffff 	.word	0xffffffff
    4ea4:	ffffffff 	.word	0xffffffff
    4ea8:	ffffffff 	.word	0xffffffff
    4eac:	ffffffff 	.word	0xffffffff
    4eb0:	ffffffff 	.word	0xffffffff
    4eb4:	ffffffff 	.word	0xffffffff
    4eb8:	ffffffff 	.word	0xffffffff
    4ebc:	ffffffff 	.word	0xffffffff
    4ec0:	ffffffff 	.word	0xffffffff
    4ec4:	ffffffff 	.word	0xffffffff
    4ec8:	ffffffff 	.word	0xffffffff
    4ecc:	ffffffff 	.word	0xffffffff
    4ed0:	ffffffff 	.word	0xffffffff
    4ed4:	ffffffff 	.word	0xffffffff
    4ed8:	ffffffff 	.word	0xffffffff
    4edc:	ffffffff 	.word	0xffffffff
    4ee0:	ffffffff 	.word	0xffffffff
    4ee4:	ffffffff 	.word	0xffffffff
    4ee8:	ffffffff 	.word	0xffffffff
    4eec:	ffffffff 	.word	0xffffffff
    4ef0:	ffffffff 	.word	0xffffffff
    4ef4:	ffffffff 	.word	0xffffffff
    4ef8:	ffffffff 	.word	0xffffffff
    4efc:	ffffffff 	.word	0xffffffff
    4f00:	ffffffff 	.word	0xffffffff
    4f04:	ffffffff 	.word	0xffffffff
    4f08:	ffffffff 	.word	0xffffffff
    4f0c:	ffffffff 	.word	0xffffffff
    4f10:	ffffffff 	.word	0xffffffff
    4f14:	ffffffff 	.word	0xffffffff
    4f18:	ffffffff 	.word	0xffffffff
    4f1c:	ffffffff 	.word	0xffffffff
    4f20:	ffffffff 	.word	0xffffffff
    4f24:	ffffffff 	.word	0xffffffff
    4f28:	ffffffff 	.word	0xffffffff
    4f2c:	ffffffff 	.word	0xffffffff
    4f30:	ffffffff 	.word	0xffffffff
    4f34:	ffffffff 	.word	0xffffffff
    4f38:	ffffffff 	.word	0xffffffff
    4f3c:	ffffffff 	.word	0xffffffff
    4f40:	ffffffff 	.word	0xffffffff
    4f44:	ffffffff 	.word	0xffffffff
    4f48:	ffffffff 	.word	0xffffffff
    4f4c:	ffffffff 	.word	0xffffffff
    4f50:	ffffffff 	.word	0xffffffff
    4f54:	ffffffff 	.word	0xffffffff
    4f58:	ffffffff 	.word	0xffffffff
    4f5c:	ffffffff 	.word	0xffffffff
    4f60:	ffffffff 	.word	0xffffffff
    4f64:	ffffffff 	.word	0xffffffff
    4f68:	ffffffff 	.word	0xffffffff
    4f6c:	ffffffff 	.word	0xffffffff
    4f70:	ffffffff 	.word	0xffffffff
    4f74:	ffffffff 	.word	0xffffffff
    4f78:	ffffffff 	.word	0xffffffff
    4f7c:	ffffffff 	.word	0xffffffff
    4f80:	ffffffff 	.word	0xffffffff
    4f84:	ffffffff 	.word	0xffffffff
    4f88:	ffffffff 	.word	0xffffffff
    4f8c:	ffffffff 	.word	0xffffffff
    4f90:	ffffffff 	.word	0xffffffff
    4f94:	ffffffff 	.word	0xffffffff
    4f98:	ffffffff 	.word	0xffffffff
    4f9c:	ffffffff 	.word	0xffffffff
    4fa0:	ffffffff 	.word	0xffffffff
    4fa4:	ffffffff 	.word	0xffffffff
    4fa8:	ffffffff 	.word	0xffffffff
    4fac:	ffffffff 	.word	0xffffffff
    4fb0:	ffffffff 	.word	0xffffffff
    4fb4:	ffffffff 	.word	0xffffffff
    4fb8:	ffffffff 	.word	0xffffffff
    4fbc:	ffffffff 	.word	0xffffffff
    4fc0:	ffffffff 	.word	0xffffffff
    4fc4:	ffffffff 	.word	0xffffffff
    4fc8:	ffffffff 	.word	0xffffffff
    4fcc:	ffffffff 	.word	0xffffffff
    4fd0:	ffffffff 	.word	0xffffffff
    4fd4:	ffffffff 	.word	0xffffffff
    4fd8:	ffffffff 	.word	0xffffffff
    4fdc:	ffffffff 	.word	0xffffffff
    4fe0:	ffffffff 	.word	0xffffffff
    4fe4:	ffffffff 	.word	0xffffffff
    4fe8:	ffffffff 	.word	0xffffffff
    4fec:	ffffffff 	.word	0xffffffff
    4ff0:	ffffffff 	.word	0xffffffff
    4ff4:	ffffffff 	.word	0xffffffff
    4ff8:	ffffffff 	.word	0xffffffff
    4ffc:	ffffffff 	.word	0xffffffff
    5000:	ffffffff 	.word	0xffffffff
    5004:	ffffffff 	.word	0xffffffff
    5008:	ffffffff 	.word	0xffffffff
    500c:	ffffffff 	.word	0xffffffff
    5010:	ffffffff 	.word	0xffffffff
    5014:	ffffffff 	.word	0xffffffff
    5018:	ffffffff 	.word	0xffffffff
    501c:	ffffffff 	.word	0xffffffff
    5020:	ffffffff 	.word	0xffffffff
    5024:	ffffffff 	.word	0xffffffff
    5028:	ffffffff 	.word	0xffffffff
    502c:	ffffffff 	.word	0xffffffff
    5030:	ffffffff 	.word	0xffffffff
    5034:	ffffffff 	.word	0xffffffff
    5038:	ffffffff 	.word	0xffffffff
    503c:	ffffffff 	.word	0xffffffff
    5040:	ffffffff 	.word	0xffffffff
    5044:	ffffffff 	.word	0xffffffff
    5048:	ffffffff 	.word	0xffffffff
    504c:	ffffffff 	.word	0xffffffff
    5050:	ffffffff 	.word	0xffffffff
    5054:	ffffffff 	.word	0xffffffff
    5058:	ffffffff 	.word	0xffffffff
    505c:	ffffffff 	.word	0xffffffff
    5060:	ffffffff 	.word	0xffffffff
    5064:	ffffffff 	.word	0xffffffff
    5068:	ffffffff 	.word	0xffffffff
    506c:	ffffffff 	.word	0xffffffff
    5070:	ffffffff 	.word	0xffffffff
    5074:	ffffffff 	.word	0xffffffff
    5078:	ffffffff 	.word	0xffffffff
    507c:	ffffffff 	.word	0xffffffff
    5080:	ffffffff 	.word	0xffffffff
    5084:	ffffffff 	.word	0xffffffff
    5088:	ffffffff 	.word	0xffffffff
    508c:	ffffffff 	.word	0xffffffff
    5090:	ffffffff 	.word	0xffffffff
    5094:	ffffffff 	.word	0xffffffff
    5098:	ffffffff 	.word	0xffffffff
    509c:	ffffffff 	.word	0xffffffff
    50a0:	ffffffff 	.word	0xffffffff
    50a4:	ffffffff 	.word	0xffffffff
    50a8:	ffffffff 	.word	0xffffffff
    50ac:	ffffffff 	.word	0xffffffff
    50b0:	ffffffff 	.word	0xffffffff
    50b4:	ffffffff 	.word	0xffffffff
    50b8:	ffffffff 	.word	0xffffffff
    50bc:	ffffffff 	.word	0xffffffff
    50c0:	ffffffff 	.word	0xffffffff
    50c4:	ffffffff 	.word	0xffffffff
    50c8:	ffffffff 	.word	0xffffffff
    50cc:	ffffffff 	.word	0xffffffff
    50d0:	ffffffff 	.word	0xffffffff
    50d4:	ffffffff 	.word	0xffffffff
    50d8:	ffffffff 	.word	0xffffffff
    50dc:	ffffffff 	.word	0xffffffff
    50e0:	ffffffff 	.word	0xffffffff
    50e4:	ffffffff 	.word	0xffffffff
    50e8:	ffffffff 	.word	0xffffffff
    50ec:	ffffffff 	.word	0xffffffff
    50f0:	ffffffff 	.word	0xffffffff
    50f4:	ffffffff 	.word	0xffffffff
    50f8:	ffffffff 	.word	0xffffffff
    50fc:	ffffffff 	.word	0xffffffff
    5100:	ffffffff 	.word	0xffffffff
    5104:	ffffffff 	.word	0xffffffff
    5108:	ffffffff 	.word	0xffffffff
    510c:	ffffffff 	.word	0xffffffff
    5110:	ffffffff 	.word	0xffffffff
    5114:	ffffffff 	.word	0xffffffff
    5118:	ffffffff 	.word	0xffffffff
    511c:	ffffffff 	.word	0xffffffff
    5120:	ffffffff 	.word	0xffffffff
    5124:	ffffffff 	.word	0xffffffff
    5128:	ffffffff 	.word	0xffffffff
    512c:	ffffffff 	.word	0xffffffff
    5130:	ffffffff 	.word	0xffffffff
    5134:	ffffffff 	.word	0xffffffff
    5138:	ffffffff 	.word	0xffffffff
    513c:	ffffffff 	.word	0xffffffff
    5140:	ffffffff 	.word	0xffffffff
    5144:	ffffffff 	.word	0xffffffff
    5148:	ffffffff 	.word	0xffffffff
    514c:	ffffffff 	.word	0xffffffff
    5150:	ffffffff 	.word	0xffffffff
    5154:	ffffffff 	.word	0xffffffff
    5158:	ffffffff 	.word	0xffffffff
    515c:	ffffffff 	.word	0xffffffff
    5160:	ffffffff 	.word	0xffffffff
    5164:	ffffffff 	.word	0xffffffff
    5168:	ffffffff 	.word	0xffffffff
    516c:	ffffffff 	.word	0xffffffff
    5170:	ffffffff 	.word	0xffffffff
    5174:	ffffffff 	.word	0xffffffff
    5178:	ffffffff 	.word	0xffffffff
    517c:	ffffffff 	.word	0xffffffff
    5180:	ffffffff 	.word	0xffffffff
    5184:	ffffffff 	.word	0xffffffff
    5188:	ffffffff 	.word	0xffffffff
    518c:	ffffffff 	.word	0xffffffff
    5190:	ffffffff 	.word	0xffffffff
    5194:	ffffffff 	.word	0xffffffff
    5198:	ffffffff 	.word	0xffffffff
    519c:	ffffffff 	.word	0xffffffff
    51a0:	ffffffff 	.word	0xffffffff
    51a4:	ffffffff 	.word	0xffffffff
    51a8:	ffffffff 	.word	0xffffffff
    51ac:	ffffffff 	.word	0xffffffff
    51b0:	ffffffff 	.word	0xffffffff
    51b4:	ffffffff 	.word	0xffffffff
    51b8:	ffffffff 	.word	0xffffffff
    51bc:	ffffffff 	.word	0xffffffff
    51c0:	ffffffff 	.word	0xffffffff
    51c4:	ffffffff 	.word	0xffffffff
    51c8:	ffffffff 	.word	0xffffffff
    51cc:	ffffffff 	.word	0xffffffff
    51d0:	ffffffff 	.word	0xffffffff
    51d4:	ffffffff 	.word	0xffffffff
    51d8:	ffffffff 	.word	0xffffffff
    51dc:	ffffffff 	.word	0xffffffff
    51e0:	ffffffff 	.word	0xffffffff
    51e4:	ffffffff 	.word	0xffffffff
    51e8:	ffffffff 	.word	0xffffffff
    51ec:	ffffffff 	.word	0xffffffff
    51f0:	ffffffff 	.word	0xffffffff
    51f4:	ffffffff 	.word	0xffffffff
    51f8:	ffffffff 	.word	0xffffffff
    51fc:	ffffffff 	.word	0xffffffff
    5200:	ffffffff 	.word	0xffffffff
    5204:	ffffffff 	.word	0xffffffff
    5208:	ffffffff 	.word	0xffffffff
    520c:	ffffffff 	.word	0xffffffff
    5210:	ffffffff 	.word	0xffffffff
    5214:	ffffffff 	.word	0xffffffff
    5218:	ffffffff 	.word	0xffffffff
    521c:	ffffffff 	.word	0xffffffff
    5220:	ffffffff 	.word	0xffffffff
    5224:	ffffffff 	.word	0xffffffff
    5228:	ffffffff 	.word	0xffffffff
    522c:	ffffffff 	.word	0xffffffff
    5230:	ffffffff 	.word	0xffffffff
    5234:	ffffffff 	.word	0xffffffff
    5238:	ffffffff 	.word	0xffffffff
    523c:	ffffffff 	.word	0xffffffff
    5240:	ffffffff 	.word	0xffffffff
    5244:	ffffffff 	.word	0xffffffff
    5248:	ffffffff 	.word	0xffffffff
    524c:	ffffffff 	.word	0xffffffff
    5250:	ffffffff 	.word	0xffffffff
    5254:	ffffffff 	.word	0xffffffff
    5258:	ffffffff 	.word	0xffffffff
    525c:	ffffffff 	.word	0xffffffff
    5260:	ffffffff 	.word	0xffffffff
    5264:	ffffffff 	.word	0xffffffff
    5268:	ffffffff 	.word	0xffffffff
    526c:	ffffffff 	.word	0xffffffff
    5270:	ffffffff 	.word	0xffffffff
    5274:	ffffffff 	.word	0xffffffff
    5278:	ffffffff 	.word	0xffffffff
    527c:	ffffffff 	.word	0xffffffff
    5280:	ffffffff 	.word	0xffffffff
    5284:	ffffffff 	.word	0xffffffff
    5288:	ffffffff 	.word	0xffffffff
    528c:	ffffffff 	.word	0xffffffff
    5290:	ffffffff 	.word	0xffffffff
    5294:	ffffffff 	.word	0xffffffff
    5298:	ffffffff 	.word	0xffffffff
    529c:	ffffffff 	.word	0xffffffff
    52a0:	ffffffff 	.word	0xffffffff
    52a4:	ffffffff 	.word	0xffffffff
    52a8:	ffffffff 	.word	0xffffffff
    52ac:	ffffffff 	.word	0xffffffff
    52b0:	ffffffff 	.word	0xffffffff
    52b4:	ffffffff 	.word	0xffffffff
    52b8:	ffffffff 	.word	0xffffffff
    52bc:	ffffffff 	.word	0xffffffff
    52c0:	ffffffff 	.word	0xffffffff
    52c4:	ffffffff 	.word	0xffffffff
    52c8:	ffffffff 	.word	0xffffffff
    52cc:	ffffffff 	.word	0xffffffff
    52d0:	ffffffff 	.word	0xffffffff
    52d4:	ffffffff 	.word	0xffffffff
    52d8:	ffffffff 	.word	0xffffffff
    52dc:	ffffffff 	.word	0xffffffff
    52e0:	ffffffff 	.word	0xffffffff
    52e4:	ffffffff 	.word	0xffffffff
    52e8:	ffffffff 	.word	0xffffffff
    52ec:	ffffffff 	.word	0xffffffff
    52f0:	ffffffff 	.word	0xffffffff
    52f4:	ffffffff 	.word	0xffffffff
    52f8:	ffffffff 	.word	0xffffffff
    52fc:	ffffffff 	.word	0xffffffff
    5300:	ffffffff 	.word	0xffffffff
    5304:	ffffffff 	.word	0xffffffff
    5308:	ffffffff 	.word	0xffffffff
    530c:	ffffffff 	.word	0xffffffff
    5310:	ffffffff 	.word	0xffffffff
    5314:	ffffffff 	.word	0xffffffff
    5318:	ffffffff 	.word	0xffffffff
    531c:	ffffffff 	.word	0xffffffff
    5320:	ffffffff 	.word	0xffffffff
    5324:	ffffffff 	.word	0xffffffff
    5328:	ffffffff 	.word	0xffffffff
    532c:	ffffffff 	.word	0xffffffff
    5330:	ffffffff 	.word	0xffffffff
    5334:	ffffffff 	.word	0xffffffff
    5338:	ffffffff 	.word	0xffffffff
    533c:	ffffffff 	.word	0xffffffff
    5340:	ffffffff 	.word	0xffffffff
    5344:	ffffffff 	.word	0xffffffff
    5348:	ffffffff 	.word	0xffffffff
    534c:	ffffffff 	.word	0xffffffff
    5350:	ffffffff 	.word	0xffffffff
    5354:	ffffffff 	.word	0xffffffff
    5358:	ffffffff 	.word	0xffffffff
    535c:	ffffffff 	.word	0xffffffff
    5360:	ffffffff 	.word	0xffffffff
    5364:	ffffffff 	.word	0xffffffff
    5368:	ffffffff 	.word	0xffffffff
    536c:	ffffffff 	.word	0xffffffff
    5370:	ffffffff 	.word	0xffffffff
    5374:	ffffffff 	.word	0xffffffff
    5378:	ffffffff 	.word	0xffffffff
    537c:	ffffffff 	.word	0xffffffff
    5380:	ffffffff 	.word	0xffffffff
    5384:	ffffffff 	.word	0xffffffff
    5388:	ffffffff 	.word	0xffffffff
    538c:	ffffffff 	.word	0xffffffff
    5390:	ffffffff 	.word	0xffffffff
    5394:	ffffffff 	.word	0xffffffff
    5398:	ffffffff 	.word	0xffffffff
    539c:	ffffffff 	.word	0xffffffff
    53a0:	ffffffff 	.word	0xffffffff
    53a4:	ffffffff 	.word	0xffffffff
    53a8:	ffffffff 	.word	0xffffffff
    53ac:	ffffffff 	.word	0xffffffff
    53b0:	ffffffff 	.word	0xffffffff
    53b4:	ffffffff 	.word	0xffffffff
    53b8:	ffffffff 	.word	0xffffffff
    53bc:	ffffffff 	.word	0xffffffff
    53c0:	ffffffff 	.word	0xffffffff
    53c4:	ffffffff 	.word	0xffffffff
    53c8:	ffffffff 	.word	0xffffffff
    53cc:	ffffffff 	.word	0xffffffff
    53d0:	ffffffff 	.word	0xffffffff
    53d4:	ffffffff 	.word	0xffffffff
    53d8:	ffffffff 	.word	0xffffffff
    53dc:	ffffffff 	.word	0xffffffff
    53e0:	ffffffff 	.word	0xffffffff
    53e4:	ffffffff 	.word	0xffffffff
    53e8:	ffffffff 	.word	0xffffffff
    53ec:	ffffffff 	.word	0xffffffff
    53f0:	ffffffff 	.word	0xffffffff
    53f4:	ffffffff 	.word	0xffffffff
    53f8:	ffffffff 	.word	0xffffffff
    53fc:	ffffffff 	.word	0xffffffff
    5400:	ffffffff 	.word	0xffffffff
    5404:	ffffffff 	.word	0xffffffff
    5408:	ffffffff 	.word	0xffffffff
    540c:	ffffffff 	.word	0xffffffff
    5410:	ffffffff 	.word	0xffffffff
    5414:	ffffffff 	.word	0xffffffff
    5418:	ffffffff 	.word	0xffffffff
    541c:	ffffffff 	.word	0xffffffff
    5420:	ffffffff 	.word	0xffffffff
    5424:	ffffffff 	.word	0xffffffff
    5428:	ffffffff 	.word	0xffffffff
    542c:	ffffffff 	.word	0xffffffff
    5430:	ffffffff 	.word	0xffffffff
    5434:	ffffffff 	.word	0xffffffff
    5438:	ffffffff 	.word	0xffffffff
    543c:	ffffffff 	.word	0xffffffff
    5440:	ffffffff 	.word	0xffffffff
    5444:	ffffffff 	.word	0xffffffff
    5448:	ffffffff 	.word	0xffffffff
    544c:	ffffffff 	.word	0xffffffff
    5450:	ffffffff 	.word	0xffffffff
    5454:	ffffffff 	.word	0xffffffff
    5458:	ffffffff 	.word	0xffffffff
    545c:	ffffffff 	.word	0xffffffff
    5460:	ffffffff 	.word	0xffffffff
    5464:	ffffffff 	.word	0xffffffff
    5468:	ffffffff 	.word	0xffffffff
    546c:	ffffffff 	.word	0xffffffff
    5470:	ffffffff 	.word	0xffffffff
    5474:	ffffffff 	.word	0xffffffff
    5478:	ffffffff 	.word	0xffffffff
    547c:	ffffffff 	.word	0xffffffff
    5480:	ffffffff 	.word	0xffffffff
    5484:	ffffffff 	.word	0xffffffff
    5488:	ffffffff 	.word	0xffffffff
    548c:	ffffffff 	.word	0xffffffff
    5490:	ffffffff 	.word	0xffffffff
    5494:	ffffffff 	.word	0xffffffff
    5498:	ffffffff 	.word	0xffffffff
    549c:	ffffffff 	.word	0xffffffff
    54a0:	ffffffff 	.word	0xffffffff
    54a4:	ffffffff 	.word	0xffffffff
    54a8:	ffffffff 	.word	0xffffffff
    54ac:	ffffffff 	.word	0xffffffff
    54b0:	ffffffff 	.word	0xffffffff
    54b4:	ffffffff 	.word	0xffffffff
    54b8:	ffffffff 	.word	0xffffffff
    54bc:	ffffffff 	.word	0xffffffff
    54c0:	ffffffff 	.word	0xffffffff
    54c4:	ffffffff 	.word	0xffffffff
    54c8:	ffffffff 	.word	0xffffffff
    54cc:	ffffffff 	.word	0xffffffff
    54d0:	ffffffff 	.word	0xffffffff
    54d4:	ffffffff 	.word	0xffffffff
    54d8:	ffffffff 	.word	0xffffffff
    54dc:	ffffffff 	.word	0xffffffff
    54e0:	ffffffff 	.word	0xffffffff
    54e4:	ffffffff 	.word	0xffffffff
    54e8:	ffffffff 	.word	0xffffffff
    54ec:	ffffffff 	.word	0xffffffff
    54f0:	ffffffff 	.word	0xffffffff
    54f4:	ffffffff 	.word	0xffffffff
    54f8:	ffffffff 	.word	0xffffffff
    54fc:	ffffffff 	.word	0xffffffff
    5500:	ffffffff 	.word	0xffffffff
    5504:	ffffffff 	.word	0xffffffff
    5508:	ffffffff 	.word	0xffffffff
    550c:	ffffffff 	.word	0xffffffff
    5510:	ffffffff 	.word	0xffffffff
    5514:	ffffffff 	.word	0xffffffff
    5518:	ffffffff 	.word	0xffffffff
    551c:	ffffffff 	.word	0xffffffff
    5520:	ffffffff 	.word	0xffffffff
    5524:	ffffffff 	.word	0xffffffff
    5528:	ffffffff 	.word	0xffffffff
    552c:	ffffffff 	.word	0xffffffff
    5530:	ffffffff 	.word	0xffffffff
    5534:	ffffffff 	.word	0xffffffff
    5538:	ffffffff 	.word	0xffffffff
    553c:	ffffffff 	.word	0xffffffff
    5540:	ffffffff 	.word	0xffffffff
    5544:	ffffffff 	.word	0xffffffff
    5548:	ffffffff 	.word	0xffffffff
    554c:	ffffffff 	.word	0xffffffff
    5550:	ffffffff 	.word	0xffffffff
    5554:	ffffffff 	.word	0xffffffff
    5558:	ffffffff 	.word	0xffffffff
    555c:	ffffffff 	.word	0xffffffff
    5560:	ffffffff 	.word	0xffffffff
    5564:	ffffffff 	.word	0xffffffff
    5568:	ffffffff 	.word	0xffffffff
    556c:	ffffffff 	.word	0xffffffff
    5570:	ffffffff 	.word	0xffffffff
    5574:	ffffffff 	.word	0xffffffff
    5578:	ffffffff 	.word	0xffffffff
    557c:	ffffffff 	.word	0xffffffff
    5580:	ffffffff 	.word	0xffffffff
    5584:	ffffffff 	.word	0xffffffff
    5588:	ffffffff 	.word	0xffffffff
    558c:	ffffffff 	.word	0xffffffff
    5590:	ffffffff 	.word	0xffffffff
    5594:	ffffffff 	.word	0xffffffff
    5598:	ffffffff 	.word	0xffffffff
    559c:	ffffffff 	.word	0xffffffff
    55a0:	ffffffff 	.word	0xffffffff
    55a4:	ffffffff 	.word	0xffffffff
    55a8:	ffffffff 	.word	0xffffffff
    55ac:	ffffffff 	.word	0xffffffff
    55b0:	ffffffff 	.word	0xffffffff
    55b4:	ffffffff 	.word	0xffffffff
    55b8:	ffffffff 	.word	0xffffffff
    55bc:	ffffffff 	.word	0xffffffff
    55c0:	ffffffff 	.word	0xffffffff
    55c4:	ffffffff 	.word	0xffffffff
    55c8:	ffffffff 	.word	0xffffffff
    55cc:	ffffffff 	.word	0xffffffff
    55d0:	ffffffff 	.word	0xffffffff
    55d4:	ffffffff 	.word	0xffffffff
    55d8:	ffffffff 	.word	0xffffffff
    55dc:	ffffffff 	.word	0xffffffff
    55e0:	ffffffff 	.word	0xffffffff
    55e4:	ffffffff 	.word	0xffffffff
    55e8:	ffffffff 	.word	0xffffffff
    55ec:	ffffffff 	.word	0xffffffff
    55f0:	ffffffff 	.word	0xffffffff
    55f4:	ffffffff 	.word	0xffffffff
    55f8:	ffffffff 	.word	0xffffffff
    55fc:	ffffffff 	.word	0xffffffff
    5600:	ffffffff 	.word	0xffffffff
    5604:	ffffffff 	.word	0xffffffff
    5608:	ffffffff 	.word	0xffffffff
    560c:	ffffffff 	.word	0xffffffff
    5610:	ffffffff 	.word	0xffffffff
    5614:	ffffffff 	.word	0xffffffff
    5618:	ffffffff 	.word	0xffffffff
    561c:	ffffffff 	.word	0xffffffff
    5620:	ffffffff 	.word	0xffffffff
    5624:	ffffffff 	.word	0xffffffff
    5628:	ffffffff 	.word	0xffffffff
    562c:	ffffffff 	.word	0xffffffff
    5630:	ffffffff 	.word	0xffffffff
    5634:	ffffffff 	.word	0xffffffff
    5638:	ffffffff 	.word	0xffffffff
    563c:	ffffffff 	.word	0xffffffff
    5640:	ffffffff 	.word	0xffffffff
    5644:	ffffffff 	.word	0xffffffff
    5648:	ffffffff 	.word	0xffffffff
    564c:	ffffffff 	.word	0xffffffff
    5650:	ffffffff 	.word	0xffffffff
    5654:	ffffffff 	.word	0xffffffff
    5658:	ffffffff 	.word	0xffffffff
    565c:	ffffffff 	.word	0xffffffff
    5660:	ffffffff 	.word	0xffffffff
    5664:	ffffffff 	.word	0xffffffff
    5668:	ffffffff 	.word	0xffffffff
    566c:	ffffffff 	.word	0xffffffff
    5670:	ffffffff 	.word	0xffffffff
    5674:	ffffffff 	.word	0xffffffff
    5678:	ffffffff 	.word	0xffffffff
    567c:	ffffffff 	.word	0xffffffff
    5680:	ffffffff 	.word	0xffffffff
    5684:	ffffffff 	.word	0xffffffff
    5688:	ffffffff 	.word	0xffffffff
    568c:	ffffffff 	.word	0xffffffff
    5690:	ffffffff 	.word	0xffffffff
    5694:	ffffffff 	.word	0xffffffff
    5698:	ffffffff 	.word	0xffffffff
    569c:	ffffffff 	.word	0xffffffff
    56a0:	ffffffff 	.word	0xffffffff
    56a4:	ffffffff 	.word	0xffffffff
    56a8:	ffffffff 	.word	0xffffffff
    56ac:	ffffffff 	.word	0xffffffff
    56b0:	ffffffff 	.word	0xffffffff
    56b4:	ffffffff 	.word	0xffffffff
    56b8:	ffffffff 	.word	0xffffffff
    56bc:	ffffffff 	.word	0xffffffff
    56c0:	ffffffff 	.word	0xffffffff
    56c4:	ffffffff 	.word	0xffffffff
    56c8:	ffffffff 	.word	0xffffffff
    56cc:	ffffffff 	.word	0xffffffff
    56d0:	ffffffff 	.word	0xffffffff
    56d4:	ffffffff 	.word	0xffffffff
    56d8:	ffffffff 	.word	0xffffffff
    56dc:	ffffffff 	.word	0xffffffff
    56e0:	ffffffff 	.word	0xffffffff
    56e4:	ffffffff 	.word	0xffffffff
    56e8:	ffffffff 	.word	0xffffffff
    56ec:	ffffffff 	.word	0xffffffff
    56f0:	ffffffff 	.word	0xffffffff
    56f4:	ffffffff 	.word	0xffffffff
    56f8:	ffffffff 	.word	0xffffffff
    56fc:	ffffffff 	.word	0xffffffff
    5700:	ffffffff 	.word	0xffffffff
    5704:	ffffffff 	.word	0xffffffff
    5708:	ffffffff 	.word	0xffffffff
    570c:	ffffffff 	.word	0xffffffff
    5710:	ffffffff 	.word	0xffffffff
    5714:	ffffffff 	.word	0xffffffff
    5718:	ffffffff 	.word	0xffffffff
    571c:	ffffffff 	.word	0xffffffff
    5720:	ffffffff 	.word	0xffffffff
    5724:	ffffffff 	.word	0xffffffff
    5728:	ffffffff 	.word	0xffffffff
    572c:	ffffffff 	.word	0xffffffff
    5730:	ffffffff 	.word	0xffffffff
    5734:	ffffffff 	.word	0xffffffff
    5738:	ffffffff 	.word	0xffffffff
    573c:	ffffffff 	.word	0xffffffff
    5740:	ffffffff 	.word	0xffffffff
    5744:	ffffffff 	.word	0xffffffff
    5748:	ffffffff 	.word	0xffffffff
    574c:	ffffffff 	.word	0xffffffff
    5750:	ffffffff 	.word	0xffffffff
    5754:	ffffffff 	.word	0xffffffff
    5758:	ffffffff 	.word	0xffffffff
    575c:	ffffffff 	.word	0xffffffff
    5760:	ffffffff 	.word	0xffffffff
    5764:	ffffffff 	.word	0xffffffff
    5768:	ffffffff 	.word	0xffffffff
    576c:	ffffffff 	.word	0xffffffff
    5770:	ffffffff 	.word	0xffffffff
    5774:	ffffffff 	.word	0xffffffff
    5778:	ffffffff 	.word	0xffffffff
    577c:	ffffffff 	.word	0xffffffff
    5780:	ffffffff 	.word	0xffffffff
    5784:	ffffffff 	.word	0xffffffff
    5788:	ffffffff 	.word	0xffffffff
    578c:	ffffffff 	.word	0xffffffff
    5790:	ffffffff 	.word	0xffffffff
    5794:	ffffffff 	.word	0xffffffff
    5798:	ffffffff 	.word	0xffffffff
    579c:	ffffffff 	.word	0xffffffff
    57a0:	ffffffff 	.word	0xffffffff
    57a4:	ffffffff 	.word	0xffffffff
    57a8:	ffffffff 	.word	0xffffffff
    57ac:	ffffffff 	.word	0xffffffff
    57b0:	ffffffff 	.word	0xffffffff
    57b4:	ffffffff 	.word	0xffffffff
    57b8:	ffffffff 	.word	0xffffffff
    57bc:	ffffffff 	.word	0xffffffff
    57c0:	ffffffff 	.word	0xffffffff
    57c4:	ffffffff 	.word	0xffffffff
    57c8:	ffffffff 	.word	0xffffffff
    57cc:	ffffffff 	.word	0xffffffff
    57d0:	ffffffff 	.word	0xffffffff
    57d4:	ffffffff 	.word	0xffffffff
    57d8:	ffffffff 	.word	0xffffffff
    57dc:	ffffffff 	.word	0xffffffff
    57e0:	ffffffff 	.word	0xffffffff
    57e4:	ffffffff 	.word	0xffffffff
    57e8:	ffffffff 	.word	0xffffffff
    57ec:	ffffffff 	.word	0xffffffff
    57f0:	ffffffff 	.word	0xffffffff
    57f4:	ffffffff 	.word	0xffffffff
    57f8:	ffffffff 	.word	0xffffffff
    57fc:	ffffffff 	.word	0xffffffff
    5800:	ffffffff 	.word	0xffffffff
    5804:	ffffffff 	.word	0xffffffff
    5808:	ffffffff 	.word	0xffffffff
    580c:	ffffffff 	.word	0xffffffff
    5810:	ffffffff 	.word	0xffffffff
    5814:	ffffffff 	.word	0xffffffff
    5818:	ffffffff 	.word	0xffffffff
    581c:	ffffffff 	.word	0xffffffff
    5820:	ffffffff 	.word	0xffffffff
    5824:	ffffffff 	.word	0xffffffff
    5828:	ffffffff 	.word	0xffffffff
    582c:	ffffffff 	.word	0xffffffff
    5830:	ffffffff 	.word	0xffffffff
    5834:	ffffffff 	.word	0xffffffff
    5838:	ffffffff 	.word	0xffffffff
    583c:	ffffffff 	.word	0xffffffff
    5840:	ffffffff 	.word	0xffffffff
    5844:	ffffffff 	.word	0xffffffff
    5848:	ffffffff 	.word	0xffffffff
    584c:	ffffffff 	.word	0xffffffff
    5850:	ffffffff 	.word	0xffffffff
    5854:	ffffffff 	.word	0xffffffff
    5858:	ffffffff 	.word	0xffffffff
    585c:	ffffffff 	.word	0xffffffff
    5860:	ffffffff 	.word	0xffffffff
    5864:	ffffffff 	.word	0xffffffff
    5868:	ffffffff 	.word	0xffffffff
    586c:	ffffffff 	.word	0xffffffff
    5870:	ffffffff 	.word	0xffffffff
    5874:	ffffffff 	.word	0xffffffff
    5878:	ffffffff 	.word	0xffffffff
    587c:	ffffffff 	.word	0xffffffff
    5880:	ffffffff 	.word	0xffffffff
    5884:	ffffffff 	.word	0xffffffff
    5888:	ffffffff 	.word	0xffffffff
    588c:	ffffffff 	.word	0xffffffff
    5890:	ffffffff 	.word	0xffffffff
    5894:	ffffffff 	.word	0xffffffff
    5898:	ffffffff 	.word	0xffffffff
    589c:	ffffffff 	.word	0xffffffff
    58a0:	ffffffff 	.word	0xffffffff
    58a4:	ffffffff 	.word	0xffffffff
    58a8:	ffffffff 	.word	0xffffffff
    58ac:	ffffffff 	.word	0xffffffff
    58b0:	ffffffff 	.word	0xffffffff
    58b4:	ffffffff 	.word	0xffffffff
    58b8:	ffffffff 	.word	0xffffffff
    58bc:	ffffffff 	.word	0xffffffff
    58c0:	ffffffff 	.word	0xffffffff
    58c4:	ffffffff 	.word	0xffffffff
    58c8:	ffffffff 	.word	0xffffffff
    58cc:	ffffffff 	.word	0xffffffff
    58d0:	ffffffff 	.word	0xffffffff
    58d4:	ffffffff 	.word	0xffffffff
    58d8:	ffffffff 	.word	0xffffffff
    58dc:	ffffffff 	.word	0xffffffff
    58e0:	ffffffff 	.word	0xffffffff
    58e4:	ffffffff 	.word	0xffffffff
    58e8:	ffffffff 	.word	0xffffffff
    58ec:	ffffffff 	.word	0xffffffff
    58f0:	ffffffff 	.word	0xffffffff
    58f4:	ffffffff 	.word	0xffffffff
    58f8:	ffffffff 	.word	0xffffffff
    58fc:	ffffffff 	.word	0xffffffff
    5900:	ffffffff 	.word	0xffffffff
    5904:	ffffffff 	.word	0xffffffff
    5908:	ffffffff 	.word	0xffffffff
    590c:	ffffffff 	.word	0xffffffff
    5910:	ffffffff 	.word	0xffffffff
    5914:	ffffffff 	.word	0xffffffff
    5918:	ffffffff 	.word	0xffffffff
    591c:	ffffffff 	.word	0xffffffff
    5920:	ffffffff 	.word	0xffffffff
    5924:	ffffffff 	.word	0xffffffff
    5928:	ffffffff 	.word	0xffffffff
    592c:	ffffffff 	.word	0xffffffff
    5930:	ffffffff 	.word	0xffffffff
    5934:	ffffffff 	.word	0xffffffff
    5938:	ffffffff 	.word	0xffffffff
    593c:	ffffffff 	.word	0xffffffff
    5940:	ffffffff 	.word	0xffffffff
    5944:	ffffffff 	.word	0xffffffff
    5948:	ffffffff 	.word	0xffffffff
    594c:	ffffffff 	.word	0xffffffff
    5950:	ffffffff 	.word	0xffffffff
    5954:	ffffffff 	.word	0xffffffff
    5958:	ffffffff 	.word	0xffffffff
    595c:	ffffffff 	.word	0xffffffff
    5960:	ffffffff 	.word	0xffffffff
    5964:	ffffffff 	.word	0xffffffff
    5968:	ffffffff 	.word	0xffffffff
    596c:	ffffffff 	.word	0xffffffff
    5970:	ffffffff 	.word	0xffffffff
    5974:	ffffffff 	.word	0xffffffff
    5978:	ffffffff 	.word	0xffffffff
    597c:	ffffffff 	.word	0xffffffff
    5980:	ffffffff 	.word	0xffffffff
    5984:	ffffffff 	.word	0xffffffff
    5988:	ffffffff 	.word	0xffffffff
    598c:	ffffffff 	.word	0xffffffff
    5990:	ffffffff 	.word	0xffffffff
    5994:	ffffffff 	.word	0xffffffff
    5998:	ffffffff 	.word	0xffffffff
    599c:	ffffffff 	.word	0xffffffff
    59a0:	ffffffff 	.word	0xffffffff
    59a4:	ffffffff 	.word	0xffffffff
    59a8:	ffffffff 	.word	0xffffffff
    59ac:	ffffffff 	.word	0xffffffff
    59b0:	ffffffff 	.word	0xffffffff
    59b4:	ffffffff 	.word	0xffffffff
    59b8:	ffffffff 	.word	0xffffffff
    59bc:	ffffffff 	.word	0xffffffff
    59c0:	ffffffff 	.word	0xffffffff
    59c4:	ffffffff 	.word	0xffffffff
    59c8:	ffffffff 	.word	0xffffffff
    59cc:	ffffffff 	.word	0xffffffff
    59d0:	ffffffff 	.word	0xffffffff
    59d4:	ffffffff 	.word	0xffffffff
    59d8:	ffffffff 	.word	0xffffffff
    59dc:	ffffffff 	.word	0xffffffff
    59e0:	ffffffff 	.word	0xffffffff
    59e4:	ffffffff 	.word	0xffffffff
    59e8:	ffffffff 	.word	0xffffffff
    59ec:	ffffffff 	.word	0xffffffff
    59f0:	ffffffff 	.word	0xffffffff
    59f4:	ffffffff 	.word	0xffffffff
    59f8:	ffffffff 	.word	0xffffffff
    59fc:	ffffffff 	.word	0xffffffff
    5a00:	ffffffff 	.word	0xffffffff
    5a04:	ffffffff 	.word	0xffffffff
    5a08:	ffffffff 	.word	0xffffffff
    5a0c:	ffffffff 	.word	0xffffffff
    5a10:	ffffffff 	.word	0xffffffff
    5a14:	ffffffff 	.word	0xffffffff
    5a18:	ffffffff 	.word	0xffffffff
    5a1c:	ffffffff 	.word	0xffffffff
    5a20:	ffffffff 	.word	0xffffffff
    5a24:	ffffffff 	.word	0xffffffff
    5a28:	ffffffff 	.word	0xffffffff
    5a2c:	ffffffff 	.word	0xffffffff
    5a30:	ffffffff 	.word	0xffffffff
    5a34:	ffffffff 	.word	0xffffffff
    5a38:	ffffffff 	.word	0xffffffff
    5a3c:	ffffffff 	.word	0xffffffff
    5a40:	ffffffff 	.word	0xffffffff
    5a44:	ffffffff 	.word	0xffffffff
    5a48:	ffffffff 	.word	0xffffffff
    5a4c:	ffffffff 	.word	0xffffffff
    5a50:	ffffffff 	.word	0xffffffff
    5a54:	ffffffff 	.word	0xffffffff
    5a58:	ffffffff 	.word	0xffffffff
    5a5c:	ffffffff 	.word	0xffffffff
    5a60:	ffffffff 	.word	0xffffffff
    5a64:	ffffffff 	.word	0xffffffff
    5a68:	ffffffff 	.word	0xffffffff
    5a6c:	ffffffff 	.word	0xffffffff
    5a70:	ffffffff 	.word	0xffffffff
    5a74:	ffffffff 	.word	0xffffffff
    5a78:	ffffffff 	.word	0xffffffff
    5a7c:	ffffffff 	.word	0xffffffff
    5a80:	ffffffff 	.word	0xffffffff
    5a84:	ffffffff 	.word	0xffffffff
    5a88:	ffffffff 	.word	0xffffffff
    5a8c:	ffffffff 	.word	0xffffffff
    5a90:	ffffffff 	.word	0xffffffff
    5a94:	ffffffff 	.word	0xffffffff
    5a98:	ffffffff 	.word	0xffffffff
    5a9c:	ffffffff 	.word	0xffffffff
    5aa0:	ffffffff 	.word	0xffffffff
    5aa4:	ffffffff 	.word	0xffffffff
    5aa8:	ffffffff 	.word	0xffffffff
    5aac:	ffffffff 	.word	0xffffffff
    5ab0:	ffffffff 	.word	0xffffffff
    5ab4:	ffffffff 	.word	0xffffffff
    5ab8:	ffffffff 	.word	0xffffffff
    5abc:	ffffffff 	.word	0xffffffff
    5ac0:	ffffffff 	.word	0xffffffff
    5ac4:	ffffffff 	.word	0xffffffff
    5ac8:	ffffffff 	.word	0xffffffff
    5acc:	ffffffff 	.word	0xffffffff
    5ad0:	ffffffff 	.word	0xffffffff
    5ad4:	ffffffff 	.word	0xffffffff
    5ad8:	ffffffff 	.word	0xffffffff
    5adc:	ffffffff 	.word	0xffffffff
    5ae0:	ffffffff 	.word	0xffffffff
    5ae4:	ffffffff 	.word	0xffffffff
    5ae8:	ffffffff 	.word	0xffffffff
    5aec:	ffffffff 	.word	0xffffffff
    5af0:	ffffffff 	.word	0xffffffff
    5af4:	ffffffff 	.word	0xffffffff
    5af8:	ffffffff 	.word	0xffffffff
    5afc:	ffffffff 	.word	0xffffffff
    5b00:	ffffffff 	.word	0xffffffff
    5b04:	ffffffff 	.word	0xffffffff
    5b08:	ffffffff 	.word	0xffffffff
    5b0c:	ffffffff 	.word	0xffffffff
    5b10:	ffffffff 	.word	0xffffffff
    5b14:	ffffffff 	.word	0xffffffff
    5b18:	ffffffff 	.word	0xffffffff
    5b1c:	ffffffff 	.word	0xffffffff
    5b20:	ffffffff 	.word	0xffffffff
    5b24:	ffffffff 	.word	0xffffffff
    5b28:	ffffffff 	.word	0xffffffff
    5b2c:	ffffffff 	.word	0xffffffff
    5b30:	ffffffff 	.word	0xffffffff
    5b34:	ffffffff 	.word	0xffffffff
    5b38:	ffffffff 	.word	0xffffffff
    5b3c:	ffffffff 	.word	0xffffffff
    5b40:	ffffffff 	.word	0xffffffff
    5b44:	ffffffff 	.word	0xffffffff
    5b48:	ffffffff 	.word	0xffffffff
    5b4c:	ffffffff 	.word	0xffffffff
    5b50:	ffffffff 	.word	0xffffffff
    5b54:	ffffffff 	.word	0xffffffff
    5b58:	ffffffff 	.word	0xffffffff
    5b5c:	ffffffff 	.word	0xffffffff
    5b60:	ffffffff 	.word	0xffffffff
    5b64:	ffffffff 	.word	0xffffffff
    5b68:	ffffffff 	.word	0xffffffff
    5b6c:	ffffffff 	.word	0xffffffff
    5b70:	ffffffff 	.word	0xffffffff
    5b74:	ffffffff 	.word	0xffffffff
    5b78:	ffffffff 	.word	0xffffffff
    5b7c:	ffffffff 	.word	0xffffffff
    5b80:	ffffffff 	.word	0xffffffff
    5b84:	ffffffff 	.word	0xffffffff
    5b88:	ffffffff 	.word	0xffffffff
    5b8c:	ffffffff 	.word	0xffffffff
    5b90:	ffffffff 	.word	0xffffffff
    5b94:	ffffffff 	.word	0xffffffff
    5b98:	ffffffff 	.word	0xffffffff
    5b9c:	ffffffff 	.word	0xffffffff
    5ba0:	ffffffff 	.word	0xffffffff
    5ba4:	ffffffff 	.word	0xffffffff
    5ba8:	ffffffff 	.word	0xffffffff
    5bac:	ffffffff 	.word	0xffffffff
    5bb0:	ffffffff 	.word	0xffffffff
    5bb4:	ffffffff 	.word	0xffffffff
    5bb8:	ffffffff 	.word	0xffffffff
    5bbc:	ffffffff 	.word	0xffffffff
    5bc0:	ffffffff 	.word	0xffffffff
    5bc4:	ffffffff 	.word	0xffffffff
    5bc8:	ffffffff 	.word	0xffffffff
    5bcc:	ffffffff 	.word	0xffffffff
    5bd0:	ffffffff 	.word	0xffffffff
    5bd4:	ffffffff 	.word	0xffffffff
    5bd8:	ffffffff 	.word	0xffffffff
    5bdc:	ffffffff 	.word	0xffffffff
    5be0:	ffffffff 	.word	0xffffffff
    5be4:	ffffffff 	.word	0xffffffff
    5be8:	ffffffff 	.word	0xffffffff
    5bec:	ffffffff 	.word	0xffffffff
    5bf0:	ffffffff 	.word	0xffffffff
    5bf4:	ffffffff 	.word	0xffffffff
    5bf8:	ffffffff 	.word	0xffffffff
    5bfc:	ffffffff 	.word	0xffffffff
    5c00:	ffffffff 	.word	0xffffffff
    5c04:	ffffffff 	.word	0xffffffff
    5c08:	ffffffff 	.word	0xffffffff
    5c0c:	ffffffff 	.word	0xffffffff
    5c10:	ffffffff 	.word	0xffffffff
    5c14:	ffffffff 	.word	0xffffffff
    5c18:	ffffffff 	.word	0xffffffff
    5c1c:	ffffffff 	.word	0xffffffff
    5c20:	ffffffff 	.word	0xffffffff
    5c24:	ffffffff 	.word	0xffffffff
    5c28:	ffffffff 	.word	0xffffffff
    5c2c:	ffffffff 	.word	0xffffffff
    5c30:	ffffffff 	.word	0xffffffff
    5c34:	ffffffff 	.word	0xffffffff
    5c38:	ffffffff 	.word	0xffffffff
    5c3c:	ffffffff 	.word	0xffffffff
    5c40:	ffffffff 	.word	0xffffffff
    5c44:	ffffffff 	.word	0xffffffff
    5c48:	ffffffff 	.word	0xffffffff
    5c4c:	ffffffff 	.word	0xffffffff
    5c50:	ffffffff 	.word	0xffffffff
    5c54:	ffffffff 	.word	0xffffffff
    5c58:	ffffffff 	.word	0xffffffff
    5c5c:	ffffffff 	.word	0xffffffff
    5c60:	ffffffff 	.word	0xffffffff
    5c64:	ffffffff 	.word	0xffffffff
    5c68:	ffffffff 	.word	0xffffffff
    5c6c:	ffffffff 	.word	0xffffffff
    5c70:	ffffffff 	.word	0xffffffff
    5c74:	ffffffff 	.word	0xffffffff
    5c78:	ffffffff 	.word	0xffffffff
    5c7c:	ffffffff 	.word	0xffffffff
    5c80:	ffffffff 	.word	0xffffffff
    5c84:	ffffffff 	.word	0xffffffff
    5c88:	ffffffff 	.word	0xffffffff
    5c8c:	ffffffff 	.word	0xffffffff
    5c90:	ffffffff 	.word	0xffffffff
    5c94:	ffffffff 	.word	0xffffffff
    5c98:	ffffffff 	.word	0xffffffff
    5c9c:	ffffffff 	.word	0xffffffff
    5ca0:	ffffffff 	.word	0xffffffff
    5ca4:	ffffffff 	.word	0xffffffff
    5ca8:	ffffffff 	.word	0xffffffff
    5cac:	ffffffff 	.word	0xffffffff
    5cb0:	ffffffff 	.word	0xffffffff
    5cb4:	ffffffff 	.word	0xffffffff
    5cb8:	ffffffff 	.word	0xffffffff
    5cbc:	ffffffff 	.word	0xffffffff
    5cc0:	ffffffff 	.word	0xffffffff
    5cc4:	ffffffff 	.word	0xffffffff
    5cc8:	ffffffff 	.word	0xffffffff
    5ccc:	ffffffff 	.word	0xffffffff
    5cd0:	ffffffff 	.word	0xffffffff
    5cd4:	ffffffff 	.word	0xffffffff
    5cd8:	ffffffff 	.word	0xffffffff
    5cdc:	ffffffff 	.word	0xffffffff
    5ce0:	ffffffff 	.word	0xffffffff
    5ce4:	ffffffff 	.word	0xffffffff
    5ce8:	ffffffff 	.word	0xffffffff
    5cec:	ffffffff 	.word	0xffffffff
    5cf0:	ffffffff 	.word	0xffffffff
    5cf4:	ffffffff 	.word	0xffffffff
    5cf8:	ffffffff 	.word	0xffffffff
    5cfc:	ffffffff 	.word	0xffffffff
    5d00:	ffffffff 	.word	0xffffffff
    5d04:	ffffffff 	.word	0xffffffff
    5d08:	ffffffff 	.word	0xffffffff
    5d0c:	ffffffff 	.word	0xffffffff
    5d10:	ffffffff 	.word	0xffffffff
    5d14:	ffffffff 	.word	0xffffffff
    5d18:	ffffffff 	.word	0xffffffff
    5d1c:	ffffffff 	.word	0xffffffff
    5d20:	ffffffff 	.word	0xffffffff
    5d24:	ffffffff 	.word	0xffffffff
    5d28:	ffffffff 	.word	0xffffffff
    5d2c:	ffffffff 	.word	0xffffffff
    5d30:	ffffffff 	.word	0xffffffff
    5d34:	ffffffff 	.word	0xffffffff
    5d38:	ffffffff 	.word	0xffffffff
    5d3c:	ffffffff 	.word	0xffffffff
    5d40:	ffffffff 	.word	0xffffffff
    5d44:	ffffffff 	.word	0xffffffff
    5d48:	ffffffff 	.word	0xffffffff
    5d4c:	ffffffff 	.word	0xffffffff
    5d50:	ffffffff 	.word	0xffffffff
    5d54:	ffffffff 	.word	0xffffffff
    5d58:	ffffffff 	.word	0xffffffff
    5d5c:	ffffffff 	.word	0xffffffff
    5d60:	ffffffff 	.word	0xffffffff
    5d64:	ffffffff 	.word	0xffffffff
    5d68:	ffffffff 	.word	0xffffffff
    5d6c:	ffffffff 	.word	0xffffffff
    5d70:	ffffffff 	.word	0xffffffff
    5d74:	ffffffff 	.word	0xffffffff
    5d78:	ffffffff 	.word	0xffffffff
    5d7c:	ffffffff 	.word	0xffffffff
    5d80:	ffffffff 	.word	0xffffffff
    5d84:	ffffffff 	.word	0xffffffff
    5d88:	ffffffff 	.word	0xffffffff
    5d8c:	ffffffff 	.word	0xffffffff
    5d90:	ffffffff 	.word	0xffffffff
    5d94:	ffffffff 	.word	0xffffffff
    5d98:	ffffffff 	.word	0xffffffff
    5d9c:	ffffffff 	.word	0xffffffff
    5da0:	ffffffff 	.word	0xffffffff
    5da4:	ffffffff 	.word	0xffffffff
    5da8:	ffffffff 	.word	0xffffffff
    5dac:	ffffffff 	.word	0xffffffff
    5db0:	ffffffff 	.word	0xffffffff
    5db4:	ffffffff 	.word	0xffffffff
    5db8:	ffffffff 	.word	0xffffffff
    5dbc:	ffffffff 	.word	0xffffffff
    5dc0:	ffffffff 	.word	0xffffffff
    5dc4:	ffffffff 	.word	0xffffffff
    5dc8:	ffffffff 	.word	0xffffffff
    5dcc:	ffffffff 	.word	0xffffffff
    5dd0:	ffffffff 	.word	0xffffffff
    5dd4:	ffffffff 	.word	0xffffffff
    5dd8:	ffffffff 	.word	0xffffffff
    5ddc:	ffffffff 	.word	0xffffffff
    5de0:	ffffffff 	.word	0xffffffff
    5de4:	ffffffff 	.word	0xffffffff
    5de8:	ffffffff 	.word	0xffffffff
    5dec:	ffffffff 	.word	0xffffffff
    5df0:	ffffffff 	.word	0xffffffff
    5df4:	ffffffff 	.word	0xffffffff
    5df8:	ffffffff 	.word	0xffffffff
    5dfc:	ffffffff 	.word	0xffffffff
    5e00:	ffffffff 	.word	0xffffffff
    5e04:	ffffffff 	.word	0xffffffff
    5e08:	ffffffff 	.word	0xffffffff
    5e0c:	ffffffff 	.word	0xffffffff
    5e10:	ffffffff 	.word	0xffffffff
    5e14:	ffffffff 	.word	0xffffffff
    5e18:	ffffffff 	.word	0xffffffff
    5e1c:	ffffffff 	.word	0xffffffff
    5e20:	ffffffff 	.word	0xffffffff
    5e24:	ffffffff 	.word	0xffffffff
    5e28:	ffffffff 	.word	0xffffffff
    5e2c:	ffffffff 	.word	0xffffffff
    5e30:	ffffffff 	.word	0xffffffff
    5e34:	ffffffff 	.word	0xffffffff
    5e38:	ffffffff 	.word	0xffffffff
    5e3c:	ffffffff 	.word	0xffffffff
    5e40:	ffffffff 	.word	0xffffffff
    5e44:	ffffffff 	.word	0xffffffff
    5e48:	ffffffff 	.word	0xffffffff
    5e4c:	ffffffff 	.word	0xffffffff
    5e50:	ffffffff 	.word	0xffffffff
    5e54:	ffffffff 	.word	0xffffffff
    5e58:	ffffffff 	.word	0xffffffff
    5e5c:	ffffffff 	.word	0xffffffff
    5e60:	ffffffff 	.word	0xffffffff
    5e64:	ffffffff 	.word	0xffffffff
    5e68:	ffffffff 	.word	0xffffffff
    5e6c:	ffffffff 	.word	0xffffffff
    5e70:	ffffffff 	.word	0xffffffff
    5e74:	ffffffff 	.word	0xffffffff
    5e78:	ffffffff 	.word	0xffffffff
    5e7c:	ffffffff 	.word	0xffffffff
    5e80:	ffffffff 	.word	0xffffffff
    5e84:	ffffffff 	.word	0xffffffff
    5e88:	ffffffff 	.word	0xffffffff
    5e8c:	ffffffff 	.word	0xffffffff
    5e90:	ffffffff 	.word	0xffffffff
    5e94:	ffffffff 	.word	0xffffffff
    5e98:	ffffffff 	.word	0xffffffff
    5e9c:	ffffffff 	.word	0xffffffff
    5ea0:	ffffffff 	.word	0xffffffff
    5ea4:	ffffffff 	.word	0xffffffff
    5ea8:	ffffffff 	.word	0xffffffff
    5eac:	ffffffff 	.word	0xffffffff
    5eb0:	ffffffff 	.word	0xffffffff
    5eb4:	ffffffff 	.word	0xffffffff
    5eb8:	ffffffff 	.word	0xffffffff
    5ebc:	ffffffff 	.word	0xffffffff
    5ec0:	ffffffff 	.word	0xffffffff
    5ec4:	ffffffff 	.word	0xffffffff
    5ec8:	ffffffff 	.word	0xffffffff
    5ecc:	ffffffff 	.word	0xffffffff
    5ed0:	ffffffff 	.word	0xffffffff
    5ed4:	ffffffff 	.word	0xffffffff
    5ed8:	ffffffff 	.word	0xffffffff
    5edc:	ffffffff 	.word	0xffffffff
    5ee0:	ffffffff 	.word	0xffffffff
    5ee4:	ffffffff 	.word	0xffffffff
    5ee8:	ffffffff 	.word	0xffffffff
    5eec:	ffffffff 	.word	0xffffffff
    5ef0:	ffffffff 	.word	0xffffffff
    5ef4:	ffffffff 	.word	0xffffffff
    5ef8:	ffffffff 	.word	0xffffffff
    5efc:	ffffffff 	.word	0xffffffff
    5f00:	ffffffff 	.word	0xffffffff
    5f04:	ffffffff 	.word	0xffffffff
    5f08:	ffffffff 	.word	0xffffffff
    5f0c:	ffffffff 	.word	0xffffffff
    5f10:	ffffffff 	.word	0xffffffff
    5f14:	ffffffff 	.word	0xffffffff
    5f18:	ffffffff 	.word	0xffffffff
    5f1c:	ffffffff 	.word	0xffffffff
    5f20:	ffffffff 	.word	0xffffffff
    5f24:	ffffffff 	.word	0xffffffff
    5f28:	ffffffff 	.word	0xffffffff
    5f2c:	ffffffff 	.word	0xffffffff
    5f30:	ffffffff 	.word	0xffffffff
    5f34:	ffffffff 	.word	0xffffffff
    5f38:	ffffffff 	.word	0xffffffff
    5f3c:	ffffffff 	.word	0xffffffff
    5f40:	ffffffff 	.word	0xffffffff
    5f44:	ffffffff 	.word	0xffffffff
    5f48:	ffffffff 	.word	0xffffffff
    5f4c:	ffffffff 	.word	0xffffffff
    5f50:	ffffffff 	.word	0xffffffff
    5f54:	ffffffff 	.word	0xffffffff
    5f58:	ffffffff 	.word	0xffffffff
    5f5c:	ffffffff 	.word	0xffffffff
    5f60:	ffffffff 	.word	0xffffffff
    5f64:	ffffffff 	.word	0xffffffff
    5f68:	ffffffff 	.word	0xffffffff
    5f6c:	ffffffff 	.word	0xffffffff
    5f70:	ffffffff 	.word	0xffffffff
    5f74:	ffffffff 	.word	0xffffffff
    5f78:	ffffffff 	.word	0xffffffff
    5f7c:	ffffffff 	.word	0xffffffff
    5f80:	ffffffff 	.word	0xffffffff
    5f84:	ffffffff 	.word	0xffffffff
    5f88:	ffffffff 	.word	0xffffffff
    5f8c:	ffffffff 	.word	0xffffffff
    5f90:	ffffffff 	.word	0xffffffff
    5f94:	ffffffff 	.word	0xffffffff
    5f98:	ffffffff 	.word	0xffffffff
    5f9c:	ffffffff 	.word	0xffffffff
    5fa0:	ffffffff 	.word	0xffffffff
    5fa4:	ffffffff 	.word	0xffffffff
    5fa8:	ffffffff 	.word	0xffffffff
    5fac:	ffffffff 	.word	0xffffffff
    5fb0:	ffffffff 	.word	0xffffffff
    5fb4:	ffffffff 	.word	0xffffffff
    5fb8:	ffffffff 	.word	0xffffffff
    5fbc:	ffffffff 	.word	0xffffffff
    5fc0:	ffffffff 	.word	0xffffffff
    5fc4:	ffffffff 	.word	0xffffffff
    5fc8:	ffffffff 	.word	0xffffffff
    5fcc:	ffffffff 	.word	0xffffffff
    5fd0:	ffffffff 	.word	0xffffffff
    5fd4:	ffffffff 	.word	0xffffffff
    5fd8:	ffffffff 	.word	0xffffffff
    5fdc:	ffffffff 	.word	0xffffffff
    5fe0:	ffffffff 	.word	0xffffffff
    5fe4:	ffffffff 	.word	0xffffffff
    5fe8:	ffffffff 	.word	0xffffffff
    5fec:	ffffffff 	.word	0xffffffff
    5ff0:	ffffffff 	.word	0xffffffff
    5ff4:	ffffffff 	.word	0xffffffff
    5ff8:	ffffffff 	.word	0xffffffff
    5ffc:	ffffffff 	.word	0xffffffff
    6000:	ffffffff 	.word	0xffffffff
    6004:	ffffffff 	.word	0xffffffff
    6008:	ffffffff 	.word	0xffffffff
    600c:	ffffffff 	.word	0xffffffff
    6010:	ffffffff 	.word	0xffffffff
    6014:	ffffffff 	.word	0xffffffff
    6018:	ffffffff 	.word	0xffffffff
    601c:	ffffffff 	.word	0xffffffff
    6020:	ffffffff 	.word	0xffffffff
    6024:	ffffffff 	.word	0xffffffff
    6028:	ffffffff 	.word	0xffffffff
    602c:	ffffffff 	.word	0xffffffff
    6030:	ffffffff 	.word	0xffffffff
    6034:	ffffffff 	.word	0xffffffff
    6038:	ffffffff 	.word	0xffffffff
    603c:	ffffffff 	.word	0xffffffff
    6040:	ffffffff 	.word	0xffffffff
    6044:	ffffffff 	.word	0xffffffff
    6048:	ffffffff 	.word	0xffffffff
    604c:	ffffffff 	.word	0xffffffff
    6050:	ffffffff 	.word	0xffffffff
    6054:	ffffffff 	.word	0xffffffff
    6058:	ffffffff 	.word	0xffffffff
    605c:	ffffffff 	.word	0xffffffff
    6060:	ffffffff 	.word	0xffffffff
    6064:	ffffffff 	.word	0xffffffff
    6068:	ffffffff 	.word	0xffffffff
    606c:	ffffffff 	.word	0xffffffff
    6070:	ffffffff 	.word	0xffffffff
    6074:	ffffffff 	.word	0xffffffff
    6078:	ffffffff 	.word	0xffffffff
    607c:	ffffffff 	.word	0xffffffff
    6080:	ffffffff 	.word	0xffffffff
    6084:	ffffffff 	.word	0xffffffff
    6088:	ffffffff 	.word	0xffffffff
    608c:	ffffffff 	.word	0xffffffff
    6090:	ffffffff 	.word	0xffffffff
    6094:	ffffffff 	.word	0xffffffff
    6098:	ffffffff 	.word	0xffffffff
    609c:	ffffffff 	.word	0xffffffff
    60a0:	ffffffff 	.word	0xffffffff
    60a4:	ffffffff 	.word	0xffffffff
    60a8:	ffffffff 	.word	0xffffffff
    60ac:	ffffffff 	.word	0xffffffff
    60b0:	ffffffff 	.word	0xffffffff
    60b4:	ffffffff 	.word	0xffffffff
    60b8:	ffffffff 	.word	0xffffffff
    60bc:	ffffffff 	.word	0xffffffff
    60c0:	ffffffff 	.word	0xffffffff
    60c4:	ffffffff 	.word	0xffffffff
    60c8:	ffffffff 	.word	0xffffffff
    60cc:	ffffffff 	.word	0xffffffff
    60d0:	ffffffff 	.word	0xffffffff
    60d4:	ffffffff 	.word	0xffffffff
    60d8:	ffffffff 	.word	0xffffffff
    60dc:	ffffffff 	.word	0xffffffff
    60e0:	ffffffff 	.word	0xffffffff
    60e4:	ffffffff 	.word	0xffffffff
    60e8:	ffffffff 	.word	0xffffffff
    60ec:	ffffffff 	.word	0xffffffff
    60f0:	ffffffff 	.word	0xffffffff
    60f4:	ffffffff 	.word	0xffffffff
    60f8:	ffffffff 	.word	0xffffffff
    60fc:	ffffffff 	.word	0xffffffff

00006100 <pds_ff_PDS_MYINDEX_ID>:
    6100:	00010009 20001f8c 00000000 00000000     ....... ........

00006110 <pds_ff_PDS_ROLE_ID>:
    6110:	00010008 20002074 00000000 00000000     ....t . ........

00006120 <pds_ff_PDS_EDC_ID>:
    6120:	00010007 200003f2 00000000 00000000     ....... ........

00006130 <pds_ff_PDS_CONNECTION_TABLE_ID>:
    6130:	01400006 20002270 00000000 00000000     ..@.p". ........

00006140 <pds_ff_PDS_CONNECTION_MODE_ID>:
    6140:	00010005 2000000b 00000000 00000000     ....... ........

00006150 <pds_ff_PDS_CURRENT_CHANNEL_ID>:
    6150:	00010004 2000000d 00000000 00000000     ....... ........

00006160 <pds_ff_PDS_LONGADDR_ID>:
    6160:	00080003 20000010 00000000 00000000     ....... ........

00006170 <pds_ff_PDS_PANID_ID>:
    6170:	00020002 20001f94 00000000 00000000     ....... ........

00006180 <pds_ff_PDS_OUTGOING_FRAME_COUNTER_ID>:
    6180:	00040001 20001de8 00000000 00000000     ....... ........

00006190 <MiWiFullParamsDirDescr>:
    6190:	000132dc 40010009                       .2.....@

00006198 <__do_global_dtors_aux>:
    6198:	b510      	push	{r4, lr}
    619a:	4c06      	ldr	r4, [pc, #24]	; (61b4 <__do_global_dtors_aux+0x1c>)
    619c:	7823      	ldrb	r3, [r4, #0]
    619e:	2b00      	cmp	r3, #0
    61a0:	d107      	bne.n	61b2 <__do_global_dtors_aux+0x1a>
    61a2:	4b05      	ldr	r3, [pc, #20]	; (61b8 <__do_global_dtors_aux+0x20>)
    61a4:	2b00      	cmp	r3, #0
    61a6:	d002      	beq.n	61ae <__do_global_dtors_aux+0x16>
    61a8:	4804      	ldr	r0, [pc, #16]	; (61bc <__do_global_dtors_aux+0x24>)
    61aa:	e000      	b.n	61ae <__do_global_dtors_aux+0x16>
    61ac:	bf00      	nop
    61ae:	2301      	movs	r3, #1
    61b0:	7023      	strb	r3, [r4, #0]
    61b2:	bd10      	pop	{r4, pc}
    61b4:	2000009c 	.word	0x2000009c
    61b8:	00000000 	.word	0x00000000
    61bc:	00013a78 	.word	0x00013a78

000061c0 <frame_dummy>:
    61c0:	4b08      	ldr	r3, [pc, #32]	; (61e4 <frame_dummy+0x24>)
    61c2:	b510      	push	{r4, lr}
    61c4:	2b00      	cmp	r3, #0
    61c6:	d003      	beq.n	61d0 <frame_dummy+0x10>
    61c8:	4907      	ldr	r1, [pc, #28]	; (61e8 <frame_dummy+0x28>)
    61ca:	4808      	ldr	r0, [pc, #32]	; (61ec <frame_dummy+0x2c>)
    61cc:	e000      	b.n	61d0 <frame_dummy+0x10>
    61ce:	bf00      	nop
    61d0:	4807      	ldr	r0, [pc, #28]	; (61f0 <frame_dummy+0x30>)
    61d2:	6803      	ldr	r3, [r0, #0]
    61d4:	2b00      	cmp	r3, #0
    61d6:	d100      	bne.n	61da <frame_dummy+0x1a>
    61d8:	bd10      	pop	{r4, pc}
    61da:	4b06      	ldr	r3, [pc, #24]	; (61f4 <frame_dummy+0x34>)
    61dc:	2b00      	cmp	r3, #0
    61de:	d0fb      	beq.n	61d8 <frame_dummy+0x18>
    61e0:	4798      	blx	r3
    61e2:	e7f9      	b.n	61d8 <frame_dummy+0x18>
    61e4:	00000000 	.word	0x00000000
    61e8:	200000a0 	.word	0x200000a0
    61ec:	00013a78 	.word	0x00013a78
    61f0:	00013a78 	.word	0x00013a78
    61f4:	00000000 	.word	0x00000000

000061f8 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
    61f8:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
    61fa:	2000      	movs	r0, #0
    61fc:	4b08      	ldr	r3, [pc, #32]	; (6220 <delay_init+0x28>)
    61fe:	4798      	blx	r3
    6200:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
    6202:	4c08      	ldr	r4, [pc, #32]	; (6224 <delay_init+0x2c>)
    6204:	21fa      	movs	r1, #250	; 0xfa
    6206:	0089      	lsls	r1, r1, #2
    6208:	47a0      	blx	r4
    620a:	4b07      	ldr	r3, [pc, #28]	; (6228 <delay_init+0x30>)
    620c:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
    620e:	4907      	ldr	r1, [pc, #28]	; (622c <delay_init+0x34>)
    6210:	0028      	movs	r0, r5
    6212:	47a0      	blx	r4
    6214:	4b06      	ldr	r3, [pc, #24]	; (6230 <delay_init+0x38>)
    6216:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
    6218:	2205      	movs	r2, #5
    621a:	4b06      	ldr	r3, [pc, #24]	; (6234 <delay_init+0x3c>)
    621c:	601a      	str	r2, [r3, #0]
}
    621e:	bd70      	pop	{r4, r5, r6, pc}
    6220:	00008369 	.word	0x00008369
    6224:	0000f0b5 	.word	0x0000f0b5
    6228:	20000000 	.word	0x20000000
    622c:	000f4240 	.word	0x000f4240
    6230:	20000004 	.word	0x20000004
    6234:	e000e010 	.word	0xe000e010

00006238 <delay_cycles_us>:
 *
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
    6238:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
    623a:	4b08      	ldr	r3, [pc, #32]	; (625c <delay_cycles_us+0x24>)
    623c:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
    623e:	4a08      	ldr	r2, [pc, #32]	; (6260 <delay_cycles_us+0x28>)
		SysTick->VAL = 0;
    6240:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    6242:	2180      	movs	r1, #128	; 0x80
    6244:	0249      	lsls	r1, r1, #9
	while (n--) {
    6246:	3801      	subs	r0, #1
    6248:	d307      	bcc.n	625a <delay_cycles_us+0x22>
	if (n > 0) {
    624a:	2c00      	cmp	r4, #0
    624c:	d0fb      	beq.n	6246 <delay_cycles_us+0xe>
		SysTick->LOAD = n;
    624e:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
    6250:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    6252:	6813      	ldr	r3, [r2, #0]
    6254:	420b      	tst	r3, r1
    6256:	d0fc      	beq.n	6252 <delay_cycles_us+0x1a>
    6258:	e7f5      	b.n	6246 <delay_cycles_us+0xe>
	}
}
    625a:	bd30      	pop	{r4, r5, pc}
    625c:	20000004 	.word	0x20000004
    6260:	e000e010 	.word	0xe000e010

00006264 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
    6264:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
    6266:	4b08      	ldr	r3, [pc, #32]	; (6288 <delay_cycles_ms+0x24>)
    6268:	681c      	ldr	r4, [r3, #0]
		SysTick->LOAD = n;
    626a:	4a08      	ldr	r2, [pc, #32]	; (628c <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
    626c:	2500      	movs	r5, #0
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    626e:	2180      	movs	r1, #128	; 0x80
    6270:	0249      	lsls	r1, r1, #9
	while (n--) {
    6272:	3801      	subs	r0, #1
    6274:	d307      	bcc.n	6286 <delay_cycles_ms+0x22>
	if (n > 0) {
    6276:	2c00      	cmp	r4, #0
    6278:	d0fb      	beq.n	6272 <delay_cycles_ms+0xe>
		SysTick->LOAD = n;
    627a:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
    627c:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    627e:	6813      	ldr	r3, [r2, #0]
    6280:	420b      	tst	r3, r1
    6282:	d0fc      	beq.n	627e <delay_cycles_ms+0x1a>
    6284:	e7f5      	b.n	6272 <delay_cycles_ms+0xe>
	}
}
    6286:	bd30      	pop	{r4, r5, pc}
    6288:	20000000 	.word	0x20000000
    628c:	e000e010 	.word	0xe000e010

00006290 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    6290:	4b0c      	ldr	r3, [pc, #48]	; (62c4 <cpu_irq_enter_critical+0x34>)
    6292:	681b      	ldr	r3, [r3, #0]
    6294:	2b00      	cmp	r3, #0
    6296:	d106      	bne.n	62a6 <cpu_irq_enter_critical+0x16>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
    6298:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    629c:	2b00      	cmp	r3, #0
    629e:	d007      	beq.n	62b0 <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    62a0:	2200      	movs	r2, #0
    62a2:	4b09      	ldr	r3, [pc, #36]	; (62c8 <cpu_irq_enter_critical+0x38>)
    62a4:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    62a6:	4a07      	ldr	r2, [pc, #28]	; (62c4 <cpu_irq_enter_critical+0x34>)
    62a8:	6813      	ldr	r3, [r2, #0]
    62aa:	3301      	adds	r3, #1
    62ac:	6013      	str	r3, [r2, #0]
}
    62ae:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
    62b0:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
    62b2:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    62b6:	2200      	movs	r2, #0
    62b8:	4b04      	ldr	r3, [pc, #16]	; (62cc <cpu_irq_enter_critical+0x3c>)
    62ba:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    62bc:	3201      	adds	r2, #1
    62be:	4b02      	ldr	r3, [pc, #8]	; (62c8 <cpu_irq_enter_critical+0x38>)
    62c0:	701a      	strb	r2, [r3, #0]
    62c2:	e7f0      	b.n	62a6 <cpu_irq_enter_critical+0x16>
    62c4:	200000b8 	.word	0x200000b8
    62c8:	200000bc 	.word	0x200000bc
    62cc:	20000008 	.word	0x20000008

000062d0 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    62d0:	4b08      	ldr	r3, [pc, #32]	; (62f4 <cpu_irq_leave_critical+0x24>)
    62d2:	681a      	ldr	r2, [r3, #0]
    62d4:	3a01      	subs	r2, #1
    62d6:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    62d8:	681b      	ldr	r3, [r3, #0]
    62da:	2b00      	cmp	r3, #0
    62dc:	d109      	bne.n	62f2 <cpu_irq_leave_critical+0x22>
    62de:	4b06      	ldr	r3, [pc, #24]	; (62f8 <cpu_irq_leave_critical+0x28>)
    62e0:	781b      	ldrb	r3, [r3, #0]
    62e2:	2b00      	cmp	r3, #0
    62e4:	d005      	beq.n	62f2 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    62e6:	2201      	movs	r2, #1
    62e8:	4b04      	ldr	r3, [pc, #16]	; (62fc <cpu_irq_leave_critical+0x2c>)
    62ea:	701a      	strb	r2, [r3, #0]
    62ec:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    62f0:	b662      	cpsie	i
	}
}
    62f2:	4770      	bx	lr
    62f4:	200000b8 	.word	0x200000b8
    62f8:	200000bc 	.word	0x200000bc
    62fc:	20000008 	.word	0x20000008

00006300 <system_board_init>:




void system_board_init(void)
{
    6300:	b5f0      	push	{r4, r5, r6, r7, lr}
    6302:	46c6      	mov	lr, r8
    6304:	b500      	push	{lr}
    6306:	b082      	sub	sp, #8
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    6308:	ac01      	add	r4, sp, #4
    630a:	2601      	movs	r6, #1
    630c:	7066      	strb	r6, [r4, #1]
	config->powersave  = false;
    630e:	2700      	movs	r7, #0
    6310:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    6312:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
    6314:	0021      	movs	r1, r4
    6316:	2013      	movs	r0, #19
    6318:	4d27      	ldr	r5, [pc, #156]	; (63b8 <system_board_init+0xb8>)
    631a:	47a8      	blx	r5
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    631c:	4b27      	ldr	r3, [pc, #156]	; (63bc <system_board_init+0xbc>)
    631e:	4698      	mov	r8, r3
    6320:	2380      	movs	r3, #128	; 0x80
    6322:	031b      	lsls	r3, r3, #12
    6324:	4642      	mov	r2, r8
    6326:	6193      	str	r3, [r2, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    6328:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
    632a:	7066      	strb	r6, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
    632c:	0021      	movs	r1, r4
    632e:	201c      	movs	r0, #28
    6330:	47a8      	blx	r5
	config->input_pull = PORT_PIN_PULL_UP;
    6332:	7066      	strb	r6, [r4, #1]
	config->powersave  = false;
    6334:	70a7      	strb	r7, [r4, #2]
	
#ifdef CONF_BOARD_AT86RFX	

	port_get_config_defaults(&pin_conf);
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    6336:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(AT86RFX_SPI_SCK, &pin_conf);
    6338:	0021      	movs	r1, r4
    633a:	2052      	movs	r0, #82	; 0x52
    633c:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_SPI_MOSI, &pin_conf);
    633e:	0021      	movs	r1, r4
    6340:	203e      	movs	r0, #62	; 0x3e
    6342:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_SPI_CS, &pin_conf);
    6344:	0021      	movs	r1, r4
    6346:	203f      	movs	r0, #63	; 0x3f
    6348:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_RST_PIN, &pin_conf);
    634a:	0021      	movs	r1, r4
    634c:	202f      	movs	r0, #47	; 0x2f
    634e:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_SLP_PIN, &pin_conf);
    6350:	0021      	movs	r1, r4
    6352:	2014      	movs	r0, #20
    6354:	47a8      	blx	r5
		port_base->OUTSET.reg = pin_mask;
    6356:	2280      	movs	r2, #128	; 0x80
    6358:	02d2      	lsls	r2, r2, #11
    635a:	4b19      	ldr	r3, [pc, #100]	; (63c0 <system_board_init+0xc0>)
    635c:	619a      	str	r2, [r3, #24]
    635e:	4b19      	ldr	r3, [pc, #100]	; (63c4 <system_board_init+0xc4>)
    6360:	2280      	movs	r2, #128	; 0x80
    6362:	05d2      	lsls	r2, r2, #23
    6364:	619a      	str	r2, [r3, #24]
    6366:	2280      	movs	r2, #128	; 0x80
    6368:	0612      	lsls	r2, r2, #24
    636a:	619a      	str	r2, [r3, #24]
    636c:	2280      	movs	r2, #128	; 0x80
    636e:	0212      	lsls	r2, r2, #8
    6370:	619a      	str	r2, [r3, #24]
    6372:	2380      	movs	r3, #128	; 0x80
    6374:	035b      	lsls	r3, r3, #13
    6376:	4642      	mov	r2, r8
    6378:	6193      	str	r3, [r2, #24]
	port_pin_set_output_level(AT86RFX_SPI_MOSI, true);
	port_pin_set_output_level(AT86RFX_SPI_CS, true);
	port_pin_set_output_level(AT86RFX_RST_PIN, true);
	port_pin_set_output_level(AT86RFX_SLP_PIN, true);

	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    637a:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(AT86RFX_SPI_MISO, &pin_conf);
    637c:	0021      	movs	r1, r4
    637e:	2053      	movs	r0, #83	; 0x53
    6380:	47a8      	blx	r5
	
	/* SAMR21 Antenna Diversity Configuration */

	PM->APBCMASK.reg |= (1<<PM_APBCMASK_RFCTRL_Pos);
    6382:	4a11      	ldr	r2, [pc, #68]	; (63c8 <system_board_init+0xc8>)
    6384:	6a11      	ldr	r1, [r2, #32]
    6386:	2380      	movs	r3, #128	; 0x80
    6388:	039b      	lsls	r3, r3, #14
    638a:	430b      	orrs	r3, r1
    638c:	6213      	str	r3, [r2, #32]
		
	/*Pins  PA12/RFCTRL2 and PA09/RFCTRL1 are used as DIG1 and DIG2 pins respectively in SAMR21 Xplained Pro*/	
	
	/* FECTRL register is Written with value 4 => F2CFG = 00 and F1CFG = 01 */	
	REG_RFCTRL_FECFG = RFCTRL_CFG_ANT_DIV;
    638e:	2204      	movs	r2, #4
    6390:	4b0e      	ldr	r3, [pc, #56]	; (63cc <system_board_init+0xcc>)
    6392:	801a      	strh	r2, [r3, #0]
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    6394:	466b      	mov	r3, sp
    6396:	709e      	strb	r6, [r3, #2]
	config->powersave    = false;
    6398:	70df      	strb	r7, [r3, #3]
	struct system_pinmux_config config_pinmux;
	system_pinmux_get_config_defaults(&config_pinmux);
	
	/*MUX Position is 'F' i.e 5 for FECTRL Function and is same for all  FECTRL supported pins
	 * as provided in the data sheet */
	config_pinmux.mux_position = MUX_PA09F_RFCTRL_FECTRL1 ;
    639a:	2305      	movs	r3, #5
    639c:	466a      	mov	r2, sp
    639e:	7013      	strb	r3, [r2, #0]
	
	config_pinmux.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT;	
    63a0:	7056      	strb	r6, [r2, #1]
	system_pinmux_pin_set_config(PIN_RFCTRL1, &config_pinmux);
    63a2:	4669      	mov	r1, sp
    63a4:	2009      	movs	r0, #9
    63a6:	4c0a      	ldr	r4, [pc, #40]	; (63d0 <system_board_init+0xd0>)
    63a8:	47a0      	blx	r4
	system_pinmux_pin_set_config(PIN_RFCTRL2, &config_pinmux);
    63aa:	4669      	mov	r1, sp
    63ac:	200c      	movs	r0, #12
    63ae:	47a0      	blx	r4
#endif

}
    63b0:	b002      	add	sp, #8
    63b2:	bc04      	pop	{r2}
    63b4:	4690      	mov	r8, r2
    63b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    63b8:	000067d1 	.word	0x000067d1
    63bc:	41004400 	.word	0x41004400
    63c0:	41004500 	.word	0x41004500
    63c4:	41004480 	.word	0x41004480
    63c8:	40000400 	.word	0x40000400
    63cc:	42005400 	.word	0x42005400
    63d0:	00008579 	.word	0x00008579

000063d4 <extint_register_callback>:
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    63d4:	2317      	movs	r3, #23
	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
    63d6:	2a00      	cmp	r2, #0
    63d8:	d001      	beq.n	63de <extint_register_callback+0xa>
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
    63da:	0018      	movs	r0, r3
    63dc:	4770      	bx	lr
	if (_extint_dev.callbacks[channel] == NULL) {
    63de:	008b      	lsls	r3, r1, #2
    63e0:	4a06      	ldr	r2, [pc, #24]	; (63fc <extint_register_callback+0x28>)
    63e2:	589b      	ldr	r3, [r3, r2]
    63e4:	2b00      	cmp	r3, #0
    63e6:	d003      	beq.n	63f0 <extint_register_callback+0x1c>
	} else if (_extint_dev.callbacks[channel] == callback) {
    63e8:	4283      	cmp	r3, r0
    63ea:	d005      	beq.n	63f8 <extint_register_callback+0x24>
	return STATUS_ERR_ALREADY_INITIALIZED;
    63ec:	231d      	movs	r3, #29
    63ee:	e7f4      	b.n	63da <extint_register_callback+0x6>
		_extint_dev.callbacks[channel] = callback;
    63f0:	0089      	lsls	r1, r1, #2
    63f2:	5088      	str	r0, [r1, r2]
		return STATUS_OK;
    63f4:	2300      	movs	r3, #0
    63f6:	e7f0      	b.n	63da <extint_register_callback+0x6>
		return STATUS_OK;
    63f8:	2300      	movs	r3, #0
    63fa:	e7ee      	b.n	63da <extint_register_callback+0x6>
    63fc:	20001cac 	.word	0x20001cac

00006400 <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    6400:	2317      	movs	r3, #23
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
    6402:	2900      	cmp	r1, #0
    6404:	d001      	beq.n	640a <extint_chan_enable_callback+0xa>
	}

	return STATUS_OK;
}
    6406:	0018      	movs	r0, r3
    6408:	4770      	bx	lr
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
    640a:	2200      	movs	r2, #0
	if (eic_index < EIC_INST_NUM) {
    640c:	281f      	cmp	r0, #31
    640e:	d800      	bhi.n	6412 <extint_chan_enable_callback+0x12>
		return eics[eic_index];
    6410:	4a02      	ldr	r2, [pc, #8]	; (641c <extint_chan_enable_callback+0x1c>)
		eic->INTENSET.reg = (1UL << channel);
    6412:	2301      	movs	r3, #1
    6414:	4083      	lsls	r3, r0
    6416:	60d3      	str	r3, [r2, #12]
	return STATUS_OK;
    6418:	2300      	movs	r3, #0
    641a:	e7f4      	b.n	6406 <extint_chan_enable_callback+0x6>
    641c:	40001800 	.word	0x40001800

00006420 <extint_chan_disable_callback>:

		eic->INTENCLR.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    6420:	2317      	movs	r3, #23
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
    6422:	2900      	cmp	r1, #0
    6424:	d001      	beq.n	642a <extint_chan_disable_callback+0xa>
	}

	return STATUS_OK;
}
    6426:	0018      	movs	r0, r3
    6428:	4770      	bx	lr
		return NULL;
    642a:	2200      	movs	r2, #0
	if (eic_index < EIC_INST_NUM) {
    642c:	281f      	cmp	r0, #31
    642e:	d800      	bhi.n	6432 <extint_chan_disable_callback+0x12>
		return eics[eic_index];
    6430:	4a02      	ldr	r2, [pc, #8]	; (643c <extint_chan_disable_callback+0x1c>)
		eic->INTENCLR.reg = (1UL << channel);
    6432:	2301      	movs	r3, #1
    6434:	4083      	lsls	r3, r0
    6436:	6093      	str	r3, [r2, #8]
	return STATUS_OK;
    6438:	2300      	movs	r3, #0
    643a:	e7f4      	b.n	6426 <extint_chan_disable_callback+0x6>
    643c:	40001800 	.word	0x40001800

00006440 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
    6440:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    6442:	2200      	movs	r2, #0
    6444:	4b10      	ldr	r3, [pc, #64]	; (6488 <EIC_Handler+0x48>)
    6446:	701a      	strb	r2, [r3, #0]
    6448:	2300      	movs	r3, #0
    644a:	4910      	ldr	r1, [pc, #64]	; (648c <EIC_Handler+0x4c>)
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    644c:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    644e:	4e10      	ldr	r6, [pc, #64]	; (6490 <EIC_Handler+0x50>)
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    6450:	4c0d      	ldr	r4, [pc, #52]	; (6488 <EIC_Handler+0x48>)
    6452:	e00a      	b.n	646a <EIC_Handler+0x2a>
		return eics[eic_index];
    6454:	490d      	ldr	r1, [pc, #52]	; (648c <EIC_Handler+0x4c>)
    6456:	e008      	b.n	646a <EIC_Handler+0x2a>
    6458:	7823      	ldrb	r3, [r4, #0]
    645a:	3301      	adds	r3, #1
    645c:	b2db      	uxtb	r3, r3
    645e:	7023      	strb	r3, [r4, #0]
    6460:	2b0f      	cmp	r3, #15
    6462:	d810      	bhi.n	6486 <EIC_Handler+0x46>
		return NULL;
    6464:	2100      	movs	r1, #0
	if (eic_index < EIC_INST_NUM) {
    6466:	2b1f      	cmp	r3, #31
    6468:	d9f4      	bls.n	6454 <EIC_Handler+0x14>
	uint32_t eic_mask   = (1UL << (channel % 32));
    646a:	0028      	movs	r0, r5
    646c:	4018      	ands	r0, r3
    646e:	2201      	movs	r2, #1
    6470:	4082      	lsls	r2, r0

	return (eic_module->INTFLAG.reg & eic_mask);
    6472:	6908      	ldr	r0, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
    6474:	4210      	tst	r0, r2
    6476:	d0ef      	beq.n	6458 <EIC_Handler+0x18>
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
    6478:	610a      	str	r2, [r1, #16]
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    647a:	009b      	lsls	r3, r3, #2
    647c:	599b      	ldr	r3, [r3, r6]
    647e:	2b00      	cmp	r3, #0
    6480:	d0ea      	beq.n	6458 <EIC_Handler+0x18>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
    6482:	4798      	blx	r3
    6484:	e7e8      	b.n	6458 <EIC_Handler+0x18>
			}
		}
	}
}
    6486:	bd70      	pop	{r4, r5, r6, pc}
    6488:	20001ca8 	.word	0x20001ca8
    648c:	40001800 	.word	0x40001800
    6490:	20001cac 	.word	0x20001cac

00006494 <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
    6494:	4a04      	ldr	r2, [pc, #16]	; (64a8 <_extint_enable+0x14>)
    6496:	7813      	ldrb	r3, [r2, #0]
    6498:	2102      	movs	r1, #2
    649a:	430b      	orrs	r3, r1
    649c:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
    649e:	7853      	ldrb	r3, [r2, #1]
    64a0:	b25b      	sxtb	r3, r3
    64a2:	2b00      	cmp	r3, #0
    64a4:	dbfb      	blt.n	649e <_extint_enable+0xa>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
    64a6:	4770      	bx	lr
    64a8:	40001800 	.word	0x40001800

000064ac <_system_extint_init>:
{
    64ac:	b500      	push	{lr}
    64ae:	b083      	sub	sp, #12
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    64b0:	4a12      	ldr	r2, [pc, #72]	; (64fc <_system_extint_init+0x50>)
    64b2:	6993      	ldr	r3, [r2, #24]
    64b4:	2140      	movs	r1, #64	; 0x40
    64b6:	430b      	orrs	r3, r1
    64b8:	6193      	str	r3, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
    64ba:	a901      	add	r1, sp, #4
    64bc:	2300      	movs	r3, #0
    64be:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
    64c0:	2005      	movs	r0, #5
    64c2:	4b0f      	ldr	r3, [pc, #60]	; (6500 <_system_extint_init+0x54>)
    64c4:	4798      	blx	r3
	system_gclk_chan_enable(EIC_GCLK_ID);
    64c6:	2005      	movs	r0, #5
    64c8:	4b0e      	ldr	r3, [pc, #56]	; (6504 <_system_extint_init+0x58>)
    64ca:	4798      	blx	r3
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
    64cc:	4a0e      	ldr	r2, [pc, #56]	; (6508 <_system_extint_init+0x5c>)
    64ce:	7813      	ldrb	r3, [r2, #0]
    64d0:	2101      	movs	r1, #1
    64d2:	430b      	orrs	r3, r1
    64d4:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
    64d6:	7853      	ldrb	r3, [r2, #1]
    64d8:	b25b      	sxtb	r3, r3
    64da:	2b00      	cmp	r3, #0
    64dc:	dbfb      	blt.n	64d6 <_system_extint_init+0x2a>
    64de:	4b0b      	ldr	r3, [pc, #44]	; (650c <_system_extint_init+0x60>)
    64e0:	0019      	movs	r1, r3
    64e2:	3140      	adds	r1, #64	; 0x40
		_extint_dev.callbacks[j] = NULL;
    64e4:	2200      	movs	r2, #0
    64e6:	c304      	stmia	r3!, {r2}
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
    64e8:	4299      	cmp	r1, r3
    64ea:	d1fc      	bne.n	64e6 <_system_extint_init+0x3a>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    64ec:	2210      	movs	r2, #16
    64ee:	4b08      	ldr	r3, [pc, #32]	; (6510 <_system_extint_init+0x64>)
    64f0:	601a      	str	r2, [r3, #0]
	_extint_enable();
    64f2:	4b08      	ldr	r3, [pc, #32]	; (6514 <_system_extint_init+0x68>)
    64f4:	4798      	blx	r3
}
    64f6:	b003      	add	sp, #12
    64f8:	bd00      	pop	{pc}
    64fa:	46c0      	nop			; (mov r8, r8)
    64fc:	40000400 	.word	0x40000400
    6500:	00008481 	.word	0x00008481
    6504:	000083f5 	.word	0x000083f5
    6508:	40001800 	.word	0x40001800
    650c:	20001cac 	.word	0x20001cac
    6510:	e000e100 	.word	0xe000e100
    6514:	00006495 	.word	0x00006495

00006518 <extint_chan_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
    6518:	2300      	movs	r3, #0
    651a:	6003      	str	r3, [r0, #0]
	config->gpio_pin_mux        = 0;
    651c:	6043      	str	r3, [r0, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
    651e:	2201      	movs	r2, #1
    6520:	7202      	strb	r2, [r0, #8]
	config->wake_if_sleeping    = true;
    6522:	7242      	strb	r2, [r0, #9]
	config->filter_input_signal = false;
    6524:	7283      	strb	r3, [r0, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
    6526:	3302      	adds	r3, #2
    6528:	72c3      	strb	r3, [r0, #11]
}
    652a:	4770      	bx	lr

0000652c <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
    652c:	b5f0      	push	{r4, r5, r6, r7, lr}
    652e:	b083      	sub	sp, #12
    6530:	0005      	movs	r5, r0
    6532:	000c      	movs	r4, r1
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    6534:	a901      	add	r1, sp, #4
    6536:	2300      	movs	r3, #0
    6538:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
    653a:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
    653c:	7923      	ldrb	r3, [r4, #4]
    653e:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
    6540:	7a23      	ldrb	r3, [r4, #8]
    6542:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
    6544:	7820      	ldrb	r0, [r4, #0]
    6546:	4b15      	ldr	r3, [pc, #84]	; (659c <extint_chan_set_config+0x70>)
    6548:	4798      	blx	r3
		return NULL;
    654a:	2000      	movs	r0, #0
	if (eic_index < EIC_INST_NUM) {
    654c:	2d1f      	cmp	r5, #31
    654e:	d800      	bhi.n	6552 <extint_chan_set_config+0x26>
		return eics[eic_index];
    6550:	4813      	ldr	r0, [pc, #76]	; (65a0 <extint_chan_set_config+0x74>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
    6552:	2207      	movs	r2, #7
    6554:	402a      	ands	r2, r5
    6556:	0092      	lsls	r2, r2, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
    6558:	7ae7      	ldrb	r7, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
    655a:	7aa3      	ldrb	r3, [r4, #10]
    655c:	2b00      	cmp	r3, #0
    655e:	d001      	beq.n	6564 <extint_chan_set_config+0x38>
    6560:	2308      	movs	r3, #8
    6562:	431f      	orrs	r7, r3
    6564:	08eb      	lsrs	r3, r5, #3
    6566:	009b      	lsls	r3, r3, #2
    6568:	18c3      	adds	r3, r0, r3
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
    656a:	6999      	ldr	r1, [r3, #24]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    656c:	260f      	movs	r6, #15
    656e:	4096      	lsls	r6, r2
		= (EIC_module->CONFIG[channel / 8].reg &
    6570:	43b1      	bics	r1, r6
			(new_config << config_pos);
    6572:	4097      	lsls	r7, r2
    6574:	003a      	movs	r2, r7
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    6576:	430a      	orrs	r2, r1
		= (EIC_module->CONFIG[channel / 8].reg &
    6578:	619a      	str	r2, [r3, #24]

	/* Set the channel's new wake up mode setting */
	if (config->wake_if_sleeping) {
    657a:	7a63      	ldrb	r3, [r4, #9]
    657c:	2b00      	cmp	r3, #0
    657e:	d106      	bne.n	658e <extint_chan_set_config+0x62>
		EIC_module->WAKEUP.reg |=  (1UL << channel);
	} else {
		EIC_module->WAKEUP.reg &= ~(1UL << channel);
    6580:	6943      	ldr	r3, [r0, #20]
    6582:	2201      	movs	r2, #1
    6584:	40aa      	lsls	r2, r5
    6586:	4393      	bics	r3, r2
    6588:	6143      	str	r3, [r0, #20]
	}
}
    658a:	b003      	add	sp, #12
    658c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		EIC_module->WAKEUP.reg |=  (1UL << channel);
    658e:	6942      	ldr	r2, [r0, #20]
    6590:	2301      	movs	r3, #1
    6592:	40ab      	lsls	r3, r5
    6594:	4313      	orrs	r3, r2
    6596:	6143      	str	r3, [r0, #20]
    6598:	e7f7      	b.n	658a <extint_chan_set_config+0x5e>
    659a:	46c0      	nop			; (mov r8, r8)
    659c:	00008579 	.word	0x00008579
    65a0:	40001800 	.word	0x40001800

000065a4 <nvm_set_config>:
 *                        EEPROM and/or auxiliary space configuration from being
 *                        altered
 */
enum status_code nvm_set_config(
		const struct nvm_config *const config)
{
    65a4:	b510      	push	{r4, lr}
			break;

		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
    65a6:	4a1e      	ldr	r2, [pc, #120]	; (6620 <nvm_set_config+0x7c>)
    65a8:	69d3      	ldr	r3, [r2, #28]
    65aa:	2104      	movs	r1, #4
    65ac:	430b      	orrs	r3, r1
    65ae:	61d3      	str	r3, [r2, #28]
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBB, PM_APBBMASK_NVMCTRL);
#endif

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    65b0:	4b1c      	ldr	r3, [pc, #112]	; (6624 <nvm_set_config+0x80>)
    65b2:	2220      	movs	r2, #32
    65b4:	32ff      	adds	r2, #255	; 0xff
    65b6:	831a      	strh	r2, [r3, #24]
static inline bool nvm_is_ready(void)
{
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	return nvm_module->INTFLAG.reg & NVMCTRL_INTFLAG_READY;
    65b8:	7d1a      	ldrb	r2, [r3, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    65ba:	2305      	movs	r3, #5
	if (!nvm_is_ready()) {
    65bc:	07d2      	lsls	r2, r2, #31
    65be:	d401      	bmi.n	65c4 <nvm_set_config+0x20>
	if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
		return STATUS_ERR_IO;
	}

	return STATUS_OK;
}
    65c0:	0018      	movs	r0, r3
    65c2:	bd10      	pop	{r4, pc}
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
    65c4:	7803      	ldrb	r3, [r0, #0]
    65c6:	021b      	lsls	r3, r3, #8
    65c8:	22c0      	movs	r2, #192	; 0xc0
    65ca:	0092      	lsls	r2, r2, #2
    65cc:	4013      	ands	r3, r2
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
    65ce:	7841      	ldrb	r1, [r0, #1]
    65d0:	01c9      	lsls	r1, r1, #7
    65d2:	22ff      	movs	r2, #255	; 0xff
    65d4:	400a      	ands	r2, r1
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
    65d6:	4313      	orrs	r3, r2
			NVMCTRL_CTRLB_RWS(config->wait_states) |
    65d8:	7881      	ldrb	r1, [r0, #2]
    65da:	0049      	lsls	r1, r1, #1
    65dc:	221e      	movs	r2, #30
    65de:	400a      	ands	r2, r1
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
    65e0:	4313      	orrs	r3, r2
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
    65e2:	78c2      	ldrb	r2, [r0, #3]
    65e4:	0492      	lsls	r2, r2, #18
    65e6:	2180      	movs	r1, #128	; 0x80
    65e8:	02c9      	lsls	r1, r1, #11
    65ea:	400a      	ands	r2, r1
			NVMCTRL_CTRLB_RWS(config->wait_states) |
    65ec:	4313      	orrs	r3, r2
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
    65ee:	7902      	ldrb	r2, [r0, #4]
    65f0:	0412      	lsls	r2, r2, #16
    65f2:	21c0      	movs	r1, #192	; 0xc0
    65f4:	0289      	lsls	r1, r1, #10
    65f6:	400a      	ands	r2, r1
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
    65f8:	4313      	orrs	r3, r2
	nvm_module->CTRLB.reg =
    65fa:	4a0a      	ldr	r2, [pc, #40]	; (6624 <nvm_set_config+0x80>)
    65fc:	6053      	str	r3, [r2, #4]
	_nvm_dev.page_size         = (8 << nvm_module->PARAM.bit.PSZ);
    65fe:	6893      	ldr	r3, [r2, #8]
    6600:	035b      	lsls	r3, r3, #13
    6602:	0f5b      	lsrs	r3, r3, #29
    6604:	4908      	ldr	r1, [pc, #32]	; (6628 <nvm_set_config+0x84>)
    6606:	2408      	movs	r4, #8
    6608:	409c      	lsls	r4, r3
    660a:	800c      	strh	r4, [r1, #0]
	_nvm_dev.number_of_pages   = nvm_module->PARAM.bit.NVMP;
    660c:	6893      	ldr	r3, [r2, #8]
    660e:	804b      	strh	r3, [r1, #2]
	_nvm_dev.manual_page_write = config->manual_page_write;
    6610:	7843      	ldrb	r3, [r0, #1]
    6612:	710b      	strb	r3, [r1, #4]
	if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
    6614:	8b13      	ldrh	r3, [r2, #24]
    6616:	05db      	lsls	r3, r3, #23
	return STATUS_OK;
    6618:	0fdb      	lsrs	r3, r3, #31
    661a:	011b      	lsls	r3, r3, #4
    661c:	e7d0      	b.n	65c0 <nvm_set_config+0x1c>
    661e:	46c0      	nop			; (mov r8, r8)
    6620:	40000400 	.word	0x40000400
    6624:	41004000 	.word	0x41004000
    6628:	200000c0 	.word	0x200000c0

0000662c <nvm_execute_command>:
 */
enum status_code nvm_execute_command(
		const enum nvm_command command,
		const uint32_t address,
		const uint32_t parameter)
{
    662c:	b530      	push	{r4, r5, lr}
    662e:	0004      	movs	r4, r0
	uint32_t ctrlb_bak;

	/* Check that the address given is valid  */
	if (address > ((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)
    6630:	4a22      	ldr	r2, [pc, #136]	; (66bc <nvm_execute_command+0x90>)
    6632:	8810      	ldrh	r0, [r2, #0]
    6634:	8853      	ldrh	r3, [r2, #2]
    6636:	4343      	muls	r3, r0
    6638:	428b      	cmp	r3, r1
    663a:	d206      	bcs.n	664a <nvm_execute_command+0x1e>
		&& !(address >= NVMCTRL_AUX0_ADDRESS && address <= NVMCTRL_AUX1_ADDRESS )){
    663c:	2280      	movs	r2, #128	; 0x80
    663e:	0192      	lsls	r2, r2, #6
		if (address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
#else
		return STATUS_ERR_BAD_ADDRESS;
    6640:	2018      	movs	r0, #24
		&& !(address >= NVMCTRL_AUX0_ADDRESS && address <= NVMCTRL_AUX1_ADDRESS )){
    6642:	4b1f      	ldr	r3, [pc, #124]	; (66c0 <nvm_execute_command+0x94>)
    6644:	18cb      	adds	r3, r1, r3
    6646:	4293      	cmp	r3, r2
    6648:	d80e      	bhi.n	6668 <nvm_execute_command+0x3c>

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Turn off cache before issuing flash commands */
	ctrlb_bak = nvm_module->CTRLB.reg;
    664a:	4b1e      	ldr	r3, [pc, #120]	; (66c4 <nvm_execute_command+0x98>)
    664c:	685d      	ldr	r5, [r3, #4]
#if (SAMC20) || (SAMC21)
	nvm_module->CTRLB.reg = ((ctrlb_bak &(~(NVMCTRL_CTRLB_CACHEDIS(0x2))))
							| NVMCTRL_CTRLB_CACHEDIS(0x1));
#else
	nvm_module->CTRLB.reg = ctrlb_bak | NVMCTRL_CTRLB_CACHEDIS;
    664e:	2280      	movs	r2, #128	; 0x80
    6650:	02d2      	lsls	r2, r2, #11
    6652:	432a      	orrs	r2, r5
    6654:	605a      	str	r2, [r3, #4]
#endif

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    6656:	2220      	movs	r2, #32
    6658:	32ff      	adds	r2, #255	; 0xff
    665a:	831a      	strh	r2, [r3, #24]
    665c:	7d1b      	ldrb	r3, [r3, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    665e:	07db      	lsls	r3, r3, #31
    6660:	d403      	bmi.n	666a <nvm_execute_command+0x3e>
		/* Restore the setting */
		nvm_module->CTRLB.reg = ctrlb_bak;
    6662:	4b18      	ldr	r3, [pc, #96]	; (66c4 <nvm_execute_command+0x98>)
    6664:	605d      	str	r5, [r3, #4]
		return STATUS_BUSY;
    6666:	2005      	movs	r0, #5

	/* Restore the setting */
	nvm_module->CTRLB.reg = ctrlb_bak;

	return STATUS_OK;
}
    6668:	bd30      	pop	{r4, r5, pc}
	switch (command) {
    666a:	2c45      	cmp	r4, #69	; 0x45
    666c:	d822      	bhi.n	66b4 <nvm_execute_command+0x88>
    666e:	00a3      	lsls	r3, r4, #2
    6670:	4a15      	ldr	r2, [pc, #84]	; (66c8 <nvm_execute_command+0x9c>)
    6672:	58d3      	ldr	r3, [r2, r3]
    6674:	469f      	mov	pc, r3
			if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
    6676:	4b13      	ldr	r3, [pc, #76]	; (66c4 <nvm_execute_command+0x98>)
    6678:	8b1b      	ldrh	r3, [r3, #24]
    667a:	05db      	lsls	r3, r3, #23
    667c:	d503      	bpl.n	6686 <nvm_execute_command+0x5a>
				nvm_module->CTRLB.reg = ctrlb_bak;
    667e:	4b11      	ldr	r3, [pc, #68]	; (66c4 <nvm_execute_command+0x98>)
    6680:	605d      	str	r5, [r3, #4]
				return STATUS_ERR_IO;
    6682:	2010      	movs	r0, #16
    6684:	e7f0      	b.n	6668 <nvm_execute_command+0x3c>
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
    6686:	0889      	lsrs	r1, r1, #2
    6688:	0049      	lsls	r1, r1, #1
    668a:	4b0e      	ldr	r3, [pc, #56]	; (66c4 <nvm_execute_command+0x98>)
    668c:	61d9      	str	r1, [r3, #28]
			break;
    668e:	e003      	b.n	6698 <nvm_execute_command+0x6c>
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
    6690:	0889      	lsrs	r1, r1, #2
    6692:	0049      	lsls	r1, r1, #1
    6694:	4b0b      	ldr	r3, [pc, #44]	; (66c4 <nvm_execute_command+0x98>)
    6696:	61d9      	str	r1, [r3, #28]
	nvm_module->CTRLA.reg = command | NVMCTRL_CTRLA_CMDEX_KEY;
    6698:	20a5      	movs	r0, #165	; 0xa5
    669a:	0200      	lsls	r0, r0, #8
    669c:	4304      	orrs	r4, r0
    669e:	4b09      	ldr	r3, [pc, #36]	; (66c4 <nvm_execute_command+0x98>)
    66a0:	801c      	strh	r4, [r3, #0]
    66a2:	0019      	movs	r1, r3
	while (!nvm_is_ready()) {
    66a4:	2201      	movs	r2, #1
    66a6:	7d0b      	ldrb	r3, [r1, #20]
    66a8:	4213      	tst	r3, r2
    66aa:	d0fc      	beq.n	66a6 <nvm_execute_command+0x7a>
	nvm_module->CTRLB.reg = ctrlb_bak;
    66ac:	4b05      	ldr	r3, [pc, #20]	; (66c4 <nvm_execute_command+0x98>)
    66ae:	605d      	str	r5, [r3, #4]
	return STATUS_OK;
    66b0:	2000      	movs	r0, #0
    66b2:	e7d9      	b.n	6668 <nvm_execute_command+0x3c>
			nvm_module->CTRLB.reg = ctrlb_bak;
    66b4:	4b03      	ldr	r3, [pc, #12]	; (66c4 <nvm_execute_command+0x98>)
    66b6:	605d      	str	r5, [r3, #4]
			return STATUS_ERR_INVALID_ARG;
    66b8:	2017      	movs	r0, #23
    66ba:	e7d5      	b.n	6668 <nvm_execute_command+0x3c>
    66bc:	200000c0 	.word	0x200000c0
    66c0:	ff7fc000 	.word	0xff7fc000
    66c4:	41004000 	.word	0x41004000
    66c8:	00012b7c 	.word	0x00012b7c

000066cc <nvm_write_buffer>:
 */
enum status_code nvm_write_buffer(
		const uint32_t destination_address,
		const uint8_t *buffer,
		uint16_t length)
{
    66cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	bool is_rww_eeprom = false;
#endif

	/* Check if the destination address is valid */
	if (destination_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    66ce:	4b25      	ldr	r3, [pc, #148]	; (6764 <nvm_write_buffer+0x98>)
    66d0:	881d      	ldrh	r5, [r3, #0]
    66d2:	885b      	ldrh	r3, [r3, #2]
    66d4:	436b      	muls	r3, r5
			|| destination_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
		is_rww_eeprom = true;
#else
		return STATUS_ERR_BAD_ADDRESS;
    66d6:	2418      	movs	r4, #24
	if (destination_address >
    66d8:	4283      	cmp	r3, r0
    66da:	d201      	bcs.n	66e0 <nvm_write_buffer+0x14>
				destination_address, 0);
#endif
	}

	return STATUS_OK;
}
    66dc:	0020      	movs	r0, r4
    66de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (destination_address & (_nvm_dev.page_size - 1)) {
    66e0:	1e6b      	subs	r3, r5, #1
    66e2:	4218      	tst	r0, r3
    66e4:	d1fa      	bne.n	66dc <nvm_write_buffer+0x10>
		return STATUS_ERR_INVALID_ARG;
    66e6:	3c01      	subs	r4, #1
	if (length > _nvm_dev.page_size) {
    66e8:	4295      	cmp	r5, r2
    66ea:	d3f7      	bcc.n	66dc <nvm_write_buffer+0x10>
    66ec:	4b1e      	ldr	r3, [pc, #120]	; (6768 <nvm_write_buffer+0x9c>)
    66ee:	7d1b      	ldrb	r3, [r3, #20]
		return STATUS_BUSY;
    66f0:	3c12      	subs	r4, #18
	if (!nvm_is_ready()) {
    66f2:	07db      	lsls	r3, r3, #31
    66f4:	d5f2      	bpl.n	66dc <nvm_write_buffer+0x10>
	nvm_module->CTRLA.reg = NVM_COMMAND_PAGE_BUFFER_CLEAR | NVMCTRL_CTRLA_CMDEX_KEY;
    66f6:	4c1d      	ldr	r4, [pc, #116]	; (676c <nvm_write_buffer+0xa0>)
    66f8:	4b1b      	ldr	r3, [pc, #108]	; (6768 <nvm_write_buffer+0x9c>)
    66fa:	801c      	strh	r4, [r3, #0]
    66fc:	001d      	movs	r5, r3
	while (!nvm_is_ready()) {
    66fe:	2401      	movs	r4, #1
    6700:	7d2b      	ldrb	r3, [r5, #20]
    6702:	4223      	tst	r3, r4
    6704:	d0fc      	beq.n	6700 <nvm_write_buffer+0x34>
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    6706:	2420      	movs	r4, #32
    6708:	34ff      	adds	r4, #255	; 0xff
    670a:	4b17      	ldr	r3, [pc, #92]	; (6768 <nvm_write_buffer+0x9c>)
    670c:	831c      	strh	r4, [r3, #24]
	for (uint16_t i = 0; i < length; i += 2) {
    670e:	2a00      	cmp	r2, #0
    6710:	d022      	beq.n	6758 <nvm_write_buffer+0x8c>
    6712:	2301      	movs	r3, #1
    6714:	0005      	movs	r5, r0
    6716:	439d      	bics	r5, r3
    6718:	2300      	movs	r3, #0
		if (i < (length - 1)) {
    671a:	1e57      	subs	r7, r2, #1
    671c:	e009      	b.n	6732 <nvm_write_buffer+0x66>
			data |= (buffer[i + 1] << 8);
    671e:	18ce      	adds	r6, r1, r3
    6720:	7876      	ldrb	r6, [r6, #1]
    6722:	0236      	lsls	r6, r6, #8
    6724:	4334      	orrs	r4, r6
		NVM_MEMORY[nvm_address++] = data;
    6726:	802c      	strh	r4, [r5, #0]
	for (uint16_t i = 0; i < length; i += 2) {
    6728:	3302      	adds	r3, #2
    672a:	b29b      	uxth	r3, r3
    672c:	3502      	adds	r5, #2
    672e:	429a      	cmp	r2, r3
    6730:	d904      	bls.n	673c <nvm_write_buffer+0x70>
		data = buffer[i];
    6732:	5ccc      	ldrb	r4, [r1, r3]
		if (i < (length - 1)) {
    6734:	42bb      	cmp	r3, r7
    6736:	dbf2      	blt.n	671e <nvm_write_buffer+0x52>
		data = buffer[i];
    6738:	b2a4      	uxth	r4, r4
    673a:	e7f4      	b.n	6726 <nvm_write_buffer+0x5a>
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    673c:	4b09      	ldr	r3, [pc, #36]	; (6764 <nvm_write_buffer+0x98>)
    673e:	791b      	ldrb	r3, [r3, #4]
	return STATUS_OK;
    6740:	2400      	movs	r4, #0
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    6742:	2b00      	cmp	r3, #0
    6744:	d1ca      	bne.n	66dc <nvm_write_buffer+0x10>
    6746:	2a3f      	cmp	r2, #63	; 0x3f
    6748:	d8c8      	bhi.n	66dc <nvm_write_buffer+0x10>
		return nvm_execute_command(NVM_COMMAND_WRITE_PAGE,
    674a:	2200      	movs	r2, #0
    674c:	0001      	movs	r1, r0
    674e:	2004      	movs	r0, #4
    6750:	4b07      	ldr	r3, [pc, #28]	; (6770 <nvm_write_buffer+0xa4>)
    6752:	4798      	blx	r3
    6754:	0004      	movs	r4, r0
    6756:	e7c1      	b.n	66dc <nvm_write_buffer+0x10>
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    6758:	4b02      	ldr	r3, [pc, #8]	; (6764 <nvm_write_buffer+0x98>)
    675a:	791b      	ldrb	r3, [r3, #4]
	return STATUS_OK;
    675c:	2400      	movs	r4, #0
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    675e:	2b00      	cmp	r3, #0
    6760:	d0f3      	beq.n	674a <nvm_write_buffer+0x7e>
    6762:	e7bb      	b.n	66dc <nvm_write_buffer+0x10>
    6764:	200000c0 	.word	0x200000c0
    6768:	41004000 	.word	0x41004000
    676c:	ffffa544 	.word	0xffffa544
    6770:	0000662d 	.word	0x0000662d

00006774 <nvm_erase_row>:
		bool is_rww_eeprom = false;
#endif

	/* Check if the row address is valid */
	if (row_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    6774:	4b13      	ldr	r3, [pc, #76]	; (67c4 <nvm_erase_row+0x50>)
    6776:	881a      	ldrh	r2, [r3, #0]
    6778:	885b      	ldrh	r3, [r3, #2]
    677a:	4353      	muls	r3, r2
			|| row_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
		is_rww_eeprom = true;
#else
		return STATUS_ERR_BAD_ADDRESS;
    677c:	2118      	movs	r1, #24
	if (row_address >
    677e:	4283      	cmp	r3, r0
    6780:	d201      	bcs.n	6786 <nvm_erase_row+0x12>
	if ((enum nvm_error)(nvm_module->STATUS.reg & NVM_ERRORS_MASK) != NVM_ERROR_NONE) {
		return STATUS_ABORTED;
	}

	return STATUS_OK;
}
    6782:	0008      	movs	r0, r1
    6784:	4770      	bx	lr
	if (row_address & ((_nvm_dev.page_size * NVMCTRL_ROW_PAGES) - 1)) {
    6786:	0092      	lsls	r2, r2, #2
    6788:	3a01      	subs	r2, #1
    678a:	4210      	tst	r0, r2
    678c:	d1f9      	bne.n	6782 <nvm_erase_row+0xe>
    678e:	4b0e      	ldr	r3, [pc, #56]	; (67c8 <nvm_erase_row+0x54>)
    6790:	7d1b      	ldrb	r3, [r3, #20]
		return STATUS_BUSY;
    6792:	3913      	subs	r1, #19
	if (!nvm_is_ready()) {
    6794:	07db      	lsls	r3, r3, #31
    6796:	d5f4      	bpl.n	6782 <nvm_erase_row+0xe>
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    6798:	4b0b      	ldr	r3, [pc, #44]	; (67c8 <nvm_erase_row+0x54>)
    679a:	2220      	movs	r2, #32
    679c:	32ff      	adds	r2, #255	; 0xff
    679e:	831a      	strh	r2, [r3, #24]
	nvm_module->ADDR.reg  = (uintptr_t)&NVM_MEMORY[row_address / 4];
    67a0:	0880      	lsrs	r0, r0, #2
    67a2:	0040      	lsls	r0, r0, #1
    67a4:	61d8      	str	r0, [r3, #28]
	nvm_module->CTRLA.reg = NVM_COMMAND_ERASE_ROW | NVMCTRL_CTRLA_CMDEX_KEY;
    67a6:	4a09      	ldr	r2, [pc, #36]	; (67cc <nvm_erase_row+0x58>)
    67a8:	801a      	strh	r2, [r3, #0]
    67aa:	0019      	movs	r1, r3
	while (!nvm_is_ready()) {
    67ac:	2201      	movs	r2, #1
    67ae:	7d0b      	ldrb	r3, [r1, #20]
    67b0:	4213      	tst	r3, r2
    67b2:	d0fc      	beq.n	67ae <nvm_erase_row+0x3a>
	if ((enum nvm_error)(nvm_module->STATUS.reg & NVM_ERRORS_MASK) != NVM_ERROR_NONE) {
    67b4:	4b04      	ldr	r3, [pc, #16]	; (67c8 <nvm_erase_row+0x54>)
    67b6:	8b19      	ldrh	r1, [r3, #24]
    67b8:	201c      	movs	r0, #28
    67ba:	4001      	ands	r1, r0
	return STATUS_OK;
    67bc:	1e48      	subs	r0, r1, #1
    67be:	4181      	sbcs	r1, r0
    67c0:	0089      	lsls	r1, r1, #2
    67c2:	e7de      	b.n	6782 <nvm_erase_row+0xe>
    67c4:	200000c0 	.word	0x200000c0
    67c8:	41004000 	.word	0x41004000
    67cc:	ffffa502 	.word	0xffffa502

000067d0 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    67d0:	b500      	push	{lr}
    67d2:	b083      	sub	sp, #12
	config->mux_position = SYSTEM_PINMUX_GPIO;
    67d4:	ab01      	add	r3, sp, #4
    67d6:	2280      	movs	r2, #128	; 0x80
    67d8:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    67da:	780a      	ldrb	r2, [r1, #0]
    67dc:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    67de:	784a      	ldrb	r2, [r1, #1]
    67e0:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    67e2:	788a      	ldrb	r2, [r1, #2]
    67e4:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    67e6:	0019      	movs	r1, r3
    67e8:	4b01      	ldr	r3, [pc, #4]	; (67f0 <port_pin_set_config+0x20>)
    67ea:	4798      	blx	r3
}
    67ec:	b003      	add	sp, #12
    67ee:	bd00      	pop	{pc}
    67f0:	00008579 	.word	0x00008579

000067f4 <RTC_Handler>:
/**
 * \internal ISR handler for RTC
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
    67f4:	b510      	push	{r4, lr}
	struct rtc_module *module = _rtc_instance[instance_index];
    67f6:	4b14      	ldr	r3, [pc, #80]	; (6848 <RTC_Handler+0x54>)
    67f8:	681a      	ldr	r2, [r3, #0]
	Rtc *const rtc_module = module->hw;
    67fa:	6814      	ldr	r4, [r2, #0]
	uint16_t callback_mask = module->enabled_callback;
    67fc:	8ad1      	ldrh	r1, [r2, #22]
	callback_mask &= module->registered_callback;
    67fe:	8a93      	ldrh	r3, [r2, #20]
    6800:	4019      	ands	r1, r3
	uint16_t interrupt_status = rtc_module->MODE0.INTFLAG.reg;
    6802:	7a20      	ldrb	r0, [r4, #8]
	interrupt_status &= rtc_module->MODE0.INTENSET.reg;
    6804:	79e3      	ldrb	r3, [r4, #7]
    6806:	4003      	ands	r3, r0
	if (interrupt_status & RTC_MODE0_INTFLAG_OVF) {
    6808:	b258      	sxtb	r0, r3
    680a:	2800      	cmp	r0, #0
    680c:	db06      	blt.n	681c <RTC_Handler+0x28>
	} else if (interrupt_status & RTC_MODE1_INTFLAG_CMP(1 << 0)) {
    680e:	07d8      	lsls	r0, r3, #31
    6810:	d50f      	bpl.n	6832 <RTC_Handler+0x3e>
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_COMPARE_0)) {
    6812:	07cb      	lsls	r3, r1, #31
    6814:	d40a      	bmi.n	682c <RTC_Handler+0x38>
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_CMP(1 << 0);
    6816:	2301      	movs	r3, #1
    6818:	7223      	strb	r3, [r4, #8]
	_rtc_interrupt_handler(0);
}
    681a:	bd10      	pop	{r4, pc}
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_OVERFLOW)) {
    681c:	074b      	lsls	r3, r1, #29
    681e:	d402      	bmi.n	6826 <RTC_Handler+0x32>
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE0_INTFLAG_OVF;
    6820:	2380      	movs	r3, #128	; 0x80
    6822:	7223      	strb	r3, [r4, #8]
    6824:	e7f9      	b.n	681a <RTC_Handler+0x26>
			module->callbacks[RTC_COUNT_CALLBACK_OVERFLOW]();
    6826:	6913      	ldr	r3, [r2, #16]
    6828:	4798      	blx	r3
    682a:	e7f9      	b.n	6820 <RTC_Handler+0x2c>
			module->callbacks[RTC_COUNT_CALLBACK_COMPARE_0]();
    682c:	6893      	ldr	r3, [r2, #8]
    682e:	4798      	blx	r3
    6830:	e7f1      	b.n	6816 <RTC_Handler+0x22>
	} else if (interrupt_status & RTC_MODE1_INTFLAG_CMP(1 << 1)) {
    6832:	079b      	lsls	r3, r3, #30
    6834:	d5f1      	bpl.n	681a <RTC_Handler+0x26>
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_COMPARE_1)) {
    6836:	078b      	lsls	r3, r1, #30
    6838:	d402      	bmi.n	6840 <RTC_Handler+0x4c>
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_CMP(1 << 1);
    683a:	2302      	movs	r3, #2
    683c:	7223      	strb	r3, [r4, #8]
}
    683e:	e7ec      	b.n	681a <RTC_Handler+0x26>
			module->callbacks[RTC_COUNT_CALLBACK_COMPARE_1]();
    6840:	68d3      	ldr	r3, [r2, #12]
    6842:	4798      	blx	r3
    6844:	e7f9      	b.n	683a <RTC_Handler+0x46>
    6846:	46c0      	nop			; (mov r8, r8)
    6848:	20001cec 	.word	0x20001cec

0000684c <_i2c_master_wait_for_sync>:
{
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
    684c:	6801      	ldr	r1, [r0, #0]

#if defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_1)
	return (i2c_hw->STATUS.reg & SERCOM_I2CM_STATUS_SYNCBUSY);
#elif defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_2)
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    684e:	2207      	movs	r2, #7
    6850:	69cb      	ldr	r3, [r1, #28]
		const struct i2c_master_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
    6852:	421a      	tst	r2, r3
    6854:	d1fc      	bne.n	6850 <_i2c_master_wait_for_sync+0x4>
		/* Wait for I2C module to sync. */
	}
}
    6856:	4770      	bx	lr

00006858 <i2c_master_init>:
 */
enum status_code i2c_master_init(
		struct i2c_master_module *const module,
		Sercom *const hw,
		const struct i2c_master_config *const config)
{
    6858:	b5f0      	push	{r4, r5, r6, r7, lr}
    685a:	46d6      	mov	lr, sl
    685c:	464f      	mov	r7, r9
    685e:	4646      	mov	r6, r8
    6860:	b5c0      	push	{r6, r7, lr}
    6862:	b08a      	sub	sp, #40	; 0x28
    6864:	0006      	movs	r6, r0
    6866:	000f      	movs	r7, r1
    6868:	0014      	movs	r4, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize software module */
	module->hw = hw;
    686a:	6031      	str	r1, [r6, #0]

	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    686c:	0008      	movs	r0, r1
    686e:	4b97      	ldr	r3, [pc, #604]	; (6acc <i2c_master_init+0x274>)
    6870:	4798      	blx	r3
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    6872:	4a97      	ldr	r2, [pc, #604]	; (6ad0 <i2c_master_init+0x278>)
    6874:	6a11      	ldr	r1, [r2, #32]
		gclk_index   = SERCOM5_GCLK_ID_CORE;
	} else {
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    6876:	1c85      	adds	r5, r0, #2
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    6878:	2301      	movs	r3, #1
    687a:	40ab      	lsls	r3, r5
    687c:	430b      	orrs	r3, r1
    687e:	6213      	str	r3, [r2, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    6880:	a909      	add	r1, sp, #36	; 0x24
    6882:	7b23      	ldrb	r3, [r4, #12]
    6884:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    6886:	3014      	adds	r0, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    6888:	b2c5      	uxtb	r5, r0
    688a:	0028      	movs	r0, r5
    688c:	4b91      	ldr	r3, [pc, #580]	; (6ad4 <i2c_master_init+0x27c>)
    688e:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    6890:	0028      	movs	r0, r5
    6892:	4b91      	ldr	r3, [pc, #580]	; (6ad8 <i2c_master_init+0x280>)
    6894:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    6896:	7b20      	ldrb	r0, [r4, #12]
    6898:	2100      	movs	r1, #0
    689a:	4b90      	ldr	r3, [pc, #576]	; (6adc <i2c_master_init+0x284>)
    689c:	4798      	blx	r3

	/* Check if module is enabled. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
    689e:	683b      	ldr	r3, [r7, #0]
		return STATUS_ERR_DENIED;
    68a0:	201c      	movs	r0, #28
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
    68a2:	079b      	lsls	r3, r3, #30
    68a4:	d505      	bpl.n	68b2 <i2c_master_init+0x5a>
	/* Set sercom module to operate in I2C master mode. */
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);

	/* Set config and return status. */
	return _i2c_master_set_config(module, config);
}
    68a6:	b00a      	add	sp, #40	; 0x28
    68a8:	bc1c      	pop	{r2, r3, r4}
    68aa:	4690      	mov	r8, r2
    68ac:	4699      	mov	r9, r3
    68ae:	46a2      	mov	sl, r4
    68b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
    68b2:	683b      	ldr	r3, [r7, #0]
		return STATUS_BUSY;
    68b4:	3817      	subs	r0, #23
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
    68b6:	07db      	lsls	r3, r3, #31
    68b8:	d4f5      	bmi.n	68a6 <i2c_master_init+0x4e>
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);
    68ba:	2314      	movs	r3, #20
    68bc:	603b      	str	r3, [r7, #0]
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    68be:	6833      	ldr	r3, [r6, #0]
    68c0:	4698      	mov	r8, r3
	uint8_t sercom_index = _sercom_get_sercom_inst_index(sercom_hw);
    68c2:	0018      	movs	r0, r3
    68c4:	4b81      	ldr	r3, [pc, #516]	; (6acc <i2c_master_init+0x274>)
    68c6:	4798      	blx	r3
    68c8:	0005      	movs	r5, r0
    68ca:	2380      	movs	r3, #128	; 0x80
    68cc:	aa08      	add	r2, sp, #32
    68ce:	7013      	strb	r3, [r2, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    68d0:	2300      	movs	r3, #0
    68d2:	7053      	strb	r3, [r2, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    68d4:	2201      	movs	r2, #1
    68d6:	a908      	add	r1, sp, #32
    68d8:	708a      	strb	r2, [r1, #2]
	config->powersave    = false;
    68da:	70cb      	strb	r3, [r1, #3]
	uint32_t pad0 = config->pinmux_pad0;
    68dc:	69e0      	ldr	r0, [r4, #28]
	uint32_t pad1 = config->pinmux_pad1;
    68de:	6a27      	ldr	r7, [r4, #32]
	if (pad0 == PINMUX_DEFAULT) {
    68e0:	2800      	cmp	r0, #0
    68e2:	d100      	bne.n	68e6 <i2c_master_init+0x8e>
    68e4:	e0af      	b.n	6a46 <i2c_master_init+0x1ee>
	pin_conf.mux_position = pad0 & 0xFFFF;
    68e6:	ab08      	add	r3, sp, #32
    68e8:	7018      	strb	r0, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
    68ea:	2302      	movs	r3, #2
    68ec:	aa08      	add	r2, sp, #32
    68ee:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad0 >> 16, &pin_conf);
    68f0:	0c00      	lsrs	r0, r0, #16
    68f2:	b2c0      	uxtb	r0, r0
    68f4:	0011      	movs	r1, r2
    68f6:	4b7a      	ldr	r3, [pc, #488]	; (6ae0 <i2c_master_init+0x288>)
    68f8:	4798      	blx	r3
	if (pad1 == PINMUX_DEFAULT) {
    68fa:	2f00      	cmp	r7, #0
    68fc:	d100      	bne.n	6900 <i2c_master_init+0xa8>
    68fe:	e0a7      	b.n	6a50 <i2c_master_init+0x1f8>
	pin_conf.mux_position = pad1 & 0xFFFF;
    6900:	ab08      	add	r3, sp, #32
    6902:	701f      	strb	r7, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
    6904:	2302      	movs	r3, #2
    6906:	aa08      	add	r2, sp, #32
    6908:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad1 >> 16, &pin_conf);
    690a:	0c3f      	lsrs	r7, r7, #16
    690c:	b2f8      	uxtb	r0, r7
    690e:	0011      	movs	r1, r2
    6910:	4b73      	ldr	r3, [pc, #460]	; (6ae0 <i2c_master_init+0x288>)
    6912:	4798      	blx	r3
	module->unknown_bus_state_timeout = config->unknown_bus_state_timeout;
    6914:	8aa3      	ldrh	r3, [r4, #20]
    6916:	80f3      	strh	r3, [r6, #6]
	module->buffer_timeout = config->buffer_timeout;
    6918:	8ae3      	ldrh	r3, [r4, #22]
    691a:	8133      	strh	r3, [r6, #8]
	if (config->run_in_standby || system_is_debugger_present()) {
    691c:	7e23      	ldrb	r3, [r4, #24]
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
    691e:	2280      	movs	r2, #128	; 0x80
	if (config->run_in_standby || system_is_debugger_present()) {
    6920:	2b00      	cmp	r3, #0
    6922:	d104      	bne.n	692e <i2c_master_init+0xd6>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    6924:	4b6f      	ldr	r3, [pc, #444]	; (6ae4 <i2c_master_init+0x28c>)
    6926:	789b      	ldrb	r3, [r3, #2]
    6928:	079b      	lsls	r3, r3, #30
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
    692a:	0fdb      	lsrs	r3, r3, #31
    692c:	01da      	lsls	r2, r3, #7
	tmp_ctrla |= config->transfer_speed;
    692e:	68a1      	ldr	r1, [r4, #8]
    6930:	6923      	ldr	r3, [r4, #16]
    6932:	430b      	orrs	r3, r1
    6934:	4313      	orrs	r3, r2
	if (config->scl_low_timeout) {
    6936:	2224      	movs	r2, #36	; 0x24
    6938:	5ca2      	ldrb	r2, [r4, r2]
    693a:	2a00      	cmp	r2, #0
    693c:	d002      	beq.n	6944 <i2c_master_init+0xec>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_LOWTOUTEN;
    693e:	2280      	movs	r2, #128	; 0x80
    6940:	05d2      	lsls	r2, r2, #23
    6942:	4313      	orrs	r3, r2
		tmp_ctrla |= config->inactive_timeout;
    6944:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    6946:	4313      	orrs	r3, r2
	if (config->scl_stretch_only_after_ack_bit || (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED)) {
    6948:	222c      	movs	r2, #44	; 0x2c
    694a:	5ca2      	ldrb	r2, [r4, r2]
    694c:	2a00      	cmp	r2, #0
    694e:	d103      	bne.n	6958 <i2c_master_init+0x100>
    6950:	2280      	movs	r2, #128	; 0x80
    6952:	0492      	lsls	r2, r2, #18
    6954:	4291      	cmp	r1, r2
    6956:	d102      	bne.n	695e <i2c_master_init+0x106>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SCLSM;
    6958:	2280      	movs	r2, #128	; 0x80
    695a:	0512      	lsls	r2, r2, #20
    695c:	4313      	orrs	r3, r2
	if (config->slave_scl_low_extend_timeout) {
    695e:	222d      	movs	r2, #45	; 0x2d
    6960:	5ca2      	ldrb	r2, [r4, r2]
    6962:	2a00      	cmp	r2, #0
    6964:	d002      	beq.n	696c <i2c_master_init+0x114>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SEXTTOEN;
    6966:	2280      	movs	r2, #128	; 0x80
    6968:	0412      	lsls	r2, r2, #16
    696a:	4313      	orrs	r3, r2
	if (config->master_scl_low_extend_timeout) {
    696c:	222e      	movs	r2, #46	; 0x2e
    696e:	5ca2      	ldrb	r2, [r4, r2]
    6970:	2a00      	cmp	r2, #0
    6972:	d002      	beq.n	697a <i2c_master_init+0x122>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_MEXTTOEN;
    6974:	2280      	movs	r2, #128	; 0x80
    6976:	03d2      	lsls	r2, r2, #15
    6978:	4313      	orrs	r3, r2
	i2c_module->CTRLA.reg |= tmp_ctrla;
    697a:	4642      	mov	r2, r8
    697c:	6812      	ldr	r2, [r2, #0]
    697e:	4313      	orrs	r3, r2
    6980:	4642      	mov	r2, r8
    6982:	6013      	str	r3, [r2, #0]
	i2c_module->CTRLB.reg = SERCOM_I2CM_CTRLB_SMEN;
    6984:	2380      	movs	r3, #128	; 0x80
    6986:	005b      	lsls	r3, r3, #1
    6988:	6053      	str	r3, [r2, #4]
	uint32_t fgclk       = system_gclk_chan_get_hz(SERCOM0_GCLK_ID_CORE + sercom_index);
    698a:	0028      	movs	r0, r5
    698c:	3014      	adds	r0, #20
    698e:	b2c0      	uxtb	r0, r0
    6990:	4b55      	ldr	r3, [pc, #340]	; (6ae8 <i2c_master_init+0x290>)
    6992:	4798      	blx	r3
    6994:	9007      	str	r0, [sp, #28]
	uint32_t fscl        = 1000 * config->baud_rate;
    6996:	23fa      	movs	r3, #250	; 0xfa
    6998:	009b      	lsls	r3, r3, #2
    699a:	6822      	ldr	r2, [r4, #0]
    699c:	435a      	muls	r2, r3
    699e:	4691      	mov	r9, r2
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
    69a0:	6863      	ldr	r3, [r4, #4]
    69a2:	469a      	mov	sl, r3
	tmp_baud = (int32_t)(div_ceil(
    69a4:	4d51      	ldr	r5, [pc, #324]	; (6aec <i2c_master_init+0x294>)
    69a6:	47a8      	blx	r5
    69a8:	9000      	str	r0, [sp, #0]
    69aa:	9101      	str	r1, [sp, #4]
    69ac:	464b      	mov	r3, r9
    69ae:	0058      	lsls	r0, r3, #1
    69b0:	47a8      	blx	r5
    69b2:	9002      	str	r0, [sp, #8]
    69b4:	9103      	str	r1, [sp, #12]
    69b6:	8e20      	ldrh	r0, [r4, #48]	; 0x30
    69b8:	47a8      	blx	r5
    69ba:	9004      	str	r0, [sp, #16]
    69bc:	9105      	str	r1, [sp, #20]
    69be:	4f4c      	ldr	r7, [pc, #304]	; (6af0 <i2c_master_init+0x298>)
    69c0:	4a4c      	ldr	r2, [pc, #304]	; (6af4 <i2c_master_init+0x29c>)
    69c2:	4b4d      	ldr	r3, [pc, #308]	; (6af8 <i2c_master_init+0x2a0>)
    69c4:	9800      	ldr	r0, [sp, #0]
    69c6:	9901      	ldr	r1, [sp, #4]
    69c8:	47b8      	blx	r7
    69ca:	0002      	movs	r2, r0
    69cc:	000b      	movs	r3, r1
    69ce:	9804      	ldr	r0, [sp, #16]
    69d0:	9905      	ldr	r1, [sp, #20]
    69d2:	47b8      	blx	r7
    69d4:	4e49      	ldr	r6, [pc, #292]	; (6afc <i2c_master_init+0x2a4>)
    69d6:	2200      	movs	r2, #0
    69d8:	4b49      	ldr	r3, [pc, #292]	; (6b00 <i2c_master_init+0x2a8>)
    69da:	47b0      	blx	r6
    69dc:	9004      	str	r0, [sp, #16]
    69de:	9105      	str	r1, [sp, #20]
    69e0:	4648      	mov	r0, r9
    69e2:	47a8      	blx	r5
    69e4:	0002      	movs	r2, r0
    69e6:	000b      	movs	r3, r1
    69e8:	9804      	ldr	r0, [sp, #16]
    69ea:	9905      	ldr	r1, [sp, #20]
    69ec:	47b8      	blx	r7
    69ee:	0002      	movs	r2, r0
    69f0:	000b      	movs	r3, r1
    69f2:	4d44      	ldr	r5, [pc, #272]	; (6b04 <i2c_master_init+0x2ac>)
    69f4:	9800      	ldr	r0, [sp, #0]
    69f6:	9901      	ldr	r1, [sp, #4]
    69f8:	47a8      	blx	r5
    69fa:	9a02      	ldr	r2, [sp, #8]
    69fc:	9b03      	ldr	r3, [sp, #12]
    69fe:	47b0      	blx	r6
    6a00:	2200      	movs	r2, #0
    6a02:	4b41      	ldr	r3, [pc, #260]	; (6b08 <i2c_master_init+0x2b0>)
    6a04:	47a8      	blx	r5
    6a06:	9a02      	ldr	r2, [sp, #8]
    6a08:	9b03      	ldr	r3, [sp, #12]
    6a0a:	4d40      	ldr	r5, [pc, #256]	; (6b0c <i2c_master_init+0x2b4>)
    6a0c:	47a8      	blx	r5
    6a0e:	4b40      	ldr	r3, [pc, #256]	; (6b10 <i2c_master_init+0x2b8>)
    6a10:	4798      	blx	r3
    6a12:	0005      	movs	r5, r0
	if (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED) {
    6a14:	2380      	movs	r3, #128	; 0x80
    6a16:	049b      	lsls	r3, r3, #18
    6a18:	68a2      	ldr	r2, [r4, #8]
    6a1a:	429a      	cmp	r2, r3
    6a1c:	d01e      	beq.n	6a5c <i2c_master_init+0x204>
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
    6a1e:	0003      	movs	r3, r0
    6a20:	2040      	movs	r0, #64	; 0x40
    6a22:	2dff      	cmp	r5, #255	; 0xff
    6a24:	d900      	bls.n	6a28 <i2c_master_init+0x1d0>
    6a26:	e73e      	b.n	68a6 <i2c_master_init+0x4e>
	int32_t tmp_baudlow_hs = 0;
    6a28:	2400      	movs	r4, #0
	int32_t tmp_baud_hs = 0;
    6a2a:	2000      	movs	r0, #0
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
    6a2c:	25ff      	movs	r5, #255	; 0xff
    6a2e:	401d      	ands	r5, r3
			SERCOM_I2CM_BAUD_HSBAUD(tmp_baud_hs) | SERCOM_I2CM_BAUD_HSBAUDLOW(tmp_baudlow_hs);
    6a30:	0624      	lsls	r4, r4, #24
    6a32:	4325      	orrs	r5, r4
    6a34:	0400      	lsls	r0, r0, #16
    6a36:	23ff      	movs	r3, #255	; 0xff
    6a38:	041b      	lsls	r3, r3, #16
    6a3a:	4018      	ands	r0, r3
    6a3c:	4305      	orrs	r5, r0
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
    6a3e:	4643      	mov	r3, r8
    6a40:	60dd      	str	r5, [r3, #12]
	enum status_code tmp_status_code = STATUS_OK;
    6a42:	2000      	movs	r0, #0
    6a44:	e72f      	b.n	68a6 <i2c_master_init+0x4e>
		pad0 = _sercom_get_default_pad(sercom_hw, 0);
    6a46:	2100      	movs	r1, #0
    6a48:	4640      	mov	r0, r8
    6a4a:	4b32      	ldr	r3, [pc, #200]	; (6b14 <i2c_master_init+0x2bc>)
    6a4c:	4798      	blx	r3
    6a4e:	e74a      	b.n	68e6 <i2c_master_init+0x8e>
		pad1 = _sercom_get_default_pad(sercom_hw, 1);
    6a50:	2101      	movs	r1, #1
    6a52:	4640      	mov	r0, r8
    6a54:	4b2f      	ldr	r3, [pc, #188]	; (6b14 <i2c_master_init+0x2bc>)
    6a56:	4798      	blx	r3
    6a58:	0007      	movs	r7, r0
    6a5a:	e751      	b.n	6900 <i2c_master_init+0xa8>
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
    6a5c:	26fa      	movs	r6, #250	; 0xfa
    6a5e:	00b6      	lsls	r6, r6, #2
    6a60:	4653      	mov	r3, sl
    6a62:	435e      	muls	r6, r3
		tmp_baudlow_hs = (int32_t)((fgclk * 2.0) / (3.0 * fscl_hs) - 1);
    6a64:	9800      	ldr	r0, [sp, #0]
    6a66:	9901      	ldr	r1, [sp, #4]
    6a68:	0002      	movs	r2, r0
    6a6a:	000b      	movs	r3, r1
    6a6c:	4c23      	ldr	r4, [pc, #140]	; (6afc <i2c_master_init+0x2a4>)
    6a6e:	47a0      	blx	r4
    6a70:	9000      	str	r0, [sp, #0]
    6a72:	9101      	str	r1, [sp, #4]
    6a74:	0030      	movs	r0, r6
    6a76:	4b1d      	ldr	r3, [pc, #116]	; (6aec <i2c_master_init+0x294>)
    6a78:	4798      	blx	r3
    6a7a:	2200      	movs	r2, #0
    6a7c:	4b26      	ldr	r3, [pc, #152]	; (6b18 <i2c_master_init+0x2c0>)
    6a7e:	47b8      	blx	r7
    6a80:	0002      	movs	r2, r0
    6a82:	000b      	movs	r3, r1
    6a84:	9800      	ldr	r0, [sp, #0]
    6a86:	9901      	ldr	r1, [sp, #4]
    6a88:	4c20      	ldr	r4, [pc, #128]	; (6b0c <i2c_master_init+0x2b4>)
    6a8a:	47a0      	blx	r4
    6a8c:	2200      	movs	r2, #0
    6a8e:	4b1e      	ldr	r3, [pc, #120]	; (6b08 <i2c_master_init+0x2b0>)
    6a90:	4c1c      	ldr	r4, [pc, #112]	; (6b04 <i2c_master_init+0x2ac>)
    6a92:	47a0      	blx	r4
    6a94:	4b1e      	ldr	r3, [pc, #120]	; (6b10 <i2c_master_init+0x2b8>)
    6a96:	4798      	blx	r3
    6a98:	1e04      	subs	r4, r0, #0
		if (tmp_baudlow_hs) {
    6a9a:	d00c      	beq.n	6ab6 <i2c_master_init+0x25e>
			tmp_baud_hs = (int32_t)(fgclk / fscl_hs) - 2 - tmp_baudlow_hs;
    6a9c:	0031      	movs	r1, r6
    6a9e:	9807      	ldr	r0, [sp, #28]
    6aa0:	4b1e      	ldr	r3, [pc, #120]	; (6b1c <i2c_master_init+0x2c4>)
    6aa2:	4798      	blx	r3
    6aa4:	3802      	subs	r0, #2
    6aa6:	1b00      	subs	r0, r0, r4
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
    6aa8:	002b      	movs	r3, r5
    6aaa:	2dff      	cmp	r5, #255	; 0xff
    6aac:	d80c      	bhi.n	6ac8 <i2c_master_init+0x270>
    6aae:	28ff      	cmp	r0, #255	; 0xff
    6ab0:	d9bc      	bls.n	6a2c <i2c_master_init+0x1d4>
    6ab2:	2040      	movs	r0, #64	; 0x40
    6ab4:	e6f7      	b.n	68a6 <i2c_master_init+0x4e>
			tmp_baud_hs = (int32_t)(div_ceil(fgclk, 2 * fscl_hs)) - 1;
    6ab6:	0071      	lsls	r1, r6, #1
    6ab8:	1e48      	subs	r0, r1, #1
    6aba:	9b07      	ldr	r3, [sp, #28]
    6abc:	469c      	mov	ip, r3
    6abe:	4460      	add	r0, ip
    6ac0:	4b16      	ldr	r3, [pc, #88]	; (6b1c <i2c_master_init+0x2c4>)
    6ac2:	4798      	blx	r3
    6ac4:	3801      	subs	r0, #1
    6ac6:	e7ef      	b.n	6aa8 <i2c_master_init+0x250>
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
    6ac8:	2040      	movs	r0, #64	; 0x40
    6aca:	e6ec      	b.n	68a6 <i2c_master_init+0x4e>
    6acc:	000071c1 	.word	0x000071c1
    6ad0:	40000400 	.word	0x40000400
    6ad4:	00008481 	.word	0x00008481
    6ad8:	000083f5 	.word	0x000083f5
    6adc:	00006ffd 	.word	0x00006ffd
    6ae0:	00008579 	.word	0x00008579
    6ae4:	41002000 	.word	0x41002000
    6ae8:	0000849d 	.word	0x0000849d
    6aec:	000117bd 	.word	0x000117bd
    6af0:	00010c29 	.word	0x00010c29
    6af4:	e826d695 	.word	0xe826d695
    6af8:	3e112e0b 	.word	0x3e112e0b
    6afc:	0000ffa1 	.word	0x0000ffa1
    6b00:	40240000 	.word	0x40240000
    6b04:	00011129 	.word	0x00011129
    6b08:	3ff00000 	.word	0x3ff00000
    6b0c:	000105c1 	.word	0x000105c1
    6b10:	00011755 	.word	0x00011755
    6b14:	00007049 	.word	0x00007049
    6b18:	40080000 	.word	0x40080000
    6b1c:	0000f0b5 	.word	0x0000f0b5

00006b20 <i2c_master_reset>:
 * Reset the module to hardware defaults.
 *
 * \param[in,out] module Pointer to software module structure
 */
void i2c_master_reset(struct i2c_master_module *const module)
{
    6b20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6b22:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    6b24:	6807      	ldr	r7, [r0, #0]

	/* Wait for sync */
	_i2c_master_wait_for_sync(module);
    6b26:	4e08      	ldr	r6, [pc, #32]	; (6b48 <i2c_master_reset+0x28>)
    6b28:	47b0      	blx	r6
{
	/* Sanity check of arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    6b2a:	6825      	ldr	r5, [r4, #0]
		/* Disable module interrupts */
		system_interrupt_disable(_sercom_get_interrupt_vector(module->hw));
#endif

	/* Wait for module to sync */
	_i2c_master_wait_for_sync(module);
    6b2c:	0020      	movs	r0, r4
    6b2e:	47b0      	blx	r6

	/* Disbale interrupt */
	i2c_module->INTENCLR.reg = SERCOM_I2CM_INTENCLR_MASK;
    6b30:	2383      	movs	r3, #131	; 0x83
    6b32:	752b      	strb	r3, [r5, #20]
	/* Clear interrupt flag */
	i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_MASK;
    6b34:	762b      	strb	r3, [r5, #24]

	/* Disable module */
	i2c_module->CTRLA.reg &= ~SERCOM_I2CM_CTRLA_ENABLE;
    6b36:	682b      	ldr	r3, [r5, #0]
    6b38:	2202      	movs	r2, #2
    6b3a:	4393      	bics	r3, r2
    6b3c:	602b      	str	r3, [r5, #0]
	system_interrupt_clear_pending(_sercom_get_interrupt_vector(module->hw));
	system_interrupt_leave_critical_section();
#endif

	/* Wait for sync */
	_i2c_master_wait_for_sync(module);
    6b3e:	0020      	movs	r0, r4
    6b40:	47b0      	blx	r6

	/* Reset module */
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_SWRST;
    6b42:	2301      	movs	r3, #1
    6b44:	603b      	str	r3, [r7, #0]
}
    6b46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    6b48:	0000684d 	.word	0x0000684d

00006b4c <_i2c_master_address_response>:
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    6b4c:	6803      	ldr	r3, [r0, #0]

	/* Check for error and ignore bus-error; workaround for BUSSTATE stuck in
	 * BUSY */
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
    6b4e:	7e1a      	ldrb	r2, [r3, #24]
    6b50:	0792      	lsls	r2, r2, #30
    6b52:	d507      	bpl.n	6b64 <_i2c_master_address_response+0x18>

		/* Clear write interrupt flag */
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    6b54:	2202      	movs	r2, #2
    6b56:	761a      	strb	r2, [r3, #24]

		/* Check arbitration. */
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
    6b58:	8b5b      	ldrh	r3, [r3, #26]
    6b5a:	079b      	lsls	r3, r3, #30
			/* Return packet collision. */
			return STATUS_ERR_PACKET_COLLISION;
    6b5c:	2041      	movs	r0, #65	; 0x41

		/* Return bad address value. */
		return STATUS_ERR_BAD_ADDRESS;
	}

	return STATUS_OK;
    6b5e:	17db      	asrs	r3, r3, #31
    6b60:	4018      	ands	r0, r3
}
    6b62:	4770      	bx	lr
	} else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
    6b64:	8b5a      	ldrh	r2, [r3, #26]
    6b66:	0752      	lsls	r2, r2, #29
    6b68:	d506      	bpl.n	6b78 <_i2c_master_address_response+0x2c>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    6b6a:	6859      	ldr	r1, [r3, #4]
    6b6c:	22c0      	movs	r2, #192	; 0xc0
    6b6e:	0292      	lsls	r2, r2, #10
    6b70:	430a      	orrs	r2, r1
    6b72:	605a      	str	r2, [r3, #4]
		return STATUS_ERR_BAD_ADDRESS;
    6b74:	2018      	movs	r0, #24
    6b76:	e7f4      	b.n	6b62 <_i2c_master_address_response+0x16>
	return STATUS_OK;
    6b78:	2000      	movs	r0, #0
    6b7a:	e7f2      	b.n	6b62 <_i2c_master_address_response+0x16>

00006b7c <_i2c_master_wait_for_bus>:
 * \retval STATUS_ERR_TIMEOUT  If no response was given within specified timeout
 *                             period
 */
enum status_code _i2c_master_wait_for_bus(
		struct i2c_master_module *const module)
{
    6b7c:	b530      	push	{r4, r5, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    6b7e:	6802      	ldr	r2, [r0, #0]

	/* Wait for reply. */
	uint16_t timeout_counter = 0;
    6b80:	2300      	movs	r3, #0
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
    6b82:	2401      	movs	r4, #1
    6b84:	2502      	movs	r5, #2
    6b86:	7e11      	ldrb	r1, [r2, #24]
    6b88:	4221      	tst	r1, r4
    6b8a:	d10b      	bne.n	6ba4 <_i2c_master_wait_for_bus+0x28>
			!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB)) {
    6b8c:	7e11      	ldrb	r1, [r2, #24]
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
    6b8e:	4229      	tst	r1, r5
    6b90:	d106      	bne.n	6ba0 <_i2c_master_wait_for_bus+0x24>

		/* Check timeout condition. */
		if (++timeout_counter >= module->buffer_timeout) {
    6b92:	3301      	adds	r3, #1
    6b94:	b29b      	uxth	r3, r3
    6b96:	8901      	ldrh	r1, [r0, #8]
    6b98:	4299      	cmp	r1, r3
    6b9a:	d8f4      	bhi.n	6b86 <_i2c_master_wait_for_bus+0xa>
			return STATUS_ERR_TIMEOUT;
    6b9c:	2012      	movs	r0, #18
    6b9e:	e002      	b.n	6ba6 <_i2c_master_wait_for_bus+0x2a>
		}
	}
	return STATUS_OK;
    6ba0:	2000      	movs	r0, #0
    6ba2:	e000      	b.n	6ba6 <_i2c_master_wait_for_bus+0x2a>
    6ba4:	2000      	movs	r0, #0
}
    6ba6:	bd30      	pop	{r4, r5, pc}

00006ba8 <_i2c_master_send_hs_master_code>:
 * \retval STATUS_OK           No error happen
 */
enum status_code _i2c_master_send_hs_master_code(
		struct i2c_master_module *const module,
		uint8_t hs_master_code)
{
    6ba8:	b510      	push	{r4, lr}
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    6baa:	6804      	ldr	r4, [r0, #0]
	/* Return value. */
	enum status_code tmp_status;

	/* Set NACK for high speed code */
	i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    6bac:	6862      	ldr	r2, [r4, #4]
    6bae:	2380      	movs	r3, #128	; 0x80
    6bb0:	02db      	lsls	r3, r3, #11
    6bb2:	4313      	orrs	r3, r2
    6bb4:	6063      	str	r3, [r4, #4]
	/* Send high speed code */
	i2c_module->ADDR.reg = hs_master_code;
    6bb6:	6261      	str	r1, [r4, #36]	; 0x24
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
    6bb8:	4b02      	ldr	r3, [pc, #8]	; (6bc4 <_i2c_master_send_hs_master_code+0x1c>)
    6bba:	4798      	blx	r3
	/* Clear write interrupt flag */
	i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
    6bbc:	2301      	movs	r3, #1
    6bbe:	7623      	strb	r3, [r4, #24]

	return tmp_status;
}
    6bc0:	bd10      	pop	{r4, pc}
    6bc2:	46c0      	nop			; (mov r8, r8)
    6bc4:	00006b7d 	.word	0x00006b7d

00006bc8 <_i2c_master_read_packet>:
 *
 */
static enum status_code _i2c_master_read_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
    6bc8:	b5f0      	push	{r4, r5, r6, r7, lr}
    6bca:	46de      	mov	lr, fp
    6bcc:	4657      	mov	r7, sl
    6bce:	464e      	mov	r6, r9
    6bd0:	4645      	mov	r5, r8
    6bd2:	b5e0      	push	{r5, r6, r7, lr}
    6bd4:	b083      	sub	sp, #12
    6bd6:	0006      	movs	r6, r0
    6bd8:	4689      	mov	r9, r1
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    6bda:	6805      	ldr	r5, [r0, #0]

	/* Return value. */
	enum status_code tmp_status;
	uint16_t tmp_data_length = packet->data_length;
    6bdc:	884c      	ldrh	r4, [r1, #2]

	/* Written buffer counter. */
	uint16_t counter = 0;

	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
    6bde:	682b      	ldr	r3, [r5, #0]
    6be0:	011b      	lsls	r3, r3, #4
    6be2:	0fdb      	lsrs	r3, r3, #31
    6be4:	469a      	mov	sl, r3

	/* Switch to high speed mode */
	if (packet->high_speed) {
    6be6:	7a4b      	ldrb	r3, [r1, #9]
    6be8:	2b00      	cmp	r3, #0
    6bea:	d12b      	bne.n	6c44 <_i2c_master_read_packet+0x7c>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
	}

	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    6bec:	686b      	ldr	r3, [r5, #4]
    6bee:	4a58      	ldr	r2, [pc, #352]	; (6d50 <_i2c_master_read_packet+0x188>)
    6bf0:	4013      	ands	r3, r2
    6bf2:	606b      	str	r3, [r5, #4]

	/* Set address and direction bit. Will send start command on bus. */
	if (packet->ten_bit_address) {
    6bf4:	464b      	mov	r3, r9
    6bf6:	7a1b      	ldrb	r3, [r3, #8]
    6bf8:	2b00      	cmp	r3, #0
    6bfa:	d127      	bne.n	6c4c <_i2c_master_read_packet+0x84>
				I2C_TRANSFER_READ;
		} else {
			return tmp_status;
		}
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_READ |
    6bfc:	464b      	mov	r3, r9
    6bfe:	881b      	ldrh	r3, [r3, #0]
    6c00:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
    6c02:	464a      	mov	r2, r9
    6c04:	7a52      	ldrb	r2, [r2, #9]
    6c06:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_READ |
    6c08:	4313      	orrs	r3, r2
    6c0a:	2201      	movs	r2, #1
    6c0c:	4313      	orrs	r3, r2
    6c0e:	626b      	str	r3, [r5, #36]	; 0x24
	}

	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
    6c10:	0030      	movs	r0, r6
    6c12:	4b50      	ldr	r3, [pc, #320]	; (6d54 <_i2c_master_read_packet+0x18c>)
    6c14:	4798      	blx	r3
    6c16:	9001      	str	r0, [sp, #4]

	/* Set action to ack or nack. */
	if ((sclsm_flag) && (packet->data_length == 1)) {
    6c18:	4653      	mov	r3, sl
    6c1a:	2b00      	cmp	r3, #0
    6c1c:	d003      	beq.n	6c26 <_i2c_master_read_packet+0x5e>
    6c1e:	464b      	mov	r3, r9
    6c20:	885b      	ldrh	r3, [r3, #2]
    6c22:	2b01      	cmp	r3, #1
    6c24:	d03b      	beq.n	6c9e <_i2c_master_read_packet+0xd6>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
	} else {
		i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;	
    6c26:	686b      	ldr	r3, [r5, #4]
    6c28:	4a49      	ldr	r2, [pc, #292]	; (6d50 <_i2c_master_read_packet+0x188>)
    6c2a:	4013      	ands	r3, r2
    6c2c:	606b      	str	r3, [r5, #4]
	}

	/* Check for address response error unless previous error is
	 * detected. */
	if (tmp_status == STATUS_OK) {
    6c2e:	9b01      	ldr	r3, [sp, #4]
    6c30:	2b00      	cmp	r3, #0
    6c32:	d03a      	beq.n	6caa <_i2c_master_read_packet+0xe2>
		_i2c_master_wait_for_sync(module);
		packet->data[counter] = i2c_module->DATA.reg;
	}

	return tmp_status;
}
    6c34:	9801      	ldr	r0, [sp, #4]
    6c36:	b003      	add	sp, #12
    6c38:	bc3c      	pop	{r2, r3, r4, r5}
    6c3a:	4690      	mov	r8, r2
    6c3c:	4699      	mov	r9, r3
    6c3e:	46a2      	mov	sl, r4
    6c40:	46ab      	mov	fp, r5
    6c42:	bdf0      	pop	{r4, r5, r6, r7, pc}
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
    6c44:	7a89      	ldrb	r1, [r1, #10]
    6c46:	4b44      	ldr	r3, [pc, #272]	; (6d58 <_i2c_master_read_packet+0x190>)
    6c48:	4798      	blx	r3
    6c4a:	e7cf      	b.n	6bec <_i2c_master_read_packet+0x24>
		i2c_module->ADDR.reg = (packet->address << 1) |
    6c4c:	464b      	mov	r3, r9
    6c4e:	881b      	ldrh	r3, [r3, #0]
    6c50:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    6c52:	464a      	mov	r2, r9
    6c54:	7a52      	ldrb	r2, [r2, #9]
    6c56:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) |
    6c58:	4313      	orrs	r3, r2
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    6c5a:	2280      	movs	r2, #128	; 0x80
    6c5c:	0212      	lsls	r2, r2, #8
    6c5e:	4313      	orrs	r3, r2
		i2c_module->ADDR.reg = (packet->address << 1) |
    6c60:	626b      	str	r3, [r5, #36]	; 0x24
		tmp_status = _i2c_master_wait_for_bus(module);
    6c62:	0030      	movs	r0, r6
    6c64:	4b3b      	ldr	r3, [pc, #236]	; (6d54 <_i2c_master_read_packet+0x18c>)
    6c66:	4798      	blx	r3
    6c68:	9001      	str	r0, [sp, #4]
		i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    6c6a:	686b      	ldr	r3, [r5, #4]
    6c6c:	4a38      	ldr	r2, [pc, #224]	; (6d50 <_i2c_master_read_packet+0x188>)
    6c6e:	4013      	ands	r3, r2
    6c70:	606b      	str	r3, [r5, #4]
		if (tmp_status == STATUS_OK) {
    6c72:	2800      	cmp	r0, #0
    6c74:	d1de      	bne.n	6c34 <_i2c_master_read_packet+0x6c>
			tmp_status = _i2c_master_address_response(module);
    6c76:	0030      	movs	r0, r6
    6c78:	4b38      	ldr	r3, [pc, #224]	; (6d5c <_i2c_master_read_packet+0x194>)
    6c7a:	4798      	blx	r3
    6c7c:	9001      	str	r0, [sp, #4]
		if (tmp_status == STATUS_OK) {
    6c7e:	2800      	cmp	r0, #0
    6c80:	d1d8      	bne.n	6c34 <_i2c_master_read_packet+0x6c>
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
    6c82:	464b      	mov	r3, r9
    6c84:	881b      	ldrh	r3, [r3, #0]
    6c86:	0a1b      	lsrs	r3, r3, #8
    6c88:	2278      	movs	r2, #120	; 0x78
    6c8a:	4313      	orrs	r3, r2
    6c8c:	005b      	lsls	r3, r3, #1
				(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    6c8e:	464a      	mov	r2, r9
    6c90:	7a52      	ldrb	r2, [r2, #9]
    6c92:	0392      	lsls	r2, r2, #14
    6c94:	2101      	movs	r1, #1
    6c96:	430a      	orrs	r2, r1
    6c98:	4313      	orrs	r3, r2
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
    6c9a:	626b      	str	r3, [r5, #36]	; 0x24
    6c9c:	e7b8      	b.n	6c10 <_i2c_master_read_packet+0x48>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    6c9e:	686a      	ldr	r2, [r5, #4]
    6ca0:	2380      	movs	r3, #128	; 0x80
    6ca2:	02db      	lsls	r3, r3, #11
    6ca4:	4313      	orrs	r3, r2
    6ca6:	606b      	str	r3, [r5, #4]
    6ca8:	e7c1      	b.n	6c2e <_i2c_master_read_packet+0x66>
		tmp_status = _i2c_master_address_response(module);
    6caa:	0030      	movs	r0, r6
    6cac:	4b2b      	ldr	r3, [pc, #172]	; (6d5c <_i2c_master_read_packet+0x194>)
    6cae:	4798      	blx	r3
    6cb0:	9001      	str	r0, [sp, #4]
	if (tmp_status == STATUS_OK) {
    6cb2:	2800      	cmp	r0, #0
    6cb4:	d1be      	bne.n	6c34 <_i2c_master_read_packet+0x6c>
    6cb6:	3c01      	subs	r4, #1
    6cb8:	b2a4      	uxth	r4, r4
    6cba:	4680      	mov	r8, r0
		while (tmp_data_length--) {
    6cbc:	4b28      	ldr	r3, [pc, #160]	; (6d60 <_i2c_master_read_packet+0x198>)
    6cbe:	469b      	mov	fp, r3
    6cc0:	e015      	b.n	6cee <_i2c_master_read_packet+0x126>
					((sclsm_flag) && (tmp_data_length == 1)))) {
    6cc2:	2c01      	cmp	r4, #1
    6cc4:	d020      	beq.n	6d08 <_i2c_master_read_packet+0x140>
				_i2c_master_wait_for_sync(module);
    6cc6:	0030      	movs	r0, r6
    6cc8:	4b26      	ldr	r3, [pc, #152]	; (6d64 <_i2c_master_read_packet+0x19c>)
    6cca:	4798      	blx	r3
				packet->data[counter++] = i2c_module->DATA.reg;
    6ccc:	4643      	mov	r3, r8
    6cce:	1c5f      	adds	r7, r3, #1
    6cd0:	b2bf      	uxth	r7, r7
    6cd2:	2328      	movs	r3, #40	; 0x28
    6cd4:	5ceb      	ldrb	r3, [r5, r3]
    6cd6:	464a      	mov	r2, r9
    6cd8:	6852      	ldr	r2, [r2, #4]
    6cda:	4641      	mov	r1, r8
    6cdc:	5453      	strb	r3, [r2, r1]
				tmp_status = _i2c_master_wait_for_bus(module);
    6cde:	0030      	movs	r0, r6
    6ce0:	4b1c      	ldr	r3, [pc, #112]	; (6d54 <_i2c_master_read_packet+0x18c>)
    6ce2:	4798      	blx	r3
    6ce4:	3c01      	subs	r4, #1
    6ce6:	b2a4      	uxth	r4, r4
			if (tmp_status != STATUS_OK) {
    6ce8:	2800      	cmp	r0, #0
    6cea:	d115      	bne.n	6d18 <_i2c_master_read_packet+0x150>
				packet->data[counter++] = i2c_module->DATA.reg;
    6cec:	46b8      	mov	r8, r7
		while (tmp_data_length--) {
    6cee:	455c      	cmp	r4, fp
    6cf0:	d014      	beq.n	6d1c <_i2c_master_read_packet+0x154>
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
    6cf2:	8b6b      	ldrh	r3, [r5, #26]
    6cf4:	069b      	lsls	r3, r3, #26
    6cf6:	d527      	bpl.n	6d48 <_i2c_master_read_packet+0x180>
			if (module->send_nack && (((!sclsm_flag) && (tmp_data_length == 0)) ||
    6cf8:	7af3      	ldrb	r3, [r6, #11]
    6cfa:	2b00      	cmp	r3, #0
    6cfc:	d0e3      	beq.n	6cc6 <_i2c_master_read_packet+0xfe>
    6cfe:	4653      	mov	r3, sl
    6d00:	2b00      	cmp	r3, #0
    6d02:	d1de      	bne.n	6cc2 <_i2c_master_read_packet+0xfa>
    6d04:	2c00      	cmp	r4, #0
    6d06:	d1de      	bne.n	6cc6 <_i2c_master_read_packet+0xfe>
				i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    6d08:	686a      	ldr	r2, [r5, #4]
    6d0a:	2380      	movs	r3, #128	; 0x80
    6d0c:	02db      	lsls	r3, r3, #11
    6d0e:	4313      	orrs	r3, r2
    6d10:	606b      	str	r3, [r5, #4]
    6d12:	3c01      	subs	r4, #1
    6d14:	b2a4      	uxth	r4, r4
    6d16:	e7ea      	b.n	6cee <_i2c_master_read_packet+0x126>
				packet->data[counter++] = i2c_module->DATA.reg;
    6d18:	46b8      	mov	r8, r7
				tmp_status = _i2c_master_wait_for_bus(module);
    6d1a:	9001      	str	r0, [sp, #4]
		if (module->send_stop) {
    6d1c:	7ab3      	ldrb	r3, [r6, #10]
    6d1e:	2b00      	cmp	r3, #0
    6d20:	d109      	bne.n	6d36 <_i2c_master_read_packet+0x16e>
		_i2c_master_wait_for_sync(module);
    6d22:	0030      	movs	r0, r6
    6d24:	4b0f      	ldr	r3, [pc, #60]	; (6d64 <_i2c_master_read_packet+0x19c>)
    6d26:	4798      	blx	r3
		packet->data[counter] = i2c_module->DATA.reg;
    6d28:	2328      	movs	r3, #40	; 0x28
    6d2a:	5cea      	ldrb	r2, [r5, r3]
    6d2c:	464b      	mov	r3, r9
    6d2e:	685b      	ldr	r3, [r3, #4]
    6d30:	4641      	mov	r1, r8
    6d32:	545a      	strb	r2, [r3, r1]
    6d34:	e77e      	b.n	6c34 <_i2c_master_read_packet+0x6c>
			_i2c_master_wait_for_sync(module);
    6d36:	0030      	movs	r0, r6
    6d38:	4b0a      	ldr	r3, [pc, #40]	; (6d64 <_i2c_master_read_packet+0x19c>)
    6d3a:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    6d3c:	686a      	ldr	r2, [r5, #4]
    6d3e:	23c0      	movs	r3, #192	; 0xc0
    6d40:	029b      	lsls	r3, r3, #10
    6d42:	4313      	orrs	r3, r2
    6d44:	606b      	str	r3, [r5, #4]
    6d46:	e7ec      	b.n	6d22 <_i2c_master_read_packet+0x15a>
				return STATUS_ERR_PACKET_COLLISION;
    6d48:	2341      	movs	r3, #65	; 0x41
    6d4a:	9301      	str	r3, [sp, #4]
    6d4c:	e772      	b.n	6c34 <_i2c_master_read_packet+0x6c>
    6d4e:	46c0      	nop			; (mov r8, r8)
    6d50:	fffbffff 	.word	0xfffbffff
    6d54:	00006b7d 	.word	0x00006b7d
    6d58:	00006ba9 	.word	0x00006ba9
    6d5c:	00006b4d 	.word	0x00006b4d
    6d60:	0000ffff 	.word	0x0000ffff
    6d64:	0000684d 	.word	0x0000684d

00006d68 <_i2c_master_write_packet>:
 *                                      acknowledged the address
 */
static enum status_code _i2c_master_write_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
    6d68:	b5f0      	push	{r4, r5, r6, r7, lr}
    6d6a:	46de      	mov	lr, fp
    6d6c:	4657      	mov	r7, sl
    6d6e:	464e      	mov	r6, r9
    6d70:	4645      	mov	r5, r8
    6d72:	b5e0      	push	{r5, r6, r7, lr}
    6d74:	b083      	sub	sp, #12
    6d76:	0006      	movs	r6, r0
    6d78:	000f      	movs	r7, r1
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    6d7a:	6805      	ldr	r5, [r0, #0]

	/* Return value. */
	enum status_code tmp_status;
	uint16_t tmp_data_length = packet->data_length;
    6d7c:	884c      	ldrh	r4, [r1, #2]

	_i2c_master_wait_for_sync(module);
    6d7e:	4b32      	ldr	r3, [pc, #200]	; (6e48 <_i2c_master_write_packet+0xe0>)
    6d80:	4798      	blx	r3

	/* Switch to high speed mode */
	if (packet->high_speed) {
    6d82:	7a7b      	ldrb	r3, [r7, #9]
    6d84:	2b00      	cmp	r3, #0
    6d86:	d11d      	bne.n	6dc4 <_i2c_master_write_packet+0x5c>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
	}

	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    6d88:	686b      	ldr	r3, [r5, #4]
    6d8a:	4a30      	ldr	r2, [pc, #192]	; (6e4c <_i2c_master_write_packet+0xe4>)
    6d8c:	4013      	ands	r3, r2
    6d8e:	606b      	str	r3, [r5, #4]

	/* Set address and direction bit. Will send start command on bus. */
	if (packet->ten_bit_address) {
    6d90:	7a3b      	ldrb	r3, [r7, #8]
    6d92:	2b00      	cmp	r3, #0
    6d94:	d01b      	beq.n	6dce <_i2c_master_write_packet+0x66>
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    6d96:	883b      	ldrh	r3, [r7, #0]
    6d98:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    6d9a:	7a7a      	ldrb	r2, [r7, #9]
    6d9c:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    6d9e:	4313      	orrs	r3, r2
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    6da0:	2280      	movs	r2, #128	; 0x80
    6da2:	0212      	lsls	r2, r2, #8
    6da4:	4313      	orrs	r3, r2
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    6da6:	626b      	str	r3, [r5, #36]	; 0x24
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
	}
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
    6da8:	0030      	movs	r0, r6
    6daa:	4b29      	ldr	r3, [pc, #164]	; (6e50 <_i2c_master_write_packet+0xe8>)
    6dac:	4798      	blx	r3
    6dae:	9001      	str	r0, [sp, #4]

	/* Check for address response error unless previous error is
	 * detected. */
	if (tmp_status == STATUS_OK) {
    6db0:	2800      	cmp	r0, #0
    6db2:	d013      	beq.n	6ddc <_i2c_master_write_packet+0x74>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
		}
	}

	return tmp_status;
}
    6db4:	9801      	ldr	r0, [sp, #4]
    6db6:	b003      	add	sp, #12
    6db8:	bc3c      	pop	{r2, r3, r4, r5}
    6dba:	4690      	mov	r8, r2
    6dbc:	4699      	mov	r9, r3
    6dbe:	46a2      	mov	sl, r4
    6dc0:	46ab      	mov	fp, r5
    6dc2:	bdf0      	pop	{r4, r5, r6, r7, pc}
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
    6dc4:	7ab9      	ldrb	r1, [r7, #10]
    6dc6:	0030      	movs	r0, r6
    6dc8:	4b22      	ldr	r3, [pc, #136]	; (6e54 <_i2c_master_write_packet+0xec>)
    6dca:	4798      	blx	r3
    6dcc:	e7dc      	b.n	6d88 <_i2c_master_write_packet+0x20>
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    6dce:	883b      	ldrh	r3, [r7, #0]
    6dd0:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
    6dd2:	7a7a      	ldrb	r2, [r7, #9]
    6dd4:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    6dd6:	4313      	orrs	r3, r2
    6dd8:	626b      	str	r3, [r5, #36]	; 0x24
    6dda:	e7e5      	b.n	6da8 <_i2c_master_write_packet+0x40>
		tmp_status = _i2c_master_address_response(module);
    6ddc:	0030      	movs	r0, r6
    6dde:	4b1e      	ldr	r3, [pc, #120]	; (6e58 <_i2c_master_write_packet+0xf0>)
    6de0:	4798      	blx	r3
    6de2:	1e03      	subs	r3, r0, #0
    6de4:	9001      	str	r0, [sp, #4]
	if (tmp_status == STATUS_OK) {
    6de6:	d1e5      	bne.n	6db4 <_i2c_master_write_packet+0x4c>
    6de8:	46a0      	mov	r8, r4
    6dea:	2400      	movs	r4, #0
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
    6dec:	3320      	adds	r3, #32
    6dee:	4699      	mov	r9, r3
			_i2c_master_wait_for_sync(module);
    6df0:	4b15      	ldr	r3, [pc, #84]	; (6e48 <_i2c_master_write_packet+0xe0>)
    6df2:	469b      	mov	fp, r3
			tmp_status = _i2c_master_wait_for_bus(module);
    6df4:	4b16      	ldr	r3, [pc, #88]	; (6e50 <_i2c_master_write_packet+0xe8>)
    6df6:	469a      	mov	sl, r3
		while (tmp_data_length--) {
    6df8:	4544      	cmp	r4, r8
    6dfa:	d015      	beq.n	6e28 <_i2c_master_write_packet+0xc0>
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
    6dfc:	8b6b      	ldrh	r3, [r5, #26]
    6dfe:	464a      	mov	r2, r9
    6e00:	4213      	tst	r3, r2
    6e02:	d01d      	beq.n	6e40 <_i2c_master_write_packet+0xd8>
			_i2c_master_wait_for_sync(module);
    6e04:	0030      	movs	r0, r6
    6e06:	47d8      	blx	fp
			i2c_module->DATA.reg = packet->data[buffer_counter++];
    6e08:	687b      	ldr	r3, [r7, #4]
    6e0a:	5d1a      	ldrb	r2, [r3, r4]
    6e0c:	2328      	movs	r3, #40	; 0x28
    6e0e:	54ea      	strb	r2, [r5, r3]
			tmp_status = _i2c_master_wait_for_bus(module);
    6e10:	0030      	movs	r0, r6
    6e12:	47d0      	blx	sl
			if (tmp_status != STATUS_OK) {
    6e14:	2800      	cmp	r0, #0
    6e16:	d106      	bne.n	6e26 <_i2c_master_write_packet+0xbe>
			if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
    6e18:	8b6b      	ldrh	r3, [r5, #26]
    6e1a:	3401      	adds	r4, #1
    6e1c:	075b      	lsls	r3, r3, #29
    6e1e:	d5eb      	bpl.n	6df8 <_i2c_master_write_packet+0x90>
				tmp_status = STATUS_ERR_OVERFLOW;
    6e20:	231e      	movs	r3, #30
    6e22:	9301      	str	r3, [sp, #4]
    6e24:	e000      	b.n	6e28 <_i2c_master_write_packet+0xc0>
			tmp_status = _i2c_master_wait_for_bus(module);
    6e26:	9001      	str	r0, [sp, #4]
		if (module->send_stop) {
    6e28:	7ab3      	ldrb	r3, [r6, #10]
    6e2a:	2b00      	cmp	r3, #0
    6e2c:	d0c2      	beq.n	6db4 <_i2c_master_write_packet+0x4c>
			_i2c_master_wait_for_sync(module);
    6e2e:	0030      	movs	r0, r6
    6e30:	4b05      	ldr	r3, [pc, #20]	; (6e48 <_i2c_master_write_packet+0xe0>)
    6e32:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    6e34:	686a      	ldr	r2, [r5, #4]
    6e36:	23c0      	movs	r3, #192	; 0xc0
    6e38:	029b      	lsls	r3, r3, #10
    6e3a:	4313      	orrs	r3, r2
    6e3c:	606b      	str	r3, [r5, #4]
    6e3e:	e7b9      	b.n	6db4 <_i2c_master_write_packet+0x4c>
				return STATUS_ERR_PACKET_COLLISION;
    6e40:	2341      	movs	r3, #65	; 0x41
    6e42:	9301      	str	r3, [sp, #4]
    6e44:	e7b6      	b.n	6db4 <_i2c_master_write_packet+0x4c>
    6e46:	46c0      	nop			; (mov r8, r8)
    6e48:	0000684d 	.word	0x0000684d
    6e4c:	fffbffff 	.word	0xfffbffff
    6e50:	00006b7d 	.word	0x00006b7d
    6e54:	00006ba9 	.word	0x00006ba9
    6e58:	00006b4d 	.word	0x00006b4d

00006e5c <i2c_master_read_packet_wait>:
{
    6e5c:	b510      	push	{r4, lr}
	module->send_stop = true;
    6e5e:	2301      	movs	r3, #1
    6e60:	7283      	strb	r3, [r0, #10]
	module->send_nack = true;
    6e62:	72c3      	strb	r3, [r0, #11]
	return _i2c_master_read_packet(module, packet);
    6e64:	4b01      	ldr	r3, [pc, #4]	; (6e6c <i2c_master_read_packet_wait+0x10>)
    6e66:	4798      	blx	r3
}
    6e68:	bd10      	pop	{r4, pc}
    6e6a:	46c0      	nop			; (mov r8, r8)
    6e6c:	00006bc9 	.word	0x00006bc9

00006e70 <i2c_master_write_packet_wait_no_stop>:
 *                                      more data
 */
enum status_code i2c_master_write_packet_wait_no_stop(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
    6e70:	b510      	push	{r4, lr}
	if (module->buffer_remaining > 0) {
		return STATUS_BUSY;
	}
#endif

	module->send_stop = false;
    6e72:	2300      	movs	r3, #0
    6e74:	7283      	strb	r3, [r0, #10]
	module->send_nack = true;
    6e76:	3301      	adds	r3, #1
    6e78:	72c3      	strb	r3, [r0, #11]

	return _i2c_master_write_packet(module, packet);
    6e7a:	4b01      	ldr	r3, [pc, #4]	; (6e80 <i2c_master_write_packet_wait_no_stop+0x10>)
    6e7c:	4798      	blx	r3
}
    6e7e:	bd10      	pop	{r4, pc}
    6e80:	00006d69 	.word	0x00006d69

00006e84 <long_division>:
/**
 * \internal Calculate 64 bit division, ref can be found in
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
    6e84:	b5f0      	push	{r4, r5, r6, r7, lr}
    6e86:	46de      	mov	lr, fp
    6e88:	4657      	mov	r7, sl
    6e8a:	464e      	mov	r6, r9
    6e8c:	4645      	mov	r5, r8
    6e8e:	b5e0      	push	{r5, r6, r7, lr}
    6e90:	b087      	sub	sp, #28
    6e92:	4680      	mov	r8, r0
    6e94:	9104      	str	r1, [sp, #16]
    6e96:	0016      	movs	r6, r2
    6e98:	001f      	movs	r7, r3
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    6e9a:	2200      	movs	r2, #0
    6e9c:	2300      	movs	r3, #0
    6e9e:	2100      	movs	r1, #0
    6ea0:	468b      	mov	fp, r1
	for (i = 63; i >= 0; i--) {
    6ea2:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
    6ea4:	2001      	movs	r0, #1
    6ea6:	0021      	movs	r1, r4
    6ea8:	9600      	str	r6, [sp, #0]
    6eaa:	9701      	str	r7, [sp, #4]
    6eac:	465c      	mov	r4, fp
    6eae:	9403      	str	r4, [sp, #12]
    6eb0:	4644      	mov	r4, r8
    6eb2:	9405      	str	r4, [sp, #20]
    6eb4:	e013      	b.n	6ede <long_division+0x5a>
    6eb6:	2420      	movs	r4, #32
    6eb8:	1a64      	subs	r4, r4, r1
    6eba:	0005      	movs	r5, r0
    6ebc:	40e5      	lsrs	r5, r4
    6ebe:	46a8      	mov	r8, r5
    6ec0:	e014      	b.n	6eec <long_division+0x68>
		if (n & bit_shift) {
			r |= 0x01;
		}

		if (r >= d) {
			r = r - d;
    6ec2:	9c00      	ldr	r4, [sp, #0]
    6ec4:	9d01      	ldr	r5, [sp, #4]
    6ec6:	1b12      	subs	r2, r2, r4
    6ec8:	41ab      	sbcs	r3, r5
			q |= bit_shift;
    6eca:	465c      	mov	r4, fp
    6ecc:	464d      	mov	r5, r9
    6ece:	432c      	orrs	r4, r5
    6ed0:	46a3      	mov	fp, r4
    6ed2:	9c03      	ldr	r4, [sp, #12]
    6ed4:	4645      	mov	r5, r8
    6ed6:	432c      	orrs	r4, r5
    6ed8:	9403      	str	r4, [sp, #12]
	for (i = 63; i >= 0; i--) {
    6eda:	3901      	subs	r1, #1
    6edc:	d325      	bcc.n	6f2a <long_division+0xa6>
		bit_shift = (uint64_t)1 << i;
    6ede:	2420      	movs	r4, #32
    6ee0:	4264      	negs	r4, r4
    6ee2:	190c      	adds	r4, r1, r4
    6ee4:	d4e7      	bmi.n	6eb6 <long_division+0x32>
    6ee6:	0005      	movs	r5, r0
    6ee8:	40a5      	lsls	r5, r4
    6eea:	46a8      	mov	r8, r5
    6eec:	0004      	movs	r4, r0
    6eee:	408c      	lsls	r4, r1
    6ef0:	46a1      	mov	r9, r4
		r = r << 1;
    6ef2:	1892      	adds	r2, r2, r2
    6ef4:	415b      	adcs	r3, r3
    6ef6:	0014      	movs	r4, r2
    6ef8:	001d      	movs	r5, r3
		if (n & bit_shift) {
    6efa:	9e05      	ldr	r6, [sp, #20]
    6efc:	464f      	mov	r7, r9
    6efe:	403e      	ands	r6, r7
    6f00:	46b4      	mov	ip, r6
    6f02:	9e04      	ldr	r6, [sp, #16]
    6f04:	4647      	mov	r7, r8
    6f06:	403e      	ands	r6, r7
    6f08:	46b2      	mov	sl, r6
    6f0a:	4666      	mov	r6, ip
    6f0c:	4657      	mov	r7, sl
    6f0e:	433e      	orrs	r6, r7
    6f10:	d003      	beq.n	6f1a <long_division+0x96>
			r |= 0x01;
    6f12:	0006      	movs	r6, r0
    6f14:	4326      	orrs	r6, r4
    6f16:	0032      	movs	r2, r6
    6f18:	002b      	movs	r3, r5
		if (r >= d) {
    6f1a:	9c00      	ldr	r4, [sp, #0]
    6f1c:	9d01      	ldr	r5, [sp, #4]
    6f1e:	429d      	cmp	r5, r3
    6f20:	d8db      	bhi.n	6eda <long_division+0x56>
    6f22:	d1ce      	bne.n	6ec2 <long_division+0x3e>
    6f24:	4294      	cmp	r4, r2
    6f26:	d8d8      	bhi.n	6eda <long_division+0x56>
    6f28:	e7cb      	b.n	6ec2 <long_division+0x3e>
    6f2a:	9b03      	ldr	r3, [sp, #12]
		}
	}

	return q;
}
    6f2c:	4658      	mov	r0, fp
    6f2e:	0019      	movs	r1, r3
    6f30:	b007      	add	sp, #28
    6f32:	bc3c      	pop	{r2, r3, r4, r5}
    6f34:	4690      	mov	r8, r2
    6f36:	4699      	mov	r9, r3
    6f38:	46a2      	mov	sl, r4
    6f3a:	46ab      	mov	fp, r5
    6f3c:	bdf0      	pop	{r4, r5, r6, r7, pc}

00006f3e <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    6f3e:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    6f40:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    6f42:	2340      	movs	r3, #64	; 0x40
    6f44:	2400      	movs	r4, #0
	if (baudrate > (external_clock / 2)) {
    6f46:	4281      	cmp	r1, r0
    6f48:	d202      	bcs.n	6f50 <_sercom_get_sync_baud_val+0x12>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
		return STATUS_OK;
	}
}
    6f4a:	0018      	movs	r0, r3
    6f4c:	bd10      	pop	{r4, pc}
		baud_calculated++;
    6f4e:	001c      	movs	r4, r3
		clock_value = clock_value - baudrate;
    6f50:	1a09      	subs	r1, r1, r0
		baud_calculated++;
    6f52:	1c63      	adds	r3, r4, #1
    6f54:	b29b      	uxth	r3, r3
	while (clock_value >= baudrate) {
    6f56:	4288      	cmp	r0, r1
    6f58:	d9f9      	bls.n	6f4e <_sercom_get_sync_baud_val+0x10>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    6f5a:	2340      	movs	r3, #64	; 0x40
	if (baud_calculated > 0xFF) {
    6f5c:	2cff      	cmp	r4, #255	; 0xff
    6f5e:	d8f4      	bhi.n	6f4a <_sercom_get_sync_baud_val+0xc>
		*baudvalue = baud_calculated;
    6f60:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    6f62:	2300      	movs	r3, #0
    6f64:	e7f1      	b.n	6f4a <_sercom_get_sync_baud_val+0xc>
    6f66:	Address 0x00006f66 is out of bounds.


00006f68 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    6f68:	b5f0      	push	{r4, r5, r6, r7, lr}
    6f6a:	b083      	sub	sp, #12
    6f6c:	000f      	movs	r7, r1
    6f6e:	0016      	movs	r6, r2
    6f70:	aa08      	add	r2, sp, #32
    6f72:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    6f74:	0004      	movs	r4, r0
    6f76:	434c      	muls	r4, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    6f78:	2240      	movs	r2, #64	; 0x40
	if ((baudrate * sample_num) > peripheral_clock) {
    6f7a:	42bc      	cmp	r4, r7
    6f7c:	d902      	bls.n	6f84 <_sercom_get_async_baud_val+0x1c>
		baud_calculated = baud_int | (baud_fp << 13);
	}

	*baudval = baud_calculated;
	return STATUS_OK;
}
    6f7e:	0010      	movs	r0, r2
    6f80:	b003      	add	sp, #12
    6f82:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    6f84:	2b00      	cmp	r3, #0
    6f86:	d114      	bne.n	6fb2 <_sercom_get_async_baud_val+0x4a>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    6f88:	0002      	movs	r2, r0
    6f8a:	0008      	movs	r0, r1
    6f8c:	2100      	movs	r1, #0
    6f8e:	4c19      	ldr	r4, [pc, #100]	; (6ff4 <_sercom_get_async_baud_val+0x8c>)
    6f90:	47a0      	blx	r4
    6f92:	0001      	movs	r1, r0
		ratio = long_division(temp1, peripheral_clock);
    6f94:	003a      	movs	r2, r7
    6f96:	2300      	movs	r3, #0
    6f98:	2000      	movs	r0, #0
    6f9a:	4c17      	ldr	r4, [pc, #92]	; (6ff8 <_sercom_get_async_baud_val+0x90>)
    6f9c:	47a0      	blx	r4
		scale = ((uint64_t)1 << SHIFT) - ratio;
    6f9e:	2200      	movs	r2, #0
    6fa0:	2301      	movs	r3, #1
    6fa2:	1a12      	subs	r2, r2, r0
    6fa4:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
    6fa6:	0c12      	lsrs	r2, r2, #16
    6fa8:	041b      	lsls	r3, r3, #16
    6faa:	431a      	orrs	r2, r3
	*baudval = baud_calculated;
    6fac:	8032      	strh	r2, [r6, #0]
	return STATUS_OK;
    6fae:	2200      	movs	r2, #0
    6fb0:	e7e5      	b.n	6f7e <_sercom_get_async_baud_val+0x16>
	uint64_t baud_calculated = 0;
    6fb2:	2200      	movs	r2, #0
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    6fb4:	2b01      	cmp	r3, #1
    6fb6:	d1f9      	bne.n	6fac <_sercom_get_async_baud_val+0x44>
		temp1 = ((uint64_t)baudrate * sample_num);
    6fb8:	000a      	movs	r2, r1
    6fba:	2300      	movs	r3, #0
    6fbc:	2100      	movs	r1, #0
    6fbe:	4c0d      	ldr	r4, [pc, #52]	; (6ff4 <_sercom_get_async_baud_val+0x8c>)
    6fc0:	47a0      	blx	r4
    6fc2:	0002      	movs	r2, r0
    6fc4:	000b      	movs	r3, r1
    6fc6:	9200      	str	r2, [sp, #0]
    6fc8:	9301      	str	r3, [sp, #4]
		baud_int = long_division( peripheral_clock, temp1);
    6fca:	0038      	movs	r0, r7
    6fcc:	2100      	movs	r1, #0
    6fce:	4c0a      	ldr	r4, [pc, #40]	; (6ff8 <_sercom_get_async_baud_val+0x90>)
    6fd0:	47a0      	blx	r4
    6fd2:	0005      	movs	r5, r0
		if(baud_int > BAUD_INT_MAX) {
    6fd4:	2380      	movs	r3, #128	; 0x80
    6fd6:	019b      	lsls	r3, r3, #6
				return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    6fd8:	2240      	movs	r2, #64	; 0x40
		if(baud_int > BAUD_INT_MAX) {
    6fda:	4298      	cmp	r0, r3
    6fdc:	d8cf      	bhi.n	6f7e <_sercom_get_async_baud_val+0x16>
		temp1 = long_division( 8 * (uint64_t)peripheral_clock, temp1);
    6fde:	0f79      	lsrs	r1, r7, #29
    6fe0:	00f8      	lsls	r0, r7, #3
    6fe2:	9a00      	ldr	r2, [sp, #0]
    6fe4:	9b01      	ldr	r3, [sp, #4]
    6fe6:	47a0      	blx	r4
		baud_fp = temp1 - 8 * baud_int;
    6fe8:	00ea      	lsls	r2, r5, #3
    6fea:	1a82      	subs	r2, r0, r2
		baud_calculated = baud_int | (baud_fp << 13);
    6fec:	b2d2      	uxtb	r2, r2
    6fee:	0352      	lsls	r2, r2, #13
    6ff0:	432a      	orrs	r2, r5
    6ff2:	e7db      	b.n	6fac <_sercom_get_async_baud_val+0x44>
    6ff4:	0000f415 	.word	0x0000f415
    6ff8:	00006e85 	.word	0x00006e85

00006ffc <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    6ffc:	b510      	push	{r4, lr}
    6ffe:	b082      	sub	sp, #8
    7000:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    7002:	4b0e      	ldr	r3, [pc, #56]	; (703c <sercom_set_gclk_generator+0x40>)
    7004:	781b      	ldrb	r3, [r3, #0]
    7006:	2b00      	cmp	r3, #0
    7008:	d007      	beq.n	701a <sercom_set_gclk_generator+0x1e>
    700a:	2900      	cmp	r1, #0
    700c:	d105      	bne.n	701a <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
    700e:	4b0b      	ldr	r3, [pc, #44]	; (703c <sercom_set_gclk_generator+0x40>)
    7010:	785b      	ldrb	r3, [r3, #1]
    7012:	4283      	cmp	r3, r0
    7014:	d010      	beq.n	7038 <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    7016:	201d      	movs	r0, #29
    7018:	e00c      	b.n	7034 <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
    701a:	a901      	add	r1, sp, #4
    701c:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    701e:	2013      	movs	r0, #19
    7020:	4b07      	ldr	r3, [pc, #28]	; (7040 <sercom_set_gclk_generator+0x44>)
    7022:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    7024:	2013      	movs	r0, #19
    7026:	4b07      	ldr	r3, [pc, #28]	; (7044 <sercom_set_gclk_generator+0x48>)
    7028:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
    702a:	4b04      	ldr	r3, [pc, #16]	; (703c <sercom_set_gclk_generator+0x40>)
    702c:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    702e:	2201      	movs	r2, #1
    7030:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
    7032:	2000      	movs	r0, #0
}
    7034:	b002      	add	sp, #8
    7036:	bd10      	pop	{r4, pc}
		return STATUS_OK;
    7038:	2000      	movs	r0, #0
    703a:	e7fb      	b.n	7034 <sercom_set_gclk_generator+0x38>
    703c:	200000c8 	.word	0x200000c8
    7040:	00008481 	.word	0x00008481
    7044:	000083f5 	.word	0x000083f5

00007048 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    7048:	4b40      	ldr	r3, [pc, #256]	; (714c <_sercom_get_default_pad+0x104>)
    704a:	4298      	cmp	r0, r3
    704c:	d031      	beq.n	70b2 <_sercom_get_default_pad+0x6a>
    704e:	d90a      	bls.n	7066 <_sercom_get_default_pad+0x1e>
    7050:	4b3f      	ldr	r3, [pc, #252]	; (7150 <_sercom_get_default_pad+0x108>)
    7052:	4298      	cmp	r0, r3
    7054:	d04d      	beq.n	70f2 <_sercom_get_default_pad+0xaa>
    7056:	4b3f      	ldr	r3, [pc, #252]	; (7154 <_sercom_get_default_pad+0x10c>)
    7058:	4298      	cmp	r0, r3
    705a:	d05a      	beq.n	7112 <_sercom_get_default_pad+0xca>
    705c:	4b3e      	ldr	r3, [pc, #248]	; (7158 <_sercom_get_default_pad+0x110>)
    705e:	4298      	cmp	r0, r3
    7060:	d037      	beq.n	70d2 <_sercom_get_default_pad+0x8a>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
    7062:	2000      	movs	r0, #0
}
    7064:	4770      	bx	lr
	switch ((uintptr_t)sercom_module) {
    7066:	4b3d      	ldr	r3, [pc, #244]	; (715c <_sercom_get_default_pad+0x114>)
    7068:	4298      	cmp	r0, r3
    706a:	d00c      	beq.n	7086 <_sercom_get_default_pad+0x3e>
    706c:	4b3c      	ldr	r3, [pc, #240]	; (7160 <_sercom_get_default_pad+0x118>)
    706e:	4298      	cmp	r0, r3
    7070:	d1f7      	bne.n	7062 <_sercom_get_default_pad+0x1a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    7072:	2901      	cmp	r1, #1
    7074:	d017      	beq.n	70a6 <_sercom_get_default_pad+0x5e>
    7076:	2900      	cmp	r1, #0
    7078:	d05d      	beq.n	7136 <_sercom_get_default_pad+0xee>
    707a:	2902      	cmp	r1, #2
    707c:	d015      	beq.n	70aa <_sercom_get_default_pad+0x62>
    707e:	2903      	cmp	r1, #3
    7080:	d015      	beq.n	70ae <_sercom_get_default_pad+0x66>
	return 0;
    7082:	2000      	movs	r0, #0
    7084:	e7ee      	b.n	7064 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    7086:	2901      	cmp	r1, #1
    7088:	d007      	beq.n	709a <_sercom_get_default_pad+0x52>
    708a:	2900      	cmp	r1, #0
    708c:	d051      	beq.n	7132 <_sercom_get_default_pad+0xea>
    708e:	2902      	cmp	r1, #2
    7090:	d005      	beq.n	709e <_sercom_get_default_pad+0x56>
    7092:	2903      	cmp	r1, #3
    7094:	d005      	beq.n	70a2 <_sercom_get_default_pad+0x5a>
	return 0;
    7096:	2000      	movs	r0, #0
    7098:	e7e4      	b.n	7064 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    709a:	4832      	ldr	r0, [pc, #200]	; (7164 <_sercom_get_default_pad+0x11c>)
    709c:	e7e2      	b.n	7064 <_sercom_get_default_pad+0x1c>
    709e:	4832      	ldr	r0, [pc, #200]	; (7168 <_sercom_get_default_pad+0x120>)
    70a0:	e7e0      	b.n	7064 <_sercom_get_default_pad+0x1c>
    70a2:	4832      	ldr	r0, [pc, #200]	; (716c <_sercom_get_default_pad+0x124>)
    70a4:	e7de      	b.n	7064 <_sercom_get_default_pad+0x1c>
    70a6:	4832      	ldr	r0, [pc, #200]	; (7170 <_sercom_get_default_pad+0x128>)
    70a8:	e7dc      	b.n	7064 <_sercom_get_default_pad+0x1c>
    70aa:	4832      	ldr	r0, [pc, #200]	; (7174 <_sercom_get_default_pad+0x12c>)
    70ac:	e7da      	b.n	7064 <_sercom_get_default_pad+0x1c>
    70ae:	4832      	ldr	r0, [pc, #200]	; (7178 <_sercom_get_default_pad+0x130>)
    70b0:	e7d8      	b.n	7064 <_sercom_get_default_pad+0x1c>
    70b2:	2901      	cmp	r1, #1
    70b4:	d007      	beq.n	70c6 <_sercom_get_default_pad+0x7e>
    70b6:	2900      	cmp	r1, #0
    70b8:	d03f      	beq.n	713a <_sercom_get_default_pad+0xf2>
    70ba:	2902      	cmp	r1, #2
    70bc:	d005      	beq.n	70ca <_sercom_get_default_pad+0x82>
    70be:	2903      	cmp	r1, #3
    70c0:	d005      	beq.n	70ce <_sercom_get_default_pad+0x86>
	return 0;
    70c2:	2000      	movs	r0, #0
    70c4:	e7ce      	b.n	7064 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    70c6:	482d      	ldr	r0, [pc, #180]	; (717c <_sercom_get_default_pad+0x134>)
    70c8:	e7cc      	b.n	7064 <_sercom_get_default_pad+0x1c>
    70ca:	482d      	ldr	r0, [pc, #180]	; (7180 <_sercom_get_default_pad+0x138>)
    70cc:	e7ca      	b.n	7064 <_sercom_get_default_pad+0x1c>
    70ce:	482d      	ldr	r0, [pc, #180]	; (7184 <_sercom_get_default_pad+0x13c>)
    70d0:	e7c8      	b.n	7064 <_sercom_get_default_pad+0x1c>
    70d2:	2901      	cmp	r1, #1
    70d4:	d007      	beq.n	70e6 <_sercom_get_default_pad+0x9e>
    70d6:	2900      	cmp	r1, #0
    70d8:	d031      	beq.n	713e <_sercom_get_default_pad+0xf6>
    70da:	2902      	cmp	r1, #2
    70dc:	d005      	beq.n	70ea <_sercom_get_default_pad+0xa2>
    70de:	2903      	cmp	r1, #3
    70e0:	d005      	beq.n	70ee <_sercom_get_default_pad+0xa6>
	return 0;
    70e2:	2000      	movs	r0, #0
    70e4:	e7be      	b.n	7064 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    70e6:	4828      	ldr	r0, [pc, #160]	; (7188 <_sercom_get_default_pad+0x140>)
    70e8:	e7bc      	b.n	7064 <_sercom_get_default_pad+0x1c>
    70ea:	4828      	ldr	r0, [pc, #160]	; (718c <_sercom_get_default_pad+0x144>)
    70ec:	e7ba      	b.n	7064 <_sercom_get_default_pad+0x1c>
    70ee:	4828      	ldr	r0, [pc, #160]	; (7190 <_sercom_get_default_pad+0x148>)
    70f0:	e7b8      	b.n	7064 <_sercom_get_default_pad+0x1c>
    70f2:	2901      	cmp	r1, #1
    70f4:	d007      	beq.n	7106 <_sercom_get_default_pad+0xbe>
    70f6:	2900      	cmp	r1, #0
    70f8:	d023      	beq.n	7142 <_sercom_get_default_pad+0xfa>
    70fa:	2902      	cmp	r1, #2
    70fc:	d005      	beq.n	710a <_sercom_get_default_pad+0xc2>
    70fe:	2903      	cmp	r1, #3
    7100:	d005      	beq.n	710e <_sercom_get_default_pad+0xc6>
	return 0;
    7102:	2000      	movs	r0, #0
    7104:	e7ae      	b.n	7064 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    7106:	4823      	ldr	r0, [pc, #140]	; (7194 <_sercom_get_default_pad+0x14c>)
    7108:	e7ac      	b.n	7064 <_sercom_get_default_pad+0x1c>
    710a:	4823      	ldr	r0, [pc, #140]	; (7198 <_sercom_get_default_pad+0x150>)
    710c:	e7aa      	b.n	7064 <_sercom_get_default_pad+0x1c>
    710e:	4823      	ldr	r0, [pc, #140]	; (719c <_sercom_get_default_pad+0x154>)
    7110:	e7a8      	b.n	7064 <_sercom_get_default_pad+0x1c>
    7112:	2901      	cmp	r1, #1
    7114:	d007      	beq.n	7126 <_sercom_get_default_pad+0xde>
    7116:	2900      	cmp	r1, #0
    7118:	d015      	beq.n	7146 <_sercom_get_default_pad+0xfe>
    711a:	2902      	cmp	r1, #2
    711c:	d005      	beq.n	712a <_sercom_get_default_pad+0xe2>
    711e:	2903      	cmp	r1, #3
    7120:	d005      	beq.n	712e <_sercom_get_default_pad+0xe6>
	return 0;
    7122:	2000      	movs	r0, #0
    7124:	e79e      	b.n	7064 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    7126:	481e      	ldr	r0, [pc, #120]	; (71a0 <_sercom_get_default_pad+0x158>)
    7128:	e79c      	b.n	7064 <_sercom_get_default_pad+0x1c>
    712a:	481e      	ldr	r0, [pc, #120]	; (71a4 <_sercom_get_default_pad+0x15c>)
    712c:	e79a      	b.n	7064 <_sercom_get_default_pad+0x1c>
    712e:	481e      	ldr	r0, [pc, #120]	; (71a8 <_sercom_get_default_pad+0x160>)
    7130:	e798      	b.n	7064 <_sercom_get_default_pad+0x1c>
    7132:	481e      	ldr	r0, [pc, #120]	; (71ac <_sercom_get_default_pad+0x164>)
    7134:	e796      	b.n	7064 <_sercom_get_default_pad+0x1c>
    7136:	2003      	movs	r0, #3
    7138:	e794      	b.n	7064 <_sercom_get_default_pad+0x1c>
    713a:	481d      	ldr	r0, [pc, #116]	; (71b0 <_sercom_get_default_pad+0x168>)
    713c:	e792      	b.n	7064 <_sercom_get_default_pad+0x1c>
    713e:	481d      	ldr	r0, [pc, #116]	; (71b4 <_sercom_get_default_pad+0x16c>)
    7140:	e790      	b.n	7064 <_sercom_get_default_pad+0x1c>
    7142:	481d      	ldr	r0, [pc, #116]	; (71b8 <_sercom_get_default_pad+0x170>)
    7144:	e78e      	b.n	7064 <_sercom_get_default_pad+0x1c>
    7146:	481d      	ldr	r0, [pc, #116]	; (71bc <_sercom_get_default_pad+0x174>)
    7148:	e78c      	b.n	7064 <_sercom_get_default_pad+0x1c>
    714a:	46c0      	nop			; (mov r8, r8)
    714c:	42001000 	.word	0x42001000
    7150:	42001800 	.word	0x42001800
    7154:	42001c00 	.word	0x42001c00
    7158:	42001400 	.word	0x42001400
    715c:	42000800 	.word	0x42000800
    7160:	42000c00 	.word	0x42000c00
    7164:	00050003 	.word	0x00050003
    7168:	00060003 	.word	0x00060003
    716c:	00070003 	.word	0x00070003
    7170:	00010003 	.word	0x00010003
    7174:	001e0003 	.word	0x001e0003
    7178:	001f0003 	.word	0x001f0003
    717c:	000d0002 	.word	0x000d0002
    7180:	000e0002 	.word	0x000e0002
    7184:	000f0002 	.word	0x000f0002
    7188:	00110003 	.word	0x00110003
    718c:	00120003 	.word	0x00120003
    7190:	00130003 	.word	0x00130003
    7194:	003f0005 	.word	0x003f0005
    7198:	003e0005 	.word	0x003e0005
    719c:	00520005 	.word	0x00520005
    71a0:	00170003 	.word	0x00170003
    71a4:	00180003 	.word	0x00180003
    71a8:	00190003 	.word	0x00190003
    71ac:	00040003 	.word	0x00040003
    71b0:	000c0002 	.word	0x000c0002
    71b4:	00100003 	.word	0x00100003
    71b8:	00530005 	.word	0x00530005
    71bc:	00160003 	.word	0x00160003

000071c0 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    71c0:	b530      	push	{r4, r5, lr}
    71c2:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    71c4:	4b0b      	ldr	r3, [pc, #44]	; (71f4 <_sercom_get_sercom_inst_index+0x34>)
    71c6:	466a      	mov	r2, sp
    71c8:	cb32      	ldmia	r3!, {r1, r4, r5}
    71ca:	c232      	stmia	r2!, {r1, r4, r5}
    71cc:	cb32      	ldmia	r3!, {r1, r4, r5}
    71ce:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    71d0:	9b00      	ldr	r3, [sp, #0]
    71d2:	4283      	cmp	r3, r0
    71d4:	d00b      	beq.n	71ee <_sercom_get_sercom_inst_index+0x2e>
    71d6:	2301      	movs	r3, #1
    71d8:	009a      	lsls	r2, r3, #2
    71da:	4669      	mov	r1, sp
    71dc:	5852      	ldr	r2, [r2, r1]
    71de:	4282      	cmp	r2, r0
    71e0:	d006      	beq.n	71f0 <_sercom_get_sercom_inst_index+0x30>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    71e2:	3301      	adds	r3, #1
    71e4:	2b06      	cmp	r3, #6
    71e6:	d1f7      	bne.n	71d8 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    71e8:	2000      	movs	r0, #0
}
    71ea:	b007      	add	sp, #28
    71ec:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    71ee:	2300      	movs	r3, #0
			return i;
    71f0:	b2d8      	uxtb	r0, r3
    71f2:	e7fa      	b.n	71ea <_sercom_get_sercom_inst_index+0x2a>
    71f4:	00012c94 	.word	0x00012c94

000071f8 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    71f8:	4770      	bx	lr
    71fa:	Address 0x000071fa is out of bounds.


000071fc <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    71fc:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    71fe:	4b0a      	ldr	r3, [pc, #40]	; (7228 <_sercom_set_handler+0x2c>)
    7200:	781b      	ldrb	r3, [r3, #0]
    7202:	2b00      	cmp	r3, #0
    7204:	d10c      	bne.n	7220 <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    7206:	4f09      	ldr	r7, [pc, #36]	; (722c <_sercom_set_handler+0x30>)
    7208:	4e09      	ldr	r6, [pc, #36]	; (7230 <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
    720a:	4d0a      	ldr	r5, [pc, #40]	; (7234 <_sercom_set_handler+0x38>)
    720c:	2400      	movs	r4, #0
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    720e:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
    7210:	195a      	adds	r2, r3, r5
    7212:	6014      	str	r4, [r2, #0]
    7214:	3304      	adds	r3, #4
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    7216:	2b18      	cmp	r3, #24
    7218:	d1f9      	bne.n	720e <_sercom_set_handler+0x12>
		}

		_handler_table_initialized = true;
    721a:	2201      	movs	r2, #1
    721c:	4b02      	ldr	r3, [pc, #8]	; (7228 <_sercom_set_handler+0x2c>)
    721e:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    7220:	0080      	lsls	r0, r0, #2
    7222:	4b02      	ldr	r3, [pc, #8]	; (722c <_sercom_set_handler+0x30>)
    7224:	50c1      	str	r1, [r0, r3]
}
    7226:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7228:	200000ca 	.word	0x200000ca
    722c:	200000cc 	.word	0x200000cc
    7230:	000071f9 	.word	0x000071f9
    7234:	20001cf0 	.word	0x20001cf0

00007238 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    7238:	b500      	push	{lr}
    723a:	b083      	sub	sp, #12
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    723c:	2309      	movs	r3, #9
    723e:	466a      	mov	r2, sp
    7240:	7013      	strb	r3, [r2, #0]
    7242:	3301      	adds	r3, #1
    7244:	7053      	strb	r3, [r2, #1]
    7246:	3301      	adds	r3, #1
    7248:	7093      	strb	r3, [r2, #2]
    724a:	3301      	adds	r3, #1
    724c:	70d3      	strb	r3, [r2, #3]
    724e:	3301      	adds	r3, #1
    7250:	7113      	strb	r3, [r2, #4]
    7252:	3301      	adds	r3, #1
    7254:	7153      	strb	r3, [r2, #5]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    7256:	4b03      	ldr	r3, [pc, #12]	; (7264 <_sercom_get_interrupt_vector+0x2c>)
    7258:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    725a:	466b      	mov	r3, sp
    725c:	5618      	ldrsb	r0, [r3, r0]
}
    725e:	b003      	add	sp, #12
    7260:	bd00      	pop	{pc}
    7262:	46c0      	nop			; (mov r8, r8)
    7264:	000071c1 	.word	0x000071c1

00007268 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    7268:	b510      	push	{r4, lr}
    726a:	4b02      	ldr	r3, [pc, #8]	; (7274 <SERCOM0_Handler+0xc>)
    726c:	681b      	ldr	r3, [r3, #0]
    726e:	2000      	movs	r0, #0
    7270:	4798      	blx	r3
    7272:	bd10      	pop	{r4, pc}
    7274:	200000cc 	.word	0x200000cc

00007278 <SERCOM1_Handler>:
    7278:	b510      	push	{r4, lr}
    727a:	4b02      	ldr	r3, [pc, #8]	; (7284 <SERCOM1_Handler+0xc>)
    727c:	685b      	ldr	r3, [r3, #4]
    727e:	2001      	movs	r0, #1
    7280:	4798      	blx	r3
    7282:	bd10      	pop	{r4, pc}
    7284:	200000cc 	.word	0x200000cc

00007288 <SERCOM2_Handler>:
    7288:	b510      	push	{r4, lr}
    728a:	4b02      	ldr	r3, [pc, #8]	; (7294 <SERCOM2_Handler+0xc>)
    728c:	689b      	ldr	r3, [r3, #8]
    728e:	2002      	movs	r0, #2
    7290:	4798      	blx	r3
    7292:	bd10      	pop	{r4, pc}
    7294:	200000cc 	.word	0x200000cc

00007298 <SERCOM3_Handler>:
    7298:	b510      	push	{r4, lr}
    729a:	4b02      	ldr	r3, [pc, #8]	; (72a4 <SERCOM3_Handler+0xc>)
    729c:	68db      	ldr	r3, [r3, #12]
    729e:	2003      	movs	r0, #3
    72a0:	4798      	blx	r3
    72a2:	bd10      	pop	{r4, pc}
    72a4:	200000cc 	.word	0x200000cc

000072a8 <SERCOM4_Handler>:
    72a8:	b510      	push	{r4, lr}
    72aa:	4b02      	ldr	r3, [pc, #8]	; (72b4 <SERCOM4_Handler+0xc>)
    72ac:	691b      	ldr	r3, [r3, #16]
    72ae:	2004      	movs	r0, #4
    72b0:	4798      	blx	r3
    72b2:	bd10      	pop	{r4, pc}
    72b4:	200000cc 	.word	0x200000cc

000072b8 <SERCOM5_Handler>:
    72b8:	b510      	push	{r4, lr}
    72ba:	4b02      	ldr	r3, [pc, #8]	; (72c4 <SERCOM5_Handler+0xc>)
    72bc:	695b      	ldr	r3, [r3, #20]
    72be:	2005      	movs	r0, #5
    72c0:	4798      	blx	r3
    72c2:	bd10      	pop	{r4, pc}
    72c4:	200000cc 	.word	0x200000cc

000072c8 <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    72c8:	b5f0      	push	{r4, r5, r6, r7, lr}
    72ca:	46d6      	mov	lr, sl
    72cc:	464f      	mov	r7, r9
    72ce:	b580      	push	{r7, lr}
    72d0:	b08b      	sub	sp, #44	; 0x2c
    72d2:	4681      	mov	r9, r0
    72d4:	000f      	movs	r7, r1
    72d6:	0014      	movs	r4, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    72d8:	0003      	movs	r3, r0
    72da:	6019      	str	r1, [r3, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    72dc:	680b      	ldr	r3, [r1, #0]
    72de:	079b      	lsls	r3, r3, #30
    72e0:	d409      	bmi.n	72f6 <spi_init+0x2e>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    72e2:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
    72e4:	2005      	movs	r0, #5
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    72e6:	07db      	lsls	r3, r3, #31
    72e8:	d400      	bmi.n	72ec <spi_init+0x24>
    72ea:	e098      	b.n	741e <spi_init+0x156>
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
    72ec:	b00b      	add	sp, #44	; 0x2c
    72ee:	bc0c      	pop	{r2, r3}
    72f0:	4691      	mov	r9, r2
    72f2:	469a      	mov	sl, r3
    72f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint32_t pad_pinmuxes[] = {
    72f6:	6a93      	ldr	r3, [r2, #40]	; 0x28
    72f8:	9305      	str	r3, [sp, #20]
    72fa:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    72fc:	9306      	str	r3, [sp, #24]
    72fe:	6b13      	ldr	r3, [r2, #48]	; 0x30
    7300:	9307      	str	r3, [sp, #28]
    7302:	6b53      	ldr	r3, [r2, #52]	; 0x34
    7304:	9308      	str	r3, [sp, #32]
    7306:	2600      	movs	r6, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    7308:	ab05      	add	r3, sp, #20
    730a:	9301      	str	r3, [sp, #4]
    730c:	e00a      	b.n	7324 <spi_init+0x5c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    730e:	0038      	movs	r0, r7
    7310:	4b93      	ldr	r3, [pc, #588]	; (7560 <spi_init+0x298>)
    7312:	4798      	blx	r3
    7314:	e00c      	b.n	7330 <spi_init+0x68>

	if (pin_index & 1) {
		return (pmux_reg & PORT_PMUX_PMUXO_Msk) >> PORT_PMUX_PMUXO_Pos;
	}
	else {
		return (pmux_reg & PORT_PMUX_PMUXE_Msk) >> PORT_PMUX_PMUXE_Pos;
    7316:	230f      	movs	r3, #15
    7318:	4018      	ands	r0, r3
		if ((current_pinmux & 0xFFFF) !=
    731a:	4281      	cmp	r1, r0
    731c:	d12d      	bne.n	737a <spi_init+0xb2>
    731e:	3601      	adds	r6, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    7320:	2e04      	cmp	r6, #4
    7322:	d02f      	beq.n	7384 <spi_init+0xbc>
    7324:	b2f1      	uxtb	r1, r6
		uint32_t current_pinmux = pad_pinmuxes[pad];
    7326:	00b3      	lsls	r3, r6, #2
    7328:	9a01      	ldr	r2, [sp, #4]
    732a:	5898      	ldr	r0, [r3, r2]
		if (current_pinmux == PINMUX_DEFAULT) {
    732c:	2800      	cmp	r0, #0
    732e:	d0ee      	beq.n	730e <spi_init+0x46>
		if (current_pinmux == PINMUX_UNUSED) {
    7330:	1c43      	adds	r3, r0, #1
    7332:	d0f4      	beq.n	731e <spi_init+0x56>
		if ((current_pinmux & 0xFFFF) !=
    7334:	0401      	lsls	r1, r0, #16
    7336:	0c09      	lsrs	r1, r1, #16
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
    7338:	0c00      	lsrs	r0, r0, #16
	if (port_index < PORT_INST_NUM) {
    733a:	b2c3      	uxtb	r3, r0
    733c:	469c      	mov	ip, r3
		return NULL;
    733e:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    7340:	0602      	lsls	r2, r0, #24
    7342:	d405      	bmi.n	7350 <spi_init+0x88>
		return &(ports[port_index]->Group[group_index]);
    7344:	4663      	mov	r3, ip
    7346:	095b      	lsrs	r3, r3, #5
    7348:	01db      	lsls	r3, r3, #7
    734a:	4a86      	ldr	r2, [pc, #536]	; (7564 <spi_init+0x29c>)
    734c:	4692      	mov	sl, r2
    734e:	4453      	add	r3, sl
	uint32_t pin_index = (gpio_pin % 32);
    7350:	221f      	movs	r2, #31
    7352:	4660      	mov	r0, ip
    7354:	4002      	ands	r2, r0
	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    7356:	1898      	adds	r0, r3, r2
    7358:	3040      	adds	r0, #64	; 0x40
    735a:	7800      	ldrb	r0, [r0, #0]
    735c:	4682      	mov	sl, r0
		return SYSTEM_PINMUX_GPIO;
    735e:	2080      	movs	r0, #128	; 0x80
	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    7360:	4655      	mov	r5, sl
    7362:	07ed      	lsls	r5, r5, #31
    7364:	d5d9      	bpl.n	731a <spi_init+0x52>
	uint32_t pmux_reg = port->PMUX[pin_index / 2].reg;
    7366:	0852      	lsrs	r2, r2, #1
    7368:	189b      	adds	r3, r3, r2
    736a:	3330      	adds	r3, #48	; 0x30
    736c:	7818      	ldrb	r0, [r3, #0]
    736e:	b2c0      	uxtb	r0, r0
	if (pin_index & 1) {
    7370:	4663      	mov	r3, ip
    7372:	07db      	lsls	r3, r3, #31
    7374:	d5cf      	bpl.n	7316 <spi_init+0x4e>
		return (pmux_reg & PORT_PMUX_PMUXO_Msk) >> PORT_PMUX_PMUXO_Pos;
    7376:	0900      	lsrs	r0, r0, #4
    7378:	e7cf      	b.n	731a <spi_init+0x52>
			module->hw = NULL;
    737a:	2300      	movs	r3, #0
    737c:	464a      	mov	r2, r9
    737e:	6013      	str	r3, [r2, #0]
			return STATUS_ERR_DENIED;
    7380:	201c      	movs	r0, #28
    7382:	e7b3      	b.n	72ec <spi_init+0x24>
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
    7384:	2013      	movs	r0, #19
    7386:	4b78      	ldr	r3, [pc, #480]	; (7568 <spi_init+0x2a0>)
    7388:	4798      	blx	r3
	if (config->mode == SPI_MODE_MASTER) {
    738a:	7822      	ldrb	r2, [r4, #0]
	uint32_t ctrla = 0;
    738c:	2500      	movs	r5, #0
	if (config->mode == SPI_MODE_MASTER) {
    738e:	2a01      	cmp	r2, #1
    7390:	d027      	beq.n	73e2 <spi_init+0x11a>
	ctrla |= config->mux_setting;
    7392:	6863      	ldr	r3, [r4, #4]
    7394:	68a2      	ldr	r2, [r4, #8]
    7396:	4313      	orrs	r3, r2
    7398:	68e2      	ldr	r2, [r4, #12]
    739a:	4313      	orrs	r3, r2
    739c:	432b      	orrs	r3, r5
	ctrlb |= config->character_size;
    739e:	7c22      	ldrb	r2, [r4, #16]
	if (config->run_in_standby) {
    73a0:	7c61      	ldrb	r1, [r4, #17]
    73a2:	2900      	cmp	r1, #0
    73a4:	d001      	beq.n	73aa <spi_init+0xe2>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    73a6:	2180      	movs	r1, #128	; 0x80
    73a8:	430b      	orrs	r3, r1
	if (config->receiver_enable) {
    73aa:	7ca1      	ldrb	r1, [r4, #18]
    73ac:	2900      	cmp	r1, #0
    73ae:	d002      	beq.n	73b6 <spi_init+0xee>
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    73b0:	2180      	movs	r1, #128	; 0x80
    73b2:	0289      	lsls	r1, r1, #10
    73b4:	430a      	orrs	r2, r1
	if (config->select_slave_low_detect_enable) {
    73b6:	7ce1      	ldrb	r1, [r4, #19]
    73b8:	2900      	cmp	r1, #0
    73ba:	d002      	beq.n	73c2 <spi_init+0xfa>
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    73bc:	2180      	movs	r1, #128	; 0x80
    73be:	0089      	lsls	r1, r1, #2
    73c0:	430a      	orrs	r2, r1
	if (config->master_slave_select_enable) {
    73c2:	7d21      	ldrb	r1, [r4, #20]
    73c4:	2900      	cmp	r1, #0
    73c6:	d002      	beq.n	73ce <spi_init+0x106>
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    73c8:	2180      	movs	r1, #128	; 0x80
    73ca:	0189      	lsls	r1, r1, #6
    73cc:	430a      	orrs	r2, r1
	if (spi_module->CTRLA.reg == ctrla &&
    73ce:	6839      	ldr	r1, [r7, #0]
	ctrla |= SERCOM_SPI_CTRLA_ENABLE;
    73d0:	2002      	movs	r0, #2
    73d2:	4303      	orrs	r3, r0
	if (spi_module->CTRLA.reg == ctrla &&
    73d4:	428b      	cmp	r3, r1
    73d6:	d018      	beq.n	740a <spi_init+0x142>
	module->hw = NULL;
    73d8:	2300      	movs	r3, #0
    73da:	464a      	mov	r2, r9
    73dc:	6013      	str	r3, [r2, #0]
	return STATUS_ERR_DENIED;
    73de:	201c      	movs	r0, #28
    73e0:	e784      	b.n	72ec <spi_init+0x24>
		enum status_code error_code = _sercom_get_sync_baud_val(
    73e2:	aa04      	add	r2, sp, #16
    73e4:	0001      	movs	r1, r0
    73e6:	69a0      	ldr	r0, [r4, #24]
    73e8:	4b60      	ldr	r3, [pc, #384]	; (756c <spi_init+0x2a4>)
    73ea:	4798      	blx	r3
    73ec:	0003      	movs	r3, r0
			return STATUS_ERR_INVALID_ARG;
    73ee:	2017      	movs	r0, #23
		if (error_code != STATUS_OK) {
    73f0:	2b00      	cmp	r3, #0
    73f2:	d000      	beq.n	73f6 <spi_init+0x12e>
    73f4:	e77a      	b.n	72ec <spi_init+0x24>
		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    73f6:	7b3b      	ldrb	r3, [r7, #12]
    73f8:	b2db      	uxtb	r3, r3
    73fa:	aa04      	add	r2, sp, #16
    73fc:	7812      	ldrb	r2, [r2, #0]
			return STATUS_ERR_DENIED;
    73fe:	3005      	adds	r0, #5
		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    7400:	429a      	cmp	r2, r3
    7402:	d000      	beq.n	7406 <spi_init+0x13e>
    7404:	e772      	b.n	72ec <spi_init+0x24>
		ctrla |= SERCOM_SPI_CTRLA_MODE(0x3);
    7406:	350c      	adds	r5, #12
    7408:	e7c3      	b.n	7392 <spi_init+0xca>
			spi_module->CTRLB.reg == ctrlb) {
    740a:	687b      	ldr	r3, [r7, #4]
	if (spi_module->CTRLA.reg == ctrla &&
    740c:	4293      	cmp	r3, r2
    740e:	d1e3      	bne.n	73d8 <spi_init+0x110>
		module->mode           = config->mode;
    7410:	7823      	ldrb	r3, [r4, #0]
    7412:	464a      	mov	r2, r9
    7414:	7153      	strb	r3, [r2, #5]
		module->character_size = config->character_size;
    7416:	7c23      	ldrb	r3, [r4, #16]
    7418:	7193      	strb	r3, [r2, #6]
		return STATUS_OK;
    741a:	2000      	movs	r0, #0
    741c:	e766      	b.n	72ec <spi_init+0x24>
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    741e:	0008      	movs	r0, r1
    7420:	4b53      	ldr	r3, [pc, #332]	; (7570 <spi_init+0x2a8>)
    7422:	4798      	blx	r3
    7424:	4a53      	ldr	r2, [pc, #332]	; (7574 <spi_init+0x2ac>)
    7426:	6a11      	ldr	r1, [r2, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    7428:	1c85      	adds	r5, r0, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    742a:	2301      	movs	r3, #1
    742c:	40ab      	lsls	r3, r5
    742e:	430b      	orrs	r3, r1
    7430:	6213      	str	r3, [r2, #32]
	gclk_chan_conf.source_generator = config->generator_source;
    7432:	a909      	add	r1, sp, #36	; 0x24
    7434:	2624      	movs	r6, #36	; 0x24
    7436:	5da3      	ldrb	r3, [r4, r6]
    7438:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    743a:	3014      	adds	r0, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    743c:	b2c5      	uxtb	r5, r0
    743e:	0028      	movs	r0, r5
    7440:	4b4d      	ldr	r3, [pc, #308]	; (7578 <spi_init+0x2b0>)
    7442:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    7444:	0028      	movs	r0, r5
    7446:	4b4d      	ldr	r3, [pc, #308]	; (757c <spi_init+0x2b4>)
    7448:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    744a:	5da0      	ldrb	r0, [r4, r6]
    744c:	2100      	movs	r1, #0
    744e:	4b4c      	ldr	r3, [pc, #304]	; (7580 <spi_init+0x2b8>)
    7450:	4798      	blx	r3
	if (config->mode == SPI_MODE_MASTER) {
    7452:	7823      	ldrb	r3, [r4, #0]
    7454:	2b01      	cmp	r3, #1
    7456:	d019      	beq.n	748c <spi_init+0x1c4>
	SercomSpi *const spi_module = &(module->hw->SPI);
    7458:	464b      	mov	r3, r9
    745a:	681e      	ldr	r6, [r3, #0]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    745c:	ab04      	add	r3, sp, #16
    745e:	2280      	movs	r2, #128	; 0x80
    7460:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    7462:	2200      	movs	r2, #0
    7464:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    7466:	2101      	movs	r1, #1
    7468:	7099      	strb	r1, [r3, #2]
	config->powersave    = false;
    746a:	70da      	strb	r2, [r3, #3]
	if(config->mode == SPI_MODE_SLAVE) {
    746c:	7823      	ldrb	r3, [r4, #0]
    746e:	2b00      	cmp	r3, #0
    7470:	d101      	bne.n	7476 <spi_init+0x1ae>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    7472:	ab04      	add	r3, sp, #16
    7474:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
    7476:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    7478:	9305      	str	r3, [sp, #20]
    747a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    747c:	9306      	str	r3, [sp, #24]
    747e:	6b23      	ldr	r3, [r4, #48]	; 0x30
    7480:	9307      	str	r3, [sp, #28]
    7482:	6b63      	ldr	r3, [r4, #52]	; 0x34
    7484:	9308      	str	r3, [sp, #32]
    7486:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    7488:	ad05      	add	r5, sp, #20
    748a:	e011      	b.n	74b0 <spi_init+0x1e8>
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
    748c:	683b      	ldr	r3, [r7, #0]
    748e:	220c      	movs	r2, #12
    7490:	4313      	orrs	r3, r2
    7492:	603b      	str	r3, [r7, #0]
    7494:	e7e0      	b.n	7458 <spi_init+0x190>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    7496:	0030      	movs	r0, r6
    7498:	4b31      	ldr	r3, [pc, #196]	; (7560 <spi_init+0x298>)
    749a:	4798      	blx	r3
    749c:	e00d      	b.n	74ba <spi_init+0x1f2>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    749e:	a904      	add	r1, sp, #16
    74a0:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    74a2:	0c00      	lsrs	r0, r0, #16
    74a4:	b2c0      	uxtb	r0, r0
    74a6:	4b37      	ldr	r3, [pc, #220]	; (7584 <spi_init+0x2bc>)
    74a8:	4798      	blx	r3
    74aa:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    74ac:	2f04      	cmp	r7, #4
    74ae:	d007      	beq.n	74c0 <spi_init+0x1f8>
    74b0:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
    74b2:	00bb      	lsls	r3, r7, #2
    74b4:	5958      	ldr	r0, [r3, r5]
		if (current_pinmux == PINMUX_DEFAULT) {
    74b6:	2800      	cmp	r0, #0
    74b8:	d0ed      	beq.n	7496 <spi_init+0x1ce>
		if (current_pinmux != PINMUX_UNUSED) {
    74ba:	1c43      	adds	r3, r0, #1
    74bc:	d1ef      	bne.n	749e <spi_init+0x1d6>
    74be:	e7f4      	b.n	74aa <spi_init+0x1e2>
	module->mode             = config->mode;
    74c0:	7823      	ldrb	r3, [r4, #0]
    74c2:	464a      	mov	r2, r9
    74c4:	7153      	strb	r3, [r2, #5]
	module->character_size   = config->character_size;
    74c6:	7c23      	ldrb	r3, [r4, #16]
    74c8:	7193      	strb	r3, [r2, #6]
	module->receiver_enabled = config->receiver_enable;
    74ca:	7ca3      	ldrb	r3, [r4, #18]
    74cc:	71d3      	strb	r3, [r2, #7]
	module->master_slave_select_enable = config->master_slave_select_enable;
    74ce:	7d23      	ldrb	r3, [r4, #20]
    74d0:	7213      	strb	r3, [r2, #8]
	uint16_t baud = 0;
    74d2:	2200      	movs	r2, #0
    74d4:	ab02      	add	r3, sp, #8
    74d6:	80da      	strh	r2, [r3, #6]
	if (config->mode == SPI_MODE_MASTER) {
    74d8:	7823      	ldrb	r3, [r4, #0]
    74da:	2b01      	cmp	r3, #1
    74dc:	d028      	beq.n	7530 <spi_init+0x268>
	ctrla |= config->transfer_mode;
    74de:	6863      	ldr	r3, [r4, #4]
    74e0:	68a2      	ldr	r2, [r4, #8]
    74e2:	4313      	orrs	r3, r2
	ctrla |= config->mux_setting;
    74e4:	68e2      	ldr	r2, [r4, #12]
    74e6:	4313      	orrs	r3, r2
	ctrlb |= config->character_size;
    74e8:	7c21      	ldrb	r1, [r4, #16]
	if (config->run_in_standby || system_is_debugger_present()) {
    74ea:	7c62      	ldrb	r2, [r4, #17]
    74ec:	2a00      	cmp	r2, #0
    74ee:	d103      	bne.n	74f8 <spi_init+0x230>
    74f0:	4a25      	ldr	r2, [pc, #148]	; (7588 <spi_init+0x2c0>)
    74f2:	7892      	ldrb	r2, [r2, #2]
    74f4:	0792      	lsls	r2, r2, #30
    74f6:	d501      	bpl.n	74fc <spi_init+0x234>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    74f8:	2280      	movs	r2, #128	; 0x80
    74fa:	4313      	orrs	r3, r2
	if (config->receiver_enable) {
    74fc:	7ca2      	ldrb	r2, [r4, #18]
    74fe:	2a00      	cmp	r2, #0
    7500:	d002      	beq.n	7508 <spi_init+0x240>
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    7502:	2280      	movs	r2, #128	; 0x80
    7504:	0292      	lsls	r2, r2, #10
    7506:	4311      	orrs	r1, r2
	if (config->select_slave_low_detect_enable) {
    7508:	7ce2      	ldrb	r2, [r4, #19]
    750a:	2a00      	cmp	r2, #0
    750c:	d002      	beq.n	7514 <spi_init+0x24c>
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    750e:	2280      	movs	r2, #128	; 0x80
    7510:	0092      	lsls	r2, r2, #2
    7512:	4311      	orrs	r1, r2
	if (config->master_slave_select_enable) {
    7514:	7d22      	ldrb	r2, [r4, #20]
    7516:	2a00      	cmp	r2, #0
    7518:	d002      	beq.n	7520 <spi_init+0x258>
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    751a:	2280      	movs	r2, #128	; 0x80
    751c:	0192      	lsls	r2, r2, #6
    751e:	4311      	orrs	r1, r2
	spi_module->CTRLA.reg |= ctrla;
    7520:	6832      	ldr	r2, [r6, #0]
    7522:	4313      	orrs	r3, r2
    7524:	6033      	str	r3, [r6, #0]
	spi_module->CTRLB.reg |= ctrlb;
    7526:	6873      	ldr	r3, [r6, #4]
    7528:	430b      	orrs	r3, r1
    752a:	6073      	str	r3, [r6, #4]
	return STATUS_OK;
    752c:	2000      	movs	r0, #0
    752e:	e6dd      	b.n	72ec <spi_init+0x24>
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    7530:	464b      	mov	r3, r9
    7532:	6818      	ldr	r0, [r3, #0]
    7534:	4b0e      	ldr	r3, [pc, #56]	; (7570 <spi_init+0x2a8>)
    7536:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    7538:	3014      	adds	r0, #20
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    753a:	b2c0      	uxtb	r0, r0
    753c:	4b0a      	ldr	r3, [pc, #40]	; (7568 <spi_init+0x2a0>)
    753e:	4798      	blx	r3
    7540:	0001      	movs	r1, r0
		enum status_code error_code = _sercom_get_sync_baud_val(
    7542:	ab02      	add	r3, sp, #8
    7544:	1d9a      	adds	r2, r3, #6
    7546:	69a0      	ldr	r0, [r4, #24]
    7548:	4b08      	ldr	r3, [pc, #32]	; (756c <spi_init+0x2a4>)
    754a:	4798      	blx	r3
    754c:	0003      	movs	r3, r0
			return STATUS_ERR_INVALID_ARG;
    754e:	2017      	movs	r0, #23
		if (error_code != STATUS_OK) {
    7550:	2b00      	cmp	r3, #0
    7552:	d000      	beq.n	7556 <spi_init+0x28e>
    7554:	e6ca      	b.n	72ec <spi_init+0x24>
		spi_module->BAUD.reg = (uint8_t)baud;
    7556:	ab02      	add	r3, sp, #8
    7558:	3306      	adds	r3, #6
    755a:	781b      	ldrb	r3, [r3, #0]
    755c:	7333      	strb	r3, [r6, #12]
    755e:	e7be      	b.n	74de <spi_init+0x216>
    7560:	00007049 	.word	0x00007049
    7564:	41004400 	.word	0x41004400
    7568:	0000849d 	.word	0x0000849d
    756c:	00006f3f 	.word	0x00006f3f
    7570:	000071c1 	.word	0x000071c1
    7574:	40000400 	.word	0x40000400
    7578:	00008481 	.word	0x00008481
    757c:	000083f5 	.word	0x000083f5
    7580:	00006ffd 	.word	0x00006ffd
    7584:	00008579 	.word	0x00008579
    7588:	41002000 	.word	0x41002000

0000758c <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
    758c:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    758e:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
    7590:	2315      	movs	r3, #21
	if (module->mode != SPI_MODE_MASTER) {
    7592:	2c01      	cmp	r4, #1
    7594:	d001      	beq.n	759a <spi_select_slave+0xe>
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
}
    7596:	0018      	movs	r0, r3
    7598:	bd10      	pop	{r4, pc}
	if(!(module->master_slave_select_enable))
    759a:	7a04      	ldrb	r4, [r0, #8]
	return STATUS_OK;
    759c:	2300      	movs	r3, #0
	if(!(module->master_slave_select_enable))
    759e:	2c00      	cmp	r4, #0
    75a0:	d1f9      	bne.n	7596 <spi_select_slave+0xa>
		if (select) {
    75a2:	2a00      	cmp	r2, #0
    75a4:	d058      	beq.n	7658 <spi_select_slave+0xcc>
			if (slave->address_enabled) {
    75a6:	784b      	ldrb	r3, [r1, #1]
    75a8:	2b00      	cmp	r3, #0
    75aa:	d044      	beq.n	7636 <spi_select_slave+0xaa>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    75ac:	6803      	ldr	r3, [r0, #0]
    75ae:	7e1b      	ldrb	r3, [r3, #24]
				if (!spi_is_ready_to_write(module)) {
    75b0:	07db      	lsls	r3, r3, #31
    75b2:	d410      	bmi.n	75d6 <spi_select_slave+0x4a>
					port_pin_set_output_level(slave->ss_pin, true);
    75b4:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    75b6:	09d1      	lsrs	r1, r2, #7
		return NULL;
    75b8:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    75ba:	2900      	cmp	r1, #0
    75bc:	d104      	bne.n	75c8 <spi_select_slave+0x3c>
		return &(ports[port_index]->Group[group_index]);
    75be:	0953      	lsrs	r3, r2, #5
    75c0:	01db      	lsls	r3, r3, #7
    75c2:	492e      	ldr	r1, [pc, #184]	; (767c <spi_select_slave+0xf0>)
    75c4:	468c      	mov	ip, r1
    75c6:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    75c8:	211f      	movs	r1, #31
    75ca:	4011      	ands	r1, r2
    75cc:	2201      	movs	r2, #1
    75ce:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
    75d0:	619a      	str	r2, [r3, #24]
					return STATUS_BUSY;
    75d2:	2305      	movs	r3, #5
    75d4:	e7df      	b.n	7596 <spi_select_slave+0xa>
				port_pin_set_output_level(slave->ss_pin, false);
    75d6:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    75d8:	09d4      	lsrs	r4, r2, #7
		return NULL;
    75da:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    75dc:	2c00      	cmp	r4, #0
    75de:	d104      	bne.n	75ea <spi_select_slave+0x5e>
		return &(ports[port_index]->Group[group_index]);
    75e0:	0953      	lsrs	r3, r2, #5
    75e2:	01db      	lsls	r3, r3, #7
    75e4:	4c25      	ldr	r4, [pc, #148]	; (767c <spi_select_slave+0xf0>)
    75e6:	46a4      	mov	ip, r4
    75e8:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    75ea:	241f      	movs	r4, #31
    75ec:	4014      	ands	r4, r2
    75ee:	2201      	movs	r2, #1
    75f0:	40a2      	lsls	r2, r4
	} else {
		port_base->OUTCLR.reg = pin_mask;
    75f2:	615a      	str	r2, [r3, #20]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    75f4:	6803      	ldr	r3, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    75f6:	7e1a      	ldrb	r2, [r3, #24]

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    75f8:	07d2      	lsls	r2, r2, #31
    75fa:	d501      	bpl.n	7600 <spi_select_slave+0x74>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    75fc:	788a      	ldrb	r2, [r1, #2]
    75fe:	629a      	str	r2, [r3, #40]	; 0x28
				if (!(module->receiver_enabled)) {
    7600:	79c2      	ldrb	r2, [r0, #7]
	return STATUS_OK;
    7602:	2300      	movs	r3, #0
				if (!(module->receiver_enabled)) {
    7604:	2a00      	cmp	r2, #0
    7606:	d1c6      	bne.n	7596 <spi_select_slave+0xa>
	SercomSpi *const spi_module = &(module->hw->SPI);
    7608:	6802      	ldr	r2, [r0, #0]
					while (!spi_is_ready_to_read(module)) {
    760a:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    760c:	7e13      	ldrb	r3, [r2, #24]
    760e:	420b      	tst	r3, r1
    7610:	d0fc      	beq.n	760c <spi_select_slave+0x80>
    7612:	7e11      	ldrb	r1, [r2, #24]
	return STATUS_OK;
    7614:	2300      	movs	r3, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    7616:	0749      	lsls	r1, r1, #29
    7618:	d5bd      	bpl.n	7596 <spi_select_slave+0xa>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    761a:	8b53      	ldrh	r3, [r2, #26]
    761c:	075b      	lsls	r3, r3, #29
    761e:	d501      	bpl.n	7624 <spi_select_slave+0x98>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    7620:	2304      	movs	r3, #4
    7622:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    7624:	7983      	ldrb	r3, [r0, #6]
    7626:	2b01      	cmp	r3, #1
    7628:	d002      	beq.n	7630 <spi_select_slave+0xa4>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    762a:	6a93      	ldr	r3, [r2, #40]	; 0x28
    762c:	2300      	movs	r3, #0
    762e:	e7b2      	b.n	7596 <spi_select_slave+0xa>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    7630:	6a93      	ldr	r3, [r2, #40]	; 0x28
    7632:	2300      	movs	r3, #0
    7634:	e7af      	b.n	7596 <spi_select_slave+0xa>
				port_pin_set_output_level(slave->ss_pin, false);
    7636:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    7638:	09d1      	lsrs	r1, r2, #7
		return NULL;
    763a:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    763c:	2900      	cmp	r1, #0
    763e:	d104      	bne.n	764a <spi_select_slave+0xbe>
		return &(ports[port_index]->Group[group_index]);
    7640:	0953      	lsrs	r3, r2, #5
    7642:	01db      	lsls	r3, r3, #7
    7644:	490d      	ldr	r1, [pc, #52]	; (767c <spi_select_slave+0xf0>)
    7646:	468c      	mov	ip, r1
    7648:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    764a:	211f      	movs	r1, #31
    764c:	4011      	ands	r1, r2
    764e:	2201      	movs	r2, #1
    7650:	408a      	lsls	r2, r1
		port_base->OUTCLR.reg = pin_mask;
    7652:	615a      	str	r2, [r3, #20]
	return STATUS_OK;
    7654:	2300      	movs	r3, #0
    7656:	e79e      	b.n	7596 <spi_select_slave+0xa>
			port_pin_set_output_level(slave->ss_pin, true);
    7658:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    765a:	09d1      	lsrs	r1, r2, #7
		return NULL;
    765c:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    765e:	2900      	cmp	r1, #0
    7660:	d104      	bne.n	766c <spi_select_slave+0xe0>
		return &(ports[port_index]->Group[group_index]);
    7662:	0953      	lsrs	r3, r2, #5
    7664:	01db      	lsls	r3, r3, #7
    7666:	4905      	ldr	r1, [pc, #20]	; (767c <spi_select_slave+0xf0>)
    7668:	468c      	mov	ip, r1
    766a:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    766c:	211f      	movs	r1, #31
    766e:	4011      	ands	r1, r2
    7670:	2201      	movs	r2, #1
    7672:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
    7674:	619a      	str	r2, [r3, #24]
	return STATUS_OK;
    7676:	2300      	movs	r3, #0
    7678:	e78d      	b.n	7596 <spi_select_slave+0xa>
    767a:	46c0      	nop			; (mov r8, r8)
    767c:	41004400 	.word	0x41004400

00007680 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    7680:	b5f0      	push	{r4, r5, r6, r7, lr}
    7682:	46de      	mov	lr, fp
    7684:	4657      	mov	r7, sl
    7686:	464e      	mov	r6, r9
    7688:	4645      	mov	r5, r8
    768a:	b5e0      	push	{r5, r6, r7, lr}
    768c:	b091      	sub	sp, #68	; 0x44
    768e:	0005      	movs	r5, r0
    7690:	000c      	movs	r4, r1
    7692:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    7694:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    7696:	0008      	movs	r0, r1
    7698:	4bba      	ldr	r3, [pc, #744]	; (7984 <usart_init+0x304>)
    769a:	4798      	blx	r3
    769c:	0002      	movs	r2, r0
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    769e:	6823      	ldr	r3, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    76a0:	2005      	movs	r0, #5
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    76a2:	07db      	lsls	r3, r3, #31
    76a4:	d506      	bpl.n	76b4 <usart_init+0x34>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
    76a6:	b011      	add	sp, #68	; 0x44
    76a8:	bc3c      	pop	{r2, r3, r4, r5}
    76aa:	4690      	mov	r8, r2
    76ac:	4699      	mov	r9, r3
    76ae:	46a2      	mov	sl, r4
    76b0:	46ab      	mov	fp, r5
    76b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    76b4:	6823      	ldr	r3, [r4, #0]
		return STATUS_ERR_DENIED;
    76b6:	3017      	adds	r0, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    76b8:	079b      	lsls	r3, r3, #30
    76ba:	d4f4      	bmi.n	76a6 <usart_init+0x26>
    76bc:	49b2      	ldr	r1, [pc, #712]	; (7988 <usart_init+0x308>)
    76be:	6a08      	ldr	r0, [r1, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    76c0:	1c97      	adds	r7, r2, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    76c2:	2301      	movs	r3, #1
    76c4:	40bb      	lsls	r3, r7
    76c6:	4303      	orrs	r3, r0
    76c8:	620b      	str	r3, [r1, #32]
	gclk_chan_conf.source_generator = config->generator_source;
    76ca:	a90f      	add	r1, sp, #60	; 0x3c
    76cc:	272d      	movs	r7, #45	; 0x2d
    76ce:	5df3      	ldrb	r3, [r6, r7]
    76d0:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    76d2:	3214      	adds	r2, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    76d4:	b2d3      	uxtb	r3, r2
    76d6:	9302      	str	r3, [sp, #8]
    76d8:	0018      	movs	r0, r3
    76da:	4bac      	ldr	r3, [pc, #688]	; (798c <usart_init+0x30c>)
    76dc:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    76de:	9802      	ldr	r0, [sp, #8]
    76e0:	4bab      	ldr	r3, [pc, #684]	; (7990 <usart_init+0x310>)
    76e2:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    76e4:	5df0      	ldrb	r0, [r6, r7]
    76e6:	2100      	movs	r1, #0
    76e8:	4baa      	ldr	r3, [pc, #680]	; (7994 <usart_init+0x314>)
    76ea:	4798      	blx	r3
	module->character_size = config->character_size;
    76ec:	7af3      	ldrb	r3, [r6, #11]
    76ee:	716b      	strb	r3, [r5, #5]
	module->receiver_enabled = config->receiver_enable;
    76f0:	2324      	movs	r3, #36	; 0x24
    76f2:	5cf3      	ldrb	r3, [r6, r3]
    76f4:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
    76f6:	2325      	movs	r3, #37	; 0x25
    76f8:	5cf3      	ldrb	r3, [r6, r3]
    76fa:	71eb      	strb	r3, [r5, #7]
	module->lin_slave_enabled = config->lin_slave_enable;
    76fc:	7ef3      	ldrb	r3, [r6, #27]
    76fe:	722b      	strb	r3, [r5, #8]
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    7700:	7f33      	ldrb	r3, [r6, #28]
    7702:	726b      	strb	r3, [r5, #9]
	SercomUsart *const usart_hw = &(module->hw->USART);
    7704:	682b      	ldr	r3, [r5, #0]
    7706:	4698      	mov	r8, r3
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    7708:	0018      	movs	r0, r3
    770a:	4b9e      	ldr	r3, [pc, #632]	; (7984 <usart_init+0x304>)
    770c:	4798      	blx	r3
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    770e:	3014      	adds	r0, #20
	uint16_t baud  = 0;
    7710:	2200      	movs	r2, #0
    7712:	230e      	movs	r3, #14
    7714:	a906      	add	r1, sp, #24
    7716:	468c      	mov	ip, r1
    7718:	4463      	add	r3, ip
    771a:	801a      	strh	r2, [r3, #0]
	switch (config->sample_rate) {
    771c:	8a32      	ldrh	r2, [r6, #16]
    771e:	9202      	str	r2, [sp, #8]
    7720:	2380      	movs	r3, #128	; 0x80
    7722:	01db      	lsls	r3, r3, #7
    7724:	429a      	cmp	r2, r3
    7726:	d100      	bne.n	772a <usart_init+0xaa>
    7728:	e09a      	b.n	7860 <usart_init+0x1e0>
    772a:	d90f      	bls.n	774c <usart_init+0xcc>
    772c:	23c0      	movs	r3, #192	; 0xc0
    772e:	01db      	lsls	r3, r3, #7
    7730:	9a02      	ldr	r2, [sp, #8]
    7732:	429a      	cmp	r2, r3
    7734:	d100      	bne.n	7738 <usart_init+0xb8>
    7736:	e08e      	b.n	7856 <usart_init+0x1d6>
    7738:	2380      	movs	r3, #128	; 0x80
    773a:	021b      	lsls	r3, r3, #8
    773c:	429a      	cmp	r2, r3
    773e:	d000      	beq.n	7742 <usart_init+0xc2>
    7740:	e11b      	b.n	797a <usart_init+0x2fa>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    7742:	2303      	movs	r3, #3
    7744:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    7746:	2300      	movs	r3, #0
    7748:	9307      	str	r3, [sp, #28]
    774a:	e008      	b.n	775e <usart_init+0xde>
	switch (config->sample_rate) {
    774c:	2380      	movs	r3, #128	; 0x80
    774e:	019b      	lsls	r3, r3, #6
    7750:	429a      	cmp	r2, r3
    7752:	d000      	beq.n	7756 <usart_init+0xd6>
    7754:	e111      	b.n	797a <usart_init+0x2fa>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    7756:	2310      	movs	r3, #16
    7758:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    775a:	3b0f      	subs	r3, #15
    775c:	9307      	str	r3, [sp, #28]
	ctrla = (uint32_t)config->data_order |
    775e:	6833      	ldr	r3, [r6, #0]
    7760:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    7762:	68f3      	ldr	r3, [r6, #12]
    7764:	469b      	mov	fp, r3
		config->sample_adjustment |
    7766:	6973      	ldr	r3, [r6, #20]
    7768:	9303      	str	r3, [sp, #12]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    776a:	7e33      	ldrb	r3, [r6, #24]
    776c:	9304      	str	r3, [sp, #16]
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    776e:	2326      	movs	r3, #38	; 0x26
    7770:	5cf3      	ldrb	r3, [r6, r3]
    7772:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    7774:	6873      	ldr	r3, [r6, #4]
    7776:	4699      	mov	r9, r3
	switch (transfer_mode)
    7778:	2b00      	cmp	r3, #0
    777a:	d100      	bne.n	777e <usart_init+0xfe>
    777c:	e09c      	b.n	78b8 <usart_init+0x238>
    777e:	2380      	movs	r3, #128	; 0x80
    7780:	055b      	lsls	r3, r3, #21
    7782:	4599      	cmp	r9, r3
    7784:	d100      	bne.n	7788 <usart_init+0x108>
    7786:	e080      	b.n	788a <usart_init+0x20a>
	if(config->encoding_format_enable) {
    7788:	7e73      	ldrb	r3, [r6, #25]
    778a:	2b00      	cmp	r3, #0
    778c:	d002      	beq.n	7794 <usart_init+0x114>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    778e:	7eb3      	ldrb	r3, [r6, #26]
    7790:	4642      	mov	r2, r8
    7792:	7393      	strb	r3, [r2, #14]
	usart_hw->BAUD.reg = baud;
    7794:	230e      	movs	r3, #14
    7796:	aa06      	add	r2, sp, #24
    7798:	4694      	mov	ip, r2
    779a:	4463      	add	r3, ip
    779c:	881b      	ldrh	r3, [r3, #0]
    779e:	4642      	mov	r2, r8
    77a0:	8193      	strh	r3, [r2, #12]
	ctrla |= transfer_mode;
    77a2:	9b05      	ldr	r3, [sp, #20]
    77a4:	465a      	mov	r2, fp
    77a6:	4313      	orrs	r3, r2
    77a8:	9a03      	ldr	r2, [sp, #12]
    77aa:	4313      	orrs	r3, r2
    77ac:	464a      	mov	r2, r9
    77ae:	4313      	orrs	r3, r2
    77b0:	9f02      	ldr	r7, [sp, #8]
    77b2:	431f      	orrs	r7, r3
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    77b4:	9b04      	ldr	r3, [sp, #16]
    77b6:	021b      	lsls	r3, r3, #8
	ctrla |= transfer_mode;
    77b8:	431f      	orrs	r7, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    77ba:	4653      	mov	r3, sl
    77bc:	075b      	lsls	r3, r3, #29
	ctrla |= transfer_mode;
    77be:	431f      	orrs	r7, r3
	if (config->use_external_clock == false) {
    77c0:	2327      	movs	r3, #39	; 0x27
    77c2:	5cf3      	ldrb	r3, [r6, r3]
    77c4:	2b00      	cmp	r3, #0
    77c6:	d101      	bne.n	77cc <usart_init+0x14c>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    77c8:	3304      	adds	r3, #4
    77ca:	431f      	orrs	r7, r3
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    77cc:	7e73      	ldrb	r3, [r6, #25]
    77ce:	029b      	lsls	r3, r3, #10
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    77d0:	7f32      	ldrb	r2, [r6, #28]
    77d2:	0252      	lsls	r2, r2, #9
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    77d4:	4313      	orrs	r3, r2
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    77d6:	7f72      	ldrb	r2, [r6, #29]
    77d8:	0212      	lsls	r2, r2, #8
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    77da:	4313      	orrs	r3, r2
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    77dc:	2224      	movs	r2, #36	; 0x24
    77de:	5cb2      	ldrb	r2, [r6, r2]
    77e0:	0452      	lsls	r2, r2, #17
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    77e2:	4313      	orrs	r3, r2
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    77e4:	2225      	movs	r2, #37	; 0x25
    77e6:	5cb2      	ldrb	r2, [r6, r2]
    77e8:	0412      	lsls	r2, r2, #16
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    77ea:	4313      	orrs	r3, r2
	ctrlb |= (uint32_t)config->character_size;
    77ec:	7ab1      	ldrb	r1, [r6, #10]
    77ee:	7af2      	ldrb	r2, [r6, #11]
    77f0:	4311      	orrs	r1, r2
    77f2:	4319      	orrs	r1, r3
	if (config->parity != USART_PARITY_NONE) {
    77f4:	8933      	ldrh	r3, [r6, #8]
    77f6:	2bff      	cmp	r3, #255	; 0xff
    77f8:	d100      	bne.n	77fc <usart_init+0x17c>
    77fa:	e081      	b.n	7900 <usart_init+0x280>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    77fc:	2280      	movs	r2, #128	; 0x80
    77fe:	0452      	lsls	r2, r2, #17
    7800:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
    7802:	4319      	orrs	r1, r3
	if (config->run_in_standby || system_is_debugger_present()) {
    7804:	232c      	movs	r3, #44	; 0x2c
    7806:	5cf3      	ldrb	r3, [r6, r3]
    7808:	2b00      	cmp	r3, #0
    780a:	d103      	bne.n	7814 <usart_init+0x194>
    780c:	4b62      	ldr	r3, [pc, #392]	; (7998 <usart_init+0x318>)
    780e:	789b      	ldrb	r3, [r3, #2]
    7810:	079b      	lsls	r3, r3, #30
    7812:	d501      	bpl.n	7818 <usart_init+0x198>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    7814:	2380      	movs	r3, #128	; 0x80
    7816:	431f      	orrs	r7, r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    7818:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    781a:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    781c:	2b00      	cmp	r3, #0
    781e:	d1fc      	bne.n	781a <usart_init+0x19a>
	usart_hw->CTRLB.reg = ctrlb;
    7820:	4643      	mov	r3, r8
    7822:	6059      	str	r1, [r3, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
    7824:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    7826:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    7828:	2b00      	cmp	r3, #0
    782a:	d1fc      	bne.n	7826 <usart_init+0x1a6>
	usart_hw->CTRLA.reg = ctrla;
    782c:	4643      	mov	r3, r8
    782e:	601f      	str	r7, [r3, #0]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    7830:	ab0e      	add	r3, sp, #56	; 0x38
    7832:	2280      	movs	r2, #128	; 0x80
    7834:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    7836:	2200      	movs	r2, #0
    7838:	705a      	strb	r2, [r3, #1]
	config->powersave    = false;
    783a:	70da      	strb	r2, [r3, #3]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    783c:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
    783e:	6b33      	ldr	r3, [r6, #48]	; 0x30
    7840:	930a      	str	r3, [sp, #40]	; 0x28
    7842:	6b73      	ldr	r3, [r6, #52]	; 0x34
    7844:	930b      	str	r3, [sp, #44]	; 0x2c
    7846:	6bb3      	ldr	r3, [r6, #56]	; 0x38
    7848:	930c      	str	r3, [sp, #48]	; 0x30
    784a:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
    784c:	9302      	str	r3, [sp, #8]
    784e:	930d      	str	r3, [sp, #52]	; 0x34
    7850:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    7852:	ae0a      	add	r6, sp, #40	; 0x28
    7854:	e063      	b.n	791e <usart_init+0x29e>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    7856:	2308      	movs	r3, #8
    7858:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    785a:	3b07      	subs	r3, #7
    785c:	9307      	str	r3, [sp, #28]
    785e:	e77e      	b.n	775e <usart_init+0xde>
	ctrla = (uint32_t)config->data_order |
    7860:	6833      	ldr	r3, [r6, #0]
    7862:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    7864:	68f3      	ldr	r3, [r6, #12]
    7866:	469b      	mov	fp, r3
		config->sample_adjustment |
    7868:	6973      	ldr	r3, [r6, #20]
    786a:	9303      	str	r3, [sp, #12]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    786c:	7e33      	ldrb	r3, [r6, #24]
    786e:	9304      	str	r3, [sp, #16]
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    7870:	2326      	movs	r3, #38	; 0x26
    7872:	5cf3      	ldrb	r3, [r6, r3]
    7874:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    7876:	6873      	ldr	r3, [r6, #4]
    7878:	4699      	mov	r9, r3
	switch (transfer_mode)
    787a:	2b00      	cmp	r3, #0
    787c:	d018      	beq.n	78b0 <usart_init+0x230>
    787e:	2380      	movs	r3, #128	; 0x80
    7880:	055b      	lsls	r3, r3, #21
    7882:	4599      	cmp	r9, r3
    7884:	d001      	beq.n	788a <usart_init+0x20a>
	enum status_code status_code = STATUS_OK;
    7886:	2000      	movs	r0, #0
    7888:	e025      	b.n	78d6 <usart_init+0x256>
			if (!config->use_external_clock) {
    788a:	2327      	movs	r3, #39	; 0x27
    788c:	5cf3      	ldrb	r3, [r6, r3]
    788e:	2b00      	cmp	r3, #0
    7890:	d000      	beq.n	7894 <usart_init+0x214>
    7892:	e779      	b.n	7788 <usart_init+0x108>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    7894:	6a33      	ldr	r3, [r6, #32]
    7896:	001f      	movs	r7, r3
    7898:	b2c0      	uxtb	r0, r0
    789a:	4b40      	ldr	r3, [pc, #256]	; (799c <usart_init+0x31c>)
    789c:	4798      	blx	r3
    789e:	0001      	movs	r1, r0
    78a0:	220e      	movs	r2, #14
    78a2:	ab06      	add	r3, sp, #24
    78a4:	469c      	mov	ip, r3
    78a6:	4462      	add	r2, ip
    78a8:	0038      	movs	r0, r7
    78aa:	4b3d      	ldr	r3, [pc, #244]	; (79a0 <usart_init+0x320>)
    78ac:	4798      	blx	r3
    78ae:	e012      	b.n	78d6 <usart_init+0x256>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    78b0:	2308      	movs	r3, #8
    78b2:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    78b4:	2300      	movs	r3, #0
    78b6:	9307      	str	r3, [sp, #28]
			if (config->use_external_clock) {
    78b8:	2327      	movs	r3, #39	; 0x27
    78ba:	5cf3      	ldrb	r3, [r6, r3]
    78bc:	2b00      	cmp	r3, #0
    78be:	d00e      	beq.n	78de <usart_init+0x25e>
				status_code =
    78c0:	9b06      	ldr	r3, [sp, #24]
    78c2:	9300      	str	r3, [sp, #0]
    78c4:	9b07      	ldr	r3, [sp, #28]
    78c6:	220e      	movs	r2, #14
    78c8:	a906      	add	r1, sp, #24
    78ca:	468c      	mov	ip, r1
    78cc:	4462      	add	r2, ip
    78ce:	6ab1      	ldr	r1, [r6, #40]	; 0x28
    78d0:	6a30      	ldr	r0, [r6, #32]
    78d2:	4f34      	ldr	r7, [pc, #208]	; (79a4 <usart_init+0x324>)
    78d4:	47b8      	blx	r7
	if (status_code != STATUS_OK) {
    78d6:	2800      	cmp	r0, #0
    78d8:	d000      	beq.n	78dc <usart_init+0x25c>
    78da:	e6e4      	b.n	76a6 <usart_init+0x26>
    78dc:	e754      	b.n	7788 <usart_init+0x108>
						_sercom_get_async_baud_val(config->baudrate,
    78de:	6a33      	ldr	r3, [r6, #32]
    78e0:	001f      	movs	r7, r3
    78e2:	b2c0      	uxtb	r0, r0
    78e4:	4b2d      	ldr	r3, [pc, #180]	; (799c <usart_init+0x31c>)
    78e6:	4798      	blx	r3
    78e8:	0001      	movs	r1, r0
				status_code =
    78ea:	9b06      	ldr	r3, [sp, #24]
    78ec:	9300      	str	r3, [sp, #0]
    78ee:	9b07      	ldr	r3, [sp, #28]
    78f0:	220e      	movs	r2, #14
    78f2:	a806      	add	r0, sp, #24
    78f4:	4684      	mov	ip, r0
    78f6:	4462      	add	r2, ip
    78f8:	0038      	movs	r0, r7
    78fa:	4f2a      	ldr	r7, [pc, #168]	; (79a4 <usart_init+0x324>)
    78fc:	47b8      	blx	r7
    78fe:	e7ea      	b.n	78d6 <usart_init+0x256>
		if(config->lin_slave_enable) {
    7900:	7ef3      	ldrb	r3, [r6, #27]
    7902:	2b00      	cmp	r3, #0
    7904:	d100      	bne.n	7908 <usart_init+0x288>
    7906:	e77d      	b.n	7804 <usart_init+0x184>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    7908:	2380      	movs	r3, #128	; 0x80
    790a:	04db      	lsls	r3, r3, #19
    790c:	431f      	orrs	r7, r3
    790e:	e779      	b.n	7804 <usart_init+0x184>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    7910:	0020      	movs	r0, r4
    7912:	4b25      	ldr	r3, [pc, #148]	; (79a8 <usart_init+0x328>)
    7914:	4798      	blx	r3
    7916:	e007      	b.n	7928 <usart_init+0x2a8>
    7918:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    791a:	2f04      	cmp	r7, #4
    791c:	d00d      	beq.n	793a <usart_init+0x2ba>
    791e:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
    7920:	00bb      	lsls	r3, r7, #2
    7922:	5998      	ldr	r0, [r3, r6]
		if (current_pinmux == PINMUX_DEFAULT) {
    7924:	2800      	cmp	r0, #0
    7926:	d0f3      	beq.n	7910 <usart_init+0x290>
		if (current_pinmux != PINMUX_UNUSED) {
    7928:	1c43      	adds	r3, r0, #1
    792a:	d0f5      	beq.n	7918 <usart_init+0x298>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    792c:	a90e      	add	r1, sp, #56	; 0x38
    792e:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    7930:	0c00      	lsrs	r0, r0, #16
    7932:	b2c0      	uxtb	r0, r0
    7934:	4b1d      	ldr	r3, [pc, #116]	; (79ac <usart_init+0x32c>)
    7936:	4798      	blx	r3
    7938:	e7ee      	b.n	7918 <usart_init+0x298>
		module->callback[i]            = NULL;
    793a:	2300      	movs	r3, #0
    793c:	60eb      	str	r3, [r5, #12]
    793e:	612b      	str	r3, [r5, #16]
    7940:	616b      	str	r3, [r5, #20]
    7942:	61ab      	str	r3, [r5, #24]
    7944:	61eb      	str	r3, [r5, #28]
    7946:	622b      	str	r3, [r5, #32]
	module->tx_buffer_ptr              = NULL;
    7948:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    794a:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    794c:	2200      	movs	r2, #0
    794e:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    7950:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    7952:	3330      	adds	r3, #48	; 0x30
    7954:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    7956:	3301      	adds	r3, #1
    7958:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    795a:	3301      	adds	r3, #1
    795c:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    795e:	3301      	adds	r3, #1
    7960:	54ea      	strb	r2, [r5, r3]
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    7962:	6828      	ldr	r0, [r5, #0]
    7964:	4b07      	ldr	r3, [pc, #28]	; (7984 <usart_init+0x304>)
    7966:	4798      	blx	r3
    7968:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    796a:	4911      	ldr	r1, [pc, #68]	; (79b0 <usart_init+0x330>)
    796c:	4b11      	ldr	r3, [pc, #68]	; (79b4 <usart_init+0x334>)
    796e:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    7970:	00a4      	lsls	r4, r4, #2
    7972:	4b11      	ldr	r3, [pc, #68]	; (79b8 <usart_init+0x338>)
    7974:	50e5      	str	r5, [r4, r3]
	return status_code;
    7976:	2000      	movs	r0, #0
    7978:	e695      	b.n	76a6 <usart_init+0x26>
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    797a:	2310      	movs	r3, #16
    797c:	9306      	str	r3, [sp, #24]
	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    797e:	2300      	movs	r3, #0
    7980:	9307      	str	r3, [sp, #28]
    7982:	e6ec      	b.n	775e <usart_init+0xde>
    7984:	000071c1 	.word	0x000071c1
    7988:	40000400 	.word	0x40000400
    798c:	00008481 	.word	0x00008481
    7990:	000083f5 	.word	0x000083f5
    7994:	00006ffd 	.word	0x00006ffd
    7998:	41002000 	.word	0x41002000
    799c:	0000849d 	.word	0x0000849d
    79a0:	00006f3f 	.word	0x00006f3f
    79a4:	00006f69 	.word	0x00006f69
    79a8:	00007049 	.word	0x00007049
    79ac:	00008579 	.word	0x00008579
    79b0:	00007ba1 	.word	0x00007ba1
    79b4:	000071fd 	.word	0x000071fd
    79b8:	20001cf0 	.word	0x20001cf0

000079bc <usart_write_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    79bc:	79c2      	ldrb	r2, [r0, #7]
		return STATUS_ERR_DENIED;
    79be:	231c      	movs	r3, #28
	if (!(module->transmitter_enabled)) {
    79c0:	2a00      	cmp	r2, #0
    79c2:	d101      	bne.n	79c8 <usart_write_wait+0xc>
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
		/* Wait until data is sent */
	}

	return STATUS_OK;
}
    79c4:	0018      	movs	r0, r3
    79c6:	4770      	bx	lr
	if (module->remaining_tx_buffer_length > 0) {
    79c8:	8dc2      	ldrh	r2, [r0, #46]	; 0x2e
    79ca:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    79cc:	3b17      	subs	r3, #23
	if (module->remaining_tx_buffer_length > 0) {
    79ce:	2a00      	cmp	r2, #0
    79d0:	d1f8      	bne.n	79c4 <usart_write_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    79d2:	6802      	ldr	r2, [r0, #0]
	usart_hw->DATA.reg = tx_data;
    79d4:	8511      	strh	r1, [r2, #40]	; 0x28
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    79d6:	2102      	movs	r1, #2
    79d8:	7e13      	ldrb	r3, [r2, #24]
    79da:	420b      	tst	r3, r1
    79dc:	d0fc      	beq.n	79d8 <usart_write_wait+0x1c>
	return STATUS_OK;
    79de:	2300      	movs	r3, #0
    79e0:	e7f0      	b.n	79c4 <usart_write_wait+0x8>

000079e2 <usart_read_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    79e2:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    79e4:	231c      	movs	r3, #28
	if (!(module->receiver_enabled)) {
    79e6:	2a00      	cmp	r2, #0
    79e8:	d101      	bne.n	79ee <usart_read_wait+0xc>

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;

	return STATUS_OK;
}
    79ea:	0018      	movs	r0, r3
    79ec:	4770      	bx	lr
	if (module->remaining_rx_buffer_length > 0) {
    79ee:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
    79f0:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    79f2:	3b17      	subs	r3, #23
	if (module->remaining_rx_buffer_length > 0) {
    79f4:	2a00      	cmp	r2, #0
    79f6:	d1f8      	bne.n	79ea <usart_read_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    79f8:	6802      	ldr	r2, [r0, #0]
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    79fa:	7e10      	ldrb	r0, [r2, #24]
    79fc:	0740      	lsls	r0, r0, #29
    79fe:	d5f4      	bpl.n	79ea <usart_read_wait+0x8>
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    7a00:	8b53      	ldrh	r3, [r2, #26]
    7a02:	b2db      	uxtb	r3, r3
	if (error_code) {
    7a04:	0698      	lsls	r0, r3, #26
    7a06:	d01d      	beq.n	7a44 <usart_read_wait+0x62>
		if (error_code & SERCOM_USART_STATUS_FERR) {
    7a08:	0798      	lsls	r0, r3, #30
    7a0a:	d503      	bpl.n	7a14 <usart_read_wait+0x32>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    7a0c:	2302      	movs	r3, #2
    7a0e:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_FORMAT;
    7a10:	3318      	adds	r3, #24
    7a12:	e7ea      	b.n	79ea <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    7a14:	0758      	lsls	r0, r3, #29
    7a16:	d503      	bpl.n	7a20 <usart_read_wait+0x3e>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    7a18:	2304      	movs	r3, #4
    7a1a:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_OVERFLOW;
    7a1c:	331a      	adds	r3, #26
    7a1e:	e7e4      	b.n	79ea <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    7a20:	07d8      	lsls	r0, r3, #31
    7a22:	d503      	bpl.n	7a2c <usart_read_wait+0x4a>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    7a24:	2301      	movs	r3, #1
    7a26:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_DATA;
    7a28:	3312      	adds	r3, #18
    7a2a:	e7de      	b.n	79ea <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    7a2c:	06d8      	lsls	r0, r3, #27
    7a2e:	d503      	bpl.n	7a38 <usart_read_wait+0x56>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    7a30:	2310      	movs	r3, #16
    7a32:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PROTOCOL;
    7a34:	3332      	adds	r3, #50	; 0x32
    7a36:	e7d8      	b.n	79ea <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    7a38:	069b      	lsls	r3, r3, #26
    7a3a:	d503      	bpl.n	7a44 <usart_read_wait+0x62>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    7a3c:	2320      	movs	r3, #32
    7a3e:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PACKET_COLLISION;
    7a40:	3321      	adds	r3, #33	; 0x21
    7a42:	e7d2      	b.n	79ea <usart_read_wait+0x8>
	*rx_data = usart_hw->DATA.reg;
    7a44:	8d13      	ldrh	r3, [r2, #40]	; 0x28
    7a46:	800b      	strh	r3, [r1, #0]
	return STATUS_OK;
    7a48:	2300      	movs	r3, #0
    7a4a:	e7ce      	b.n	79ea <usart_read_wait+0x8>

00007a4c <usart_write_buffer_wait>:
 */
enum status_code usart_write_buffer_wait(
		struct usart_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
    7a4c:	b5f0      	push	{r4, r5, r6, r7, lr}
    7a4e:	46ce      	mov	lr, r9
    7a50:	4647      	mov	r7, r8
    7a52:	b580      	push	{r7, lr}
    7a54:	b083      	sub	sp, #12
    7a56:	0005      	movs	r5, r0
    7a58:	9101      	str	r1, [sp, #4]
	Assert(module);
	Assert(module->hw);

	/* Check if the buffer length is valid */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    7a5a:	2017      	movs	r0, #23
	if (length == 0) {
    7a5c:	2a00      	cmp	r2, #0
    7a5e:	d104      	bne.n	7a6a <usart_write_buffer_wait+0x1e>
			return STATUS_ERR_TIMEOUT;
		}
	}

	return STATUS_OK;
}
    7a60:	b003      	add	sp, #12
    7a62:	bc0c      	pop	{r2, r3}
    7a64:	4690      	mov	r8, r2
    7a66:	4699      	mov	r9, r3
    7a68:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (!(module->transmitter_enabled)) {
    7a6a:	79eb      	ldrb	r3, [r5, #7]
		return STATUS_ERR_DENIED;
    7a6c:	3005      	adds	r0, #5
	if (!(module->transmitter_enabled)) {
    7a6e:	2b00      	cmp	r3, #0
    7a70:	d0f6      	beq.n	7a60 <usart_write_buffer_wait+0x14>
	SercomUsart *const usart_hw = &(module->hw->USART);
    7a72:	682c      	ldr	r4, [r5, #0]
	while (length--) {
    7a74:	3a01      	subs	r2, #1
    7a76:	b293      	uxth	r3, r2
    7a78:	4699      	mov	r9, r3
    7a7a:	2600      	movs	r6, #0
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) {
    7a7c:	2701      	movs	r7, #1
	while (length--) {
    7a7e:	4b20      	ldr	r3, [pc, #128]	; (7b00 <usart_write_buffer_wait+0xb4>)
    7a80:	4698      	mov	r8, r3
    7a82:	e011      	b.n	7aa8 <usart_write_buffer_wait+0x5c>
		uint16_t data_to_send = tx_data[tx_pos++];
    7a84:	1c73      	adds	r3, r6, #1
    7a86:	b29b      	uxth	r3, r3
    7a88:	9a01      	ldr	r2, [sp, #4]
    7a8a:	5d91      	ldrb	r1, [r2, r6]
		if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    7a8c:	796a      	ldrb	r2, [r5, #5]
    7a8e:	2a01      	cmp	r2, #1
    7a90:	d017      	beq.n	7ac2 <usart_write_buffer_wait+0x76>
		uint16_t data_to_send = tx_data[tx_pos++];
    7a92:	b289      	uxth	r1, r1
    7a94:	001e      	movs	r6, r3
		usart_write_wait(module, data_to_send);
    7a96:	0028      	movs	r0, r5
    7a98:	4b1a      	ldr	r3, [pc, #104]	; (7b04 <usart_write_buffer_wait+0xb8>)
    7a9a:	4798      	blx	r3
	while (length--) {
    7a9c:	464b      	mov	r3, r9
    7a9e:	3b01      	subs	r3, #1
    7aa0:	b29b      	uxth	r3, r3
    7aa2:	4699      	mov	r9, r3
    7aa4:	4543      	cmp	r3, r8
    7aa6:	d013      	beq.n	7ad0 <usart_write_buffer_wait+0x84>
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) {
    7aa8:	7e23      	ldrb	r3, [r4, #24]
    7aaa:	423b      	tst	r3, r7
    7aac:	d1ea      	bne.n	7a84 <usart_write_buffer_wait+0x38>
    7aae:	4b14      	ldr	r3, [pc, #80]	; (7b00 <usart_write_buffer_wait+0xb4>)
    7ab0:	7e22      	ldrb	r2, [r4, #24]
    7ab2:	423a      	tst	r2, r7
    7ab4:	d1e6      	bne.n	7a84 <usart_write_buffer_wait+0x38>
			} else if (i == USART_TIMEOUT) {
    7ab6:	2b01      	cmp	r3, #1
    7ab8:	d019      	beq.n	7aee <usart_write_buffer_wait+0xa2>
    7aba:	3b01      	subs	r3, #1
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    7abc:	2b00      	cmp	r3, #0
    7abe:	d1f7      	bne.n	7ab0 <usart_write_buffer_wait+0x64>
    7ac0:	e7e0      	b.n	7a84 <usart_write_buffer_wait+0x38>
			data_to_send |= (tx_data[tx_pos++] << 8);
    7ac2:	3602      	adds	r6, #2
    7ac4:	b2b6      	uxth	r6, r6
    7ac6:	9a01      	ldr	r2, [sp, #4]
    7ac8:	5cd3      	ldrb	r3, [r2, r3]
    7aca:	021b      	lsls	r3, r3, #8
    7acc:	4319      	orrs	r1, r3
    7ace:	e7e2      	b.n	7a96 <usart_write_buffer_wait+0x4a>
		if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) {
    7ad0:	7e23      	ldrb	r3, [r4, #24]
    7ad2:	079b      	lsls	r3, r3, #30
    7ad4:	d40d      	bmi.n	7af2 <usart_write_buffer_wait+0xa6>
    7ad6:	4b0a      	ldr	r3, [pc, #40]	; (7b00 <usart_write_buffer_wait+0xb4>)
    7ad8:	2102      	movs	r1, #2
    7ada:	7e22      	ldrb	r2, [r4, #24]
    7adc:	420a      	tst	r2, r1
    7ade:	d10a      	bne.n	7af6 <usart_write_buffer_wait+0xaa>
		} else if (i == USART_TIMEOUT) {
    7ae0:	2b01      	cmp	r3, #1
    7ae2:	d00a      	beq.n	7afa <usart_write_buffer_wait+0xae>
    7ae4:	3b01      	subs	r3, #1
	for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    7ae6:	2b00      	cmp	r3, #0
    7ae8:	d1f7      	bne.n	7ada <usart_write_buffer_wait+0x8e>
	return STATUS_OK;
    7aea:	2000      	movs	r0, #0
    7aec:	e7b8      	b.n	7a60 <usart_write_buffer_wait+0x14>
				return STATUS_ERR_TIMEOUT;
    7aee:	2012      	movs	r0, #18
    7af0:	e7b6      	b.n	7a60 <usart_write_buffer_wait+0x14>
	return STATUS_OK;
    7af2:	2000      	movs	r0, #0
    7af4:	e7b4      	b.n	7a60 <usart_write_buffer_wait+0x14>
    7af6:	2000      	movs	r0, #0
    7af8:	e7b2      	b.n	7a60 <usart_write_buffer_wait+0x14>
			return STATUS_ERR_TIMEOUT;
    7afa:	2012      	movs	r0, #18
    7afc:	e7b0      	b.n	7a60 <usart_write_buffer_wait+0x14>
    7afe:	46c0      	nop			; (mov r8, r8)
    7b00:	0000ffff 	.word	0x0000ffff
    7b04:	000079bd 	.word	0x000079bd

00007b08 <usart_read_buffer_wait>:
 */
enum status_code usart_read_buffer_wait(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    7b08:	b5f0      	push	{r4, r5, r6, r7, lr}
    7b0a:	46d6      	mov	lr, sl
    7b0c:	b500      	push	{lr}
    7b0e:	b084      	sub	sp, #16
    7b10:	0004      	movs	r4, r0
    7b12:	9101      	str	r1, [sp, #4]
	Assert(module);
	Assert(module->hw);

	/* Check if the buffer length is valid */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    7b14:	2017      	movs	r0, #23
	if (length == 0) {
    7b16:	2a00      	cmp	r2, #0
    7b18:	d103      	bne.n	7b22 <usart_read_buffer_wait+0x1a>
			rx_data[rx_pos++] = (received_data >> 8);
		}
	}

	return STATUS_OK;
}
    7b1a:	b004      	add	sp, #16
    7b1c:	bc04      	pop	{r2}
    7b1e:	4692      	mov	sl, r2
    7b20:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (!(module->receiver_enabled)) {
    7b22:	79a3      	ldrb	r3, [r4, #6]
		return STATUS_ERR_DENIED;
    7b24:	3005      	adds	r0, #5
	if (!(module->receiver_enabled)) {
    7b26:	2b00      	cmp	r3, #0
    7b28:	d0f7      	beq.n	7b1a <usart_read_buffer_wait+0x12>
	SercomUsart *const usart_hw = &(module->hw->USART);
    7b2a:	6826      	ldr	r6, [r4, #0]
	while (length--) {
    7b2c:	3a01      	subs	r2, #1
    7b2e:	b293      	uxth	r3, r2
    7b30:	469a      	mov	sl, r3
    7b32:	2500      	movs	r5, #0
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) {
    7b34:	2704      	movs	r7, #4
    7b36:	e019      	b.n	7b6c <usart_read_buffer_wait+0x64>
		uint16_t received_data = 0;
    7b38:	2300      	movs	r3, #0
    7b3a:	aa02      	add	r2, sp, #8
    7b3c:	80d3      	strh	r3, [r2, #6]
		retval = usart_read_wait(module, &received_data);
    7b3e:	1d91      	adds	r1, r2, #6
    7b40:	0020      	movs	r0, r4
    7b42:	4b15      	ldr	r3, [pc, #84]	; (7b98 <usart_read_buffer_wait+0x90>)
    7b44:	4798      	blx	r3
		if (retval != STATUS_OK) {
    7b46:	2800      	cmp	r0, #0
    7b48:	d1e7      	bne.n	7b1a <usart_read_buffer_wait+0x12>
		rx_data[rx_pos++] = received_data;
    7b4a:	1c69      	adds	r1, r5, #1
    7b4c:	b289      	uxth	r1, r1
    7b4e:	ab02      	add	r3, sp, #8
    7b50:	88db      	ldrh	r3, [r3, #6]
    7b52:	9a01      	ldr	r2, [sp, #4]
    7b54:	5553      	strb	r3, [r2, r5]
		if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    7b56:	7962      	ldrb	r2, [r4, #5]
    7b58:	2a01      	cmp	r2, #1
    7b5a:	d014      	beq.n	7b86 <usart_read_buffer_wait+0x7e>
		rx_data[rx_pos++] = received_data;
    7b5c:	000d      	movs	r5, r1
	while (length--) {
    7b5e:	4653      	mov	r3, sl
    7b60:	3b01      	subs	r3, #1
    7b62:	b29b      	uxth	r3, r3
    7b64:	469a      	mov	sl, r3
    7b66:	4b0d      	ldr	r3, [pc, #52]	; (7b9c <usart_read_buffer_wait+0x94>)
    7b68:	459a      	cmp	sl, r3
    7b6a:	d0d6      	beq.n	7b1a <usart_read_buffer_wait+0x12>
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) {
    7b6c:	7e33      	ldrb	r3, [r6, #24]
    7b6e:	423b      	tst	r3, r7
    7b70:	d1e2      	bne.n	7b38 <usart_read_buffer_wait+0x30>
    7b72:	4b0a      	ldr	r3, [pc, #40]	; (7b9c <usart_read_buffer_wait+0x94>)
    7b74:	7e32      	ldrb	r2, [r6, #24]
    7b76:	423a      	tst	r2, r7
    7b78:	d1de      	bne.n	7b38 <usart_read_buffer_wait+0x30>
			} else if (i == USART_TIMEOUT) {
    7b7a:	2b01      	cmp	r3, #1
    7b7c:	d009      	beq.n	7b92 <usart_read_buffer_wait+0x8a>
    7b7e:	3b01      	subs	r3, #1
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    7b80:	2b00      	cmp	r3, #0
    7b82:	d1f7      	bne.n	7b74 <usart_read_buffer_wait+0x6c>
    7b84:	e7d8      	b.n	7b38 <usart_read_buffer_wait+0x30>
			rx_data[rx_pos++] = (received_data >> 8);
    7b86:	3502      	adds	r5, #2
    7b88:	b2ad      	uxth	r5, r5
    7b8a:	0a1b      	lsrs	r3, r3, #8
    7b8c:	9a01      	ldr	r2, [sp, #4]
    7b8e:	5453      	strb	r3, [r2, r1]
    7b90:	e7e5      	b.n	7b5e <usart_read_buffer_wait+0x56>
				return STATUS_ERR_TIMEOUT;
    7b92:	2012      	movs	r0, #18
    7b94:	e7c1      	b.n	7b1a <usart_read_buffer_wait+0x12>
    7b96:	46c0      	nop			; (mov r8, r8)
    7b98:	000079e3 	.word	0x000079e3
    7b9c:	0000ffff 	.word	0x0000ffff

00007ba0 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    7ba0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    7ba2:	0080      	lsls	r0, r0, #2
    7ba4:	4b62      	ldr	r3, [pc, #392]	; (7d30 <_usart_interrupt_handler+0x190>)
    7ba6:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    7ba8:	682c      	ldr	r4, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    7baa:	69e3      	ldr	r3, [r4, #28]
	while (usart_is_syncing(module)) {
    7bac:	2b00      	cmp	r3, #0
    7bae:	d1fc      	bne.n	7baa <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    7bb0:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    7bb2:	7da6      	ldrb	r6, [r4, #22]
    7bb4:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
    7bb6:	2330      	movs	r3, #48	; 0x30
    7bb8:	5ceb      	ldrb	r3, [r5, r3]
    7bba:	2231      	movs	r2, #49	; 0x31
    7bbc:	5caf      	ldrb	r7, [r5, r2]
    7bbe:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    7bc0:	07f3      	lsls	r3, r6, #31
    7bc2:	d522      	bpl.n	7c0a <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
    7bc4:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    7bc6:	b29b      	uxth	r3, r3
    7bc8:	2b00      	cmp	r3, #0
    7bca:	d01c      	beq.n	7c06 <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    7bcc:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    7bce:	7813      	ldrb	r3, [r2, #0]
    7bd0:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    7bd2:	1c51      	adds	r1, r2, #1
    7bd4:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    7bd6:	7969      	ldrb	r1, [r5, #5]
    7bd8:	2901      	cmp	r1, #1
    7bda:	d00e      	beq.n	7bfa <_usart_interrupt_handler+0x5a>
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    7bdc:	b29b      	uxth	r3, r3
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    7bde:	05db      	lsls	r3, r3, #23
    7be0:	0ddb      	lsrs	r3, r3, #23
    7be2:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    7be4:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    7be6:	3b01      	subs	r3, #1
    7be8:	b29b      	uxth	r3, r3
    7bea:	85eb      	strh	r3, [r5, #46]	; 0x2e
    7bec:	2b00      	cmp	r3, #0
    7bee:	d10c      	bne.n	7c0a <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    7bf0:	3301      	adds	r3, #1
    7bf2:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    7bf4:	3301      	adds	r3, #1
    7bf6:	75a3      	strb	r3, [r4, #22]
    7bf8:	e007      	b.n	7c0a <_usart_interrupt_handler+0x6a>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    7bfa:	7851      	ldrb	r1, [r2, #1]
    7bfc:	0209      	lsls	r1, r1, #8
    7bfe:	430b      	orrs	r3, r1
				(module->tx_buffer_ptr)++;
    7c00:	3202      	adds	r2, #2
    7c02:	62aa      	str	r2, [r5, #40]	; 0x28
    7c04:	e7eb      	b.n	7bde <_usart_interrupt_handler+0x3e>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    7c06:	2301      	movs	r3, #1
    7c08:	7523      	strb	r3, [r4, #20]
		}
	}

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    7c0a:	07b3      	lsls	r3, r6, #30
    7c0c:	d506      	bpl.n	7c1c <_usart_interrupt_handler+0x7c>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    7c0e:	2302      	movs	r3, #2
    7c10:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    7c12:	2200      	movs	r2, #0
    7c14:	3331      	adds	r3, #49	; 0x31
    7c16:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    7c18:	07fb      	lsls	r3, r7, #31
    7c1a:	d41a      	bmi.n	7c52 <_usart_interrupt_handler+0xb2>
		}
	}

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    7c1c:	0773      	lsls	r3, r6, #29
    7c1e:	d565      	bpl.n	7cec <_usart_interrupt_handler+0x14c>

		if (module->remaining_rx_buffer_length) {
    7c20:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    7c22:	b29b      	uxth	r3, r3
    7c24:	2b00      	cmp	r3, #0
    7c26:	d05f      	beq.n	7ce8 <_usart_interrupt_handler+0x148>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    7c28:	8b63      	ldrh	r3, [r4, #26]
    7c2a:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    7c2c:	071a      	lsls	r2, r3, #28
    7c2e:	d414      	bmi.n	7c5a <_usart_interrupt_handler+0xba>
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    7c30:	223f      	movs	r2, #63	; 0x3f
    7c32:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    7c34:	2b00      	cmp	r3, #0
    7c36:	d034      	beq.n	7ca2 <_usart_interrupt_handler+0x102>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    7c38:	079a      	lsls	r2, r3, #30
    7c3a:	d511      	bpl.n	7c60 <_usart_interrupt_handler+0xc0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    7c3c:	221a      	movs	r2, #26
    7c3e:	2332      	movs	r3, #50	; 0x32
    7c40:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    7c42:	3b30      	subs	r3, #48	; 0x30
    7c44:	8363      	strh	r3, [r4, #26]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    7c46:	077b      	lsls	r3, r7, #29
    7c48:	d550      	bpl.n	7cec <_usart_interrupt_handler+0x14c>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    7c4a:	0028      	movs	r0, r5
    7c4c:	696b      	ldr	r3, [r5, #20]
    7c4e:	4798      	blx	r3
    7c50:	e04c      	b.n	7cec <_usart_interrupt_handler+0x14c>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    7c52:	0028      	movs	r0, r5
    7c54:	68eb      	ldr	r3, [r5, #12]
    7c56:	4798      	blx	r3
    7c58:	e7e0      	b.n	7c1c <_usart_interrupt_handler+0x7c>
				error_code &= ~SERCOM_USART_STATUS_CTS;
    7c5a:	2237      	movs	r2, #55	; 0x37
    7c5c:	4013      	ands	r3, r2
    7c5e:	e7e9      	b.n	7c34 <_usart_interrupt_handler+0x94>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    7c60:	075a      	lsls	r2, r3, #29
    7c62:	d505      	bpl.n	7c70 <_usart_interrupt_handler+0xd0>
					module->rx_status = STATUS_ERR_OVERFLOW;
    7c64:	221e      	movs	r2, #30
    7c66:	2332      	movs	r3, #50	; 0x32
    7c68:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    7c6a:	3b2e      	subs	r3, #46	; 0x2e
    7c6c:	8363      	strh	r3, [r4, #26]
    7c6e:	e7ea      	b.n	7c46 <_usart_interrupt_handler+0xa6>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    7c70:	07da      	lsls	r2, r3, #31
    7c72:	d505      	bpl.n	7c80 <_usart_interrupt_handler+0xe0>
					module->rx_status = STATUS_ERR_BAD_DATA;
    7c74:	2213      	movs	r2, #19
    7c76:	2332      	movs	r3, #50	; 0x32
    7c78:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    7c7a:	3b31      	subs	r3, #49	; 0x31
    7c7c:	8363      	strh	r3, [r4, #26]
    7c7e:	e7e2      	b.n	7c46 <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    7c80:	06da      	lsls	r2, r3, #27
    7c82:	d505      	bpl.n	7c90 <_usart_interrupt_handler+0xf0>
					module->rx_status = STATUS_ERR_PROTOCOL;
    7c84:	2242      	movs	r2, #66	; 0x42
    7c86:	2332      	movs	r3, #50	; 0x32
    7c88:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    7c8a:	3b22      	subs	r3, #34	; 0x22
    7c8c:	8363      	strh	r3, [r4, #26]
    7c8e:	e7da      	b.n	7c46 <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    7c90:	2220      	movs	r2, #32
    7c92:	421a      	tst	r2, r3
    7c94:	d0d7      	beq.n	7c46 <_usart_interrupt_handler+0xa6>
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    7c96:	3221      	adds	r2, #33	; 0x21
    7c98:	2332      	movs	r3, #50	; 0x32
    7c9a:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    7c9c:	3b12      	subs	r3, #18
    7c9e:	8363      	strh	r3, [r4, #26]
    7ca0:	e7d1      	b.n	7c46 <_usart_interrupt_handler+0xa6>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    7ca2:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    7ca4:	05db      	lsls	r3, r3, #23
    7ca6:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    7ca8:	b2da      	uxtb	r2, r3
    7caa:	6a69      	ldr	r1, [r5, #36]	; 0x24
    7cac:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    7cae:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    7cb0:	1c51      	adds	r1, r2, #1
    7cb2:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    7cb4:	7969      	ldrb	r1, [r5, #5]
    7cb6:	2901      	cmp	r1, #1
    7cb8:	d010      	beq.n	7cdc <_usart_interrupt_handler+0x13c>
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    7cba:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    7cbc:	3b01      	subs	r3, #1
    7cbe:	b29b      	uxth	r3, r3
    7cc0:	85ab      	strh	r3, [r5, #44]	; 0x2c
    7cc2:	2b00      	cmp	r3, #0
    7cc4:	d112      	bne.n	7cec <_usart_interrupt_handler+0x14c>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    7cc6:	3304      	adds	r3, #4
    7cc8:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    7cca:	2200      	movs	r2, #0
    7ccc:	332e      	adds	r3, #46	; 0x2e
    7cce:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    7cd0:	07bb      	lsls	r3, r7, #30
    7cd2:	d50b      	bpl.n	7cec <_usart_interrupt_handler+0x14c>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    7cd4:	0028      	movs	r0, r5
    7cd6:	692b      	ldr	r3, [r5, #16]
    7cd8:	4798      	blx	r3
    7cda:	e007      	b.n	7cec <_usart_interrupt_handler+0x14c>
					*(module->rx_buffer_ptr) = (received_data >> 8);
    7cdc:	0a1b      	lsrs	r3, r3, #8
    7cde:	7053      	strb	r3, [r2, #1]
					module->rx_buffer_ptr += 1;
    7ce0:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    7ce2:	3301      	adds	r3, #1
    7ce4:	626b      	str	r3, [r5, #36]	; 0x24
    7ce6:	e7e8      	b.n	7cba <_usart_interrupt_handler+0x11a>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    7ce8:	2304      	movs	r3, #4
    7cea:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    7cec:	06f3      	lsls	r3, r6, #27
    7cee:	d504      	bpl.n	7cfa <_usart_interrupt_handler+0x15a>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    7cf0:	2310      	movs	r3, #16
    7cf2:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    7cf4:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    7cf6:	06fb      	lsls	r3, r7, #27
    7cf8:	d40e      	bmi.n	7d18 <_usart_interrupt_handler+0x178>
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    7cfa:	06b3      	lsls	r3, r6, #26
    7cfc:	d504      	bpl.n	7d08 <_usart_interrupt_handler+0x168>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    7cfe:	2320      	movs	r3, #32
    7d00:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    7d02:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    7d04:	073b      	lsls	r3, r7, #28
    7d06:	d40b      	bmi.n	7d20 <_usart_interrupt_handler+0x180>
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    7d08:	0733      	lsls	r3, r6, #28
    7d0a:	d504      	bpl.n	7d16 <_usart_interrupt_handler+0x176>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    7d0c:	2308      	movs	r3, #8
    7d0e:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    7d10:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    7d12:	06bb      	lsls	r3, r7, #26
    7d14:	d408      	bmi.n	7d28 <_usart_interrupt_handler+0x188>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
		}
	}
#endif
}
    7d16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    7d18:	0028      	movs	r0, r5
    7d1a:	69eb      	ldr	r3, [r5, #28]
    7d1c:	4798      	blx	r3
    7d1e:	e7ec      	b.n	7cfa <_usart_interrupt_handler+0x15a>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    7d20:	0028      	movs	r0, r5
    7d22:	69ab      	ldr	r3, [r5, #24]
    7d24:	4798      	blx	r3
    7d26:	e7ef      	b.n	7d08 <_usart_interrupt_handler+0x168>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    7d28:	6a2b      	ldr	r3, [r5, #32]
    7d2a:	0028      	movs	r0, r5
    7d2c:	4798      	blx	r3
}
    7d2e:	e7f2      	b.n	7d16 <_usart_interrupt_handler+0x176>
    7d30:	20001cf0 	.word	0x20001cf0

00007d34 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    7d34:	b510      	push	{r4, lr}
	switch (clock_source) {
    7d36:	2808      	cmp	r0, #8
    7d38:	d803      	bhi.n	7d42 <system_clock_source_get_hz+0xe>
    7d3a:	0080      	lsls	r0, r0, #2
    7d3c:	4b1c      	ldr	r3, [pc, #112]	; (7db0 <system_clock_source_get_hz+0x7c>)
    7d3e:	581b      	ldr	r3, [r3, r0]
    7d40:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
    7d42:	2000      	movs	r0, #0
    7d44:	e032      	b.n	7dac <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc.frequency;
    7d46:	4b1b      	ldr	r3, [pc, #108]	; (7db4 <system_clock_source_get_hz+0x80>)
    7d48:	6918      	ldr	r0, [r3, #16]
    7d4a:	e02f      	b.n	7dac <system_clock_source_get_hz+0x78>
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    7d4c:	4b1a      	ldr	r3, [pc, #104]	; (7db8 <system_clock_source_get_hz+0x84>)
    7d4e:	6a1b      	ldr	r3, [r3, #32]
    7d50:	059b      	lsls	r3, r3, #22
    7d52:	0f9b      	lsrs	r3, r3, #30
    7d54:	4819      	ldr	r0, [pc, #100]	; (7dbc <system_clock_source_get_hz+0x88>)
    7d56:	40d8      	lsrs	r0, r3
    7d58:	e028      	b.n	7dac <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc32k.frequency;
    7d5a:	4b16      	ldr	r3, [pc, #88]	; (7db4 <system_clock_source_get_hz+0x80>)
    7d5c:	6958      	ldr	r0, [r3, #20]
    7d5e:	e025      	b.n	7dac <system_clock_source_get_hz+0x78>
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    7d60:	4b14      	ldr	r3, [pc, #80]	; (7db4 <system_clock_source_get_hz+0x80>)
    7d62:	681b      	ldr	r3, [r3, #0]
			return 0;
    7d64:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    7d66:	079b      	lsls	r3, r3, #30
    7d68:	d520      	bpl.n	7dac <system_clock_source_get_hz+0x78>
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    7d6a:	4913      	ldr	r1, [pc, #76]	; (7db8 <system_clock_source_get_hz+0x84>)
    7d6c:	2210      	movs	r2, #16
    7d6e:	68cb      	ldr	r3, [r1, #12]
    7d70:	421a      	tst	r2, r3
    7d72:	d0fc      	beq.n	7d6e <system_clock_source_get_hz+0x3a>
		switch(_system_clock_inst.dfll.control &
    7d74:	4b0f      	ldr	r3, [pc, #60]	; (7db4 <system_clock_source_get_hz+0x80>)
    7d76:	681a      	ldr	r2, [r3, #0]
    7d78:	2324      	movs	r3, #36	; 0x24
    7d7a:	4013      	ands	r3, r2
    7d7c:	2b04      	cmp	r3, #4
    7d7e:	d001      	beq.n	7d84 <system_clock_source_get_hz+0x50>
			return 48000000UL;
    7d80:	480f      	ldr	r0, [pc, #60]	; (7dc0 <system_clock_source_get_hz+0x8c>)
    7d82:	e013      	b.n	7dac <system_clock_source_get_hz+0x78>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    7d84:	2000      	movs	r0, #0
    7d86:	4b0f      	ldr	r3, [pc, #60]	; (7dc4 <system_clock_source_get_hz+0x90>)
    7d88:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    7d8a:	4b0a      	ldr	r3, [pc, #40]	; (7db4 <system_clock_source_get_hz+0x80>)
    7d8c:	689b      	ldr	r3, [r3, #8]
    7d8e:	041b      	lsls	r3, r3, #16
    7d90:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    7d92:	4358      	muls	r0, r3
    7d94:	e00a      	b.n	7dac <system_clock_source_get_hz+0x78>
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    7d96:	2350      	movs	r3, #80	; 0x50
    7d98:	4a07      	ldr	r2, [pc, #28]	; (7db8 <system_clock_source_get_hz+0x84>)
    7d9a:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    7d9c:	2000      	movs	r0, #0
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    7d9e:	075b      	lsls	r3, r3, #29
    7da0:	d504      	bpl.n	7dac <system_clock_source_get_hz+0x78>
		return _system_clock_inst.dpll.frequency;
    7da2:	4b04      	ldr	r3, [pc, #16]	; (7db4 <system_clock_source_get_hz+0x80>)
    7da4:	68d8      	ldr	r0, [r3, #12]
    7da6:	e001      	b.n	7dac <system_clock_source_get_hz+0x78>
		return 32768UL;
    7da8:	2080      	movs	r0, #128	; 0x80
    7daa:	0200      	lsls	r0, r0, #8
	}
}
    7dac:	bd10      	pop	{r4, pc}
    7dae:	46c0      	nop			; (mov r8, r8)
    7db0:	00012cac 	.word	0x00012cac
    7db4:	200000e4 	.word	0x200000e4
    7db8:	40000800 	.word	0x40000800
    7dbc:	007a1200 	.word	0x007a1200
    7dc0:	02dc6c00 	.word	0x02dc6c00
    7dc4:	0000849d 	.word	0x0000849d

00007dc8 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    7dc8:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    7dca:	490c      	ldr	r1, [pc, #48]	; (7dfc <system_clock_source_osc8m_set_config+0x34>)
    7dcc:	6a0b      	ldr	r3, [r1, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    7dce:	7804      	ldrb	r4, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    7dd0:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    7dd2:	7840      	ldrb	r0, [r0, #1]
    7dd4:	2201      	movs	r2, #1
    7dd6:	4010      	ands	r0, r2
    7dd8:	0180      	lsls	r0, r0, #6
    7dda:	2640      	movs	r6, #64	; 0x40
    7ddc:	43b3      	bics	r3, r6
    7dde:	4303      	orrs	r3, r0
    7de0:	402a      	ands	r2, r5
    7de2:	01d2      	lsls	r2, r2, #7
    7de4:	2080      	movs	r0, #128	; 0x80
    7de6:	4383      	bics	r3, r0
    7de8:	4313      	orrs	r3, r2
    7dea:	2203      	movs	r2, #3
    7dec:	4022      	ands	r2, r4
    7dee:	0212      	lsls	r2, r2, #8
    7df0:	4803      	ldr	r0, [pc, #12]	; (7e00 <system_clock_source_osc8m_set_config+0x38>)
    7df2:	4003      	ands	r3, r0
    7df4:	4313      	orrs	r3, r2
    7df6:	620b      	str	r3, [r1, #32]
}
    7df8:	bd70      	pop	{r4, r5, r6, pc}
    7dfa:	46c0      	nop			; (mov r8, r8)
    7dfc:	40000800 	.word	0x40000800
    7e00:	fffffcff 	.word	0xfffffcff

00007e04 <system_clock_source_osc32k_set_config>:
 *
 * \param[in] config  OSC32K configuration structure containing the new config
 */
void system_clock_source_osc32k_set_config(
		struct system_clock_source_osc32k_config *const config)
{
    7e04:	b5f0      	push	{r4, r5, r6, r7, lr}
    7e06:	46ce      	mov	lr, r9
    7e08:	4647      	mov	r7, r8
    7e0a:	b580      	push	{r7, lr}
	SYSCTRL_OSC32K_Type temp = SYSCTRL->OSC32K;
    7e0c:	4b19      	ldr	r3, [pc, #100]	; (7e74 <system_clock_source_osc32k_set_config+0x70>)
    7e0e:	4699      	mov	r9, r3
    7e10:	699b      	ldr	r3, [r3, #24]

	/* Update settings via a temporary struct to reduce register access */
	temp.bit.EN1K     = config->enable_1khz_output;
    7e12:	7841      	ldrb	r1, [r0, #1]
    7e14:	468c      	mov	ip, r1
	temp.bit.EN32K    = config->enable_32khz_output;
	temp.bit.STARTUP  = config->startup_time;
    7e16:	7805      	ldrb	r5, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    7e18:	7906      	ldrb	r6, [r0, #4]
	temp.bit.RUNSTDBY = config->run_in_standby;
    7e1a:	78c7      	ldrb	r7, [r0, #3]
	temp.bit.WRTLOCK  = config->write_once;
    7e1c:	7944      	ldrb	r4, [r0, #5]

	SYSCTRL->OSC32K  = temp;
    7e1e:	7880      	ldrb	r0, [r0, #2]
    7e20:	2101      	movs	r1, #1
    7e22:	4008      	ands	r0, r1
    7e24:	0080      	lsls	r0, r0, #2
    7e26:	2204      	movs	r2, #4
    7e28:	4393      	bics	r3, r2
    7e2a:	4303      	orrs	r3, r0
    7e2c:	4660      	mov	r0, ip
    7e2e:	4008      	ands	r0, r1
    7e30:	00c0      	lsls	r0, r0, #3
    7e32:	3204      	adds	r2, #4
    7e34:	4393      	bics	r3, r2
    7e36:	4303      	orrs	r3, r0
    7e38:	0038      	movs	r0, r7
    7e3a:	4008      	ands	r0, r1
    7e3c:	0180      	lsls	r0, r0, #6
    7e3e:	2740      	movs	r7, #64	; 0x40
    7e40:	43bb      	bics	r3, r7
    7e42:	4303      	orrs	r3, r0
    7e44:	0030      	movs	r0, r6
    7e46:	4008      	ands	r0, r1
    7e48:	01c0      	lsls	r0, r0, #7
    7e4a:	2680      	movs	r6, #128	; 0x80
    7e4c:	43b3      	bics	r3, r6
    7e4e:	4303      	orrs	r3, r0
    7e50:	2007      	movs	r0, #7
    7e52:	4005      	ands	r5, r0
    7e54:	022d      	lsls	r5, r5, #8
    7e56:	4808      	ldr	r0, [pc, #32]	; (7e78 <system_clock_source_osc32k_set_config+0x74>)
    7e58:	4003      	ands	r3, r0
    7e5a:	432b      	orrs	r3, r5
    7e5c:	4021      	ands	r1, r4
    7e5e:	0309      	lsls	r1, r1, #12
    7e60:	4806      	ldr	r0, [pc, #24]	; (7e7c <system_clock_source_osc32k_set_config+0x78>)
    7e62:	4003      	ands	r3, r0
    7e64:	430b      	orrs	r3, r1
    7e66:	464a      	mov	r2, r9
    7e68:	6193      	str	r3, [r2, #24]
}
    7e6a:	bc0c      	pop	{r2, r3}
    7e6c:	4690      	mov	r8, r2
    7e6e:	4699      	mov	r9, r3
    7e70:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7e72:	46c0      	nop			; (mov r8, r8)
    7e74:	40000800 	.word	0x40000800
    7e78:	fffff8ff 	.word	0xfffff8ff
    7e7c:	ffffefff 	.word	0xffffefff

00007e80 <system_clock_source_xosc32k_set_config>:
 *
 * \param[in] config  XOSC32K configuration structure containing the new config
 */
void system_clock_source_xosc32k_set_config(
		struct system_clock_source_xosc32k_config *const config)
{
    7e80:	b5f0      	push	{r4, r5, r6, r7, lr}
    7e82:	46de      	mov	lr, fp
    7e84:	4657      	mov	r7, sl
    7e86:	464e      	mov	r6, r9
    7e88:	4645      	mov	r5, r8
    7e8a:	b5e0      	push	{r5, r6, r7, lr}
    7e8c:	0001      	movs	r1, r0
	SYSCTRL_XOSC32K_Type temp = SYSCTRL->XOSC32K;
    7e8e:	4b26      	ldr	r3, [pc, #152]	; (7f28 <system_clock_source_xosc32k_set_config+0xa8>)
    7e90:	469b      	mov	fp, r3
    7e92:	8a9b      	ldrh	r3, [r3, #20]

	temp.bit.STARTUP = config->startup_time;
    7e94:	7845      	ldrb	r5, [r0, #1]

	if (config->external_clock == SYSTEM_CLOCK_EXTERNAL_CRYSTAL) {
    7e96:	7800      	ldrb	r0, [r0, #0]
    7e98:	4242      	negs	r2, r0
    7e9a:	4142      	adcs	r2, r0
    7e9c:	4691      	mov	r9, r2
		temp.bit.XTALEN = 1;
	} else {
		temp.bit.XTALEN = 0;
	}

	temp.bit.AAMPEN = config->auto_gain_control;
    7e9e:	7888      	ldrb	r0, [r1, #2]
	temp.bit.EN1K = config->enable_1khz_output;
    7ea0:	78ca      	ldrb	r2, [r1, #3]
    7ea2:	4694      	mov	ip, r2
	temp.bit.EN32K = config->enable_32khz_output;
    7ea4:	790a      	ldrb	r2, [r1, #4]
    7ea6:	4690      	mov	r8, r2

	temp.bit.ONDEMAND = config->on_demand;
    7ea8:	7b4e      	ldrb	r6, [r1, #13]
	temp.bit.RUNSTDBY = config->run_in_standby;
    7eaa:	7b0f      	ldrb	r7, [r1, #12]
	temp.bit.WRTLOCK  = config->write_once;
    7eac:	7b8c      	ldrb	r4, [r1, #14]

	/* Cache the new frequency in case the user needs to check the current
	 * operating frequency later */
	_system_clock_inst.xosc32k.frequency = config->frequency;
    7eae:	688a      	ldr	r2, [r1, #8]
    7eb0:	491e      	ldr	r1, [pc, #120]	; (7f2c <system_clock_source_xosc32k_set_config+0xac>)
    7eb2:	614a      	str	r2, [r1, #20]

	SYSCTRL->XOSC32K = temp;
    7eb4:	2101      	movs	r1, #1
    7eb6:	464a      	mov	r2, r9
    7eb8:	0092      	lsls	r2, r2, #2
    7eba:	4691      	mov	r9, r2
    7ebc:	2204      	movs	r2, #4
    7ebe:	4393      	bics	r3, r2
    7ec0:	464a      	mov	r2, r9
    7ec2:	4313      	orrs	r3, r2
    7ec4:	4642      	mov	r2, r8
    7ec6:	400a      	ands	r2, r1
    7ec8:	00d2      	lsls	r2, r2, #3
    7eca:	4690      	mov	r8, r2
    7ecc:	2208      	movs	r2, #8
    7ece:	4393      	bics	r3, r2
    7ed0:	4642      	mov	r2, r8
    7ed2:	4313      	orrs	r3, r2
    7ed4:	4662      	mov	r2, ip
    7ed6:	400a      	ands	r2, r1
    7ed8:	0112      	lsls	r2, r2, #4
    7eda:	4694      	mov	ip, r2
    7edc:	2210      	movs	r2, #16
    7ede:	4393      	bics	r3, r2
    7ee0:	4662      	mov	r2, ip
    7ee2:	4313      	orrs	r3, r2
    7ee4:	4008      	ands	r0, r1
    7ee6:	0140      	lsls	r0, r0, #5
    7ee8:	2220      	movs	r2, #32
    7eea:	4393      	bics	r3, r2
    7eec:	4303      	orrs	r3, r0
    7eee:	400f      	ands	r7, r1
    7ef0:	01bf      	lsls	r7, r7, #6
    7ef2:	2040      	movs	r0, #64	; 0x40
    7ef4:	4383      	bics	r3, r0
    7ef6:	433b      	orrs	r3, r7
    7ef8:	400e      	ands	r6, r1
    7efa:	01f6      	lsls	r6, r6, #7
    7efc:	3040      	adds	r0, #64	; 0x40
    7efe:	4383      	bics	r3, r0
    7f00:	4333      	orrs	r3, r6
    7f02:	3879      	subs	r0, #121	; 0x79
    7f04:	4005      	ands	r5, r0
    7f06:	022d      	lsls	r5, r5, #8
    7f08:	4809      	ldr	r0, [pc, #36]	; (7f30 <system_clock_source_xosc32k_set_config+0xb0>)
    7f0a:	4003      	ands	r3, r0
    7f0c:	432b      	orrs	r3, r5
    7f0e:	4021      	ands	r1, r4
    7f10:	0309      	lsls	r1, r1, #12
    7f12:	4808      	ldr	r0, [pc, #32]	; (7f34 <system_clock_source_xosc32k_set_config+0xb4>)
    7f14:	4003      	ands	r3, r0
    7f16:	430b      	orrs	r3, r1
    7f18:	465a      	mov	r2, fp
    7f1a:	8293      	strh	r3, [r2, #20]
}
    7f1c:	bc3c      	pop	{r2, r3, r4, r5}
    7f1e:	4690      	mov	r8, r2
    7f20:	4699      	mov	r9, r3
    7f22:	46a2      	mov	sl, r4
    7f24:	46ab      	mov	fp, r5
    7f26:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7f28:	40000800 	.word	0x40000800
    7f2c:	200000e4 	.word	0x200000e4
    7f30:	fffff8ff 	.word	0xfffff8ff
    7f34:	ffffefff 	.word	0xffffefff

00007f38 <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    7f38:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    7f3a:	7a03      	ldrb	r3, [r0, #8]
    7f3c:	069b      	lsls	r3, r3, #26
    7f3e:	0c1b      	lsrs	r3, r3, #16
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
    7f40:	8942      	ldrh	r2, [r0, #10]
    7f42:	0592      	lsls	r2, r2, #22
    7f44:	0d92      	lsrs	r2, r2, #22
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    7f46:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.val =
    7f48:	4918      	ldr	r1, [pc, #96]	; (7fac <system_clock_source_dfll_set_config+0x74>)
    7f4a:	604b      	str	r3, [r1, #4]

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    7f4c:	7983      	ldrb	r3, [r0, #6]
    7f4e:	79c2      	ldrb	r2, [r0, #7]
    7f50:	4313      	orrs	r3, r2
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
    7f52:	8842      	ldrh	r2, [r0, #2]
    7f54:	8884      	ldrh	r4, [r0, #4]
    7f56:	4322      	orrs	r2, r4
    7f58:	4313      	orrs	r3, r2
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
    7f5a:	7842      	ldrb	r2, [r0, #1]
    7f5c:	01d2      	lsls	r2, r2, #7
			(uint32_t)config->chill_cycle     |
    7f5e:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.control =
    7f60:	600b      	str	r3, [r1, #0]

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    7f62:	7803      	ldrb	r3, [r0, #0]
    7f64:	2b04      	cmp	r3, #4
    7f66:	d011      	beq.n	7f8c <system_clock_source_dfll_set_config+0x54>
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    7f68:	2b20      	cmp	r3, #32
    7f6a:	d10e      	bne.n	7f8a <system_clock_source_dfll_set_config+0x52>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    7f6c:	7b03      	ldrb	r3, [r0, #12]
    7f6e:	069b      	lsls	r3, r3, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    7f70:	8a02      	ldrh	r2, [r0, #16]
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    7f72:	4313      	orrs	r3, r2
    7f74:	89c2      	ldrh	r2, [r0, #14]
    7f76:	0412      	lsls	r2, r2, #16
    7f78:	490d      	ldr	r1, [pc, #52]	; (7fb0 <system_clock_source_dfll_set_config+0x78>)
    7f7a:	400a      	ands	r2, r1
    7f7c:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
    7f7e:	4a0b      	ldr	r2, [pc, #44]	; (7fac <system_clock_source_dfll_set_config+0x74>)
    7f80:	6093      	str	r3, [r2, #8]

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    7f82:	6811      	ldr	r1, [r2, #0]
    7f84:	4b0b      	ldr	r3, [pc, #44]	; (7fb4 <system_clock_source_dfll_set_config+0x7c>)
    7f86:	430b      	orrs	r3, r1
    7f88:	6013      	str	r3, [r2, #0]
				SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
    7f8a:	bd10      	pop	{r4, pc}
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    7f8c:	7b03      	ldrb	r3, [r0, #12]
    7f8e:	069b      	lsls	r3, r3, #26
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    7f90:	8a02      	ldrh	r2, [r0, #16]
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    7f92:	4313      	orrs	r3, r2
    7f94:	89c2      	ldrh	r2, [r0, #14]
    7f96:	0412      	lsls	r2, r2, #16
    7f98:	4905      	ldr	r1, [pc, #20]	; (7fb0 <system_clock_source_dfll_set_config+0x78>)
    7f9a:	400a      	ands	r2, r1
    7f9c:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
    7f9e:	4a03      	ldr	r2, [pc, #12]	; (7fac <system_clock_source_dfll_set_config+0x74>)
    7fa0:	6093      	str	r3, [r2, #8]
		_system_clock_inst.dfll.control |= config->loop_mode;
    7fa2:	6813      	ldr	r3, [r2, #0]
    7fa4:	2104      	movs	r1, #4
    7fa6:	430b      	orrs	r3, r1
    7fa8:	6013      	str	r3, [r2, #0]
    7faa:	e7ee      	b.n	7f8a <system_clock_source_dfll_set_config+0x52>
    7fac:	200000e4 	.word	0x200000e4
    7fb0:	03ff0000 	.word	0x03ff0000
    7fb4:	00000424 	.word	0x00000424

00007fb8 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    7fb8:	2808      	cmp	r0, #8
    7fba:	d803      	bhi.n	7fc4 <system_clock_source_enable+0xc>
    7fbc:	0080      	lsls	r0, r0, #2
    7fbe:	4b25      	ldr	r3, [pc, #148]	; (8054 <system_clock_source_enable+0x9c>)
    7fc0:	581b      	ldr	r3, [r3, r0]
    7fc2:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    7fc4:	2017      	movs	r0, #23
    7fc6:	e044      	b.n	8052 <system_clock_source_enable+0x9a>
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    7fc8:	4a23      	ldr	r2, [pc, #140]	; (8058 <system_clock_source_enable+0xa0>)
    7fca:	6a13      	ldr	r3, [r2, #32]
    7fcc:	2102      	movs	r1, #2
    7fce:	430b      	orrs	r3, r1
    7fd0:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    7fd2:	2000      	movs	r0, #0
    7fd4:	e03d      	b.n	8052 <system_clock_source_enable+0x9a>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    7fd6:	4a20      	ldr	r2, [pc, #128]	; (8058 <system_clock_source_enable+0xa0>)
    7fd8:	6993      	ldr	r3, [r2, #24]
    7fda:	2102      	movs	r1, #2
    7fdc:	430b      	orrs	r3, r1
    7fde:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
    7fe0:	2000      	movs	r0, #0
		break;
    7fe2:	e036      	b.n	8052 <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    7fe4:	4a1c      	ldr	r2, [pc, #112]	; (8058 <system_clock_source_enable+0xa0>)
    7fe6:	8a13      	ldrh	r3, [r2, #16]
    7fe8:	2102      	movs	r1, #2
    7fea:	430b      	orrs	r3, r1
    7fec:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
    7fee:	2000      	movs	r0, #0
		break;
    7ff0:	e02f      	b.n	8052 <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    7ff2:	4a19      	ldr	r2, [pc, #100]	; (8058 <system_clock_source_enable+0xa0>)
    7ff4:	8a93      	ldrh	r3, [r2, #20]
    7ff6:	2102      	movs	r1, #2
    7ff8:	430b      	orrs	r3, r1
    7ffa:	8293      	strh	r3, [r2, #20]
	return STATUS_OK;
    7ffc:	2000      	movs	r0, #0
		break;
    7ffe:	e028      	b.n	8052 <system_clock_source_enable+0x9a>
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    8000:	4916      	ldr	r1, [pc, #88]	; (805c <system_clock_source_enable+0xa4>)
    8002:	680b      	ldr	r3, [r1, #0]
    8004:	2202      	movs	r2, #2
    8006:	4313      	orrs	r3, r2
    8008:	600b      	str	r3, [r1, #0]
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    800a:	4b13      	ldr	r3, [pc, #76]	; (8058 <system_clock_source_enable+0xa0>)
    800c:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    800e:	0019      	movs	r1, r3
    8010:	320e      	adds	r2, #14
    8012:	68cb      	ldr	r3, [r1, #12]
    8014:	421a      	tst	r2, r3
    8016:	d0fc      	beq.n	8012 <system_clock_source_enable+0x5a>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    8018:	4a10      	ldr	r2, [pc, #64]	; (805c <system_clock_source_enable+0xa4>)
    801a:	6891      	ldr	r1, [r2, #8]
    801c:	4b0e      	ldr	r3, [pc, #56]	; (8058 <system_clock_source_enable+0xa0>)
    801e:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    8020:	6852      	ldr	r2, [r2, #4]
    8022:	629a      	str	r2, [r3, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = 0;
    8024:	2200      	movs	r2, #0
    8026:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    8028:	0019      	movs	r1, r3
    802a:	3210      	adds	r2, #16
    802c:	68cb      	ldr	r3, [r1, #12]
    802e:	421a      	tst	r2, r3
    8030:	d0fc      	beq.n	802c <system_clock_source_enable+0x74>
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    8032:	4b0a      	ldr	r3, [pc, #40]	; (805c <system_clock_source_enable+0xa4>)
    8034:	681b      	ldr	r3, [r3, #0]
    8036:	b29b      	uxth	r3, r3
    8038:	4a07      	ldr	r2, [pc, #28]	; (8058 <system_clock_source_enable+0xa0>)
    803a:	8493      	strh	r3, [r2, #36]	; 0x24
	return STATUS_OK;
    803c:	2000      	movs	r0, #0
    803e:	e008      	b.n	8052 <system_clock_source_enable+0x9a>
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    8040:	4905      	ldr	r1, [pc, #20]	; (8058 <system_clock_source_enable+0xa0>)
    8042:	2244      	movs	r2, #68	; 0x44
    8044:	5c8b      	ldrb	r3, [r1, r2]
    8046:	2002      	movs	r0, #2
    8048:	4303      	orrs	r3, r0
    804a:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
    804c:	2000      	movs	r0, #0
		break;
    804e:	e000      	b.n	8052 <system_clock_source_enable+0x9a>
		return STATUS_OK;
    8050:	2000      	movs	r0, #0
}
    8052:	4770      	bx	lr
    8054:	00012cd0 	.word	0x00012cd0
    8058:	40000800 	.word	0x40000800
    805c:	200000e4 	.word	0x200000e4

00008060 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    8060:	b5f0      	push	{r4, r5, r6, r7, lr}
    8062:	46de      	mov	lr, fp
    8064:	4657      	mov	r7, sl
    8066:	464e      	mov	r6, r9
    8068:	4645      	mov	r5, r8
    806a:	b5e0      	push	{r5, r6, r7, lr}
    806c:	b091      	sub	sp, #68	; 0x44
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    806e:	22c2      	movs	r2, #194	; 0xc2
    8070:	00d2      	lsls	r2, r2, #3
    8072:	4b65      	ldr	r3, [pc, #404]	; (8208 <system_clock_init+0x1a8>)
    8074:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    8076:	4a65      	ldr	r2, [pc, #404]	; (820c <system_clock_init+0x1ac>)
    8078:	6853      	ldr	r3, [r2, #4]
    807a:	211e      	movs	r1, #30
    807c:	438b      	bics	r3, r1
    807e:	391a      	subs	r1, #26
    8080:	430b      	orrs	r3, r1
    8082:	6053      	str	r3, [r2, #4]
	gclk_conf.source_generator = GCLK_GENERATOR_3;
    8084:	2203      	movs	r2, #3
    8086:	ab01      	add	r3, sp, #4
    8088:	701a      	strb	r2, [r3, #0]
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    808a:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    808c:	4d60      	ldr	r5, [pc, #384]	; (8210 <system_clock_init+0x1b0>)
    808e:	b2e0      	uxtb	r0, r4
    8090:	a901      	add	r1, sp, #4
    8092:	47a8      	blx	r5
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    8094:	3401      	adds	r4, #1
    8096:	2c25      	cmp	r4, #37	; 0x25
    8098:	d1f9      	bne.n	808e <system_clock_init+0x2e>
	config->external_clock      = SYSTEM_CLOCK_EXTERNAL_CRYSTAL;
    809a:	a80c      	add	r0, sp, #48	; 0x30
    809c:	2300      	movs	r3, #0
    809e:	7003      	strb	r3, [r0, #0]
	config->frequency           = 32768UL;
    80a0:	2280      	movs	r2, #128	; 0x80
    80a2:	0212      	lsls	r2, r2, #8
    80a4:	6082      	str	r2, [r0, #8]
	config->enable_1khz_output  = false;
    80a6:	70c3      	strb	r3, [r0, #3]
	config->enable_32khz_output = true;
    80a8:	2201      	movs	r2, #1
    80aa:	7102      	strb	r2, [r0, #4]
	config->run_in_standby      = false;
    80ac:	7303      	strb	r3, [r0, #12]
	config->write_once          = false;
    80ae:	7383      	strb	r3, [r0, #14]
	struct system_clock_source_xosc32k_config xosc32k_conf;
	system_clock_source_xosc32k_get_config_defaults(&xosc32k_conf);

	xosc32k_conf.frequency           = 32768UL;
	xosc32k_conf.external_clock      = CONF_CLOCK_XOSC32K_EXTERNAL_CRYSTAL;
	xosc32k_conf.startup_time        = CONF_CLOCK_XOSC32K_STARTUP_TIME;
    80b0:	2106      	movs	r1, #6
    80b2:	7041      	strb	r1, [r0, #1]
	xosc32k_conf.auto_gain_control   = CONF_CLOCK_XOSC32K_AUTO_AMPLITUDE_CONTROL;
    80b4:	7082      	strb	r2, [r0, #2]
	xosc32k_conf.enable_1khz_output  = CONF_CLOCK_XOSC32K_ENABLE_1KHZ_OUPUT;
	xosc32k_conf.enable_32khz_output = CONF_CLOCK_XOSC32K_ENABLE_32KHZ_OUTPUT;
	xosc32k_conf.on_demand           = false;
    80b6:	7343      	strb	r3, [r0, #13]
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
    80b8:	4b56      	ldr	r3, [pc, #344]	; (8214 <system_clock_init+0x1b4>)
    80ba:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
    80bc:	2005      	movs	r0, #5
    80be:	4b56      	ldr	r3, [pc, #344]	; (8218 <system_clock_init+0x1b8>)
    80c0:	4798      	blx	r3
	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    80c2:	4951      	ldr	r1, [pc, #324]	; (8208 <system_clock_init+0x1a8>)
    80c4:	2202      	movs	r2, #2
    80c6:	68cb      	ldr	r3, [r1, #12]
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC32K));
    80c8:	421a      	tst	r2, r3
    80ca:	d0fc      	beq.n	80c6 <system_clock_init+0x66>
	if (CONF_CLOCK_XOSC32K_ON_DEMAND) {
		SYSCTRL->XOSC32K.bit.ONDEMAND = 1;
    80cc:	494e      	ldr	r1, [pc, #312]	; (8208 <system_clock_init+0x1a8>)
    80ce:	8a8b      	ldrh	r3, [r1, #20]
    80d0:	2280      	movs	r2, #128	; 0x80
    80d2:	4313      	orrs	r3, r2
    80d4:	828b      	strh	r3, [r1, #20]


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
			((*(uint32_t *)SYSCTRL_FUSES_OSC32K_ADDR >>
    80d6:	4c51      	ldr	r4, [pc, #324]	; (821c <system_clock_init+0x1bc>)
			SYSCTRL_FUSES_OSC32K_Pos) & 0x7Ful);
    80d8:	6823      	ldr	r3, [r4, #0]
    80da:	04db      	lsls	r3, r3, #19
	SYSCTRL->OSC32K.bit.CALIB =
    80dc:	698a      	ldr	r2, [r1, #24]
    80de:	0e5b      	lsrs	r3, r3, #25
    80e0:	041b      	lsls	r3, r3, #16
    80e2:	484f      	ldr	r0, [pc, #316]	; (8220 <system_clock_init+0x1c0>)
    80e4:	4002      	ands	r2, r0
    80e6:	4313      	orrs	r3, r2
    80e8:	618b      	str	r3, [r1, #24]
	config->enable_1khz_output  = true;
    80ea:	a80a      	add	r0, sp, #40	; 0x28
    80ec:	2301      	movs	r3, #1
    80ee:	7043      	strb	r3, [r0, #1]
	config->enable_32khz_output = true;
    80f0:	7083      	strb	r3, [r0, #2]
	config->on_demand           = true;
    80f2:	7103      	strb	r3, [r0, #4]
	config->startup_time        = SYSTEM_OSC32K_STARTUP_130;
    80f4:	2207      	movs	r2, #7
    80f6:	7002      	strb	r2, [r0, #0]
	config->write_once          = false;
    80f8:	2500      	movs	r5, #0
    80fa:	7145      	strb	r5, [r0, #5]

	osc32k_conf.startup_time        = CONF_CLOCK_OSC32K_STARTUP_TIME;
	osc32k_conf.enable_1khz_output  = CONF_CLOCK_OSC32K_ENABLE_1KHZ_OUTPUT;
	osc32k_conf.enable_32khz_output = CONF_CLOCK_OSC32K_ENABLE_32KHZ_OUTPUT;
	osc32k_conf.on_demand           = CONF_CLOCK_OSC32K_ON_DEMAND;
	osc32k_conf.run_in_standby      = CONF_CLOCK_OSC32K_RUN_IN_STANDBY;
    80fc:	70c3      	strb	r3, [r0, #3]

	system_clock_source_osc32k_set_config(&osc32k_conf);
    80fe:	4b49      	ldr	r3, [pc, #292]	; (8224 <system_clock_init+0x1c4>)
    8100:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC32K);
    8102:	2004      	movs	r0, #4
    8104:	4b44      	ldr	r3, [pc, #272]	; (8218 <system_clock_init+0x1b8>)
    8106:	4798      	blx	r3
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    8108:	ab05      	add	r3, sp, #20
    810a:	2200      	movs	r2, #0
    810c:	805d      	strh	r5, [r3, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    810e:	809d      	strh	r5, [r3, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    8110:	719a      	strb	r2, [r3, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    8112:	71da      	strb	r2, [r3, #7]
	config->fine_value      = 0xff / 4; /* Midpoint */
    8114:	213f      	movs	r1, #63	; 0x3f
    8116:	8159      	strh	r1, [r3, #10]
	/* DFLL Config (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
    8118:	393b      	subs	r1, #59	; 0x3b
    811a:	7019      	strb	r1, [r3, #0]
	dfll_conf.on_demand      = false;
    811c:	705a      	strb	r2, [r3, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    58 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP4)
    811e:	6823      	ldr	r3, [r4, #0]
    8120:	0e9b      	lsrs	r3, r3, #26
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the coarse calibration value is not correct. */
	if (coarse == 0x3f) {
    8122:	2b3f      	cmp	r3, #63	; 0x3f
    8124:	d06d      	beq.n	8202 <system_clock_init+0x1a2>
		coarse = 0x1f;
	}
	dfll_conf.coarse_value = coarse;
    8126:	a805      	add	r0, sp, #20
    8128:	7203      	strb	r3, [r0, #8]
#  else
	dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;
#  endif

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
    812a:	4b3f      	ldr	r3, [pc, #252]	; (8228 <system_clock_init+0x1c8>)
    812c:	8203      	strh	r3, [r0, #16]
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    812e:	2303      	movs	r3, #3
    8130:	4699      	mov	r9, r3
    8132:	7303      	strb	r3, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    8134:	231f      	movs	r3, #31
    8136:	81c3      	strh	r3, [r0, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    8138:	4b3c      	ldr	r3, [pc, #240]	; (822c <system_clock_init+0x1cc>)
    813a:	4798      	blx	r3
	config->run_in_standby  = false;
    813c:	a804      	add	r0, sp, #16
    813e:	2500      	movs	r5, #0
    8140:	7045      	strb	r5, [r0, #1]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    8142:	7005      	strb	r5, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
    8144:	7085      	strb	r5, [r0, #2]
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    8146:	4b3a      	ldr	r3, [pc, #232]	; (8230 <system_clock_init+0x1d0>)
    8148:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    814a:	2006      	movs	r0, #6
    814c:	4b32      	ldr	r3, [pc, #200]	; (8218 <system_clock_init+0x1b8>)
    814e:	469a      	mov	sl, r3
    8150:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    8152:	4b38      	ldr	r3, [pc, #224]	; (8234 <system_clock_init+0x1d4>)
    8154:	4798      	blx	r3
	config->high_when_disabled = false;
    8156:	ac01      	add	r4, sp, #4
    8158:	7065      	strb	r5, [r4, #1]
	config->run_in_standby     = false;
    815a:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    815c:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    815e:	2305      	movs	r3, #5
    8160:	7023      	strb	r3, [r4, #0]
    8162:	331b      	adds	r3, #27
    8164:	4698      	mov	r8, r3
    8166:	6063      	str	r3, [r4, #4]
    8168:	0021      	movs	r1, r4
    816a:	2001      	movs	r0, #1
    816c:	4f32      	ldr	r7, [pc, #200]	; (8238 <system_clock_init+0x1d8>)
    816e:	47b8      	blx	r7
    8170:	2001      	movs	r0, #1
    8172:	4e32      	ldr	r6, [pc, #200]	; (823c <system_clock_init+0x1dc>)
    8174:	47b0      	blx	r6
	config->high_when_disabled = false;
    8176:	7065      	strb	r5, [r4, #1]
	config->output_enable      = false;
    8178:	7265      	strb	r5, [r4, #9]
    817a:	2304      	movs	r3, #4
    817c:	7023      	strb	r3, [r4, #0]
    817e:	4643      	mov	r3, r8
    8180:	6063      	str	r3, [r4, #4]
    8182:	3b1f      	subs	r3, #31
    8184:	469b      	mov	fp, r3
    8186:	7223      	strb	r3, [r4, #8]
    8188:	0021      	movs	r1, r4
    818a:	2002      	movs	r0, #2
    818c:	47b8      	blx	r7
    818e:	2002      	movs	r0, #2
    8190:	47b0      	blx	r6
	config->high_when_disabled = false;
    8192:	7065      	strb	r5, [r4, #1]
	config->run_in_standby     = false;
    8194:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    8196:	7265      	strb	r5, [r4, #9]
    8198:	464b      	mov	r3, r9
    819a:	7023      	strb	r3, [r4, #0]
    819c:	4643      	mov	r3, r8
    819e:	6063      	str	r3, [r4, #4]
    81a0:	0021      	movs	r1, r4
    81a2:	2004      	movs	r0, #4
    81a4:	47b8      	blx	r7
    81a6:	2004      	movs	r0, #4
    81a8:	47b0      	blx	r6
	/* Enable DFLL reference clock if in closed loop mode */
	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		struct system_gclk_chan_config dfll_gclk_chan_conf;

		system_gclk_chan_get_config_defaults(&dfll_gclk_chan_conf);
		dfll_gclk_chan_conf.source_generator = CONF_CLOCK_DFLL_SOURCE_GCLK_GENERATOR;
    81aa:	465b      	mov	r3, fp
    81ac:	7023      	strb	r3, [r4, #0]
		system_gclk_chan_set_config(SYSCTRL_GCLK_ID_DFLL48, &dfll_gclk_chan_conf);
    81ae:	0021      	movs	r1, r4
    81b0:	2000      	movs	r0, #0
    81b2:	4b17      	ldr	r3, [pc, #92]	; (8210 <system_clock_init+0x1b0>)
    81b4:	4798      	blx	r3
		system_gclk_chan_enable(SYSCTRL_GCLK_ID_DFLL48);
    81b6:	2000      	movs	r0, #0
    81b8:	4b21      	ldr	r3, [pc, #132]	; (8240 <system_clock_init+0x1e0>)
    81ba:	4798      	blx	r3
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    81bc:	2007      	movs	r0, #7
    81be:	47d0      	blx	sl
	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    81c0:	4911      	ldr	r1, [pc, #68]	; (8208 <system_clock_init+0x1a8>)
    81c2:	22d0      	movs	r2, #208	; 0xd0
    81c4:	68cb      	ldr	r3, [r1, #12]
    81c6:	4013      	ands	r3, r2
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    81c8:	2bd0      	cmp	r3, #208	; 0xd0
    81ca:	d1fb      	bne.n	81c4 <system_clock_init+0x164>
	PM->CPUSEL.reg = (uint32_t)divider;
    81cc:	4a1d      	ldr	r2, [pc, #116]	; (8244 <system_clock_init+0x1e4>)
    81ce:	2300      	movs	r3, #0
    81d0:	7213      	strb	r3, [r2, #8]
			PM->APBASEL.reg = (uint32_t)divider;
    81d2:	7253      	strb	r3, [r2, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
    81d4:	7293      	strb	r3, [r2, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
    81d6:	72d3      	strb	r3, [r2, #11]
	config->division_factor    = 1;
    81d8:	a901      	add	r1, sp, #4
    81da:	2201      	movs	r2, #1
    81dc:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
    81de:	704b      	strb	r3, [r1, #1]
	config->run_in_standby     = false;
    81e0:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    81e2:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    81e4:	3307      	adds	r3, #7
    81e6:	700b      	strb	r3, [r1, #0]
    81e8:	2000      	movs	r0, #0
    81ea:	4b13      	ldr	r3, [pc, #76]	; (8238 <system_clock_init+0x1d8>)
    81ec:	4798      	blx	r3
    81ee:	2000      	movs	r0, #0
    81f0:	4b12      	ldr	r3, [pc, #72]	; (823c <system_clock_init+0x1dc>)
    81f2:	4798      	blx	r3
#endif
}
    81f4:	b011      	add	sp, #68	; 0x44
    81f6:	bc3c      	pop	{r2, r3, r4, r5}
    81f8:	4690      	mov	r8, r2
    81fa:	4699      	mov	r9, r3
    81fc:	46a2      	mov	sl, r4
    81fe:	46ab      	mov	fp, r5
    8200:	bdf0      	pop	{r4, r5, r6, r7, pc}
		coarse = 0x1f;
    8202:	3b20      	subs	r3, #32
    8204:	e78f      	b.n	8126 <system_clock_init+0xc6>
    8206:	46c0      	nop			; (mov r8, r8)
    8208:	40000800 	.word	0x40000800
    820c:	41004000 	.word	0x41004000
    8210:	00008481 	.word	0x00008481
    8214:	00007e81 	.word	0x00007e81
    8218:	00007fb9 	.word	0x00007fb9
    821c:	00806024 	.word	0x00806024
    8220:	ff80ffff 	.word	0xff80ffff
    8224:	00007e05 	.word	0x00007e05
    8228:	ffffb71b 	.word	0xffffb71b
    822c:	00007f39 	.word	0x00007f39
    8230:	00007dc9 	.word	0x00007dc9
    8234:	00008249 	.word	0x00008249
    8238:	0000826d 	.word	0x0000826d
    823c:	00008325 	.word	0x00008325
    8240:	000083f5 	.word	0x000083f5
    8244:	40000400 	.word	0x40000400

00008248 <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
    8248:	4a06      	ldr	r2, [pc, #24]	; (8264 <system_gclk_init+0x1c>)
    824a:	6993      	ldr	r3, [r2, #24]
    824c:	2108      	movs	r1, #8
    824e:	430b      	orrs	r3, r1
    8250:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    8252:	2201      	movs	r2, #1
    8254:	4b04      	ldr	r3, [pc, #16]	; (8268 <system_gclk_init+0x20>)
    8256:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    8258:	0019      	movs	r1, r3
    825a:	780b      	ldrb	r3, [r1, #0]
    825c:	4213      	tst	r3, r2
    825e:	d1fc      	bne.n	825a <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    8260:	4770      	bx	lr
    8262:	46c0      	nop			; (mov r8, r8)
    8264:	40000400 	.word	0x40000400
    8268:	40000c00 	.word	0x40000c00

0000826c <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    826c:	b570      	push	{r4, r5, r6, lr}
    826e:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    8270:	0004      	movs	r4, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    8272:	780d      	ldrb	r5, [r1, #0]
    8274:	022d      	lsls	r5, r5, #8
    8276:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    8278:	784b      	ldrb	r3, [r1, #1]
    827a:	2b00      	cmp	r3, #0
    827c:	d002      	beq.n	8284 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    827e:	2380      	movs	r3, #128	; 0x80
    8280:	02db      	lsls	r3, r3, #11
    8282:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    8284:	7a4b      	ldrb	r3, [r1, #9]
    8286:	2b00      	cmp	r3, #0
    8288:	d002      	beq.n	8290 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    828a:	2380      	movs	r3, #128	; 0x80
    828c:	031b      	lsls	r3, r3, #12
    828e:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    8290:	6848      	ldr	r0, [r1, #4]
    8292:	2801      	cmp	r0, #1
    8294:	d910      	bls.n	82b8 <system_gclk_gen_set_config+0x4c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    8296:	1e43      	subs	r3, r0, #1
    8298:	4218      	tst	r0, r3
    829a:	d134      	bne.n	8306 <system_gclk_gen_set_config+0x9a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    829c:	2802      	cmp	r0, #2
    829e:	d930      	bls.n	8302 <system_gclk_gen_set_config+0x96>
    82a0:	2302      	movs	r3, #2
    82a2:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    82a4:	3201      	adds	r2, #1
						mask <<= 1) {
    82a6:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    82a8:	4298      	cmp	r0, r3
    82aa:	d8fb      	bhi.n	82a4 <system_gclk_gen_set_config+0x38>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    82ac:	0212      	lsls	r2, r2, #8
    82ae:	4332      	orrs	r2, r6
    82b0:	0014      	movs	r4, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    82b2:	2380      	movs	r3, #128	; 0x80
    82b4:	035b      	lsls	r3, r3, #13
    82b6:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    82b8:	7a0b      	ldrb	r3, [r1, #8]
    82ba:	2b00      	cmp	r3, #0
    82bc:	d002      	beq.n	82c4 <system_gclk_gen_set_config+0x58>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    82be:	2380      	movs	r3, #128	; 0x80
    82c0:	039b      	lsls	r3, r3, #14
    82c2:	431d      	orrs	r5, r3
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    82c4:	4a13      	ldr	r2, [pc, #76]	; (8314 <system_gclk_gen_set_config+0xa8>)
    82c6:	7853      	ldrb	r3, [r2, #1]
	}

	while (system_gclk_is_syncing()) {
    82c8:	b25b      	sxtb	r3, r3
    82ca:	2b00      	cmp	r3, #0
    82cc:	dbfb      	blt.n	82c6 <system_gclk_gen_set_config+0x5a>
	cpu_irq_enter_critical();
    82ce:	4b12      	ldr	r3, [pc, #72]	; (8318 <system_gclk_gen_set_config+0xac>)
    82d0:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    82d2:	4b12      	ldr	r3, [pc, #72]	; (831c <system_gclk_gen_set_config+0xb0>)
    82d4:	701e      	strb	r6, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    82d6:	4a0f      	ldr	r2, [pc, #60]	; (8314 <system_gclk_gen_set_config+0xa8>)
    82d8:	7853      	ldrb	r3, [r2, #1]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    82da:	b25b      	sxtb	r3, r3
    82dc:	2b00      	cmp	r3, #0
    82de:	dbfb      	blt.n	82d8 <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    82e0:	4b0c      	ldr	r3, [pc, #48]	; (8314 <system_gclk_gen_set_config+0xa8>)
    82e2:	609c      	str	r4, [r3, #8]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    82e4:	001a      	movs	r2, r3
    82e6:	7853      	ldrb	r3, [r2, #1]

	while (system_gclk_is_syncing()) {
    82e8:	b25b      	sxtb	r3, r3
    82ea:	2b00      	cmp	r3, #0
    82ec:	dbfb      	blt.n	82e6 <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    82ee:	4a09      	ldr	r2, [pc, #36]	; (8314 <system_gclk_gen_set_config+0xa8>)
    82f0:	6853      	ldr	r3, [r2, #4]
    82f2:	2180      	movs	r1, #128	; 0x80
    82f4:	0249      	lsls	r1, r1, #9
    82f6:	400b      	ands	r3, r1
    82f8:	431d      	orrs	r5, r3
    82fa:	6055      	str	r5, [r2, #4]
	cpu_irq_leave_critical();
    82fc:	4b08      	ldr	r3, [pc, #32]	; (8320 <system_gclk_gen_set_config+0xb4>)
    82fe:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    8300:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
    8302:	2200      	movs	r2, #0
    8304:	e7d2      	b.n	82ac <system_gclk_gen_set_config+0x40>
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    8306:	0204      	lsls	r4, r0, #8
			new_gendiv_config  |=
    8308:	4334      	orrs	r4, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    830a:	2380      	movs	r3, #128	; 0x80
    830c:	029b      	lsls	r3, r3, #10
    830e:	431d      	orrs	r5, r3
    8310:	e7d2      	b.n	82b8 <system_gclk_gen_set_config+0x4c>
    8312:	46c0      	nop			; (mov r8, r8)
    8314:	40000c00 	.word	0x40000c00
    8318:	00006291 	.word	0x00006291
    831c:	40000c08 	.word	0x40000c08
    8320:	000062d1 	.word	0x000062d1

00008324 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    8324:	b510      	push	{r4, lr}
    8326:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    8328:	4a0b      	ldr	r2, [pc, #44]	; (8358 <system_gclk_gen_enable+0x34>)
    832a:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    832c:	b25b      	sxtb	r3, r3
    832e:	2b00      	cmp	r3, #0
    8330:	dbfb      	blt.n	832a <system_gclk_gen_enable+0x6>
	cpu_irq_enter_critical();
    8332:	4b0a      	ldr	r3, [pc, #40]	; (835c <system_gclk_gen_enable+0x38>)
    8334:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    8336:	4b0a      	ldr	r3, [pc, #40]	; (8360 <system_gclk_gen_enable+0x3c>)
    8338:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    833a:	4a07      	ldr	r2, [pc, #28]	; (8358 <system_gclk_gen_enable+0x34>)
    833c:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    833e:	b25b      	sxtb	r3, r3
    8340:	2b00      	cmp	r3, #0
    8342:	dbfb      	blt.n	833c <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    8344:	4a04      	ldr	r2, [pc, #16]	; (8358 <system_gclk_gen_enable+0x34>)
    8346:	6851      	ldr	r1, [r2, #4]
    8348:	2380      	movs	r3, #128	; 0x80
    834a:	025b      	lsls	r3, r3, #9
    834c:	430b      	orrs	r3, r1
    834e:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
    8350:	4b04      	ldr	r3, [pc, #16]	; (8364 <system_gclk_gen_enable+0x40>)
    8352:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    8354:	bd10      	pop	{r4, pc}
    8356:	46c0      	nop			; (mov r8, r8)
    8358:	40000c00 	.word	0x40000c00
    835c:	00006291 	.word	0x00006291
    8360:	40000c04 	.word	0x40000c04
    8364:	000062d1 	.word	0x000062d1

00008368 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    8368:	b570      	push	{r4, r5, r6, lr}
    836a:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    836c:	4a1a      	ldr	r2, [pc, #104]	; (83d8 <system_gclk_gen_get_hz+0x70>)
    836e:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    8370:	b25b      	sxtb	r3, r3
    8372:	2b00      	cmp	r3, #0
    8374:	dbfb      	blt.n	836e <system_gclk_gen_get_hz+0x6>
	cpu_irq_enter_critical();
    8376:	4b19      	ldr	r3, [pc, #100]	; (83dc <system_gclk_gen_get_hz+0x74>)
    8378:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    837a:	4b19      	ldr	r3, [pc, #100]	; (83e0 <system_gclk_gen_get_hz+0x78>)
    837c:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    837e:	4a16      	ldr	r2, [pc, #88]	; (83d8 <system_gclk_gen_get_hz+0x70>)
    8380:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    8382:	b25b      	sxtb	r3, r3
    8384:	2b00      	cmp	r3, #0
    8386:	dbfb      	blt.n	8380 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    8388:	4e13      	ldr	r6, [pc, #76]	; (83d8 <system_gclk_gen_get_hz+0x70>)
    838a:	6870      	ldr	r0, [r6, #4]
    838c:	04c0      	lsls	r0, r0, #19
    838e:	0ec0      	lsrs	r0, r0, #27
	uint32_t gen_input_hz = system_clock_source_get_hz(
    8390:	4b14      	ldr	r3, [pc, #80]	; (83e4 <system_gclk_gen_get_hz+0x7c>)
    8392:	4798      	blx	r3
    8394:	0005      	movs	r5, r0

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    8396:	4b12      	ldr	r3, [pc, #72]	; (83e0 <system_gclk_gen_get_hz+0x78>)
    8398:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    839a:	6876      	ldr	r6, [r6, #4]
    839c:	02f6      	lsls	r6, r6, #11
    839e:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    83a0:	4b11      	ldr	r3, [pc, #68]	; (83e8 <system_gclk_gen_get_hz+0x80>)
    83a2:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    83a4:	4a0c      	ldr	r2, [pc, #48]	; (83d8 <system_gclk_gen_get_hz+0x70>)
    83a6:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    83a8:	b25b      	sxtb	r3, r3
    83aa:	2b00      	cmp	r3, #0
    83ac:	dbfb      	blt.n	83a6 <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    83ae:	4b0a      	ldr	r3, [pc, #40]	; (83d8 <system_gclk_gen_get_hz+0x70>)
    83b0:	689c      	ldr	r4, [r3, #8]
    83b2:	0224      	lsls	r4, r4, #8
    83b4:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    83b6:	4b0d      	ldr	r3, [pc, #52]	; (83ec <system_gclk_gen_get_hz+0x84>)
    83b8:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    83ba:	2e00      	cmp	r6, #0
    83bc:	d107      	bne.n	83ce <system_gclk_gen_get_hz+0x66>
    83be:	2c01      	cmp	r4, #1
    83c0:	d907      	bls.n	83d2 <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    83c2:	0021      	movs	r1, r4
    83c4:	0028      	movs	r0, r5
    83c6:	4b0a      	ldr	r3, [pc, #40]	; (83f0 <system_gclk_gen_get_hz+0x88>)
    83c8:	4798      	blx	r3
    83ca:	0005      	movs	r5, r0
    83cc:	e001      	b.n	83d2 <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    83ce:	3401      	adds	r4, #1
    83d0:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    83d2:	0028      	movs	r0, r5
    83d4:	bd70      	pop	{r4, r5, r6, pc}
    83d6:	46c0      	nop			; (mov r8, r8)
    83d8:	40000c00 	.word	0x40000c00
    83dc:	00006291 	.word	0x00006291
    83e0:	40000c04 	.word	0x40000c04
    83e4:	00007d35 	.word	0x00007d35
    83e8:	40000c08 	.word	0x40000c08
    83ec:	000062d1 	.word	0x000062d1
    83f0:	0000f0b5 	.word	0x0000f0b5

000083f4 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    83f4:	b510      	push	{r4, lr}
    83f6:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    83f8:	4b06      	ldr	r3, [pc, #24]	; (8414 <system_gclk_chan_enable+0x20>)
    83fa:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    83fc:	4b06      	ldr	r3, [pc, #24]	; (8418 <system_gclk_chan_enable+0x24>)
    83fe:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    8400:	4a06      	ldr	r2, [pc, #24]	; (841c <system_gclk_chan_enable+0x28>)
    8402:	8853      	ldrh	r3, [r2, #2]
    8404:	2180      	movs	r1, #128	; 0x80
    8406:	01c9      	lsls	r1, r1, #7
    8408:	430b      	orrs	r3, r1
    840a:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
    840c:	4b04      	ldr	r3, [pc, #16]	; (8420 <system_gclk_chan_enable+0x2c>)
    840e:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    8410:	bd10      	pop	{r4, pc}
    8412:	46c0      	nop			; (mov r8, r8)
    8414:	00006291 	.word	0x00006291
    8418:	40000c02 	.word	0x40000c02
    841c:	40000c00 	.word	0x40000c00
    8420:	000062d1 	.word	0x000062d1

00008424 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    8424:	b510      	push	{r4, lr}
    8426:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    8428:	4b0f      	ldr	r3, [pc, #60]	; (8468 <system_gclk_chan_disable+0x44>)
    842a:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    842c:	4b0f      	ldr	r3, [pc, #60]	; (846c <system_gclk_chan_disable+0x48>)
    842e:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    8430:	4a0f      	ldr	r2, [pc, #60]	; (8470 <system_gclk_chan_disable+0x4c>)
    8432:	8853      	ldrh	r3, [r2, #2]
    8434:	051b      	lsls	r3, r3, #20
    8436:	0f18      	lsrs	r0, r3, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    8438:	8853      	ldrh	r3, [r2, #2]
    843a:	490e      	ldr	r1, [pc, #56]	; (8474 <system_gclk_chan_disable+0x50>)
    843c:	400b      	ands	r3, r1
    843e:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    8440:	8853      	ldrh	r3, [r2, #2]
    8442:	490d      	ldr	r1, [pc, #52]	; (8478 <system_gclk_chan_disable+0x54>)
    8444:	400b      	ands	r3, r1
    8446:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    8448:	0011      	movs	r1, r2
    844a:	2280      	movs	r2, #128	; 0x80
    844c:	01d2      	lsls	r2, r2, #7
    844e:	884b      	ldrh	r3, [r1, #2]
    8450:	4213      	tst	r3, r2
    8452:	d1fc      	bne.n	844e <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    8454:	4906      	ldr	r1, [pc, #24]	; (8470 <system_gclk_chan_disable+0x4c>)
    8456:	884a      	ldrh	r2, [r1, #2]
    8458:	0203      	lsls	r3, r0, #8
    845a:	4806      	ldr	r0, [pc, #24]	; (8474 <system_gclk_chan_disable+0x50>)
    845c:	4002      	ands	r2, r0
    845e:	4313      	orrs	r3, r2
    8460:	804b      	strh	r3, [r1, #2]
	cpu_irq_leave_critical();
    8462:	4b06      	ldr	r3, [pc, #24]	; (847c <system_gclk_chan_disable+0x58>)
    8464:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    8466:	bd10      	pop	{r4, pc}
    8468:	00006291 	.word	0x00006291
    846c:	40000c02 	.word	0x40000c02
    8470:	40000c00 	.word	0x40000c00
    8474:	fffff0ff 	.word	0xfffff0ff
    8478:	ffffbfff 	.word	0xffffbfff
    847c:	000062d1 	.word	0x000062d1

00008480 <system_gclk_chan_set_config>:
{
    8480:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    8482:	780c      	ldrb	r4, [r1, #0]
    8484:	0224      	lsls	r4, r4, #8
    8486:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
    8488:	4b02      	ldr	r3, [pc, #8]	; (8494 <system_gclk_chan_set_config+0x14>)
    848a:	4798      	blx	r3
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    848c:	b2a4      	uxth	r4, r4
    848e:	4b02      	ldr	r3, [pc, #8]	; (8498 <system_gclk_chan_set_config+0x18>)
    8490:	805c      	strh	r4, [r3, #2]
}
    8492:	bd10      	pop	{r4, pc}
    8494:	00008425 	.word	0x00008425
    8498:	40000c00 	.word	0x40000c00

0000849c <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    849c:	b510      	push	{r4, lr}
    849e:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    84a0:	4b06      	ldr	r3, [pc, #24]	; (84bc <system_gclk_chan_get_hz+0x20>)
    84a2:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    84a4:	4b06      	ldr	r3, [pc, #24]	; (84c0 <system_gclk_chan_get_hz+0x24>)
    84a6:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    84a8:	4b06      	ldr	r3, [pc, #24]	; (84c4 <system_gclk_chan_get_hz+0x28>)
    84aa:	885c      	ldrh	r4, [r3, #2]
    84ac:	0524      	lsls	r4, r4, #20
    84ae:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
    84b0:	4b05      	ldr	r3, [pc, #20]	; (84c8 <system_gclk_chan_get_hz+0x2c>)
    84b2:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    84b4:	0020      	movs	r0, r4
    84b6:	4b05      	ldr	r3, [pc, #20]	; (84cc <system_gclk_chan_get_hz+0x30>)
    84b8:	4798      	blx	r3
}
    84ba:	bd10      	pop	{r4, pc}
    84bc:	00006291 	.word	0x00006291
    84c0:	40000c02 	.word	0x40000c02
    84c4:	40000c00 	.word	0x40000c00
    84c8:	000062d1 	.word	0x000062d1
    84cc:	00008369 	.word	0x00008369

000084d0 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    84d0:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    84d2:	78d3      	ldrb	r3, [r2, #3]
    84d4:	2b00      	cmp	r3, #0
    84d6:	d135      	bne.n	8544 <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    84d8:	7813      	ldrb	r3, [r2, #0]
    84da:	2b80      	cmp	r3, #128	; 0x80
    84dc:	d029      	beq.n	8532 <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    84de:	061b      	lsls	r3, r3, #24
    84e0:	2480      	movs	r4, #128	; 0x80
    84e2:	0264      	lsls	r4, r4, #9
    84e4:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    84e6:	7854      	ldrb	r4, [r2, #1]
    84e8:	2502      	movs	r5, #2
    84ea:	43ac      	bics	r4, r5
    84ec:	d106      	bne.n	84fc <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    84ee:	7894      	ldrb	r4, [r2, #2]
    84f0:	2c00      	cmp	r4, #0
    84f2:	d120      	bne.n	8536 <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    84f4:	2480      	movs	r4, #128	; 0x80
    84f6:	02a4      	lsls	r4, r4, #10
    84f8:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    84fa:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    84fc:	7854      	ldrb	r4, [r2, #1]
    84fe:	3c01      	subs	r4, #1
    8500:	2c01      	cmp	r4, #1
    8502:	d91c      	bls.n	853e <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    8504:	040d      	lsls	r5, r1, #16
    8506:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    8508:	24a0      	movs	r4, #160	; 0xa0
    850a:	05e4      	lsls	r4, r4, #23
    850c:	432c      	orrs	r4, r5
    850e:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    8510:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    8512:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    8514:	24d0      	movs	r4, #208	; 0xd0
    8516:	0624      	lsls	r4, r4, #24
    8518:	432c      	orrs	r4, r5
    851a:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    851c:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    851e:	78d4      	ldrb	r4, [r2, #3]
    8520:	2c00      	cmp	r4, #0
    8522:	d122      	bne.n	856a <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    8524:	035b      	lsls	r3, r3, #13
    8526:	d51c      	bpl.n	8562 <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    8528:	7893      	ldrb	r3, [r2, #2]
    852a:	2b01      	cmp	r3, #1
    852c:	d01e      	beq.n	856c <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    852e:	6141      	str	r1, [r0, #20]
    8530:	e017      	b.n	8562 <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    8532:	2300      	movs	r3, #0
    8534:	e7d7      	b.n	84e6 <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    8536:	24c0      	movs	r4, #192	; 0xc0
    8538:	02e4      	lsls	r4, r4, #11
    853a:	4323      	orrs	r3, r4
    853c:	e7dd      	b.n	84fa <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    853e:	4c0d      	ldr	r4, [pc, #52]	; (8574 <_system_pinmux_config+0xa4>)
    8540:	4023      	ands	r3, r4
    8542:	e7df      	b.n	8504 <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    8544:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    8546:	040c      	lsls	r4, r1, #16
    8548:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    854a:	23a0      	movs	r3, #160	; 0xa0
    854c:	05db      	lsls	r3, r3, #23
    854e:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    8550:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    8552:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    8554:	23d0      	movs	r3, #208	; 0xd0
    8556:	061b      	lsls	r3, r3, #24
    8558:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    855a:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    855c:	78d3      	ldrb	r3, [r2, #3]
    855e:	2b00      	cmp	r3, #0
    8560:	d103      	bne.n	856a <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    8562:	7853      	ldrb	r3, [r2, #1]
    8564:	3b01      	subs	r3, #1
    8566:	2b01      	cmp	r3, #1
    8568:	d902      	bls.n	8570 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    856a:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    856c:	6181      	str	r1, [r0, #24]
    856e:	e7f8      	b.n	8562 <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    8570:	6081      	str	r1, [r0, #8]
}
    8572:	e7fa      	b.n	856a <_system_pinmux_config+0x9a>
    8574:	fffbffff 	.word	0xfffbffff

00008578 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    8578:	b510      	push	{r4, lr}
    857a:	000a      	movs	r2, r1
	if (port_index < PORT_INST_NUM) {
    857c:	09c1      	lsrs	r1, r0, #7
		return NULL;
    857e:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    8580:	2900      	cmp	r1, #0
    8582:	d104      	bne.n	858e <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    8584:	0943      	lsrs	r3, r0, #5
    8586:	01db      	lsls	r3, r3, #7
    8588:	4905      	ldr	r1, [pc, #20]	; (85a0 <system_pinmux_pin_set_config+0x28>)
    858a:	468c      	mov	ip, r1
    858c:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    858e:	241f      	movs	r4, #31
    8590:	4020      	ands	r0, r4
    8592:	2101      	movs	r1, #1
    8594:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    8596:	0018      	movs	r0, r3
    8598:	4b02      	ldr	r3, [pc, #8]	; (85a4 <system_pinmux_pin_set_config+0x2c>)
    859a:	4798      	blx	r3
}
    859c:	bd10      	pop	{r4, pc}
    859e:	46c0      	nop			; (mov r8, r8)
    85a0:	41004400 	.word	0x41004400
    85a4:	000084d1 	.word	0x000084d1

000085a8 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    85a8:	4770      	bx	lr
    85aa:	Address 0x000085aa is out of bounds.


000085ac <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    85ac:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    85ae:	4b05      	ldr	r3, [pc, #20]	; (85c4 <system_init+0x18>)
    85b0:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    85b2:	4b05      	ldr	r3, [pc, #20]	; (85c8 <system_init+0x1c>)
    85b4:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    85b6:	4b05      	ldr	r3, [pc, #20]	; (85cc <system_init+0x20>)
    85b8:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    85ba:	4b05      	ldr	r3, [pc, #20]	; (85d0 <system_init+0x24>)
    85bc:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    85be:	4b05      	ldr	r3, [pc, #20]	; (85d4 <system_init+0x28>)
    85c0:	4798      	blx	r3
}
    85c2:	bd10      	pop	{r4, pc}
    85c4:	00008061 	.word	0x00008061
    85c8:	00006301 	.word	0x00006301
    85cc:	000085a9 	.word	0x000085a9
    85d0:	000064ad 	.word	0x000064ad
    85d4:	000085a9 	.word	0x000085a9

000085d8 <tc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    85d8:	1c93      	adds	r3, r2, #2
    85da:	009b      	lsls	r3, r3, #2
    85dc:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
    85de:	2a02      	cmp	r2, #2
    85e0:	d009      	beq.n	85f6 <tc_register_callback+0x1e>
		module->register_callback_mask |= TC_INTFLAG_MC(1);
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
    85e2:	2a03      	cmp	r2, #3
    85e4:	d00c      	beq.n	8600 <tc_register_callback+0x28>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
	}
	else {
		module->register_callback_mask |= (1 << callback_type);
    85e6:	2301      	movs	r3, #1
    85e8:	4093      	lsls	r3, r2
    85ea:	001a      	movs	r2, r3
    85ec:	7e03      	ldrb	r3, [r0, #24]
    85ee:	4313      	orrs	r3, r2
    85f0:	7603      	strb	r3, [r0, #24]
	}
	return STATUS_OK;
}
    85f2:	2000      	movs	r0, #0
    85f4:	4770      	bx	lr
		module->register_callback_mask |= TC_INTFLAG_MC(1);
    85f6:	7e03      	ldrb	r3, [r0, #24]
    85f8:	2210      	movs	r2, #16
    85fa:	4313      	orrs	r3, r2
    85fc:	7603      	strb	r3, [r0, #24]
    85fe:	e7f8      	b.n	85f2 <tc_register_callback+0x1a>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
    8600:	7e03      	ldrb	r3, [r0, #24]
    8602:	2220      	movs	r2, #32
    8604:	4313      	orrs	r3, r2
    8606:	7603      	strb	r3, [r0, #24]
    8608:	e7f3      	b.n	85f2 <tc_register_callback+0x1a>
    860a:	Address 0x0000860a is out of bounds.


0000860c <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
    860c:	b570      	push	{r4, r5, r6, lr}
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
    860e:	0080      	lsls	r0, r0, #2
    8610:	4b16      	ldr	r3, [pc, #88]	; (866c <_tc_interrupt_handler+0x60>)
    8612:	58c4      	ldr	r4, [r0, r3]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    8614:	6823      	ldr	r3, [r4, #0]
    8616:	7b9d      	ldrb	r5, [r3, #14]
    8618:	7e22      	ldrb	r2, [r4, #24]
    861a:	7e63      	ldrb	r3, [r4, #25]
    861c:	4013      	ands	r3, r2
    861e:	401d      	ands	r5, r3
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    8620:	07eb      	lsls	r3, r5, #31
    8622:	d406      	bmi.n	8632 <_tc_interrupt_handler+0x26>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
    8624:	07ab      	lsls	r3, r5, #30
    8626:	d40b      	bmi.n	8640 <_tc_interrupt_handler+0x34>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
    8628:	06eb      	lsls	r3, r5, #27
    862a:	d410      	bmi.n	864e <_tc_interrupt_handler+0x42>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
    862c:	06ab      	lsls	r3, r5, #26
    862e:	d415      	bmi.n	865c <_tc_interrupt_handler+0x50>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
	}
}
    8630:	bd70      	pop	{r4, r5, r6, pc}
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
    8632:	0020      	movs	r0, r4
    8634:	68a3      	ldr	r3, [r4, #8]
    8636:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    8638:	2301      	movs	r3, #1
    863a:	6822      	ldr	r2, [r4, #0]
    863c:	7393      	strb	r3, [r2, #14]
    863e:	e7f1      	b.n	8624 <_tc_interrupt_handler+0x18>
		(module->callback[TC_CALLBACK_ERROR])(module);
    8640:	0020      	movs	r0, r4
    8642:	68e3      	ldr	r3, [r4, #12]
    8644:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    8646:	2302      	movs	r3, #2
    8648:	6822      	ldr	r2, [r4, #0]
    864a:	7393      	strb	r3, [r2, #14]
    864c:	e7ec      	b.n	8628 <_tc_interrupt_handler+0x1c>
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
    864e:	0020      	movs	r0, r4
    8650:	6923      	ldr	r3, [r4, #16]
    8652:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
    8654:	2310      	movs	r3, #16
    8656:	6822      	ldr	r2, [r4, #0]
    8658:	7393      	strb	r3, [r2, #14]
    865a:	e7e7      	b.n	862c <_tc_interrupt_handler+0x20>
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
    865c:	0020      	movs	r0, r4
    865e:	6963      	ldr	r3, [r4, #20]
    8660:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
    8662:	6823      	ldr	r3, [r4, #0]
    8664:	2220      	movs	r2, #32
    8666:	739a      	strb	r2, [r3, #14]
}
    8668:	e7e2      	b.n	8630 <_tc_interrupt_handler+0x24>
    866a:	46c0      	nop			; (mov r8, r8)
    866c:	20001d08 	.word	0x20001d08

00008670 <TC3_Handler>:
	MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
    8670:	b510      	push	{r4, lr}
    8672:	2000      	movs	r0, #0
    8674:	4b01      	ldr	r3, [pc, #4]	; (867c <TC3_Handler+0xc>)
    8676:	4798      	blx	r3
    8678:	bd10      	pop	{r4, pc}
    867a:	46c0      	nop			; (mov r8, r8)
    867c:	0000860d 	.word	0x0000860d

00008680 <TC4_Handler>:
    8680:	b510      	push	{r4, lr}
    8682:	2001      	movs	r0, #1
    8684:	4b01      	ldr	r3, [pc, #4]	; (868c <TC4_Handler+0xc>)
    8686:	4798      	blx	r3
    8688:	bd10      	pop	{r4, pc}
    868a:	46c0      	nop			; (mov r8, r8)
    868c:	0000860d 	.word	0x0000860d

00008690 <TC5_Handler>:
    8690:	b510      	push	{r4, lr}
    8692:	2002      	movs	r0, #2
    8694:	4b01      	ldr	r3, [pc, #4]	; (869c <TC5_Handler+0xc>)
    8696:	4798      	blx	r3
    8698:	bd10      	pop	{r4, pc}
    869a:	46c0      	nop			; (mov r8, r8)
    869c:	0000860d 	.word	0x0000860d

000086a0 <_tc_get_inst_index>:
 *
 * \return Index of the given TC module instance.
 */
uint8_t _tc_get_inst_index(
		Tc *const hw)
{
    86a0:	b530      	push	{r4, r5, lr}
    86a2:	b085      	sub	sp, #20
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    86a4:	aa01      	add	r2, sp, #4
    86a6:	4b0b      	ldr	r3, [pc, #44]	; (86d4 <_tc_get_inst_index+0x34>)
    86a8:	cb32      	ldmia	r3!, {r1, r4, r5}
    86aa:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    86ac:	9b01      	ldr	r3, [sp, #4]
    86ae:	4298      	cmp	r0, r3
    86b0:	d00d      	beq.n	86ce <_tc_get_inst_index+0x2e>
    86b2:	9b02      	ldr	r3, [sp, #8]
    86b4:	4298      	cmp	r0, r3
    86b6:	d008      	beq.n	86ca <_tc_get_inst_index+0x2a>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    86b8:	2300      	movs	r3, #0
		if (hw == tc_modules[i]) {
    86ba:	9a03      	ldr	r2, [sp, #12]
    86bc:	4282      	cmp	r2, r0
    86be:	d002      	beq.n	86c6 <_tc_get_inst_index+0x26>
}
    86c0:	0018      	movs	r0, r3
    86c2:	b005      	add	sp, #20
    86c4:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    86c6:	3302      	adds	r3, #2
    86c8:	e002      	b.n	86d0 <_tc_get_inst_index+0x30>
    86ca:	2301      	movs	r3, #1
    86cc:	e000      	b.n	86d0 <_tc_get_inst_index+0x30>
    86ce:	2300      	movs	r3, #0
			return i;
    86d0:	b2db      	uxtb	r3, r3
    86d2:	e7f5      	b.n	86c0 <_tc_get_inst_index+0x20>
    86d4:	00012cf4 	.word	0x00012cf4

000086d8 <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
    86d8:	b5f0      	push	{r4, r5, r6, r7, lr}
    86da:	b087      	sub	sp, #28
    86dc:	0004      	movs	r4, r0
    86de:	000d      	movs	r5, r1
    86e0:	0016      	movs	r6, r2
	uint8_t ctrlbset_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLC
	 * register before they are written to it */
	uint8_t ctrlc_tmp = 0;
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
    86e2:	0008      	movs	r0, r1
    86e4:	4b85      	ldr	r3, [pc, #532]	; (88fc <tc_init+0x224>)
    86e6:	4798      	blx	r3
    86e8:	0007      	movs	r7, r0

	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = TC_INST_GCLK_ID;
    86ea:	ab05      	add	r3, sp, #20
    86ec:	221b      	movs	r2, #27
    86ee:	701a      	strb	r2, [r3, #0]
    86f0:	3201      	adds	r2, #1
    86f2:	705a      	strb	r2, [r3, #1]
    86f4:	709a      	strb	r2, [r3, #2]
	/* Array of PM APBC mask bit position for different TC instances */
	uint16_t inst_pm_apbmask[] = TC_INST_PM_APBCMASK;
    86f6:	ab03      	add	r3, sp, #12
    86f8:	2280      	movs	r2, #128	; 0x80
    86fa:	0112      	lsls	r2, r2, #4
    86fc:	801a      	strh	r2, [r3, #0]
    86fe:	2280      	movs	r2, #128	; 0x80
    8700:	0152      	lsls	r2, r2, #5
    8702:	805a      	strh	r2, [r3, #2]
    8704:	2280      	movs	r2, #128	; 0x80
    8706:	0192      	lsls	r2, r2, #6
    8708:	809a      	strh	r2, [r3, #4]
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
		module_inst->callback[i]        = NULL;
    870a:	2300      	movs	r3, #0
    870c:	60a3      	str	r3, [r4, #8]
    870e:	60e3      	str	r3, [r4, #12]
    8710:	6123      	str	r3, [r4, #16]
    8712:	6163      	str	r3, [r4, #20]
	}
	module_inst->register_callback_mask     = 0x00;
    8714:	7623      	strb	r3, [r4, #24]
	module_inst->enable_callback_mask       = 0x00;
    8716:	7663      	strb	r3, [r4, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
    8718:	0082      	lsls	r2, r0, #2
    871a:	4b79      	ldr	r3, [pc, #484]	; (8900 <tc_init+0x228>)
    871c:	50d4      	str	r4, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
    871e:	6025      	str	r5, [r4, #0]
#else
	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    8720:	78b3      	ldrb	r3, [r6, #2]
    8722:	2b08      	cmp	r3, #8
    8724:	d006      	beq.n	8734 <tc_init+0x5c>
#endif

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
    8726:	7123      	strb	r3, [r4, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    8728:	882b      	ldrh	r3, [r5, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    872a:	2005      	movs	r0, #5
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    872c:	07db      	lsls	r3, r3, #31
    872e:	d505      	bpl.n	873c <tc_init+0x64>
			return STATUS_OK;
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
}
    8730:	b007      	add	sp, #28
    8732:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return STATUS_ERR_INVALID_ARG;
    8734:	2017      	movs	r0, #23
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    8736:	07fa      	lsls	r2, r7, #31
    8738:	d5fa      	bpl.n	8730 <tc_init+0x58>
    873a:	e7f4      	b.n	8726 <tc_init+0x4e>
	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    873c:	7beb      	ldrb	r3, [r5, #15]
		return STATUS_ERR_DENIED;
    873e:	3017      	adds	r0, #23
	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    8740:	06db      	lsls	r3, r3, #27
    8742:	d4f5      	bmi.n	8730 <tc_init+0x58>
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
    8744:	882b      	ldrh	r3, [r5, #0]
    8746:	079b      	lsls	r3, r3, #30
    8748:	d4f2      	bmi.n	8730 <tc_init+0x58>
	if (config->pwm_channel[0].enabled) {
    874a:	7c33      	ldrb	r3, [r6, #16]
    874c:	2b00      	cmp	r3, #0
    874e:	d179      	bne.n	8844 <tc_init+0x16c>
	if (config->pwm_channel[1].enabled) {
    8750:	7f33      	ldrb	r3, [r6, #28]
    8752:	2b00      	cmp	r3, #0
    8754:	d000      	beq.n	8758 <tc_init+0x80>
    8756:	e081      	b.n	885c <tc_init+0x184>
			PM->APBCMASK.reg |= mask;
    8758:	496a      	ldr	r1, [pc, #424]	; (8904 <tc_init+0x22c>)
    875a:	6a08      	ldr	r0, [r1, #32]
			inst_pm_apbmask[instance]);
    875c:	007a      	lsls	r2, r7, #1
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    875e:	ab03      	add	r3, sp, #12
    8760:	5ad3      	ldrh	r3, [r2, r3]
    8762:	4303      	orrs	r3, r0
    8764:	620b      	str	r3, [r1, #32]
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
    8766:	78b3      	ldrb	r3, [r6, #2]
    8768:	2b08      	cmp	r3, #8
    876a:	d100      	bne.n	876e <tc_init+0x96>
    876c:	e086      	b.n	887c <tc_init+0x1a4>
	gclk_chan_config.source_generator = config->clock_source;
    876e:	a901      	add	r1, sp, #4
    8770:	7833      	ldrb	r3, [r6, #0]
    8772:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
    8774:	ab05      	add	r3, sp, #20
    8776:	5ddf      	ldrb	r7, [r3, r7]
    8778:	0038      	movs	r0, r7
    877a:	4b63      	ldr	r3, [pc, #396]	; (8908 <tc_init+0x230>)
    877c:	4798      	blx	r3
	system_gclk_chan_enable(inst_gclk_id[instance]);
    877e:	0038      	movs	r0, r7
    8780:	4b62      	ldr	r3, [pc, #392]	; (890c <tc_init+0x234>)
    8782:	4798      	blx	r3
	ctrla_tmp =
    8784:	8931      	ldrh	r1, [r6, #8]
    8786:	88b3      	ldrh	r3, [r6, #4]
    8788:	430b      	orrs	r3, r1
			(uint32_t)config->wave_generation |
    878a:	78b1      	ldrb	r1, [r6, #2]
    878c:	79b2      	ldrb	r2, [r6, #6]
    878e:	4311      	orrs	r1, r2
	ctrla_tmp =
    8790:	4319      	orrs	r1, r3
	if (config->run_in_standby) {
    8792:	7873      	ldrb	r3, [r6, #1]
    8794:	2b00      	cmp	r3, #0
    8796:	d002      	beq.n	879e <tc_init+0xc6>
		ctrla_tmp |= TC_CTRLA_RUNSTDBY;
    8798:	2380      	movs	r3, #128	; 0x80
    879a:	011b      	lsls	r3, r3, #4
    879c:	4319      	orrs	r1, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    879e:	6822      	ldr	r2, [r4, #0]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30) || (SAMR34) || (SAMR35) || (WLR089)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    87a0:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    87a2:	b25b      	sxtb	r3, r3
    87a4:	2b00      	cmp	r3, #0
    87a6:	dbfb      	blt.n	87a0 <tc_init+0xc8>
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
    87a8:	8029      	strh	r1, [r5, #0]
	if (config->oneshot) {
    87aa:	7b71      	ldrb	r1, [r6, #13]
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
    87ac:	1e4b      	subs	r3, r1, #1
    87ae:	4199      	sbcs	r1, r3
    87b0:	0089      	lsls	r1, r1, #2
	if (config->count_direction) {
    87b2:	7bb3      	ldrb	r3, [r6, #14]
    87b4:	2b00      	cmp	r3, #0
    87b6:	d001      	beq.n	87bc <tc_init+0xe4>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
    87b8:	2301      	movs	r3, #1
    87ba:	4319      	orrs	r1, r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    87bc:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    87be:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    87c0:	b25b      	sxtb	r3, r3
    87c2:	2b00      	cmp	r3, #0
    87c4:	dbfb      	blt.n	87be <tc_init+0xe6>
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
    87c6:	23ff      	movs	r3, #255	; 0xff
    87c8:	712b      	strb	r3, [r5, #4]
	if (ctrlbset_tmp) {
    87ca:	2900      	cmp	r1, #0
    87cc:	d005      	beq.n	87da <tc_init+0x102>
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    87ce:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    87d0:	7bd3      	ldrb	r3, [r2, #15]
		while (tc_is_syncing(module_inst)) {
    87d2:	b25b      	sxtb	r3, r3
    87d4:	2b00      	cmp	r3, #0
    87d6:	dbfb      	blt.n	87d0 <tc_init+0xf8>
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
    87d8:	7169      	strb	r1, [r5, #5]
	ctrlc_tmp = config->waveform_invert_output;
    87da:	7ab1      	ldrb	r1, [r6, #10]
		if (config->enable_capture_on_channel[i] == true) {
    87dc:	7af3      	ldrb	r3, [r6, #11]
    87de:	2b00      	cmp	r3, #0
    87e0:	d001      	beq.n	87e6 <tc_init+0x10e>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    87e2:	2310      	movs	r3, #16
    87e4:	4319      	orrs	r1, r3
		if (config->enable_capture_on_channel[i] == true) {
    87e6:	7b33      	ldrb	r3, [r6, #12]
    87e8:	2b00      	cmp	r3, #0
    87ea:	d001      	beq.n	87f0 <tc_init+0x118>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    87ec:	2320      	movs	r3, #32
    87ee:	4319      	orrs	r1, r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    87f0:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    87f2:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    87f4:	b25b      	sxtb	r3, r3
    87f6:	2b00      	cmp	r3, #0
    87f8:	dbfb      	blt.n	87f2 <tc_init+0x11a>
	hw->COUNT8.CTRLC.reg = ctrlc_tmp;
    87fa:	71a9      	strb	r1, [r5, #6]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    87fc:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    87fe:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    8800:	b25b      	sxtb	r3, r3
    8802:	2b00      	cmp	r3, #0
    8804:	dbfb      	blt.n	87fe <tc_init+0x126>
	switch (module_inst->counter_size) {
    8806:	7923      	ldrb	r3, [r4, #4]
    8808:	2b04      	cmp	r3, #4
    880a:	d03f      	beq.n	888c <tc_init+0x1b4>
    880c:	2b08      	cmp	r3, #8
    880e:	d05e      	beq.n	88ce <tc_init+0x1f6>
	return STATUS_ERR_INVALID_ARG;
    8810:	2017      	movs	r0, #23
	switch (module_inst->counter_size) {
    8812:	2b00      	cmp	r3, #0
    8814:	d000      	beq.n	8818 <tc_init+0x140>
    8816:	e78b      	b.n	8730 <tc_init+0x58>
    8818:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    881a:	b25b      	sxtb	r3, r3
    881c:	2b00      	cmp	r3, #0
    881e:	dbfb      	blt.n	8818 <tc_init+0x140>
				= config->counter_16_bit.value;
    8820:	8d33      	ldrh	r3, [r6, #40]	; 0x28
    8822:	822b      	strh	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    8824:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    8826:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    8828:	b25b      	sxtb	r3, r3
    882a:	2b00      	cmp	r3, #0
    882c:	dbfb      	blt.n	8826 <tc_init+0x14e>
					config->counter_16_bit.compare_capture_channel[0];
    882e:	8d73      	ldrh	r3, [r6, #42]	; 0x2a
			hw->COUNT16.CC[0].reg =
    8830:	832b      	strh	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    8832:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    8834:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    8836:	b25b      	sxtb	r3, r3
    8838:	2b00      	cmp	r3, #0
    883a:	dbfb      	blt.n	8834 <tc_init+0x15c>
					config->counter_16_bit.compare_capture_channel[1];
    883c:	8db3      	ldrh	r3, [r6, #44]	; 0x2c
			hw->COUNT16.CC[1].reg =
    883e:	836b      	strh	r3, [r5, #26]
			return STATUS_OK;
    8840:	2000      	movs	r0, #0
    8842:	e775      	b.n	8730 <tc_init+0x58>
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    8844:	a902      	add	r1, sp, #8
    8846:	2301      	movs	r3, #1
    8848:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    884a:	2200      	movs	r2, #0
    884c:	70ca      	strb	r2, [r1, #3]
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
    884e:	7e32      	ldrb	r2, [r6, #24]
    8850:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    8852:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    8854:	7d30      	ldrb	r0, [r6, #20]
    8856:	4b2e      	ldr	r3, [pc, #184]	; (8910 <tc_init+0x238>)
    8858:	4798      	blx	r3
    885a:	e779      	b.n	8750 <tc_init+0x78>
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    885c:	a902      	add	r1, sp, #8
    885e:	2301      	movs	r3, #1
    8860:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    8862:	2200      	movs	r2, #0
    8864:	70ca      	strb	r2, [r1, #3]
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    8866:	3224      	adds	r2, #36	; 0x24
    8868:	18b2      	adds	r2, r6, r2
    886a:	7812      	ldrb	r2, [r2, #0]
    886c:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    886e:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    8870:	331f      	adds	r3, #31
    8872:	18f3      	adds	r3, r6, r3
    8874:	7818      	ldrb	r0, [r3, #0]
    8876:	4b26      	ldr	r3, [pc, #152]	; (8910 <tc_init+0x238>)
    8878:	4798      	blx	r3
    887a:	e76d      	b.n	8758 <tc_init+0x80>
    887c:	6a08      	ldr	r0, [r1, #32]
				inst_pm_apbmask[instance + 1]);
    887e:	1c7a      	adds	r2, r7, #1
    8880:	0052      	lsls	r2, r2, #1
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    8882:	ab03      	add	r3, sp, #12
    8884:	5ad3      	ldrh	r3, [r2, r3]
    8886:	4303      	orrs	r3, r0
    8888:	620b      	str	r3, [r1, #32]
    888a:	e770      	b.n	876e <tc_init+0x96>
    888c:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    888e:	b25b      	sxtb	r3, r3
    8890:	2b00      	cmp	r3, #0
    8892:	dbfb      	blt.n	888c <tc_init+0x1b4>
					config->counter_8_bit.value;
    8894:	2328      	movs	r3, #40	; 0x28
    8896:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.COUNT.reg =
    8898:	742b      	strb	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    889a:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    889c:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    889e:	b25b      	sxtb	r3, r3
    88a0:	2b00      	cmp	r3, #0
    88a2:	dbfb      	blt.n	889c <tc_init+0x1c4>
					config->counter_8_bit.period;
    88a4:	2329      	movs	r3, #41	; 0x29
    88a6:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.PER.reg =
    88a8:	752b      	strb	r3, [r5, #20]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    88aa:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    88ac:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    88ae:	b25b      	sxtb	r3, r3
    88b0:	2b00      	cmp	r3, #0
    88b2:	dbfb      	blt.n	88ac <tc_init+0x1d4>
					config->counter_8_bit.compare_capture_channel[0];
    88b4:	232a      	movs	r3, #42	; 0x2a
    88b6:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.CC[0].reg =
    88b8:	762b      	strb	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    88ba:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    88bc:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    88be:	b25b      	sxtb	r3, r3
    88c0:	2b00      	cmp	r3, #0
    88c2:	dbfb      	blt.n	88bc <tc_init+0x1e4>
					config->counter_8_bit.compare_capture_channel[1];
    88c4:	232b      	movs	r3, #43	; 0x2b
    88c6:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.CC[1].reg =
    88c8:	766b      	strb	r3, [r5, #25]
			return STATUS_OK;
    88ca:	2000      	movs	r0, #0
    88cc:	e730      	b.n	8730 <tc_init+0x58>
    88ce:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    88d0:	b25b      	sxtb	r3, r3
    88d2:	2b00      	cmp	r3, #0
    88d4:	dbfb      	blt.n	88ce <tc_init+0x1f6>
				= config->counter_32_bit.value;
    88d6:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    88d8:	612b      	str	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    88da:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    88dc:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    88de:	b25b      	sxtb	r3, r3
    88e0:	2b00      	cmp	r3, #0
    88e2:	dbfb      	blt.n	88dc <tc_init+0x204>
			hw->COUNT32.CC[0].reg =
    88e4:	6af3      	ldr	r3, [r6, #44]	; 0x2c
    88e6:	61ab      	str	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    88e8:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    88ea:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    88ec:	b25b      	sxtb	r3, r3
    88ee:	2b00      	cmp	r3, #0
    88f0:	dbfb      	blt.n	88ea <tc_init+0x212>
					config->counter_32_bit.compare_capture_channel[1];
    88f2:	6b33      	ldr	r3, [r6, #48]	; 0x30
			hw->COUNT32.CC[1].reg =
    88f4:	61eb      	str	r3, [r5, #28]
			return STATUS_OK;
    88f6:	2000      	movs	r0, #0
    88f8:	e71a      	b.n	8730 <tc_init+0x58>
    88fa:	46c0      	nop			; (mov r8, r8)
    88fc:	000086a1 	.word	0x000086a1
    8900:	20001d08 	.word	0x20001d08
    8904:	40000400 	.word	0x40000400
    8908:	00008481 	.word	0x00008481
    890c:	000083f5 	.word	0x000083f5
    8910:	00008579 	.word	0x00008579

00008914 <tc_get_count_value>:
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    8914:	6802      	ldr	r2, [r0, #0]
    8916:	7bd3      	ldrb	r3, [r2, #15]

	while (tc_is_syncing(module_inst)) {
    8918:	b25b      	sxtb	r3, r3
    891a:	2b00      	cmp	r3, #0
    891c:	dbfb      	blt.n	8916 <tc_get_count_value+0x2>
		/* Wait for sync */
	}

	/* Read from based on the TC counter size */
	switch (module_inst->counter_size) {
    891e:	7903      	ldrb	r3, [r0, #4]
    8920:	2b04      	cmp	r3, #4
    8922:	d005      	beq.n	8930 <tc_get_count_value+0x1c>
    8924:	2b08      	cmp	r3, #8
    8926:	d009      	beq.n	893c <tc_get_count_value+0x28>
		case TC_COUNTER_SIZE_32BIT:
			return tc_module->COUNT32.COUNT.reg;
	}

	Assert(false);
	return 0;
    8928:	2000      	movs	r0, #0
	switch (module_inst->counter_size) {
    892a:	2b00      	cmp	r3, #0
    892c:	d003      	beq.n	8936 <tc_get_count_value+0x22>
}
    892e:	4770      	bx	lr
			return (uint32_t)tc_module->COUNT8.COUNT.reg;
    8930:	7c10      	ldrb	r0, [r2, #16]
    8932:	b2c0      	uxtb	r0, r0
    8934:	e7fb      	b.n	892e <tc_get_count_value+0x1a>
			return (uint32_t)tc_module->COUNT16.COUNT.reg;
    8936:	8a10      	ldrh	r0, [r2, #16]
    8938:	b280      	uxth	r0, r0
    893a:	e7f8      	b.n	892e <tc_get_count_value+0x1a>
			return tc_module->COUNT32.COUNT.reg;
    893c:	6910      	ldr	r0, [r2, #16]
    893e:	e7f6      	b.n	892e <tc_get_count_value+0x1a>

00008940 <tc_set_compare_value>:
 */
enum status_code tc_set_compare_value(
		const struct tc_module *const module_inst,
		const enum tc_compare_capture_channel channel_index,
		const uint32_t compare)
{
    8940:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    8942:	6804      	ldr	r4, [r0, #0]
    8944:	7be3      	ldrb	r3, [r4, #15]

	while (tc_is_syncing(module_inst)) {
    8946:	b25b      	sxtb	r3, r3
    8948:	2b00      	cmp	r3, #0
    894a:	dbfb      	blt.n	8944 <tc_set_compare_value+0x4>
		/* Wait for sync */
	}

	/* Read out based on the TC counter size */
	switch (module_inst->counter_size) {
    894c:	7903      	ldrb	r3, [r0, #4]
    894e:	2b04      	cmp	r3, #4
    8950:	d005      	beq.n	895e <tc_set_compare_value+0x1e>
    8952:	2b08      	cmp	r3, #8
    8954:	d014      	beq.n	8980 <tc_set_compare_value+0x40>
						(uint32_t)compare;
				return STATUS_OK;
			}
	}

	return STATUS_ERR_INVALID_ARG;
    8956:	2017      	movs	r0, #23
	switch (module_inst->counter_size) {
    8958:	2b00      	cmp	r3, #0
    895a:	d008      	beq.n	896e <tc_set_compare_value+0x2e>
}
    895c:	bd10      	pop	{r4, pc}
	return STATUS_ERR_INVALID_ARG;
    895e:	2017      	movs	r0, #23
			if (channel_index <
    8960:	2901      	cmp	r1, #1
    8962:	d8fb      	bhi.n	895c <tc_set_compare_value+0x1c>
						(uint8_t)compare;
    8964:	b2d2      	uxtb	r2, r2
				tc_module->COUNT8.CC[channel_index].reg  =
    8966:	1861      	adds	r1, r4, r1
    8968:	760a      	strb	r2, [r1, #24]
				return STATUS_OK;
    896a:	2000      	movs	r0, #0
    896c:	e7f6      	b.n	895c <tc_set_compare_value+0x1c>
	return STATUS_ERR_INVALID_ARG;
    896e:	2017      	movs	r0, #23
			if (channel_index <
    8970:	2901      	cmp	r1, #1
    8972:	d8f3      	bhi.n	895c <tc_set_compare_value+0x1c>
						(uint16_t)compare;
    8974:	b292      	uxth	r2, r2
				tc_module->COUNT16.CC[channel_index].reg =
    8976:	310c      	adds	r1, #12
    8978:	0049      	lsls	r1, r1, #1
    897a:	530a      	strh	r2, [r1, r4]
				return STATUS_OK;
    897c:	2000      	movs	r0, #0
    897e:	e7ed      	b.n	895c <tc_set_compare_value+0x1c>
	return STATUS_ERR_INVALID_ARG;
    8980:	2017      	movs	r0, #23
			if (channel_index <
    8982:	2901      	cmp	r1, #1
    8984:	d8ea      	bhi.n	895c <tc_set_compare_value+0x1c>
				tc_module->COUNT32.CC[channel_index].reg =
    8986:	3106      	adds	r1, #6
    8988:	0089      	lsls	r1, r1, #2
    898a:	510a      	str	r2, [r1, r4]
				return STATUS_OK;
    898c:	2000      	movs	r0, #0
    898e:	e7e5      	b.n	895c <tc_set_compare_value+0x1c>

00008990 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    8990:	e7fe      	b.n	8990 <Dummy_Handler>
    8992:	Address 0x00008992 is out of bounds.


00008994 <Reset_Handler>:
{
    8994:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
    8996:	4a2a      	ldr	r2, [pc, #168]	; (8a40 <Reset_Handler+0xac>)
    8998:	4b2a      	ldr	r3, [pc, #168]	; (8a44 <Reset_Handler+0xb0>)
    899a:	429a      	cmp	r2, r3
    899c:	d011      	beq.n	89c2 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
    899e:	001a      	movs	r2, r3
    89a0:	4b29      	ldr	r3, [pc, #164]	; (8a48 <Reset_Handler+0xb4>)
    89a2:	429a      	cmp	r2, r3
    89a4:	d20d      	bcs.n	89c2 <Reset_Handler+0x2e>
    89a6:	4a29      	ldr	r2, [pc, #164]	; (8a4c <Reset_Handler+0xb8>)
    89a8:	3303      	adds	r3, #3
    89aa:	1a9b      	subs	r3, r3, r2
    89ac:	089b      	lsrs	r3, r3, #2
    89ae:	3301      	adds	r3, #1
    89b0:	009b      	lsls	r3, r3, #2
    89b2:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    89b4:	4823      	ldr	r0, [pc, #140]	; (8a44 <Reset_Handler+0xb0>)
    89b6:	4922      	ldr	r1, [pc, #136]	; (8a40 <Reset_Handler+0xac>)
    89b8:	588c      	ldr	r4, [r1, r2]
    89ba:	5084      	str	r4, [r0, r2]
    89bc:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
    89be:	429a      	cmp	r2, r3
    89c0:	d1fa      	bne.n	89b8 <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
    89c2:	4a23      	ldr	r2, [pc, #140]	; (8a50 <Reset_Handler+0xbc>)
    89c4:	4b23      	ldr	r3, [pc, #140]	; (8a54 <Reset_Handler+0xc0>)
    89c6:	429a      	cmp	r2, r3
    89c8:	d20a      	bcs.n	89e0 <Reset_Handler+0x4c>
    89ca:	43d3      	mvns	r3, r2
    89cc:	4921      	ldr	r1, [pc, #132]	; (8a54 <Reset_Handler+0xc0>)
    89ce:	185b      	adds	r3, r3, r1
    89d0:	2103      	movs	r1, #3
    89d2:	438b      	bics	r3, r1
    89d4:	3304      	adds	r3, #4
    89d6:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
    89d8:	2100      	movs	r1, #0
    89da:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
    89dc:	4293      	cmp	r3, r2
    89de:	d1fc      	bne.n	89da <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    89e0:	4a1d      	ldr	r2, [pc, #116]	; (8a58 <Reset_Handler+0xc4>)
    89e2:	21ff      	movs	r1, #255	; 0xff
    89e4:	4b1d      	ldr	r3, [pc, #116]	; (8a5c <Reset_Handler+0xc8>)
    89e6:	438b      	bics	r3, r1
    89e8:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    89ea:	39fd      	subs	r1, #253	; 0xfd
    89ec:	2390      	movs	r3, #144	; 0x90
    89ee:	005b      	lsls	r3, r3, #1
    89f0:	4a1b      	ldr	r2, [pc, #108]	; (8a60 <Reset_Handler+0xcc>)
    89f2:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    89f4:	4a1b      	ldr	r2, [pc, #108]	; (8a64 <Reset_Handler+0xd0>)
    89f6:	78d3      	ldrb	r3, [r2, #3]
    89f8:	2503      	movs	r5, #3
    89fa:	43ab      	bics	r3, r5
    89fc:	2402      	movs	r4, #2
    89fe:	4323      	orrs	r3, r4
    8a00:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    8a02:	78d3      	ldrb	r3, [r2, #3]
    8a04:	270c      	movs	r7, #12
    8a06:	43bb      	bics	r3, r7
    8a08:	2608      	movs	r6, #8
    8a0a:	4333      	orrs	r3, r6
    8a0c:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
    8a0e:	4b16      	ldr	r3, [pc, #88]	; (8a68 <Reset_Handler+0xd4>)
    8a10:	7b98      	ldrb	r0, [r3, #14]
    8a12:	2230      	movs	r2, #48	; 0x30
    8a14:	4390      	bics	r0, r2
    8a16:	2220      	movs	r2, #32
    8a18:	4310      	orrs	r0, r2
    8a1a:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    8a1c:	7b99      	ldrb	r1, [r3, #14]
    8a1e:	43b9      	bics	r1, r7
    8a20:	4331      	orrs	r1, r6
    8a22:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    8a24:	7b9a      	ldrb	r2, [r3, #14]
    8a26:	43aa      	bics	r2, r5
    8a28:	4322      	orrs	r2, r4
    8a2a:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
    8a2c:	4a0f      	ldr	r2, [pc, #60]	; (8a6c <Reset_Handler+0xd8>)
    8a2e:	6853      	ldr	r3, [r2, #4]
    8a30:	2180      	movs	r1, #128	; 0x80
    8a32:	430b      	orrs	r3, r1
    8a34:	6053      	str	r3, [r2, #4]
        __libc_init_array();
    8a36:	4b0e      	ldr	r3, [pc, #56]	; (8a70 <Reset_Handler+0xdc>)
    8a38:	4798      	blx	r3
        main();
    8a3a:	4b0e      	ldr	r3, [pc, #56]	; (8a74 <Reset_Handler+0xe0>)
    8a3c:	4798      	blx	r3
    8a3e:	e7fe      	b.n	8a3e <Reset_Handler+0xaa>
    8a40:	00013a78 	.word	0x00013a78
    8a44:	20000000 	.word	0x20000000
    8a48:	2000009c 	.word	0x2000009c
    8a4c:	20000004 	.word	0x20000004
    8a50:	2000009c 	.word	0x2000009c
    8a54:	200023b8 	.word	0x200023b8
    8a58:	e000ed00 	.word	0xe000ed00
    8a5c:	00000000 	.word	0x00000000
    8a60:	41007000 	.word	0x41007000
    8a64:	41005000 	.word	0x41005000
    8a68:	41004800 	.word	0x41004800
    8a6c:	41004000 	.word	0x41004000
    8a70:	000118c5 	.word	0x000118c5
    8a74:	0000e809 	.word	0x0000e809

00008a78 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    8a78:	b5f0      	push	{r4, r5, r6, r7, lr}
    8a7a:	46c6      	mov	lr, r8
    8a7c:	b500      	push	{lr}
    8a7e:	000c      	movs	r4, r1
    8a80:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
    8a82:	2800      	cmp	r0, #0
    8a84:	d10f      	bne.n	8aa6 <_read+0x2e>
		return -1;
	}

	for (; len > 0; --len) {
    8a86:	2a00      	cmp	r2, #0
    8a88:	dd11      	ble.n	8aae <_read+0x36>
    8a8a:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
    8a8c:	4e09      	ldr	r6, [pc, #36]	; (8ab4 <_read+0x3c>)
    8a8e:	4d0a      	ldr	r5, [pc, #40]	; (8ab8 <_read+0x40>)
    8a90:	6830      	ldr	r0, [r6, #0]
    8a92:	0021      	movs	r1, r4
    8a94:	682b      	ldr	r3, [r5, #0]
    8a96:	4798      	blx	r3
		ptr++;
    8a98:	3401      	adds	r4, #1
	for (; len > 0; --len) {
    8a9a:	42bc      	cmp	r4, r7
    8a9c:	d1f8      	bne.n	8a90 <_read+0x18>
		nChars++;
	}
	return nChars;
}
    8a9e:	4640      	mov	r0, r8
    8aa0:	bc04      	pop	{r2}
    8aa2:	4690      	mov	r8, r2
    8aa4:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -1;
    8aa6:	2301      	movs	r3, #1
    8aa8:	425b      	negs	r3, r3
    8aaa:	4698      	mov	r8, r3
    8aac:	e7f7      	b.n	8a9e <_read+0x26>
	for (; len > 0; --len) {
    8aae:	4680      	mov	r8, r0
    8ab0:	e7f5      	b.n	8a9e <_read+0x26>
    8ab2:	46c0      	nop			; (mov r8, r8)
    8ab4:	20001d1c 	.word	0x20001d1c
    8ab8:	20001d14 	.word	0x20001d14

00008abc <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
    8abc:	b5f0      	push	{r4, r5, r6, r7, lr}
    8abe:	46c6      	mov	lr, r8
    8ac0:	b500      	push	{lr}
    8ac2:	000e      	movs	r6, r1
    8ac4:	0015      	movs	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
    8ac6:	3801      	subs	r0, #1
    8ac8:	2802      	cmp	r0, #2
    8aca:	d810      	bhi.n	8aee <_write+0x32>
		return -1;
	}

	for (; len != 0; --len) {
    8acc:	2a00      	cmp	r2, #0
    8ace:	d011      	beq.n	8af4 <_write+0x38>
    8ad0:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
    8ad2:	4b0c      	ldr	r3, [pc, #48]	; (8b04 <_write+0x48>)
    8ad4:	4698      	mov	r8, r3
    8ad6:	4f0c      	ldr	r7, [pc, #48]	; (8b08 <_write+0x4c>)
    8ad8:	4643      	mov	r3, r8
    8ada:	6818      	ldr	r0, [r3, #0]
    8adc:	5d31      	ldrb	r1, [r6, r4]
    8ade:	683b      	ldr	r3, [r7, #0]
    8ae0:	4798      	blx	r3
    8ae2:	2800      	cmp	r0, #0
    8ae4:	db08      	blt.n	8af8 <_write+0x3c>
			return -1;
		}
		++nChars;
    8ae6:	3401      	adds	r4, #1
	for (; len != 0; --len) {
    8ae8:	42a5      	cmp	r5, r4
    8aea:	d1f5      	bne.n	8ad8 <_write+0x1c>
    8aec:	e006      	b.n	8afc <_write+0x40>
		return -1;
    8aee:	2401      	movs	r4, #1
    8af0:	4264      	negs	r4, r4
    8af2:	e003      	b.n	8afc <_write+0x40>
	for (; len != 0; --len) {
    8af4:	0014      	movs	r4, r2
    8af6:	e001      	b.n	8afc <_write+0x40>
			return -1;
    8af8:	2401      	movs	r4, #1
    8afa:	4264      	negs	r4, r4
	}
	return nChars;
}
    8afc:	0020      	movs	r0, r4
    8afe:	bc04      	pop	{r2}
    8b00:	4690      	mov	r8, r2
    8b02:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8b04:	20001d1c 	.word	0x20001d1c
    8b08:	20001d18 	.word	0x20001d18

00008b0c <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    8b0c:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    8b0e:	4a06      	ldr	r2, [pc, #24]	; (8b28 <_sbrk+0x1c>)
    8b10:	6812      	ldr	r2, [r2, #0]
    8b12:	2a00      	cmp	r2, #0
    8b14:	d004      	beq.n	8b20 <_sbrk+0x14>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    8b16:	4a04      	ldr	r2, [pc, #16]	; (8b28 <_sbrk+0x1c>)
    8b18:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    8b1a:	18c3      	adds	r3, r0, r3
    8b1c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    8b1e:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    8b20:	4902      	ldr	r1, [pc, #8]	; (8b2c <_sbrk+0x20>)
    8b22:	4a01      	ldr	r2, [pc, #4]	; (8b28 <_sbrk+0x1c>)
    8b24:	6011      	str	r1, [r2, #0]
    8b26:	e7f6      	b.n	8b16 <_sbrk+0xa>
    8b28:	200000fc 	.word	0x200000fc
    8b2c:	200031b8 	.word	0x200031b8

00008b30 <_close>:
}

extern int _close(int file)
{
	return -1;
}
    8b30:	2001      	movs	r0, #1
    8b32:	4240      	negs	r0, r0
    8b34:	4770      	bx	lr

00008b36 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    8b36:	2380      	movs	r3, #128	; 0x80
    8b38:	019b      	lsls	r3, r3, #6
    8b3a:	604b      	str	r3, [r1, #4]

	return 0;
}
    8b3c:	2000      	movs	r0, #0
    8b3e:	4770      	bx	lr

00008b40 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    8b40:	2001      	movs	r0, #1
    8b42:	4770      	bx	lr

00008b44 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    8b44:	2000      	movs	r0, #0
    8b46:	4770      	bx	lr

00008b48 <_exit>:

extern void _exit(int status)
{
	asm("BKPT #0");
    8b48:	be00      	bkpt	0x0000
    8b4a:	e7fe      	b.n	8b4a <_exit+0x2>

00008b4c <_kill>:
}

extern void _kill(int pid, int sig)
{
	return;
}
    8b4c:	4770      	bx	lr

00008b4e <_getpid>:

extern int _getpid(void)
{
	return -1;
}
    8b4e:	2001      	movs	r0, #1
    8b50:	4240      	negs	r0, r0
    8b52:	4770      	bx	lr

00008b54 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
    8b54:	b570      	push	{r4, r5, r6, lr}
    8b56:	b082      	sub	sp, #8
    8b58:	0005      	movs	r5, r0
    8b5a:	000e      	movs	r6, r1
	uint16_t temp = 0;
    8b5c:	2200      	movs	r2, #0
    8b5e:	466b      	mov	r3, sp
    8b60:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
    8b62:	4c06      	ldr	r4, [pc, #24]	; (8b7c <usart_serial_getchar+0x28>)
    8b64:	466b      	mov	r3, sp
    8b66:	1d99      	adds	r1, r3, #6
    8b68:	0028      	movs	r0, r5
    8b6a:	47a0      	blx	r4
    8b6c:	2800      	cmp	r0, #0
    8b6e:	d1f9      	bne.n	8b64 <usart_serial_getchar+0x10>

	*c = temp;
    8b70:	466b      	mov	r3, sp
    8b72:	3306      	adds	r3, #6
    8b74:	881b      	ldrh	r3, [r3, #0]
    8b76:	7033      	strb	r3, [r6, #0]
}
    8b78:	b002      	add	sp, #8
    8b7a:	bd70      	pop	{r4, r5, r6, pc}
    8b7c:	000079e3 	.word	0x000079e3

00008b80 <usart_serial_putchar>:
{
    8b80:	b570      	push	{r4, r5, r6, lr}
    8b82:	0005      	movs	r5, r0
	while(STATUS_OK !=usart_write_wait(module, c));
    8b84:	b28c      	uxth	r4, r1
    8b86:	4e03      	ldr	r6, [pc, #12]	; (8b94 <usart_serial_putchar+0x14>)
    8b88:	0021      	movs	r1, r4
    8b8a:	0028      	movs	r0, r5
    8b8c:	47b0      	blx	r6
    8b8e:	2800      	cmp	r0, #0
    8b90:	d1fa      	bne.n	8b88 <usart_serial_putchar+0x8>
}
    8b92:	bd70      	pop	{r4, r5, r6, pc}
    8b94:	000079bd 	.word	0x000079bd

00008b98 <USART_HOST_ISR_VECT>:
#if SAMD || SAMR21 || SAML21 || SAMR30 || SAMR34 || SAMR35 || WLR089
void USART_HOST_ISR_VECT(uint8_t instance)
#else
USART_HOST_ISR_VECT()
#endif
{
    8b98:	b510      	push	{r4, lr}
    8b9a:	b082      	sub	sp, #8
static inline enum status_code usart_serial_read_packet(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
	return usart_read_buffer_wait(module, rx_data, length);
    8b9c:	466b      	mov	r3, sp
    8b9e:	1ddc      	adds	r4, r3, #7
    8ba0:	2201      	movs	r2, #1
    8ba2:	0021      	movs	r1, r4
    8ba4:	480f      	ldr	r0, [pc, #60]	; (8be4 <USART_HOST_ISR_VECT+0x4c>)
    8ba6:	4b10      	ldr	r3, [pc, #64]	; (8be8 <USART_HOST_ISR_VECT+0x50>)
    8ba8:	4798      	blx	r3
  __ASM volatile ("cpsid i" : : : "memory");
    8baa:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
    8bac:	f3bf 8f5f 	dmb	sy
#else
    usart_serial_read_packet(USART_HOST, &temp, 1);
#endif

	/* Introducing critical section to avoid buffer corruption. */
	cpu_irq_disable();
    8bb0:	2200      	movs	r2, #0
    8bb2:	4b0e      	ldr	r3, [pc, #56]	; (8bec <USART_HOST_ISR_VECT+0x54>)
    8bb4:	701a      	strb	r2, [r3, #0]

	/* The number of data in the receive buffer is incremented and the
	 * buffer is updated. */

	serial_rx_buf[serial_rx_buf_tail] = temp;
    8bb6:	4b0e      	ldr	r3, [pc, #56]	; (8bf0 <USART_HOST_ISR_VECT+0x58>)
    8bb8:	781b      	ldrb	r3, [r3, #0]
    8bba:	7821      	ldrb	r1, [r4, #0]
    8bbc:	4a0d      	ldr	r2, [pc, #52]	; (8bf4 <USART_HOST_ISR_VECT+0x5c>)
    8bbe:	54d1      	strb	r1, [r2, r3]

	if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_tail) {
    8bc0:	2b9b      	cmp	r3, #155	; 0x9b
    8bc2:	d00a      	beq.n	8bda <USART_HOST_ISR_VECT+0x42>
		/* Reached the end of buffer, revert back to beginning of
		 * buffer. */
		serial_rx_buf_tail = 0x00;
	} else {
		serial_rx_buf_tail++;
    8bc4:	3301      	adds	r3, #1
    8bc6:	4a0a      	ldr	r2, [pc, #40]	; (8bf0 <USART_HOST_ISR_VECT+0x58>)
    8bc8:	7013      	strb	r3, [r2, #0]
	}

	cpu_irq_enable();
    8bca:	2201      	movs	r2, #1
    8bcc:	4b07      	ldr	r3, [pc, #28]	; (8bec <USART_HOST_ISR_VECT+0x54>)
    8bce:	701a      	strb	r2, [r3, #0]
    8bd0:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    8bd4:	b662      	cpsie	i
}
    8bd6:	b002      	add	sp, #8
    8bd8:	bd10      	pop	{r4, pc}
		serial_rx_buf_tail = 0x00;
    8bda:	2200      	movs	r2, #0
    8bdc:	4b04      	ldr	r3, [pc, #16]	; (8bf0 <USART_HOST_ISR_VECT+0x58>)
    8bde:	701a      	strb	r2, [r3, #0]
    8be0:	e7f3      	b.n	8bca <USART_HOST_ISR_VECT+0x32>
    8be2:	46c0      	nop			; (mov r8, r8)
    8be4:	20000100 	.word	0x20000100
    8be8:	00007b09 	.word	0x00007b09
    8bec:	20000008 	.word	0x20000008
    8bf0:	200001d0 	.word	0x200001d0
    8bf4:	20000134 	.word	0x20000134

00008bf8 <sio2host_init>:
{
    8bf8:	b5f0      	push	{r4, r5, r6, r7, lr}
    8bfa:	b091      	sub	sp, #68	; 0x44
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    8bfc:	2380      	movs	r3, #128	; 0x80
    8bfe:	05db      	lsls	r3, r3, #23
    8c00:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    8c02:	2300      	movs	r3, #0
    8c04:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    8c06:	22ff      	movs	r2, #255	; 0xff
    8c08:	4669      	mov	r1, sp
    8c0a:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
    8c0c:	2200      	movs	r2, #0
    8c0e:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    8c10:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
	config->receiver_enable  = true;
    8c12:	2401      	movs	r4, #1
    8c14:	2124      	movs	r1, #36	; 0x24
    8c16:	4668      	mov	r0, sp
    8c18:	5444      	strb	r4, [r0, r1]
	config->transmitter_enable = true;
    8c1a:	3101      	adds	r1, #1
    8c1c:	5444      	strb	r4, [r0, r1]
	config->clock_polarity_inverted = false;
    8c1e:	3101      	adds	r1, #1
    8c20:	5443      	strb	r3, [r0, r1]
	config->use_external_clock = false;
    8c22:	3101      	adds	r1, #1
    8c24:	5443      	strb	r3, [r0, r1]
	config->ext_clock_freq   = 0;
    8c26:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
    8c28:	3105      	adds	r1, #5
    8c2a:	5443      	strb	r3, [r0, r1]
	config->generator_source = GCLK_GENERATOR_0;
    8c2c:	3101      	adds	r1, #1
    8c2e:	5443      	strb	r3, [r0, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    8c30:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    8c32:	8203      	strh	r3, [r0, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    8c34:	76c3      	strb	r3, [r0, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    8c36:	7602      	strb	r2, [r0, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    8c38:	7702      	strb	r2, [r0, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    8c3a:	7642      	strb	r2, [r0, #25]
	config->receive_pulse_length                    = 19;
    8c3c:	2313      	movs	r3, #19
    8c3e:	7683      	strb	r3, [r0, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    8c40:	7742      	strb	r2, [r0, #29]
	host_uart_config.mux_setting = HOST_SERCOM_MUX_SETTING;
    8c42:	2380      	movs	r3, #128	; 0x80
    8c44:	035b      	lsls	r3, r3, #13
    8c46:	9303      	str	r3, [sp, #12]
	host_uart_config.pinmux_pad0 = HOST_SERCOM_PINMUX_PAD0;
    8c48:	4b2f      	ldr	r3, [pc, #188]	; (8d08 <sio2host_init+0x110>)
    8c4a:	930c      	str	r3, [sp, #48]	; 0x30
	host_uart_config.pinmux_pad1 = HOST_SERCOM_PINMUX_PAD1;
    8c4c:	4b2f      	ldr	r3, [pc, #188]	; (8d0c <sio2host_init+0x114>)
    8c4e:	930d      	str	r3, [sp, #52]	; 0x34
	host_uart_config.pinmux_pad2 = HOST_SERCOM_PINMUX_PAD2;
    8c50:	2301      	movs	r3, #1
    8c52:	425b      	negs	r3, r3
    8c54:	930e      	str	r3, [sp, #56]	; 0x38
	host_uart_config.pinmux_pad3 = HOST_SERCOM_PINMUX_PAD3;
    8c56:	930f      	str	r3, [sp, #60]	; 0x3c
	host_uart_config.baudrate    = USART_HOST_BAUDRATE;
    8c58:	2396      	movs	r3, #150	; 0x96
    8c5a:	021b      	lsls	r3, r3, #8
    8c5c:	9308      	str	r3, [sp, #32]
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
    8c5e:	4d2c      	ldr	r5, [pc, #176]	; (8d10 <sio2host_init+0x118>)
    8c60:	4b2c      	ldr	r3, [pc, #176]	; (8d14 <sio2host_init+0x11c>)
    8c62:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    8c64:	4a2c      	ldr	r2, [pc, #176]	; (8d18 <sio2host_init+0x120>)
    8c66:	4b2d      	ldr	r3, [pc, #180]	; (8d1c <sio2host_init+0x124>)
    8c68:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    8c6a:	4a2d      	ldr	r2, [pc, #180]	; (8d20 <sio2host_init+0x128>)
    8c6c:	4b2d      	ldr	r3, [pc, #180]	; (8d24 <sio2host_init+0x12c>)
    8c6e:	601a      	str	r2, [r3, #0]
	if (usart_init(module, hw, config) == STATUS_OK) {
    8c70:	466a      	mov	r2, sp
    8c72:	492d      	ldr	r1, [pc, #180]	; (8d28 <sio2host_init+0x130>)
    8c74:	0028      	movs	r0, r5
    8c76:	4b2d      	ldr	r3, [pc, #180]	; (8d2c <sio2host_init+0x134>)
    8c78:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    8c7a:	4f2d      	ldr	r7, [pc, #180]	; (8d30 <sio2host_init+0x138>)
    8c7c:	683b      	ldr	r3, [r7, #0]
    8c7e:	6898      	ldr	r0, [r3, #8]
    8c80:	2100      	movs	r1, #0
    8c82:	4e2c      	ldr	r6, [pc, #176]	; (8d34 <sio2host_init+0x13c>)
    8c84:	47b0      	blx	r6
	setbuf(stdin, NULL);
    8c86:	683b      	ldr	r3, [r7, #0]
    8c88:	6858      	ldr	r0, [r3, #4]
    8c8a:	2100      	movs	r1, #0
    8c8c:	47b0      	blx	r6
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    8c8e:	682e      	ldr	r6, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    8c90:	0030      	movs	r0, r6
    8c92:	4b29      	ldr	r3, [pc, #164]	; (8d38 <sio2host_init+0x140>)
    8c94:	4798      	blx	r3
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    8c96:	231f      	movs	r3, #31
    8c98:	4018      	ands	r0, r3
    8c9a:	4084      	lsls	r4, r0
    8c9c:	4b27      	ldr	r3, [pc, #156]	; (8d3c <sio2host_init+0x144>)
    8c9e:	601c      	str	r4, [r3, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
    8ca0:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    8ca2:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    8ca4:	2b00      	cmp	r3, #0
    8ca6:	d1fc      	bne.n	8ca2 <sio2host_init+0xaa>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    8ca8:	6833      	ldr	r3, [r6, #0]
    8caa:	2202      	movs	r2, #2
    8cac:	4313      	orrs	r3, r2
    8cae:	6033      	str	r3, [r6, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    8cb0:	4b17      	ldr	r3, [pc, #92]	; (8d10 <sio2host_init+0x118>)
    8cb2:	681b      	ldr	r3, [r3, #0]
	return (usart_hw->SYNCBUSY.reg);
    8cb4:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    8cb6:	2a00      	cmp	r2, #0
    8cb8:	d1fc      	bne.n	8cb4 <sio2host_init+0xbc>
			module->receiver_enabled = true;
			break;

		case USART_TRANSCEIVER_TX:
			/* Enable TX */
			usart_hw->CTRLB.reg |= SERCOM_USART_CTRLB_TXEN;
    8cba:	6859      	ldr	r1, [r3, #4]
    8cbc:	2280      	movs	r2, #128	; 0x80
    8cbe:	0252      	lsls	r2, r2, #9
    8cc0:	430a      	orrs	r2, r1
    8cc2:	605a      	str	r2, [r3, #4]
			module->transmitter_enabled = true;
    8cc4:	2101      	movs	r1, #1
    8cc6:	4a12      	ldr	r2, [pc, #72]	; (8d10 <sio2host_init+0x118>)
    8cc8:	71d1      	strb	r1, [r2, #7]
	return (usart_hw->SYNCBUSY.reg);
    8cca:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    8ccc:	2a00      	cmp	r2, #0
    8cce:	d1fc      	bne.n	8cca <sio2host_init+0xd2>
	return (usart_hw->SYNCBUSY.reg);
    8cd0:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    8cd2:	2a00      	cmp	r2, #0
    8cd4:	d1fc      	bne.n	8cd0 <sio2host_init+0xd8>
			usart_hw->CTRLB.reg |= SERCOM_USART_CTRLB_RXEN;
    8cd6:	6859      	ldr	r1, [r3, #4]
    8cd8:	2280      	movs	r2, #128	; 0x80
    8cda:	0292      	lsls	r2, r2, #10
    8cdc:	430a      	orrs	r2, r1
    8cde:	605a      	str	r2, [r3, #4]
			module->receiver_enabled = true;
    8ce0:	2101      	movs	r1, #1
    8ce2:	4a0b      	ldr	r2, [pc, #44]	; (8d10 <sio2host_init+0x118>)
    8ce4:	7191      	strb	r1, [r2, #6]
	return (usart_hw->SYNCBUSY.reg);
    8ce6:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    8ce8:	2a00      	cmp	r2, #0
    8cea:	d1fc      	bne.n	8ce6 <sio2host_init+0xee>
	USART_HOST_RX_ISR_ENABLE();
    8cec:	4914      	ldr	r1, [pc, #80]	; (8d40 <sio2host_init+0x148>)
    8cee:	2000      	movs	r0, #0
    8cf0:	4b14      	ldr	r3, [pc, #80]	; (8d44 <sio2host_init+0x14c>)
    8cf2:	4798      	blx	r3
    8cf4:	2204      	movs	r2, #4
    8cf6:	4b0c      	ldr	r3, [pc, #48]	; (8d28 <sio2host_init+0x130>)
    8cf8:	759a      	strb	r2, [r3, #22]
    8cfa:	32fd      	adds	r2, #253	; 0xfd
    8cfc:	32ff      	adds	r2, #255	; 0xff
    8cfe:	4b0f      	ldr	r3, [pc, #60]	; (8d3c <sio2host_init+0x144>)
    8d00:	601a      	str	r2, [r3, #0]
}
    8d02:	b011      	add	sp, #68	; 0x44
    8d04:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8d06:	46c0      	nop			; (mov r8, r8)
    8d08:	00040003 	.word	0x00040003
    8d0c:	00050003 	.word	0x00050003
    8d10:	20000100 	.word	0x20000100
    8d14:	20001d1c 	.word	0x20001d1c
    8d18:	00008b81 	.word	0x00008b81
    8d1c:	20001d18 	.word	0x20001d18
    8d20:	00008b55 	.word	0x00008b55
    8d24:	20001d14 	.word	0x20001d14
    8d28:	42000800 	.word	0x42000800
    8d2c:	00007681 	.word	0x00007681
    8d30:	20000038 	.word	0x20000038
    8d34:	000120c1 	.word	0x000120c1
    8d38:	00007239 	.word	0x00007239
    8d3c:	e000e100 	.word	0xe000e100
    8d40:	00008b99 	.word	0x00008b99
    8d44:	000071fd 	.word	0x000071fd

00008d48 <sio2host_tx>:
{
    8d48:	b5f0      	push	{r4, r5, r6, r7, lr}
    8d4a:	b083      	sub	sp, #12
    8d4c:	0006      	movs	r6, r0
    8d4e:	9101      	str	r1, [sp, #4]
	return usart_write_buffer_wait(module, tx_data, length);
    8d50:	466b      	mov	r3, sp
    8d52:	889d      	ldrh	r5, [r3, #4]
    8d54:	4c05      	ldr	r4, [pc, #20]	; (8d6c <sio2host_tx+0x24>)
    8d56:	4f06      	ldr	r7, [pc, #24]	; (8d70 <sio2host_tx+0x28>)
    8d58:	002a      	movs	r2, r5
    8d5a:	0031      	movs	r1, r6
    8d5c:	0020      	movs	r0, r4
    8d5e:	47b8      	blx	r7
	} while (status != STATUS_OK);
    8d60:	2800      	cmp	r0, #0
    8d62:	d1f9      	bne.n	8d58 <sio2host_tx+0x10>
}
    8d64:	9801      	ldr	r0, [sp, #4]
    8d66:	b003      	add	sp, #12
    8d68:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8d6a:	46c0      	nop			; (mov r8, r8)
    8d6c:	20000100 	.word	0x20000100
    8d70:	00007a4d 	.word	0x00007a4d

00008d74 <sio2host_putchar>:
{
    8d74:	b500      	push	{lr}
    8d76:	b083      	sub	sp, #12
    8d78:	466b      	mov	r3, sp
    8d7a:	71d8      	strb	r0, [r3, #7]
    8d7c:	3307      	adds	r3, #7
	sio2host_tx(&ch, 1);
    8d7e:	2101      	movs	r1, #1
    8d80:	0018      	movs	r0, r3
    8d82:	4b02      	ldr	r3, [pc, #8]	; (8d8c <sio2host_putchar+0x18>)
    8d84:	4798      	blx	r3
}
    8d86:	b003      	add	sp, #12
    8d88:	bd00      	pop	{pc}
    8d8a:	46c0      	nop			; (mov r8, r8)
    8d8c:	00008d49 	.word	0x00008d49

00008d90 <CompareData>:
     Otherwise it is the start address of the buffer that contains the data to compare with
    \param numberOfBytes The number of bytes to compare
    \note offset+numberOfBytes must be <= D_NV_SECTOR_SIZE (meaning sector crossing is not permitted)
*/
static bool CompareData(uint8_t sector, uint16_t offset, uint8_t *pBuffer, D_Nv_Size_t numberOfBytes)
{
    8d90:	b5f0      	push	{r4, r5, r6, r7, lr}
    8d92:	46c6      	mov	lr, r8
    8d94:	b500      	push	{lr}
    8d96:	b084      	sub	sp, #16
    8d98:	0014      	movs	r4, r2
    8d9a:	001f      	movs	r7, r3
  uint32_t address = D_NV_MEMORY_START + (uint32_t)(sector - D_NV_FIRST_SECTOR) * D_NV_SECTOR_SIZE + offset;
    8d9c:	4b29      	ldr	r3, [pc, #164]	; (8e44 <CompareData+0xb4>)
    8d9e:	18cb      	adds	r3, r1, r3
    8da0:	0340      	lsls	r0, r0, #13
    8da2:	181d      	adds	r5, r3, r0
  uint8_t  buffer[16U];

  assert(numberOfBytes);
    8da4:	2f00      	cmp	r7, #0
    8da6:	d01a      	beq.n	8dde <CompareData+0x4e>
  assert(address <= D_NV_MEMORY_END);
    8da8:	4b27      	ldr	r3, [pc, #156]	; (8e48 <CompareData+0xb8>)
    8daa:	1e5a      	subs	r2, r3, #1
    8dac:	4295      	cmp	r5, r2
    8dae:	d81c      	bhi.n	8dea <CompareData+0x5a>
  assert((address + numberOfBytes) <= (D_NV_MEMORY_END + 1U));
    8db0:	197a      	adds	r2, r7, r5
    8db2:	4293      	cmp	r3, r2
    8db4:	d31f      	bcc.n	8df6 <CompareData+0x66>
  assert((offset + numberOfBytes) <= D_NV_SECTOR_SIZE);
    8db6:	19c9      	adds	r1, r1, r7
    8db8:	2380      	movs	r3, #128	; 0x80
    8dba:	019b      	lsls	r3, r3, #6
    8dbc:	4299      	cmp	r1, r3
    8dbe:	d820      	bhi.n	8e02 <CompareData+0x72>

  while(numberOfBytes)
  {
    uint16_t bytesToRead = MIN(sizeof(buffer), numberOfBytes);

    memcpy(buffer, (uint8_t FLASH_PTR *)address, bytesToRead);
    8dc0:	4b22      	ldr	r3, [pc, #136]	; (8e4c <CompareData+0xbc>)
    8dc2:	4698      	mov	r8, r3
    uint16_t bytesToRead = MIN(sizeof(buffer), numberOfBytes);
    8dc4:	1c3e      	adds	r6, r7, #0
    8dc6:	2f10      	cmp	r7, #16
    8dc8:	d900      	bls.n	8dcc <CompareData+0x3c>
    8dca:	2610      	movs	r6, #16
    8dcc:	b2b6      	uxth	r6, r6
    memcpy(buffer, (uint8_t FLASH_PTR *)address, bytesToRead);
    8dce:	0032      	movs	r2, r6
    8dd0:	0029      	movs	r1, r5
    8dd2:	4668      	mov	r0, sp
    8dd4:	47c0      	blx	r8
    for (uint8_t i = 0U; i < bytesToRead; i++)
    8dd6:	2e00      	cmp	r6, #0
    8dd8:	d028      	beq.n	8e2c <CompareData+0x9c>
    8dda:	2300      	movs	r3, #0
    8ddc:	e01f      	b.n	8e1e <CompareData+0x8e>
  assert(numberOfBytes);
    8dde:	4b1c      	ldr	r3, [pc, #112]	; (8e50 <CompareData+0xc0>)
    8de0:	4a1c      	ldr	r2, [pc, #112]	; (8e54 <CompareData+0xc4>)
    8de2:	21d9      	movs	r1, #217	; 0xd9
    8de4:	481c      	ldr	r0, [pc, #112]	; (8e58 <CompareData+0xc8>)
    8de6:	4c1d      	ldr	r4, [pc, #116]	; (8e5c <CompareData+0xcc>)
    8de8:	47a0      	blx	r4
  assert(address <= D_NV_MEMORY_END);
    8dea:	4b1d      	ldr	r3, [pc, #116]	; (8e60 <CompareData+0xd0>)
    8dec:	4a19      	ldr	r2, [pc, #100]	; (8e54 <CompareData+0xc4>)
    8dee:	21da      	movs	r1, #218	; 0xda
    8df0:	4819      	ldr	r0, [pc, #100]	; (8e58 <CompareData+0xc8>)
    8df2:	4c1a      	ldr	r4, [pc, #104]	; (8e5c <CompareData+0xcc>)
    8df4:	47a0      	blx	r4
  assert((address + numberOfBytes) <= (D_NV_MEMORY_END + 1U));
    8df6:	4b1b      	ldr	r3, [pc, #108]	; (8e64 <CompareData+0xd4>)
    8df8:	4a16      	ldr	r2, [pc, #88]	; (8e54 <CompareData+0xc4>)
    8dfa:	21db      	movs	r1, #219	; 0xdb
    8dfc:	4816      	ldr	r0, [pc, #88]	; (8e58 <CompareData+0xc8>)
    8dfe:	4c17      	ldr	r4, [pc, #92]	; (8e5c <CompareData+0xcc>)
    8e00:	47a0      	blx	r4
  assert((offset + numberOfBytes) <= D_NV_SECTOR_SIZE);
    8e02:	4b19      	ldr	r3, [pc, #100]	; (8e68 <CompareData+0xd8>)
    8e04:	4a13      	ldr	r2, [pc, #76]	; (8e54 <CompareData+0xc4>)
    8e06:	21dc      	movs	r1, #220	; 0xdc
    8e08:	4813      	ldr	r0, [pc, #76]	; (8e58 <CompareData+0xc8>)
    8e0a:	4c14      	ldr	r4, [pc, #80]	; (8e5c <CompareData+0xcc>)
    8e0c:	47a0      	blx	r4
      if (buffer[i] != ((pBuffer != NULL) ? *(pBuffer++) : 0xFF))
    8e0e:	21ff      	movs	r1, #255	; 0xff
    8e10:	4291      	cmp	r1, r2
    8e12:	d112      	bne.n	8e3a <CompareData+0xaa>
    for (uint8_t i = 0U; i < bytesToRead; i++)
    8e14:	3301      	adds	r3, #1
    8e16:	b2db      	uxtb	r3, r3
    8e18:	b29a      	uxth	r2, r3
    8e1a:	4296      	cmp	r6, r2
    8e1c:	d906      	bls.n	8e2c <CompareData+0x9c>
      if (buffer[i] != ((pBuffer != NULL) ? *(pBuffer++) : 0xFF))
    8e1e:	466a      	mov	r2, sp
    8e20:	5cd2      	ldrb	r2, [r2, r3]
    8e22:	2c00      	cmp	r4, #0
    8e24:	d0f3      	beq.n	8e0e <CompareData+0x7e>
    8e26:	7821      	ldrb	r1, [r4, #0]
    8e28:	3401      	adds	r4, #1
    8e2a:	e7f1      	b.n	8e10 <CompareData+0x80>
        return false;

    numberOfBytes -= bytesToRead;
    8e2c:	1bbf      	subs	r7, r7, r6
    8e2e:	b2bf      	uxth	r7, r7
    address += bytesToRead;
    8e30:	19ad      	adds	r5, r5, r6
  while(numberOfBytes)
    8e32:	2f00      	cmp	r7, #0
    8e34:	d1c6      	bne.n	8dc4 <CompareData+0x34>
  }

  return true;
    8e36:	2001      	movs	r0, #1
    8e38:	e000      	b.n	8e3c <CompareData+0xac>
        return false;
    8e3a:	2000      	movs	r0, #0
}
    8e3c:	b004      	add	sp, #16
    8e3e:	bc04      	pop	{r2}
    8e40:	4690      	mov	r8, r2
    8e42:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8e44:	00002100 	.word	0x00002100
    8e48:	00006100 	.word	0x00006100
    8e4c:	0001192b 	.word	0x0001192b
    8e50:	00012d00 	.word	0x00012d00
    8e54:	00012e84 	.word	0x00012e84
    8e58:	00012d10 	.word	0x00012d10
    8e5c:	00011869 	.word	0x00011869
    8e60:	00012d50 	.word	0x00012d50
    8e64:	00012d6c 	.word	0x00012d6c
    8e68:	00012da0 	.word	0x00012da0

00008e6c <D_Nv_Init>:
{
    8e6c:	b510      	push	{r4, lr}
  assert ((D_NV_MEMORY_START % NVMCTRL_ROW_SIZE) == 0U);
    8e6e:	4a0b      	ldr	r2, [pc, #44]	; (8e9c <D_Nv_Init+0x30>)
    8e70:	23ff      	movs	r3, #255	; 0xff
    8e72:	421a      	tst	r2, r3
    8e74:	d106      	bne.n	8e84 <D_Nv_Init+0x18>
  assert((D_NV_MEMORY_END - D_NV_MEMORY_START + 1U) == D_NV_MEMORY_SIZE);
    8e76:	4b0a      	ldr	r3, [pc, #40]	; (8ea0 <D_Nv_Init+0x34>)
    8e78:	490a      	ldr	r1, [pc, #40]	; (8ea4 <D_Nv_Init+0x38>)
    8e7a:	468c      	mov	ip, r1
    8e7c:	4463      	add	r3, ip
    8e7e:	4293      	cmp	r3, r2
    8e80:	d106      	bne.n	8e90 <D_Nv_Init+0x24>
}
    8e82:	bd10      	pop	{r4, pc}
  assert ((D_NV_MEMORY_START % NVMCTRL_ROW_SIZE) == 0U);
    8e84:	4b08      	ldr	r3, [pc, #32]	; (8ea8 <D_Nv_Init+0x3c>)
    8e86:	4a09      	ldr	r2, [pc, #36]	; (8eac <D_Nv_Init+0x40>)
    8e88:	2159      	movs	r1, #89	; 0x59
    8e8a:	4809      	ldr	r0, [pc, #36]	; (8eb0 <D_Nv_Init+0x44>)
    8e8c:	4c09      	ldr	r4, [pc, #36]	; (8eb4 <D_Nv_Init+0x48>)
    8e8e:	47a0      	blx	r4
  assert((D_NV_MEMORY_END - D_NV_MEMORY_START + 1U) == D_NV_MEMORY_SIZE);
    8e90:	4b09      	ldr	r3, [pc, #36]	; (8eb8 <D_Nv_Init+0x4c>)
    8e92:	4a06      	ldr	r2, [pc, #24]	; (8eac <D_Nv_Init+0x40>)
    8e94:	215d      	movs	r1, #93	; 0x5d
    8e96:	4806      	ldr	r0, [pc, #24]	; (8eb0 <D_Nv_Init+0x44>)
    8e98:	4c06      	ldr	r4, [pc, #24]	; (8eb4 <D_Nv_Init+0x48>)
    8e9a:	47a0      	blx	r4
    8e9c:	00002100 	.word	0x00002100
    8ea0:	00006100 	.word	0x00006100
    8ea4:	ffffc000 	.word	0xffffc000
    8ea8:	00012dd0 	.word	0x00012dd0
    8eac:	00012e40 	.word	0x00012e40
    8eb0:	00012d10 	.word	0x00012d10
    8eb4:	00011869 	.word	0x00011869
    8eb8:	00012e00 	.word	0x00012e00

00008ebc <D_Nv_Read_Impl>:
{
    8ebc:	b570      	push	{r4, r5, r6, lr}
    8ebe:	0015      	movs	r5, r2
  uint32_t address = D_NV_MEMORY_START + (uint32_t)(sector - D_NV_FIRST_SECTOR) * D_NV_SECTOR_SIZE + offset;
    8ec0:	0344      	lsls	r4, r0, #13
    8ec2:	4813      	ldr	r0, [pc, #76]	; (8f10 <D_Nv_Read_Impl+0x54>)
    8ec4:	1808      	adds	r0, r1, r0
    8ec6:	1824      	adds	r4, r4, r0
  assert(address <= D_NV_MEMORY_END);
    8ec8:	4a12      	ldr	r2, [pc, #72]	; (8f14 <D_Nv_Read_Impl+0x58>)
    8eca:	1e50      	subs	r0, r2, #1
    8ecc:	4284      	cmp	r4, r0
    8ece:	d80d      	bhi.n	8eec <D_Nv_Read_Impl+0x30>
  assert((address + numberOfBytes) <= (D_NV_MEMORY_END + 1U));
    8ed0:	18e0      	adds	r0, r4, r3
    8ed2:	4282      	cmp	r2, r0
    8ed4:	d310      	bcc.n	8ef8 <D_Nv_Read_Impl+0x3c>
  assert((offset + numberOfBytes) <= D_NV_SECTOR_SIZE);
    8ed6:	18c9      	adds	r1, r1, r3
    8ed8:	2280      	movs	r2, #128	; 0x80
    8eda:	0192      	lsls	r2, r2, #6
    8edc:	4291      	cmp	r1, r2
    8ede:	d811      	bhi.n	8f04 <D_Nv_Read_Impl+0x48>
  memcpy(pBuffer, (uint8_t FLASH_PTR *)address, numberOfBytes);
    8ee0:	001a      	movs	r2, r3
    8ee2:	0021      	movs	r1, r4
    8ee4:	0028      	movs	r0, r5
    8ee6:	4b0c      	ldr	r3, [pc, #48]	; (8f18 <D_Nv_Read_Impl+0x5c>)
    8ee8:	4798      	blx	r3
}
    8eea:	bd70      	pop	{r4, r5, r6, pc}
  assert(address <= D_NV_MEMORY_END);
    8eec:	4b0b      	ldr	r3, [pc, #44]	; (8f1c <D_Nv_Read_Impl+0x60>)
    8eee:	4a0c      	ldr	r2, [pc, #48]	; (8f20 <D_Nv_Read_Impl+0x64>)
    8ef0:	2172      	movs	r1, #114	; 0x72
    8ef2:	480c      	ldr	r0, [pc, #48]	; (8f24 <D_Nv_Read_Impl+0x68>)
    8ef4:	4c0c      	ldr	r4, [pc, #48]	; (8f28 <D_Nv_Read_Impl+0x6c>)
    8ef6:	47a0      	blx	r4
  assert((address + numberOfBytes) <= (D_NV_MEMORY_END + 1U));
    8ef8:	4b0c      	ldr	r3, [pc, #48]	; (8f2c <D_Nv_Read_Impl+0x70>)
    8efa:	4a09      	ldr	r2, [pc, #36]	; (8f20 <D_Nv_Read_Impl+0x64>)
    8efc:	2173      	movs	r1, #115	; 0x73
    8efe:	4809      	ldr	r0, [pc, #36]	; (8f24 <D_Nv_Read_Impl+0x68>)
    8f00:	4c09      	ldr	r4, [pc, #36]	; (8f28 <D_Nv_Read_Impl+0x6c>)
    8f02:	47a0      	blx	r4
  assert((offset + numberOfBytes) <= D_NV_SECTOR_SIZE);
    8f04:	4b0a      	ldr	r3, [pc, #40]	; (8f30 <D_Nv_Read_Impl+0x74>)
    8f06:	4a06      	ldr	r2, [pc, #24]	; (8f20 <D_Nv_Read_Impl+0x64>)
    8f08:	2174      	movs	r1, #116	; 0x74
    8f0a:	4806      	ldr	r0, [pc, #24]	; (8f24 <D_Nv_Read_Impl+0x68>)
    8f0c:	4c06      	ldr	r4, [pc, #24]	; (8f28 <D_Nv_Read_Impl+0x6c>)
    8f0e:	47a0      	blx	r4
    8f10:	00002100 	.word	0x00002100
    8f14:	00006100 	.word	0x00006100
    8f18:	0001192b 	.word	0x0001192b
    8f1c:	00012d50 	.word	0x00012d50
    8f20:	00012e4c 	.word	0x00012e4c
    8f24:	00012d10 	.word	0x00012d10
    8f28:	00011869 	.word	0x00011869
    8f2c:	00012d6c 	.word	0x00012d6c
    8f30:	00012da0 	.word	0x00012da0

00008f34 <D_Nv_Write_Impl>:
{
    8f34:	b5f0      	push	{r4, r5, r6, r7, lr}
    8f36:	46de      	mov	lr, fp
    8f38:	4657      	mov	r7, sl
    8f3a:	464e      	mov	r6, r9
    8f3c:	4645      	mov	r5, r8
    8f3e:	b5e0      	push	{r5, r6, r7, lr}
    8f40:	b093      	sub	sp, #76	; 0x4c
    8f42:	9201      	str	r2, [sp, #4]
    8f44:	469a      	mov	sl, r3
  uint32_t  address = D_NV_MEMORY_START + (uint32_t)(sector - D_NV_FIRST_SECTOR) * D_NV_SECTOR_SIZE + offset;
    8f46:	4c46      	ldr	r4, [pc, #280]	; (9060 <D_Nv_Write_Impl+0x12c>)
    8f48:	190c      	adds	r4, r1, r4
    8f4a:	0340      	lsls	r0, r0, #13
    8f4c:	1825      	adds	r5, r4, r0
  assert(numberOfBytes);
    8f4e:	2b00      	cmp	r3, #0
    8f50:	d047      	beq.n	8fe2 <D_Nv_Write_Impl+0xae>
  assert(address <= D_NV_MEMORY_END);
    8f52:	4b44      	ldr	r3, [pc, #272]	; (9064 <D_Nv_Write_Impl+0x130>)
    8f54:	1e5a      	subs	r2, r3, #1
    8f56:	4295      	cmp	r5, r2
    8f58:	d849      	bhi.n	8fee <D_Nv_Write_Impl+0xba>
  assert((address + numberOfBytes) <= (D_NV_MEMORY_END + 1U));
    8f5a:	4652      	mov	r2, sl
    8f5c:	1952      	adds	r2, r2, r5
    8f5e:	4293      	cmp	r3, r2
    8f60:	d34b      	bcc.n	8ffa <D_Nv_Write_Impl+0xc6>
  assert((offset + numberOfBytes) <= D_NV_SECTOR_SIZE);
    8f62:	46d3      	mov	fp, sl
    8f64:	4451      	add	r1, sl
    8f66:	2380      	movs	r3, #128	; 0x80
    8f68:	019b      	lsls	r3, r3, #6
    8f6a:	4299      	cmp	r1, r3
    8f6c:	d84b      	bhi.n	9006 <D_Nv_Write_Impl+0xd2>
  if (s_pfSystemCheckCallback != NULL)
    8f6e:	4b3e      	ldr	r3, [pc, #248]	; (9068 <D_Nv_Write_Impl+0x134>)
    8f70:	681b      	ldr	r3, [r3, #0]
    8f72:	2b00      	cmp	r3, #0
    8f74:	d000      	beq.n	8f78 <D_Nv_Write_Impl+0x44>
    s_pfSystemCheckCallback();
    8f76:	4798      	blx	r3
  pageOffset = address % NVMCTRL_PAGE_SIZE;
    8f78:	273f      	movs	r7, #63	; 0x3f
    8f7a:	402f      	ands	r7, r5
  pageStart = address - pageOffset;
    8f7c:	1bec      	subs	r4, r5, r7
  numberOfPageBytes = MIN((NVMCTRL_PAGE_SIZE - pageOffset), numberOfBytes);
    8f7e:	2640      	movs	r6, #64	; 0x40
    8f80:	1bf6      	subs	r6, r6, r7
    8f82:	455e      	cmp	r6, fp
    8f84:	dd00      	ble.n	8f88 <D_Nv_Write_Impl+0x54>
    8f86:	4656      	mov	r6, sl
    8f88:	b2b3      	uxth	r3, r6
    8f8a:	469b      	mov	fp, r3
  memset (page_buf, 0xFF, NVMCTRL_PAGE_SIZE);
    8f8c:	2240      	movs	r2, #64	; 0x40
    8f8e:	21ff      	movs	r1, #255	; 0xff
    8f90:	a802      	add	r0, sp, #8
    8f92:	4b36      	ldr	r3, [pc, #216]	; (906c <D_Nv_Write_Impl+0x138>)
    8f94:	4798      	blx	r3
  memcpy (&page_buf[pageOffset], pBuffer, numberOfPageBytes);
    8f96:	003b      	movs	r3, r7
    8f98:	aa02      	add	r2, sp, #8
    8f9a:	4694      	mov	ip, r2
    8f9c:	4463      	add	r3, ip
    8f9e:	9300      	str	r3, [sp, #0]
    8fa0:	0436      	lsls	r6, r6, #16
    8fa2:	0c37      	lsrs	r7, r6, #16
    8fa4:	003a      	movs	r2, r7
    8fa6:	9901      	ldr	r1, [sp, #4]
    8fa8:	0018      	movs	r0, r3
    8faa:	4b31      	ldr	r3, [pc, #196]	; (9070 <D_Nv_Write_Impl+0x13c>)
    8fac:	4798      	blx	r3
	cpu_irq_enter_critical();
    8fae:	4b31      	ldr	r3, [pc, #196]	; (9074 <D_Nv_Write_Impl+0x140>)
    8fb0:	4798      	blx	r3
    error_code = nvm_write_buffer(pageStart, page_buf, NVMCTRL_PAGE_SIZE);
    8fb2:	4e31      	ldr	r6, [pc, #196]	; (9078 <D_Nv_Write_Impl+0x144>)
    8fb4:	2240      	movs	r2, #64	; 0x40
    8fb6:	a902      	add	r1, sp, #8
    8fb8:	0020      	movs	r0, r4
    8fba:	47b0      	blx	r6
  } while (error_code == STATUS_BUSY);
    8fbc:	2805      	cmp	r0, #5
    8fbe:	d0f9      	beq.n	8fb4 <D_Nv_Write_Impl+0x80>
	cpu_irq_leave_critical();
    8fc0:	4b2e      	ldr	r3, [pc, #184]	; (907c <D_Nv_Write_Impl+0x148>)
    8fc2:	4798      	blx	r3
  numberOfBytes -= numberOfPageBytes;
    8fc4:	4653      	mov	r3, sl
    8fc6:	465a      	mov	r2, fp
    8fc8:	1a9e      	subs	r6, r3, r2
    8fca:	b2b6      	uxth	r6, r6
  address += numberOfPageBytes;
    8fcc:	19ec      	adds	r4, r5, r7
  pBuffer += numberOfPageBytes;
    8fce:	9b01      	ldr	r3, [sp, #4]
    8fd0:	4699      	mov	r9, r3
    8fd2:	44b9      	add	r9, r7
  while (0U < numberOfBytes)
    8fd4:	2e00      	cmp	r6, #0
    8fd6:	d03b      	beq.n	9050 <D_Nv_Write_Impl+0x11c>
    memset (page_buf, 0xFF, NVMCTRL_PAGE_SIZE);
    8fd8:	4b24      	ldr	r3, [pc, #144]	; (906c <D_Nv_Write_Impl+0x138>)
    8fda:	469b      	mov	fp, r3
    memcpy (&page_buf[pageOffset], pBuffer, numberOfPageBytes);
    8fdc:	4b24      	ldr	r3, [pc, #144]	; (9070 <D_Nv_Write_Impl+0x13c>)
    8fde:	4698      	mov	r8, r3
    8fe0:	e031      	b.n	9046 <D_Nv_Write_Impl+0x112>
  assert(numberOfBytes);
    8fe2:	4b27      	ldr	r3, [pc, #156]	; (9080 <D_Nv_Write_Impl+0x14c>)
    8fe4:	4a27      	ldr	r2, [pc, #156]	; (9084 <D_Nv_Write_Impl+0x150>)
    8fe6:	218a      	movs	r1, #138	; 0x8a
    8fe8:	4827      	ldr	r0, [pc, #156]	; (9088 <D_Nv_Write_Impl+0x154>)
    8fea:	4c28      	ldr	r4, [pc, #160]	; (908c <D_Nv_Write_Impl+0x158>)
    8fec:	47a0      	blx	r4
  assert(address <= D_NV_MEMORY_END);
    8fee:	4b28      	ldr	r3, [pc, #160]	; (9090 <D_Nv_Write_Impl+0x15c>)
    8ff0:	4a24      	ldr	r2, [pc, #144]	; (9084 <D_Nv_Write_Impl+0x150>)
    8ff2:	218b      	movs	r1, #139	; 0x8b
    8ff4:	4824      	ldr	r0, [pc, #144]	; (9088 <D_Nv_Write_Impl+0x154>)
    8ff6:	4c25      	ldr	r4, [pc, #148]	; (908c <D_Nv_Write_Impl+0x158>)
    8ff8:	47a0      	blx	r4
  assert((address + numberOfBytes) <= (D_NV_MEMORY_END + 1U));
    8ffa:	4b26      	ldr	r3, [pc, #152]	; (9094 <D_Nv_Write_Impl+0x160>)
    8ffc:	4a21      	ldr	r2, [pc, #132]	; (9084 <D_Nv_Write_Impl+0x150>)
    8ffe:	218c      	movs	r1, #140	; 0x8c
    9000:	4821      	ldr	r0, [pc, #132]	; (9088 <D_Nv_Write_Impl+0x154>)
    9002:	4c22      	ldr	r4, [pc, #136]	; (908c <D_Nv_Write_Impl+0x158>)
    9004:	47a0      	blx	r4
  assert((offset + numberOfBytes) <= D_NV_SECTOR_SIZE);
    9006:	4b24      	ldr	r3, [pc, #144]	; (9098 <D_Nv_Write_Impl+0x164>)
    9008:	4a1e      	ldr	r2, [pc, #120]	; (9084 <D_Nv_Write_Impl+0x150>)
    900a:	218d      	movs	r1, #141	; 0x8d
    900c:	481e      	ldr	r0, [pc, #120]	; (9088 <D_Nv_Write_Impl+0x154>)
    900e:	4c1f      	ldr	r4, [pc, #124]	; (908c <D_Nv_Write_Impl+0x158>)
    9010:	47a0      	blx	r4
    numberOfPageBytes = MIN(NVMCTRL_PAGE_SIZE, numberOfBytes);
    9012:	b29f      	uxth	r7, r3
    memset (page_buf, 0xFF, NVMCTRL_PAGE_SIZE);
    9014:	2240      	movs	r2, #64	; 0x40
    9016:	21ff      	movs	r1, #255	; 0xff
    9018:	a802      	add	r0, sp, #8
    901a:	47d8      	blx	fp
    memcpy (&page_buf[pageOffset], pBuffer, numberOfPageBytes);
    901c:	003a      	movs	r2, r7
    901e:	4649      	mov	r1, r9
    9020:	9800      	ldr	r0, [sp, #0]
    9022:	47c0      	blx	r8
	cpu_irq_enter_critical();
    9024:	4b13      	ldr	r3, [pc, #76]	; (9074 <D_Nv_Write_Impl+0x140>)
    9026:	4798      	blx	r3
      error_code = nvm_write_buffer(address, page_buf, NVMCTRL_PAGE_SIZE);
    9028:	4d13      	ldr	r5, [pc, #76]	; (9078 <D_Nv_Write_Impl+0x144>)
    902a:	2240      	movs	r2, #64	; 0x40
    902c:	a902      	add	r1, sp, #8
    902e:	0020      	movs	r0, r4
    9030:	47a8      	blx	r5
    } while (error_code == STATUS_BUSY);
    9032:	2805      	cmp	r0, #5
    9034:	d0f9      	beq.n	902a <D_Nv_Write_Impl+0xf6>
	cpu_irq_leave_critical();
    9036:	4b11      	ldr	r3, [pc, #68]	; (907c <D_Nv_Write_Impl+0x148>)
    9038:	4798      	blx	r3
    numberOfBytes -= numberOfPageBytes;
    903a:	1bf6      	subs	r6, r6, r7
    903c:	b2b6      	uxth	r6, r6
    address += numberOfPageBytes;
    903e:	19e4      	adds	r4, r4, r7
    pBuffer += numberOfPageBytes;
    9040:	44b9      	add	r9, r7
  while (0U < numberOfBytes)
    9042:	2e00      	cmp	r6, #0
    9044:	d004      	beq.n	9050 <D_Nv_Write_Impl+0x11c>
    numberOfPageBytes = MIN(NVMCTRL_PAGE_SIZE, numberOfBytes);
    9046:	1c33      	adds	r3, r6, #0
    9048:	2e40      	cmp	r6, #64	; 0x40
    904a:	d9e2      	bls.n	9012 <D_Nv_Write_Impl+0xde>
    904c:	2340      	movs	r3, #64	; 0x40
    904e:	e7e0      	b.n	9012 <D_Nv_Write_Impl+0xde>
}
    9050:	b013      	add	sp, #76	; 0x4c
    9052:	bc3c      	pop	{r2, r3, r4, r5}
    9054:	4690      	mov	r8, r2
    9056:	4699      	mov	r9, r3
    9058:	46a2      	mov	sl, r4
    905a:	46ab      	mov	fp, r5
    905c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    905e:	46c0      	nop			; (mov r8, r8)
    9060:	00002100 	.word	0x00002100
    9064:	00006100 	.word	0x00006100
    9068:	200001d4 	.word	0x200001d4
    906c:	0001193d 	.word	0x0001193d
    9070:	0001192b 	.word	0x0001192b
    9074:	00006291 	.word	0x00006291
    9078:	000066cd 	.word	0x000066cd
    907c:	000062d1 	.word	0x000062d1
    9080:	00012d00 	.word	0x00012d00
    9084:	00012e5c 	.word	0x00012e5c
    9088:	00012d10 	.word	0x00012d10
    908c:	00011869 	.word	0x00011869
    9090:	00012d50 	.word	0x00012d50
    9094:	00012d6c 	.word	0x00012d6c
    9098:	00012da0 	.word	0x00012da0

0000909c <D_Nv_EraseSector_Impl>:
{
    909c:	b570      	push	{r4, r5, r6, lr}
  uint32_t address = D_NV_MEMORY_START + (uint32_t)(sector - D_NV_FIRST_SECTOR) * D_NV_SECTOR_SIZE;
    909e:	0344      	lsls	r4, r0, #13
    90a0:	480c      	ldr	r0, [pc, #48]	; (90d4 <D_Nv_EraseSector_Impl+0x38>)
    90a2:	1824      	adds	r4, r4, r0
  address &= ~(NVMCTRL_ROW_SIZE - 1);
    90a4:	23ff      	movs	r3, #255	; 0xff
    90a6:	439c      	bics	r4, r3
  assert(address <= D_NV_MEMORY_END);
    90a8:	4b0b      	ldr	r3, [pc, #44]	; (90d8 <D_Nv_EraseSector_Impl+0x3c>)
    90aa:	3b01      	subs	r3, #1
    90ac:	2280      	movs	r2, #128	; 0x80
    90ae:	0192      	lsls	r2, r2, #6
    90b0:	18a6      	adds	r6, r4, r2
    90b2:	429c      	cmp	r4, r3
    90b4:	d807      	bhi.n	90c6 <D_Nv_EraseSector_Impl+0x2a>
    nvm_erase_row (address);
    90b6:	4d09      	ldr	r5, [pc, #36]	; (90dc <D_Nv_EraseSector_Impl+0x40>)
    90b8:	0020      	movs	r0, r4
    90ba:	47a8      	blx	r5
    address += NVMCTRL_ROW_SIZE;
    90bc:	3401      	adds	r4, #1
    90be:	34ff      	adds	r4, #255	; 0xff
  for (uint8_t i = 0U; i < (D_NV_SECTOR_SIZE / NVMCTRL_ROW_SIZE); i++)
    90c0:	42b4      	cmp	r4, r6
    90c2:	d1f9      	bne.n	90b8 <D_Nv_EraseSector_Impl+0x1c>
}
    90c4:	bd70      	pop	{r4, r5, r6, pc}
  assert(address <= D_NV_MEMORY_END);
    90c6:	4b06      	ldr	r3, [pc, #24]	; (90e0 <D_Nv_EraseSector_Impl+0x44>)
    90c8:	4a06      	ldr	r2, [pc, #24]	; (90e4 <D_Nv_EraseSector_Impl+0x48>)
    90ca:	21c2      	movs	r1, #194	; 0xc2
    90cc:	4806      	ldr	r0, [pc, #24]	; (90e8 <D_Nv_EraseSector_Impl+0x4c>)
    90ce:	4c07      	ldr	r4, [pc, #28]	; (90ec <D_Nv_EraseSector_Impl+0x50>)
    90d0:	47a0      	blx	r4
    90d2:	46c0      	nop			; (mov r8, r8)
    90d4:	00002100 	.word	0x00002100
    90d8:	00006100 	.word	0x00006100
    90dc:	00006775 	.word	0x00006775
    90e0:	00012d50 	.word	0x00012d50
    90e4:	00012e6c 	.word	0x00012e6c
    90e8:	00012d10 	.word	0x00012d10
    90ec:	00011869 	.word	0x00011869

000090f0 <D_Nv_IsEmpty_Impl>:
    \param numberOfBytes The number of bytes to check
    \returns true if the range is empty, FALSE otherwise.
    \note Sector crossing is not permitted
*/
bool D_Nv_IsEmpty(uint8_t sector, uint16_t offset, D_Nv_Size_t numberOfBytes)
{
    90f0:	b510      	push	{r4, lr}
    90f2:	0013      	movs	r3, r2
  return CompareData(sector, offset, NULL, numberOfBytes);
    90f4:	2200      	movs	r2, #0
    90f6:	4c01      	ldr	r4, [pc, #4]	; (90fc <D_Nv_IsEmpty_Impl+0xc>)
    90f8:	47a0      	blx	r4
}
    90fa:	bd10      	pop	{r4, pc}
    90fc:	00008d91 	.word	0x00008d91

00009100 <D_Nv_IsEqual_Impl>:
    \param[in] pBuffer The start address of the buffer that contains the data to compare with
    \param numberOfBytes The number of bytes to compare
    \note offset+numberOfBytes must be <= D_NV_SECTOR_SIZE (meaning sector crossing is not permitted)
*/
bool D_Nv_IsEqual(uint8_t sector, uint16_t offset, uint8_t *pBuffer, D_Nv_Size_t numberOfBytes)
{
    9100:	b510      	push	{r4, lr}
  return CompareData(sector, offset, pBuffer, numberOfBytes);
    9102:	4c01      	ldr	r4, [pc, #4]	; (9108 <D_Nv_IsEqual_Impl+0x8>)
    9104:	47a0      	blx	r4
}
    9106:	bd10      	pop	{r4, pc}
    9108:	00008d91 	.word	0x00008d91

0000910c <PowerSupplyTooLow>:
/** Check the power supply.
    \returns TRUE if the power supply is too low, FALSE when the the power
             supply is OK or when there is no callback installed.
*/
static bool PowerSupplyTooLow()
{
    910c:	b510      	push	{r4, lr}
    bool result = false;
    if ( s_powerSupplyCheckingFunction != NULL )
    910e:	4b05      	ldr	r3, [pc, #20]	; (9124 <PowerSupplyTooLow+0x18>)
    9110:	681b      	ldr	r3, [r3, #0]
    9112:	2b00      	cmp	r3, #0
    9114:	d004      	beq.n	9120 <PowerSupplyTooLow+0x14>
    {
        if ( !s_powerSupplyCheckingFunction() )
    9116:	4798      	blx	r3
    9118:	2301      	movs	r3, #1
    911a:	4058      	eors	r0, r3
    911c:	b2c0      	uxtb	r0, r0
        {
            result = true;
        }
    }
    return result;
}
    911e:	bd10      	pop	{r4, pc}
    bool result = false;
    9120:	2000      	movs	r0, #0
    9122:	e7fc      	b.n	911e <PowerSupplyTooLow+0x12>
    9124:	20000350 	.word	0x20000350

00009128 <UpdateSectorHead>:
*/

static void UpdateSectorHead(uint16_t increment, ItemAlignment_t itemAlignment )
{
    // Adjust the sector head according to the increment and alignment given
    switch(itemAlignment)
    9128:	2901      	cmp	r1, #1
    912a:	d009      	beq.n	9140 <UpdateSectorHead+0x18>
    912c:	2900      	cmp	r1, #0
    912e:	d002      	beq.n	9136 <UpdateSectorHead+0xe>
    9130:	2902      	cmp	r1, #2
    9132:	d00d      	beq.n	9150 <UpdateSectorHead+0x28>
           s_sectorHead = (s_sectorHead + increment + 0x003Fu) & 0xFFC0u;
           break;
        default:
           break;
    }
}
    9134:	4770      	bx	lr
           s_sectorHead = (s_sectorHead + increment);
    9136:	4b0a      	ldr	r3, [pc, #40]	; (9160 <UpdateSectorHead+0x38>)
    9138:	881a      	ldrh	r2, [r3, #0]
    913a:	1880      	adds	r0, r0, r2
    913c:	8018      	strh	r0, [r3, #0]
           break;
    913e:	e7f9      	b.n	9134 <UpdateSectorHead+0xc>
           s_sectorHead = (s_sectorHead + increment + 0x000Fu) & 0xFFF0u;
    9140:	4a07      	ldr	r2, [pc, #28]	; (9160 <UpdateSectorHead+0x38>)
    9142:	8813      	ldrh	r3, [r2, #0]
    9144:	330f      	adds	r3, #15
    9146:	18c0      	adds	r0, r0, r3
    9148:	230f      	movs	r3, #15
    914a:	4398      	bics	r0, r3
    914c:	8010      	strh	r0, [r2, #0]
           break;
    914e:	e7f1      	b.n	9134 <UpdateSectorHead+0xc>
           s_sectorHead = (s_sectorHead + increment + 0x003Fu) & 0xFFC0u;
    9150:	4a03      	ldr	r2, [pc, #12]	; (9160 <UpdateSectorHead+0x38>)
    9152:	8813      	ldrh	r3, [r2, #0]
    9154:	333f      	adds	r3, #63	; 0x3f
    9156:	18c0      	adds	r0, r0, r3
    9158:	233f      	movs	r3, #63	; 0x3f
    915a:	4398      	bics	r0, r3
    915c:	8010      	strh	r0, [r2, #0]
}
    915e:	e7e9      	b.n	9134 <UpdateSectorHead+0xc>
    9160:	20000356 	.word	0x20000356

00009164 <ComputeCrc>:
    // item not found
    return 0x0000u;
}

static uint16_t ComputeCrc(uint8_t* pData, uint16_t length, uint16_t crc)
{
    9164:	b530      	push	{r4, r5, lr}
    for ( /* empty */ ; length != 0u; length-- )
    9166:	2900      	cmp	r1, #0
    9168:	d019      	beq.n	919e <ComputeCrc+0x3a>
    {
        uint8_t x;
        uint8_t data;

        if (pData == NULL)
            data = 0xFF;
    916a:	24ff      	movs	r4, #255	; 0xff
    916c:	e013      	b.n	9196 <ComputeCrc+0x32>
    916e:	0023      	movs	r3, r4
        else
            data = *pData;

        x = (uint8_t) ((crc >> 8) ^ data);
    9170:	0a15      	lsrs	r5, r2, #8
    9172:	406b      	eors	r3, r5
        x = x ^ (x >> 4);
    9174:	091d      	lsrs	r5, r3, #4
    9176:	406b      	eors	r3, r5
        crc = (crc << 8) ^ ((uint16_t) x << 12) ^ ((uint16_t) x << 5) ^ (uint16_t) x;
    9178:	0212      	lsls	r2, r2, #8
    917a:	405a      	eors	r2, r3
    917c:	031d      	lsls	r5, r3, #12
    917e:	406a      	eors	r2, r5
    9180:	015b      	lsls	r3, r3, #5
    9182:	405a      	eors	r2, r3
    9184:	b292      	uxth	r2, r2

        if ( pData != NULL )
          pData++;
    9186:	0003      	movs	r3, r0
    9188:	1e5d      	subs	r5, r3, #1
    918a:	41ab      	sbcs	r3, r5
    918c:	18c0      	adds	r0, r0, r3
    for ( /* empty */ ; length != 0u; length-- )
    918e:	3901      	subs	r1, #1
    9190:	b289      	uxth	r1, r1
    9192:	2900      	cmp	r1, #0
    9194:	d003      	beq.n	919e <ComputeCrc+0x3a>
        if (pData == NULL)
    9196:	2800      	cmp	r0, #0
    9198:	d0e9      	beq.n	916e <ComputeCrc+0xa>
            data = *pData;
    919a:	7803      	ldrb	r3, [r0, #0]
    919c:	e7e8      	b.n	9170 <ComputeCrc+0xc>
    }

    return crc;
}
    919e:	0010      	movs	r0, r2
    91a0:	bd30      	pop	{r4, r5, pc}
    91a2:	Address 0x000091a2 is out of bounds.


000091a4 <GatherData>:
       be copied to the flash memory \ref s_sectorHead in sector \ref s_sector.

*/

static bool GatherData(uint8_t sourceSector, uint16_t lastBlockPointer, uint16_t offset, uint16_t length, void* pData)
{
    91a4:	b5f0      	push	{r4, r5, r6, r7, lr}
    91a6:	46de      	mov	lr, fp
    91a8:	4657      	mov	r7, sl
    91aa:	b580      	push	{r7, lr}
    91ac:	b089      	sub	sp, #36	; 0x24
    91ae:	9001      	str	r0, [sp, #4]
    91b0:	9102      	str	r1, [sp, #8]
    91b2:	4693      	mov	fp, r2
    uint16_t blockStart;
    uint16_t blockEnd;
    uint16_t count;

    // prepare the correct pointer
    if ( pData != NULL )
    91b4:	9a10      	ldr	r2, [sp, #64]	; 0x40
    91b6:	2a00      	cmp	r2, #0
    91b8:	d00d      	beq.n	91d6 <GatherData+0x32>
    {
        pDestination = (uint8_t*) pData + length;
    91ba:	4692      	mov	sl, r2
    91bc:	449a      	add	sl, r3

    // [readStart, readEnd> is the range of data that can be read during the current
    // pass over the blocks (the range includes readStart, but not readEnd).
    // it is initialized with the requested range
    uint16_t readStart = offset;
    uint16_t readEnd = offset + length;
    91be:	445b      	add	r3, fp
    91c0:	b29d      	uxth	r5, r3

    // continue until we have all the data that was requested
    while ( readStart != readEnd )
    91c2:	465e      	mov	r6, fp
    91c4:	9c02      	ldr	r4, [sp, #8]
            sourcePointer -= count;
            pDestination -= count;
            D_Nv_Read(sourceSector, sourcePointer, (uint8_t*)pDestination, count);
        }
    }
    return true;
    91c6:	2001      	movs	r0, #1
    while ( readStart != readEnd )
    91c8:	45ab      	cmp	fp, r5
    91ca:	d03e      	beq.n	924a <GatherData+0xa6>
            D_Nv_Read(sourceSector, currentBlockPointer, (uint8_t*) &blockHeader, BLOCK_HEADER_SIZE);
    91cc:	4f22      	ldr	r7, [pc, #136]	; (9258 <GatherData+0xb4>)
            if ( currentBlockPointer == 0x0000u )
    91ce:	2c00      	cmp	r4, #0
    91d0:	d108      	bne.n	91e4 <GatherData+0x40>
                return false;
    91d2:	2000      	movs	r0, #0
    91d4:	e039      	b.n	924a <GatherData+0xa6>
    uint8_t* pDestination = NULL;
    91d6:	2200      	movs	r2, #0
    91d8:	4692      	mov	sl, r2
    91da:	e7f0      	b.n	91be <GatherData+0x1a>
            currentBlockPointer = blockHeader.previousBlock;
    91dc:	ab04      	add	r3, sp, #16
    91de:	895c      	ldrh	r4, [r3, #10]
            if ( currentBlockPointer == 0x0000u )
    91e0:	2c00      	cmp	r4, #0
    91e2:	d031      	beq.n	9248 <GatherData+0xa4>
            D_Nv_Read(sourceSector, currentBlockPointer, (uint8_t*) &blockHeader, BLOCK_HEADER_SIZE);
    91e4:	2310      	movs	r3, #16
    91e6:	aa04      	add	r2, sp, #16
    91e8:	0021      	movs	r1, r4
    91ea:	9801      	ldr	r0, [sp, #4]
    91ec:	47b8      	blx	r7
            blockStart = blockHeader.blockOffset;
    91ee:	ab04      	add	r3, sp, #16
    91f0:	889a      	ldrh	r2, [r3, #4]
            if ( (readEnd <= blockStart) || (readStart >= blockEnd) )
    91f2:	42aa      	cmp	r2, r5
    91f4:	d2f2      	bcs.n	91dc <GatherData+0x38>
            blockEnd = blockHeader.blockOffset + blockHeader.blockLength;
    91f6:	88db      	ldrh	r3, [r3, #6]
    91f8:	18d3      	adds	r3, r2, r3
    91fa:	b29b      	uxth	r3, r3
            if ( (readEnd <= blockStart) || (readStart >= blockEnd) )
    91fc:	42b3      	cmp	r3, r6
    91fe:	d9ed      	bls.n	91dc <GatherData+0x38>
            else if ( readEnd > blockEnd )
    9200:	42ab      	cmp	r3, r5
    9202:	d201      	bcs.n	9208 <GatherData+0x64>
                readStart = blockEnd;
    9204:	001e      	movs	r6, r3
    9206:	e7e9      	b.n	91dc <GatherData+0x38>
        uint16_t sourcePointer = (currentBlockPointer + BLOCK_HEADER_SIZE) + (readEnd - blockStart);
    9208:	1aa9      	subs	r1, r5, r2
    920a:	b289      	uxth	r1, r1
        if ( readStart < blockStart )
    920c:	42b2      	cmp	r2, r6
    920e:	d915      	bls.n	923c <GatherData+0x98>
            currentBlockPointer = blockHeader.previousBlock;
    9210:	ab04      	add	r3, sp, #16
    9212:	895b      	ldrh	r3, [r3, #10]
    9214:	9303      	str	r3, [sp, #12]
            count = readEnd - blockStart;
    9216:	000b      	movs	r3, r1
        readEnd -= count;
    9218:	1aed      	subs	r5, r5, r3
    921a:	b2ad      	uxth	r5, r5
        if ( pDestination != NULL)
    921c:	4652      	mov	r2, sl
    921e:	2a00      	cmp	r2, #0
    9220:	d008      	beq.n	9234 <GatherData+0x90>
        uint16_t sourcePointer = (currentBlockPointer + BLOCK_HEADER_SIZE) + (readEnd - blockStart);
    9222:	3410      	adds	r4, #16
    9224:	1909      	adds	r1, r1, r4
            pDestination -= count;
    9226:	1ad2      	subs	r2, r2, r3
    9228:	4692      	mov	sl, r2
            sourcePointer -= count;
    922a:	1ac9      	subs	r1, r1, r3
            D_Nv_Read(sourceSector, sourcePointer, (uint8_t*)pDestination, count);
    922c:	b289      	uxth	r1, r1
    922e:	9801      	ldr	r0, [sp, #4]
    9230:	4c09      	ldr	r4, [pc, #36]	; (9258 <GatherData+0xb4>)
    9232:	47a0      	blx	r4
    while ( readStart != readEnd )
    9234:	42ae      	cmp	r6, r5
    9236:	d00d      	beq.n	9254 <GatherData+0xb0>
    9238:	9c03      	ldr	r4, [sp, #12]
    923a:	e7c8      	b.n	91ce <GatherData+0x2a>
            count = readEnd - readStart;
    923c:	1bab      	subs	r3, r5, r6
    923e:	b29b      	uxth	r3, r3
            readStart = offset;
    9240:	465e      	mov	r6, fp
            currentBlockPointer = lastBlockPointer;
    9242:	9a02      	ldr	r2, [sp, #8]
    9244:	9203      	str	r2, [sp, #12]
    9246:	e7e7      	b.n	9218 <GatherData+0x74>
                return false;
    9248:	2000      	movs	r0, #0
}
    924a:	b009      	add	sp, #36	; 0x24
    924c:	bc0c      	pop	{r2, r3}
    924e:	4692      	mov	sl, r2
    9250:	469b      	mov	fp, r3
    9252:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return true;
    9254:	2001      	movs	r0, #1
    9256:	e7f8      	b.n	924a <GatherData+0xa6>
    9258:	00008ebd 	.word	0x00008ebd

0000925c <ComputeDataCrc>:
{
    925c:	b5f0      	push	{r4, r5, r6, r7, lr}
    925e:	46de      	mov	lr, fp
    9260:	4647      	mov	r7, r8
    9262:	b580      	push	{r7, lr}
    9264:	b087      	sub	sp, #28
    9266:	9004      	str	r0, [sp, #16]
    9268:	9105      	str	r1, [sp, #20]
    length = pBlockHeader->blockLength;
    926a:	7995      	ldrb	r5, [r2, #6]
    926c:	79d3      	ldrb	r3, [r2, #7]
    926e:	021b      	lsls	r3, r3, #8
    9270:	431d      	orrs	r5, r3
    offset = pBlockHeader->blockOffset;
    9272:	7917      	ldrb	r7, [r2, #4]
    9274:	7953      	ldrb	r3, [r2, #5]
    9276:	021b      	lsls	r3, r3, #8
    9278:	431f      	orrs	r7, r3
    for(int8_t i= (length/sizeof(dataBlock)); i>=0; i--)
    927a:	0a2c      	lsrs	r4, r5, #8
    927c:	b264      	sxtb	r4, r4
    927e:	2c00      	cmp	r4, #0
    9280:	db2f      	blt.n	92e2 <ComputeDataCrc+0x86>
    9282:	4b1c      	ldr	r3, [pc, #112]	; (92f4 <ComputeDataCrc+0x98>)
    9284:	9303      	str	r3, [sp, #12]
            crc = ComputeCrc(((uint8_t*) &dataBlock), dataLength, crc);
    9286:	4b1c      	ldr	r3, [pc, #112]	; (92f8 <ComputeDataCrc+0x9c>)
    9288:	4698      	mov	r8, r3
    928a:	e011      	b.n	92b0 <ComputeDataCrc+0x54>
        if (dataLength == 0)
    928c:	2d00      	cmp	r5, #0
    928e:	d02a      	beq.n	92e6 <ComputeDataCrc+0x8a>
        if (GatherData(sourceSector, blockPointer, offset, dataLength, dataBlock))
    9290:	4b1a      	ldr	r3, [pc, #104]	; (92fc <ComputeDataCrc+0xa0>)
    9292:	9300      	str	r3, [sp, #0]
    9294:	002b      	movs	r3, r5
    9296:	003a      	movs	r2, r7
    9298:	9905      	ldr	r1, [sp, #20]
    929a:	9804      	ldr	r0, [sp, #16]
    929c:	4e18      	ldr	r6, [pc, #96]	; (9300 <ComputeDataCrc+0xa4>)
    929e:	47b0      	blx	r6
    92a0:	2800      	cmp	r0, #0
    92a2:	d020      	beq.n	92e6 <ComputeDataCrc+0x8a>
    92a4:	0029      	movs	r1, r5
    92a6:	e015      	b.n	92d4 <ComputeDataCrc+0x78>
    92a8:	3c01      	subs	r4, #1
    92aa:	b264      	sxtb	r4, r4
    for(int8_t i= (length/sizeof(dataBlock)); i>=0; i--)
    92ac:	1c63      	adds	r3, r4, #1
    92ae:	d01a      	beq.n	92e6 <ComputeDataCrc+0x8a>
        if (i)
    92b0:	2c00      	cmp	r4, #0
    92b2:	d0eb      	beq.n	928c <ComputeDataCrc+0x30>
            length = length - sizeof(dataBlock);
    92b4:	3d01      	subs	r5, #1
    92b6:	3dff      	subs	r5, #255	; 0xff
    92b8:	b2ad      	uxth	r5, r5
        if (GatherData(sourceSector, blockPointer, offset, dataLength, dataBlock))
    92ba:	4b10      	ldr	r3, [pc, #64]	; (92fc <ComputeDataCrc+0xa0>)
    92bc:	9300      	str	r3, [sp, #0]
    92be:	2380      	movs	r3, #128	; 0x80
    92c0:	005b      	lsls	r3, r3, #1
    92c2:	003a      	movs	r2, r7
    92c4:	9905      	ldr	r1, [sp, #20]
    92c6:	9804      	ldr	r0, [sp, #16]
    92c8:	4e0d      	ldr	r6, [pc, #52]	; (9300 <ComputeDataCrc+0xa4>)
    92ca:	47b0      	blx	r6
    92cc:	2800      	cmp	r0, #0
    92ce:	d0eb      	beq.n	92a8 <ComputeDataCrc+0x4c>
            dataLength = sizeof(dataBlock);
    92d0:	2180      	movs	r1, #128	; 0x80
    92d2:	0049      	lsls	r1, r1, #1
            offset = offset+dataLength;
    92d4:	187f      	adds	r7, r7, r1
    92d6:	b2bf      	uxth	r7, r7
            crc = ComputeCrc(((uint8_t*) &dataBlock), dataLength, crc);
    92d8:	9a03      	ldr	r2, [sp, #12]
    92da:	4808      	ldr	r0, [pc, #32]	; (92fc <ComputeDataCrc+0xa0>)
    92dc:	47c0      	blx	r8
    92de:	9003      	str	r0, [sp, #12]
    92e0:	e7e2      	b.n	92a8 <ComputeDataCrc+0x4c>
    uint16_t crc = 0xFFFFu;
    92e2:	4b04      	ldr	r3, [pc, #16]	; (92f4 <ComputeDataCrc+0x98>)
    92e4:	9303      	str	r3, [sp, #12]
}
    92e6:	9803      	ldr	r0, [sp, #12]
    92e8:	b007      	add	sp, #28
    92ea:	bc0c      	pop	{r2, r3}
    92ec:	4690      	mov	r8, r2
    92ee:	469b      	mov	fp, r3
    92f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    92f2:	46c0      	nop			; (mov r8, r8)
    92f4:	0000ffff 	.word	0x0000ffff
    92f8:	00009165 	.word	0x00009165
    92fc:	20000208 	.word	0x20000208
    9300:	000091a5 	.word	0x000091a5

00009304 <FindItemCache>:
{
    9304:	b570      	push	{r4, r5, r6, lr}
    for ( uint8_t cacheIndex = 0u; cacheIndex < s_itemCount; cacheIndex++ )
    9306:	4b16      	ldr	r3, [pc, #88]	; (9360 <FindItemCache+0x5c>)
    9308:	781c      	ldrb	r4, [r3, #0]
    930a:	2c00      	cmp	r4, #0
    930c:	d026      	beq.n	935c <FindItemCache+0x58>
        if ( cache->id == id )
    930e:	4b15      	ldr	r3, [pc, #84]	; (9364 <FindItemCache+0x60>)
    9310:	881b      	ldrh	r3, [r3, #0]
    9312:	4283      	cmp	r3, r0
    9314:	d016      	beq.n	9344 <FindItemCache+0x40>
    9316:	2301      	movs	r3, #1
    9318:	4e12      	ldr	r6, [pc, #72]	; (9364 <FindItemCache+0x60>)
    for ( uint8_t cacheIndex = 0u; cacheIndex < s_itemCount; cacheIndex++ )
    931a:	b2da      	uxtb	r2, r3
    931c:	4294      	cmp	r4, r2
    931e:	d91b      	bls.n	9358 <FindItemCache+0x54>
        Item_t *cache = &s_itemCache[cacheIndex];
    9320:	001d      	movs	r5, r3
        if ( cache->id == id )
    9322:	1c59      	adds	r1, r3, #1
    9324:	009a      	lsls	r2, r3, #2
    9326:	5ab2      	ldrh	r2, [r6, r2]
    9328:	4282      	cmp	r2, r0
    932a:	d001      	beq.n	9330 <FindItemCache+0x2c>
    932c:	000b      	movs	r3, r1
    932e:	e7f4      	b.n	931a <FindItemCache+0x16>
        Item_t *cache = &s_itemCache[cacheIndex];
    9330:	009b      	lsls	r3, r3, #2
    9332:	480c      	ldr	r0, [pc, #48]	; (9364 <FindItemCache+0x60>)
    9334:	18c0      	adds	r0, r0, r3
            assert(cache->lastBlock != 0x0000);
    9336:	00ad      	lsls	r5, r5, #2
    9338:	4b0a      	ldr	r3, [pc, #40]	; (9364 <FindItemCache+0x60>)
    933a:	195d      	adds	r5, r3, r5
    933c:	886b      	ldrh	r3, [r5, #2]
    933e:	2b00      	cmp	r3, #0
    9340:	d003      	beq.n	934a <FindItemCache+0x46>
}
    9342:	bd70      	pop	{r4, r5, r6, pc}
        Item_t *cache = &s_itemCache[cacheIndex];
    9344:	4807      	ldr	r0, [pc, #28]	; (9364 <FindItemCache+0x60>)
    9346:	2500      	movs	r5, #0
    9348:	e7f5      	b.n	9336 <FindItemCache+0x32>
            assert(cache->lastBlock != 0x0000);
    934a:	4b07      	ldr	r3, [pc, #28]	; (9368 <FindItemCache+0x64>)
    934c:	4a07      	ldr	r2, [pc, #28]	; (936c <FindItemCache+0x68>)
    934e:	218c      	movs	r1, #140	; 0x8c
    9350:	31ff      	adds	r1, #255	; 0xff
    9352:	4807      	ldr	r0, [pc, #28]	; (9370 <FindItemCache+0x6c>)
    9354:	4c07      	ldr	r4, [pc, #28]	; (9374 <FindItemCache+0x70>)
    9356:	47a0      	blx	r4
    return NULL;
    9358:	2000      	movs	r0, #0
    935a:	e7f2      	b.n	9342 <FindItemCache+0x3e>
    935c:	2000      	movs	r0, #0
    935e:	e7f0      	b.n	9342 <FindItemCache+0x3e>
    9360:	2000034c 	.word	0x2000034c
    9364:	20000324 	.word	0x20000324
    9368:	00012f00 	.word	0x00012f00
    936c:	00012fe8 	.word	0x00012fe8
    9370:	00012f1c 	.word	0x00012f1c
    9374:	00011869 	.word	0x00011869

00009378 <FindItem>:
{
    9378:	b510      	push	{r4, lr}
    Item_t *cache = FindItemCache(id);
    937a:	4b05      	ldr	r3, [pc, #20]	; (9390 <FindItem+0x18>)
    937c:	4798      	blx	r3
    if (cache)
    937e:	2800      	cmp	r0, #0
    9380:	d004      	beq.n	938c <FindItem+0x14>
        return cache->lastBlock;
    9382:	7883      	ldrb	r3, [r0, #2]
    9384:	78c0      	ldrb	r0, [r0, #3]
    9386:	0200      	lsls	r0, r0, #8
    9388:	4318      	orrs	r0, r3
}
    938a:	bd10      	pop	{r4, pc}
    return 0x0000u;
    938c:	2000      	movs	r0, #0
    938e:	e7fc      	b.n	938a <FindItem+0x12>
    9390:	00009305 	.word	0x00009305

00009394 <CreateItemCache>:
{
    9394:	b510      	push	{r4, lr}
    9396:	0004      	movs	r4, r0
    assert(FindItemCache(id) == NULL);
    9398:	4b0e      	ldr	r3, [pc, #56]	; (93d4 <CreateItemCache+0x40>)
    939a:	4798      	blx	r3
    939c:	2800      	cmp	r0, #0
    939e:	d10b      	bne.n	93b8 <CreateItemCache+0x24>
    assert(s_itemCount < MAX_ITEM_COUNT);
    93a0:	4b0d      	ldr	r3, [pc, #52]	; (93d8 <CreateItemCache+0x44>)
    93a2:	781b      	ldrb	r3, [r3, #0]
    93a4:	2b09      	cmp	r3, #9
    93a6:	d80e      	bhi.n	93c6 <CreateItemCache+0x32>
    Item_t *cache = &s_itemCache[s_itemCount++];
    93a8:	1c59      	adds	r1, r3, #1
    93aa:	4a0b      	ldr	r2, [pc, #44]	; (93d8 <CreateItemCache+0x44>)
    93ac:	7011      	strb	r1, [r2, #0]
    cache->id = id;
    93ae:	480b      	ldr	r0, [pc, #44]	; (93dc <CreateItemCache+0x48>)
    93b0:	009b      	lsls	r3, r3, #2
    93b2:	521c      	strh	r4, [r3, r0]
    Item_t *cache = &s_itemCache[s_itemCount++];
    93b4:	18c0      	adds	r0, r0, r3
}
    93b6:	bd10      	pop	{r4, pc}
    assert(FindItemCache(id) == NULL);
    93b8:	4b09      	ldr	r3, [pc, #36]	; (93e0 <CreateItemCache+0x4c>)
    93ba:	4a0a      	ldr	r2, [pc, #40]	; (93e4 <CreateItemCache+0x50>)
    93bc:	21cc      	movs	r1, #204	; 0xcc
    93be:	0049      	lsls	r1, r1, #1
    93c0:	4809      	ldr	r0, [pc, #36]	; (93e8 <CreateItemCache+0x54>)
    93c2:	4c0a      	ldr	r4, [pc, #40]	; (93ec <CreateItemCache+0x58>)
    93c4:	47a0      	blx	r4
    assert(s_itemCount < MAX_ITEM_COUNT);
    93c6:	4b0a      	ldr	r3, [pc, #40]	; (93f0 <CreateItemCache+0x5c>)
    93c8:	4a06      	ldr	r2, [pc, #24]	; (93e4 <CreateItemCache+0x50>)
    93ca:	219a      	movs	r1, #154	; 0x9a
    93cc:	31ff      	adds	r1, #255	; 0xff
    93ce:	4806      	ldr	r0, [pc, #24]	; (93e8 <CreateItemCache+0x54>)
    93d0:	4c06      	ldr	r4, [pc, #24]	; (93ec <CreateItemCache+0x58>)
    93d2:	47a0      	blx	r4
    93d4:	00009305 	.word	0x00009305
    93d8:	2000034c 	.word	0x2000034c
    93dc:	20000324 	.word	0x20000324
    93e0:	00012ea8 	.word	0x00012ea8
    93e4:	00012ff8 	.word	0x00012ff8
    93e8:	00012f1c 	.word	0x00012f1c
    93ec:	00011869 	.word	0x00011869
    93f0:	00012ec4 	.word	0x00012ec4

000093f4 <DeleteItemCache>:
{
    93f4:	b510      	push	{r4, lr}
    assert(FindItemCache(id) != NULL);
    93f6:	4b0b      	ldr	r3, [pc, #44]	; (9424 <DeleteItemCache+0x30>)
    93f8:	4798      	blx	r3
    93fa:	2800      	cmp	r0, #0
    93fc:	d00b      	beq.n	9416 <DeleteItemCache+0x22>
    *cache = s_itemCache[--s_itemCount];
    93fe:	4b0a      	ldr	r3, [pc, #40]	; (9428 <DeleteItemCache+0x34>)
    9400:	7819      	ldrb	r1, [r3, #0]
    9402:	3901      	subs	r1, #1
    9404:	b2c9      	uxtb	r1, r1
    9406:	7019      	strb	r1, [r3, #0]
    9408:	0089      	lsls	r1, r1, #2
    940a:	4b08      	ldr	r3, [pc, #32]	; (942c <DeleteItemCache+0x38>)
    940c:	1859      	adds	r1, r3, r1
    940e:	2204      	movs	r2, #4
    9410:	4b07      	ldr	r3, [pc, #28]	; (9430 <DeleteItemCache+0x3c>)
    9412:	4798      	blx	r3
}
    9414:	bd10      	pop	{r4, pc}
    assert(FindItemCache(id) != NULL);
    9416:	4b07      	ldr	r3, [pc, #28]	; (9434 <DeleteItemCache+0x40>)
    9418:	4a07      	ldr	r2, [pc, #28]	; (9438 <DeleteItemCache+0x44>)
    941a:	21d3      	movs	r1, #211	; 0xd3
    941c:	0049      	lsls	r1, r1, #1
    941e:	4807      	ldr	r0, [pc, #28]	; (943c <DeleteItemCache+0x48>)
    9420:	4c07      	ldr	r4, [pc, #28]	; (9440 <DeleteItemCache+0x4c>)
    9422:	47a0      	blx	r4
    9424:	00009305 	.word	0x00009305
    9428:	2000034c 	.word	0x2000034c
    942c:	20000324 	.word	0x20000324
    9430:	0001192b 	.word	0x0001192b
    9434:	00012ee4 	.word	0x00012ee4
    9438:	00013008 	.word	0x00013008
    943c:	00012f1c 	.word	0x00012f1c
    9440:	00011869 	.word	0x00011869

00009444 <eraseSectorTimerFired>:
{
    9444:	b510      	push	{r4, lr}
    if (!PowerSupplyTooLow())
    9446:	4b05      	ldr	r3, [pc, #20]	; (945c <eraseSectorTimerFired+0x18>)
    9448:	4798      	blx	r3
    944a:	2800      	cmp	r0, #0
    944c:	d000      	beq.n	9450 <eraseSectorTimerFired+0xc>
}
    944e:	bd10      	pop	{r4, pc}
        D_Nv_EraseSector(s_sectorToErase);
    9450:	4b03      	ldr	r3, [pc, #12]	; (9460 <eraseSectorTimerFired+0x1c>)
    9452:	7818      	ldrb	r0, [r3, #0]
    9454:	4b03      	ldr	r3, [pc, #12]	; (9464 <eraseSectorTimerFired+0x20>)
    9456:	4798      	blx	r3
}
    9458:	e7f9      	b.n	944e <eraseSectorTimerFired+0xa>
    945a:	46c0      	nop			; (mov r8, r8)
    945c:	0000910d 	.word	0x0000910d
    9460:	20000009 	.word	0x20000009
    9464:	0000909d 	.word	0x0000909d

00009468 <EraseSector>:

static bool EraseSector(void)
{
    9468:	b510      	push	{r4, lr}
    // Erase the sector
    D_Nv_EraseSector(s_sector);
    946a:	4c08      	ldr	r4, [pc, #32]	; (948c <EraseSector+0x24>)
    946c:	7820      	ldrb	r0, [r4, #0]
    946e:	4b08      	ldr	r3, [pc, #32]	; (9490 <EraseSector+0x28>)
    9470:	4798      	blx	r3
    // check if the erase succeeded
    if ( !D_Nv_IsEmpty(s_sector, 0u, SECTOR_SIZE) )
    9472:	7820      	ldrb	r0, [r4, #0]
    9474:	2280      	movs	r2, #128	; 0x80
    9476:	0192      	lsls	r2, r2, #6
    9478:	2100      	movs	r1, #0
    947a:	4b06      	ldr	r3, [pc, #24]	; (9494 <EraseSector+0x2c>)
    947c:	4798      	blx	r3
    947e:	2800      	cmp	r0, #0
    9480:	d003      	beq.n	948a <EraseSector+0x22>
    {
        return false;
    }
    s_sectorHead =  ITEMS_AREA_START_ADDRESS;
    9482:	2280      	movs	r2, #128	; 0x80
    9484:	0052      	lsls	r2, r2, #1
    9486:	4b04      	ldr	r3, [pc, #16]	; (9498 <EraseSector+0x30>)
    9488:	801a      	strh	r2, [r3, #0]

    return true;
}
    948a:	bd10      	pop	{r4, pc}
    948c:	20000354 	.word	0x20000354
    9490:	0000909d 	.word	0x0000909d
    9494:	000090f1 	.word	0x000090f1
    9498:	20000356 	.word	0x20000356

0000949c <WriteAndCheck>:
{
    949c:	b5f0      	push	{r4, r5, r6, r7, lr}
    949e:	b083      	sub	sp, #12
    94a0:	9001      	str	r0, [sp, #4]
    94a2:	000d      	movs	r5, r1
    94a4:	0016      	movs	r6, r2
    D_Nv_Write(s_sector, offset, pData, length);
    94a6:	4f07      	ldr	r7, [pc, #28]	; (94c4 <WriteAndCheck+0x28>)
    94a8:	7838      	ldrb	r0, [r7, #0]
    94aa:	0013      	movs	r3, r2
    94ac:	000a      	movs	r2, r1
    94ae:	9901      	ldr	r1, [sp, #4]
    94b0:	4c05      	ldr	r4, [pc, #20]	; (94c8 <WriteAndCheck+0x2c>)
    94b2:	47a0      	blx	r4
    return D_Nv_IsEqual(s_sector, offset, pData, length);
    94b4:	7838      	ldrb	r0, [r7, #0]
    94b6:	0033      	movs	r3, r6
    94b8:	002a      	movs	r2, r5
    94ba:	9901      	ldr	r1, [sp, #4]
    94bc:	4c03      	ldr	r4, [pc, #12]	; (94cc <WriteAndCheck+0x30>)
    94be:	47a0      	blx	r4
}
    94c0:	b003      	add	sp, #12
    94c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    94c4:	20000354 	.word	0x20000354
    94c8:	00008f35 	.word	0x00008f35
    94cc:	00009101 	.word	0x00009101

000094d0 <WriteSectorHeader>:

static bool WriteSectorHeader(uint32_t sequenceNumber)
{
    94d0:	b510      	push	{r4, lr}
    94d2:	b086      	sub	sp, #24
    // write sector header
    SectorHeader_t sectorHeader;
    sectorHeader.signature[0] = (uint8_t) 'A';
    94d4:	ac01      	add	r4, sp, #4
    94d6:	2341      	movs	r3, #65	; 0x41
    94d8:	70a3      	strb	r3, [r4, #2]
    sectorHeader.signature[1] = (uint8_t) 'T';
    94da:	3313      	adds	r3, #19
    94dc:	70e3      	strb	r3, [r4, #3]
    sectorHeader.signature[2] = (uint8_t) 'S';
    94de:	3b01      	subs	r3, #1
    94e0:	7123      	strb	r3, [r4, #4]
    sectorHeader.signature[3] = (uint8_t) 'N';
    94e2:	3b05      	subs	r3, #5
    94e4:	7163      	strb	r3, [r4, #5]
    sectorHeader.signature[4] = (uint8_t) 'v';
    94e6:	3328      	adds	r3, #40	; 0x28
    94e8:	71a3      	strb	r3, [r4, #6]
    sectorHeader.signature[5] = (uint8_t) '2';
    94ea:	3b44      	subs	r3, #68	; 0x44
    94ec:	71e3      	strb	r3, [r4, #7]
    sectorHeader.sequenceNumber = sequenceNumber;
    94ee:	9003      	str	r0, [sp, #12]
    sectorHeader.sequenceParity = sequenceNumber ^ 0xFFFFFFFFuL;
    94f0:	43c0      	mvns	r0, r0
    94f2:	9004      	str	r0, [sp, #16]
    sectorHeader.nextPageAddressAfterCompact = s_nextPageAddressAfterCompact;
    94f4:	4b08      	ldr	r3, [pc, #32]	; (9518 <WriteSectorHeader+0x48>)
    94f6:	881b      	ldrh	r3, [r3, #0]
    94f8:	8223      	strh	r3, [r4, #16]
    return ComputeCrc(((uint8_t*) pSectorHeader) + sizeof(pSectorHeader->headerCrc), (sizeof(SectorHeader_t)- sizeof(pSectorHeader->headerCrc)), 0xFFFFu); // skip headerCrc field
    94fa:	4a08      	ldr	r2, [pc, #32]	; (951c <WriteSectorHeader+0x4c>)
    94fc:	2110      	movs	r1, #16
    94fe:	466b      	mov	r3, sp
    9500:	1d98      	adds	r0, r3, #6
    9502:	4b07      	ldr	r3, [pc, #28]	; (9520 <WriteSectorHeader+0x50>)
    9504:	4798      	blx	r3
    sectorHeader.headerCrc = ComputeSectorHeaderCrc(&sectorHeader);
    9506:	8020      	strh	r0, [r4, #0]
    if ( !WriteAndCheck(0u, (uint8_t*) &sectorHeader, SECTOR_HEADER_SIZE) )
    9508:	2212      	movs	r2, #18
    950a:	0021      	movs	r1, r4
    950c:	2000      	movs	r0, #0
    950e:	4b05      	ldr	r3, [pc, #20]	; (9524 <WriteSectorHeader+0x54>)
    9510:	4798      	blx	r3
    {
        return false;
    }
    return true;
}
    9512:	b006      	add	sp, #24
    9514:	bd10      	pop	{r4, pc}
    9516:	46c0      	nop			; (mov r8, r8)
    9518:	2000034e 	.word	0x2000034e
    951c:	0000ffff 	.word	0x0000ffff
    9520:	00009165 	.word	0x00009165
    9524:	0000949d 	.word	0x0000949d

00009528 <SmartCompacting>:
 * without following any alignements as normal item updates.Items are filled into
  256 byte buffer(= row size), committed in shot which takes 4 page writs maximum
 */

static bool SmartCompacting(uint8_t* compactBlock, uint16_t curItemLength)
{
    9528:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    952a:	0004      	movs	r4, r0
    952c:	000d      	movs	r5, r1
    //manupulate the current compact length
    currentCompactLength += curItemLength;
    952e:	4a21      	ldr	r2, [pc, #132]	; (95b4 <SmartCompacting+0x8c>)
    9530:	8813      	ldrh	r3, [r2, #0]
    9532:	18cb      	adds	r3, r1, r3
    9534:	b29b      	uxth	r3, r3
    9536:	8013      	strh	r3, [r2, #0]

    // if the complete buffer cannot be filled with the current item
    if ( currentCompactLength < ROW_SIZE)
    9538:	2bff      	cmp	r3, #255	; 0xff
    953a:	d92e      	bls.n	959a <SmartCompacting+0x72>
    else  //(currentCompactLength >= ROW_SIZE) cases
    {
        uint16_t dataBlockOffset = 0;


        memcpy(compactBlock + compactBlockOffset, dataBlock, (ROW_SIZE - compactBlockOffset));
    953c:	4b1e      	ldr	r3, [pc, #120]	; (95b8 <SmartCompacting+0x90>)
    953e:	881a      	ldrh	r2, [r3, #0]
    9540:	1880      	adds	r0, r0, r2
    9542:	2580      	movs	r5, #128	; 0x80
    9544:	006d      	lsls	r5, r5, #1
    9546:	1aaa      	subs	r2, r5, r2
    9548:	491c      	ldr	r1, [pc, #112]	; (95bc <SmartCompacting+0x94>)
    954a:	4b1d      	ldr	r3, [pc, #116]	; (95c0 <SmartCompacting+0x98>)
    954c:	4798      	blx	r3
        if ( !WriteAndCheck(s_sectorHead, compactBlock, ROW_SIZE ))
    954e:	4b1d      	ldr	r3, [pc, #116]	; (95c4 <SmartCompacting+0x9c>)
    9550:	8818      	ldrh	r0, [r3, #0]
    9552:	002a      	movs	r2, r5
    9554:	0021      	movs	r1, r4
    9556:	4b1c      	ldr	r3, [pc, #112]	; (95c8 <SmartCompacting+0xa0>)
    9558:	4798      	blx	r3
    955a:	1e05      	subs	r5, r0, #0
    955c:	d027      	beq.n	95ae <SmartCompacting+0x86>
        {
            return false;
        }
        UpdateSectorHead(ROW_SIZE, ITEM_NO_ALIGNMENT);
    955e:	2100      	movs	r1, #0
    9560:	2080      	movs	r0, #128	; 0x80
    9562:	0040      	lsls	r0, r0, #1
    9564:	4b19      	ldr	r3, [pc, #100]	; (95cc <SmartCompacting+0xa4>)
    9566:	4798      	blx	r3
        dataBlockOffset += (ROW_SIZE - compactBlockOffset);
    9568:	4b13      	ldr	r3, [pc, #76]	; (95b8 <SmartCompacting+0x90>)
    956a:	8818      	ldrh	r0, [r3, #0]
        compactBlockOffset = 0;
    956c:	2200      	movs	r2, #0
    956e:	801a      	strh	r2, [r3, #0]
        currentCompactLength -= ROW_SIZE;
    9570:	4b10      	ldr	r3, [pc, #64]	; (95b4 <SmartCompacting+0x8c>)
    9572:	881e      	ldrh	r6, [r3, #0]
    9574:	3e01      	subs	r6, #1
    9576:	3eff      	subs	r6, #255	; 0xff
    9578:	b2b6      	uxth	r6, r6
    957a:	801e      	strh	r6, [r3, #0]
        if (currentCompactLength)
    957c:	2e00      	cmp	r6, #0
    957e:	d016      	beq.n	95ae <SmartCompacting+0x86>
        dataBlockOffset += (ROW_SIZE - compactBlockOffset);
    9580:	2180      	movs	r1, #128	; 0x80
    9582:	0049      	lsls	r1, r1, #1
    9584:	1a09      	subs	r1, r1, r0
        {
            memcpy(compactBlock, dataBlock + dataBlockOffset, currentCompactLength);
    9586:	b289      	uxth	r1, r1
    9588:	4b0c      	ldr	r3, [pc, #48]	; (95bc <SmartCompacting+0x94>)
    958a:	1859      	adds	r1, r3, r1
    958c:	0032      	movs	r2, r6
    958e:	0020      	movs	r0, r4
    9590:	4b0b      	ldr	r3, [pc, #44]	; (95c0 <SmartCompacting+0x98>)
    9592:	4798      	blx	r3
            compactBlockOffset = currentCompactLength;
    9594:	4b08      	ldr	r3, [pc, #32]	; (95b8 <SmartCompacting+0x90>)
    9596:	801e      	strh	r6, [r3, #0]
    9598:	e009      	b.n	95ae <SmartCompacting+0x86>
        memcpy(compactBlock + compactBlockOffset, dataBlock, curItemLength);
    959a:	4e07      	ldr	r6, [pc, #28]	; (95b8 <SmartCompacting+0x90>)
    959c:	8837      	ldrh	r7, [r6, #0]
    959e:	19c0      	adds	r0, r0, r7
    95a0:	000a      	movs	r2, r1
    95a2:	4906      	ldr	r1, [pc, #24]	; (95bc <SmartCompacting+0x94>)
    95a4:	4b06      	ldr	r3, [pc, #24]	; (95c0 <SmartCompacting+0x98>)
    95a6:	4798      	blx	r3
        compactBlockOffset += curItemLength;
    95a8:	19ed      	adds	r5, r5, r7
    95aa:	8035      	strh	r5, [r6, #0]
        return true;
    95ac:	2501      	movs	r5, #1
        }
    }

    return true;

}
    95ae:	0028      	movs	r0, r5
    95b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    95b2:	46c0      	nop			; (mov r8, r8)
    95b4:	20000204 	.word	0x20000204
    95b8:	200001d8 	.word	0x200001d8
    95bc:	20000208 	.word	0x20000208
    95c0:	0001192b 	.word	0x0001192b
    95c4:	20000356 	.word	0x20000356
    95c8:	0000949d 	.word	0x0000949d
    95cc:	00009129 	.word	0x00009129

000095d0 <CompactSector>:
 * This is because the itemCache, sector head and sector selector will
 * be messed up.
 */

static bool CompactSector(void)
{
    95d0:	b5f0      	push	{r4, r5, r6, r7, lr}
    95d2:	46de      	mov	lr, fp
    95d4:	4657      	mov	r7, sl
    95d6:	464e      	mov	r6, r9
    95d8:	4645      	mov	r5, r8
    95da:	b5e0      	push	{r5, r6, r7, lr}
    95dc:	b0d5      	sub	sp, #340	; 0x154
    PRINTA(("CompactSector(s=%X)", s_sector));
#endif
    uint8_t compactBlock[ROW_SIZE];

    // stop timer for preemptive compact sector as this will not be needed any more
    SYS_TimerStop(&compactSectorTimer);
    95de:	487b      	ldr	r0, [pc, #492]	; (97cc <CompactSector+0x1fc>)
    95e0:	4b7b      	ldr	r3, [pc, #492]	; (97d0 <CompactSector+0x200>)
    95e2:	4798      	blx	r3

    // stop the compact item as a compact sector will compact all items
    s_compactItemId = 0u;
    95e4:	2300      	movs	r3, #0
    95e6:	4a7b      	ldr	r2, [pc, #492]	; (97d4 <CompactSector+0x204>)
    95e8:	8013      	strh	r3, [r2, #0]
    s_compactItemLength = 0u;
    95ea:	4a7b      	ldr	r2, [pc, #492]	; (97d8 <CompactSector+0x208>)
    95ec:	8013      	strh	r3, [r2, #0]

    compactBlockOffset = 0;
    95ee:	4a7b      	ldr	r2, [pc, #492]	; (97dc <CompactSector+0x20c>)
    95f0:	8013      	strh	r3, [r2, #0]
    currentCompactLength = 0;
    95f2:	4a7b      	ldr	r2, [pc, #492]	; (97e0 <CompactSector+0x210>)
    95f4:	8013      	strh	r3, [r2, #0]

    uint8_t sourceSector = s_sector;
    95f6:	4b7b      	ldr	r3, [pc, #492]	; (97e4 <CompactSector+0x214>)
    95f8:	781b      	ldrb	r3, [r3, #0]
    95fa:	001f      	movs	r7, r3
    95fc:	9303      	str	r3, [sp, #12]

    // get the sector header for the source sector
    SectorHeader_t sectorHeader;
    D_Nv_Read(sourceSector, 0u, (uint8_t*) &sectorHeader, SECTOR_HEADER_SIZE);
    95fe:	2312      	movs	r3, #18
    9600:	aa0f      	add	r2, sp, #60	; 0x3c
    9602:	2100      	movs	r1, #0
    9604:	0038      	movs	r0, r7
    9606:	4c78      	ldr	r4, [pc, #480]	; (97e8 <CompactSector+0x218>)
    9608:	47a0      	blx	r4

    uint32_t nextSequenceNumber = sectorHeader.sequenceNumber - 1uL;
    960a:	9b11      	ldr	r3, [sp, #68]	; 0x44
    960c:	9309      	str	r3, [sp, #36]	; 0x24

    // find and prepare a destination sector
    do
    {
        s_sector++;
    960e:	4c75      	ldr	r4, [pc, #468]	; (97e4 <CompactSector+0x214>)
        if ( s_sector >= (FIRST_SECTOR + SECTOR_COUNT) )
        {
            s_sector = FIRST_SECTOR;
    9610:	0025      	movs	r5, r4
        s_sector++;
    9612:	0026      	movs	r6, r4
    9614:	e008      	b.n	9628 <CompactSector+0x58>
    9616:	7033      	strb	r3, [r6, #0]
        }

        if ( s_sector == sourceSector )
    9618:	4b72      	ldr	r3, [pc, #456]	; (97e4 <CompactSector+0x214>)
    961a:	781b      	ldrb	r3, [r3, #0]
    961c:	42bb      	cmp	r3, r7
    961e:	d00b      	beq.n	9638 <CompactSector+0x68>
        {
            // all sector failed to initialize
            assert(false);
        }
    }
    while ( !EraseSector());
    9620:	4b72      	ldr	r3, [pc, #456]	; (97ec <CompactSector+0x21c>)
    9622:	4798      	blx	r3
    9624:	2800      	cmp	r0, #0
    9626:	d10d      	bne.n	9644 <CompactSector+0x74>
        s_sector++;
    9628:	7823      	ldrb	r3, [r4, #0]
    962a:	3301      	adds	r3, #1
    962c:	b2db      	uxtb	r3, r3
        if ( s_sector >= (FIRST_SECTOR + SECTOR_COUNT) )
    962e:	2b01      	cmp	r3, #1
    9630:	d9f1      	bls.n	9616 <CompactSector+0x46>
            s_sector = FIRST_SECTOR;
    9632:	2300      	movs	r3, #0
    9634:	702b      	strb	r3, [r5, #0]
    9636:	e7ef      	b.n	9618 <CompactSector+0x48>
            assert(false);
    9638:	4b6d      	ldr	r3, [pc, #436]	; (97f0 <CompactSector+0x220>)
    963a:	4a6e      	ldr	r2, [pc, #440]	; (97f4 <CompactSector+0x224>)
    963c:	496e      	ldr	r1, [pc, #440]	; (97f8 <CompactSector+0x228>)
    963e:	486f      	ldr	r0, [pc, #444]	; (97fc <CompactSector+0x22c>)
    9640:	4c6f      	ldr	r4, [pc, #444]	; (9800 <CompactSector+0x230>)
    9642:	47a0      	blx	r4

    // Traverse the item cache, writing all items to the new sector
    for (uint8_t cacheIndex = 0; cacheIndex < s_itemCount; cacheIndex++) {
    9644:	4b6f      	ldr	r3, [pc, #444]	; (9804 <CompactSector+0x234>)
    9646:	781b      	ldrb	r3, [r3, #0]
    9648:	2b00      	cmp	r3, #0
    964a:	d06a      	beq.n	9722 <CompactSector+0x152>
    964c:	2300      	movs	r3, #0
    964e:	9306      	str	r3, [sp, #24]

        blockHeader.dataCrc =  ComputeDataCrc(sourceSector, lastBlockPointer, &blockHeader);

        blockHeader.headerCrc = ComputeHeaderCrc(&blockHeader);

        memset(dataBlock, 0xFF, sizeof(dataBlock));
    9650:	3301      	adds	r3, #1
    9652:	33ff      	adds	r3, #255	; 0xff
    9654:	4699      	mov	r9, r3
            uint16_t bytesToGather;
            uint16_t inDataOffset = 0;

            do
            {
              bytesToGather =  (currLength > ROW_SIZE) ? ROW_SIZE : currLength; 
    9656:	466a      	mov	r2, sp
    9658:	82d3      	strh	r3, [r2, #22]
            if (!GatherData(sourceSector, lastBlockPointer, 0u, blockHeader.itemLength, (dataBlock + BLOCK_HEADER_SIZE )))
    965a:	4b6b      	ldr	r3, [pc, #428]	; (9808 <CompactSector+0x238>)
    965c:	3310      	adds	r3, #16
    965e:	9308      	str	r3, [sp, #32]
        Item_t *cache = &s_itemCache[cacheIndex];
    9660:	9b06      	ldr	r3, [sp, #24]
    9662:	9307      	str	r3, [sp, #28]
        uint16_t lastBlockPointer = cache->lastBlock;
    9664:	009f      	lsls	r7, r3, #2
    9666:	4b69      	ldr	r3, [pc, #420]	; (980c <CompactSector+0x23c>)
    9668:	469c      	mov	ip, r3
    966a:	4467      	add	r7, ip
    966c:	887b      	ldrh	r3, [r7, #2]
    966e:	001d      	movs	r5, r3
    9670:	9304      	str	r3, [sp, #16]
        D_Nv_Read(sourceSector, lastBlockPointer, (uint8_t*) &blockHeader, BLOCK_HEADER_SIZE);
    9672:	2310      	movs	r3, #16
    9674:	aa0b      	add	r2, sp, #44	; 0x2c
    9676:	0029      	movs	r1, r5
    9678:	9803      	ldr	r0, [sp, #12]
    967a:	4680      	mov	r8, r0
    967c:	4c5a      	ldr	r4, [pc, #360]	; (97e8 <CompactSector+0x218>)
    967e:	47a0      	blx	r4
        blockHeader.blockOffset = 0x0000u;
    9680:	ae0b      	add	r6, sp, #44	; 0x2c
    9682:	2300      	movs	r3, #0
    9684:	80b3      	strh	r3, [r6, #4]
        blockHeader.blockLength = blockHeader.itemLength;
    9686:	8934      	ldrh	r4, [r6, #8]
    9688:	80f4      	strh	r4, [r6, #6]
        blockHeader.previousBlock = 0x0000u;
    968a:	8173      	strh	r3, [r6, #10]
        blockHeader.writeCount = 0u;
    968c:	81b3      	strh	r3, [r6, #12]
        uint16_t currLength = BLOCK_HEADER_SIZE + blockHeader.itemLength;
    968e:	3410      	adds	r4, #16
    9690:	b2a4      	uxth	r4, r4
        blockHeader.dataCrc =  ComputeDataCrc(sourceSector, lastBlockPointer, &blockHeader);
    9692:	0032      	movs	r2, r6
    9694:	0029      	movs	r1, r5
    9696:	4640      	mov	r0, r8
    9698:	4b5d      	ldr	r3, [pc, #372]	; (9810 <CompactSector+0x240>)
    969a:	4798      	blx	r3
    969c:	8030      	strh	r0, [r6, #0]
    return ComputeCrc(((uint8_t*) pBlockHeader), (sizeof(BlockHeader_t) - sizeof(pBlockHeader->headerCrc)), 0xFFFFu); // skip headerCrc field
    969e:	4a5d      	ldr	r2, [pc, #372]	; (9814 <CompactSector+0x244>)
    96a0:	210e      	movs	r1, #14
    96a2:	a80b      	add	r0, sp, #44	; 0x2c
    96a4:	4b5c      	ldr	r3, [pc, #368]	; (9818 <CompactSector+0x248>)
    96a6:	4798      	blx	r3
        blockHeader.headerCrc = ComputeHeaderCrc(&blockHeader);
    96a8:	81f0      	strh	r0, [r6, #14]
        memset(dataBlock, 0xFF, sizeof(dataBlock));
    96aa:	4d57      	ldr	r5, [pc, #348]	; (9808 <CompactSector+0x238>)
    96ac:	464a      	mov	r2, r9
    96ae:	21ff      	movs	r1, #255	; 0xff
    96b0:	0028      	movs	r0, r5
    96b2:	4b5a      	ldr	r3, [pc, #360]	; (981c <CompactSector+0x24c>)
    96b4:	4798      	blx	r3
        memcpy(dataBlock, &blockHeader, BLOCK_HEADER_SIZE);
    96b6:	002b      	movs	r3, r5
    96b8:	ce07      	ldmia	r6!, {r0, r1, r2}
    96ba:	c307      	stmia	r3!, {r0, r1, r2}
    96bc:	6832      	ldr	r2, [r6, #0]
    96be:	601a      	str	r2, [r3, #0]
        cache->lastBlock = s_sectorHead  + compactBlockOffset;
    96c0:	4b57      	ldr	r3, [pc, #348]	; (9820 <CompactSector+0x250>)
    96c2:	881b      	ldrh	r3, [r3, #0]
    96c4:	4a45      	ldr	r2, [pc, #276]	; (97dc <CompactSector+0x20c>)
    96c6:	8812      	ldrh	r2, [r2, #0]
    96c8:	189b      	adds	r3, r3, r2
    96ca:	807b      	strh	r3, [r7, #2]
        if (currLength <= ROW_SIZE)
    96cc:	454c      	cmp	r4, r9
    96ce:	d904      	bls.n	96da <CompactSector+0x10a>
    96d0:	2600      	movs	r6, #0
    96d2:	2310      	movs	r3, #16
              
              if (!GatherData(sourceSector, lastBlockPointer, inDataOffset, (bytesToGather - dataBlockOffset) , (dataBlock + dataBlockOffset)))
    96d4:	4a4c      	ldr	r2, [pc, #304]	; (9808 <CompactSector+0x238>)
    96d6:	4690      	mov	r8, r2
    96d8:	e068      	b.n	97ac <CompactSector+0x1dc>
            if (!GatherData(sourceSector, lastBlockPointer, 0u, blockHeader.itemLength, (dataBlock + BLOCK_HEADER_SIZE )))
    96da:	ab0b      	add	r3, sp, #44	; 0x2c
    96dc:	891b      	ldrh	r3, [r3, #8]
    96de:	9a08      	ldr	r2, [sp, #32]
    96e0:	9200      	str	r2, [sp, #0]
    96e2:	2200      	movs	r2, #0
    96e4:	9904      	ldr	r1, [sp, #16]
    96e6:	9803      	ldr	r0, [sp, #12]
    96e8:	4e4e      	ldr	r6, [pc, #312]	; (9824 <CompactSector+0x254>)
    96ea:	47b0      	blx	r6
    96ec:	2800      	cmp	r0, #0
    96ee:	d063      	beq.n	97b8 <CompactSector+0x1e8>
            cache->lastBlock = s_sectorHead  + compactBlockOffset;
    96f0:	9b07      	ldr	r3, [sp, #28]
    96f2:	009d      	lsls	r5, r3, #2
    96f4:	4b45      	ldr	r3, [pc, #276]	; (980c <CompactSector+0x23c>)
    96f6:	195d      	adds	r5, r3, r5
    96f8:	4b49      	ldr	r3, [pc, #292]	; (9820 <CompactSector+0x250>)
    96fa:	881b      	ldrh	r3, [r3, #0]
    96fc:	4a37      	ldr	r2, [pc, #220]	; (97dc <CompactSector+0x20c>)
    96fe:	8812      	ldrh	r2, [r2, #0]
    9700:	189b      	adds	r3, r3, r2
    9702:	806b      	strh	r3, [r5, #2]
            if (!SmartCompacting(compactBlock, currLength))
    9704:	0021      	movs	r1, r4
    9706:	a814      	add	r0, sp, #80	; 0x50
    9708:	4b47      	ldr	r3, [pc, #284]	; (9828 <CompactSector+0x258>)
    970a:	4798      	blx	r3
    970c:	2800      	cmp	r0, #0
    970e:	d053      	beq.n	97b8 <CompactSector+0x1e8>
    for (uint8_t cacheIndex = 0; cacheIndex < s_itemCount; cacheIndex++) {
    9710:	9b06      	ldr	r3, [sp, #24]
    9712:	3301      	adds	r3, #1
    9714:	b2db      	uxtb	r3, r3
    9716:	001a      	movs	r2, r3
    9718:	9306      	str	r3, [sp, #24]
    971a:	4b3a      	ldr	r3, [pc, #232]	; (9804 <CompactSector+0x234>)
    971c:	781b      	ldrb	r3, [r3, #0]
    971e:	4293      	cmp	r3, r2
    9720:	d89e      	bhi.n	9660 <CompactSector+0x90>

            } while(currLength > 0);
        }
    }
    // if some uncommitted data avaialble, committ it
    if ( currentCompactLength)
    9722:	4b2f      	ldr	r3, [pc, #188]	; (97e0 <CompactSector+0x210>)
    9724:	881a      	ldrh	r2, [r3, #0]
    9726:	2a00      	cmp	r2, #0
    9728:	d006      	beq.n	9738 <CompactSector+0x168>
    {
        if ( !WriteAndCheck(s_sectorHead, compactBlock, currentCompactLength) )
    972a:	4b3d      	ldr	r3, [pc, #244]	; (9820 <CompactSector+0x250>)
    972c:	8818      	ldrh	r0, [r3, #0]
    972e:	a914      	add	r1, sp, #80	; 0x50
    9730:	4b3e      	ldr	r3, [pc, #248]	; (982c <CompactSector+0x25c>)
    9732:	4798      	blx	r3
    9734:	1e04      	subs	r4, r0, #0
    9736:	d040      	beq.n	97ba <CompactSector+0x1ea>
        {
            return false;
        }
    }
    // Just update sector header as per the the length of the data committed, no alignments
    UpdateSectorHead(currentCompactLength, ITEM_NO_ALIGNMENT);
    9738:	4b29      	ldr	r3, [pc, #164]	; (97e0 <CompactSector+0x210>)
    973a:	8818      	ldrh	r0, [r3, #0]
    973c:	2100      	movs	r1, #0
    973e:	4b3c      	ldr	r3, [pc, #240]	; (9830 <CompactSector+0x260>)
    9740:	4798      	blx	r3

    s_nextPageAddressAfterCompact = s_sectorHead;
    9742:	4b37      	ldr	r3, [pc, #220]	; (9820 <CompactSector+0x250>)
    9744:	881a      	ldrh	r2, [r3, #0]
    9746:	4b3b      	ldr	r3, [pc, #236]	; (9834 <CompactSector+0x264>)
    9748:	801a      	strh	r2, [r3, #0]
    uint32_t nextSequenceNumber = sectorHeader.sequenceNumber - 1uL;
    974a:	9809      	ldr	r0, [sp, #36]	; 0x24
    974c:	3801      	subs	r0, #1
    //SYS_PostEvent(BC_EVENT_UPGRADE_STRUCT_CHANGED_ITEMS, 0U);

    // update nextPageAddressAfterCompact in the sector header
    // All items moved, so now we just need to Write the Sector Header with 
    // nextPageAddressAfterCompact at the end of compact sector operation
    if ( !WriteSectorHeader(nextSequenceNumber))
    974e:	4b3a      	ldr	r3, [pc, #232]	; (9838 <CompactSector+0x268>)
    9750:	4798      	blx	r3
    9752:	1e04      	subs	r4, r0, #0
    9754:	d031      	beq.n	97ba <CompactSector+0x1ea>
    {
        return false;
    }
    // Done with compact sector opration, Set the Sector Head to next page address for normal item update 
    UpdateSectorHead(0, ITEM_64BYTE_ALIGNMENT);
    9756:	2102      	movs	r1, #2
    9758:	2000      	movs	r0, #0
    975a:	4b35      	ldr	r3, [pc, #212]	; (9830 <CompactSector+0x260>)
    975c:	4798      	blx	r3

    // schedule an erase of the source sector,Restart the timer if it is already running.
    s_sectorToErase = sourceSector;
    975e:	4b37      	ldr	r3, [pc, #220]	; (983c <CompactSector+0x26c>)
    9760:	466a      	mov	r2, sp
    9762:	7b12      	ldrb	r2, [r2, #12]
    9764:	701a      	strb	r2, [r3, #0]
    SYS_TimerStop(&eraseSectorTimer);
    9766:	4d36      	ldr	r5, [pc, #216]	; (9840 <CompactSector+0x270>)
    9768:	0028      	movs	r0, r5
    976a:	4b19      	ldr	r3, [pc, #100]	; (97d0 <CompactSector+0x200>)
    976c:	4798      	blx	r3
    SYS_TimerStart(&eraseSectorTimer);
    976e:	0028      	movs	r0, r5
    9770:	4b34      	ldr	r3, [pc, #208]	; (9844 <CompactSector+0x274>)
    9772:	4798      	blx	r3

    return true;
    9774:	e021      	b.n	97ba <CompactSector+0x1ea>
              bytesToGather =  (currLength > ROW_SIZE) ? ROW_SIZE : currLength; 
    9776:	b2ad      	uxth	r5, r5
              if (!GatherData(sourceSector, lastBlockPointer, inDataOffset, (bytesToGather - dataBlockOffset) , (dataBlock + dataBlockOffset)))
    9778:	1aef      	subs	r7, r5, r3
    977a:	b2ba      	uxth	r2, r7
    977c:	4693      	mov	fp, r2
    977e:	4443      	add	r3, r8
    9780:	9300      	str	r3, [sp, #0]
    9782:	0013      	movs	r3, r2
    9784:	0032      	movs	r2, r6
    9786:	9904      	ldr	r1, [sp, #16]
    9788:	9803      	ldr	r0, [sp, #12]
    978a:	4f26      	ldr	r7, [pc, #152]	; (9824 <CompactSector+0x254>)
    978c:	47b8      	blx	r7
    978e:	2800      	cmp	r0, #0
    9790:	d012      	beq.n	97b8 <CompactSector+0x1e8>
              if (!SmartCompacting(compactBlock, bytesToGather))
    9792:	0029      	movs	r1, r5
    9794:	a814      	add	r0, sp, #80	; 0x50
    9796:	4b24      	ldr	r3, [pc, #144]	; (9828 <CompactSector+0x258>)
    9798:	4798      	blx	r3
    979a:	2800      	cmp	r0, #0
    979c:	d00c      	beq.n	97b8 <CompactSector+0x1e8>
              currLength -= bytesToGather;
    979e:	1b64      	subs	r4, r4, r5
    97a0:	b2a4      	uxth	r4, r4
              inDataOffset += (bytesToGather - dataBlockOffset);
    97a2:	445e      	add	r6, fp
    97a4:	b2b6      	uxth	r6, r6
              dataBlockOffset = 0;
    97a6:	2300      	movs	r3, #0
            } while(currLength > 0);
    97a8:	2c00      	cmp	r4, #0
    97aa:	d0b1      	beq.n	9710 <CompactSector+0x140>
              bytesToGather =  (currLength > ROW_SIZE) ? ROW_SIZE : currLength; 
    97ac:	1c25      	adds	r5, r4, #0
    97ae:	454c      	cmp	r4, r9
    97b0:	d9e1      	bls.n	9776 <CompactSector+0x1a6>
    97b2:	466a      	mov	r2, sp
    97b4:	8ad5      	ldrh	r5, [r2, #22]
    97b6:	e7de      	b.n	9776 <CompactSector+0x1a6>
                return false;
    97b8:	2400      	movs	r4, #0
}
    97ba:	0020      	movs	r0, r4
    97bc:	b055      	add	sp, #340	; 0x154
    97be:	bc3c      	pop	{r2, r3, r4, r5}
    97c0:	4690      	mov	r8, r2
    97c2:	4699      	mov	r9, r3
    97c4:	46a2      	mov	sl, r4
    97c6:	46ab      	mov	fp, r5
    97c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    97ca:	46c0      	nop			; (mov r8, r8)
    97cc:	200001f0 	.word	0x200001f0
    97d0:	0000d485 	.word	0x0000d485
    97d4:	2000031c 	.word	0x2000031c
    97d8:	2000031e 	.word	0x2000031e
    97dc:	200001d8 	.word	0x200001d8
    97e0:	20000204 	.word	0x20000204
    97e4:	20000354 	.word	0x20000354
    97e8:	00008ebd 	.word	0x00008ebd
    97ec:	00009469 	.word	0x00009469
    97f0:	00012ea0 	.word	0x00012ea0
    97f4:	00013024 	.word	0x00013024
    97f8:	000003d5 	.word	0x000003d5
    97fc:	00012f1c 	.word	0x00012f1c
    9800:	00011869 	.word	0x00011869
    9804:	2000034c 	.word	0x2000034c
    9808:	20000208 	.word	0x20000208
    980c:	20000324 	.word	0x20000324
    9810:	0000925d 	.word	0x0000925d
    9814:	0000ffff 	.word	0x0000ffff
    9818:	00009165 	.word	0x00009165
    981c:	0001193d 	.word	0x0001193d
    9820:	20000356 	.word	0x20000356
    9824:	000091a5 	.word	0x000091a5
    9828:	00009529 	.word	0x00009529
    982c:	0000949d 	.word	0x0000949d
    9830:	00009129 	.word	0x00009129
    9834:	2000034e 	.word	0x2000034e
    9838:	000094d1 	.word	0x000094d1
    983c:	20000009 	.word	0x20000009
    9840:	20000308 	.word	0x20000308
    9844:	0000d4f1 	.word	0x0000d4f1

00009848 <compactSectorTimerFired>:
{
    9848:	b510      	push	{r4, lr}
    if (!PowerSupplyTooLow()) {
    984a:	4b07      	ldr	r3, [pc, #28]	; (9868 <compactSectorTimerFired+0x20>)
    984c:	4798      	blx	r3
    984e:	2800      	cmp	r0, #0
    9850:	d000      	beq.n	9854 <compactSectorTimerFired+0xc>
}
    9852:	bd10      	pop	{r4, pc}
      status = CompactSector();
    9854:	4b05      	ldr	r3, [pc, #20]	; (986c <compactSectorTimerFired+0x24>)
    9856:	4798      	blx	r3
      assert(false);
    9858:	4b05      	ldr	r3, [pc, #20]	; (9870 <compactSectorTimerFired+0x28>)
    985a:	4a06      	ldr	r2, [pc, #24]	; (9874 <compactSectorTimerFired+0x2c>)
    985c:	212c      	movs	r1, #44	; 0x2c
    985e:	31ff      	adds	r1, #255	; 0xff
    9860:	4805      	ldr	r0, [pc, #20]	; (9878 <compactSectorTimerFired+0x30>)
    9862:	4c06      	ldr	r4, [pc, #24]	; (987c <compactSectorTimerFired+0x34>)
    9864:	47a0      	blx	r4
    9866:	46c0      	nop			; (mov r8, r8)
    9868:	0000910d 	.word	0x0000910d
    986c:	000095d1 	.word	0x000095d1
    9870:	00012ea0 	.word	0x00012ea0
    9874:	00012fd0 	.word	0x00012fd0
    9878:	00012f1c 	.word	0x00012f1c
    987c:	00011869 	.word	0x00011869

00009880 <CompactSectorIfNeeded>:

static void CompactSectorIfNeeded(uint16_t immediateThreshold)
{
    9880:	b510      	push	{r4, lr}
    uint16_t freeSpace = SECTOR_SIZE - s_sectorHead;
    9882:	4b12      	ldr	r3, [pc, #72]	; (98cc <CompactSectorIfNeeded+0x4c>)
    9884:	881a      	ldrh	r2, [r3, #0]
    9886:	2380      	movs	r3, #128	; 0x80
    9888:	019b      	lsls	r3, r3, #6
    988a:	1a9b      	subs	r3, r3, r2
    988c:	b29b      	uxth	r3, r3

    if ( freeSpace < immediateThreshold )
    988e:	4283      	cmp	r3, r0
    9890:	d303      	bcc.n	989a <CompactSectorIfNeeded+0x1a>
        {
            assert(false);
        }
        return;
    }
    if ( freeSpace < PREEMPTIVE_COMPACT_SECTOR_THRESHOLD )
    9892:	4a0f      	ldr	r2, [pc, #60]	; (98d0 <CompactSectorIfNeeded+0x50>)
    9894:	4293      	cmp	r3, r2
    9896:	d90a      	bls.n	98ae <CompactSectorIfNeeded+0x2e>
        compactSectorTimer.mode = SYS_TIMER_INTERVAL_MODE;
        //TODO: check timer to be started or not
        //SYS_StartTimer(&compactSectorTimer);
        }
    }
}
    9898:	bd10      	pop	{r4, pc}
        if ( !CompactSector() )
    989a:	4b0e      	ldr	r3, [pc, #56]	; (98d4 <CompactSectorIfNeeded+0x54>)
    989c:	4798      	blx	r3
    989e:	2800      	cmp	r0, #0
    98a0:	d1fa      	bne.n	9898 <CompactSectorIfNeeded+0x18>
            assert(false);
    98a2:	4b0d      	ldr	r3, [pc, #52]	; (98d8 <CompactSectorIfNeeded+0x58>)
    98a4:	4a0d      	ldr	r2, [pc, #52]	; (98dc <CompactSectorIfNeeded+0x5c>)
    98a6:	490e      	ldr	r1, [pc, #56]	; (98e0 <CompactSectorIfNeeded+0x60>)
    98a8:	480e      	ldr	r0, [pc, #56]	; (98e4 <CompactSectorIfNeeded+0x64>)
    98aa:	4c0f      	ldr	r4, [pc, #60]	; (98e8 <CompactSectorIfNeeded+0x68>)
    98ac:	47a0      	blx	r4
        if (!SYS_TimerStarted(&compactSectorTimer))
    98ae:	480f      	ldr	r0, [pc, #60]	; (98ec <CompactSectorIfNeeded+0x6c>)
    98b0:	4b0f      	ldr	r3, [pc, #60]	; (98f0 <CompactSectorIfNeeded+0x70>)
    98b2:	4798      	blx	r3
    98b4:	2800      	cmp	r0, #0
    98b6:	d1ef      	bne.n	9898 <CompactSectorIfNeeded+0x18>
        compactSectorTimer.handler = compactSectorTimerFired;
    98b8:	4b0c      	ldr	r3, [pc, #48]	; (98ec <CompactSectorIfNeeded+0x6c>)
    98ba:	4a0e      	ldr	r2, [pc, #56]	; (98f4 <CompactSectorIfNeeded+0x74>)
    98bc:	611a      	str	r2, [r3, #16]
        compactSectorTimer.timeout = COMPACT_SECTOR_DELAY_MS;
    98be:	4a0e      	ldr	r2, [pc, #56]	; (98f8 <CompactSectorIfNeeded+0x78>)
    98c0:	605a      	str	r2, [r3, #4]
        compactSectorTimer.interval = COMPACT_SECTOR_DELAY_MS;
    98c2:	609a      	str	r2, [r3, #8]
        compactSectorTimer.mode = SYS_TIMER_INTERVAL_MODE;
    98c4:	2200      	movs	r2, #0
    98c6:	731a      	strb	r2, [r3, #12]
    98c8:	e7e6      	b.n	9898 <CompactSectorIfNeeded+0x18>
    98ca:	46c0      	nop			; (mov r8, r8)
    98cc:	20000356 	.word	0x20000356
    98d0:	0000080f 	.word	0x0000080f
    98d4:	000095d1 	.word	0x000095d1
    98d8:	00012ea0 	.word	0x00012ea0
    98dc:	00013034 	.word	0x00013034
    98e0:	0000044e 	.word	0x0000044e
    98e4:	00012f1c 	.word	0x00012f1c
    98e8:	00011869 	.word	0x00011869
    98ec:	200001f0 	.word	0x200001f0
    98f0:	0000d4c5 	.word	0x0000d4c5
    98f4:	00009849 	.word	0x00009849
    98f8:	00002710 	.word	0x00002710

000098fc <CompactItem>:

static S_Nv_ReturnValue_t CompactItem(void)
{
    98fc:	b5f0      	push	{r4, r5, r6, r7, lr}
    98fe:	46de      	mov	lr, fp
    9900:	4657      	mov	r7, sl
    9902:	464e      	mov	r6, r9
    9904:	4645      	mov	r5, r8
    9906:	b5e0      	push	{r5, r6, r7, lr}
    9908:	b08b      	sub	sp, #44	; 0x2c
#if defined(ENABLE_NV_COMPACT_LOGGING)
    PRINTA(("CompactItem(id=%X)", s_compactItemId));
#endif

    if ( PowerSupplyTooLow() )
    990a:	4b77      	ldr	r3, [pc, #476]	; (9ae8 <CompactItem+0x1ec>)
    990c:	4798      	blx	r3
    {
        return S_Nv_ReturnValue_PowerSupplyTooLow;
    990e:	2305      	movs	r3, #5
    if ( PowerSupplyTooLow() )
    9910:	2800      	cmp	r0, #0
    9912:	d007      	beq.n	9924 <CompactItem+0x28>
    s_compactItemLength = 0u;

    cache->lastBlock = lastBlock;

    return S_Nv_ReturnValue_Ok;
}
    9914:	0018      	movs	r0, r3
    9916:	b00b      	add	sp, #44	; 0x2c
    9918:	bc3c      	pop	{r2, r3, r4, r5}
    991a:	4690      	mov	r8, r2
    991c:	4699      	mov	r9, r3
    991e:	46a2      	mov	sl, r4
    9920:	46ab      	mov	fp, r5
    9922:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if ( (s_compactItemLength == 0u) && ( s_compactItemId == 0u ) )
    9924:	4b71      	ldr	r3, [pc, #452]	; (9aec <CompactItem+0x1f0>)
    9926:	8818      	ldrh	r0, [r3, #0]
    9928:	2800      	cmp	r0, #0
    992a:	d146      	bne.n	99ba <CompactItem+0xbe>
    992c:	4b70      	ldr	r3, [pc, #448]	; (9af0 <CompactItem+0x1f4>)
    992e:	881b      	ldrh	r3, [r3, #0]
    9930:	2b00      	cmp	r3, #0
    9932:	d100      	bne.n	9936 <CompactItem+0x3a>
    9934:	e0d0      	b.n	9ad8 <CompactItem+0x1dc>
    Item_t *cache = FindItemCache(s_compactItemId);
    9936:	4b6e      	ldr	r3, [pc, #440]	; (9af0 <CompactItem+0x1f4>)
    9938:	8818      	ldrh	r0, [r3, #0]
    993a:	4b6e      	ldr	r3, [pc, #440]	; (9af4 <CompactItem+0x1f8>)
    993c:	4798      	blx	r3
    993e:	4683      	mov	fp, r0
    if ( cache == NULL )
    9940:	2800      	cmp	r0, #0
    9942:	d100      	bne.n	9946 <CompactItem+0x4a>
    9944:	e0ca      	b.n	9adc <CompactItem+0x1e0>
    uint16_t blockPointer = cache->lastBlock;
    9946:	7882      	ldrb	r2, [r0, #2]
    9948:	78c3      	ldrb	r3, [r0, #3]
    994a:	021b      	lsls	r3, r3, #8
    994c:	4313      	orrs	r3, r2
    994e:	0019      	movs	r1, r3
    9950:	9303      	str	r3, [sp, #12]
    D_Nv_Read(s_sector, blockPointer, (uint8_t*) &blockHeader, BLOCK_HEADER_SIZE);
    9952:	4b69      	ldr	r3, [pc, #420]	; (9af8 <CompactItem+0x1fc>)
    9954:	7818      	ldrb	r0, [r3, #0]
    9956:	2310      	movs	r3, #16
    9958:	aa06      	add	r2, sp, #24
    995a:	4c68      	ldr	r4, [pc, #416]	; (9afc <CompactItem+0x200>)
    995c:	47a0      	blx	r4
    if (s_compactItemLength == 0)
    995e:	4b63      	ldr	r3, [pc, #396]	; (9aec <CompactItem+0x1f0>)
    9960:	881a      	ldrh	r2, [r3, #0]
    9962:	2a00      	cmp	r2, #0
    9964:	d02e      	beq.n	99c4 <CompactItem+0xc8>
    uint16_t lastBlock = s_sectorHead;
    9966:	4b66      	ldr	r3, [pc, #408]	; (9b00 <CompactItem+0x204>)
    9968:	881b      	ldrh	r3, [r3, #0]
    996a:	9305      	str	r3, [sp, #20]
    uint16_t bytesToGather = blockHeader.itemLength;
    996c:	ab06      	add	r3, sp, #24
    996e:	891b      	ldrh	r3, [r3, #8]
        blockHeader.itemLength = s_compactItemLength;
    9970:	a906      	add	r1, sp, #24
    9972:	810a      	strh	r2, [r1, #8]
    9974:	1c19      	adds	r1, r3, #0
    9976:	4293      	cmp	r3, r2
    9978:	d900      	bls.n	997c <CompactItem+0x80>
    997a:	1c11      	adds	r1, r2, #0
    997c:	b28b      	uxth	r3, r1
    blockHeader.blockOffset = 0u;
    997e:	aa06      	add	r2, sp, #24
    9980:	2100      	movs	r1, #0
    9982:	8091      	strh	r1, [r2, #4]
    blockHeader.blockLength = blockHeader.itemLength;
    9984:	8910      	ldrh	r0, [r2, #8]
    9986:	80d0      	strh	r0, [r2, #6]
    blockHeader.previousBlock = 0x0000u;
    9988:	8151      	strh	r1, [r2, #10]
    blockHeader.writeCount = 0u;
    998a:	8191      	strh	r1, [r2, #12]
    uint16_t currLength = BLOCK_HEADER_SIZE + bytesToGather;
    998c:	001c      	movs	r4, r3
    998e:	3410      	adds	r4, #16
    9990:	b2a4      	uxth	r4, r4
    memcpy(dataBlock, &blockHeader, BLOCK_HEADER_SIZE);
    9992:	495c      	ldr	r1, [pc, #368]	; (9b04 <CompactItem+0x208>)
    9994:	ca61      	ldmia	r2!, {r0, r5, r6}
    9996:	c161      	stmia	r1!, {r0, r5, r6}
    9998:	6812      	ldr	r2, [r2, #0]
    999a:	600a      	str	r2, [r1, #0]
    if (currLength <= ROW_SIZE)
    999c:	2280      	movs	r2, #128	; 0x80
    999e:	0052      	lsls	r2, r2, #1
    99a0:	4294      	cmp	r4, r2
    99a2:	d939      	bls.n	9a18 <CompactItem+0x11c>
    99a4:	2600      	movs	r6, #0
    99a6:	2310      	movs	r3, #16
            bytesToGatherAndCommit = (currLength > ROW_SIZE) ? ROW_SIZE : currLength;
    99a8:	2280      	movs	r2, #128	; 0x80
    99aa:	0052      	lsls	r2, r2, #1
    99ac:	4691      	mov	r9, r2
    99ae:	4669      	mov	r1, sp
    99b0:	824a      	strh	r2, [r1, #18]
            if (!GatherData(s_sector, blockPointer, inDataOffset, bytesToGatherAndCommit - dataBlockOffset , (dataBlock + dataBlockOffset)))
    99b2:	4a51      	ldr	r2, [pc, #324]	; (9af8 <CompactItem+0x1fc>)
    99b4:	4692      	mov	sl, r2
    99b6:	001a      	movs	r2, r3
    99b8:	e088      	b.n	9acc <CompactItem+0x1d0>
        CompactSectorIfNeeded(s_compactItemLength + BLOCK_HEADER_SIZE);
    99ba:	3010      	adds	r0, #16
    99bc:	b280      	uxth	r0, r0
    99be:	4b52      	ldr	r3, [pc, #328]	; (9b08 <CompactItem+0x20c>)
    99c0:	4798      	blx	r3
    99c2:	e7b8      	b.n	9936 <CompactItem+0x3a>
        CompactSectorIfNeeded(blockHeader.itemLength + BLOCK_HEADER_SIZE);
    99c4:	ab06      	add	r3, sp, #24
    99c6:	8918      	ldrh	r0, [r3, #8]
    99c8:	3010      	adds	r0, #16
    99ca:	b280      	uxth	r0, r0
    99cc:	4b4e      	ldr	r3, [pc, #312]	; (9b08 <CompactItem+0x20c>)
    99ce:	4798      	blx	r3
        cache = FindItemCache(s_compactItemId);
    99d0:	4b47      	ldr	r3, [pc, #284]	; (9af0 <CompactItem+0x1f4>)
    99d2:	8818      	ldrh	r0, [r3, #0]
    99d4:	4b47      	ldr	r3, [pc, #284]	; (9af4 <CompactItem+0x1f8>)
    99d6:	4798      	blx	r3
    99d8:	4683      	mov	fp, r0
        assert(cache != NULL);
    99da:	2800      	cmp	r0, #0
    99dc:	d015      	beq.n	9a0a <CompactItem+0x10e>
        blockPointer = cache->lastBlock;
    99de:	7882      	ldrb	r2, [r0, #2]
    99e0:	78c3      	ldrb	r3, [r0, #3]
    99e2:	021b      	lsls	r3, r3, #8
    99e4:	4313      	orrs	r3, r2
    99e6:	0019      	movs	r1, r3
    99e8:	9303      	str	r3, [sp, #12]
        D_Nv_Read(s_sector, blockPointer, (uint8_t*) &blockHeader, BLOCK_HEADER_SIZE);
    99ea:	ac06      	add	r4, sp, #24
    99ec:	4b42      	ldr	r3, [pc, #264]	; (9af8 <CompactItem+0x1fc>)
    99ee:	7818      	ldrb	r0, [r3, #0]
    99f0:	2310      	movs	r3, #16
    99f2:	0022      	movs	r2, r4
    99f4:	4d41      	ldr	r5, [pc, #260]	; (9afc <CompactItem+0x200>)
    99f6:	47a8      	blx	r5
    uint16_t lastBlock = s_sectorHead;
    99f8:	4b41      	ldr	r3, [pc, #260]	; (9b00 <CompactItem+0x204>)
    99fa:	881b      	ldrh	r3, [r3, #0]
    99fc:	9305      	str	r3, [sp, #20]
    uint16_t bytesToGather = blockHeader.itemLength;
    99fe:	8923      	ldrh	r3, [r4, #8]
    if ( s_compactItemLength != 0u )
    9a00:	4a3a      	ldr	r2, [pc, #232]	; (9aec <CompactItem+0x1f0>)
    9a02:	8812      	ldrh	r2, [r2, #0]
    9a04:	2a00      	cmp	r2, #0
    9a06:	d0ba      	beq.n	997e <CompactItem+0x82>
    9a08:	e7b2      	b.n	9970 <CompactItem+0x74>
        assert(cache != NULL);
    9a0a:	4b40      	ldr	r3, [pc, #256]	; (9b0c <CompactItem+0x210>)
    9a0c:	4a40      	ldr	r2, [pc, #256]	; (9b10 <CompactItem+0x214>)
    9a0e:	2191      	movs	r1, #145	; 0x91
    9a10:	00c9      	lsls	r1, r1, #3
    9a12:	4840      	ldr	r0, [pc, #256]	; (9b14 <CompactItem+0x218>)
    9a14:	4c40      	ldr	r4, [pc, #256]	; (9b18 <CompactItem+0x21c>)
    9a16:	47a0      	blx	r4
        if (!GatherData(s_sector, blockPointer, 0u, bytesToGather, (dataBlock + BLOCK_HEADER_SIZE )))
    9a18:	4a37      	ldr	r2, [pc, #220]	; (9af8 <CompactItem+0x1fc>)
    9a1a:	7810      	ldrb	r0, [r2, #0]
    9a1c:	4a39      	ldr	r2, [pc, #228]	; (9b04 <CompactItem+0x208>)
    9a1e:	3210      	adds	r2, #16
    9a20:	9200      	str	r2, [sp, #0]
    9a22:	2200      	movs	r2, #0
    9a24:	9903      	ldr	r1, [sp, #12]
    9a26:	4c3d      	ldr	r4, [pc, #244]	; (9b1c <CompactItem+0x220>)
    9a28:	47a0      	blx	r4
            return S_Nv_ReturnValue_Failure;
    9a2a:	2301      	movs	r3, #1
        if (!GatherData(s_sector, blockPointer, 0u, bytesToGather, (dataBlock + BLOCK_HEADER_SIZE )))
    9a2c:	2800      	cmp	r0, #0
    9a2e:	d100      	bne.n	9a32 <CompactItem+0x136>
    9a30:	e770      	b.n	9914 <CompactItem+0x18>
        memcpy(dataBlock, &blockHeader, BLOCK_HEADER_SIZE);
    9a32:	4934      	ldr	r1, [pc, #208]	; (9b04 <CompactItem+0x208>)
    9a34:	ab06      	add	r3, sp, #24
    9a36:	000a      	movs	r2, r1
    9a38:	0018      	movs	r0, r3
    9a3a:	c870      	ldmia	r0!, {r4, r5, r6}
    9a3c:	c270      	stmia	r2!, {r4, r5, r6}
    9a3e:	6800      	ldr	r0, [r0, #0]
    9a40:	6010      	str	r0, [r2, #0]
        if ( !WriteAndCheck(s_sectorHead, dataBlock, blockHeader.blockLength + BLOCK_HEADER_SIZE) )
    9a42:	88da      	ldrh	r2, [r3, #6]
    9a44:	3210      	adds	r2, #16
    9a46:	b292      	uxth	r2, r2
    9a48:	4b2d      	ldr	r3, [pc, #180]	; (9b00 <CompactItem+0x204>)
    9a4a:	8818      	ldrh	r0, [r3, #0]
    9a4c:	4b34      	ldr	r3, [pc, #208]	; (9b20 <CompactItem+0x224>)
    9a4e:	4798      	blx	r3
            return false;
    9a50:	2300      	movs	r3, #0
        if ( !WriteAndCheck(s_sectorHead, dataBlock, blockHeader.blockLength + BLOCK_HEADER_SIZE) )
    9a52:	2800      	cmp	r0, #0
    9a54:	d100      	bne.n	9a58 <CompactItem+0x15c>
    9a56:	e75d      	b.n	9914 <CompactItem+0x18>
        UpdateSectorHead((BLOCK_HEADER_SIZE + blockHeader.blockLength), ITEM_64BYTE_ALIGNMENT);
    9a58:	ab06      	add	r3, sp, #24
    9a5a:	88d8      	ldrh	r0, [r3, #6]
    9a5c:	3010      	adds	r0, #16
    9a5e:	b280      	uxth	r0, r0
    9a60:	2102      	movs	r1, #2
    9a62:	4b30      	ldr	r3, [pc, #192]	; (9b24 <CompactItem+0x228>)
    9a64:	4798      	blx	r3
    s_compactItemId = 0u;
    9a66:	2300      	movs	r3, #0
    9a68:	4a21      	ldr	r2, [pc, #132]	; (9af0 <CompactItem+0x1f4>)
    9a6a:	8013      	strh	r3, [r2, #0]
    s_compactItemLength = 0u;
    9a6c:	4a1f      	ldr	r2, [pc, #124]	; (9aec <CompactItem+0x1f0>)
    9a6e:	8013      	strh	r3, [r2, #0]
    cache->lastBlock = lastBlock;
    9a70:	465b      	mov	r3, fp
    9a72:	9905      	ldr	r1, [sp, #20]
    9a74:	7099      	strb	r1, [r3, #2]
    9a76:	0a0b      	lsrs	r3, r1, #8
    9a78:	465a      	mov	r2, fp
    9a7a:	70d3      	strb	r3, [r2, #3]
    return S_Nv_ReturnValue_Ok;
    9a7c:	2300      	movs	r3, #0
    9a7e:	e749      	b.n	9914 <CompactItem+0x18>
            bytesToGatherAndCommit = (currLength > ROW_SIZE) ? ROW_SIZE : currLength;
    9a80:	b2ad      	uxth	r5, r5
            if (!GatherData(s_sector, blockPointer, inDataOffset, bytesToGatherAndCommit - dataBlockOffset , (dataBlock + dataBlockOffset)))
    9a82:	1aaf      	subs	r7, r5, r2
    9a84:	b2bb      	uxth	r3, r7
    9a86:	0019      	movs	r1, r3
    9a88:	4653      	mov	r3, sl
    9a8a:	7818      	ldrb	r0, [r3, #0]
    9a8c:	4b1d      	ldr	r3, [pc, #116]	; (9b04 <CompactItem+0x208>)
    9a8e:	189b      	adds	r3, r3, r2
    9a90:	9300      	str	r3, [sp, #0]
    9a92:	9102      	str	r1, [sp, #8]
    9a94:	000b      	movs	r3, r1
    9a96:	0032      	movs	r2, r6
    9a98:	9903      	ldr	r1, [sp, #12]
    9a9a:	4f20      	ldr	r7, [pc, #128]	; (9b1c <CompactItem+0x220>)
    9a9c:	47b8      	blx	r7
    9a9e:	2800      	cmp	r0, #0
    9aa0:	d01e      	beq.n	9ae0 <CompactItem+0x1e4>
            if ( !WriteAndCheck(s_sectorHead, dataBlock, bytesToGatherAndCommit) )
    9aa2:	4b17      	ldr	r3, [pc, #92]	; (9b00 <CompactItem+0x204>)
    9aa4:	8818      	ldrh	r0, [r3, #0]
    9aa6:	002a      	movs	r2, r5
    9aa8:	4916      	ldr	r1, [pc, #88]	; (9b04 <CompactItem+0x208>)
    9aaa:	4b1d      	ldr	r3, [pc, #116]	; (9b20 <CompactItem+0x224>)
    9aac:	4798      	blx	r3
    9aae:	2800      	cmp	r0, #0
    9ab0:	d018      	beq.n	9ae4 <CompactItem+0x1e8>
            UpdateSectorHead(bytesToGatherAndCommit, ITEM_64BYTE_ALIGNMENT);
    9ab2:	2102      	movs	r1, #2
    9ab4:	0028      	movs	r0, r5
    9ab6:	4b1b      	ldr	r3, [pc, #108]	; (9b24 <CompactItem+0x228>)
    9ab8:	4798      	blx	r3
            currLength -= bytesToGatherAndCommit;
    9aba:	1b64      	subs	r4, r4, r5
    9abc:	b2a4      	uxth	r4, r4
            inDataOffset += (bytesToGatherAndCommit - dataBlockOffset);
    9abe:	9902      	ldr	r1, [sp, #8]
    9ac0:	468c      	mov	ip, r1
    9ac2:	4466      	add	r6, ip
    9ac4:	b2b6      	uxth	r6, r6
            dataBlockOffset = 0;
    9ac6:	2200      	movs	r2, #0
        } while(currLength > 0);
    9ac8:	2c00      	cmp	r4, #0
    9aca:	d0cc      	beq.n	9a66 <CompactItem+0x16a>
            bytesToGatherAndCommit = (currLength > ROW_SIZE) ? ROW_SIZE : currLength;
    9acc:	1c25      	adds	r5, r4, #0
    9ace:	454c      	cmp	r4, r9
    9ad0:	d9d6      	bls.n	9a80 <CompactItem+0x184>
    9ad2:	466b      	mov	r3, sp
    9ad4:	8a5d      	ldrh	r5, [r3, #18]
    9ad6:	e7d3      	b.n	9a80 <CompactItem+0x184>
        return S_Nv_ReturnValue_Ok;
    9ad8:	2300      	movs	r3, #0
    9ada:	e71b      	b.n	9914 <CompactItem+0x18>
        return S_Nv_ReturnValue_Ok;
    9adc:	2300      	movs	r3, #0
    9ade:	e719      	b.n	9914 <CompactItem+0x18>
                return S_Nv_ReturnValue_Failure;
    9ae0:	2301      	movs	r3, #1
    9ae2:	e717      	b.n	9914 <CompactItem+0x18>
                return false;
    9ae4:	2300      	movs	r3, #0
    9ae6:	e715      	b.n	9914 <CompactItem+0x18>
    9ae8:	0000910d 	.word	0x0000910d
    9aec:	2000031e 	.word	0x2000031e
    9af0:	2000031c 	.word	0x2000031c
    9af4:	00009305 	.word	0x00009305
    9af8:	20000354 	.word	0x20000354
    9afc:	00008ebd 	.word	0x00008ebd
    9b00:	20000356 	.word	0x20000356
    9b04:	20000208 	.word	0x20000208
    9b08:	00009881 	.word	0x00009881
    9b0c:	00012e90 	.word	0x00012e90
    9b10:	0001304c 	.word	0x0001304c
    9b14:	00012f1c 	.word	0x00012f1c
    9b18:	00011869 	.word	0x00011869
    9b1c:	000091a5 	.word	0x000091a5
    9b20:	0000949d 	.word	0x0000949d
    9b24:	00009129 	.word	0x00009129

00009b28 <compactItemTimerFired>:
{
    9b28:	b510      	push	{r4, lr}
    (void)CompactItem();
    9b2a:	4b01      	ldr	r3, [pc, #4]	; (9b30 <compactItemTimerFired+0x8>)
    9b2c:	4798      	blx	r3
}
    9b2e:	bd10      	pop	{r4, pc}
    9b30:	000098fd 	.word	0x000098fd

00009b34 <WriteDataBlockAndHeader>:
{
    9b34:	b5f0      	push	{r4, r5, r6, r7, lr}
    9b36:	46de      	mov	lr, fp
    9b38:	4657      	mov	r7, sl
    9b3a:	464e      	mov	r6, r9
    9b3c:	4645      	mov	r5, r8
    9b3e:	b5e0      	push	{r5, r6, r7, lr}
    9b40:	b083      	sub	sp, #12
    9b42:	0004      	movs	r4, r0
    9b44:	468a      	mov	sl, r1
    memset(dataBlock, 0xFF, sizeof(dataBlock));
    9b46:	4d46      	ldr	r5, [pc, #280]	; (9c60 <WriteDataBlockAndHeader+0x12c>)
    9b48:	2280      	movs	r2, #128	; 0x80
    9b4a:	0052      	lsls	r2, r2, #1
    9b4c:	21ff      	movs	r1, #255	; 0xff
    9b4e:	0028      	movs	r0, r5
    9b50:	4b44      	ldr	r3, [pc, #272]	; (9c64 <WriteDataBlockAndHeader+0x130>)
    9b52:	4798      	blx	r3
    pBlockHeader->dataCrc = ComputeCrc(pData, pBlockHeader->blockLength, 0xFFFF);
    9b54:	4e44      	ldr	r6, [pc, #272]	; (9c68 <WriteDataBlockAndHeader+0x134>)
    9b56:	79a3      	ldrb	r3, [r4, #6]
    9b58:	79e1      	ldrb	r1, [r4, #7]
    9b5a:	0209      	lsls	r1, r1, #8
    9b5c:	4319      	orrs	r1, r3
    9b5e:	0032      	movs	r2, r6
    9b60:	4650      	mov	r0, sl
    9b62:	4f42      	ldr	r7, [pc, #264]	; (9c6c <WriteDataBlockAndHeader+0x138>)
    9b64:	47b8      	blx	r7
    9b66:	7020      	strb	r0, [r4, #0]
    9b68:	0a00      	lsrs	r0, r0, #8
    9b6a:	7060      	strb	r0, [r4, #1]
    return ComputeCrc(((uint8_t*) pBlockHeader), (sizeof(BlockHeader_t) - sizeof(pBlockHeader->headerCrc)), 0xFFFFu); // skip headerCrc field
    9b6c:	0032      	movs	r2, r6
    9b6e:	210e      	movs	r1, #14
    9b70:	0020      	movs	r0, r4
    9b72:	47b8      	blx	r7
    pBlockHeader->headerCrc = ComputeHeaderCrc(pBlockHeader);
    9b74:	73a0      	strb	r0, [r4, #14]
    9b76:	0a00      	lsrs	r0, r0, #8
    9b78:	73e0      	strb	r0, [r4, #15]
    memcpy(dataBlock, pBlockHeader, BLOCK_HEADER_SIZE);
    9b7a:	2210      	movs	r2, #16
    9b7c:	0021      	movs	r1, r4
    9b7e:	0028      	movs	r0, r5
    9b80:	4b3b      	ldr	r3, [pc, #236]	; (9c70 <WriteDataBlockAndHeader+0x13c>)
    9b82:	4798      	blx	r3
    currentLength = pBlockHeader->blockLength + BLOCK_HEADER_SIZE;
    9b84:	79a3      	ldrb	r3, [r4, #6]
    9b86:	79e2      	ldrb	r2, [r4, #7]
    9b88:	0212      	lsls	r2, r2, #8
    9b8a:	431a      	orrs	r2, r3
    9b8c:	0015      	movs	r5, r2
    9b8e:	3510      	adds	r5, #16
    9b90:	b2ad      	uxth	r5, r5
    if (pData != NULL )
    9b92:	4653      	mov	r3, sl
    9b94:	2b00      	cmp	r3, #0
    9b96:	d012      	beq.n	9bbe <WriteDataBlockAndHeader+0x8a>
        if(currentLength <= ROW_SIZE)
    9b98:	2380      	movs	r3, #128	; 0x80
    9b9a:	005b      	lsls	r3, r3, #1
    9b9c:	429d      	cmp	r5, r3
    9b9e:	d909      	bls.n	9bb4 <WriteDataBlockAndHeader+0x80>
    9ba0:	2600      	movs	r6, #0
    9ba2:	2710      	movs	r7, #16
                bytesToCommit = (currentLength > ROW_SIZE) ? ROW_SIZE : currentLength;
    9ba4:	2380      	movs	r3, #128	; 0x80
    9ba6:	005b      	lsls	r3, r3, #1
    9ba8:	469b      	mov	fp, r3
    9baa:	466a      	mov	r2, sp
    9bac:	80d3      	strh	r3, [r2, #6]
                memcpy(dataBlock + dataBlockOffset, pData + inDataOffset, bytesToCommit - dataBlockOffset);
    9bae:	4b2c      	ldr	r3, [pc, #176]	; (9c60 <WriteDataBlockAndHeader+0x12c>)
    9bb0:	4699      	mov	r9, r3
    9bb2:	e045      	b.n	9c40 <WriteDataBlockAndHeader+0x10c>
            memcpy(dataBlock + BLOCK_HEADER_SIZE , pData, pBlockHeader->blockLength);
    9bb4:	4651      	mov	r1, sl
    9bb6:	482a      	ldr	r0, [pc, #168]	; (9c60 <WriteDataBlockAndHeader+0x12c>)
    9bb8:	3010      	adds	r0, #16
    9bba:	4b2d      	ldr	r3, [pc, #180]	; (9c70 <WriteDataBlockAndHeader+0x13c>)
    9bbc:	4798      	blx	r3
    if ( !WriteAndCheck(s_sectorHead, dataBlock, MIN((BLOCK_HEADER_SIZE + pBlockHeader->blockLength), ROW_SIZE)) )
    9bbe:	79a3      	ldrb	r3, [r4, #6]
    9bc0:	79e2      	ldrb	r2, [r4, #7]
    9bc2:	0212      	lsls	r2, r2, #8
    9bc4:	431a      	orrs	r2, r3
    9bc6:	3210      	adds	r2, #16
    9bc8:	2380      	movs	r3, #128	; 0x80
    9bca:	005b      	lsls	r3, r3, #1
    9bcc:	429a      	cmp	r2, r3
    9bce:	dd00      	ble.n	9bd2 <WriteDataBlockAndHeader+0x9e>
    9bd0:	001a      	movs	r2, r3
    9bd2:	b292      	uxth	r2, r2
    9bd4:	4b27      	ldr	r3, [pc, #156]	; (9c74 <WriteDataBlockAndHeader+0x140>)
    9bd6:	8818      	ldrh	r0, [r3, #0]
    9bd8:	4921      	ldr	r1, [pc, #132]	; (9c60 <WriteDataBlockAndHeader+0x12c>)
    9bda:	4b27      	ldr	r3, [pc, #156]	; (9c78 <WriteDataBlockAndHeader+0x144>)
    9bdc:	4798      	blx	r3
    9bde:	4680      	mov	r8, r0
    9be0:	2800      	cmp	r0, #0
    9be2:	d033      	beq.n	9c4c <WriteDataBlockAndHeader+0x118>
    UpdateSectorHead((pBlockHeader->blockLength + BLOCK_HEADER_SIZE), ITEM_64BYTE_ALIGNMENT );
    9be4:	79a3      	ldrb	r3, [r4, #6]
    9be6:	79e0      	ldrb	r0, [r4, #7]
    9be8:	0200      	lsls	r0, r0, #8
    9bea:	4318      	orrs	r0, r3
    9bec:	3010      	adds	r0, #16
    9bee:	b280      	uxth	r0, r0
    9bf0:	2102      	movs	r1, #2
    9bf2:	4b22      	ldr	r3, [pc, #136]	; (9c7c <WriteDataBlockAndHeader+0x148>)
    9bf4:	4798      	blx	r3
}
    9bf6:	4640      	mov	r0, r8
    9bf8:	b003      	add	sp, #12
    9bfa:	bc3c      	pop	{r2, r3, r4, r5}
    9bfc:	4690      	mov	r8, r2
    9bfe:	4699      	mov	r9, r3
    9c00:	46a2      	mov	sl, r4
    9c02:	46ab      	mov	fp, r5
    9c04:	bdf0      	pop	{r4, r5, r6, r7, pc}
                bytesToCommit = (currentLength > ROW_SIZE) ? ROW_SIZE : currentLength;
    9c06:	b2a4      	uxth	r4, r4
                memcpy(dataBlock + dataBlockOffset, pData + inDataOffset, bytesToCommit - dataBlockOffset);
    9c08:	464b      	mov	r3, r9
    9c0a:	19d8      	adds	r0, r3, r7
    9c0c:	1be2      	subs	r2, r4, r7
    9c0e:	4653      	mov	r3, sl
    9c10:	1999      	adds	r1, r3, r6
    9c12:	4b17      	ldr	r3, [pc, #92]	; (9c70 <WriteDataBlockAndHeader+0x13c>)
    9c14:	4798      	blx	r3
                if ( !WriteAndCheck(s_sectorHead, dataBlock, bytesToCommit))
    9c16:	4b17      	ldr	r3, [pc, #92]	; (9c74 <WriteDataBlockAndHeader+0x140>)
    9c18:	8818      	ldrh	r0, [r3, #0]
    9c1a:	0022      	movs	r2, r4
    9c1c:	4649      	mov	r1, r9
    9c1e:	4b16      	ldr	r3, [pc, #88]	; (9c78 <WriteDataBlockAndHeader+0x144>)
    9c20:	4798      	blx	r3
    9c22:	4680      	mov	r8, r0
    9c24:	2800      	cmp	r0, #0
    9c26:	d0e6      	beq.n	9bf6 <WriteDataBlockAndHeader+0xc2>
                UpdateSectorHead(bytesToCommit, ITEM_64BYTE_ALIGNMENT);
    9c28:	2102      	movs	r1, #2
    9c2a:	0020      	movs	r0, r4
    9c2c:	4b13      	ldr	r3, [pc, #76]	; (9c7c <WriteDataBlockAndHeader+0x148>)
    9c2e:	4798      	blx	r3
                currentLength -= bytesToCommit;
    9c30:	1b2d      	subs	r5, r5, r4
    9c32:	b2ad      	uxth	r5, r5
                inDataOffset += (bytesToCommit - dataBlockOffset);
    9c34:	1be4      	subs	r4, r4, r7
    9c36:	1936      	adds	r6, r6, r4
    9c38:	b2b6      	uxth	r6, r6
                dataBlockOffset = 0;
    9c3a:	2700      	movs	r7, #0
            } while(currentLength > 0);
    9c3c:	2d00      	cmp	r5, #0
    9c3e:	d0da      	beq.n	9bf6 <WriteDataBlockAndHeader+0xc2>
                bytesToCommit = (currentLength > ROW_SIZE) ? ROW_SIZE : currentLength;
    9c40:	1c2c      	adds	r4, r5, #0
    9c42:	455d      	cmp	r5, fp
    9c44:	d9df      	bls.n	9c06 <WriteDataBlockAndHeader+0xd2>
    9c46:	466b      	mov	r3, sp
    9c48:	88dc      	ldrh	r4, [r3, #6]
    9c4a:	e7dc      	b.n	9c06 <WriteDataBlockAndHeader+0xd2>
        UpdateSectorHead((pBlockHeader->blockLength + BLOCK_HEADER_SIZE), ITEM_64BYTE_ALIGNMENT);
    9c4c:	79a3      	ldrb	r3, [r4, #6]
    9c4e:	79e0      	ldrb	r0, [r4, #7]
    9c50:	0200      	lsls	r0, r0, #8
    9c52:	4318      	orrs	r0, r3
    9c54:	3010      	adds	r0, #16
    9c56:	b280      	uxth	r0, r0
    9c58:	2102      	movs	r1, #2
    9c5a:	4b08      	ldr	r3, [pc, #32]	; (9c7c <WriteDataBlockAndHeader+0x148>)
    9c5c:	4798      	blx	r3
        return false;
    9c5e:	e7ca      	b.n	9bf6 <WriteDataBlockAndHeader+0xc2>
    9c60:	20000208 	.word	0x20000208
    9c64:	0001193d 	.word	0x0001193d
    9c68:	0000ffff 	.word	0x0000ffff
    9c6c:	00009165 	.word	0x00009165
    9c70:	0001192b 	.word	0x0001192b
    9c74:	20000356 	.word	0x20000356
    9c78:	0000949d 	.word	0x0000949d
    9c7c:	00009129 	.word	0x00009129

00009c80 <S_Nv_EarlyInit>:
/***************************************************************************************************
* EXPORTED FUNCTIONS
***************************************************************************************************/

void S_Nv_EarlyInit(void)
{
    9c80:	b5f0      	push	{r4, r5, r6, r7, lr}
    9c82:	46ce      	mov	lr, r9
    9c84:	4647      	mov	r7, r8
    9c86:	b580      	push	{r7, lr}
    9c88:	b091      	sub	sp, #68	; 0x44
    SnvRevisioin_t revisionNumber;
    s_itemCount = 0u;
    9c8a:	2200      	movs	r2, #0
    9c8c:	4bb3      	ldr	r3, [pc, #716]	; (9f5c <S_Nv_EarlyInit+0x2dc>)
    9c8e:	701a      	strb	r2, [r3, #0]
    SectorHeader_t sectorHeader;

    uint8_t lastSector = 0xFFu;
    uint32_t lastSectorSequence = 0xFFFFFFFFuL;

    for ( uint8_t sector = FIRST_SECTOR; sector < (FIRST_SECTOR + SECTOR_COUNT); sector++ )
    9c90:	2400      	movs	r4, #0
    uint32_t lastSectorSequence = 0xFFFFFFFFuL;
    9c92:	2301      	movs	r3, #1
    9c94:	425b      	negs	r3, r3
    9c96:	4699      	mov	r9, r3
    uint8_t lastSector = 0xFFu;
    9c98:	27ff      	movs	r7, #255	; 0xff
    {
        D_Nv_Read(sector, 0u, (uint8_t*) &sectorHeader, SECTOR_HEADER_SIZE);
    9c9a:	4eb1      	ldr	r6, [pc, #708]	; (9f60 <S_Nv_EarlyInit+0x2e0>)
    9c9c:	2312      	movs	r3, #18
    9c9e:	aa0b      	add	r2, sp, #44	; 0x2c
    9ca0:	2100      	movs	r1, #0
    9ca2:	0020      	movs	r0, r4
    9ca4:	47b0      	blx	r6
        if (((sectorHeader.sequenceNumber ^ sectorHeader.sequenceParity) == 0xFFFFFFFFuL) &&
    9ca6:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    9ca8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    9caa:	9301      	str	r3, [sp, #4]
    9cac:	406b      	eors	r3, r5
    9cae:	3301      	adds	r3, #1
    9cb0:	d01d      	beq.n	9cee <S_Nv_EarlyInit+0x6e>
    for ( uint8_t sector = FIRST_SECTOR; sector < (FIRST_SECTOR + SECTOR_COUNT); sector++ )
    9cb2:	3401      	adds	r4, #1
    9cb4:	b2e4      	uxtb	r4, r4
    9cb6:	2c02      	cmp	r4, #2
    9cb8:	d1f0      	bne.n	9c9c <S_Nv_EarlyInit+0x1c>
                lastSectorSequence = sectorHeader.sequenceNumber;
            }
        }
    }

    if ( lastSector == 0xFFu )
    9cba:	2fff      	cmp	r7, #255	; 0xff
    9cbc:	d057      	beq.n	9d6e <S_Nv_EarlyInit+0xee>
        s_itemCount = 0u;
    }
    else
    {
        // load active sector
        s_sector = lastSector;
    9cbe:	4ba9      	ldr	r3, [pc, #676]	; (9f64 <S_Nv_EarlyInit+0x2e4>)
    9cc0:	701f      	strb	r7, [r3, #0]
    if (SNV_REV_1 == revisionNumber)
    9cc2:	4643      	mov	r3, r8
    9cc4:	2b01      	cmp	r3, #1
    9cc6:	d100      	bne.n	9cca <S_Nv_EarlyInit+0x4a>
    9cc8:	e07b      	b.n	9dc2 <S_Nv_EarlyInit+0x142>
    else if (SNV_REV_2 == revisionNumber)
    9cca:	4643      	mov	r3, r8
    9ccc:	2b02      	cmp	r3, #2
    9cce:	d16a      	bne.n	9da6 <S_Nv_EarlyInit+0x126>
        s_sectorHead = ITEMS_AREA_START_ADDRESS;
    9cd0:	2280      	movs	r2, #128	; 0x80
    9cd2:	0052      	lsls	r2, r2, #1
    9cd4:	4ba4      	ldr	r3, [pc, #656]	; (9f68 <S_Nv_EarlyInit+0x2e8>)
    9cd6:	801a      	strh	r2, [r3, #0]
        D_Nv_Read(s_sector, 0, (uint8_t*) &sectorHeader, sizeof(SectorHeader_t));
    9cd8:	2312      	movs	r3, #18
    9cda:	aa06      	add	r2, sp, #24
    9cdc:	2100      	movs	r1, #0
    9cde:	0038      	movs	r0, r7
    9ce0:	4c9f      	ldr	r4, [pc, #636]	; (9f60 <S_Nv_EarlyInit+0x2e0>)
    9ce2:	47a0      	blx	r4
        while ( s_sectorHead < SECTOR_SIZE )
    9ce4:	4da0      	ldr	r5, [pc, #640]	; (9f68 <S_Nv_EarlyInit+0x2e8>)
                UpdateSectorHead(0, itemAlignment);
    9ce6:	4ba1      	ldr	r3, [pc, #644]	; (9f6c <S_Nv_EarlyInit+0x2ec>)
    9ce8:	4698      	mov	r8, r3
            D_Nv_Read(s_sector, s_sectorHead, (uint8_t*) &blockHeader, BLOCK_HEADER_SIZE);
    9cea:	002e      	movs	r6, r5
    9cec:	e10f      	b.n	9f0e <S_Nv_EarlyInit+0x28e>
        if (((sectorHeader.sequenceNumber ^ sectorHeader.sequenceParity) == 0xFFFFFFFFuL) &&
    9cee:	ab02      	add	r3, sp, #8
    9cf0:	2226      	movs	r2, #38	; 0x26
    9cf2:	189b      	adds	r3, r3, r2
    9cf4:	781b      	ldrb	r3, [r3, #0]
    9cf6:	2b41      	cmp	r3, #65	; 0x41
    9cf8:	d1db      	bne.n	9cb2 <S_Nv_EarlyInit+0x32>
            (sectorHeader.signature[0] == (uint8_t) 'A') &&
    9cfa:	ab02      	add	r3, sp, #8
    9cfc:	3201      	adds	r2, #1
    9cfe:	189b      	adds	r3, r3, r2
    9d00:	781b      	ldrb	r3, [r3, #0]
    9d02:	2b54      	cmp	r3, #84	; 0x54
    9d04:	d1d5      	bne.n	9cb2 <S_Nv_EarlyInit+0x32>
            (sectorHeader.signature[1] == (uint8_t) 'T') &&
    9d06:	ab02      	add	r3, sp, #8
    9d08:	3201      	adds	r2, #1
    9d0a:	189b      	adds	r3, r3, r2
    9d0c:	781b      	ldrb	r3, [r3, #0]
    9d0e:	2b53      	cmp	r3, #83	; 0x53
    9d10:	d1cf      	bne.n	9cb2 <S_Nv_EarlyInit+0x32>
            (sectorHeader.signature[2] == (uint8_t) 'S') &&
    9d12:	ab02      	add	r3, sp, #8
    9d14:	3201      	adds	r2, #1
    9d16:	189b      	adds	r3, r3, r2
    9d18:	781b      	ldrb	r3, [r3, #0]
    9d1a:	2b4e      	cmp	r3, #78	; 0x4e
    9d1c:	d1c9      	bne.n	9cb2 <S_Nv_EarlyInit+0x32>
            (sectorHeader.signature[3] == (uint8_t) 'N') &&
    9d1e:	ab02      	add	r3, sp, #8
    9d20:	3201      	adds	r2, #1
    9d22:	189b      	adds	r3, r3, r2
    9d24:	781b      	ldrb	r3, [r3, #0]
    9d26:	2b76      	cmp	r3, #118	; 0x76
    9d28:	d1c3      	bne.n	9cb2 <S_Nv_EarlyInit+0x32>
            if ( sectorHeader.signature[5] == (uint8_t) '1')
    9d2a:	ab02      	add	r3, sp, #8
    9d2c:	3201      	adds	r2, #1
    9d2e:	189b      	adds	r3, r3, r2
    9d30:	781b      	ldrb	r3, [r3, #0]
    9d32:	2b31      	cmp	r3, #49	; 0x31
    9d34:	d106      	bne.n	9d44 <S_Nv_EarlyInit+0xc4>
                if (pSectorHeaderSnv1->isActive == 0x0000u)
    9d36:	ab02      	add	r3, sp, #8
    9d38:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
    9d3a:	2b00      	cmp	r3, #0
    9d3c:	d1b9      	bne.n	9cb2 <S_Nv_EarlyInit+0x32>
                    revisionNumber = SNV_REV_1;
    9d3e:	2301      	movs	r3, #1
    9d40:	4698      	mov	r8, r3
    9d42:	e00f      	b.n	9d64 <S_Nv_EarlyInit+0xe4>
            else if (sectorHeader.signature[5] == (uint8_t) '2')
    9d44:	2b32      	cmp	r3, #50	; 0x32
    9d46:	d1b4      	bne.n	9cb2 <S_Nv_EarlyInit+0x32>
    return ComputeCrc(((uint8_t*) pSectorHeader) + sizeof(pSectorHeader->headerCrc), (sizeof(SectorHeader_t)- sizeof(pSectorHeader->headerCrc)), 0xFFFFu); // skip headerCrc field
    9d48:	4a89      	ldr	r2, [pc, #548]	; (9f70 <S_Nv_EarlyInit+0x2f0>)
    9d4a:	2110      	movs	r1, #16
    9d4c:	2026      	movs	r0, #38	; 0x26
    9d4e:	ab02      	add	r3, sp, #8
    9d50:	469c      	mov	ip, r3
    9d52:	4460      	add	r0, ip
    9d54:	4b87      	ldr	r3, [pc, #540]	; (9f74 <S_Nv_EarlyInit+0x2f4>)
    9d56:	4798      	blx	r3
              if (headerCrc == sectorHeader.headerCrc)
    9d58:	ab02      	add	r3, sp, #8
    9d5a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
    9d5c:	4283      	cmp	r3, r0
    9d5e:	d1a8      	bne.n	9cb2 <S_Nv_EarlyInit+0x32>
                  revisionNumber = SNV_REV_2;
    9d60:	2302      	movs	r3, #2
    9d62:	4698      	mov	r8, r3
            if ( sectorHeader.sequenceNumber < lastSectorSequence )
    9d64:	454d      	cmp	r5, r9
    9d66:	d2a4      	bcs.n	9cb2 <S_Nv_EarlyInit+0x32>
                lastSectorSequence = sectorHeader.sequenceNumber;
    9d68:	46a9      	mov	r9, r5
            if ( sectorHeader.sequenceNumber < lastSectorSequence )
    9d6a:	0027      	movs	r7, r4
    9d6c:	e7a1      	b.n	9cb2 <S_Nv_EarlyInit+0x32>
        s_sector = FIRST_SECTOR;
    9d6e:	2200      	movs	r2, #0
    9d70:	4b7c      	ldr	r3, [pc, #496]	; (9f64 <S_Nv_EarlyInit+0x2e4>)
    9d72:	701a      	strb	r2, [r3, #0]
            if ( EraseSector())
    9d74:	4c80      	ldr	r4, [pc, #512]	; (9f78 <S_Nv_EarlyInit+0x2f8>)
                s_nextPageAddressAfterCompact = 0xFFFFu;
    9d76:	4e81      	ldr	r6, [pc, #516]	; (9f7c <S_Nv_EarlyInit+0x2fc>)
                if ( WriteSectorHeader(INITIAL_SECTOR_SEQUENCE_NUMBER))
    9d78:	4d81      	ldr	r5, [pc, #516]	; (9f80 <S_Nv_EarlyInit+0x300>)
    9d7a:	e006      	b.n	9d8a <S_Nv_EarlyInit+0x10a>
            s_sector++;
    9d7c:	4a79      	ldr	r2, [pc, #484]	; (9f64 <S_Nv_EarlyInit+0x2e4>)
    9d7e:	7813      	ldrb	r3, [r2, #0]
    9d80:	3301      	adds	r3, #1
    9d82:	b2db      	uxtb	r3, r3
    9d84:	7013      	strb	r3, [r2, #0]
            if ( s_sector >= (FIRST_SECTOR + SECTOR_COUNT) )
    9d86:	2b01      	cmp	r3, #1
    9d88:	d815      	bhi.n	9db6 <S_Nv_EarlyInit+0x136>
            if ( EraseSector())
    9d8a:	47a0      	blx	r4
    9d8c:	2800      	cmp	r0, #0
    9d8e:	d0f5      	beq.n	9d7c <S_Nv_EarlyInit+0xfc>
                s_nextPageAddressAfterCompact = 0xFFFFu;
    9d90:	2301      	movs	r3, #1
    9d92:	425b      	negs	r3, r3
    9d94:	8033      	strh	r3, [r6, #0]
                if ( WriteSectorHeader(INITIAL_SECTOR_SEQUENCE_NUMBER))
    9d96:	2002      	movs	r0, #2
    9d98:	4240      	negs	r0, r0
    9d9a:	47a8      	blx	r5
    9d9c:	2800      	cmp	r0, #0
    9d9e:	d0ed      	beq.n	9d7c <S_Nv_EarlyInit+0xfc>
        s_itemCount = 0u;
    9da0:	2200      	movs	r2, #0
    9da2:	4b6e      	ldr	r3, [pc, #440]	; (9f5c <S_Nv_EarlyInit+0x2dc>)
    9da4:	701a      	strb	r2, [r3, #0]

        LoadSector(revisionNumber);
    }
    s_earlyInitDone = true;
    9da6:	2201      	movs	r2, #1
    9da8:	4b76      	ldr	r3, [pc, #472]	; (9f84 <S_Nv_EarlyInit+0x304>)
    9daa:	701a      	strb	r2, [r3, #0]
}
    9dac:	b011      	add	sp, #68	; 0x44
    9dae:	bc0c      	pop	{r2, r3}
    9db0:	4690      	mov	r8, r2
    9db2:	4699      	mov	r9, r3
    9db4:	bdf0      	pop	{r4, r5, r6, r7, pc}
                assert(false);
    9db6:	4b74      	ldr	r3, [pc, #464]	; (9f88 <S_Nv_EarlyInit+0x308>)
    9db8:	4a74      	ldr	r2, [pc, #464]	; (9f8c <S_Nv_EarlyInit+0x30c>)
    9dba:	4975      	ldr	r1, [pc, #468]	; (9f90 <S_Nv_EarlyInit+0x310>)
    9dbc:	4875      	ldr	r0, [pc, #468]	; (9f94 <S_Nv_EarlyInit+0x314>)
    9dbe:	4c76      	ldr	r4, [pc, #472]	; (9f98 <S_Nv_EarlyInit+0x318>)
    9dc0:	47a0      	blx	r4
        s_sectorHead = sizeof(SectorHeaderSnv1_t);
    9dc2:	2210      	movs	r2, #16
    9dc4:	4b68      	ldr	r3, [pc, #416]	; (9f68 <S_Nv_EarlyInit+0x2e8>)
    9dc6:	801a      	strh	r2, [r3, #0]
    9dc8:	2110      	movs	r1, #16
            D_Nv_Read(s_sector, s_sectorHead, (uint8_t*) &blockHeader, BLOCK_HEADER_SIZE);
    9dca:	4e66      	ldr	r6, [pc, #408]	; (9f64 <S_Nv_EarlyInit+0x2e4>)
    9dcc:	4d64      	ldr	r5, [pc, #400]	; (9f60 <S_Nv_EarlyInit+0x2e0>)
    return ComputeCrc(((uint8_t*) pBlockHeader) + sizeof(pBlockHeader->isActive), sizeof(BlockHeaderSNv1_t) - (sizeof(pBlockHeader->isActive)  + sizeof(pBlockHeader->headerCrc)), 0xFFFF); // skip is Active and headerCrc fields
    9dce:	4f69      	ldr	r7, [pc, #420]	; (9f74 <S_Nv_EarlyInit+0x2f4>)
    9dd0:	e072      	b.n	9eb8 <S_Nv_EarlyInit+0x238>
            else if ( blockHeader.isActive != 0x0000u )
    9dd2:	ab06      	add	r3, sp, #24
    9dd4:	881b      	ldrh	r3, [r3, #0]
    9dd6:	2b00      	cmp	r3, #0
    9dd8:	d007      	beq.n	9dea <S_Nv_EarlyInit+0x16a>
                UpdateSectorHead((BLOCK_HEADER_SIZE + blockHeader.blockLength), ITEM_16BYTE_ALIGNMENT);
    9dda:	ab06      	add	r3, sp, #24
    9ddc:	88d8      	ldrh	r0, [r3, #6]
    9dde:	3010      	adds	r0, #16
    9de0:	b280      	uxth	r0, r0
    9de2:	2101      	movs	r1, #1
    9de4:	4b61      	ldr	r3, [pc, #388]	; (9f6c <S_Nv_EarlyInit+0x2ec>)
    9de6:	4798      	blx	r3
    9de8:	e061      	b.n	9eae <S_Nv_EarlyInit+0x22e>
                uint16_t id = blockHeader.id;
    9dea:	ab06      	add	r3, sp, #24
    9dec:	885c      	ldrh	r4, [r3, #2]
                Item_t *cache = FindItemCache(id);
    9dee:	0020      	movs	r0, r4
    9df0:	4b6a      	ldr	r3, [pc, #424]	; (9f9c <S_Nv_EarlyInit+0x31c>)
    9df2:	4798      	blx	r3
                if (cache == NULL)
    9df4:	2800      	cmp	r0, #0
    9df6:	d010      	beq.n	9e1a <S_Nv_EarlyInit+0x19a>
                cache->lastBlock = s_sectorHead;
    9df8:	4b5b      	ldr	r3, [pc, #364]	; (9f68 <S_Nv_EarlyInit+0x2e8>)
    9dfa:	781a      	ldrb	r2, [r3, #0]
    9dfc:	7082      	strb	r2, [r0, #2]
    9dfe:	785b      	ldrb	r3, [r3, #1]
    9e00:	70c3      	strb	r3, [r0, #3]
                if ( blockHeader.itemLength == 0u )
    9e02:	ab06      	add	r3, sp, #24
    9e04:	891b      	ldrh	r3, [r3, #8]
    9e06:	2b00      	cmp	r3, #0
    9e08:	d00b      	beq.n	9e22 <S_Nv_EarlyInit+0x1a2>
                UpdateSectorHead((BLOCK_HEADER_SIZE + blockHeader.blockLength), ITEM_16BYTE_ALIGNMENT);
    9e0a:	ab06      	add	r3, sp, #24
    9e0c:	88d8      	ldrh	r0, [r3, #6]
    9e0e:	3010      	adds	r0, #16
    9e10:	b280      	uxth	r0, r0
    9e12:	2101      	movs	r1, #1
    9e14:	4b55      	ldr	r3, [pc, #340]	; (9f6c <S_Nv_EarlyInit+0x2ec>)
    9e16:	4798      	blx	r3
    9e18:	e049      	b.n	9eae <S_Nv_EarlyInit+0x22e>
                    cache = CreateItemCache(id);
    9e1a:	0020      	movs	r0, r4
    9e1c:	4b60      	ldr	r3, [pc, #384]	; (9fa0 <S_Nv_EarlyInit+0x320>)
    9e1e:	4798      	blx	r3
    9e20:	e7ea      	b.n	9df8 <S_Nv_EarlyInit+0x178>
                    DeleteItemCache(id);
    9e22:	0020      	movs	r0, r4
    9e24:	4b5f      	ldr	r3, [pc, #380]	; (9fa4 <S_Nv_EarlyInit+0x324>)
    9e26:	4798      	blx	r3
    9e28:	e7ef      	b.n	9e0a <S_Nv_EarlyInit+0x18a>
                uint16_t crc = ComputeDataCrc(s_sector, s_sectorHead, &blockHeader);
    9e2a:	4b4f      	ldr	r3, [pc, #316]	; (9f68 <S_Nv_EarlyInit+0x2e8>)
    9e2c:	8819      	ldrh	r1, [r3, #0]
    9e2e:	4b4d      	ldr	r3, [pc, #308]	; (9f64 <S_Nv_EarlyInit+0x2e4>)
    9e30:	7818      	ldrb	r0, [r3, #0]
    9e32:	aa02      	add	r2, sp, #8
    9e34:	4b5c      	ldr	r3, [pc, #368]	; (9fa8 <S_Nv_EarlyInit+0x328>)
    9e36:	4798      	blx	r3
                if (crc != blockHeader.dataCrc)
    9e38:	ab02      	add	r3, sp, #8
    9e3a:	881b      	ldrh	r3, [r3, #0]
    9e3c:	4283      	cmp	r3, r0
    9e3e:	d007      	beq.n	9e50 <S_Nv_EarlyInit+0x1d0>
                    UpdateSectorHead((BLOCK_HEADER_SIZE + blockHeader.blockLength), itemAlignment);
    9e40:	ab02      	add	r3, sp, #8
    9e42:	88d8      	ldrh	r0, [r3, #6]
    9e44:	3010      	adds	r0, #16
    9e46:	b280      	uxth	r0, r0
    9e48:	0021      	movs	r1, r4
    9e4a:	4b48      	ldr	r3, [pc, #288]	; (9f6c <S_Nv_EarlyInit+0x2ec>)
    9e4c:	4798      	blx	r3
    9e4e:	e05e      	b.n	9f0e <S_Nv_EarlyInit+0x28e>
                    uint16_t id = blockHeader.id;
    9e50:	ab02      	add	r3, sp, #8
    9e52:	885f      	ldrh	r7, [r3, #2]
                    Item_t *cache = FindItemCache(id);
    9e54:	0038      	movs	r0, r7
    9e56:	4b51      	ldr	r3, [pc, #324]	; (9f9c <S_Nv_EarlyInit+0x31c>)
    9e58:	4798      	blx	r3
                    if (cache == NULL)
    9e5a:	2800      	cmp	r0, #0
    9e5c:	d010      	beq.n	9e80 <S_Nv_EarlyInit+0x200>
                    cache->lastBlock = s_sectorHead;
    9e5e:	4b42      	ldr	r3, [pc, #264]	; (9f68 <S_Nv_EarlyInit+0x2e8>)
    9e60:	781a      	ldrb	r2, [r3, #0]
    9e62:	7082      	strb	r2, [r0, #2]
    9e64:	785b      	ldrb	r3, [r3, #1]
    9e66:	70c3      	strb	r3, [r0, #3]
                    if ( blockHeader.itemLength == 0u )
    9e68:	ab02      	add	r3, sp, #8
    9e6a:	891b      	ldrh	r3, [r3, #8]
    9e6c:	2b00      	cmp	r3, #0
    9e6e:	d00b      	beq.n	9e88 <S_Nv_EarlyInit+0x208>
                    UpdateSectorHead((BLOCK_HEADER_SIZE + blockHeader.blockLength), itemAlignment);
    9e70:	ab02      	add	r3, sp, #8
    9e72:	88d8      	ldrh	r0, [r3, #6]
    9e74:	3010      	adds	r0, #16
    9e76:	b280      	uxth	r0, r0
    9e78:	0021      	movs	r1, r4
    9e7a:	4b3c      	ldr	r3, [pc, #240]	; (9f6c <S_Nv_EarlyInit+0x2ec>)
    9e7c:	4798      	blx	r3
    9e7e:	e046      	b.n	9f0e <S_Nv_EarlyInit+0x28e>
                        cache = CreateItemCache(id);
    9e80:	0038      	movs	r0, r7
    9e82:	4b47      	ldr	r3, [pc, #284]	; (9fa0 <S_Nv_EarlyInit+0x320>)
    9e84:	4798      	blx	r3
    9e86:	e7ea      	b.n	9e5e <S_Nv_EarlyInit+0x1de>
                        DeleteItemCache(id);
    9e88:	0038      	movs	r0, r7
    9e8a:	4b46      	ldr	r3, [pc, #280]	; (9fa4 <S_Nv_EarlyInit+0x324>)
    9e8c:	4798      	blx	r3
    9e8e:	e7ef      	b.n	9e70 <S_Nv_EarlyInit+0x1f0>
            else if ( blockHeader.headerCrc != ComputeHeaderCrcSnv1(&blockHeader) )
    9e90:	ab06      	add	r3, sp, #24
    9e92:	89dc      	ldrh	r4, [r3, #14]
    return ComputeCrc(((uint8_t*) pBlockHeader) + sizeof(pBlockHeader->isActive), sizeof(BlockHeaderSNv1_t) - (sizeof(pBlockHeader->isActive)  + sizeof(pBlockHeader->headerCrc)), 0xFFFF); // skip is Active and headerCrc fields
    9e94:	4a36      	ldr	r2, [pc, #216]	; (9f70 <S_Nv_EarlyInit+0x2f0>)
    9e96:	210c      	movs	r1, #12
    9e98:	2012      	movs	r0, #18
    9e9a:	ab02      	add	r3, sp, #8
    9e9c:	469c      	mov	ip, r3
    9e9e:	4460      	add	r0, ip
    9ea0:	47b8      	blx	r7
            else if ( blockHeader.headerCrc != ComputeHeaderCrcSnv1(&blockHeader) )
    9ea2:	4284      	cmp	r4, r0
    9ea4:	d095      	beq.n	9dd2 <S_Nv_EarlyInit+0x152>
                UpdateSectorHead(BLOCK_HEADER_SIZE, ITEM_16BYTE_ALIGNMENT);
    9ea6:	2101      	movs	r1, #1
    9ea8:	2010      	movs	r0, #16
    9eaa:	4b30      	ldr	r3, [pc, #192]	; (9f6c <S_Nv_EarlyInit+0x2ec>)
    9eac:	4798      	blx	r3
        while ( s_sectorHead < SECTOR_SIZE )
    9eae:	4b2e      	ldr	r3, [pc, #184]	; (9f68 <S_Nv_EarlyInit+0x2e8>)
    9eb0:	8819      	ldrh	r1, [r3, #0]
    9eb2:	4b3e      	ldr	r3, [pc, #248]	; (9fac <S_Nv_EarlyInit+0x32c>)
    9eb4:	4299      	cmp	r1, r3
    9eb6:	d812      	bhi.n	9ede <S_Nv_EarlyInit+0x25e>
            D_Nv_Read(s_sector, s_sectorHead, (uint8_t*) &blockHeader, BLOCK_HEADER_SIZE);
    9eb8:	ac06      	add	r4, sp, #24
    9eba:	7830      	ldrb	r0, [r6, #0]
    9ebc:	2310      	movs	r3, #16
    9ebe:	0022      	movs	r2, r4
    9ec0:	47a8      	blx	r5
        if ( pData[i] != 0xFFu )
    9ec2:	7823      	ldrb	r3, [r4, #0]
    9ec4:	2bff      	cmp	r3, #255	; 0xff
    9ec6:	d1e3      	bne.n	9e90 <S_Nv_EarlyInit+0x210>
    9ec8:	ab06      	add	r3, sp, #24
    9eca:	211f      	movs	r1, #31
    9ecc:	aa02      	add	r2, sp, #8
    9ece:	4694      	mov	ip, r2
    9ed0:	4461      	add	r1, ip
    9ed2:	785a      	ldrb	r2, [r3, #1]
    9ed4:	2aff      	cmp	r2, #255	; 0xff
    9ed6:	d1db      	bne.n	9e90 <S_Nv_EarlyInit+0x210>
    9ed8:	3301      	adds	r3, #1
    for ( uint16_t i = 0u; i < length; i++ )
    9eda:	428b      	cmp	r3, r1
    9edc:	d1f9      	bne.n	9ed2 <S_Nv_EarlyInit+0x252>
        if ( !CompactSector() )
    9ede:	4b34      	ldr	r3, [pc, #208]	; (9fb0 <S_Nv_EarlyInit+0x330>)
    9ee0:	4798      	blx	r3
    9ee2:	2800      	cmp	r0, #0
    9ee4:	d000      	beq.n	9ee8 <S_Nv_EarlyInit+0x268>
    9ee6:	e75e      	b.n	9da6 <S_Nv_EarlyInit+0x126>
            assert(false);
    9ee8:	4b27      	ldr	r3, [pc, #156]	; (9f88 <S_Nv_EarlyInit+0x308>)
    9eea:	4a32      	ldr	r2, [pc, #200]	; (9fb4 <S_Nv_EarlyInit+0x334>)
    9eec:	4932      	ldr	r1, [pc, #200]	; (9fb8 <S_Nv_EarlyInit+0x338>)
    9eee:	4829      	ldr	r0, [pc, #164]	; (9f94 <S_Nv_EarlyInit+0x314>)
    9ef0:	4c29      	ldr	r4, [pc, #164]	; (9f98 <S_Nv_EarlyInit+0x318>)
    9ef2:	47a0      	blx	r4
            else if ( blockHeader.headerCrc != ComputeHeaderCrc(&blockHeader) )
    9ef4:	ab02      	add	r3, sp, #8
    9ef6:	89df      	ldrh	r7, [r3, #14]
    return ComputeCrc(((uint8_t*) pBlockHeader), (sizeof(BlockHeader_t) - sizeof(pBlockHeader->headerCrc)), 0xFFFFu); // skip headerCrc field
    9ef8:	4a1d      	ldr	r2, [pc, #116]	; (9f70 <S_Nv_EarlyInit+0x2f0>)
    9efa:	210e      	movs	r1, #14
    9efc:	0018      	movs	r0, r3
    9efe:	4b1d      	ldr	r3, [pc, #116]	; (9f74 <S_Nv_EarlyInit+0x2f4>)
    9f00:	4798      	blx	r3
            else if ( blockHeader.headerCrc != ComputeHeaderCrc(&blockHeader) )
    9f02:	4287      	cmp	r7, r0
    9f04:	d091      	beq.n	9e2a <S_Nv_EarlyInit+0x1aa>
                UpdateSectorHead(BLOCK_HEADER_SIZE, itemAlignment);
    9f06:	0021      	movs	r1, r4
    9f08:	2010      	movs	r0, #16
    9f0a:	4b18      	ldr	r3, [pc, #96]	; (9f6c <S_Nv_EarlyInit+0x2ec>)
    9f0c:	4798      	blx	r3
        while ( s_sectorHead < SECTOR_SIZE )
    9f0e:	882b      	ldrh	r3, [r5, #0]
    9f10:	4a26      	ldr	r2, [pc, #152]	; (9fac <S_Nv_EarlyInit+0x32c>)
    9f12:	4293      	cmp	r3, r2
    9f14:	d900      	bls.n	9f18 <S_Nv_EarlyInit+0x298>
    9f16:	e746      	b.n	9da6 <S_Nv_EarlyInit+0x126>
            if ((sectorHeader.nextPageAddressAfterCompact != 0xFFFFu)  && (s_sectorHead < sectorHeader.nextPageAddressAfterCompact))
    9f18:	aa06      	add	r2, sp, #24
    9f1a:	8a12      	ldrh	r2, [r2, #16]
    9f1c:	4914      	ldr	r1, [pc, #80]	; (9f70 <S_Nv_EarlyInit+0x2f0>)
    9f1e:	428a      	cmp	r2, r1
    9f20:	d002      	beq.n	9f28 <S_Nv_EarlyInit+0x2a8>
                itemAlignment = ITEM_NO_ALIGNMENT;
    9f22:	2400      	movs	r4, #0
            if ((sectorHeader.nextPageAddressAfterCompact != 0xFFFFu)  && (s_sectorHead < sectorHeader.nextPageAddressAfterCompact))
    9f24:	429a      	cmp	r2, r3
    9f26:	d803      	bhi.n	9f30 <S_Nv_EarlyInit+0x2b0>
                UpdateSectorHead(0, itemAlignment);
    9f28:	2102      	movs	r1, #2
    9f2a:	2000      	movs	r0, #0
    9f2c:	47c0      	blx	r8
                itemAlignment = ITEM_64BYTE_ALIGNMENT;
    9f2e:	2402      	movs	r4, #2
            D_Nv_Read(s_sector, s_sectorHead, (uint8_t*) &blockHeader, BLOCK_HEADER_SIZE);
    9f30:	8831      	ldrh	r1, [r6, #0]
    9f32:	4b0c      	ldr	r3, [pc, #48]	; (9f64 <S_Nv_EarlyInit+0x2e4>)
    9f34:	7818      	ldrb	r0, [r3, #0]
    9f36:	2310      	movs	r3, #16
    9f38:	aa02      	add	r2, sp, #8
    9f3a:	4f09      	ldr	r7, [pc, #36]	; (9f60 <S_Nv_EarlyInit+0x2e0>)
    9f3c:	47b8      	blx	r7
        if ( pData[i] != 0xFFu )
    9f3e:	ab02      	add	r3, sp, #8
    9f40:	781b      	ldrb	r3, [r3, #0]
    9f42:	2bff      	cmp	r3, #255	; 0xff
    9f44:	d1d6      	bne.n	9ef4 <S_Nv_EarlyInit+0x274>
    9f46:	ab02      	add	r3, sp, #8
    9f48:	210f      	movs	r1, #15
    9f4a:	469c      	mov	ip, r3
    9f4c:	4461      	add	r1, ip
    9f4e:	785a      	ldrb	r2, [r3, #1]
    9f50:	2aff      	cmp	r2, #255	; 0xff
    9f52:	d1cf      	bne.n	9ef4 <S_Nv_EarlyInit+0x274>
    9f54:	3301      	adds	r3, #1
    for ( uint16_t i = 0u; i < length; i++ )
    9f56:	428b      	cmp	r3, r1
    9f58:	d1f9      	bne.n	9f4e <S_Nv_EarlyInit+0x2ce>
    9f5a:	e724      	b.n	9da6 <S_Nv_EarlyInit+0x126>
    9f5c:	2000034c 	.word	0x2000034c
    9f60:	00008ebd 	.word	0x00008ebd
    9f64:	20000354 	.word	0x20000354
    9f68:	20000356 	.word	0x20000356
    9f6c:	00009129 	.word	0x00009129
    9f70:	0000ffff 	.word	0x0000ffff
    9f74:	00009165 	.word	0x00009165
    9f78:	00009469 	.word	0x00009469
    9f7c:	2000034e 	.word	0x2000034e
    9f80:	000094d1 	.word	0x000094d1
    9f84:	20000320 	.word	0x20000320
    9f88:	00012ea0 	.word	0x00012ea0
    9f8c:	00013058 	.word	0x00013058
    9f90:	0000052b 	.word	0x0000052b
    9f94:	00012f1c 	.word	0x00012f1c
    9f98:	00011869 	.word	0x00011869
    9f9c:	00009305 	.word	0x00009305
    9fa0:	00009395 	.word	0x00009395
    9fa4:	000093f5 	.word	0x000093f5
    9fa8:	0000925d 	.word	0x0000925d
    9fac:	00001fff 	.word	0x00001fff
    9fb0:	000095d1 	.word	0x000095d1
    9fb4:	00013018 	.word	0x00013018
    9fb8:	00000336 	.word	0x00000336

00009fbc <S_Nv_Init>:


void S_Nv_Init(void)
{
    9fbc:	b510      	push	{r4, lr}
    if (!s_earlyInitDone)
    9fbe:	4b08      	ldr	r3, [pc, #32]	; (9fe0 <S_Nv_Init+0x24>)
    9fc0:	781b      	ldrb	r3, [r3, #0]
    9fc2:	2b00      	cmp	r3, #0
    9fc4:	d008      	beq.n	9fd8 <S_Nv_Init+0x1c>
    {
        S_Nv_EarlyInit();
    }

    eraseSectorTimer.handler = eraseSectorTimerFired;
    9fc6:	4b07      	ldr	r3, [pc, #28]	; (9fe4 <S_Nv_Init+0x28>)
    9fc8:	4a07      	ldr	r2, [pc, #28]	; (9fe8 <S_Nv_Init+0x2c>)
    9fca:	611a      	str	r2, [r3, #16]
    eraseSectorTimer.timeout = ERASE_SECTOR_DELAY_MS;
    9fcc:	4a07      	ldr	r2, [pc, #28]	; (9fec <S_Nv_Init+0x30>)
    9fce:	605a      	str	r2, [r3, #4]
    eraseSectorTimer.interval = ERASE_SECTOR_DELAY_MS;
    9fd0:	609a      	str	r2, [r3, #8]
    eraseSectorTimer.mode = SYS_TIMER_INTERVAL_MODE;
    9fd2:	2200      	movs	r2, #0
    9fd4:	731a      	strb	r2, [r3, #12]
}
    9fd6:	bd10      	pop	{r4, pc}
        S_Nv_EarlyInit();
    9fd8:	4b05      	ldr	r3, [pc, #20]	; (9ff0 <S_Nv_Init+0x34>)
    9fda:	4798      	blx	r3
    9fdc:	e7f3      	b.n	9fc6 <S_Nv_Init+0xa>
    9fde:	46c0      	nop			; (mov r8, r8)
    9fe0:	20000320 	.word	0x20000320
    9fe4:	20000308 	.word	0x20000308
    9fe8:	00009445 	.word	0x00009445
    9fec:	00001b58 	.word	0x00001b58
    9ff0:	00009c81 	.word	0x00009c81

00009ff4 <S_Nv_Write_Impl>:
#if defined(S_XNV_LOGGING)
static S_Nv_ReturnValue_t S_Nv_Write_Original(S_Nv_ItemId_t id, uint16_t offset, uint16_t dataLength, void* pData)
#else
S_Nv_ReturnValue_t S_Nv_Write_Impl(S_Nv_ItemId_t id, uint16_t offset, uint16_t dataLength, void* pData)
#endif
{
    9ff4:	b5f0      	push	{r4, r5, r6, r7, lr}
    9ff6:	46ce      	mov	lr, r9
    9ff8:	4647      	mov	r7, r8
    9ffa:	b580      	push	{r7, lr}
    9ffc:	b087      	sub	sp, #28
    9ffe:	0004      	movs	r4, r0
    a000:	9101      	str	r1, [sp, #4]
    a002:	0015      	movs	r5, r2
    a004:	001f      	movs	r7, r3
    assert((id != 0u) && (pData != NULL));
    a006:	2800      	cmp	r0, #0
    a008:	d00c      	beq.n	a024 <S_Nv_Write_Impl+0x30>
    a00a:	2b00      	cmp	r3, #0
    a00c:	d00a      	beq.n	a024 <S_Nv_Write_Impl+0x30>

    if ( PowerSupplyTooLow() )
    a00e:	4b35      	ldr	r3, [pc, #212]	; (a0e4 <S_Nv_Write_Impl+0xf0>)
    a010:	4798      	blx	r3
    {
        return S_Nv_ReturnValue_PowerSupplyTooLow;
    a012:	2305      	movs	r3, #5
    if ( PowerSupplyTooLow() )
    a014:	2800      	cmp	r0, #0
    a016:	d00b      	beq.n	a030 <S_Nv_Write_Impl+0x3c>
        //SYS_StartTimer(&compactItemTimer);
        }
    }

    return S_Nv_ReturnValue_Ok;
}
    a018:	0018      	movs	r0, r3
    a01a:	b007      	add	sp, #28
    a01c:	bc0c      	pop	{r2, r3}
    a01e:	4690      	mov	r8, r2
    a020:	4699      	mov	r9, r3
    a022:	bdf0      	pop	{r4, r5, r6, r7, pc}
    assert((id != 0u) && (pData != NULL));
    a024:	4b30      	ldr	r3, [pc, #192]	; (a0e8 <S_Nv_Write_Impl+0xf4>)
    a026:	4a31      	ldr	r2, [pc, #196]	; (a0ec <S_Nv_Write_Impl+0xf8>)
    a028:	4931      	ldr	r1, [pc, #196]	; (a0f0 <S_Nv_Write_Impl+0xfc>)
    a02a:	4832      	ldr	r0, [pc, #200]	; (a0f4 <S_Nv_Write_Impl+0x100>)
    a02c:	4c32      	ldr	r4, [pc, #200]	; (a0f8 <S_Nv_Write_Impl+0x104>)
    a02e:	47a0      	blx	r4
    CompactSectorIfNeeded(BLOCK_HEADER_SIZE + dataLength);
    a030:	0028      	movs	r0, r5
    a032:	3010      	adds	r0, #16
    a034:	b280      	uxth	r0, r0
    a036:	4b31      	ldr	r3, [pc, #196]	; (a0fc <S_Nv_Write_Impl+0x108>)
    a038:	4798      	blx	r3
    Item_t *cache = FindItemCache(id);
    a03a:	0020      	movs	r0, r4
    a03c:	4b30      	ldr	r3, [pc, #192]	; (a100 <S_Nv_Write_Impl+0x10c>)
    a03e:	4798      	blx	r3
    a040:	0006      	movs	r6, r0
        return S_Nv_ReturnValue_DoesNotExist;
    a042:	2303      	movs	r3, #3
    if ( cache == NULL )
    a044:	2800      	cmp	r0, #0
    a046:	d0e7      	beq.n	a018 <S_Nv_Write_Impl+0x24>
    uint16_t blockPointer = cache->lastBlock;
    a048:	7883      	ldrb	r3, [r0, #2]
    a04a:	78c4      	ldrb	r4, [r0, #3]
    a04c:	0224      	lsls	r4, r4, #8
    a04e:	431c      	orrs	r4, r3
    a050:	46a0      	mov	r8, r4
    D_Nv_Read(s_sector, blockPointer, (uint8_t*) &blockHeader, BLOCK_HEADER_SIZE);
    a052:	4b2c      	ldr	r3, [pc, #176]	; (a104 <S_Nv_Write_Impl+0x110>)
    a054:	7818      	ldrb	r0, [r3, #0]
    a056:	2310      	movs	r3, #16
    a058:	aa02      	add	r2, sp, #8
    a05a:	0021      	movs	r1, r4
    a05c:	4c2a      	ldr	r4, [pc, #168]	; (a108 <S_Nv_Write_Impl+0x114>)
    a05e:	47a0      	blx	r4
    if ( ((uint32_t) offset + (uint32_t) dataLength) > (uint32_t) blockHeader.itemLength )
    a060:	ab02      	add	r3, sp, #8
    a062:	8919      	ldrh	r1, [r3, #8]
    a064:	9b01      	ldr	r3, [sp, #4]
    a066:	195a      	adds	r2, r3, r5
        return S_Nv_ReturnValue_BeyondEnd;
    a068:	2304      	movs	r3, #4
    if ( ((uint32_t) offset + (uint32_t) dataLength) > (uint32_t) blockHeader.itemLength )
    a06a:	428a      	cmp	r2, r1
    a06c:	d8d4      	bhi.n	a018 <S_Nv_Write_Impl+0x24>
    blockHeader.blockOffset = offset;
    a06e:	ab02      	add	r3, sp, #8
    a070:	466a      	mov	r2, sp
    a072:	8892      	ldrh	r2, [r2, #4]
    a074:	809a      	strh	r2, [r3, #4]
    blockHeader.blockLength = dataLength;
    a076:	80dd      	strh	r5, [r3, #6]
    blockHeader.previousBlock = blockPointer;
    a078:	4642      	mov	r2, r8
    a07a:	815a      	strh	r2, [r3, #10]
    if ( blockHeader.blockLength == blockHeader.itemLength )
    a07c:	428d      	cmp	r5, r1
    a07e:	d02c      	beq.n	a0da <S_Nv_Write_Impl+0xe6>
        blockHeader.writeCount++;
    a080:	ab02      	add	r3, sp, #8
    a082:	899b      	ldrh	r3, [r3, #12]
    a084:	3301      	adds	r3, #1
    a086:	aa02      	add	r2, sp, #8
    a088:	8193      	strh	r3, [r2, #12]
    uint16_t newBlockPointer = s_sectorHead;
    a08a:	4b20      	ldr	r3, [pc, #128]	; (a10c <S_Nv_Write_Impl+0x118>)
    a08c:	881c      	ldrh	r4, [r3, #0]
    if ( !WriteDataBlockAndHeader(&blockHeader, (uint8_t*) pData) )
    a08e:	0039      	movs	r1, r7
    a090:	a802      	add	r0, sp, #8
    a092:	4b1f      	ldr	r3, [pc, #124]	; (a110 <S_Nv_Write_Impl+0x11c>)
    a094:	4798      	blx	r3
        return S_Nv_ReturnValue_Failure;
    a096:	2301      	movs	r3, #1
    if ( !WriteDataBlockAndHeader(&blockHeader, (uint8_t*) pData) )
    a098:	2800      	cmp	r0, #0
    a09a:	d0bd      	beq.n	a018 <S_Nv_Write_Impl+0x24>
    cache->lastBlock = newBlockPointer;
    a09c:	70b4      	strb	r4, [r6, #2]
    a09e:	0a24      	lsrs	r4, r4, #8
    a0a0:	70f4      	strb	r4, [r6, #3]
    if ( blockHeader.writeCount > COMPACT_ITEM_THRESHOLD )
    a0a2:	ab02      	add	r3, sp, #8
    a0a4:	899a      	ldrh	r2, [r3, #12]
    return S_Nv_ReturnValue_Ok;
    a0a6:	2300      	movs	r3, #0
    if ( blockHeader.writeCount > COMPACT_ITEM_THRESHOLD )
    a0a8:	2a64      	cmp	r2, #100	; 0x64
    a0aa:	d9b5      	bls.n	a018 <S_Nv_Write_Impl+0x24>
        s_compactItemId = blockHeader.id;
    a0ac:	ab02      	add	r3, sp, #8
    a0ae:	885a      	ldrh	r2, [r3, #2]
    a0b0:	4b18      	ldr	r3, [pc, #96]	; (a114 <S_Nv_Write_Impl+0x120>)
    a0b2:	801a      	strh	r2, [r3, #0]
        s_compactItemLength = 0u;           // no need to resize this item here
    a0b4:	2200      	movs	r2, #0
    a0b6:	4b18      	ldr	r3, [pc, #96]	; (a118 <S_Nv_Write_Impl+0x124>)
    a0b8:	801a      	strh	r2, [r3, #0]
        if (!SYS_TimerStarted(&compactItemTimer))
    a0ba:	4818      	ldr	r0, [pc, #96]	; (a11c <S_Nv_Write_Impl+0x128>)
    a0bc:	4b18      	ldr	r3, [pc, #96]	; (a120 <S_Nv_Write_Impl+0x12c>)
    a0be:	4798      	blx	r3
    return S_Nv_ReturnValue_Ok;
    a0c0:	2300      	movs	r3, #0
        if (!SYS_TimerStarted(&compactItemTimer))
    a0c2:	2800      	cmp	r0, #0
    a0c4:	d1a8      	bne.n	a018 <S_Nv_Write_Impl+0x24>
        compactItemTimer.handler = compactItemTimerFired;
    a0c6:	4b15      	ldr	r3, [pc, #84]	; (a11c <S_Nv_Write_Impl+0x128>)
    a0c8:	4a16      	ldr	r2, [pc, #88]	; (a124 <S_Nv_Write_Impl+0x130>)
    a0ca:	611a      	str	r2, [r3, #16]
        compactItemTimer.timeout = COMPACT_ITEM_DELAY_MS;
    a0cc:	4a16      	ldr	r2, [pc, #88]	; (a128 <S_Nv_Write_Impl+0x134>)
    a0ce:	605a      	str	r2, [r3, #4]
        compactItemTimer.interval = COMPACT_ITEM_DELAY_MS;
    a0d0:	609a      	str	r2, [r3, #8]
        compactItemTimer.mode = SYS_TIMER_INTERVAL_MODE;
    a0d2:	2200      	movs	r2, #0
    a0d4:	731a      	strb	r2, [r3, #12]
    return S_Nv_ReturnValue_Ok;
    a0d6:	2300      	movs	r3, #0
    a0d8:	e79e      	b.n	a018 <S_Nv_Write_Impl+0x24>
        blockHeader.writeCount = 0u;
    a0da:	2300      	movs	r3, #0
    a0dc:	aa02      	add	r2, sp, #8
    a0de:	8193      	strh	r3, [r2, #12]
    a0e0:	e7d3      	b.n	a08a <S_Nv_Write_Impl+0x96>
    a0e2:	46c0      	nop			; (mov r8, r8)
    a0e4:	0000910d 	.word	0x0000910d
    a0e8:	00012fb0 	.word	0x00012fb0
    a0ec:	0001307c 	.word	0x0001307c
    a0f0:	00000596 	.word	0x00000596
    a0f4:	00012f1c 	.word	0x00012f1c
    a0f8:	00011869 	.word	0x00011869
    a0fc:	00009881 	.word	0x00009881
    a100:	00009305 	.word	0x00009305
    a104:	20000354 	.word	0x20000354
    a108:	00008ebd 	.word	0x00008ebd
    a10c:	20000356 	.word	0x20000356
    a110:	00009b35 	.word	0x00009b35
    a114:	2000031c 	.word	0x2000031c
    a118:	2000031e 	.word	0x2000031e
    a11c:	200001dc 	.word	0x200001dc
    a120:	0000d4c5 	.word	0x0000d4c5
    a124:	00009b29 	.word	0x00009b29
    a128:	00000bb8 	.word	0x00000bb8

0000a12c <S_Nv_Read_Impl>:
#if defined(S_XNV_LOGGING)
static S_Nv_ReturnValue_t S_Nv_Read_Original(S_Nv_ItemId_t id, uint16_t offset, uint16_t dataLength, void* pData)
#else
S_Nv_ReturnValue_t S_Nv_Read_Impl(S_Nv_ItemId_t id, uint16_t offset, uint16_t dataLength, void* pData)
#endif
{
    a12c:	b5f0      	push	{r4, r5, r6, r7, lr}
    a12e:	b083      	sub	sp, #12
    a130:	000c      	movs	r4, r1
    a132:	0015      	movs	r5, r2
    a134:	001e      	movs	r6, r3
    assert((id != 0u) && (pData != NULL));
    a136:	2800      	cmp	r0, #0
    a138:	d009      	beq.n	a14e <S_Nv_Read_Impl+0x22>
    a13a:	2b00      	cmp	r3, #0
    a13c:	d007      	beq.n	a14e <S_Nv_Read_Impl+0x22>

    // get the pointer to the last written block for the item
    uint16_t lastBlockPointer = FindItem(id);
    a13e:	4b10      	ldr	r3, [pc, #64]	; (a180 <S_Nv_Read_Impl+0x54>)
    a140:	4798      	blx	r3
    if ( lastBlockPointer == 0x0000u )
    {
        // item does not exist
        return S_Nv_ReturnValue_DoesNotExist;
    a142:	2303      	movs	r3, #3
    if ( lastBlockPointer == 0x0000u )
    a144:	2800      	cmp	r0, #0
    a146:	d108      	bne.n	a15a <S_Nv_Read_Impl+0x2e>
    {
        return S_Nv_ReturnValue_BeyondEnd;
    }

    return S_Nv_ReturnValue_Ok;
}
    a148:	0018      	movs	r0, r3
    a14a:	b003      	add	sp, #12
    a14c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    assert((id != 0u) && (pData != NULL));
    a14e:	4b0d      	ldr	r3, [pc, #52]	; (a184 <S_Nv_Read_Impl+0x58>)
    a150:	4a0d      	ldr	r2, [pc, #52]	; (a188 <S_Nv_Read_Impl+0x5c>)
    a152:	490e      	ldr	r1, [pc, #56]	; (a18c <S_Nv_Read_Impl+0x60>)
    a154:	480e      	ldr	r0, [pc, #56]	; (a190 <S_Nv_Read_Impl+0x64>)
    a156:	4c0f      	ldr	r4, [pc, #60]	; (a194 <S_Nv_Read_Impl+0x68>)
    a158:	47a0      	blx	r4
    if ( ((uint32_t) offset + (uint32_t) dataLength) >= 0x10000uL )
    a15a:	1962      	adds	r2, r4, r5
    a15c:	490e      	ldr	r1, [pc, #56]	; (a198 <S_Nv_Read_Impl+0x6c>)
        return S_Nv_ReturnValue_BeyondEnd;
    a15e:	3301      	adds	r3, #1
    if ( ((uint32_t) offset + (uint32_t) dataLength) >= 0x10000uL )
    a160:	428a      	cmp	r2, r1
    a162:	d8f1      	bhi.n	a148 <S_Nv_Read_Impl+0x1c>
    if ( !GatherData(s_sector, lastBlockPointer, offset, dataLength, pData ))
    a164:	4b0d      	ldr	r3, [pc, #52]	; (a19c <S_Nv_Read_Impl+0x70>)
    a166:	781f      	ldrb	r7, [r3, #0]
    a168:	9600      	str	r6, [sp, #0]
    a16a:	002b      	movs	r3, r5
    a16c:	0022      	movs	r2, r4
    a16e:	0001      	movs	r1, r0
    a170:	0038      	movs	r0, r7
    a172:	4c0b      	ldr	r4, [pc, #44]	; (a1a0 <S_Nv_Read_Impl+0x74>)
    a174:	47a0      	blx	r4
    return S_Nv_ReturnValue_Ok;
    a176:	4243      	negs	r3, r0
    a178:	4143      	adcs	r3, r0
    a17a:	009b      	lsls	r3, r3, #2
    a17c:	e7e4      	b.n	a148 <S_Nv_Read_Impl+0x1c>
    a17e:	46c0      	nop			; (mov r8, r8)
    a180:	00009379 	.word	0x00009379
    a184:	00012fb0 	.word	0x00012fb0
    a188:	0001308c 	.word	0x0001308c
    a18c:	000005ee 	.word	0x000005ee
    a190:	00012f1c 	.word	0x00012f1c
    a194:	00011869 	.word	0x00011869
    a198:	0000ffff 	.word	0x0000ffff
    a19c:	20000354 	.word	0x20000354
    a1a0:	000091a5 	.word	0x000091a5

0000a1a4 <S_Nv_ItemLength_Impl>:

/** Interface function, see \ref S_Nv_ItemLength. */
uint16_t S_Nv_ItemLength_Impl(S_Nv_ItemId_t id)
{
    a1a4:	b510      	push	{r4, lr}
    a1a6:	b084      	sub	sp, #16
    assert(id != 0u);
    a1a8:	2800      	cmp	r0, #0
    a1aa:	d005      	beq.n	a1b8 <S_Nv_ItemLength_Impl+0x14>

    uint16_t blockPointer = FindItem(id);
    a1ac:	4b0a      	ldr	r3, [pc, #40]	; (a1d8 <S_Nv_ItemLength_Impl+0x34>)
    a1ae:	4798      	blx	r3
    a1b0:	1e01      	subs	r1, r0, #0
    if ( blockPointer == 0x0000u )
    a1b2:	d107      	bne.n	a1c4 <S_Nv_ItemLength_Impl+0x20>

    // read last written item block header
    BlockHeader_t blockHeader;
    D_Nv_Read(s_sector, blockPointer, (uint8_t*) &blockHeader, BLOCK_HEADER_SIZE);
    return blockHeader.itemLength;
}
    a1b4:	b004      	add	sp, #16
    a1b6:	bd10      	pop	{r4, pc}
    assert(id != 0u);
    a1b8:	4b08      	ldr	r3, [pc, #32]	; (a1dc <S_Nv_ItemLength_Impl+0x38>)
    a1ba:	4a09      	ldr	r2, [pc, #36]	; (a1e0 <S_Nv_ItemLength_Impl+0x3c>)
    a1bc:	4909      	ldr	r1, [pc, #36]	; (a1e4 <S_Nv_ItemLength_Impl+0x40>)
    a1be:	480a      	ldr	r0, [pc, #40]	; (a1e8 <S_Nv_ItemLength_Impl+0x44>)
    a1c0:	4c0a      	ldr	r4, [pc, #40]	; (a1ec <S_Nv_ItemLength_Impl+0x48>)
    a1c2:	47a0      	blx	r4
    D_Nv_Read(s_sector, blockPointer, (uint8_t*) &blockHeader, BLOCK_HEADER_SIZE);
    a1c4:	4b0a      	ldr	r3, [pc, #40]	; (a1f0 <S_Nv_ItemLength_Impl+0x4c>)
    a1c6:	7818      	ldrb	r0, [r3, #0]
    a1c8:	2310      	movs	r3, #16
    a1ca:	466a      	mov	r2, sp
    a1cc:	4c09      	ldr	r4, [pc, #36]	; (a1f4 <S_Nv_ItemLength_Impl+0x50>)
    a1ce:	47a0      	blx	r4
    return blockHeader.itemLength;
    a1d0:	466b      	mov	r3, sp
    a1d2:	8918      	ldrh	r0, [r3, #8]
    a1d4:	e7ee      	b.n	a1b4 <S_Nv_ItemLength_Impl+0x10>
    a1d6:	46c0      	nop			; (mov r8, r8)
    a1d8:	00009379 	.word	0x00009379
    a1dc:	00012fa4 	.word	0x00012fa4
    a1e0:	0001309c 	.word	0x0001309c
    a1e4:	0000060b 	.word	0x0000060b
    a1e8:	00012f1c 	.word	0x00012f1c
    a1ec:	00011869 	.word	0x00011869
    a1f0:	20000354 	.word	0x20000354
    a1f4:	00008ebd 	.word	0x00008ebd

0000a1f8 <S_Nv_ItemInit_Impl>:
{
    a1f8:	b5f0      	push	{r4, r5, r6, r7, lr}
    a1fa:	b085      	sub	sp, #20
    a1fc:	0004      	movs	r4, r0
    a1fe:	000e      	movs	r6, r1
    a200:	0015      	movs	r5, r2
    assert((id != 0u) && (id < 0xF000u) && (itemLength <= MAX_ITEM_LENGTH));
    a202:	1e43      	subs	r3, r0, #1
    a204:	b29b      	uxth	r3, r3
    a206:	4a2e      	ldr	r2, [pc, #184]	; (a2c0 <S_Nv_ItemInit_Impl+0xc8>)
    a208:	4293      	cmp	r3, r2
    a20a:	d81e      	bhi.n	a24a <S_Nv_ItemInit_Impl+0x52>
    a20c:	2380      	movs	r3, #128	; 0x80
    a20e:	011b      	lsls	r3, r3, #4
    a210:	4299      	cmp	r1, r3
    a212:	d81a      	bhi.n	a24a <S_Nv_ItemInit_Impl+0x52>
    if ( FindItem(id) != 0x0000u )
    a214:	4b2b      	ldr	r3, [pc, #172]	; (a2c4 <S_Nv_ItemInit_Impl+0xcc>)
    a216:	4798      	blx	r3
    a218:	2800      	cmp	r0, #0
    a21a:	d01d      	beq.n	a258 <S_Nv_ItemInit_Impl+0x60>
        uint16_t oldItemLength = S_Nv_ItemLength(id);
    a21c:	0020      	movs	r0, r4
    a21e:	4b2a      	ldr	r3, [pc, #168]	; (a2c8 <S_Nv_ItemInit_Impl+0xd0>)
    a220:	4798      	blx	r3
        if ( oldItemLength != itemLength )
    a222:	4286      	cmp	r6, r0
    a224:	d007      	beq.n	a236 <S_Nv_ItemInit_Impl+0x3e>
            s_compactItemId = id;
    a226:	4b29      	ldr	r3, [pc, #164]	; (a2cc <S_Nv_ItemInit_Impl+0xd4>)
    a228:	801c      	strh	r4, [r3, #0]
            s_compactItemLength = itemLength;
    a22a:	4b29      	ldr	r3, [pc, #164]	; (a2d0 <S_Nv_ItemInit_Impl+0xd8>)
    a22c:	801e      	strh	r6, [r3, #0]
            S_Nv_ReturnValue_t resizeResult = CompactItem();
    a22e:	4b29      	ldr	r3, [pc, #164]	; (a2d4 <S_Nv_ItemInit_Impl+0xdc>)
    a230:	4798      	blx	r3
    a232:	1e03      	subs	r3, r0, #0
            if ( resizeResult != S_Nv_ReturnValue_Ok )
    a234:	d115      	bne.n	a262 <S_Nv_ItemInit_Impl+0x6a>
        if (pDefaultData != NULL)
    a236:	2d00      	cmp	r5, #0
    a238:	d040      	beq.n	a2bc <S_Nv_ItemInit_Impl+0xc4>
            return S_Nv_Read(id, 0u, itemLength, pDefaultData);
    a23a:	002b      	movs	r3, r5
    a23c:	0032      	movs	r2, r6
    a23e:	2100      	movs	r1, #0
    a240:	0020      	movs	r0, r4
    a242:	4c25      	ldr	r4, [pc, #148]	; (a2d8 <S_Nv_ItemInit_Impl+0xe0>)
    a244:	47a0      	blx	r4
    a246:	0003      	movs	r3, r0
    a248:	e00b      	b.n	a262 <S_Nv_ItemInit_Impl+0x6a>
    assert((id != 0u) && (id < 0xF000u) && (itemLength <= MAX_ITEM_LENGTH));
    a24a:	4b24      	ldr	r3, [pc, #144]	; (a2dc <S_Nv_ItemInit_Impl+0xe4>)
    a24c:	4a24      	ldr	r2, [pc, #144]	; (a2e0 <S_Nv_ItemInit_Impl+0xe8>)
    a24e:	21aa      	movs	r1, #170	; 0xaa
    a250:	00c9      	lsls	r1, r1, #3
    a252:	4824      	ldr	r0, [pc, #144]	; (a2e4 <S_Nv_ItemInit_Impl+0xec>)
    a254:	4c24      	ldr	r4, [pc, #144]	; (a2e8 <S_Nv_ItemInit_Impl+0xf0>)
    a256:	47a0      	blx	r4
    if ( PowerSupplyTooLow() )
    a258:	4b24      	ldr	r3, [pc, #144]	; (a2ec <S_Nv_ItemInit_Impl+0xf4>)
    a25a:	4798      	blx	r3
        return S_Nv_ReturnValue_PowerSupplyTooLow;
    a25c:	2305      	movs	r3, #5
    if ( PowerSupplyTooLow() )
    a25e:	2800      	cmp	r0, #0
    a260:	d002      	beq.n	a268 <S_Nv_ItemInit_Impl+0x70>
}
    a262:	0018      	movs	r0, r3
    a264:	b005      	add	sp, #20
    a266:	bdf0      	pop	{r4, r5, r6, r7, pc}
    CompactSectorIfNeeded(BLOCK_HEADER_SIZE + itemLength);
    a268:	0030      	movs	r0, r6
    a26a:	3010      	adds	r0, #16
    a26c:	b280      	uxth	r0, r0
    a26e:	4b20      	ldr	r3, [pc, #128]	; (a2f0 <S_Nv_ItemInit_Impl+0xf8>)
    a270:	4798      	blx	r3
    assert(s_itemCount < MAX_ITEM_COUNT);
    a272:	4b20      	ldr	r3, [pc, #128]	; (a2f4 <S_Nv_ItemInit_Impl+0xfc>)
    a274:	781b      	ldrb	r3, [r3, #0]
    a276:	2b09      	cmp	r3, #9
    a278:	d819      	bhi.n	a2ae <S_Nv_ItemInit_Impl+0xb6>
    uint16_t newItemPointer = s_sectorHead;
    a27a:	4b1f      	ldr	r3, [pc, #124]	; (a2f8 <S_Nv_ItemInit_Impl+0x100>)
    a27c:	881f      	ldrh	r7, [r3, #0]
    blockHeader.id = newItemId;
    a27e:	466b      	mov	r3, sp
    a280:	805c      	strh	r4, [r3, #2]
    blockHeader.blockOffset = 0x0000u;
    a282:	2300      	movs	r3, #0
    a284:	466a      	mov	r2, sp
    a286:	8093      	strh	r3, [r2, #4]
    blockHeader.blockLength = itemLength;
    a288:	80d6      	strh	r6, [r2, #6]
    blockHeader.itemLength = itemLength;
    a28a:	8116      	strh	r6, [r2, #8]
    blockHeader.previousBlock = 0x0000u;
    a28c:	8153      	strh	r3, [r2, #10]
    blockHeader.writeCount = 0u;
    a28e:	8193      	strh	r3, [r2, #12]
    if ( !WriteDataBlockAndHeader(&blockHeader, (uint8_t*) pDefaultData) )
    a290:	0029      	movs	r1, r5
    a292:	4668      	mov	r0, sp
    a294:	4b19      	ldr	r3, [pc, #100]	; (a2fc <S_Nv_ItemInit_Impl+0x104>)
    a296:	4798      	blx	r3
        return S_Nv_ReturnValue_Failure;
    a298:	2301      	movs	r3, #1
    if ( !WriteDataBlockAndHeader(&blockHeader, (uint8_t*) pDefaultData) )
    a29a:	2800      	cmp	r0, #0
    a29c:	d0e1      	beq.n	a262 <S_Nv_ItemInit_Impl+0x6a>
    Item_t *newItemCache = CreateItemCache(newItemId);
    a29e:	0020      	movs	r0, r4
    a2a0:	4b17      	ldr	r3, [pc, #92]	; (a300 <S_Nv_ItemInit_Impl+0x108>)
    a2a2:	4798      	blx	r3
    newItemCache->lastBlock = newItemPointer;
    a2a4:	7087      	strb	r7, [r0, #2]
    a2a6:	0a3f      	lsrs	r7, r7, #8
    a2a8:	70c7      	strb	r7, [r0, #3]
    return S_Nv_ReturnValue_DidNotExist;
    a2aa:	2302      	movs	r3, #2
    a2ac:	e7d9      	b.n	a262 <S_Nv_ItemInit_Impl+0x6a>
    assert(s_itemCount < MAX_ITEM_COUNT);
    a2ae:	4b15      	ldr	r3, [pc, #84]	; (a304 <S_Nv_ItemInit_Impl+0x10c>)
    a2b0:	4a0b      	ldr	r2, [pc, #44]	; (a2e0 <S_Nv_ItemInit_Impl+0xe8>)
    a2b2:	21af      	movs	r1, #175	; 0xaf
    a2b4:	00c9      	lsls	r1, r1, #3
    a2b6:	480b      	ldr	r0, [pc, #44]	; (a2e4 <S_Nv_ItemInit_Impl+0xec>)
    a2b8:	4c0b      	ldr	r4, [pc, #44]	; (a2e8 <S_Nv_ItemInit_Impl+0xf0>)
    a2ba:	47a0      	blx	r4
            return S_Nv_ReturnValue_Ok;
    a2bc:	2300      	movs	r3, #0
    a2be:	e7d0      	b.n	a262 <S_Nv_ItemInit_Impl+0x6a>
    a2c0:	0000effe 	.word	0x0000effe
    a2c4:	00009379 	.word	0x00009379
    a2c8:	0000a1a5 	.word	0x0000a1a5
    a2cc:	2000031c 	.word	0x2000031c
    a2d0:	2000031e 	.word	0x2000031e
    a2d4:	000098fd 	.word	0x000098fd
    a2d8:	0000a12d 	.word	0x0000a12d
    a2dc:	00012f64 	.word	0x00012f64
    a2e0:	00013068 	.word	0x00013068
    a2e4:	00012f1c 	.word	0x00012f1c
    a2e8:	00011869 	.word	0x00011869
    a2ec:	0000910d 	.word	0x0000910d
    a2f0:	00009881 	.word	0x00009881
    a2f4:	2000034c 	.word	0x2000034c
    a2f8:	20000356 	.word	0x20000356
    a2fc:	00009b35 	.word	0x00009b35
    a300:	00009395 	.word	0x00009395
    a304:	00012ec4 	.word	0x00012ec4

0000a308 <S_Nv_IsItemAvailable_Impl>:
/** Interface function, see \ref S_Nv_IsItemAvailable.
 *
 * Important: This will check whether the item is found in the storage area
 */
bool S_Nv_IsItemAvailable_Impl(S_Nv_ItemId_t id)
{
    a308:	b510      	push	{r4, lr}
  return ( FindItem(id) != 0x0000u );
    a30a:	4b03      	ldr	r3, [pc, #12]	; (a318 <S_Nv_IsItemAvailable_Impl+0x10>)
    a30c:	4798      	blx	r3
    a30e:	1e43      	subs	r3, r0, #1
    a310:	4198      	sbcs	r0, r3
    a312:	b2c0      	uxtb	r0, r0
}
    a314:	bd10      	pop	{r4, pc}
    a316:	46c0      	nop			; (mov r8, r8)
    a318:	00009379 	.word	0x00009379

0000a31c <pdsInitItemMask>:
\param[in] itemMask - itemMask to be initialized

\return true itemMask is initialized, false otherwise
******************************************************************************/
static bool pdsInitItemMask(S_Nv_ItemId_t memoryId, uint8_t *itemMask)
{
    a31c:	b5f0      	push	{r4, r5, r6, r7, lr}
    a31e:	46d6      	mov	lr, sl
    a320:	4647      	mov	r7, r8
    a322:	b580      	push	{r7, lr}
    a324:	b087      	sub	sp, #28
    a326:	000f      	movs	r7, r1
  if (PDS_ALL_EXISTENT_MEMORY == memoryId)
    a328:	4b24      	ldr	r3, [pc, #144]	; (a3bc <pdsInitItemMask+0xa0>)
    a32a:	4298      	cmp	r0, r3
    a32c:	d012      	beq.n	a354 <pdsInitItemMask+0x38>
  {
    memset(itemMask, 0xFFU, PDS_ITEM_MASK_SIZE);
    itemMask[0] &= 0xFEU;
  }
  else if (PDS_DIRECTORY_MASK & memoryId)
    a32e:	0443      	lsls	r3, r0, #17
    a330:	d41c      	bmi.n	a36c <pdsInitItemMask+0x50>
    else
      return false;
  }
  else
  {
    itemMask[memoryId / 8] |= 1 << (memoryId % 8);
    a332:	08c3      	lsrs	r3, r0, #3
    a334:	18cf      	adds	r7, r1, r3
    a336:	2307      	movs	r3, #7
    a338:	4018      	ands	r0, r3
    a33a:	3b06      	subs	r3, #6
    a33c:	4083      	lsls	r3, r0
    a33e:	783a      	ldrb	r2, [r7, #0]
    a340:	4313      	orrs	r3, r2
    a342:	703b      	strb	r3, [r7, #0]
  }

  return true;
    a344:	2301      	movs	r3, #1
    a346:	9301      	str	r3, [sp, #4]
}
    a348:	9801      	ldr	r0, [sp, #4]
    a34a:	b007      	add	sp, #28
    a34c:	bc0c      	pop	{r2, r3}
    a34e:	4690      	mov	r8, r2
    a350:	469a      	mov	sl, r3
    a352:	bdf0      	pop	{r4, r5, r6, r7, pc}
    memset(itemMask, 0xFFU, PDS_ITEM_MASK_SIZE);
    a354:	2202      	movs	r2, #2
    a356:	21ff      	movs	r1, #255	; 0xff
    a358:	0038      	movs	r0, r7
    a35a:	4b19      	ldr	r3, [pc, #100]	; (a3c0 <pdsInitItemMask+0xa4>)
    a35c:	4798      	blx	r3
    itemMask[0] &= 0xFEU;
    a35e:	783b      	ldrb	r3, [r7, #0]
    a360:	2201      	movs	r2, #1
    a362:	4393      	bics	r3, r2
    a364:	703b      	strb	r3, [r7, #0]
  return true;
    a366:	2301      	movs	r3, #1
    a368:	9301      	str	r3, [sp, #4]
    a36a:	e7ed      	b.n	a348 <pdsInitItemMask+0x2c>
    if (pdsGetDirDescr(memoryId, &dirDescr))
    a36c:	a904      	add	r1, sp, #16
    a36e:	4b15      	ldr	r3, [pc, #84]	; (a3c4 <pdsInitItemMask+0xa8>)
    a370:	4798      	blx	r3
    a372:	9001      	str	r0, [sp, #4]
    a374:	2800      	cmp	r0, #0
    a376:	d0e7      	beq.n	a348 <pdsInitItemMask+0x2c>
      for (uint8_t index=0U; index < dirDescr.filesCount; index++)
    a378:	ab04      	add	r3, sp, #16
    a37a:	889b      	ldrh	r3, [r3, #4]
    a37c:	4698      	mov	r8, r3
    a37e:	2b00      	cmp	r3, #0
    a380:	d0e2      	beq.n	a348 <pdsInitItemMask+0x2c>
    a382:	2400      	movs	r4, #0
        memcpy(&memId, (void const FLASH_PTR*)(dirDescr.list + index), sizeof(uint16_t));
    a384:	ab02      	add	r3, sp, #8
    a386:	1d9d      	adds	r5, r3, #6
    a388:	4b0f      	ldr	r3, [pc, #60]	; (a3c8 <pdsInitItemMask+0xac>)
    a38a:	469a      	mov	sl, r3
        itemMask[memId / 8U] |= 1U << (memId % 8U);
    a38c:	2607      	movs	r6, #7
        memcpy(&memId, (void const FLASH_PTR*)(dirDescr.list + index), sizeof(uint16_t));
    a38e:	0061      	lsls	r1, r4, #1
    a390:	9b04      	ldr	r3, [sp, #16]
    a392:	469c      	mov	ip, r3
    a394:	4461      	add	r1, ip
    a396:	2202      	movs	r2, #2
    a398:	0028      	movs	r0, r5
    a39a:	47d0      	blx	sl
        itemMask[memId / 8U] |= 1U << (memId % 8U);
    a39c:	8829      	ldrh	r1, [r5, #0]
    a39e:	08ca      	lsrs	r2, r1, #3
    a3a0:	18ba      	adds	r2, r7, r2
    a3a2:	4031      	ands	r1, r6
    a3a4:	2301      	movs	r3, #1
    a3a6:	408b      	lsls	r3, r1
    a3a8:	7811      	ldrb	r1, [r2, #0]
    a3aa:	430b      	orrs	r3, r1
    a3ac:	7013      	strb	r3, [r2, #0]
      for (uint8_t index=0U; index < dirDescr.filesCount; index++)
    a3ae:	3401      	adds	r4, #1
    a3b0:	b2e4      	uxtb	r4, r4
    a3b2:	b2a3      	uxth	r3, r4
    a3b4:	4543      	cmp	r3, r8
    a3b6:	d3ea      	bcc.n	a38e <pdsInitItemMask+0x72>
    a3b8:	e7c6      	b.n	a348 <pdsInitItemMask+0x2c>
    a3ba:	46c0      	nop			; (mov r8, r8)
    a3bc:	00004002 	.word	0x00004002
    a3c0:	0001193d 	.word	0x0001193d
    a3c4:	0000a831 	.word	0x0000a831
    a3c8:	0001192b 	.word	0x0001192b

0000a3cc <PDS_Restore>:
{
    a3cc:	b5f0      	push	{r4, r5, r6, r7, lr}
    a3ce:	b089      	sub	sp, #36	; 0x24
  uint8_t itemsToRestore[PDS_ITEM_MASK_SIZE] = {0U};
    a3d0:	a907      	add	r1, sp, #28
    a3d2:	2300      	movs	r3, #0
    a3d4:	800b      	strh	r3, [r1, #0]
  if (!pdsInitItemMask(memoryId, itemsToRestore))
    a3d6:	4b2b      	ldr	r3, [pc, #172]	; (a484 <PDS_Restore+0xb8>)
    a3d8:	4798      	blx	r3
    a3da:	9001      	str	r0, [sp, #4]
    a3dc:	2600      	movs	r6, #0
    a3de:	2800      	cmp	r0, #0
    a3e0:	d148      	bne.n	a474 <PDS_Restore+0xa8>
    a3e2:	e041      	b.n	a468 <PDS_Restore+0x9c>
    assert((0U != itemDescr.itemSize) && (NULL != itemDescr.itemData));
    a3e4:	4b28      	ldr	r3, [pc, #160]	; (a488 <PDS_Restore+0xbc>)
    a3e6:	4a29      	ldr	r2, [pc, #164]	; (a48c <PDS_Restore+0xc0>)
    a3e8:	21ab      	movs	r1, #171	; 0xab
    a3ea:	0049      	lsls	r1, r1, #1
    a3ec:	4828      	ldr	r0, [pc, #160]	; (a490 <PDS_Restore+0xc4>)
    a3ee:	4c29      	ldr	r4, [pc, #164]	; (a494 <PDS_Restore+0xc8>)
    a3f0:	47a0      	blx	r4
      assert((S_Nv_ReturnValue_DidNotExist == ret) || (S_Nv_ReturnValue_Ok == ret));
    a3f2:	4b29      	ldr	r3, [pc, #164]	; (a498 <PDS_Restore+0xcc>)
    a3f4:	4a25      	ldr	r2, [pc, #148]	; (a48c <PDS_Restore+0xc0>)
    a3f6:	2168      	movs	r1, #104	; 0x68
    a3f8:	31ff      	adds	r1, #255	; 0xff
    a3fa:	4825      	ldr	r0, [pc, #148]	; (a490 <PDS_Restore+0xc4>)
    a3fc:	4c25      	ldr	r4, [pc, #148]	; (a494 <PDS_Restore+0xc8>)
    a3fe:	47a0      	blx	r4
    a400:	3701      	adds	r7, #1
    a402:	3501      	adds	r5, #1
    a404:	b2ad      	uxth	r5, r5
    for (j = 0U; j < 8U; j++)
    a406:	2f08      	cmp	r7, #8
    a408:	d031      	beq.n	a46e <PDS_Restore+0xa2>
      if (itemsToRestore[i] & (1U << j))
    a40a:	ab07      	add	r3, sp, #28
    a40c:	5cf3      	ldrb	r3, [r6, r3]
    a40e:	40fb      	lsrs	r3, r7
    a410:	07db      	lsls	r3, r3, #31
    a412:	d5f5      	bpl.n	a400 <PDS_Restore+0x34>
  if (pdsGetItemDescr(id, &itemDescr))
    a414:	a903      	add	r1, sp, #12
    a416:	0028      	movs	r0, r5
    a418:	4b20      	ldr	r3, [pc, #128]	; (a49c <PDS_Restore+0xd0>)
    a41a:	4798      	blx	r3
    a41c:	2800      	cmp	r0, #0
    a41e:	d021      	beq.n	a464 <PDS_Restore+0x98>
    assert((0U != itemDescr.itemSize) && (NULL != itemDescr.itemData));
    a420:	ab03      	add	r3, sp, #12
    a422:	885b      	ldrh	r3, [r3, #2]
    a424:	2b00      	cmp	r3, #0
    a426:	d0dd      	beq.n	a3e4 <PDS_Restore+0x18>
    a428:	9b04      	ldr	r3, [sp, #16]
    a42a:	2b00      	cmp	r3, #0
    a42c:	d0da      	beq.n	a3e4 <PDS_Restore+0x18>
    if (itemDescr.filler)
    a42e:	9b05      	ldr	r3, [sp, #20]
    a430:	2b00      	cmp	r3, #0
    a432:	d000      	beq.n	a436 <PDS_Restore+0x6a>
      itemDescr.filler();
    a434:	4798      	blx	r3
      oldSize = S_Nv_ItemLength(id);
    a436:	0028      	movs	r0, r5
    a438:	4b19      	ldr	r3, [pc, #100]	; (a4a0 <PDS_Restore+0xd4>)
    a43a:	4798      	blx	r3
    a43c:	0004      	movs	r4, r0
      S_Nv_ReturnValue_t ret = S_Nv_ItemInit(id, itemDescr.itemSize, itemDescr.itemData);
    a43e:	ab03      	add	r3, sp, #12
    a440:	9a04      	ldr	r2, [sp, #16]
    a442:	8859      	ldrh	r1, [r3, #2]
    a444:	0028      	movs	r0, r5
    a446:	4b17      	ldr	r3, [pc, #92]	; (a4a4 <PDS_Restore+0xd8>)
    a448:	4798      	blx	r3
      assert((S_Nv_ReturnValue_DidNotExist == ret) || (S_Nv_ReturnValue_Ok == ret));
    a44a:	2802      	cmp	r0, #2
    a44c:	d016      	beq.n	a47c <PDS_Restore+0xb0>
    a44e:	2800      	cmp	r0, #0
    a450:	d1cf      	bne.n	a3f2 <PDS_Restore+0x26>
        if (!pdsUpdateMemory(id, itemDescr.itemData, itemDescr.itemSize, oldSize))
    a452:	ab03      	add	r3, sp, #12
    a454:	885a      	ldrh	r2, [r3, #2]
    a456:	9904      	ldr	r1, [sp, #16]
    a458:	0023      	movs	r3, r4
    a45a:	0028      	movs	r0, r5
    a45c:	4c12      	ldr	r4, [pc, #72]	; (a4a8 <PDS_Restore+0xdc>)
    a45e:	47a0      	blx	r4
    a460:	2800      	cmp	r0, #0
    a462:	d1cd      	bne.n	a400 <PDS_Restore+0x34>
          return false;
    a464:	2300      	movs	r3, #0
    a466:	9301      	str	r3, [sp, #4]
}
    a468:	9801      	ldr	r0, [sp, #4]
    a46a:	b009      	add	sp, #36	; 0x24
    a46c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a46e:	3601      	adds	r6, #1
  for (i = 0U; i < PDS_ITEM_MASK_SIZE; i++)
    a470:	2e02      	cmp	r6, #2
    a472:	d0f9      	beq.n	a468 <PDS_Restore+0x9c>
    a474:	00f5      	lsls	r5, r6, #3
    a476:	b2ad      	uxth	r5, r5
{
    a478:	2700      	movs	r7, #0
    a47a:	e7c6      	b.n	a40a <PDS_Restore+0x3e>
          return false;
    a47c:	2300      	movs	r3, #0
    a47e:	9301      	str	r3, [sp, #4]
    a480:	e7f2      	b.n	a468 <PDS_Restore+0x9c>
    a482:	46c0      	nop			; (mov r8, r8)
    a484:	0000a31d 	.word	0x0000a31d
    a488:	000130b4 	.word	0x000130b4
    a48c:	000131ac 	.word	0x000131ac
    a490:	000130f0 	.word	0x000130f0
    a494:	00011869 	.word	0x00011869
    a498:	0001313c 	.word	0x0001313c
    a49c:	0000a78d 	.word	0x0000a78d
    a4a0:	0000a1a5 	.word	0x0000a1a5
    a4a4:	0000a1f9 	.word	0x0000a1f9
    a4a8:	0000a7ed 	.word	0x0000a7ed

0000a4ac <PDS_Store>:
{
    a4ac:	b510      	push	{r4, lr}
  if (!pdsInitItemMask(memoryId, itemsToStore))
    a4ae:	4905      	ldr	r1, [pc, #20]	; (a4c4 <PDS_Store+0x18>)
    a4b0:	4b05      	ldr	r3, [pc, #20]	; (a4c8 <PDS_Store+0x1c>)
    a4b2:	4798      	blx	r3
    a4b4:	1e04      	subs	r4, r0, #0
    a4b6:	d101      	bne.n	a4bc <PDS_Store+0x10>
}
    a4b8:	0020      	movs	r0, r4
    a4ba:	bd10      	pop	{r4, pc}
  pdsPostTask(PDS_STORE_ITEM_TASK_ID);
    a4bc:	2000      	movs	r0, #0
    a4be:	4b03      	ldr	r3, [pc, #12]	; (a4cc <PDS_Store+0x20>)
    a4c0:	4798      	blx	r3
  return true;
    a4c2:	e7f9      	b.n	a4b8 <PDS_Store+0xc>
    a4c4:	2000035c 	.word	0x2000035c
    a4c8:	0000a31d 	.word	0x0000a31d
    a4cc:	0000a739 	.word	0x0000a739

0000a4d0 <pdsStoreItemTaskHandler>:
{
    a4d0:	b5f0      	push	{r4, r5, r6, r7, lr}
    a4d2:	46de      	mov	lr, fp
    a4d4:	4657      	mov	r7, sl
    a4d6:	464e      	mov	r6, r9
    a4d8:	4645      	mov	r5, r8
    a4da:	b5e0      	push	{r5, r6, r7, lr}
    a4dc:	b089      	sub	sp, #36	; 0x24
  for (i = 0U, byte_index = i_found + 1; i < PDS_ITEM_MASK_SIZE; i++, byte_index++)
    a4de:	4b51      	ldr	r3, [pc, #324]	; (a624 <pdsStoreItemTaskHandler+0x154>)
    a4e0:	7818      	ldrb	r0, [r3, #0]
    a4e2:	3001      	adds	r0, #1
    a4e4:	b2c0      	uxtb	r0, r0
    for (j = 0U, bit_index = j_found + 1; j < 8U; j++, bit_index++) {
    a4e6:	4b50      	ldr	r3, [pc, #320]	; (a628 <pdsStoreItemTaskHandler+0x158>)
    a4e8:	781b      	ldrb	r3, [r3, #0]
    a4ea:	3301      	adds	r3, #1
      bit_index %= 8;
    a4ec:	2207      	movs	r2, #7
    a4ee:	4013      	ands	r3, r2
    a4f0:	4698      	mov	r8, r3
    a4f2:	2301      	movs	r3, #1
    a4f4:	4642      	mov	r2, r8
    a4f6:	4093      	lsls	r3, r2
    a4f8:	469a      	mov	sl, r3
    for (j = 0U, bit_index = j_found + 1; j < 8U; j++, bit_index++) {
    a4fa:	2302      	movs	r3, #2
    a4fc:	469c      	mov	ip, r3
    byte_index %= PDS_ITEM_MASK_SIZE;
    a4fe:	2401      	movs	r4, #1
      if (itemsToStore[byte_index] & (1U << bit_index))
    a500:	4b4a      	ldr	r3, [pc, #296]	; (a62c <pdsStoreItemTaskHandler+0x15c>)
    a502:	469b      	mov	fp, r3
    a504:	4643      	mov	r3, r8
    a506:	3301      	adds	r3, #1
    a508:	9302      	str	r3, [sp, #8]
    a50a:	2507      	movs	r5, #7
    a50c:	4667      	mov	r7, ip
    a50e:	e035      	b.n	a57c <pdsStoreItemTaskHandler+0xac>
    a510:	464f      	mov	r7, r9
        itemsToStore[byte_index] &= ~(1U << bit_index);
    a512:	2201      	movs	r2, #1
    a514:	9901      	ldr	r1, [sp, #4]
    a516:	408a      	lsls	r2, r1
    a518:	4397      	bics	r7, r2
    a51a:	4944      	ldr	r1, [pc, #272]	; (a62c <pdsStoreItemTaskHandler+0x15c>)
    a51c:	9c03      	ldr	r4, [sp, #12]
    a51e:	550f      	strb	r7, [r1, r4]
        i_found = byte_index;
    a520:	4a40      	ldr	r2, [pc, #256]	; (a624 <pdsStoreItemTaskHandler+0x154>)
    a522:	7010      	strb	r0, [r2, #0]
        j_found = bit_index;
    a524:	4a40      	ldr	r2, [pc, #256]	; (a628 <pdsStoreItemTaskHandler+0x158>)
    a526:	7013      	strb	r3, [r2, #0]
  if (!S_Nv_IsItemAvailable(((S_Nv_ItemId_t)byte_index << 3U) + bit_index))
    a528:	00c0      	lsls	r0, r0, #3
    a52a:	18c4      	adds	r4, r0, r3
    a52c:	0020      	movs	r0, r4
    a52e:	4b40      	ldr	r3, [pc, #256]	; (a630 <pdsStoreItemTaskHandler+0x160>)
    a530:	4798      	blx	r3
    a532:	2800      	cmp	r0, #0
    a534:	d13a      	bne.n	a5ac <pdsStoreItemTaskHandler+0xdc>
    if(pdsGetItemDescr(((S_Nv_ItemId_t)byte_index << 3U) + bit_index, &itemDescr))
    a536:	a904      	add	r1, sp, #16
    a538:	0020      	movs	r0, r4
    a53a:	4b3e      	ldr	r3, [pc, #248]	; (a634 <pdsStoreItemTaskHandler+0x164>)
    a53c:	4798      	blx	r3
    a53e:	2800      	cmp	r0, #0
    a540:	d04e      	beq.n	a5e0 <pdsStoreItemTaskHandler+0x110>
      if (itemDescr.filler)
    a542:	9b06      	ldr	r3, [sp, #24]
    a544:	2b00      	cmp	r3, #0
    a546:	d000      	beq.n	a54a <pdsStoreItemTaskHandler+0x7a>
        itemDescr.filler();
    a548:	4798      	blx	r3
      ret = S_Nv_ItemInit(((S_Nv_ItemId_t)byte_index << 3U) + bit_index, itemDescr.itemSize, itemDescr.itemData);
    a54a:	9a05      	ldr	r2, [sp, #20]
    a54c:	ab04      	add	r3, sp, #16
    a54e:	8859      	ldrh	r1, [r3, #2]
    a550:	0020      	movs	r0, r4
    a552:	4b39      	ldr	r3, [pc, #228]	; (a638 <pdsStoreItemTaskHandler+0x168>)
    a554:	4798      	blx	r3
      assert((S_Nv_ReturnValue_DidNotExist == ret) || (S_Nv_ReturnValue_Ok == ret));
    a556:	23fd      	movs	r3, #253	; 0xfd
    a558:	4218      	tst	r0, r3
    a55a:	d041      	beq.n	a5e0 <pdsStoreItemTaskHandler+0x110>
    a55c:	4b37      	ldr	r3, [pc, #220]	; (a63c <pdsStoreItemTaskHandler+0x16c>)
    a55e:	4a38      	ldr	r2, [pc, #224]	; (a640 <pdsStoreItemTaskHandler+0x170>)
    a560:	21eb      	movs	r1, #235	; 0xeb
    a562:	4838      	ldr	r0, [pc, #224]	; (a644 <pdsStoreItemTaskHandler+0x174>)
    a564:	4c38      	ldr	r4, [pc, #224]	; (a648 <pdsStoreItemTaskHandler+0x178>)
    a566:	47a0      	blx	r4
    a568:	464f      	mov	r7, r9
      if (itemsToStore[byte_index] & (1U << bit_index))
    a56a:	4643      	mov	r3, r8
    a56c:	9301      	str	r3, [sp, #4]
    a56e:	e7d0      	b.n	a512 <pdsStoreItemTaskHandler+0x42>
  for (i = 0U, byte_index = i_found + 1; i < PDS_ITEM_MASK_SIZE; i++, byte_index++)
    a570:	3001      	adds	r0, #1
    a572:	b2c0      	uxtb	r0, r0
    a574:	3f01      	subs	r7, #1
    a576:	b2ff      	uxtb	r7, r7
    a578:	2f00      	cmp	r7, #0
    a57a:	d0d5      	beq.n	a528 <pdsStoreItemTaskHandler+0x58>
    byte_index %= PDS_ITEM_MASK_SIZE;
    a57c:	4020      	ands	r0, r4
      if (itemsToStore[byte_index] & (1U << bit_index))
    a57e:	9003      	str	r0, [sp, #12]
    a580:	465b      	mov	r3, fp
    a582:	5c1b      	ldrb	r3, [r3, r0]
    a584:	4699      	mov	r9, r3
    a586:	001e      	movs	r6, r3
    a588:	4653      	mov	r3, sl
    a58a:	4233      	tst	r3, r6
    a58c:	d1ec      	bne.n	a568 <pdsStoreItemTaskHandler+0x98>
    a58e:	9b02      	ldr	r3, [sp, #8]
    a590:	002a      	movs	r2, r5
      bit_index %= 8;
    a592:	402b      	ands	r3, r5
      if (itemsToStore[byte_index] & (1U << bit_index))
    a594:	9301      	str	r3, [sp, #4]
    a596:	0031      	movs	r1, r6
    a598:	40d9      	lsrs	r1, r3
    a59a:	420c      	tst	r4, r1
    a59c:	d1b8      	bne.n	a510 <pdsStoreItemTaskHandler+0x40>
    for (j = 0U, bit_index = j_found + 1; j < 8U; j++, bit_index++) {
    a59e:	3301      	adds	r3, #1
    a5a0:	b2db      	uxtb	r3, r3
    a5a2:	3a01      	subs	r2, #1
    a5a4:	b2d2      	uxtb	r2, r2
    a5a6:	2a00      	cmp	r2, #0
    a5a8:	d1f3      	bne.n	a592 <pdsStoreItemTaskHandler+0xc2>
    a5aa:	e7e1      	b.n	a570 <pdsStoreItemTaskHandler+0xa0>
  if (pdsGetItemDescr(id, &itemDescr))
    a5ac:	a904      	add	r1, sp, #16
    a5ae:	0020      	movs	r0, r4
    a5b0:	4b20      	ldr	r3, [pc, #128]	; (a634 <pdsStoreItemTaskHandler+0x164>)
    a5b2:	4798      	blx	r3
    a5b4:	2800      	cmp	r0, #0
    a5b6:	d013      	beq.n	a5e0 <pdsStoreItemTaskHandler+0x110>
    assert((0U != itemDescr.itemSize) && (NULL != itemDescr.itemData));
    a5b8:	ab04      	add	r3, sp, #16
    a5ba:	885b      	ldrh	r3, [r3, #2]
    a5bc:	2b00      	cmp	r3, #0
    a5be:	d01e      	beq.n	a5fe <pdsStoreItemTaskHandler+0x12e>
    a5c0:	9b05      	ldr	r3, [sp, #20]
    a5c2:	2b00      	cmp	r3, #0
    a5c4:	d01b      	beq.n	a5fe <pdsStoreItemTaskHandler+0x12e>
    if (itemDescr.filler)
    a5c6:	9b06      	ldr	r3, [sp, #24]
    a5c8:	2b00      	cmp	r3, #0
    a5ca:	d000      	beq.n	a5ce <pdsStoreItemTaskHandler+0xfe>
      itemDescr.filler();
    a5cc:	4798      	blx	r3
      ret = S_Nv_Write(id, 0U, itemDescr.itemSize, itemDescr.itemData);
    a5ce:	9b05      	ldr	r3, [sp, #20]
    a5d0:	aa04      	add	r2, sp, #16
    a5d2:	8852      	ldrh	r2, [r2, #2]
    a5d4:	2100      	movs	r1, #0
    a5d6:	0020      	movs	r0, r4
    a5d8:	4c1c      	ldr	r4, [pc, #112]	; (a64c <pdsStoreItemTaskHandler+0x17c>)
    a5da:	47a0      	blx	r4
      assert(ret == S_Nv_ReturnValue_Ok);
    a5dc:	2800      	cmp	r0, #0
    a5de:	d115      	bne.n	a60c <pdsStoreItemTaskHandler+0x13c>
    if (itemsToStore[i])
    a5e0:	4b12      	ldr	r3, [pc, #72]	; (a62c <pdsStoreItemTaskHandler+0x15c>)
    a5e2:	781b      	ldrb	r3, [r3, #0]
    a5e4:	2b00      	cmp	r3, #0
    a5e6:	d118      	bne.n	a61a <pdsStoreItemTaskHandler+0x14a>
    a5e8:	4b10      	ldr	r3, [pc, #64]	; (a62c <pdsStoreItemTaskHandler+0x15c>)
    a5ea:	785b      	ldrb	r3, [r3, #1]
    a5ec:	2b00      	cmp	r3, #0
    a5ee:	d114      	bne.n	a61a <pdsStoreItemTaskHandler+0x14a>
}
    a5f0:	b009      	add	sp, #36	; 0x24
    a5f2:	bc3c      	pop	{r2, r3, r4, r5}
    a5f4:	4690      	mov	r8, r2
    a5f6:	4699      	mov	r9, r3
    a5f8:	46a2      	mov	sl, r4
    a5fa:	46ab      	mov	fp, r5
    a5fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    assert((0U != itemDescr.itemSize) && (NULL != itemDescr.itemData));
    a5fe:	4b14      	ldr	r3, [pc, #80]	; (a650 <pdsStoreItemTaskHandler+0x180>)
    a600:	4a14      	ldr	r2, [pc, #80]	; (a654 <pdsStoreItemTaskHandler+0x184>)
    a602:	219a      	movs	r1, #154	; 0x9a
    a604:	0049      	lsls	r1, r1, #1
    a606:	480f      	ldr	r0, [pc, #60]	; (a644 <pdsStoreItemTaskHandler+0x174>)
    a608:	4c0f      	ldr	r4, [pc, #60]	; (a648 <pdsStoreItemTaskHandler+0x178>)
    a60a:	47a0      	blx	r4
      assert(ret == S_Nv_ReturnValue_Ok);
    a60c:	4b12      	ldr	r3, [pc, #72]	; (a658 <pdsStoreItemTaskHandler+0x188>)
    a60e:	4a11      	ldr	r2, [pc, #68]	; (a654 <pdsStoreItemTaskHandler+0x184>)
    a610:	21a1      	movs	r1, #161	; 0xa1
    a612:	0049      	lsls	r1, r1, #1
    a614:	480b      	ldr	r0, [pc, #44]	; (a644 <pdsStoreItemTaskHandler+0x174>)
    a616:	4c0c      	ldr	r4, [pc, #48]	; (a648 <pdsStoreItemTaskHandler+0x178>)
    a618:	47a0      	blx	r4
      pdsPostTask(PDS_STORE_ITEM_TASK_ID);
    a61a:	2000      	movs	r0, #0
    a61c:	4b0f      	ldr	r3, [pc, #60]	; (a65c <pdsStoreItemTaskHandler+0x18c>)
    a61e:	4798      	blx	r3
}
    a620:	e7e6      	b.n	a5f0 <pdsStoreItemTaskHandler+0x120>
    a622:	46c0      	nop			; (mov r8, r8)
    a624:	20000358 	.word	0x20000358
    a628:	2000035e 	.word	0x2000035e
    a62c:	2000035c 	.word	0x2000035c
    a630:	0000a309 	.word	0x0000a309
    a634:	0000a78d 	.word	0x0000a78d
    a638:	0000a1f9 	.word	0x0000a1f9
    a63c:	0001313c 	.word	0x0001313c
    a640:	00013184 	.word	0x00013184
    a644:	000130f0 	.word	0x000130f0
    a648:	00011869 	.word	0x00011869
    a64c:	00009ff5 	.word	0x00009ff5
    a650:	000130b4 	.word	0x000130b4
    a654:	0001319c 	.word	0x0001319c
    a658:	000131bc 	.word	0x000131bc
    a65c:	0000a739 	.word	0x0000a739

0000a660 <PDS_IsAbleToRestore>:
{
    a660:	b5f0      	push	{r4, r5, r6, r7, lr}
    a662:	b085      	sub	sp, #20
  uint8_t itemsToBeAbleRestore[PDS_ITEM_MASK_SIZE] = {0U};
    a664:	a903      	add	r1, sp, #12
    a666:	2300      	movs	r3, #0
    a668:	800b      	strh	r3, [r1, #0]
  if (!pdsInitItemMask(memoryId, itemsToBeAbleRestore))
    a66a:	4b11      	ldr	r3, [pc, #68]	; (a6b0 <PDS_IsAbleToRestore+0x50>)
    a66c:	4798      	blx	r3
    a66e:	9001      	str	r0, [sp, #4]
    a670:	2700      	movs	r7, #0
    a672:	2800      	cmp	r0, #0
    a674:	d116      	bne.n	a6a4 <PDS_IsAbleToRestore+0x44>
}
    a676:	9801      	ldr	r0, [sp, #4]
    a678:	b005      	add	sp, #20
    a67a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a67c:	3501      	adds	r5, #1
    a67e:	3401      	adds	r4, #1
    a680:	b2a4      	uxth	r4, r4
    for (j = 0U; j < 8U; j++)
    a682:	2d08      	cmp	r5, #8
    a684:	d00b      	beq.n	a69e <PDS_IsAbleToRestore+0x3e>
      if (itemsToBeAbleRestore[i] & (1U << j))
    a686:	ab03      	add	r3, sp, #12
    a688:	5ddb      	ldrb	r3, [r3, r7]
    a68a:	40eb      	lsrs	r3, r5
    a68c:	421e      	tst	r6, r3
    a68e:	d0f5      	beq.n	a67c <PDS_IsAbleToRestore+0x1c>
      if (!S_Nv_IsItemAvailable(((S_Nv_ItemId_t)i << 3U) + j))
    a690:	0020      	movs	r0, r4
    a692:	4b08      	ldr	r3, [pc, #32]	; (a6b4 <PDS_IsAbleToRestore+0x54>)
    a694:	4798      	blx	r3
    a696:	2800      	cmp	r0, #0
    a698:	d1f0      	bne.n	a67c <PDS_IsAbleToRestore+0x1c>
          return false;
    a69a:	9001      	str	r0, [sp, #4]
    a69c:	e7eb      	b.n	a676 <PDS_IsAbleToRestore+0x16>
    a69e:	3701      	adds	r7, #1
  for (i = 0U; i < PDS_ITEM_MASK_SIZE; i++)
    a6a0:	2f02      	cmp	r7, #2
    a6a2:	d0e8      	beq.n	a676 <PDS_IsAbleToRestore+0x16>
    a6a4:	00fc      	lsls	r4, r7, #3
    a6a6:	b2a4      	uxth	r4, r4
{
    a6a8:	2500      	movs	r5, #0
      if (itemsToBeAbleRestore[i] & (1U << j))
    a6aa:	2601      	movs	r6, #1
    a6ac:	e7eb      	b.n	a686 <PDS_IsAbleToRestore+0x26>
    a6ae:	46c0      	nop			; (mov r8, r8)
    a6b0:	0000a31d 	.word	0x0000a31d
    a6b4:	0000a309 	.word	0x0000a309

0000a6b8 <PDS_Init>:
\brief Persistent Data Server initialization routine.
******************************************************************************/


void PDS_Init (void)
{
    a6b8:	b510      	push	{r4, lr}
  D_Nv_Init();
    a6ba:	4b02      	ldr	r3, [pc, #8]	; (a6c4 <PDS_Init+0xc>)
    a6bc:	4798      	blx	r3
  S_Nv_Init();
    a6be:	4b02      	ldr	r3, [pc, #8]	; (a6c8 <PDS_Init+0x10>)
    a6c0:	4798      	blx	r3
}
    a6c2:	bd10      	pop	{r4, pc}
    a6c4:	00008e6d 	.word	0x00008e6d
    a6c8:	00009fbd 	.word	0x00009fbd

0000a6cc <PDS_InitItems>:

/******************************************************************************
\brief PDS item initialization routine
******************************************************************************/
void PDS_InitItems(void)
{
    a6cc:	b570      	push	{r4, r5, r6, lr}
    a6ce:	b084      	sub	sp, #16
  S_Nv_ReturnValue_t ret;
  ItemIdToMemoryMapping_t itemDesc;

  for (S_Nv_ItemId_t i = 1U; i < PDS_ITEM_AMOUNT; i++)
    a6d0:	2401      	movs	r4, #1
  {
    if (pdsGetItemDescr(i, &itemDesc))
    a6d2:	4e12      	ldr	r6, [pc, #72]	; (a71c <PDS_InitItems+0x50>)
        pdsSecureItemInit(i,itemDesc.itemSize);
      }
      else
#endif
      {
        ret = S_Nv_ItemInit(i, itemDesc.itemSize, NULL);
    a6d4:	4d12      	ldr	r5, [pc, #72]	; (a720 <PDS_InitItems+0x54>)
    a6d6:	e009      	b.n	a6ec <PDS_InitItems+0x20>
      assert(itemDesc.itemSize);
    a6d8:	4b12      	ldr	r3, [pc, #72]	; (a724 <PDS_InitItems+0x58>)
    a6da:	4a13      	ldr	r2, [pc, #76]	; (a728 <PDS_InitItems+0x5c>)
    a6dc:	3150      	adds	r1, #80	; 0x50
    a6de:	4813      	ldr	r0, [pc, #76]	; (a72c <PDS_InitItems+0x60>)
    a6e0:	4c13      	ldr	r4, [pc, #76]	; (a730 <PDS_InitItems+0x64>)
    a6e2:	47a0      	blx	r4
  for (S_Nv_ItemId_t i = 1U; i < PDS_ITEM_AMOUNT; i++)
    a6e4:	3401      	adds	r4, #1
    a6e6:	b2a4      	uxth	r4, r4
    a6e8:	2c0a      	cmp	r4, #10
    a6ea:	d014      	beq.n	a716 <PDS_InitItems+0x4a>
    if (pdsGetItemDescr(i, &itemDesc))
    a6ec:	4669      	mov	r1, sp
    a6ee:	0020      	movs	r0, r4
    a6f0:	47b0      	blx	r6
    a6f2:	2800      	cmp	r0, #0
    a6f4:	d0f6      	beq.n	a6e4 <PDS_InitItems+0x18>
      assert(itemDesc.itemSize);
    a6f6:	466b      	mov	r3, sp
    a6f8:	8859      	ldrh	r1, [r3, #2]
    a6fa:	2900      	cmp	r1, #0
    a6fc:	d0ec      	beq.n	a6d8 <PDS_InitItems+0xc>
        ret = S_Nv_ItemInit(i, itemDesc.itemSize, NULL);
    a6fe:	2200      	movs	r2, #0
    a700:	0020      	movs	r0, r4
    a702:	47a8      	blx	r5
        assert((S_Nv_ReturnValue_DidNotExist == ret) || (S_Nv_ReturnValue_Ok == ret));
    a704:	23fd      	movs	r3, #253	; 0xfd
    a706:	4218      	tst	r0, r3
    a708:	d0ec      	beq.n	a6e4 <PDS_InitItems+0x18>
    a70a:	4b0a      	ldr	r3, [pc, #40]	; (a734 <PDS_InitItems+0x68>)
    a70c:	4a06      	ldr	r2, [pc, #24]	; (a728 <PDS_InitItems+0x5c>)
    a70e:	215b      	movs	r1, #91	; 0x5b
    a710:	4806      	ldr	r0, [pc, #24]	; (a72c <PDS_InitItems+0x60>)
    a712:	4c07      	ldr	r4, [pc, #28]	; (a730 <PDS_InitItems+0x64>)
    a714:	47a0      	blx	r4
      }
    }
  }
}
    a716:	b004      	add	sp, #16
    a718:	bd70      	pop	{r4, r5, r6, pc}
    a71a:	46c0      	nop			; (mov r8, r8)
    a71c:	0000a78d 	.word	0x0000a78d
    a720:	0000a1f9 	.word	0x0000a1f9
    a724:	000131d8 	.word	0x000131d8
    a728:	00013230 	.word	0x00013230
    a72c:	000131ec 	.word	0x000131ec
    a730:	00011869 	.word	0x00011869
    a734:	0001313c 	.word	0x0001313c

0000a738 <pdsPostTask>:
\param[in] taskId - id of a task
******************************************************************************/

void pdsPostTask(PdsTaskId_t taskId)
{
  pendingTasks |= (1U << taskId);
    a738:	4a03      	ldr	r2, [pc, #12]	; (a748 <pdsPostTask+0x10>)
    a73a:	2301      	movs	r3, #1
    a73c:	4083      	lsls	r3, r0
    a73e:	7811      	ldrb	r1, [r2, #0]
    a740:	430b      	orrs	r3, r1
    a742:	7013      	strb	r3, [r2, #0]
//  SYS_PostTask(PDS_TASK_ID);
}
    a744:	4770      	bx	lr
    a746:	46c0      	nop			; (mov r8, r8)
    a748:	2000035f 	.word	0x2000035f

0000a74c <PDS_TaskHandler>:

/******************************************************************************
\brief General PDS task handler
******************************************************************************/
void PDS_TaskHandler(void)
{
    a74c:	b570      	push	{r4, r5, r6, lr}
  if (pendingTasks)
    a74e:	4b0d      	ldr	r3, [pc, #52]	; (a784 <PDS_TaskHandler+0x38>)
    a750:	781d      	ldrb	r5, [r3, #0]
    a752:	2d00      	cmp	r5, #0
    a754:	d012      	beq.n	a77c <PDS_TaskHandler+0x30>
  {
    uint8_t taskId = 0U;

    while (!(pendingTasks & (1U << taskId)))
    a756:	0028      	movs	r0, r5
    a758:	07eb      	lsls	r3, r5, #31
    a75a:	d410      	bmi.n	a77e <PDS_TaskHandler+0x32>
    a75c:	2300      	movs	r3, #0
    a75e:	2401      	movs	r4, #1
      taskId++;
    a760:	3301      	adds	r3, #1
    a762:	b2db      	uxtb	r3, r3
    while (!(pendingTasks & (1U << taskId)))
    a764:	0019      	movs	r1, r3
    a766:	0002      	movs	r2, r0
    a768:	40da      	lsrs	r2, r3
    a76a:	4214      	tst	r4, r2
    a76c:	d0f8      	beq.n	a760 <PDS_TaskHandler+0x14>

    pendingTasks ^= (1U << taskId);
    a76e:	2301      	movs	r3, #1
    a770:	408b      	lsls	r3, r1
    a772:	405d      	eors	r5, r3
    a774:	4b03      	ldr	r3, [pc, #12]	; (a784 <PDS_TaskHandler+0x38>)
    a776:	701d      	strb	r5, [r3, #0]
    pdsTaskHandlers[taskId]();
    a778:	4b03      	ldr	r3, [pc, #12]	; (a788 <PDS_TaskHandler+0x3c>)
    a77a:	4798      	blx	r3
   
  }
}
    a77c:	bd70      	pop	{r4, r5, r6, pc}
    while (!(pendingTasks & (1U << taskId)))
    a77e:	2100      	movs	r1, #0
    a780:	e7f5      	b.n	a76e <PDS_TaskHandler+0x22>
    a782:	46c0      	nop			; (mov r8, r8)
    a784:	2000035f 	.word	0x2000035f
    a788:	0000a4d1 	.word	0x0000a4d1

0000a78c <pdsGetItemDescr>:
\param[in] itemDescrToGet    - pointer to item descriptor to be loaded;

returns true if descriptor is found out for the given item ID, false - otherwise
******************************************************************************/
bool pdsGetItemDescr(S_Nv_ItemId_t itemId, ItemIdToMemoryMapping_t *itemDescrToGet )
{
    a78c:	b5f0      	push	{r4, r5, r6, r7, lr}
    a78e:	b087      	sub	sp, #28
    a790:	9101      	str	r1, [sp, #4]
  /* Calculate raw data size */
  for (uint8_t fileIdx = 0; fileIdx < PDS_ITEM_AMOUNT; fileIdx++)
  {
    ItemIdToMemoryMapping_t itemDescr;

    memcpy(&itemDescr, (void const *)itemDescrPtr, sizeof(ItemIdToMemoryMapping_t));
    a792:	aa02      	add	r2, sp, #8
    a794:	4b11      	ldr	r3, [pc, #68]	; (a7dc <pdsGetItemDescr+0x50>)
    a796:	0011      	movs	r1, r2
    a798:	cb70      	ldmia	r3!, {r4, r5, r6}
    a79a:	c170      	stmia	r1!, {r4, r5, r6}
    a79c:	681b      	ldr	r3, [r3, #0]
    a79e:	600b      	str	r3, [r1, #0]

    if(itemDescr.itemId == itemId)
    a7a0:	8813      	ldrh	r3, [r2, #0]
    a7a2:	4283      	cmp	r3, r0
    a7a4:	d012      	beq.n	a7cc <pdsGetItemDescr+0x40>
    {
      memcpy(itemDescrToGet, &itemDescr, sizeof(ItemIdToMemoryMapping_t));
      return true;
    }
    itemDescrPtr++;
    a7a6:	4b0e      	ldr	r3, [pc, #56]	; (a7e0 <pdsGetItemDescr+0x54>)
    memcpy(&itemDescr, (void const *)itemDescrPtr, sizeof(ItemIdToMemoryMapping_t));
    a7a8:	aa02      	add	r2, sp, #8
  for (uint8_t fileIdx = 0; fileIdx < PDS_ITEM_AMOUNT; fileIdx++)
    a7aa:	490e      	ldr	r1, [pc, #56]	; (a7e4 <pdsGetItemDescr+0x58>)
    a7ac:	468c      	mov	ip, r1
    memcpy(&itemDescr, (void const *)itemDescrPtr, sizeof(ItemIdToMemoryMapping_t));
    a7ae:	0011      	movs	r1, r2
    a7b0:	001c      	movs	r4, r3
    a7b2:	cce0      	ldmia	r4!, {r5, r6, r7}
    a7b4:	c1e0      	stmia	r1!, {r5, r6, r7}
    a7b6:	6824      	ldr	r4, [r4, #0]
    a7b8:	600c      	str	r4, [r1, #0]
    if(itemDescr.itemId == itemId)
    a7ba:	8811      	ldrh	r1, [r2, #0]
    a7bc:	4281      	cmp	r1, r0
    a7be:	d005      	beq.n	a7cc <pdsGetItemDescr+0x40>
    itemDescrPtr++;
    a7c0:	3310      	adds	r3, #16
  for (uint8_t fileIdx = 0; fileIdx < PDS_ITEM_AMOUNT; fileIdx++)
    a7c2:	4563      	cmp	r3, ip
    a7c4:	d1f3      	bne.n	a7ae <pdsGetItemDescr+0x22>

  }
  return false;
    a7c6:	2000      	movs	r0, #0
}
    a7c8:	b007      	add	sp, #28
    a7ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
      memcpy(itemDescrToGet, &itemDescr, sizeof(ItemIdToMemoryMapping_t));
    a7cc:	2210      	movs	r2, #16
    a7ce:	a902      	add	r1, sp, #8
    a7d0:	9801      	ldr	r0, [sp, #4]
    a7d2:	4b05      	ldr	r3, [pc, #20]	; (a7e8 <pdsGetItemDescr+0x5c>)
    a7d4:	4798      	blx	r3
      return true;
    a7d6:	2001      	movs	r0, #1
    a7d8:	e7f6      	b.n	a7c8 <pdsGetItemDescr+0x3c>
    a7da:	46c0      	nop			; (mov r8, r8)
    a7dc:	00006100 	.word	0x00006100
    a7e0:	00006110 	.word	0x00006110
    a7e4:	000061a0 	.word	0x000061a0
    a7e8:	0001192b 	.word	0x0001192b

0000a7ec <pdsUpdateMemory>:
{
    a7ec:	b510      	push	{r4, lr}
    a7ee:	b084      	sub	sp, #16
  if (size == oldSize)
    a7f0:	429a      	cmp	r2, r3
    a7f2:	d008      	beq.n	a806 <pdsUpdateMemory+0x1a>
  if (pdsGetItemDescr(id, &mapItem))
    a7f4:	4669      	mov	r1, sp
    a7f6:	4b09      	ldr	r3, [pc, #36]	; (a81c <pdsUpdateMemory+0x30>)
    a7f8:	4798      	blx	r3
    a7fa:	2800      	cmp	r0, #0
    a7fc:	d003      	beq.n	a806 <pdsUpdateMemory+0x1a>
    assert (mapItem.flags & SIZE_MODIFICATION_ALLOWED);
    a7fe:	466b      	mov	r3, sp
    a800:	7b1b      	ldrb	r3, [r3, #12]
    a802:	07db      	lsls	r3, r3, #31
    a804:	d502      	bpl.n	a80c <pdsUpdateMemory+0x20>
}
    a806:	2001      	movs	r0, #1
    a808:	b004      	add	sp, #16
    a80a:	bd10      	pop	{r4, pc}
    assert (mapItem.flags & SIZE_MODIFICATION_ALLOWED);
    a80c:	4b04      	ldr	r3, [pc, #16]	; (a820 <pdsUpdateMemory+0x34>)
    a80e:	4a05      	ldr	r2, [pc, #20]	; (a824 <pdsUpdateMemory+0x38>)
    a810:	21bc      	movs	r1, #188	; 0xbc
    a812:	31ff      	adds	r1, #255	; 0xff
    a814:	4804      	ldr	r0, [pc, #16]	; (a828 <pdsUpdateMemory+0x3c>)
    a816:	4c05      	ldr	r4, [pc, #20]	; (a82c <pdsUpdateMemory+0x40>)
    a818:	47a0      	blx	r4
    a81a:	46c0      	nop			; (mov r8, r8)
    a81c:	0000a78d 	.word	0x0000a78d
    a820:	00013250 	.word	0x00013250
    a824:	00013240 	.word	0x00013240
    a828:	0001327c 	.word	0x0001327c
    a82c:	00011869 	.word	0x00011869

0000a830 <pdsGetDirDescr>:
\param[in] dirDescrToGet    - pointer to dir descriptor to be loaded;

returns true if descriptor is found out for the given dir ID, false - otherwise
******************************************************************************/
bool pdsGetDirDescr(S_Nv_ItemId_t itemId, PDS_DirDescr_t *dirDescrToGet )
{
    a830:	b570      	push	{r4, r5, r6, lr}
    a832:	b082      	sub	sp, #8
    a834:	000c      	movs	r4, r1
  /* Calculate raw data size */
  for (uint8_t fileIdx = 0; fileIdx < PDS_DIRECTORIES_AMOUNT; fileIdx++)
  {
    PDS_DirDescr_t dirDescr;

    memcpy(&dirDescr, (void const *)dirDescrPtr, sizeof(PDS_DirDescr_t));
    a836:	466b      	mov	r3, sp
    a838:	4a08      	ldr	r2, [pc, #32]	; (a85c <pdsGetDirDescr+0x2c>)
    a83a:	4669      	mov	r1, sp
    a83c:	ca60      	ldmia	r2!, {r5, r6}
    a83e:	c160      	stmia	r1!, {r5, r6}
    if(dirDescr.memoryId == itemId)
    a840:	88da      	ldrh	r2, [r3, #6]
      memcpy(dirDescrToGet, &dirDescr, sizeof(PDS_DirDescr_t));
      return true;
    }
    dirDescrPtr++;
  }
  return false;
    a842:	2300      	movs	r3, #0
    if(dirDescr.memoryId == itemId)
    a844:	4282      	cmp	r2, r0
    a846:	d002      	beq.n	a84e <pdsGetDirDescr+0x1e>
}
    a848:	0018      	movs	r0, r3
    a84a:	b002      	add	sp, #8
    a84c:	bd70      	pop	{r4, r5, r6, pc}
      memcpy(dirDescrToGet, &dirDescr, sizeof(PDS_DirDescr_t));
    a84e:	2208      	movs	r2, #8
    a850:	4669      	mov	r1, sp
    a852:	0020      	movs	r0, r4
    a854:	4b02      	ldr	r3, [pc, #8]	; (a860 <pdsGetDirDescr+0x30>)
    a856:	4798      	blx	r3
      return true;
    a858:	2301      	movs	r3, #1
    a85a:	e7f5      	b.n	a848 <pdsGetDirDescr+0x18>
    a85c:	00006190 	.word	0x00006190
    a860:	0001192b 	.word	0x0001192b

0000a864 <PHY_DataConf>:
 *      None
 *
 *****************************************************************************************/
void PHY_DataConf(uint8_t status)
{
	dataStatus = (miwi_status_t)status;
    a864:	4b02      	ldr	r3, [pc, #8]	; (a870 <PHY_DataConf+0xc>)
    a866:	7018      	strb	r0, [r3, #0]
	dataConfAvailable = true;
    a868:	2201      	movs	r2, #1
    a86a:	4b02      	ldr	r3, [pc, #8]	; (a874 <PHY_DataConf+0x10>)
    a86c:	701a      	strb	r2, [r3, #0]
}
    a86e:	4770      	bx	lr
    a870:	20001de4 	.word	0x20001de4
    a874:	20000360 	.word	0x20000360

0000a878 <MiMAC_SetAltAddress>:
{
    a878:	b510      	push	{r4, lr}
	myNetworkAddress.v[0] = Address[0];
    a87a:	7802      	ldrb	r2, [r0, #0]
    a87c:	4b08      	ldr	r3, [pc, #32]	; (a8a0 <MiMAC_SetAltAddress+0x28>)
    a87e:	701a      	strb	r2, [r3, #0]
	myNetworkAddress.v[1] = Address[1];
    a880:	7842      	ldrb	r2, [r0, #1]
    a882:	705a      	strb	r2, [r3, #1]
	MAC_PANID.v[0] = PanId[0];
    a884:	780a      	ldrb	r2, [r1, #0]
    a886:	4c07      	ldr	r4, [pc, #28]	; (a8a4 <MiMAC_SetAltAddress+0x2c>)
    a888:	7022      	strb	r2, [r4, #0]
	MAC_PANID.v[1] = PanId[1];
    a88a:	784a      	ldrb	r2, [r1, #1]
    a88c:	7062      	strb	r2, [r4, #1]
	PHY_SetShortAddr(myNetworkAddress.Val);
    a88e:	8818      	ldrh	r0, [r3, #0]
    a890:	4b05      	ldr	r3, [pc, #20]	; (a8a8 <MiMAC_SetAltAddress+0x30>)
    a892:	4798      	blx	r3
	PHY_SetPanId(MAC_PANID.Val);
    a894:	8820      	ldrh	r0, [r4, #0]
    a896:	4b05      	ldr	r3, [pc, #20]	; (a8ac <MiMAC_SetAltAddress+0x34>)
    a898:	4798      	blx	r3
}
    a89a:	2001      	movs	r0, #1
    a89c:	bd10      	pop	{r4, pc}
    a89e:	46c0      	nop			; (mov r8, r8)
    a8a0:	20001da4 	.word	0x20001da4
    a8a4:	20001e00 	.word	0x20001e00
    a8a8:	0000b801 	.word	0x0000b801
    a8ac:	0000b7e1 	.word	0x0000b7e1

0000a8b0 <mic_generator>:
{
    a8b0:	b5f0      	push	{r4, r5, r6, r7, lr}
    a8b2:	46c6      	mov	lr, r8
    a8b4:	b500      	push	{lr}
    a8b6:	b0a6      	sub	sp, #152	; 0x98
    a8b8:	0006      	movs	r6, r0
    a8ba:	000c      	movs	r4, r1
    a8bc:	469c      	mov	ip, r3
    a8be:	992c      	ldr	r1, [sp, #176]	; 0xb0
	iterations = len/16;
    a8c0:	0925      	lsrs	r5, r4, #4
	if (len % 16 != 0) iterations++;
    a8c2:	0723      	lsls	r3, r4, #28
    a8c4:	d000      	beq.n	a8c8 <mic_generator+0x18>
    a8c6:	3501      	adds	r5, #1
	InitVect_in[0] = 0x49;//frame_control;
    a8c8:	2049      	movs	r0, #73	; 0x49
    a8ca:	4b41      	ldr	r3, [pc, #260]	; (a9d0 <mic_generator+0x120>)
    a8cc:	7018      	strb	r0, [r3, #0]
	cbc_header_with_padding[0] = 0x00;  // l(a)
    a8ce:	2300      	movs	r3, #0
    a8d0:	a802      	add	r0, sp, #8
    a8d2:	7003      	strb	r3, [r0, #0]
	cbc_header_with_padding[1] = 0x0d;  // l(a)Header Length
    a8d4:	330d      	adds	r3, #13
    a8d6:	7043      	strb	r3, [r0, #1]
	cbc_header_with_padding[2] = frame_control;  //frame_control;  //byte 1
    a8d8:	7082      	strb	r2, [r0, #2]
    a8da:	2200      	movs	r2, #0
		InitVect_in[i+1] =  SourceIEEEAddress[i];
    a8dc:	4b3c      	ldr	r3, [pc, #240]	; (a9d0 <mic_generator+0x120>)
    a8de:	5c8f      	ldrb	r7, [r1, r2]
    a8e0:	18d0      	adds	r0, r2, r3
    a8e2:	7047      	strb	r7, [r0, #1]
		cbc_header_with_padding[i+7] = SourceIEEEAddress[i];
    a8e4:	0010      	movs	r0, r2
    a8e6:	af02      	add	r7, sp, #8
    a8e8:	46b8      	mov	r8, r7
    a8ea:	4440      	add	r0, r8
    a8ec:	5c8f      	ldrb	r7, [r1, r2]
    a8ee:	71c7      	strb	r7, [r0, #7]
    a8f0:	3201      	adds	r2, #1
	for (i=0;i<8;i++)
    a8f2:	2a08      	cmp	r2, #8
    a8f4:	d1f3      	bne.n	a8de <mic_generator+0x2e>
		InitVect_in[i+9] = FrameCounter.v[i];
    a8f6:	4663      	mov	r3, ip
    a8f8:	466a      	mov	r2, sp
    a8fa:	71d3      	strb	r3, [r2, #7]
    a8fc:	79d3      	ldrb	r3, [r2, #7]
    a8fe:	4834      	ldr	r0, [pc, #208]	; (a9d0 <mic_generator+0x120>)
    a900:	7243      	strb	r3, [r0, #9]
		cbc_header_with_padding[i+3] = FrameCounter.v[i];
    a902:	4642      	mov	r2, r8
    a904:	70d3      	strb	r3, [r2, #3]
		InitVect_in[i+9] = FrameCounter.v[i];
    a906:	4663      	mov	r3, ip
    a908:	041b      	lsls	r3, r3, #16
    a90a:	0e1b      	lsrs	r3, r3, #24
    a90c:	7283      	strb	r3, [r0, #10]
		cbc_header_with_padding[i+3] = FrameCounter.v[i];
    a90e:	7113      	strb	r3, [r2, #4]
		InitVect_in[i+9] = FrameCounter.v[i];
    a910:	4663      	mov	r3, ip
    a912:	021b      	lsls	r3, r3, #8
    a914:	0e1b      	lsrs	r3, r3, #24
    a916:	72c3      	strb	r3, [r0, #11]
		cbc_header_with_padding[i+3] = FrameCounter.v[i];
    a918:	7153      	strb	r3, [r2, #5]
		InitVect_in[i+9] = FrameCounter.v[i];
    a91a:	4663      	mov	r3, ip
    a91c:	0e1b      	lsrs	r3, r3, #24
    a91e:	7303      	strb	r3, [r0, #12]
		cbc_header_with_padding[i+3] = FrameCounter.v[i];
    a920:	7193      	strb	r3, [r2, #6]
	cbc_header_with_padding[15] = 0x00;   // Padding
    a922:	2300      	movs	r3, #0
    a924:	73d3      	strb	r3, [r2, #15]
	InitVect_in[13] = SECURITY_LEVEL; //Security Mode // 0x04 --> CCM-32
    a926:	2204      	movs	r2, #4
    a928:	7342      	strb	r2, [r0, #13]
	InitVect_in[14] = 0x00; // 15 th byte padded to zero
    a92a:	7383      	strb	r3, [r0, #14]
	InitVect_in[15] = len; // For MIC calculation All preceding blocks will be incremented by 1
    a92c:	73c4      	strb	r4, [r0, #15]
	PHY_EncryptReq(&InitVect_in[0], (uint8_t *)mySecurityKey);
    a92e:	4929      	ldr	r1, [pc, #164]	; (a9d4 <mic_generator+0x124>)
    a930:	4b29      	ldr	r3, [pc, #164]	; (a9d8 <mic_generator+0x128>)
    a932:	4798      	blx	r3
    a934:	2300      	movs	r3, #0
		copy_packet1[i] = cbc_header_with_padding[i];
    a936:	a906      	add	r1, sp, #24
    a938:	aa02      	add	r2, sp, #8
    a93a:	5c9a      	ldrb	r2, [r3, r2]
    a93c:	545a      	strb	r2, [r3, r1]
    a93e:	3301      	adds	r3, #1
	for (i=0;i<16;i++)
    a940:	2b10      	cmp	r3, #16
    a942:	d1f9      	bne.n	a938 <mic_generator+0x88>
	for (i=16;i<len+16;i++)
    a944:	0027      	movs	r7, r4
    a946:	3710      	adds	r7, #16
    a948:	2f10      	cmp	r7, #16
    a94a:	dd0a      	ble.n	a962 <mic_generator+0xb2>
    a94c:	2010      	movs	r0, #16
		copy_packet1[i]	= Payloadinfo[i-16];  // Copying the Payload
    a94e:	a906      	add	r1, sp, #24
    a950:	18f2      	adds	r2, r6, r3
    a952:	3a10      	subs	r2, #16
    a954:	7812      	ldrb	r2, [r2, #0]
    a956:	540a      	strb	r2, [r1, r0]
	for (i=16;i<len+16;i++)
    a958:	3301      	adds	r3, #1
    a95a:	b2db      	uxtb	r3, r3
    a95c:	0018      	movs	r0, r3
    a95e:	42bb      	cmp	r3, r7
    a960:	dbf6      	blt.n	a950 <mic_generator+0xa0>
	for (i=len+16;i<(iterations *16) + 16 ; i++ )
    a962:	0023      	movs	r3, r4
    a964:	3310      	adds	r3, #16
    a966:	b2db      	uxtb	r3, r3
    a968:	001a      	movs	r2, r3
    a96a:	3501      	adds	r5, #1
    a96c:	0129      	lsls	r1, r5, #4
    a96e:	428b      	cmp	r3, r1
    a970:	da07      	bge.n	a982 <mic_generator+0xd2>
		copy_packet1[i] = 0; // Padding
    a972:	ac06      	add	r4, sp, #24
    a974:	2000      	movs	r0, #0
    a976:	54a0      	strb	r0, [r4, r2]
	for (i=len+16;i<(iterations *16) + 16 ; i++ )
    a978:	3301      	adds	r3, #1
    a97a:	b2db      	uxtb	r3, r3
    a97c:	001a      	movs	r2, r3
    a97e:	428b      	cmp	r3, r1
    a980:	dbf9      	blt.n	a976 <mic_generator+0xc6>
	for (i=0;i<iterations+1;i++)
    a982:	2200      	movs	r2, #0
    a984:	2700      	movs	r7, #0
    a986:	2d00      	cmp	r5, #0
    a988:	dd15      	ble.n	a9b6 <mic_generator+0x106>
			InitVect_in[j]	= InitVect_in[j] ^ copy_packet1[j+(i*16)];
    a98a:	4e11      	ldr	r6, [pc, #68]	; (a9d0 <mic_generator+0x120>)
    a98c:	0112      	lsls	r2, r2, #4
    a98e:	2300      	movs	r3, #0
    a990:	a906      	add	r1, sp, #24
    a992:	188c      	adds	r4, r1, r2
    a994:	1999      	adds	r1, r3, r6
    a996:	5ce2      	ldrb	r2, [r4, r3]
    a998:	7808      	ldrb	r0, [r1, #0]
    a99a:	4042      	eors	r2, r0
    a99c:	700a      	strb	r2, [r1, #0]
    a99e:	3301      	adds	r3, #1
		for (j=0;j<16;j++)
    a9a0:	2b10      	cmp	r3, #16
    a9a2:	d1f7      	bne.n	a994 <mic_generator+0xe4>
		PHY_EncryptReq(&InitVect_in[0], (uint8_t *)mySecurityKey);
    a9a4:	490b      	ldr	r1, [pc, #44]	; (a9d4 <mic_generator+0x124>)
    a9a6:	480a      	ldr	r0, [pc, #40]	; (a9d0 <mic_generator+0x120>)
    a9a8:	4b0b      	ldr	r3, [pc, #44]	; (a9d8 <mic_generator+0x128>)
    a9aa:	4798      	blx	r3
	for (i=0;i<iterations+1;i++)
    a9ac:	3701      	adds	r7, #1
    a9ae:	b2ff      	uxtb	r7, r7
    a9b0:	003a      	movs	r2, r7
    a9b2:	42af      	cmp	r7, r5
    a9b4:	dbea      	blt.n	a98c <mic_generator+0xdc>
    a9b6:	2300      	movs	r3, #0
		CBC_mic[i] = InitVect_in[i];
    a9b8:	4808      	ldr	r0, [pc, #32]	; (a9dc <mic_generator+0x12c>)
    a9ba:	4905      	ldr	r1, [pc, #20]	; (a9d0 <mic_generator+0x120>)
    a9bc:	5cca      	ldrb	r2, [r1, r3]
    a9be:	54c2      	strb	r2, [r0, r3]
    a9c0:	3301      	adds	r3, #1
	for (i=0;i<16;i++)
    a9c2:	2b10      	cmp	r3, #16
    a9c4:	d1fa      	bne.n	a9bc <mic_generator+0x10c>
}
    a9c6:	b026      	add	sp, #152	; 0x98
    a9c8:	bc04      	pop	{r2}
    a9ca:	4690      	mov	r8, r2
    a9cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a9ce:	46c0      	nop			; (mov r8, r8)
    a9d0:	20001db4 	.word	0x20001db4
    a9d4:	000132cc 	.word	0x000132cc
    a9d8:	0000b895 	.word	0x0000b895
    a9dc:	20001dec 	.word	0x20001dec

0000a9e0 <DataEncrypt>:
{
    a9e0:	b5f0      	push	{r4, r5, r6, r7, lr}
    a9e2:	46de      	mov	lr, fp
    a9e4:	4657      	mov	r7, sl
    a9e6:	464e      	mov	r6, r9
    a9e8:	4645      	mov	r5, r8
    a9ea:	b5e0      	push	{r5, r6, r7, lr}
    a9ec:	b099      	sub	sp, #100	; 0x64
    a9ee:	9003      	str	r0, [sp, #12]
    a9f0:	468a      	mov	sl, r1
    a9f2:	0014      	movs	r4, r2
    a9f4:	001d      	movs	r5, r3
	iterations = *Payload_len/16;
    a9f6:	780f      	ldrb	r7, [r1, #0]
    a9f8:	093e      	lsrs	r6, r7, #4
	if (*Payload_len % 16 != 0) iterations++;
    a9fa:	073b      	lsls	r3, r7, #28
    a9fc:	d000      	beq.n	aa00 <DataEncrypt+0x20>
    a9fe:	3601      	adds	r6, #1
	memcpy(CipheringData, Payloadinfo, *Payload_len);
    aa00:	003a      	movs	r2, r7
    aa02:	9903      	ldr	r1, [sp, #12]
    aa04:	a804      	add	r0, sp, #16
    aa06:	4b3e      	ldr	r3, [pc, #248]	; (ab00 <DataEncrypt+0x120>)
    aa08:	4798      	blx	r3
	mic_generator(&Payloadinfo[0] , *Payload_len, FrameControl  , FrameCounter ,  MACInitParams.PAddress);
    aa0a:	4b3e      	ldr	r3, [pc, #248]	; (ab04 <DataEncrypt+0x124>)
    aa0c:	685b      	ldr	r3, [r3, #4]
    aa0e:	9300      	str	r3, [sp, #0]
    aa10:	0023      	movs	r3, r4
    aa12:	002a      	movs	r2, r5
    aa14:	0039      	movs	r1, r7
    aa16:	9803      	ldr	r0, [sp, #12]
    aa18:	4d3b      	ldr	r5, [pc, #236]	; (ab08 <DataEncrypt+0x128>)
    aa1a:	47a8      	blx	r5
	for (i=*Payload_len;i<iterations *16 ; i++ )
    aa1c:	4653      	mov	r3, sl
    aa1e:	781b      	ldrb	r3, [r3, #0]
    aa20:	001a      	movs	r2, r3
    aa22:	0035      	movs	r5, r6
    aa24:	0131      	lsls	r1, r6, #4
    aa26:	428b      	cmp	r3, r1
    aa28:	da07      	bge.n	aa3a <DataEncrypt+0x5a>
		CipheringData[i] = 0; // Padding
    aa2a:	a804      	add	r0, sp, #16
    aa2c:	2600      	movs	r6, #0
    aa2e:	5486      	strb	r6, [r0, r2]
	for (i=*Payload_len;i<iterations *16 ; i++ )
    aa30:	3301      	adds	r3, #1
    aa32:	b2db      	uxtb	r3, r3
    aa34:	001a      	movs	r2, r3
    aa36:	428b      	cmp	r3, r1
    aa38:	dbf9      	blt.n	aa2e <DataEncrypt+0x4e>
	CTR_Nonce_and_Counter[0] = 0x01;  // L
    aa3a:	2201      	movs	r2, #1
    aa3c:	ab10      	add	r3, sp, #64	; 0x40
    aa3e:	701a      	strb	r2, [r3, #0]
		CTR_Nonce_and_Counter[i+1] = MACInitParams.PAddress[i];
    aa40:	4b30      	ldr	r3, [pc, #192]	; (ab04 <DataEncrypt+0x124>)
    aa42:	6858      	ldr	r0, [r3, #4]
    aa44:	2300      	movs	r3, #0
    aa46:	aa10      	add	r2, sp, #64	; 0x40
    aa48:	18d2      	adds	r2, r2, r3
    aa4a:	5cc1      	ldrb	r1, [r0, r3]
    aa4c:	7051      	strb	r1, [r2, #1]
    aa4e:	3301      	adds	r3, #1
	for (i=0;i<8;i++)
    aa50:	2b08      	cmp	r3, #8
    aa52:	d1f8      	bne.n	aa46 <DataEncrypt+0x66>
		CTR_Nonce_and_Counter[i+9] = FrameCounter.v[i];
    aa54:	ab10      	add	r3, sp, #64	; 0x40
    aa56:	725c      	strb	r4, [r3, #9]
    aa58:	0a22      	lsrs	r2, r4, #8
    aa5a:	729a      	strb	r2, [r3, #10]
    aa5c:	0c22      	lsrs	r2, r4, #16
    aa5e:	72da      	strb	r2, [r3, #11]
    aa60:	0e24      	lsrs	r4, r4, #24
    aa62:	731c      	strb	r4, [r3, #12]
	CTR_Nonce_and_Counter[13] = SECURITY_LEVEL; //Security Mode // 0x04 --> CCM-32
    aa64:	2204      	movs	r2, #4
    aa66:	735a      	strb	r2, [r3, #13]
	CTR_Nonce_and_Counter[14] = 0x00; // 15 th byte padded to zero
    aa68:	2200      	movs	r2, #0
    aa6a:	739a      	strb	r2, [r3, #14]
	CTR_Nonce_and_Counter[15] = 0x00; // For MIC calculation All preceding blocks will be incremented by 1
    aa6c:	73da      	strb	r2, [r3, #15]
	for (i=0;i<iterations+1;i++)
    aa6e:	1c6b      	adds	r3, r5, #1
    aa70:	4698      	mov	r8, r3
    aa72:	2300      	movs	r3, #0
    aa74:	469b      	mov	fp, r3
    aa76:	9302      	str	r3, [sp, #8]
    aa78:	4643      	mov	r3, r8
    aa7a:	2b00      	cmp	r3, #0
    aa7c:	dd31      	ble.n	aae2 <DataEncrypt+0x102>
			block[j] = CTR_Nonce_and_Counter[j];
    aa7e:	ac14      	add	r4, sp, #80	; 0x50
    aa80:	ad10      	add	r5, sp, #64	; 0x40
		PHY_EncryptReq(&block[0], (uint8_t *)mySecurityKey);
    aa82:	4b22      	ldr	r3, [pc, #136]	; (ab0c <DataEncrypt+0x12c>)
    aa84:	4699      	mov	r9, r3
				final_mic_value[j] = block[j] ^ CBC_mic[j]; // CTR_MIC XOR CBC_MIC gives final MIC values
    aa86:	4e22      	ldr	r6, [pc, #136]	; (ab10 <DataEncrypt+0x130>)
    aa88:	e017      	b.n	aaba <DataEncrypt+0xda>
				CipheringData[j+(i-1)*16] = block[j] ^ CipheringData[j+(i-1)*16];
    aa8a:	5d1a      	ldrb	r2, [r3, r4]
    aa8c:	5cc7      	ldrb	r7, [r0, r3]
    aa8e:	407a      	eors	r2, r7
    aa90:	54c2      	strb	r2, [r0, r3]
    aa92:	3301      	adds	r3, #1
		for (j=0;j<16;j++)
    aa94:	2b10      	cmp	r3, #16
    aa96:	d007      	beq.n	aaa8 <DataEncrypt+0xc8>
			if (CTR_Nonce_and_Counter[15] == 0)
    aa98:	2900      	cmp	r1, #0
    aa9a:	d1f6      	bne.n	aa8a <DataEncrypt+0xaa>
				final_mic_value[j] = block[j] ^ CBC_mic[j]; // CTR_MIC XOR CBC_MIC gives final MIC values
    aa9c:	5d1a      	ldrb	r2, [r3, r4]
    aa9e:	4667      	mov	r7, ip
    aaa0:	5cff      	ldrb	r7, [r7, r3]
    aaa2:	407a      	eors	r2, r7
    aaa4:	54f2      	strb	r2, [r6, r3]
    aaa6:	e7f4      	b.n	aa92 <DataEncrypt+0xb2>
		CTR_Nonce_and_Counter[15]++; // Increment Counter for next operation
    aaa8:	3101      	adds	r1, #1
    aaaa:	73e9      	strb	r1, [r5, #15]
	for (i=0;i<iterations+1;i++)
    aaac:	9f02      	ldr	r7, [sp, #8]
    aaae:	3701      	adds	r7, #1
    aab0:	b2fb      	uxtb	r3, r7
    aab2:	9302      	str	r3, [sp, #8]
    aab4:	469b      	mov	fp, r3
    aab6:	4543      	cmp	r3, r8
    aab8:	da13      	bge.n	aae2 <DataEncrypt+0x102>
		CTR_Nonce_and_Counter[i+1] = MACInitParams.PAddress[i];
    aaba:	2300      	movs	r3, #0
			block[j] = CTR_Nonce_and_Counter[j];
    aabc:	5d5a      	ldrb	r2, [r3, r5]
    aabe:	551a      	strb	r2, [r3, r4]
    aac0:	3301      	adds	r3, #1
		for (j=0;j<16;j++)
    aac2:	2b10      	cmp	r3, #16
    aac4:	d1fa      	bne.n	aabc <DataEncrypt+0xdc>
		PHY_EncryptReq(&block[0], (uint8_t *)mySecurityKey);
    aac6:	4913      	ldr	r1, [pc, #76]	; (ab14 <DataEncrypt+0x134>)
    aac8:	0020      	movs	r0, r4
    aaca:	47c8      	blx	r9
			if (CTR_Nonce_and_Counter[15] == 0)
    aacc:	7be9      	ldrb	r1, [r5, #15]
				CipheringData[j+(i-1)*16] = block[j] ^ CipheringData[j+(i-1)*16];
    aace:	4658      	mov	r0, fp
    aad0:	3801      	subs	r0, #1
    aad2:	0100      	lsls	r0, r0, #4
    aad4:	2300      	movs	r3, #0
    aad6:	aa04      	add	r2, sp, #16
    aad8:	4694      	mov	ip, r2
    aada:	4460      	add	r0, ip
				final_mic_value[j] = block[j] ^ CBC_mic[j]; // CTR_MIC XOR CBC_MIC gives final MIC values
    aadc:	4a0e      	ldr	r2, [pc, #56]	; (ab18 <DataEncrypt+0x138>)
    aade:	4694      	mov	ip, r2
    aae0:	e7da      	b.n	aa98 <DataEncrypt+0xb8>
	memcpy(Payloadinfo, CipheringData, *Payload_len);
    aae2:	4653      	mov	r3, sl
    aae4:	781a      	ldrb	r2, [r3, #0]
    aae6:	a904      	add	r1, sp, #16
    aae8:	9803      	ldr	r0, [sp, #12]
    aaea:	4b05      	ldr	r3, [pc, #20]	; (ab00 <DataEncrypt+0x120>)
    aaec:	4798      	blx	r3
}
    aaee:	2001      	movs	r0, #1
    aaf0:	b019      	add	sp, #100	; 0x64
    aaf2:	bc3c      	pop	{r2, r3, r4, r5}
    aaf4:	4690      	mov	r8, r2
    aaf6:	4699      	mov	r9, r3
    aaf8:	46a2      	mov	sl, r4
    aafa:	46ab      	mov	fp, r5
    aafc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    aafe:	46c0      	nop			; (mov r8, r8)
    ab00:	0001192b 	.word	0x0001192b
    ab04:	20001dac 	.word	0x20001dac
    ab08:	0000a8b1 	.word	0x0000a8b1
    ab0c:	0000b895 	.word	0x0000b895
    ab10:	20001dd4 	.word	0x20001dd4
    ab14:	000132cc 	.word	0x000132cc
    ab18:	20001dec 	.word	0x20001dec

0000ab1c <validate_mic>:
	if (final_mic_value[0] != received_mic_values[0] || final_mic_value[1] != received_mic_values[1] || final_mic_value[2] != received_mic_values[2] || final_mic_value[3] != received_mic_values[3])
    ab1c:	4b0e      	ldr	r3, [pc, #56]	; (ab58 <validate_mic+0x3c>)
    ab1e:	781a      	ldrb	r2, [r3, #0]
    ab20:	4b0e      	ldr	r3, [pc, #56]	; (ab5c <validate_mic+0x40>)
    ab22:	781b      	ldrb	r3, [r3, #0]
		return false;
    ab24:	2000      	movs	r0, #0
	if (final_mic_value[0] != received_mic_values[0] || final_mic_value[1] != received_mic_values[1] || final_mic_value[2] != received_mic_values[2] || final_mic_value[3] != received_mic_values[3])
    ab26:	429a      	cmp	r2, r3
    ab28:	d000      	beq.n	ab2c <validate_mic+0x10>
}
    ab2a:	4770      	bx	lr
	if (final_mic_value[0] != received_mic_values[0] || final_mic_value[1] != received_mic_values[1] || final_mic_value[2] != received_mic_values[2] || final_mic_value[3] != received_mic_values[3])
    ab2c:	4b0a      	ldr	r3, [pc, #40]	; (ab58 <validate_mic+0x3c>)
    ab2e:	785a      	ldrb	r2, [r3, #1]
    ab30:	4b0a      	ldr	r3, [pc, #40]	; (ab5c <validate_mic+0x40>)
    ab32:	785b      	ldrb	r3, [r3, #1]
    ab34:	429a      	cmp	r2, r3
    ab36:	d1f8      	bne.n	ab2a <validate_mic+0xe>
    ab38:	4b07      	ldr	r3, [pc, #28]	; (ab58 <validate_mic+0x3c>)
    ab3a:	789a      	ldrb	r2, [r3, #2]
    ab3c:	4b07      	ldr	r3, [pc, #28]	; (ab5c <validate_mic+0x40>)
    ab3e:	789b      	ldrb	r3, [r3, #2]
    ab40:	429a      	cmp	r2, r3
    ab42:	d1f2      	bne.n	ab2a <validate_mic+0xe>
    ab44:	4b04      	ldr	r3, [pc, #16]	; (ab58 <validate_mic+0x3c>)
    ab46:	78d8      	ldrb	r0, [r3, #3]
    ab48:	4b04      	ldr	r3, [pc, #16]	; (ab5c <validate_mic+0x40>)
    ab4a:	78db      	ldrb	r3, [r3, #3]
    ab4c:	1ac0      	subs	r0, r0, r3
    ab4e:	4243      	negs	r3, r0
    ab50:	4158      	adcs	r0, r3
    ab52:	b2c0      	uxtb	r0, r0
    ab54:	e7e9      	b.n	ab2a <validate_mic+0xe>
    ab56:	46c0      	nop			; (mov r8, r8)
    ab58:	20001dd4 	.word	0x20001dd4
    ab5c:	20001dfc 	.word	0x20001dfc

0000ab60 <DataDecrypt>:
{
    ab60:	b5f0      	push	{r4, r5, r6, r7, lr}
    ab62:	46de      	mov	lr, fp
    ab64:	4657      	mov	r7, sl
    ab66:	464e      	mov	r6, r9
    ab68:	4645      	mov	r5, r8
    ab6a:	b5e0      	push	{r5, r6, r7, lr}
    ab6c:	b09d      	sub	sp, #116	; 0x74
    ab6e:	9004      	str	r0, [sp, #16]
    ab70:	9105      	str	r1, [sp, #20]
    ab72:	4693      	mov	fp, r2
    ab74:	9306      	str	r3, [sp, #24]
    ab76:	ab26      	add	r3, sp, #152	; 0x98
    ab78:	781b      	ldrb	r3, [r3, #0]
    ab7a:	9307      	str	r3, [sp, #28]
	iterations = *PayloadLen/16;
    ab7c:	780c      	ldrb	r4, [r1, #0]
    ab7e:	0925      	lsrs	r5, r4, #4
	if (*PayloadLen % 16 != 0) iterations++;
    ab80:	0723      	lsls	r3, r4, #28
    ab82:	d000      	beq.n	ab86 <DataDecrypt+0x26>
    ab84:	3501      	adds	r5, #1
	memcpy(CipheringData, Payload, *PayloadLen);
    ab86:	0022      	movs	r2, r4
    ab88:	9904      	ldr	r1, [sp, #16]
    ab8a:	a808      	add	r0, sp, #32
    ab8c:	4b43      	ldr	r3, [pc, #268]	; (ac9c <DataDecrypt+0x13c>)
    ab8e:	4798      	blx	r3
	for (i=*PayloadLen;i<iterations *16 ; i++ )
    ab90:	0023      	movs	r3, r4
    ab92:	0028      	movs	r0, r5
    ab94:	012d      	lsls	r5, r5, #4
    ab96:	42ac      	cmp	r4, r5
    ab98:	da07      	bge.n	abaa <DataDecrypt+0x4a>
		CipheringData[i] = 0; // Padding
    ab9a:	aa08      	add	r2, sp, #32
    ab9c:	2100      	movs	r1, #0
    ab9e:	54d1      	strb	r1, [r2, r3]
	for (i=*PayloadLen;i<iterations *16 ; i++ )
    aba0:	3401      	adds	r4, #1
    aba2:	b2e4      	uxtb	r4, r4
    aba4:	0023      	movs	r3, r4
    aba6:	42ac      	cmp	r4, r5
    aba8:	dbf9      	blt.n	ab9e <DataDecrypt+0x3e>
	CTR_Nonce_and_Counter[0] = 0x01;  // L
    abaa:	2201      	movs	r2, #1
    abac:	ab14      	add	r3, sp, #80	; 0x50
    abae:	701a      	strb	r2, [r3, #0]
    abb0:	2300      	movs	r3, #0
		CTR_Nonce_and_Counter[i+1] = SourceIEEEAddress[i];
    abb2:	465c      	mov	r4, fp
    abb4:	aa14      	add	r2, sp, #80	; 0x50
    abb6:	18d2      	adds	r2, r2, r3
    abb8:	5ce1      	ldrb	r1, [r4, r3]
    abba:	7051      	strb	r1, [r2, #1]
    abbc:	3301      	adds	r3, #1
	for (i=0;i<8;i++)
    abbe:	2b08      	cmp	r3, #8
    abc0:	d1f8      	bne.n	abb4 <DataDecrypt+0x54>
    abc2:	46a3      	mov	fp, r4
		CTR_Nonce_and_Counter[i+9] = FrameCounter.v[i];
    abc4:	ab14      	add	r3, sp, #80	; 0x50
    abc6:	9906      	ldr	r1, [sp, #24]
    abc8:	7259      	strb	r1, [r3, #9]
    abca:	0a0a      	lsrs	r2, r1, #8
    abcc:	729a      	strb	r2, [r3, #10]
    abce:	0c0a      	lsrs	r2, r1, #16
    abd0:	72da      	strb	r2, [r3, #11]
    abd2:	0e0a      	lsrs	r2, r1, #24
    abd4:	731a      	strb	r2, [r3, #12]
	CTR_Nonce_and_Counter[13] = SECURITY_LEVEL; //Security Mode
    abd6:	2204      	movs	r2, #4
    abd8:	735a      	strb	r2, [r3, #13]
	CTR_Nonce_and_Counter[14] = 0x00; // 15 th byte padded to zero
    abda:	2200      	movs	r2, #0
    abdc:	739a      	strb	r2, [r3, #14]
	CTR_Nonce_and_Counter[15] = 0x00; // For MIC calculation All preceding blocks will be incremented by 1
    abde:	73da      	strb	r2, [r3, #15]
	for (i=0;i<iterations+1;i++)
    abe0:	1c43      	adds	r3, r0, #1
    abe2:	4699      	mov	r9, r3
    abe4:	2500      	movs	r5, #0
    abe6:	2300      	movs	r3, #0
    abe8:	4698      	mov	r8, r3
    abea:	464b      	mov	r3, r9
    abec:	2b00      	cmp	r3, #0
    abee:	dd2e      	ble.n	ac4e <DataDecrypt+0xee>
			block[j] = CTR_Nonce_and_Counter[j];
    abf0:	ac18      	add	r4, sp, #96	; 0x60
    abf2:	ae14      	add	r6, sp, #80	; 0x50
		PHY_EncryptReq(&block[0], (uint8_t *)mySecurityKey);
    abf4:	4b2a      	ldr	r3, [pc, #168]	; (aca0 <DataDecrypt+0x140>)
    abf6:	469a      	mov	sl, r3
				CTR_mic[j] = block[j]; // CTR_MIC XOR CBC_MIC gives final MIC values
    abf8:	4f2a      	ldr	r7, [pc, #168]	; (aca4 <DataDecrypt+0x144>)
    abfa:	4643      	mov	r3, r8
    abfc:	9303      	str	r3, [sp, #12]
    abfe:	46a8      	mov	r8, r5
    ac00:	e014      	b.n	ac2c <DataDecrypt+0xcc>
				CipheringData[j+(i-1)*16] = block[j] ^ CipheringData[j+(i-1)*16];
    ac02:	5d1a      	ldrb	r2, [r3, r4]
    ac04:	5ce9      	ldrb	r1, [r5, r3]
    ac06:	404a      	eors	r2, r1
    ac08:	54ea      	strb	r2, [r5, r3]
    ac0a:	3301      	adds	r3, #1
		for (j=0;j<16;j++)
    ac0c:	2b10      	cmp	r3, #16
    ac0e:	d004      	beq.n	ac1a <DataDecrypt+0xba>
			if (CTR_Nonce_and_Counter[15] == 0)
    ac10:	2800      	cmp	r0, #0
    ac12:	d1f6      	bne.n	ac02 <DataDecrypt+0xa2>
				CTR_mic[j] = block[j]; // CTR_MIC XOR CBC_MIC gives final MIC values
    ac14:	5d1a      	ldrb	r2, [r3, r4]
    ac16:	54fa      	strb	r2, [r7, r3]
    ac18:	e7f7      	b.n	ac0a <DataDecrypt+0xaa>
		CTR_Nonce_and_Counter[15]++; // Increment Counter for next opration
    ac1a:	3001      	adds	r0, #1
    ac1c:	73f0      	strb	r0, [r6, #15]
	for (i=0;i<iterations+1;i++)
    ac1e:	9d03      	ldr	r5, [sp, #12]
    ac20:	3501      	adds	r5, #1
    ac22:	b2eb      	uxtb	r3, r5
    ac24:	9303      	str	r3, [sp, #12]
    ac26:	4698      	mov	r8, r3
    ac28:	454b      	cmp	r3, r9
    ac2a:	da10      	bge.n	ac4e <DataDecrypt+0xee>
	CTR_Nonce_and_Counter[0] = 0x01;  // L
    ac2c:	2300      	movs	r3, #0
			block[j] = CTR_Nonce_and_Counter[j];
    ac2e:	5d9a      	ldrb	r2, [r3, r6]
    ac30:	551a      	strb	r2, [r3, r4]
    ac32:	3301      	adds	r3, #1
		for (j=0;j<16;j++)
    ac34:	2b10      	cmp	r3, #16
    ac36:	d1fa      	bne.n	ac2e <DataDecrypt+0xce>
		PHY_EncryptReq(&block[0], (uint8_t *)mySecurityKey);
    ac38:	491b      	ldr	r1, [pc, #108]	; (aca8 <DataDecrypt+0x148>)
    ac3a:	0020      	movs	r0, r4
    ac3c:	47d0      	blx	sl
			if (CTR_Nonce_and_Counter[15] == 0)
    ac3e:	7bf0      	ldrb	r0, [r6, #15]
				CipheringData[j+(i-1)*16] = block[j] ^ CipheringData[j+(i-1)*16];
    ac40:	4642      	mov	r2, r8
    ac42:	3a01      	subs	r2, #1
    ac44:	0112      	lsls	r2, r2, #4
    ac46:	2300      	movs	r3, #0
    ac48:	a908      	add	r1, sp, #32
    ac4a:	188d      	adds	r5, r1, r2
    ac4c:	e7e0      	b.n	ac10 <DataDecrypt+0xb0>
	*PayloadLen = *PayloadLen-4;
    ac4e:	9b05      	ldr	r3, [sp, #20]
    ac50:	7819      	ldrb	r1, [r3, #0]
    ac52:	3904      	subs	r1, #4
    ac54:	b2c9      	uxtb	r1, r1
    ac56:	7019      	strb	r1, [r3, #0]
	mic_generator(&CipheringData[0] , *PayloadLen , FrameControl  , FrameCounter , SourceIEEEAddress);
    ac58:	465b      	mov	r3, fp
    ac5a:	9300      	str	r3, [sp, #0]
    ac5c:	9b06      	ldr	r3, [sp, #24]
    ac5e:	9a07      	ldr	r2, [sp, #28]
    ac60:	a808      	add	r0, sp, #32
    ac62:	4c12      	ldr	r4, [pc, #72]	; (acac <DataDecrypt+0x14c>)
    ac64:	47a0      	blx	r4
    ac66:	2300      	movs	r3, #0
		final_mic_value[i] = CTR_mic[i] ^ CBC_mic[i];
    ac68:	4d11      	ldr	r5, [pc, #68]	; (acb0 <DataDecrypt+0x150>)
    ac6a:	4c0e      	ldr	r4, [pc, #56]	; (aca4 <DataDecrypt+0x144>)
    ac6c:	4811      	ldr	r0, [pc, #68]	; (acb4 <DataDecrypt+0x154>)
    ac6e:	5ce2      	ldrb	r2, [r4, r3]
    ac70:	5cc1      	ldrb	r1, [r0, r3]
    ac72:	404a      	eors	r2, r1
    ac74:	54ea      	strb	r2, [r5, r3]
    ac76:	3301      	adds	r3, #1
	for (i=0;i<16;i++)
    ac78:	2b10      	cmp	r3, #16
    ac7a:	d1f8      	bne.n	ac6e <DataDecrypt+0x10e>
	memcpy(Payload, CipheringData, *PayloadLen);
    ac7c:	9b05      	ldr	r3, [sp, #20]
    ac7e:	781a      	ldrb	r2, [r3, #0]
    ac80:	a908      	add	r1, sp, #32
    ac82:	9804      	ldr	r0, [sp, #16]
    ac84:	4b05      	ldr	r3, [pc, #20]	; (ac9c <DataDecrypt+0x13c>)
    ac86:	4798      	blx	r3
	return validate_mic();
    ac88:	4b0b      	ldr	r3, [pc, #44]	; (acb8 <DataDecrypt+0x158>)
    ac8a:	4798      	blx	r3
}
    ac8c:	b01d      	add	sp, #116	; 0x74
    ac8e:	bc3c      	pop	{r2, r3, r4, r5}
    ac90:	4690      	mov	r8, r2
    ac92:	4699      	mov	r9, r3
    ac94:	46a2      	mov	sl, r4
    ac96:	46ab      	mov	fp, r5
    ac98:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ac9a:	46c0      	nop			; (mov r8, r8)
    ac9c:	0001192b 	.word	0x0001192b
    aca0:	0000b895 	.word	0x0000b895
    aca4:	20001dc4 	.word	0x20001dc4
    aca8:	000132cc 	.word	0x000132cc
    acac:	0000a8b1 	.word	0x0000a8b1
    acb0:	20001dd4 	.word	0x20001dd4
    acb4:	20001dec 	.word	0x20001dec
    acb8:	0000ab1d 	.word	0x0000ab1d

0000acbc <MiMAC_Set>:
{
    acbc:	b510      	push	{r4, lr}
    switch(id)
    acbe:	2800      	cmp	r0, #0
    acc0:	d109      	bne.n	acd6 <MiMAC_Set+0x1a>
         if(*value > 26) //TODO: this check is necessary here? as we may connect a sub-gig or a 2.4gig?
    acc2:	780b      	ldrb	r3, [r1, #0]
    acc4:	2b1a      	cmp	r3, #26
    acc6:	d807      	bhi.n	acd8 <MiMAC_Set+0x1c>
          MACCurrentChannel = *value;
    acc8:	4a04      	ldr	r2, [pc, #16]	; (acdc <MiMAC_Set+0x20>)
    acca:	7013      	strb	r3, [r2, #0]
          PHY_SetChannel(MACCurrentChannel);
    accc:	0018      	movs	r0, r3
    acce:	4b04      	ldr	r3, [pc, #16]	; (ace0 <MiMAC_Set+0x24>)
    acd0:	4798      	blx	r3
          return true;
    acd2:	2001      	movs	r0, #1
    acd4:	e000      	b.n	acd8 <MiMAC_Set+0x1c>
    return false;
    acd6:	2000      	movs	r0, #0
}
    acd8:	bd10      	pop	{r4, pc}
    acda:	46c0      	nop			; (mov r8, r8)
    acdc:	20001e02 	.word	0x20001e02
    ace0:	0000b859 	.word	0x0000b859

0000ace4 <MiMAC_Init>:
{
    ace4:	b570      	push	{r4, r5, r6, lr}
    ace6:	b082      	sub	sp, #8
    ace8:	466c      	mov	r4, sp
    acea:	9000      	str	r0, [sp, #0]
    acec:	9101      	str	r1, [sp, #4]
	PHY_Init();
    acee:	4b1b      	ldr	r3, [pc, #108]	; (ad5c <MiMAC_Init+0x78>)
    acf0:	4798      	blx	r3
	MACInitParams = initValue;
    acf2:	4d1b      	ldr	r5, [pc, #108]	; (ad60 <MiMAC_Init+0x7c>)
    acf4:	002b      	movs	r3, r5
    acf6:	466a      	mov	r2, sp
    acf8:	ca03      	ldmia	r2!, {r0, r1}
    acfa:	c303      	stmia	r3!, {r0, r1}
	uint16_t x =  PHY_RandomReq();
    acfc:	4b19      	ldr	r3, [pc, #100]	; (ad64 <MiMAC_Init+0x80>)
    acfe:	4798      	blx	r3
    ad00:	0006      	movs	r6, r0
	PHY_SetRxState(true);
    ad02:	2001      	movs	r0, #1
    ad04:	4b18      	ldr	r3, [pc, #96]	; (ad68 <MiMAC_Init+0x84>)
    ad06:	4798      	blx	r3
	IEEESeqNum =   x & 0xff;
    ad08:	4b18      	ldr	r3, [pc, #96]	; (ad6c <MiMAC_Init+0x88>)
    ad0a:	701e      	strb	r6, [r3, #0]
	PHY_SetIEEEAddr(MACInitParams.PAddress);
    ad0c:	6868      	ldr	r0, [r5, #4]
    ad0e:	4b18      	ldr	r3, [pc, #96]	; (ad70 <MiMAC_Init+0x8c>)
    ad10:	4798      	blx	r3
		RxBuffer[i].PayloadLen = 0;
    ad12:	4b18      	ldr	r3, [pc, #96]	; (ad74 <MiMAC_Init+0x90>)
    ad14:	2200      	movs	r2, #0
    ad16:	701a      	strb	r2, [r3, #0]
    ad18:	214e      	movs	r1, #78	; 0x4e
    ad1a:	545a      	strb	r2, [r3, r1]
    ad1c:	314e      	adds	r1, #78	; 0x4e
    ad1e:	545a      	strb	r2, [r3, r1]
    ad20:	314e      	adds	r1, #78	; 0x4e
    ad22:	545a      	strb	r2, [r3, r1]
			if (initValue.actionFlags.bits.NetworkFreezer)
    ad24:	7823      	ldrb	r3, [r4, #0]
    ad26:	075b      	lsls	r3, r3, #29
    ad28:	d40a      	bmi.n	ad40 <MiMAC_Init+0x5c>
				OutgoingFrameCounter.Val = 0;
    ad2a:	4c13      	ldr	r4, [pc, #76]	; (ad78 <MiMAC_Init+0x94>)
    ad2c:	2300      	movs	r3, #0
    ad2e:	6023      	str	r3, [r4, #0]
				PDS_Store(PDS_OUTGOING_FRAME_COUNTER_ID);
    ad30:	2001      	movs	r0, #1
    ad32:	4b12      	ldr	r3, [pc, #72]	; (ad7c <MiMAC_Init+0x98>)
    ad34:	4798      	blx	r3
				OutgoingFrameCounter.Val = 1;
    ad36:	2301      	movs	r3, #1
    ad38:	6023      	str	r3, [r4, #0]
}
    ad3a:	2001      	movs	r0, #1
    ad3c:	b002      	add	sp, #8
    ad3e:	bd70      	pop	{r4, r5, r6, pc}
				PDS_Restore(PDS_OUTGOING_FRAME_COUNTER_ID);
    ad40:	2001      	movs	r0, #1
    ad42:	4b0f      	ldr	r3, [pc, #60]	; (ad80 <MiMAC_Init+0x9c>)
    ad44:	4798      	blx	r3
				OutgoingFrameCounter.Val += FRAME_COUNTER_UPDATE_INTERVAL;
    ad46:	4a0c      	ldr	r2, [pc, #48]	; (ad78 <MiMAC_Init+0x94>)
    ad48:	6813      	ldr	r3, [r2, #0]
    ad4a:	2180      	movs	r1, #128	; 0x80
    ad4c:	00c9      	lsls	r1, r1, #3
    ad4e:	468c      	mov	ip, r1
    ad50:	4463      	add	r3, ip
    ad52:	6013      	str	r3, [r2, #0]
				PDS_Store(PDS_OUTGOING_FRAME_COUNTER_ID);
    ad54:	2001      	movs	r0, #1
    ad56:	4b09      	ldr	r3, [pc, #36]	; (ad7c <MiMAC_Init+0x98>)
    ad58:	4798      	blx	r3
    ad5a:	e7ee      	b.n	ad3a <MiMAC_Init+0x56>
    ad5c:	0000b779 	.word	0x0000b779
    ad60:	20001dac 	.word	0x20001dac
    ad64:	0000b729 	.word	0x0000b729
    ad68:	0000b7cd 	.word	0x0000b7cd
    ad6c:	20001d20 	.word	0x20001d20
    ad70:	0000b8c1 	.word	0x0000b8c1
    ad74:	20001e1c 	.word	0x20001e1c
    ad78:	20001de8 	.word	0x20001de8
    ad7c:	0000a4ad 	.word	0x0000a4ad
    ad80:	0000a3cd 	.word	0x0000a3cd

0000ad84 <MiMAC_SendPacket>:
{
    ad84:	b5f0      	push	{r4, r5, r6, r7, lr}
    ad86:	46de      	mov	lr, fp
    ad88:	4657      	mov	r7, sl
    ad8a:	464e      	mov	r6, r9
    ad8c:	4645      	mov	r5, r8
    ad8e:	b5e0      	push	{r5, r6, r7, lr}
    ad90:	b08b      	sub	sp, #44	; 0x2c
    ad92:	1c04      	adds	r4, r0, #0
    ad94:	9003      	str	r0, [sp, #12]
    ad96:	9104      	str	r1, [sp, #16]
    ad98:	0015      	movs	r5, r2
    ad9a:	0a2d      	lsrs	r5, r5, #8
    ad9c:	9205      	str	r2, [sp, #20]
    ad9e:	9300      	str	r3, [sp, #0]
    ada0:	ab15      	add	r3, sp, #84	; 0x54
    ada2:	781b      	ldrb	r3, [r3, #0]
    ada4:	469a      	mov	sl, r3
    ada6:	b2e4      	uxtb	r4, r4
    ada8:	06a3      	lsls	r3, r4, #26
    adaa:	0fdb      	lsrs	r3, r3, #31
    adac:	4698      	mov	r8, r3
    adae:	9102      	str	r1, [sp, #8]
    adb0:	b2d7      	uxtb	r7, r2
    adb2:	b2ed      	uxtb	r5, r5
    if (transParam.flags.bits.broadcast)
    adb4:	0763      	lsls	r3, r4, #29
    adb6:	d500      	bpl.n	adba <MiMAC_SendPacket+0x36>
        transParam.altDestAddr = true;
    adb8:	2701      	movs	r7, #1
    if (transParam.flags.bits.secEn)
    adba:	2308      	movs	r3, #8
    adbc:	4023      	ands	r3, r4
    adbe:	001a      	movs	r2, r3
        transParam.altSrcAddr = false;
    adc0:	4253      	negs	r3, r2
    adc2:	4153      	adcs	r3, r2
    adc4:	425b      	negs	r3, r3
    adc6:	401d      	ands	r5, r3
    if (transParam.flags.bits.packetType == PACKET_TYPE_COMMAND)
    adc8:	2303      	movs	r3, #3
    adca:	4023      	ands	r3, r4
    adcc:	2b01      	cmp	r3, #1
    adce:	d03a      	beq.n	ae46 <MiMAC_SendPacket+0xc2>
    } else if (transParam.flags.bits.packetType == PACKET_TYPE_DATA)
    add0:	425a      	negs	r2, r3
    add2:	415a      	adcs	r2, r3
        frameControl = 0x03;
    add4:	b2d2      	uxtb	r2, r2
    add6:	4691      	mov	r9, r2
    if ((transParam.DestPANID.Val == MAC_PANID.Val) && (MAC_PANID.Val != 0xFFFF)) // this is intraPAN
    add8:	aa03      	add	r2, sp, #12
    adda:	8952      	ldrh	r2, [r2, #10]
    addc:	49a7      	ldr	r1, [pc, #668]	; (b07c <MiMAC_SendPacket+0x2f8>)
    adde:	8809      	ldrh	r1, [r1, #0]
    ade0:	4291      	cmp	r1, r2
    ade2:	d033      	beq.n	ae4c <MiMAC_SendPacket+0xc8>
        IntraPAN = false;
    ade4:	2200      	movs	r2, #0
    ade6:	4693      	mov	fp, r2
        headerLength = 7;
    ade8:	3207      	adds	r2, #7
        headerLength += 8;
    adea:	0016      	movs	r6, r2
    adec:	3608      	adds	r6, #8
    if (transParam.altDestAddr)
    adee:	2f00      	cmp	r7, #0
    adf0:	d000      	beq.n	adf4 <MiMAC_SendPacket+0x70>
        headerLength += 2;
    adf2:	1c96      	adds	r6, r2, #2
    if (transParam.altSrcAddr)
    adf4:	2d00      	cmp	r5, #0
    adf6:	d038      	beq.n	ae6a <MiMAC_SendPacket+0xe6>
        headerLength += 2;
    adf8:	3602      	adds	r6, #2
    adfa:	b2f2      	uxtb	r2, r6
    adfc:	9201      	str	r2, [sp, #4]
    if (transParam.flags.bits.ackReq && transParam.flags.bits.broadcast == false)
    adfe:	2224      	movs	r2, #36	; 0x24
    ae00:	4014      	ands	r4, r2
    ae02:	2c20      	cmp	r4, #32
    ae04:	d035      	beq.n	ae72 <MiMAC_SendPacket+0xee>
    if (transParam.flags.bits.packetType == PACKET_TYPE_RESERVE)
    ae06:	2b03      	cmp	r3, #3
    ae08:	d038      	beq.n	ae7c <MiMAC_SendPacket+0xf8>
    if (transParam.flags.bits.secEn)
    ae0a:	ab03      	add	r3, sp, #12
    ae0c:	4642      	mov	r2, r8
    ae0e:	0152      	lsls	r2, r2, #5
    ae10:	781c      	ldrb	r4, [r3, #0]
    ae12:	2120      	movs	r1, #32
    ae14:	438c      	bics	r4, r1
    ae16:	4314      	orrs	r4, r2
    ae18:	701c      	strb	r4, [r3, #0]
    ae1a:	0723      	lsls	r3, r4, #28
    ae1c:	d436      	bmi.n	ae8c <MiMAC_SendPacket+0x108>
		packet[loc++] = MACPayloadLen+headerLength;
    ae1e:	ab14      	add	r3, sp, #80	; 0x50
    ae20:	781b      	ldrb	r3, [r3, #0]
    ae22:	9a01      	ldr	r2, [sp, #4]
    ae24:	18d6      	adds	r6, r2, r3
    ae26:	4b96      	ldr	r3, [pc, #600]	; (b080 <MiMAC_SendPacket+0x2fc>)
    ae28:	701e      	strb	r6, [r3, #0]
	packet[loc++] = frameControl;
    ae2a:	4b95      	ldr	r3, [pc, #596]	; (b080 <MiMAC_SendPacket+0x2fc>)
    ae2c:	464a      	mov	r2, r9
    ae2e:	705a      	strb	r2, [r3, #1]
    if (transParam.flags.bits.packetType == PACKET_TYPE_RESERVE)
    ae30:	43e3      	mvns	r3, r4
    ae32:	079b      	lsls	r3, r3, #30
    ae34:	d03d      	beq.n	aeb2 <MiMAC_SendPacket+0x12e>
        if (transParam.altDestAddr && transParam.altSrcAddr)
    ae36:	2f00      	cmp	r7, #0
    ae38:	d05d      	beq.n	aef6 <MiMAC_SendPacket+0x172>
    ae3a:	2d00      	cmp	r5, #0
    ae3c:	d043      	beq.n	aec6 <MiMAC_SendPacket+0x142>
			packet[loc++] = 0x88;
    ae3e:	2288      	movs	r2, #136	; 0x88
    ae40:	4b8f      	ldr	r3, [pc, #572]	; (b080 <MiMAC_SendPacket+0x2fc>)
    ae42:	709a      	strb	r2, [r3, #2]
    ae44:	e042      	b.n	aecc <MiMAC_SendPacket+0x148>
        frameControl = 0x03;
    ae46:	2203      	movs	r2, #3
    ae48:	4691      	mov	r9, r2
    ae4a:	e7c5      	b.n	add8 <MiMAC_SendPacket+0x54>
    if ((transParam.DestPANID.Val == MAC_PANID.Val) && (MAC_PANID.Val != 0xFFFF)) // this is intraPAN
    ae4c:	498d      	ldr	r1, [pc, #564]	; (b084 <MiMAC_SendPacket+0x300>)
    ae4e:	428a      	cmp	r2, r1
    ae50:	d007      	beq.n	ae62 <MiMAC_SendPacket+0xde>
        frameControl |= 0x40;
    ae52:	2240      	movs	r2, #64	; 0x40
    ae54:	4649      	mov	r1, r9
    ae56:	4311      	orrs	r1, r2
    ae58:	4689      	mov	r9, r1
        IntraPAN = true;
    ae5a:	3a3f      	subs	r2, #63	; 0x3f
    ae5c:	4693      	mov	fp, r2
        headerLength = 5;
    ae5e:	3204      	adds	r2, #4
        IntraPAN = true;
    ae60:	e7c3      	b.n	adea <MiMAC_SendPacket+0x66>
        IntraPAN = false;
    ae62:	2200      	movs	r2, #0
    ae64:	4693      	mov	fp, r2
        headerLength = 7;
    ae66:	3207      	adds	r2, #7
    ae68:	e7bf      	b.n	adea <MiMAC_SendPacket+0x66>
        headerLength += 8;
    ae6a:	3608      	adds	r6, #8
    ae6c:	b2f2      	uxtb	r2, r6
    ae6e:	9201      	str	r2, [sp, #4]
    ae70:	e7c5      	b.n	adfe <MiMAC_SendPacket+0x7a>
        frameControl |= 0x20;
    ae72:	3a04      	subs	r2, #4
    ae74:	4649      	mov	r1, r9
    ae76:	4311      	orrs	r1, r2
    ae78:	4689      	mov	r9, r1
    ae7a:	e7c4      	b.n	ae06 <MiMAC_SendPacket+0x82>
        transParam.altSrcAddr = true;
    ae7c:	2501      	movs	r5, #1
        transParam.flags.bits.ackReq = false;
    ae7e:	2300      	movs	r3, #0
    ae80:	4698      	mov	r8, r3
        IntraPAN = false;
    ae82:	469b      	mov	fp, r3
        frameControl = 0x00;
    ae84:	4699      	mov	r9, r3
        headerLength = 7;
    ae86:	3307      	adds	r3, #7
    ae88:	9301      	str	r3, [sp, #4]
    ae8a:	e7be      	b.n	ae0a <MiMAC_SendPacket+0x86>
        frameControl |= 0x08;
    ae8c:	2308      	movs	r3, #8
    ae8e:	464a      	mov	r2, r9
    ae90:	431a      	orrs	r2, r3
    ae92:	4691      	mov	r9, r2
		DataEncrypt(MACPayload, &MACPayloadLen, OutgoingFrameCounter, frameControl);
    ae94:	4b7c      	ldr	r3, [pc, #496]	; (b088 <MiMAC_SendPacket+0x304>)
    ae96:	681a      	ldr	r2, [r3, #0]
    ae98:	464b      	mov	r3, r9
    ae9a:	a914      	add	r1, sp, #80	; 0x50
    ae9c:	9800      	ldr	r0, [sp, #0]
    ae9e:	4e7b      	ldr	r6, [pc, #492]	; (b08c <MiMAC_SendPacket+0x308>)
    aea0:	47b0      	blx	r6
		packet[loc++] = MACPayloadLen+headerLength+9;
    aea2:	ab14      	add	r3, sp, #80	; 0x50
    aea4:	781b      	ldrb	r3, [r3, #0]
    aea6:	3309      	adds	r3, #9
    aea8:	9a01      	ldr	r2, [sp, #4]
    aeaa:	18d6      	adds	r6, r2, r3
    aeac:	4b74      	ldr	r3, [pc, #464]	; (b080 <MiMAC_SendPacket+0x2fc>)
    aeae:	701e      	strb	r6, [r3, #0]
    aeb0:	e7bb      	b.n	ae2a <MiMAC_SendPacket+0xa6>
		packet[loc++] = 0x80;
    aeb2:	4b73      	ldr	r3, [pc, #460]	; (b080 <MiMAC_SendPacket+0x2fc>)
    aeb4:	2280      	movs	r2, #128	; 0x80
    aeb6:	709a      	strb	r2, [r3, #2]
		packet[loc++] = IEEESeqNum++;
    aeb8:	4975      	ldr	r1, [pc, #468]	; (b090 <MiMAC_SendPacket+0x30c>)
    aeba:	780a      	ldrb	r2, [r1, #0]
    aebc:	1c50      	adds	r0, r2, #1
    aebe:	7008      	strb	r0, [r1, #0]
    aec0:	70da      	strb	r2, [r3, #3]
    aec2:	2304      	movs	r3, #4
    aec4:	e03e      	b.n	af44 <MiMAC_SendPacket+0x1c0>
			packet[loc++] = 0xC8;
    aec6:	22c8      	movs	r2, #200	; 0xc8
    aec8:	4b6d      	ldr	r3, [pc, #436]	; (b080 <MiMAC_SendPacket+0x2fc>)
    aeca:	709a      	strb	r2, [r3, #2]
		packet[loc++] = IEEESeqNum++;
    aecc:	4b70      	ldr	r3, [pc, #448]	; (b090 <MiMAC_SendPacket+0x30c>)
    aece:	781a      	ldrb	r2, [r3, #0]
    aed0:	1c51      	adds	r1, r2, #1
    aed2:	7019      	strb	r1, [r3, #0]
    aed4:	4b6a      	ldr	r3, [pc, #424]	; (b080 <MiMAC_SendPacket+0x2fc>)
    aed6:	70da      	strb	r2, [r3, #3]
		packet[loc++] = transParam.DestPANID.v[0];
    aed8:	aa03      	add	r2, sp, #12
    aeda:	7a91      	ldrb	r1, [r2, #10]
    aedc:	7119      	strb	r1, [r3, #4]
		packet[loc++] = transParam.DestPANID.v[1];
    aede:	7ad2      	ldrb	r2, [r2, #11]
    aee0:	715a      	strb	r2, [r3, #5]
        if (transParam.flags.bits.broadcast)
    aee2:	0763      	lsls	r3, r4, #29
    aee4:	d429      	bmi.n	af3a <MiMAC_SendPacket+0x1b6>
				packet[loc++] = transParam.DestAddress[0];
    aee6:	9902      	ldr	r1, [sp, #8]
    aee8:	780a      	ldrb	r2, [r1, #0]
    aeea:	4b65      	ldr	r3, [pc, #404]	; (b080 <MiMAC_SendPacket+0x2fc>)
    aeec:	719a      	strb	r2, [r3, #6]
				packet[loc++] = transParam.DestAddress[1];
    aeee:	784a      	ldrb	r2, [r1, #1]
    aef0:	71da      	strb	r2, [r3, #7]
    aef2:	2308      	movs	r3, #8
    aef4:	e026      	b.n	af44 <MiMAC_SendPacket+0x1c0>
        } else if (transParam.altDestAddr == 0 && transParam.altSrcAddr == 1)
    aef6:	2d00      	cmp	r5, #0
    aef8:	d00f      	beq.n	af1a <MiMAC_SendPacket+0x196>
			packet[loc++] = 0x8C;
    aefa:	4b61      	ldr	r3, [pc, #388]	; (b080 <MiMAC_SendPacket+0x2fc>)
    aefc:	228c      	movs	r2, #140	; 0x8c
    aefe:	709a      	strb	r2, [r3, #2]
		packet[loc++] = IEEESeqNum++;
    af00:	4963      	ldr	r1, [pc, #396]	; (b090 <MiMAC_SendPacket+0x30c>)
    af02:	780a      	ldrb	r2, [r1, #0]
    af04:	1c50      	adds	r0, r2, #1
    af06:	7008      	strb	r0, [r1, #0]
    af08:	70da      	strb	r2, [r3, #3]
		packet[loc++] = transParam.DestPANID.v[0];
    af0a:	aa03      	add	r2, sp, #12
    af0c:	7a91      	ldrb	r1, [r2, #10]
    af0e:	7119      	strb	r1, [r3, #4]
		packet[loc++] = transParam.DestPANID.v[1];
    af10:	7ad2      	ldrb	r2, [r2, #11]
    af12:	715a      	strb	r2, [r3, #5]
        if (transParam.flags.bits.broadcast)
    af14:	0763      	lsls	r3, r4, #29
    af16:	d410      	bmi.n	af3a <MiMAC_SendPacket+0x1b6>
    af18:	e08f      	b.n	b03a <MiMAC_SendPacket+0x2b6>
			packet[loc++] = 0xCC;
    af1a:	4b59      	ldr	r3, [pc, #356]	; (b080 <MiMAC_SendPacket+0x2fc>)
    af1c:	22cc      	movs	r2, #204	; 0xcc
    af1e:	709a      	strb	r2, [r3, #2]
		packet[loc++] = IEEESeqNum++;
    af20:	495b      	ldr	r1, [pc, #364]	; (b090 <MiMAC_SendPacket+0x30c>)
    af22:	780a      	ldrb	r2, [r1, #0]
    af24:	1c50      	adds	r0, r2, #1
    af26:	7008      	strb	r0, [r1, #0]
    af28:	70da      	strb	r2, [r3, #3]
		packet[loc++] = transParam.DestPANID.v[0];
    af2a:	aa03      	add	r2, sp, #12
    af2c:	7a91      	ldrb	r1, [r2, #10]
    af2e:	7119      	strb	r1, [r3, #4]
		packet[loc++] = transParam.DestPANID.v[1];
    af30:	7ad2      	ldrb	r2, [r2, #11]
    af32:	715a      	strb	r2, [r3, #5]
        if (transParam.flags.bits.broadcast)
    af34:	0763      	lsls	r3, r4, #29
    af36:	d400      	bmi.n	af3a <MiMAC_SendPacket+0x1b6>
    af38:	e07c      	b.n	b034 <MiMAC_SendPacket+0x2b0>
			packet[loc++] = 0xFF;
    af3a:	4b51      	ldr	r3, [pc, #324]	; (b080 <MiMAC_SendPacket+0x2fc>)
    af3c:	22ff      	movs	r2, #255	; 0xff
    af3e:	719a      	strb	r2, [r3, #6]
			packet[loc++] = 0xFF;
    af40:	71da      	strb	r2, [r3, #7]
    af42:	2308      	movs	r3, #8
    if (IntraPAN == false)
    af44:	465a      	mov	r2, fp
    af46:	2a00      	cmp	r2, #0
    af48:	d109      	bne.n	af5e <MiMAC_SendPacket+0x1da>
		packet[loc++] = MAC_PANID.v[0];
    af4a:	1c5a      	adds	r2, r3, #1
    af4c:	b2d2      	uxtb	r2, r2
    af4e:	494c      	ldr	r1, [pc, #304]	; (b080 <MiMAC_SendPacket+0x2fc>)
    af50:	484a      	ldr	r0, [pc, #296]	; (b07c <MiMAC_SendPacket+0x2f8>)
    af52:	7804      	ldrb	r4, [r0, #0]
    af54:	54cc      	strb	r4, [r1, r3]
		packet[loc++] = MAC_PANID.v[1];
    af56:	3302      	adds	r3, #2
    af58:	b2db      	uxtb	r3, r3
    af5a:	7840      	ldrb	r0, [r0, #1]
    af5c:	5488      	strb	r0, [r1, r2]
    if (transParam.altSrcAddr)
    af5e:	2d00      	cmp	r5, #0
    af60:	d100      	bne.n	af64 <MiMAC_SendPacket+0x1e0>
    af62:	e075      	b.n	b050 <MiMAC_SendPacket+0x2cc>
		packet[loc++] = myNetworkAddress.v[0];
    af64:	4a46      	ldr	r2, [pc, #280]	; (b080 <MiMAC_SendPacket+0x2fc>)
    af66:	494b      	ldr	r1, [pc, #300]	; (b094 <MiMAC_SendPacket+0x310>)
    af68:	7808      	ldrb	r0, [r1, #0]
    af6a:	54d0      	strb	r0, [r2, r3]
		packet[loc++] = myNetworkAddress.v[1];
    af6c:	1c9c      	adds	r4, r3, #2
    af6e:	b2e4      	uxtb	r4, r4
		packet[loc++] = myNetworkAddress.v[0];
    af70:	3301      	adds	r3, #1
		packet[loc++] = myNetworkAddress.v[1];
    af72:	b2db      	uxtb	r3, r3
    af74:	7849      	ldrb	r1, [r1, #1]
    af76:	54d1      	strb	r1, [r2, r3]
if (transParam.flags.bits.secEn)
    af78:	aa03      	add	r2, sp, #12
    af7a:	4643      	mov	r3, r8
    af7c:	0159      	lsls	r1, r3, #5
    af7e:	7813      	ldrb	r3, [r2, #0]
    af80:	2020      	movs	r0, #32
    af82:	4383      	bics	r3, r0
    af84:	430b      	orrs	r3, r1
    af86:	7013      	strb	r3, [r2, #0]
    af88:	071b      	lsls	r3, r3, #28
    af8a:	d51b      	bpl.n	afc4 <MiMAC_SendPacket+0x240>
    af8c:	0022      	movs	r2, r4
    af8e:	2300      	movs	r3, #0
		packet[loc++] = OutgoingFrameCounter.v[i];
    af90:	4e3b      	ldr	r6, [pc, #236]	; (b080 <MiMAC_SendPacket+0x2fc>)
    af92:	4d3d      	ldr	r5, [pc, #244]	; (b088 <MiMAC_SendPacket+0x304>)
    af94:	1c51      	adds	r1, r2, #1
    af96:	5ce8      	ldrb	r0, [r5, r3]
    af98:	54b0      	strb	r0, [r6, r2]
    af9a:	3301      	adds	r3, #1
    af9c:	b2ca      	uxtb	r2, r1
	for (i = 0; i < 4; i++)
    af9e:	2b04      	cmp	r3, #4
    afa0:	d1f8      	bne.n	af94 <MiMAC_SendPacket+0x210>
    afa2:	1d25      	adds	r5, r4, #4
    afa4:	b2ed      	uxtb	r5, r5
	OutgoingFrameCounter.Val++;
    afa6:	4a38      	ldr	r2, [pc, #224]	; (b088 <MiMAC_SendPacket+0x304>)
    afa8:	6813      	ldr	r3, [r2, #0]
    afaa:	3301      	adds	r3, #1
    afac:	6013      	str	r3, [r2, #0]
	if ((OutgoingFrameCounter.v[0] == 0) && ((OutgoingFrameCounter.v[1] & 0x03) == 0))
    afae:	b2db      	uxtb	r3, r3
    afb0:	2b00      	cmp	r3, #0
    afb2:	d102      	bne.n	afba <MiMAC_SendPacket+0x236>
    afb4:	7853      	ldrb	r3, [r2, #1]
    afb6:	079b      	lsls	r3, r3, #30
    afb8:	d059      	beq.n	b06e <MiMAC_SendPacket+0x2ea>
	packet[loc++] = myKeySequenceNumber;
    afba:	3405      	adds	r4, #5
    afbc:	b2e4      	uxtb	r4, r4
    afbe:	2200      	movs	r2, #0
    afc0:	4b2f      	ldr	r3, [pc, #188]	; (b080 <MiMAC_SendPacket+0x2fc>)
    afc2:	555a      	strb	r2, [r3, r5]
    for (i = 0; i < MACPayloadLen; i++) // MIC added
    afc4:	ab14      	add	r3, sp, #80	; 0x50
    afc6:	781a      	ldrb	r2, [r3, #0]
    afc8:	2a00      	cmp	r2, #0
    afca:	d054      	beq.n	b076 <MiMAC_SendPacket+0x2f2>
    afcc:	9b00      	ldr	r3, [sp, #0]
    afce:	18a2      	adds	r2, r4, r2
    afd0:	b2d2      	uxtb	r2, r2
	    packet[loc++] = MACPayload[i];
    afd2:	4d2b      	ldr	r5, [pc, #172]	; (b080 <MiMAC_SendPacket+0x2fc>)
    afd4:	1c61      	adds	r1, r4, #1
    afd6:	7818      	ldrb	r0, [r3, #0]
    afd8:	5528      	strb	r0, [r5, r4]
    afda:	3301      	adds	r3, #1
    afdc:	b2cc      	uxtb	r4, r1
    for (i = 0; i < MACPayloadLen; i++) // MIC added
    afde:	4294      	cmp	r4, r2
    afe0:	d1f8      	bne.n	afd4 <MiMAC_SendPacket+0x250>
	packet[loc++] = final_mic_value[0];
    afe2:	4b27      	ldr	r3, [pc, #156]	; (b080 <MiMAC_SendPacket+0x2fc>)
    afe4:	492c      	ldr	r1, [pc, #176]	; (b098 <MiMAC_SendPacket+0x314>)
    afe6:	7808      	ldrb	r0, [r1, #0]
    afe8:	5498      	strb	r0, [r3, r2]
    afea:	1c50      	adds	r0, r2, #1
	packet[loc++] = final_mic_value[1];
    afec:	b2c0      	uxtb	r0, r0
    afee:	784c      	ldrb	r4, [r1, #1]
    aff0:	541c      	strb	r4, [r3, r0]
    aff2:	1c90      	adds	r0, r2, #2
	packet[loc++] = final_mic_value[2];
    aff4:	b2c0      	uxtb	r0, r0
    aff6:	788c      	ldrb	r4, [r1, #2]
    aff8:	541c      	strb	r4, [r3, r0]
    affa:	3203      	adds	r2, #3
	packet[loc++] = final_mic_value[3];
    affc:	b2d2      	uxtb	r2, r2
    affe:	78c9      	ldrb	r1, [r1, #3]
    b000:	5499      	strb	r1, [r3, r2]
    dataPointer = MACPayload;
    b002:	4a26      	ldr	r2, [pc, #152]	; (b09c <MiMAC_SendPacket+0x318>)
    b004:	9900      	ldr	r1, [sp, #0]
    b006:	6011      	str	r1, [r2, #0]
	dataConfCallback = ConfCallback;
    b008:	4a25      	ldr	r2, [pc, #148]	; (b0a0 <MiMAC_SendPacket+0x31c>)
    b00a:	9916      	ldr	r1, [sp, #88]	; 0x58
    b00c:	6011      	str	r1, [r2, #0]
    dataHandle = msghandle;
    b00e:	4a25      	ldr	r2, [pc, #148]	; (b0a4 <MiMAC_SendPacket+0x320>)
    b010:	4651      	mov	r1, sl
    b012:	7011      	strb	r1, [r2, #0]
    phyDataRequest.polledConfirmation = false;
    b014:	a807      	add	r0, sp, #28
    b016:	2200      	movs	r2, #0
    b018:	7002      	strb	r2, [r0, #0]
    phyDataRequest.confirmCallback = PHY_DataConf;
    b01a:	4a23      	ldr	r2, [pc, #140]	; (b0a8 <MiMAC_SendPacket+0x324>)
    b01c:	6082      	str	r2, [r0, #8]
    phyDataRequest.data = packet;
    b01e:	6043      	str	r3, [r0, #4]
    PHY_DataReq(&phyDataRequest);
    b020:	4b22      	ldr	r3, [pc, #136]	; (b0ac <MiMAC_SendPacket+0x328>)
    b022:	4798      	blx	r3
}
    b024:	2001      	movs	r0, #1
    b026:	b00b      	add	sp, #44	; 0x2c
    b028:	bc3c      	pop	{r2, r3, r4, r5}
    b02a:	4690      	mov	r8, r2
    b02c:	4699      	mov	r9, r3
    b02e:	46a2      	mov	sl, r4
    b030:	46ab      	mov	fp, r5
    b032:	bdf0      	pop	{r4, r5, r6, r7, pc}
            if (transParam.altDestAddr)
    b034:	2f00      	cmp	r7, #0
    b036:	d000      	beq.n	b03a <MiMAC_SendPacket+0x2b6>
    b038:	e755      	b.n	aee6 <MiMAC_SendPacket+0x162>
        headerLength = 7;
    b03a:	2300      	movs	r3, #0
					packet[loc++] = transParam.DestAddress[i];
    b03c:	4810      	ldr	r0, [pc, #64]	; (b080 <MiMAC_SendPacket+0x2fc>)
    b03e:	9c02      	ldr	r4, [sp, #8]
    b040:	5ce1      	ldrb	r1, [r4, r3]
    b042:	181a      	adds	r2, r3, r0
    b044:	7191      	strb	r1, [r2, #6]
    b046:	3301      	adds	r3, #1
                for (i = 0; i < 8; i++)
    b048:	2b08      	cmp	r3, #8
    b04a:	d1f9      	bne.n	b040 <MiMAC_SendPacket+0x2bc>
					packet[loc++] = transParam.DestAddress[i];
    b04c:	3306      	adds	r3, #6
    b04e:	e779      	b.n	af44 <MiMAC_SendPacket+0x1c0>
			packet[loc++] = MACInitParams.PAddress[i];
    b050:	4a17      	ldr	r2, [pc, #92]	; (b0b0 <MiMAC_SendPacket+0x32c>)
    b052:	6852      	ldr	r2, [r2, #4]
    b054:	0018      	movs	r0, r3
    b056:	3008      	adds	r0, #8
    b058:	b2c0      	uxtb	r0, r0
    b05a:	4d09      	ldr	r5, [pc, #36]	; (b080 <MiMAC_SendPacket+0x2fc>)
    b05c:	1c5c      	adds	r4, r3, #1
    b05e:	b2e4      	uxtb	r4, r4
    b060:	7811      	ldrb	r1, [r2, #0]
    b062:	54e9      	strb	r1, [r5, r3]
    b064:	3201      	adds	r2, #1
    b066:	0023      	movs	r3, r4
        for (i = 0; i < 8; i++)
    b068:	42a0      	cmp	r0, r4
    b06a:	d1f7      	bne.n	b05c <MiMAC_SendPacket+0x2d8>
    b06c:	e784      	b.n	af78 <MiMAC_SendPacket+0x1f4>
		PDS_Store(PDS_OUTGOING_FRAME_COUNTER_ID);
    b06e:	2001      	movs	r0, #1
    b070:	4b10      	ldr	r3, [pc, #64]	; (b0b4 <MiMAC_SendPacket+0x330>)
    b072:	4798      	blx	r3
    b074:	e7a1      	b.n	afba <MiMAC_SendPacket+0x236>
    for (i = 0; i < MACPayloadLen; i++) // MIC added
    b076:	0022      	movs	r2, r4
    b078:	e7b3      	b.n	afe2 <MiMAC_SendPacket+0x25e>
    b07a:	46c0      	nop			; (mov r8, r8)
    b07c:	20001e00 	.word	0x20001e00
    b080:	20001d24 	.word	0x20001d24
    b084:	0000ffff 	.word	0x0000ffff
    b088:	20001de8 	.word	0x20001de8
    b08c:	0000a9e1 	.word	0x0000a9e1
    b090:	20001d20 	.word	0x20001d20
    b094:	20001da4 	.word	0x20001da4
    b098:	20001dd4 	.word	0x20001dd4
    b09c:	2000036c 	.word	0x2000036c
    b0a0:	20000364 	.word	0x20000364
    b0a4:	20000368 	.word	0x20000368
    b0a8:	0000a865 	.word	0x0000a865
    b0ac:	0000b64d 	.word	0x0000b64d
    b0b0:	20001dac 	.word	0x20001dac
    b0b4:	0000a4ad 	.word	0x0000a4ad

0000b0b8 <MiMAC_DiscardPacket>:
	if (BankIndex < BANK_SIZE)
    b0b8:	4b04      	ldr	r3, [pc, #16]	; (b0cc <MiMAC_DiscardPacket+0x14>)
    b0ba:	781b      	ldrb	r3, [r3, #0]
    b0bc:	2b03      	cmp	r3, #3
    b0be:	d804      	bhi.n	b0ca <MiMAC_DiscardPacket+0x12>
		RxBuffer[BankIndex].PayloadLen = 0;
    b0c0:	224e      	movs	r2, #78	; 0x4e
    b0c2:	4353      	muls	r3, r2
    b0c4:	2100      	movs	r1, #0
    b0c6:	4a02      	ldr	r2, [pc, #8]	; (b0d0 <MiMAC_DiscardPacket+0x18>)
    b0c8:	5499      	strb	r1, [r3, r2]
}
    b0ca:	4770      	bx	lr
    b0cc:	2000000a 	.word	0x2000000a
    b0d0:	20001e1c 	.word	0x20001e1c

0000b0d4 <MiMAC_ReceivedPacket>:
{
    b0d4:	b5f0      	push	{r4, r5, r6, r7, lr}
    b0d6:	46c6      	mov	lr, r8
    b0d8:	b500      	push	{lr}
    b0da:	b082      	sub	sp, #8
	BankIndex = 0xFF;
    b0dc:	22ff      	movs	r2, #255	; 0xff
    b0de:	4bd5      	ldr	r3, [pc, #852]	; (b434 <MiMAC_ReceivedPacket+0x360>)
    b0e0:	701a      	strb	r2, [r3, #0]
		if (RxBuffer[i].PayloadLen > 0)
    b0e2:	4bd5      	ldr	r3, [pc, #852]	; (b438 <MiMAC_ReceivedPacket+0x364>)
    b0e4:	781b      	ldrb	r3, [r3, #0]
    b0e6:	2b00      	cmp	r3, #0
    b0e8:	d000      	beq.n	b0ec <MiMAC_ReceivedPacket+0x18>
    b0ea:	e22d      	b.n	b548 <MiMAC_ReceivedPacket+0x474>
    b0ec:	334e      	adds	r3, #78	; 0x4e
    b0ee:	4ad2      	ldr	r2, [pc, #840]	; (b438 <MiMAC_ReceivedPacket+0x364>)
    b0f0:	5cd3      	ldrb	r3, [r2, r3]
    b0f2:	2b00      	cmp	r3, #0
    b0f4:	d10d      	bne.n	b112 <MiMAC_ReceivedPacket+0x3e>
    b0f6:	339c      	adds	r3, #156	; 0x9c
    b0f8:	5cd3      	ldrb	r3, [r2, r3]
    b0fa:	2b00      	cmp	r3, #0
    b0fc:	d132      	bne.n	b164 <MiMAC_ReceivedPacket+0x90>
    b0fe:	33ea      	adds	r3, #234	; 0xea
    b100:	5cd3      	ldrb	r3, [r2, r3]
	return false;
    b102:	2000      	movs	r0, #0
	for (i = 0; i < BANK_SIZE; i++)
    b104:	2103      	movs	r1, #3
		if (RxBuffer[i].PayloadLen > 0)
    b106:	2b00      	cmp	r3, #0
    b108:	d104      	bne.n	b114 <MiMAC_ReceivedPacket+0x40>
}
    b10a:	b002      	add	sp, #8
    b10c:	bc04      	pop	{r2}
    b10e:	4690      	mov	r8, r2
    b110:	bdf0      	pop	{r4, r5, r6, r7, pc}
	for (i = 0; i < BANK_SIZE; i++)
    b112:	2101      	movs	r1, #1
			BankIndex = i;
    b114:	4bc7      	ldr	r3, [pc, #796]	; (b434 <MiMAC_ReceivedPacket+0x360>)
    b116:	7019      	strb	r1, [r3, #0]
	return false;
    b118:	2000      	movs	r0, #0
	if (BankIndex < BANK_SIZE)
    b11a:	2903      	cmp	r1, #3
    b11c:	d8f5      	bhi.n	b10a <MiMAC_ReceivedPacket+0x36>
		if ((RxBuffer[BankIndex].Payload[0] & 0x40) == 0)
    b11e:	000a      	movs	r2, r1
    b120:	204e      	movs	r0, #78	; 0x4e
    b122:	4348      	muls	r0, r1
    b124:	4bc4      	ldr	r3, [pc, #784]	; (b438 <MiMAC_ReceivedPacket+0x364>)
    b126:	181b      	adds	r3, r3, r0
    b128:	785d      	ldrb	r5, [r3, #1]
    b12a:	2440      	movs	r4, #64	; 0x40
    b12c:	4025      	ands	r5, r4
		MACRxPacket.flags.Val = 0;
    b12e:	48c3      	ldr	r0, [pc, #780]	; (b43c <MiMAC_ReceivedPacket+0x368>)
    b130:	2400      	movs	r4, #0
    b132:	7004      	strb	r4, [r0, #0]
		MACRxPacket.altSourceAddress = false;
    b134:	73c4      	strb	r4, [r0, #15]
		MACRxPacket.SourcePANID.Val = 0xFFFF;
    b136:	3c01      	subs	r4, #1
    b138:	8204      	strh	r4, [r0, #16]
		addrMode = RxBuffer[BankIndex].Payload[1] & 0xCC;
    b13a:	789b      	ldrb	r3, [r3, #2]
    b13c:	2033      	movs	r0, #51	; 0x33
    b13e:	4383      	bics	r3, r0
		switch (addrMode)
    b140:	b2d8      	uxtb	r0, r3
    b142:	2888      	cmp	r0, #136	; 0x88
    b144:	d100      	bne.n	b148 <MiMAC_ReceivedPacket+0x74>
    b146:	e0e6      	b.n	b316 <MiMAC_ReceivedPacket+0x242>
    b148:	d90e      	bls.n	b168 <MiMAC_ReceivedPacket+0x94>
    b14a:	b2d8      	uxtb	r0, r3
    b14c:	28c8      	cmp	r0, #200	; 0xc8
    b14e:	d04c      	beq.n	b1ea <MiMAC_ReceivedPacket+0x116>
    b150:	28cc      	cmp	r0, #204	; 0xcc
    b152:	d100      	bne.n	b156 <MiMAC_ReceivedPacket+0x82>
    b154:	e0ae      	b.n	b2b4 <MiMAC_ReceivedPacket+0x1e0>
    b156:	288c      	cmp	r0, #140	; 0x8c
    b158:	d100      	bne.n	b15c <MiMAC_ReceivedPacket+0x88>
    b15a:	e124      	b.n	b3a6 <MiMAC_ReceivedPacket+0x2d2>
			MiMAC_DiscardPacket();
    b15c:	4bb8      	ldr	r3, [pc, #736]	; (b440 <MiMAC_ReceivedPacket+0x36c>)
    b15e:	4798      	blx	r3
			return false;
    b160:	2000      	movs	r0, #0
    b162:	e7d2      	b.n	b10a <MiMAC_ReceivedPacket+0x36>
	for (i = 0; i < BANK_SIZE; i++)
    b164:	2102      	movs	r1, #2
    b166:	e7d5      	b.n	b114 <MiMAC_ReceivedPacket+0x40>
		switch (addrMode)
    b168:	2b08      	cmp	r3, #8
    b16a:	d100      	bne.n	b16e <MiMAC_ReceivedPacket+0x9a>
    b16c:	e14f      	b.n	b40e <MiMAC_ReceivedPacket+0x33a>
    b16e:	2880      	cmp	r0, #128	; 0x80
    b170:	d1f4      	bne.n	b15c <MiMAC_ReceivedPacket+0x88>
				MACRxPacket.flags.bits.broadcast = 1;
    b172:	48b2      	ldr	r0, [pc, #712]	; (b43c <MiMAC_ReceivedPacket+0x368>)
    b174:	7803      	ldrb	r3, [r0, #0]
    b176:	2404      	movs	r4, #4
    b178:	4323      	orrs	r3, r4
				MACRxPacket.flags.bits.sourcePrsnt = 1;
    b17a:	2480      	movs	r4, #128	; 0x80
    b17c:	4264      	negs	r4, r4
    b17e:	4323      	orrs	r3, r4
    b180:	7003      	strb	r3, [r0, #0]
				MACRxPacket.altSourceAddress = true;
    b182:	2301      	movs	r3, #1
    b184:	73c3      	strb	r3, [r0, #15]
				MACRxPacket.SourcePANID.v[0] = RxBuffer[BankIndex].Payload[3];
    b186:	4cac      	ldr	r4, [pc, #688]	; (b438 <MiMAC_ReceivedPacket+0x364>)
    b188:	334d      	adds	r3, #77	; 0x4d
    b18a:	435a      	muls	r2, r3
    b18c:	18a5      	adds	r5, r4, r2
    b18e:	792e      	ldrb	r6, [r5, #4]
    b190:	7406      	strb	r6, [r0, #16]
				MACRxPacket.SourcePANID.v[1] = RxBuffer[BankIndex].Payload[4];
    b192:	796d      	ldrb	r5, [r5, #5]
    b194:	7445      	strb	r5, [r0, #17]
    b196:	4359      	muls	r1, r3
				MACRxPacket.SourceAddress = &(RxBuffer[BankIndex].Payload[5]);
    b198:	1d8b      	adds	r3, r1, #6
    b19a:	191b      	adds	r3, r3, r4
    b19c:	6043      	str	r3, [r0, #4]
				MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 11;
    b19e:	5d13      	ldrb	r3, [r2, r4]
    b1a0:	3b0b      	subs	r3, #11
    b1a2:	7303      	strb	r3, [r0, #12]
				MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[7]);
    b1a4:	3108      	adds	r1, #8
    b1a6:	1909      	adds	r1, r1, r4
    b1a8:	6081      	str	r1, [r0, #8]
		if (RxBuffer[BankIndex].Payload[0] & 0x08)
    b1aa:	4ba2      	ldr	r3, [pc, #648]	; (b434 <MiMAC_ReceivedPacket+0x360>)
    b1ac:	781a      	ldrb	r2, [r3, #0]
    b1ae:	234e      	movs	r3, #78	; 0x4e
    b1b0:	435a      	muls	r2, r3
    b1b2:	4ba1      	ldr	r3, [pc, #644]	; (b438 <MiMAC_ReceivedPacket+0x364>)
    b1b4:	189b      	adds	r3, r3, r2
    b1b6:	785b      	ldrb	r3, [r3, #1]
    b1b8:	071b      	lsls	r3, r3, #28
    b1ba:	d500      	bpl.n	b1be <MiMAC_ReceivedPacket+0xea>
    b1bc:	e153      	b.n	b466 <MiMAC_ReceivedPacket+0x392>
		switch (RxBuffer[BankIndex].Payload[0] & 0x07) // check frame type
    b1be:	4b9d      	ldr	r3, [pc, #628]	; (b434 <MiMAC_ReceivedPacket+0x360>)
    b1c0:	7818      	ldrb	r0, [r3, #0]
    b1c2:	214e      	movs	r1, #78	; 0x4e
    b1c4:	4341      	muls	r1, r0
    b1c6:	4a9c      	ldr	r2, [pc, #624]	; (b438 <MiMAC_ReceivedPacket+0x364>)
    b1c8:	1852      	adds	r2, r2, r1
    b1ca:	7852      	ldrb	r2, [r2, #1]
    b1cc:	2307      	movs	r3, #7
    b1ce:	4013      	ands	r3, r2
    b1d0:	2b01      	cmp	r3, #1
    b1d2:	d100      	bne.n	b1d6 <MiMAC_ReceivedPacket+0x102>
    b1d4:	e197      	b.n	b506 <MiMAC_ReceivedPacket+0x432>
    b1d6:	2b00      	cmp	r3, #0
    b1d8:	d100      	bne.n	b1dc <MiMAC_ReceivedPacket+0x108>
    b1da:	e1af      	b.n	b53c <MiMAC_ReceivedPacket+0x468>
    b1dc:	2b03      	cmp	r3, #3
    b1de:	d100      	bne.n	b1e2 <MiMAC_ReceivedPacket+0x10e>
    b1e0:	e1a4      	b.n	b52c <MiMAC_ReceivedPacket+0x458>
			MiMAC_DiscardPacket();
    b1e2:	4b97      	ldr	r3, [pc, #604]	; (b440 <MiMAC_ReceivedPacket+0x36c>)
    b1e4:	4798      	blx	r3
			return false;
    b1e6:	2000      	movs	r0, #0
    b1e8:	e78f      	b.n	b10a <MiMAC_ReceivedPacket+0x36>
			if (RxBuffer[BankIndex].Payload[5] == 0xFF && RxBuffer[BankIndex].Payload[6] == 0xFF)
    b1ea:	204e      	movs	r0, #78	; 0x4e
    b1ec:	4348      	muls	r0, r1
    b1ee:	4b92      	ldr	r3, [pc, #584]	; (b438 <MiMAC_ReceivedPacket+0x364>)
    b1f0:	181b      	adds	r3, r3, r0
    b1f2:	799b      	ldrb	r3, [r3, #6]
    b1f4:	2bff      	cmp	r3, #255	; 0xff
    b1f6:	d03b      	beq.n	b270 <MiMAC_ReceivedPacket+0x19c>
			MACRxPacket.flags.bits.sourcePrsnt = 1;
    b1f8:	4890      	ldr	r0, [pc, #576]	; (b43c <MiMAC_ReceivedPacket+0x368>)
    b1fa:	7804      	ldrb	r4, [r0, #0]
    b1fc:	2380      	movs	r3, #128	; 0x80
    b1fe:	425b      	negs	r3, r3
    b200:	4323      	orrs	r3, r4
    b202:	7003      	strb	r3, [r0, #0]
			if (bIntraPAN) // check if it is intraPAN
    b204:	2d00      	cmp	r5, #0
    b206:	d040      	beq.n	b28a <MiMAC_ReceivedPacket+0x1b6>
				MACRxPacket.SourcePANID.v[0] = RxBuffer[BankIndex].Payload[3];
    b208:	4c8b      	ldr	r4, [pc, #556]	; (b438 <MiMAC_ReceivedPacket+0x364>)
    b20a:	234e      	movs	r3, #78	; 0x4e
    b20c:	435a      	muls	r2, r3
    b20e:	18a5      	adds	r5, r4, r2
    b210:	792e      	ldrb	r6, [r5, #4]
    b212:	7406      	strb	r6, [r0, #16]
				MACRxPacket.SourcePANID.v[1] = RxBuffer[BankIndex].Payload[4];
    b214:	796d      	ldrb	r5, [r5, #5]
    b216:	7445      	strb	r5, [r0, #17]
    b218:	4359      	muls	r1, r3
				MACRxPacket.SourceAddress = &(RxBuffer[BankIndex].Payload[7]);
    b21a:	000b      	movs	r3, r1
    b21c:	3308      	adds	r3, #8
    b21e:	191b      	adds	r3, r3, r4
    b220:	6043      	str	r3, [r0, #4]
				MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 19;
    b222:	5d13      	ldrb	r3, [r2, r4]
    b224:	3b13      	subs	r3, #19
    b226:	7303      	strb	r3, [r0, #12]
				MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[15]);
    b228:	3110      	adds	r1, #16
    b22a:	1909      	adds	r1, r1, r4
    b22c:	6081      	str	r1, [r0, #8]
		if (RxBuffer[BankIndex].Payload[0] & 0x08)
    b22e:	4b81      	ldr	r3, [pc, #516]	; (b434 <MiMAC_ReceivedPacket+0x360>)
    b230:	781a      	ldrb	r2, [r3, #0]
    b232:	234e      	movs	r3, #78	; 0x4e
    b234:	435a      	muls	r2, r3
    b236:	4b80      	ldr	r3, [pc, #512]	; (b438 <MiMAC_ReceivedPacket+0x364>)
    b238:	189b      	adds	r3, r3, r2
    b23a:	785b      	ldrb	r3, [r3, #1]
    b23c:	071b      	lsls	r3, r3, #28
    b23e:	d5be      	bpl.n	b1be <MiMAC_ReceivedPacket+0xea>
			FrameCounter.v[0] = MACRxPacket.Payload[0];
    b240:	4b7e      	ldr	r3, [pc, #504]	; (b43c <MiMAC_ReceivedPacket+0x368>)
    b242:	689b      	ldr	r3, [r3, #8]
			FrameCounter.v[1] = MACRxPacket.Payload[1];
    b244:	785a      	ldrb	r2, [r3, #1]
    b246:	0212      	lsls	r2, r2, #8
    b248:	7819      	ldrb	r1, [r3, #0]
    b24a:	4311      	orrs	r1, r2
    b24c:	4688      	mov	r8, r1
			FrameCounter.v[2] = MACRxPacket.Payload[2];
    b24e:	789a      	ldrb	r2, [r3, #2]
    b250:	0412      	lsls	r2, r2, #16
    b252:	497c      	ldr	r1, [pc, #496]	; (b444 <MiMAC_ReceivedPacket+0x370>)
    b254:	4640      	mov	r0, r8
    b256:	4001      	ands	r1, r0
    b258:	4311      	orrs	r1, r2
			FrameCounter.v[3] = MACRxPacket.Payload[3];
    b25a:	78db      	ldrb	r3, [r3, #3]
    b25c:	061b      	lsls	r3, r3, #24
    b25e:	020a      	lsls	r2, r1, #8
    b260:	0a12      	lsrs	r2, r2, #8
    b262:	431a      	orrs	r2, r3
    b264:	4690      	mov	r8, r2
    b266:	2600      	movs	r6, #0
			for (i = 0; i < CONNECTION_SIZE; i++)
    b268:	2400      	movs	r4, #0
				if ((defaultParamsRomOrRam.ConnectionTable[i].status.bits.isValid) &&
    b26a:	4f77      	ldr	r7, [pc, #476]	; (b448 <MiMAC_ReceivedPacket+0x374>)
				isSameAddress(defaultParamsRomOrRam.ConnectionTable[i].Address, MACRxPacket.SourceAddress))
    b26c:	4d73      	ldr	r5, [pc, #460]	; (b43c <MiMAC_ReceivedPacket+0x368>)
    b26e:	e103      	b.n	b478 <MiMAC_ReceivedPacket+0x3a4>
			if (RxBuffer[BankIndex].Payload[5] == 0xFF && RxBuffer[BankIndex].Payload[6] == 0xFF)
    b270:	204e      	movs	r0, #78	; 0x4e
    b272:	4348      	muls	r0, r1
    b274:	4b70      	ldr	r3, [pc, #448]	; (b438 <MiMAC_ReceivedPacket+0x364>)
    b276:	181b      	adds	r3, r3, r0
    b278:	79db      	ldrb	r3, [r3, #7]
    b27a:	2bff      	cmp	r3, #255	; 0xff
    b27c:	d1bc      	bne.n	b1f8 <MiMAC_ReceivedPacket+0x124>
				MACRxPacket.flags.bits.broadcast = 1;
    b27e:	486f      	ldr	r0, [pc, #444]	; (b43c <MiMAC_ReceivedPacket+0x368>)
    b280:	7803      	ldrb	r3, [r0, #0]
    b282:	2404      	movs	r4, #4
    b284:	4323      	orrs	r3, r4
    b286:	7003      	strb	r3, [r0, #0]
    b288:	e7b6      	b.n	b1f8 <MiMAC_ReceivedPacket+0x124>
				MACRxPacket.SourcePANID.v[0] = RxBuffer[BankIndex].Payload[7];
    b28a:	486c      	ldr	r0, [pc, #432]	; (b43c <MiMAC_ReceivedPacket+0x368>)
    b28c:	4c6a      	ldr	r4, [pc, #424]	; (b438 <MiMAC_ReceivedPacket+0x364>)
    b28e:	234e      	movs	r3, #78	; 0x4e
    b290:	435a      	muls	r2, r3
    b292:	18a5      	adds	r5, r4, r2
    b294:	7a2e      	ldrb	r6, [r5, #8]
    b296:	7406      	strb	r6, [r0, #16]
				MACRxPacket.SourcePANID.v[1] = RxBuffer[BankIndex].Payload[8];
    b298:	7a6d      	ldrb	r5, [r5, #9]
    b29a:	7445      	strb	r5, [r0, #17]
    b29c:	4359      	muls	r1, r3
				MACRxPacket.SourceAddress = &(RxBuffer[BankIndex].Payload[9]);
    b29e:	000b      	movs	r3, r1
    b2a0:	330a      	adds	r3, #10
    b2a2:	191b      	adds	r3, r3, r4
    b2a4:	6043      	str	r3, [r0, #4]
				MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 21;
    b2a6:	5d13      	ldrb	r3, [r2, r4]
    b2a8:	3b15      	subs	r3, #21
    b2aa:	7303      	strb	r3, [r0, #12]
				MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[17]);
    b2ac:	3112      	adds	r1, #18
    b2ae:	1909      	adds	r1, r1, r4
    b2b0:	6081      	str	r1, [r0, #8]
    b2b2:	e7bc      	b.n	b22e <MiMAC_ReceivedPacket+0x15a>
			MACRxPacket.flags.bits.sourcePrsnt = 1;
    b2b4:	4861      	ldr	r0, [pc, #388]	; (b43c <MiMAC_ReceivedPacket+0x368>)
    b2b6:	7804      	ldrb	r4, [r0, #0]
    b2b8:	2380      	movs	r3, #128	; 0x80
    b2ba:	425b      	negs	r3, r3
    b2bc:	4323      	orrs	r3, r4
    b2be:	7003      	strb	r3, [r0, #0]
			if (bIntraPAN) // check if it is intraPAN
    b2c0:	2d00      	cmp	r5, #0
    b2c2:	d013      	beq.n	b2ec <MiMAC_ReceivedPacket+0x218>
				MACRxPacket.SourcePANID.v[0] = RxBuffer[BankIndex].Payload[3];
    b2c4:	4c5c      	ldr	r4, [pc, #368]	; (b438 <MiMAC_ReceivedPacket+0x364>)
    b2c6:	234e      	movs	r3, #78	; 0x4e
    b2c8:	435a      	muls	r2, r3
    b2ca:	18a5      	adds	r5, r4, r2
    b2cc:	792e      	ldrb	r6, [r5, #4]
    b2ce:	7406      	strb	r6, [r0, #16]
				MACRxPacket.SourcePANID.v[1] = RxBuffer[BankIndex].Payload[4];
    b2d0:	796d      	ldrb	r5, [r5, #5]
    b2d2:	7445      	strb	r5, [r0, #17]
    b2d4:	4359      	muls	r1, r3
				MACRxPacket.SourceAddress = &(RxBuffer[BankIndex].Payload[13]);
    b2d6:	000b      	movs	r3, r1
    b2d8:	330e      	adds	r3, #14
    b2da:	191b      	adds	r3, r3, r4
    b2dc:	6043      	str	r3, [r0, #4]
				MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 25;
    b2de:	5d13      	ldrb	r3, [r2, r4]
    b2e0:	3b19      	subs	r3, #25
    b2e2:	7303      	strb	r3, [r0, #12]
				MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[21]);
    b2e4:	3116      	adds	r1, #22
    b2e6:	1909      	adds	r1, r1, r4
    b2e8:	6081      	str	r1, [r0, #8]
    b2ea:	e7a0      	b.n	b22e <MiMAC_ReceivedPacket+0x15a>
				MACRxPacket.SourcePANID.v[0] = RxBuffer[BankIndex].Payload[13];
    b2ec:	4853      	ldr	r0, [pc, #332]	; (b43c <MiMAC_ReceivedPacket+0x368>)
    b2ee:	4c52      	ldr	r4, [pc, #328]	; (b438 <MiMAC_ReceivedPacket+0x364>)
    b2f0:	234e      	movs	r3, #78	; 0x4e
    b2f2:	435a      	muls	r2, r3
    b2f4:	18a5      	adds	r5, r4, r2
    b2f6:	7bae      	ldrb	r6, [r5, #14]
    b2f8:	7406      	strb	r6, [r0, #16]
				MACRxPacket.SourcePANID.v[1] = RxBuffer[BankIndex].Payload[14];
    b2fa:	7bed      	ldrb	r5, [r5, #15]
    b2fc:	7445      	strb	r5, [r0, #17]
    b2fe:	4359      	muls	r1, r3
				MACRxPacket.SourceAddress = &(RxBuffer[BankIndex].Payload[15]);
    b300:	000b      	movs	r3, r1
    b302:	3310      	adds	r3, #16
    b304:	191b      	adds	r3, r3, r4
    b306:	6043      	str	r3, [r0, #4]
				MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 27;
    b308:	5d13      	ldrb	r3, [r2, r4]
    b30a:	3b1b      	subs	r3, #27
    b30c:	7303      	strb	r3, [r0, #12]
				MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[23]);
    b30e:	3118      	adds	r1, #24
    b310:	1909      	adds	r1, r1, r4
    b312:	6081      	str	r1, [r0, #8]
    b314:	e78b      	b.n	b22e <MiMAC_ReceivedPacket+0x15a>
				if (RxBuffer[BankIndex].Payload[5] == 0xFF && RxBuffer[BankIndex].Payload[6] == 0xFF)
    b316:	204e      	movs	r0, #78	; 0x4e
    b318:	4348      	muls	r0, r1
    b31a:	4b47      	ldr	r3, [pc, #284]	; (b438 <MiMAC_ReceivedPacket+0x364>)
    b31c:	181b      	adds	r3, r3, r0
    b31e:	799b      	ldrb	r3, [r3, #6]
    b320:	2bff      	cmp	r3, #255	; 0xff
    b322:	d01e      	beq.n	b362 <MiMAC_ReceivedPacket+0x28e>
				MACRxPacket.flags.bits.sourcePrsnt = 1;
    b324:	4b45      	ldr	r3, [pc, #276]	; (b43c <MiMAC_ReceivedPacket+0x368>)
    b326:	781c      	ldrb	r4, [r3, #0]
    b328:	2080      	movs	r0, #128	; 0x80
    b32a:	4240      	negs	r0, r0
    b32c:	4320      	orrs	r0, r4
    b32e:	7018      	strb	r0, [r3, #0]
				MACRxPacket.altSourceAddress = true;
    b330:	2001      	movs	r0, #1
    b332:	73d8      	strb	r0, [r3, #15]
				if (bIntraPAN == false)
    b334:	2d00      	cmp	r5, #0
    b336:	d121      	bne.n	b37c <MiMAC_ReceivedPacket+0x2a8>
					MACRxPacket.SourcePANID.v[0] = RxBuffer[BankIndex].Payload[7];
    b338:	0018      	movs	r0, r3
    b33a:	4c3f      	ldr	r4, [pc, #252]	; (b438 <MiMAC_ReceivedPacket+0x364>)
    b33c:	234e      	movs	r3, #78	; 0x4e
    b33e:	435a      	muls	r2, r3
    b340:	18a5      	adds	r5, r4, r2
    b342:	7a2e      	ldrb	r6, [r5, #8]
    b344:	7406      	strb	r6, [r0, #16]
					MACRxPacket.SourcePANID.v[1] = RxBuffer[BankIndex].Payload[8];
    b346:	7a6d      	ldrb	r5, [r5, #9]
    b348:	7445      	strb	r5, [r0, #17]
    b34a:	4359      	muls	r1, r3
					MACRxPacket.SourceAddress = &(RxBuffer[BankIndex].Payload[9]);
    b34c:	000b      	movs	r3, r1
    b34e:	330a      	adds	r3, #10
    b350:	191b      	adds	r3, r3, r4
    b352:	6043      	str	r3, [r0, #4]
					MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 15;
    b354:	5d13      	ldrb	r3, [r2, r4]
    b356:	3b0f      	subs	r3, #15
    b358:	7303      	strb	r3, [r0, #12]
					MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[11]);
    b35a:	310c      	adds	r1, #12
    b35c:	1909      	adds	r1, r1, r4
    b35e:	6081      	str	r1, [r0, #8]
    b360:	e723      	b.n	b1aa <MiMAC_ReceivedPacket+0xd6>
				if (RxBuffer[BankIndex].Payload[5] == 0xFF && RxBuffer[BankIndex].Payload[6] == 0xFF)
    b362:	204e      	movs	r0, #78	; 0x4e
    b364:	4348      	muls	r0, r1
    b366:	4b34      	ldr	r3, [pc, #208]	; (b438 <MiMAC_ReceivedPacket+0x364>)
    b368:	181b      	adds	r3, r3, r0
    b36a:	79db      	ldrb	r3, [r3, #7]
    b36c:	2bff      	cmp	r3, #255	; 0xff
    b36e:	d1d9      	bne.n	b324 <MiMAC_ReceivedPacket+0x250>
					MACRxPacket.flags.bits.broadcast = 1;
    b370:	4832      	ldr	r0, [pc, #200]	; (b43c <MiMAC_ReceivedPacket+0x368>)
    b372:	7803      	ldrb	r3, [r0, #0]
    b374:	2404      	movs	r4, #4
    b376:	4323      	orrs	r3, r4
    b378:	7003      	strb	r3, [r0, #0]
    b37a:	e7d3      	b.n	b324 <MiMAC_ReceivedPacket+0x250>
					MACRxPacket.SourcePANID.v[0] = RxBuffer[BankIndex].Payload[3];
    b37c:	482f      	ldr	r0, [pc, #188]	; (b43c <MiMAC_ReceivedPacket+0x368>)
    b37e:	4c2e      	ldr	r4, [pc, #184]	; (b438 <MiMAC_ReceivedPacket+0x364>)
    b380:	234e      	movs	r3, #78	; 0x4e
    b382:	435a      	muls	r2, r3
    b384:	18a5      	adds	r5, r4, r2
    b386:	792e      	ldrb	r6, [r5, #4]
    b388:	7406      	strb	r6, [r0, #16]
					MACRxPacket.SourcePANID.v[1] = RxBuffer[BankIndex].Payload[4];
    b38a:	796d      	ldrb	r5, [r5, #5]
    b38c:	7445      	strb	r5, [r0, #17]
    b38e:	4359      	muls	r1, r3
					MACRxPacket.SourceAddress = &(RxBuffer[BankIndex].Payload[7]);
    b390:	000b      	movs	r3, r1
    b392:	3308      	adds	r3, #8
    b394:	191b      	adds	r3, r3, r4
    b396:	6043      	str	r3, [r0, #4]
					MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 13;
    b398:	5d13      	ldrb	r3, [r2, r4]
    b39a:	3b0d      	subs	r3, #13
    b39c:	7303      	strb	r3, [r0, #12]
					MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[9]);
    b39e:	310a      	adds	r1, #10
    b3a0:	1909      	adds	r1, r1, r4
    b3a2:	6081      	str	r1, [r0, #8]
    b3a4:	e701      	b.n	b1aa <MiMAC_ReceivedPacket+0xd6>
				MACRxPacket.flags.bits.sourcePrsnt = 1;
    b3a6:	4b25      	ldr	r3, [pc, #148]	; (b43c <MiMAC_ReceivedPacket+0x368>)
    b3a8:	781c      	ldrb	r4, [r3, #0]
    b3aa:	2080      	movs	r0, #128	; 0x80
    b3ac:	4240      	negs	r0, r0
    b3ae:	4320      	orrs	r0, r4
    b3b0:	7018      	strb	r0, [r3, #0]
				MACRxPacket.altSourceAddress = true;
    b3b2:	2001      	movs	r0, #1
    b3b4:	73d8      	strb	r0, [r3, #15]
				if (bIntraPAN) // check if it is intraPAN
    b3b6:	2d00      	cmp	r5, #0
    b3b8:	d014      	beq.n	b3e4 <MiMAC_ReceivedPacket+0x310>
					MACRxPacket.SourcePANID.v[0] = RxBuffer[BankIndex].Payload[3];
    b3ba:	0018      	movs	r0, r3
    b3bc:	4c1e      	ldr	r4, [pc, #120]	; (b438 <MiMAC_ReceivedPacket+0x364>)
    b3be:	234e      	movs	r3, #78	; 0x4e
    b3c0:	435a      	muls	r2, r3
    b3c2:	18a5      	adds	r5, r4, r2
    b3c4:	792e      	ldrb	r6, [r5, #4]
    b3c6:	7406      	strb	r6, [r0, #16]
					MACRxPacket.SourcePANID.v[1] = RxBuffer[BankIndex].Payload[4];
    b3c8:	796d      	ldrb	r5, [r5, #5]
    b3ca:	7445      	strb	r5, [r0, #17]
    b3cc:	4359      	muls	r1, r3
					MACRxPacket.SourceAddress = &(RxBuffer[BankIndex].Payload[12]);
    b3ce:	000b      	movs	r3, r1
    b3d0:	330d      	adds	r3, #13
    b3d2:	191b      	adds	r3, r3, r4
    b3d4:	6043      	str	r3, [r0, #4]
					MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 19;
    b3d6:	5d13      	ldrb	r3, [r2, r4]
    b3d8:	3b13      	subs	r3, #19
    b3da:	7303      	strb	r3, [r0, #12]
					MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[15]);
    b3dc:	3110      	adds	r1, #16
    b3de:	1909      	adds	r1, r1, r4
    b3e0:	6081      	str	r1, [r0, #8]
    b3e2:	e6e2      	b.n	b1aa <MiMAC_ReceivedPacket+0xd6>
					MACRxPacket.SourcePANID.v[0] = RxBuffer[BankIndex].Payload[12];
    b3e4:	4815      	ldr	r0, [pc, #84]	; (b43c <MiMAC_ReceivedPacket+0x368>)
    b3e6:	4c14      	ldr	r4, [pc, #80]	; (b438 <MiMAC_ReceivedPacket+0x364>)
    b3e8:	234e      	movs	r3, #78	; 0x4e
    b3ea:	435a      	muls	r2, r3
    b3ec:	18a5      	adds	r5, r4, r2
    b3ee:	7b6e      	ldrb	r6, [r5, #13]
    b3f0:	7406      	strb	r6, [r0, #16]
					MACRxPacket.SourcePANID.v[1] = RxBuffer[BankIndex].Payload[13];
    b3f2:	7bad      	ldrb	r5, [r5, #14]
    b3f4:	7445      	strb	r5, [r0, #17]
    b3f6:	4359      	muls	r1, r3
					MACRxPacket.SourceAddress = &(RxBuffer[BankIndex].Payload[14]);
    b3f8:	000b      	movs	r3, r1
    b3fa:	330f      	adds	r3, #15
    b3fc:	191b      	adds	r3, r3, r4
    b3fe:	6043      	str	r3, [r0, #4]
					MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 21;
    b400:	5d13      	ldrb	r3, [r2, r4]
    b402:	3b15      	subs	r3, #21
    b404:	7303      	strb	r3, [r0, #12]
					MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[17]);
    b406:	3112      	adds	r1, #18
    b408:	1909      	adds	r1, r1, r4
    b40a:	6081      	str	r1, [r0, #8]
    b40c:	e6cd      	b.n	b1aa <MiMAC_ReceivedPacket+0xd6>
				if (RxBuffer[BankIndex].Payload[5] == 0xFF && RxBuffer[BankIndex].Payload[6] == 0xFF)
    b40e:	204e      	movs	r0, #78	; 0x4e
    b410:	4348      	muls	r0, r1
    b412:	4b09      	ldr	r3, [pc, #36]	; (b438 <MiMAC_ReceivedPacket+0x364>)
    b414:	181b      	adds	r3, r3, r0
    b416:	799b      	ldrb	r3, [r3, #6]
    b418:	2bff      	cmp	r3, #255	; 0xff
    b41a:	d017      	beq.n	b44c <MiMAC_ReceivedPacket+0x378>
				MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 10;
    b41c:	4807      	ldr	r0, [pc, #28]	; (b43c <MiMAC_ReceivedPacket+0x368>)
    b41e:	4c06      	ldr	r4, [pc, #24]	; (b438 <MiMAC_ReceivedPacket+0x364>)
    b420:	234e      	movs	r3, #78	; 0x4e
    b422:	435a      	muls	r2, r3
    b424:	5d12      	ldrb	r2, [r2, r4]
    b426:	3a0a      	subs	r2, #10
    b428:	7302      	strb	r2, [r0, #12]
				MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[7]);
    b42a:	434b      	muls	r3, r1
    b42c:	3308      	adds	r3, #8
    b42e:	191b      	adds	r3, r3, r4
    b430:	6083      	str	r3, [r0, #8]
			break;
    b432:	e6ba      	b.n	b1aa <MiMAC_ReceivedPacket+0xd6>
    b434:	2000000a 	.word	0x2000000a
    b438:	20001e1c 	.word	0x20001e1c
    b43c:	20001f70 	.word	0x20001f70
    b440:	0000b0b9 	.word	0x0000b0b9
    b444:	ff00ffff 	.word	0xff00ffff
    b448:	20000024 	.word	0x20000024
				if (RxBuffer[BankIndex].Payload[5] == 0xFF && RxBuffer[BankIndex].Payload[6] == 0xFF)
    b44c:	204e      	movs	r0, #78	; 0x4e
    b44e:	4348      	muls	r0, r1
    b450:	4b40      	ldr	r3, [pc, #256]	; (b554 <MiMAC_ReceivedPacket+0x480>)
    b452:	181b      	adds	r3, r3, r0
    b454:	79db      	ldrb	r3, [r3, #7]
    b456:	2bff      	cmp	r3, #255	; 0xff
    b458:	d1e0      	bne.n	b41c <MiMAC_ReceivedPacket+0x348>
					MACRxPacket.flags.bits.broadcast = 1;
    b45a:	483f      	ldr	r0, [pc, #252]	; (b558 <MiMAC_ReceivedPacket+0x484>)
    b45c:	7803      	ldrb	r3, [r0, #0]
    b45e:	2404      	movs	r4, #4
    b460:	4323      	orrs	r3, r4
    b462:	7003      	strb	r3, [r0, #0]
    b464:	e7da      	b.n	b41c <MiMAC_ReceivedPacket+0x348>
				MiMAC_DiscardPacket();
    b466:	4b3d      	ldr	r3, [pc, #244]	; (b55c <MiMAC_ReceivedPacket+0x488>)
    b468:	4798      	blx	r3
				return false;
    b46a:	2000      	movs	r0, #0
    b46c:	e64d      	b.n	b10a <MiMAC_ReceivedPacket+0x36>
			for (i = 0; i < CONNECTION_SIZE; i++)
    b46e:	3401      	adds	r4, #1
    b470:	b2e4      	uxtb	r4, r4
    b472:	3610      	adds	r6, #16
    b474:	2c14      	cmp	r4, #20
    b476:	d011      	beq.n	b49c <MiMAC_ReceivedPacket+0x3c8>
				if ((defaultParamsRomOrRam.ConnectionTable[i].status.bits.isValid) &&
    b478:	683b      	ldr	r3, [r7, #0]
    b47a:	1998      	adds	r0, r3, r6
    b47c:	7b03      	ldrb	r3, [r0, #12]
    b47e:	2b7f      	cmp	r3, #127	; 0x7f
    b480:	d9f5      	bls.n	b46e <MiMAC_ReceivedPacket+0x39a>
				isSameAddress(defaultParamsRomOrRam.ConnectionTable[i].Address, MACRxPacket.SourceAddress))
    b482:	3004      	adds	r0, #4
    b484:	6869      	ldr	r1, [r5, #4]
    b486:	4b36      	ldr	r3, [pc, #216]	; (b560 <MiMAC_ReceivedPacket+0x48c>)
    b488:	4798      	blx	r3
				if ((defaultParamsRomOrRam.ConnectionTable[i].status.bits.isValid) &&
    b48a:	2800      	cmp	r0, #0
    b48c:	d0ef      	beq.n	b46e <MiMAC_ReceivedPacket+0x39a>
            if (i < CONNECTION_SIZE && IncomingFrameCounter[i].Val >= FrameCounter.Val)
    b48e:	2c13      	cmp	r4, #19
    b490:	d804      	bhi.n	b49c <MiMAC_ReceivedPacket+0x3c8>
    b492:	00a3      	lsls	r3, r4, #2
    b494:	4a33      	ldr	r2, [pc, #204]	; (b564 <MiMAC_ReceivedPacket+0x490>)
    b496:	589b      	ldr	r3, [r3, r2]
    b498:	4543      	cmp	r3, r8
    b49a:	d22e      	bcs.n	b4fa <MiMAC_ReceivedPacket+0x426>
			MACRxPacket.PayloadLen -= 5;  // used to 5 for frame counter now -4 also added for MIC integrity
    b49c:	492e      	ldr	r1, [pc, #184]	; (b558 <MiMAC_ReceivedPacket+0x484>)
    b49e:	7b0b      	ldrb	r3, [r1, #12]
    b4a0:	3b05      	subs	r3, #5
    b4a2:	b2db      	uxtb	r3, r3
    b4a4:	730b      	strb	r3, [r1, #12]
			received_mic_values[0] = MACRxPacket.Payload[MACRxPacket.PayloadLen+1];
    b4a6:	6888      	ldr	r0, [r1, #8]
    b4a8:	18c3      	adds	r3, r0, r3
    b4aa:	785d      	ldrb	r5, [r3, #1]
    b4ac:	4a2e      	ldr	r2, [pc, #184]	; (b568 <MiMAC_ReceivedPacket+0x494>)
    b4ae:	7015      	strb	r5, [r2, #0]
			received_mic_values[1] = MACRxPacket.Payload[MACRxPacket.PayloadLen+2];
    b4b0:	789d      	ldrb	r5, [r3, #2]
    b4b2:	7055      	strb	r5, [r2, #1]
			received_mic_values[2] = MACRxPacket.Payload[MACRxPacket.PayloadLen+3];
    b4b4:	78dd      	ldrb	r5, [r3, #3]
    b4b6:	7095      	strb	r5, [r2, #2]
			received_mic_values[3] = MACRxPacket.Payload[MACRxPacket.PayloadLen+4];
    b4b8:	791b      	ldrb	r3, [r3, #4]
    b4ba:	70d3      	strb	r3, [r2, #3]
			if (false == DataDecrypt(&(MACRxPacket.Payload[5]), &(MACRxPacket.PayloadLen), MACRxPacket.SourceAddress, FrameCounter, RxBuffer[BankIndex].Payload[0]))
    b4bc:	684a      	ldr	r2, [r1, #4]
    b4be:	310c      	adds	r1, #12
    b4c0:	3005      	adds	r0, #5
    b4c2:	4b2a      	ldr	r3, [pc, #168]	; (b56c <MiMAC_ReceivedPacket+0x498>)
    b4c4:	781d      	ldrb	r5, [r3, #0]
    b4c6:	234e      	movs	r3, #78	; 0x4e
    b4c8:	435d      	muls	r5, r3
    b4ca:	4b22      	ldr	r3, [pc, #136]	; (b554 <MiMAC_ReceivedPacket+0x480>)
    b4cc:	195b      	adds	r3, r3, r5
    b4ce:	785b      	ldrb	r3, [r3, #1]
    b4d0:	9300      	str	r3, [sp, #0]
    b4d2:	4643      	mov	r3, r8
    b4d4:	4d26      	ldr	r5, [pc, #152]	; (b570 <MiMAC_ReceivedPacket+0x49c>)
    b4d6:	47a8      	blx	r5
    b4d8:	2800      	cmp	r0, #0
    b4da:	d011      	beq.n	b500 <MiMAC_ReceivedPacket+0x42c>
            if (i < CONNECTION_SIZE) 
    b4dc:	2c13      	cmp	r4, #19
    b4de:	d803      	bhi.n	b4e8 <MiMAC_ReceivedPacket+0x414>
				IncomingFrameCounter[i].Val = FrameCounter.Val;
    b4e0:	00a4      	lsls	r4, r4, #2
    b4e2:	4b20      	ldr	r3, [pc, #128]	; (b564 <MiMAC_ReceivedPacket+0x490>)
    b4e4:	4642      	mov	r2, r8
    b4e6:	50e2      	str	r2, [r4, r3]
			MACRxPacket.Payload = &(MACRxPacket.Payload[5]);
    b4e8:	4b1b      	ldr	r3, [pc, #108]	; (b558 <MiMAC_ReceivedPacket+0x484>)
    b4ea:	689a      	ldr	r2, [r3, #8]
    b4ec:	3205      	adds	r2, #5
    b4ee:	609a      	str	r2, [r3, #8]
			MACRxPacket.flags.bits.secEn = 1;
    b4f0:	781a      	ldrb	r2, [r3, #0]
    b4f2:	2108      	movs	r1, #8
    b4f4:	430a      	orrs	r2, r1
    b4f6:	701a      	strb	r2, [r3, #0]
    b4f8:	e661      	b.n	b1be <MiMAC_ReceivedPacket+0xea>
                MiMAC_DiscardPacket();
    b4fa:	4b18      	ldr	r3, [pc, #96]	; (b55c <MiMAC_ReceivedPacket+0x488>)
    b4fc:	4798      	blx	r3
                return false;
    b4fe:	e7b4      	b.n	b46a <MiMAC_ReceivedPacket+0x396>
				MiMAC_DiscardPacket();
    b500:	4b16      	ldr	r3, [pc, #88]	; (b55c <MiMAC_ReceivedPacket+0x488>)
    b502:	4798      	blx	r3
				return false;
    b504:	e7b1      	b.n	b46a <MiMAC_ReceivedPacket+0x396>
			MACRxPacket.flags.bits.packetType = PACKET_TYPE_DATA;
    b506:	4a14      	ldr	r2, [pc, #80]	; (b558 <MiMAC_ReceivedPacket+0x484>)
    b508:	7813      	ldrb	r3, [r2, #0]
    b50a:	2103      	movs	r1, #3
    b50c:	438b      	bics	r3, r1
    b50e:	7013      	strb	r3, [r2, #0]
		MACRxPacket.LQIValue = RxBuffer[BankIndex].Payload[RxBuffer[BankIndex].PayloadLen - 2];
    b510:	4b10      	ldr	r3, [pc, #64]	; (b554 <MiMAC_ReceivedPacket+0x480>)
    b512:	224e      	movs	r2, #78	; 0x4e
    b514:	4342      	muls	r2, r0
    b516:	5cd0      	ldrb	r0, [r2, r3]
    b518:	490f      	ldr	r1, [pc, #60]	; (b558 <MiMAC_ReceivedPacket+0x484>)
    b51a:	189b      	adds	r3, r3, r2
    b51c:	181a      	adds	r2, r3, r0
    b51e:	3a01      	subs	r2, #1
    b520:	7812      	ldrb	r2, [r2, #0]
    b522:	738a      	strb	r2, [r1, #14]
		MACRxPacket.RSSIValue = RxBuffer[BankIndex].Payload[RxBuffer[BankIndex].PayloadLen - 1];
    b524:	5c1b      	ldrb	r3, [r3, r0]
    b526:	734b      	strb	r3, [r1, #13]
		return true;
    b528:	2001      	movs	r0, #1
    b52a:	e5ee      	b.n	b10a <MiMAC_ReceivedPacket+0x36>
			MACRxPacket.flags.bits.packetType = PACKET_TYPE_COMMAND;
    b52c:	4a0a      	ldr	r2, [pc, #40]	; (b558 <MiMAC_ReceivedPacket+0x484>)
    b52e:	7813      	ldrb	r3, [r2, #0]
    b530:	2103      	movs	r1, #3
    b532:	438b      	bics	r3, r1
    b534:	2101      	movs	r1, #1
    b536:	430b      	orrs	r3, r1
    b538:	7013      	strb	r3, [r2, #0]
			break;
    b53a:	e7e9      	b.n	b510 <MiMAC_ReceivedPacket+0x43c>
			MACRxPacket.flags.bits.packetType = PACKET_TYPE_RESERVE;
    b53c:	4a06      	ldr	r2, [pc, #24]	; (b558 <MiMAC_ReceivedPacket+0x484>)
    b53e:	7813      	ldrb	r3, [r2, #0]
    b540:	2103      	movs	r1, #3
    b542:	430b      	orrs	r3, r1
    b544:	7013      	strb	r3, [r2, #0]
			break;
    b546:	e7e3      	b.n	b510 <MiMAC_ReceivedPacket+0x43c>
			BankIndex = i;
    b548:	2200      	movs	r2, #0
    b54a:	4b08      	ldr	r3, [pc, #32]	; (b56c <MiMAC_ReceivedPacket+0x498>)
    b54c:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < BANK_SIZE; i++)
    b54e:	2100      	movs	r1, #0
    b550:	e5e5      	b.n	b11e <MiMAC_ReceivedPacket+0x4a>
    b552:	46c0      	nop			; (mov r8, r8)
    b554:	20001e1c 	.word	0x20001e1c
    b558:	20001f70 	.word	0x20001f70
    b55c:	0000b0b9 	.word	0x0000b0b9
    b560:	0000bee5 	.word	0x0000bee5
    b564:	20001f98 	.word	0x20001f98
    b568:	20001dfc 	.word	0x20001dfc
    b56c:	2000000a 	.word	0x2000000a
    b570:	0000ab61 	.word	0x0000ab61

0000b574 <MiMAC_SymbolToTicks>:
	return SYMBOLS_TO_TICKS(symbols);
    b574:	0100      	lsls	r0, r0, #4
}
    b576:	4770      	bx	lr

0000b578 <MiMAC_Task>:

void MiMAC_Task(void)
{
    b578:	b510      	push	{r4, lr}
  PHY_TaskHandler();
    b57a:	4b0b      	ldr	r3, [pc, #44]	; (b5a8 <MiMAC_Task+0x30>)
    b57c:	4798      	blx	r3
  if(dataConfCallback && dataConfAvailable)
    b57e:	4b0b      	ldr	r3, [pc, #44]	; (b5ac <MiMAC_Task+0x34>)
    b580:	681b      	ldr	r3, [r3, #0]
    b582:	2b00      	cmp	r3, #0
    b584:	d003      	beq.n	b58e <MiMAC_Task+0x16>
    b586:	4a0a      	ldr	r2, [pc, #40]	; (b5b0 <MiMAC_Task+0x38>)
    b588:	7812      	ldrb	r2, [r2, #0]
    b58a:	2a00      	cmp	r2, #0
    b58c:	d100      	bne.n	b590 <MiMAC_Task+0x18>
  {
	  dataConfCallback(dataHandle, dataStatus, dataPointer);
	  dataConfAvailable = false;
  }
}
    b58e:	bd10      	pop	{r4, pc}
	  dataConfCallback(dataHandle, dataStatus, dataPointer);
    b590:	4a08      	ldr	r2, [pc, #32]	; (b5b4 <MiMAC_Task+0x3c>)
    b592:	6812      	ldr	r2, [r2, #0]
    b594:	4908      	ldr	r1, [pc, #32]	; (b5b8 <MiMAC_Task+0x40>)
    b596:	7809      	ldrb	r1, [r1, #0]
    b598:	4808      	ldr	r0, [pc, #32]	; (b5bc <MiMAC_Task+0x44>)
    b59a:	7800      	ldrb	r0, [r0, #0]
    b59c:	4798      	blx	r3
	  dataConfAvailable = false;
    b59e:	2200      	movs	r2, #0
    b5a0:	4b03      	ldr	r3, [pc, #12]	; (b5b0 <MiMAC_Task+0x38>)
    b5a2:	701a      	strb	r2, [r3, #0]
}
    b5a4:	e7f3      	b.n	b58e <MiMAC_Task+0x16>
    b5a6:	46c0      	nop			; (mov r8, r8)
    b5a8:	0000b8e1 	.word	0x0000b8e1
    b5ac:	20000364 	.word	0x20000364
    b5b0:	20000360 	.word	0x20000360
    b5b4:	2000036c 	.word	0x2000036c
    b5b8:	20001de4 	.word	0x20001de4
    b5bc:	20000368 	.word	0x20000368

0000b5c0 <phyTrxSetState>:
}

/*************************************************************************//**
*****************************************************************************/
static void phyTrxSetState(uint8_t state)
{
    b5c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    b5c2:	0004      	movs	r4, r0
    if (PHY_STATE_SLEEP == phyState)
    b5c4:	4b0f      	ldr	r3, [pc, #60]	; (b604 <phyTrxSetState+0x44>)
    b5c6:	781b      	ldrb	r3, [r3, #0]
    b5c8:	2b02      	cmp	r3, #2
    b5ca:	d016      	beq.n	b5fa <phyTrxSetState+0x3a>
	trx_reg_write(reg, value);
    b5cc:	4f0e      	ldr	r7, [pc, #56]	; (b608 <phyTrxSetState+0x48>)
	value = trx_reg_read(reg);
    b5ce:	4e0f      	ldr	r6, [pc, #60]	; (b60c <phyTrxSetState+0x4c>)
	{
		TRX_SLP_TR_LOW();
	}
	do { phyWriteRegister(TRX_STATE_REG, TRX_CMD_FORCE_TRX_OFF);
	} while (TRX_STATUS_TRX_OFF !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    b5d0:	251f      	movs	r5, #31
	trx_reg_write(reg, value);
    b5d2:	2103      	movs	r1, #3
    b5d4:	2002      	movs	r0, #2
    b5d6:	47b8      	blx	r7
	value = trx_reg_read(reg);
    b5d8:	2001      	movs	r0, #1
    b5da:	47b0      	blx	r6
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    b5dc:	4028      	ands	r0, r5
    b5de:	2808      	cmp	r0, #8
    b5e0:	d1f7      	bne.n	b5d2 <phyTrxSetState+0x12>
	trx_reg_write(reg, value);
    b5e2:	4f09      	ldr	r7, [pc, #36]	; (b608 <phyTrxSetState+0x48>)
	value = trx_reg_read(reg);
    b5e4:	4e09      	ldr	r6, [pc, #36]	; (b60c <phyTrxSetState+0x4c>)

	do { phyWriteRegister(TRX_STATE_REG,
			     state); } while (state !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    b5e6:	251f      	movs	r5, #31
	trx_reg_write(reg, value);
    b5e8:	0021      	movs	r1, r4
    b5ea:	2002      	movs	r0, #2
    b5ec:	47b8      	blx	r7
	value = trx_reg_read(reg);
    b5ee:	2001      	movs	r0, #1
    b5f0:	47b0      	blx	r6
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    b5f2:	4028      	ands	r0, r5
    b5f4:	4284      	cmp	r4, r0
    b5f6:	d1f7      	bne.n	b5e8 <phyTrxSetState+0x28>
}
    b5f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		port_base->OUTCLR.reg = pin_mask;
    b5fa:	2280      	movs	r2, #128	; 0x80
    b5fc:	0352      	lsls	r2, r2, #13
    b5fe:	4b04      	ldr	r3, [pc, #16]	; (b610 <phyTrxSetState+0x50>)
    b600:	615a      	str	r2, [r3, #20]
    b602:	e7e3      	b.n	b5cc <phyTrxSetState+0xc>
    b604:	200003f1 	.word	0x200003f1
    b608:	0000dd79 	.word	0x0000dd79
    b60c:	0000dc7d 	.word	0x0000dc7d
    b610:	41004400 	.word	0x41004400

0000b614 <phySetRxState>:
{
    b614:	b510      	push	{r4, lr}
	phyTrxSetState(TRX_CMD_TRX_OFF);
    b616:	2008      	movs	r0, #8
    b618:	4b08      	ldr	r3, [pc, #32]	; (b63c <phySetRxState+0x28>)
    b61a:	4798      	blx	r3
	value = trx_reg_read(reg);
    b61c:	200f      	movs	r0, #15
    b61e:	4b08      	ldr	r3, [pc, #32]	; (b640 <phySetRxState+0x2c>)
    b620:	4798      	blx	r3
	if (phyRxState) {
    b622:	4b08      	ldr	r3, [pc, #32]	; (b644 <phySetRxState+0x30>)
    b624:	781b      	ldrb	r3, [r3, #0]
    b626:	2b00      	cmp	r3, #0
    b628:	d100      	bne.n	b62c <phySetRxState+0x18>
}
    b62a:	bd10      	pop	{r4, pc}
		phyTrxSetState(TRX_CMD_RX_AACK_ON);
    b62c:	2016      	movs	r0, #22
    b62e:	4b03      	ldr	r3, [pc, #12]	; (b63c <phySetRxState+0x28>)
    b630:	4798      	blx	r3
		phyState = PHY_STATE_IDLE;
    b632:	2201      	movs	r2, #1
    b634:	4b04      	ldr	r3, [pc, #16]	; (b648 <phySetRxState+0x34>)
    b636:	701a      	strb	r2, [r3, #0]
}
    b638:	e7f7      	b.n	b62a <phySetRxState+0x16>
    b63a:	46c0      	nop			; (mov r8, r8)
    b63c:	0000b5c1 	.word	0x0000b5c1
    b640:	0000dc7d 	.word	0x0000dc7d
    b644:	200003f0 	.word	0x200003f0
    b648:	200003f1 	.word	0x200003f1

0000b64c <PHY_DataReq>:
{
    b64c:	b570      	push	{r4, r5, r6, lr}
    b64e:	0005      	movs	r5, r0
    phyDataRequestPtr = (PhyTxFrame_t *) MiMem_Alloc(sizeof(PhyTxFrame_t));
    b650:	2010      	movs	r0, #16
    b652:	4b09      	ldr	r3, [pc, #36]	; (b678 <PHY_DataReq+0x2c>)
    b654:	4798      	blx	r3
    b656:	1e04      	subs	r4, r0, #0
    if (NULL == phyDataRequestPtr)
    b658:	d009      	beq.n	b66e <PHY_DataReq+0x22>
	memcpy(&phyDataRequestPtr->phyDataReq, phyDataReq, sizeof(PHY_DataReq_t));
    b65a:	3004      	adds	r0, #4
    b65c:	220c      	movs	r2, #12
    b65e:	0029      	movs	r1, r5
    b660:	4b06      	ldr	r3, [pc, #24]	; (b67c <PHY_DataReq+0x30>)
    b662:	4798      	blx	r3
	miQueueAppend(&phyTxQueue, (miQueueBuffer_t *)phyDataRequestPtr);
    b664:	0021      	movs	r1, r4
    b666:	4806      	ldr	r0, [pc, #24]	; (b680 <PHY_DataReq+0x34>)
    b668:	4b06      	ldr	r3, [pc, #24]	; (b684 <PHY_DataReq+0x38>)
    b66a:	4798      	blx	r3
}
    b66c:	bd70      	pop	{r4, r5, r6, pc}
        phyDataReq->confirmCallback(PHY_STATUS_ERROR);
    b66e:	68ab      	ldr	r3, [r5, #8]
    b670:	2001      	movs	r0, #1
    b672:	4798      	blx	r3
        return;
    b674:	e7fa      	b.n	b66c <PHY_DataReq+0x20>
    b676:	46c0      	nop			; (mov r8, r8)
    b678:	0000d14d 	.word	0x0000d14d
    b67c:	0001192b 	.word	0x0001192b
    b680:	20001e10 	.word	0x20001e10
    b684:	0000d349 	.word	0x0000d349

0000b688 <PHY_TxHandler>:
{
    b688:	b510      	push	{r4, lr}
	if (phyTxQueue.size && ((phyState == PHY_STATE_IDLE) || (phyState == PHY_STATE_SLEEP)))
    b68a:	4b1e      	ldr	r3, [pc, #120]	; (b704 <PHY_TxHandler+0x7c>)
    b68c:	7a1b      	ldrb	r3, [r3, #8]
    b68e:	2b00      	cmp	r3, #0
    b690:	d004      	beq.n	b69c <PHY_TxHandler+0x14>
    b692:	4b1d      	ldr	r3, [pc, #116]	; (b708 <PHY_TxHandler+0x80>)
    b694:	781b      	ldrb	r3, [r3, #0]
    b696:	3b01      	subs	r3, #1
    b698:	2b01      	cmp	r3, #1
    b69a:	d900      	bls.n	b69e <PHY_TxHandler+0x16>
}
    b69c:	bd10      	pop	{r4, pc}
        phyTxPtr =  (PhyTxFrame_t *)miQueueRemove(&phyTxQueue, NULL);
    b69e:	2100      	movs	r1, #0
    b6a0:	4818      	ldr	r0, [pc, #96]	; (b704 <PHY_TxHandler+0x7c>)
    b6a2:	4b1a      	ldr	r3, [pc, #104]	; (b70c <PHY_TxHandler+0x84>)
    b6a4:	4798      	blx	r3
    b6a6:	1e04      	subs	r4, r0, #0
        if (NULL != phyTxPtr)
    b6a8:	d0f8      	beq.n	b69c <PHY_TxHandler+0x14>
			if (phyTxPtr->phyDataReq.data[0] > MAX_PSDU)
    b6aa:	6883      	ldr	r3, [r0, #8]
    b6ac:	781b      	ldrb	r3, [r3, #0]
    b6ae:	2b7f      	cmp	r3, #127	; 0x7f
    b6b0:	d823      	bhi.n	b6fa <PHY_TxHandler+0x72>
			gPhyDataReq.polledConfirmation = phyTxPtr->phyDataReq.polledConfirmation;
    b6b2:	4b17      	ldr	r3, [pc, #92]	; (b710 <PHY_TxHandler+0x88>)
    b6b4:	7902      	ldrb	r2, [r0, #4]
    b6b6:	701a      	strb	r2, [r3, #0]
			gPhyDataReq.confirmCallback = phyTxPtr->phyDataReq.confirmCallback;
    b6b8:	68c2      	ldr	r2, [r0, #12]
    b6ba:	609a      	str	r2, [r3, #8]
			phyTrxSetState(TRX_CMD_TX_ARET_ON);
    b6bc:	2019      	movs	r0, #25
    b6be:	4b15      	ldr	r3, [pc, #84]	; (b714 <PHY_TxHandler+0x8c>)
    b6c0:	4798      	blx	r3
	value = trx_reg_read(reg);
    b6c2:	200f      	movs	r0, #15
    b6c4:	4b14      	ldr	r3, [pc, #80]	; (b718 <PHY_TxHandler+0x90>)
    b6c6:	4798      	blx	r3
			phyTxPtr->phyDataReq.data[0] += 2;// 2
    b6c8:	68a2      	ldr	r2, [r4, #8]
    b6ca:	7813      	ldrb	r3, [r2, #0]
    b6cc:	3302      	adds	r3, #2
    b6ce:	7013      	strb	r3, [r2, #0]
			trx_frame_write(&phyTxPtr->phyDataReq.data[0], (phyTxPtr->phyDataReq.data[0]-1 ) /* length value*/);
    b6d0:	68a3      	ldr	r3, [r4, #8]
    b6d2:	7819      	ldrb	r1, [r3, #0]
    b6d4:	3901      	subs	r1, #1
    b6d6:	b2c9      	uxtb	r1, r1
    b6d8:	0018      	movs	r0, r3
    b6da:	4b10      	ldr	r3, [pc, #64]	; (b71c <PHY_TxHandler+0x94>)
    b6dc:	4798      	blx	r3
			phyState = PHY_STATE_TX_WAIT_END;
    b6de:	2203      	movs	r2, #3
    b6e0:	4b09      	ldr	r3, [pc, #36]	; (b708 <PHY_TxHandler+0x80>)
    b6e2:	701a      	strb	r2, [r3, #0]
		port_base->OUTSET.reg = pin_mask;
    b6e4:	4b0e      	ldr	r3, [pc, #56]	; (b720 <PHY_TxHandler+0x98>)
    b6e6:	2280      	movs	r2, #128	; 0x80
    b6e8:	0352      	lsls	r2, r2, #13
    b6ea:	619a      	str	r2, [r3, #24]
			TRX_TRIG_DELAY();
    b6ec:	46c0      	nop			; (mov r8, r8)
    b6ee:	46c0      	nop			; (mov r8, r8)
		port_base->OUTCLR.reg = pin_mask;
    b6f0:	615a      	str	r2, [r3, #20]
		    MiMem_Free((uint8_t *)phyTxPtr);
    b6f2:	0020      	movs	r0, r4
    b6f4:	4b0b      	ldr	r3, [pc, #44]	; (b724 <PHY_TxHandler+0x9c>)
    b6f6:	4798      	blx	r3
    b6f8:	e7d0      	b.n	b69c <PHY_TxHandler+0x14>
				phyTxPtr->phyDataReq.confirmCallback(PHY_STATUS_ERROR);
    b6fa:	68c3      	ldr	r3, [r0, #12]
    b6fc:	2001      	movs	r0, #1
    b6fe:	4798      	blx	r3
				return;
    b700:	e7cc      	b.n	b69c <PHY_TxHandler+0x14>
    b702:	46c0      	nop			; (mov r8, r8)
    b704:	20001e10 	.word	0x20001e10
    b708:	200003f1 	.word	0x200003f1
    b70c:	0000d381 	.word	0x0000d381
    b710:	20001e04 	.word	0x20001e04
    b714:	0000b5c1 	.word	0x0000b5c1
    b718:	0000dc7d 	.word	0x0000dc7d
    b71c:	0000dfa9 	.word	0x0000dfa9
    b720:	41004400 	.word	0x41004400
    b724:	0000d209 	.word	0x0000d209

0000b728 <PHY_RandomReq>:
{
    b728:	b5f0      	push	{r4, r5, r6, r7, lr}
    b72a:	46c6      	mov	lr, r8
    b72c:	b500      	push	{lr}
	phyTrxSetState(TRX_CMD_RX_ON);
    b72e:	2006      	movs	r0, #6
    b730:	4b0d      	ldr	r3, [pc, #52]	; (b768 <PHY_RandomReq+0x40>)
    b732:	4798      	blx	r3
    b734:	2400      	movs	r4, #0
	uint16_t rnd = 0;
    b736:	2500      	movs	r5, #0
		delay_cycles_us(1);
    b738:	4f0c      	ldr	r7, [pc, #48]	; (b76c <PHY_RandomReq+0x44>)
	value = trx_reg_read(reg);
    b73a:	4e0d      	ldr	r6, [pc, #52]	; (b770 <PHY_RandomReq+0x48>)
		rndValue = (phyReadRegister(PHY_RSSI_REG) >> RND_VALUE) & 3;
    b73c:	2303      	movs	r3, #3
    b73e:	4698      	mov	r8, r3
		delay_cycles_us(1);
    b740:	2001      	movs	r0, #1
    b742:	47b8      	blx	r7
	value = trx_reg_read(reg);
    b744:	2006      	movs	r0, #6
    b746:	47b0      	blx	r6
		rndValue = (phyReadRegister(PHY_RSSI_REG) >> RND_VALUE) & 3;
    b748:	0940      	lsrs	r0, r0, #5
		rnd |= rndValue << i;
    b74a:	4643      	mov	r3, r8
    b74c:	4018      	ands	r0, r3
    b74e:	40a0      	lsls	r0, r4
    b750:	4305      	orrs	r5, r0
    b752:	b2ad      	uxth	r5, r5
    b754:	3402      	adds	r4, #2
	for (uint8_t i = 0; i < 16; i += 2) {
    b756:	2c10      	cmp	r4, #16
    b758:	d1f2      	bne.n	b740 <PHY_RandomReq+0x18>
	phySetRxState();
    b75a:	4b06      	ldr	r3, [pc, #24]	; (b774 <PHY_RandomReq+0x4c>)
    b75c:	4798      	blx	r3
}
    b75e:	0028      	movs	r0, r5
    b760:	bc04      	pop	{r2}
    b762:	4690      	mov	r8, r2
    b764:	bdf0      	pop	{r4, r5, r6, r7, pc}
    b766:	46c0      	nop			; (mov r8, r8)
    b768:	0000b5c1 	.word	0x0000b5c1
    b76c:	00006239 	.word	0x00006239
    b770:	0000dc7d 	.word	0x0000dc7d
    b774:	0000b615 	.word	0x0000b615

0000b778 <PHY_Init>:
{
    b778:	b570      	push	{r4, r5, r6, lr}
	trx_spi_init();
    b77a:	4b0e      	ldr	r3, [pc, #56]	; (b7b4 <PHY_Init+0x3c>)
    b77c:	4798      	blx	r3
	PhyReset();
    b77e:	4b0e      	ldr	r3, [pc, #56]	; (b7b8 <PHY_Init+0x40>)
    b780:	4798      	blx	r3
	phyRxState = false;
    b782:	2200      	movs	r2, #0
    b784:	4b0d      	ldr	r3, [pc, #52]	; (b7bc <PHY_Init+0x44>)
    b786:	701a      	strb	r2, [r3, #0]
	phyState = PHY_STATE_IDLE;
    b788:	3201      	adds	r2, #1
    b78a:	4b0d      	ldr	r3, [pc, #52]	; (b7c0 <PHY_Init+0x48>)
    b78c:	701a      	strb	r2, [r3, #0]
	trx_reg_write(reg, value);
    b78e:	4e0d      	ldr	r6, [pc, #52]	; (b7c4 <PHY_Init+0x4c>)
	value = trx_reg_read(reg);
    b790:	4d0d      	ldr	r5, [pc, #52]	; (b7c8 <PHY_Init+0x50>)
	(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    b792:	241f      	movs	r4, #31
	trx_reg_write(reg, value);
    b794:	2108      	movs	r1, #8
    b796:	2002      	movs	r0, #2
    b798:	47b0      	blx	r6
	value = trx_reg_read(reg);
    b79a:	2001      	movs	r0, #1
    b79c:	47a8      	blx	r5
	(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    b79e:	4020      	ands	r0, r4
    b7a0:	2808      	cmp	r0, #8
    b7a2:	d1f7      	bne.n	b794 <PHY_Init+0x1c>
	trx_reg_write(reg, value);
    b7a4:	212e      	movs	r1, #46	; 0x2e
    b7a6:	3804      	subs	r0, #4
    b7a8:	4c06      	ldr	r4, [pc, #24]	; (b7c4 <PHY_Init+0x4c>)
    b7aa:	47a0      	blx	r4
    b7ac:	21a0      	movs	r1, #160	; 0xa0
    b7ae:	200c      	movs	r0, #12
    b7b0:	47a0      	blx	r4
}
    b7b2:	bd70      	pop	{r4, r5, r6, pc}
    b7b4:	0000db31 	.word	0x0000db31
    b7b8:	0000dc4d 	.word	0x0000dc4d
    b7bc:	200003f0 	.word	0x200003f0
    b7c0:	200003f1 	.word	0x200003f1
    b7c4:	0000dd79 	.word	0x0000dd79
    b7c8:	0000dc7d 	.word	0x0000dc7d

0000b7cc <PHY_SetRxState>:
{
    b7cc:	b510      	push	{r4, lr}
	phyRxState = rx;
    b7ce:	4b02      	ldr	r3, [pc, #8]	; (b7d8 <PHY_SetRxState+0xc>)
    b7d0:	7018      	strb	r0, [r3, #0]
	phySetRxState();
    b7d2:	4b02      	ldr	r3, [pc, #8]	; (b7dc <PHY_SetRxState+0x10>)
    b7d4:	4798      	blx	r3
}
    b7d6:	bd10      	pop	{r4, pc}
    b7d8:	200003f0 	.word	0x200003f0
    b7dc:	0000b615 	.word	0x0000b615

0000b7e0 <PHY_SetPanId>:
{
    b7e0:	b530      	push	{r4, r5, lr}
    b7e2:	b083      	sub	sp, #12
    b7e4:	466b      	mov	r3, sp
    b7e6:	1d9d      	adds	r5, r3, #6
    b7e8:	80d8      	strh	r0, [r3, #6]
	trx_reg_write(reg, value);
    b7ea:	b2c1      	uxtb	r1, r0
    b7ec:	2022      	movs	r0, #34	; 0x22
    b7ee:	4c03      	ldr	r4, [pc, #12]	; (b7fc <PHY_SetPanId+0x1c>)
    b7f0:	47a0      	blx	r4
    b7f2:	7869      	ldrb	r1, [r5, #1]
    b7f4:	2023      	movs	r0, #35	; 0x23
    b7f6:	47a0      	blx	r4
}
    b7f8:	b003      	add	sp, #12
    b7fa:	bd30      	pop	{r4, r5, pc}
    b7fc:	0000dd79 	.word	0x0000dd79

0000b800 <PHY_SetShortAddr>:
{
    b800:	b570      	push	{r4, r5, r6, lr}
    b802:	b082      	sub	sp, #8
    b804:	466b      	mov	r3, sp
    b806:	1d9e      	adds	r6, r3, #6
    b808:	80d8      	strh	r0, [r3, #6]
	phyWriteRegister(SHORT_ADDR_0_REG, d[0]);
    b80a:	b2c4      	uxtb	r4, r0
	trx_reg_write(reg, value);
    b80c:	0021      	movs	r1, r4
    b80e:	2020      	movs	r0, #32
    b810:	4d05      	ldr	r5, [pc, #20]	; (b828 <PHY_SetShortAddr+0x28>)
    b812:	47a8      	blx	r5
	phyWriteRegister(SHORT_ADDR_1_REG, d[1]);
    b814:	7876      	ldrb	r6, [r6, #1]
	trx_reg_write(reg, value);
    b816:	0031      	movs	r1, r6
    b818:	2021      	movs	r0, #33	; 0x21
    b81a:	47a8      	blx	r5
	phyWriteRegister(CSMA_SEED_0_REG, d[0] + d[1]);
    b81c:	19a4      	adds	r4, r4, r6
	trx_reg_write(reg, value);
    b81e:	b2e1      	uxtb	r1, r4
    b820:	202d      	movs	r0, #45	; 0x2d
    b822:	47a8      	blx	r5
}
    b824:	b002      	add	sp, #8
    b826:	bd70      	pop	{r4, r5, r6, pc}
    b828:	0000dd79 	.word	0x0000dd79

0000b82c <PHY_Wakeup>:
{
    b82c:	b510      	push	{r4, lr}
	if (PHY_STATE_SLEEP == phyState)
    b82e:	4b07      	ldr	r3, [pc, #28]	; (b84c <PHY_Wakeup+0x20>)
    b830:	781b      	ldrb	r3, [r3, #0]
    b832:	2b02      	cmp	r3, #2
    b834:	d000      	beq.n	b838 <PHY_Wakeup+0xc>
}
    b836:	bd10      	pop	{r4, pc}
    b838:	2280      	movs	r2, #128	; 0x80
    b83a:	0352      	lsls	r2, r2, #13
    b83c:	4b04      	ldr	r3, [pc, #16]	; (b850 <PHY_Wakeup+0x24>)
    b83e:	615a      	str	r2, [r3, #20]
	 	phySetRxState();
    b840:	4b04      	ldr	r3, [pc, #16]	; (b854 <PHY_Wakeup+0x28>)
    b842:	4798      	blx	r3
	 	phyState = PHY_STATE_IDLE;
    b844:	2201      	movs	r2, #1
    b846:	4b01      	ldr	r3, [pc, #4]	; (b84c <PHY_Wakeup+0x20>)
    b848:	701a      	strb	r2, [r3, #0]
}
    b84a:	e7f4      	b.n	b836 <PHY_Wakeup+0xa>
    b84c:	200003f1 	.word	0x200003f1
    b850:	41004400 	.word	0x41004400
    b854:	0000b615 	.word	0x0000b615

0000b858 <PHY_SetChannel>:
{
    b858:	b510      	push	{r4, lr}
    b85a:	0004      	movs	r4, r0
	if (PHY_STATE_SLEEP == phyState)
    b85c:	4b09      	ldr	r3, [pc, #36]	; (b884 <PHY_SetChannel+0x2c>)
    b85e:	781b      	ldrb	r3, [r3, #0]
    b860:	2b02      	cmp	r3, #2
    b862:	d00b      	beq.n	b87c <PHY_SetChannel+0x24>
	value = trx_reg_read(reg);
    b864:	2008      	movs	r0, #8
    b866:	4b08      	ldr	r3, [pc, #32]	; (b888 <PHY_SetChannel+0x30>)
    b868:	4798      	blx	r3
	reg = phyReadRegister(PHY_CC_CCA_REG) & ~0x1f;
    b86a:	231f      	movs	r3, #31
    b86c:	0001      	movs	r1, r0
    b86e:	4399      	bics	r1, r3
	phyWriteRegister(PHY_CC_CCA_REG, reg | channel);
    b870:	4321      	orrs	r1, r4
	trx_reg_write(reg, value);
    b872:	b2c9      	uxtb	r1, r1
    b874:	2008      	movs	r0, #8
    b876:	4b05      	ldr	r3, [pc, #20]	; (b88c <PHY_SetChannel+0x34>)
    b878:	4798      	blx	r3
}
    b87a:	bd10      	pop	{r4, pc}
		PHY_Wakeup();
    b87c:	4b04      	ldr	r3, [pc, #16]	; (b890 <PHY_SetChannel+0x38>)
    b87e:	4798      	blx	r3
    b880:	e7f0      	b.n	b864 <PHY_SetChannel+0xc>
    b882:	46c0      	nop			; (mov r8, r8)
    b884:	200003f1 	.word	0x200003f1
    b888:	0000dc7d 	.word	0x0000dc7d
    b88c:	0000dd79 	.word	0x0000dd79
    b890:	0000b82d 	.word	0x0000b82d

0000b894 <PHY_EncryptReq>:
{
    b894:	b510      	push	{r4, lr}
    b896:	0004      	movs	r4, r0
    b898:	0008      	movs	r0, r1
	sal_aes_setup(key, AES_MODE_ECB, AES_DIR_ENCRYPT);
    b89a:	2200      	movs	r2, #0
    b89c:	2100      	movs	r1, #0
    b89e:	4b05      	ldr	r3, [pc, #20]	; (b8b4 <PHY_EncryptReq+0x20>)
    b8a0:	4798      	blx	r3
	sal_aes_wrrd(text, NULL);
    b8a2:	2100      	movs	r1, #0
    b8a4:	0020      	movs	r0, r4
    b8a6:	4b04      	ldr	r3, [pc, #16]	; (b8b8 <PHY_EncryptReq+0x24>)
    b8a8:	4798      	blx	r3
	sal_aes_read(text);
    b8aa:	0020      	movs	r0, r4
    b8ac:	4b03      	ldr	r3, [pc, #12]	; (b8bc <PHY_EncryptReq+0x28>)
    b8ae:	4798      	blx	r3
}
    b8b0:	bd10      	pop	{r4, pc}
    b8b2:	46c0      	nop			; (mov r8, r8)
    b8b4:	0000d9c9 	.word	0x0000d9c9
    b8b8:	0000d95d 	.word	0x0000d95d
    b8bc:	0000db01 	.word	0x0000db01

0000b8c0 <PHY_SetIEEEAddr>:

/*************************************************************************//**
*****************************************************************************/
// Setting the IEEE address
void PHY_SetIEEEAddr(uint8_t *ieee_addr)
{
    b8c0:	b570      	push	{r4, r5, r6, lr}
    b8c2:	0005      	movs	r5, r0
    b8c4:	2424      	movs	r4, #36	; 0x24
	uint8_t *ptr_to_reg = ieee_addr;
	for (uint8_t i = 0; i < 8; i++) {
		trx_reg_write((IEEE_ADDR_0_REG + i), *ptr_to_reg);
    b8c6:	4e05      	ldr	r6, [pc, #20]	; (b8dc <PHY_SetIEEEAddr+0x1c>)
    b8c8:	7829      	ldrb	r1, [r5, #0]
    b8ca:	0020      	movs	r0, r4
    b8cc:	47b0      	blx	r6
		ptr_to_reg++;
    b8ce:	3501      	adds	r5, #1
    b8d0:	3401      	adds	r4, #1
    b8d2:	b2e4      	uxtb	r4, r4
	for (uint8_t i = 0; i < 8; i++) {
    b8d4:	2c2c      	cmp	r4, #44	; 0x2c
    b8d6:	d1f7      	bne.n	b8c8 <PHY_SetIEEEAddr+0x8>
	}
}
    b8d8:	bd70      	pop	{r4, r5, r6, pc}
    b8da:	46c0      	nop			; (mov r8, r8)
    b8dc:	0000dd79 	.word	0x0000dd79

0000b8e0 <PHY_TaskHandler>:
/*************************************************************************//**
*****************************************************************************/

// Handle Packet Received
void PHY_TaskHandler(void)
{
    b8e0:	b5f0      	push	{r4, r5, r6, r7, lr}
    b8e2:	b085      	sub	sp, #20
	PHY_TxHandler();
    b8e4:	4b3f      	ldr	r3, [pc, #252]	; (b9e4 <PHY_TaskHandler+0x104>)
    b8e6:	4798      	blx	r3

	if (PHY_STATE_SLEEP == phyState)
    b8e8:	4b3f      	ldr	r3, [pc, #252]	; (b9e8 <PHY_TaskHandler+0x108>)
    b8ea:	781b      	ldrb	r3, [r3, #0]
    b8ec:	2b02      	cmp	r3, #2
    b8ee:	d00a      	beq.n	b906 <PHY_TaskHandler+0x26>
	value = trx_reg_read(reg);
    b8f0:	200f      	movs	r0, #15
    b8f2:	4b3e      	ldr	r3, [pc, #248]	; (b9ec <PHY_TaskHandler+0x10c>)
    b8f4:	4798      	blx	r3
	{
		return;
	}

	if (phyReadRegister(IRQ_STATUS_REG) & (1 << TRX_END))
    b8f6:	0703      	lsls	r3, r0, #28
    b8f8:	d505      	bpl.n	b906 <PHY_TaskHandler+0x26>
	{
		if (PHY_STATE_IDLE == phyState)
    b8fa:	4b3b      	ldr	r3, [pc, #236]	; (b9e8 <PHY_TaskHandler+0x108>)
    b8fc:	781b      	ldrb	r3, [r3, #0]
    b8fe:	2b01      	cmp	r3, #1
    b900:	d003      	beq.n	b90a <PHY_TaskHandler+0x2a>
					}
				}
				phyWaitState(TRX_STATUS_RX_AACK_ON);
			}
		}
		else if (PHY_STATE_TX_WAIT_END == phyState)
    b902:	2b03      	cmp	r3, #3
    b904:	d052      	beq.n	b9ac <PHY_TaskHandler+0xcc>
		    gPhyDataReq.confirmCallback = NULL;
			phySetRxState();
			phyState = PHY_STATE_IDLE;
		}
	}
}
    b906:	b005      	add	sp, #20
    b908:	bdf0      	pop	{r4, r5, r6, r7, pc}
				if (RxBuffer[i].PayloadLen == 0)
    b90a:	4b39      	ldr	r3, [pc, #228]	; (b9f0 <PHY_TaskHandler+0x110>)
    b90c:	781d      	ldrb	r5, [r3, #0]
    b90e:	2d00      	cmp	r5, #0
    b910:	d00f      	beq.n	b932 <PHY_TaskHandler+0x52>
    b912:	234e      	movs	r3, #78	; 0x4e
    b914:	4a36      	ldr	r2, [pc, #216]	; (b9f0 <PHY_TaskHandler+0x110>)
    b916:	5cd3      	ldrb	r3, [r2, r3]
    b918:	2b00      	cmp	r3, #0
    b91a:	d009      	beq.n	b930 <PHY_TaskHandler+0x50>
    b91c:	239c      	movs	r3, #156	; 0x9c
    b91e:	5cd3      	ldrb	r3, [r2, r3]
    b920:	2b00      	cmp	r3, #0
    b922:	d041      	beq.n	b9a8 <PHY_TaskHandler+0xc8>
    b924:	23ea      	movs	r3, #234	; 0xea
    b926:	5cd3      	ldrb	r3, [r2, r3]
			for (i = 0; i < BANK_SIZE; i++)
    b928:	2503      	movs	r5, #3
				if (RxBuffer[i].PayloadLen == 0)
    b92a:	2b00      	cmp	r3, #0
    b92c:	d1eb      	bne.n	b906 <PHY_TaskHandler+0x26>
    b92e:	e000      	b.n	b932 <PHY_TaskHandler+0x52>
			for (i = 0; i < BANK_SIZE; i++)
    b930:	2501      	movs	r5, #1
	value = trx_reg_read(reg);
    b932:	2007      	movs	r0, #7
    b934:	4b2d      	ldr	r3, [pc, #180]	; (b9ec <PHY_TaskHandler+0x10c>)
    b936:	4798      	blx	r3
    b938:	9001      	str	r0, [sp, #4]
				trx_frame_read(&size, 1);
    b93a:	ab02      	add	r3, sp, #8
    b93c:	1dde      	adds	r6, r3, #7
    b93e:	2101      	movs	r1, #1
    b940:	0030      	movs	r0, r6
    b942:	4b2c      	ldr	r3, [pc, #176]	; (b9f4 <PHY_TaskHandler+0x114>)
    b944:	4798      	blx	r3
				if(size <= MAX_PSDU)
    b946:	7831      	ldrb	r1, [r6, #0]
    b948:	b24b      	sxtb	r3, r1
    b94a:	2b00      	cmp	r3, #0
    b94c:	db24      	blt.n	b998 <PHY_TaskHandler+0xb8>
					trx_frame_read(phyRxBuffer, size + 2);
    b94e:	3102      	adds	r1, #2
    b950:	b2c9      	uxtb	r1, r1
    b952:	4829      	ldr	r0, [pc, #164]	; (b9f8 <PHY_TaskHandler+0x118>)
    b954:	4b27      	ldr	r3, [pc, #156]	; (b9f4 <PHY_TaskHandler+0x114>)
    b956:	4798      	blx	r3
					RxBuffer[RxBank].PayloadLen = size + 2;
    b958:	002c      	movs	r4, r5
    b95a:	ab02      	add	r3, sp, #8
    b95c:	79d8      	ldrb	r0, [r3, #7]
    b95e:	1c87      	adds	r7, r0, #2
    b960:	b2ff      	uxtb	r7, r7
    b962:	234e      	movs	r3, #78	; 0x4e
    b964:	435d      	muls	r5, r3
    b966:	4b22      	ldr	r3, [pc, #136]	; (b9f0 <PHY_TaskHandler+0x110>)
    b968:	54ef      	strb	r7, [r5, r3]
					if (RxBuffer[RxBank].PayloadLen < RX_PACKET_SIZE)
    b96a:	2f4c      	cmp	r7, #76	; 0x4c
    b96c:	d814      	bhi.n	b998 <PHY_TaskHandler+0xb8>
						for (i = 1; i <= size+2; i++)
    b96e:	3002      	adds	r0, #2
    b970:	2201      	movs	r2, #1
    b972:	2301      	movs	r3, #1
							RxBuffer[RxBank].Payload[i-1] = phyRxBuffer[i];
    b974:	0029      	movs	r1, r5
    b976:	4d1e      	ldr	r5, [pc, #120]	; (b9f0 <PHY_TaskHandler+0x110>)
    b978:	186d      	adds	r5, r5, r1
    b97a:	4e1f      	ldr	r6, [pc, #124]	; (b9f8 <PHY_TaskHandler+0x118>)
    b97c:	5cb1      	ldrb	r1, [r6, r2]
    b97e:	54a9      	strb	r1, [r5, r2]
						for (i = 1; i <= size+2; i++)
    b980:	3301      	adds	r3, #1
    b982:	b2db      	uxtb	r3, r3
    b984:	001a      	movs	r2, r3
    b986:	4298      	cmp	r0, r3
    b988:	daf8      	bge.n	b97c <PHY_TaskHandler+0x9c>
						RxBuffer[RxBank].Payload[RxBuffer[RxBank].PayloadLen - 1] = rssi + PHY_RSSI_BASE_VAL;
    b98a:	224e      	movs	r2, #78	; 0x4e
    b98c:	4362      	muls	r2, r4
    b98e:	4b18      	ldr	r3, [pc, #96]	; (b9f0 <PHY_TaskHandler+0x110>)
    b990:	189b      	adds	r3, r3, r2
    b992:	9c01      	ldr	r4, [sp, #4]
    b994:	3c5e      	subs	r4, #94	; 0x5e
    b996:	55dc      	strb	r4, [r3, r7]
	value = trx_reg_read(reg);
    b998:	4d14      	ldr	r5, [pc, #80]	; (b9ec <PHY_TaskHandler+0x10c>)
while (state != (phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK)) {
    b99a:	241f      	movs	r4, #31
	value = trx_reg_read(reg);
    b99c:	2001      	movs	r0, #1
    b99e:	47a8      	blx	r5
while (state != (phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK)) {
    b9a0:	4020      	ands	r0, r4
    b9a2:	2816      	cmp	r0, #22
    b9a4:	d1fa      	bne.n	b99c <PHY_TaskHandler+0xbc>
    b9a6:	e7ae      	b.n	b906 <PHY_TaskHandler+0x26>
			for (i = 0; i < BANK_SIZE; i++)
    b9a8:	2502      	movs	r5, #2
    b9aa:	e7c2      	b.n	b932 <PHY_TaskHandler+0x52>
	value = trx_reg_read(reg);
    b9ac:	2002      	movs	r0, #2
    b9ae:	4b0f      	ldr	r3, [pc, #60]	; (b9ec <PHY_TaskHandler+0x10c>)
    b9b0:	4798      	blx	r3
			uint8_t status = (phyReadRegister(TRX_STATE_REG) >>  TRAC_STATUS) & 7;
    b9b2:	0940      	lsrs	r0, r0, #5
    b9b4:	b2c0      	uxtb	r0, r0
   			if (TRAC_STATUS_SUCCESS == status)
    b9b6:	2800      	cmp	r0, #0
    b9b8:	d004      	beq.n	b9c4 <PHY_TaskHandler+0xe4>
			else if (TRAC_STATUS_CHANNEL_ACCESS_FAILURE == status)
    b9ba:	2803      	cmp	r0, #3
    b9bc:	d00d      	beq.n	b9da <PHY_TaskHandler+0xfa>
			else if (TRAC_STATUS_NO_ACK == status)
    b9be:	2805      	cmp	r0, #5
    b9c0:	d00d      	beq.n	b9de <PHY_TaskHandler+0xfe>
				status = PHY_STATUS_ERROR;
    b9c2:	2001      	movs	r0, #1
		    gPhyDataReq.confirmCallback(status);
    b9c4:	4c0d      	ldr	r4, [pc, #52]	; (b9fc <PHY_TaskHandler+0x11c>)
    b9c6:	68a3      	ldr	r3, [r4, #8]
    b9c8:	4798      	blx	r3
		    gPhyDataReq.confirmCallback = NULL;
    b9ca:	2300      	movs	r3, #0
    b9cc:	60a3      	str	r3, [r4, #8]
			phySetRxState();
    b9ce:	4b0c      	ldr	r3, [pc, #48]	; (ba00 <PHY_TaskHandler+0x120>)
    b9d0:	4798      	blx	r3
			phyState = PHY_STATE_IDLE;
    b9d2:	2201      	movs	r2, #1
    b9d4:	4b04      	ldr	r3, [pc, #16]	; (b9e8 <PHY_TaskHandler+0x108>)
    b9d6:	701a      	strb	r2, [r3, #0]
    b9d8:	e795      	b.n	b906 <PHY_TaskHandler+0x26>
				status = PHY_STATUS_CHANNEL_ACCESS_FAILURE;
    b9da:	2002      	movs	r0, #2
    b9dc:	e7f2      	b.n	b9c4 <PHY_TaskHandler+0xe4>
				status = PHY_STATUS_NO_ACK;
    b9de:	2003      	movs	r0, #3
    b9e0:	e7f0      	b.n	b9c4 <PHY_TaskHandler+0xe4>
    b9e2:	46c0      	nop			; (mov r8, r8)
    b9e4:	0000b689 	.word	0x0000b689
    b9e8:	200003f1 	.word	0x200003f1
    b9ec:	0000dc7d 	.word	0x0000dc7d
    b9f0:	20001e1c 	.word	0x20001e1c
    b9f4:	0000de79 	.word	0x0000de79
    b9f8:	20000370 	.word	0x20000370
    b9fc:	20001e04 	.word	0x20001e04
    ba00:	0000b615 	.word	0x0000b615

0000ba04 <Find_Index>:
#if defined(PROTOCOL_STAR)
/* All connections (FFD || RFD)are stored in Connection Table of PAN Coordinator
    Each Connection is identified by its index no. In case of Data TX , EDx --> PAN CO --> EDy
    PAN Coordinator will forward the data to EDy , In order to know */
static uint8_t Find_Index (uint8_t *DestAddr)
{
    ba04:	b570      	push	{r4, r5, r6, lr}
    ba06:	0006      	movs	r6, r0
    uint8_t i;
    uint8_t return_val;
    for (i = 0;i < conn_size; i++)
    ba08:	4b12      	ldr	r3, [pc, #72]	; (ba54 <Find_Index+0x50>)
    ba0a:	781c      	ldrb	r4, [r3, #0]
    ba0c:	2c00      	cmp	r4, #0
    ba0e:	d01e      	beq.n	ba4e <Find_Index+0x4a>
    {
        if (miwiDefaultRomOrRamParams->ConnectionTable[i].status.bits.isValid)
    ba10:	4b11      	ldr	r3, [pc, #68]	; (ba58 <Find_Index+0x54>)
    ba12:	681b      	ldr	r3, [r3, #0]
    ba14:	681b      	ldr	r3, [r3, #0]
    ba16:	2000      	movs	r0, #0
    ba18:	e004      	b.n	ba24 <Find_Index+0x20>
    for (i = 0;i < conn_size; i++)
    ba1a:	3001      	adds	r0, #1
    ba1c:	b2c0      	uxtb	r0, r0
    ba1e:	3310      	adds	r3, #16
    ba20:	42a0      	cmp	r0, r4
    ba22:	d012      	beq.n	ba4a <Find_Index+0x46>
        if (miwiDefaultRomOrRamParams->ConnectionTable[i].status.bits.isValid)
    ba24:	7b1a      	ldrb	r2, [r3, #12]
    ba26:	2a7f      	cmp	r2, #127	; 0x7f
    ba28:	d9f7      	bls.n	ba1a <Find_Index+0x16>
        {
            if (DestAddr[0] == miwiDefaultRomOrRamParams->ConnectionTable[i].Address[0] && DestAddr[1] == miwiDefaultRomOrRamParams->ConnectionTable[i].Address[1] && DestAddr[2] == miwiDefaultRomOrRamParams->ConnectionTable[i].Address[2] )
    ba2a:	7835      	ldrb	r5, [r6, #0]
    ba2c:	791a      	ldrb	r2, [r3, #4]
    ba2e:	4295      	cmp	r5, r2
    ba30:	d1f3      	bne.n	ba1a <Find_Index+0x16>
    ba32:	7875      	ldrb	r5, [r6, #1]
    ba34:	795a      	ldrb	r2, [r3, #5]
    ba36:	4295      	cmp	r5, r2
    ba38:	d1ef      	bne.n	ba1a <Find_Index+0x16>
    ba3a:	78b5      	ldrb	r5, [r6, #2]
    ba3c:	799a      	ldrb	r2, [r3, #6]
    ba3e:	4295      	cmp	r5, r2
    ba40:	d1eb      	bne.n	ba1a <Find_Index+0x16>
                break;
            }

        }
    }
    if (i == conn_size)
    ba42:	4284      	cmp	r4, r0
    ba44:	d102      	bne.n	ba4c <Find_Index+0x48>
    {
        return_val = 0xff;
    ba46:	20ff      	movs	r0, #255	; 0xff
    ba48:	e000      	b.n	ba4c <Find_Index+0x48>
    ba4a:	20ff      	movs	r0, #255	; 0xff
    }
    return return_val;
}
    ba4c:	bd70      	pop	{r4, r5, r6, pc}
        return_val = 0xff;
    ba4e:	20ff      	movs	r0, #255	; 0xff
    ba50:	e7fc      	b.n	ba4c <Find_Index+0x48>
    ba52:	46c0      	nop			; (mov r8, r8)
    ba54:	200003f2 	.word	0x200003f2
    ba58:	20001f84 	.word	0x20001f84

0000ba5c <CommandConfCallback>:
{
    ba5c:	b510      	push	{r4, lr}
    MiMem_Free(msgPointer);
    ba5e:	0010      	movs	r0, r2
    ba60:	4b01      	ldr	r3, [pc, #4]	; (ba68 <CommandConfCallback+0xc>)
    ba62:	4798      	blx	r3
}
    ba64:	bd10      	pop	{r4, pc}
    ba66:	46c0      	nop			; (mov r8, r8)
    ba68:	0000d209 	.word	0x0000d209

0000ba6c <linkStatusConfCallback>:
{
    ba6c:	b510      	push	{r4, lr}
    ba6e:	000c      	movs	r4, r1
    MiMem_Free(msgPointer);
    ba70:	0010      	movs	r0, r2
    ba72:	4b10      	ldr	r3, [pc, #64]	; (bab4 <linkStatusConfCallback+0x48>)
    ba74:	4798      	blx	r3
    if (SUCCESS != status)
    ba76:	2c00      	cmp	r4, #0
    ba78:	d017      	beq.n	baaa <linkStatusConfCallback+0x3e>
        if (linkStatusFailureCount >= MAX_LINK_STATUS_FAILURES)
    ba7a:	4b0f      	ldr	r3, [pc, #60]	; (bab8 <linkStatusConfCallback+0x4c>)
    ba7c:	781b      	ldrb	r3, [r3, #0]
    ba7e:	2b02      	cmp	r3, #2
    ba80:	d90e      	bls.n	baa0 <linkStatusConfCallback+0x34>
            linkStatusTimeInterval = 0;
    ba82:	2200      	movs	r2, #0
    ba84:	4b0d      	ldr	r3, [pc, #52]	; (babc <linkStatusConfCallback+0x50>)
    ba86:	801a      	strh	r2, [r3, #0]
            if ((NULL != linkFailureCallback) && (p2pStarCurrentState != DISCONNECTED))
    ba88:	4b0d      	ldr	r3, [pc, #52]	; (bac0 <linkStatusConfCallback+0x54>)
    ba8a:	681b      	ldr	r3, [r3, #0]
    ba8c:	2b00      	cmp	r3, #0
    ba8e:	d004      	beq.n	ba9a <linkStatusConfCallback+0x2e>
    ba90:	4a0c      	ldr	r2, [pc, #48]	; (bac4 <linkStatusConfCallback+0x58>)
    ba92:	7812      	ldrb	r2, [r2, #0]
    ba94:	2a08      	cmp	r2, #8
    ba96:	d000      	beq.n	ba9a <linkStatusConfCallback+0x2e>
                linkFailureCallback();
    ba98:	4798      	blx	r3
            p2pStarCurrentState = DISCONNECTED;	
    ba9a:	2208      	movs	r2, #8
    ba9c:	4b09      	ldr	r3, [pc, #36]	; (bac4 <linkStatusConfCallback+0x58>)
    ba9e:	701a      	strb	r2, [r3, #0]
        ++linkStatusFailureCount;
    baa0:	4a05      	ldr	r2, [pc, #20]	; (bab8 <linkStatusConfCallback+0x4c>)
    baa2:	7813      	ldrb	r3, [r2, #0]
    baa4:	3301      	adds	r3, #1
    baa6:	7013      	strb	r3, [r2, #0]
}
    baa8:	bd10      	pop	{r4, pc}
        linkStatusFailureCount = 0;
    baaa:	2200      	movs	r2, #0
    baac:	4b02      	ldr	r3, [pc, #8]	; (bab8 <linkStatusConfCallback+0x4c>)
    baae:	701a      	strb	r2, [r3, #0]
}
    bab0:	e7fa      	b.n	baa8 <linkStatusConfCallback+0x3c>
    bab2:	46c0      	nop			; (mov r8, r8)
    bab4:	0000d209 	.word	0x0000d209
    bab8:	20000414 	.word	0x20000414
    babc:	20000416 	.word	0x20000416
    bac0:	20002088 	.word	0x20002088
    bac4:	20000418 	.word	0x20000418

0000bac8 <frameTxCallback>:
{
    bac8:	b510      	push	{r4, lr}
    txCallbackReceived = true;
    baca:	2401      	movs	r4, #1
    bacc:	4b08      	ldr	r3, [pc, #32]	; (baf0 <frameTxCallback+0x28>)
    bace:	701c      	strb	r4, [r3, #0]
    DataConf_callback_t callback = sentFrame->txFrameEntry.frameConfCallback;
    bad0:	4b08      	ldr	r3, [pc, #32]	; (baf4 <frameTxCallback+0x2c>)
    bad2:	681b      	ldr	r3, [r3, #0]
    bad4:	691b      	ldr	r3, [r3, #16]
    if (NULL != callback)
    bad6:	2b00      	cmp	r3, #0
    bad8:	d005      	beq.n	bae6 <frameTxCallback+0x1e>
        callback(handle, status, msgPointer);
    bada:	4798      	blx	r3
    MiMem_Free((uint8_t *)sentFrame);
    badc:	4b05      	ldr	r3, [pc, #20]	; (baf4 <frameTxCallback+0x2c>)
    bade:	6818      	ldr	r0, [r3, #0]
    bae0:	4b05      	ldr	r3, [pc, #20]	; (baf8 <frameTxCallback+0x30>)
    bae2:	4798      	blx	r3
}
    bae4:	bd10      	pop	{r4, pc}
        MiMem_Free(msgPointer);
    bae6:	0010      	movs	r0, r2
    bae8:	4b03      	ldr	r3, [pc, #12]	; (baf8 <frameTxCallback+0x30>)
    baea:	4798      	blx	r3
    baec:	e7f6      	b.n	badc <frameTxCallback+0x14>
    baee:	46c0      	nop			; (mov r8, r8)
    baf0:	20000018 	.word	0x20000018
    baf4:	2000209c 	.word	0x2000209c
    baf8:	0000d209 	.word	0x0000d209

0000bafc <dataTimerHandler>:
{
    bafc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	for (loopIndex = 0; loopIndex < appAckWaitDataQueue.size; loopIndex++)
    bafe:	4b19      	ldr	r3, [pc, #100]	; (bb64 <dataTimerHandler+0x68>)
    bb00:	7a1b      	ldrb	r3, [r3, #8]
    bb02:	2b00      	cmp	r3, #0
    bb04:	d029      	beq.n	bb5a <dataTimerHandler+0x5e>
    bb06:	2600      	movs	r6, #0
		dataFramePtr = (P2PStarDataFrame_t *) miQueueRemove(&appAckWaitDataQueue, NULL);
    bb08:	4c16      	ldr	r4, [pc, #88]	; (bb64 <dataTimerHandler+0x68>)
    bb0a:	4f17      	ldr	r7, [pc, #92]	; (bb68 <dataTimerHandler+0x6c>)
    bb0c:	e009      	b.n	bb22 <dataTimerHandler+0x26>
			miQueueAppend(&appAckWaitDataQueue, (miQueueBuffer_t *)dataFramePtr);
    bb0e:	0029      	movs	r1, r5
    bb10:	4814      	ldr	r0, [pc, #80]	; (bb64 <dataTimerHandler+0x68>)
    bb12:	4b16      	ldr	r3, [pc, #88]	; (bb6c <dataTimerHandler+0x70>)
    bb14:	4798      	blx	r3
	for (loopIndex = 0; loopIndex < appAckWaitDataQueue.size; loopIndex++)
    bb16:	3601      	adds	r6, #1
    bb18:	b2f6      	uxtb	r6, r6
    bb1a:	4b12      	ldr	r3, [pc, #72]	; (bb64 <dataTimerHandler+0x68>)
    bb1c:	7a1b      	ldrb	r3, [r3, #8]
    bb1e:	42b3      	cmp	r3, r6
    bb20:	d918      	bls.n	bb54 <dataTimerHandler+0x58>
		dataFramePtr = (P2PStarDataFrame_t *) miQueueRemove(&appAckWaitDataQueue, NULL);
    bb22:	2100      	movs	r1, #0
    bb24:	0020      	movs	r0, r4
    bb26:	47b8      	blx	r7
    bb28:	1e05      	subs	r5, r0, #0
		if (NULL == dataFramePtr)
    bb2a:	d015      	beq.n	bb58 <dataTimerHandler+0x5c>
		if((0 != dataFramePtr->dataFrame.timeout) && (--dataFramePtr->dataFrame.timeout) == 0)
    bb2c:	7c03      	ldrb	r3, [r0, #16]
    bb2e:	2b00      	cmp	r3, #0
    bb30:	d0ed      	beq.n	bb0e <dataTimerHandler+0x12>
    bb32:	3b01      	subs	r3, #1
    bb34:	b2db      	uxtb	r3, r3
    bb36:	7403      	strb	r3, [r0, #16]
    bb38:	2b00      	cmp	r3, #0
    bb3a:	d1e8      	bne.n	bb0e <dataTimerHandler+0x12>
			DataConf_callback_t callback = dataFramePtr->dataFrame.confCallback;
    bb3c:	6843      	ldr	r3, [r0, #4]
			if (NULL != callback)
    bb3e:	2b00      	cmp	r3, #0
    bb40:	d004      	beq.n	bb4c <dataTimerHandler+0x50>
				callback(dataFramePtr->dataFrame.msghandle, NO_ACK, (uint8_t*)&(dataFramePtr->dataFrame.msg));
    bb42:	7d00      	ldrb	r0, [r0, #20]
    bb44:	002a      	movs	r2, r5
    bb46:	3216      	adds	r2, #22
    bb48:	2103      	movs	r1, #3
    bb4a:	4798      	blx	r3
			MiMem_Free((uint8_t *)dataFramePtr);
    bb4c:	0028      	movs	r0, r5
    bb4e:	4b08      	ldr	r3, [pc, #32]	; (bb70 <dataTimerHandler+0x74>)
    bb50:	4798      	blx	r3
		{
    bb52:	e7e0      	b.n	bb16 <dataTimerHandler+0x1a>
	if (0 == appAckWaitDataQueue.size)
    bb54:	2b00      	cmp	r3, #0
    bb56:	d000      	beq.n	bb5a <dataTimerHandler+0x5e>
}
    bb58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		SYS_TimerStop(&dataTimer);
    bb5a:	4806      	ldr	r0, [pc, #24]	; (bb74 <dataTimerHandler+0x78>)
    bb5c:	4b06      	ldr	r3, [pc, #24]	; (bb78 <dataTimerHandler+0x7c>)
    bb5e:	4798      	blx	r3
    bb60:	e7fa      	b.n	bb58 <dataTimerHandler+0x5c>
    bb62:	46c0      	nop			; (mov r8, r8)
    bb64:	20001ffc 	.word	0x20001ffc
    bb68:	0000d381 	.word	0x0000d381
    bb6c:	0000d349 	.word	0x0000d349
    bb70:	0000d209 	.word	0x0000d209
    bb74:	200003f8 	.word	0x200003f8
    bb78:	0000d485 	.word	0x0000d485

0000bb7c <MiApp_Set>:
{
    bb7c:	b570      	push	{r4, r5, r6, lr}
    bb7e:	000d      	movs	r5, r1
    return false;
    bb80:	2400      	movs	r4, #0
    switch(id)
    bb82:	2800      	cmp	r0, #0
    bb84:	d001      	beq.n	bb8a <MiApp_Set+0xe>
}
    bb86:	0020      	movs	r0, r4
    bb88:	bd70      	pop	{r4, r5, r6, pc}
            if( MiMAC_Set(MAC_CHANNEL, value))
    bb8a:	4b05      	ldr	r3, [pc, #20]	; (bba0 <MiApp_Set+0x24>)
    bb8c:	4798      	blx	r3
    bb8e:	1e04      	subs	r4, r0, #0
    bb90:	d0f9      	beq.n	bb86 <MiApp_Set+0xa>
                currentChannel = *value;
    bb92:	782a      	ldrb	r2, [r5, #0]
    bb94:	4b03      	ldr	r3, [pc, #12]	; (bba4 <MiApp_Set+0x28>)
    bb96:	701a      	strb	r2, [r3, #0]
                PDS_Store(PDS_CURRENT_CHANNEL_ID);
    bb98:	2004      	movs	r0, #4
    bb9a:	4b03      	ldr	r3, [pc, #12]	; (bba8 <MiApp_Set+0x2c>)
    bb9c:	4798      	blx	r3
                return true;
    bb9e:	e7f2      	b.n	bb86 <MiApp_Set+0xa>
    bba0:	0000acbd 	.word	0x0000acbd
    bba4:	2000000d 	.word	0x2000000d
    bba8:	0000a4ad 	.word	0x0000a4ad

0000bbac <MiApp_ProtocolInit>:
{
    bbac:	b5f0      	push	{r4, r5, r6, r7, lr}
    bbae:	46c6      	mov	lr, r8
    bbb0:	b500      	push	{lr}
    bbb2:	b084      	sub	sp, #16
    bbb4:	0005      	movs	r5, r0
    uint16_t broadcastAddress = 0xFFFF;
    bbb6:	2201      	movs	r2, #1
    bbb8:	4252      	negs	r2, r2
    bbba:	230e      	movs	r3, #14
    bbbc:	446b      	add	r3, sp
    bbbe:	801a      	strh	r2, [r3, #0]
    P2PStatus.Val = 0;//TODO
    bbc0:	2300      	movs	r3, #0
    bbc2:	4a50      	ldr	r2, [pc, #320]	; (bd04 <MiApp_ProtocolInit+0x158>)
    bbc4:	7013      	strb	r3, [r2, #0]
    miwiDefaultRomOrRamParams = defaultRomOrRamParams;
    bbc6:	4a50      	ldr	r2, [pc, #320]	; (bd08 <MiApp_ProtocolInit+0x15c>)
    bbc8:	6010      	str	r0, [r2, #0]
    miwiDefaultRamOnlyParams = defaultRamOnlyParams;
    bbca:	4a50      	ldr	r2, [pc, #320]	; (bd0c <MiApp_ProtocolInit+0x160>)
    bbcc:	6011      	str	r1, [r2, #0]
    myPANID.Val = 0;
    bbce:	4a50      	ldr	r2, [pc, #320]	; (bd10 <MiApp_ProtocolInit+0x164>)
    bbd0:	8013      	strh	r3, [r2, #0]
    if (defaultRomOrRamParams->networkFreezerRestore)
    bbd2:	7b03      	ldrb	r3, [r0, #12]
    bbd4:	2b00      	cmp	r3, #0
    bbd6:	d165      	bne.n	bca4 <MiApp_ProtocolInit+0xf8>
        p2pStarCurrentState = INIT_STATE;
    bbd8:	2201      	movs	r2, #1
    bbda:	4b4e      	ldr	r3, [pc, #312]	; (bd14 <MiApp_ProtocolInit+0x168>)
    bbdc:	701a      	strb	r2, [r3, #0]
        myPANID.Val = MY_PAN_ID;
    bbde:	4a4e      	ldr	r2, [pc, #312]	; (bd18 <MiApp_ProtocolInit+0x16c>)
    bbe0:	4b4b      	ldr	r3, [pc, #300]	; (bd10 <MiApp_ProtocolInit+0x164>)
    bbe2:	801a      	strh	r2, [r3, #0]
    bbe4:	2400      	movs	r4, #0
        defaultRomOrRamParams->ConnectionTable[i].status.Val = 0;
    bbe6:	2600      	movs	r6, #0
        memset(&defaultRomOrRamParams->ConnectionTable[i].Address, 0, LONG_ADDR_LEN);
    bbe8:	4b4c      	ldr	r3, [pc, #304]	; (bd1c <MiApp_ProtocolInit+0x170>)
    bbea:	4698      	mov	r8, r3
    for(i = 0; i < CONNECTION_SIZE; i++)
    bbec:	27a0      	movs	r7, #160	; 0xa0
    bbee:	007f      	lsls	r7, r7, #1
        defaultRomOrRamParams->ConnectionTable[i].status.Val = 0;
    bbf0:	682b      	ldr	r3, [r5, #0]
    bbf2:	191b      	adds	r3, r3, r4
    bbf4:	731e      	strb	r6, [r3, #12]
        memset(&defaultRomOrRamParams->ConnectionTable[i].Address, 0, LONG_ADDR_LEN);
    bbf6:	682b      	ldr	r3, [r5, #0]
    bbf8:	1918      	adds	r0, r3, r4
    bbfa:	3004      	adds	r0, #4
    bbfc:	2208      	movs	r2, #8
    bbfe:	0031      	movs	r1, r6
    bc00:	47c0      	blx	r8
    bc02:	3410      	adds	r4, #16
    for(i = 0; i < CONNECTION_SIZE; i++)
    bc04:	42bc      	cmp	r4, r7
    bc06:	d1f3      	bne.n	bbf0 <MiApp_ProtocolInit+0x44>
    bc08:	4b45      	ldr	r3, [pc, #276]	; (bd20 <MiApp_ProtocolInit+0x174>)
    bc0a:	0019      	movs	r1, r3
    bc0c:	3150      	adds	r1, #80	; 0x50
        IncomingFrameCounter[i].Val = 0;
    bc0e:	2200      	movs	r2, #0
    bc10:	c304      	stmia	r3!, {r2}
    for(i = 0; i < CONNECTION_SIZE; i++)
    bc12:	428b      	cmp	r3, r1
    bc14:	d1fc      	bne.n	bc10 <MiApp_ProtocolInit+0x64>
    miwi_status_t initStatus = SUCCESS;
    bc16:	2400      	movs	r4, #0
    initValue.PAddress = myLongAddress;
    bc18:	aa01      	add	r2, sp, #4
    initValue.actionFlags.bits.CCAEnable = 1;
    bc1a:	7813      	ldrb	r3, [r2, #0]
    bc1c:	2102      	movs	r1, #2
    bc1e:	430b      	orrs	r3, r1
    initValue.actionFlags.bits.PAddrLength = MY_ADDRESS_LENGTH;
    bc20:	2187      	movs	r1, #135	; 0x87
    bc22:	400b      	ands	r3, r1
    bc24:	2140      	movs	r1, #64	; 0x40
    bc26:	430b      	orrs	r3, r1
    initValue.actionFlags.bits.NetworkFreezer = 1;
    bc28:	b2db      	uxtb	r3, r3
    bc2a:	2104      	movs	r1, #4
    bc2c:	430b      	orrs	r3, r1
    initValue.actionFlags.bits.RepeaterMode = 0;
    bc2e:	21c6      	movs	r1, #198	; 0xc6
    bc30:	400b      	ands	r3, r1
    bc32:	7013      	strb	r3, [r2, #0]
    MiMAC_Init(initValue);
    bc34:	9801      	ldr	r0, [sp, #4]
    bc36:	493b      	ldr	r1, [pc, #236]	; (bd24 <MiApp_ProtocolInit+0x178>)
    bc38:	4b3b      	ldr	r3, [pc, #236]	; (bd28 <MiApp_ProtocolInit+0x17c>)
    bc3a:	4798      	blx	r3
    if (currentChannel != 0xFF)
    bc3c:	4b3b      	ldr	r3, [pc, #236]	; (bd2c <MiApp_ProtocolInit+0x180>)
    bc3e:	781b      	ldrb	r3, [r3, #0]
    bc40:	2bff      	cmp	r3, #255	; 0xff
    bc42:	d003      	beq.n	bc4c <MiApp_ProtocolInit+0xa0>
        MiApp_Set(CHANNEL, &currentChannel);
    bc44:	4939      	ldr	r1, [pc, #228]	; (bd2c <MiApp_ProtocolInit+0x180>)
    bc46:	2000      	movs	r0, #0
    bc48:	4b39      	ldr	r3, [pc, #228]	; (bd30 <MiApp_ProtocolInit+0x184>)
    bc4a:	4798      	blx	r3
    MiMAC_SetAltAddress((uint8_t *)&broadcastAddress, (uint8_t *)&myPANID.Val);
    bc4c:	4930      	ldr	r1, [pc, #192]	; (bd10 <MiApp_ProtocolInit+0x164>)
    bc4e:	200e      	movs	r0, #14
    bc50:	4468      	add	r0, sp
    bc52:	4b38      	ldr	r3, [pc, #224]	; (bd34 <MiApp_ProtocolInit+0x188>)
    bc54:	4798      	blx	r3
    P2PCapacityInfo |= (ConnMode << 4);
    bc56:	4a38      	ldr	r2, [pc, #224]	; (bd38 <MiApp_ProtocolInit+0x18c>)
    bc58:	4b38      	ldr	r3, [pc, #224]	; (bd3c <MiApp_ProtocolInit+0x190>)
    bc5a:	781b      	ldrb	r3, [r3, #0]
    bc5c:	011b      	lsls	r3, r3, #4
    bc5e:	7811      	ldrb	r1, [r2, #0]
    bc60:	430b      	orrs	r3, r1
    bc62:	7013      	strb	r3, [r2, #0]
    protocolTimer.interval = PROTOCOL_TIMER_INTERVAL;
    bc64:	4836      	ldr	r0, [pc, #216]	; (bd40 <MiApp_ProtocolInit+0x194>)
    bc66:	23fa      	movs	r3, #250	; 0xfa
    bc68:	009b      	lsls	r3, r3, #2
    bc6a:	6083      	str	r3, [r0, #8]
    protocolTimer.mode = SYS_TIMER_PERIODIC_MODE;
    bc6c:	2501      	movs	r5, #1
    bc6e:	7305      	strb	r5, [r0, #12]
    protocolTimer.handler = protocolTimerHandler;
    bc70:	4b34      	ldr	r3, [pc, #208]	; (bd44 <MiApp_ProtocolInit+0x198>)
    bc72:	6103      	str	r3, [r0, #16]
    SYS_TimerStart(&protocolTimer);
    bc74:	4b34      	ldr	r3, [pc, #208]	; (bd48 <MiApp_ProtocolInit+0x19c>)
    bc76:	4798      	blx	r3
    dataTimer.interval = DATA_TIMER_INTERVAL;
    bc78:	4b34      	ldr	r3, [pc, #208]	; (bd4c <MiApp_ProtocolInit+0x1a0>)
    bc7a:	2264      	movs	r2, #100	; 0x64
    bc7c:	609a      	str	r2, [r3, #8]
    dataTimer.mode = SYS_TIMER_PERIODIC_MODE;
    bc7e:	731d      	strb	r5, [r3, #12]
    dataTimer.handler = dataTimerHandler;
    bc80:	4a33      	ldr	r2, [pc, #204]	; (bd50 <MiApp_ProtocolInit+0x1a4>)
    bc82:	611a      	str	r2, [r3, #16]
	miQueueInit(&appAckWaitDataQueue);
    bc84:	4833      	ldr	r0, [pc, #204]	; (bd54 <MiApp_ProtocolInit+0x1a8>)
    bc86:	4d34      	ldr	r5, [pc, #208]	; (bd58 <MiApp_ProtocolInit+0x1ac>)
    bc88:	47a8      	blx	r5
	miQueueInit(&macAckOnlyFrameQueue);
    bc8a:	4834      	ldr	r0, [pc, #208]	; (bd5c <MiApp_ProtocolInit+0x1b0>)
    bc8c:	47a8      	blx	r5
	miQueueInit(&indirectFrameQueue);
    bc8e:	4834      	ldr	r0, [pc, #208]	; (bd60 <MiApp_ProtocolInit+0x1b4>)
    bc90:	47a8      	blx	r5
    if (IN_NETWORK_STATE == p2pStarCurrentState)
    bc92:	4b20      	ldr	r3, [pc, #128]	; (bd14 <MiApp_ProtocolInit+0x168>)
    bc94:	781b      	ldrb	r3, [r3, #0]
    bc96:	2b07      	cmp	r3, #7
    bc98:	d025      	beq.n	bce6 <MiApp_ProtocolInit+0x13a>
}
    bc9a:	0020      	movs	r0, r4
    bc9c:	b004      	add	sp, #16
    bc9e:	bc04      	pop	{r2}
    bca0:	4690      	mov	r8, r2
    bca2:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if (!PDS_IsAbleToRestore(MIWI_ALL_MEMORY_MEM_ID) || !PDS_Restore(MIWI_ALL_MEMORY_MEM_ID))
    bca4:	482f      	ldr	r0, [pc, #188]	; (bd64 <MiApp_ProtocolInit+0x1b8>)
    bca6:	4b30      	ldr	r3, [pc, #192]	; (bd68 <MiApp_ProtocolInit+0x1bc>)
    bca8:	4798      	blx	r3
    bcaa:	2800      	cmp	r0, #0
    bcac:	d004      	beq.n	bcb8 <MiApp_ProtocolInit+0x10c>
    bcae:	482d      	ldr	r0, [pc, #180]	; (bd64 <MiApp_ProtocolInit+0x1b8>)
    bcb0:	4b2e      	ldr	r3, [pc, #184]	; (bd6c <MiApp_ProtocolInit+0x1c0>)
    bcb2:	4798      	blx	r3
    bcb4:	2800      	cmp	r0, #0
    bcb6:	d101      	bne.n	bcbc <MiApp_ProtocolInit+0x110>
            PDS_InitItems();
    bcb8:	4b2d      	ldr	r3, [pc, #180]	; (bd70 <MiApp_ProtocolInit+0x1c4>)
    bcba:	4798      	blx	r3
    if (myPANID.Val != 0x0000 && myPANID.Val != 0xFFFF)
    bcbc:	4b14      	ldr	r3, [pc, #80]	; (bd10 <MiApp_ProtocolInit+0x164>)
    bcbe:	881b      	ldrh	r3, [r3, #0]
    bcc0:	3b01      	subs	r3, #1
    bcc2:	b29b      	uxth	r3, r3
    bcc4:	4a2b      	ldr	r2, [pc, #172]	; (bd74 <MiApp_ProtocolInit+0x1c8>)
    bcc6:	4293      	cmp	r3, r2
    bcc8:	d900      	bls.n	bccc <MiApp_ProtocolInit+0x120>
    bcca:	e785      	b.n	bbd8 <MiApp_ProtocolInit+0x2c>
        p2pStarCurrentState = IN_NETWORK_STATE;
    bccc:	2207      	movs	r2, #7
    bcce:	4b11      	ldr	r3, [pc, #68]	; (bd14 <MiApp_ProtocolInit+0x168>)
    bcd0:	701a      	strb	r2, [r3, #0]
        if (NULL != reconnectionCallback)
    bcd2:	4b29      	ldr	r3, [pc, #164]	; (bd78 <MiApp_ProtocolInit+0x1cc>)
    bcd4:	681b      	ldr	r3, [r3, #0]
    bcd6:	2b00      	cmp	r3, #0
    bcd8:	d003      	beq.n	bce2 <MiApp_ProtocolInit+0x136>
            reconnectionCallback(SUCCESS);
    bcda:	2000      	movs	r0, #0
    bcdc:	4798      	blx	r3
        initStatus = RECONNECTED;
    bcde:	240f      	movs	r4, #15
    bce0:	e79a      	b.n	bc18 <MiApp_ProtocolInit+0x6c>
    bce2:	240f      	movs	r4, #15
    bce4:	e798      	b.n	bc18 <MiApp_ProtocolInit+0x6c>
        if (PAN_COORD == role)
    bce6:	4b25      	ldr	r3, [pc, #148]	; (bd7c <MiApp_ProtocolInit+0x1d0>)
    bce8:	781b      	ldrb	r3, [r3, #0]
    bcea:	2b01      	cmp	r3, #1
    bcec:	d003      	beq.n	bcf6 <MiApp_ProtocolInit+0x14a>
    linkStatusTimeInterval = LINK_STATUS_TIMEOUT;
    bcee:	220f      	movs	r2, #15
    bcf0:	4b23      	ldr	r3, [pc, #140]	; (bd80 <MiApp_ProtocolInit+0x1d4>)
    bcf2:	801a      	strh	r2, [r3, #0]
    bcf4:	e7d1      	b.n	bc9a <MiApp_ProtocolInit+0xee>
    inActiveDeviceCheckTimeInterval = FIND_INACTIVE_DEVICE_TIMEOUT;
    bcf6:	223c      	movs	r2, #60	; 0x3c
    bcf8:	4b22      	ldr	r3, [pc, #136]	; (bd84 <MiApp_ProtocolInit+0x1d8>)
    bcfa:	801a      	strh	r2, [r3, #0]
    sharePeerDevInfoTimeInterval = SHARE_PEER_DEVICE_INFO_TIMEOUT;
    bcfc:	3a2d      	subs	r2, #45	; 0x2d
    bcfe:	4b22      	ldr	r3, [pc, #136]	; (bd88 <MiApp_ProtocolInit+0x1dc>)
    bd00:	801a      	strh	r2, [r3, #0]
    bd02:	e7ca      	b.n	bc9a <MiApp_ProtocolInit+0xee>
    bd04:	20001ff8 	.word	0x20001ff8
    bd08:	20001f84 	.word	0x20001f84
    bd0c:	20001f88 	.word	0x20001f88
    bd10:	20001f94 	.word	0x20001f94
    bd14:	20000418 	.word	0x20000418
    bd18:	00001234 	.word	0x00001234
    bd1c:	0001193d 	.word	0x0001193d
    bd20:	20001f98 	.word	0x20001f98
    bd24:	20000010 	.word	0x20000010
    bd28:	0000ace5 	.word	0x0000ace5
    bd2c:	2000000d 	.word	0x2000000d
    bd30:	0000bb7d 	.word	0x0000bb7d
    bd34:	0000a879 	.word	0x0000a879
    bd38:	2000000c 	.word	0x2000000c
    bd3c:	2000000b 	.word	0x2000000b
    bd40:	20000420 	.word	0x20000420
    bd44:	0000c4d5 	.word	0x0000c4d5
    bd48:	0000d4f1 	.word	0x0000d4f1
    bd4c:	200003f8 	.word	0x200003f8
    bd50:	0000bafd 	.word	0x0000bafd
    bd54:	20001ffc 	.word	0x20001ffc
    bd58:	0000d33d 	.word	0x0000d33d
    bd5c:	20001f58 	.word	0x20001f58
    bd60:	20001f64 	.word	0x20001f64
    bd64:	00004001 	.word	0x00004001
    bd68:	0000a661 	.word	0x0000a661
    bd6c:	0000a3cd 	.word	0x0000a3cd
    bd70:	0000a6cd 	.word	0x0000a6cd
    bd74:	0000fffd 	.word	0x0000fffd
    bd78:	20001f90 	.word	0x20001f90
    bd7c:	20002074 	.word	0x20002074
    bd80:	20000416 	.word	0x20000416
    bd84:	2000040e 	.word	0x2000040e
    bd88:	20000434 	.word	0x20000434

0000bd8c <MiApp_ConnectionMode>:
{
    bd8c:	b510      	push	{r4, lr}
    if( Mode > 3 )
    bd8e:	2803      	cmp	r0, #3
    bd90:	d900      	bls.n	bd94 <MiApp_ConnectionMode+0x8>
}
    bd92:	bd10      	pop	{r4, pc}
    ConnMode = Mode;
    bd94:	4b06      	ldr	r3, [pc, #24]	; (bdb0 <MiApp_ConnectionMode+0x24>)
    bd96:	7018      	strb	r0, [r3, #0]
    P2PCapacityInfo = (P2PCapacityInfo & 0x0F) | (ConnMode << 4);
    bd98:	4a06      	ldr	r2, [pc, #24]	; (bdb4 <MiApp_ConnectionMode+0x28>)
    bd9a:	7811      	ldrb	r1, [r2, #0]
    bd9c:	230f      	movs	r3, #15
    bd9e:	400b      	ands	r3, r1
    bda0:	0100      	lsls	r0, r0, #4
    bda2:	4318      	orrs	r0, r3
    bda4:	7010      	strb	r0, [r2, #0]
        PDS_Store(PDS_CONNECTION_MODE_ID);
    bda6:	2005      	movs	r0, #5
    bda8:	4b03      	ldr	r3, [pc, #12]	; (bdb8 <MiApp_ConnectionMode+0x2c>)
    bdaa:	4798      	blx	r3
    bdac:	e7f1      	b.n	bd92 <MiApp_ConnectionMode+0x6>
    bdae:	46c0      	nop			; (mov r8, r8)
    bdb0:	2000000b 	.word	0x2000000b
    bdb4:	2000000c 	.word	0x2000000c
    bdb8:	0000a4ad 	.word	0x0000a4ad

0000bdbc <MiApp_StartConnection>:
{
    bdbc:	b530      	push	{r4, r5, lr}
    bdbe:	b083      	sub	sp, #12
    bdc0:	0015      	movs	r5, r2
    bdc2:	001c      	movs	r4, r3
    if ((p2pStarCurrentState != INIT_STATE) && (p2pStarCurrentState != SEARCH_COMPLETE))
    bdc4:	4b2c      	ldr	r3, [pc, #176]	; (be78 <MiApp_StartConnection+0xbc>)
    bdc6:	781b      	ldrb	r3, [r3, #0]
    bdc8:	2204      	movs	r2, #4
    bdca:	4393      	bics	r3, r2
        return false;
    bdcc:	2200      	movs	r2, #0
    if ((p2pStarCurrentState != INIT_STATE) && (p2pStarCurrentState != SEARCH_COMPLETE))
    bdce:	2b01      	cmp	r3, #1
    bdd0:	d002      	beq.n	bdd8 <MiApp_StartConnection+0x1c>
}
    bdd2:	0010      	movs	r0, r2
    bdd4:	b003      	add	sp, #12
    bdd6:	bd30      	pop	{r4, r5, pc}
    p2pStarCurrentState = STARTING_NETWORK;
    bdd8:	3202      	adds	r2, #2
    bdda:	4b27      	ldr	r3, [pc, #156]	; (be78 <MiApp_StartConnection+0xbc>)
    bddc:	701a      	strb	r2, [r3, #0]
    switch(Mode)
    bdde:	2801      	cmp	r0, #1
    bde0:	d03f      	beq.n	be62 <MiApp_StartConnection+0xa6>
    bde2:	2800      	cmp	r0, #0
    bde4:	d008      	beq.n	bdf8 <MiApp_StartConnection+0x3c>
    bde6:	2802      	cmp	r0, #2
    bde8:	d03f      	beq.n	be6a <MiApp_StartConnection+0xae>
    ConfCallback(FAILURE);
    bdea:	2001      	movs	r0, #1
    bdec:	47a0      	blx	r4
    p2pStarCurrentState = INIT_STATE;
    bdee:	2201      	movs	r2, #1
    bdf0:	4b21      	ldr	r3, [pc, #132]	; (be78 <MiApp_StartConnection+0xbc>)
    bdf2:	701a      	strb	r2, [r3, #0]
    return false;
    bdf4:	2200      	movs	r2, #0
    bdf6:	e7ec      	b.n	bdd2 <MiApp_StartConnection+0x16>
            uint8_t channel = 0;
    bdf8:	2200      	movs	r2, #0
    bdfa:	466b      	mov	r3, sp
    bdfc:	715a      	strb	r2, [r3, #5]
            uint16_t tmp = 0xFFFF;
    bdfe:	466b      	mov	r3, sp
    be00:	1d98      	adds	r0, r3, #6
    be02:	2301      	movs	r3, #1
    be04:	425b      	negs	r3, r3
    be06:	8003      	strh	r3, [r0, #0]
            myPANID.Val = MY_PAN_ID;
    be08:	491c      	ldr	r1, [pc, #112]	; (be7c <MiApp_StartConnection+0xc0>)
    be0a:	4b1d      	ldr	r3, [pc, #116]	; (be80 <MiApp_StartConnection+0xc4>)
    be0c:	800b      	strh	r3, [r1, #0]
            MiMAC_SetAltAddress((uint8_t *)&tmp, (uint8_t *)&myPANID.Val);
    be0e:	4b1d      	ldr	r3, [pc, #116]	; (be84 <MiApp_StartConnection+0xc8>)
    be10:	4798      	blx	r3
            while (!(index & ChannelMap))
    be12:	07eb      	lsls	r3, r5, #31
    be14:	d40d      	bmi.n	be32 <MiApp_StartConnection+0x76>
    be16:	466b      	mov	r3, sp
    be18:	7959      	ldrb	r1, [r3, #5]
    be1a:	3101      	adds	r1, #1
    be1c:	b2c9      	uxtb	r1, r1
    be1e:	2201      	movs	r2, #1
    be20:	e000      	b.n	be24 <MiApp_StartConnection+0x68>
    be22:	0019      	movs	r1, r3
                index = index << 1;
    be24:	0052      	lsls	r2, r2, #1
    be26:	1c4b      	adds	r3, r1, #1
    be28:	b2db      	uxtb	r3, r3
            while (!(index & ChannelMap))
    be2a:	422a      	tst	r2, r5
    be2c:	d0f9      	beq.n	be22 <MiApp_StartConnection+0x66>
    be2e:	466b      	mov	r3, sp
    be30:	7159      	strb	r1, [r3, #5]
            MiApp_Set(CHANNEL, &channel);
    be32:	466b      	mov	r3, sp
    be34:	1d59      	adds	r1, r3, #5
    be36:	2000      	movs	r0, #0
    be38:	4b13      	ldr	r3, [pc, #76]	; (be88 <MiApp_StartConnection+0xcc>)
    be3a:	4798      	blx	r3
        role = PAN_COORD;
    be3c:	2201      	movs	r2, #1
    be3e:	4b13      	ldr	r3, [pc, #76]	; (be8c <MiApp_StartConnection+0xd0>)
    be40:	701a      	strb	r2, [r3, #0]
        p2pStarCurrentState = IN_NETWORK_STATE;
    be42:	3206      	adds	r2, #6
    be44:	4b0c      	ldr	r3, [pc, #48]	; (be78 <MiApp_StartConnection+0xbc>)
    be46:	701a      	strb	r2, [r3, #0]
        PDS_Store(MIWI_ALL_MEMORY_MEM_ID);
    be48:	4811      	ldr	r0, [pc, #68]	; (be90 <MiApp_StartConnection+0xd4>)
    be4a:	4b12      	ldr	r3, [pc, #72]	; (be94 <MiApp_StartConnection+0xd8>)
    be4c:	4798      	blx	r3
    inActiveDeviceCheckTimeInterval = FIND_INACTIVE_DEVICE_TIMEOUT;
    be4e:	223c      	movs	r2, #60	; 0x3c
    be50:	4b11      	ldr	r3, [pc, #68]	; (be98 <MiApp_StartConnection+0xdc>)
    be52:	801a      	strh	r2, [r3, #0]
    sharePeerDevInfoTimeInterval = SHARE_PEER_DEVICE_INFO_TIMEOUT;
    be54:	3a2d      	subs	r2, #45	; 0x2d
    be56:	4b11      	ldr	r3, [pc, #68]	; (be9c <MiApp_StartConnection+0xe0>)
    be58:	801a      	strh	r2, [r3, #0]
            ConfCallback(SUCCESS);
    be5a:	2000      	movs	r0, #0
    be5c:	47a0      	blx	r4
            return true;
    be5e:	2201      	movs	r2, #1
    be60:	e7b7      	b.n	bdd2 <MiApp_StartConnection+0x16>
        ConfCallback(FAILURE);
    be62:	2001      	movs	r0, #1
    be64:	47a0      	blx	r4
        return false;
    be66:	2200      	movs	r2, #0
    be68:	e7b3      	b.n	bdd2 <MiApp_StartConnection+0x16>
            ConfCallback(FAILURE);
    be6a:	2001      	movs	r0, #1
    be6c:	47a0      	blx	r4
            p2pStarCurrentState = INIT_STATE;
    be6e:	2201      	movs	r2, #1
    be70:	4b01      	ldr	r3, [pc, #4]	; (be78 <MiApp_StartConnection+0xbc>)
    be72:	701a      	strb	r2, [r3, #0]
            return false;
    be74:	2200      	movs	r2, #0
    be76:	e7ac      	b.n	bdd2 <MiApp_StartConnection+0x16>
    be78:	20000418 	.word	0x20000418
    be7c:	20001f94 	.word	0x20001f94
    be80:	00001234 	.word	0x00001234
    be84:	0000a879 	.word	0x0000a879
    be88:	0000bb7d 	.word	0x0000bb7d
    be8c:	20002074 	.word	0x20002074
    be90:	00004001 	.word	0x00004001
    be94:	0000a4ad 	.word	0x0000a4ad
    be98:	2000040e 	.word	0x2000040e
    be9c:	20000434 	.word	0x20000434

0000bea0 <MiApp_SubscribeDataIndicationCallback>:
    if (NULL != callback)
    bea0:	2800      	cmp	r0, #0
    bea2:	d003      	beq.n	beac <MiApp_SubscribeDataIndicationCallback+0xc>
	    pktRxcallback = callback;
    bea4:	4b02      	ldr	r3, [pc, #8]	; (beb0 <MiApp_SubscribeDataIndicationCallback+0x10>)
    bea6:	6018      	str	r0, [r3, #0]
	    return true;
    bea8:	2001      	movs	r0, #1
}
    beaa:	4770      	bx	lr
    return false;
    beac:	2000      	movs	r0, #0
    beae:	e7fc      	b.n	beaa <MiApp_SubscribeDataIndicationCallback+0xa>
    beb0:	2000041c 	.word	0x2000041c

0000beb4 <Total_Connections>:
        if (miwiDefaultRomOrRamParams->ConnectionTable[i].Address[0] != 0x00 || miwiDefaultRomOrRamParams->ConnectionTable[i].Address[1] != 0x00 || miwiDefaultRomOrRamParams->ConnectionTable[i].Address[2] != 0x00)
    beb4:	4b0a      	ldr	r3, [pc, #40]	; (bee0 <Total_Connections+0x2c>)
    beb6:	681b      	ldr	r3, [r3, #0]
    beb8:	681b      	ldr	r3, [r3, #0]
    beba:	0019      	movs	r1, r3
    bebc:	3141      	adds	r1, #65	; 0x41
    bebe:	31ff      	adds	r1, #255	; 0xff
    uint8_t count=0 , i;
    bec0:	2000      	movs	r0, #0
    bec2:	e004      	b.n	bece <Total_Connections+0x1a>
            count++;
    bec4:	3001      	adds	r0, #1
    bec6:	b2c0      	uxtb	r0, r0
    bec8:	3310      	adds	r3, #16
    for (i=0;i<CONNECTION_SIZE;i++)
    beca:	428b      	cmp	r3, r1
    becc:	d006      	beq.n	bedc <Total_Connections+0x28>
        if (miwiDefaultRomOrRamParams->ConnectionTable[i].Address[0] != 0x00 || miwiDefaultRomOrRamParams->ConnectionTable[i].Address[1] != 0x00 || miwiDefaultRomOrRamParams->ConnectionTable[i].Address[2] != 0x00)
    bece:	889a      	ldrh	r2, [r3, #4]
    bed0:	2a00      	cmp	r2, #0
    bed2:	d1f7      	bne.n	bec4 <Total_Connections+0x10>
    bed4:	799a      	ldrb	r2, [r3, #6]
    bed6:	2a00      	cmp	r2, #0
    bed8:	d0f6      	beq.n	bec8 <Total_Connections+0x14>
    beda:	e7f3      	b.n	bec4 <Total_Connections+0x10>
}
    bedc:	4770      	bx	lr
    bede:	46c0      	nop			; (mov r8, r8)
    bee0:	20001f84 	.word	0x20001f84

0000bee4 <isSameAddress>:
{
    bee4:	b510      	push	{r4, lr}
        if( Address1[i] != Address2[i] )
    bee6:	7802      	ldrb	r2, [r0, #0]
    bee8:	780b      	ldrb	r3, [r1, #0]
    beea:	429a      	cmp	r2, r3
    beec:	d109      	bne.n	bf02 <isSameAddress+0x1e>
    beee:	2301      	movs	r3, #1
    bef0:	5cc4      	ldrb	r4, [r0, r3]
    bef2:	5cca      	ldrb	r2, [r1, r3]
    bef4:	4294      	cmp	r4, r2
    bef6:	d106      	bne.n	bf06 <isSameAddress+0x22>
    bef8:	3301      	adds	r3, #1
    for(i = 0; i < MY_ADDRESS_LENGTH; i++)
    befa:	2b08      	cmp	r3, #8
    befc:	d1f8      	bne.n	bef0 <isSameAddress+0xc>
    return true;
    befe:	2001      	movs	r0, #1
}
    bf00:	bd10      	pop	{r4, pc}
            return false;
    bf02:	2000      	movs	r0, #0
    bf04:	e7fc      	b.n	bf00 <isSameAddress+0x1c>
    bf06:	2000      	movs	r0, #0
    bf08:	e7fa      	b.n	bf00 <isSameAddress+0x1c>
    bf0a:	Address 0x0000bf0a is out of bounds.


0000bf0c <AddConnection>:
{
    bf0c:	b5f0      	push	{r4, r5, r6, r7, lr}
    bf0e:	b083      	sub	sp, #12
    bf10:	9001      	str	r0, [sp, #4]
        if( miwiDefaultRomOrRamParams->ConnectionTable[i].status.bits.isValid )
    bf12:	4b2d      	ldr	r3, [pc, #180]	; (bfc8 <AddConnection+0xbc>)
    bf14:	681f      	ldr	r7, [r3, #0]
            if( isSameAddress(rxMessage.SourceAddress, miwiDefaultRomOrRamParams->ConnectionTable[i].Address) )
    bf16:	4b2d      	ldr	r3, [pc, #180]	; (bfcc <AddConnection+0xc0>)
    bf18:	685b      	ldr	r3, [r3, #4]
    bf1a:	9300      	str	r3, [sp, #0]
    bf1c:	683d      	ldr	r5, [r7, #0]
    uint8_t connectionSlot = 0xFF;
    bf1e:	26ff      	movs	r6, #255	; 0xff
    for(i = 0; i < CONNECTION_SIZE; i++)
    bf20:	2400      	movs	r4, #0
    bf22:	e00a      	b.n	bf3a <AddConnection+0x2e>
            if( isSameAddress(rxMessage.SourceAddress, miwiDefaultRomOrRamParams->ConnectionTable[i].Address) )
    bf24:	1d29      	adds	r1, r5, #4
    bf26:	9800      	ldr	r0, [sp, #0]
    bf28:	4b29      	ldr	r3, [pc, #164]	; (bfd0 <AddConnection+0xc4>)
    bf2a:	4798      	blx	r3
    bf2c:	2800      	cmp	r0, #0
    bf2e:	d144      	bne.n	bfba <AddConnection+0xae>
    for(i = 0; i < CONNECTION_SIZE; i++)
    bf30:	3401      	adds	r4, #1
    bf32:	b2e4      	uxtb	r4, r4
    bf34:	3510      	adds	r5, #16
    bf36:	2c14      	cmp	r4, #20
    bf38:	d006      	beq.n	bf48 <AddConnection+0x3c>
        if( miwiDefaultRomOrRamParams->ConnectionTable[i].status.bits.isValid )
    bf3a:	7b2b      	ldrb	r3, [r5, #12]
    bf3c:	2b7f      	cmp	r3, #127	; 0x7f
    bf3e:	d8f1      	bhi.n	bf24 <AddConnection+0x18>
        else if( connectionSlot == 0xFF )
    bf40:	2eff      	cmp	r6, #255	; 0xff
    bf42:	d1f5      	bne.n	bf30 <AddConnection+0x24>
    bf44:	0026      	movs	r6, r4
    bf46:	e7f3      	b.n	bf30 <AddConnection+0x24>
    uint8_t status = STATUS_SUCCESS;
    bf48:	2400      	movs	r4, #0
    if( connectionSlot == 0xFF )
    bf4a:	2eff      	cmp	r6, #255	; 0xff
    bf4c:	d038      	beq.n	bfc0 <AddConnection+0xb4>
        if( ConnMode >= ENABLE_PREV_CONN )
    bf4e:	4b21      	ldr	r3, [pc, #132]	; (bfd4 <AddConnection+0xc8>)
    bf50:	781b      	ldrb	r3, [r3, #0]
    bf52:	2b00      	cmp	r3, #0
    bf54:	d135      	bne.n	bfc2 <AddConnection+0xb6>
        MyindexinPC = connectionSlot;
    bf56:	4b20      	ldr	r3, [pc, #128]	; (bfd8 <AddConnection+0xcc>)
    bf58:	701e      	strb	r6, [r3, #0]
            miwiDefaultRomOrRamParams->ConnectionTable[connectionSlot].Address[i] = rxMessage.SourceAddress[i];
    bf5a:	0130      	lsls	r0, r6, #4
    bf5c:	2200      	movs	r2, #0
    bf5e:	4d1b      	ldr	r5, [pc, #108]	; (bfcc <AddConnection+0xc0>)
    bf60:	686b      	ldr	r3, [r5, #4]
    bf62:	5c99      	ldrb	r1, [r3, r2]
    bf64:	683b      	ldr	r3, [r7, #0]
    bf66:	181b      	adds	r3, r3, r0
    bf68:	189b      	adds	r3, r3, r2
    bf6a:	7119      	strb	r1, [r3, #4]
    bf6c:	3201      	adds	r2, #1
        for(i = 0; i < 8; i++)
    bf6e:	2a08      	cmp	r2, #8
    bf70:	d1f6      	bne.n	bf60 <AddConnection+0x54>
        miwiDefaultRomOrRamParams->ConnectionTable[connectionSlot].status.bits.isValid = 1;
    bf72:	683b      	ldr	r3, [r7, #0]
    bf74:	181b      	adds	r3, r3, r0
    bf76:	7b19      	ldrb	r1, [r3, #12]
    bf78:	3a88      	subs	r2, #136	; 0x88
    bf7a:	430a      	orrs	r2, r1
    bf7c:	731a      	strb	r2, [r3, #12]
        miwiDefaultRomOrRamParams->ConnectionTable[connectionSlot].status.bits.RXOnWhenIdle = (capacityInfo & 0x01);
    bf7e:	683b      	ldr	r3, [r7, #0]
    bf80:	181b      	adds	r3, r3, r0
    bf82:	2201      	movs	r2, #1
    bf84:	9901      	ldr	r1, [sp, #4]
    bf86:	400a      	ands	r2, r1
    bf88:	7b1d      	ldrb	r5, [r3, #12]
    bf8a:	2101      	movs	r1, #1
    bf8c:	438d      	bics	r5, r1
    bf8e:	432a      	orrs	r2, r5
    bf90:	731a      	strb	r2, [r3, #12]
                miwiDefaultRomOrRamParams->ConnectionTable[connectionSlot].PeerInfo[i] = rxMessage.Payload[3+i];
    bf92:	4b0e      	ldr	r3, [pc, #56]	; (bfcc <AddConnection+0xc0>)
    bf94:	689b      	ldr	r3, [r3, #8]
    bf96:	78da      	ldrb	r2, [r3, #3]
    bf98:	683b      	ldr	r3, [r7, #0]
    bf9a:	1818      	adds	r0, r3, r0
    bf9c:	7342      	strb	r2, [r0, #13]
            IncomingFrameCounter[connectionSlot].Val = 0;
    bf9e:	00b2      	lsls	r2, r6, #2
    bfa0:	2100      	movs	r1, #0
    bfa2:	4b0e      	ldr	r3, [pc, #56]	; (bfdc <AddConnection+0xd0>)
    bfa4:	50d1      	str	r1, [r2, r3]
        LatestConnection = connectionSlot;
    bfa6:	4b0e      	ldr	r3, [pc, #56]	; (bfe0 <AddConnection+0xd4>)
    bfa8:	701e      	strb	r6, [r3, #0]
    conn_size = Total_Connections();
    bfaa:	4b0e      	ldr	r3, [pc, #56]	; (bfe4 <AddConnection+0xd8>)
    bfac:	4798      	blx	r3
    bfae:	4b0e      	ldr	r3, [pc, #56]	; (bfe8 <AddConnection+0xdc>)
    bfb0:	7018      	strb	r0, [r3, #0]
    PDS_Store(PDS_EDC_ID);
    bfb2:	2007      	movs	r0, #7
    bfb4:	4b0d      	ldr	r3, [pc, #52]	; (bfec <AddConnection+0xe0>)
    bfb6:	4798      	blx	r3
    return status;
    bfb8:	e003      	b.n	bfc2 <AddConnection+0xb6>
    bfba:	0026      	movs	r6, r4
                status = STATUS_EXISTS;
    bfbc:	2401      	movs	r4, #1
    bfbe:	e7c4      	b.n	bf4a <AddConnection+0x3e>
        return STATUS_NOT_ENOUGH_SPACE;
    bfc0:	24f1      	movs	r4, #241	; 0xf1
}
    bfc2:	0020      	movs	r0, r4
    bfc4:	b003      	add	sp, #12
    bfc6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    bfc8:	20001f84 	.word	0x20001f84
    bfcc:	2000208c 	.word	0x2000208c
    bfd0:	0000bee5 	.word	0x0000bee5
    bfd4:	2000000b 	.word	0x2000000b
    bfd8:	20001ff4 	.word	0x20001ff4
    bfdc:	20001f98 	.word	0x20001f98
    bfe0:	20001f54 	.word	0x20001f54
    bfe4:	0000beb5 	.word	0x0000beb5
    bfe8:	200003f2 	.word	0x200003f2
    bfec:	0000a4ad 	.word	0x0000a4ad

0000bff0 <frameTransmit>:
{
    bff0:	b5f0      	push	{r4, r5, r6, r7, lr}
    bff2:	46de      	mov	lr, fp
    bff4:	4657      	mov	r7, sl
    bff6:	464e      	mov	r6, r9
    bff8:	4645      	mov	r5, r8
    bffa:	b5e0      	push	{r5, r6, r7, lr}
    bffc:	b083      	sub	sp, #12
    bffe:	0005      	movs	r5, r0
    c000:	4668      	mov	r0, sp
    c002:	80c1      	strh	r1, [r0, #6]
    c004:	0017      	movs	r7, r2
    c006:	469a      	mov	sl, r3
    c008:	ab0c      	add	r3, sp, #48	; 0x30
    c00a:	781e      	ldrb	r6, [r3, #0]
    c00c:	ab0d      	add	r3, sp, #52	; 0x34
    c00e:	781b      	ldrb	r3, [r3, #0]
    c010:	4698      	mov	r8, r3
    c012:	ab0f      	add	r3, sp, #60	; 0x3c
    c014:	781b      	ldrb	r3, [r3, #0]
    c016:	4699      	mov	r9, r3
    c018:	ab10      	add	r3, sp, #64	; 0x40
    c01a:	781b      	ldrb	r3, [r3, #0]
    c01c:	469b      	mov	fp, r3
    txFramePtr = (TxFrame_t *) MiMem_Alloc(sizeof(TxFrame_t));
    c01e:	2028      	movs	r0, #40	; 0x28
    c020:	4b30      	ldr	r3, [pc, #192]	; (c0e4 <frameTransmit+0xf4>)
    c022:	4798      	blx	r3
    c024:	1e04      	subs	r4, r0, #0
    if (NULL == txFramePtr)
    c026:	d05b      	beq.n	c0e0 <frameTransmit+0xf0>
    tParam->flags.bits.packetType = (isCommand) ? PACKET_TYPE_COMMAND : PACKET_TYPE_DATA;
    c028:	2303      	movs	r3, #3
    c02a:	4652      	mov	r2, sl
    c02c:	4013      	ands	r3, r2
    c02e:	7603      	strb	r3, [r0, #24]
    tParam->flags.bits.ackReq = (Broadcast) ? 0 : ackReq;
    c030:	2300      	movs	r3, #0
    c032:	2d00      	cmp	r5, #0
    c034:	d100      	bne.n	c038 <frameTransmit+0x48>
    c036:	465b      	mov	r3, fp
    c038:	2201      	movs	r2, #1
    c03a:	4013      	ands	r3, r2
    c03c:	015b      	lsls	r3, r3, #5
    c03e:	469c      	mov	ip, r3
    c040:	7e23      	ldrb	r3, [r4, #24]
    c042:	2120      	movs	r1, #32
    c044:	468a      	mov	sl, r1
    c046:	438b      	bics	r3, r1
    tParam->flags.bits.broadcast = Broadcast;
    c048:	0010      	movs	r0, r2
    c04a:	4028      	ands	r0, r5
    c04c:	0080      	lsls	r0, r0, #2
    c04e:	4661      	mov	r1, ip
    c050:	430b      	orrs	r3, r1
    c052:	2104      	movs	r1, #4
    c054:	438b      	bics	r3, r1
    tParam->flags.bits.secEn = SecurityEnabled;
    c056:	4016      	ands	r6, r2
    c058:	00f6      	lsls	r6, r6, #3
    c05a:	4303      	orrs	r3, r0
    c05c:	2008      	movs	r0, #8
    c05e:	4383      	bics	r3, r0
        tParam->altSrcAddr = 0;
    c060:	2100      	movs	r1, #0
    c062:	3019      	adds	r0, #25
    c064:	5421      	strb	r1, [r4, r0]
        tParam->altDestAddr = (Broadcast) ? true : false;
    c066:	4651      	mov	r1, sl
    c068:	5465      	strb	r5, [r4, r1]
        tParam->flags.bits.destPrsnt = (Broadcast) ? 0:1;
    c06a:	2101      	movs	r1, #1
    c06c:	404d      	eors	r5, r1
    c06e:	402a      	ands	r2, r5
    c070:	0192      	lsls	r2, r2, #6
    c072:	431e      	orrs	r6, r3
    c074:	2340      	movs	r3, #64	; 0x40
    c076:	439e      	bics	r6, r3
        tParam->flags.bits.sourcePrsnt = 1;
    c078:	4332      	orrs	r2, r6
    c07a:	2680      	movs	r6, #128	; 0x80
    c07c:	4276      	negs	r6, r6
    c07e:	4332      	orrs	r2, r6
    c080:	7622      	strb	r2, [r4, #24]
    tParam->DestAddress = DestinationAddress;
    c082:	61e7      	str	r7, [r4, #28]
        tParam->DestPANID.Val = DestinationPANID.Val;
    c084:	466b      	mov	r3, sp
    c086:	88db      	ldrh	r3, [r3, #6]
    c088:	8463      	strh	r3, [r4, #34]	; 0x22
    if (NULL != DestinationAddress)
    c08a:	2f00      	cmp	r7, #0
    c08c:	d008      	beq.n	c0a0 <frameTransmit+0xb0>
        if (false == tParam->flags.bits.broadcast)
    c08e:	b2d3      	uxtb	r3, r2
    c090:	075b      	lsls	r3, r3, #29
    c092:	d41e      	bmi.n	c0d2 <frameTransmit+0xe2>
            memcpy(&(txFramePtr->txFrameEntry.frameDstAddr), DestinationAddress, LONG_ADDR_LEN);
    c094:	0020      	movs	r0, r4
    c096:	3008      	adds	r0, #8
    c098:	2208      	movs	r2, #8
    c09a:	0039      	movs	r1, r7
    c09c:	4b12      	ldr	r3, [pc, #72]	; (c0e8 <frameTransmit+0xf8>)
    c09e:	4798      	blx	r3
    txFramePtr->txFrameEntry.frame = msgPtr;
    c0a0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    c0a2:	6163      	str	r3, [r4, #20]
    tParam->DestAddress = (uint8_t*)&(txFramePtr->txFrameEntry.frameDstAddr);
    c0a4:	0023      	movs	r3, r4
    c0a6:	3308      	adds	r3, #8
    c0a8:	61e3      	str	r3, [r4, #28]
    txFramePtr->txFrameEntry.frameConfCallback = ConfCallback;
    c0aa:	9b11      	ldr	r3, [sp, #68]	; 0x44
    c0ac:	6123      	str	r3, [r4, #16]
    txFramePtr->txFrameEntry.frameHandle = msghandle;
    c0ae:	2325      	movs	r3, #37	; 0x25
    c0b0:	464a      	mov	r2, r9
    c0b2:	54e2      	strb	r2, [r4, r3]
    txFramePtr->txFrameEntry.frameLength = msgLen;
    c0b4:	3b01      	subs	r3, #1
    c0b6:	4642      	mov	r2, r8
    c0b8:	54e2      	strb	r2, [r4, r3]
    miQueueAppend(&frameTxQueue, (miQueueBuffer_t *)txFramePtr);
    c0ba:	0021      	movs	r1, r4
    c0bc:	480b      	ldr	r0, [pc, #44]	; (c0ec <frameTransmit+0xfc>)
    c0be:	4b0c      	ldr	r3, [pc, #48]	; (c0f0 <frameTransmit+0x100>)
    c0c0:	4798      	blx	r3
    return true;
    c0c2:	2001      	movs	r0, #1
}
    c0c4:	b003      	add	sp, #12
    c0c6:	bc3c      	pop	{r2, r3, r4, r5}
    c0c8:	4690      	mov	r8, r2
    c0ca:	4699      	mov	r9, r3
    c0cc:	46a2      	mov	sl, r4
    c0ce:	46ab      	mov	fp, r5
    c0d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
            memcpy(&(txFramePtr->txFrameEntry.frameDstAddr), DestinationAddress, SHORT_ADDR_LEN);
    c0d2:	0020      	movs	r0, r4
    c0d4:	3008      	adds	r0, #8
    c0d6:	2202      	movs	r2, #2
    c0d8:	0039      	movs	r1, r7
    c0da:	4b03      	ldr	r3, [pc, #12]	; (c0e8 <frameTransmit+0xf8>)
    c0dc:	4798      	blx	r3
    c0de:	e7df      	b.n	c0a0 <frameTransmit+0xb0>
        return false;
    c0e0:	2000      	movs	r0, #0
    c0e2:	e7ef      	b.n	c0c4 <frameTransmit+0xd4>
    c0e4:	0000d14d 	.word	0x0000d14d
    c0e8:	0001192b 	.word	0x0001192b
    c0ec:	20001fe8 	.word	0x20001fe8
    c0f0:	0000d349 	.word	0x0000d349

0000c0f4 <sendConnectionRequest>:
{
    c0f4:	b510      	push	{r4, lr}
    c0f6:	b086      	sub	sp, #24
    if ((gEstConnectionInfo.connectionRetries > 0) &&  (ESTABLISHING_NETWORK ==  p2pStarCurrentState))
    c0f8:	4b26      	ldr	r3, [pc, #152]	; (c194 <sendConnectionRequest+0xa0>)
    c0fa:	78db      	ldrb	r3, [r3, #3]
    c0fc:	2b00      	cmp	r3, #0
    c0fe:	d111      	bne.n	c124 <sendConnectionRequest+0x30>
        if ((gEstConnectionInfo.status == ALREADY_EXISTS) || (gEstConnectionInfo.status == SUCCESS))
    c100:	4b24      	ldr	r3, [pc, #144]	; (c194 <sendConnectionRequest+0xa0>)
    c102:	7858      	ldrb	r0, [r3, #1]
    c104:	2806      	cmp	r0, #6
    c106:	d001      	beq.n	c10c <sendConnectionRequest+0x18>
    c108:	2800      	cmp	r0, #0
    c10a:	d136      	bne.n	c17a <sendConnectionRequest+0x86>
            p2pStarCurrentState = IN_NETWORK_STATE;
    c10c:	2207      	movs	r2, #7
    c10e:	4b22      	ldr	r3, [pc, #136]	; (c198 <sendConnectionRequest+0xa4>)
    c110:	701a      	strb	r2, [r3, #0]
            gEstConnectionInfo.confCallback(gEstConnectionInfo.status);
    c112:	4b20      	ldr	r3, [pc, #128]	; (c194 <sendConnectionRequest+0xa0>)
    c114:	68db      	ldr	r3, [r3, #12]
    c116:	4798      	blx	r3
        gEstConnectionInfo.confCallback = NULL;
    c118:	2200      	movs	r2, #0
    c11a:	4b1e      	ldr	r3, [pc, #120]	; (c194 <sendConnectionRequest+0xa0>)
    c11c:	60da      	str	r2, [r3, #12]
        return TIMER_EXPIRED;
    c11e:	2004      	movs	r0, #4
}
    c120:	b006      	add	sp, #24
    c122:	bd10      	pop	{r4, pc}
    if ((gEstConnectionInfo.connectionRetries > 0) &&  (ESTABLISHING_NETWORK ==  p2pStarCurrentState))
    c124:	4b1c      	ldr	r3, [pc, #112]	; (c198 <sendConnectionRequest+0xa4>)
    c126:	781b      	ldrb	r3, [r3, #0]
    c128:	2b04      	cmp	r3, #4
    c12a:	d1e9      	bne.n	c100 <sendConnectionRequest+0xc>
        dataPtr = MiMem_Alloc(PACKETLEN_P2P_CONNECTION_REQUEST);
    c12c:	2005      	movs	r0, #5
    c12e:	4b1b      	ldr	r3, [pc, #108]	; (c19c <sendConnectionRequest+0xa8>)
    c130:	4798      	blx	r3
        if (NULL == dataPtr)
    c132:	2800      	cmp	r0, #0
    c134:	d029      	beq.n	c18a <sendConnectionRequest+0x96>
        dataPtr[dataLen++] = CMD_P2P_CONNECTION_REQUEST;
    c136:	2381      	movs	r3, #129	; 0x81
    c138:	7003      	strb	r3, [r0, #0]
        dataPtr[dataLen++] = currentChannel;
    c13a:	4b19      	ldr	r3, [pc, #100]	; (c1a0 <sendConnectionRequest+0xac>)
    c13c:	781b      	ldrb	r3, [r3, #0]
    c13e:	7043      	strb	r3, [r0, #1]
        dataPtr[dataLen++] = P2PCapacityInfo;
    c140:	4b18      	ldr	r3, [pc, #96]	; (c1a4 <sendConnectionRequest+0xb0>)
    c142:	781b      	ldrb	r3, [r3, #0]
    c144:	7083      	strb	r3, [r0, #2]
            dataPtr[dataLen++] = miwiDefaultRomOrRamParams->AdditionalNodeID[i];
    c146:	4b18      	ldr	r3, [pc, #96]	; (c1a8 <sendConnectionRequest+0xb4>)
    c148:	681b      	ldr	r3, [r3, #0]
    c14a:	689b      	ldr	r3, [r3, #8]
    c14c:	781b      	ldrb	r3, [r3, #0]
    c14e:	70c3      	strb	r3, [r0, #3]
        if(frameTransmit(true, myPANID, NULL, true, false, dataLen, dataPtr,0, true, connReqConfCallback))
    c150:	4b16      	ldr	r3, [pc, #88]	; (c1ac <sendConnectionRequest+0xb8>)
    c152:	8819      	ldrh	r1, [r3, #0]
    c154:	4b16      	ldr	r3, [pc, #88]	; (c1b0 <sendConnectionRequest+0xbc>)
    c156:	9305      	str	r3, [sp, #20]
    c158:	2301      	movs	r3, #1
    c15a:	9304      	str	r3, [sp, #16]
    c15c:	2300      	movs	r3, #0
    c15e:	9303      	str	r3, [sp, #12]
    c160:	9002      	str	r0, [sp, #8]
    c162:	2204      	movs	r2, #4
    c164:	9201      	str	r2, [sp, #4]
    c166:	9300      	str	r3, [sp, #0]
    c168:	3301      	adds	r3, #1
    c16a:	2200      	movs	r2, #0
    c16c:	2001      	movs	r0, #1
    c16e:	4c11      	ldr	r4, [pc, #68]	; (c1b4 <sendConnectionRequest+0xc0>)
    c170:	47a0      	blx	r4
    c172:	2800      	cmp	r0, #0
    c174:	d10b      	bne.n	c18e <sendConnectionRequest+0x9a>
            return MEMORY_UNAVAILABLE;
    c176:	300a      	adds	r0, #10
    c178:	e7d2      	b.n	c120 <sendConnectionRequest+0x2c>
            p2pStarCurrentState = gEstConnectionInfo.backupState;
    c17a:	4b06      	ldr	r3, [pc, #24]	; (c194 <sendConnectionRequest+0xa0>)
    c17c:	7899      	ldrb	r1, [r3, #2]
    c17e:	4a06      	ldr	r2, [pc, #24]	; (c198 <sendConnectionRequest+0xa4>)
    c180:	7011      	strb	r1, [r2, #0]
            gEstConnectionInfo.confCallback(FAILURE);
    c182:	68db      	ldr	r3, [r3, #12]
    c184:	2001      	movs	r0, #1
    c186:	4798      	blx	r3
    c188:	e7c6      	b.n	c118 <sendConnectionRequest+0x24>
          return MEMORY_UNAVAILABLE;
    c18a:	200a      	movs	r0, #10
    c18c:	e7c8      	b.n	c120 <sendConnectionRequest+0x2c>
            return SUCCESS;
    c18e:	2000      	movs	r0, #0
    c190:	e7c6      	b.n	c120 <sendConnectionRequest+0x2c>
    c192:	46c0      	nop			; (mov r8, r8)
    c194:	20002008 	.word	0x20002008
    c198:	20000418 	.word	0x20000418
    c19c:	0000d14d 	.word	0x0000d14d
    c1a0:	2000000d 	.word	0x2000000d
    c1a4:	2000000c 	.word	0x2000000c
    c1a8:	20001f84 	.word	0x20001f84
    c1ac:	20001f94 	.word	0x20001f94
    c1b0:	0000c1b9 	.word	0x0000c1b9
    c1b4:	0000bff1 	.word	0x0000bff1

0000c1b8 <connReqConfCallback>:
{
    c1b8:	b510      	push	{r4, lr}
    c1ba:	000c      	movs	r4, r1
    MiMem_Free(msgPointer);
    c1bc:	0010      	movs	r0, r2
    c1be:	4b07      	ldr	r3, [pc, #28]	; (c1dc <connReqConfCallback+0x24>)
    c1c0:	4798      	blx	r3
    --gEstConnectionInfo.connectionRetries;
    c1c2:	4a07      	ldr	r2, [pc, #28]	; (c1e0 <connReqConfCallback+0x28>)
    c1c4:	78d3      	ldrb	r3, [r2, #3]
    c1c6:	3b01      	subs	r3, #1
    c1c8:	70d3      	strb	r3, [r2, #3]
    if (SUCCESS == status)
    c1ca:	2c00      	cmp	r4, #0
    c1cc:	d103      	bne.n	c1d6 <connReqConfCallback+0x1e>
        connectionTimeInterval = CONNECTION_INTERVAL;
    c1ce:	2202      	movs	r2, #2
    c1d0:	4b04      	ldr	r3, [pc, #16]	; (c1e4 <connReqConfCallback+0x2c>)
    c1d2:	801a      	strh	r2, [r3, #0]
}
    c1d4:	bd10      	pop	{r4, pc}
        sendConnectionRequest();
    c1d6:	4b04      	ldr	r3, [pc, #16]	; (c1e8 <connReqConfCallback+0x30>)
    c1d8:	4798      	blx	r3
}
    c1da:	e7fb      	b.n	c1d4 <connReqConfCallback+0x1c>
    c1dc:	0000d209 	.word	0x0000d209
    c1e0:	20002008 	.word	0x20002008
    c1e4:	200003f4 	.word	0x200003f4
    c1e8:	0000c0f5 	.word	0x0000c0f5

0000c1ec <MiApp_EstablishConnection>:
{
    c1ec:	b570      	push	{r4, r5, r6, lr}
    c1ee:	b082      	sub	sp, #8
    c1f0:	0016      	movs	r6, r2
    c1f2:	466b      	mov	r3, sp
    c1f4:	71d8      	strb	r0, [r3, #7]
    if (p2pStarCurrentState == INITIAL_STATE)
    c1f6:	4b11      	ldr	r3, [pc, #68]	; (c23c <MiApp_EstablishConnection+0x50>)
    c1f8:	781d      	ldrb	r5, [r3, #0]
        return 0;
    c1fa:	2000      	movs	r0, #0
    if (p2pStarCurrentState == INITIAL_STATE)
    c1fc:	2d00      	cmp	r5, #0
    c1fe:	d101      	bne.n	c204 <MiApp_EstablishConnection+0x18>
}
    c200:	b002      	add	sp, #8
    c202:	bd70      	pop	{r4, r5, r6, pc}
    ConnMode = ENABLE_ALL_CONN;
    c204:	2200      	movs	r2, #0
    c206:	4b0e      	ldr	r3, [pc, #56]	; (c240 <MiApp_EstablishConnection+0x54>)
    c208:	701a      	strb	r2, [r3, #0]
    gEstConnectionInfo.confCallback = ConfCallback;
    c20a:	4c0e      	ldr	r4, [pc, #56]	; (c244 <MiApp_EstablishConnection+0x58>)
    c20c:	9b06      	ldr	r3, [sp, #24]
    c20e:	60e3      	str	r3, [r4, #12]
    gEstConnectionInfo.addrLen = addr_len;
    c210:	7021      	strb	r1, [r4, #0]
    memcpy(gEstConnectionInfo.address, addr, addr_len);
    c212:	1d20      	adds	r0, r4, #4
    c214:	000a      	movs	r2, r1
    c216:	0031      	movs	r1, r6
    c218:	4b0b      	ldr	r3, [pc, #44]	; (c248 <MiApp_EstablishConnection+0x5c>)
    c21a:	4798      	blx	r3
    gEstConnectionInfo.backupState = p2pStarCurrentState;
    c21c:	70a5      	strb	r5, [r4, #2]
	gEstConnectionInfo.status = SCAN_NO_BEACON;
    c21e:	2308      	movs	r3, #8
    c220:	7063      	strb	r3, [r4, #1]
    gEstConnectionInfo.connectionRetries = CONNECTION_RETRY_TIMES;
    c222:	3b05      	subs	r3, #5
    c224:	70e3      	strb	r3, [r4, #3]
    p2pStarCurrentState = ESTABLISHING_NETWORK;
    c226:	2204      	movs	r2, #4
    c228:	4b04      	ldr	r3, [pc, #16]	; (c23c <MiApp_EstablishConnection+0x50>)
    c22a:	701a      	strb	r2, [r3, #0]
    MiApp_Set(CHANNEL, &Channel);
    c22c:	466b      	mov	r3, sp
    c22e:	1dd9      	adds	r1, r3, #7
    c230:	2000      	movs	r0, #0
    c232:	4b06      	ldr	r3, [pc, #24]	; (c24c <MiApp_EstablishConnection+0x60>)
    c234:	4798      	blx	r3
    return sendConnectionRequest();
    c236:	4b06      	ldr	r3, [pc, #24]	; (c250 <MiApp_EstablishConnection+0x64>)
    c238:	4798      	blx	r3
    c23a:	e7e1      	b.n	c200 <MiApp_EstablishConnection+0x14>
    c23c:	20000418 	.word	0x20000418
    c240:	2000000b 	.word	0x2000000b
    c244:	20002008 	.word	0x20002008
    c248:	0001192b 	.word	0x0001192b
    c24c:	0000bb7d 	.word	0x0000bb7d
    c250:	0000c0f5 	.word	0x0000c0f5

0000c254 <MiApp_BroadcastConnectionTable>:
{
    c254:	b5f0      	push	{r4, r5, r6, r7, lr}
    c256:	46de      	mov	lr, fp
    c258:	4657      	mov	r7, sl
    c25a:	464e      	mov	r6, r9
    c25c:	4645      	mov	r5, r8
    c25e:	b5e0      	push	{r5, r6, r7, lr}
    c260:	b089      	sub	sp, #36	; 0x24
    if ((conn_size  * 4 ) + 4 < TX_BUFFER_SIZE)
    c262:	4b5c      	ldr	r3, [pc, #368]	; (c3d4 <MiApp_BroadcastConnectionTable+0x180>)
    c264:	781c      	ldrb	r4, [r3, #0]
    c266:	3401      	adds	r4, #1
    c268:	00a4      	lsls	r4, r4, #2
    c26a:	2c27      	cmp	r4, #39	; 0x27
    c26c:	dd1a      	ble.n	c2a4 <MiApp_BroadcastConnectionTable+0x50>
        broadcast_count = ((conn_size * 4) + 4 )/ TX_BUFFER_SIZE;
    c26e:	2128      	movs	r1, #40	; 0x28
    c270:	0020      	movs	r0, r4
    c272:	4b59      	ldr	r3, [pc, #356]	; (c3d8 <MiApp_BroadcastConnectionTable+0x184>)
    c274:	4798      	blx	r3
    c276:	b2c3      	uxtb	r3, r0
    c278:	001d      	movs	r5, r3
    c27a:	9307      	str	r3, [sp, #28]
        if ((conn_size *4) + 4 % TX_BUFFER_SIZE != 0)
    c27c:	2c00      	cmp	r4, #0
    c27e:	d007      	beq.n	c290 <MiApp_BroadcastConnectionTable+0x3c>
            broadcast_count = broadcast_count + ((conn_size *4) + 4 )% TX_BUFFER_SIZE;
    c280:	2128      	movs	r1, #40	; 0x28
    c282:	0020      	movs	r0, r4
    c284:	4b55      	ldr	r3, [pc, #340]	; (c3dc <MiApp_BroadcastConnectionTable+0x188>)
    c286:	4798      	blx	r3
    c288:	46ac      	mov	ip, r5
    c28a:	4461      	add	r1, ip
    c28c:	b2cb      	uxtb	r3, r1
    c28e:	9307      	str	r3, [sp, #28]
    for (i = 0 ; i < broadcast_count ; i++)
    c290:	9b07      	ldr	r3, [sp, #28]
    c292:	2b00      	cmp	r3, #0
    c294:	d108      	bne.n	c2a8 <MiApp_BroadcastConnectionTable+0x54>
}
    c296:	b009      	add	sp, #36	; 0x24
    c298:	bc3c      	pop	{r2, r3, r4, r5}
    c29a:	4690      	mov	r8, r2
    c29c:	4699      	mov	r9, r3
    c29e:	46a2      	mov	sl, r4
    c2a0:	46ab      	mov	fp, r5
    c2a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
        broadcast_count = 1;
    c2a4:	2301      	movs	r3, #1
    c2a6:	9307      	str	r3, [sp, #28]
    c2a8:	2309      	movs	r3, #9
    c2aa:	9306      	str	r3, [sp, #24]
    c2ac:	2400      	movs	r4, #0
    c2ae:	2300      	movs	r3, #0
    c2b0:	469a      	mov	sl, r3
                if (miwiDefaultRomOrRamParams->ConnectionTable[j].status.bits.isValid)
    c2b2:	4e4b      	ldr	r6, [pc, #300]	; (c3e0 <MiApp_BroadcastConnectionTable+0x18c>)
    c2b4:	e066      	b.n	c384 <MiApp_BroadcastConnectionTable+0x130>
                    dataPtr[dataLen++] = (miwiDefaultRomOrRamParams->ConnectionTable[j].Address[0]);
    c2b6:	792d      	ldrb	r5, [r5, #4]
    c2b8:	5485      	strb	r5, [r0, r2]
                    dataPtr[dataLen++] = (miwiDefaultRomOrRamParams->ConnectionTable[j].Address[1]);
    c2ba:	4d49      	ldr	r5, [pc, #292]	; (c3e0 <MiApp_BroadcastConnectionTable+0x18c>)
    c2bc:	682d      	ldr	r5, [r5, #0]
    c2be:	682d      	ldr	r5, [r5, #0]
    c2c0:	192d      	adds	r5, r5, r4
    c2c2:	796d      	ldrb	r5, [r5, #5]
    c2c4:	46ab      	mov	fp, r5
                    dataPtr[dataLen++] = (miwiDefaultRomOrRamParams->ConnectionTable[j].Address[0]);
    c2c6:	1c55      	adds	r5, r2, #1
                    dataPtr[dataLen++] = (miwiDefaultRomOrRamParams->ConnectionTable[j].Address[1]);
    c2c8:	b2ed      	uxtb	r5, r5
    c2ca:	465f      	mov	r7, fp
    c2cc:	5547      	strb	r7, [r0, r5]
                    dataPtr[dataLen++] = (miwiDefaultRomOrRamParams->ConnectionTable[j].Address[2]);
    c2ce:	1cd5      	adds	r5, r2, #3
    c2d0:	b2ed      	uxtb	r5, r5
    c2d2:	46ab      	mov	fp, r5
    c2d4:	4d42      	ldr	r5, [pc, #264]	; (c3e0 <MiApp_BroadcastConnectionTable+0x18c>)
    c2d6:	682d      	ldr	r5, [r5, #0]
    c2d8:	682d      	ldr	r5, [r5, #0]
    c2da:	192c      	adds	r4, r5, r4
    c2dc:	79a5      	ldrb	r5, [r4, #6]
                    dataPtr[dataLen++] = (miwiDefaultRomOrRamParams->ConnectionTable[j].Address[1]);
    c2de:	1c94      	adds	r4, r2, #2
                    dataPtr[dataLen++] = (miwiDefaultRomOrRamParams->ConnectionTable[j].Address[2]);
    c2e0:	b2e4      	uxtb	r4, r4
    c2e2:	5505      	strb	r5, [r0, r4]
                    dataPtr[dataLen++] = j;
    c2e4:	3204      	adds	r2, #4
    c2e6:	b2d2      	uxtb	r2, r2
    c2e8:	465c      	mov	r4, fp
    c2ea:	5503      	strb	r3, [r0, r4]
                count = count + 4;
    c2ec:	3104      	adds	r1, #4
    c2ee:	b2c9      	uxtb	r1, r1
        for (j= ((TX_BUFFER_SIZE-4)/4)*i ;j<((TX_BUFFER_SIZE-4)/4)*(i+1);j++)
    c2f0:	3301      	adds	r3, #1
    c2f2:	b2db      	uxtb	r3, r3
    c2f4:	4543      	cmp	r3, r8
    c2f6:	da1a      	bge.n	c32e <MiApp_BroadcastConnectionTable+0xda>
            if (j < conn_size)
    c2f8:	464c      	mov	r4, r9
    c2fa:	7824      	ldrb	r4, [r4, #0]
    c2fc:	429c      	cmp	r4, r3
    c2fe:	d9f7      	bls.n	c2f0 <MiApp_BroadcastConnectionTable+0x9c>
                if (miwiDefaultRomOrRamParams->ConnectionTable[j].status.bits.isValid)
    c300:	011c      	lsls	r4, r3, #4
    c302:	6835      	ldr	r5, [r6, #0]
    c304:	682d      	ldr	r5, [r5, #0]
    c306:	192d      	adds	r5, r5, r4
    c308:	7b2f      	ldrb	r7, [r5, #12]
    c30a:	2f7f      	cmp	r7, #127	; 0x7f
    c30c:	d8d3      	bhi.n	c2b6 <MiApp_BroadcastConnectionTable+0x62>
                    dataPtr[dataLen++] = 0xff;
    c30e:	4664      	mov	r4, ip
    c310:	5484      	strb	r4, [r0, r2]
    c312:	1c54      	adds	r4, r2, #1
                    dataPtr[dataLen++] = 0xff;
    c314:	b2e4      	uxtb	r4, r4
    c316:	4665      	mov	r5, ip
    c318:	5505      	strb	r5, [r0, r4]
                    dataPtr[dataLen++] = 0xff;
    c31a:	1cd4      	adds	r4, r2, #3
    c31c:	b2e4      	uxtb	r4, r4
                    dataPtr[dataLen++] = 0xff;
    c31e:	1c95      	adds	r5, r2, #2
                    dataPtr[dataLen++] = 0xff;
    c320:	b2ed      	uxtb	r5, r5
    c322:	4667      	mov	r7, ip
    c324:	5547      	strb	r7, [r0, r5]
                    dataPtr[dataLen++] = j;
    c326:	3204      	adds	r2, #4
    c328:	b2d2      	uxtb	r2, r2
    c32a:	5503      	strb	r3, [r0, r4]
    c32c:	e7de      	b.n	c2ec <MiApp_BroadcastConnectionTable+0x98>
        for (k=count;k<TX_BUFFER_SIZE;k++)
    c32e:	2927      	cmp	r1, #39	; 0x27
    c330:	d84d      	bhi.n	c3ce <MiApp_BroadcastConnectionTable+0x17a>
        count = 4;
    c332:	0015      	movs	r5, r2
            dataPtr[dataLen++] = 0xFF;   // Garbage Value
    c334:	23ff      	movs	r3, #255	; 0xff
    c336:	469c      	mov	ip, r3
    c338:	1a8a      	subs	r2, r1, r2
    c33a:	b2d2      	uxtb	r2, r2
    c33c:	1c6c      	adds	r4, r5, #1
    c33e:	b2e4      	uxtb	r4, r4
    c340:	4663      	mov	r3, ip
    c342:	5543      	strb	r3, [r0, r5]
    c344:	0025      	movs	r5, r4
        for (k=count;k<TX_BUFFER_SIZE;k++)
    c346:	1913      	adds	r3, r2, r4
    c348:	b2db      	uxtb	r3, r3
    c34a:	2b27      	cmp	r3, #39	; 0x27
    c34c:	d9f6      	bls.n	c33c <MiApp_BroadcastConnectionTable+0xe8>
        frameTransmit(true, myPANID, NULL, true, false, dataLen, dataPtr,0, true, CommandConfCallback);
    c34e:	4b25      	ldr	r3, [pc, #148]	; (c3e4 <MiApp_BroadcastConnectionTable+0x190>)
    c350:	8819      	ldrh	r1, [r3, #0]
    c352:	4b25      	ldr	r3, [pc, #148]	; (c3e8 <MiApp_BroadcastConnectionTable+0x194>)
    c354:	9305      	str	r3, [sp, #20]
    c356:	2301      	movs	r3, #1
    c358:	9304      	str	r3, [sp, #16]
    c35a:	2300      	movs	r3, #0
    c35c:	9303      	str	r3, [sp, #12]
    c35e:	9002      	str	r0, [sp, #8]
    c360:	9401      	str	r4, [sp, #4]
    c362:	9300      	str	r3, [sp, #0]
    c364:	3301      	adds	r3, #1
    c366:	2200      	movs	r2, #0
    c368:	2001      	movs	r0, #1
    c36a:	4d20      	ldr	r5, [pc, #128]	; (c3ec <MiApp_BroadcastConnectionTable+0x198>)
    c36c:	47a8      	blx	r5
    for (i = 0 ; i < broadcast_count ; i++)
    c36e:	4653      	mov	r3, sl
    c370:	3301      	adds	r3, #1
    c372:	b2db      	uxtb	r3, r3
    c374:	469a      	mov	sl, r3
    c376:	9b06      	ldr	r3, [sp, #24]
    c378:	3309      	adds	r3, #9
    c37a:	9306      	str	r3, [sp, #24]
    c37c:	9b07      	ldr	r3, [sp, #28]
    c37e:	459a      	cmp	sl, r3
    c380:	d300      	bcc.n	c384 <MiApp_BroadcastConnectionTable+0x130>
    c382:	e788      	b.n	c296 <MiApp_BroadcastConnectionTable+0x42>
        dataPtr = MiMem_Alloc(TX_BUFFER_SIZE);
    c384:	2028      	movs	r0, #40	; 0x28
    c386:	4b1a      	ldr	r3, [pc, #104]	; (c3f0 <MiApp_BroadcastConnectionTable+0x19c>)
    c388:	4798      	blx	r3
        if (NULL == dataPtr)
    c38a:	2800      	cmp	r0, #0
    c38c:	d100      	bne.n	c390 <MiApp_BroadcastConnectionTable+0x13c>
    c38e:	e782      	b.n	c296 <MiApp_BroadcastConnectionTable+0x42>
        dataPtr[dataLen++] = CMD_SHARE_CONNECTION_TABLE;
    c390:	2377      	movs	r3, #119	; 0x77
    c392:	5503      	strb	r3, [r0, r4]
        dataPtr[dataLen++] = conn_size; // No of end devices in network
    c394:	4b0f      	ldr	r3, [pc, #60]	; (c3d4 <MiApp_BroadcastConnectionTable+0x180>)
    c396:	781a      	ldrb	r2, [r3, #0]
        dataPtr[dataLen++] = CMD_SHARE_CONNECTION_TABLE;
    c398:	1c63      	adds	r3, r4, #1
        dataPtr[dataLen++] = conn_size; // No of end devices in network
    c39a:	b2db      	uxtb	r3, r3
    c39c:	54c2      	strb	r2, [r0, r3]
    c39e:	4653      	mov	r3, sl
    c3a0:	00db      	lsls	r3, r3, #3
    c3a2:	4453      	add	r3, sl
    c3a4:	b2db      	uxtb	r3, r3
    c3a6:	1ca2      	adds	r2, r4, #2
        dataPtr[dataLen++] = (((TX_BUFFER_SIZE-4)/4)*i);
    c3a8:	b2d2      	uxtb	r2, r2
    c3aa:	5483      	strb	r3, [r0, r2]
        dataPtr[dataLen++] = (((TX_BUFFER_SIZE-4)/4)*(i+1));
    c3ac:	1d22      	adds	r2, r4, #4
    c3ae:	b2d2      	uxtb	r2, r2
        dataPtr[dataLen++] = (((TX_BUFFER_SIZE-4)/4)*i);
    c3b0:	3403      	adds	r4, #3
        dataPtr[dataLen++] = (((TX_BUFFER_SIZE-4)/4)*(i+1));
    c3b2:	b2e4      	uxtb	r4, r4
    c3b4:	9906      	ldr	r1, [sp, #24]
    c3b6:	5501      	strb	r1, [r0, r4]
        for (j= ((TX_BUFFER_SIZE-4)/4)*i ;j<((TX_BUFFER_SIZE-4)/4)*(i+1);j++)
    c3b8:	4688      	mov	r8, r1
    c3ba:	428b      	cmp	r3, r1
    c3bc:	da05      	bge.n	c3ca <MiApp_BroadcastConnectionTable+0x176>
    c3be:	2104      	movs	r1, #4
            if (j < conn_size)
    c3c0:	4c04      	ldr	r4, [pc, #16]	; (c3d4 <MiApp_BroadcastConnectionTable+0x180>)
    c3c2:	46a1      	mov	r9, r4
                    dataPtr[dataLen++] = 0xff;
    c3c4:	24ff      	movs	r4, #255	; 0xff
    c3c6:	46a4      	mov	ip, r4
    c3c8:	e796      	b.n	c2f8 <MiApp_BroadcastConnectionTable+0xa4>
        count = 4;
    c3ca:	2104      	movs	r1, #4
    c3cc:	e7b1      	b.n	c332 <MiApp_BroadcastConnectionTable+0xde>
        for (k=count;k<TX_BUFFER_SIZE;k++)
    c3ce:	0014      	movs	r4, r2
    c3d0:	e7bd      	b.n	c34e <MiApp_BroadcastConnectionTable+0xfa>
    c3d2:	46c0      	nop			; (mov r8, r8)
    c3d4:	200003f2 	.word	0x200003f2
    c3d8:	0000f1c9 	.word	0x0000f1c9
    c3dc:	0000f395 	.word	0x0000f395
    c3e0:	20001f84 	.word	0x20001f84
    c3e4:	20001f94 	.word	0x20001f94
    c3e8:	0000ba5d 	.word	0x0000ba5d
    c3ec:	0000bff1 	.word	0x0000bff1
    c3f0:	0000d14d 	.word	0x0000d14d

0000c3f4 <connectionRespConfCallback>:
{
    c3f4:	b510      	push	{r4, lr}
    MiMem_Free(msgPointer);
    c3f6:	0010      	movs	r0, r2
    c3f8:	4b02      	ldr	r3, [pc, #8]	; (c404 <connectionRespConfCallback+0x10>)
    c3fa:	4798      	blx	r3
    MiApp_BroadcastConnectionTable();
    c3fc:	4b02      	ldr	r3, [pc, #8]	; (c408 <connectionRespConfCallback+0x14>)
    c3fe:	4798      	blx	r3
}
    c400:	bd10      	pop	{r4, pc}
    c402:	46c0      	nop			; (mov r8, r8)
    c404:	0000d209 	.word	0x0000d209
    c408:	0000c255 	.word	0x0000c255

0000c40c <removeConnection>:
{
    c40c:	b510      	push	{r4, lr}
    c40e:	b086      	sub	sp, #24
    c410:	0004      	movs	r4, r0
    dataPtr = MiMem_Alloc(PACKETLEN_P2P_CONNECTION_REMOVAL_REQUEST);
    c412:	2001      	movs	r0, #1
    c414:	4b0e      	ldr	r3, [pc, #56]	; (c450 <removeConnection+0x44>)
    c416:	4798      	blx	r3
    if (NULL == dataPtr)
    c418:	2800      	cmp	r0, #0
    c41a:	d016      	beq.n	c44a <removeConnection+0x3e>
    dataPtr[dataLen++] = CMD_P2P_CONNECTION_REMOVAL_REQUEST;
    c41c:	2382      	movs	r3, #130	; 0x82
    c41e:	7003      	strb	r3, [r0, #0]
    frameTransmit(false, myPANID, miwiDefaultRomOrRamParams->ConnectionTable[index].Address, true, false, dataLen, dataPtr,0, true, CommandConfCallback);
    c420:	4b0c      	ldr	r3, [pc, #48]	; (c454 <removeConnection+0x48>)
    c422:	681b      	ldr	r3, [r3, #0]
    c424:	0124      	lsls	r4, r4, #4
    c426:	681a      	ldr	r2, [r3, #0]
    c428:	1912      	adds	r2, r2, r4
    c42a:	3204      	adds	r2, #4
    c42c:	4b0a      	ldr	r3, [pc, #40]	; (c458 <removeConnection+0x4c>)
    c42e:	8819      	ldrh	r1, [r3, #0]
    c430:	4b0a      	ldr	r3, [pc, #40]	; (c45c <removeConnection+0x50>)
    c432:	9305      	str	r3, [sp, #20]
    c434:	2401      	movs	r4, #1
    c436:	9404      	str	r4, [sp, #16]
    c438:	2300      	movs	r3, #0
    c43a:	9303      	str	r3, [sp, #12]
    c43c:	9002      	str	r0, [sp, #8]
    c43e:	9401      	str	r4, [sp, #4]
    c440:	9300      	str	r3, [sp, #0]
    c442:	3301      	adds	r3, #1
    c444:	2000      	movs	r0, #0
    c446:	4c06      	ldr	r4, [pc, #24]	; (c460 <removeConnection+0x54>)
    c448:	47a0      	blx	r4
}
    c44a:	b006      	add	sp, #24
    c44c:	bd10      	pop	{r4, pc}
    c44e:	46c0      	nop			; (mov r8, r8)
    c450:	0000d14d 	.word	0x0000d14d
    c454:	20001f84 	.word	0x20001f84
    c458:	20001f94 	.word	0x20001f94
    c45c:	0000ba5d 	.word	0x0000ba5d
    c460:	0000bff1 	.word	0x0000bff1

0000c464 <MiApp_RemoveConnection>:
{
    c464:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    if( ConnectionIndex == 0xFF )
    c466:	28ff      	cmp	r0, #255	; 0xff
    c468:	d008      	beq.n	c47c <MiApp_RemoveConnection+0x18>
    else if( miwiDefaultRomOrRamParams->ConnectionTable[ConnectionIndex].status.bits.isValid )
    c46a:	0104      	lsls	r4, r0, #4
    c46c:	4b16      	ldr	r3, [pc, #88]	; (c4c8 <MiApp_RemoveConnection+0x64>)
    c46e:	681b      	ldr	r3, [r3, #0]
    c470:	681b      	ldr	r3, [r3, #0]
    c472:	191b      	adds	r3, r3, r4
    c474:	7b1b      	ldrb	r3, [r3, #12]
    c476:	2b7f      	cmp	r3, #127	; 0x7f
    c478:	d81a      	bhi.n	c4b0 <MiApp_RemoveConnection+0x4c>
}
    c47a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    c47c:	2400      	movs	r4, #0
            if( miwiDefaultRomOrRamParams->ConnectionTable[i].status.bits.isValid )
    c47e:	4f12      	ldr	r7, [pc, #72]	; (c4c8 <MiApp_RemoveConnection+0x64>)
            miwiDefaultRomOrRamParams->ConnectionTable[i].status.Val = 0;
    c480:	003e      	movs	r6, r7
    c482:	e00a      	b.n	c49a <MiApp_RemoveConnection+0x36>
    c484:	6833      	ldr	r3, [r6, #0]
    c486:	681b      	ldr	r3, [r3, #0]
    c488:	195b      	adds	r3, r3, r5
    c48a:	2200      	movs	r2, #0
    c48c:	731a      	strb	r2, [r3, #12]
            PDS_Store(PDS_CONNECTION_TABLE_ID);
    c48e:	2006      	movs	r0, #6
    c490:	4b0e      	ldr	r3, [pc, #56]	; (c4cc <MiApp_RemoveConnection+0x68>)
    c492:	4798      	blx	r3
    c494:	3401      	adds	r4, #1
        for(i = 0; i < CONNECTION_SIZE; i++)
    c496:	2c14      	cmp	r4, #20
    c498:	d0ef      	beq.n	c47a <MiApp_RemoveConnection+0x16>
    c49a:	b2e0      	uxtb	r0, r4
    c49c:	0125      	lsls	r5, r4, #4
            if( miwiDefaultRomOrRamParams->ConnectionTable[i].status.bits.isValid )
    c49e:	683b      	ldr	r3, [r7, #0]
    c4a0:	681b      	ldr	r3, [r3, #0]
    c4a2:	195b      	adds	r3, r3, r5
    c4a4:	7b1b      	ldrb	r3, [r3, #12]
    c4a6:	2b7f      	cmp	r3, #127	; 0x7f
    c4a8:	d9ec      	bls.n	c484 <MiApp_RemoveConnection+0x20>
                removeConnection(i);
    c4aa:	4b09      	ldr	r3, [pc, #36]	; (c4d0 <MiApp_RemoveConnection+0x6c>)
    c4ac:	4798      	blx	r3
    c4ae:	e7e9      	b.n	c484 <MiApp_RemoveConnection+0x20>
        removeConnection(ConnectionIndex);
    c4b0:	4b07      	ldr	r3, [pc, #28]	; (c4d0 <MiApp_RemoveConnection+0x6c>)
    c4b2:	4798      	blx	r3
        miwiDefaultRomOrRamParams->ConnectionTable[ConnectionIndex].status.Val = 0;
    c4b4:	4b04      	ldr	r3, [pc, #16]	; (c4c8 <MiApp_RemoveConnection+0x64>)
    c4b6:	681b      	ldr	r3, [r3, #0]
    c4b8:	681b      	ldr	r3, [r3, #0]
    c4ba:	191c      	adds	r4, r3, r4
    c4bc:	2300      	movs	r3, #0
    c4be:	7323      	strb	r3, [r4, #12]
       PDS_Store(PDS_CONNECTION_TABLE_ID);
    c4c0:	2006      	movs	r0, #6
    c4c2:	4b02      	ldr	r3, [pc, #8]	; (c4cc <MiApp_RemoveConnection+0x68>)
    c4c4:	4798      	blx	r3
}
    c4c6:	e7d8      	b.n	c47a <MiApp_RemoveConnection+0x16>
    c4c8:	20001f84 	.word	0x20001f84
    c4cc:	0000a4ad 	.word	0x0000a4ad
    c4d0:	0000c40d 	.word	0x0000c40d

0000c4d4 <protocolTimerHandler>:
{
    c4d4:	b570      	push	{r4, r5, r6, lr}
    c4d6:	b086      	sub	sp, #24
    if((0 != connectionTimeInterval) && ((--connectionTimeInterval) == 0))
    c4d8:	4b36      	ldr	r3, [pc, #216]	; (c5b4 <protocolTimerHandler+0xe0>)
    c4da:	881b      	ldrh	r3, [r3, #0]
    c4dc:	2b00      	cmp	r3, #0
    c4de:	d005      	beq.n	c4ec <protocolTimerHandler+0x18>
    c4e0:	3b01      	subs	r3, #1
    c4e2:	b29b      	uxth	r3, r3
    c4e4:	4a33      	ldr	r2, [pc, #204]	; (c5b4 <protocolTimerHandler+0xe0>)
    c4e6:	8013      	strh	r3, [r2, #0]
    c4e8:	2b00      	cmp	r3, #0
    c4ea:	d01f      	beq.n	c52c <protocolTimerHandler+0x58>
    if((0 != sharePeerDevInfoTimeInterval) && ((--sharePeerDevInfoTimeInterval) == 0))
    c4ec:	4b32      	ldr	r3, [pc, #200]	; (c5b8 <protocolTimerHandler+0xe4>)
    c4ee:	881b      	ldrh	r3, [r3, #0]
    c4f0:	2b00      	cmp	r3, #0
    c4f2:	d005      	beq.n	c500 <protocolTimerHandler+0x2c>
    c4f4:	3b01      	subs	r3, #1
    c4f6:	b29b      	uxth	r3, r3
    c4f8:	2b00      	cmp	r3, #0
    c4fa:	d01a      	beq.n	c532 <protocolTimerHandler+0x5e>
    c4fc:	4a2e      	ldr	r2, [pc, #184]	; (c5b8 <protocolTimerHandler+0xe4>)
    c4fe:	8013      	strh	r3, [r2, #0]
    if((0 != inActiveDeviceCheckTimeInterval) && ((--inActiveDeviceCheckTimeInterval) == 0))
    c500:	4b2e      	ldr	r3, [pc, #184]	; (c5bc <protocolTimerHandler+0xe8>)
    c502:	881b      	ldrh	r3, [r3, #0]
    c504:	2b00      	cmp	r3, #0
    c506:	d005      	beq.n	c514 <protocolTimerHandler+0x40>
    c508:	3b01      	subs	r3, #1
    c50a:	b29b      	uxth	r3, r3
    c50c:	2b00      	cmp	r3, #0
    c50e:	d016      	beq.n	c53e <protocolTimerHandler+0x6a>
    c510:	4a2a      	ldr	r2, [pc, #168]	; (c5bc <protocolTimerHandler+0xe8>)
    c512:	8013      	strh	r3, [r2, #0]
    if((0 != linkStatusTimeInterval) && ((--linkStatusTimeInterval) == 0))
    c514:	4b2a      	ldr	r3, [pc, #168]	; (c5c0 <protocolTimerHandler+0xec>)
    c516:	881b      	ldrh	r3, [r3, #0]
    c518:	2b00      	cmp	r3, #0
    c51a:	d005      	beq.n	c528 <protocolTimerHandler+0x54>
    c51c:	3b01      	subs	r3, #1
    c51e:	b29b      	uxth	r3, r3
    c520:	2b00      	cmp	r3, #0
    c522:	d028      	beq.n	c576 <protocolTimerHandler+0xa2>
    c524:	4a26      	ldr	r2, [pc, #152]	; (c5c0 <protocolTimerHandler+0xec>)
    c526:	8013      	strh	r3, [r2, #0]
}
    c528:	b006      	add	sp, #24
    c52a:	bd70      	pop	{r4, r5, r6, pc}
        sendConnectionRequest();
    c52c:	4b25      	ldr	r3, [pc, #148]	; (c5c4 <protocolTimerHandler+0xf0>)
    c52e:	4798      	blx	r3
    c530:	e7dc      	b.n	c4ec <protocolTimerHandler+0x18>
        sharePeerDevInfoTimeInterval = SHARE_PEER_DEVICE_INFO_TIMEOUT;
    c532:	220f      	movs	r2, #15
    c534:	4b20      	ldr	r3, [pc, #128]	; (c5b8 <protocolTimerHandler+0xe4>)
    c536:	801a      	strh	r2, [r3, #0]
        MiApp_BroadcastConnectionTable();
    c538:	4b23      	ldr	r3, [pc, #140]	; (c5c8 <protocolTimerHandler+0xf4>)
    c53a:	4798      	blx	r3
    c53c:	e7e0      	b.n	c500 <protocolTimerHandler+0x2c>
        inActiveDeviceCheckTimeInterval = FIND_INACTIVE_DEVICE_TIMEOUT;
    c53e:	223c      	movs	r2, #60	; 0x3c
    c540:	4b1e      	ldr	r3, [pc, #120]	; (c5bc <protocolTimerHandler+0xe8>)
    c542:	801a      	strh	r2, [r3, #0]
    c544:	2400      	movs	r4, #0
        if (miwiDefaultRomOrRamParams->ConnectionTable[i].status.bits.isValid)
    c546:	4d21      	ldr	r5, [pc, #132]	; (c5cc <protocolTimerHandler+0xf8>)
                miwiDefaultRomOrRamParams->ConnectionTable[i].link_status = 0;
    c548:	2600      	movs	r6, #0
    c54a:	e003      	b.n	c554 <protocolTimerHandler+0x80>
    c54c:	739e      	strb	r6, [r3, #14]
    c54e:	3401      	adds	r4, #1
    for (i = 0;i < CONNECTION_SIZE; i++)
    c550:	2c14      	cmp	r4, #20
    c552:	d0df      	beq.n	c514 <protocolTimerHandler+0x40>
    c554:	b2e0      	uxtb	r0, r4
        if (miwiDefaultRomOrRamParams->ConnectionTable[i].status.bits.isValid)
    c556:	0122      	lsls	r2, r4, #4
    c558:	682b      	ldr	r3, [r5, #0]
    c55a:	681b      	ldr	r3, [r3, #0]
    c55c:	189b      	adds	r3, r3, r2
    c55e:	7b1a      	ldrb	r2, [r3, #12]
    c560:	2a7f      	cmp	r2, #127	; 0x7f
    c562:	d9f4      	bls.n	c54e <protocolTimerHandler+0x7a>
            if (miwiDefaultRomOrRamParams->ConnectionTable[i].link_status == 0 && miwiDefaultRomOrRamParams->ConnectionTable[i].permanent_connections != 0xFF)
    c564:	7b9a      	ldrb	r2, [r3, #14]
    c566:	2a00      	cmp	r2, #0
    c568:	d1f0      	bne.n	c54c <protocolTimerHandler+0x78>
    c56a:	7bda      	ldrb	r2, [r3, #15]
    c56c:	2aff      	cmp	r2, #255	; 0xff
    c56e:	d0ed      	beq.n	c54c <protocolTimerHandler+0x78>
                MiApp_RemoveConnection(i);
    c570:	4b17      	ldr	r3, [pc, #92]	; (c5d0 <protocolTimerHandler+0xfc>)
    c572:	4798      	blx	r3
    c574:	e7eb      	b.n	c54e <protocolTimerHandler+0x7a>
        linkStatusTimeInterval = LINK_STATUS_TIMEOUT;
    c576:	220f      	movs	r2, #15
    c578:	4b11      	ldr	r3, [pc, #68]	; (c5c0 <protocolTimerHandler+0xec>)
    c57a:	801a      	strh	r2, [r3, #0]
    dataPtr = MiMem_Alloc(PACKETLEN_CMD_IAM_ALIVE);
    c57c:	2001      	movs	r0, #1
    c57e:	4b15      	ldr	r3, [pc, #84]	; (c5d4 <protocolTimerHandler+0x100>)
    c580:	4798      	blx	r3
    if (NULL == dataPtr)
    c582:	2800      	cmp	r0, #0
    c584:	d0d0      	beq.n	c528 <protocolTimerHandler+0x54>
    dataPtr[dataLen++] = CMD_IAM_ALIVE;
    c586:	237a      	movs	r3, #122	; 0x7a
    c588:	7003      	strb	r3, [r0, #0]
    frameTransmit(false, myPANID, miwiDefaultRomOrRamParams->ConnectionTable[0].Address, true, false,
    c58a:	4b10      	ldr	r3, [pc, #64]	; (c5cc <protocolTimerHandler+0xf8>)
    c58c:	681b      	ldr	r3, [r3, #0]
    c58e:	681a      	ldr	r2, [r3, #0]
    c590:	3204      	adds	r2, #4
    c592:	4b11      	ldr	r3, [pc, #68]	; (c5d8 <protocolTimerHandler+0x104>)
    c594:	8819      	ldrh	r1, [r3, #0]
    c596:	4b11      	ldr	r3, [pc, #68]	; (c5dc <protocolTimerHandler+0x108>)
    c598:	9305      	str	r3, [sp, #20]
    c59a:	2401      	movs	r4, #1
    c59c:	9404      	str	r4, [sp, #16]
    c59e:	2300      	movs	r3, #0
    c5a0:	9303      	str	r3, [sp, #12]
    c5a2:	9002      	str	r0, [sp, #8]
    c5a4:	9401      	str	r4, [sp, #4]
    c5a6:	9300      	str	r3, [sp, #0]
    c5a8:	3301      	adds	r3, #1
    c5aa:	2000      	movs	r0, #0
    c5ac:	4c0c      	ldr	r4, [pc, #48]	; (c5e0 <protocolTimerHandler+0x10c>)
    c5ae:	47a0      	blx	r4
}
    c5b0:	e7ba      	b.n	c528 <protocolTimerHandler+0x54>
    c5b2:	46c0      	nop			; (mov r8, r8)
    c5b4:	200003f4 	.word	0x200003f4
    c5b8:	20000434 	.word	0x20000434
    c5bc:	2000040e 	.word	0x2000040e
    c5c0:	20000416 	.word	0x20000416
    c5c4:	0000c0f5 	.word	0x0000c0f5
    c5c8:	0000c255 	.word	0x0000c255
    c5cc:	20001f84 	.word	0x20001f84
    c5d0:	0000c465 	.word	0x0000c465
    c5d4:	0000d14d 	.word	0x0000d14d
    c5d8:	20001f94 	.word	0x20001f94
    c5dc:	0000ba6d 	.word	0x0000ba6d
    c5e0:	0000bff1 	.word	0x0000bff1

0000c5e4 <MiApp_SendData>:
{
    c5e4:	b5f0      	push	{r4, r5, r6, r7, lr}
    c5e6:	46ce      	mov	lr, r9
    c5e8:	4647      	mov	r7, r8
    c5ea:	b580      	push	{r7, lr}
    c5ec:	b08b      	sub	sp, #44	; 0x2c
    c5ee:	9008      	str	r0, [sp, #32]
    c5f0:	9107      	str	r1, [sp, #28]
    c5f2:	0015      	movs	r5, r2
    c5f4:	9309      	str	r3, [sp, #36]	; 0x24
    c5f6:	ab12      	add	r3, sp, #72	; 0x48
    c5f8:	781e      	ldrb	r6, [r3, #0]
    c5fa:	ab13      	add	r3, sp, #76	; 0x4c
    c5fc:	781b      	ldrb	r3, [r3, #0]
    c5fe:	4699      	mov	r9, r3
	if (IN_NETWORK_STATE == p2pStarCurrentState &&  MAX_PAYLOAD >= msglen)
    c600:	4b77      	ldr	r3, [pc, #476]	; (c7e0 <MiApp_SendData+0x1fc>)
    c602:	781b      	ldrb	r3, [r3, #0]
	return true;
    c604:	2401      	movs	r4, #1
	if (IN_NETWORK_STATE == p2pStarCurrentState &&  MAX_PAYLOAD >= msglen)
    c606:	2b07      	cmp	r3, #7
    c608:	d005      	beq.n	c616 <MiApp_SendData+0x32>
}
    c60a:	0020      	movs	r0, r4
    c60c:	b00b      	add	sp, #44	; 0x2c
    c60e:	bc0c      	pop	{r2, r3}
    c610:	4690      	mov	r8, r2
    c612:	4699      	mov	r9, r3
    c614:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (IN_NETWORK_STATE == p2pStarCurrentState &&  MAX_PAYLOAD >= msglen)
    c616:	2a4c      	cmp	r2, #76	; 0x4c
    c618:	d8f7      	bhi.n	c60a <MiApp_SendData+0x26>
	    if(addr_len == 2 && (DestinationAddress16 == 0xFFFF))
    c61a:	2802      	cmp	r0, #2
    c61c:	d033      	beq.n	c686 <MiApp_SendData+0xa2>
		dataFramePtr = (P2PStarDataFrame_t *)MiMem_Alloc(sizeof(P2PStarDataFrame_t));
    c61e:	2068      	movs	r0, #104	; 0x68
    c620:	4b70      	ldr	r3, [pc, #448]	; (c7e4 <MiApp_SendData+0x200>)
    c622:	4798      	blx	r3
    c624:	1e07      	subs	r7, r0, #0
		if (NULL == dataFramePtr)
    c626:	d100      	bne.n	c62a <MiApp_SendData+0x46>
    c628:	e0d8      	b.n	c7dc <MiApp_SendData+0x1f8>
		dataFramePtr->dataFrame.confCallback = ConfCallback;
    c62a:	9b14      	ldr	r3, [sp, #80]	; 0x50
    c62c:	6043      	str	r3, [r0, #4]
		memcpy(&(dataFramePtr->dataFrame.destAddress), addr, MY_ADDRESS_LENGTH);
    c62e:	3008      	adds	r0, #8
    c630:	2208      	movs	r2, #8
    c632:	9c07      	ldr	r4, [sp, #28]
    c634:	0021      	movs	r1, r4
    c636:	4b6c      	ldr	r3, [pc, #432]	; (c7e8 <MiApp_SendData+0x204>)
    c638:	4798      	blx	r3
		dataFramePtr->dataFrame.msghandle = msghandle;
    c63a:	753e      	strb	r6, [r7, #20]
		dataFramePtr->dataFrame.msgLength = msglen;
    c63c:	757d      	strb	r5, [r7, #21]
		dataFramePtr->dataFrame.timeout = 0;
    c63e:	2300      	movs	r3, #0
    c640:	743b      	strb	r3, [r7, #16]
		dataFramePtr->dataFrame.ackReq = ackReq;
    c642:	464b      	mov	r3, r9
    c644:	747b      	strb	r3, [r7, #17]
		if (END_DEVICE == role)
    c646:	4b69      	ldr	r3, [pc, #420]	; (c7ec <MiApp_SendData+0x208>)
    c648:	781b      	ldrb	r3, [r3, #0]
    c64a:	2b02      	cmp	r3, #2
    c64c:	d04c      	beq.n	c6e8 <MiApp_SendData+0x104>
			memcpy(&(dataFramePtr->dataFrame.msg), msgpointer, msglen);
    c64e:	003c      	movs	r4, r7
    c650:	3416      	adds	r4, #22
    c652:	002a      	movs	r2, r5
    c654:	9909      	ldr	r1, [sp, #36]	; 0x24
    c656:	0020      	movs	r0, r4
    c658:	4b63      	ldr	r3, [pc, #396]	; (c7e8 <MiApp_SendData+0x204>)
    c65a:	4798      	blx	r3
			frameTransmit(broadcast, myPANID, addr, false, false, msglen, dataFramePtr->dataFrame.msg, msghandle, ackReq, macAckOnlyDataCallback);
    c65c:	4b64      	ldr	r3, [pc, #400]	; (c7f0 <MiApp_SendData+0x20c>)
    c65e:	8819      	ldrh	r1, [r3, #0]
    c660:	4b64      	ldr	r3, [pc, #400]	; (c7f4 <MiApp_SendData+0x210>)
    c662:	9305      	str	r3, [sp, #20]
    c664:	464b      	mov	r3, r9
    c666:	9304      	str	r3, [sp, #16]
    c668:	9603      	str	r6, [sp, #12]
    c66a:	9402      	str	r4, [sp, #8]
    c66c:	9501      	str	r5, [sp, #4]
    c66e:	2300      	movs	r3, #0
    c670:	9300      	str	r3, [sp, #0]
    c672:	9a07      	ldr	r2, [sp, #28]
    c674:	2000      	movs	r0, #0
    c676:	4c60      	ldr	r4, [pc, #384]	; (c7f8 <MiApp_SendData+0x214>)
    c678:	47a0      	blx	r4
			miQueueAppend(&macAckOnlyFrameQueue, (miQueueBuffer_t*)dataFramePtr);
    c67a:	0039      	movs	r1, r7
    c67c:	485f      	ldr	r0, [pc, #380]	; (c7fc <MiApp_SendData+0x218>)
    c67e:	4b60      	ldr	r3, [pc, #384]	; (c800 <MiApp_SendData+0x21c>)
    c680:	4798      	blx	r3
	return true;
    c682:	2401      	movs	r4, #1
    c684:	e7c1      	b.n	c60a <MiApp_SendData+0x26>
		uint16_t DestinationAddress16 = ((addr[1] << 8) + addr[0]);
    c686:	784a      	ldrb	r2, [r1, #1]
    c688:	0212      	lsls	r2, r2, #8
    c68a:	780b      	ldrb	r3, [r1, #0]
    c68c:	189b      	adds	r3, r3, r2
	    if(addr_len == 2 && (DestinationAddress16 == 0xFFFF))
    c68e:	b29b      	uxth	r3, r3
    c690:	4a5c      	ldr	r2, [pc, #368]	; (c804 <MiApp_SendData+0x220>)
    c692:	4293      	cmp	r3, r2
    c694:	d1c3      	bne.n	c61e <MiApp_SendData+0x3a>
			dataFramePtr = (P2PStarDataFrame_t *)MiMem_Alloc(sizeof(P2PStarDataFrame_t));
    c696:	2068      	movs	r0, #104	; 0x68
    c698:	4b52      	ldr	r3, [pc, #328]	; (c7e4 <MiApp_SendData+0x200>)
    c69a:	4798      	blx	r3
    c69c:	1e04      	subs	r4, r0, #0
			if (NULL == dataFramePtr)
    c69e:	d100      	bne.n	c6a2 <MiApp_SendData+0xbe>
    c6a0:	e09a      	b.n	c7d8 <MiApp_SendData+0x1f4>
			dataFramePtr->dataFrame.confCallback = ConfCallback;
    c6a2:	9b14      	ldr	r3, [sp, #80]	; 0x50
    c6a4:	6043      	str	r3, [r0, #4]
			dataFramePtr->dataFrame.msghandle = msghandle;
    c6a6:	7506      	strb	r6, [r0, #20]
			dataFramePtr->dataFrame.msgLength = msglen;
    c6a8:	7545      	strb	r5, [r0, #21]
			dataFramePtr->dataFrame.timeout = 0;
    c6aa:	2700      	movs	r7, #0
    c6ac:	7407      	strb	r7, [r0, #16]
			memcpy(&(dataFramePtr->dataFrame.msg), msgpointer, msglen);
    c6ae:	2316      	movs	r3, #22
    c6b0:	4698      	mov	r8, r3
    c6b2:	4480      	add	r8, r0
    c6b4:	002a      	movs	r2, r5
    c6b6:	9909      	ldr	r1, [sp, #36]	; 0x24
    c6b8:	4640      	mov	r0, r8
    c6ba:	4b4b      	ldr	r3, [pc, #300]	; (c7e8 <MiApp_SendData+0x204>)
    c6bc:	4798      	blx	r3
			frameTransmit(broadcast, myPANID, addr, false, false, msglen, dataFramePtr->dataFrame.msg, msghandle, 0, macAckOnlyDataCallback);
    c6be:	4b4c      	ldr	r3, [pc, #304]	; (c7f0 <MiApp_SendData+0x20c>)
    c6c0:	8819      	ldrh	r1, [r3, #0]
    c6c2:	4b4c      	ldr	r3, [pc, #304]	; (c7f4 <MiApp_SendData+0x210>)
    c6c4:	9305      	str	r3, [sp, #20]
    c6c6:	9704      	str	r7, [sp, #16]
    c6c8:	9603      	str	r6, [sp, #12]
    c6ca:	4643      	mov	r3, r8
    c6cc:	9302      	str	r3, [sp, #8]
    c6ce:	9501      	str	r5, [sp, #4]
    c6d0:	9700      	str	r7, [sp, #0]
    c6d2:	2300      	movs	r3, #0
    c6d4:	9a07      	ldr	r2, [sp, #28]
    c6d6:	2001      	movs	r0, #1
    c6d8:	4d47      	ldr	r5, [pc, #284]	; (c7f8 <MiApp_SendData+0x214>)
    c6da:	47a8      	blx	r5
			miQueueAppend(&macAckOnlyFrameQueue, (miQueueBuffer_t*)dataFramePtr);
    c6dc:	0021      	movs	r1, r4
    c6de:	4847      	ldr	r0, [pc, #284]	; (c7fc <MiApp_SendData+0x218>)
    c6e0:	4b47      	ldr	r3, [pc, #284]	; (c800 <MiApp_SendData+0x21c>)
    c6e2:	4798      	blx	r3
			return true;
    c6e4:	2401      	movs	r4, #1
    c6e6:	e790      	b.n	c60a <MiApp_SendData+0x26>
			if (MY_ADDRESS_LENGTH == addr_len && isSameAddress(addr, miwiDefaultRomOrRamParams->ConnectionTable[0].Address))
    c6e8:	9b08      	ldr	r3, [sp, #32]
    c6ea:	2b08      	cmp	r3, #8
    c6ec:	d034      	beq.n	c758 <MiApp_SendData+0x174>
				dataFramePtr->dataFrame.msg[0] = CMD_FORWRD_PACKET;
    c6ee:	23cc      	movs	r3, #204	; 0xcc
    c6f0:	75bb      	strb	r3, [r7, #22]
				dataFramePtr->dataFrame.msg[1] = addr[0];
    c6f2:	9a07      	ldr	r2, [sp, #28]
    c6f4:	7813      	ldrb	r3, [r2, #0]
    c6f6:	75fb      	strb	r3, [r7, #23]
				dataFramePtr->dataFrame.msg[2] = addr[1];
    c6f8:	7853      	ldrb	r3, [r2, #1]
    c6fa:	763b      	strb	r3, [r7, #24]
				dataFramePtr->dataFrame.msg[3] = addr[2];
    c6fc:	7893      	ldrb	r3, [r2, #2]
    c6fe:	767b      	strb	r3, [r7, #25]
				memcpy(&(dataFramePtr->dataFrame.msg[4]), msgpointer, msglen);
    c700:	002a      	movs	r2, r5
    c702:	9909      	ldr	r1, [sp, #36]	; 0x24
    c704:	0038      	movs	r0, r7
    c706:	301a      	adds	r0, #26
    c708:	4b37      	ldr	r3, [pc, #220]	; (c7e8 <MiApp_SendData+0x204>)
    c70a:	4798      	blx	r3
				dataFramePtr->dataFrame.msgLength = msglen + 4;
    c70c:	3504      	adds	r5, #4
    c70e:	b2ed      	uxtb	r5, r5
    c710:	757d      	strb	r5, [r7, #21]
				if (ackReq)
    c712:	464b      	mov	r3, r9
    c714:	2b00      	cmp	r3, #0
    c716:	d045      	beq.n	c7a4 <MiApp_SendData+0x1c0>
					dataFramePtr->dataFrame.timeout = SW_ACK_TIMEOUT + 1;
    c718:	2303      	movs	r3, #3
    c71a:	743b      	strb	r3, [r7, #16]
					frameTransmit(broadcast, myPANID, miwiDefaultRomOrRamParams->ConnectionTable[0].Address, true, false, dataFramePtr->dataFrame.msgLength, dataFramePtr->dataFrame.msg, msghandle, ackReq, appAckWaitDataCallback);
    c71c:	4b3a      	ldr	r3, [pc, #232]	; (c808 <MiApp_SendData+0x224>)
    c71e:	681b      	ldr	r3, [r3, #0]
    c720:	681a      	ldr	r2, [r3, #0]
    c722:	3204      	adds	r2, #4
    c724:	4b32      	ldr	r3, [pc, #200]	; (c7f0 <MiApp_SendData+0x20c>)
    c726:	8819      	ldrh	r1, [r3, #0]
    c728:	4b38      	ldr	r3, [pc, #224]	; (c80c <MiApp_SendData+0x228>)
    c72a:	9305      	str	r3, [sp, #20]
    c72c:	2301      	movs	r3, #1
    c72e:	9304      	str	r3, [sp, #16]
    c730:	9603      	str	r6, [sp, #12]
    c732:	003b      	movs	r3, r7
    c734:	3316      	adds	r3, #22
    c736:	9302      	str	r3, [sp, #8]
    c738:	9501      	str	r5, [sp, #4]
    c73a:	2300      	movs	r3, #0
    c73c:	9300      	str	r3, [sp, #0]
    c73e:	3301      	adds	r3, #1
    c740:	2000      	movs	r0, #0
    c742:	4c2d      	ldr	r4, [pc, #180]	; (c7f8 <MiApp_SendData+0x214>)
    c744:	47a0      	blx	r4
					miQueueAppend(&appAckWaitDataQueue, (miQueueBuffer_t*)dataFramePtr);
    c746:	0039      	movs	r1, r7
    c748:	4831      	ldr	r0, [pc, #196]	; (c810 <MiApp_SendData+0x22c>)
    c74a:	4b2d      	ldr	r3, [pc, #180]	; (c800 <MiApp_SendData+0x21c>)
    c74c:	4798      	blx	r3
					SYS_TimerStart(&dataTimer);
    c74e:	4831      	ldr	r0, [pc, #196]	; (c814 <MiApp_SendData+0x230>)
    c750:	4b31      	ldr	r3, [pc, #196]	; (c818 <MiApp_SendData+0x234>)
    c752:	4798      	blx	r3
	return true;
    c754:	464c      	mov	r4, r9
    c756:	e758      	b.n	c60a <MiApp_SendData+0x26>
			if (MY_ADDRESS_LENGTH == addr_len && isSameAddress(addr, miwiDefaultRomOrRamParams->ConnectionTable[0].Address))
    c758:	4b2b      	ldr	r3, [pc, #172]	; (c808 <MiApp_SendData+0x224>)
    c75a:	681b      	ldr	r3, [r3, #0]
    c75c:	6819      	ldr	r1, [r3, #0]
    c75e:	3104      	adds	r1, #4
    c760:	0020      	movs	r0, r4
    c762:	4b2e      	ldr	r3, [pc, #184]	; (c81c <MiApp_SendData+0x238>)
    c764:	4798      	blx	r3
    c766:	1e04      	subs	r4, r0, #0
    c768:	d0c1      	beq.n	c6ee <MiApp_SendData+0x10a>
				memcpy(&(dataFramePtr->dataFrame.msg), msgpointer, msglen);
    c76a:	2316      	movs	r3, #22
    c76c:	4698      	mov	r8, r3
    c76e:	44b8      	add	r8, r7
    c770:	002a      	movs	r2, r5
    c772:	9909      	ldr	r1, [sp, #36]	; 0x24
    c774:	4640      	mov	r0, r8
    c776:	4b1c      	ldr	r3, [pc, #112]	; (c7e8 <MiApp_SendData+0x204>)
    c778:	4798      	blx	r3
				frameTransmit(broadcast, myPANID, addr, false, false, msglen, dataFramePtr->dataFrame.msg, msghandle, ackReq, macAckOnlyDataCallback);
    c77a:	4b1d      	ldr	r3, [pc, #116]	; (c7f0 <MiApp_SendData+0x20c>)
    c77c:	8819      	ldrh	r1, [r3, #0]
    c77e:	4b1d      	ldr	r3, [pc, #116]	; (c7f4 <MiApp_SendData+0x210>)
    c780:	9305      	str	r3, [sp, #20]
    c782:	464b      	mov	r3, r9
    c784:	9304      	str	r3, [sp, #16]
    c786:	9603      	str	r6, [sp, #12]
    c788:	4643      	mov	r3, r8
    c78a:	9302      	str	r3, [sp, #8]
    c78c:	9501      	str	r5, [sp, #4]
    c78e:	2300      	movs	r3, #0
    c790:	9300      	str	r3, [sp, #0]
    c792:	9a07      	ldr	r2, [sp, #28]
    c794:	2000      	movs	r0, #0
    c796:	4d18      	ldr	r5, [pc, #96]	; (c7f8 <MiApp_SendData+0x214>)
    c798:	47a8      	blx	r5
				miQueueAppend(&macAckOnlyFrameQueue, (miQueueBuffer_t*)dataFramePtr);
    c79a:	0039      	movs	r1, r7
    c79c:	4817      	ldr	r0, [pc, #92]	; (c7fc <MiApp_SendData+0x218>)
    c79e:	4b18      	ldr	r3, [pc, #96]	; (c800 <MiApp_SendData+0x21c>)
    c7a0:	4798      	blx	r3
    c7a2:	e732      	b.n	c60a <MiApp_SendData+0x26>
					frameTransmit(broadcast, myPANID, miwiDefaultRomOrRamParams->ConnectionTable[0].Address, true, false, dataFramePtr->dataFrame.msgLength, dataFramePtr->dataFrame.msg, msghandle, ackReq, macAckOnlyDataCallback);
    c7a4:	4b18      	ldr	r3, [pc, #96]	; (c808 <MiApp_SendData+0x224>)
    c7a6:	681b      	ldr	r3, [r3, #0]
    c7a8:	681a      	ldr	r2, [r3, #0]
    c7aa:	3204      	adds	r2, #4
    c7ac:	4b10      	ldr	r3, [pc, #64]	; (c7f0 <MiApp_SendData+0x20c>)
    c7ae:	8819      	ldrh	r1, [r3, #0]
    c7b0:	4b10      	ldr	r3, [pc, #64]	; (c7f4 <MiApp_SendData+0x210>)
    c7b2:	9305      	str	r3, [sp, #20]
    c7b4:	2300      	movs	r3, #0
    c7b6:	9304      	str	r3, [sp, #16]
    c7b8:	9603      	str	r6, [sp, #12]
    c7ba:	0038      	movs	r0, r7
    c7bc:	3016      	adds	r0, #22
    c7be:	9002      	str	r0, [sp, #8]
    c7c0:	9501      	str	r5, [sp, #4]
    c7c2:	9300      	str	r3, [sp, #0]
    c7c4:	3301      	adds	r3, #1
    c7c6:	2000      	movs	r0, #0
    c7c8:	4c0b      	ldr	r4, [pc, #44]	; (c7f8 <MiApp_SendData+0x214>)
    c7ca:	47a0      	blx	r4
					miQueueAppend(&macAckOnlyFrameQueue, (miQueueBuffer_t*)dataFramePtr);
    c7cc:	0039      	movs	r1, r7
    c7ce:	480b      	ldr	r0, [pc, #44]	; (c7fc <MiApp_SendData+0x218>)
    c7d0:	4b0b      	ldr	r3, [pc, #44]	; (c800 <MiApp_SendData+0x21c>)
    c7d2:	4798      	blx	r3
	return true;
    c7d4:	2401      	movs	r4, #1
    c7d6:	e718      	b.n	c60a <MiApp_SendData+0x26>
				return false;
    c7d8:	2400      	movs	r4, #0
    c7da:	e716      	b.n	c60a <MiApp_SendData+0x26>
			return false;
    c7dc:	2400      	movs	r4, #0
    c7de:	e714      	b.n	c60a <MiApp_SendData+0x26>
    c7e0:	20000418 	.word	0x20000418
    c7e4:	0000d14d 	.word	0x0000d14d
    c7e8:	0001192b 	.word	0x0001192b
    c7ec:	20002074 	.word	0x20002074
    c7f0:	20001f94 	.word	0x20001f94
    c7f4:	0000cf2d 	.word	0x0000cf2d
    c7f8:	0000bff1 	.word	0x0000bff1
    c7fc:	20001f58 	.word	0x20001f58
    c800:	0000d349 	.word	0x0000d349
    c804:	0000ffff 	.word	0x0000ffff
    c808:	20001f84 	.word	0x20001f84
    c80c:	0000cfd1 	.word	0x0000cfd1
    c810:	20001ffc 	.word	0x20001ffc
    c814:	200003f8 	.word	0x200003f8
    c818:	0000d4f1 	.word	0x0000d4f1
    c81c:	0000bee5 	.word	0x0000bee5

0000c820 <P2PTasks>:
{
    c820:	b5f0      	push	{r4, r5, r6, r7, lr}
    c822:	46de      	mov	lr, fp
    c824:	464f      	mov	r7, r9
    c826:	4646      	mov	r6, r8
    c828:	b5c0      	push	{r6, r7, lr}
    c82a:	b08a      	sub	sp, #40	; 0x28
    currentTick.Val = MiWi_TickGet();
    c82c:	4bcb      	ldr	r3, [pc, #812]	; (cb5c <P2PTasks+0x33c>)
    c82e:	4798      	blx	r3
    c830:	0004      	movs	r4, r0
    if (frameTxQueue.size && txCallbackReceived && (MiWi_TickGetDiff(currentTick, lastTxFrameTick) > (transaction_duration_us)))
    c832:	4bcb      	ldr	r3, [pc, #812]	; (cb60 <P2PTasks+0x340>)
    c834:	7a1b      	ldrb	r3, [r3, #8]
    c836:	2b00      	cmp	r3, #0
    c838:	d003      	beq.n	c842 <P2PTasks+0x22>
    c83a:	4bca      	ldr	r3, [pc, #808]	; (cb64 <P2PTasks+0x344>)
    c83c:	781b      	ldrb	r3, [r3, #0]
    c83e:	2b00      	cmp	r3, #0
    c840:	d10d      	bne.n	c85e <P2PTasks+0x3e>
    if(MiMAC_ReceivedPacket())
    c842:	4bc9      	ldr	r3, [pc, #804]	; (cb68 <P2PTasks+0x348>)
    c844:	4798      	blx	r3
    c846:	2800      	cmp	r0, #0
    c848:	d139      	bne.n	c8be <P2PTasks+0x9e>
    MiMAC_Task();
    c84a:	4bc8      	ldr	r3, [pc, #800]	; (cb6c <P2PTasks+0x34c>)
    c84c:	4798      	blx	r3
    SYS_TimerTaskHandler();
    c84e:	4bc8      	ldr	r3, [pc, #800]	; (cb70 <P2PTasks+0x350>)
    c850:	4798      	blx	r3
}
    c852:	b00a      	add	sp, #40	; 0x28
    c854:	bc1c      	pop	{r2, r3, r4}
    c856:	4690      	mov	r8, r2
    c858:	4699      	mov	r9, r3
    c85a:	46a3      	mov	fp, r4
    c85c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (frameTxQueue.size && txCallbackReceived && (MiWi_TickGetDiff(currentTick, lastTxFrameTick) > (transaction_duration_us)))
    c85e:	4bc5      	ldr	r3, [pc, #788]	; (cb74 <P2PTasks+0x354>)
    c860:	6819      	ldr	r1, [r3, #0]
    c862:	4bc5      	ldr	r3, [pc, #788]	; (cb78 <P2PTasks+0x358>)
    c864:	4798      	blx	r3
    c866:	4bc5      	ldr	r3, [pc, #788]	; (cb7c <P2PTasks+0x35c>)
    c868:	681b      	ldr	r3, [r3, #0]
    c86a:	4298      	cmp	r0, r3
    c86c:	d9e9      	bls.n	c842 <P2PTasks+0x22>
        txFramePtr =  (TxFrame_t *)miQueueRemove(&frameTxQueue, NULL);
    c86e:	2100      	movs	r1, #0
    c870:	48bb      	ldr	r0, [pc, #748]	; (cb60 <P2PTasks+0x340>)
    c872:	4bc3      	ldr	r3, [pc, #780]	; (cb80 <P2PTasks+0x360>)
    c874:	4798      	blx	r3
    c876:	1e05      	subs	r5, r0, #0
        if (NULL != txFramePtr)
    c878:	d0e3      	beq.n	c842 <P2PTasks+0x22>
            sentFrame = txFramePtr;
    c87a:	4bc2      	ldr	r3, [pc, #776]	; (cb84 <P2PTasks+0x364>)
    c87c:	6018      	str	r0, [r3, #0]
            if ( (txFramePtr->txFrameEntry.frameLength + MAC_OVERHEAD + PHY_OVERHEAD) > aMaxSIFSFrameSize)
    c87e:	2324      	movs	r3, #36	; 0x24
    c880:	5cc3      	ldrb	r3, [r0, r3]
    c882:	331c      	adds	r3, #28
                transaction_duration_sym = macMinLIFSPeriod_def;
    c884:	2028      	movs	r0, #40	; 0x28
            if ( (txFramePtr->txFrameEntry.frameLength + MAC_OVERHEAD + PHY_OVERHEAD) > aMaxSIFSFrameSize)
    c886:	2b12      	cmp	r3, #18
    c888:	dc00      	bgt.n	c88c <P2PTasks+0x6c>
                transaction_duration_sym = macMinSIFSPeriod_def;
    c88a:	381c      	subs	r0, #28
            transaction_duration_us = MiMAC_SymbolToTicks(transaction_duration_sym);
    c88c:	3020      	adds	r0, #32
    c88e:	4bbe      	ldr	r3, [pc, #760]	; (cb88 <P2PTasks+0x368>)
    c890:	4798      	blx	r3
    c892:	4bba      	ldr	r3, [pc, #744]	; (cb7c <P2PTasks+0x35c>)
    c894:	6018      	str	r0, [r3, #0]
            lastTxFrameTick = currentTick;
    c896:	4bb7      	ldr	r3, [pc, #732]	; (cb74 <P2PTasks+0x354>)
    c898:	601c      	str	r4, [r3, #0]
            MiMAC_SendPacket(txFramePtr->txFrameEntry.frameParam, txFramePtr->txFrameEntry.frame,
    c89a:	696b      	ldr	r3, [r5, #20]
    c89c:	4abb      	ldr	r2, [pc, #748]	; (cb8c <P2PTasks+0x36c>)
    c89e:	9202      	str	r2, [sp, #8]
    c8a0:	2225      	movs	r2, #37	; 0x25
    c8a2:	5caa      	ldrb	r2, [r5, r2]
    c8a4:	9201      	str	r2, [sp, #4]
    c8a6:	2224      	movs	r2, #36	; 0x24
    c8a8:	5caa      	ldrb	r2, [r5, r2]
    c8aa:	9200      	str	r2, [sp, #0]
    c8ac:	69a8      	ldr	r0, [r5, #24]
    c8ae:	69e9      	ldr	r1, [r5, #28]
    c8b0:	6a2a      	ldr	r2, [r5, #32]
    c8b2:	4cb7      	ldr	r4, [pc, #732]	; (cb90 <P2PTasks+0x370>)
    c8b4:	47a0      	blx	r4
            txCallbackReceived = false;
    c8b6:	2200      	movs	r2, #0
    c8b8:	4baa      	ldr	r3, [pc, #680]	; (cb64 <P2PTasks+0x344>)
    c8ba:	701a      	strb	r2, [r3, #0]
    c8bc:	e7c1      	b.n	c842 <P2PTasks+0x22>
    rxMessage.flags.bits.broadcast = MACRxPacket.flags.bits.broadcast;
    c8be:	4bb5      	ldr	r3, [pc, #724]	; (cb94 <P2PTasks+0x374>)
    c8c0:	7819      	ldrb	r1, [r3, #0]
    c8c2:	074a      	lsls	r2, r1, #29
    rxMessage.flags.bits.secEn = MACRxPacket.flags.bits.secEn;
    c8c4:	08cd      	lsrs	r5, r1, #3
    c8c6:	2401      	movs	r4, #1
    c8c8:	4025      	ands	r5, r4
    c8ca:	00ed      	lsls	r5, r5, #3
    c8cc:	0fd2      	lsrs	r2, r2, #31
    rxMessage.flags.bits.command = (MACRxPacket.flags.bits.packetType == PACKET_TYPE_COMMAND) ? 1:0;
    c8ce:	2303      	movs	r3, #3
    c8d0:	400b      	ands	r3, r1
    c8d2:	3b01      	subs	r3, #1
    c8d4:	425f      	negs	r7, r3
    c8d6:	415f      	adcs	r7, r3
    c8d8:	003b      	movs	r3, r7
    c8da:	4023      	ands	r3, r4
    c8dc:	015b      	lsls	r3, r3, #5
    c8de:	432a      	orrs	r2, r5
    rxMessage.flags.bits.srcPrsnt = MACRxPacket.flags.bits.sourcePrsnt;
    c8e0:	09cd      	lsrs	r5, r1, #7
    c8e2:	402c      	ands	r4, r5
    c8e4:	01a4      	lsls	r4, r4, #6
    c8e6:	4313      	orrs	r3, r2
    c8e8:	4323      	orrs	r3, r4
    c8ea:	4aab      	ldr	r2, [pc, #684]	; (cb98 <P2PTasks+0x378>)
    c8ec:	7013      	strb	r3, [r2, #0]
    if( MACRxPacket.flags.bits.sourcePrsnt )
    c8ee:	b249      	sxtb	r1, r1
    c8f0:	2900      	cmp	r1, #0
    c8f2:	db19      	blt.n	c928 <P2PTasks+0x108>
    rxMessage.SourcePANID.Val = MACRxPacket.SourcePANID.Val;
    c8f4:	4aa7      	ldr	r2, [pc, #668]	; (cb94 <P2PTasks+0x374>)
    c8f6:	8a15      	ldrh	r5, [r2, #16]
    c8f8:	4ba7      	ldr	r3, [pc, #668]	; (cb98 <P2PTasks+0x378>)
    c8fa:	805d      	strh	r5, [r3, #2]
    rxMessage.PayloadSize = MACRxPacket.PayloadLen;
    c8fc:	7b16      	ldrb	r6, [r2, #12]
    c8fe:	731e      	strb	r6, [r3, #12]
    rxMessage.Payload = MACRxPacket.Payload;
    c900:	6894      	ldr	r4, [r2, #8]
    c902:	609c      	str	r4, [r3, #8]
    rxMessage.PacketLQI = MACRxPacket.LQIValue;
    c904:	7b91      	ldrb	r1, [r2, #14]
    c906:	7399      	strb	r1, [r3, #14]
    rxMessage.PacketRSSI = MACRxPacket.RSSIValue;
    c908:	7b52      	ldrb	r2, [r2, #13]
    c90a:	735a      	strb	r2, [r3, #13]
    if( rxMessage.flags.bits.command )
    c90c:	781b      	ldrb	r3, [r3, #0]
    c90e:	069b      	lsls	r3, r3, #26
    c910:	d400      	bmi.n	c914 <P2PTasks+0xf4>
    c912:	e2c7      	b.n	cea4 <P2PTasks+0x684>
        switch( rxMessage.Payload[0] )
    c914:	7823      	ldrb	r3, [r4, #0]
    c916:	3b77      	subs	r3, #119	; 0x77
    c918:	b2da      	uxtb	r2, r3
    c91a:	2a63      	cmp	r2, #99	; 0x63
    c91c:	d900      	bls.n	c920 <P2PTasks+0x100>
    c91e:	e2c5      	b.n	ceac <P2PTasks+0x68c>
    c920:	0093      	lsls	r3, r2, #2
    c922:	4a9e      	ldr	r2, [pc, #632]	; (cb9c <P2PTasks+0x37c>)
    c924:	58d3      	ldr	r3, [r2, r3]
    c926:	469f      	mov	pc, r3
        rxMessage.SourceAddress = MACRxPacket.SourceAddress;
    c928:	4b9a      	ldr	r3, [pc, #616]	; (cb94 <P2PTasks+0x374>)
    c92a:	685a      	ldr	r2, [r3, #4]
    c92c:	4b9a      	ldr	r3, [pc, #616]	; (cb98 <P2PTasks+0x378>)
    c92e:	605a      	str	r2, [r3, #4]
    c930:	e7e0      	b.n	c8f4 <P2PTasks+0xd4>
                if(PAN_COORD != role)
    c932:	4b9b      	ldr	r3, [pc, #620]	; (cba0 <P2PTasks+0x380>)
    c934:	781b      	ldrb	r3, [r3, #0]
    c936:	2b01      	cmp	r3, #1
    c938:	d000      	beq.n	c93c <P2PTasks+0x11c>
    c93a:	e2b7      	b.n	ceac <P2PTasks+0x68c>
                if( ConnMode > ENABLE_PREV_CONN )
    c93c:	4b99      	ldr	r3, [pc, #612]	; (cba4 <P2PTasks+0x384>)
    c93e:	781b      	ldrb	r3, [r3, #0]
    c940:	2b01      	cmp	r3, #1
    c942:	d900      	bls.n	c946 <P2PTasks+0x126>
    c944:	e2b2      	b.n	ceac <P2PTasks+0x68c>
                if( currentChannel != rxMessage.Payload[1] )
    c946:	7862      	ldrb	r2, [r4, #1]
    c948:	4b97      	ldr	r3, [pc, #604]	; (cba8 <P2PTasks+0x388>)
    c94a:	781b      	ldrb	r3, [r3, #0]
    c94c:	429a      	cmp	r2, r3
    c94e:	d000      	beq.n	c952 <P2PTasks+0x132>
    c950:	e2ac      	b.n	ceac <P2PTasks+0x68c>
                if( (rxMessage.SourcePANID.Val != 0xFFFF) && (rxMessage.SourcePANID.Val != myPANID.Val) &&
    c952:	4b96      	ldr	r3, [pc, #600]	; (cbac <P2PTasks+0x38c>)
    c954:	429d      	cmp	r5, r3
    c956:	d007      	beq.n	c968 <P2PTasks+0x148>
    c958:	4b95      	ldr	r3, [pc, #596]	; (cbb0 <P2PTasks+0x390>)
    c95a:	881b      	ldrh	r3, [r3, #0]
    c95c:	42ab      	cmp	r3, r5
    c95e:	d003      	beq.n	c968 <P2PTasks+0x148>
                    status = STATUS_NOT_SAME_PAN;
    c960:	23f2      	movs	r3, #242	; 0xf2
    c962:	4698      	mov	r8, r3
                if( (rxMessage.SourcePANID.Val != 0xFFFF) && (rxMessage.SourcePANID.Val != myPANID.Val) &&
    c964:	2e02      	cmp	r6, #2
    c966:	d803      	bhi.n	c970 <P2PTasks+0x150>
                    status = AddConnection(rxMessage.Payload[2]);
    c968:	78a0      	ldrb	r0, [r4, #2]
    c96a:	4b92      	ldr	r3, [pc, #584]	; (cbb4 <P2PTasks+0x394>)
    c96c:	4798      	blx	r3
    c96e:	4680      	mov	r8, r0
                if (rxMessage.Payload[3] == 0xAA)
    c970:	4b89      	ldr	r3, [pc, #548]	; (cb98 <P2PTasks+0x378>)
    c972:	689b      	ldr	r3, [r3, #8]
    c974:	78db      	ldrb	r3, [r3, #3]
    c976:	2baa      	cmp	r3, #170	; 0xaa
    c978:	d02d      	beq.n	c9d6 <P2PTasks+0x1b6>
                if( (ConnMode == ENABLE_PREV_CONN) && (status != STATUS_EXISTS && status != STATUS_ACTIVE_SCAN) )
    c97a:	4b8a      	ldr	r3, [pc, #552]	; (cba4 <P2PTasks+0x384>)
    c97c:	781b      	ldrb	r3, [r3, #0]
    c97e:	2b01      	cmp	r3, #1
    c980:	d043      	beq.n	ca0a <P2PTasks+0x1ea>
                dataPtr = MiMem_Alloc(TX_BUFFER_SIZE);
    c982:	2028      	movs	r0, #40	; 0x28
    c984:	4b8c      	ldr	r3, [pc, #560]	; (cbb8 <P2PTasks+0x398>)
    c986:	4798      	blx	r3
    c988:	1e02      	subs	r2, r0, #0
                if (NULL == dataPtr)
    c98a:	d100      	bne.n	c98e <P2PTasks+0x16e>
    c98c:	e28e      	b.n	ceac <P2PTasks+0x68c>
                dataPtr[dataLen++] = CMD_P2P_CONNECTION_RESPONSE;
    c98e:	2391      	movs	r3, #145	; 0x91
    c990:	7003      	strb	r3, [r0, #0]
                dataPtr[dataLen++] = status;
    c992:	4643      	mov	r3, r8
    c994:	7043      	strb	r3, [r0, #1]
                dataPtr[dataLen++] = MyindexinPC;
    c996:	4b89      	ldr	r3, [pc, #548]	; (cbbc <P2PTasks+0x39c>)
    c998:	781b      	ldrb	r3, [r3, #0]
    c99a:	7083      	strb	r3, [r0, #2]
    c99c:	2403      	movs	r4, #3
                if( status == STATUS_SUCCESS || status == STATUS_EXISTS )
    c99e:	4643      	mov	r3, r8
    c9a0:	2b01      	cmp	r3, #1
    c9a2:	d957      	bls.n	ca54 <P2PTasks+0x234>
                frameTransmit(false, rxMessage.SourcePANID, rxMessage.SourceAddress, true, rxMessage.flags.bits.secEn,
    c9a4:	497c      	ldr	r1, [pc, #496]	; (cb98 <P2PTasks+0x378>)
    c9a6:	4b86      	ldr	r3, [pc, #536]	; (cbc0 <P2PTasks+0x3a0>)
    c9a8:	9305      	str	r3, [sp, #20]
    c9aa:	2301      	movs	r3, #1
    c9ac:	9304      	str	r3, [sp, #16]
    c9ae:	2000      	movs	r0, #0
    c9b0:	9003      	str	r0, [sp, #12]
    c9b2:	9202      	str	r2, [sp, #8]
    c9b4:	9401      	str	r4, [sp, #4]
    c9b6:	780a      	ldrb	r2, [r1, #0]
    c9b8:	0712      	lsls	r2, r2, #28
    c9ba:	0fd2      	lsrs	r2, r2, #31
    c9bc:	9200      	str	r2, [sp, #0]
    c9be:	684a      	ldr	r2, [r1, #4]
    c9c0:	8849      	ldrh	r1, [r1, #2]
    c9c2:	4c80      	ldr	r4, [pc, #512]	; (cbc4 <P2PTasks+0x3a4>)
    c9c4:	47a0      	blx	r4
                if( status == STATUS_SUCCESS )
    c9c6:	4643      	mov	r3, r8
    c9c8:	2b00      	cmp	r3, #0
    c9ca:	d000      	beq.n	c9ce <P2PTasks+0x1ae>
    c9cc:	e26e      	b.n	ceac <P2PTasks+0x68c>
                     PDS_Store(PDS_CONNECTION_TABLE_ID);
    c9ce:	2006      	movs	r0, #6
    c9d0:	4b7d      	ldr	r3, [pc, #500]	; (cbc8 <P2PTasks+0x3a8>)
    c9d2:	4798      	blx	r3
    c9d4:	e26a      	b.n	ceac <P2PTasks+0x68c>
                        if (isSameAddress(rxMessage.SourceAddress, miwiDefaultRomOrRamParams->ConnectionTable[p].Address) )
    c9d6:	4b70      	ldr	r3, [pc, #448]	; (cb98 <P2PTasks+0x378>)
    c9d8:	685b      	ldr	r3, [r3, #4]
    c9da:	9306      	str	r3, [sp, #24]
    c9dc:	4b7b      	ldr	r3, [pc, #492]	; (cbcc <P2PTasks+0x3ac>)
    c9de:	681f      	ldr	r7, [r3, #0]
    c9e0:	2500      	movs	r5, #0
    c9e2:	4b7b      	ldr	r3, [pc, #492]	; (cbd0 <P2PTasks+0x3b0>)
    c9e4:	4699      	mov	r9, r3
                             miwiDefaultRomOrRamParams->ConnectionTable[p].permanent_connections = 0xFF;
    c9e6:	23ff      	movs	r3, #255	; 0xff
    c9e8:	469b      	mov	fp, r3
                    for (uint8_t p = 0 ;p <CONNECTION_SIZE;p++)
    c9ea:	26a0      	movs	r6, #160	; 0xa0
    c9ec:	0076      	lsls	r6, r6, #1
    c9ee:	e002      	b.n	c9f6 <P2PTasks+0x1d6>
    c9f0:	3510      	adds	r5, #16
    c9f2:	42b5      	cmp	r5, r6
    c9f4:	d0c1      	beq.n	c97a <P2PTasks+0x15a>
                        if (isSameAddress(rxMessage.SourceAddress, miwiDefaultRomOrRamParams->ConnectionTable[p].Address) )
    c9f6:	683b      	ldr	r3, [r7, #0]
    c9f8:	195c      	adds	r4, r3, r5
    c9fa:	1d21      	adds	r1, r4, #4
    c9fc:	9806      	ldr	r0, [sp, #24]
    c9fe:	47c8      	blx	r9
    ca00:	2800      	cmp	r0, #0
    ca02:	d0f5      	beq.n	c9f0 <P2PTasks+0x1d0>
                             miwiDefaultRomOrRamParams->ConnectionTable[p].permanent_connections = 0xFF;
    ca04:	465b      	mov	r3, fp
    ca06:	73e3      	strb	r3, [r4, #15]
    ca08:	e7f2      	b.n	c9f0 <P2PTasks+0x1d0>
                if( (ConnMode == ENABLE_PREV_CONN) && (status != STATUS_EXISTS && status != STATUS_ACTIVE_SCAN) )
    ca0a:	4643      	mov	r3, r8
    ca0c:	3b01      	subs	r3, #1
    ca0e:	b2db      	uxtb	r3, r3
    ca10:	2b01      	cmp	r3, #1
    ca12:	d9b6      	bls.n	c982 <P2PTasks+0x162>
                dataPtr = MiMem_Alloc(TX_BUFFER_SIZE);
    ca14:	2028      	movs	r0, #40	; 0x28
    ca16:	4b68      	ldr	r3, [pc, #416]	; (cbb8 <P2PTasks+0x398>)
    ca18:	4798      	blx	r3
    ca1a:	1e02      	subs	r2, r0, #0
                if (NULL == dataPtr)
    ca1c:	d100      	bne.n	ca20 <P2PTasks+0x200>
    ca1e:	e245      	b.n	ceac <P2PTasks+0x68c>
                dataPtr[dataLen++] = CMD_P2P_CONNECTION_RESPONSE;
    ca20:	2391      	movs	r3, #145	; 0x91
    ca22:	7013      	strb	r3, [r2, #0]
                dataPtr[dataLen++] = status;
    ca24:	3362      	adds	r3, #98	; 0x62
    ca26:	7053      	strb	r3, [r2, #1]
                dataPtr[dataLen++] = MyindexinPC;
    ca28:	4b64      	ldr	r3, [pc, #400]	; (cbbc <P2PTasks+0x39c>)
    ca2a:	781b      	ldrb	r3, [r3, #0]
    ca2c:	7093      	strb	r3, [r2, #2]
                frameTransmit(false, rxMessage.SourcePANID, rxMessage.SourceAddress, true, rxMessage.flags.bits.secEn,
    ca2e:	495a      	ldr	r1, [pc, #360]	; (cb98 <P2PTasks+0x378>)
    ca30:	4b63      	ldr	r3, [pc, #396]	; (cbc0 <P2PTasks+0x3a0>)
    ca32:	9305      	str	r3, [sp, #20]
    ca34:	2301      	movs	r3, #1
    ca36:	9304      	str	r3, [sp, #16]
    ca38:	2000      	movs	r0, #0
    ca3a:	9003      	str	r0, [sp, #12]
    ca3c:	9202      	str	r2, [sp, #8]
    ca3e:	2203      	movs	r2, #3
    ca40:	9201      	str	r2, [sp, #4]
    ca42:	780a      	ldrb	r2, [r1, #0]
    ca44:	0712      	lsls	r2, r2, #28
    ca46:	0fd2      	lsrs	r2, r2, #31
    ca48:	9200      	str	r2, [sp, #0]
    ca4a:	684a      	ldr	r2, [r1, #4]
    ca4c:	8849      	ldrh	r1, [r1, #2]
    ca4e:	4c5d      	ldr	r4, [pc, #372]	; (cbc4 <P2PTasks+0x3a4>)
    ca50:	47a0      	blx	r4
    ca52:	e22b      	b.n	ceac <P2PTasks+0x68c>
                    dataPtr[dataLen++] = P2PCapacityInfo;
    ca54:	4b5f      	ldr	r3, [pc, #380]	; (cbd4 <P2PTasks+0x3b4>)
    ca56:	781b      	ldrb	r3, [r3, #0]
    ca58:	70c3      	strb	r3, [r0, #3]
                        dataPtr[dataLen++] = miwiDefaultRomOrRamParams->AdditionalNodeID[i];
    ca5a:	4b5c      	ldr	r3, [pc, #368]	; (cbcc <P2PTasks+0x3ac>)
    ca5c:	681b      	ldr	r3, [r3, #0]
    ca5e:	689b      	ldr	r3, [r3, #8]
    ca60:	781b      	ldrb	r3, [r3, #0]
    ca62:	7103      	strb	r3, [r0, #4]
    ca64:	3402      	adds	r4, #2
    ca66:	e79d      	b.n	c9a4 <P2PTasks+0x184>
                if(ESTABLISHING_NETWORK != p2pStarCurrentState)
    ca68:	4b5b      	ldr	r3, [pc, #364]	; (cbd8 <P2PTasks+0x3b8>)
    ca6a:	781b      	ldrb	r3, [r3, #0]
    ca6c:	2b04      	cmp	r3, #4
    ca6e:	d000      	beq.n	ca72 <P2PTasks+0x252>
    ca70:	e21c      	b.n	ceac <P2PTasks+0x68c>
                switch( rxMessage.Payload[1] )
    ca72:	7863      	ldrb	r3, [r4, #1]
    ca74:	2b01      	cmp	r3, #1
    ca76:	d900      	bls.n	ca7a <P2PTasks+0x25a>
    ca78:	e218      	b.n	ceac <P2PTasks+0x68c>
                    if( myPANID.Val == 0xFFFF )
    ca7a:	4b4d      	ldr	r3, [pc, #308]	; (cbb0 <P2PTasks+0x390>)
    ca7c:	881a      	ldrh	r2, [r3, #0]
    ca7e:	4b4b      	ldr	r3, [pc, #300]	; (cbac <P2PTasks+0x38c>)
    ca80:	429a      	cmp	r2, r3
    ca82:	d01c      	beq.n	cabe <P2PTasks+0x29e>
                    if (rxMessage.Payload[1] == STATUS_EXISTS)
    ca84:	4b44      	ldr	r3, [pc, #272]	; (cb98 <P2PTasks+0x378>)
    ca86:	689b      	ldr	r3, [r3, #8]
    ca88:	785a      	ldrb	r2, [r3, #1]
    ca8a:	2a01      	cmp	r2, #1
    ca8c:	d026      	beq.n	cadc <P2PTasks+0x2bc>
                    else if (rxMessage.Payload[1] == STATUS_SUCCESS)
    ca8e:	2a00      	cmp	r2, #0
    ca90:	d128      	bne.n	cae4 <P2PTasks+0x2c4>
                        gEstConnectionInfo.status = SUCCESS;
    ca92:	2100      	movs	r1, #0
    ca94:	4a51      	ldr	r2, [pc, #324]	; (cbdc <P2PTasks+0x3bc>)
    ca96:	7051      	strb	r1, [r2, #1]
                    gEstConnectionInfo.connectionRetries = 0;
    ca98:	2100      	movs	r1, #0
    ca9a:	4a50      	ldr	r2, [pc, #320]	; (cbdc <P2PTasks+0x3bc>)
    ca9c:	70d1      	strb	r1, [r2, #3]
                    uint8_t status = AddConnection(rxMessage.Payload[3]);
    ca9e:	78d8      	ldrb	r0, [r3, #3]
    caa0:	4b44      	ldr	r3, [pc, #272]	; (cbb4 <P2PTasks+0x394>)
    caa2:	4798      	blx	r3
                    if ((status == STATUS_SUCCESS) || (status == STATUS_EXISTS))
    caa4:	2801      	cmp	r0, #1
    caa6:	d921      	bls.n	caec <P2PTasks+0x2cc>
                    myConnectionIndex_in_PanCo = rxMessage.Payload[2];
    caa8:	4b3b      	ldr	r3, [pc, #236]	; (cb98 <P2PTasks+0x378>)
    caaa:	689b      	ldr	r3, [r3, #8]
    caac:	789a      	ldrb	r2, [r3, #2]
    caae:	4b4c      	ldr	r3, [pc, #304]	; (cbe0 <P2PTasks+0x3c0>)
    cab0:	701a      	strb	r2, [r3, #0]
                    PDS_Store(PDS_MYINDEX_ID);
    cab2:	2009      	movs	r0, #9
    cab4:	4c44      	ldr	r4, [pc, #272]	; (cbc8 <P2PTasks+0x3a8>)
    cab6:	47a0      	blx	r4
                   PDS_Store(MIWI_ALL_MEMORY_MEM_ID);
    cab8:	484a      	ldr	r0, [pc, #296]	; (cbe4 <P2PTasks+0x3c4>)
    caba:	47a0      	blx	r4
    cabc:	e1f6      	b.n	ceac <P2PTasks+0x68c>
                        uint16_t broadcastAddr = 0xFFFF;
    cabe:	201e      	movs	r0, #30
    cac0:	ab02      	add	r3, sp, #8
    cac2:	469c      	mov	ip, r3
    cac4:	4460      	add	r0, ip
    cac6:	2301      	movs	r3, #1
    cac8:	425b      	negs	r3, r3
    caca:	8003      	strh	r3, [r0, #0]
                        myPANID.Val = rxMessage.SourcePANID.Val;
    cacc:	4938      	ldr	r1, [pc, #224]	; (cbb0 <P2PTasks+0x390>)
    cace:	800d      	strh	r5, [r1, #0]
                        MiMAC_SetAltAddress((uint8_t *)&broadcastAddr, (uint8_t *)&myPANID.Val);
    cad0:	4b45      	ldr	r3, [pc, #276]	; (cbe8 <P2PTasks+0x3c8>)
    cad2:	4798      	blx	r3
                        PDS_Store(PDS_PANID_ID);
    cad4:	2002      	movs	r0, #2
    cad6:	4b3c      	ldr	r3, [pc, #240]	; (cbc8 <P2PTasks+0x3a8>)
    cad8:	4798      	blx	r3
    cada:	e7d3      	b.n	ca84 <P2PTasks+0x264>
                        gEstConnectionInfo.status = ALREADY_EXISTS;
    cadc:	2106      	movs	r1, #6
    cade:	4a3f      	ldr	r2, [pc, #252]	; (cbdc <P2PTasks+0x3bc>)
    cae0:	7051      	strb	r1, [r2, #1]
    cae2:	e7d9      	b.n	ca98 <P2PTasks+0x278>
                        gEstConnectionInfo.status = FAILURE;
    cae4:	2101      	movs	r1, #1
    cae6:	4a3d      	ldr	r2, [pc, #244]	; (cbdc <P2PTasks+0x3bc>)
    cae8:	7051      	strb	r1, [r2, #1]
    caea:	e7d5      	b.n	ca98 <P2PTasks+0x278>
                        role = END_DEVICE;
    caec:	2202      	movs	r2, #2
    caee:	4b2c      	ldr	r3, [pc, #176]	; (cba0 <P2PTasks+0x380>)
    caf0:	701a      	strb	r2, [r3, #0]
    linkStatusTimeInterval = LINK_STATUS_TIMEOUT;
    caf2:	320d      	adds	r2, #13
    caf4:	4b3d      	ldr	r3, [pc, #244]	; (cbec <P2PTasks+0x3cc>)
    caf6:	801a      	strh	r2, [r3, #0]
    caf8:	e7d6      	b.n	caa8 <P2PTasks+0x288>
                if(ConnMode > ENABLE_ACTIVE_SCAN_RSP)
    cafa:	4b2a      	ldr	r3, [pc, #168]	; (cba4 <P2PTasks+0x384>)
    cafc:	781b      	ldrb	r3, [r3, #0]
    cafe:	2b02      	cmp	r3, #2
    cb00:	d900      	bls.n	cb04 <P2PTasks+0x2e4>
    cb02:	e1d3      	b.n	ceac <P2PTasks+0x68c>
                if( currentChannel != rxMessage.Payload[1] )
    cb04:	7862      	ldrb	r2, [r4, #1]
    cb06:	4b28      	ldr	r3, [pc, #160]	; (cba8 <P2PTasks+0x388>)
    cb08:	781b      	ldrb	r3, [r3, #0]
    cb0a:	429a      	cmp	r2, r3
    cb0c:	d000      	beq.n	cb10 <P2PTasks+0x2f0>
    cb0e:	e1cd      	b.n	ceac <P2PTasks+0x68c>
                dataPtr = MiMem_Alloc(PACKETLEN_P2P_ACTIVE_SCAN_RESPONSE);
    cb10:	2003      	movs	r0, #3
    cb12:	4b29      	ldr	r3, [pc, #164]	; (cbb8 <P2PTasks+0x398>)
    cb14:	4798      	blx	r3
                if (NULL == dataPtr)
    cb16:	2800      	cmp	r0, #0
    cb18:	d100      	bne.n	cb1c <P2PTasks+0x2fc>
    cb1a:	e1c7      	b.n	ceac <P2PTasks+0x68c>
                dataPtr[dataLen++] = CMD_P2P_ACTIVE_SCAN_RESPONSE;
    cb1c:	2397      	movs	r3, #151	; 0x97
    cb1e:	7003      	strb	r3, [r0, #0]
                dataPtr[dataLen++] = P2PCapacityInfo;
    cb20:	4b2c      	ldr	r3, [pc, #176]	; (cbd4 <P2PTasks+0x3b4>)
    cb22:	781b      	ldrb	r3, [r3, #0]
    cb24:	7043      	strb	r3, [r0, #1]
                    dataPtr[dataLen++] = (miwiDefaultRomOrRamParams->AdditionalNodeID[i]);
    cb26:	4b29      	ldr	r3, [pc, #164]	; (cbcc <P2PTasks+0x3ac>)
    cb28:	681b      	ldr	r3, [r3, #0]
    cb2a:	689b      	ldr	r3, [r3, #8]
    cb2c:	781b      	ldrb	r3, [r3, #0]
    cb2e:	7083      	strb	r3, [r0, #2]
                frameTransmit(false, rxMessage.SourcePANID, rxMessage.SourceAddress, true, rxMessage.flags.bits.secEn,
    cb30:	4b19      	ldr	r3, [pc, #100]	; (cb98 <P2PTasks+0x378>)
    cb32:	685a      	ldr	r2, [r3, #4]
    cb34:	8859      	ldrh	r1, [r3, #2]
    cb36:	4c2e      	ldr	r4, [pc, #184]	; (cbf0 <P2PTasks+0x3d0>)
    cb38:	9405      	str	r4, [sp, #20]
    cb3a:	2401      	movs	r4, #1
    cb3c:	9404      	str	r4, [sp, #16]
    cb3e:	2400      	movs	r4, #0
    cb40:	9403      	str	r4, [sp, #12]
    cb42:	9002      	str	r0, [sp, #8]
    cb44:	2003      	movs	r0, #3
    cb46:	9001      	str	r0, [sp, #4]
    cb48:	781b      	ldrb	r3, [r3, #0]
    cb4a:	071b      	lsls	r3, r3, #28
    cb4c:	0fdb      	lsrs	r3, r3, #31
    cb4e:	9300      	str	r3, [sp, #0]
    cb50:	2301      	movs	r3, #1
    cb52:	2000      	movs	r0, #0
    cb54:	4c1b      	ldr	r4, [pc, #108]	; (cbc4 <P2PTasks+0x3a4>)
    cb56:	47a0      	blx	r4
    cb58:	e1a8      	b.n	ceac <P2PTasks+0x68c>
    cb5a:	46c0      	nop			; (mov r8, r8)
    cb5c:	0000d59d 	.word	0x0000d59d
    cb60:	20001fe8 	.word	0x20001fe8
    cb64:	20000018 	.word	0x20000018
    cb68:	0000b0d5 	.word	0x0000b0d5
    cb6c:	0000b579 	.word	0x0000b579
    cb70:	0000d511 	.word	0x0000d511
    cb74:	20000410 	.word	0x20000410
    cb78:	0000d5ed 	.word	0x0000d5ed
    cb7c:	20000438 	.word	0x20000438
    cb80:	0000d381 	.word	0x0000d381
    cb84:	2000209c 	.word	0x2000209c
    cb88:	0000b575 	.word	0x0000b575
    cb8c:	0000bac9 	.word	0x0000bac9
    cb90:	0000ad85 	.word	0x0000ad85
    cb94:	20001f70 	.word	0x20001f70
    cb98:	2000208c 	.word	0x2000208c
    cb9c:	000132f0 	.word	0x000132f0
    cba0:	20002074 	.word	0x20002074
    cba4:	2000000b 	.word	0x2000000b
    cba8:	2000000d 	.word	0x2000000d
    cbac:	0000ffff 	.word	0x0000ffff
    cbb0:	20001f94 	.word	0x20001f94
    cbb4:	0000bf0d 	.word	0x0000bf0d
    cbb8:	0000d14d 	.word	0x0000d14d
    cbbc:	20001ff4 	.word	0x20001ff4
    cbc0:	0000c3f5 	.word	0x0000c3f5
    cbc4:	0000bff1 	.word	0x0000bff1
    cbc8:	0000a4ad 	.word	0x0000a4ad
    cbcc:	20001f84 	.word	0x20001f84
    cbd0:	0000bee5 	.word	0x0000bee5
    cbd4:	2000000c 	.word	0x2000000c
    cbd8:	20000418 	.word	0x20000418
    cbdc:	20002008 	.word	0x20002008
    cbe0:	20001f8c 	.word	0x20001f8c
    cbe4:	00004001 	.word	0x00004001
    cbe8:	0000a879 	.word	0x0000a879
    cbec:	20000416 	.word	0x20000416
    cbf0:	0000ba5d 	.word	0x0000ba5d
                if(RESYNC_IN_PROGRESS == p2pStarCurrentState)
    cbf4:	4bb1      	ldr	r3, [pc, #708]	; (cebc <P2PTasks+0x69c>)
    cbf6:	781b      	ldrb	r3, [r3, #0]
    cbf8:	2b09      	cmp	r3, #9
    cbfa:	d000      	beq.n	cbfe <P2PTasks+0x3de>
    cbfc:	e156      	b.n	ceac <P2PTasks+0x68c>
                    resyncInfo.resyncTimes = 0;
    cbfe:	4cb0      	ldr	r4, [pc, #704]	; (cec0 <P2PTasks+0x6a0>)
    cc00:	2500      	movs	r5, #0
    cc02:	7065      	strb	r5, [r4, #1]
                    p2pStarCurrentState = IN_NETWORK_STATE;
    cc04:	2207      	movs	r2, #7
    cc06:	4bad      	ldr	r3, [pc, #692]	; (cebc <P2PTasks+0x69c>)
    cc08:	701a      	strb	r2, [r3, #0]
                    resyncInfo.confCallback(currentChannel, SUCCESS);
    cc0a:	4bae      	ldr	r3, [pc, #696]	; (cec4 <P2PTasks+0x6a4>)
    cc0c:	7818      	ldrb	r0, [r3, #0]
    cc0e:	2100      	movs	r1, #0
    cc10:	68e3      	ldr	r3, [r4, #12]
    cc12:	4798      	blx	r3
                    resyncInfo.confCallback = NULL;
    cc14:	60e5      	str	r5, [r4, #12]
    cc16:	e149      	b.n	ceac <P2PTasks+0x68c>
                if (END_DEVICE == role)
    cc18:	4bab      	ldr	r3, [pc, #684]	; (cec8 <P2PTasks+0x6a8>)
    cc1a:	781b      	ldrb	r3, [r3, #0]
    cc1c:	2b02      	cmp	r3, #2
    cc1e:	d000      	beq.n	cc22 <P2PTasks+0x402>
    cc20:	e144      	b.n	ceac <P2PTasks+0x68c>
                    end_nodes = rxMessage.Payload[1];
    cc22:	7866      	ldrb	r6, [r4, #1]
    cc24:	4ba9      	ldr	r3, [pc, #676]	; (cecc <P2PTasks+0x6ac>)
    cc26:	701e      	strb	r6, [r3, #0]
    cc28:	1d23      	adds	r3, r4, #4
    cc2a:	3428      	adds	r4, #40	; 0x28
    for (i = 4; i < RX_BUFFER_SIZE; i+=4)
    {
        j = payload[i+3];
        if (0xFF != j)
        {
            END_DEVICES_Short_Address[j].connection_slot = j;
    cc2c:	4fa8      	ldr	r7, [pc, #672]	; (ced0 <P2PTasks+0x6b0>)
    cc2e:	e002      	b.n	cc36 <P2PTasks+0x416>
    cc30:	3304      	adds	r3, #4
    for (i = 4; i < RX_BUFFER_SIZE; i+=4)
    cc32:	42a3      	cmp	r3, r4
    cc34:	d00c      	beq.n	cc50 <P2PTasks+0x430>
        j = payload[i+3];
    cc36:	78da      	ldrb	r2, [r3, #3]
        if (0xFF != j)
    cc38:	2aff      	cmp	r2, #255	; 0xff
    cc3a:	d0f9      	beq.n	cc30 <P2PTasks+0x410>
            END_DEVICES_Short_Address[j].connection_slot = j;
    cc3c:	0095      	lsls	r5, r2, #2
    cc3e:	1979      	adds	r1, r7, r5
    cc40:	70ca      	strb	r2, [r1, #3]
            END_DEVICES_Short_Address[j].Address[0] = payload[i];
    cc42:	781a      	ldrb	r2, [r3, #0]
    cc44:	55ea      	strb	r2, [r5, r7]
            END_DEVICES_Short_Address[j].Address[1] = payload[i+1];
    cc46:	785a      	ldrb	r2, [r3, #1]
    cc48:	704a      	strb	r2, [r1, #1]
            END_DEVICES_Short_Address[j].Address[2] = payload[i+2];
    cc4a:	789a      	ldrb	r2, [r3, #2]
    cc4c:	708a      	strb	r2, [r1, #2]
    cc4e:	e7ef      	b.n	cc30 <P2PTasks+0x410>
        for (i = 0; i < end_nodes; i++)
    cc50:	2e00      	cmp	r6, #0
    cc52:	d018      	beq.n	cc86 <P2PTasks+0x466>
            if (myLongAddress[0] == END_DEVICES_Short_Address[i].Address[0] && myLongAddress[1] == END_DEVICES_Short_Address[i].Address[1])
    cc54:	4b9f      	ldr	r3, [pc, #636]	; (ced4 <P2PTasks+0x6b4>)
    cc56:	781c      	ldrb	r4, [r3, #0]
    cc58:	785f      	ldrb	r7, [r3, #1]
    cc5a:	4b9d      	ldr	r3, [pc, #628]	; (ced0 <P2PTasks+0x6b0>)
    cc5c:	3e01      	subs	r6, #1
    cc5e:	b2f2      	uxtb	r2, r6
    cc60:	3201      	adds	r2, #1
    cc62:	0092      	lsls	r2, r2, #2
    cc64:	18d2      	adds	r2, r2, r3
    cc66:	2500      	movs	r5, #0
    cc68:	e002      	b.n	cc70 <P2PTasks+0x450>
    cc6a:	3304      	adds	r3, #4
        for (i = 0; i < end_nodes; i++)
    cc6c:	429a      	cmp	r2, r3
    cc6e:	d007      	beq.n	cc80 <P2PTasks+0x460>
            if (myLongAddress[0] == END_DEVICES_Short_Address[i].Address[0] && myLongAddress[1] == END_DEVICES_Short_Address[i].Address[1])
    cc70:	7819      	ldrb	r1, [r3, #0]
    cc72:	42a1      	cmp	r1, r4
    cc74:	d1f9      	bne.n	cc6a <P2PTasks+0x44a>
    cc76:	7859      	ldrb	r1, [r3, #1]
    cc78:	42b9      	cmp	r1, r7
    cc7a:	d1f6      	bne.n	cc6a <P2PTasks+0x44a>
                stat = true;
    cc7c:	0005      	movs	r5, r0
    cc7e:	e7f4      	b.n	cc6a <P2PTasks+0x44a>
        if (!stat)
    cc80:	2d00      	cmp	r5, #0
    cc82:	d000      	beq.n	cc86 <P2PTasks+0x466>
    cc84:	e112      	b.n	ceac <P2PTasks+0x68c>
            linkStatusTimeInterval = 0;
    cc86:	2200      	movs	r2, #0
    cc88:	4b93      	ldr	r3, [pc, #588]	; (ced8 <P2PTasks+0x6b8>)
    cc8a:	801a      	strh	r2, [r3, #0]
            if ((NULL != linkFailureCallback) && (p2pStarCurrentState != DISCONNECTED))
    cc8c:	4b93      	ldr	r3, [pc, #588]	; (cedc <P2PTasks+0x6bc>)
    cc8e:	681b      	ldr	r3, [r3, #0]
    cc90:	4293      	cmp	r3, r2
    cc92:	d004      	beq.n	cc9e <P2PTasks+0x47e>
    cc94:	4a89      	ldr	r2, [pc, #548]	; (cebc <P2PTasks+0x69c>)
    cc96:	7812      	ldrb	r2, [r2, #0]
    cc98:	2a08      	cmp	r2, #8
    cc9a:	d000      	beq.n	cc9e <P2PTasks+0x47e>
                linkFailureCallback();
    cc9c:	4798      	blx	r3
            p2pStarCurrentState = DISCONNECTED;
    cc9e:	2208      	movs	r2, #8
    cca0:	4b86      	ldr	r3, [pc, #536]	; (cebc <P2PTasks+0x69c>)
    cca2:	701a      	strb	r2, [r3, #0]
    cca4:	e102      	b.n	ceac <P2PTasks+0x68c>
				dataFramePtr = (P2PStarDataFrame_t *) miQueueRemove(&appAckWaitDataQueue, NULL);
    cca6:	2100      	movs	r1, #0
    cca8:	488d      	ldr	r0, [pc, #564]	; (cee0 <P2PTasks+0x6c0>)
    ccaa:	4b8e      	ldr	r3, [pc, #568]	; (cee4 <P2PTasks+0x6c4>)
    ccac:	4798      	blx	r3
    ccae:	1e04      	subs	r4, r0, #0
				if (NULL == dataFramePtr)
    ccb0:	d100      	bne.n	ccb4 <P2PTasks+0x494>
    ccb2:	e0fb      	b.n	ceac <P2PTasks+0x68c>
				DataConf_callback_t callback = dataFramePtr->dataFrame.confCallback;
    ccb4:	6843      	ldr	r3, [r0, #4]
				if (NULL != callback)
    ccb6:	2b00      	cmp	r3, #0
    ccb8:	d004      	beq.n	ccc4 <P2PTasks+0x4a4>
					callback(dataFramePtr->dataFrame.msghandle, SUCCESS, dataFramePtr->dataFrame.msg);
    ccba:	7d00      	ldrb	r0, [r0, #20]
    ccbc:	0022      	movs	r2, r4
    ccbe:	3216      	adds	r2, #22
    ccc0:	2100      	movs	r1, #0
    ccc2:	4798      	blx	r3
				MiMem_Free((uint8_t *)dataFramePtr);
    ccc4:	0020      	movs	r0, r4
    ccc6:	4b88      	ldr	r3, [pc, #544]	; (cee8 <P2PTasks+0x6c8>)
    ccc8:	4798      	blx	r3
    ccca:	e0ef      	b.n	ceac <P2PTasks+0x68c>
	            if (PAN_COORD == role)
    cccc:	4b7e      	ldr	r3, [pc, #504]	; (cec8 <P2PTasks+0x6a8>)
    ccce:	781b      	ldrb	r3, [r3, #0]
    ccd0:	2b01      	cmp	r3, #1
    ccd2:	d000      	beq.n	ccd6 <P2PTasks+0x4b6>
    ccd4:	e0ea      	b.n	ceac <P2PTasks+0x68c>
					uint8_t ed_index = Find_Index(&(rxMessage.Payload[1]));
    ccd6:	1c60      	adds	r0, r4, #1
    ccd8:	4b84      	ldr	r3, [pc, #528]	; (ceec <P2PTasks+0x6cc>)
    ccda:	4798      	blx	r3
    ccdc:	0005      	movs	r5, r0
					if (0xFF != ed_index)
    ccde:	28ff      	cmp	r0, #255	; 0xff
    cce0:	d100      	bne.n	cce4 <P2PTasks+0x4c4>
    cce2:	e0e3      	b.n	ceac <P2PTasks+0x68c>
						dataPtr = (P2PStarDataFrame_t*)MiMem_Alloc(sizeof(P2PStarDataFrame_t));
    cce4:	2068      	movs	r0, #104	; 0x68
    cce6:	4b82      	ldr	r3, [pc, #520]	; (cef0 <P2PTasks+0x6d0>)
    cce8:	4798      	blx	r3
    ccea:	1e04      	subs	r4, r0, #0
						if (NULL == dataPtr)
    ccec:	d100      	bne.n	ccf0 <P2PTasks+0x4d0>
    ccee:	e0dd      	b.n	ceac <P2PTasks+0x68c>
						memcpy(dataPtr->dataFrame.destAddress, miwiDefaultRomOrRamParams->ConnectionTable[ed_index].Address, LONG_ADDR_LEN);
    ccf0:	4b80      	ldr	r3, [pc, #512]	; (cef4 <P2PTasks+0x6d4>)
    ccf2:	681e      	ldr	r6, [r3, #0]
    ccf4:	012d      	lsls	r5, r5, #4
    ccf6:	3008      	adds	r0, #8
    ccf8:	6833      	ldr	r3, [r6, #0]
    ccfa:	1959      	adds	r1, r3, r5
    ccfc:	3104      	adds	r1, #4
    ccfe:	2208      	movs	r2, #8
    cd00:	4b7d      	ldr	r3, [pc, #500]	; (cef8 <P2PTasks+0x6d8>)
    cd02:	4798      	blx	r3
						dataPtr->dataFrame.msg[dataLen++] = rxMessage.SourceAddress[0];    // Unique address of EDy (DEST ED)
    cd04:	4a7d      	ldr	r2, [pc, #500]	; (cefc <P2PTasks+0x6dc>)
    cd06:	6853      	ldr	r3, [r2, #4]
    cd08:	7819      	ldrb	r1, [r3, #0]
    cd0a:	75a1      	strb	r1, [r4, #22]
						dataPtr->dataFrame.msg[dataLen++] = rxMessage.SourceAddress[1];    // Unique address of EDy (DEST ED)
    cd0c:	7859      	ldrb	r1, [r3, #1]
    cd0e:	75e1      	strb	r1, [r4, #23]
						dataPtr->dataFrame.msg[dataLen++] = rxMessage.SourceAddress[2];    // Unique address of EDy (DEST ED)
    cd10:	789b      	ldrb	r3, [r3, #2]
    cd12:	7623      	strb	r3, [r4, #24]
						for(i = 4; i < rxMessage.PayloadSize; i++)
    cd14:	7b17      	ldrb	r7, [r2, #12]
    cd16:	2f04      	cmp	r7, #4
    cd18:	d92f      	bls.n	cd7a <P2PTasks+0x55a>
							dataPtr->dataFrame.msg[dataLen++] = rxMessage.Payload[i];
    cd1a:	6890      	ldr	r0, [r2, #8]
    cd1c:	1d03      	adds	r3, r0, #4
    cd1e:	0022      	movs	r2, r4
    cd20:	3219      	adds	r2, #25
    cd22:	1f79      	subs	r1, r7, #5
    cd24:	b2c9      	uxtb	r1, r1
    cd26:	3105      	adds	r1, #5
    cd28:	1840      	adds	r0, r0, r1
    cd2a:	7819      	ldrb	r1, [r3, #0]
    cd2c:	7011      	strb	r1, [r2, #0]
    cd2e:	3301      	adds	r3, #1
    cd30:	3201      	adds	r2, #1
						for(i = 4; i < rxMessage.PayloadSize; i++)
    cd32:	4283      	cmp	r3, r0
    cd34:	d1f9      	bne.n	cd2a <P2PTasks+0x50a>
    cd36:	1e7b      	subs	r3, r7, #1
    cd38:	b2db      	uxtb	r3, r3
						dataPtr->dataFrame.msgLength = dataLen;
    cd3a:	7563      	strb	r3, [r4, #21]
						dataPtr->dataFrame.fromEDToED = 1;
    cd3c:	2201      	movs	r2, #1
    cd3e:	74e2      	strb	r2, [r4, #19]
						if(miwiDefaultRomOrRamParams->ConnectionTable[ed_index].status.bits.isValid && miwiDefaultRomOrRamParams->ConnectionTable[ed_index].status.bits.RXOnWhenIdle == 0)
    cd40:	6832      	ldr	r2, [r6, #0]
    cd42:	1955      	adds	r5, r2, r5
    cd44:	7b2a      	ldrb	r2, [r5, #12]
    cd46:	217e      	movs	r1, #126	; 0x7e
    cd48:	438a      	bics	r2, r1
    cd4a:	2a80      	cmp	r2, #128	; 0x80
    cd4c:	d017      	beq.n	cd7e <P2PTasks+0x55e>
							frameTransmit(false, myPANID, miwiDefaultRomOrRamParams->ConnectionTable[ed_index].Address, false, false, dataLen, dataPtr->dataFrame.msg, 1, true, appAckWaitDataCallback);
    cd4e:	1d2a      	adds	r2, r5, #4
    cd50:	496b      	ldr	r1, [pc, #428]	; (cf00 <P2PTasks+0x6e0>)
    cd52:	8809      	ldrh	r1, [r1, #0]
    cd54:	486b      	ldr	r0, [pc, #428]	; (cf04 <P2PTasks+0x6e4>)
    cd56:	9005      	str	r0, [sp, #20]
    cd58:	2001      	movs	r0, #1
    cd5a:	9004      	str	r0, [sp, #16]
    cd5c:	9003      	str	r0, [sp, #12]
    cd5e:	0020      	movs	r0, r4
    cd60:	3016      	adds	r0, #22
    cd62:	9002      	str	r0, [sp, #8]
    cd64:	9301      	str	r3, [sp, #4]
    cd66:	2300      	movs	r3, #0
    cd68:	9300      	str	r3, [sp, #0]
    cd6a:	2000      	movs	r0, #0
    cd6c:	4d66      	ldr	r5, [pc, #408]	; (cf08 <P2PTasks+0x6e8>)
    cd6e:	47a8      	blx	r5
							miQueueAppend(&appAckWaitDataQueue, (miQueueBuffer_t*)dataPtr);
    cd70:	0021      	movs	r1, r4
    cd72:	485b      	ldr	r0, [pc, #364]	; (cee0 <P2PTasks+0x6c0>)
    cd74:	4b65      	ldr	r3, [pc, #404]	; (cf0c <P2PTasks+0x6ec>)
    cd76:	4798      	blx	r3
    cd78:	e098      	b.n	ceac <P2PTasks+0x68c>
						dataPtr->dataFrame.msg[dataLen++] = rxMessage.SourceAddress[2];    // Unique address of EDy (DEST ED)
    cd7a:	2303      	movs	r3, #3
    cd7c:	e7dd      	b.n	cd3a <P2PTasks+0x51a>
							if (50 < MiMem_PercentageOfFreeBuffers())
    cd7e:	4b64      	ldr	r3, [pc, #400]	; (cf10 <P2PTasks+0x6f0>)
    cd80:	4798      	blx	r3
    cd82:	2832      	cmp	r0, #50	; 0x32
    cd84:	d800      	bhi.n	cd88 <P2PTasks+0x568>
    cd86:	e091      	b.n	ceac <P2PTasks+0x68c>
								dataPtr->dataFrame.confCallback = NULL;
    cd88:	2300      	movs	r3, #0
    cd8a:	6063      	str	r3, [r4, #4]
								dataPtr->dataFrame.timeout = INDIRECT_MESSAGE_TIMEOUT;
    cd8c:	3318      	adds	r3, #24
    cd8e:	7423      	strb	r3, [r4, #16]
								dataPtr->dataFrame.ackReq = true;
    cd90:	3b17      	subs	r3, #23
    cd92:	7463      	strb	r3, [r4, #17]
								miQueueAppend(&indirectFrameQueue, (miQueueBuffer_t*)dataPtr);
    cd94:	0021      	movs	r1, r4
    cd96:	485f      	ldr	r0, [pc, #380]	; (cf14 <P2PTasks+0x6f4>)
    cd98:	4b5c      	ldr	r3, [pc, #368]	; (cf0c <P2PTasks+0x6ec>)
    cd9a:	4798      	blx	r3
    cd9c:	e086      	b.n	ceac <P2PTasks+0x68c>
                if (PAN_COORD == role)
    cd9e:	4b4a      	ldr	r3, [pc, #296]	; (cec8 <P2PTasks+0x6a8>)
    cda0:	781b      	ldrb	r3, [r3, #0]
    cda2:	2b01      	cmp	r3, #1
    cda4:	d000      	beq.n	cda8 <P2PTasks+0x588>
    cda6:	e081      	b.n	ceac <P2PTasks+0x68c>
                        if (miwiDefaultRomOrRamParams->ConnectionTable[p].Address[0] == rxMessage.SourceAddress[0] && miwiDefaultRomOrRamParams->ConnectionTable[p].Address[1] == rxMessage.SourceAddress[1]
    cda8:	4b52      	ldr	r3, [pc, #328]	; (cef4 <P2PTasks+0x6d4>)
    cdaa:	681b      	ldr	r3, [r3, #0]
    cdac:	6819      	ldr	r1, [r3, #0]
    cdae:	4b53      	ldr	r3, [pc, #332]	; (cefc <P2PTasks+0x6dc>)
    cdb0:	685e      	ldr	r6, [r3, #4]
    cdb2:	7834      	ldrb	r4, [r6, #0]
    cdb4:	000b      	movs	r3, r1
    cdb6:	3141      	adds	r1, #65	; 0x41
    cdb8:	31ff      	adds	r1, #255	; 0xff
    cdba:	e002      	b.n	cdc2 <P2PTasks+0x5a2>
    cdbc:	3310      	adds	r3, #16
                    for (p=0  ; p < CONNECTION_SIZE ; p++)
    cdbe:	4299      	cmp	r1, r3
    cdc0:	d074      	beq.n	ceac <P2PTasks+0x68c>
                        if (miwiDefaultRomOrRamParams->ConnectionTable[p].Address[0] == rxMessage.SourceAddress[0] && miwiDefaultRomOrRamParams->ConnectionTable[p].Address[1] == rxMessage.SourceAddress[1]
    cdc2:	0018      	movs	r0, r3
    cdc4:	791a      	ldrb	r2, [r3, #4]
    cdc6:	42a2      	cmp	r2, r4
    cdc8:	d1f8      	bne.n	cdbc <P2PTasks+0x59c>
    cdca:	795d      	ldrb	r5, [r3, #5]
    cdcc:	7872      	ldrb	r2, [r6, #1]
    cdce:	4295      	cmp	r5, r2
    cdd0:	d1f4      	bne.n	cdbc <P2PTasks+0x59c>
                        && miwiDefaultRomOrRamParams->ConnectionTable[p].Address[2] == rxMessage.SourceAddress[2])
    cdd2:	799d      	ldrb	r5, [r3, #6]
    cdd4:	78b2      	ldrb	r2, [r6, #2]
    cdd6:	4295      	cmp	r5, r2
    cdd8:	d1f0      	bne.n	cdbc <P2PTasks+0x59c>
                            miwiDefaultRomOrRamParams->ConnectionTable[p].link_status++;
    cdda:	7b9b      	ldrb	r3, [r3, #14]
    cddc:	3301      	adds	r3, #1
    cdde:	7383      	strb	r3, [r0, #14]
    cde0:	e064      	b.n	ceac <P2PTasks+0x68c>
                dataPtr = MiMem_Alloc(PACKETLEN_P2P_CONNECTION_REMOVAL_RESPONSE);
    cde2:	2002      	movs	r0, #2
    cde4:	4b42      	ldr	r3, [pc, #264]	; (cef0 <P2PTasks+0x6d0>)
    cde6:	4798      	blx	r3
    cde8:	1e07      	subs	r7, r0, #0
                if (NULL == dataPtr)
    cdea:	d05f      	beq.n	ceac <P2PTasks+0x68c>
                dataPtr[dataLen++] = CMD_P2P_CONNECTION_REMOVAL_RESPONSE;
    cdec:	2392      	movs	r3, #146	; 0x92
    cdee:	7003      	strb	r3, [r0, #0]
                        if( isSameAddress(rxMessage.SourceAddress, miwiDefaultRomOrRamParams->ConnectionTable[i].Address) )
    cdf0:	4b42      	ldr	r3, [pc, #264]	; (cefc <P2PTasks+0x6dc>)
    cdf2:	685b      	ldr	r3, [r3, #4]
    cdf4:	9307      	str	r3, [sp, #28]
                    if( miwiDefaultRomOrRamParams->ConnectionTable[i].status.bits.isValid )
    cdf6:	4b3f      	ldr	r3, [pc, #252]	; (cef4 <P2PTasks+0x6d4>)
    cdf8:	681b      	ldr	r3, [r3, #0]
    cdfa:	681d      	ldr	r5, [r3, #0]
                for(i = 0; i < CONNECTION_SIZE; i++)
    cdfc:	2400      	movs	r4, #0
                        if( isSameAddress(rxMessage.SourceAddress, miwiDefaultRomOrRamParams->ConnectionTable[i].Address) )
    cdfe:	4e46      	ldr	r6, [pc, #280]	; (cf18 <P2PTasks+0x6f8>)
    ce00:	e004      	b.n	ce0c <P2PTasks+0x5ec>
                for(i = 0; i < CONNECTION_SIZE; i++)
    ce02:	3401      	adds	r4, #1
    ce04:	b2e4      	uxtb	r4, r4
    ce06:	3510      	adds	r5, #16
    ce08:	2c14      	cmp	r4, #20
    ce0a:	d013      	beq.n	ce34 <P2PTasks+0x614>
                    if( miwiDefaultRomOrRamParams->ConnectionTable[i].status.bits.isValid )
    ce0c:	9506      	str	r5, [sp, #24]
    ce0e:	7b2b      	ldrb	r3, [r5, #12]
    ce10:	2b7f      	cmp	r3, #127	; 0x7f
    ce12:	d9f6      	bls.n	ce02 <P2PTasks+0x5e2>
                        if( isSameAddress(rxMessage.SourceAddress, miwiDefaultRomOrRamParams->ConnectionTable[i].Address) )
    ce14:	1d29      	adds	r1, r5, #4
    ce16:	9807      	ldr	r0, [sp, #28]
    ce18:	47b0      	blx	r6
    ce1a:	2800      	cmp	r0, #0
    ce1c:	d0f1      	beq.n	ce02 <P2PTasks+0x5e2>
                            miwiDefaultRomOrRamParams->ConnectionTable[i].status.Val = 0;
    ce1e:	2600      	movs	r6, #0
    ce20:	9b06      	ldr	r3, [sp, #24]
    ce22:	731e      	strb	r6, [r3, #12]
                            PDS_Store(PDS_CONNECTION_TABLE_ID);
    ce24:	2006      	movs	r0, #6
    ce26:	4b3d      	ldr	r3, [pc, #244]	; (cf1c <P2PTasks+0x6fc>)
    ce28:	4798      	blx	r3
                            dataPtr[dataLen++] = STATUS_SUCCESS;
    ce2a:	707e      	strb	r6, [r7, #1]
                if( i == CONNECTION_SIZE )
    ce2c:	2c14      	cmp	r4, #20
    ce2e:	d018      	beq.n	ce62 <P2PTasks+0x642>
                            dataPtr[dataLen++] = STATUS_SUCCESS;
    ce30:	2402      	movs	r4, #2
    ce32:	e003      	b.n	ce3c <P2PTasks+0x61c>
                dataPtr[dataLen++] = CMD_P2P_CONNECTION_REMOVAL_RESPONSE;
    ce34:	2301      	movs	r3, #1
                    dataPtr[dataLen++] = STATUS_ENTRY_NOT_EXIST;
    ce36:	1c5c      	adds	r4, r3, #1
    ce38:	22f0      	movs	r2, #240	; 0xf0
    ce3a:	54fa      	strb	r2, [r7, r3]
                frameTransmit(false, rxMessage.SourcePANID, rxMessage.SourceAddress, true, rxMessage.flags.bits.secEn,
    ce3c:	4b2f      	ldr	r3, [pc, #188]	; (cefc <P2PTasks+0x6dc>)
    ce3e:	685a      	ldr	r2, [r3, #4]
    ce40:	8859      	ldrh	r1, [r3, #2]
    ce42:	4837      	ldr	r0, [pc, #220]	; (cf20 <P2PTasks+0x700>)
    ce44:	9005      	str	r0, [sp, #20]
    ce46:	2001      	movs	r0, #1
    ce48:	9004      	str	r0, [sp, #16]
    ce4a:	2000      	movs	r0, #0
    ce4c:	9003      	str	r0, [sp, #12]
    ce4e:	9702      	str	r7, [sp, #8]
    ce50:	9401      	str	r4, [sp, #4]
    ce52:	781b      	ldrb	r3, [r3, #0]
    ce54:	071b      	lsls	r3, r3, #28
    ce56:	0fdb      	lsrs	r3, r3, #31
    ce58:	9300      	str	r3, [sp, #0]
    ce5a:	2301      	movs	r3, #1
    ce5c:	4c2a      	ldr	r4, [pc, #168]	; (cf08 <P2PTasks+0x6e8>)
    ce5e:	47a0      	blx	r4
    ce60:	e024      	b.n	ceac <P2PTasks+0x68c>
                            dataPtr[dataLen++] = STATUS_SUCCESS;
    ce62:	2302      	movs	r3, #2
    ce64:	e7e7      	b.n	ce36 <P2PTasks+0x616>
                if( rxMessage.Payload[1] == STATUS_SUCCESS )
    ce66:	7863      	ldrb	r3, [r4, #1]
    ce68:	2b00      	cmp	r3, #0
    ce6a:	d11f      	bne.n	ceac <P2PTasks+0x68c>
                        if( miwiDefaultRomOrRamParams->ConnectionTable[i].status.bits.isValid )
    ce6c:	4b21      	ldr	r3, [pc, #132]	; (cef4 <P2PTasks+0x6d4>)
    ce6e:	681b      	ldr	r3, [r3, #0]
    ce70:	681f      	ldr	r7, [r3, #0]
                            if( isSameAddress(rxMessage.SourceAddress, miwiDefaultRomOrRamParams->ConnectionTable[i].Address) )
    ce72:	4a22      	ldr	r2, [pc, #136]	; (cefc <P2PTasks+0x6dc>)
    ce74:	6853      	ldr	r3, [r2, #4]
    ce76:	9306      	str	r3, [sp, #24]
    ce78:	003c      	movs	r4, r7
    ce7a:	3741      	adds	r7, #65	; 0x41
    ce7c:	37ff      	adds	r7, #255	; 0xff
    ce7e:	4e26      	ldr	r6, [pc, #152]	; (cf18 <P2PTasks+0x6f8>)
    ce80:	e002      	b.n	ce88 <P2PTasks+0x668>
    ce82:	3410      	adds	r4, #16
                    for(i = 0; i < CONNECTION_SIZE; i++)
    ce84:	42a7      	cmp	r7, r4
    ce86:	d011      	beq.n	ceac <P2PTasks+0x68c>
                        if( miwiDefaultRomOrRamParams->ConnectionTable[i].status.bits.isValid )
    ce88:	7b23      	ldrb	r3, [r4, #12]
    ce8a:	2b7f      	cmp	r3, #127	; 0x7f
    ce8c:	d9f9      	bls.n	ce82 <P2PTasks+0x662>
                            if( isSameAddress(rxMessage.SourceAddress, miwiDefaultRomOrRamParams->ConnectionTable[i].Address) )
    ce8e:	1d21      	adds	r1, r4, #4
    ce90:	9806      	ldr	r0, [sp, #24]
    ce92:	47b0      	blx	r6
    ce94:	2800      	cmp	r0, #0
    ce96:	d0f4      	beq.n	ce82 <P2PTasks+0x662>
                                miwiDefaultRomOrRamParams->ConnectionTable[i].status.Val = 0;
    ce98:	2300      	movs	r3, #0
    ce9a:	7323      	strb	r3, [r4, #12]
                                PDS_Store(PDS_CONNECTION_TABLE_ID);
    ce9c:	2006      	movs	r0, #6
    ce9e:	4b1f      	ldr	r3, [pc, #124]	; (cf1c <P2PTasks+0x6fc>)
    cea0:	4798      	blx	r3
    cea2:	e003      	b.n	ceac <P2PTasks+0x68c>
		if (IN_NETWORK_STATE == p2pStarCurrentState)
    cea4:	4b05      	ldr	r3, [pc, #20]	; (cebc <P2PTasks+0x69c>)
    cea6:	781b      	ldrb	r3, [r3, #0]
    cea8:	2b07      	cmp	r3, #7
    ceaa:	d002      	beq.n	ceb2 <P2PTasks+0x692>
        MiMAC_DiscardPacket();
    ceac:	4b1d      	ldr	r3, [pc, #116]	; (cf24 <P2PTasks+0x704>)
    ceae:	4798      	blx	r3
    ceb0:	e4cb      	b.n	c84a <P2PTasks+0x2a>
			pktRxcallback(&rxMessage);
    ceb2:	4b1d      	ldr	r3, [pc, #116]	; (cf28 <P2PTasks+0x708>)
    ceb4:	681b      	ldr	r3, [r3, #0]
    ceb6:	4811      	ldr	r0, [pc, #68]	; (cefc <P2PTasks+0x6dc>)
    ceb8:	4798      	blx	r3
    ceba:	e7f7      	b.n	ceac <P2PTasks+0x68c>
    cebc:	20000418 	.word	0x20000418
    cec0:	20002078 	.word	0x20002078
    cec4:	2000000d 	.word	0x2000000d
    cec8:	20002074 	.word	0x20002074
    cecc:	2000040c 	.word	0x2000040c
    ced0:	20002018 	.word	0x20002018
    ced4:	20000010 	.word	0x20000010
    ced8:	20000416 	.word	0x20000416
    cedc:	20002088 	.word	0x20002088
    cee0:	20001ffc 	.word	0x20001ffc
    cee4:	0000d381 	.word	0x0000d381
    cee8:	0000d209 	.word	0x0000d209
    ceec:	0000ba05 	.word	0x0000ba05
    cef0:	0000d14d 	.word	0x0000d14d
    cef4:	20001f84 	.word	0x20001f84
    cef8:	0001192b 	.word	0x0001192b
    cefc:	2000208c 	.word	0x2000208c
    cf00:	20001f94 	.word	0x20001f94
    cf04:	0000cfd1 	.word	0x0000cfd1
    cf08:	0000bff1 	.word	0x0000bff1
    cf0c:	0000d349 	.word	0x0000d349
    cf10:	0000d285 	.word	0x0000d285
    cf14:	20001f64 	.word	0x20001f64
    cf18:	0000bee5 	.word	0x0000bee5
    cf1c:	0000a4ad 	.word	0x0000a4ad
    cf20:	0000ba5d 	.word	0x0000ba5d
    cf24:	0000b0b9 	.word	0x0000b0b9
    cf28:	2000041c 	.word	0x2000041c

0000cf2c <macAckOnlyDataCallback>:
    return false;
}
#endif

void macAckOnlyDataCallback(uint8_t handle, miwi_status_t status, uint8_t* msgPointer)
{
    cf2c:	b5f0      	push	{r4, r5, r6, r7, lr}
    cf2e:	b087      	sub	sp, #28
    cf30:	0005      	movs	r5, r0
    cf32:	000e      	movs	r6, r1
    cf34:	0017      	movs	r7, r2
	P2PStarDataFrame_t *dataFramePtr = NULL;
	dataFramePtr = (P2PStarDataFrame_t *) miQueueRemove(&macAckOnlyFrameQueue, NULL);
    cf36:	2100      	movs	r1, #0
    cf38:	481c      	ldr	r0, [pc, #112]	; (cfac <macAckOnlyDataCallback+0x80>)
    cf3a:	4b1d      	ldr	r3, [pc, #116]	; (cfb0 <macAckOnlyDataCallback+0x84>)
    cf3c:	4798      	blx	r3
    cf3e:	1e04      	subs	r4, r0, #0

	if (NULL != dataFramePtr)
    cf40:	d031      	beq.n	cfa6 <macAckOnlyDataCallback+0x7a>
	{
		DataConf_callback_t callback = dataFramePtr->dataFrame.confCallback;
    cf42:	6843      	ldr	r3, [r0, #4]
		if (NULL != callback && 1 != dataFramePtr->dataFrame.broadcast)
    cf44:	2b00      	cmp	r3, #0
    cf46:	d006      	beq.n	cf56 <macAckOnlyDataCallback+0x2a>
    cf48:	7c82      	ldrb	r2, [r0, #18]
    cf4a:	2a01      	cmp	r2, #1
    cf4c:	d003      	beq.n	cf56 <macAckOnlyDataCallback+0x2a>
		{
			callback(handle, status, msgPointer);
    cf4e:	003a      	movs	r2, r7
    cf50:	0031      	movs	r1, r6
    cf52:	0028      	movs	r0, r5
    cf54:	4798      	blx	r3
		}
#if defined(PROTOCOL_STAR)
		if (dataFramePtr->dataFrame.fromEDToED)
    cf56:	7ce3      	ldrb	r3, [r4, #19]
    cf58:	2b00      	cmp	r3, #0
    cf5a:	d021      	beq.n	cfa0 <macAckOnlyDataCallback+0x74>
		{
			uint8_t ed_index = Find_Index(dataFramePtr->dataFrame.msg);
    cf5c:	0020      	movs	r0, r4
    cf5e:	3016      	adds	r0, #22
    cf60:	4b14      	ldr	r3, [pc, #80]	; (cfb4 <macAckOnlyDataCallback+0x88>)
    cf62:	4798      	blx	r3
    cf64:	0005      	movs	r5, r0
			if (0xFF != ed_index)
    cf66:	28ff      	cmp	r0, #255	; 0xff
    cf68:	d01a      	beq.n	cfa0 <macAckOnlyDataCallback+0x74>
			{
				uint8_t* dataPtr;
				dataPtr = MiMem_Alloc(PACKETLEN_CMD_DATA_TO_ENDDEV_SUCCESS);
    cf6a:	2001      	movs	r0, #1
    cf6c:	4b12      	ldr	r3, [pc, #72]	; (cfb8 <macAckOnlyDataCallback+0x8c>)
    cf6e:	4798      	blx	r3
				if (NULL == dataPtr)
    cf70:	2800      	cmp	r0, #0
    cf72:	d018      	beq.n	cfa6 <macAckOnlyDataCallback+0x7a>
				return;
				dataPtr[0] = CMD_DATA_TO_ENDDEV_SUCCESS;
    cf74:	23da      	movs	r3, #218	; 0xda
    cf76:	7003      	strb	r3, [r0, #0]
				frameTransmit(false, myPANID, miwiDefaultRomOrRamParams->ConnectionTable[ed_index].Address, true, true, 1, dataPtr, 0, true, CommandConfCallback);
    cf78:	4b10      	ldr	r3, [pc, #64]	; (cfbc <macAckOnlyDataCallback+0x90>)
    cf7a:	681b      	ldr	r3, [r3, #0]
    cf7c:	012d      	lsls	r5, r5, #4
    cf7e:	681a      	ldr	r2, [r3, #0]
    cf80:	1952      	adds	r2, r2, r5
    cf82:	3204      	adds	r2, #4
    cf84:	4b0e      	ldr	r3, [pc, #56]	; (cfc0 <macAckOnlyDataCallback+0x94>)
    cf86:	8819      	ldrh	r1, [r3, #0]
    cf88:	4b0e      	ldr	r3, [pc, #56]	; (cfc4 <macAckOnlyDataCallback+0x98>)
    cf8a:	9305      	str	r3, [sp, #20]
    cf8c:	2301      	movs	r3, #1
    cf8e:	9304      	str	r3, [sp, #16]
    cf90:	2500      	movs	r5, #0
    cf92:	9503      	str	r5, [sp, #12]
    cf94:	9002      	str	r0, [sp, #8]
    cf96:	9301      	str	r3, [sp, #4]
    cf98:	9300      	str	r3, [sp, #0]
    cf9a:	2000      	movs	r0, #0
    cf9c:	4d0a      	ldr	r5, [pc, #40]	; (cfc8 <macAckOnlyDataCallback+0x9c>)
    cf9e:	47a8      	blx	r5
			}
		}
#endif
		MiMem_Free((uint8_t *)dataFramePtr);
    cfa0:	0020      	movs	r0, r4
    cfa2:	4b0a      	ldr	r3, [pc, #40]	; (cfcc <macAckOnlyDataCallback+0xa0>)
    cfa4:	4798      	blx	r3
	}
}
    cfa6:	b007      	add	sp, #28
    cfa8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    cfaa:	46c0      	nop			; (mov r8, r8)
    cfac:	20001f58 	.word	0x20001f58
    cfb0:	0000d381 	.word	0x0000d381
    cfb4:	0000ba05 	.word	0x0000ba05
    cfb8:	0000d14d 	.word	0x0000d14d
    cfbc:	20001f84 	.word	0x20001f84
    cfc0:	20001f94 	.word	0x20001f94
    cfc4:	0000ba5d 	.word	0x0000ba5d
    cfc8:	0000bff1 	.word	0x0000bff1
    cfcc:	0000d209 	.word	0x0000d209

0000cfd0 <appAckWaitDataCallback>:

#if defined(PROTOCOL_STAR)
void appAckWaitDataCallback(uint8_t handle, miwi_status_t status, uint8_t* msgPointer)
{
    cfd0:	b5f0      	push	{r4, r5, r6, r7, lr}
    cfd2:	46d6      	mov	lr, sl
    cfd4:	464f      	mov	r7, r9
    cfd6:	4646      	mov	r6, r8
    cfd8:	b5c0      	push	{r6, r7, lr}
    cfda:	b086      	sub	sp, #24
    cfdc:	4681      	mov	r9, r0
    cfde:	4688      	mov	r8, r1
    cfe0:	0016      	movs	r6, r2
	if (PAN_COORD == role)
    cfe2:	4b3b      	ldr	r3, [pc, #236]	; (d0d0 <appAckWaitDataCallback+0x100>)
    cfe4:	781b      	ldrb	r3, [r3, #0]
    cfe6:	2b01      	cmp	r3, #1
    cfe8:	d008      	beq.n	cffc <appAckWaitDataCallback+0x2c>
			{
				miQueueAppend(&appAckWaitDataQueue, (miQueueBuffer_t *)dataFramePtr);
			}
		}
	}
	else if (SUCCESS != status)
    cfea:	2900      	cmp	r1, #0
    cfec:	d069      	beq.n	d0c2 <appAckWaitDataCallback+0xf2>
	{
		uint8_t loopIndex;
		P2PStarDataFrame_t *dataFramePtr = NULL;
		for (loopIndex = 0; loopIndex < appAckWaitDataQueue.size; loopIndex++)
    cfee:	4b39      	ldr	r3, [pc, #228]	; (d0d4 <appAckWaitDataCallback+0x104>)
    cff0:	7a1b      	ldrb	r3, [r3, #8]
    cff2:	2b00      	cmp	r3, #0
    cff4:	d065      	beq.n	d0c2 <appAckWaitDataCallback+0xf2>
    cff6:	2400      	movs	r4, #0
		{
			dataFramePtr = (P2PStarDataFrame_t *) miQueueRemove(&appAckWaitDataQueue, NULL);
    cff8:	4f37      	ldr	r7, [pc, #220]	; (d0d8 <appAckWaitDataCallback+0x108>)
    cffa:	e04c      	b.n	d096 <appAckWaitDataCallback+0xc6>
		for (loopIndex = 0; loopIndex < appAckWaitDataQueue.size; loopIndex++)
    cffc:	4b35      	ldr	r3, [pc, #212]	; (d0d4 <appAckWaitDataCallback+0x104>)
    cffe:	7a1b      	ldrb	r3, [r3, #8]
    d000:	2b00      	cmp	r3, #0
    d002:	d05e      	beq.n	d0c2 <appAckWaitDataCallback+0xf2>
    d004:	2400      	movs	r4, #0
			dataFramePtr = (P2PStarDataFrame_t *) miQueueRemove(&appAckWaitDataQueue, NULL);
    d006:	4b34      	ldr	r3, [pc, #208]	; (d0d8 <appAckWaitDataCallback+0x108>)
    d008:	4699      	mov	r9, r3
    d00a:	e02d      	b.n	d068 <appAckWaitDataCallback+0x98>
				if (SUCCESS == status)
    d00c:	4643      	mov	r3, r8
    d00e:	2b00      	cmp	r3, #0
    d010:	d121      	bne.n	d056 <appAckWaitDataCallback+0x86>
					uint8_t ed_index = Find_Index(dataFramePtr->dataFrame.msg);
    d012:	4b32      	ldr	r3, [pc, #200]	; (d0dc <appAckWaitDataCallback+0x10c>)
    d014:	4798      	blx	r3
    d016:	4682      	mov	sl, r0
					if (0xFF != ed_index)
    d018:	28ff      	cmp	r0, #255	; 0xff
    d01a:	d01c      	beq.n	d056 <appAckWaitDataCallback+0x86>
						dataPtr = MiMem_Alloc(PACKETLEN_CMD_DATA_TO_ENDDEV_SUCCESS);
    d01c:	2001      	movs	r0, #1
    d01e:	4b30      	ldr	r3, [pc, #192]	; (d0e0 <appAckWaitDataCallback+0x110>)
    d020:	4798      	blx	r3
						if (NULL == dataPtr)
    d022:	2800      	cmp	r0, #0
    d024:	d04d      	beq.n	d0c2 <appAckWaitDataCallback+0xf2>
						dataPtr[0] = CMD_DATA_TO_ENDDEV_SUCCESS;
    d026:	23da      	movs	r3, #218	; 0xda
    d028:	7003      	strb	r3, [r0, #0]
						frameTransmit(false, myPANID, miwiDefaultRomOrRamParams->ConnectionTable[ed_index].Address, true, true, 1, dataPtr, 0, true, CommandConfCallback);
    d02a:	4b2e      	ldr	r3, [pc, #184]	; (d0e4 <appAckWaitDataCallback+0x114>)
    d02c:	681b      	ldr	r3, [r3, #0]
    d02e:	4652      	mov	r2, sl
    d030:	0112      	lsls	r2, r2, #4
    d032:	681b      	ldr	r3, [r3, #0]
    d034:	189a      	adds	r2, r3, r2
    d036:	1d17      	adds	r7, r2, #4
    d038:	4b2b      	ldr	r3, [pc, #172]	; (d0e8 <appAckWaitDataCallback+0x118>)
    d03a:	8819      	ldrh	r1, [r3, #0]
    d03c:	4b2b      	ldr	r3, [pc, #172]	; (d0ec <appAckWaitDataCallback+0x11c>)
    d03e:	9305      	str	r3, [sp, #20]
    d040:	2301      	movs	r3, #1
    d042:	9304      	str	r3, [sp, #16]
    d044:	2200      	movs	r2, #0
    d046:	9203      	str	r2, [sp, #12]
    d048:	9002      	str	r0, [sp, #8]
    d04a:	9301      	str	r3, [sp, #4]
    d04c:	9300      	str	r3, [sp, #0]
    d04e:	003a      	movs	r2, r7
    d050:	2000      	movs	r0, #0
    d052:	4f27      	ldr	r7, [pc, #156]	; (d0f0 <appAckWaitDataCallback+0x120>)
    d054:	47b8      	blx	r7
				MiMem_Free(dataFramePtr);
    d056:	0028      	movs	r0, r5
    d058:	4b26      	ldr	r3, [pc, #152]	; (d0f4 <appAckWaitDataCallback+0x124>)
    d05a:	4798      	blx	r3
		for (loopIndex = 0; loopIndex < appAckWaitDataQueue.size; loopIndex++)
    d05c:	3401      	adds	r4, #1
    d05e:	b2e4      	uxtb	r4, r4
    d060:	4b1c      	ldr	r3, [pc, #112]	; (d0d4 <appAckWaitDataCallback+0x104>)
    d062:	7a1b      	ldrb	r3, [r3, #8]
    d064:	42a3      	cmp	r3, r4
    d066:	d92c      	bls.n	d0c2 <appAckWaitDataCallback+0xf2>
			dataFramePtr = (P2PStarDataFrame_t *) miQueueRemove(&appAckWaitDataQueue, NULL);
    d068:	2100      	movs	r1, #0
    d06a:	481a      	ldr	r0, [pc, #104]	; (d0d4 <appAckWaitDataCallback+0x104>)
    d06c:	47c8      	blx	r9
    d06e:	1e05      	subs	r5, r0, #0
			if (NULL == dataFramePtr)
    d070:	d027      	beq.n	d0c2 <appAckWaitDataCallback+0xf2>
			if(msgPointer == (uint8_t*)&(dataFramePtr->dataFrame.msg))
    d072:	3016      	adds	r0, #22
    d074:	42b0      	cmp	r0, r6
    d076:	d0c9      	beq.n	d00c <appAckWaitDataCallback+0x3c>
				miQueueAppend(&appAckWaitDataQueue, (miQueueBuffer_t *)dataFramePtr);
    d078:	0029      	movs	r1, r5
    d07a:	4816      	ldr	r0, [pc, #88]	; (d0d4 <appAckWaitDataCallback+0x104>)
    d07c:	4b1e      	ldr	r3, [pc, #120]	; (d0f8 <appAckWaitDataCallback+0x128>)
    d07e:	4798      	blx	r3
    d080:	e7ec      	b.n	d05c <appAckWaitDataCallback+0x8c>
				}
				MiMem_Free((uint8_t *)dataFramePtr);
			}
			else
			{
				miQueueAppend(&appAckWaitDataQueue, (miQueueBuffer_t *)dataFramePtr);
    d082:	0029      	movs	r1, r5
    d084:	4813      	ldr	r0, [pc, #76]	; (d0d4 <appAckWaitDataCallback+0x104>)
    d086:	4b1c      	ldr	r3, [pc, #112]	; (d0f8 <appAckWaitDataCallback+0x128>)
    d088:	4798      	blx	r3
		for (loopIndex = 0; loopIndex < appAckWaitDataQueue.size; loopIndex++)
    d08a:	3401      	adds	r4, #1
    d08c:	b2e4      	uxtb	r4, r4
    d08e:	4b11      	ldr	r3, [pc, #68]	; (d0d4 <appAckWaitDataCallback+0x104>)
    d090:	7a1b      	ldrb	r3, [r3, #8]
    d092:	42a3      	cmp	r3, r4
    d094:	d915      	bls.n	d0c2 <appAckWaitDataCallback+0xf2>
			dataFramePtr = (P2PStarDataFrame_t *) miQueueRemove(&appAckWaitDataQueue, NULL);
    d096:	2100      	movs	r1, #0
    d098:	480e      	ldr	r0, [pc, #56]	; (d0d4 <appAckWaitDataCallback+0x104>)
    d09a:	47b8      	blx	r7
    d09c:	1e05      	subs	r5, r0, #0
			if (NULL == dataFramePtr)
    d09e:	d010      	beq.n	d0c2 <appAckWaitDataCallback+0xf2>
			if(handle == dataFramePtr->dataFrame.msghandle && msgPointer == (uint8_t*)&(dataFramePtr->dataFrame.msg))
    d0a0:	7d00      	ldrb	r0, [r0, #20]
    d0a2:	4548      	cmp	r0, r9
    d0a4:	d1ed      	bne.n	d082 <appAckWaitDataCallback+0xb2>
    d0a6:	002b      	movs	r3, r5
    d0a8:	3316      	adds	r3, #22
    d0aa:	429e      	cmp	r6, r3
    d0ac:	d1e9      	bne.n	d082 <appAckWaitDataCallback+0xb2>
				DataConf_callback_t callback = dataFramePtr->dataFrame.confCallback;
    d0ae:	686b      	ldr	r3, [r5, #4]
				if (NULL != callback)
    d0b0:	2b00      	cmp	r3, #0
    d0b2:	d002      	beq.n	d0ba <appAckWaitDataCallback+0xea>
					callback(handle, status, msgPointer);
    d0b4:	0032      	movs	r2, r6
    d0b6:	4641      	mov	r1, r8
    d0b8:	4798      	blx	r3
				MiMem_Free((uint8_t *)dataFramePtr);
    d0ba:	0028      	movs	r0, r5
    d0bc:	4b0d      	ldr	r3, [pc, #52]	; (d0f4 <appAckWaitDataCallback+0x124>)
    d0be:	4798      	blx	r3
			{
    d0c0:	e7e3      	b.n	d08a <appAckWaitDataCallback+0xba>
			}
		}
	}
}
    d0c2:	b006      	add	sp, #24
    d0c4:	bc1c      	pop	{r2, r3, r4}
    d0c6:	4690      	mov	r8, r2
    d0c8:	4699      	mov	r9, r3
    d0ca:	46a2      	mov	sl, r4
    d0cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    d0ce:	46c0      	nop			; (mov r8, r8)
    d0d0:	20002074 	.word	0x20002074
    d0d4:	20001ffc 	.word	0x20001ffc
    d0d8:	0000d381 	.word	0x0000d381
    d0dc:	0000ba05 	.word	0x0000ba05
    d0e0:	0000d14d 	.word	0x0000d14d
    d0e4:	20001f84 	.word	0x20001f84
    d0e8:	20001f94 	.word	0x20001f94
    d0ec:	0000ba5d 	.word	0x0000ba5d
    d0f0:	0000bff1 	.word	0x0000bff1
    d0f4:	0000d209 	.word	0x0000d209
    d0f8:	0000d349 	.word	0x0000d349

0000d0fc <MiApp_SubscribeLinkFailureCallback>:
    if (NULL != callback)
    d0fc:	2800      	cmp	r0, #0
    d0fe:	d003      	beq.n	d108 <MiApp_SubscribeLinkFailureCallback+0xc>
        linkFailureCallback = callback;
    d100:	4b02      	ldr	r3, [pc, #8]	; (d10c <MiApp_SubscribeLinkFailureCallback+0x10>)
    d102:	6018      	str	r0, [r3, #0]
        return true;
    d104:	2001      	movs	r0, #1
}
    d106:	4770      	bx	lr
    return false;
    d108:	2000      	movs	r0, #0
    d10a:	e7fc      	b.n	d106 <MiApp_SubscribeLinkFailureCallback+0xa>
    d10c:	20002088 	.word	0x20002088

0000d110 <MiMem_Init>:
* Output:		    none
*
* Overview:		    This function will initialize the Mimem buffers
********************************************************************/
void MiMem_Init(void)
{
    d110:	b510      	push	{r4, lr}
	size_t startAddress =  ALIGN((size_t)heapMem);
    d112:	4a0b      	ldr	r2, [pc, #44]	; (d140 <MiMem_Init+0x30>)
    d114:	1e50      	subs	r0, r2, #1
    d116:	2403      	movs	r4, #3
    d118:	43a0      	bics	r0, r4
    d11a:	1d01      	adds	r1, r0, #4

	/*Aligned heap is the base */
	base = (Block_t*) startAddress;
    d11c:	4b09      	ldr	r3, [pc, #36]	; (d144 <MiMem_Init+0x34>)
    d11e:	6019      	str	r1, [r3, #0]
	base->size = totalFreeBytesRemaining = HEAP_SIZE - (startAddress - (size_t)heapMem);
    d120:	4253      	negs	r3, r2
    d122:	43a3      	bics	r3, r4
    d124:	24c0      	movs	r4, #192	; 0xc0
    d126:	0164      	lsls	r4, r4, #5
    d128:	46a4      	mov	ip, r4
    d12a:	4462      	add	r2, ip
    d12c:	189b      	adds	r3, r3, r2
    d12e:	4a06      	ldr	r2, [pc, #24]	; (d148 <MiMem_Init+0x38>)
    d130:	6013      	str	r3, [r2, #0]
    d132:	60c3      	str	r3, [r0, #12]
	base->free = true;
    d134:	2301      	movs	r3, #1
    d136:	7403      	strb	r3, [r0, #16]
	base->next = NULL;
    d138:	2300      	movs	r3, #0
    d13a:	6043      	str	r3, [r0, #4]
	base->prev = NULL;
    d13c:	6083      	str	r3, [r0, #8]
}
    d13e:	bd10      	pop	{r4, pc}
    d140:	20000440 	.word	0x20000440
    d144:	2000043c 	.word	0x2000043c
    d148:	20001c40 	.word	0x20001c40

0000d14c <MiMem_Alloc>:
*  or returns NULL if no memory available
*
* Note:			    none
********************************************************************/
void* MiMem_Alloc(uint8_t size)
{
    d14c:	b570      	push	{r4, r5, r6, lr}
    d14e:	0005      	movs	r5, r0
	size_t requestedSize = 0U;
	void* requestedMemPtr = NULL;

	/* Initialize the Heap */
	if (!base)
    d150:	4b29      	ldr	r3, [pc, #164]	; (d1f8 <MiMem_Alloc+0xac>)
    d152:	681b      	ldr	r3, [r3, #0]
    d154:	2b00      	cmp	r3, #0
    d156:	d012      	beq.n	d17e <MiMem_Alloc+0x32>
	{
		MiMem_Init();
	}
	/* if requested size is of non zero */
	if (size)
    d158:	2d00      	cmp	r5, #0
    d15a:	d047      	beq.n	d1ec <MiMem_Alloc+0xa0>
	{
		requestedSize =  size + blockMetaDataSize;
		requestedSize = ALIGN(requestedSize);
    d15c:	0029      	movs	r1, r5
    d15e:	310f      	adds	r1, #15
    d160:	2303      	movs	r3, #3
    d162:	4399      	bics	r1, r3
    d164:	3104      	adds	r1, #4
		if (requestedSize <= totalFreeBytesRemaining)
    d166:	4b25      	ldr	r3, [pc, #148]	; (d1fc <MiMem_Alloc+0xb0>)
    d168:	6818      	ldr	r0, [r3, #0]
    d16a:	4281      	cmp	r1, r0
    d16c:	d840      	bhi.n	d1f0 <MiMem_Alloc+0xa4>
		{
			size_t receivedSize = (size_t)~0U;
			Block_t *requestedBlock = NULL;
			Block_t *blockPtr = base;
    d16e:	4b22      	ldr	r3, [pc, #136]	; (d1f8 <MiMem_Alloc+0xac>)
    d170:	681b      	ldr	r3, [r3, #0]

			/* Find best fit free Block */
			while (blockPtr)
    d172:	2b00      	cmp	r3, #0
    d174:	d03e      	beq.n	d1f4 <MiMem_Alloc+0xa8>
    d176:	2600      	movs	r6, #0
    d178:	2401      	movs	r4, #1
    d17a:	4264      	negs	r4, r4
    d17c:	e005      	b.n	d18a <MiMem_Alloc+0x3e>
		MiMem_Init();
    d17e:	4b20      	ldr	r3, [pc, #128]	; (d200 <MiMem_Alloc+0xb4>)
    d180:	4798      	blx	r3
    d182:	e7e9      	b.n	d158 <MiMem_Alloc+0xc>
				if ((blockPtr->free) && (blockPtr->size >= requestedSize) && (blockPtr->size < receivedSize))
				{
					receivedSize = blockPtr->size;
					requestedBlock = blockPtr;
				}
				blockPtr = blockPtr->next;
    d184:	681b      	ldr	r3, [r3, #0]
			while (blockPtr)
    d186:	2b00      	cmp	r3, #0
    d188:	d00a      	beq.n	d1a0 <MiMem_Alloc+0x54>
				if ((blockPtr->free) && (blockPtr->size >= requestedSize) && (blockPtr->size < receivedSize))
    d18a:	7b1a      	ldrb	r2, [r3, #12]
    d18c:	2a00      	cmp	r2, #0
    d18e:	d0f9      	beq.n	d184 <MiMem_Alloc+0x38>
    d190:	689a      	ldr	r2, [r3, #8]
    d192:	4291      	cmp	r1, r2
    d194:	d8f6      	bhi.n	d184 <MiMem_Alloc+0x38>
    d196:	42a2      	cmp	r2, r4
    d198:	d2f4      	bcs.n	d184 <MiMem_Alloc+0x38>
    d19a:	001e      	movs	r6, r3
					receivedSize = blockPtr->size;
    d19c:	0014      	movs	r4, r2
    d19e:	e7f1      	b.n	d184 <MiMem_Alloc+0x38>
    d1a0:	2400      	movs	r4, #0
			}

			if (requestedBlock)
    d1a2:	2e00      	cmp	r6, #0
    d1a4:	d012      	beq.n	d1cc <MiMem_Alloc+0x80>
			{
				if ((requestedBlock->size - requestedSize) > HEAP_MINIMUM_BLOCK_SIZE)
    d1a6:	68b3      	ldr	r3, [r6, #8]
    d1a8:	1a5b      	subs	r3, r3, r1
    d1aa:	2b14      	cmp	r3, #20
    d1ac:	d810      	bhi.n	d1d0 <MiMem_Alloc+0x84>
				splitBlock (requestedBlock, requestedSize);
				requestedBlock->free = false;
    d1ae:	2300      	movs	r3, #0
    d1b0:	7333      	strb	r3, [r6, #12]
				totalFreeBytesRemaining -= requestedBlock->size;
    d1b2:	68b3      	ldr	r3, [r6, #8]
    d1b4:	1ac0      	subs	r0, r0, r3
    d1b6:	4b11      	ldr	r3, [pc, #68]	; (d1fc <MiMem_Alloc+0xb0>)
    d1b8:	6018      	str	r0, [r3, #0]
				requestedMemPtr = ( void* )(((uint8_t*)requestedBlock) + blockMetaDataSize);
    d1ba:	0034      	movs	r4, r6
    d1bc:	3410      	adds	r4, #16
			}
		}
	}
	if (NULL != requestedMemPtr)
    d1be:	2c00      	cmp	r4, #0
    d1c0:	d004      	beq.n	d1cc <MiMem_Alloc+0x80>
	{
		memset(requestedMemPtr, 0, size);
    d1c2:	002a      	movs	r2, r5
    d1c4:	2100      	movs	r1, #0
    d1c6:	0020      	movs	r0, r4
    d1c8:	4b0e      	ldr	r3, [pc, #56]	; (d204 <MiMem_Alloc+0xb8>)
    d1ca:	4798      	blx	r3
	}
	return requestedMemPtr;
}
    d1cc:	0020      	movs	r0, r4
    d1ce:	bd70      	pop	{r4, r5, r6, pc}
  \param[in] size size of the memory chunk requested
  \return None.
 ******************************************************************************/
static void splitBlock(Block_t* blockTobeSplitted, size_t size)
{
	uint8_t* ptr = (uint8_t*)blockTobeSplitted + size;
    d1d0:	1872      	adds	r2, r6, r1
	Block_t* newBlock = (Block_t*)ptr;

	newBlock->size = blockTobeSplitted->size - size;
    d1d2:	6093      	str	r3, [r2, #8]

	if (blockTobeSplitted->next)
    d1d4:	6833      	ldr	r3, [r6, #0]
    d1d6:	2b00      	cmp	r3, #0
    d1d8:	d000      	beq.n	d1dc <MiMem_Alloc+0x90>
		blockTobeSplitted->next->prev = newBlock;
    d1da:	605a      	str	r2, [r3, #4]

	newBlock->next = blockTobeSplitted->next;
    d1dc:	6833      	ldr	r3, [r6, #0]
    d1de:	6013      	str	r3, [r2, #0]
	newBlock->prev = blockTobeSplitted;
    d1e0:	6056      	str	r6, [r2, #4]
	newBlock->free = true;
    d1e2:	2301      	movs	r3, #1
    d1e4:	7313      	strb	r3, [r2, #12]

	blockTobeSplitted->next = newBlock;
    d1e6:	6032      	str	r2, [r6, #0]
	blockTobeSplitted->size = size;
    d1e8:	60b1      	str	r1, [r6, #8]
    d1ea:	e7e0      	b.n	d1ae <MiMem_Alloc+0x62>
    d1ec:	2400      	movs	r4, #0
    d1ee:	e7ed      	b.n	d1cc <MiMem_Alloc+0x80>
    d1f0:	2400      	movs	r4, #0
    d1f2:	e7eb      	b.n	d1cc <MiMem_Alloc+0x80>
			while (blockPtr)
    d1f4:	2400      	movs	r4, #0
    d1f6:	e7e9      	b.n	d1cc <MiMem_Alloc+0x80>
    d1f8:	2000043c 	.word	0x2000043c
    d1fc:	20001c40 	.word	0x20001c40
    d200:	0000d111 	.word	0x0000d111
    d204:	0001193d 	.word	0x0001193d

0000d208 <MiMem_Free>:
	Block_t* blockPtr = base;
    d208:	4b1c      	ldr	r3, [pc, #112]	; (d27c <MiMem_Free+0x74>)
    d20a:	681b      	ldr	r3, [r3, #0]
	Block_t* freeBlockPtr = (Block_t*)((uint8_t*)ptr - (uint8_t*)blockMetaDataSize);
    d20c:	3810      	subs	r0, #16
	for(; ((blockPtr != NULL) && (blockPtr != freeBlockPtr)); blockPtr = blockPtr->next);
    d20e:	2b00      	cmp	r3, #0
    d210:	d030      	beq.n	d274 <MiMem_Free+0x6c>
    d212:	4283      	cmp	r3, r0
    d214:	d02f      	beq.n	d276 <MiMem_Free+0x6e>
    d216:	681b      	ldr	r3, [r3, #0]
    d218:	2b00      	cmp	r3, #0
    d21a:	d02b      	beq.n	d274 <MiMem_Free+0x6c>
    d21c:	4298      	cmp	r0, r3
    d21e:	d1fa      	bne.n	d216 <MiMem_Free+0xe>
		blockPtr->free = true;
    d220:	2301      	movs	r3, #1
    d222:	7303      	strb	r3, [r0, #12]
		totalFreeBytesRemaining += blockPtr->size;
    d224:	6881      	ldr	r1, [r0, #8]
    d226:	4a16      	ldr	r2, [pc, #88]	; (d280 <MiMem_Free+0x78>)
    d228:	6813      	ldr	r3, [r2, #0]
    d22a:	185b      	adds	r3, r3, r1
    d22c:	6013      	str	r3, [r2, #0]
		if (blockPtr->prev && blockPtr->prev->free)
    d22e:	6843      	ldr	r3, [r0, #4]
    d230:	2b00      	cmp	r3, #0
    d232:	d00f      	beq.n	d254 <MiMem_Free+0x4c>
    d234:	7b1a      	ldrb	r2, [r3, #12]
    d236:	2a00      	cmp	r2, #0
    d238:	d00c      	beq.n	d254 <MiMem_Free+0x4c>
			blockPtr->prev->size += blockPtr->size;
    d23a:	689a      	ldr	r2, [r3, #8]
    d23c:	4694      	mov	ip, r2
    d23e:	4461      	add	r1, ip
    d240:	6099      	str	r1, [r3, #8]
			if (blockPtr->next)
    d242:	6803      	ldr	r3, [r0, #0]
    d244:	2b00      	cmp	r3, #0
    d246:	d001      	beq.n	d24c <MiMem_Free+0x44>
			blockPtr->next->prev = blockPtr->prev;
    d248:	6842      	ldr	r2, [r0, #4]
    d24a:	605a      	str	r2, [r3, #4]
			blockPtr->prev->next = blockPtr->next;
    d24c:	6843      	ldr	r3, [r0, #4]
    d24e:	6802      	ldr	r2, [r0, #0]
    d250:	601a      	str	r2, [r3, #0]
			blockPtr = blockPtr->prev;
    d252:	6840      	ldr	r0, [r0, #4]
		if (blockPtr->next && blockPtr->next->free)
    d254:	6803      	ldr	r3, [r0, #0]
    d256:	2b00      	cmp	r3, #0
    d258:	d00c      	beq.n	d274 <MiMem_Free+0x6c>
    d25a:	7b1a      	ldrb	r2, [r3, #12]
    d25c:	2a00      	cmp	r2, #0
    d25e:	d009      	beq.n	d274 <MiMem_Free+0x6c>
			blockPtr->size += blockPtr->next->size ;
    d260:	6882      	ldr	r2, [r0, #8]
    d262:	6899      	ldr	r1, [r3, #8]
    d264:	468c      	mov	ip, r1
    d266:	4462      	add	r2, ip
    d268:	6082      	str	r2, [r0, #8]
			blockPtr->next = blockPtr->next->next;
    d26a:	681b      	ldr	r3, [r3, #0]
    d26c:	6003      	str	r3, [r0, #0]
			if (blockPtr->next)
    d26e:	2b00      	cmp	r3, #0
    d270:	d000      	beq.n	d274 <MiMem_Free+0x6c>
			blockPtr->next->prev = blockPtr;
    d272:	6058      	str	r0, [r3, #4]
}
    d274:	4770      	bx	lr
	Block_t* blockPtr = base;
    d276:	0018      	movs	r0, r3
    d278:	e7d2      	b.n	d220 <MiMem_Free+0x18>
    d27a:	46c0      	nop			; (mov r8, r8)
    d27c:	2000043c 	.word	0x2000043c
    d280:	20001c40 	.word	0x20001c40

0000d284 <MiMem_PercentageOfFreeBuffers>:
}

uint8_t MiMem_PercentageOfFreeBuffers(void)
{
    d284:	b510      	push	{r4, lr}
	return (totalFreeBytesRemaining * 100) / HEAP_SIZE;;
    d286:	4b05      	ldr	r3, [pc, #20]	; (d29c <MiMem_PercentageOfFreeBuffers+0x18>)
    d288:	6818      	ldr	r0, [r3, #0]
    d28a:	2364      	movs	r3, #100	; 0x64
    d28c:	4358      	muls	r0, r3
    d28e:	21c0      	movs	r1, #192	; 0xc0
    d290:	0149      	lsls	r1, r1, #5
    d292:	4b03      	ldr	r3, [pc, #12]	; (d2a0 <MiMem_PercentageOfFreeBuffers+0x1c>)
    d294:	4798      	blx	r3
    d296:	b2c0      	uxtb	r0, r0
}
    d298:	bd10      	pop	{r4, pc}
    d29a:	46c0      	nop			; (mov r8, r8)
    d29c:	20001c40 	.word	0x20001c40
    d2a0:	0000f0b5 	.word	0x0000f0b5

0000d2a4 <miQueueReadOrRemove>:
 *         removed or read, otherwise NULL is returned.
 * \ingroup group_qmm
 */
static miQueueBuffer_t *miQueueReadOrRemove(MiQueue_t *q,
						buffer_mode_t mode,search_t *search)
{
    d2a4:	b5f0      	push	{r4, r5, r6, r7, lr}
    d2a6:	46c6      	mov	lr, r8
    d2a8:	b500      	push	{lr}
    d2aa:	0007      	movs	r7, r0
    d2ac:	4688      	mov	r8, r1
    d2ae:	0015      	movs	r5, r2
  __ASM volatile ("cpsid i" : : : "memory");
    d2b0:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
    d2b2:	f3bf 8f5f 	dmb	sy
	miQueueBuffer_t *buffer_current = NULL;
	miQueueBuffer_t *buffer_previous;

	cpu_irq_disable();
    d2b6:	2200      	movs	r2, #0
    d2b8:	4b1f      	ldr	r3, [pc, #124]	; (d338 <miQueueReadOrRemove+0x94>)
    d2ba:	701a      	strb	r2, [r3, #0]
	/* Check whether queue is empty */
	if (q->size != 0) {
    d2bc:	7a03      	ldrb	r3, [r0, #8]
    d2be:	2b00      	cmp	r3, #0
    d2c0:	d037      	beq.n	d332 <miQueueReadOrRemove+0x8e>
		buffer_current = q->head;
    d2c2:	6804      	ldr	r4, [r0, #0]
		buffer_previous = q->head;

		/* First get buffer matching with criteria */
		if (NULL != search) {
    d2c4:	2d00      	cmp	r5, #0
    d2c6:	d019      	beq.n	d2fc <miQueueReadOrRemove+0x58>
			uint8_t match;
			/* Search for all buffers in the queue */
			while (NULL != buffer_current) {
    d2c8:	2c00      	cmp	r4, #0
    d2ca:	d00c      	beq.n	d2e6 <miQueueReadOrRemove+0x42>
    d2cc:	0026      	movs	r6, r4
    d2ce:	e000      	b.n	d2d2 <miQueueReadOrRemove+0x2e>
					/* Break, if search criteria matches */
					break;
				}

				buffer_previous = buffer_current;
				buffer_current = buffer_current->nextItem;
    d2d0:	001c      	movs	r4, r3
				match = search->criteria_func(
    d2d2:	6869      	ldr	r1, [r5, #4]
    d2d4:	6860      	ldr	r0, [r4, #4]
    d2d6:	682b      	ldr	r3, [r5, #0]
    d2d8:	4798      	blx	r3
				if (match) {
    d2da:	2800      	cmp	r0, #0
    d2dc:	d10f      	bne.n	d2fe <miQueueReadOrRemove+0x5a>
				buffer_current = buffer_current->nextItem;
    d2de:	6823      	ldr	r3, [r4, #0]
    d2e0:	0026      	movs	r6, r4
			while (NULL != buffer_current) {
    d2e2:	2b00      	cmp	r3, #0
    d2e4:	d1f4      	bne.n	d2d0 <miQueueReadOrRemove+0x2c>
	miQueueBuffer_t *buffer_current = NULL;
    d2e6:	2400      	movs	r4, #0
				**/
			}
		}
	} /* q->size != 0 */

	cpu_irq_enable();
    d2e8:	2201      	movs	r2, #1
    d2ea:	4b13      	ldr	r3, [pc, #76]	; (d338 <miQueueReadOrRemove+0x94>)
    d2ec:	701a      	strb	r2, [r3, #0]
    d2ee:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    d2f2:	b662      	cpsie	i

	/* Return the buffer. note that pointer to header of buffer is returned
	**/
	return (buffer_current);
} /* queue_read_or_remove */
    d2f4:	0020      	movs	r0, r4
    d2f6:	bc04      	pop	{r2}
    d2f8:	4690      	mov	r8, r2
    d2fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
		buffer_previous = q->head;
    d2fc:	0026      	movs	r6, r4
		if (NULL != buffer_current) {
    d2fe:	2c00      	cmp	r4, #0
    d300:	d0f2      	beq.n	d2e8 <miQueueReadOrRemove+0x44>
			if (REMOVE_MODE == mode) {
    d302:	4643      	mov	r3, r8
    d304:	2b00      	cmp	r3, #0
    d306:	d1ef      	bne.n	d2e8 <miQueueReadOrRemove+0x44>
				if (buffer_current == q->head) {
    d308:	683b      	ldr	r3, [r7, #0]
    d30a:	429c      	cmp	r4, r3
    d30c:	d00c      	beq.n	d328 <miQueueReadOrRemove+0x84>
						= buffer_current->nextItem;
    d30e:	6823      	ldr	r3, [r4, #0]
    d310:	6033      	str	r3, [r6, #0]
				if (buffer_current == q->tail) {
    d312:	687b      	ldr	r3, [r7, #4]
    d314:	429c      	cmp	r4, r3
    d316:	d00a      	beq.n	d32e <miQueueReadOrRemove+0x8a>
				q->size--;
    d318:	7a3b      	ldrb	r3, [r7, #8]
    d31a:	3b01      	subs	r3, #1
    d31c:	723b      	strb	r3, [r7, #8]
				if (NULL == q->head) {
    d31e:	683b      	ldr	r3, [r7, #0]
    d320:	2b00      	cmp	r3, #0
    d322:	d1e1      	bne.n	d2e8 <miQueueReadOrRemove+0x44>
					q->tail = NULL;
    d324:	607b      	str	r3, [r7, #4]
    d326:	e7df      	b.n	d2e8 <miQueueReadOrRemove+0x44>
					q->head = buffer_current->nextItem;
    d328:	6823      	ldr	r3, [r4, #0]
    d32a:	603b      	str	r3, [r7, #0]
    d32c:	e7f1      	b.n	d312 <miQueueReadOrRemove+0x6e>
					q->tail = buffer_previous;
    d32e:	607e      	str	r6, [r7, #4]
    d330:	e7f2      	b.n	d318 <miQueueReadOrRemove+0x74>
	miQueueBuffer_t *buffer_current = NULL;
    d332:	2400      	movs	r4, #0
    d334:	e7d8      	b.n	d2e8 <miQueueReadOrRemove+0x44>
    d336:	46c0      	nop			; (mov r8, r8)
    d338:	20000008 	.word	0x20000008

0000d33c <miQueueInit>:
	q->head = NULL;
    d33c:	2300      	movs	r3, #0
    d33e:	6003      	str	r3, [r0, #0]
	q->tail = NULL;
    d340:	6043      	str	r3, [r0, #4]
	q->size = 0;
    d342:	7203      	strb	r3, [r0, #8]
}
    d344:	4770      	bx	lr
    d346:	Address 0x0000d346 is out of bounds.


0000d348 <miQueueAppend>:
  __ASM volatile ("cpsid i" : : : "memory");
    d348:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
    d34a:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    d34e:	2200      	movs	r2, #0
    d350:	4b0a      	ldr	r3, [pc, #40]	; (d37c <miQueueAppend+0x34>)
    d352:	701a      	strb	r2, [r3, #0]
	if (q->size == 0) {
    d354:	7a03      	ldrb	r3, [r0, #8]
    d356:	2b00      	cmp	r3, #0
    d358:	d00e      	beq.n	d378 <miQueueAppend+0x30>
		q->tail->nextItem = bufPtr;
    d35a:	6843      	ldr	r3, [r0, #4]
    d35c:	6019      	str	r1, [r3, #0]
	q->tail = bufPtr;
    d35e:	6041      	str	r1, [r0, #4]
	bufPtr->nextItem = NULL;
    d360:	2300      	movs	r3, #0
    d362:	600b      	str	r3, [r1, #0]
	q->size++;
    d364:	7a03      	ldrb	r3, [r0, #8]
    d366:	3301      	adds	r3, #1
    d368:	7203      	strb	r3, [r0, #8]
	cpu_irq_enable();
    d36a:	2201      	movs	r2, #1
    d36c:	4b03      	ldr	r3, [pc, #12]	; (d37c <miQueueAppend+0x34>)
    d36e:	701a      	strb	r2, [r3, #0]
    d370:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    d374:	b662      	cpsie	i
} /* miQueueAppend */
    d376:	4770      	bx	lr
		q->head = bufPtr;
    d378:	6001      	str	r1, [r0, #0]
    d37a:	e7f0      	b.n	d35e <miQueueAppend+0x16>
    d37c:	20000008 	.word	0x20000008

0000d380 <miQueueRemove>:
 *
 * @return Pointer to the buffer header, if the buffer is
 * successfully removed, NULL otherwise.
 */
miQueueBuffer_t *miQueueRemove(MiQueue_t *q, search_t *search)
{
    d380:	b510      	push	{r4, lr}
    d382:	000a      	movs	r2, r1
	return (miQueueReadOrRemove(q, REMOVE_MODE, search));
    d384:	2100      	movs	r1, #0
    d386:	4b01      	ldr	r3, [pc, #4]	; (d38c <miQueueRemove+0xc>)
    d388:	4798      	blx	r3
}
    d38a:	bd10      	pop	{r4, pc}
    d38c:	0000d2a5 	.word	0x0000d2a5

0000d390 <placeTimer>:
}

/*************************************************************************//**
*****************************************************************************/
static void placeTimer(SYS_Timer_t *timer)
{
    d390:	b530      	push	{r4, r5, lr}
	if (timers) {
    d392:	4b14      	ldr	r3, [pc, #80]	; (d3e4 <placeTimer+0x54>)
    d394:	681d      	ldr	r5, [r3, #0]
    d396:	2d00      	cmp	r5, #0
    d398:	d01c      	beq.n	d3d4 <placeTimer+0x44>
		SYS_Timer_t *prev = NULL;
		uint32_t timeout = timer->interval;
    d39a:	6882      	ldr	r2, [r0, #8]

		for (SYS_Timer_t *t = timers; t; t = t->next) {
			if (timeout < t->timeout) {
    d39c:	6869      	ldr	r1, [r5, #4]
    d39e:	428a      	cmp	r2, r1
    d3a0:	d309      	bcc.n	d3b6 <placeTimer+0x26>
    d3a2:	002c      	movs	r4, r5
				t->timeout -= timeout;
				break;
			} else {
				timeout -= t->timeout;
    d3a4:	1a52      	subs	r2, r2, r1
		for (SYS_Timer_t *t = timers; t; t = t->next) {
    d3a6:	6823      	ldr	r3, [r4, #0]
    d3a8:	2b00      	cmp	r3, #0
    d3aa:	d008      	beq.n	d3be <placeTimer+0x2e>
			if (timeout < t->timeout) {
    d3ac:	6859      	ldr	r1, [r3, #4]
    d3ae:	4291      	cmp	r1, r2
    d3b0:	d803      	bhi.n	d3ba <placeTimer+0x2a>
		for (SYS_Timer_t *t = timers; t; t = t->next) {
    d3b2:	001c      	movs	r4, r3
    d3b4:	e7f6      	b.n	d3a4 <placeTimer+0x14>
    d3b6:	002b      	movs	r3, r5
		SYS_Timer_t *prev = NULL;
    d3b8:	2400      	movs	r4, #0
				t->timeout -= timeout;
    d3ba:	1a89      	subs	r1, r1, r2
    d3bc:	6059      	str	r1, [r3, #4]
			}

			prev = t;
		}

		timer->timeout = timeout;
    d3be:	6042      	str	r2, [r0, #4]

		if (prev) {
    d3c0:	2c00      	cmp	r4, #0
    d3c2:	d003      	beq.n	d3cc <placeTimer+0x3c>
			timer->next = prev->next;
    d3c4:	6823      	ldr	r3, [r4, #0]
    d3c6:	6003      	str	r3, [r0, #0]
			prev->next = timer;
    d3c8:	6020      	str	r0, [r4, #0]
	} else {
		timer->next = NULL;
		timer->timeout = timer->interval;
		timers = timer;
	}
}
    d3ca:	bd30      	pop	{r4, r5, pc}
			timer->next = timers;
    d3cc:	6005      	str	r5, [r0, #0]
			timers = timer;
    d3ce:	4b05      	ldr	r3, [pc, #20]	; (d3e4 <placeTimer+0x54>)
    d3d0:	6018      	str	r0, [r3, #0]
    d3d2:	e7fa      	b.n	d3ca <placeTimer+0x3a>
		timer->next = NULL;
    d3d4:	2300      	movs	r3, #0
    d3d6:	6003      	str	r3, [r0, #0]
		timer->timeout = timer->interval;
    d3d8:	6883      	ldr	r3, [r0, #8]
    d3da:	6043      	str	r3, [r0, #4]
		timers = timer;
    d3dc:	4b01      	ldr	r3, [pc, #4]	; (d3e4 <placeTimer+0x54>)
    d3de:	6018      	str	r0, [r3, #0]
}
    d3e0:	e7f3      	b.n	d3ca <placeTimer+0x3a>
    d3e2:	46c0      	nop			; (mov r8, r8)
    d3e4:	20001c44 	.word	0x20001c44

0000d3e8 <SYS_HwOverflow_Cb>:
	common_tc_delay(SYS_TIMER_INTERVAL * MS);
}

static void SYS_HwOverflow_Cb(void)
{
	timerExtension1++;
    d3e8:	4a06      	ldr	r2, [pc, #24]	; (d404 <SYS_HwOverflow_Cb+0x1c>)
    d3ea:	7813      	ldrb	r3, [r2, #0]
    d3ec:	3301      	adds	r3, #1
    d3ee:	b2db      	uxtb	r3, r3
    d3f0:	7013      	strb	r3, [r2, #0]
	if(timerExtension1 == 0)
    d3f2:	7813      	ldrb	r3, [r2, #0]
    d3f4:	2b00      	cmp	r3, #0
    d3f6:	d104      	bne.n	d402 <SYS_HwOverflow_Cb+0x1a>
	{
		timerExtension2++;
    d3f8:	4a03      	ldr	r2, [pc, #12]	; (d408 <SYS_HwOverflow_Cb+0x20>)
    d3fa:	7813      	ldrb	r3, [r2, #0]
    d3fc:	3301      	adds	r3, #1
    d3fe:	b2db      	uxtb	r3, r3
    d400:	7013      	strb	r3, [r2, #0]
	}
}
    d402:	4770      	bx	lr
    d404:	200020a4 	.word	0x200020a4
    d408:	200020a5 	.word	0x200020a5

0000d40c <SYS_HwExpiry_Cb>:
{
    d40c:	b510      	push	{r4, lr}
	SysTimerIrqCount++;
    d40e:	4a04      	ldr	r2, [pc, #16]	; (d420 <SYS_HwExpiry_Cb+0x14>)
    d410:	6813      	ldr	r3, [r2, #0]
    d412:	3301      	adds	r3, #1
    d414:	6013      	str	r3, [r2, #0]
	common_tc_delay(SYS_TIMER_INTERVAL * MS);
    d416:	4803      	ldr	r0, [pc, #12]	; (d424 <SYS_HwExpiry_Cb+0x18>)
    d418:	4b03      	ldr	r3, [pc, #12]	; (d428 <SYS_HwExpiry_Cb+0x1c>)
    d41a:	4798      	blx	r3
}
    d41c:	bd10      	pop	{r4, pc}
    d41e:	46c0      	nop			; (mov r8, r8)
    d420:	200020a0 	.word	0x200020a0
    d424:	00002710 	.word	0x00002710
    d428:	0000efad 	.word	0x0000efad

0000d42c <SYS_TimerInit>:
{
    d42c:	b510      	push	{r4, lr}
	SysTimerIrqCount = 0;
    d42e:	2400      	movs	r4, #0
    d430:	4b09      	ldr	r3, [pc, #36]	; (d458 <SYS_TimerInit+0x2c>)
    d432:	601c      	str	r4, [r3, #0]
    timerExtension1 = 0;
    d434:	4b09      	ldr	r3, [pc, #36]	; (d45c <SYS_TimerInit+0x30>)
    d436:	701c      	strb	r4, [r3, #0]
    timerExtension2 = 0;
    d438:	4b09      	ldr	r3, [pc, #36]	; (d460 <SYS_TimerInit+0x34>)
    d43a:	701c      	strb	r4, [r3, #0]
    set_common_tc_overflow_callback(SYS_HwOverflow_Cb);
    d43c:	4809      	ldr	r0, [pc, #36]	; (d464 <SYS_TimerInit+0x38>)
    d43e:	4b0a      	ldr	r3, [pc, #40]	; (d468 <SYS_TimerInit+0x3c>)
    d440:	4798      	blx	r3
	set_common_tc_expiry_callback(SYS_HwExpiry_Cb);
    d442:	480a      	ldr	r0, [pc, #40]	; (d46c <SYS_TimerInit+0x40>)
    d444:	4b0a      	ldr	r3, [pc, #40]	; (d470 <SYS_TimerInit+0x44>)
    d446:	4798      	blx	r3
	common_tc_init();
    d448:	4b0a      	ldr	r3, [pc, #40]	; (d474 <SYS_TimerInit+0x48>)
    d44a:	4798      	blx	r3
	common_tc_delay(SYS_TIMER_INTERVAL * MS);
    d44c:	480a      	ldr	r0, [pc, #40]	; (d478 <SYS_TimerInit+0x4c>)
    d44e:	4b0b      	ldr	r3, [pc, #44]	; (d47c <SYS_TimerInit+0x50>)
    d450:	4798      	blx	r3
	timers = NULL;
    d452:	4b0b      	ldr	r3, [pc, #44]	; (d480 <SYS_TimerInit+0x54>)
    d454:	601c      	str	r4, [r3, #0]
}
    d456:	bd10      	pop	{r4, pc}
    d458:	200020a0 	.word	0x200020a0
    d45c:	200020a4 	.word	0x200020a4
    d460:	200020a5 	.word	0x200020a5
    d464:	0000d3e9 	.word	0x0000d3e9
    d468:	0000f09d 	.word	0x0000f09d
    d46c:	0000d40d 	.word	0x0000d40d
    d470:	0000f0a9 	.word	0x0000f0a9
    d474:	0000f019 	.word	0x0000f019
    d478:	00002710 	.word	0x00002710
    d47c:	0000efad 	.word	0x0000efad
    d480:	20001c44 	.word	0x20001c44

0000d484 <SYS_TimerStop>:
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    d484:	4b0e      	ldr	r3, [pc, #56]	; (d4c0 <SYS_TimerStop+0x3c>)
    d486:	681a      	ldr	r2, [r3, #0]
    d488:	2a00      	cmp	r2, #0
    d48a:	d014      	beq.n	d4b6 <SYS_TimerStop+0x32>
		if (t == timer) {
    d48c:	4282      	cmp	r2, r0
    d48e:	d013      	beq.n	d4b8 <SYS_TimerStop+0x34>
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    d490:	6813      	ldr	r3, [r2, #0]
    d492:	2b00      	cmp	r3, #0
    d494:	d00f      	beq.n	d4b6 <SYS_TimerStop+0x32>
		if (t == timer) {
    d496:	4298      	cmp	r0, r3
    d498:	d001      	beq.n	d49e <SYS_TimerStop+0x1a>
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    d49a:	001a      	movs	r2, r3
    d49c:	e7f8      	b.n	d490 <SYS_TimerStop+0xc>
			if (prev) {
    d49e:	2a00      	cmp	r2, #0
    d4a0:	d00a      	beq.n	d4b8 <SYS_TimerStop+0x34>
				prev->next = t->next;
    d4a2:	6803      	ldr	r3, [r0, #0]
    d4a4:	6013      	str	r3, [r2, #0]
			if (t->next) {
    d4a6:	6803      	ldr	r3, [r0, #0]
    d4a8:	2b00      	cmp	r3, #0
    d4aa:	d004      	beq.n	d4b6 <SYS_TimerStop+0x32>
				t->next->timeout += timer->timeout;
    d4ac:	6842      	ldr	r2, [r0, #4]
    d4ae:	6859      	ldr	r1, [r3, #4]
    d4b0:	468c      	mov	ip, r1
    d4b2:	4462      	add	r2, ip
    d4b4:	605a      	str	r2, [r3, #4]
}
    d4b6:	4770      	bx	lr
				timers = t->next;
    d4b8:	4b01      	ldr	r3, [pc, #4]	; (d4c0 <SYS_TimerStop+0x3c>)
    d4ba:	6802      	ldr	r2, [r0, #0]
    d4bc:	601a      	str	r2, [r3, #0]
    d4be:	e7f2      	b.n	d4a6 <SYS_TimerStop+0x22>
    d4c0:	20001c44 	.word	0x20001c44

0000d4c4 <SYS_TimerStarted>:
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    d4c4:	4b09      	ldr	r3, [pc, #36]	; (d4ec <SYS_TimerStarted+0x28>)
    d4c6:	681b      	ldr	r3, [r3, #0]
    d4c8:	2b00      	cmp	r3, #0
    d4ca:	d00a      	beq.n	d4e2 <SYS_TimerStarted+0x1e>
		if (t == timer) {
    d4cc:	4283      	cmp	r3, r0
    d4ce:	d00a      	beq.n	d4e6 <SYS_TimerStarted+0x22>
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    d4d0:	681b      	ldr	r3, [r3, #0]
    d4d2:	2b00      	cmp	r3, #0
    d4d4:	d003      	beq.n	d4de <SYS_TimerStarted+0x1a>
		if (t == timer) {
    d4d6:	4298      	cmp	r0, r3
    d4d8:	d1fa      	bne.n	d4d0 <SYS_TimerStarted+0xc>
			return true;
    d4da:	2001      	movs	r0, #1
    d4dc:	e000      	b.n	d4e0 <SYS_TimerStarted+0x1c>
	return false;
    d4de:	2000      	movs	r0, #0
}
    d4e0:	4770      	bx	lr
	return false;
    d4e2:	2000      	movs	r0, #0
    d4e4:	e7fc      	b.n	d4e0 <SYS_TimerStarted+0x1c>
			return true;
    d4e6:	2001      	movs	r0, #1
    d4e8:	e7fa      	b.n	d4e0 <SYS_TimerStarted+0x1c>
    d4ea:	46c0      	nop			; (mov r8, r8)
    d4ec:	20001c44 	.word	0x20001c44

0000d4f0 <SYS_TimerStart>:
{
    d4f0:	b510      	push	{r4, lr}
    d4f2:	0004      	movs	r4, r0
	if (!SYS_TimerStarted(timer)) {
    d4f4:	4b04      	ldr	r3, [pc, #16]	; (d508 <SYS_TimerStart+0x18>)
    d4f6:	4798      	blx	r3
    d4f8:	2800      	cmp	r0, #0
    d4fa:	d000      	beq.n	d4fe <SYS_TimerStart+0xe>
}
    d4fc:	bd10      	pop	{r4, pc}
		placeTimer(timer);
    d4fe:	0020      	movs	r0, r4
    d500:	4b02      	ldr	r3, [pc, #8]	; (d50c <SYS_TimerStart+0x1c>)
    d502:	4798      	blx	r3
}
    d504:	e7fa      	b.n	d4fc <SYS_TimerStart+0xc>
    d506:	46c0      	nop			; (mov r8, r8)
    d508:	0000d4c5 	.word	0x0000d4c5
    d50c:	0000d391 	.word	0x0000d391

0000d510 <SYS_TimerTaskHandler>:
{
    d510:	b5f0      	push	{r4, r5, r6, r7, lr}
    d512:	b083      	sub	sp, #12
	if (0 == SysTimerIrqCount) {
    d514:	4b1d      	ldr	r3, [pc, #116]	; (d58c <SYS_TimerTaskHandler+0x7c>)
    d516:	681b      	ldr	r3, [r3, #0]
    d518:	2b00      	cmp	r3, #0
    d51a:	d034      	beq.n	d586 <SYS_TimerTaskHandler+0x76>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
    d51c:	f3ef 8210 	mrs	r2, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
    d520:	4253      	negs	r3, r2
    d522:	4153      	adcs	r3, r2
    d524:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    d526:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
    d528:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    d52c:	2100      	movs	r1, #0
    d52e:	4b18      	ldr	r3, [pc, #96]	; (d590 <SYS_TimerTaskHandler+0x80>)
    d530:	7019      	strb	r1, [r3, #0]
	return flags;
    d532:	9801      	ldr	r0, [sp, #4]
	cnt = SysTimerIrqCount;
    d534:	4a15      	ldr	r2, [pc, #84]	; (d58c <SYS_TimerTaskHandler+0x7c>)
    d536:	6813      	ldr	r3, [r2, #0]
	SysTimerIrqCount = 0;
    d538:	6011      	str	r1, [r2, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    d53a:	2800      	cmp	r0, #0
    d53c:	d005      	beq.n	d54a <SYS_TimerTaskHandler+0x3a>
		cpu_irq_enable();
    d53e:	3101      	adds	r1, #1
    d540:	4a13      	ldr	r2, [pc, #76]	; (d590 <SYS_TimerTaskHandler+0x80>)
    d542:	7011      	strb	r1, [r2, #0]
    d544:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    d548:	b662      	cpsie	i
	elapsed = cnt * SYS_TIMER_INTERVAL;
    d54a:	009d      	lsls	r5, r3, #2
    d54c:	18ed      	adds	r5, r5, r3
    d54e:	006d      	lsls	r5, r5, #1
	while (timers && (timers->timeout <= elapsed)) {
    d550:	4e10      	ldr	r6, [pc, #64]	; (d594 <SYS_TimerTaskHandler+0x84>)
		timers = timers->next;
    d552:	0037      	movs	r7, r6
	while (timers && (timers->timeout <= elapsed)) {
    d554:	e005      	b.n	d562 <SYS_TimerTaskHandler+0x52>
			placeTimer(timer);
    d556:	0020      	movs	r0, r4
    d558:	4b0f      	ldr	r3, [pc, #60]	; (d598 <SYS_TimerTaskHandler+0x88>)
    d55a:	4798      	blx	r3
    d55c:	e00d      	b.n	d57a <SYS_TimerTaskHandler+0x6a>
			timer->handler(timer);
    d55e:	0020      	movs	r0, r4
    d560:	4798      	blx	r3
	while (timers && (timers->timeout <= elapsed)) {
    d562:	6834      	ldr	r4, [r6, #0]
    d564:	2c00      	cmp	r4, #0
    d566:	d00e      	beq.n	d586 <SYS_TimerTaskHandler+0x76>
    d568:	6863      	ldr	r3, [r4, #4]
    d56a:	429d      	cmp	r5, r3
    d56c:	d309      	bcc.n	d582 <SYS_TimerTaskHandler+0x72>
		elapsed -= timers->timeout;
    d56e:	1aed      	subs	r5, r5, r3
		timers = timers->next;
    d570:	6823      	ldr	r3, [r4, #0]
    d572:	603b      	str	r3, [r7, #0]
		if (SYS_TIMER_PERIODIC_MODE == timer->mode) {
    d574:	7b23      	ldrb	r3, [r4, #12]
    d576:	2b01      	cmp	r3, #1
    d578:	d0ed      	beq.n	d556 <SYS_TimerTaskHandler+0x46>
		if (timer->handler) {
    d57a:	6923      	ldr	r3, [r4, #16]
    d57c:	2b00      	cmp	r3, #0
    d57e:	d1ee      	bne.n	d55e <SYS_TimerTaskHandler+0x4e>
    d580:	e7ef      	b.n	d562 <SYS_TimerTaskHandler+0x52>
		timers->timeout -= elapsed;
    d582:	1b5d      	subs	r5, r3, r5
    d584:	6065      	str	r5, [r4, #4]
}
    d586:	b003      	add	sp, #12
    d588:	bdf0      	pop	{r4, r5, r6, r7, pc}
    d58a:	46c0      	nop			; (mov r8, r8)
    d58c:	200020a0 	.word	0x200020a0
    d590:	20000008 	.word	0x20000008
    d594:	20001c44 	.word	0x20001c44
    d598:	0000d391 	.word	0x0000d391

0000d59c <MiWi_TickGet>:
{
    d59c:	b570      	push	{r4, r5, r6, lr}
	uint8_t current_timerExtension1 = timerExtension1;
    d59e:	4e0f      	ldr	r6, [pc, #60]	; (d5dc <MiWi_TickGet+0x40>)
    d5a0:	7835      	ldrb	r5, [r6, #0]
    d5a2:	b2ed      	uxtb	r5, r5
	currentTime.word.w0 = common_tc_read_count();
    d5a4:	4b0e      	ldr	r3, [pc, #56]	; (d5e0 <MiWi_TickGet+0x44>)
    d5a6:	4798      	blx	r3
    d5a8:	0004      	movs	r4, r0
	nop();
    d5aa:	46c0      	nop			; (mov r8, r8)
	if (current_timerExtension1 != timerExtension1)
    d5ac:	7833      	ldrb	r3, [r6, #0]
    d5ae:	b2db      	uxtb	r3, r3
    d5b0:	429d      	cmp	r5, r3
    d5b2:	d004      	beq.n	d5be <MiWi_TickGet+0x22>
		currentTime.word.w0 = common_tc_read_count();
    d5b4:	4b0a      	ldr	r3, [pc, #40]	; (d5e0 <MiWi_TickGet+0x44>)
    d5b6:	4798      	blx	r3
    d5b8:	0c24      	lsrs	r4, r4, #16
    d5ba:	0424      	lsls	r4, r4, #16
    d5bc:	4304      	orrs	r4, r0
    currentTime.byte.b2 = timerExtension1;
    d5be:	4b07      	ldr	r3, [pc, #28]	; (d5dc <MiWi_TickGet+0x40>)
    d5c0:	781b      	ldrb	r3, [r3, #0]
    d5c2:	041b      	lsls	r3, r3, #16
    d5c4:	4807      	ldr	r0, [pc, #28]	; (d5e4 <MiWi_TickGet+0x48>)
    d5c6:	4004      	ands	r4, r0
    d5c8:	431c      	orrs	r4, r3
    currentTime.byte.b3 = timerExtension2;
    d5ca:	4b07      	ldr	r3, [pc, #28]	; (d5e8 <MiWi_TickGet+0x4c>)
    d5cc:	781b      	ldrb	r3, [r3, #0]
    d5ce:	061b      	lsls	r3, r3, #24
    d5d0:	0224      	lsls	r4, r4, #8
    d5d2:	0a24      	lsrs	r4, r4, #8
    d5d4:	431c      	orrs	r4, r3
}
    d5d6:	0020      	movs	r0, r4
    d5d8:	bd70      	pop	{r4, r5, r6, pc}
    d5da:	46c0      	nop			; (mov r8, r8)
    d5dc:	200020a4 	.word	0x200020a4
    d5e0:	0000ef61 	.word	0x0000ef61
    d5e4:	ff00ffff 	.word	0xff00ffff
    d5e8:	200020a5 	.word	0x200020a5

0000d5ec <MiWi_TickGetDiff>:
	if (current_tick.Val > previous_tick.Val)
    d5ec:	4288      	cmp	r0, r1
    d5ee:	d802      	bhi.n	d5f6 <MiWi_TickGetDiff+0xa>
		ret_val = (0xFFFFFFFF - previous_tick.Val) + current_tick.Val;
    d5f0:	3801      	subs	r0, #1
    d5f2:	1a40      	subs	r0, r0, r1
}
    d5f4:	4770      	bx	lr
		ret_val = current_tick.Val - previous_tick.Val;
    d5f6:	1a40      	subs	r0, r0, r1
    d5f8:	e7fc      	b.n	d5f4 <MiWi_TickGetDiff+0x8>
    d5fa:	Address 0x0000d5fa is out of bounds.


0000d5fc <tc_cca_callback>:
}

/*! \brief  hw timer compare callback
 */
static void tc_cca_callback(struct tc_module *const module_instance)
{
    d5fc:	b510      	push	{r4, lr}
	tmr_cca_callback();
    d5fe:	4b01      	ldr	r3, [pc, #4]	; (d604 <tc_cca_callback+0x8>)
    d600:	4798      	blx	r3
}
    d602:	bd10      	pop	{r4, pc}
    d604:	0000f081 	.word	0x0000f081

0000d608 <tc_ovf_callback>:
{
    d608:	b510      	push	{r4, lr}
	tmr_ovf_callback();
    d60a:	4b01      	ldr	r3, [pc, #4]	; (d610 <tc_ovf_callback+0x8>)
    d60c:	4798      	blx	r3
}
    d60e:	bd10      	pop	{r4, pc}
    d610:	0000f039 	.word	0x0000f039

0000d614 <tmr_read_count>:
{
    d614:	b510      	push	{r4, lr}
	return ((uint16_t)tc_get_count_value(&module_inst));
    d616:	4802      	ldr	r0, [pc, #8]	; (d620 <tmr_read_count+0xc>)
    d618:	4b02      	ldr	r3, [pc, #8]	; (d624 <tmr_read_count+0x10>)
    d61a:	4798      	blx	r3
    d61c:	b280      	uxth	r0, r0
}
    d61e:	bd10      	pop	{r4, pc}
    d620:	200020dc 	.word	0x200020dc
    d624:	00008915 	.word	0x00008915

0000d628 <tmr_disable_cc_interrupt>:
	/* Sanity check arguments */
	Assert(module);

	/* Disable callback */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
		module->hw->COUNT8.INTENCLR.reg = TC_INTFLAG_MC(1);
    d628:	4b03      	ldr	r3, [pc, #12]	; (d638 <tmr_disable_cc_interrupt+0x10>)
    d62a:	2110      	movs	r1, #16
    d62c:	681a      	ldr	r2, [r3, #0]
    d62e:	7311      	strb	r1, [r2, #12]
		module->enable_callback_mask &= ~TC_INTFLAG_MC(1);
    d630:	7e5a      	ldrb	r2, [r3, #25]
    d632:	438a      	bics	r2, r1
    d634:	765a      	strb	r2, [r3, #25]
}
    d636:	4770      	bx	lr
    d638:	200020dc 	.word	0x200020dc

0000d63c <tmr_enable_cc_interrupt>:
{
    d63c:	b570      	push	{r4, r5, r6, lr}
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    d63e:	4c0b      	ldr	r4, [pc, #44]	; (d66c <tmr_enable_cc_interrupt+0x30>)
	if (status_flags & TC_STATUS_COUNT_OVERFLOW) {
		int_flags |= TC_INTFLAG_OVF;
	}

	/* Clear interrupt flag */
	tc_module->INTFLAG.reg = int_flags;
    d640:	2510      	movs	r5, #16
    d642:	6823      	ldr	r3, [r4, #0]
    d644:	739d      	strb	r5, [r3, #14]
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    d646:	0018      	movs	r0, r3
    d648:	4b09      	ldr	r3, [pc, #36]	; (d670 <tmr_enable_cc_interrupt+0x34>)
    d64a:	4798      	blx	r3
	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    d64c:	4b09      	ldr	r3, [pc, #36]	; (d674 <tmr_enable_cc_interrupt+0x38>)
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    d64e:	5c1b      	ldrb	r3, [r3, r0]
    d650:	221f      	movs	r2, #31
    d652:	401a      	ands	r2, r3
    d654:	2301      	movs	r3, #1
    d656:	4093      	lsls	r3, r2
    d658:	4a07      	ldr	r2, [pc, #28]	; (d678 <tmr_enable_cc_interrupt+0x3c>)
    d65a:	6013      	str	r3, [r2, #0]
		module->enable_callback_mask |= TC_INTFLAG_MC(1);
    d65c:	7e63      	ldrb	r3, [r4, #25]
    d65e:	2210      	movs	r2, #16
    d660:	4313      	orrs	r3, r2
    d662:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(1);
    d664:	6823      	ldr	r3, [r4, #0]
    d666:	735d      	strb	r5, [r3, #13]
}
    d668:	bd70      	pop	{r4, r5, r6, pc}
    d66a:	46c0      	nop			; (mov r8, r8)
    d66c:	200020dc 	.word	0x200020dc
    d670:	000086a1 	.word	0x000086a1
    d674:	00013480 	.word	0x00013480
    d678:	e000e100 	.word	0xe000e100

0000d67c <tmr_write_cmpreg>:
{
    d67c:	b510      	push	{r4, lr}
    d67e:	0002      	movs	r2, r0
	tc_set_compare_value(&module_inst, TC_COMPARE_CAPTURE_CHANNEL_0,
    d680:	2100      	movs	r1, #0
    d682:	4802      	ldr	r0, [pc, #8]	; (d68c <tmr_write_cmpreg+0x10>)
    d684:	4b02      	ldr	r3, [pc, #8]	; (d690 <tmr_write_cmpreg+0x14>)
    d686:	4798      	blx	r3
}
    d688:	bd10      	pop	{r4, pc}
    d68a:	46c0      	nop			; (mov r8, r8)
    d68c:	200020dc 	.word	0x200020dc
    d690:	00008941 	.word	0x00008941

0000d694 <tmr_init>:

/*! \brief  to initialize hw timer
 */
uint8_t tmr_init(void)
{
    d694:	b570      	push	{r4, r5, r6, lr}
	config->clock_source               = GCLK_GENERATOR_0;
    d696:	4a30      	ldr	r2, [pc, #192]	; (d758 <tmr_init+0xc4>)
    d698:	2300      	movs	r3, #0
    d69a:	7013      	strb	r3, [r2, #0]
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
    d69c:	7093      	strb	r3, [r2, #2]
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
    d69e:	2100      	movs	r1, #0
    d6a0:	8093      	strh	r3, [r2, #4]
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    d6a2:	7191      	strb	r1, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    d6a4:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
    d6a6:	7051      	strb	r1, [r2, #1]
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    d6a8:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    d6aa:	72d1      	strb	r1, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    d6ac:	7311      	strb	r1, [r2, #12]
	config->count_direction            = TC_COUNT_DIRECTION_UP;
    d6ae:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
    d6b0:	7351      	strb	r1, [r2, #13]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    d6b2:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    d6b4:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    d6b6:	6193      	str	r3, [r2, #24]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    d6b8:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    d6ba:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    d6bc:	6253      	str	r3, [r2, #36]	; 0x24
	config->counter_16_bit.value                   = 0x0000;
    d6be:	8513      	strh	r3, [r2, #40]	; 0x28
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    d6c0:	8593      	strh	r3, [r2, #44]	; 0x2c
		timer_config.clock_source = GCLK_GENERATOR_1;
		timer_config.clock_prescaler = TC_CLOCK_PRESCALER_DIV2;
		timer_config.run_in_standby = true;
	}
	#endif
	timer_config.counter_16_bit.compare_capture_channel[0] = TIMER_PERIOD;
    d6c2:	3b01      	subs	r3, #1
    d6c4:	8553      	strh	r3, [r2, #42]	; 0x2a
	tc_init(&module_inst, TIMER, &timer_config);
    d6c6:	4c25      	ldr	r4, [pc, #148]	; (d75c <tmr_init+0xc8>)
    d6c8:	4925      	ldr	r1, [pc, #148]	; (d760 <tmr_init+0xcc>)
    d6ca:	0020      	movs	r0, r4
    d6cc:	4b25      	ldr	r3, [pc, #148]	; (d764 <tmr_init+0xd0>)
    d6ce:	4798      	blx	r3
	tc_register_callback(&module_inst, tc_ovf_callback,
    d6d0:	2200      	movs	r2, #0
    d6d2:	4925      	ldr	r1, [pc, #148]	; (d768 <tmr_init+0xd4>)
    d6d4:	0020      	movs	r0, r4
    d6d6:	4d25      	ldr	r5, [pc, #148]	; (d76c <tmr_init+0xd8>)
    d6d8:	47a8      	blx	r5
			TC_CALLBACK_OVERFLOW);
	tc_register_callback(&module_inst, tc_cca_callback,
    d6da:	2202      	movs	r2, #2
    d6dc:	4924      	ldr	r1, [pc, #144]	; (d770 <tmr_init+0xdc>)
    d6de:	0020      	movs	r0, r4
    d6e0:	47a8      	blx	r5
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    d6e2:	6820      	ldr	r0, [r4, #0]
    d6e4:	4b23      	ldr	r3, [pc, #140]	; (d774 <tmr_init+0xe0>)
    d6e6:	4798      	blx	r3
	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    d6e8:	4b23      	ldr	r3, [pc, #140]	; (d778 <tmr_init+0xe4>)
    d6ea:	5c1a      	ldrb	r2, [r3, r0]
    d6ec:	231f      	movs	r3, #31
    d6ee:	4013      	ands	r3, r2
    d6f0:	2101      	movs	r1, #1
    d6f2:	000a      	movs	r2, r1
    d6f4:	409a      	lsls	r2, r3
    d6f6:	4b21      	ldr	r3, [pc, #132]	; (d77c <tmr_init+0xe8>)
    d6f8:	601a      	str	r2, [r3, #0]
		module->enable_callback_mask |= (1 << callback_type);
    d6fa:	7e63      	ldrb	r3, [r4, #25]
    d6fc:	2201      	movs	r2, #1
    d6fe:	4313      	orrs	r3, r2
    d700:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
    d702:	6822      	ldr	r2, [r4, #0]
    d704:	7351      	strb	r1, [r2, #13]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    d706:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    d708:	b25b      	sxtb	r3, r3
    d70a:	2b00      	cmp	r3, #0
    d70c:	dbfb      	blt.n	d706 <tmr_init+0x72>
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    d70e:	8813      	ldrh	r3, [r2, #0]
    d710:	2102      	movs	r1, #2
    d712:	430b      	orrs	r3, r1
    d714:	8013      	strh	r3, [r2, #0]
	} else {
		timer_multiplier = system_gclk_gen_get_hz(0) / (float) DEF_1MHZ;
	}

    #else
	timer_multiplier = system_gclk_gen_get_hz(0) / (float) DEF_1MHZ;	
    d716:	2000      	movs	r0, #0
    d718:	4b19      	ldr	r3, [pc, #100]	; (d780 <tmr_init+0xec>)
    d71a:	4798      	blx	r3
    d71c:	4d19      	ldr	r5, [pc, #100]	; (d784 <tmr_init+0xf0>)
    d71e:	47a8      	blx	r5
    d720:	4919      	ldr	r1, [pc, #100]	; (d788 <tmr_init+0xf4>)
    d722:	4b1a      	ldr	r3, [pc, #104]	; (d78c <tmr_init+0xf8>)
    d724:	4798      	blx	r3
    d726:	1c04      	adds	r4, r0, #0
	#endif
	
	if ((timer_multiplier - (uint32_t)timer_multiplier) >= 0.5f)
    d728:	4b19      	ldr	r3, [pc, #100]	; (d790 <tmr_init+0xfc>)
    d72a:	4798      	blx	r3
    d72c:	47a8      	blx	r5
    d72e:	1c01      	adds	r1, r0, #0
    d730:	1c20      	adds	r0, r4, #0
    d732:	4b18      	ldr	r3, [pc, #96]	; (d794 <tmr_init+0x100>)
    d734:	4798      	blx	r3
    d736:	21fc      	movs	r1, #252	; 0xfc
    d738:	0589      	lsls	r1, r1, #22
    d73a:	4b17      	ldr	r3, [pc, #92]	; (d798 <tmr_init+0x104>)
    d73c:	4798      	blx	r3
    d73e:	2800      	cmp	r0, #0
    d740:	d005      	beq.n	d74e <tmr_init+0xba>
	{
		timer_multiplier += 1.0f;
    d742:	21fe      	movs	r1, #254	; 0xfe
    d744:	0589      	lsls	r1, r1, #22
    d746:	1c20      	adds	r0, r4, #0
    d748:	4b14      	ldr	r3, [pc, #80]	; (d79c <tmr_init+0x108>)
    d74a:	4798      	blx	r3
    d74c:	1c04      	adds	r4, r0, #0
	}
	
	return (uint8_t) timer_multiplier;
    d74e:	1c20      	adds	r0, r4, #0
    d750:	4b0f      	ldr	r3, [pc, #60]	; (d790 <tmr_init+0xfc>)
    d752:	4798      	blx	r3
    d754:	b2c0      	uxtb	r0, r0
}
    d756:	bd70      	pop	{r4, r5, r6, pc}
    d758:	200020a8 	.word	0x200020a8
    d75c:	200020dc 	.word	0x200020dc
    d760:	42002c00 	.word	0x42002c00
    d764:	000086d9 	.word	0x000086d9
    d768:	0000d609 	.word	0x0000d609
    d76c:	000085d9 	.word	0x000085d9
    d770:	0000d5fd 	.word	0x0000d5fd
    d774:	000086a1 	.word	0x000086a1
    d778:	00013480 	.word	0x00013480
    d77c:	e000e100 	.word	0xe000e100
    d780:	00008369 	.word	0x00008369
    d784:	0000ff15 	.word	0x0000ff15
    d788:	49742400 	.word	0x49742400
    d78c:	0000f7bd 	.word	0x0000f7bd
    d790:	0000f469 	.word	0x0000f469
    d794:	0000fb9d 	.word	0x0000fb9d
    d798:	0000f401 	.word	0x0000f401
    d79c:	0000f499 	.word	0x0000f499

0000d7a0 <edbg_eui_read_eui64>:
#define LEN_EUI    256
uint8_t readbuf[LEN_EUI];

uint8_t *
edbg_eui_read_eui64(void)
{
    d7a0:	b570      	push	{r4, r5, r6, lr}
    d7a2:	b090      	sub	sp, #64	; 0x40
	config->baud_rate        = I2C_MASTER_BAUD_RATE_100KHZ;
    d7a4:	aa03      	add	r2, sp, #12
    d7a6:	2364      	movs	r3, #100	; 0x64
    d7a8:	9303      	str	r3, [sp, #12]
	config->baud_rate_high_speed = I2C_MASTER_BAUD_RATE_3400KHZ;
    d7aa:	4b4d      	ldr	r3, [pc, #308]	; (d8e0 <edbg_eui_read_eui64+0x140>)
    d7ac:	6053      	str	r3, [r2, #4]
	config->transfer_speed       = I2C_MASTER_SPEED_STANDARD_AND_FAST;
    d7ae:	2300      	movs	r3, #0
    d7b0:	6093      	str	r3, [r2, #8]
	config->generator_source = GCLK_GENERATOR_0;
    d7b2:	7313      	strb	r3, [r2, #12]
	config->run_in_standby   = false;
    d7b4:	7613      	strb	r3, [r2, #24]
	config->start_hold_time  = I2C_MASTER_START_HOLD_TIME_300NS_600NS;
    d7b6:	2180      	movs	r1, #128	; 0x80
    d7b8:	0389      	lsls	r1, r1, #14
    d7ba:	6111      	str	r1, [r2, #16]
	config->buffer_timeout   = 65535;
    d7bc:	2101      	movs	r1, #1
    d7be:	4249      	negs	r1, r1
    d7c0:	82d1      	strh	r1, [r2, #22]
	config->unknown_bus_state_timeout = 65535;
    d7c2:	8291      	strh	r1, [r2, #20]
	config->scl_low_timeout  = false;
    d7c4:	3125      	adds	r1, #37	; 0x25
    d7c6:	5453      	strb	r3, [r2, r1]
	config->inactive_timeout = I2C_MASTER_INACTIVE_TIMEOUT_DISABLED;
    d7c8:	6293      	str	r3, [r2, #40]	; 0x28
	config->scl_stretch_only_after_ack_bit = false;
    d7ca:	3108      	adds	r1, #8
    d7cc:	5453      	strb	r3, [r2, r1]
	config->slave_scl_low_extend_timeout   = false;
    d7ce:	3101      	adds	r1, #1
    d7d0:	5453      	strb	r3, [r2, r1]
	config->master_scl_low_extend_timeout  = false;
    d7d2:	3101      	adds	r1, #1
    d7d4:	5453      	strb	r3, [r2, r1]
	config->sda_scl_rise_time_ns = 215;
    d7d6:	33d7      	adds	r3, #215	; 0xd7
    d7d8:	8613      	strh	r3, [r2, #48]	; 0x30
  int timeout2 = 0;
  bool random_mac_address = false;
  uint8_t edbg_status = 0xFF;
  struct i2c_master_config config_i2c_master;
  i2c_master_get_config_defaults(&config_i2c_master);
  config_i2c_master.pinmux_pad0  = EDBG_I2C_SERCOM_PINMUX_PAD0;
    d7da:	4b42      	ldr	r3, [pc, #264]	; (d8e4 <edbg_eui_read_eui64+0x144>)
    d7dc:	61d3      	str	r3, [r2, #28]
  config_i2c_master.pinmux_pad1  = EDBG_I2C_SERCOM_PINMUX_PAD1;
    d7de:	4b42      	ldr	r3, [pc, #264]	; (d8e8 <edbg_eui_read_eui64+0x148>)
    d7e0:	6213      	str	r3, [r2, #32]

  i2c_master_init(&i2c_master_instance, EDBG_I2C_MODULE, &config_i2c_master);
    d7e2:	4c42      	ldr	r4, [pc, #264]	; (d8ec <edbg_eui_read_eui64+0x14c>)
    d7e4:	4942      	ldr	r1, [pc, #264]	; (d8f0 <edbg_eui_read_eui64+0x150>)
    d7e6:	0020      	movs	r0, r4
    d7e8:	4b42      	ldr	r3, [pc, #264]	; (d8f4 <edbg_eui_read_eui64+0x154>)
    d7ea:	4798      	blx	r3
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    d7ec:	6822      	ldr	r2, [r4, #0]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    d7ee:	2107      	movs	r1, #7
    d7f0:	69d3      	ldr	r3, [r2, #28]
	while (i2c_master_is_syncing(module)) {
    d7f2:	4219      	tst	r1, r3
    d7f4:	d1fc      	bne.n	d7f0 <edbg_eui_read_eui64+0x50>
	i2c_module->CTRLA.reg |= SERCOM_I2CM_CTRLA_ENABLE;
    d7f6:	6813      	ldr	r3, [r2, #0]
    d7f8:	2102      	movs	r1, #2
    d7fa:	430b      	orrs	r3, r1
    d7fc:	6013      	str	r3, [r2, #0]
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
    d7fe:	4b3b      	ldr	r3, [pc, #236]	; (d8ec <edbg_eui_read_eui64+0x14c>)
    d800:	88dc      	ldrh	r4, [r3, #6]
	uint32_t timeout_counter = 0;
    d802:	2300      	movs	r3, #0
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
    d804:	2010      	movs	r0, #16
    d806:	8b51      	ldrh	r1, [r2, #26]
    d808:	4201      	tst	r1, r0
    d80a:	d104      	bne.n	d816 <edbg_eui_read_eui64+0x76>
		timeout_counter++;
    d80c:	3301      	adds	r3, #1
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
    d80e:	42a3      	cmp	r3, r4
    d810:	d3f9      	bcc.n	d806 <edbg_eui_read_eui64+0x66>
			i2c_module->STATUS.reg = SERCOM_I2CM_STATUS_BUSSTATE(1);
    d812:	2310      	movs	r3, #16
    d814:	8353      	strh	r3, [r2, #26]

  i2c_master_enable(&i2c_master_instance);

  struct i2c_master_packet packet = {
    d816:	466a      	mov	r2, sp
    d818:	4b37      	ldr	r3, [pc, #220]	; (d8f8 <edbg_eui_read_eui64+0x158>)
    d81a:	cb13      	ldmia	r3!, {r0, r1, r4}
    d81c:	c213      	stmia	r2!, {r0, r1, r4}
  int timeout2 = 0;
    d81e:	2600      	movs	r6, #0
    .hs_master_code  = 0x0,
  };
   
    do
    {
	    edbg_status = i2c_master_write_packet_wait_no_stop(&i2c_master_instance, &packet);
    d820:	4c32      	ldr	r4, [pc, #200]	; (d8ec <edbg_eui_read_eui64+0x14c>)
    d822:	4d36      	ldr	r5, [pc, #216]	; (d8fc <edbg_eui_read_eui64+0x15c>)
    d824:	e003      	b.n	d82e <edbg_eui_read_eui64+0x8e>
	    if(edbg_status == STATUS_ERR_BAD_ADDRESS)
		{
			if(timeout2++ == SLAVE_WAIT_TIMEOUT)
    d826:	1c73      	adds	r3, r6, #1
    d828:	2e0a      	cmp	r6, #10
    d82a:	d033      	beq.n	d894 <edbg_eui_read_eui64+0xf4>
    d82c:	001e      	movs	r6, r3
	    edbg_status = i2c_master_write_packet_wait_no_stop(&i2c_master_instance, &packet);
    d82e:	4669      	mov	r1, sp
    d830:	0020      	movs	r0, r4
    d832:	47a8      	blx	r5
	    if(edbg_status == STATUS_ERR_BAD_ADDRESS)
    d834:	2818      	cmp	r0, #24
    d836:	d0f6      	beq.n	d826 <edbg_eui_read_eui64+0x86>
				random_mac_address = true;
				timeout2 = 0;
				break;
			}
		}
		else if(edbg_status == STATUS_ERR_TIMEOUT) {
    d838:	2812      	cmp	r0, #18
    d83a:	d02b      	beq.n	d894 <edbg_eui_read_eui64+0xf4>
		PRINTF("Timeout 1\n");
		random_mac_address = true;	
		break;
		}
    } while (edbg_status!=STATUS_OK && edbg_status!=0xFF);
    d83c:	3801      	subs	r0, #1
    d83e:	b2c0      	uxtb	r0, r0
    d840:	28fd      	cmp	r0, #253	; 0xfd
    d842:	d9f4      	bls.n	d82e <edbg_eui_read_eui64+0x8e>
	
  packet.data = readbuf;
    d844:	4b2e      	ldr	r3, [pc, #184]	; (d900 <edbg_eui_read_eui64+0x160>)
    d846:	9301      	str	r3, [sp, #4]
  packet.data_length = sizeof(readbuf);
    d848:	2380      	movs	r3, #128	; 0x80
    d84a:	005b      	lsls	r3, r3, #1
    d84c:	466a      	mov	r2, sp
    d84e:	8053      	strh	r3, [r2, #2]
if(random_mac_address == false)
{
  do 
  {
	  edbg_status = i2c_master_read_packet_wait(&i2c_master_instance, &packet) ;
    d850:	4c26      	ldr	r4, [pc, #152]	; (d8ec <edbg_eui_read_eui64+0x14c>)
    d852:	4d2c      	ldr	r5, [pc, #176]	; (d904 <edbg_eui_read_eui64+0x164>)
    d854:	4669      	mov	r1, sp
    d856:	0020      	movs	r0, r4
    d858:	47a8      	blx	r5
	    if(edbg_status==STATUS_ERR_BAD_ADDRESS)
    d85a:	2818      	cmp	r0, #24
    d85c:	d03c      	beq.n	d8d8 <edbg_eui_read_eui64+0x138>
	    {			
			PRINTF("I2C Slave Not Available");
			random_mac_address = true;	
		    break;
	    }
		else if(edbg_status == STATUS_ERR_TIMEOUT) {
    d85e:	2812      	cmp	r0, #18
    d860:	d03a      	beq.n	d8d8 <edbg_eui_read_eui64+0x138>
			random_mac_address = true;	
			PRINTF("Timeout 2\n");
			break;
		}		
  } while (edbg_status!=STATUS_OK && edbg_status!=0xFF);
    d862:	3801      	subs	r0, #1
    d864:	b2c0      	uxtb	r0, r0
    d866:	28fd      	cmp	r0, #253	; 0xfd
    d868:	d9f4      	bls.n	d854 <edbg_eui_read_eui64+0xb4>
}
  i2c_master_reset(&i2c_master_instance);
    d86a:	4820      	ldr	r0, [pc, #128]	; (d8ec <edbg_eui_read_eui64+0x14c>)
    d86c:	4b26      	ldr	r3, [pc, #152]	; (d908 <edbg_eui_read_eui64+0x168>)
    d86e:	4798      	blx	r3
  if(random_mac_address || !(readbuf[0] ^ readbuf[1] ^ readbuf[2] ^ readbuf[3] ^ readbuf[4] ^ readbuf[5] ^ readbuf[6] ^ readbuf[7]))
    d870:	4a23      	ldr	r2, [pc, #140]	; (d900 <edbg_eui_read_eui64+0x160>)
    d872:	7813      	ldrb	r3, [r2, #0]
    d874:	7851      	ldrb	r1, [r2, #1]
    d876:	404b      	eors	r3, r1
    d878:	7891      	ldrb	r1, [r2, #2]
    d87a:	404b      	eors	r3, r1
    d87c:	78d1      	ldrb	r1, [r2, #3]
    d87e:	404b      	eors	r3, r1
    d880:	7911      	ldrb	r1, [r2, #4]
    d882:	404b      	eors	r3, r1
    d884:	7951      	ldrb	r1, [r2, #5]
    d886:	404b      	eors	r3, r1
    d888:	7991      	ldrb	r1, [r2, #6]
    d88a:	79d2      	ldrb	r2, [r2, #7]
    d88c:	404b      	eors	r3, r1
    d88e:	429a      	cmp	r2, r3
    d890:	d11f      	bne.n	d8d2 <edbg_eui_read_eui64+0x132>
    d892:	e008      	b.n	d8a6 <edbg_eui_read_eui64+0x106>
  packet.data = readbuf;
    d894:	4b1a      	ldr	r3, [pc, #104]	; (d900 <edbg_eui_read_eui64+0x160>)
    d896:	9301      	str	r3, [sp, #4]
  packet.data_length = sizeof(readbuf);
    d898:	2380      	movs	r3, #128	; 0x80
    d89a:	005b      	lsls	r3, r3, #1
    d89c:	466a      	mov	r2, sp
    d89e:	8053      	strh	r3, [r2, #2]
  i2c_master_reset(&i2c_master_instance);
    d8a0:	4812      	ldr	r0, [pc, #72]	; (d8ec <edbg_eui_read_eui64+0x14c>)
    d8a2:	4b19      	ldr	r3, [pc, #100]	; (d908 <edbg_eui_read_eui64+0x168>)
    d8a4:	4798      	blx	r3
  {
	  unsigned int seed;
	  seed = ((*S_NO_WORD0) ^ (*S_NO_WORD1) ^ (*S_NO_WORD2) ^ (*S_NO_WORD3));
    d8a6:	4b19      	ldr	r3, [pc, #100]	; (d90c <edbg_eui_read_eui64+0x16c>)
    d8a8:	6818      	ldr	r0, [r3, #0]
    d8aa:	4b19      	ldr	r3, [pc, #100]	; (d910 <edbg_eui_read_eui64+0x170>)
    d8ac:	681b      	ldr	r3, [r3, #0]
    d8ae:	4058      	eors	r0, r3
    d8b0:	4b18      	ldr	r3, [pc, #96]	; (d914 <edbg_eui_read_eui64+0x174>)
    d8b2:	681b      	ldr	r3, [r3, #0]
    d8b4:	4058      	eors	r0, r3
    d8b6:	4b18      	ldr	r3, [pc, #96]	; (d918 <edbg_eui_read_eui64+0x178>)
    d8b8:	681b      	ldr	r3, [r3, #0]
    d8ba:	4058      	eors	r0, r3
	  srand(seed);
    d8bc:	4b17      	ldr	r3, [pc, #92]	; (d91c <edbg_eui_read_eui64+0x17c>)
    d8be:	4798      	blx	r3
    d8c0:	4c0f      	ldr	r4, [pc, #60]	; (d900 <edbg_eui_read_eui64+0x160>)
    d8c2:	0026      	movs	r6, r4
    d8c4:	3608      	adds	r6, #8
	  //printf("\r\n Generating Random MAC \r\n");
	  for (uint8_t i = 0; i < 8; i++) {
		  *(readbuf+i) = rand();
    d8c6:	4d16      	ldr	r5, [pc, #88]	; (d920 <edbg_eui_read_eui64+0x180>)
    d8c8:	47a8      	blx	r5
    d8ca:	7020      	strb	r0, [r4, #0]
    d8cc:	3401      	adds	r4, #1
	  for (uint8_t i = 0; i < 8; i++) {
    d8ce:	42a6      	cmp	r6, r4
    d8d0:	d1fa      	bne.n	d8c8 <edbg_eui_read_eui64+0x128>
	  }
	  
  }
  return readbuf;
}
    d8d2:	480b      	ldr	r0, [pc, #44]	; (d900 <edbg_eui_read_eui64+0x160>)
    d8d4:	b010      	add	sp, #64	; 0x40
    d8d6:	bd70      	pop	{r4, r5, r6, pc}
  i2c_master_reset(&i2c_master_instance);
    d8d8:	4804      	ldr	r0, [pc, #16]	; (d8ec <edbg_eui_read_eui64+0x14c>)
    d8da:	4b0b      	ldr	r3, [pc, #44]	; (d908 <edbg_eui_read_eui64+0x168>)
    d8dc:	4798      	blx	r3
    d8de:	e7e2      	b.n	d8a6 <edbg_eui_read_eui64+0x106>
    d8e0:	00000d48 	.word	0x00000d48
    d8e4:	00100002 	.word	0x00100002
    d8e8:	00110002 	.word	0x00110002
    d8ec:	200021f8 	.word	0x200021f8
    d8f0:	42000c00 	.word	0x42000c00
    d8f4:	00006859 	.word	0x00006859
    d8f8:	00013484 	.word	0x00013484
    d8fc:	00006e71 	.word	0x00006e71
    d900:	200020f8 	.word	0x200020f8
    d904:	00006e5d 	.word	0x00006e5d
    d908:	00006b21 	.word	0x00006b21
    d90c:	0080a00c 	.word	0x0080a00c
    d910:	0080a040 	.word	0x0080a040
    d914:	0080a044 	.word	0x0080a044
    d918:	0080a048 	.word	0x0080a048
    d91c:	00011fed 	.word	0x00011fed
    d920:	00012049 	.word	0x00012049

0000d924 <nvm_init>:

	return STATUS_OK;
}

status_code_t nvm_init(mem_type_t mem)
{
    d924:	b500      	push	{lr}
    d926:	b083      	sub	sp, #12
	if (INT_FLASH == mem) {
    d928:	2800      	cmp	r0, #0
    d92a:	d110      	bne.n	d94e <nvm_init+0x2a>
	config->sleep_power_mode  = NVM_SLEEP_POWER_MODE_WAKEONACCESS;
    d92c:	2300      	movs	r3, #0
    d92e:	466a      	mov	r2, sp
    d930:	7013      	strb	r3, [r2, #0]
	config->wait_states       = NVMCTRL->CTRLB.bit.RWS;
    d932:	4a08      	ldr	r2, [pc, #32]	; (d954 <nvm_init+0x30>)
    d934:	6852      	ldr	r2, [r2, #4]
	config->disable_cache     = false;
    d936:	466a      	mov	r2, sp
    d938:	70d3      	strb	r3, [r2, #3]
	config->cache_readmode    = NVM_CACHE_READMODE_NO_MISS_PENALTY;
    d93a:	7113      	strb	r3, [r2, #4]
		struct nvm_config config;
		/* Get the default configuration */
		nvm_get_config_defaults(&config);

		/* Enable automatic page write mode */
		config.manual_page_write = false;
    d93c:	7053      	strb	r3, [r2, #1]

		/* Set wait state to 1 */
		config.wait_states = 2;
    d93e:	3302      	adds	r3, #2
    d940:	7093      	strb	r3, [r2, #2]

		/* Set the NVM configuration */
		nvm_set_config(&config);
    d942:	4668      	mov	r0, sp
    d944:	4b04      	ldr	r3, [pc, #16]	; (d958 <nvm_init+0x34>)
    d946:	4798      	blx	r3

		return STATUS_OK;
    d948:	2000      	movs	r0, #0
	}

	return ERR_INVALID_ARG;
}
    d94a:	b003      	add	sp, #12
    d94c:	bd00      	pop	{pc}
	return ERR_INVALID_ARG;
    d94e:	2008      	movs	r0, #8
    d950:	4240      	negs	r0, r0
    d952:	e7fa      	b.n	d94a <nvm_init+0x26>
    d954:	41004000 	.word	0x41004000
    d958:	000065a5 	.word	0x000065a5

0000d95c <sal_aes_wrrd>:
 * @param[in]  idata  AES block to be en/decrypted
 * @param[out] odata  Result of previous operation
 *                    (odata may be NULL or equal to idata)
 */
void sal_aes_wrrd(uint8_t *idata, uint8_t *odata)
{
    d95c:	b570      	push	{r4, r5, r6, lr}
    d95e:	0003      	movs	r3, r0
    d960:	000d      	movs	r5, r1
	 * Write data and start the operation.
	 * AES_MODE in aes_buf[0] and aes_buf[AES_BLOCKSIZE+1] as well as
	 * AES_REQUEST in aes_buf[AES_BLOCKSIZE+1]
	 * were set before in sal_aes_setup()
	 */
	memcpy(aes_buf + 1, idata, AES_BLOCKSIZE);
    d962:	4c14      	ldr	r4, [pc, #80]	; (d9b4 <sal_aes_wrrd+0x58>)
    d964:	1c60      	adds	r0, r4, #1
    d966:	2210      	movs	r2, #16
    d968:	0019      	movs	r1, r3
    d96a:	4b13      	ldr	r3, [pc, #76]	; (d9b8 <sal_aes_wrrd+0x5c>)
    d96c:	4798      	blx	r3

	/* trx_aes_wrrd() overwrites aes_buf, the last byte must be saved.
	**/
	save_cmd = aes_buf[AES_BLOCKSIZE + 1];
    d96e:	7c64      	ldrb	r4, [r4, #17]

	if (setup_flag) {
    d970:	4b12      	ldr	r3, [pc, #72]	; (d9bc <sal_aes_wrrd+0x60>)
    d972:	781b      	ldrb	r3, [r3, #0]
    d974:	2b00      	cmp	r3, #0
    d976:	d015      	beq.n	d9a4 <sal_aes_wrrd+0x48>
		trx_aes_wrrd((AES_BASE_ADDR + RG_AES_CTRL), aes_buf,
    d978:	2212      	movs	r2, #18
    d97a:	490e      	ldr	r1, [pc, #56]	; (d9b4 <sal_aes_wrrd+0x58>)
    d97c:	2083      	movs	r0, #131	; 0x83
    d97e:	4b10      	ldr	r3, [pc, #64]	; (d9c0 <sal_aes_wrrd+0x64>)
    d980:	4798      	blx	r3
				AES_BLOCKSIZE + 2);

		setup_flag = false;
    d982:	2200      	movs	r2, #0
    d984:	4b0d      	ldr	r3, [pc, #52]	; (d9bc <sal_aes_wrrd+0x60>)
    d986:	701a      	strb	r2, [r3, #0]
		trx_aes_wrrd((AES_BASE_ADDR + RG_AES_STATE_KEY_0),
				aes_buf + 1, AES_BLOCKSIZE + 1);
	}

	/* Restore the result. */
	if (odata != NULL) {
    d988:	2d00      	cmp	r5, #0
    d98a:	d005      	beq.n	d998 <sal_aes_wrrd+0x3c>
		memcpy(odata, aes_buf + 1, AES_BLOCKSIZE);
    d98c:	2210      	movs	r2, #16
    d98e:	4909      	ldr	r1, [pc, #36]	; (d9b4 <sal_aes_wrrd+0x58>)
    d990:	3101      	adds	r1, #1
    d992:	0028      	movs	r0, r5
    d994:	4b08      	ldr	r3, [pc, #32]	; (d9b8 <sal_aes_wrrd+0x5c>)
    d996:	4798      	blx	r3
	}

	aes_buf[AES_BLOCKSIZE + 1] = save_cmd;
    d998:	4b06      	ldr	r3, [pc, #24]	; (d9b4 <sal_aes_wrrd+0x58>)
    d99a:	745c      	strb	r4, [r3, #17]

	/* Wait for the operation to finish for 24 us. */
	delay_us(24);
    d99c:	2018      	movs	r0, #24
    d99e:	4b09      	ldr	r3, [pc, #36]	; (d9c4 <sal_aes_wrrd+0x68>)
    d9a0:	4798      	blx	r3
}
    d9a2:	bd70      	pop	{r4, r5, r6, pc}
		trx_aes_wrrd((AES_BASE_ADDR + RG_AES_STATE_KEY_0),
    d9a4:	2211      	movs	r2, #17
    d9a6:	4903      	ldr	r1, [pc, #12]	; (d9b4 <sal_aes_wrrd+0x58>)
    d9a8:	3101      	adds	r1, #1
    d9aa:	2084      	movs	r0, #132	; 0x84
    d9ac:	4b04      	ldr	r3, [pc, #16]	; (d9c0 <sal_aes_wrrd+0x64>)
    d9ae:	4798      	blx	r3
    d9b0:	e7ea      	b.n	d988 <sal_aes_wrrd+0x2c>
    d9b2:	46c0      	nop			; (mov r8, r8)
    d9b4:	20001c48 	.word	0x20001c48
    d9b8:	0001192b 	.word	0x0001192b
    d9bc:	20001c7c 	.word	0x20001c7c
    d9c0:	0000e3b9 	.word	0x0000e3b9
    d9c4:	00006239 	.word	0x00006239

0000d9c8 <sal_aes_setup>:
{
    d9c8:	b5f0      	push	{r4, r5, r6, r7, lr}
    d9ca:	46c6      	mov	lr, r8
    d9cc:	b500      	push	{lr}
    d9ce:	b084      	sub	sp, #16
    d9d0:	0005      	movs	r5, r0
    d9d2:	000e      	movs	r6, r1
    d9d4:	0014      	movs	r4, r2
	if (key != NULL) {
    d9d6:	2800      	cmp	r0, #0
    d9d8:	d017      	beq.n	da0a <sal_aes_setup+0x42>
		dec_initialized = false;
    d9da:	2200      	movs	r2, #0
    d9dc:	4b3e      	ldr	r3, [pc, #248]	; (dad8 <sal_aes_setup+0x110>)
    d9de:	701a      	strb	r2, [r3, #0]
		last_dir = AES_DIR_VOID;
    d9e0:	3202      	adds	r2, #2
    d9e2:	4b3e      	ldr	r3, [pc, #248]	; (dadc <sal_aes_setup+0x114>)
    d9e4:	701a      	strb	r2, [r3, #0]
		memcpy(enc_key, key, AES_KEYSIZE);
    d9e6:	320e      	adds	r2, #14
    d9e8:	0001      	movs	r1, r0
    d9ea:	483d      	ldr	r0, [pc, #244]	; (dae0 <sal_aes_setup+0x118>)
    d9ec:	4b3d      	ldr	r3, [pc, #244]	; (dae4 <sal_aes_setup+0x11c>)
    d9ee:	4698      	mov	r8, r3
    d9f0:	4798      	blx	r3
		aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    d9f2:	4f3d      	ldr	r7, [pc, #244]	; (dae8 <sal_aes_setup+0x120>)
    d9f4:	2310      	movs	r3, #16
    d9f6:	703b      	strb	r3, [r7, #0]
		memcpy(aes_buf + 1, key, AES_KEYSIZE);
    d9f8:	1c78      	adds	r0, r7, #1
    d9fa:	2210      	movs	r2, #16
    d9fc:	0029      	movs	r1, r5
    d9fe:	47c0      	blx	r8
		trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL), aes_buf,
    da00:	2211      	movs	r2, #17
    da02:	0039      	movs	r1, r7
    da04:	2083      	movs	r0, #131	; 0x83
    da06:	4b39      	ldr	r3, [pc, #228]	; (daec <sal_aes_setup+0x124>)
    da08:	4798      	blx	r3
	switch (dir) {
    da0a:	2c00      	cmp	r4, #0
    da0c:	d003      	beq.n	da16 <sal_aes_setup+0x4e>
    da0e:	2c01      	cmp	r4, #1
    da10:	d02f      	beq.n	da72 <sal_aes_setup+0xaa>
		return false;
    da12:	2000      	movs	r0, #0
    da14:	e01b      	b.n	da4e <sal_aes_setup+0x86>
		if (last_dir == AES_DIR_DECRYPT) {
    da16:	4b31      	ldr	r3, [pc, #196]	; (dadc <sal_aes_setup+0x114>)
    da18:	781b      	ldrb	r3, [r3, #0]
    da1a:	2b01      	cmp	r3, #1
    da1c:	d01b      	beq.n	da56 <sal_aes_setup+0x8e>
	last_dir = dir;
    da1e:	4b2f      	ldr	r3, [pc, #188]	; (dadc <sal_aes_setup+0x114>)
    da20:	701c      	strb	r4, [r3, #0]
	switch (enc_mode) {
    da22:	2e00      	cmp	r6, #0
    da24:	d002      	beq.n	da2c <sal_aes_setup+0x64>
		return (false);
    da26:	2000      	movs	r0, #0
	switch (enc_mode) {
    da28:	2e02      	cmp	r6, #2
    da2a:	d110      	bne.n	da4e <sal_aes_setup+0x86>
		aes_buf[0] = SR_MASK(SR_AES_MODE, enc_mode) |
    da2c:	0136      	lsls	r6, r6, #4
    da2e:	2370      	movs	r3, #112	; 0x70
    da30:	401e      	ands	r6, r3
				SR_MASK(SR_AES_DIR, dir);
    da32:	00e4      	lsls	r4, r4, #3
    da34:	3b68      	subs	r3, #104	; 0x68
    da36:	401c      	ands	r4, r3
		aes_buf[0] = SR_MASK(SR_AES_MODE, enc_mode) |
    da38:	4334      	orrs	r4, r6
    da3a:	4b2b      	ldr	r3, [pc, #172]	; (dae8 <sal_aes_setup+0x120>)
    da3c:	701c      	strb	r4, [r3, #0]
				SR_MASK(SR_AES_DIR, dir) |
    da3e:	2680      	movs	r6, #128	; 0x80
    da40:	4276      	negs	r6, r6
    da42:	4334      	orrs	r4, r6
		aes_buf[AES_BLOCKSIZE + 1] = SR_MASK(SR_AES_MODE, enc_mode) |
    da44:	745c      	strb	r4, [r3, #17]
	setup_flag = true;
    da46:	2201      	movs	r2, #1
    da48:	4b29      	ldr	r3, [pc, #164]	; (daf0 <sal_aes_setup+0x128>)
    da4a:	701a      	strb	r2, [r3, #0]
	return (true);
    da4c:	2001      	movs	r0, #1
}
    da4e:	b004      	add	sp, #16
    da50:	bc04      	pop	{r2}
    da52:	4690      	mov	r8, r2
    da54:	bdf0      	pop	{r4, r5, r6, r7, pc}
			aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    da56:	4d24      	ldr	r5, [pc, #144]	; (dae8 <sal_aes_setup+0x120>)
    da58:	330f      	adds	r3, #15
    da5a:	702b      	strb	r3, [r5, #0]
			memcpy(aes_buf + 1, enc_key, AES_KEYSIZE);
    da5c:	1c68      	adds	r0, r5, #1
    da5e:	2210      	movs	r2, #16
    da60:	491f      	ldr	r1, [pc, #124]	; (dae0 <sal_aes_setup+0x118>)
    da62:	4b20      	ldr	r3, [pc, #128]	; (dae4 <sal_aes_setup+0x11c>)
    da64:	4798      	blx	r3
			trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL),
    da66:	2211      	movs	r2, #17
    da68:	0029      	movs	r1, r5
    da6a:	2083      	movs	r0, #131	; 0x83
    da6c:	4b1f      	ldr	r3, [pc, #124]	; (daec <sal_aes_setup+0x124>)
    da6e:	4798      	blx	r3
    da70:	e7d5      	b.n	da1e <sal_aes_setup+0x56>
		if (last_dir != AES_DIR_DECRYPT) {
    da72:	4b1a      	ldr	r3, [pc, #104]	; (dadc <sal_aes_setup+0x114>)
    da74:	781b      	ldrb	r3, [r3, #0]
    da76:	2b01      	cmp	r3, #1
    da78:	d0d1      	beq.n	da1e <sal_aes_setup+0x56>
			aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    da7a:	2210      	movs	r2, #16
    da7c:	4b1a      	ldr	r3, [pc, #104]	; (dae8 <sal_aes_setup+0x120>)
    da7e:	701a      	strb	r2, [r3, #0]
			if (!dec_initialized) {
    da80:	4b15      	ldr	r3, [pc, #84]	; (dad8 <sal_aes_setup+0x110>)
    da82:	781b      	ldrb	r3, [r3, #0]
    da84:	2b00      	cmp	r3, #0
    da86:	d00e      	beq.n	daa6 <sal_aes_setup+0xde>
			memcpy(aes_buf + 1, dec_key, AES_KEYSIZE);
    da88:	4d17      	ldr	r5, [pc, #92]	; (dae8 <sal_aes_setup+0x120>)
    da8a:	1c68      	adds	r0, r5, #1
    da8c:	2210      	movs	r2, #16
    da8e:	4919      	ldr	r1, [pc, #100]	; (daf4 <sal_aes_setup+0x12c>)
    da90:	4b14      	ldr	r3, [pc, #80]	; (dae4 <sal_aes_setup+0x11c>)
    da92:	4798      	blx	r3
			trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL),
    da94:	2211      	movs	r2, #17
    da96:	0029      	movs	r1, r5
    da98:	2083      	movs	r0, #131	; 0x83
    da9a:	4b14      	ldr	r3, [pc, #80]	; (daec <sal_aes_setup+0x124>)
    da9c:	4798      	blx	r3
			dec_initialized = true;
    da9e:	4b0e      	ldr	r3, [pc, #56]	; (dad8 <sal_aes_setup+0x110>)
    daa0:	2201      	movs	r2, #1
    daa2:	701a      	strb	r2, [r3, #0]
    daa4:	e7bb      	b.n	da1e <sal_aes_setup+0x56>
				aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_ECB);
    daa6:	4d10      	ldr	r5, [pc, #64]	; (dae8 <sal_aes_setup+0x120>)
    daa8:	702b      	strb	r3, [r5, #0]
				aes_buf[AES_BLOCKSIZE + 1] = SR_MASK(
    daaa:	3380      	adds	r3, #128	; 0x80
    daac:	746b      	strb	r3, [r5, #17]
				setup_flag = true; /* Needed in sal_aes_wrrd().
    daae:	3a0f      	subs	r2, #15
    dab0:	4b0f      	ldr	r3, [pc, #60]	; (daf0 <sal_aes_setup+0x128>)
    dab2:	701a      	strb	r2, [r3, #0]
				sal_aes_wrrd(dummy, NULL);
    dab4:	2100      	movs	r1, #0
    dab6:	4668      	mov	r0, sp
    dab8:	4b0f      	ldr	r3, [pc, #60]	; (daf8 <sal_aes_setup+0x130>)
    daba:	4798      	blx	r3
				aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    dabc:	2310      	movs	r3, #16
    dabe:	702b      	strb	r3, [r5, #0]
				trx_sram_write(
    dac0:	2201      	movs	r2, #1
    dac2:	0029      	movs	r1, r5
    dac4:	2083      	movs	r0, #131	; 0x83
    dac6:	4b09      	ldr	r3, [pc, #36]	; (daec <sal_aes_setup+0x124>)
    dac8:	4798      	blx	r3
				trx_sram_read((AES_BASE_ADDR +
    daca:	2210      	movs	r2, #16
    dacc:	4909      	ldr	r1, [pc, #36]	; (daf4 <sal_aes_setup+0x12c>)
    dace:	2084      	movs	r0, #132	; 0x84
    dad0:	4b0a      	ldr	r3, [pc, #40]	; (dafc <sal_aes_setup+0x134>)
    dad2:	4798      	blx	r3
    dad4:	e7d8      	b.n	da88 <sal_aes_setup+0xc0>
    dad6:	46c0      	nop			; (mov r8, r8)
    dad8:	20001c5a 	.word	0x20001c5a
    dadc:	2000001e 	.word	0x2000001e
    dae0:	20001c6c 	.word	0x20001c6c
    dae4:	0001192b 	.word	0x0001192b
    dae8:	20001c48 	.word	0x20001c48
    daec:	0000e0c5 	.word	0x0000e0c5
    daf0:	20001c7c 	.word	0x20001c7c
    daf4:	20001c5c 	.word	0x20001c5c
    daf8:	0000d95d 	.word	0x0000d95d
    dafc:	0000e231 	.word	0x0000e231

0000db00 <sal_aes_read>:
 * of a series of sal_aes_wrrd() calls.
 *
 * @param[out] data     - result of previous operation
 */
void sal_aes_read(uint8_t *data)
{
    db00:	b510      	push	{r4, lr}
    db02:	0001      	movs	r1, r0
	trx_sram_read((AES_BASE_ADDR + RG_AES_STATE_KEY_0), data,
    db04:	2210      	movs	r2, #16
    db06:	2084      	movs	r0, #132	; 0x84
    db08:	4b01      	ldr	r3, [pc, #4]	; (db10 <sal_aes_read+0x10>)
    db0a:	4798      	blx	r3
			AES_BLOCKSIZE);
}
    db0c:	bd10      	pop	{r4, pc}
    db0e:	46c0      	nop			; (mov r8, r8)
    db10:	0000e231 	.word	0x0000e231

0000db14 <AT86RFX_ISR>:
void AT86RFX_ISR(void)
#else
AT86RFX_ISR()
#endif

{
    db14:	b510      	push	{r4, lr}
	eic_module->INTFLAG.reg = eic_mask;
    db16:	2201      	movs	r2, #1
    db18:	4b03      	ldr	r3, [pc, #12]	; (db28 <AT86RFX_ISR+0x14>)
    db1a:	611a      	str	r2, [r3, #16]
	/*Clearing the RF interrupt*/
	trx_irq_flag_clr();
  	/*Calling the interrupt routines*/
	if (irq_hdl_trx) {
    db1c:	4b03      	ldr	r3, [pc, #12]	; (db2c <AT86RFX_ISR+0x18>)
    db1e:	681b      	ldr	r3, [r3, #0]
    db20:	2b00      	cmp	r3, #0
    db22:	d000      	beq.n	db26 <AT86RFX_ISR+0x12>
		irq_hdl_trx();
    db24:	4798      	blx	r3
	}
}
    db26:	bd10      	pop	{r4, pc}
    db28:	40001800 	.word	0x40001800
    db2c:	20001c80 	.word	0x20001c80

0000db30 <trx_spi_init>:

void trx_spi_init(void)
{
    db30:	b530      	push	{r4, r5, lr}
    db32:	b085      	sub	sp, #20
	config->address_enabled = false;
    db34:	4a34      	ldr	r2, [pc, #208]	; (dc08 <trx_spi_init+0xd8>)
    db36:	2300      	movs	r3, #0
    db38:	7053      	strb	r3, [r2, #1]
	config->address         = 0;
    db3a:	7093      	strb	r3, [r2, #2]
	/* Initialize SPI in master mode to access the transceiver */
#if SAMD || SAMR21 || SAML21 || SAMR30
	spi_slave_inst_get_config_defaults(&slave_dev_config);
	slave_dev_config.ss_pin = AT86RFX_SPI_CS;
    db3c:	213f      	movs	r1, #63	; 0x3f
    db3e:	7011      	strb	r1, [r2, #0]
	slave->ss_pin          = config->ss_pin;
    db40:	4c32      	ldr	r4, [pc, #200]	; (dc0c <trx_spi_init+0xdc>)
    db42:	7021      	strb	r1, [r4, #0]
	slave->address_enabled = config->address_enabled;
    db44:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
    db46:	70a3      	strb	r3, [r4, #2]
	config->input_pull = PORT_PIN_PULL_UP;
    db48:	2201      	movs	r2, #1
    db4a:	4669      	mov	r1, sp
    db4c:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
    db4e:	708b      	strb	r3, [r1, #2]
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    db50:	700a      	strb	r2, [r1, #0]
	port_pin_set_config(slave->ss_pin, &pin_conf);
    db52:	203f      	movs	r0, #63	; 0x3f
    db54:	4b2e      	ldr	r3, [pc, #184]	; (dc10 <trx_spi_init+0xe0>)
    db56:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
    db58:	7822      	ldrb	r2, [r4, #0]
	if (port_index < PORT_INST_NUM) {
    db5a:	09d1      	lsrs	r1, r2, #7
		return NULL;
    db5c:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    db5e:	2900      	cmp	r1, #0
    db60:	d104      	bne.n	db6c <trx_spi_init+0x3c>
		return &(ports[port_index]->Group[group_index]);
    db62:	0953      	lsrs	r3, r2, #5
    db64:	01db      	lsls	r3, r3, #7
    db66:	492b      	ldr	r1, [pc, #172]	; (dc14 <trx_spi_init+0xe4>)
    db68:	468c      	mov	ip, r1
    db6a:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    db6c:	211f      	movs	r1, #31
    db6e:	4011      	ands	r1, r2
    db70:	2201      	movs	r2, #1
    db72:	0010      	movs	r0, r2
    db74:	4088      	lsls	r0, r1
		port_base->OUTSET.reg = pin_mask;
    db76:	6198      	str	r0, [r3, #24]
	config->mode             = SPI_MODE_MASTER;
    db78:	4c27      	ldr	r4, [pc, #156]	; (dc18 <trx_spi_init+0xe8>)
    db7a:	7022      	strb	r2, [r4, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    db7c:	2300      	movs	r3, #0
    db7e:	6063      	str	r3, [r4, #4]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
    db80:	60a3      	str	r3, [r4, #8]
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    db82:	7423      	strb	r3, [r4, #16]
	config->run_in_standby   = false;
    db84:	7463      	strb	r3, [r4, #17]
	config->receiver_enable  = true;
    db86:	74a2      	strb	r2, [r4, #18]
	config->select_slave_low_detect_enable= true;
    db88:	74e2      	strb	r2, [r4, #19]
	config->master_slave_select_enable= false;
    db8a:	7523      	strb	r3, [r4, #20]
	config->generator_source = GCLK_GENERATOR_0;
    db8c:	3223      	adds	r2, #35	; 0x23
    db8e:	54a3      	strb	r3, [r4, r2]
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    db90:	0020      	movs	r0, r4
    db92:	3018      	adds	r0, #24
    db94:	3a18      	subs	r2, #24
    db96:	2100      	movs	r1, #0
    db98:	4b20      	ldr	r3, [pc, #128]	; (dc1c <trx_spi_init+0xec>)
    db9a:	4798      	blx	r3
	spi_attach_slave(&slave, &slave_dev_config);
	spi_get_config_defaults(&config);
	config.mux_setting = AT86RFX_SPI_SERCOM_MUX_SETTING;
    db9c:	2380      	movs	r3, #128	; 0x80
    db9e:	025b      	lsls	r3, r3, #9
    dba0:	60e3      	str	r3, [r4, #12]
	config.mode_specific.master.baudrate = AT86RFX_SPI_BAUDRATE;
    dba2:	4b1f      	ldr	r3, [pc, #124]	; (dc20 <trx_spi_init+0xf0>)
    dba4:	61a3      	str	r3, [r4, #24]
	config.pinmux_pad0 = AT86RFX_SPI_SERCOM_PINMUX_PAD0;
    dba6:	4b1f      	ldr	r3, [pc, #124]	; (dc24 <trx_spi_init+0xf4>)
    dba8:	62a3      	str	r3, [r4, #40]	; 0x28
	config.pinmux_pad1 = AT86RFX_SPI_SERCOM_PINMUX_PAD1;
    dbaa:	2301      	movs	r3, #1
    dbac:	425b      	negs	r3, r3
    dbae:	62e3      	str	r3, [r4, #44]	; 0x2c
	config.pinmux_pad2 = AT86RFX_SPI_SERCOM_PINMUX_PAD2;
    dbb0:	4b1d      	ldr	r3, [pc, #116]	; (dc28 <trx_spi_init+0xf8>)
    dbb2:	6323      	str	r3, [r4, #48]	; 0x30
	config.pinmux_pad3 = AT86RFX_SPI_SERCOM_PINMUX_PAD3;
    dbb4:	4b1d      	ldr	r3, [pc, #116]	; (dc2c <trx_spi_init+0xfc>)
    dbb6:	6363      	str	r3, [r4, #52]	; 0x34
	spi_init(&master, AT86RFX_SPI, &config);
    dbb8:	4d1d      	ldr	r5, [pc, #116]	; (dc30 <trx_spi_init+0x100>)
    dbba:	0022      	movs	r2, r4
    dbbc:	491d      	ldr	r1, [pc, #116]	; (dc34 <trx_spi_init+0x104>)
    dbbe:	0028      	movs	r0, r5
    dbc0:	4b1d      	ldr	r3, [pc, #116]	; (dc38 <trx_spi_init+0x108>)
    dbc2:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    dbc4:	682a      	ldr	r2, [r5, #0]
	return (spi_module->SYNCBUSY.reg);
    dbc6:	69d3      	ldr	r3, [r2, #28]
	while (spi_is_syncing(module)) {
    dbc8:	2b00      	cmp	r3, #0
    dbca:	d1fc      	bne.n	dbc6 <trx_spi_init+0x96>
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    dbcc:	6813      	ldr	r3, [r2, #0]
    dbce:	2502      	movs	r5, #2
    dbd0:	432b      	orrs	r3, r5
    dbd2:	6013      	str	r3, [r2, #0]
	spi_enable(&master);

	struct extint_chan_conf eint_chan_conf;
	extint_chan_get_config_defaults(&eint_chan_conf);
    dbd4:	ac01      	add	r4, sp, #4
    dbd6:	0020      	movs	r0, r4
    dbd8:	4b18      	ldr	r3, [pc, #96]	; (dc3c <trx_spi_init+0x10c>)
    dbda:	4798      	blx	r3
	eint_chan_conf.gpio_pin = AT86RFX_IRQ_PIN;
    dbdc:	2320      	movs	r3, #32
    dbde:	9301      	str	r3, [sp, #4]
	eint_chan_conf.gpio_pin_mux = AT86RFX_IRQ_PINMUX;
    dbe0:	2380      	movs	r3, #128	; 0x80
    dbe2:	039b      	lsls	r3, r3, #14
    dbe4:	6063      	str	r3, [r4, #4]
	eint_chan_conf.gpio_pin_pull      = EXTINT_PULL_DOWN;
    dbe6:	7225      	strb	r5, [r4, #8]
	#if (SAML21 || SAMR30)
	eint_chan_conf.enable_async_edge_detection = false;
	#else
	eint_chan_conf.wake_if_sleeping    = true;
    dbe8:	2301      	movs	r3, #1
    dbea:	7263      	strb	r3, [r4, #9]
	#endif
	eint_chan_conf.filter_input_signal = false;
    dbec:	2200      	movs	r2, #0
    dbee:	72a2      	strb	r2, [r4, #10]
	eint_chan_conf.detection_criteria  = EXTINT_DETECT_RISING;
    dbf0:	72e3      	strb	r3, [r4, #11]
	extint_chan_set_config(AT86RFX_IRQ_CHAN, &eint_chan_conf);
    dbf2:	0021      	movs	r1, r4
    dbf4:	2000      	movs	r0, #0
    dbf6:	4b12      	ldr	r3, [pc, #72]	; (dc40 <trx_spi_init+0x110>)
    dbf8:	4798      	blx	r3
	extint_register_callback(AT86RFX_ISR, AT86RFX_IRQ_CHAN,
    dbfa:	2200      	movs	r2, #0
    dbfc:	2100      	movs	r1, #0
    dbfe:	4811      	ldr	r0, [pc, #68]	; (dc44 <trx_spi_init+0x114>)
    dc00:	4b11      	ldr	r3, [pc, #68]	; (dc48 <trx_spi_init+0x118>)
    dc02:	4798      	blx	r3
	spi_master_setup_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE, SPI_MODE_0,
			AT86RFX_SPI_BAUDRATE, 0);
	spi_enable(AT86RFX_SPI);
	AT86RFX_INTC_INIT();
#endif
}
    dc04:	b005      	add	sp, #20
    dc06:	bd30      	pop	{r4, r5, pc}
    dc08:	20002208 	.word	0x20002208
    dc0c:	2000220c 	.word	0x2000220c
    dc10:	000067d1 	.word	0x000067d1
    dc14:	41004400 	.word	0x41004400
    dc18:	20002210 	.word	0x20002210
    dc1c:	0001193d 	.word	0x0001193d
    dc20:	003d0900 	.word	0x003d0900
    dc24:	00530005 	.word	0x00530005
    dc28:	003e0005 	.word	0x003e0005
    dc2c:	00520005 	.word	0x00520005
    dc30:	20002248 	.word	0x20002248
    dc34:	42001800 	.word	0x42001800
    dc38:	000072c9 	.word	0x000072c9
    dc3c:	00006519 	.word	0x00006519
    dc40:	0000652d 	.word	0x0000652d
    dc44:	0000db15 	.word	0x0000db15
    dc48:	000063d5 	.word	0x000063d5

0000dc4c <PhyReset>:

void PhyReset(void)
{
    dc4c:	b570      	push	{r4, r5, r6, lr}
    dc4e:	4c08      	ldr	r4, [pc, #32]	; (dc70 <PhyReset+0x24>)
    dc50:	2580      	movs	r5, #128	; 0x80
    dc52:	022d      	lsls	r5, r5, #8
    dc54:	61a5      	str	r5, [r4, #24]
		port_base->OUTCLR.reg = pin_mask;
    dc56:	2280      	movs	r2, #128	; 0x80
    dc58:	0352      	lsls	r2, r2, #13
    dc5a:	4b06      	ldr	r3, [pc, #24]	; (dc74 <PhyReset+0x28>)
    dc5c:	615a      	str	r2, [r3, #20]
	/* Ensure control lines have correct levels. */
	RST_HIGH();
	SLP_TR_LOW();

	/* Wait typical time of timer TR1. */
	delay_us(330);
    dc5e:	20a5      	movs	r0, #165	; 0xa5
    dc60:	0040      	lsls	r0, r0, #1
    dc62:	4e05      	ldr	r6, [pc, #20]	; (dc78 <PhyReset+0x2c>)
    dc64:	47b0      	blx	r6
    dc66:	6165      	str	r5, [r4, #20]

	RST_LOW();
	delay_us(10);
    dc68:	200a      	movs	r0, #10
    dc6a:	47b0      	blx	r6
		port_base->OUTSET.reg = pin_mask;
    dc6c:	61a5      	str	r5, [r4, #24]
	RST_HIGH();
}
    dc6e:	bd70      	pop	{r4, r5, r6, pc}
    dc70:	41004480 	.word	0x41004480
    dc74:	41004400 	.word	0x41004400
    dc78:	00006239 	.word	0x00006239

0000dc7c <trx_reg_read>:

uint8_t trx_reg_read(uint8_t addr)
{
    dc7c:	b570      	push	{r4, r5, r6, lr}
    dc7e:	b082      	sub	sp, #8
    dc80:	0005      	movs	r5, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
    dc82:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    dc86:	425a      	negs	r2, r3
    dc88:	4153      	adcs	r3, r2
    dc8a:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    dc8c:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
    dc8e:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    dc92:	2200      	movs	r2, #0
    dc94:	4b33      	ldr	r3, [pc, #204]	; (dd64 <trx_reg_read+0xe8>)
    dc96:	701a      	strb	r2, [r3, #0]
	return flags;
    dc98:	9c01      	ldr	r4, [sp, #4]
	/* Prepare the command byte */
	addr |= READ_ACCESS_COMMAND;

#if SAMD || SAMR21 || SAML21 || SAMR30
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    dc9a:	4e33      	ldr	r6, [pc, #204]	; (dd68 <trx_reg_read+0xec>)
    dc9c:	3201      	adds	r2, #1
    dc9e:	4933      	ldr	r1, [pc, #204]	; (dd6c <trx_reg_read+0xf0>)
    dca0:	0030      	movs	r0, r6
    dca2:	4b33      	ldr	r3, [pc, #204]	; (dd70 <trx_reg_read+0xf4>)
    dca4:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    dca6:	6833      	ldr	r3, [r6, #0]

	/* Send the Read command byte */
	while (!spi_is_ready_to_write(&master)) {
    dca8:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    dcaa:	7e1a      	ldrb	r2, [r3, #24]
    dcac:	420a      	tst	r2, r1
    dcae:	d0fc      	beq.n	dcaa <trx_reg_read+0x2e>
    dcb0:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    dcb2:	07d2      	lsls	r2, r2, #31
    dcb4:	d502      	bpl.n	dcbc <trx_reg_read+0x40>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    dcb6:	2280      	movs	r2, #128	; 0x80
    dcb8:	4315      	orrs	r5, r2
    dcba:	629d      	str	r5, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    dcbc:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    dcbe:	7e1a      	ldrb	r2, [r3, #24]
    dcc0:	420a      	tst	r2, r1
    dcc2:	d0fc      	beq.n	dcbe <trx_reg_read+0x42>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    dcc4:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    dcc6:	7e1a      	ldrb	r2, [r3, #24]
    dcc8:	420a      	tst	r2, r1
    dcca:	d0fc      	beq.n	dcc6 <trx_reg_read+0x4a>
    dccc:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    dcce:	0752      	lsls	r2, r2, #29
    dcd0:	d50c      	bpl.n	dcec <trx_reg_read+0x70>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    dcd2:	8b5a      	ldrh	r2, [r3, #26]
    dcd4:	0752      	lsls	r2, r2, #29
    dcd6:	d501      	bpl.n	dcdc <trx_reg_read+0x60>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    dcd8:	2204      	movs	r2, #4
    dcda:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    dcdc:	4a22      	ldr	r2, [pc, #136]	; (dd68 <trx_reg_read+0xec>)
    dcde:	7992      	ldrb	r2, [r2, #6]
    dce0:	2a01      	cmp	r2, #1
    dce2:	d034      	beq.n	dd4e <trx_reg_read+0xd2>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    dce4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    dce6:	b2d2      	uxtb	r2, r2
    dce8:	4922      	ldr	r1, [pc, #136]	; (dd74 <trx_reg_read+0xf8>)
    dcea:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	while (!spi_is_ready_to_write(&master)) {
    dcec:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    dcee:	7e1a      	ldrb	r2, [r3, #24]
    dcf0:	420a      	tst	r2, r1
    dcf2:	d0fc      	beq.n	dcee <trx_reg_read+0x72>
    dcf4:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    dcf6:	07d2      	lsls	r2, r2, #31
    dcf8:	d501      	bpl.n	dcfe <trx_reg_read+0x82>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    dcfa:	2200      	movs	r2, #0
    dcfc:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, 0);
	while (!spi_is_write_complete(&master)) {
    dcfe:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    dd00:	7e1a      	ldrb	r2, [r3, #24]
    dd02:	420a      	tst	r2, r1
    dd04:	d0fc      	beq.n	dd00 <trx_reg_read+0x84>
	}
	while (!spi_is_ready_to_read(&master)) {
    dd06:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    dd08:	7e1a      	ldrb	r2, [r3, #24]
    dd0a:	420a      	tst	r2, r1
    dd0c:	d0fc      	beq.n	dd08 <trx_reg_read+0x8c>
    dd0e:	7e1a      	ldrb	r2, [r3, #24]
	uint16_t register_value = 0;
    dd10:	2500      	movs	r5, #0
	if (!spi_is_ready_to_read(module)) {
    dd12:	0752      	lsls	r2, r2, #29
    dd14:	d50a      	bpl.n	dd2c <trx_reg_read+0xb0>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    dd16:	8b5a      	ldrh	r2, [r3, #26]
    dd18:	0752      	lsls	r2, r2, #29
    dd1a:	d501      	bpl.n	dd20 <trx_reg_read+0xa4>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    dd1c:	2204      	movs	r2, #4
    dd1e:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    dd20:	4a11      	ldr	r2, [pc, #68]	; (dd68 <trx_reg_read+0xec>)
    dd22:	7992      	ldrb	r2, [r2, #6]
    dd24:	2a01      	cmp	r2, #1
    dd26:	d018      	beq.n	dd5a <trx_reg_read+0xde>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    dd28:	6a9d      	ldr	r5, [r3, #40]	; 0x28
    dd2a:	b2ed      	uxtb	r5, r5
	}
	spi_read(&master, &register_value);

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    dd2c:	2200      	movs	r2, #0
    dd2e:	490f      	ldr	r1, [pc, #60]	; (dd6c <trx_reg_read+0xf0>)
    dd30:	480d      	ldr	r0, [pc, #52]	; (dd68 <trx_reg_read+0xec>)
    dd32:	4b0f      	ldr	r3, [pc, #60]	; (dd70 <trx_reg_read+0xf4>)
    dd34:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    dd36:	23ff      	movs	r3, #255	; 0xff
    dd38:	4223      	tst	r3, r4
    dd3a:	d005      	beq.n	dd48 <trx_reg_read+0xcc>
		cpu_irq_enable();
    dd3c:	2201      	movs	r2, #1
    dd3e:	4b09      	ldr	r3, [pc, #36]	; (dd64 <trx_reg_read+0xe8>)
    dd40:	701a      	strb	r2, [r3, #0]
    dd42:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    dd46:	b662      	cpsie	i

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();

	return register_value;
    dd48:	b2e8      	uxtb	r0, r5
}
    dd4a:	b002      	add	sp, #8
    dd4c:	bd70      	pop	{r4, r5, r6, pc}
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    dd4e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    dd50:	05d2      	lsls	r2, r2, #23
    dd52:	0dd2      	lsrs	r2, r2, #23
    dd54:	4907      	ldr	r1, [pc, #28]	; (dd74 <trx_reg_read+0xf8>)
    dd56:	800a      	strh	r2, [r1, #0]
    dd58:	e7c8      	b.n	dcec <trx_reg_read+0x70>
    dd5a:	6a9d      	ldr	r5, [r3, #40]	; 0x28
    dd5c:	05ed      	lsls	r5, r5, #23
    dd5e:	0ded      	lsrs	r5, r5, #23
    dd60:	e7e4      	b.n	dd2c <trx_reg_read+0xb0>
    dd62:	46c0      	nop			; (mov r8, r8)
    dd64:	20000008 	.word	0x20000008
    dd68:	20002248 	.word	0x20002248
    dd6c:	2000220c 	.word	0x2000220c
    dd70:	0000758d 	.word	0x0000758d
    dd74:	20002204 	.word	0x20002204

0000dd78 <trx_reg_write>:

void trx_reg_write(uint8_t addr, uint8_t data)
{
    dd78:	b5f0      	push	{r4, r5, r6, r7, lr}
    dd7a:	b083      	sub	sp, #12
    dd7c:	0006      	movs	r6, r0
    dd7e:	000c      	movs	r4, r1
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
    dd80:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    dd84:	425a      	negs	r2, r3
    dd86:	4153      	adcs	r3, r2
    dd88:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    dd8a:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
    dd8c:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    dd90:	2200      	movs	r2, #0
    dd92:	4b34      	ldr	r3, [pc, #208]	; (de64 <trx_reg_write+0xec>)
    dd94:	701a      	strb	r2, [r3, #0]
	return flags;
    dd96:	9d01      	ldr	r5, [sp, #4]
	/* Prepare the command byte */
	addr |= WRITE_ACCESS_COMMAND;

#if SAMD || SAMR21 || SAML21 || SAMR30
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    dd98:	4f33      	ldr	r7, [pc, #204]	; (de68 <trx_reg_write+0xf0>)
    dd9a:	3201      	adds	r2, #1
    dd9c:	4933      	ldr	r1, [pc, #204]	; (de6c <trx_reg_write+0xf4>)
    dd9e:	0038      	movs	r0, r7
    dda0:	4b33      	ldr	r3, [pc, #204]	; (de70 <trx_reg_write+0xf8>)
    dda2:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    dda4:	683b      	ldr	r3, [r7, #0]

	/* Send the Read command byte */
	while (!spi_is_ready_to_write(&master)) {
    dda6:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    dda8:	7e1a      	ldrb	r2, [r3, #24]
    ddaa:	420a      	tst	r2, r1
    ddac:	d0fc      	beq.n	dda8 <trx_reg_write+0x30>
    ddae:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    ddb0:	07d2      	lsls	r2, r2, #31
    ddb2:	d502      	bpl.n	ddba <trx_reg_write+0x42>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    ddb4:	22c0      	movs	r2, #192	; 0xc0
    ddb6:	4316      	orrs	r6, r2
    ddb8:	629e      	str	r6, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    ddba:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    ddbc:	7e1a      	ldrb	r2, [r3, #24]
    ddbe:	420a      	tst	r2, r1
    ddc0:	d0fc      	beq.n	ddbc <trx_reg_write+0x44>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    ddc2:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    ddc4:	7e1a      	ldrb	r2, [r3, #24]
    ddc6:	420a      	tst	r2, r1
    ddc8:	d0fc      	beq.n	ddc4 <trx_reg_write+0x4c>
    ddca:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    ddcc:	0752      	lsls	r2, r2, #29
    ddce:	d50c      	bpl.n	ddea <trx_reg_write+0x72>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    ddd0:	8b5a      	ldrh	r2, [r3, #26]
    ddd2:	0752      	lsls	r2, r2, #29
    ddd4:	d501      	bpl.n	ddda <trx_reg_write+0x62>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    ddd6:	2204      	movs	r2, #4
    ddd8:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    ddda:	4a23      	ldr	r2, [pc, #140]	; (de68 <trx_reg_write+0xf0>)
    dddc:	7992      	ldrb	r2, [r2, #6]
    ddde:	2a01      	cmp	r2, #1
    dde0:	d033      	beq.n	de4a <trx_reg_write+0xd2>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    dde2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    dde4:	b2d2      	uxtb	r2, r2
    dde6:	4923      	ldr	r1, [pc, #140]	; (de74 <trx_reg_write+0xfc>)
    dde8:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* Write the byte in the transceiver data register */
	while (!spi_is_ready_to_write(&master)) {
    ddea:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    ddec:	7e1a      	ldrb	r2, [r3, #24]
    ddee:	420a      	tst	r2, r1
    ddf0:	d0fc      	beq.n	ddec <trx_reg_write+0x74>
    ddf2:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    ddf4:	07d2      	lsls	r2, r2, #31
    ddf6:	d500      	bpl.n	ddfa <trx_reg_write+0x82>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    ddf8:	629c      	str	r4, [r3, #40]	; 0x28
	}
	spi_write(&master, data);
	while (!spi_is_write_complete(&master)) {
    ddfa:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    ddfc:	7e1a      	ldrb	r2, [r3, #24]
    ddfe:	420a      	tst	r2, r1
    de00:	d0fc      	beq.n	ddfc <trx_reg_write+0x84>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    de02:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    de04:	7e1a      	ldrb	r2, [r3, #24]
    de06:	420a      	tst	r2, r1
    de08:	d0fc      	beq.n	de04 <trx_reg_write+0x8c>
    de0a:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    de0c:	0752      	lsls	r2, r2, #29
    de0e:	d50c      	bpl.n	de2a <trx_reg_write+0xb2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    de10:	8b5a      	ldrh	r2, [r3, #26]
    de12:	0752      	lsls	r2, r2, #29
    de14:	d501      	bpl.n	de1a <trx_reg_write+0xa2>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    de16:	2204      	movs	r2, #4
    de18:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    de1a:	4a13      	ldr	r2, [pc, #76]	; (de68 <trx_reg_write+0xf0>)
    de1c:	7992      	ldrb	r2, [r2, #6]
    de1e:	2a01      	cmp	r2, #1
    de20:	d019      	beq.n	de56 <trx_reg_write+0xde>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    de22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    de24:	b2db      	uxtb	r3, r3
    de26:	4a13      	ldr	r2, [pc, #76]	; (de74 <trx_reg_write+0xfc>)
    de28:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    de2a:	2200      	movs	r2, #0
    de2c:	490f      	ldr	r1, [pc, #60]	; (de6c <trx_reg_write+0xf4>)
    de2e:	480e      	ldr	r0, [pc, #56]	; (de68 <trx_reg_write+0xf0>)
    de30:	4b0f      	ldr	r3, [pc, #60]	; (de70 <trx_reg_write+0xf8>)
    de32:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    de34:	23ff      	movs	r3, #255	; 0xff
    de36:	422b      	tst	r3, r5
    de38:	d005      	beq.n	de46 <trx_reg_write+0xce>
		cpu_irq_enable();
    de3a:	2201      	movs	r2, #1
    de3c:	4b09      	ldr	r3, [pc, #36]	; (de64 <trx_reg_write+0xec>)
    de3e:	701a      	strb	r2, [r3, #0]
    de40:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    de44:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    de46:	b003      	add	sp, #12
    de48:	bdf0      	pop	{r4, r5, r6, r7, pc}
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    de4a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    de4c:	05d2      	lsls	r2, r2, #23
    de4e:	0dd2      	lsrs	r2, r2, #23
    de50:	4908      	ldr	r1, [pc, #32]	; (de74 <trx_reg_write+0xfc>)
    de52:	800a      	strh	r2, [r1, #0]
    de54:	e7c9      	b.n	ddea <trx_reg_write+0x72>
    de56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    de58:	05db      	lsls	r3, r3, #23
    de5a:	0ddb      	lsrs	r3, r3, #23
    de5c:	4a05      	ldr	r2, [pc, #20]	; (de74 <trx_reg_write+0xfc>)
    de5e:	8013      	strh	r3, [r2, #0]
    de60:	e7e3      	b.n	de2a <trx_reg_write+0xb2>
    de62:	46c0      	nop			; (mov r8, r8)
    de64:	20000008 	.word	0x20000008
    de68:	20002248 	.word	0x20002248
    de6c:	2000220c 	.word	0x2000220c
    de70:	0000758d 	.word	0x0000758d
    de74:	20002204 	.word	0x20002204

0000de78 <trx_frame_read>:
	new_value |= current_reg_value;
	trx_reg_write(reg_addr, new_value);
}

void trx_frame_read(uint8_t *data, uint8_t length)
{
    de78:	b5f0      	push	{r4, r5, r6, r7, lr}
    de7a:	46d6      	mov	lr, sl
    de7c:	464f      	mov	r7, r9
    de7e:	4646      	mov	r6, r8
    de80:	b5c0      	push	{r6, r7, lr}
    de82:	b082      	sub	sp, #8
    de84:	0005      	movs	r5, r0
    de86:	000c      	movs	r4, r1
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
    de88:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    de8c:	425a      	negs	r2, r3
    de8e:	4153      	adcs	r3, r2
    de90:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    de92:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
    de94:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    de98:	2200      	movs	r2, #0
    de9a:	4b3e      	ldr	r3, [pc, #248]	; (df94 <trx_frame_read+0x11c>)
    de9c:	701a      	strb	r2, [r3, #0]
	return flags;
    de9e:	9b01      	ldr	r3, [sp, #4]
    dea0:	4698      	mov	r8, r3
	ENTER_TRX_CRITICAL_REGION();

#if SAMD || SAMR21 || SAML21 || SAMR30
	uint16_t temp;
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    dea2:	4f3d      	ldr	r7, [pc, #244]	; (df98 <trx_frame_read+0x120>)
    dea4:	3201      	adds	r2, #1
    dea6:	493d      	ldr	r1, [pc, #244]	; (df9c <trx_frame_read+0x124>)
    dea8:	0038      	movs	r0, r7
    deaa:	4b3d      	ldr	r3, [pc, #244]	; (dfa0 <trx_frame_read+0x128>)
    deac:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    deae:	683b      	ldr	r3, [r7, #0]

	temp = TRX_CMD_FR;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    deb0:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    deb2:	7e1a      	ldrb	r2, [r3, #24]
    deb4:	420a      	tst	r2, r1
    deb6:	d0fc      	beq.n	deb2 <trx_frame_read+0x3a>
    deb8:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    deba:	07d2      	lsls	r2, r2, #31
    debc:	d501      	bpl.n	dec2 <trx_frame_read+0x4a>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    debe:	2220      	movs	r2, #32
    dec0:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    dec2:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    dec4:	7e1a      	ldrb	r2, [r3, #24]
    dec6:	420a      	tst	r2, r1
    dec8:	d0fc      	beq.n	dec4 <trx_frame_read+0x4c>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    deca:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    decc:	7e1a      	ldrb	r2, [r3, #24]
    dece:	420a      	tst	r2, r1
    ded0:	d0fc      	beq.n	decc <trx_frame_read+0x54>
    ded2:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    ded4:	0752      	lsls	r2, r2, #29
    ded6:	d50c      	bpl.n	def2 <trx_frame_read+0x7a>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    ded8:	8b5a      	ldrh	r2, [r3, #26]
    deda:	0752      	lsls	r2, r2, #29
    dedc:	d501      	bpl.n	dee2 <trx_frame_read+0x6a>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    dede:	2204      	movs	r2, #4
    dee0:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    dee2:	4a2d      	ldr	r2, [pc, #180]	; (df98 <trx_frame_read+0x120>)
    dee4:	7992      	ldrb	r2, [r2, #6]
    dee6:	2a01      	cmp	r2, #1
    dee8:	d013      	beq.n	df12 <trx_frame_read+0x9a>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    deea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    deec:	b2db      	uxtb	r3, r3
    deee:	4a2d      	ldr	r2, [pc, #180]	; (dfa4 <trx_frame_read+0x12c>)
    def0:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	while (length--) {
    def2:	1e63      	subs	r3, r4, #1
    def4:	b2db      	uxtb	r3, r3
    def6:	2c00      	cmp	r4, #0
    def8:	d036      	beq.n	df68 <trx_frame_read+0xf0>
    defa:	3301      	adds	r3, #1
    defc:	469c      	mov	ip, r3
    defe:	44ac      	add	ip, r5
    df00:	2720      	movs	r7, #32
	SercomSpi *const spi_module = &(module->hw->SPI);
    df02:	4e25      	ldr	r6, [pc, #148]	; (df98 <trx_frame_read+0x120>)
		while (!spi_is_ready_to_write(&master)) {
    df04:	2001      	movs	r0, #1
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    df06:	2300      	movs	r3, #0
    df08:	469a      	mov	sl, r3
		}
		spi_write(&master, 0);
		while (!spi_is_write_complete(&master)) {
    df0a:	2402      	movs	r4, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    df0c:	2104      	movs	r1, #4
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    df0e:	46b1      	mov	r9, r6
    df10:	e00f      	b.n	df32 <trx_frame_read+0xba>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    df12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    df14:	05db      	lsls	r3, r3, #23
    df16:	0ddb      	lsrs	r3, r3, #23
    df18:	4a22      	ldr	r2, [pc, #136]	; (dfa4 <trx_frame_read+0x12c>)
    df1a:	8013      	strh	r3, [r2, #0]
    df1c:	e7e9      	b.n	def2 <trx_frame_read+0x7a>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    df1e:	464a      	mov	r2, r9
    df20:	7992      	ldrb	r2, [r2, #6]
    df22:	2a01      	cmp	r2, #1
    df24:	d01c      	beq.n	df60 <trx_frame_read+0xe8>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    df26:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    df28:	b2ff      	uxtb	r7, r7
		}
		spi_read(&master, &temp);
		*data = temp;
    df2a:	702f      	strb	r7, [r5, #0]
		data++;
    df2c:	3501      	adds	r5, #1
	while (length--) {
    df2e:	4565      	cmp	r5, ip
    df30:	d01a      	beq.n	df68 <trx_frame_read+0xf0>
	SercomSpi *const spi_module = &(module->hw->SPI);
    df32:	6833      	ldr	r3, [r6, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    df34:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    df36:	4202      	tst	r2, r0
    df38:	d0fc      	beq.n	df34 <trx_frame_read+0xbc>
    df3a:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    df3c:	4202      	tst	r2, r0
    df3e:	d001      	beq.n	df44 <trx_frame_read+0xcc>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    df40:	4652      	mov	r2, sl
    df42:	629a      	str	r2, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    df44:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    df46:	4222      	tst	r2, r4
    df48:	d0fc      	beq.n	df44 <trx_frame_read+0xcc>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    df4a:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_read(&master)) {
    df4c:	420a      	tst	r2, r1
    df4e:	d0fc      	beq.n	df4a <trx_frame_read+0xd2>
    df50:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    df52:	420a      	tst	r2, r1
    df54:	d0e9      	beq.n	df2a <trx_frame_read+0xb2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    df56:	8b5a      	ldrh	r2, [r3, #26]
    df58:	420a      	tst	r2, r1
    df5a:	d0e0      	beq.n	df1e <trx_frame_read+0xa6>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    df5c:	8359      	strh	r1, [r3, #26]
    df5e:	e7de      	b.n	df1e <trx_frame_read+0xa6>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    df60:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    df62:	05ff      	lsls	r7, r7, #23
    df64:	0dff      	lsrs	r7, r7, #23
    df66:	e7e0      	b.n	df2a <trx_frame_read+0xb2>
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    df68:	2200      	movs	r2, #0
    df6a:	490c      	ldr	r1, [pc, #48]	; (df9c <trx_frame_read+0x124>)
    df6c:	480a      	ldr	r0, [pc, #40]	; (df98 <trx_frame_read+0x120>)
    df6e:	4b0c      	ldr	r3, [pc, #48]	; (dfa0 <trx_frame_read+0x128>)
    df70:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    df72:	23ff      	movs	r3, #255	; 0xff
    df74:	4642      	mov	r2, r8
    df76:	4213      	tst	r3, r2
    df78:	d005      	beq.n	df86 <trx_frame_read+0x10e>
		cpu_irq_enable();
    df7a:	2201      	movs	r2, #1
    df7c:	4b05      	ldr	r3, [pc, #20]	; (df94 <trx_frame_read+0x11c>)
    df7e:	701a      	strb	r2, [r3, #0]
    df80:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    df84:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    df86:	b002      	add	sp, #8
    df88:	bc1c      	pop	{r2, r3, r4}
    df8a:	4690      	mov	r8, r2
    df8c:	4699      	mov	r9, r3
    df8e:	46a2      	mov	sl, r4
    df90:	bdf0      	pop	{r4, r5, r6, r7, pc}
    df92:	46c0      	nop			; (mov r8, r8)
    df94:	20000008 	.word	0x20000008
    df98:	20002248 	.word	0x20002248
    df9c:	2000220c 	.word	0x2000220c
    dfa0:	0000758d 	.word	0x0000758d
    dfa4:	20002204 	.word	0x20002204

0000dfa8 <trx_frame_write>:

void trx_frame_write(uint8_t *data, uint8_t length)
{
    dfa8:	b5f0      	push	{r4, r5, r6, r7, lr}
    dfaa:	46c6      	mov	lr, r8
    dfac:	b500      	push	{lr}
    dfae:	b082      	sub	sp, #8
    dfb0:	0004      	movs	r4, r0
    dfb2:	000d      	movs	r5, r1
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
    dfb4:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    dfb8:	425a      	negs	r2, r3
    dfba:	4153      	adcs	r3, r2
    dfbc:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    dfbe:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
    dfc0:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    dfc4:	2200      	movs	r2, #0
    dfc6:	4b3a      	ldr	r3, [pc, #232]	; (e0b0 <trx_frame_write+0x108>)
    dfc8:	701a      	strb	r2, [r3, #0]
	return flags;
    dfca:	9b01      	ldr	r3, [sp, #4]
    dfcc:	4698      	mov	r8, r3
	**/
	ENTER_TRX_CRITICAL_REGION();

#if SAMD || SAMR21 || SAML21 || SAMR30
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    dfce:	4f39      	ldr	r7, [pc, #228]	; (e0b4 <trx_frame_write+0x10c>)
    dfd0:	3201      	adds	r2, #1
    dfd2:	4939      	ldr	r1, [pc, #228]	; (e0b8 <trx_frame_write+0x110>)
    dfd4:	0038      	movs	r0, r7
    dfd6:	4b39      	ldr	r3, [pc, #228]	; (e0bc <trx_frame_write+0x114>)
    dfd8:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    dfda:	683b      	ldr	r3, [r7, #0]

	temp = TRX_CMD_FW;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    dfdc:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    dfde:	7e1a      	ldrb	r2, [r3, #24]
    dfe0:	420a      	tst	r2, r1
    dfe2:	d0fc      	beq.n	dfde <trx_frame_write+0x36>
    dfe4:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    dfe6:	07d2      	lsls	r2, r2, #31
    dfe8:	d501      	bpl.n	dfee <trx_frame_write+0x46>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    dfea:	2260      	movs	r2, #96	; 0x60
    dfec:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    dfee:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    dff0:	7e1a      	ldrb	r2, [r3, #24]
    dff2:	420a      	tst	r2, r1
    dff4:	d0fc      	beq.n	dff0 <trx_frame_write+0x48>
	} 
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    dff6:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    dff8:	7e1a      	ldrb	r2, [r3, #24]
    dffa:	420a      	tst	r2, r1
    dffc:	d0fc      	beq.n	dff8 <trx_frame_write+0x50>
    dffe:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    e000:	0752      	lsls	r2, r2, #29
    e002:	d50c      	bpl.n	e01e <trx_frame_write+0x76>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    e004:	8b5a      	ldrh	r2, [r3, #26]
    e006:	0752      	lsls	r2, r2, #29
    e008:	d501      	bpl.n	e00e <trx_frame_write+0x66>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    e00a:	2204      	movs	r2, #4
    e00c:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    e00e:	4a29      	ldr	r2, [pc, #164]	; (e0b4 <trx_frame_write+0x10c>)
    e010:	7992      	ldrb	r2, [r2, #6]
    e012:	2a01      	cmp	r2, #1
    e014:	d00b      	beq.n	e02e <trx_frame_write+0x86>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    e016:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    e018:	b2d2      	uxtb	r2, r2
    e01a:	4929      	ldr	r1, [pc, #164]	; (e0c0 <trx_frame_write+0x118>)
    e01c:	800a      	strh	r2, [r1, #0]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    e01e:	4a25      	ldr	r2, [pc, #148]	; (e0b4 <trx_frame_write+0x10c>)
    e020:	7992      	ldrb	r2, [r2, #6]
    e022:	4694      	mov	ip, r2
    e024:	0021      	movs	r1, r4
	}
	spi_read(&master, &dummy_read);
	while (length--) {
		while (!spi_is_ready_to_write(&master)) {
    e026:	2701      	movs	r7, #1
		}
		spi_write(&master, *data++);
		while (!spi_is_write_complete(&master)) {
    e028:	2002      	movs	r0, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    e02a:	2404      	movs	r4, #4
    e02c:	e00d      	b.n	e04a <trx_frame_write+0xa2>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    e02e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    e030:	05d2      	lsls	r2, r2, #23
    e032:	0dd2      	lsrs	r2, r2, #23
    e034:	4922      	ldr	r1, [pc, #136]	; (e0c0 <trx_frame_write+0x118>)
    e036:	800a      	strh	r2, [r1, #0]
    e038:	e7f1      	b.n	e01e <trx_frame_write+0x76>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    e03a:	4662      	mov	r2, ip
    e03c:	2a01      	cmp	r2, #1
    e03e:	d01e      	beq.n	e07e <trx_frame_write+0xd6>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    e040:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    e042:	b2d2      	uxtb	r2, r2
    e044:	4e1e      	ldr	r6, [pc, #120]	; (e0c0 <trx_frame_write+0x118>)
    e046:	8032      	strh	r2, [r6, #0]
    e048:	3101      	adds	r1, #1
	while (length--) {
    e04a:	3d01      	subs	r5, #1
    e04c:	b2ed      	uxtb	r5, r5
    e04e:	2dff      	cmp	r5, #255	; 0xff
    e050:	d01b      	beq.n	e08a <trx_frame_write+0xe2>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    e052:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    e054:	423a      	tst	r2, r7
    e056:	d0fc      	beq.n	e052 <trx_frame_write+0xaa>
    e058:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    e05a:	423a      	tst	r2, r7
    e05c:	d001      	beq.n	e062 <trx_frame_write+0xba>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    e05e:	780a      	ldrb	r2, [r1, #0]
    e060:	629a      	str	r2, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    e062:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    e064:	4202      	tst	r2, r0
    e066:	d0fc      	beq.n	e062 <trx_frame_write+0xba>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    e068:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_read(&master)) {
    e06a:	4222      	tst	r2, r4
    e06c:	d0fc      	beq.n	e068 <trx_frame_write+0xc0>
    e06e:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    e070:	4222      	tst	r2, r4
    e072:	d0e9      	beq.n	e048 <trx_frame_write+0xa0>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    e074:	8b5a      	ldrh	r2, [r3, #26]
    e076:	4222      	tst	r2, r4
    e078:	d0df      	beq.n	e03a <trx_frame_write+0x92>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    e07a:	835c      	strh	r4, [r3, #26]
    e07c:	e7dd      	b.n	e03a <trx_frame_write+0x92>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    e07e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    e080:	05d2      	lsls	r2, r2, #23
    e082:	0dd2      	lsrs	r2, r2, #23
    e084:	4e0e      	ldr	r6, [pc, #56]	; (e0c0 <trx_frame_write+0x118>)
    e086:	8032      	strh	r2, [r6, #0]
    e088:	e7de      	b.n	e048 <trx_frame_write+0xa0>
		}
		spi_read(&master, &dummy_read);
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    e08a:	2200      	movs	r2, #0
    e08c:	490a      	ldr	r1, [pc, #40]	; (e0b8 <trx_frame_write+0x110>)
    e08e:	4809      	ldr	r0, [pc, #36]	; (e0b4 <trx_frame_write+0x10c>)
    e090:	4b0a      	ldr	r3, [pc, #40]	; (e0bc <trx_frame_write+0x114>)
    e092:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    e094:	23ff      	movs	r3, #255	; 0xff
    e096:	4642      	mov	r2, r8
    e098:	4213      	tst	r3, r2
    e09a:	d005      	beq.n	e0a8 <trx_frame_write+0x100>
		cpu_irq_enable();
    e09c:	2201      	movs	r2, #1
    e09e:	4b04      	ldr	r3, [pc, #16]	; (e0b0 <trx_frame_write+0x108>)
    e0a0:	701a      	strb	r2, [r3, #0]
    e0a2:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    e0a6:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    e0a8:	b002      	add	sp, #8
    e0aa:	bc04      	pop	{r2}
    e0ac:	4690      	mov	r8, r2
    e0ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
    e0b0:	20000008 	.word	0x20000008
    e0b4:	20002248 	.word	0x20002248
    e0b8:	2000220c 	.word	0x2000220c
    e0bc:	0000758d 	.word	0x0000758d
    e0c0:	20002204 	.word	0x20002204

0000e0c4 <trx_sram_write>:
 * @param addr Start address in the SRAM for the write operation
 * @param data Pointer to the data to be written into SRAM
 * @param length Number of bytes to be written into SRAM
 */
void trx_sram_write(uint8_t addr, uint8_t *data, uint8_t length)
{
    e0c4:	b5f0      	push	{r4, r5, r6, r7, lr}
    e0c6:	46c6      	mov	lr, r8
    e0c8:	b500      	push	{lr}
    e0ca:	b082      	sub	sp, #8
    e0cc:	0006      	movs	r6, r0
    e0ce:	000d      	movs	r5, r1
    e0d0:	0014      	movs	r4, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
    e0d2:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    e0d6:	425a      	negs	r2, r3
    e0d8:	4153      	adcs	r3, r2
    e0da:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    e0dc:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
    e0de:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    e0e2:	2200      	movs	r2, #0
    e0e4:	4b4d      	ldr	r3, [pc, #308]	; (e21c <trx_sram_write+0x158>)
    e0e6:	701a      	strb	r2, [r3, #0]
	return flags;
    e0e8:	9b01      	ldr	r3, [sp, #4]
    e0ea:	4698      	mov	r8, r3
	**/
	ENTER_TRX_CRITICAL_REGION();

#if SAMD || SAMR21 || SAML21 || SAMR30
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    e0ec:	4f4c      	ldr	r7, [pc, #304]	; (e220 <trx_sram_write+0x15c>)
    e0ee:	3201      	adds	r2, #1
    e0f0:	494c      	ldr	r1, [pc, #304]	; (e224 <trx_sram_write+0x160>)
    e0f2:	0038      	movs	r0, r7
    e0f4:	4b4c      	ldr	r3, [pc, #304]	; (e228 <trx_sram_write+0x164>)
    e0f6:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    e0f8:	683b      	ldr	r3, [r7, #0]

	/* Send the command byte */
	temp = TRX_CMD_SW;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    e0fa:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    e0fc:	7e1a      	ldrb	r2, [r3, #24]
    e0fe:	420a      	tst	r2, r1
    e100:	d0fc      	beq.n	e0fc <trx_sram_write+0x38>
    e102:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    e104:	07d2      	lsls	r2, r2, #31
    e106:	d501      	bpl.n	e10c <trx_sram_write+0x48>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    e108:	2240      	movs	r2, #64	; 0x40
    e10a:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    e10c:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    e10e:	7e1a      	ldrb	r2, [r3, #24]
    e110:	420a      	tst	r2, r1
    e112:	d0fc      	beq.n	e10e <trx_sram_write+0x4a>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    e114:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    e116:	7e1a      	ldrb	r2, [r3, #24]
    e118:	420a      	tst	r2, r1
    e11a:	d0fc      	beq.n	e116 <trx_sram_write+0x52>
    e11c:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    e11e:	0752      	lsls	r2, r2, #29
    e120:	d50c      	bpl.n	e13c <trx_sram_write+0x78>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    e122:	8b5a      	ldrh	r2, [r3, #26]
    e124:	0752      	lsls	r2, r2, #29
    e126:	d501      	bpl.n	e12c <trx_sram_write+0x68>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    e128:	2204      	movs	r2, #4
    e12a:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    e12c:	4a3c      	ldr	r2, [pc, #240]	; (e220 <trx_sram_write+0x15c>)
    e12e:	7992      	ldrb	r2, [r2, #6]
    e130:	2a01      	cmp	r2, #1
    e132:	d02b      	beq.n	e18c <trx_sram_write+0xc8>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    e134:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    e136:	b2d2      	uxtb	r2, r2
    e138:	493c      	ldr	r1, [pc, #240]	; (e22c <trx_sram_write+0x168>)
    e13a:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* Send the address from which the write operation should start */
	while (!spi_is_ready_to_write(&master)) {
    e13c:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    e13e:	7e1a      	ldrb	r2, [r3, #24]
    e140:	420a      	tst	r2, r1
    e142:	d0fc      	beq.n	e13e <trx_sram_write+0x7a>
    e144:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    e146:	07d2      	lsls	r2, r2, #31
    e148:	d500      	bpl.n	e14c <trx_sram_write+0x88>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    e14a:	629e      	str	r6, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    e14c:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    e14e:	7e1a      	ldrb	r2, [r3, #24]
    e150:	420a      	tst	r2, r1
    e152:	d0fc      	beq.n	e14e <trx_sram_write+0x8a>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    e154:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    e156:	7e1a      	ldrb	r2, [r3, #24]
    e158:	420a      	tst	r2, r1
    e15a:	d0fc      	beq.n	e156 <trx_sram_write+0x92>
    e15c:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    e15e:	0752      	lsls	r2, r2, #29
    e160:	d50c      	bpl.n	e17c <trx_sram_write+0xb8>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    e162:	8b5a      	ldrh	r2, [r3, #26]
    e164:	0752      	lsls	r2, r2, #29
    e166:	d501      	bpl.n	e16c <trx_sram_write+0xa8>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    e168:	2204      	movs	r2, #4
    e16a:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    e16c:	4a2c      	ldr	r2, [pc, #176]	; (e220 <trx_sram_write+0x15c>)
    e16e:	7992      	ldrb	r2, [r2, #6]
    e170:	2a01      	cmp	r2, #1
    e172:	d011      	beq.n	e198 <trx_sram_write+0xd4>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    e174:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    e176:	b2d2      	uxtb	r2, r2
    e178:	492c      	ldr	r1, [pc, #176]	; (e22c <trx_sram_write+0x168>)
    e17a:	800a      	strh	r2, [r1, #0]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    e17c:	4a28      	ldr	r2, [pc, #160]	; (e220 <trx_sram_write+0x15c>)
    e17e:	7992      	ldrb	r2, [r2, #6]
    e180:	4694      	mov	ip, r2
    e182:	0028      	movs	r0, r5
	}
	spi_read(&master, &dummy_read);

	while (length--) {
		while (!spi_is_ready_to_write(&master)) {
    e184:	2601      	movs	r6, #1
		}
		spi_write(&master, *data++);
		while (!spi_is_write_complete(&master)) {
    e186:	2502      	movs	r5, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    e188:	2104      	movs	r1, #4
    e18a:	e013      	b.n	e1b4 <trx_sram_write+0xf0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    e18c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    e18e:	05d2      	lsls	r2, r2, #23
    e190:	0dd2      	lsrs	r2, r2, #23
    e192:	4926      	ldr	r1, [pc, #152]	; (e22c <trx_sram_write+0x168>)
    e194:	800a      	strh	r2, [r1, #0]
    e196:	e7d1      	b.n	e13c <trx_sram_write+0x78>
    e198:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    e19a:	05d2      	lsls	r2, r2, #23
    e19c:	0dd2      	lsrs	r2, r2, #23
    e19e:	4923      	ldr	r1, [pc, #140]	; (e22c <trx_sram_write+0x168>)
    e1a0:	800a      	strh	r2, [r1, #0]
    e1a2:	e7eb      	b.n	e17c <trx_sram_write+0xb8>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    e1a4:	4662      	mov	r2, ip
    e1a6:	2a01      	cmp	r2, #1
    e1a8:	d01e      	beq.n	e1e8 <trx_sram_write+0x124>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    e1aa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    e1ac:	b2d2      	uxtb	r2, r2
    e1ae:	4f1f      	ldr	r7, [pc, #124]	; (e22c <trx_sram_write+0x168>)
    e1b0:	803a      	strh	r2, [r7, #0]
    e1b2:	3001      	adds	r0, #1
	while (length--) {
    e1b4:	3c01      	subs	r4, #1
    e1b6:	b2e4      	uxtb	r4, r4
    e1b8:	2cff      	cmp	r4, #255	; 0xff
    e1ba:	d01b      	beq.n	e1f4 <trx_sram_write+0x130>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    e1bc:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    e1be:	4232      	tst	r2, r6
    e1c0:	d0fc      	beq.n	e1bc <trx_sram_write+0xf8>
    e1c2:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    e1c4:	4232      	tst	r2, r6
    e1c6:	d001      	beq.n	e1cc <trx_sram_write+0x108>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    e1c8:	7802      	ldrb	r2, [r0, #0]
    e1ca:	629a      	str	r2, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    e1cc:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    e1ce:	422a      	tst	r2, r5
    e1d0:	d0fc      	beq.n	e1cc <trx_sram_write+0x108>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    e1d2:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_read(&master)) {
    e1d4:	420a      	tst	r2, r1
    e1d6:	d0fc      	beq.n	e1d2 <trx_sram_write+0x10e>
    e1d8:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    e1da:	420a      	tst	r2, r1
    e1dc:	d0e9      	beq.n	e1b2 <trx_sram_write+0xee>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    e1de:	8b5a      	ldrh	r2, [r3, #26]
    e1e0:	420a      	tst	r2, r1
    e1e2:	d0df      	beq.n	e1a4 <trx_sram_write+0xe0>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    e1e4:	8359      	strh	r1, [r3, #26]
    e1e6:	e7dd      	b.n	e1a4 <trx_sram_write+0xe0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    e1e8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    e1ea:	05d2      	lsls	r2, r2, #23
    e1ec:	0dd2      	lsrs	r2, r2, #23
    e1ee:	4f0f      	ldr	r7, [pc, #60]	; (e22c <trx_sram_write+0x168>)
    e1f0:	803a      	strh	r2, [r7, #0]
    e1f2:	e7de      	b.n	e1b2 <trx_sram_write+0xee>
		}
		spi_read(&master, &dummy_read);
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    e1f4:	2200      	movs	r2, #0
    e1f6:	490b      	ldr	r1, [pc, #44]	; (e224 <trx_sram_write+0x160>)
    e1f8:	4809      	ldr	r0, [pc, #36]	; (e220 <trx_sram_write+0x15c>)
    e1fa:	4b0b      	ldr	r3, [pc, #44]	; (e228 <trx_sram_write+0x164>)
    e1fc:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    e1fe:	23ff      	movs	r3, #255	; 0xff
    e200:	4642      	mov	r2, r8
    e202:	4213      	tst	r3, r2
    e204:	d005      	beq.n	e212 <trx_sram_write+0x14e>
		cpu_irq_enable();
    e206:	2201      	movs	r2, #1
    e208:	4b04      	ldr	r3, [pc, #16]	; (e21c <trx_sram_write+0x158>)
    e20a:	701a      	strb	r2, [r3, #0]
    e20c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    e210:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    e212:	b002      	add	sp, #8
    e214:	bc04      	pop	{r2}
    e216:	4690      	mov	r8, r2
    e218:	bdf0      	pop	{r4, r5, r6, r7, pc}
    e21a:	46c0      	nop			; (mov r8, r8)
    e21c:	20000008 	.word	0x20000008
    e220:	20002248 	.word	0x20002248
    e224:	2000220c 	.word	0x2000220c
    e228:	0000758d 	.word	0x0000758d
    e22c:	20002204 	.word	0x20002204

0000e230 <trx_sram_read>:
 * @param[in] addr Start address in SRAM for read operation
 * @param[out] data Pointer to the location where data stored
 * @param[in] length Number of bytes to be read from SRAM
 */
void trx_sram_read(uint8_t addr, uint8_t *data, uint8_t length)
{
    e230:	b5f0      	push	{r4, r5, r6, r7, lr}
    e232:	46d6      	mov	lr, sl
    e234:	464f      	mov	r7, r9
    e236:	4646      	mov	r6, r8
    e238:	b5c0      	push	{r6, r7, lr}
    e23a:	b082      	sub	sp, #8
    e23c:	0004      	movs	r4, r0
    e23e:	000d      	movs	r5, r1
    e240:	0017      	movs	r7, r2
	delay_us(1); /* wap_rf4ce */
    e242:	2001      	movs	r0, #1
    e244:	4b56      	ldr	r3, [pc, #344]	; (e3a0 <trx_sram_read+0x170>)
    e246:	4798      	blx	r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
    e248:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    e24c:	425a      	negs	r2, r3
    e24e:	4153      	adcs	r3, r2
    e250:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    e252:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
    e254:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    e258:	2200      	movs	r2, #0
    e25a:	4b52      	ldr	r3, [pc, #328]	; (e3a4 <trx_sram_read+0x174>)
    e25c:	701a      	strb	r2, [r3, #0]
	return flags;
    e25e:	9b01      	ldr	r3, [sp, #4]
    e260:	4698      	mov	r8, r3
	**/
	ENTER_TRX_CRITICAL_REGION();
#if SAMD || SAMR21 || SAML21 || SAMR30
	uint16_t temp;
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    e262:	4e51      	ldr	r6, [pc, #324]	; (e3a8 <trx_sram_read+0x178>)
    e264:	3201      	adds	r2, #1
    e266:	4951      	ldr	r1, [pc, #324]	; (e3ac <trx_sram_read+0x17c>)
    e268:	0030      	movs	r0, r6
    e26a:	4b51      	ldr	r3, [pc, #324]	; (e3b0 <trx_sram_read+0x180>)
    e26c:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    e26e:	6833      	ldr	r3, [r6, #0]

	temp = TRX_CMD_SR;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    e270:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    e272:	7e1a      	ldrb	r2, [r3, #24]
    e274:	420a      	tst	r2, r1
    e276:	d0fc      	beq.n	e272 <trx_sram_read+0x42>
    e278:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    e27a:	07d2      	lsls	r2, r2, #31
    e27c:	d501      	bpl.n	e282 <trx_sram_read+0x52>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    e27e:	2200      	movs	r2, #0
    e280:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    e282:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    e284:	7e1a      	ldrb	r2, [r3, #24]
    e286:	420a      	tst	r2, r1
    e288:	d0fc      	beq.n	e284 <trx_sram_read+0x54>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    e28a:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    e28c:	7e1a      	ldrb	r2, [r3, #24]
    e28e:	420a      	tst	r2, r1
    e290:	d0fc      	beq.n	e28c <trx_sram_read+0x5c>
    e292:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    e294:	0752      	lsls	r2, r2, #29
    e296:	d50c      	bpl.n	e2b2 <trx_sram_read+0x82>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    e298:	8b5a      	ldrh	r2, [r3, #26]
    e29a:	0752      	lsls	r2, r2, #29
    e29c:	d501      	bpl.n	e2a2 <trx_sram_read+0x72>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    e29e:	2204      	movs	r2, #4
    e2a0:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    e2a2:	4a41      	ldr	r2, [pc, #260]	; (e3a8 <trx_sram_read+0x178>)
    e2a4:	7992      	ldrb	r2, [r2, #6]
    e2a6:	2a01      	cmp	r2, #1
    e2a8:	d033      	beq.n	e312 <trx_sram_read+0xe2>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    e2aa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    e2ac:	b2d2      	uxtb	r2, r2
    e2ae:	4941      	ldr	r1, [pc, #260]	; (e3b4 <trx_sram_read+0x184>)
    e2b0:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* Send the address from which the read operation should start */
	while (!spi_is_ready_to_write(&master)) {
    e2b2:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    e2b4:	7e1a      	ldrb	r2, [r3, #24]
    e2b6:	420a      	tst	r2, r1
    e2b8:	d0fc      	beq.n	e2b4 <trx_sram_read+0x84>
    e2ba:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    e2bc:	07d2      	lsls	r2, r2, #31
    e2be:	d500      	bpl.n	e2c2 <trx_sram_read+0x92>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    e2c0:	629c      	str	r4, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    e2c2:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    e2c4:	7e1a      	ldrb	r2, [r3, #24]
    e2c6:	420a      	tst	r2, r1
    e2c8:	d0fc      	beq.n	e2c4 <trx_sram_read+0x94>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    e2ca:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    e2cc:	7e1a      	ldrb	r2, [r3, #24]
    e2ce:	420a      	tst	r2, r1
    e2d0:	d0fc      	beq.n	e2cc <trx_sram_read+0x9c>
    e2d2:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    e2d4:	0752      	lsls	r2, r2, #29
    e2d6:	d50c      	bpl.n	e2f2 <trx_sram_read+0xc2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    e2d8:	8b5a      	ldrh	r2, [r3, #26]
    e2da:	0752      	lsls	r2, r2, #29
    e2dc:	d501      	bpl.n	e2e2 <trx_sram_read+0xb2>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    e2de:	2204      	movs	r2, #4
    e2e0:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    e2e2:	4a31      	ldr	r2, [pc, #196]	; (e3a8 <trx_sram_read+0x178>)
    e2e4:	7992      	ldrb	r2, [r2, #6]
    e2e6:	2a01      	cmp	r2, #1
    e2e8:	d019      	beq.n	e31e <trx_sram_read+0xee>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    e2ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    e2ec:	b2db      	uxtb	r3, r3
    e2ee:	4a31      	ldr	r2, [pc, #196]	; (e3b4 <trx_sram_read+0x184>)
    e2f0:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	/* Upload the received byte in the user provided location */
	while (length--) {
    e2f2:	1e7b      	subs	r3, r7, #1
    e2f4:	b2db      	uxtb	r3, r3
    e2f6:	2f00      	cmp	r7, #0
    e2f8:	d03c      	beq.n	e374 <trx_sram_read+0x144>
    e2fa:	3301      	adds	r3, #1
    e2fc:	469c      	mov	ip, r3
    e2fe:	44ac      	add	ip, r5
    e300:	2700      	movs	r7, #0
	SercomSpi *const spi_module = &(module->hw->SPI);
    e302:	4e29      	ldr	r6, [pc, #164]	; (e3a8 <trx_sram_read+0x178>)
		while (!spi_is_ready_to_write(&master)) {
    e304:	2001      	movs	r0, #1
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    e306:	2300      	movs	r3, #0
    e308:	469a      	mov	sl, r3
		}
		spi_write(&master, 0);
		while (!spi_is_write_complete(&master)) {
    e30a:	2402      	movs	r4, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    e30c:	2104      	movs	r1, #4
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    e30e:	46b1      	mov	r9, r6
    e310:	e015      	b.n	e33e <trx_sram_read+0x10e>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    e312:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    e314:	05d2      	lsls	r2, r2, #23
    e316:	0dd2      	lsrs	r2, r2, #23
    e318:	4926      	ldr	r1, [pc, #152]	; (e3b4 <trx_sram_read+0x184>)
    e31a:	800a      	strh	r2, [r1, #0]
    e31c:	e7c9      	b.n	e2b2 <trx_sram_read+0x82>
    e31e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    e320:	05db      	lsls	r3, r3, #23
    e322:	0ddb      	lsrs	r3, r3, #23
    e324:	4a23      	ldr	r2, [pc, #140]	; (e3b4 <trx_sram_read+0x184>)
    e326:	8013      	strh	r3, [r2, #0]
    e328:	e7e3      	b.n	e2f2 <trx_sram_read+0xc2>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    e32a:	464a      	mov	r2, r9
    e32c:	7992      	ldrb	r2, [r2, #6]
    e32e:	2a01      	cmp	r2, #1
    e330:	d01c      	beq.n	e36c <trx_sram_read+0x13c>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    e332:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    e334:	b2ff      	uxtb	r7, r7
		}
		spi_read(&master, &temp);
		*data = temp;
    e336:	702f      	strb	r7, [r5, #0]
		data++;
    e338:	3501      	adds	r5, #1
	while (length--) {
    e33a:	4565      	cmp	r5, ip
    e33c:	d01a      	beq.n	e374 <trx_sram_read+0x144>
	SercomSpi *const spi_module = &(module->hw->SPI);
    e33e:	6833      	ldr	r3, [r6, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    e340:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    e342:	4202      	tst	r2, r0
    e344:	d0fc      	beq.n	e340 <trx_sram_read+0x110>
    e346:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    e348:	4202      	tst	r2, r0
    e34a:	d001      	beq.n	e350 <trx_sram_read+0x120>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    e34c:	4652      	mov	r2, sl
    e34e:	629a      	str	r2, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    e350:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    e352:	4222      	tst	r2, r4
    e354:	d0fc      	beq.n	e350 <trx_sram_read+0x120>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    e356:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_read(&master)) {
    e358:	420a      	tst	r2, r1
    e35a:	d0fc      	beq.n	e356 <trx_sram_read+0x126>
    e35c:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    e35e:	420a      	tst	r2, r1
    e360:	d0e9      	beq.n	e336 <trx_sram_read+0x106>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    e362:	8b5a      	ldrh	r2, [r3, #26]
    e364:	420a      	tst	r2, r1
    e366:	d0e0      	beq.n	e32a <trx_sram_read+0xfa>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    e368:	8359      	strh	r1, [r3, #26]
    e36a:	e7de      	b.n	e32a <trx_sram_read+0xfa>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    e36c:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    e36e:	05ff      	lsls	r7, r7, #23
    e370:	0dff      	lsrs	r7, r7, #23
    e372:	e7e0      	b.n	e336 <trx_sram_read+0x106>
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    e374:	2200      	movs	r2, #0
    e376:	490d      	ldr	r1, [pc, #52]	; (e3ac <trx_sram_read+0x17c>)
    e378:	480b      	ldr	r0, [pc, #44]	; (e3a8 <trx_sram_read+0x178>)
    e37a:	4b0d      	ldr	r3, [pc, #52]	; (e3b0 <trx_sram_read+0x180>)
    e37c:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    e37e:	23ff      	movs	r3, #255	; 0xff
    e380:	4642      	mov	r2, r8
    e382:	4213      	tst	r3, r2
    e384:	d005      	beq.n	e392 <trx_sram_read+0x162>
		cpu_irq_enable();
    e386:	2201      	movs	r2, #1
    e388:	4b06      	ldr	r3, [pc, #24]	; (e3a4 <trx_sram_read+0x174>)
    e38a:	701a      	strb	r2, [r3, #0]
    e38c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    e390:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    e392:	b002      	add	sp, #8
    e394:	bc1c      	pop	{r2, r3, r4}
    e396:	4690      	mov	r8, r2
    e398:	4699      	mov	r9, r3
    e39a:	46a2      	mov	sl, r4
    e39c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    e39e:	46c0      	nop			; (mov r8, r8)
    e3a0:	00006239 	.word	0x00006239
    e3a4:	20000008 	.word	0x20000008
    e3a8:	20002248 	.word	0x20002248
    e3ac:	2000220c 	.word	0x2000220c
    e3b0:	0000758d 	.word	0x0000758d
    e3b4:	20002204 	.word	0x20002204

0000e3b8 <trx_aes_wrrd>:
 * @param addr Start address in the SRAM for the write operation
 * @param idata Pointer to the data written/read into/from SRAM
 * @param length Number of bytes written/read into/from SRAM
 */
void trx_aes_wrrd(uint8_t addr, uint8_t *idata, uint8_t length)
{
    e3b8:	b5f0      	push	{r4, r5, r6, r7, lr}
    e3ba:	46d6      	mov	lr, sl
    e3bc:	464f      	mov	r7, r9
    e3be:	4646      	mov	r6, r8
    e3c0:	b5c0      	push	{r6, r7, lr}
    e3c2:	0006      	movs	r6, r0
    e3c4:	468a      	mov	sl, r1
    e3c6:	0014      	movs	r4, r2
#if SAMD || SAMR21 || SAML21 || SAMR30
	uint16_t odata_var = 0;
#endif
	uint8_t temp;

	delay_us(1); /* wap_rf4ce */
    e3c8:	2001      	movs	r0, #1
    e3ca:	4b76      	ldr	r3, [pc, #472]	; (e5a4 <trx_aes_wrrd+0x1ec>)
    e3cc:	4798      	blx	r3

	ENTER_TRX_REGION();
    e3ce:	2100      	movs	r1, #0
    e3d0:	2000      	movs	r0, #0
    e3d2:	4b75      	ldr	r3, [pc, #468]	; (e5a8 <trx_aes_wrrd+0x1f0>)
    e3d4:	4798      	blx	r3
		/* wait until SPI gets available */
	}
#endif
#if SAMD || SAMR21 || SAML21 || SAMR30
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    e3d6:	4f75      	ldr	r7, [pc, #468]	; (e5ac <trx_aes_wrrd+0x1f4>)
    e3d8:	2201      	movs	r2, #1
    e3da:	4975      	ldr	r1, [pc, #468]	; (e5b0 <trx_aes_wrrd+0x1f8>)
    e3dc:	0038      	movs	r0, r7
    e3de:	4b75      	ldr	r3, [pc, #468]	; (e5b4 <trx_aes_wrrd+0x1fc>)
    e3e0:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    e3e2:	683b      	ldr	r3, [r7, #0]

	/* Send the command byte */
	temp = TRX_CMD_SW;

	while (!spi_is_ready_to_write(&master)) {
    e3e4:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    e3e6:	7e1a      	ldrb	r2, [r3, #24]
    e3e8:	420a      	tst	r2, r1
    e3ea:	d0fc      	beq.n	e3e6 <trx_aes_wrrd+0x2e>
    e3ec:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    e3ee:	07d2      	lsls	r2, r2, #31
    e3f0:	d501      	bpl.n	e3f6 <trx_aes_wrrd+0x3e>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    e3f2:	2240      	movs	r2, #64	; 0x40
    e3f4:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    e3f6:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    e3f8:	7e1a      	ldrb	r2, [r3, #24]
    e3fa:	420a      	tst	r2, r1
    e3fc:	d0fc      	beq.n	e3f8 <trx_aes_wrrd+0x40>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    e3fe:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    e400:	7e1a      	ldrb	r2, [r3, #24]
    e402:	420a      	tst	r2, r1
    e404:	d0fc      	beq.n	e400 <trx_aes_wrrd+0x48>
    e406:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    e408:	0752      	lsls	r2, r2, #29
    e40a:	d50c      	bpl.n	e426 <trx_aes_wrrd+0x6e>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    e40c:	8b5a      	ldrh	r2, [r3, #26]
    e40e:	0752      	lsls	r2, r2, #29
    e410:	d501      	bpl.n	e416 <trx_aes_wrrd+0x5e>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    e412:	2204      	movs	r2, #4
    e414:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    e416:	4a65      	ldr	r2, [pc, #404]	; (e5ac <trx_aes_wrrd+0x1f4>)
    e418:	7992      	ldrb	r2, [r2, #6]
    e41a:	2a01      	cmp	r2, #1
    e41c:	d055      	beq.n	e4ca <trx_aes_wrrd+0x112>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    e41e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    e420:	b2d2      	uxtb	r2, r2
    e422:	4965      	ldr	r1, [pc, #404]	; (e5b8 <trx_aes_wrrd+0x200>)
    e424:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* write SRAM start address */
	while (!spi_is_ready_to_write(&master)) {
    e426:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    e428:	7e1a      	ldrb	r2, [r3, #24]
    e42a:	420a      	tst	r2, r1
    e42c:	d0fc      	beq.n	e428 <trx_aes_wrrd+0x70>
    e42e:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    e430:	07d2      	lsls	r2, r2, #31
    e432:	d500      	bpl.n	e436 <trx_aes_wrrd+0x7e>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    e434:	629e      	str	r6, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    e436:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    e438:	7e1a      	ldrb	r2, [r3, #24]
    e43a:	420a      	tst	r2, r1
    e43c:	d0fc      	beq.n	e438 <trx_aes_wrrd+0x80>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    e43e:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    e440:	7e1a      	ldrb	r2, [r3, #24]
    e442:	420a      	tst	r2, r1
    e444:	d0fc      	beq.n	e440 <trx_aes_wrrd+0x88>
    e446:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    e448:	0752      	lsls	r2, r2, #29
    e44a:	d50c      	bpl.n	e466 <trx_aes_wrrd+0xae>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    e44c:	8b5a      	ldrh	r2, [r3, #26]
    e44e:	0752      	lsls	r2, r2, #29
    e450:	d501      	bpl.n	e456 <trx_aes_wrrd+0x9e>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    e452:	2204      	movs	r2, #4
    e454:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    e456:	4a55      	ldr	r2, [pc, #340]	; (e5ac <trx_aes_wrrd+0x1f4>)
    e458:	7992      	ldrb	r2, [r2, #6]
    e45a:	2a01      	cmp	r2, #1
    e45c:	d03b      	beq.n	e4d6 <trx_aes_wrrd+0x11e>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    e45e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    e460:	b2d2      	uxtb	r2, r2
    e462:	4955      	ldr	r1, [pc, #340]	; (e5b8 <trx_aes_wrrd+0x200>)
    e464:	800a      	strh	r2, [r1, #0]

	/* now transfer data */
	odata = idata;

	/* write data byte 0 - the obtained value in SPDR is meaningless */
	while (!spi_is_ready_to_write(&master)) {
    e466:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    e468:	7e1a      	ldrb	r2, [r3, #24]
    e46a:	420a      	tst	r2, r1
    e46c:	d0fc      	beq.n	e468 <trx_aes_wrrd+0xb0>
    e46e:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    e470:	07d2      	lsls	r2, r2, #31
    e472:	d502      	bpl.n	e47a <trx_aes_wrrd+0xc2>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    e474:	4652      	mov	r2, sl
    e476:	7812      	ldrb	r2, [r2, #0]
    e478:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, *idata++);
	while (!spi_is_write_complete(&master)) {
    e47a:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    e47c:	7e1a      	ldrb	r2, [r3, #24]
    e47e:	420a      	tst	r2, r1
    e480:	d0fc      	beq.n	e47c <trx_aes_wrrd+0xc4>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    e482:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    e484:	7e1a      	ldrb	r2, [r3, #24]
    e486:	420a      	tst	r2, r1
    e488:	d0fc      	beq.n	e484 <trx_aes_wrrd+0xcc>
    e48a:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    e48c:	0752      	lsls	r2, r2, #29
    e48e:	d50c      	bpl.n	e4aa <trx_aes_wrrd+0xf2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    e490:	8b5a      	ldrh	r2, [r3, #26]
    e492:	0752      	lsls	r2, r2, #29
    e494:	d501      	bpl.n	e49a <trx_aes_wrrd+0xe2>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    e496:	2204      	movs	r2, #4
    e498:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    e49a:	4a44      	ldr	r2, [pc, #272]	; (e5ac <trx_aes_wrrd+0x1f4>)
    e49c:	7992      	ldrb	r2, [r2, #6]
    e49e:	2a01      	cmp	r2, #1
    e4a0:	d01f      	beq.n	e4e2 <trx_aes_wrrd+0x12a>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    e4a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    e4a4:	b2db      	uxtb	r3, r3
    e4a6:	4a44      	ldr	r2, [pc, #272]	; (e5b8 <trx_aes_wrrd+0x200>)
    e4a8:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	/* Reading Spi Data for the length specified */
	while (length > 0) {
    e4aa:	2700      	movs	r7, #0
    e4ac:	2c00      	cmp	r4, #0
    e4ae:	d043      	beq.n	e538 <trx_aes_wrrd+0x180>
    e4b0:	4656      	mov	r6, sl
    e4b2:	3c01      	subs	r4, #1
    e4b4:	b2e4      	uxtb	r4, r4
    e4b6:	3401      	adds	r4, #1
    e4b8:	44a2      	add	sl, r4
    e4ba:	46d0      	mov	r8, sl
    e4bc:	2700      	movs	r7, #0
	SercomSpi *const spi_module = &(module->hw->SPI);
    e4be:	4d3b      	ldr	r5, [pc, #236]	; (e5ac <trx_aes_wrrd+0x1f4>)
		while (!spi_is_ready_to_write(&master)) {
    e4c0:	2001      	movs	r0, #1
		}
		spi_write(&master, *idata++);
		while (!spi_is_write_complete(&master)) {
    e4c2:	2402      	movs	r4, #2
		}
		while (!spi_is_ready_to_read(&master)) {
    e4c4:	2104      	movs	r1, #4
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    e4c6:	46a9      	mov	r9, r5
    e4c8:	e01b      	b.n	e502 <trx_aes_wrrd+0x14a>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    e4ca:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    e4cc:	05d2      	lsls	r2, r2, #23
    e4ce:	0dd2      	lsrs	r2, r2, #23
    e4d0:	4939      	ldr	r1, [pc, #228]	; (e5b8 <trx_aes_wrrd+0x200>)
    e4d2:	800a      	strh	r2, [r1, #0]
    e4d4:	e7a7      	b.n	e426 <trx_aes_wrrd+0x6e>
    e4d6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    e4d8:	05d2      	lsls	r2, r2, #23
    e4da:	0dd2      	lsrs	r2, r2, #23
    e4dc:	4936      	ldr	r1, [pc, #216]	; (e5b8 <trx_aes_wrrd+0x200>)
    e4de:	800a      	strh	r2, [r1, #0]
    e4e0:	e7c1      	b.n	e466 <trx_aes_wrrd+0xae>
    e4e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    e4e4:	05db      	lsls	r3, r3, #23
    e4e6:	0ddb      	lsrs	r3, r3, #23
    e4e8:	4a33      	ldr	r2, [pc, #204]	; (e5b8 <trx_aes_wrrd+0x200>)
    e4ea:	8013      	strh	r3, [r2, #0]
    e4ec:	e7dd      	b.n	e4aa <trx_aes_wrrd+0xf2>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    e4ee:	464a      	mov	r2, r9
    e4f0:	7992      	ldrb	r2, [r2, #6]
    e4f2:	2a01      	cmp	r2, #1
    e4f4:	d01c      	beq.n	e530 <trx_aes_wrrd+0x178>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    e4f6:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    e4f8:	b2ff      	uxtb	r7, r7
		}

#if SAMD || SAMR21 || SAML21 || SAMR30
		spi_read(&master, &odata_var);
		*odata++ = (uint8_t)odata_var;
    e4fa:	7037      	strb	r7, [r6, #0]
    e4fc:	3601      	adds	r6, #1
	while (length > 0) {
    e4fe:	45b0      	cmp	r8, r6
    e500:	d01a      	beq.n	e538 <trx_aes_wrrd+0x180>
	SercomSpi *const spi_module = &(module->hw->SPI);
    e502:	682b      	ldr	r3, [r5, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    e504:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    e506:	4202      	tst	r2, r0
    e508:	d0fc      	beq.n	e504 <trx_aes_wrrd+0x14c>
    e50a:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    e50c:	4202      	tst	r2, r0
    e50e:	d001      	beq.n	e514 <trx_aes_wrrd+0x15c>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    e510:	7872      	ldrb	r2, [r6, #1]
    e512:	629a      	str	r2, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    e514:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    e516:	4222      	tst	r2, r4
    e518:	d0fc      	beq.n	e514 <trx_aes_wrrd+0x15c>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    e51a:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_read(&master)) {
    e51c:	420a      	tst	r2, r1
    e51e:	d0fc      	beq.n	e51a <trx_aes_wrrd+0x162>
    e520:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    e522:	420a      	tst	r2, r1
    e524:	d0e9      	beq.n	e4fa <trx_aes_wrrd+0x142>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    e526:	8b5a      	ldrh	r2, [r3, #26]
    e528:	420a      	tst	r2, r1
    e52a:	d0e0      	beq.n	e4ee <trx_aes_wrrd+0x136>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    e52c:	8359      	strh	r1, [r3, #26]
    e52e:	e7de      	b.n	e4ee <trx_aes_wrrd+0x136>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    e530:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    e532:	05ff      	lsls	r7, r7, #23
    e534:	0dff      	lsrs	r7, r7, #23
    e536:	e7e0      	b.n	e4fa <trx_aes_wrrd+0x142>
	SercomSpi *const spi_module = &(module->hw->SPI);
    e538:	4b1c      	ldr	r3, [pc, #112]	; (e5ac <trx_aes_wrrd+0x1f4>)
    e53a:	681b      	ldr	r3, [r3, #0]
#endif
		length--;
	}

	/* To get the last data byte, write some dummy byte */
	while (!spi_is_ready_to_write(&master)) {
    e53c:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    e53e:	7e1a      	ldrb	r2, [r3, #24]
    e540:	420a      	tst	r2, r1
    e542:	d0fc      	beq.n	e53e <trx_aes_wrrd+0x186>
    e544:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    e546:	07d2      	lsls	r2, r2, #31
    e548:	d501      	bpl.n	e54e <trx_aes_wrrd+0x196>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    e54a:	2200      	movs	r2, #0
    e54c:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, 0);
	while (!spi_is_write_complete(&master)) {
    e54e:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    e550:	7e1a      	ldrb	r2, [r3, #24]
    e552:	420a      	tst	r2, r1
    e554:	d0fc      	beq.n	e550 <trx_aes_wrrd+0x198>
	}
	while (!spi_is_ready_to_read(&master)) {
    e556:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    e558:	7e1a      	ldrb	r2, [r3, #24]
    e55a:	420a      	tst	r2, r1
    e55c:	d0fc      	beq.n	e558 <trx_aes_wrrd+0x1a0>
    e55e:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    e560:	0752      	lsls	r2, r2, #29
    e562:	d50a      	bpl.n	e57a <trx_aes_wrrd+0x1c2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    e564:	8b5a      	ldrh	r2, [r3, #26]
    e566:	0752      	lsls	r2, r2, #29
    e568:	d501      	bpl.n	e56e <trx_aes_wrrd+0x1b6>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    e56a:	2204      	movs	r2, #4
    e56c:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    e56e:	4a0f      	ldr	r2, [pc, #60]	; (e5ac <trx_aes_wrrd+0x1f4>)
    e570:	7992      	ldrb	r2, [r2, #6]
    e572:	2a01      	cmp	r2, #1
    e574:	d011      	beq.n	e59a <trx_aes_wrrd+0x1e2>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    e576:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    e578:	b2ff      	uxtb	r7, r7
	}
#if SAMD || SAMR21 || SAML21 || SAMR30
	spi_read(&master, &odata_var);
	*odata = (uint8_t)odata_var;
    e57a:	4653      	mov	r3, sl
    e57c:	701f      	strb	r7, [r3, #0]
#else
	spi_read(&master, (uint16_t *)odata);
#endif

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    e57e:	2200      	movs	r2, #0
    e580:	490b      	ldr	r1, [pc, #44]	; (e5b0 <trx_aes_wrrd+0x1f8>)
    e582:	480a      	ldr	r0, [pc, #40]	; (e5ac <trx_aes_wrrd+0x1f4>)
    e584:	4b0b      	ldr	r3, [pc, #44]	; (e5b4 <trx_aes_wrrd+0x1fc>)
    e586:	4798      	blx	r3
	spi_read_packet(AT86RFX_SPI, odata, 1);

	/* Stop the SPI transaction by setting SEL high */
	spi_deselect_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);
#endif
	LEAVE_TRX_REGION();
    e588:	2100      	movs	r1, #0
    e58a:	2000      	movs	r0, #0
    e58c:	4b0b      	ldr	r3, [pc, #44]	; (e5bc <trx_aes_wrrd+0x204>)
    e58e:	4798      	blx	r3
}
    e590:	bc1c      	pop	{r2, r3, r4}
    e592:	4690      	mov	r8, r2
    e594:	4699      	mov	r9, r3
    e596:	46a2      	mov	sl, r4
    e598:	bdf0      	pop	{r4, r5, r6, r7, pc}
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    e59a:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    e59c:	05ff      	lsls	r7, r7, #23
    e59e:	0dff      	lsrs	r7, r7, #23
    e5a0:	e7eb      	b.n	e57a <trx_aes_wrrd+0x1c2>
    e5a2:	46c0      	nop			; (mov r8, r8)
    e5a4:	00006239 	.word	0x00006239
    e5a8:	00006421 	.word	0x00006421
    e5ac:	20002248 	.word	0x20002248
    e5b0:	2000220c 	.word	0x2000220c
    e5b4:	0000758d 	.word	0x0000758d
    e5b8:	20002204 	.word	0x20002204
    e5bc:	00006401 	.word	0x00006401

0000e5c0 <DemoOutput_Greeting>:

bool PUSH_BUTTON_pressed;
MIWI_TICK PUSH_BUTTON_press_time;

void DemoOutput_Greeting(void)
{    
    e5c0:	b510      	push	{r4, lr}
    #if defined (ENABLE_CONSOLE)
        #if defined(PROTOCOL_P2P)
            printf("\r\nStarting Node 1 of Simple Demo for MiWi(TM) P2P Stack ...");  
        #endif
        #if defined(PROTOCOL_STAR)
            printf("\r\nStarting Node 1 of Simple Demo for MiWi(TM) STAR Stack ...");  
    e5c2:	4809      	ldr	r0, [pc, #36]	; (e5e8 <DemoOutput_Greeting+0x28>)
    e5c4:	4c09      	ldr	r4, [pc, #36]	; (e5ec <DemoOutput_Greeting+0x2c>)
    e5c6:	47a0      	blx	r4
            printf("\r\nStarting Node 1 of Simple Demo for MiWi(TM) PRO Stack ...");  
        #endif 
    #endif
    #if defined(ENABLE_CONSOLE)   
        #if defined(PHY_AT86RF233)
        printf("\r\n     RF Transceiver: AT86RF233");
    e5c8:	4809      	ldr	r0, [pc, #36]	; (e5f0 <DemoOutput_Greeting+0x30>)
    e5ca:	47a0      	blx	r4
        printf("\r\n   Demo Instruction:");
    e5cc:	4809      	ldr	r0, [pc, #36]	; (e5f4 <DemoOutput_Greeting+0x34>)
    e5ce:	47a0      	blx	r4
        printf("\r\n                     Power on the board until LED 1 lights up");
    e5d0:	4809      	ldr	r0, [pc, #36]	; (e5f8 <DemoOutput_Greeting+0x38>)
    e5d2:	47a0      	blx	r4
        printf("\r\n                     to indicate connecting with peer. ");
    e5d4:	4809      	ldr	r0, [pc, #36]	; (e5fc <DemoOutput_Greeting+0x3c>)
    e5d6:	47a0      	blx	r4
        printf("\r\n                     Press SW Button to broadcast message. ");
    e5d8:	4809      	ldr	r0, [pc, #36]	; (e600 <DemoOutput_Greeting+0x40>)
    e5da:	47a0      	blx	r4

#if defined (CONF_BOARD_JOYSTICK)		
        printf("\r\n                     Press Joystick CENTER Button to unicast encrypted message.");
#endif		
        printf("\r\n                     LED 1 will be toggled upon receiving messages. ");
    e5dc:	4809      	ldr	r0, [pc, #36]	; (e604 <DemoOutput_Greeting+0x44>)
    e5de:	47a0      	blx	r4
        printf("\r\n\r\n");		
    e5e0:	4809      	ldr	r0, [pc, #36]	; (e608 <DemoOutput_Greeting+0x48>)
    e5e2:	4b0a      	ldr	r3, [pc, #40]	; (e60c <DemoOutput_Greeting+0x4c>)
    e5e4:	4798      	blx	r3
		printf("\r\n                     LED 1 will be toggled upon receiving messages. ");
        printf("\r\n\r\n");		
        #endif
 
    #endif 
}        
    e5e6:	bd10      	pop	{r4, pc}
    e5e8:	0001351c 	.word	0x0001351c
    e5ec:	00011ee5 	.word	0x00011ee5
    e5f0:	0001355c 	.word	0x0001355c
    e5f4:	00013580 	.word	0x00013580
    e5f8:	00013598 	.word	0x00013598
    e5fc:	000135d8 	.word	0x000135d8
    e600:	00013614 	.word	0x00013614
    e604:	00013654 	.word	0x00013654
    e608:	0001369c 	.word	0x0001369c
    e60c:	00011fd9 	.word	0x00011fd9

0000e610 <demo_output_freezer_options>:
	#elif defined(PHY_AT86RF212B)
	LCDDisplay((char *)"SW: Use PDS Data \nPress in 5 sec", 0, false);
	#endif
	delay_ms(1000);
#endif
}
    e610:	4770      	bx	lr
    e612:	Address 0x0000e612 is out of bounds.


0000e614 <DemoOutput_Channel>:
void DemoOutput_Channel(uint8_t channel, uint8_t Step)
{
    e614:	b570      	push	{r4, r5, r6, lr}
    e616:	0004      	movs	r4, r0
    if( Step == 0 )
    e618:	2900      	cmp	r1, #0
    e61a:	d009      	beq.n	e630 <DemoOutput_Channel+0x1c>
    { 
#if defined (ENABLE_LCD)
        LCDDisplay((char *)"Connected Peer on \n Channel ", channel, true);
#endif
        #if !defined(MIWIKIT)
        printf("\r\nConnected Peer on Channel ");
    e61c:	4809      	ldr	r0, [pc, #36]	; (e644 <DemoOutput_Channel+0x30>)
    e61e:	4d0a      	ldr	r5, [pc, #40]	; (e648 <DemoOutput_Channel+0x34>)
    e620:	47a8      	blx	r5
        printf("%d",channel);
    e622:	0021      	movs	r1, r4
    e624:	4809      	ldr	r0, [pc, #36]	; (e64c <DemoOutput_Channel+0x38>)
    e626:	47a8      	blx	r5
        printf("\r\n");
    e628:	4809      	ldr	r0, [pc, #36]	; (e650 <DemoOutput_Channel+0x3c>)
    e62a:	4b0a      	ldr	r3, [pc, #40]	; (e654 <DemoOutput_Channel+0x40>)
    e62c:	4798      	blx	r3
        #endif
    }
}    
    e62e:	bd70      	pop	{r4, r5, r6, pc}
        printf("\r\nConnecting Peer on Channel ");
    e630:	4809      	ldr	r0, [pc, #36]	; (e658 <DemoOutput_Channel+0x44>)
    e632:	4d05      	ldr	r5, [pc, #20]	; (e648 <DemoOutput_Channel+0x34>)
    e634:	47a8      	blx	r5
        printf("%d",channel);
    e636:	0021      	movs	r1, r4
    e638:	4804      	ldr	r0, [pc, #16]	; (e64c <DemoOutput_Channel+0x38>)
    e63a:	47a8      	blx	r5
        printf("\r\n");
    e63c:	4804      	ldr	r0, [pc, #16]	; (e650 <DemoOutput_Channel+0x3c>)
    e63e:	4b05      	ldr	r3, [pc, #20]	; (e654 <DemoOutput_Channel+0x40>)
    e640:	4798      	blx	r3
    e642:	e7f4      	b.n	e62e <DemoOutput_Channel+0x1a>
    e644:	000134b4 	.word	0x000134b4
    e648:	00011ee5 	.word	0x00011ee5
    e64c:	000134b0 	.word	0x000134b0
    e650:	00013868 	.word	0x00013868
    e654:	00011fd9 	.word	0x00011fd9
    e658:	00013490 	.word	0x00013490

0000e65c <DemoOutput_HandleMessage>:
#endif
}


void DemoOutput_HandleMessage(void)
{
    e65c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	uint8_t startPayloadIndex = 0;

    if( rxMessage.flags.bits.secEn )
    e65e:	4b2d      	ldr	r3, [pc, #180]	; (e714 <DemoOutput_HandleMessage+0xb8>)
    e660:	781b      	ldrb	r3, [r3, #0]
    e662:	071b      	lsls	r3, r3, #28
    e664:	d427      	bmi.n	e6b6 <DemoOutput_HandleMessage+0x5a>
    {
        sio2host_tx((uint8_t *)"Secured ", sizeof("Secured "));
    }

    if( rxMessage.flags.bits.broadcast )
    e666:	4b2b      	ldr	r3, [pc, #172]	; (e714 <DemoOutput_HandleMessage+0xb8>)
    e668:	781b      	ldrb	r3, [r3, #0]
    e66a:	079b      	lsls	r3, r3, #30
    e66c:	d028      	beq.n	e6c0 <DemoOutput_HandleMessage+0x64>
    {
        sio2host_tx((uint8_t *)"Broadcast Packet with RSSI ", sizeof("Broadcast Packet with RSSI "));
    e66e:	211c      	movs	r1, #28
    e670:	4829      	ldr	r0, [pc, #164]	; (e718 <DemoOutput_HandleMessage+0xbc>)
    e672:	4b2a      	ldr	r3, [pc, #168]	; (e71c <DemoOutput_HandleMessage+0xc0>)
    e674:	4798      	blx	r3
    }
    else
    {
        sio2host_tx((uint8_t *)"Unicast Packet with RSSI ",sizeof("Unicast Packet with RSSI "));
    }
    printf("%02x", rxMessage.PacketRSSI);
    e676:	4c27      	ldr	r4, [pc, #156]	; (e714 <DemoOutput_HandleMessage+0xb8>)
    e678:	7b61      	ldrb	r1, [r4, #13]
    e67a:	4829      	ldr	r0, [pc, #164]	; (e720 <DemoOutput_HandleMessage+0xc4>)
    e67c:	4b29      	ldr	r3, [pc, #164]	; (e724 <DemoOutput_HandleMessage+0xc8>)
    e67e:	4798      	blx	r3
    if( rxMessage.flags.bits.srcPrsnt )
    e680:	7823      	ldrb	r3, [r4, #0]
    e682:	065b      	lsls	r3, r3, #25
    e684:	d421      	bmi.n	e6ca <DemoOutput_HandleMessage+0x6e>
            {
                printf("%x", rxMessage.SourceAddress[MY_ADDRESS_LENGTH-1-i]);
            }    
        }
    }
    sio2host_tx((uint8_t *)": ",sizeof(": "));
    e686:	2103      	movs	r1, #3
    e688:	4827      	ldr	r0, [pc, #156]	; (e728 <DemoOutput_HandleMessage+0xcc>)
    e68a:	4b24      	ldr	r3, [pc, #144]	; (e71c <DemoOutput_HandleMessage+0xc0>)
    e68c:	4798      	blx	r3

	/* If the role is not PAN Coordinator and receiving a unicast
	   then first three bytes are source end device info, so skip this*/
	if (END_DEVICE == role && !rxMessage.flags.bits.broadcast)
    e68e:	4b27      	ldr	r3, [pc, #156]	; (e72c <DemoOutput_HandleMessage+0xd0>)
    e690:	781b      	ldrb	r3, [r3, #0]
	uint8_t startPayloadIndex = 0;
    e692:	2400      	movs	r4, #0
	if (END_DEVICE == role && !rxMessage.flags.bits.broadcast)
    e694:	2b02      	cmp	r3, #2
    e696:	d037      	beq.n	e708 <DemoOutput_HandleMessage+0xac>
	{
	    startPayloadIndex = 3;
	}
    
    for(i = startPayloadIndex; i < rxMessage.PayloadSize; i++)
    e698:	4b1e      	ldr	r3, [pc, #120]	; (e714 <DemoOutput_HandleMessage+0xb8>)
    e69a:	7b1b      	ldrb	r3, [r3, #12]
    e69c:	42a3      	cmp	r3, r4
    e69e:	d909      	bls.n	e6b4 <DemoOutput_HandleMessage+0x58>
    {
        sio2host_putchar(rxMessage.Payload[i]);
    e6a0:	4d1c      	ldr	r5, [pc, #112]	; (e714 <DemoOutput_HandleMessage+0xb8>)
    e6a2:	4e23      	ldr	r6, [pc, #140]	; (e730 <DemoOutput_HandleMessage+0xd4>)
    e6a4:	68ab      	ldr	r3, [r5, #8]
    e6a6:	5d18      	ldrb	r0, [r3, r4]
    e6a8:	47b0      	blx	r6
    for(i = startPayloadIndex; i < rxMessage.PayloadSize; i++)
    e6aa:	3401      	adds	r4, #1
    e6ac:	b2e4      	uxtb	r4, r4
    e6ae:	7b2b      	ldrb	r3, [r5, #12]
    e6b0:	42a3      	cmp	r3, r4
    e6b2:	d8f7      	bhi.n	e6a4 <DemoOutput_HandleMessage+0x48>
    }
} 
    e6b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        sio2host_tx((uint8_t *)"Secured ", sizeof("Secured "));
    e6b6:	2109      	movs	r1, #9
    e6b8:	481e      	ldr	r0, [pc, #120]	; (e734 <DemoOutput_HandleMessage+0xd8>)
    e6ba:	4b18      	ldr	r3, [pc, #96]	; (e71c <DemoOutput_HandleMessage+0xc0>)
    e6bc:	4798      	blx	r3
    e6be:	e7d2      	b.n	e666 <DemoOutput_HandleMessage+0xa>
        sio2host_tx((uint8_t *)"Unicast Packet with RSSI ",sizeof("Unicast Packet with RSSI "));
    e6c0:	211a      	movs	r1, #26
    e6c2:	481d      	ldr	r0, [pc, #116]	; (e738 <DemoOutput_HandleMessage+0xdc>)
    e6c4:	4b15      	ldr	r3, [pc, #84]	; (e71c <DemoOutput_HandleMessage+0xc0>)
    e6c6:	4798      	blx	r3
    e6c8:	e7d5      	b.n	e676 <DemoOutput_HandleMessage+0x1a>
        sio2host_tx((uint8_t *)" from ", sizeof(" from "));
    e6ca:	2107      	movs	r1, #7
    e6cc:	481b      	ldr	r0, [pc, #108]	; (e73c <DemoOutput_HandleMessage+0xe0>)
    e6ce:	4b13      	ldr	r3, [pc, #76]	; (e71c <DemoOutput_HandleMessage+0xc0>)
    e6d0:	4798      	blx	r3
        if( rxMessage.flags.bits.altSrcAddr )
    e6d2:	4b10      	ldr	r3, [pc, #64]	; (e714 <DemoOutput_HandleMessage+0xb8>)
    e6d4:	781b      	ldrb	r3, [r3, #0]
    e6d6:	2407      	movs	r4, #7
    e6d8:	2b7f      	cmp	r3, #127	; 0x7f
    e6da:	d809      	bhi.n	e6f0 <DemoOutput_HandleMessage+0x94>
                printf("%x", rxMessage.SourceAddress[MY_ADDRESS_LENGTH-1-i]);
    e6dc:	4f0d      	ldr	r7, [pc, #52]	; (e714 <DemoOutput_HandleMessage+0xb8>)
    e6de:	4e18      	ldr	r6, [pc, #96]	; (e740 <DemoOutput_HandleMessage+0xe4>)
    e6e0:	4d10      	ldr	r5, [pc, #64]	; (e724 <DemoOutput_HandleMessage+0xc8>)
    e6e2:	687b      	ldr	r3, [r7, #4]
    e6e4:	5d19      	ldrb	r1, [r3, r4]
    e6e6:	0030      	movs	r0, r6
    e6e8:	47a8      	blx	r5
            for(i = 0; i < MY_ADDRESS_LENGTH; i++)
    e6ea:	3c01      	subs	r4, #1
    e6ec:	d2f9      	bcs.n	e6e2 <DemoOutput_HandleMessage+0x86>
    e6ee:	e7ca      	b.n	e686 <DemoOutput_HandleMessage+0x2a>
            printf( "%x", rxMessage.SourceAddress[1]);
    e6f0:	4e08      	ldr	r6, [pc, #32]	; (e714 <DemoOutput_HandleMessage+0xb8>)
    e6f2:	6873      	ldr	r3, [r6, #4]
    e6f4:	7859      	ldrb	r1, [r3, #1]
    e6f6:	4d12      	ldr	r5, [pc, #72]	; (e740 <DemoOutput_HandleMessage+0xe4>)
    e6f8:	0028      	movs	r0, r5
    e6fa:	4c0a      	ldr	r4, [pc, #40]	; (e724 <DemoOutput_HandleMessage+0xc8>)
    e6fc:	47a0      	blx	r4
            printf( "%x", rxMessage.SourceAddress[0]);
    e6fe:	6873      	ldr	r3, [r6, #4]
    e700:	7819      	ldrb	r1, [r3, #0]
    e702:	0028      	movs	r0, r5
    e704:	47a0      	blx	r4
    e706:	e7be      	b.n	e686 <DemoOutput_HandleMessage+0x2a>
	if (END_DEVICE == role && !rxMessage.flags.bits.broadcast)
    e708:	4b02      	ldr	r3, [pc, #8]	; (e714 <DemoOutput_HandleMessage+0xb8>)
    e70a:	781b      	ldrb	r3, [r3, #0]
    e70c:	079b      	lsls	r3, r3, #30
    e70e:	d1c3      	bne.n	e698 <DemoOutput_HandleMessage+0x3c>
	    startPayloadIndex = 3;
    e710:	3403      	adds	r4, #3
    e712:	e7c1      	b.n	e698 <DemoOutput_HandleMessage+0x3c>
    e714:	2000208c 	.word	0x2000208c
    e718:	000136ac 	.word	0x000136ac
    e71c:	00008d49 	.word	0x00008d49
    e720:	000136e4 	.word	0x000136e4
    e724:	00011ee5 	.word	0x00011ee5
    e728:	000136f8 	.word	0x000136f8
    e72c:	20002074 	.word	0x20002074
    e730:	00008d75 	.word	0x00008d75
    e734:	000136a0 	.word	0x000136a0
    e738:	000136c8 	.word	0x000136c8
    e73c:	000136ec 	.word	0x000136ec
    e740:	000136f4 	.word	0x000136f4

0000e744 <DemoOutput_UpdateTxRx>:
void DemoOutput_UpdateTxRx(uint8_t TxNum, uint8_t RxNum)
{
#if defined (ENABLE_LCD)
    LCDTRXCount(TxNum, RxNum);  
#endif
}
    e744:	4770      	bx	lr
    e746:	Address 0x0000e746 is out of bounds.


0000e748 <DemoOutput_ChannelError>:

void DemoOutput_ChannelError(uint8_t channel)
{
    e748:	b570      	push	{r4, r5, r6, lr}
    e74a:	0005      	movs	r5, r0
    #if defined (ENABLE_CONSOLE)
        printf("\r\nSelection of channel ");
    e74c:	4804      	ldr	r0, [pc, #16]	; (e760 <DemoOutput_ChannelError+0x18>)
    e74e:	4c05      	ldr	r4, [pc, #20]	; (e764 <DemoOutput_ChannelError+0x1c>)
    e750:	47a0      	blx	r4
        printf("%d", channel);
    e752:	0029      	movs	r1, r5
    e754:	4804      	ldr	r0, [pc, #16]	; (e768 <DemoOutput_ChannelError+0x20>)
    e756:	47a0      	blx	r4
        printf(" is not supported in current configuration.\r\n");
    e758:	4804      	ldr	r0, [pc, #16]	; (e76c <DemoOutput_ChannelError+0x24>)
    e75a:	4b05      	ldr	r3, [pc, #20]	; (e770 <DemoOutput_ChannelError+0x28>)
    e75c:	4798      	blx	r3
    #endif
}
    e75e:	bd70      	pop	{r4, r5, r6, pc}
    e760:	000134d4 	.word	0x000134d4
    e764:	00011ee5 	.word	0x00011ee5
    e768:	000134b0 	.word	0x000134b0
    e76c:	000134ec 	.word	0x000134ec
    e770:	00011fd9 	.word	0x00011fd9

0000e774 <Source_END_DEVICE_INFO>:
#endif
}    

#if defined(PROTOCOL_STAR)
    void Source_END_DEVICE_INFO(uint8_t *SrAddr)
    {
    e774:	b510      	push	{r4, lr}
#if defined (ENABLE_LCD)
        LCD_Erase();
		snprintf(LCDText, sizeof(LCDText), "Data Packet from\n Address:%02x%02x%02x", SrAddr[0],SrAddr[1],SrAddr[2]);
		LCD_Update();
#endif
        delay_ms(1200);
    e776:	2096      	movs	r0, #150	; 0x96
    e778:	00c0      	lsls	r0, r0, #3
    e77a:	4b01      	ldr	r3, [pc, #4]	; (e780 <Source_END_DEVICE_INFO+0xc>)
    e77c:	4798      	blx	r3
    }
    e77e:	bd10      	pop	{r4, pc}
    e780:	00006265 	.word	0x00006265

0000e784 <STAR_DEMO_OPTIONS_MESSAGE>:
#elif ((BOARD == SAMR21_XPLAINED_PRO) || (BOARD == SAMR30_XPLAINED_PRO))
	  LCDDisplay((char *)"SW0:  Unicast", 0, false);
#endif
    }
#endif 
}    
    e784:	4770      	bx	lr
    e786:	Address 0x0000e786 is out of bounds.


0000e788 <ButtonPressed>:
 *
 * Note:
 ********************************************************************/

uint8_t ButtonPressed(void)
{
    e788:	b510      	push	{r4, lr}
	return (port_base->IN.reg & pin_mask);
    e78a:	4b10      	ldr	r3, [pc, #64]	; (e7cc <ButtonPressed+0x44>)
    e78c:	6a1b      	ldr	r3, [r3, #32]
#if (BOARD == SAMR21_XPLAINED_PRO) || (BOARD == SAMR21ZLL_EK) || (BOARD == SAMR30_XPLAINED_PRO)
    MIWI_TICK tickDifference;
    if(!port_pin_get_input_level(BUTTON_0_PIN))
    e78e:	00db      	lsls	r3, r3, #3
    e790:	d40e      	bmi.n	e7b0 <ButtonPressed+0x28>
    {
        //if the button was previously not pressed
        if(PUSH_BUTTON_pressed == false)
    e792:	4b0f      	ldr	r3, [pc, #60]	; (e7d0 <ButtonPressed+0x48>)
    e794:	781b      	ldrb	r3, [r3, #0]
        {
            PUSH_BUTTON_pressed = false;
        }
    }
#endif
    return 0;
    e796:	2000      	movs	r0, #0
        if(PUSH_BUTTON_pressed == false)
    e798:	2b00      	cmp	r3, #0
    e79a:	d000      	beq.n	e79e <ButtonPressed+0x16>
}
    e79c:	bd10      	pop	{r4, pc}
            PUSH_BUTTON_pressed = true;
    e79e:	2201      	movs	r2, #1
    e7a0:	4b0b      	ldr	r3, [pc, #44]	; (e7d0 <ButtonPressed+0x48>)
    e7a2:	701a      	strb	r2, [r3, #0]
            PUSH_BUTTON_press_time.Val = MiWi_TickGet();
    e7a4:	4b0b      	ldr	r3, [pc, #44]	; (e7d4 <ButtonPressed+0x4c>)
    e7a6:	4798      	blx	r3
    e7a8:	4b0b      	ldr	r3, [pc, #44]	; (e7d8 <ButtonPressed+0x50>)
    e7aa:	6018      	str	r0, [r3, #0]
            return 1;
    e7ac:	2001      	movs	r0, #1
    e7ae:	e7f5      	b.n	e79c <ButtonPressed+0x14>
        t.Val = MiWi_TickGet();
    e7b0:	4b08      	ldr	r3, [pc, #32]	; (e7d4 <ButtonPressed+0x4c>)
    e7b2:	4798      	blx	r3
        tickDifference.Val = MiWi_TickGetDiff(t,PUSH_BUTTON_press_time);
    e7b4:	4b08      	ldr	r3, [pc, #32]	; (e7d8 <ButtonPressed+0x50>)
    e7b6:	6819      	ldr	r1, [r3, #0]
    e7b8:	4b08      	ldr	r3, [pc, #32]	; (e7dc <ButtonPressed+0x54>)
    e7ba:	4798      	blx	r3
        if(tickDifference.Val > DEBOUNCE_TIME)
    e7bc:	4b08      	ldr	r3, [pc, #32]	; (e7e0 <ButtonPressed+0x58>)
    e7be:	4298      	cmp	r0, r3
    e7c0:	d902      	bls.n	e7c8 <ButtonPressed+0x40>
            PUSH_BUTTON_pressed = false;
    e7c2:	2200      	movs	r2, #0
    e7c4:	4b02      	ldr	r3, [pc, #8]	; (e7d0 <ButtonPressed+0x48>)
    e7c6:	701a      	strb	r2, [r3, #0]
    return 0;
    e7c8:	2000      	movs	r0, #0
    e7ca:	e7e7      	b.n	e79c <ButtonPressed+0x14>
    e7cc:	41004400 	.word	0x41004400
    e7d0:	20002254 	.word	0x20002254
    e7d4:	0000d59d 	.word	0x0000d59d
    e7d8:	20002258 	.word	0x20002258
    e7dc:	0000d5ed 	.word	0x0000d5ed
    e7e0:	00003fff 	.word	0x00003fff

0000e7e4 <ReadMacAddress>:
* Overview:            Uses the MAC Address from the EEPROM for addressing
*
* Note:
**********************************************************************/
void ReadMacAddress(void)
{
    e7e4:	b510      	push	{r4, lr}
   {
     myLongAddress[i] = (NVM_UID_ADDRESS[j] & 0xFF);
     myLongAddress[i + 1] = (NVM_UID_ADDRESS[j] >> 8);
   }
#elif ((BOARD == SAMR30_XPLAINED_PRO) || (BOARD == SAMR21_XPLAINED_PRO))
   uint8_t* peui64 = edbg_eui_read_eui64();
    e7e6:	4b06      	ldr	r3, [pc, #24]	; (e800 <ReadMacAddress+0x1c>)
    e7e8:	4798      	blx	r3
    e7ea:	1dc3      	adds	r3, r0, #7
    e7ec:	4a05      	ldr	r2, [pc, #20]	; (e804 <ReadMacAddress+0x20>)
    e7ee:	3801      	subs	r0, #1
   for(uint8_t i=0; i<MY_ADDRESS_LENGTH; i++)
   {
       myLongAddress[i] = peui64[MY_ADDRESS_LENGTH-i-1];
    e7f0:	7819      	ldrb	r1, [r3, #0]
    e7f2:	7011      	strb	r1, [r2, #0]
    e7f4:	3b01      	subs	r3, #1
    e7f6:	3201      	adds	r2, #1
   for(uint8_t i=0; i<MY_ADDRESS_LENGTH; i++)
    e7f8:	4283      	cmp	r3, r0
    e7fa:	d1f9      	bne.n	e7f0 <ReadMacAddress+0xc>
   }
#endif
}
    e7fc:	bd10      	pop	{r4, pc}
    e7fe:	46c0      	nop			; (mov r8, r8)
    e800:	0000d7a1 	.word	0x0000d7a1
    e804:	20000010 	.word	0x20000010

0000e808 <main>:
{
    e808:	b510      	push	{r4, lr}
    system_init();
    e80a:	4b10      	ldr	r3, [pc, #64]	; (e84c <main+0x44>)
    e80c:	4798      	blx	r3
    delay_init();
    e80e:	4b10      	ldr	r3, [pc, #64]	; (e850 <main+0x48>)
    e810:	4798      	blx	r3
    cpu_irq_enable();
    e812:	2201      	movs	r2, #1
    e814:	4b0f      	ldr	r3, [pc, #60]	; (e854 <main+0x4c>)
    e816:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb 0xF":::"memory");
    e818:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    e81c:	b662      	cpsie	i
    sio2host_init();
    e81e:	4b0e      	ldr	r3, [pc, #56]	; (e858 <main+0x50>)
    e820:	4798      	blx	r3
    ReadMacAddress();
    e822:	4b0e      	ldr	r3, [pc, #56]	; (e85c <main+0x54>)
    e824:	4798      	blx	r3
    SYS_TimerInit();
    e826:	4c0e      	ldr	r4, [pc, #56]	; (e860 <main+0x58>)
    e828:	47a0      	blx	r4
    DemoOutput_Greeting();
    e82a:	4b0e      	ldr	r3, [pc, #56]	; (e864 <main+0x5c>)
    e82c:	4798      	blx	r3
    SYS_TimerInit();
    e82e:	47a0      	blx	r4
    nvm_init(INT_FLASH);
    e830:	2000      	movs	r0, #0
    e832:	4b0d      	ldr	r3, [pc, #52]	; (e868 <main+0x60>)
    e834:	4798      	blx	r3
    PDS_Init();
    e836:	4b0d      	ldr	r3, [pc, #52]	; (e86c <main+0x64>)
    e838:	4798      	blx	r3
    demo_output_freezer_options();
    e83a:	4b0d      	ldr	r3, [pc, #52]	; (e870 <main+0x68>)
    e83c:	4798      	blx	r3
    freezer_enable = freezer_feature();
    e83e:	4b0d      	ldr	r3, [pc, #52]	; (e874 <main+0x6c>)
    e840:	4798      	blx	r3
    Initialize_Demo(freezer_enable);
    e842:	4b0d      	ldr	r3, [pc, #52]	; (e878 <main+0x70>)
    e844:	4798      	blx	r3
        Run_Demo();
    e846:	4c0d      	ldr	r4, [pc, #52]	; (e87c <main+0x74>)
    e848:	47a0      	blx	r4
    e84a:	e7fd      	b.n	e848 <main+0x40>
    e84c:	000085ad 	.word	0x000085ad
    e850:	000061f9 	.word	0x000061f9
    e854:	20000008 	.word	0x20000008
    e858:	00008bf9 	.word	0x00008bf9
    e85c:	0000e7e5 	.word	0x0000e7e5
    e860:	0000d42d 	.word	0x0000d42d
    e864:	0000e5c1 	.word	0x0000e5c1
    e868:	0000d925 	.word	0x0000d925
    e86c:	0000a6b9 	.word	0x0000a6b9
    e870:	0000e611 	.word	0x0000e611
    e874:	0000ebb5 	.word	0x0000ebb5
    e878:	0000ebf1 	.word	0x0000ebf1
    e87c:	0000ed51 	.word	0x0000ed51

0000e880 <dataConfcb>:
* Overview: Confirmation Callback for MiApp_SendData
*
* Parameters:  handle - message handle, miwi_status_t status of data send
****************************************************************************/
static void dataConfcb(uint8_t handle, miwi_status_t status, uint8_t* msgPointer)
{
    e880:	b510      	push	{r4, lr}
    if (SUCCESS == status)
    e882:	2900      	cmp	r1, #0
    e884:	d004      	beq.n	e890 <dataConfcb+0x10>
        DemoOutput_UpdateTxRx(++TxNum, RxNum);
        /* Delay for Display */
        delay_ms(100);
    }
    /* After Displaying TX and RX Counts , Switch back to showing Demo Instructions */
    STAR_DEMO_OPTIONS_MESSAGE (role);
    e886:	4b09      	ldr	r3, [pc, #36]	; (e8ac <dataConfcb+0x2c>)
    e888:	7818      	ldrb	r0, [r3, #0]
    e88a:	4b09      	ldr	r3, [pc, #36]	; (e8b0 <dataConfcb+0x30>)
    e88c:	4798      	blx	r3
}
    e88e:	bd10      	pop	{r4, pc}
        DemoOutput_UpdateTxRx(++TxNum, RxNum);
    e890:	4b08      	ldr	r3, [pc, #32]	; (e8b4 <dataConfcb+0x34>)
    e892:	7818      	ldrb	r0, [r3, #0]
    e894:	3001      	adds	r0, #1
    e896:	b2c0      	uxtb	r0, r0
    e898:	7018      	strb	r0, [r3, #0]
    e89a:	4b07      	ldr	r3, [pc, #28]	; (e8b8 <dataConfcb+0x38>)
    e89c:	7819      	ldrb	r1, [r3, #0]
    e89e:	4b07      	ldr	r3, [pc, #28]	; (e8bc <dataConfcb+0x3c>)
    e8a0:	4798      	blx	r3
        delay_ms(100);
    e8a2:	2064      	movs	r0, #100	; 0x64
    e8a4:	4b06      	ldr	r3, [pc, #24]	; (e8c0 <dataConfcb+0x40>)
    e8a6:	4798      	blx	r3
    e8a8:	e7ed      	b.n	e886 <dataConfcb+0x6>
    e8aa:	46c0      	nop			; (mov r8, r8)
    e8ac:	20002074 	.word	0x20002074
    e8b0:	0000e785 	.word	0x0000e785
    e8b4:	20001c85 	.word	0x20001c85
    e8b8:	20001c84 	.word	0x20001c84
    e8bc:	0000e745 	.word	0x0000e745
    e8c0:	00006265 	.word	0x00006265

0000e8c4 <run_star_demo>:
* Overview: runs the demo based on input
*
* Parameters: None
*********************************************************************/
void run_star_demo(void)
{
    e8c4:	b5f0      	push	{r4, r5, r6, r7, lr}
    e8c6:	46d6      	mov	lr, sl
    e8c8:	464f      	mov	r7, r9
    e8ca:	4646      	mov	r6, r8
    e8cc:	b5c0      	push	{r6, r7, lr}
    e8ce:	b086      	sub	sp, #24
    t1.Val = MiWi_TickGet ();
    e8d0:	4b6f      	ldr	r3, [pc, #444]	; (ea90 <run_star_demo+0x1cc>)
    e8d2:	4798      	blx	r3
    e8d4:	4b6f      	ldr	r3, [pc, #444]	; (ea94 <run_star_demo+0x1d0>)
    e8d6:	6018      	str	r0, [r3, #0]
    display_connections = true;
    e8d8:	2201      	movs	r2, #1
    e8da:	4b6f      	ldr	r3, [pc, #444]	; (ea98 <run_star_demo+0x1d4>)
    e8dc:	701a      	strb	r2, [r3, #0]
                                P2PTasks ();

                                /* Button 1 is pressed, Initiate the Packet transmission */
                                if(switch_val == 1)
                                {
                                    update_ed = false;    // No Display of peer Device Info
    e8de:	4b6f      	ldr	r3, [pc, #444]	; (ea9c <run_star_demo+0x1d8>)
    e8e0:	4698      	mov	r8, r3
    e8e2:	e0aa      	b.n	ea3a <run_star_demo+0x176>
                if (role == PAN_COORD)
    e8e4:	4b6e      	ldr	r3, [pc, #440]	; (eaa0 <run_star_demo+0x1dc>)
    e8e6:	781b      	ldrb	r3, [r3, #0]
    e8e8:	2b01      	cmp	r3, #1
    e8ea:	d00a      	beq.n	e902 <run_star_demo+0x3e>
                    select_ed = 0;
    e8ec:	2200      	movs	r2, #0
    e8ee:	4b6d      	ldr	r3, [pc, #436]	; (eaa4 <run_star_demo+0x1e0>)
    e8f0:	701a      	strb	r2, [r3, #0]
                    update_ed = true;
    e8f2:	3201      	adds	r2, #1
    e8f4:	4b69      	ldr	r3, [pc, #420]	; (ea9c <run_star_demo+0x1d8>)
    e8f6:	701a      	strb	r2, [r3, #0]
                        chk_sel_status = true;
    e8f8:	4b6b      	ldr	r3, [pc, #428]	; (eaa8 <run_star_demo+0x1e4>)
    e8fa:	469a      	mov	sl, r3
    e8fc:	2701      	movs	r7, #1
    e8fe:	46b9      	mov	r9, r7
    e900:	e06d      	b.n	e9de <run_star_demo+0x11a>
                    uint16_t broadcastAddress = 0xFFFF;
    e902:	2416      	movs	r4, #22
    e904:	446c      	add	r4, sp
    e906:	3b02      	subs	r3, #2
    e908:	8023      	strh	r3, [r4, #0]
                        MIWI_TEXT_LEN, (uint8_t *)&MiWi[(TxSynCount%6)][0], msghandledemo++, true, dataConfcb);
    e90a:	4b68      	ldr	r3, [pc, #416]	; (eaac <run_star_demo+0x1e8>)
    e90c:	7818      	ldrb	r0, [r3, #0]
    e90e:	2106      	movs	r1, #6
    e910:	4b67      	ldr	r3, [pc, #412]	; (eab0 <run_star_demo+0x1ec>)
    e912:	4798      	blx	r3
    e914:	b2ca      	uxtb	r2, r1
    e916:	0053      	lsls	r3, r2, #1
    e918:	189a      	adds	r2, r3, r2
    e91a:	00d3      	lsls	r3, r2, #3
    e91c:	1a9b      	subs	r3, r3, r2
    e91e:	4a65      	ldr	r2, [pc, #404]	; (eab4 <run_star_demo+0x1f0>)
    e920:	189b      	adds	r3, r3, r2
                    mac_ack_status = MiApp_SendData(SHORT_ADDR_LEN, (uint8_t *)&broadcastAddress,
    e922:	4965      	ldr	r1, [pc, #404]	; (eab8 <run_star_demo+0x1f4>)
    e924:	780a      	ldrb	r2, [r1, #0]
    e926:	1c50      	adds	r0, r2, #1
    e928:	7008      	strb	r0, [r1, #0]
    e92a:	4964      	ldr	r1, [pc, #400]	; (eabc <run_star_demo+0x1f8>)
    e92c:	9102      	str	r1, [sp, #8]
    e92e:	2101      	movs	r1, #1
    e930:	9101      	str	r1, [sp, #4]
    e932:	9200      	str	r2, [sp, #0]
    e934:	2215      	movs	r2, #21
    e936:	0021      	movs	r1, r4
    e938:	2002      	movs	r0, #2
    e93a:	4c61      	ldr	r4, [pc, #388]	; (eac0 <run_star_demo+0x1fc>)
    e93c:	47a0      	blx	r4
                    if (mac_ack_status)
    e93e:	2800      	cmp	r0, #0
    e940:	d100      	bne.n	e944 <run_star_demo+0x80>
    e942:	e085      	b.n	ea50 <run_star_demo+0x18c>
                        TxSynCount++;
    e944:	4a59      	ldr	r2, [pc, #356]	; (eaac <run_star_demo+0x1e8>)
    e946:	7813      	ldrb	r3, [r2, #0]
    e948:	3301      	adds	r3, #1
    e94a:	7013      	strb	r3, [r2, #0]
    e94c:	e080      	b.n	ea50 <run_star_demo+0x18c>
                                    update_ed = false;    // No Display of peer Device Info
    e94e:	2300      	movs	r3, #0
    e950:	4642      	mov	r2, r8
    e952:	7013      	strb	r3, [r2, #0]
                                    chk_sel_status = false;   // Selection Mode off
    e954:	4a54      	ldr	r2, [pc, #336]	; (eaa8 <run_star_demo+0x1e4>)
    e956:	7013      	strb	r3, [r2, #0]

                                    if (myConnectionIndex_in_PanCo == select_ed)
    e958:	4b52      	ldr	r3, [pc, #328]	; (eaa4 <run_star_demo+0x1e0>)
    e95a:	781c      	ldrb	r4, [r3, #0]
    e95c:	4b59      	ldr	r3, [pc, #356]	; (eac4 <run_star_demo+0x200>)
    e95e:	781b      	ldrb	r3, [r3, #0]
    e960:	42a3      	cmp	r3, r4
    e962:	d042      	beq.n	e9ea <run_star_demo+0x126>
                                           Edx --> Pan CO --> EDy
                                           To forward a Packet from one ED to another ED , address should be specified with length as 3
                                           and address as end dest device short address (3 bytes)
                                        */
                                        mac_ack_status = MiApp_SendData(3, END_DEVICES_Short_Address[select_ed].Address,
                                        MIWI_TEXT_LEN, (uint8_t*)&MiWi[(TxSynCount%6)][0], msghandledemo++, true, dataConfcb);
    e964:	4b51      	ldr	r3, [pc, #324]	; (eaac <run_star_demo+0x1e8>)
    e966:	7818      	ldrb	r0, [r3, #0]
    e968:	2106      	movs	r1, #6
    e96a:	4b51      	ldr	r3, [pc, #324]	; (eab0 <run_star_demo+0x1ec>)
    e96c:	4798      	blx	r3
    e96e:	b2cb      	uxtb	r3, r1
    e970:	0059      	lsls	r1, r3, #1
    e972:	18c9      	adds	r1, r1, r3
    e974:	00cb      	lsls	r3, r1, #3
    e976:	1a5b      	subs	r3, r3, r1
    e978:	494e      	ldr	r1, [pc, #312]	; (eab4 <run_star_demo+0x1f0>)
    e97a:	185b      	adds	r3, r3, r1
                                        mac_ack_status = MiApp_SendData(3, END_DEVICES_Short_Address[select_ed].Address,
    e97c:	494e      	ldr	r1, [pc, #312]	; (eab8 <run_star_demo+0x1f4>)
    e97e:	780a      	ldrb	r2, [r1, #0]
    e980:	1c50      	adds	r0, r2, #1
    e982:	7008      	strb	r0, [r1, #0]
    e984:	00a4      	lsls	r4, r4, #2
    e986:	4950      	ldr	r1, [pc, #320]	; (eac8 <run_star_demo+0x204>)
    e988:	1861      	adds	r1, r4, r1
    e98a:	484c      	ldr	r0, [pc, #304]	; (eabc <run_star_demo+0x1f8>)
    e98c:	9002      	str	r0, [sp, #8]
    e98e:	9701      	str	r7, [sp, #4]
    e990:	9200      	str	r2, [sp, #0]
    e992:	2215      	movs	r2, #21
    e994:	2003      	movs	r0, #3
    e996:	4c4a      	ldr	r4, [pc, #296]	; (eac0 <run_star_demo+0x1fc>)
    e998:	47a0      	blx	r4

                                        if (mac_ack_status)
    e99a:	2800      	cmp	r0, #0
    e99c:	d003      	beq.n	e9a6 <run_star_demo+0xe2>
                                        {
                                            TxSynCount++;
    e99e:	4a43      	ldr	r2, [pc, #268]	; (eaac <run_star_demo+0x1e8>)
    e9a0:	7813      	ldrb	r3, [r2, #0]
    e9a2:	3301      	adds	r3, #1
    e9a4:	7013      	strb	r3, [r2, #0]
                        while(chk_sel_status)
    e9a6:	4b40      	ldr	r3, [pc, #256]	; (eaa8 <run_star_demo+0x1e4>)
    e9a8:	781b      	ldrb	r3, [r3, #0]
    e9aa:	2b00      	cmp	r3, #0
    e9ac:	d013      	beq.n	e9d6 <run_star_demo+0x112>
                                uint8_t switch_val = ButtonPressed();
    e9ae:	47b0      	blx	r6
    e9b0:	0004      	movs	r4, r0
                                P2PTasks ();
    e9b2:	47a8      	blx	r5
                                if(switch_val == 1)
    e9b4:	2c01      	cmp	r4, #1
    e9b6:	d0ca      	beq.n	e94e <run_star_demo+0x8a>
                                        }
                                    }
                                }
                                else if(switch_val == 2)   /* SWITCH to new peer Device Info */
    e9b8:	2c02      	cmp	r4, #2
    e9ba:	d1f4      	bne.n	e9a6 <run_star_demo+0xe2>
                                {
                                    if (select_ed > end_nodes-1)  /* Reset Peer Device Info */
    e9bc:	4b39      	ldr	r3, [pc, #228]	; (eaa4 <run_star_demo+0x1e0>)
    e9be:	781a      	ldrb	r2, [r3, #0]
    e9c0:	4b42      	ldr	r3, [pc, #264]	; (eacc <run_star_demo+0x208>)
    e9c2:	781b      	ldrb	r3, [r3, #0]
    e9c4:	3b01      	subs	r3, #1
    e9c6:	429a      	cmp	r2, r3
    e9c8:	dd2f      	ble.n	ea2a <run_star_demo+0x166>
                                    {
                                        /* If end of Peer Device Info reset the count */
                                        select_ed = 0;
    e9ca:	2200      	movs	r2, #0
    e9cc:	4b35      	ldr	r3, [pc, #212]	; (eaa4 <run_star_demo+0x1e0>)
    e9ce:	701a      	strb	r2, [r3, #0]
                                    else
                                    {
                                        /* New device Information */
                                        select_ed = select_ed+1;
                                    }
                                    chk_sel_status = false;
    e9d0:	2200      	movs	r2, #0
    e9d2:	4b35      	ldr	r3, [pc, #212]	; (eaa8 <run_star_demo+0x1e4>)
    e9d4:	701a      	strb	r2, [r3, #0]
                    while(update_ed == true)
    e9d6:	4b31      	ldr	r3, [pc, #196]	; (ea9c <run_star_demo+0x1d8>)
    e9d8:	781b      	ldrb	r3, [r3, #0]
    e9da:	2b00      	cmp	r3, #0
    e9dc:	d038      	beq.n	ea50 <run_star_demo+0x18c>
                        chk_sel_status = true;
    e9de:	4653      	mov	r3, sl
    e9e0:	464a      	mov	r2, r9
    e9e2:	701a      	strb	r2, [r3, #0]
                                uint8_t switch_val = ButtonPressed();
    e9e4:	4e3a      	ldr	r6, [pc, #232]	; (ead0 <run_star_demo+0x20c>)
                                P2PTasks ();
    e9e6:	4d3b      	ldr	r5, [pc, #236]	; (ead4 <run_star_demo+0x210>)
    e9e8:	e7e1      	b.n	e9ae <run_star_demo+0xea>
                                        MIWI_TEXT_LEN, (uint8_t*)&MiWi[(TxSynCount%6)][0], msghandledemo++, true, dataConfcb);
    e9ea:	4b30      	ldr	r3, [pc, #192]	; (eaac <run_star_demo+0x1e8>)
    e9ec:	7818      	ldrb	r0, [r3, #0]
    e9ee:	2106      	movs	r1, #6
    e9f0:	4b2f      	ldr	r3, [pc, #188]	; (eab0 <run_star_demo+0x1ec>)
    e9f2:	4798      	blx	r3
    e9f4:	b2c9      	uxtb	r1, r1
    e9f6:	004b      	lsls	r3, r1, #1
    e9f8:	1859      	adds	r1, r3, r1
    e9fa:	00cb      	lsls	r3, r1, #3
    e9fc:	1a5b      	subs	r3, r3, r1
    e9fe:	4a2d      	ldr	r2, [pc, #180]	; (eab4 <run_star_demo+0x1f0>)
    ea00:	189b      	adds	r3, r3, r2
                                        mac_ack_status = MiApp_SendData(LONG_ADDR_LEN, connectionTable[0].Address,
    ea02:	492d      	ldr	r1, [pc, #180]	; (eab8 <run_star_demo+0x1f4>)
    ea04:	780a      	ldrb	r2, [r1, #0]
    ea06:	1c50      	adds	r0, r2, #1
    ea08:	7008      	strb	r0, [r1, #0]
    ea0a:	492c      	ldr	r1, [pc, #176]	; (eabc <run_star_demo+0x1f8>)
    ea0c:	9102      	str	r1, [sp, #8]
    ea0e:	9701      	str	r7, [sp, #4]
    ea10:	9200      	str	r2, [sp, #0]
    ea12:	2215      	movs	r2, #21
    ea14:	4930      	ldr	r1, [pc, #192]	; (ead8 <run_star_demo+0x214>)
    ea16:	2008      	movs	r0, #8
    ea18:	4c29      	ldr	r4, [pc, #164]	; (eac0 <run_star_demo+0x1fc>)
    ea1a:	47a0      	blx	r4
                                        if (mac_ack_status)
    ea1c:	2800      	cmp	r0, #0
    ea1e:	d0c2      	beq.n	e9a6 <run_star_demo+0xe2>
                                            TxSynCount++;
    ea20:	4a22      	ldr	r2, [pc, #136]	; (eaac <run_star_demo+0x1e8>)
    ea22:	7813      	ldrb	r3, [r2, #0]
    ea24:	3301      	adds	r3, #1
    ea26:	7013      	strb	r3, [r2, #0]
    ea28:	e7bd      	b.n	e9a6 <run_star_demo+0xe2>
                                        select_ed = select_ed+1;
    ea2a:	3201      	adds	r2, #1
    ea2c:	4b1d      	ldr	r3, [pc, #116]	; (eaa4 <run_star_demo+0x1e0>)
    ea2e:	701a      	strb	r2, [r3, #0]
    ea30:	e7ce      	b.n	e9d0 <run_star_demo+0x10c>
    while(display_connections)
    ea32:	4b19      	ldr	r3, [pc, #100]	; (ea98 <run_star_demo+0x1d4>)
    ea34:	781b      	ldrb	r3, [r3, #0]
    ea36:	2b00      	cmp	r3, #0
    ea38:	d024      	beq.n	ea84 <run_star_demo+0x1c0>
        P2PTasks();
    ea3a:	4b26      	ldr	r3, [pc, #152]	; (ead4 <run_star_demo+0x210>)
    ea3c:	4798      	blx	r3
        PDS_TaskHandler();
    ea3e:	4b27      	ldr	r3, [pc, #156]	; (eadc <run_star_demo+0x218>)
    ea40:	4798      	blx	r3
            uint8_t PressedButton = ButtonPressed();
    ea42:	4b23      	ldr	r3, [pc, #140]	; (ead0 <run_star_demo+0x20c>)
    ea44:	4798      	blx	r3
            if ( PressedButton == 1 || PressedButton == 2)
    ea46:	3801      	subs	r0, #1
    ea48:	b2c0      	uxtb	r0, r0
    ea4a:	2801      	cmp	r0, #1
    ea4c:	d800      	bhi.n	ea50 <run_star_demo+0x18c>
    ea4e:	e749      	b.n	e8e4 <run_star_demo+0x20>
                    } /* END of Display of PEER DEVICE Info */

                }/* end of END_DEVICE send packet option */
            } /* end of options on button press */

        t2.Val = MiWi_TickGet ();
    ea50:	4b0f      	ldr	r3, [pc, #60]	; (ea90 <run_star_demo+0x1cc>)
    ea52:	4798      	blx	r3
    ea54:	4b22      	ldr	r3, [pc, #136]	; (eae0 <run_star_demo+0x21c>)
    ea56:	6018      	str	r0, [r3, #0]
        /* Display the no of End devices in Network */
        if( MiWi_TickGetDiff(t2, t1) > (15 * ONE_SECOND) && (role == PAN_COORD))
    ea58:	4b0e      	ldr	r3, [pc, #56]	; (ea94 <run_star_demo+0x1d0>)
    ea5a:	6819      	ldr	r1, [r3, #0]
    ea5c:	4b21      	ldr	r3, [pc, #132]	; (eae4 <run_star_demo+0x220>)
    ea5e:	4798      	blx	r3
    ea60:	4b21      	ldr	r3, [pc, #132]	; (eae8 <run_star_demo+0x224>)
    ea62:	4298      	cmp	r0, r3
    ea64:	d9e5      	bls.n	ea32 <run_star_demo+0x16e>
    ea66:	4b0e      	ldr	r3, [pc, #56]	; (eaa0 <run_star_demo+0x1dc>)
    ea68:	781b      	ldrb	r3, [r3, #0]
    ea6a:	2b01      	cmp	r3, #1
    ea6c:	d1e1      	bne.n	ea32 <run_star_demo+0x16e>
#if defined (ENABLE_LCD)
            LCD_Erase();
            snprintf(LCDText, sizeof(LCDText), "END_DEVICES :%02d",conn_size);
            LCD_Update();
#endif
            delay_ms(500);
    ea6e:	20fa      	movs	r0, #250	; 0xfa
    ea70:	0040      	lsls	r0, r0, #1
    ea72:	4b1e      	ldr	r3, [pc, #120]	; (eaec <run_star_demo+0x228>)
    ea74:	4798      	blx	r3
            display_connections = false;
    ea76:	2200      	movs	r2, #0
    ea78:	4b07      	ldr	r3, [pc, #28]	; (ea98 <run_star_demo+0x1d4>)
    ea7a:	701a      	strb	r2, [r3, #0]
            STAR_DEMO_OPTIONS_MESSAGE (true);
    ea7c:	2001      	movs	r0, #1
    ea7e:	4b1c      	ldr	r3, [pc, #112]	; (eaf0 <run_star_demo+0x22c>)
    ea80:	4798      	blx	r3
    ea82:	e7d6      	b.n	ea32 <run_star_demo+0x16e>

        }

    }
}
    ea84:	b006      	add	sp, #24
    ea86:	bc1c      	pop	{r2, r3, r4}
    ea88:	4690      	mov	r8, r2
    ea8a:	4699      	mov	r9, r3
    ea8c:	46a2      	mov	sl, r4
    ea8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ea90:	0000d59d 	.word	0x0000d59d
    ea94:	20002268 	.word	0x20002268
    ea98:	2000226c 	.word	0x2000226c
    ea9c:	2000225c 	.word	0x2000225c
    eaa0:	20002074 	.word	0x20002074
    eaa4:	20002264 	.word	0x20002264
    eaa8:	2000225d 	.word	0x2000225d
    eaac:	20001c86 	.word	0x20001c86
    eab0:	0000f1c1 	.word	0x0000f1c1
    eab4:	000136fc 	.word	0x000136fc
    eab8:	20001c87 	.word	0x20001c87
    eabc:	0000e881 	.word	0x0000e881
    eac0:	0000c5e5 	.word	0x0000c5e5
    eac4:	20001f8c 	.word	0x20001f8c
    eac8:	20002018 	.word	0x20002018
    eacc:	2000040c 	.word	0x2000040c
    ead0:	0000e789 	.word	0x0000e789
    ead4:	0000c821 	.word	0x0000c821
    ead8:	20002274 	.word	0x20002274
    eadc:	0000a74d 	.word	0x0000a74d
    eae0:	20002260 	.word	0x20002260
    eae4:	0000d5ed 	.word	0x0000d5ed
    eae8:	00e4e1c0 	.word	0x00e4e1c0
    eaec:	00006265 	.word	0x00006265
    eaf0:	0000e785 	.word	0x0000e785

0000eaf4 <ReceivedDataIndication>:
* PreCondition: MiApp_ProtocolInit
*
* Input:  RECEIVED_MESSAGE *ind - Indication structure
********************************************************************/
void ReceivedDataIndication (RECEIVED_MESSAGE *ind)
{
    eaf4:	b510      	push	{r4, lr}
#if defined(ENABLE_CONSOLE)
    /* Print the received information via Console */
    DemoOutput_HandleMessage();
    eaf6:	4b12      	ldr	r3, [pc, #72]	; (eb40 <ReceivedDataIndication+0x4c>)
    eaf8:	4798      	blx	r3
#endif

    /* Update the TX AND RX Counts on the display */
    DemoOutput_UpdateTxRx(TxNum, ++RxNum);
    eafa:	4b12      	ldr	r3, [pc, #72]	; (eb44 <ReceivedDataIndication+0x50>)
    eafc:	7818      	ldrb	r0, [r3, #0]
    eafe:	4b12      	ldr	r3, [pc, #72]	; (eb48 <ReceivedDataIndication+0x54>)
    eb00:	7819      	ldrb	r1, [r3, #0]
    eb02:	3101      	adds	r1, #1
    eb04:	b2c9      	uxtb	r1, r1
    eb06:	7019      	strb	r1, [r3, #0]
    eb08:	4b10      	ldr	r3, [pc, #64]	; (eb4c <ReceivedDataIndication+0x58>)
    eb0a:	4798      	blx	r3

    /* Delay for Showing the contents on the display before showing instructions */
    delay_ms(500);
    eb0c:	20fa      	movs	r0, #250	; 0xfa
    eb0e:	0040      	lsls	r0, r0, #1
    eb10:	4b0f      	ldr	r3, [pc, #60]	; (eb50 <ReceivedDataIndication+0x5c>)
    eb12:	4798      	blx	r3
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
    eb14:	2280      	movs	r2, #128	; 0x80
    eb16:	0312      	lsls	r2, r2, #12
    eb18:	4b0e      	ldr	r3, [pc, #56]	; (eb54 <ReceivedDataIndication+0x60>)
    eb1a:	61da      	str	r2, [r3, #28]
    LED_Toggle(LED0);
#endif

    /* Display the Source End Device Info on reception msg, Do not display if it is
       a PAN CO or if the message received was a broadcast packet */
    if ((role == END_DEVICE) && !rxMessage.flags.bits.broadcast)
    eb1c:	4b0e      	ldr	r3, [pc, #56]	; (eb58 <ReceivedDataIndication+0x64>)
    eb1e:	781b      	ldrb	r3, [r3, #0]
    eb20:	2b02      	cmp	r3, #2
    eb22:	d004      	beq.n	eb2e <ReceivedDataIndication+0x3a>
    {
        Source_END_DEVICE_INFO(rxMessage.Payload);
    }
    /* Display the Instructions message */
    STAR_DEMO_OPTIONS_MESSAGE (role);
    eb24:	4b0c      	ldr	r3, [pc, #48]	; (eb58 <ReceivedDataIndication+0x64>)
    eb26:	7818      	ldrb	r0, [r3, #0]
    eb28:	4b0c      	ldr	r3, [pc, #48]	; (eb5c <ReceivedDataIndication+0x68>)
    eb2a:	4798      	blx	r3
    eb2c:	bd10      	pop	{r4, pc}
    if ((role == END_DEVICE) && !rxMessage.flags.bits.broadcast)
    eb2e:	4b0c      	ldr	r3, [pc, #48]	; (eb60 <ReceivedDataIndication+0x6c>)
    eb30:	781b      	ldrb	r3, [r3, #0]
    eb32:	079b      	lsls	r3, r3, #30
    eb34:	d1f6      	bne.n	eb24 <ReceivedDataIndication+0x30>
        Source_END_DEVICE_INFO(rxMessage.Payload);
    eb36:	4b0a      	ldr	r3, [pc, #40]	; (eb60 <ReceivedDataIndication+0x6c>)
    eb38:	6898      	ldr	r0, [r3, #8]
    eb3a:	4b0a      	ldr	r3, [pc, #40]	; (eb64 <ReceivedDataIndication+0x70>)
    eb3c:	4798      	blx	r3
    eb3e:	e7f1      	b.n	eb24 <ReceivedDataIndication+0x30>
    eb40:	0000e65d 	.word	0x0000e65d
    eb44:	20001c85 	.word	0x20001c85
    eb48:	20001c84 	.word	0x20001c84
    eb4c:	0000e745 	.word	0x0000e745
    eb50:	00006265 	.word	0x00006265
    eb54:	41004400 	.word	0x41004400
    eb58:	20002074 	.word	0x20002074
    eb5c:	0000e785 	.word	0x0000e785
    eb60:	2000208c 	.word	0x2000208c
    eb64:	0000e775 	.word	0x0000e775

0000eb68 <EstablishConfirm>:
* Overview: callback function called upon MiAPP_EstConnection
            when connection is lost
* Parameter: status of the completed operation
********************************************************************/
static void EstablishConfirm(miwi_status_t status)
{
    eb68:	b510      	push	{r4, lr}
    if ((SUCCESS == status) || (ALREADY_EXISTS == status))
    eb6a:	2800      	cmp	r0, #0
    eb6c:	d001      	beq.n	eb72 <EstablishConfirm+0xa>
    eb6e:	2806      	cmp	r0, #6
    eb70:	d102      	bne.n	eb78 <EstablishConfirm+0x10>
    {
        printf("Reconnected\n\r");
    eb72:	4802      	ldr	r0, [pc, #8]	; (eb7c <EstablishConfirm+0x14>)
    eb74:	4b02      	ldr	r3, [pc, #8]	; (eb80 <EstablishConfirm+0x18>)
    eb76:	4798      	blx	r3
    }
}
    eb78:	bd10      	pop	{r4, pc}
    eb7a:	46c0      	nop			; (mov r8, r8)
    eb7c:	0001385c 	.word	0x0001385c
    eb80:	00011ee5 	.word	0x00011ee5

0000eb84 <appLinkFailureCallback>:
* Function: static void appLinkFailureCallback(void)
*
* Overview: callback function called upon when connection is lost
********************************************************************/
static void appLinkFailureCallback(void)
{
    eb84:	b510      	push	{r4, lr}
    eb86:	b084      	sub	sp, #16
    uint16_t broadcastAddr = 0xFFFF;
    eb88:	220e      	movs	r2, #14
    eb8a:	446a      	add	r2, sp
    eb8c:	2301      	movs	r3, #1
    eb8e:	425b      	negs	r3, r3
    eb90:	8013      	strh	r3, [r2, #0]
    MiApp_EstablishConnection(myChannel, 2, (uint8_t*)&broadcastAddr, 0, EstablishConfirm);
    eb92:	4b05      	ldr	r3, [pc, #20]	; (eba8 <appLinkFailureCallback+0x24>)
    eb94:	7818      	ldrb	r0, [r3, #0]
    eb96:	4b05      	ldr	r3, [pc, #20]	; (ebac <appLinkFailureCallback+0x28>)
    eb98:	9300      	str	r3, [sp, #0]
    eb9a:	2300      	movs	r3, #0
    eb9c:	2102      	movs	r1, #2
    eb9e:	4c04      	ldr	r4, [pc, #16]	; (ebb0 <appLinkFailureCallback+0x2c>)
    eba0:	47a0      	blx	r4
}
    eba2:	b004      	add	sp, #16
    eba4:	bd10      	pop	{r4, pc}
    eba6:	46c0      	nop			; (mov r8, r8)
    eba8:	20000034 	.word	0x20000034
    ebac:	0000eb69 	.word	0x0000eb69
    ebb0:	0000c1ed 	.word	0x0000c1ed

0000ebb4 <freezer_feature>:
{
    ebb4:	b570      	push	{r4, r5, r6, lr}
    tick1.Val = MiWi_TickGet();
    ebb6:	4c0a      	ldr	r4, [pc, #40]	; (ebe0 <freezer_feature+0x2c>)
    ebb8:	47a0      	blx	r4
    ebba:	0005      	movs	r5, r0
        tick2.Val = MiWi_TickGet();
    ebbc:	47a0      	blx	r4
        if(MiWi_TickGetDiff(tick2, tick1) > (ONE_SECOND * 4))
    ebbe:	0029      	movs	r1, r5
    ebc0:	4b08      	ldr	r3, [pc, #32]	; (ebe4 <freezer_feature+0x30>)
    ebc2:	4798      	blx	r3
    ebc4:	4a08      	ldr	r2, [pc, #32]	; (ebe8 <freezer_feature+0x34>)
    return false;
    ebc6:	2300      	movs	r3, #0
        if(MiWi_TickGetDiff(tick2, tick1) > (ONE_SECOND * 4))
    ebc8:	4290      	cmp	r0, r2
    ebca:	d901      	bls.n	ebd0 <freezer_feature+0x1c>
}
    ebcc:	0018      	movs	r0, r3
    ebce:	bd70      	pop	{r4, r5, r6, pc}
        switch_val = ButtonPressed ();
    ebd0:	4b06      	ldr	r3, [pc, #24]	; (ebec <freezer_feature+0x38>)
    ebd2:	4798      	blx	r3
        if(switch_val == 1)
    ebd4:	3801      	subs	r0, #1
    ebd6:	4243      	negs	r3, r0
    ebd8:	4143      	adcs	r3, r0
    ebda:	b2db      	uxtb	r3, r3
    ebdc:	e7f6      	b.n	ebcc <freezer_feature+0x18>
    ebde:	46c0      	nop			; (mov r8, r8)
    ebe0:	0000d59d 	.word	0x0000d59d
    ebe4:	0000d5ed 	.word	0x0000d5ed
    ebe8:	003d0900 	.word	0x003d0900
    ebec:	0000e789 	.word	0x0000e789

0000ebf0 <Initialize_Demo>:
*
* Overview: Initializes the demo by initializing protocol, required
            components and initiates connection
********************************************************************/
bool Initialize_Demo(bool freezer_enable)
{
    ebf0:	b570      	push	{r4, r5, r6, lr}
    ebf2:	b086      	sub	sp, #24
    ebf4:	0004      	movs	r4, r0
    uint16_t broadcastAddr = 0xFFFF;
    ebf6:	2201      	movs	r2, #1
    ebf8:	4252      	negs	r2, r2
    ebfa:	2316      	movs	r3, #22
    ebfc:	446b      	add	r3, sp
    ebfe:	801a      	strh	r2, [r3, #0]

    /* Subscribe for data indication */
    MiApp_SubscribeDataIndicationCallback(ReceivedDataIndication);
    ec00:	4836      	ldr	r0, [pc, #216]	; (ecdc <Initialize_Demo+0xec>)
    ec02:	4b37      	ldr	r3, [pc, #220]	; (ece0 <Initialize_Demo+0xf0>)
    ec04:	4798      	blx	r3
    MiApp_SubscribeLinkFailureCallback(appLinkFailureCallback);
    ec06:	4837      	ldr	r0, [pc, #220]	; (ece4 <Initialize_Demo+0xf4>)
    ec08:	4b37      	ldr	r3, [pc, #220]	; (ece8 <Initialize_Demo+0xf8>)
    ec0a:	4798      	blx	r3
    /* Sleep manager initialization */
    sleepMgr_init();
#endif

    /* Update NetworkFreezerRestore parameter whether to restore from network freezer or not */
    defaultParamsRomOrRam.networkFreezerRestore = freezer_enable;
    ec0c:	4837      	ldr	r0, [pc, #220]	; (ecec <Initialize_Demo+0xfc>)
    ec0e:	7304      	strb	r4, [r0, #12]

    /* Initialize the P2P and Star Protocol */
    if (MiApp_ProtocolInit(&defaultParamsRomOrRam, &defaultParamsRamOnly) == RECONNECTED)
    ec10:	4937      	ldr	r1, [pc, #220]	; (ecf0 <Initialize_Demo+0x100>)
    ec12:	4b38      	ldr	r3, [pc, #224]	; (ecf4 <Initialize_Demo+0x104>)
    ec14:	4798      	blx	r3
    ec16:	280f      	cmp	r0, #15
    ec18:	d044      	beq.n	eca4 <Initialize_Demo+0xb4>
    srand(PHY_RandomReq());
    ec1a:	4b37      	ldr	r3, [pc, #220]	; (ecf8 <Initialize_Demo+0x108>)
    ec1c:	4798      	blx	r3
    ec1e:	4b37      	ldr	r3, [pc, #220]	; (ecfc <Initialize_Demo+0x10c>)
    ec20:	4798      	blx	r3
    memset((uint8_t *)&invalidIEEEAddr, 0x00, LONG_ADDR_LEN);
    ec22:	2200      	movs	r2, #0
    ec24:	2300      	movs	r3, #0
    ec26:	9202      	str	r2, [sp, #8]
    ec28:	9303      	str	r3, [sp, #12]
    if (0 == memcmp((uint8_t *)&invalidIEEEAddr, (uint8_t *)&myLongAddress, LONG_ADDR_LEN))
    ec2a:	4e35      	ldr	r6, [pc, #212]	; (ed00 <Initialize_Demo+0x110>)
    ec2c:	3208      	adds	r2, #8
    ec2e:	0031      	movs	r1, r6
    ec30:	a802      	add	r0, sp, #8
    ec32:	4d34      	ldr	r5, [pc, #208]	; (ed04 <Initialize_Demo+0x114>)
    ec34:	47a8      	blx	r5
    ec36:	0004      	movs	r4, r0
    memset((uint8_t *)&invalidIEEEAddr, 0xFF, LONG_ADDR_LEN);
    ec38:	2201      	movs	r2, #1
    ec3a:	4252      	negs	r2, r2
    ec3c:	17d3      	asrs	r3, r2, #31
    ec3e:	9202      	str	r2, [sp, #8]
    ec40:	9303      	str	r3, [sp, #12]
    if (0 == memcmp((uint8_t *)&invalidIEEEAddr, (uint8_t *)&myLongAddress, LONG_ADDR_LEN))
    ec42:	3209      	adds	r2, #9
    ec44:	0031      	movs	r1, r6
    ec46:	a802      	add	r0, sp, #8
    ec48:	47a8      	blx	r5
    ec4a:	2800      	cmp	r0, #0
    ec4c:	d001      	beq.n	ec52 <Initialize_Demo+0x62>
    if (invalidIEEEAddrFlag)
    ec4e:	2c00      	cmp	r4, #0
    ec50:	d108      	bne.n	ec64 <Initialize_Demo+0x74>
    ec52:	4c2b      	ldr	r4, [pc, #172]	; (ed00 <Initialize_Demo+0x110>)
    ec54:	0026      	movs	r6, r4
    ec56:	3608      	adds	r6, #8
            *peui64++ = (uint8_t)rand();
    ec58:	4d2b      	ldr	r5, [pc, #172]	; (ed08 <Initialize_Demo+0x118>)
    ec5a:	47a8      	blx	r5
    ec5c:	7020      	strb	r0, [r4, #0]
    ec5e:	3401      	adds	r4, #1
        for(uint8_t i = 0; i < MY_ADDRESS_LENGTH; i++)
    ec60:	42b4      	cmp	r4, r6
    ec62:	d1fa      	bne.n	ec5a <Initialize_Demo+0x6a>
    PHY_SetIEEEAddr((uint8_t *)&myLongAddress);
    ec64:	4826      	ldr	r0, [pc, #152]	; (ed00 <Initialize_Demo+0x110>)
    ec66:	4b29      	ldr	r3, [pc, #164]	; (ed0c <Initialize_Demo+0x11c>)
    ec68:	4798      	blx	r3
    /* Unable to boot from the Network Freezer parameters, so initiate connection */
    /* Check Valid address is found , else update with random */
    longAddressValidationAndUpdation();

    /* Enable all kinds of connection */
    MiApp_ConnectionMode(ENABLE_ALL_CONN);
    ec6a:	2000      	movs	r0, #0
    ec6c:	4b28      	ldr	r3, [pc, #160]	; (ed10 <Initialize_Demo+0x120>)
    ec6e:	4798      	blx	r3

    // Set default channel
    if( MiApp_Set(CHANNEL, &myChannel) == false )
    ec70:	4928      	ldr	r1, [pc, #160]	; (ed14 <Initialize_Demo+0x124>)
    ec72:	2000      	movs	r0, #0
    ec74:	4b28      	ldr	r3, [pc, #160]	; (ed18 <Initialize_Demo+0x128>)
    ec76:	4798      	blx	r3
    ec78:	1e04      	subs	r4, r0, #0
    ec7a:	d02a      	beq.n	ecd2 <Initialize_Demo+0xe2>
    {
        DemoOutput_ChannelError(myChannel);
        return false;
    }

    DemoOutput_Channel(myChannel, 0);
    ec7c:	4c25      	ldr	r4, [pc, #148]	; (ed14 <Initialize_Demo+0x124>)
    ec7e:	7820      	ldrb	r0, [r4, #0]
    ec80:	2100      	movs	r1, #0
    ec82:	4b26      	ldr	r3, [pc, #152]	; (ed1c <Initialize_Demo+0x12c>)
    ec84:	4798      	blx	r3

    /* Try to establish a new connection with peer device by broadcast Connection Request */
    return MiApp_EstablishConnection(myChannel, 2, (uint8_t*)&broadcastAddr, 0, Connection_Confirm);
    ec86:	7820      	ldrb	r0, [r4, #0]
    ec88:	4b25      	ldr	r3, [pc, #148]	; (ed20 <Initialize_Demo+0x130>)
    ec8a:	9300      	str	r3, [sp, #0]
    ec8c:	2300      	movs	r3, #0
    ec8e:	2216      	movs	r2, #22
    ec90:	446a      	add	r2, sp
    ec92:	2102      	movs	r1, #2
    ec94:	4c23      	ldr	r4, [pc, #140]	; (ed24 <Initialize_Demo+0x134>)
    ec96:	47a0      	blx	r4
    ec98:	1e44      	subs	r4, r0, #1
    ec9a:	41a0      	sbcs	r0, r4
    ec9c:	b2c4      	uxtb	r4, r0
}
    ec9e:	0020      	movs	r0, r4
    eca0:	b006      	add	sp, #24
    eca2:	bd70      	pop	{r4, r5, r6, pc}
        printf("\r\nPANID:");
    eca4:	4820      	ldr	r0, [pc, #128]	; (ed28 <Initialize_Demo+0x138>)
    eca6:	4c21      	ldr	r4, [pc, #132]	; (ed2c <Initialize_Demo+0x13c>)
    eca8:	47a0      	blx	r4
        printf("%x",myPANID.v[1]);
    ecaa:	4e21      	ldr	r6, [pc, #132]	; (ed30 <Initialize_Demo+0x140>)
    ecac:	7871      	ldrb	r1, [r6, #1]
    ecae:	4d21      	ldr	r5, [pc, #132]	; (ed34 <Initialize_Demo+0x144>)
    ecb0:	0028      	movs	r0, r5
    ecb2:	47a0      	blx	r4
        printf("%x",myPANID.v[0]);
    ecb4:	7831      	ldrb	r1, [r6, #0]
    ecb6:	0028      	movs	r0, r5
    ecb8:	47a0      	blx	r4
        printf(" Channel:");
    ecba:	481f      	ldr	r0, [pc, #124]	; (ed38 <Initialize_Demo+0x148>)
    ecbc:	47a0      	blx	r4
        printf("%d",currentChannel);
    ecbe:	4b1f      	ldr	r3, [pc, #124]	; (ed3c <Initialize_Demo+0x14c>)
    ecc0:	7819      	ldrb	r1, [r3, #0]
    ecc2:	481f      	ldr	r0, [pc, #124]	; (ed40 <Initialize_Demo+0x150>)
    ecc4:	47a0      	blx	r4
        STAR_DEMO_OPTIONS_MESSAGE (role);
    ecc6:	4b1f      	ldr	r3, [pc, #124]	; (ed44 <Initialize_Demo+0x154>)
    ecc8:	7818      	ldrb	r0, [r3, #0]
    ecca:	4b1f      	ldr	r3, [pc, #124]	; (ed48 <Initialize_Demo+0x158>)
    eccc:	4798      	blx	r3
        return true;
    ecce:	2401      	movs	r4, #1
    ecd0:	e7e5      	b.n	ec9e <Initialize_Demo+0xae>
        DemoOutput_ChannelError(myChannel);
    ecd2:	4b10      	ldr	r3, [pc, #64]	; (ed14 <Initialize_Demo+0x124>)
    ecd4:	7818      	ldrb	r0, [r3, #0]
    ecd6:	4b1d      	ldr	r3, [pc, #116]	; (ed4c <Initialize_Demo+0x15c>)
    ecd8:	4798      	blx	r3
        return false;
    ecda:	e7e0      	b.n	ec9e <Initialize_Demo+0xae>
    ecdc:	0000eaf5 	.word	0x0000eaf5
    ece0:	0000bea1 	.word	0x0000bea1
    ece4:	0000eb85 	.word	0x0000eb85
    ece8:	0000d0fd 	.word	0x0000d0fd
    ecec:	20000024 	.word	0x20000024
    ecf0:	20001c88 	.word	0x20001c88
    ecf4:	0000bbad 	.word	0x0000bbad
    ecf8:	0000b729 	.word	0x0000b729
    ecfc:	00011fed 	.word	0x00011fed
    ed00:	20000010 	.word	0x20000010
    ed04:	0001190d 	.word	0x0001190d
    ed08:	00012049 	.word	0x00012049
    ed0c:	0000b8c1 	.word	0x0000b8c1
    ed10:	0000bd8d 	.word	0x0000bd8d
    ed14:	20000034 	.word	0x20000034
    ed18:	0000bb7d 	.word	0x0000bb7d
    ed1c:	0000e615 	.word	0x0000e615
    ed20:	0000eec9 	.word	0x0000eec9
    ed24:	0000c1ed 	.word	0x0000c1ed
    ed28:	0001386c 	.word	0x0001386c
    ed2c:	00011ee5 	.word	0x00011ee5
    ed30:	20001f94 	.word	0x20001f94
    ed34:	000136f4 	.word	0x000136f4
    ed38:	00013878 	.word	0x00013878
    ed3c:	2000000d 	.word	0x2000000d
    ed40:	000134b0 	.word	0x000134b0
    ed44:	20002074 	.word	0x20002074
    ed48:	0000e785 	.word	0x0000e785
    ed4c:	0000e749 	.word	0x0000e749

0000ed50 <Run_Demo>:
* Function: void Run_Demo(void)
*
* Overview: runs the demo based on user input
********************************************************************/
void Run_Demo(void)
{
    ed50:	b510      	push	{r4, lr}
    P2PTasks();
    ed52:	4b03      	ldr	r3, [pc, #12]	; (ed60 <Run_Demo+0x10>)
    ed54:	4798      	blx	r3
#if defined(ENABLE_NETWORK_FREEZER)
#if PDS_ENABLE_WEAR_LEVELING
    PDS_TaskHandler();
    ed56:	4b03      	ldr	r3, [pc, #12]	; (ed64 <Run_Demo+0x14>)
    ed58:	4798      	blx	r3
#endif
#endif
    run_star_demo();
    ed5a:	4b03      	ldr	r3, [pc, #12]	; (ed68 <Run_Demo+0x18>)
    ed5c:	4798      	blx	r3
}
    ed5e:	bd10      	pop	{r4, pc}
    ed60:	0000c821 	.word	0x0000c821
    ed64:	0000a74d 	.word	0x0000a74d
    ed68:	0000e8c5 	.word	0x0000e8c5

0000ed6c <DumpConnection>:
    * Side Effects:    The content of the connection pointed by the index 
    *                  of the P2P Connection Entry will be printed out
    *
    ********************************************************************/
void DumpConnection(INPUT uint8_t index)
{
    ed6c:	b5f0      	push	{r4, r5, r6, r7, lr}
    ed6e:	46de      	mov	lr, fp
    ed70:	4657      	mov	r7, sl
    ed72:	464e      	mov	r6, r9
    ed74:	b5c0      	push	{r6, r7, lr}
    ed76:	0005      	movs	r5, r0
    uint8_t i, j;
        
    if( index > CONNECTION_SIZE )
    ed78:	2814      	cmp	r0, #20
    ed7a:	d80f      	bhi.n	ed9c <DumpConnection+0x30>
        #endif
        printf("  Channel: ");
        printf("%d",currentChannel);
    }
            
    if( index < CONNECTION_SIZE )
    ed7c:	2d13      	cmp	r5, #19
    ed7e:	d84d      	bhi.n	ee1c <DumpConnection+0xb0>
    {
        printf("\r\nConnection \tPeerLongAddress \tPeerInfo\r\n");  
    ed80:	483d      	ldr	r0, [pc, #244]	; (ee78 <DumpConnection+0x10c>)
    ed82:	4b3e      	ldr	r3, [pc, #248]	; (ee7c <DumpConnection+0x110>)
    ed84:	4798      	blx	r3
        if( connectionTable[index].status.bits.isValid )
    ed86:	012a      	lsls	r2, r5, #4
    ed88:	4b3d      	ldr	r3, [pc, #244]	; (ee80 <DumpConnection+0x114>)
    ed8a:	189b      	adds	r3, r3, r2
    ed8c:	7b1b      	ldrb	r3, [r3, #12]
    ed8e:	09db      	lsrs	r3, r3, #7
    ed90:	d123      	bne.n	edda <DumpConnection+0x6e>
#endif
                printf("\r\n");
            }  
        }
    }
}
    ed92:	bc1c      	pop	{r2, r3, r4}
    ed94:	4691      	mov	r9, r2
    ed96:	469a      	mov	sl, r3
    ed98:	46a3      	mov	fp, r4
    ed9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
        printf("\r\n\r\nMy Address: 0x");
    ed9c:	4839      	ldr	r0, [pc, #228]	; (ee84 <DumpConnection+0x118>)
    ed9e:	4b3a      	ldr	r3, [pc, #232]	; (ee88 <DumpConnection+0x11c>)
    eda0:	4798      	blx	r3
    eda2:	4c3a      	ldr	r4, [pc, #232]	; (ee8c <DumpConnection+0x120>)
    eda4:	0026      	movs	r6, r4
    eda6:	3e08      	subs	r6, #8
            printf("%02x",myLongAddress[MY_ADDRESS_LENGTH-1-i]);
    eda8:	4f37      	ldr	r7, [pc, #220]	; (ee88 <DumpConnection+0x11c>)
    edaa:	79e1      	ldrb	r1, [r4, #7]
    edac:	4838      	ldr	r0, [pc, #224]	; (ee90 <DumpConnection+0x124>)
    edae:	47b8      	blx	r7
    edb0:	3c01      	subs	r4, #1
        for(i = 0; i < MY_ADDRESS_LENGTH; i++)
    edb2:	42b4      	cmp	r4, r6
    edb4:	d1f9      	bne.n	edaa <DumpConnection+0x3e>
            printf("  PANID: 0x");
    edb6:	4837      	ldr	r0, [pc, #220]	; (ee94 <DumpConnection+0x128>)
    edb8:	4c33      	ldr	r4, [pc, #204]	; (ee88 <DumpConnection+0x11c>)
    edba:	47a0      	blx	r4
            printf("%x",myPANID.v[1]);
    edbc:	4f36      	ldr	r7, [pc, #216]	; (ee98 <DumpConnection+0x12c>)
    edbe:	7879      	ldrb	r1, [r7, #1]
    edc0:	4e36      	ldr	r6, [pc, #216]	; (ee9c <DumpConnection+0x130>)
    edc2:	0030      	movs	r0, r6
    edc4:	47a0      	blx	r4
            printf("%x",myPANID.v[0]);
    edc6:	7839      	ldrb	r1, [r7, #0]
    edc8:	0030      	movs	r0, r6
    edca:	47a0      	blx	r4
        printf("  Channel: ");
    edcc:	4834      	ldr	r0, [pc, #208]	; (eea0 <DumpConnection+0x134>)
    edce:	47a0      	blx	r4
        printf("%d",currentChannel);
    edd0:	4b34      	ldr	r3, [pc, #208]	; (eea4 <DumpConnection+0x138>)
    edd2:	7819      	ldrb	r1, [r3, #0]
    edd4:	4834      	ldr	r0, [pc, #208]	; (eea8 <DumpConnection+0x13c>)
    edd6:	47a0      	blx	r4
    edd8:	e7d0      	b.n	ed7c <DumpConnection+0x10>
            printf("%02x",index);
    edda:	0029      	movs	r1, r5
    eddc:	482c      	ldr	r0, [pc, #176]	; (ee90 <DumpConnection+0x124>)
    edde:	4c2a      	ldr	r4, [pc, #168]	; (ee88 <DumpConnection+0x11c>)
    ede0:	47a0      	blx	r4
            printf("\t\t\t");
    ede2:	4832      	ldr	r0, [pc, #200]	; (eeac <DumpConnection+0x140>)
    ede4:	47a0      	blx	r4
    ede6:	012f      	lsls	r7, r5, #4
    ede8:	003c      	movs	r4, r7
    edea:	340b      	adds	r4, #11
    edec:	4b24      	ldr	r3, [pc, #144]	; (ee80 <DumpConnection+0x114>)
    edee:	18e4      	adds	r4, r4, r3
    edf0:	3703      	adds	r7, #3
    edf2:	18ff      	adds	r7, r7, r3
                    printf("%02x", connectionTable[index].Address[MY_ADDRESS_LENGTH-1-i] );
    edf4:	4e24      	ldr	r6, [pc, #144]	; (ee88 <DumpConnection+0x11c>)
    edf6:	7821      	ldrb	r1, [r4, #0]
    edf8:	4825      	ldr	r0, [pc, #148]	; (ee90 <DumpConnection+0x124>)
    edfa:	47b0      	blx	r6
    edfc:	3c01      	subs	r4, #1
            for(i = 0; i < 8; i++)
    edfe:	42bc      	cmp	r4, r7
    ee00:	d1f9      	bne.n	edf6 <DumpConnection+0x8a>
            printf("/t");
    ee02:	482b      	ldr	r0, [pc, #172]	; (eeb0 <DumpConnection+0x144>)
    ee04:	4c20      	ldr	r4, [pc, #128]	; (ee88 <DumpConnection+0x11c>)
    ee06:	47a0      	blx	r4
                    printf("%02x", connectionTable[index].PeerInfo[i] );
    ee08:	012d      	lsls	r5, r5, #4
    ee0a:	4b1d      	ldr	r3, [pc, #116]	; (ee80 <DumpConnection+0x114>)
    ee0c:	195d      	adds	r5, r3, r5
    ee0e:	7b69      	ldrb	r1, [r5, #13]
    ee10:	481f      	ldr	r0, [pc, #124]	; (ee90 <DumpConnection+0x124>)
    ee12:	47a0      	blx	r4
            printf("\r\n");
    ee14:	4827      	ldr	r0, [pc, #156]	; (eeb4 <DumpConnection+0x148>)
    ee16:	4b19      	ldr	r3, [pc, #100]	; (ee7c <DumpConnection+0x110>)
    ee18:	4798      	blx	r3
    ee1a:	e7ba      	b.n	ed92 <DumpConnection+0x26>
        printf("\r\n\r\nConnection     PeerLongAddress     PeerInfo\r\n");  
    ee1c:	4826      	ldr	r0, [pc, #152]	; (eeb8 <DumpConnection+0x14c>)
    ee1e:	4b17      	ldr	r3, [pc, #92]	; (ee7c <DumpConnection+0x110>)
    ee20:	4798      	blx	r3
    ee22:	4e26      	ldr	r6, [pc, #152]	; (eebc <DumpConnection+0x150>)
    ee24:	2500      	movs	r5, #0
            if( connectionTable[i].status.bits.isValid )
    ee26:	4b16      	ldr	r3, [pc, #88]	; (ee80 <DumpConnection+0x114>)
    ee28:	469a      	mov	sl, r3
                printf("%02x",i);
    ee2a:	4b17      	ldr	r3, [pc, #92]	; (ee88 <DumpConnection+0x11c>)
    ee2c:	469b      	mov	fp, r3
    ee2e:	e00c      	b.n	ee4a <DumpConnection+0xde>
                printf("    ");
    ee30:	4823      	ldr	r0, [pc, #140]	; (eec0 <DumpConnection+0x154>)
    ee32:	4c15      	ldr	r4, [pc, #84]	; (ee88 <DumpConnection+0x11c>)
    ee34:	47a0      	blx	r4
                        printf("%02x", connectionTable[i].PeerInfo[j] );
    ee36:	78b1      	ldrb	r1, [r6, #2]
    ee38:	4815      	ldr	r0, [pc, #84]	; (ee90 <DumpConnection+0x124>)
    ee3a:	47a0      	blx	r4
                printf("\r\n");
    ee3c:	481d      	ldr	r0, [pc, #116]	; (eeb4 <DumpConnection+0x148>)
    ee3e:	4b0f      	ldr	r3, [pc, #60]	; (ee7c <DumpConnection+0x110>)
    ee40:	4798      	blx	r3
    ee42:	3501      	adds	r5, #1
    ee44:	3610      	adds	r6, #16
        for(i = 0; i < CONNECTION_SIZE; i++)
    ee46:	2d14      	cmp	r5, #20
    ee48:	d0a3      	beq.n	ed92 <DumpConnection+0x26>
            if( connectionTable[i].status.bits.isValid )
    ee4a:	012b      	lsls	r3, r5, #4
    ee4c:	4453      	add	r3, sl
    ee4e:	7b1b      	ldrb	r3, [r3, #12]
    ee50:	09db      	lsrs	r3, r3, #7
    ee52:	d0f6      	beq.n	ee42 <DumpConnection+0xd6>
                printf("%02x",i);
    ee54:	0029      	movs	r1, r5
    ee56:	480e      	ldr	r0, [pc, #56]	; (ee90 <DumpConnection+0x124>)
    ee58:	47d8      	blx	fp
                printf("             ");
    ee5a:	481a      	ldr	r0, [pc, #104]	; (eec4 <DumpConnection+0x158>)
    ee5c:	47d8      	blx	fp
    ee5e:	2308      	movs	r3, #8
    ee60:	425b      	negs	r3, r3
    ee62:	4699      	mov	r9, r3
    ee64:	44b1      	add	r9, r6
    ee66:	0034      	movs	r4, r6
                        printf("%02x", connectionTable[i].Address[MY_ADDRESS_LENGTH-1-j] );
    ee68:	4f07      	ldr	r7, [pc, #28]	; (ee88 <DumpConnection+0x11c>)
    ee6a:	7821      	ldrb	r1, [r4, #0]
    ee6c:	4808      	ldr	r0, [pc, #32]	; (ee90 <DumpConnection+0x124>)
    ee6e:	47b8      	blx	r7
    ee70:	3c01      	subs	r4, #1
                for(j = 0; j < 8; j++)
    ee72:	454c      	cmp	r4, r9
    ee74:	d1f9      	bne.n	ee6a <DumpConnection+0xfe>
    ee76:	e7db      	b.n	ee30 <DumpConnection+0xc4>
    ee78:	000137dc 	.word	0x000137dc
    ee7c:	00011fd9 	.word	0x00011fd9
    ee80:	20002270 	.word	0x20002270
    ee84:	000137b0 	.word	0x000137b0
    ee88:	00011ee5 	.word	0x00011ee5
    ee8c:	20000010 	.word	0x20000010
    ee90:	000136e4 	.word	0x000136e4
    ee94:	000137c4 	.word	0x000137c4
    ee98:	20001f94 	.word	0x20001f94
    ee9c:	000136f4 	.word	0x000136f4
    eea0:	000137d0 	.word	0x000137d0
    eea4:	2000000d 	.word	0x2000000d
    eea8:	000134b0 	.word	0x000134b0
    eeac:	00013808 	.word	0x00013808
    eeb0:	0001380c 	.word	0x0001380c
    eeb4:	00013868 	.word	0x00013868
    eeb8:	00013810 	.word	0x00013810
    eebc:	2000227b 	.word	0x2000227b
    eec0:	00013854 	.word	0x00013854
    eec4:	00013844 	.word	0x00013844

0000eec8 <Connection_Confirm>:
{
    eec8:	b510      	push	{r4, lr}
    if ((SUCCESS == status) || (ALREADY_EXISTS == status))
    eeca:	2800      	cmp	r0, #0
    eecc:	d00b      	beq.n	eee6 <Connection_Confirm+0x1e>
    eece:	2806      	cmp	r0, #6
    eed0:	d009      	beq.n	eee6 <Connection_Confirm+0x1e>
        MiApp_StartConnection(START_CONN_DIRECT, 10, (1L << myChannel), Connection_Confirm);
    eed2:	4b15      	ldr	r3, [pc, #84]	; (ef28 <Connection_Confirm+0x60>)
    eed4:	781b      	ldrb	r3, [r3, #0]
    eed6:	2201      	movs	r2, #1
    eed8:	409a      	lsls	r2, r3
    eeda:	4b14      	ldr	r3, [pc, #80]	; (ef2c <Connection_Confirm+0x64>)
    eedc:	210a      	movs	r1, #10
    eede:	2000      	movs	r0, #0
    eee0:	4c13      	ldr	r4, [pc, #76]	; (ef30 <Connection_Confirm+0x68>)
    eee2:	47a0      	blx	r4
}
    eee4:	e013      	b.n	ef0e <Connection_Confirm+0x46>
		port_base->OUTCLR.reg = pin_mask;
    eee6:	2280      	movs	r2, #128	; 0x80
    eee8:	0312      	lsls	r2, r2, #12
    eeea:	4b12      	ldr	r3, [pc, #72]	; (ef34 <Connection_Confirm+0x6c>)
    eeec:	615a      	str	r2, [r3, #20]
        if (role != PAN_COORD)
    eeee:	4b12      	ldr	r3, [pc, #72]	; (ef38 <Connection_Confirm+0x70>)
    eef0:	781b      	ldrb	r3, [r3, #0]
    eef2:	2b01      	cmp	r3, #1
    eef4:	d00c      	beq.n	ef10 <Connection_Confirm+0x48>
            DemoOutput_Channel(myChannel, 1);
    eef6:	4b0c      	ldr	r3, [pc, #48]	; (ef28 <Connection_Confirm+0x60>)
    eef8:	7818      	ldrb	r0, [r3, #0]
    eefa:	2101      	movs	r1, #1
    eefc:	4b0f      	ldr	r3, [pc, #60]	; (ef3c <Connection_Confirm+0x74>)
    eefe:	4798      	blx	r3
        DumpConnection(0xFF);
    ef00:	20ff      	movs	r0, #255	; 0xff
    ef02:	4b0f      	ldr	r3, [pc, #60]	; (ef40 <Connection_Confirm+0x78>)
    ef04:	4798      	blx	r3
        STAR_DEMO_OPTIONS_MESSAGE (role);
    ef06:	4b0c      	ldr	r3, [pc, #48]	; (ef38 <Connection_Confirm+0x70>)
    ef08:	7818      	ldrb	r0, [r3, #0]
    ef0a:	4b0e      	ldr	r3, [pc, #56]	; (ef44 <Connection_Confirm+0x7c>)
    ef0c:	4798      	blx	r3
}
    ef0e:	bd10      	pop	{r4, pc}
            printf("\r\nStarted Wireless Communication on Channel ");
    ef10:	480d      	ldr	r0, [pc, #52]	; (ef48 <Connection_Confirm+0x80>)
    ef12:	4c0e      	ldr	r4, [pc, #56]	; (ef4c <Connection_Confirm+0x84>)
    ef14:	47a0      	blx	r4
            printf("%u",currentChannel);
    ef16:	4b0e      	ldr	r3, [pc, #56]	; (ef50 <Connection_Confirm+0x88>)
    ef18:	7819      	ldrb	r1, [r3, #0]
    ef1a:	480e      	ldr	r0, [pc, #56]	; (ef54 <Connection_Confirm+0x8c>)
    ef1c:	47a0      	blx	r4
            printf("\r\n");
    ef1e:	480e      	ldr	r0, [pc, #56]	; (ef58 <Connection_Confirm+0x90>)
    ef20:	4b0e      	ldr	r3, [pc, #56]	; (ef5c <Connection_Confirm+0x94>)
    ef22:	4798      	blx	r3
    ef24:	e7ec      	b.n	ef00 <Connection_Confirm+0x38>
    ef26:	46c0      	nop			; (mov r8, r8)
    ef28:	20000034 	.word	0x20000034
    ef2c:	0000eec9 	.word	0x0000eec9
    ef30:	0000bdbd 	.word	0x0000bdbd
    ef34:	41004400 	.word	0x41004400
    ef38:	20002074 	.word	0x20002074
    ef3c:	0000e615 	.word	0x0000e615
    ef40:	0000ed6d 	.word	0x0000ed6d
    ef44:	0000e785 	.word	0x0000e785
    ef48:	0001377c 	.word	0x0001377c
    ef4c:	00011ee5 	.word	0x00011ee5
    ef50:	2000000d 	.word	0x2000000d
    ef54:	000137ac 	.word	0x000137ac
    ef58:	00013868 	.word	0x00013868
    ef5c:	00011fd9 	.word	0x00011fd9

0000ef60 <common_tc_read_count>:
    ef60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    ef62:	4b0d      	ldr	r3, [pc, #52]	; (ef98 <common_tc_read_count+0x38>)
    ef64:	4798      	blx	r3
    ef66:	4b0d      	ldr	r3, [pc, #52]	; (ef9c <common_tc_read_count+0x3c>)
    ef68:	781b      	ldrb	r3, [r3, #0]
    ef6a:	2b00      	cmp	r3, #0
    ef6c:	d00e      	beq.n	ef8c <common_tc_read_count+0x2c>
    ef6e:	4b0c      	ldr	r3, [pc, #48]	; (efa0 <common_tc_read_count+0x40>)
    ef70:	781d      	ldrb	r5, [r3, #0]
    ef72:	4b0a      	ldr	r3, [pc, #40]	; (ef9c <common_tc_read_count+0x3c>)
    ef74:	781f      	ldrb	r7, [r3, #0]
    ef76:	4c0b      	ldr	r4, [pc, #44]	; (efa4 <common_tc_read_count+0x44>)
    ef78:	1c29      	adds	r1, r5, #0
    ef7a:	47a0      	blx	r4
    ef7c:	1c06      	adds	r6, r0, #0
    ef7e:	480a      	ldr	r0, [pc, #40]	; (efa8 <common_tc_read_count+0x48>)
    ef80:	1c29      	adds	r1, r5, #0
    ef82:	47a0      	blx	r4
    ef84:	4378      	muls	r0, r7
    ef86:	1830      	adds	r0, r6, r0
    ef88:	b280      	uxth	r0, r0
    ef8a:	e004      	b.n	ef96 <common_tc_read_count+0x36>
    ef8c:	4b04      	ldr	r3, [pc, #16]	; (efa0 <common_tc_read_count+0x40>)
    ef8e:	7819      	ldrb	r1, [r3, #0]
    ef90:	4b04      	ldr	r3, [pc, #16]	; (efa4 <common_tc_read_count+0x44>)
    ef92:	4798      	blx	r3
    ef94:	b280      	uxth	r0, r0
    ef96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ef98:	0000d615 	.word	0x0000d615
    ef9c:	20001c8c 	.word	0x20001c8c
    efa0:	200023b0 	.word	0x200023b0
    efa4:	0000f1c9 	.word	0x0000f1c9
    efa8:	0000ffff 	.word	0x0000ffff

0000efac <common_tc_delay>:
    efac:	b510      	push	{r4, lr}
    efae:	1c04      	adds	r4, r0, #0
    efb0:	4b13      	ldr	r3, [pc, #76]	; (f000 <common_tc_delay+0x54>)
    efb2:	4798      	blx	r3
    efb4:	4b13      	ldr	r3, [pc, #76]	; (f004 <common_tc_delay+0x58>)
    efb6:	781a      	ldrb	r2, [r3, #0]
    efb8:	4362      	muls	r2, r4
    efba:	1881      	adds	r1, r0, r2
    efbc:	4b12      	ldr	r3, [pc, #72]	; (f008 <common_tc_delay+0x5c>)
    efbe:	6059      	str	r1, [r3, #4]
    efc0:	6859      	ldr	r1, [r3, #4]
    efc2:	0c09      	lsrs	r1, r1, #16
    efc4:	6059      	str	r1, [r3, #4]
    efc6:	685b      	ldr	r3, [r3, #4]
    efc8:	2b00      	cmp	r3, #0
    efca:	d007      	beq.n	efdc <common_tc_delay+0x30>
    efcc:	4b0e      	ldr	r3, [pc, #56]	; (f008 <common_tc_delay+0x5c>)
    efce:	6859      	ldr	r1, [r3, #4]
    efd0:	3201      	adds	r2, #1
    efd2:	1880      	adds	r0, r0, r2
    efd4:	8118      	strh	r0, [r3, #8]
    efd6:	4b0d      	ldr	r3, [pc, #52]	; (f00c <common_tc_delay+0x60>)
    efd8:	4798      	blx	r3
    efda:	e004      	b.n	efe6 <common_tc_delay+0x3a>
    efdc:	1882      	adds	r2, r0, r2
    efde:	4b0a      	ldr	r3, [pc, #40]	; (f008 <common_tc_delay+0x5c>)
    efe0:	811a      	strh	r2, [r3, #8]
    efe2:	4b0b      	ldr	r3, [pc, #44]	; (f010 <common_tc_delay+0x64>)
    efe4:	4798      	blx	r3
    efe6:	4b08      	ldr	r3, [pc, #32]	; (f008 <common_tc_delay+0x5c>)
    efe8:	891b      	ldrh	r3, [r3, #8]
    efea:	2b63      	cmp	r3, #99	; 0x63
    efec:	d802      	bhi.n	eff4 <common_tc_delay+0x48>
    efee:	3364      	adds	r3, #100	; 0x64
    eff0:	4a05      	ldr	r2, [pc, #20]	; (f008 <common_tc_delay+0x5c>)
    eff2:	8113      	strh	r3, [r2, #8]
    eff4:	4b04      	ldr	r3, [pc, #16]	; (f008 <common_tc_delay+0x5c>)
    eff6:	8918      	ldrh	r0, [r3, #8]
    eff8:	4b06      	ldr	r3, [pc, #24]	; (f014 <common_tc_delay+0x68>)
    effa:	4798      	blx	r3
    effc:	bd10      	pop	{r4, pc}
    effe:	46c0      	nop			; (mov r8, r8)
    f000:	0000d615 	.word	0x0000d615
    f004:	200023b0 	.word	0x200023b0
    f008:	20001c8c 	.word	0x20001c8c
    f00c:	0000d629 	.word	0x0000d629
    f010:	0000d63d 	.word	0x0000d63d
    f014:	0000d67d 	.word	0x0000d67d

0000f018 <common_tc_init>:
    f018:	b508      	push	{r3, lr}
    f01a:	2200      	movs	r2, #0
    f01c:	4b03      	ldr	r3, [pc, #12]	; (f02c <common_tc_init+0x14>)
    f01e:	701a      	strb	r2, [r3, #0]
    f020:	4b03      	ldr	r3, [pc, #12]	; (f030 <common_tc_init+0x18>)
    f022:	4798      	blx	r3
    f024:	4b03      	ldr	r3, [pc, #12]	; (f034 <common_tc_init+0x1c>)
    f026:	7018      	strb	r0, [r3, #0]
    f028:	bd08      	pop	{r3, pc}
    f02a:	46c0      	nop			; (mov r8, r8)
    f02c:	20001c8c 	.word	0x20001c8c
    f030:	0000d695 	.word	0x0000d695
    f034:	200023b0 	.word	0x200023b0

0000f038 <tmr_ovf_callback>:
    f038:	b508      	push	{r3, lr}
    f03a:	4b0e      	ldr	r3, [pc, #56]	; (f074 <tmr_ovf_callback+0x3c>)
    f03c:	685b      	ldr	r3, [r3, #4]
    f03e:	2b00      	cmp	r3, #0
    f040:	d007      	beq.n	f052 <tmr_ovf_callback+0x1a>
    f042:	4a0c      	ldr	r2, [pc, #48]	; (f074 <tmr_ovf_callback+0x3c>)
    f044:	6853      	ldr	r3, [r2, #4]
    f046:	3b01      	subs	r3, #1
    f048:	6053      	str	r3, [r2, #4]
    f04a:	2b00      	cmp	r3, #0
    f04c:	d101      	bne.n	f052 <tmr_ovf_callback+0x1a>
    f04e:	4b0a      	ldr	r3, [pc, #40]	; (f078 <tmr_ovf_callback+0x40>)
    f050:	4798      	blx	r3
    f052:	4a08      	ldr	r2, [pc, #32]	; (f074 <tmr_ovf_callback+0x3c>)
    f054:	7813      	ldrb	r3, [r2, #0]
    f056:	3301      	adds	r3, #1
    f058:	b2db      	uxtb	r3, r3
    f05a:	7013      	strb	r3, [r2, #0]
    f05c:	4a07      	ldr	r2, [pc, #28]	; (f07c <tmr_ovf_callback+0x44>)
    f05e:	7812      	ldrb	r2, [r2, #0]
    f060:	429a      	cmp	r2, r3
    f062:	d806      	bhi.n	f072 <tmr_ovf_callback+0x3a>
    f064:	4b03      	ldr	r3, [pc, #12]	; (f074 <tmr_ovf_callback+0x3c>)
    f066:	2200      	movs	r2, #0
    f068:	701a      	strb	r2, [r3, #0]
    f06a:	68db      	ldr	r3, [r3, #12]
    f06c:	2b00      	cmp	r3, #0
    f06e:	d000      	beq.n	f072 <tmr_ovf_callback+0x3a>
    f070:	4798      	blx	r3
    f072:	bd08      	pop	{r3, pc}
    f074:	20001c8c 	.word	0x20001c8c
    f078:	0000d63d 	.word	0x0000d63d
    f07c:	200023b0 	.word	0x200023b0

0000f080 <tmr_cca_callback>:
    f080:	b508      	push	{r3, lr}
    f082:	4b04      	ldr	r3, [pc, #16]	; (f094 <tmr_cca_callback+0x14>)
    f084:	4798      	blx	r3
    f086:	4b04      	ldr	r3, [pc, #16]	; (f098 <tmr_cca_callback+0x18>)
    f088:	691b      	ldr	r3, [r3, #16]
    f08a:	2b00      	cmp	r3, #0
    f08c:	d000      	beq.n	f090 <tmr_cca_callback+0x10>
    f08e:	4798      	blx	r3
    f090:	bd08      	pop	{r3, pc}
    f092:	46c0      	nop			; (mov r8, r8)
    f094:	0000d629 	.word	0x0000d629
    f098:	20001c8c 	.word	0x20001c8c

0000f09c <set_common_tc_overflow_callback>:
    f09c:	4b01      	ldr	r3, [pc, #4]	; (f0a4 <set_common_tc_overflow_callback+0x8>)
    f09e:	60d8      	str	r0, [r3, #12]
    f0a0:	4770      	bx	lr
    f0a2:	46c0      	nop			; (mov r8, r8)
    f0a4:	20001c8c 	.word	0x20001c8c

0000f0a8 <set_common_tc_expiry_callback>:
    f0a8:	4b01      	ldr	r3, [pc, #4]	; (f0b0 <set_common_tc_expiry_callback+0x8>)
    f0aa:	6118      	str	r0, [r3, #16]
    f0ac:	4770      	bx	lr
    f0ae:	46c0      	nop			; (mov r8, r8)
    f0b0:	20001c8c 	.word	0x20001c8c

0000f0b4 <__udivsi3>:
    f0b4:	2200      	movs	r2, #0
    f0b6:	0843      	lsrs	r3, r0, #1
    f0b8:	428b      	cmp	r3, r1
    f0ba:	d374      	bcc.n	f1a6 <__udivsi3+0xf2>
    f0bc:	0903      	lsrs	r3, r0, #4
    f0be:	428b      	cmp	r3, r1
    f0c0:	d35f      	bcc.n	f182 <__udivsi3+0xce>
    f0c2:	0a03      	lsrs	r3, r0, #8
    f0c4:	428b      	cmp	r3, r1
    f0c6:	d344      	bcc.n	f152 <__udivsi3+0x9e>
    f0c8:	0b03      	lsrs	r3, r0, #12
    f0ca:	428b      	cmp	r3, r1
    f0cc:	d328      	bcc.n	f120 <__udivsi3+0x6c>
    f0ce:	0c03      	lsrs	r3, r0, #16
    f0d0:	428b      	cmp	r3, r1
    f0d2:	d30d      	bcc.n	f0f0 <__udivsi3+0x3c>
    f0d4:	22ff      	movs	r2, #255	; 0xff
    f0d6:	0209      	lsls	r1, r1, #8
    f0d8:	ba12      	rev	r2, r2
    f0da:	0c03      	lsrs	r3, r0, #16
    f0dc:	428b      	cmp	r3, r1
    f0de:	d302      	bcc.n	f0e6 <__udivsi3+0x32>
    f0e0:	1212      	asrs	r2, r2, #8
    f0e2:	0209      	lsls	r1, r1, #8
    f0e4:	d065      	beq.n	f1b2 <__udivsi3+0xfe>
    f0e6:	0b03      	lsrs	r3, r0, #12
    f0e8:	428b      	cmp	r3, r1
    f0ea:	d319      	bcc.n	f120 <__udivsi3+0x6c>
    f0ec:	e000      	b.n	f0f0 <__udivsi3+0x3c>
    f0ee:	0a09      	lsrs	r1, r1, #8
    f0f0:	0bc3      	lsrs	r3, r0, #15
    f0f2:	428b      	cmp	r3, r1
    f0f4:	d301      	bcc.n	f0fa <__udivsi3+0x46>
    f0f6:	03cb      	lsls	r3, r1, #15
    f0f8:	1ac0      	subs	r0, r0, r3
    f0fa:	4152      	adcs	r2, r2
    f0fc:	0b83      	lsrs	r3, r0, #14
    f0fe:	428b      	cmp	r3, r1
    f100:	d301      	bcc.n	f106 <__udivsi3+0x52>
    f102:	038b      	lsls	r3, r1, #14
    f104:	1ac0      	subs	r0, r0, r3
    f106:	4152      	adcs	r2, r2
    f108:	0b43      	lsrs	r3, r0, #13
    f10a:	428b      	cmp	r3, r1
    f10c:	d301      	bcc.n	f112 <__udivsi3+0x5e>
    f10e:	034b      	lsls	r3, r1, #13
    f110:	1ac0      	subs	r0, r0, r3
    f112:	4152      	adcs	r2, r2
    f114:	0b03      	lsrs	r3, r0, #12
    f116:	428b      	cmp	r3, r1
    f118:	d301      	bcc.n	f11e <__udivsi3+0x6a>
    f11a:	030b      	lsls	r3, r1, #12
    f11c:	1ac0      	subs	r0, r0, r3
    f11e:	4152      	adcs	r2, r2
    f120:	0ac3      	lsrs	r3, r0, #11
    f122:	428b      	cmp	r3, r1
    f124:	d301      	bcc.n	f12a <__udivsi3+0x76>
    f126:	02cb      	lsls	r3, r1, #11
    f128:	1ac0      	subs	r0, r0, r3
    f12a:	4152      	adcs	r2, r2
    f12c:	0a83      	lsrs	r3, r0, #10
    f12e:	428b      	cmp	r3, r1
    f130:	d301      	bcc.n	f136 <__udivsi3+0x82>
    f132:	028b      	lsls	r3, r1, #10
    f134:	1ac0      	subs	r0, r0, r3
    f136:	4152      	adcs	r2, r2
    f138:	0a43      	lsrs	r3, r0, #9
    f13a:	428b      	cmp	r3, r1
    f13c:	d301      	bcc.n	f142 <__udivsi3+0x8e>
    f13e:	024b      	lsls	r3, r1, #9
    f140:	1ac0      	subs	r0, r0, r3
    f142:	4152      	adcs	r2, r2
    f144:	0a03      	lsrs	r3, r0, #8
    f146:	428b      	cmp	r3, r1
    f148:	d301      	bcc.n	f14e <__udivsi3+0x9a>
    f14a:	020b      	lsls	r3, r1, #8
    f14c:	1ac0      	subs	r0, r0, r3
    f14e:	4152      	adcs	r2, r2
    f150:	d2cd      	bcs.n	f0ee <__udivsi3+0x3a>
    f152:	09c3      	lsrs	r3, r0, #7
    f154:	428b      	cmp	r3, r1
    f156:	d301      	bcc.n	f15c <__udivsi3+0xa8>
    f158:	01cb      	lsls	r3, r1, #7
    f15a:	1ac0      	subs	r0, r0, r3
    f15c:	4152      	adcs	r2, r2
    f15e:	0983      	lsrs	r3, r0, #6
    f160:	428b      	cmp	r3, r1
    f162:	d301      	bcc.n	f168 <__udivsi3+0xb4>
    f164:	018b      	lsls	r3, r1, #6
    f166:	1ac0      	subs	r0, r0, r3
    f168:	4152      	adcs	r2, r2
    f16a:	0943      	lsrs	r3, r0, #5
    f16c:	428b      	cmp	r3, r1
    f16e:	d301      	bcc.n	f174 <__udivsi3+0xc0>
    f170:	014b      	lsls	r3, r1, #5
    f172:	1ac0      	subs	r0, r0, r3
    f174:	4152      	adcs	r2, r2
    f176:	0903      	lsrs	r3, r0, #4
    f178:	428b      	cmp	r3, r1
    f17a:	d301      	bcc.n	f180 <__udivsi3+0xcc>
    f17c:	010b      	lsls	r3, r1, #4
    f17e:	1ac0      	subs	r0, r0, r3
    f180:	4152      	adcs	r2, r2
    f182:	08c3      	lsrs	r3, r0, #3
    f184:	428b      	cmp	r3, r1
    f186:	d301      	bcc.n	f18c <__udivsi3+0xd8>
    f188:	00cb      	lsls	r3, r1, #3
    f18a:	1ac0      	subs	r0, r0, r3
    f18c:	4152      	adcs	r2, r2
    f18e:	0883      	lsrs	r3, r0, #2
    f190:	428b      	cmp	r3, r1
    f192:	d301      	bcc.n	f198 <__udivsi3+0xe4>
    f194:	008b      	lsls	r3, r1, #2
    f196:	1ac0      	subs	r0, r0, r3
    f198:	4152      	adcs	r2, r2
    f19a:	0843      	lsrs	r3, r0, #1
    f19c:	428b      	cmp	r3, r1
    f19e:	d301      	bcc.n	f1a4 <__udivsi3+0xf0>
    f1a0:	004b      	lsls	r3, r1, #1
    f1a2:	1ac0      	subs	r0, r0, r3
    f1a4:	4152      	adcs	r2, r2
    f1a6:	1a41      	subs	r1, r0, r1
    f1a8:	d200      	bcs.n	f1ac <__udivsi3+0xf8>
    f1aa:	4601      	mov	r1, r0
    f1ac:	4152      	adcs	r2, r2
    f1ae:	4610      	mov	r0, r2
    f1b0:	4770      	bx	lr
    f1b2:	e7ff      	b.n	f1b4 <__udivsi3+0x100>
    f1b4:	b501      	push	{r0, lr}
    f1b6:	2000      	movs	r0, #0
    f1b8:	f000 f8f0 	bl	f39c <__aeabi_idiv0>
    f1bc:	bd02      	pop	{r1, pc}
    f1be:	46c0      	nop			; (mov r8, r8)

0000f1c0 <__aeabi_uidivmod>:
    f1c0:	2900      	cmp	r1, #0
    f1c2:	d0f7      	beq.n	f1b4 <__udivsi3+0x100>
    f1c4:	e776      	b.n	f0b4 <__udivsi3>
    f1c6:	4770      	bx	lr

0000f1c8 <__divsi3>:
    f1c8:	4603      	mov	r3, r0
    f1ca:	430b      	orrs	r3, r1
    f1cc:	d47f      	bmi.n	f2ce <__divsi3+0x106>
    f1ce:	2200      	movs	r2, #0
    f1d0:	0843      	lsrs	r3, r0, #1
    f1d2:	428b      	cmp	r3, r1
    f1d4:	d374      	bcc.n	f2c0 <__divsi3+0xf8>
    f1d6:	0903      	lsrs	r3, r0, #4
    f1d8:	428b      	cmp	r3, r1
    f1da:	d35f      	bcc.n	f29c <__divsi3+0xd4>
    f1dc:	0a03      	lsrs	r3, r0, #8
    f1de:	428b      	cmp	r3, r1
    f1e0:	d344      	bcc.n	f26c <__divsi3+0xa4>
    f1e2:	0b03      	lsrs	r3, r0, #12
    f1e4:	428b      	cmp	r3, r1
    f1e6:	d328      	bcc.n	f23a <__divsi3+0x72>
    f1e8:	0c03      	lsrs	r3, r0, #16
    f1ea:	428b      	cmp	r3, r1
    f1ec:	d30d      	bcc.n	f20a <__divsi3+0x42>
    f1ee:	22ff      	movs	r2, #255	; 0xff
    f1f0:	0209      	lsls	r1, r1, #8
    f1f2:	ba12      	rev	r2, r2
    f1f4:	0c03      	lsrs	r3, r0, #16
    f1f6:	428b      	cmp	r3, r1
    f1f8:	d302      	bcc.n	f200 <__divsi3+0x38>
    f1fa:	1212      	asrs	r2, r2, #8
    f1fc:	0209      	lsls	r1, r1, #8
    f1fe:	d065      	beq.n	f2cc <__divsi3+0x104>
    f200:	0b03      	lsrs	r3, r0, #12
    f202:	428b      	cmp	r3, r1
    f204:	d319      	bcc.n	f23a <__divsi3+0x72>
    f206:	e000      	b.n	f20a <__divsi3+0x42>
    f208:	0a09      	lsrs	r1, r1, #8
    f20a:	0bc3      	lsrs	r3, r0, #15
    f20c:	428b      	cmp	r3, r1
    f20e:	d301      	bcc.n	f214 <__divsi3+0x4c>
    f210:	03cb      	lsls	r3, r1, #15
    f212:	1ac0      	subs	r0, r0, r3
    f214:	4152      	adcs	r2, r2
    f216:	0b83      	lsrs	r3, r0, #14
    f218:	428b      	cmp	r3, r1
    f21a:	d301      	bcc.n	f220 <__divsi3+0x58>
    f21c:	038b      	lsls	r3, r1, #14
    f21e:	1ac0      	subs	r0, r0, r3
    f220:	4152      	adcs	r2, r2
    f222:	0b43      	lsrs	r3, r0, #13
    f224:	428b      	cmp	r3, r1
    f226:	d301      	bcc.n	f22c <__divsi3+0x64>
    f228:	034b      	lsls	r3, r1, #13
    f22a:	1ac0      	subs	r0, r0, r3
    f22c:	4152      	adcs	r2, r2
    f22e:	0b03      	lsrs	r3, r0, #12
    f230:	428b      	cmp	r3, r1
    f232:	d301      	bcc.n	f238 <__divsi3+0x70>
    f234:	030b      	lsls	r3, r1, #12
    f236:	1ac0      	subs	r0, r0, r3
    f238:	4152      	adcs	r2, r2
    f23a:	0ac3      	lsrs	r3, r0, #11
    f23c:	428b      	cmp	r3, r1
    f23e:	d301      	bcc.n	f244 <__divsi3+0x7c>
    f240:	02cb      	lsls	r3, r1, #11
    f242:	1ac0      	subs	r0, r0, r3
    f244:	4152      	adcs	r2, r2
    f246:	0a83      	lsrs	r3, r0, #10
    f248:	428b      	cmp	r3, r1
    f24a:	d301      	bcc.n	f250 <__divsi3+0x88>
    f24c:	028b      	lsls	r3, r1, #10
    f24e:	1ac0      	subs	r0, r0, r3
    f250:	4152      	adcs	r2, r2
    f252:	0a43      	lsrs	r3, r0, #9
    f254:	428b      	cmp	r3, r1
    f256:	d301      	bcc.n	f25c <__divsi3+0x94>
    f258:	024b      	lsls	r3, r1, #9
    f25a:	1ac0      	subs	r0, r0, r3
    f25c:	4152      	adcs	r2, r2
    f25e:	0a03      	lsrs	r3, r0, #8
    f260:	428b      	cmp	r3, r1
    f262:	d301      	bcc.n	f268 <__divsi3+0xa0>
    f264:	020b      	lsls	r3, r1, #8
    f266:	1ac0      	subs	r0, r0, r3
    f268:	4152      	adcs	r2, r2
    f26a:	d2cd      	bcs.n	f208 <__divsi3+0x40>
    f26c:	09c3      	lsrs	r3, r0, #7
    f26e:	428b      	cmp	r3, r1
    f270:	d301      	bcc.n	f276 <__divsi3+0xae>
    f272:	01cb      	lsls	r3, r1, #7
    f274:	1ac0      	subs	r0, r0, r3
    f276:	4152      	adcs	r2, r2
    f278:	0983      	lsrs	r3, r0, #6
    f27a:	428b      	cmp	r3, r1
    f27c:	d301      	bcc.n	f282 <__divsi3+0xba>
    f27e:	018b      	lsls	r3, r1, #6
    f280:	1ac0      	subs	r0, r0, r3
    f282:	4152      	adcs	r2, r2
    f284:	0943      	lsrs	r3, r0, #5
    f286:	428b      	cmp	r3, r1
    f288:	d301      	bcc.n	f28e <__divsi3+0xc6>
    f28a:	014b      	lsls	r3, r1, #5
    f28c:	1ac0      	subs	r0, r0, r3
    f28e:	4152      	adcs	r2, r2
    f290:	0903      	lsrs	r3, r0, #4
    f292:	428b      	cmp	r3, r1
    f294:	d301      	bcc.n	f29a <__divsi3+0xd2>
    f296:	010b      	lsls	r3, r1, #4
    f298:	1ac0      	subs	r0, r0, r3
    f29a:	4152      	adcs	r2, r2
    f29c:	08c3      	lsrs	r3, r0, #3
    f29e:	428b      	cmp	r3, r1
    f2a0:	d301      	bcc.n	f2a6 <__divsi3+0xde>
    f2a2:	00cb      	lsls	r3, r1, #3
    f2a4:	1ac0      	subs	r0, r0, r3
    f2a6:	4152      	adcs	r2, r2
    f2a8:	0883      	lsrs	r3, r0, #2
    f2aa:	428b      	cmp	r3, r1
    f2ac:	d301      	bcc.n	f2b2 <__divsi3+0xea>
    f2ae:	008b      	lsls	r3, r1, #2
    f2b0:	1ac0      	subs	r0, r0, r3
    f2b2:	4152      	adcs	r2, r2
    f2b4:	0843      	lsrs	r3, r0, #1
    f2b6:	428b      	cmp	r3, r1
    f2b8:	d301      	bcc.n	f2be <__divsi3+0xf6>
    f2ba:	004b      	lsls	r3, r1, #1
    f2bc:	1ac0      	subs	r0, r0, r3
    f2be:	4152      	adcs	r2, r2
    f2c0:	1a41      	subs	r1, r0, r1
    f2c2:	d200      	bcs.n	f2c6 <__divsi3+0xfe>
    f2c4:	4601      	mov	r1, r0
    f2c6:	4152      	adcs	r2, r2
    f2c8:	4610      	mov	r0, r2
    f2ca:	4770      	bx	lr
    f2cc:	e05d      	b.n	f38a <__divsi3+0x1c2>
    f2ce:	0fca      	lsrs	r2, r1, #31
    f2d0:	d000      	beq.n	f2d4 <__divsi3+0x10c>
    f2d2:	4249      	negs	r1, r1
    f2d4:	1003      	asrs	r3, r0, #32
    f2d6:	d300      	bcc.n	f2da <__divsi3+0x112>
    f2d8:	4240      	negs	r0, r0
    f2da:	4053      	eors	r3, r2
    f2dc:	2200      	movs	r2, #0
    f2de:	469c      	mov	ip, r3
    f2e0:	0903      	lsrs	r3, r0, #4
    f2e2:	428b      	cmp	r3, r1
    f2e4:	d32d      	bcc.n	f342 <__divsi3+0x17a>
    f2e6:	0a03      	lsrs	r3, r0, #8
    f2e8:	428b      	cmp	r3, r1
    f2ea:	d312      	bcc.n	f312 <__divsi3+0x14a>
    f2ec:	22fc      	movs	r2, #252	; 0xfc
    f2ee:	0189      	lsls	r1, r1, #6
    f2f0:	ba12      	rev	r2, r2
    f2f2:	0a03      	lsrs	r3, r0, #8
    f2f4:	428b      	cmp	r3, r1
    f2f6:	d30c      	bcc.n	f312 <__divsi3+0x14a>
    f2f8:	0189      	lsls	r1, r1, #6
    f2fa:	1192      	asrs	r2, r2, #6
    f2fc:	428b      	cmp	r3, r1
    f2fe:	d308      	bcc.n	f312 <__divsi3+0x14a>
    f300:	0189      	lsls	r1, r1, #6
    f302:	1192      	asrs	r2, r2, #6
    f304:	428b      	cmp	r3, r1
    f306:	d304      	bcc.n	f312 <__divsi3+0x14a>
    f308:	0189      	lsls	r1, r1, #6
    f30a:	d03a      	beq.n	f382 <__divsi3+0x1ba>
    f30c:	1192      	asrs	r2, r2, #6
    f30e:	e000      	b.n	f312 <__divsi3+0x14a>
    f310:	0989      	lsrs	r1, r1, #6
    f312:	09c3      	lsrs	r3, r0, #7
    f314:	428b      	cmp	r3, r1
    f316:	d301      	bcc.n	f31c <__divsi3+0x154>
    f318:	01cb      	lsls	r3, r1, #7
    f31a:	1ac0      	subs	r0, r0, r3
    f31c:	4152      	adcs	r2, r2
    f31e:	0983      	lsrs	r3, r0, #6
    f320:	428b      	cmp	r3, r1
    f322:	d301      	bcc.n	f328 <__divsi3+0x160>
    f324:	018b      	lsls	r3, r1, #6
    f326:	1ac0      	subs	r0, r0, r3
    f328:	4152      	adcs	r2, r2
    f32a:	0943      	lsrs	r3, r0, #5
    f32c:	428b      	cmp	r3, r1
    f32e:	d301      	bcc.n	f334 <__divsi3+0x16c>
    f330:	014b      	lsls	r3, r1, #5
    f332:	1ac0      	subs	r0, r0, r3
    f334:	4152      	adcs	r2, r2
    f336:	0903      	lsrs	r3, r0, #4
    f338:	428b      	cmp	r3, r1
    f33a:	d301      	bcc.n	f340 <__divsi3+0x178>
    f33c:	010b      	lsls	r3, r1, #4
    f33e:	1ac0      	subs	r0, r0, r3
    f340:	4152      	adcs	r2, r2
    f342:	08c3      	lsrs	r3, r0, #3
    f344:	428b      	cmp	r3, r1
    f346:	d301      	bcc.n	f34c <__divsi3+0x184>
    f348:	00cb      	lsls	r3, r1, #3
    f34a:	1ac0      	subs	r0, r0, r3
    f34c:	4152      	adcs	r2, r2
    f34e:	0883      	lsrs	r3, r0, #2
    f350:	428b      	cmp	r3, r1
    f352:	d301      	bcc.n	f358 <__divsi3+0x190>
    f354:	008b      	lsls	r3, r1, #2
    f356:	1ac0      	subs	r0, r0, r3
    f358:	4152      	adcs	r2, r2
    f35a:	d2d9      	bcs.n	f310 <__divsi3+0x148>
    f35c:	0843      	lsrs	r3, r0, #1
    f35e:	428b      	cmp	r3, r1
    f360:	d301      	bcc.n	f366 <__divsi3+0x19e>
    f362:	004b      	lsls	r3, r1, #1
    f364:	1ac0      	subs	r0, r0, r3
    f366:	4152      	adcs	r2, r2
    f368:	1a41      	subs	r1, r0, r1
    f36a:	d200      	bcs.n	f36e <__divsi3+0x1a6>
    f36c:	4601      	mov	r1, r0
    f36e:	4663      	mov	r3, ip
    f370:	4152      	adcs	r2, r2
    f372:	105b      	asrs	r3, r3, #1
    f374:	4610      	mov	r0, r2
    f376:	d301      	bcc.n	f37c <__divsi3+0x1b4>
    f378:	4240      	negs	r0, r0
    f37a:	2b00      	cmp	r3, #0
    f37c:	d500      	bpl.n	f380 <__divsi3+0x1b8>
    f37e:	4249      	negs	r1, r1
    f380:	4770      	bx	lr
    f382:	4663      	mov	r3, ip
    f384:	105b      	asrs	r3, r3, #1
    f386:	d300      	bcc.n	f38a <__divsi3+0x1c2>
    f388:	4240      	negs	r0, r0
    f38a:	b501      	push	{r0, lr}
    f38c:	2000      	movs	r0, #0
    f38e:	f000 f805 	bl	f39c <__aeabi_idiv0>
    f392:	bd02      	pop	{r1, pc}

0000f394 <__aeabi_idivmod>:
    f394:	2900      	cmp	r1, #0
    f396:	d0f8      	beq.n	f38a <__divsi3+0x1c2>
    f398:	e716      	b.n	f1c8 <__divsi3>
    f39a:	4770      	bx	lr

0000f39c <__aeabi_idiv0>:
    f39c:	4770      	bx	lr
    f39e:	46c0      	nop			; (mov r8, r8)

0000f3a0 <__aeabi_cfrcmple>:
    f3a0:	4684      	mov	ip, r0
    f3a2:	1c08      	adds	r0, r1, #0
    f3a4:	4661      	mov	r1, ip
    f3a6:	e7ff      	b.n	f3a8 <__aeabi_cfcmpeq>

0000f3a8 <__aeabi_cfcmpeq>:
    f3a8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    f3aa:	f000 fbb5 	bl	fb18 <__lesf2>
    f3ae:	2800      	cmp	r0, #0
    f3b0:	d401      	bmi.n	f3b6 <__aeabi_cfcmpeq+0xe>
    f3b2:	2100      	movs	r1, #0
    f3b4:	42c8      	cmn	r0, r1
    f3b6:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0000f3b8 <__aeabi_fcmpeq>:
    f3b8:	b510      	push	{r4, lr}
    f3ba:	f000 fb47 	bl	fa4c <__eqsf2>
    f3be:	4240      	negs	r0, r0
    f3c0:	3001      	adds	r0, #1
    f3c2:	bd10      	pop	{r4, pc}

0000f3c4 <__aeabi_fcmplt>:
    f3c4:	b510      	push	{r4, lr}
    f3c6:	f000 fba7 	bl	fb18 <__lesf2>
    f3ca:	2800      	cmp	r0, #0
    f3cc:	db01      	blt.n	f3d2 <__aeabi_fcmplt+0xe>
    f3ce:	2000      	movs	r0, #0
    f3d0:	bd10      	pop	{r4, pc}
    f3d2:	2001      	movs	r0, #1
    f3d4:	bd10      	pop	{r4, pc}
    f3d6:	46c0      	nop			; (mov r8, r8)

0000f3d8 <__aeabi_fcmple>:
    f3d8:	b510      	push	{r4, lr}
    f3da:	f000 fb9d 	bl	fb18 <__lesf2>
    f3de:	2800      	cmp	r0, #0
    f3e0:	dd01      	ble.n	f3e6 <__aeabi_fcmple+0xe>
    f3e2:	2000      	movs	r0, #0
    f3e4:	bd10      	pop	{r4, pc}
    f3e6:	2001      	movs	r0, #1
    f3e8:	bd10      	pop	{r4, pc}
    f3ea:	46c0      	nop			; (mov r8, r8)

0000f3ec <__aeabi_fcmpgt>:
    f3ec:	b510      	push	{r4, lr}
    f3ee:	f000 fb53 	bl	fa98 <__gesf2>
    f3f2:	2800      	cmp	r0, #0
    f3f4:	dc01      	bgt.n	f3fa <__aeabi_fcmpgt+0xe>
    f3f6:	2000      	movs	r0, #0
    f3f8:	bd10      	pop	{r4, pc}
    f3fa:	2001      	movs	r0, #1
    f3fc:	bd10      	pop	{r4, pc}
    f3fe:	46c0      	nop			; (mov r8, r8)

0000f400 <__aeabi_fcmpge>:
    f400:	b510      	push	{r4, lr}
    f402:	f000 fb49 	bl	fa98 <__gesf2>
    f406:	2800      	cmp	r0, #0
    f408:	da01      	bge.n	f40e <__aeabi_fcmpge+0xe>
    f40a:	2000      	movs	r0, #0
    f40c:	bd10      	pop	{r4, pc}
    f40e:	2001      	movs	r0, #1
    f410:	bd10      	pop	{r4, pc}
    f412:	46c0      	nop			; (mov r8, r8)

0000f414 <__aeabi_lmul>:
    f414:	b5f0      	push	{r4, r5, r6, r7, lr}
    f416:	46ce      	mov	lr, r9
    f418:	4647      	mov	r7, r8
    f41a:	0415      	lsls	r5, r2, #16
    f41c:	0c2d      	lsrs	r5, r5, #16
    f41e:	002e      	movs	r6, r5
    f420:	b580      	push	{r7, lr}
    f422:	0407      	lsls	r7, r0, #16
    f424:	0c14      	lsrs	r4, r2, #16
    f426:	0c3f      	lsrs	r7, r7, #16
    f428:	4699      	mov	r9, r3
    f42a:	0c03      	lsrs	r3, r0, #16
    f42c:	437e      	muls	r6, r7
    f42e:	435d      	muls	r5, r3
    f430:	4367      	muls	r7, r4
    f432:	4363      	muls	r3, r4
    f434:	197f      	adds	r7, r7, r5
    f436:	0c34      	lsrs	r4, r6, #16
    f438:	19e4      	adds	r4, r4, r7
    f43a:	469c      	mov	ip, r3
    f43c:	42a5      	cmp	r5, r4
    f43e:	d903      	bls.n	f448 <__aeabi_lmul+0x34>
    f440:	2380      	movs	r3, #128	; 0x80
    f442:	025b      	lsls	r3, r3, #9
    f444:	4698      	mov	r8, r3
    f446:	44c4      	add	ip, r8
    f448:	464b      	mov	r3, r9
    f44a:	4351      	muls	r1, r2
    f44c:	4343      	muls	r3, r0
    f44e:	0436      	lsls	r6, r6, #16
    f450:	0c36      	lsrs	r6, r6, #16
    f452:	0c25      	lsrs	r5, r4, #16
    f454:	0424      	lsls	r4, r4, #16
    f456:	4465      	add	r5, ip
    f458:	19a4      	adds	r4, r4, r6
    f45a:	1859      	adds	r1, r3, r1
    f45c:	1949      	adds	r1, r1, r5
    f45e:	0020      	movs	r0, r4
    f460:	bc0c      	pop	{r2, r3}
    f462:	4690      	mov	r8, r2
    f464:	4699      	mov	r9, r3
    f466:	bdf0      	pop	{r4, r5, r6, r7, pc}

0000f468 <__aeabi_f2uiz>:
    f468:	219e      	movs	r1, #158	; 0x9e
    f46a:	b510      	push	{r4, lr}
    f46c:	05c9      	lsls	r1, r1, #23
    f46e:	1c04      	adds	r4, r0, #0
    f470:	f7ff ffc6 	bl	f400 <__aeabi_fcmpge>
    f474:	2800      	cmp	r0, #0
    f476:	d103      	bne.n	f480 <__aeabi_f2uiz+0x18>
    f478:	1c20      	adds	r0, r4, #0
    f47a:	f000 fd2b 	bl	fed4 <__aeabi_f2iz>
    f47e:	bd10      	pop	{r4, pc}
    f480:	219e      	movs	r1, #158	; 0x9e
    f482:	1c20      	adds	r0, r4, #0
    f484:	05c9      	lsls	r1, r1, #23
    f486:	f000 fb89 	bl	fb9c <__aeabi_fsub>
    f48a:	f000 fd23 	bl	fed4 <__aeabi_f2iz>
    f48e:	2380      	movs	r3, #128	; 0x80
    f490:	061b      	lsls	r3, r3, #24
    f492:	469c      	mov	ip, r3
    f494:	4460      	add	r0, ip
    f496:	e7f2      	b.n	f47e <__aeabi_f2uiz+0x16>

0000f498 <__aeabi_fadd>:
    f498:	b5f0      	push	{r4, r5, r6, r7, lr}
    f49a:	46c6      	mov	lr, r8
    f49c:	024e      	lsls	r6, r1, #9
    f49e:	0247      	lsls	r7, r0, #9
    f4a0:	0a76      	lsrs	r6, r6, #9
    f4a2:	0a7b      	lsrs	r3, r7, #9
    f4a4:	0044      	lsls	r4, r0, #1
    f4a6:	0fc5      	lsrs	r5, r0, #31
    f4a8:	00f7      	lsls	r7, r6, #3
    f4aa:	0048      	lsls	r0, r1, #1
    f4ac:	4698      	mov	r8, r3
    f4ae:	b500      	push	{lr}
    f4b0:	0e24      	lsrs	r4, r4, #24
    f4b2:	002a      	movs	r2, r5
    f4b4:	00db      	lsls	r3, r3, #3
    f4b6:	0e00      	lsrs	r0, r0, #24
    f4b8:	0fc9      	lsrs	r1, r1, #31
    f4ba:	46bc      	mov	ip, r7
    f4bc:	428d      	cmp	r5, r1
    f4be:	d067      	beq.n	f590 <__aeabi_fadd+0xf8>
    f4c0:	1a22      	subs	r2, r4, r0
    f4c2:	2a00      	cmp	r2, #0
    f4c4:	dc00      	bgt.n	f4c8 <__aeabi_fadd+0x30>
    f4c6:	e0a5      	b.n	f614 <__aeabi_fadd+0x17c>
    f4c8:	2800      	cmp	r0, #0
    f4ca:	d13a      	bne.n	f542 <__aeabi_fadd+0xaa>
    f4cc:	2f00      	cmp	r7, #0
    f4ce:	d100      	bne.n	f4d2 <__aeabi_fadd+0x3a>
    f4d0:	e093      	b.n	f5fa <__aeabi_fadd+0x162>
    f4d2:	1e51      	subs	r1, r2, #1
    f4d4:	2900      	cmp	r1, #0
    f4d6:	d000      	beq.n	f4da <__aeabi_fadd+0x42>
    f4d8:	e0bc      	b.n	f654 <__aeabi_fadd+0x1bc>
    f4da:	2401      	movs	r4, #1
    f4dc:	1bdb      	subs	r3, r3, r7
    f4de:	015a      	lsls	r2, r3, #5
    f4e0:	d546      	bpl.n	f570 <__aeabi_fadd+0xd8>
    f4e2:	019b      	lsls	r3, r3, #6
    f4e4:	099e      	lsrs	r6, r3, #6
    f4e6:	0030      	movs	r0, r6
    f4e8:	f002 f9a0 	bl	1182c <__clzsi2>
    f4ec:	3805      	subs	r0, #5
    f4ee:	4086      	lsls	r6, r0
    f4f0:	4284      	cmp	r4, r0
    f4f2:	dd00      	ble.n	f4f6 <__aeabi_fadd+0x5e>
    f4f4:	e09d      	b.n	f632 <__aeabi_fadd+0x19a>
    f4f6:	1b04      	subs	r4, r0, r4
    f4f8:	0032      	movs	r2, r6
    f4fa:	2020      	movs	r0, #32
    f4fc:	3401      	adds	r4, #1
    f4fe:	40e2      	lsrs	r2, r4
    f500:	1b04      	subs	r4, r0, r4
    f502:	40a6      	lsls	r6, r4
    f504:	0033      	movs	r3, r6
    f506:	1e5e      	subs	r6, r3, #1
    f508:	41b3      	sbcs	r3, r6
    f50a:	2400      	movs	r4, #0
    f50c:	4313      	orrs	r3, r2
    f50e:	075a      	lsls	r2, r3, #29
    f510:	d004      	beq.n	f51c <__aeabi_fadd+0x84>
    f512:	220f      	movs	r2, #15
    f514:	401a      	ands	r2, r3
    f516:	2a04      	cmp	r2, #4
    f518:	d000      	beq.n	f51c <__aeabi_fadd+0x84>
    f51a:	3304      	adds	r3, #4
    f51c:	015a      	lsls	r2, r3, #5
    f51e:	d529      	bpl.n	f574 <__aeabi_fadd+0xdc>
    f520:	3401      	adds	r4, #1
    f522:	2cff      	cmp	r4, #255	; 0xff
    f524:	d100      	bne.n	f528 <__aeabi_fadd+0x90>
    f526:	e081      	b.n	f62c <__aeabi_fadd+0x194>
    f528:	002a      	movs	r2, r5
    f52a:	019b      	lsls	r3, r3, #6
    f52c:	0a5b      	lsrs	r3, r3, #9
    f52e:	b2e4      	uxtb	r4, r4
    f530:	025b      	lsls	r3, r3, #9
    f532:	05e4      	lsls	r4, r4, #23
    f534:	0a58      	lsrs	r0, r3, #9
    f536:	07d2      	lsls	r2, r2, #31
    f538:	4320      	orrs	r0, r4
    f53a:	4310      	orrs	r0, r2
    f53c:	bc04      	pop	{r2}
    f53e:	4690      	mov	r8, r2
    f540:	bdf0      	pop	{r4, r5, r6, r7, pc}
    f542:	2cff      	cmp	r4, #255	; 0xff
    f544:	d0e3      	beq.n	f50e <__aeabi_fadd+0x76>
    f546:	2180      	movs	r1, #128	; 0x80
    f548:	0038      	movs	r0, r7
    f54a:	04c9      	lsls	r1, r1, #19
    f54c:	4308      	orrs	r0, r1
    f54e:	4684      	mov	ip, r0
    f550:	2a1b      	cmp	r2, #27
    f552:	dd00      	ble.n	f556 <__aeabi_fadd+0xbe>
    f554:	e082      	b.n	f65c <__aeabi_fadd+0x1c4>
    f556:	2020      	movs	r0, #32
    f558:	4661      	mov	r1, ip
    f55a:	40d1      	lsrs	r1, r2
    f55c:	1a82      	subs	r2, r0, r2
    f55e:	4660      	mov	r0, ip
    f560:	4090      	lsls	r0, r2
    f562:	0002      	movs	r2, r0
    f564:	1e50      	subs	r0, r2, #1
    f566:	4182      	sbcs	r2, r0
    f568:	430a      	orrs	r2, r1
    f56a:	1a9b      	subs	r3, r3, r2
    f56c:	015a      	lsls	r2, r3, #5
    f56e:	d4b8      	bmi.n	f4e2 <__aeabi_fadd+0x4a>
    f570:	075a      	lsls	r2, r3, #29
    f572:	d1ce      	bne.n	f512 <__aeabi_fadd+0x7a>
    f574:	08de      	lsrs	r6, r3, #3
    f576:	002a      	movs	r2, r5
    f578:	2cff      	cmp	r4, #255	; 0xff
    f57a:	d13a      	bne.n	f5f2 <__aeabi_fadd+0x15a>
    f57c:	2e00      	cmp	r6, #0
    f57e:	d100      	bne.n	f582 <__aeabi_fadd+0xea>
    f580:	e0ae      	b.n	f6e0 <__aeabi_fadd+0x248>
    f582:	2380      	movs	r3, #128	; 0x80
    f584:	03db      	lsls	r3, r3, #15
    f586:	4333      	orrs	r3, r6
    f588:	025b      	lsls	r3, r3, #9
    f58a:	0a5b      	lsrs	r3, r3, #9
    f58c:	24ff      	movs	r4, #255	; 0xff
    f58e:	e7cf      	b.n	f530 <__aeabi_fadd+0x98>
    f590:	1a21      	subs	r1, r4, r0
    f592:	2900      	cmp	r1, #0
    f594:	dd52      	ble.n	f63c <__aeabi_fadd+0x1a4>
    f596:	2800      	cmp	r0, #0
    f598:	d031      	beq.n	f5fe <__aeabi_fadd+0x166>
    f59a:	2cff      	cmp	r4, #255	; 0xff
    f59c:	d0b7      	beq.n	f50e <__aeabi_fadd+0x76>
    f59e:	2080      	movs	r0, #128	; 0x80
    f5a0:	003e      	movs	r6, r7
    f5a2:	04c0      	lsls	r0, r0, #19
    f5a4:	4306      	orrs	r6, r0
    f5a6:	46b4      	mov	ip, r6
    f5a8:	291b      	cmp	r1, #27
    f5aa:	dd00      	ble.n	f5ae <__aeabi_fadd+0x116>
    f5ac:	e0aa      	b.n	f704 <__aeabi_fadd+0x26c>
    f5ae:	2620      	movs	r6, #32
    f5b0:	4660      	mov	r0, ip
    f5b2:	40c8      	lsrs	r0, r1
    f5b4:	1a71      	subs	r1, r6, r1
    f5b6:	4666      	mov	r6, ip
    f5b8:	408e      	lsls	r6, r1
    f5ba:	0031      	movs	r1, r6
    f5bc:	1e4e      	subs	r6, r1, #1
    f5be:	41b1      	sbcs	r1, r6
    f5c0:	4301      	orrs	r1, r0
    f5c2:	185b      	adds	r3, r3, r1
    f5c4:	0159      	lsls	r1, r3, #5
    f5c6:	d5d3      	bpl.n	f570 <__aeabi_fadd+0xd8>
    f5c8:	3401      	adds	r4, #1
    f5ca:	2cff      	cmp	r4, #255	; 0xff
    f5cc:	d100      	bne.n	f5d0 <__aeabi_fadd+0x138>
    f5ce:	e087      	b.n	f6e0 <__aeabi_fadd+0x248>
    f5d0:	2201      	movs	r2, #1
    f5d2:	4978      	ldr	r1, [pc, #480]	; (f7b4 <__aeabi_fadd+0x31c>)
    f5d4:	401a      	ands	r2, r3
    f5d6:	085b      	lsrs	r3, r3, #1
    f5d8:	400b      	ands	r3, r1
    f5da:	4313      	orrs	r3, r2
    f5dc:	e797      	b.n	f50e <__aeabi_fadd+0x76>
    f5de:	2c00      	cmp	r4, #0
    f5e0:	d000      	beq.n	f5e4 <__aeabi_fadd+0x14c>
    f5e2:	e0a7      	b.n	f734 <__aeabi_fadd+0x29c>
    f5e4:	2b00      	cmp	r3, #0
    f5e6:	d000      	beq.n	f5ea <__aeabi_fadd+0x152>
    f5e8:	e0b6      	b.n	f758 <__aeabi_fadd+0x2c0>
    f5ea:	1e3b      	subs	r3, r7, #0
    f5ec:	d162      	bne.n	f6b4 <__aeabi_fadd+0x21c>
    f5ee:	2600      	movs	r6, #0
    f5f0:	2200      	movs	r2, #0
    f5f2:	0273      	lsls	r3, r6, #9
    f5f4:	0a5b      	lsrs	r3, r3, #9
    f5f6:	b2e4      	uxtb	r4, r4
    f5f8:	e79a      	b.n	f530 <__aeabi_fadd+0x98>
    f5fa:	0014      	movs	r4, r2
    f5fc:	e787      	b.n	f50e <__aeabi_fadd+0x76>
    f5fe:	2f00      	cmp	r7, #0
    f600:	d04d      	beq.n	f69e <__aeabi_fadd+0x206>
    f602:	1e48      	subs	r0, r1, #1
    f604:	2800      	cmp	r0, #0
    f606:	d157      	bne.n	f6b8 <__aeabi_fadd+0x220>
    f608:	4463      	add	r3, ip
    f60a:	2401      	movs	r4, #1
    f60c:	015a      	lsls	r2, r3, #5
    f60e:	d5af      	bpl.n	f570 <__aeabi_fadd+0xd8>
    f610:	2402      	movs	r4, #2
    f612:	e7dd      	b.n	f5d0 <__aeabi_fadd+0x138>
    f614:	2a00      	cmp	r2, #0
    f616:	d124      	bne.n	f662 <__aeabi_fadd+0x1ca>
    f618:	1c62      	adds	r2, r4, #1
    f61a:	b2d2      	uxtb	r2, r2
    f61c:	2a01      	cmp	r2, #1
    f61e:	ddde      	ble.n	f5de <__aeabi_fadd+0x146>
    f620:	1bde      	subs	r6, r3, r7
    f622:	0172      	lsls	r2, r6, #5
    f624:	d535      	bpl.n	f692 <__aeabi_fadd+0x1fa>
    f626:	1afe      	subs	r6, r7, r3
    f628:	000d      	movs	r5, r1
    f62a:	e75c      	b.n	f4e6 <__aeabi_fadd+0x4e>
    f62c:	002a      	movs	r2, r5
    f62e:	2300      	movs	r3, #0
    f630:	e77e      	b.n	f530 <__aeabi_fadd+0x98>
    f632:	0033      	movs	r3, r6
    f634:	4a60      	ldr	r2, [pc, #384]	; (f7b8 <__aeabi_fadd+0x320>)
    f636:	1a24      	subs	r4, r4, r0
    f638:	4013      	ands	r3, r2
    f63a:	e768      	b.n	f50e <__aeabi_fadd+0x76>
    f63c:	2900      	cmp	r1, #0
    f63e:	d163      	bne.n	f708 <__aeabi_fadd+0x270>
    f640:	1c61      	adds	r1, r4, #1
    f642:	b2c8      	uxtb	r0, r1
    f644:	2801      	cmp	r0, #1
    f646:	dd4e      	ble.n	f6e6 <__aeabi_fadd+0x24e>
    f648:	29ff      	cmp	r1, #255	; 0xff
    f64a:	d049      	beq.n	f6e0 <__aeabi_fadd+0x248>
    f64c:	4463      	add	r3, ip
    f64e:	085b      	lsrs	r3, r3, #1
    f650:	000c      	movs	r4, r1
    f652:	e75c      	b.n	f50e <__aeabi_fadd+0x76>
    f654:	2aff      	cmp	r2, #255	; 0xff
    f656:	d041      	beq.n	f6dc <__aeabi_fadd+0x244>
    f658:	000a      	movs	r2, r1
    f65a:	e779      	b.n	f550 <__aeabi_fadd+0xb8>
    f65c:	2201      	movs	r2, #1
    f65e:	1a9b      	subs	r3, r3, r2
    f660:	e784      	b.n	f56c <__aeabi_fadd+0xd4>
    f662:	2c00      	cmp	r4, #0
    f664:	d01d      	beq.n	f6a2 <__aeabi_fadd+0x20a>
    f666:	28ff      	cmp	r0, #255	; 0xff
    f668:	d022      	beq.n	f6b0 <__aeabi_fadd+0x218>
    f66a:	2480      	movs	r4, #128	; 0x80
    f66c:	04e4      	lsls	r4, r4, #19
    f66e:	4252      	negs	r2, r2
    f670:	4323      	orrs	r3, r4
    f672:	2a1b      	cmp	r2, #27
    f674:	dd00      	ble.n	f678 <__aeabi_fadd+0x1e0>
    f676:	e08a      	b.n	f78e <__aeabi_fadd+0x2f6>
    f678:	001c      	movs	r4, r3
    f67a:	2520      	movs	r5, #32
    f67c:	40d4      	lsrs	r4, r2
    f67e:	1aaa      	subs	r2, r5, r2
    f680:	4093      	lsls	r3, r2
    f682:	1e5a      	subs	r2, r3, #1
    f684:	4193      	sbcs	r3, r2
    f686:	4323      	orrs	r3, r4
    f688:	4662      	mov	r2, ip
    f68a:	0004      	movs	r4, r0
    f68c:	1ad3      	subs	r3, r2, r3
    f68e:	000d      	movs	r5, r1
    f690:	e725      	b.n	f4de <__aeabi_fadd+0x46>
    f692:	2e00      	cmp	r6, #0
    f694:	d000      	beq.n	f698 <__aeabi_fadd+0x200>
    f696:	e726      	b.n	f4e6 <__aeabi_fadd+0x4e>
    f698:	2200      	movs	r2, #0
    f69a:	2400      	movs	r4, #0
    f69c:	e7a9      	b.n	f5f2 <__aeabi_fadd+0x15a>
    f69e:	000c      	movs	r4, r1
    f6a0:	e735      	b.n	f50e <__aeabi_fadd+0x76>
    f6a2:	2b00      	cmp	r3, #0
    f6a4:	d04d      	beq.n	f742 <__aeabi_fadd+0x2aa>
    f6a6:	43d2      	mvns	r2, r2
    f6a8:	2a00      	cmp	r2, #0
    f6aa:	d0ed      	beq.n	f688 <__aeabi_fadd+0x1f0>
    f6ac:	28ff      	cmp	r0, #255	; 0xff
    f6ae:	d1e0      	bne.n	f672 <__aeabi_fadd+0x1da>
    f6b0:	4663      	mov	r3, ip
    f6b2:	24ff      	movs	r4, #255	; 0xff
    f6b4:	000d      	movs	r5, r1
    f6b6:	e72a      	b.n	f50e <__aeabi_fadd+0x76>
    f6b8:	29ff      	cmp	r1, #255	; 0xff
    f6ba:	d00f      	beq.n	f6dc <__aeabi_fadd+0x244>
    f6bc:	0001      	movs	r1, r0
    f6be:	e773      	b.n	f5a8 <__aeabi_fadd+0x110>
    f6c0:	2b00      	cmp	r3, #0
    f6c2:	d061      	beq.n	f788 <__aeabi_fadd+0x2f0>
    f6c4:	24ff      	movs	r4, #255	; 0xff
    f6c6:	2f00      	cmp	r7, #0
    f6c8:	d100      	bne.n	f6cc <__aeabi_fadd+0x234>
    f6ca:	e720      	b.n	f50e <__aeabi_fadd+0x76>
    f6cc:	2280      	movs	r2, #128	; 0x80
    f6ce:	4641      	mov	r1, r8
    f6d0:	03d2      	lsls	r2, r2, #15
    f6d2:	4211      	tst	r1, r2
    f6d4:	d002      	beq.n	f6dc <__aeabi_fadd+0x244>
    f6d6:	4216      	tst	r6, r2
    f6d8:	d100      	bne.n	f6dc <__aeabi_fadd+0x244>
    f6da:	003b      	movs	r3, r7
    f6dc:	24ff      	movs	r4, #255	; 0xff
    f6de:	e716      	b.n	f50e <__aeabi_fadd+0x76>
    f6e0:	24ff      	movs	r4, #255	; 0xff
    f6e2:	2300      	movs	r3, #0
    f6e4:	e724      	b.n	f530 <__aeabi_fadd+0x98>
    f6e6:	2c00      	cmp	r4, #0
    f6e8:	d1ea      	bne.n	f6c0 <__aeabi_fadd+0x228>
    f6ea:	2b00      	cmp	r3, #0
    f6ec:	d058      	beq.n	f7a0 <__aeabi_fadd+0x308>
    f6ee:	2f00      	cmp	r7, #0
    f6f0:	d100      	bne.n	f6f4 <__aeabi_fadd+0x25c>
    f6f2:	e70c      	b.n	f50e <__aeabi_fadd+0x76>
    f6f4:	4463      	add	r3, ip
    f6f6:	015a      	lsls	r2, r3, #5
    f6f8:	d400      	bmi.n	f6fc <__aeabi_fadd+0x264>
    f6fa:	e739      	b.n	f570 <__aeabi_fadd+0xd8>
    f6fc:	4a2e      	ldr	r2, [pc, #184]	; (f7b8 <__aeabi_fadd+0x320>)
    f6fe:	000c      	movs	r4, r1
    f700:	4013      	ands	r3, r2
    f702:	e704      	b.n	f50e <__aeabi_fadd+0x76>
    f704:	2101      	movs	r1, #1
    f706:	e75c      	b.n	f5c2 <__aeabi_fadd+0x12a>
    f708:	2c00      	cmp	r4, #0
    f70a:	d11e      	bne.n	f74a <__aeabi_fadd+0x2b2>
    f70c:	2b00      	cmp	r3, #0
    f70e:	d040      	beq.n	f792 <__aeabi_fadd+0x2fa>
    f710:	43c9      	mvns	r1, r1
    f712:	2900      	cmp	r1, #0
    f714:	d00b      	beq.n	f72e <__aeabi_fadd+0x296>
    f716:	28ff      	cmp	r0, #255	; 0xff
    f718:	d036      	beq.n	f788 <__aeabi_fadd+0x2f0>
    f71a:	291b      	cmp	r1, #27
    f71c:	dc47      	bgt.n	f7ae <__aeabi_fadd+0x316>
    f71e:	001c      	movs	r4, r3
    f720:	2620      	movs	r6, #32
    f722:	40cc      	lsrs	r4, r1
    f724:	1a71      	subs	r1, r6, r1
    f726:	408b      	lsls	r3, r1
    f728:	1e59      	subs	r1, r3, #1
    f72a:	418b      	sbcs	r3, r1
    f72c:	4323      	orrs	r3, r4
    f72e:	4463      	add	r3, ip
    f730:	0004      	movs	r4, r0
    f732:	e747      	b.n	f5c4 <__aeabi_fadd+0x12c>
    f734:	2b00      	cmp	r3, #0
    f736:	d118      	bne.n	f76a <__aeabi_fadd+0x2d2>
    f738:	1e3b      	subs	r3, r7, #0
    f73a:	d02d      	beq.n	f798 <__aeabi_fadd+0x300>
    f73c:	000d      	movs	r5, r1
    f73e:	24ff      	movs	r4, #255	; 0xff
    f740:	e6e5      	b.n	f50e <__aeabi_fadd+0x76>
    f742:	003b      	movs	r3, r7
    f744:	0004      	movs	r4, r0
    f746:	000d      	movs	r5, r1
    f748:	e6e1      	b.n	f50e <__aeabi_fadd+0x76>
    f74a:	28ff      	cmp	r0, #255	; 0xff
    f74c:	d01c      	beq.n	f788 <__aeabi_fadd+0x2f0>
    f74e:	2480      	movs	r4, #128	; 0x80
    f750:	04e4      	lsls	r4, r4, #19
    f752:	4249      	negs	r1, r1
    f754:	4323      	orrs	r3, r4
    f756:	e7e0      	b.n	f71a <__aeabi_fadd+0x282>
    f758:	2f00      	cmp	r7, #0
    f75a:	d100      	bne.n	f75e <__aeabi_fadd+0x2c6>
    f75c:	e6d7      	b.n	f50e <__aeabi_fadd+0x76>
    f75e:	1bde      	subs	r6, r3, r7
    f760:	0172      	lsls	r2, r6, #5
    f762:	d51f      	bpl.n	f7a4 <__aeabi_fadd+0x30c>
    f764:	1afb      	subs	r3, r7, r3
    f766:	000d      	movs	r5, r1
    f768:	e6d1      	b.n	f50e <__aeabi_fadd+0x76>
    f76a:	24ff      	movs	r4, #255	; 0xff
    f76c:	2f00      	cmp	r7, #0
    f76e:	d100      	bne.n	f772 <__aeabi_fadd+0x2da>
    f770:	e6cd      	b.n	f50e <__aeabi_fadd+0x76>
    f772:	2280      	movs	r2, #128	; 0x80
    f774:	4640      	mov	r0, r8
    f776:	03d2      	lsls	r2, r2, #15
    f778:	4210      	tst	r0, r2
    f77a:	d0af      	beq.n	f6dc <__aeabi_fadd+0x244>
    f77c:	4216      	tst	r6, r2
    f77e:	d1ad      	bne.n	f6dc <__aeabi_fadd+0x244>
    f780:	003b      	movs	r3, r7
    f782:	000d      	movs	r5, r1
    f784:	24ff      	movs	r4, #255	; 0xff
    f786:	e6c2      	b.n	f50e <__aeabi_fadd+0x76>
    f788:	4663      	mov	r3, ip
    f78a:	24ff      	movs	r4, #255	; 0xff
    f78c:	e6bf      	b.n	f50e <__aeabi_fadd+0x76>
    f78e:	2301      	movs	r3, #1
    f790:	e77a      	b.n	f688 <__aeabi_fadd+0x1f0>
    f792:	003b      	movs	r3, r7
    f794:	0004      	movs	r4, r0
    f796:	e6ba      	b.n	f50e <__aeabi_fadd+0x76>
    f798:	2680      	movs	r6, #128	; 0x80
    f79a:	2200      	movs	r2, #0
    f79c:	03f6      	lsls	r6, r6, #15
    f79e:	e6f0      	b.n	f582 <__aeabi_fadd+0xea>
    f7a0:	003b      	movs	r3, r7
    f7a2:	e6b4      	b.n	f50e <__aeabi_fadd+0x76>
    f7a4:	1e33      	subs	r3, r6, #0
    f7a6:	d000      	beq.n	f7aa <__aeabi_fadd+0x312>
    f7a8:	e6e2      	b.n	f570 <__aeabi_fadd+0xd8>
    f7aa:	2200      	movs	r2, #0
    f7ac:	e721      	b.n	f5f2 <__aeabi_fadd+0x15a>
    f7ae:	2301      	movs	r3, #1
    f7b0:	e7bd      	b.n	f72e <__aeabi_fadd+0x296>
    f7b2:	46c0      	nop			; (mov r8, r8)
    f7b4:	7dffffff 	.word	0x7dffffff
    f7b8:	fbffffff 	.word	0xfbffffff

0000f7bc <__aeabi_fdiv>:
    f7bc:	b5f0      	push	{r4, r5, r6, r7, lr}
    f7be:	4657      	mov	r7, sl
    f7c0:	464e      	mov	r6, r9
    f7c2:	46de      	mov	lr, fp
    f7c4:	4645      	mov	r5, r8
    f7c6:	b5e0      	push	{r5, r6, r7, lr}
    f7c8:	0244      	lsls	r4, r0, #9
    f7ca:	0043      	lsls	r3, r0, #1
    f7cc:	0fc6      	lsrs	r6, r0, #31
    f7ce:	b083      	sub	sp, #12
    f7d0:	1c0f      	adds	r7, r1, #0
    f7d2:	0a64      	lsrs	r4, r4, #9
    f7d4:	0e1b      	lsrs	r3, r3, #24
    f7d6:	46b2      	mov	sl, r6
    f7d8:	d053      	beq.n	f882 <__aeabi_fdiv+0xc6>
    f7da:	2bff      	cmp	r3, #255	; 0xff
    f7dc:	d027      	beq.n	f82e <__aeabi_fdiv+0x72>
    f7de:	2280      	movs	r2, #128	; 0x80
    f7e0:	00e4      	lsls	r4, r4, #3
    f7e2:	04d2      	lsls	r2, r2, #19
    f7e4:	4314      	orrs	r4, r2
    f7e6:	227f      	movs	r2, #127	; 0x7f
    f7e8:	4252      	negs	r2, r2
    f7ea:	4690      	mov	r8, r2
    f7ec:	4498      	add	r8, r3
    f7ee:	2300      	movs	r3, #0
    f7f0:	4699      	mov	r9, r3
    f7f2:	469b      	mov	fp, r3
    f7f4:	027d      	lsls	r5, r7, #9
    f7f6:	0078      	lsls	r0, r7, #1
    f7f8:	0ffb      	lsrs	r3, r7, #31
    f7fa:	0a6d      	lsrs	r5, r5, #9
    f7fc:	0e00      	lsrs	r0, r0, #24
    f7fe:	9300      	str	r3, [sp, #0]
    f800:	d024      	beq.n	f84c <__aeabi_fdiv+0x90>
    f802:	28ff      	cmp	r0, #255	; 0xff
    f804:	d046      	beq.n	f894 <__aeabi_fdiv+0xd8>
    f806:	2380      	movs	r3, #128	; 0x80
    f808:	2100      	movs	r1, #0
    f80a:	00ed      	lsls	r5, r5, #3
    f80c:	04db      	lsls	r3, r3, #19
    f80e:	431d      	orrs	r5, r3
    f810:	387f      	subs	r0, #127	; 0x7f
    f812:	4647      	mov	r7, r8
    f814:	1a38      	subs	r0, r7, r0
    f816:	464f      	mov	r7, r9
    f818:	430f      	orrs	r7, r1
    f81a:	00bf      	lsls	r7, r7, #2
    f81c:	46b9      	mov	r9, r7
    f81e:	0033      	movs	r3, r6
    f820:	9a00      	ldr	r2, [sp, #0]
    f822:	4f87      	ldr	r7, [pc, #540]	; (fa40 <__aeabi_fdiv+0x284>)
    f824:	4053      	eors	r3, r2
    f826:	464a      	mov	r2, r9
    f828:	58ba      	ldr	r2, [r7, r2]
    f82a:	9301      	str	r3, [sp, #4]
    f82c:	4697      	mov	pc, r2
    f82e:	2c00      	cmp	r4, #0
    f830:	d14e      	bne.n	f8d0 <__aeabi_fdiv+0x114>
    f832:	2308      	movs	r3, #8
    f834:	4699      	mov	r9, r3
    f836:	33f7      	adds	r3, #247	; 0xf7
    f838:	4698      	mov	r8, r3
    f83a:	3bfd      	subs	r3, #253	; 0xfd
    f83c:	469b      	mov	fp, r3
    f83e:	027d      	lsls	r5, r7, #9
    f840:	0078      	lsls	r0, r7, #1
    f842:	0ffb      	lsrs	r3, r7, #31
    f844:	0a6d      	lsrs	r5, r5, #9
    f846:	0e00      	lsrs	r0, r0, #24
    f848:	9300      	str	r3, [sp, #0]
    f84a:	d1da      	bne.n	f802 <__aeabi_fdiv+0x46>
    f84c:	2d00      	cmp	r5, #0
    f84e:	d126      	bne.n	f89e <__aeabi_fdiv+0xe2>
    f850:	2000      	movs	r0, #0
    f852:	2101      	movs	r1, #1
    f854:	0033      	movs	r3, r6
    f856:	9a00      	ldr	r2, [sp, #0]
    f858:	4f7a      	ldr	r7, [pc, #488]	; (fa44 <__aeabi_fdiv+0x288>)
    f85a:	4053      	eors	r3, r2
    f85c:	4642      	mov	r2, r8
    f85e:	1a10      	subs	r0, r2, r0
    f860:	464a      	mov	r2, r9
    f862:	430a      	orrs	r2, r1
    f864:	0092      	lsls	r2, r2, #2
    f866:	58ba      	ldr	r2, [r7, r2]
    f868:	001d      	movs	r5, r3
    f86a:	4697      	mov	pc, r2
    f86c:	9b00      	ldr	r3, [sp, #0]
    f86e:	002c      	movs	r4, r5
    f870:	469a      	mov	sl, r3
    f872:	468b      	mov	fp, r1
    f874:	465b      	mov	r3, fp
    f876:	2b02      	cmp	r3, #2
    f878:	d131      	bne.n	f8de <__aeabi_fdiv+0x122>
    f87a:	4653      	mov	r3, sl
    f87c:	21ff      	movs	r1, #255	; 0xff
    f87e:	2400      	movs	r4, #0
    f880:	e038      	b.n	f8f4 <__aeabi_fdiv+0x138>
    f882:	2c00      	cmp	r4, #0
    f884:	d117      	bne.n	f8b6 <__aeabi_fdiv+0xfa>
    f886:	2304      	movs	r3, #4
    f888:	4699      	mov	r9, r3
    f88a:	2300      	movs	r3, #0
    f88c:	4698      	mov	r8, r3
    f88e:	3301      	adds	r3, #1
    f890:	469b      	mov	fp, r3
    f892:	e7af      	b.n	f7f4 <__aeabi_fdiv+0x38>
    f894:	20ff      	movs	r0, #255	; 0xff
    f896:	2d00      	cmp	r5, #0
    f898:	d10b      	bne.n	f8b2 <__aeabi_fdiv+0xf6>
    f89a:	2102      	movs	r1, #2
    f89c:	e7da      	b.n	f854 <__aeabi_fdiv+0x98>
    f89e:	0028      	movs	r0, r5
    f8a0:	f001 ffc4 	bl	1182c <__clzsi2>
    f8a4:	1f43      	subs	r3, r0, #5
    f8a6:	409d      	lsls	r5, r3
    f8a8:	2376      	movs	r3, #118	; 0x76
    f8aa:	425b      	negs	r3, r3
    f8ac:	1a18      	subs	r0, r3, r0
    f8ae:	2100      	movs	r1, #0
    f8b0:	e7af      	b.n	f812 <__aeabi_fdiv+0x56>
    f8b2:	2103      	movs	r1, #3
    f8b4:	e7ad      	b.n	f812 <__aeabi_fdiv+0x56>
    f8b6:	0020      	movs	r0, r4
    f8b8:	f001 ffb8 	bl	1182c <__clzsi2>
    f8bc:	1f43      	subs	r3, r0, #5
    f8be:	409c      	lsls	r4, r3
    f8c0:	2376      	movs	r3, #118	; 0x76
    f8c2:	425b      	negs	r3, r3
    f8c4:	1a1b      	subs	r3, r3, r0
    f8c6:	4698      	mov	r8, r3
    f8c8:	2300      	movs	r3, #0
    f8ca:	4699      	mov	r9, r3
    f8cc:	469b      	mov	fp, r3
    f8ce:	e791      	b.n	f7f4 <__aeabi_fdiv+0x38>
    f8d0:	230c      	movs	r3, #12
    f8d2:	4699      	mov	r9, r3
    f8d4:	33f3      	adds	r3, #243	; 0xf3
    f8d6:	4698      	mov	r8, r3
    f8d8:	3bfc      	subs	r3, #252	; 0xfc
    f8da:	469b      	mov	fp, r3
    f8dc:	e78a      	b.n	f7f4 <__aeabi_fdiv+0x38>
    f8de:	2b03      	cmp	r3, #3
    f8e0:	d100      	bne.n	f8e4 <__aeabi_fdiv+0x128>
    f8e2:	e0a5      	b.n	fa30 <__aeabi_fdiv+0x274>
    f8e4:	4655      	mov	r5, sl
    f8e6:	2b01      	cmp	r3, #1
    f8e8:	d000      	beq.n	f8ec <__aeabi_fdiv+0x130>
    f8ea:	e081      	b.n	f9f0 <__aeabi_fdiv+0x234>
    f8ec:	2301      	movs	r3, #1
    f8ee:	2100      	movs	r1, #0
    f8f0:	2400      	movs	r4, #0
    f8f2:	402b      	ands	r3, r5
    f8f4:	0264      	lsls	r4, r4, #9
    f8f6:	05c9      	lsls	r1, r1, #23
    f8f8:	0a60      	lsrs	r0, r4, #9
    f8fa:	07db      	lsls	r3, r3, #31
    f8fc:	4308      	orrs	r0, r1
    f8fe:	4318      	orrs	r0, r3
    f900:	b003      	add	sp, #12
    f902:	bc3c      	pop	{r2, r3, r4, r5}
    f904:	4690      	mov	r8, r2
    f906:	4699      	mov	r9, r3
    f908:	46a2      	mov	sl, r4
    f90a:	46ab      	mov	fp, r5
    f90c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    f90e:	2480      	movs	r4, #128	; 0x80
    f910:	2300      	movs	r3, #0
    f912:	03e4      	lsls	r4, r4, #15
    f914:	21ff      	movs	r1, #255	; 0xff
    f916:	e7ed      	b.n	f8f4 <__aeabi_fdiv+0x138>
    f918:	21ff      	movs	r1, #255	; 0xff
    f91a:	2400      	movs	r4, #0
    f91c:	e7ea      	b.n	f8f4 <__aeabi_fdiv+0x138>
    f91e:	2301      	movs	r3, #1
    f920:	1a59      	subs	r1, r3, r1
    f922:	291b      	cmp	r1, #27
    f924:	dd66      	ble.n	f9f4 <__aeabi_fdiv+0x238>
    f926:	9a01      	ldr	r2, [sp, #4]
    f928:	4013      	ands	r3, r2
    f92a:	2100      	movs	r1, #0
    f92c:	2400      	movs	r4, #0
    f92e:	e7e1      	b.n	f8f4 <__aeabi_fdiv+0x138>
    f930:	2380      	movs	r3, #128	; 0x80
    f932:	03db      	lsls	r3, r3, #15
    f934:	421c      	tst	r4, r3
    f936:	d038      	beq.n	f9aa <__aeabi_fdiv+0x1ee>
    f938:	421d      	tst	r5, r3
    f93a:	d051      	beq.n	f9e0 <__aeabi_fdiv+0x224>
    f93c:	431c      	orrs	r4, r3
    f93e:	0264      	lsls	r4, r4, #9
    f940:	0a64      	lsrs	r4, r4, #9
    f942:	0033      	movs	r3, r6
    f944:	21ff      	movs	r1, #255	; 0xff
    f946:	e7d5      	b.n	f8f4 <__aeabi_fdiv+0x138>
    f948:	0163      	lsls	r3, r4, #5
    f94a:	016c      	lsls	r4, r5, #5
    f94c:	42a3      	cmp	r3, r4
    f94e:	d23b      	bcs.n	f9c8 <__aeabi_fdiv+0x20c>
    f950:	261b      	movs	r6, #27
    f952:	2100      	movs	r1, #0
    f954:	3801      	subs	r0, #1
    f956:	2501      	movs	r5, #1
    f958:	001f      	movs	r7, r3
    f95a:	0049      	lsls	r1, r1, #1
    f95c:	005b      	lsls	r3, r3, #1
    f95e:	2f00      	cmp	r7, #0
    f960:	db01      	blt.n	f966 <__aeabi_fdiv+0x1aa>
    f962:	429c      	cmp	r4, r3
    f964:	d801      	bhi.n	f96a <__aeabi_fdiv+0x1ae>
    f966:	1b1b      	subs	r3, r3, r4
    f968:	4329      	orrs	r1, r5
    f96a:	3e01      	subs	r6, #1
    f96c:	2e00      	cmp	r6, #0
    f96e:	d1f3      	bne.n	f958 <__aeabi_fdiv+0x19c>
    f970:	001c      	movs	r4, r3
    f972:	1e63      	subs	r3, r4, #1
    f974:	419c      	sbcs	r4, r3
    f976:	430c      	orrs	r4, r1
    f978:	0001      	movs	r1, r0
    f97a:	317f      	adds	r1, #127	; 0x7f
    f97c:	2900      	cmp	r1, #0
    f97e:	ddce      	ble.n	f91e <__aeabi_fdiv+0x162>
    f980:	0763      	lsls	r3, r4, #29
    f982:	d004      	beq.n	f98e <__aeabi_fdiv+0x1d2>
    f984:	230f      	movs	r3, #15
    f986:	4023      	ands	r3, r4
    f988:	2b04      	cmp	r3, #4
    f98a:	d000      	beq.n	f98e <__aeabi_fdiv+0x1d2>
    f98c:	3404      	adds	r4, #4
    f98e:	0123      	lsls	r3, r4, #4
    f990:	d503      	bpl.n	f99a <__aeabi_fdiv+0x1de>
    f992:	0001      	movs	r1, r0
    f994:	4b2c      	ldr	r3, [pc, #176]	; (fa48 <__aeabi_fdiv+0x28c>)
    f996:	3180      	adds	r1, #128	; 0x80
    f998:	401c      	ands	r4, r3
    f99a:	29fe      	cmp	r1, #254	; 0xfe
    f99c:	dd0d      	ble.n	f9ba <__aeabi_fdiv+0x1fe>
    f99e:	2301      	movs	r3, #1
    f9a0:	9a01      	ldr	r2, [sp, #4]
    f9a2:	21ff      	movs	r1, #255	; 0xff
    f9a4:	4013      	ands	r3, r2
    f9a6:	2400      	movs	r4, #0
    f9a8:	e7a4      	b.n	f8f4 <__aeabi_fdiv+0x138>
    f9aa:	2380      	movs	r3, #128	; 0x80
    f9ac:	03db      	lsls	r3, r3, #15
    f9ae:	431c      	orrs	r4, r3
    f9b0:	0264      	lsls	r4, r4, #9
    f9b2:	0a64      	lsrs	r4, r4, #9
    f9b4:	0033      	movs	r3, r6
    f9b6:	21ff      	movs	r1, #255	; 0xff
    f9b8:	e79c      	b.n	f8f4 <__aeabi_fdiv+0x138>
    f9ba:	2301      	movs	r3, #1
    f9bc:	9a01      	ldr	r2, [sp, #4]
    f9be:	01a4      	lsls	r4, r4, #6
    f9c0:	0a64      	lsrs	r4, r4, #9
    f9c2:	b2c9      	uxtb	r1, r1
    f9c4:	4013      	ands	r3, r2
    f9c6:	e795      	b.n	f8f4 <__aeabi_fdiv+0x138>
    f9c8:	1b1b      	subs	r3, r3, r4
    f9ca:	261a      	movs	r6, #26
    f9cc:	2101      	movs	r1, #1
    f9ce:	e7c2      	b.n	f956 <__aeabi_fdiv+0x19a>
    f9d0:	9b00      	ldr	r3, [sp, #0]
    f9d2:	468b      	mov	fp, r1
    f9d4:	469a      	mov	sl, r3
    f9d6:	2400      	movs	r4, #0
    f9d8:	e74c      	b.n	f874 <__aeabi_fdiv+0xb8>
    f9da:	0263      	lsls	r3, r4, #9
    f9dc:	d5e5      	bpl.n	f9aa <__aeabi_fdiv+0x1ee>
    f9de:	2500      	movs	r5, #0
    f9e0:	2480      	movs	r4, #128	; 0x80
    f9e2:	03e4      	lsls	r4, r4, #15
    f9e4:	432c      	orrs	r4, r5
    f9e6:	0264      	lsls	r4, r4, #9
    f9e8:	0a64      	lsrs	r4, r4, #9
    f9ea:	9b00      	ldr	r3, [sp, #0]
    f9ec:	21ff      	movs	r1, #255	; 0xff
    f9ee:	e781      	b.n	f8f4 <__aeabi_fdiv+0x138>
    f9f0:	9501      	str	r5, [sp, #4]
    f9f2:	e7c1      	b.n	f978 <__aeabi_fdiv+0x1bc>
    f9f4:	0023      	movs	r3, r4
    f9f6:	2020      	movs	r0, #32
    f9f8:	40cb      	lsrs	r3, r1
    f9fa:	1a41      	subs	r1, r0, r1
    f9fc:	408c      	lsls	r4, r1
    f9fe:	1e61      	subs	r1, r4, #1
    fa00:	418c      	sbcs	r4, r1
    fa02:	431c      	orrs	r4, r3
    fa04:	0763      	lsls	r3, r4, #29
    fa06:	d004      	beq.n	fa12 <__aeabi_fdiv+0x256>
    fa08:	230f      	movs	r3, #15
    fa0a:	4023      	ands	r3, r4
    fa0c:	2b04      	cmp	r3, #4
    fa0e:	d000      	beq.n	fa12 <__aeabi_fdiv+0x256>
    fa10:	3404      	adds	r4, #4
    fa12:	0163      	lsls	r3, r4, #5
    fa14:	d505      	bpl.n	fa22 <__aeabi_fdiv+0x266>
    fa16:	2301      	movs	r3, #1
    fa18:	9a01      	ldr	r2, [sp, #4]
    fa1a:	2101      	movs	r1, #1
    fa1c:	4013      	ands	r3, r2
    fa1e:	2400      	movs	r4, #0
    fa20:	e768      	b.n	f8f4 <__aeabi_fdiv+0x138>
    fa22:	2301      	movs	r3, #1
    fa24:	9a01      	ldr	r2, [sp, #4]
    fa26:	01a4      	lsls	r4, r4, #6
    fa28:	0a64      	lsrs	r4, r4, #9
    fa2a:	4013      	ands	r3, r2
    fa2c:	2100      	movs	r1, #0
    fa2e:	e761      	b.n	f8f4 <__aeabi_fdiv+0x138>
    fa30:	2380      	movs	r3, #128	; 0x80
    fa32:	03db      	lsls	r3, r3, #15
    fa34:	431c      	orrs	r4, r3
    fa36:	0264      	lsls	r4, r4, #9
    fa38:	0a64      	lsrs	r4, r4, #9
    fa3a:	4653      	mov	r3, sl
    fa3c:	21ff      	movs	r1, #255	; 0xff
    fa3e:	e759      	b.n	f8f4 <__aeabi_fdiv+0x138>
    fa40:	00013884 	.word	0x00013884
    fa44:	000138c4 	.word	0x000138c4
    fa48:	f7ffffff 	.word	0xf7ffffff

0000fa4c <__eqsf2>:
    fa4c:	b570      	push	{r4, r5, r6, lr}
    fa4e:	0042      	lsls	r2, r0, #1
    fa50:	0245      	lsls	r5, r0, #9
    fa52:	024e      	lsls	r6, r1, #9
    fa54:	004c      	lsls	r4, r1, #1
    fa56:	0fc3      	lsrs	r3, r0, #31
    fa58:	0a6d      	lsrs	r5, r5, #9
    fa5a:	0e12      	lsrs	r2, r2, #24
    fa5c:	0a76      	lsrs	r6, r6, #9
    fa5e:	0e24      	lsrs	r4, r4, #24
    fa60:	0fc9      	lsrs	r1, r1, #31
    fa62:	2001      	movs	r0, #1
    fa64:	2aff      	cmp	r2, #255	; 0xff
    fa66:	d006      	beq.n	fa76 <__eqsf2+0x2a>
    fa68:	2cff      	cmp	r4, #255	; 0xff
    fa6a:	d003      	beq.n	fa74 <__eqsf2+0x28>
    fa6c:	42a2      	cmp	r2, r4
    fa6e:	d101      	bne.n	fa74 <__eqsf2+0x28>
    fa70:	42b5      	cmp	r5, r6
    fa72:	d006      	beq.n	fa82 <__eqsf2+0x36>
    fa74:	bd70      	pop	{r4, r5, r6, pc}
    fa76:	2d00      	cmp	r5, #0
    fa78:	d1fc      	bne.n	fa74 <__eqsf2+0x28>
    fa7a:	2cff      	cmp	r4, #255	; 0xff
    fa7c:	d1fa      	bne.n	fa74 <__eqsf2+0x28>
    fa7e:	2e00      	cmp	r6, #0
    fa80:	d1f8      	bne.n	fa74 <__eqsf2+0x28>
    fa82:	428b      	cmp	r3, r1
    fa84:	d006      	beq.n	fa94 <__eqsf2+0x48>
    fa86:	2001      	movs	r0, #1
    fa88:	2a00      	cmp	r2, #0
    fa8a:	d1f3      	bne.n	fa74 <__eqsf2+0x28>
    fa8c:	0028      	movs	r0, r5
    fa8e:	1e45      	subs	r5, r0, #1
    fa90:	41a8      	sbcs	r0, r5
    fa92:	e7ef      	b.n	fa74 <__eqsf2+0x28>
    fa94:	2000      	movs	r0, #0
    fa96:	e7ed      	b.n	fa74 <__eqsf2+0x28>

0000fa98 <__gesf2>:
    fa98:	b5f0      	push	{r4, r5, r6, r7, lr}
    fa9a:	0042      	lsls	r2, r0, #1
    fa9c:	0245      	lsls	r5, r0, #9
    fa9e:	024c      	lsls	r4, r1, #9
    faa0:	0fc3      	lsrs	r3, r0, #31
    faa2:	0048      	lsls	r0, r1, #1
    faa4:	0a6d      	lsrs	r5, r5, #9
    faa6:	0e12      	lsrs	r2, r2, #24
    faa8:	0a64      	lsrs	r4, r4, #9
    faaa:	0e00      	lsrs	r0, r0, #24
    faac:	0fc9      	lsrs	r1, r1, #31
    faae:	2aff      	cmp	r2, #255	; 0xff
    fab0:	d01e      	beq.n	faf0 <__gesf2+0x58>
    fab2:	28ff      	cmp	r0, #255	; 0xff
    fab4:	d021      	beq.n	fafa <__gesf2+0x62>
    fab6:	2a00      	cmp	r2, #0
    fab8:	d10a      	bne.n	fad0 <__gesf2+0x38>
    faba:	426e      	negs	r6, r5
    fabc:	416e      	adcs	r6, r5
    fabe:	b2f6      	uxtb	r6, r6
    fac0:	2800      	cmp	r0, #0
    fac2:	d10f      	bne.n	fae4 <__gesf2+0x4c>
    fac4:	2c00      	cmp	r4, #0
    fac6:	d10d      	bne.n	fae4 <__gesf2+0x4c>
    fac8:	2000      	movs	r0, #0
    faca:	2d00      	cmp	r5, #0
    facc:	d009      	beq.n	fae2 <__gesf2+0x4a>
    face:	e005      	b.n	fadc <__gesf2+0x44>
    fad0:	2800      	cmp	r0, #0
    fad2:	d101      	bne.n	fad8 <__gesf2+0x40>
    fad4:	2c00      	cmp	r4, #0
    fad6:	d001      	beq.n	fadc <__gesf2+0x44>
    fad8:	428b      	cmp	r3, r1
    fada:	d011      	beq.n	fb00 <__gesf2+0x68>
    fadc:	2101      	movs	r1, #1
    fade:	4258      	negs	r0, r3
    fae0:	4308      	orrs	r0, r1
    fae2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    fae4:	2e00      	cmp	r6, #0
    fae6:	d0f7      	beq.n	fad8 <__gesf2+0x40>
    fae8:	2001      	movs	r0, #1
    faea:	3901      	subs	r1, #1
    faec:	4308      	orrs	r0, r1
    faee:	e7f8      	b.n	fae2 <__gesf2+0x4a>
    faf0:	2d00      	cmp	r5, #0
    faf2:	d0de      	beq.n	fab2 <__gesf2+0x1a>
    faf4:	2002      	movs	r0, #2
    faf6:	4240      	negs	r0, r0
    faf8:	e7f3      	b.n	fae2 <__gesf2+0x4a>
    fafa:	2c00      	cmp	r4, #0
    fafc:	d0db      	beq.n	fab6 <__gesf2+0x1e>
    fafe:	e7f9      	b.n	faf4 <__gesf2+0x5c>
    fb00:	4282      	cmp	r2, r0
    fb02:	dceb      	bgt.n	fadc <__gesf2+0x44>
    fb04:	db04      	blt.n	fb10 <__gesf2+0x78>
    fb06:	42a5      	cmp	r5, r4
    fb08:	d8e8      	bhi.n	fadc <__gesf2+0x44>
    fb0a:	2000      	movs	r0, #0
    fb0c:	42a5      	cmp	r5, r4
    fb0e:	d2e8      	bcs.n	fae2 <__gesf2+0x4a>
    fb10:	2101      	movs	r1, #1
    fb12:	1e58      	subs	r0, r3, #1
    fb14:	4308      	orrs	r0, r1
    fb16:	e7e4      	b.n	fae2 <__gesf2+0x4a>

0000fb18 <__lesf2>:
    fb18:	b5f0      	push	{r4, r5, r6, r7, lr}
    fb1a:	0042      	lsls	r2, r0, #1
    fb1c:	024d      	lsls	r5, r1, #9
    fb1e:	004c      	lsls	r4, r1, #1
    fb20:	0246      	lsls	r6, r0, #9
    fb22:	0a76      	lsrs	r6, r6, #9
    fb24:	0e12      	lsrs	r2, r2, #24
    fb26:	0fc3      	lsrs	r3, r0, #31
    fb28:	0a6d      	lsrs	r5, r5, #9
    fb2a:	0e24      	lsrs	r4, r4, #24
    fb2c:	0fc9      	lsrs	r1, r1, #31
    fb2e:	2aff      	cmp	r2, #255	; 0xff
    fb30:	d016      	beq.n	fb60 <__lesf2+0x48>
    fb32:	2cff      	cmp	r4, #255	; 0xff
    fb34:	d018      	beq.n	fb68 <__lesf2+0x50>
    fb36:	2a00      	cmp	r2, #0
    fb38:	d10a      	bne.n	fb50 <__lesf2+0x38>
    fb3a:	4270      	negs	r0, r6
    fb3c:	4170      	adcs	r0, r6
    fb3e:	b2c0      	uxtb	r0, r0
    fb40:	2c00      	cmp	r4, #0
    fb42:	d015      	beq.n	fb70 <__lesf2+0x58>
    fb44:	2800      	cmp	r0, #0
    fb46:	d005      	beq.n	fb54 <__lesf2+0x3c>
    fb48:	2001      	movs	r0, #1
    fb4a:	3901      	subs	r1, #1
    fb4c:	4308      	orrs	r0, r1
    fb4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    fb50:	2c00      	cmp	r4, #0
    fb52:	d013      	beq.n	fb7c <__lesf2+0x64>
    fb54:	4299      	cmp	r1, r3
    fb56:	d014      	beq.n	fb82 <__lesf2+0x6a>
    fb58:	2001      	movs	r0, #1
    fb5a:	425b      	negs	r3, r3
    fb5c:	4318      	orrs	r0, r3
    fb5e:	e7f6      	b.n	fb4e <__lesf2+0x36>
    fb60:	2002      	movs	r0, #2
    fb62:	2e00      	cmp	r6, #0
    fb64:	d1f3      	bne.n	fb4e <__lesf2+0x36>
    fb66:	e7e4      	b.n	fb32 <__lesf2+0x1a>
    fb68:	2002      	movs	r0, #2
    fb6a:	2d00      	cmp	r5, #0
    fb6c:	d1ef      	bne.n	fb4e <__lesf2+0x36>
    fb6e:	e7e2      	b.n	fb36 <__lesf2+0x1e>
    fb70:	2d00      	cmp	r5, #0
    fb72:	d1e7      	bne.n	fb44 <__lesf2+0x2c>
    fb74:	2000      	movs	r0, #0
    fb76:	2e00      	cmp	r6, #0
    fb78:	d0e9      	beq.n	fb4e <__lesf2+0x36>
    fb7a:	e7ed      	b.n	fb58 <__lesf2+0x40>
    fb7c:	2d00      	cmp	r5, #0
    fb7e:	d1e9      	bne.n	fb54 <__lesf2+0x3c>
    fb80:	e7ea      	b.n	fb58 <__lesf2+0x40>
    fb82:	42a2      	cmp	r2, r4
    fb84:	dc06      	bgt.n	fb94 <__lesf2+0x7c>
    fb86:	dbdf      	blt.n	fb48 <__lesf2+0x30>
    fb88:	42ae      	cmp	r6, r5
    fb8a:	d803      	bhi.n	fb94 <__lesf2+0x7c>
    fb8c:	2000      	movs	r0, #0
    fb8e:	42ae      	cmp	r6, r5
    fb90:	d3da      	bcc.n	fb48 <__lesf2+0x30>
    fb92:	e7dc      	b.n	fb4e <__lesf2+0x36>
    fb94:	2001      	movs	r0, #1
    fb96:	4249      	negs	r1, r1
    fb98:	4308      	orrs	r0, r1
    fb9a:	e7d8      	b.n	fb4e <__lesf2+0x36>

0000fb9c <__aeabi_fsub>:
    fb9c:	b5f0      	push	{r4, r5, r6, r7, lr}
    fb9e:	464f      	mov	r7, r9
    fba0:	46d6      	mov	lr, sl
    fba2:	4646      	mov	r6, r8
    fba4:	0044      	lsls	r4, r0, #1
    fba6:	b5c0      	push	{r6, r7, lr}
    fba8:	0fc2      	lsrs	r2, r0, #31
    fbaa:	0247      	lsls	r7, r0, #9
    fbac:	0248      	lsls	r0, r1, #9
    fbae:	0a40      	lsrs	r0, r0, #9
    fbb0:	4684      	mov	ip, r0
    fbb2:	4666      	mov	r6, ip
    fbb4:	0a7b      	lsrs	r3, r7, #9
    fbb6:	0048      	lsls	r0, r1, #1
    fbb8:	0fc9      	lsrs	r1, r1, #31
    fbba:	469a      	mov	sl, r3
    fbbc:	0e24      	lsrs	r4, r4, #24
    fbbe:	0015      	movs	r5, r2
    fbc0:	00db      	lsls	r3, r3, #3
    fbc2:	0e00      	lsrs	r0, r0, #24
    fbc4:	4689      	mov	r9, r1
    fbc6:	00f6      	lsls	r6, r6, #3
    fbc8:	28ff      	cmp	r0, #255	; 0xff
    fbca:	d100      	bne.n	fbce <__aeabi_fsub+0x32>
    fbcc:	e08f      	b.n	fcee <__aeabi_fsub+0x152>
    fbce:	2101      	movs	r1, #1
    fbd0:	464f      	mov	r7, r9
    fbd2:	404f      	eors	r7, r1
    fbd4:	0039      	movs	r1, r7
    fbd6:	4291      	cmp	r1, r2
    fbd8:	d066      	beq.n	fca8 <__aeabi_fsub+0x10c>
    fbda:	1a22      	subs	r2, r4, r0
    fbdc:	2a00      	cmp	r2, #0
    fbde:	dc00      	bgt.n	fbe2 <__aeabi_fsub+0x46>
    fbe0:	e09d      	b.n	fd1e <__aeabi_fsub+0x182>
    fbe2:	2800      	cmp	r0, #0
    fbe4:	d13d      	bne.n	fc62 <__aeabi_fsub+0xc6>
    fbe6:	2e00      	cmp	r6, #0
    fbe8:	d100      	bne.n	fbec <__aeabi_fsub+0x50>
    fbea:	e08b      	b.n	fd04 <__aeabi_fsub+0x168>
    fbec:	1e51      	subs	r1, r2, #1
    fbee:	2900      	cmp	r1, #0
    fbf0:	d000      	beq.n	fbf4 <__aeabi_fsub+0x58>
    fbf2:	e0b5      	b.n	fd60 <__aeabi_fsub+0x1c4>
    fbf4:	2401      	movs	r4, #1
    fbf6:	1b9b      	subs	r3, r3, r6
    fbf8:	015a      	lsls	r2, r3, #5
    fbfa:	d544      	bpl.n	fc86 <__aeabi_fsub+0xea>
    fbfc:	019b      	lsls	r3, r3, #6
    fbfe:	099f      	lsrs	r7, r3, #6
    fc00:	0038      	movs	r0, r7
    fc02:	f001 fe13 	bl	1182c <__clzsi2>
    fc06:	3805      	subs	r0, #5
    fc08:	4087      	lsls	r7, r0
    fc0a:	4284      	cmp	r4, r0
    fc0c:	dd00      	ble.n	fc10 <__aeabi_fsub+0x74>
    fc0e:	e096      	b.n	fd3e <__aeabi_fsub+0x1a2>
    fc10:	1b04      	subs	r4, r0, r4
    fc12:	003a      	movs	r2, r7
    fc14:	2020      	movs	r0, #32
    fc16:	3401      	adds	r4, #1
    fc18:	40e2      	lsrs	r2, r4
    fc1a:	1b04      	subs	r4, r0, r4
    fc1c:	40a7      	lsls	r7, r4
    fc1e:	003b      	movs	r3, r7
    fc20:	1e5f      	subs	r7, r3, #1
    fc22:	41bb      	sbcs	r3, r7
    fc24:	2400      	movs	r4, #0
    fc26:	4313      	orrs	r3, r2
    fc28:	075a      	lsls	r2, r3, #29
    fc2a:	d004      	beq.n	fc36 <__aeabi_fsub+0x9a>
    fc2c:	220f      	movs	r2, #15
    fc2e:	401a      	ands	r2, r3
    fc30:	2a04      	cmp	r2, #4
    fc32:	d000      	beq.n	fc36 <__aeabi_fsub+0x9a>
    fc34:	3304      	adds	r3, #4
    fc36:	015a      	lsls	r2, r3, #5
    fc38:	d527      	bpl.n	fc8a <__aeabi_fsub+0xee>
    fc3a:	3401      	adds	r4, #1
    fc3c:	2cff      	cmp	r4, #255	; 0xff
    fc3e:	d100      	bne.n	fc42 <__aeabi_fsub+0xa6>
    fc40:	e079      	b.n	fd36 <__aeabi_fsub+0x19a>
    fc42:	2201      	movs	r2, #1
    fc44:	019b      	lsls	r3, r3, #6
    fc46:	0a5b      	lsrs	r3, r3, #9
    fc48:	b2e4      	uxtb	r4, r4
    fc4a:	402a      	ands	r2, r5
    fc4c:	025b      	lsls	r3, r3, #9
    fc4e:	05e4      	lsls	r4, r4, #23
    fc50:	0a58      	lsrs	r0, r3, #9
    fc52:	07d2      	lsls	r2, r2, #31
    fc54:	4320      	orrs	r0, r4
    fc56:	4310      	orrs	r0, r2
    fc58:	bc1c      	pop	{r2, r3, r4}
    fc5a:	4690      	mov	r8, r2
    fc5c:	4699      	mov	r9, r3
    fc5e:	46a2      	mov	sl, r4
    fc60:	bdf0      	pop	{r4, r5, r6, r7, pc}
    fc62:	2cff      	cmp	r4, #255	; 0xff
    fc64:	d0e0      	beq.n	fc28 <__aeabi_fsub+0x8c>
    fc66:	2180      	movs	r1, #128	; 0x80
    fc68:	04c9      	lsls	r1, r1, #19
    fc6a:	430e      	orrs	r6, r1
    fc6c:	2a1b      	cmp	r2, #27
    fc6e:	dc7b      	bgt.n	fd68 <__aeabi_fsub+0x1cc>
    fc70:	0031      	movs	r1, r6
    fc72:	2020      	movs	r0, #32
    fc74:	40d1      	lsrs	r1, r2
    fc76:	1a82      	subs	r2, r0, r2
    fc78:	4096      	lsls	r6, r2
    fc7a:	1e72      	subs	r2, r6, #1
    fc7c:	4196      	sbcs	r6, r2
    fc7e:	430e      	orrs	r6, r1
    fc80:	1b9b      	subs	r3, r3, r6
    fc82:	015a      	lsls	r2, r3, #5
    fc84:	d4ba      	bmi.n	fbfc <__aeabi_fsub+0x60>
    fc86:	075a      	lsls	r2, r3, #29
    fc88:	d1d0      	bne.n	fc2c <__aeabi_fsub+0x90>
    fc8a:	2201      	movs	r2, #1
    fc8c:	08df      	lsrs	r7, r3, #3
    fc8e:	402a      	ands	r2, r5
    fc90:	2cff      	cmp	r4, #255	; 0xff
    fc92:	d133      	bne.n	fcfc <__aeabi_fsub+0x160>
    fc94:	2f00      	cmp	r7, #0
    fc96:	d100      	bne.n	fc9a <__aeabi_fsub+0xfe>
    fc98:	e0a8      	b.n	fdec <__aeabi_fsub+0x250>
    fc9a:	2380      	movs	r3, #128	; 0x80
    fc9c:	03db      	lsls	r3, r3, #15
    fc9e:	433b      	orrs	r3, r7
    fca0:	025b      	lsls	r3, r3, #9
    fca2:	0a5b      	lsrs	r3, r3, #9
    fca4:	24ff      	movs	r4, #255	; 0xff
    fca6:	e7d1      	b.n	fc4c <__aeabi_fsub+0xb0>
    fca8:	1a21      	subs	r1, r4, r0
    fcaa:	2900      	cmp	r1, #0
    fcac:	dd4c      	ble.n	fd48 <__aeabi_fsub+0x1ac>
    fcae:	2800      	cmp	r0, #0
    fcb0:	d02a      	beq.n	fd08 <__aeabi_fsub+0x16c>
    fcb2:	2cff      	cmp	r4, #255	; 0xff
    fcb4:	d0b8      	beq.n	fc28 <__aeabi_fsub+0x8c>
    fcb6:	2080      	movs	r0, #128	; 0x80
    fcb8:	04c0      	lsls	r0, r0, #19
    fcba:	4306      	orrs	r6, r0
    fcbc:	291b      	cmp	r1, #27
    fcbe:	dd00      	ble.n	fcc2 <__aeabi_fsub+0x126>
    fcc0:	e0af      	b.n	fe22 <__aeabi_fsub+0x286>
    fcc2:	0030      	movs	r0, r6
    fcc4:	2720      	movs	r7, #32
    fcc6:	40c8      	lsrs	r0, r1
    fcc8:	1a79      	subs	r1, r7, r1
    fcca:	408e      	lsls	r6, r1
    fccc:	1e71      	subs	r1, r6, #1
    fcce:	418e      	sbcs	r6, r1
    fcd0:	4306      	orrs	r6, r0
    fcd2:	199b      	adds	r3, r3, r6
    fcd4:	0159      	lsls	r1, r3, #5
    fcd6:	d5d6      	bpl.n	fc86 <__aeabi_fsub+0xea>
    fcd8:	3401      	adds	r4, #1
    fcda:	2cff      	cmp	r4, #255	; 0xff
    fcdc:	d100      	bne.n	fce0 <__aeabi_fsub+0x144>
    fcde:	e085      	b.n	fdec <__aeabi_fsub+0x250>
    fce0:	2201      	movs	r2, #1
    fce2:	497a      	ldr	r1, [pc, #488]	; (fecc <__aeabi_fsub+0x330>)
    fce4:	401a      	ands	r2, r3
    fce6:	085b      	lsrs	r3, r3, #1
    fce8:	400b      	ands	r3, r1
    fcea:	4313      	orrs	r3, r2
    fcec:	e79c      	b.n	fc28 <__aeabi_fsub+0x8c>
    fcee:	2e00      	cmp	r6, #0
    fcf0:	d000      	beq.n	fcf4 <__aeabi_fsub+0x158>
    fcf2:	e770      	b.n	fbd6 <__aeabi_fsub+0x3a>
    fcf4:	e76b      	b.n	fbce <__aeabi_fsub+0x32>
    fcf6:	1e3b      	subs	r3, r7, #0
    fcf8:	d1c5      	bne.n	fc86 <__aeabi_fsub+0xea>
    fcfa:	2200      	movs	r2, #0
    fcfc:	027b      	lsls	r3, r7, #9
    fcfe:	0a5b      	lsrs	r3, r3, #9
    fd00:	b2e4      	uxtb	r4, r4
    fd02:	e7a3      	b.n	fc4c <__aeabi_fsub+0xb0>
    fd04:	0014      	movs	r4, r2
    fd06:	e78f      	b.n	fc28 <__aeabi_fsub+0x8c>
    fd08:	2e00      	cmp	r6, #0
    fd0a:	d04d      	beq.n	fda8 <__aeabi_fsub+0x20c>
    fd0c:	1e48      	subs	r0, r1, #1
    fd0e:	2800      	cmp	r0, #0
    fd10:	d157      	bne.n	fdc2 <__aeabi_fsub+0x226>
    fd12:	199b      	adds	r3, r3, r6
    fd14:	2401      	movs	r4, #1
    fd16:	015a      	lsls	r2, r3, #5
    fd18:	d5b5      	bpl.n	fc86 <__aeabi_fsub+0xea>
    fd1a:	2402      	movs	r4, #2
    fd1c:	e7e0      	b.n	fce0 <__aeabi_fsub+0x144>
    fd1e:	2a00      	cmp	r2, #0
    fd20:	d125      	bne.n	fd6e <__aeabi_fsub+0x1d2>
    fd22:	1c62      	adds	r2, r4, #1
    fd24:	b2d2      	uxtb	r2, r2
    fd26:	2a01      	cmp	r2, #1
    fd28:	dd72      	ble.n	fe10 <__aeabi_fsub+0x274>
    fd2a:	1b9f      	subs	r7, r3, r6
    fd2c:	017a      	lsls	r2, r7, #5
    fd2e:	d535      	bpl.n	fd9c <__aeabi_fsub+0x200>
    fd30:	1af7      	subs	r7, r6, r3
    fd32:	000d      	movs	r5, r1
    fd34:	e764      	b.n	fc00 <__aeabi_fsub+0x64>
    fd36:	2201      	movs	r2, #1
    fd38:	2300      	movs	r3, #0
    fd3a:	402a      	ands	r2, r5
    fd3c:	e786      	b.n	fc4c <__aeabi_fsub+0xb0>
    fd3e:	003b      	movs	r3, r7
    fd40:	4a63      	ldr	r2, [pc, #396]	; (fed0 <__aeabi_fsub+0x334>)
    fd42:	1a24      	subs	r4, r4, r0
    fd44:	4013      	ands	r3, r2
    fd46:	e76f      	b.n	fc28 <__aeabi_fsub+0x8c>
    fd48:	2900      	cmp	r1, #0
    fd4a:	d16c      	bne.n	fe26 <__aeabi_fsub+0x28a>
    fd4c:	1c61      	adds	r1, r4, #1
    fd4e:	b2c8      	uxtb	r0, r1
    fd50:	2801      	cmp	r0, #1
    fd52:	dd4e      	ble.n	fdf2 <__aeabi_fsub+0x256>
    fd54:	29ff      	cmp	r1, #255	; 0xff
    fd56:	d049      	beq.n	fdec <__aeabi_fsub+0x250>
    fd58:	199b      	adds	r3, r3, r6
    fd5a:	085b      	lsrs	r3, r3, #1
    fd5c:	000c      	movs	r4, r1
    fd5e:	e763      	b.n	fc28 <__aeabi_fsub+0x8c>
    fd60:	2aff      	cmp	r2, #255	; 0xff
    fd62:	d041      	beq.n	fde8 <__aeabi_fsub+0x24c>
    fd64:	000a      	movs	r2, r1
    fd66:	e781      	b.n	fc6c <__aeabi_fsub+0xd0>
    fd68:	2601      	movs	r6, #1
    fd6a:	1b9b      	subs	r3, r3, r6
    fd6c:	e789      	b.n	fc82 <__aeabi_fsub+0xe6>
    fd6e:	2c00      	cmp	r4, #0
    fd70:	d01c      	beq.n	fdac <__aeabi_fsub+0x210>
    fd72:	28ff      	cmp	r0, #255	; 0xff
    fd74:	d021      	beq.n	fdba <__aeabi_fsub+0x21e>
    fd76:	2480      	movs	r4, #128	; 0x80
    fd78:	04e4      	lsls	r4, r4, #19
    fd7a:	4252      	negs	r2, r2
    fd7c:	4323      	orrs	r3, r4
    fd7e:	2a1b      	cmp	r2, #27
    fd80:	dd00      	ble.n	fd84 <__aeabi_fsub+0x1e8>
    fd82:	e096      	b.n	feb2 <__aeabi_fsub+0x316>
    fd84:	001c      	movs	r4, r3
    fd86:	2520      	movs	r5, #32
    fd88:	40d4      	lsrs	r4, r2
    fd8a:	1aaa      	subs	r2, r5, r2
    fd8c:	4093      	lsls	r3, r2
    fd8e:	1e5a      	subs	r2, r3, #1
    fd90:	4193      	sbcs	r3, r2
    fd92:	4323      	orrs	r3, r4
    fd94:	1af3      	subs	r3, r6, r3
    fd96:	0004      	movs	r4, r0
    fd98:	000d      	movs	r5, r1
    fd9a:	e72d      	b.n	fbf8 <__aeabi_fsub+0x5c>
    fd9c:	2f00      	cmp	r7, #0
    fd9e:	d000      	beq.n	fda2 <__aeabi_fsub+0x206>
    fda0:	e72e      	b.n	fc00 <__aeabi_fsub+0x64>
    fda2:	2200      	movs	r2, #0
    fda4:	2400      	movs	r4, #0
    fda6:	e7a9      	b.n	fcfc <__aeabi_fsub+0x160>
    fda8:	000c      	movs	r4, r1
    fdaa:	e73d      	b.n	fc28 <__aeabi_fsub+0x8c>
    fdac:	2b00      	cmp	r3, #0
    fdae:	d058      	beq.n	fe62 <__aeabi_fsub+0x2c6>
    fdb0:	43d2      	mvns	r2, r2
    fdb2:	2a00      	cmp	r2, #0
    fdb4:	d0ee      	beq.n	fd94 <__aeabi_fsub+0x1f8>
    fdb6:	28ff      	cmp	r0, #255	; 0xff
    fdb8:	d1e1      	bne.n	fd7e <__aeabi_fsub+0x1e2>
    fdba:	0033      	movs	r3, r6
    fdbc:	24ff      	movs	r4, #255	; 0xff
    fdbe:	000d      	movs	r5, r1
    fdc0:	e732      	b.n	fc28 <__aeabi_fsub+0x8c>
    fdc2:	29ff      	cmp	r1, #255	; 0xff
    fdc4:	d010      	beq.n	fde8 <__aeabi_fsub+0x24c>
    fdc6:	0001      	movs	r1, r0
    fdc8:	e778      	b.n	fcbc <__aeabi_fsub+0x120>
    fdca:	2b00      	cmp	r3, #0
    fdcc:	d06e      	beq.n	feac <__aeabi_fsub+0x310>
    fdce:	24ff      	movs	r4, #255	; 0xff
    fdd0:	2e00      	cmp	r6, #0
    fdd2:	d100      	bne.n	fdd6 <__aeabi_fsub+0x23a>
    fdd4:	e728      	b.n	fc28 <__aeabi_fsub+0x8c>
    fdd6:	2280      	movs	r2, #128	; 0x80
    fdd8:	4651      	mov	r1, sl
    fdda:	03d2      	lsls	r2, r2, #15
    fddc:	4211      	tst	r1, r2
    fdde:	d003      	beq.n	fde8 <__aeabi_fsub+0x24c>
    fde0:	4661      	mov	r1, ip
    fde2:	4211      	tst	r1, r2
    fde4:	d100      	bne.n	fde8 <__aeabi_fsub+0x24c>
    fde6:	0033      	movs	r3, r6
    fde8:	24ff      	movs	r4, #255	; 0xff
    fdea:	e71d      	b.n	fc28 <__aeabi_fsub+0x8c>
    fdec:	24ff      	movs	r4, #255	; 0xff
    fdee:	2300      	movs	r3, #0
    fdf0:	e72c      	b.n	fc4c <__aeabi_fsub+0xb0>
    fdf2:	2c00      	cmp	r4, #0
    fdf4:	d1e9      	bne.n	fdca <__aeabi_fsub+0x22e>
    fdf6:	2b00      	cmp	r3, #0
    fdf8:	d063      	beq.n	fec2 <__aeabi_fsub+0x326>
    fdfa:	2e00      	cmp	r6, #0
    fdfc:	d100      	bne.n	fe00 <__aeabi_fsub+0x264>
    fdfe:	e713      	b.n	fc28 <__aeabi_fsub+0x8c>
    fe00:	199b      	adds	r3, r3, r6
    fe02:	015a      	lsls	r2, r3, #5
    fe04:	d400      	bmi.n	fe08 <__aeabi_fsub+0x26c>
    fe06:	e73e      	b.n	fc86 <__aeabi_fsub+0xea>
    fe08:	4a31      	ldr	r2, [pc, #196]	; (fed0 <__aeabi_fsub+0x334>)
    fe0a:	000c      	movs	r4, r1
    fe0c:	4013      	ands	r3, r2
    fe0e:	e70b      	b.n	fc28 <__aeabi_fsub+0x8c>
    fe10:	2c00      	cmp	r4, #0
    fe12:	d11e      	bne.n	fe52 <__aeabi_fsub+0x2b6>
    fe14:	2b00      	cmp	r3, #0
    fe16:	d12f      	bne.n	fe78 <__aeabi_fsub+0x2dc>
    fe18:	2e00      	cmp	r6, #0
    fe1a:	d04f      	beq.n	febc <__aeabi_fsub+0x320>
    fe1c:	0033      	movs	r3, r6
    fe1e:	000d      	movs	r5, r1
    fe20:	e702      	b.n	fc28 <__aeabi_fsub+0x8c>
    fe22:	2601      	movs	r6, #1
    fe24:	e755      	b.n	fcd2 <__aeabi_fsub+0x136>
    fe26:	2c00      	cmp	r4, #0
    fe28:	d11f      	bne.n	fe6a <__aeabi_fsub+0x2ce>
    fe2a:	2b00      	cmp	r3, #0
    fe2c:	d043      	beq.n	feb6 <__aeabi_fsub+0x31a>
    fe2e:	43c9      	mvns	r1, r1
    fe30:	2900      	cmp	r1, #0
    fe32:	d00b      	beq.n	fe4c <__aeabi_fsub+0x2b0>
    fe34:	28ff      	cmp	r0, #255	; 0xff
    fe36:	d039      	beq.n	feac <__aeabi_fsub+0x310>
    fe38:	291b      	cmp	r1, #27
    fe3a:	dc44      	bgt.n	fec6 <__aeabi_fsub+0x32a>
    fe3c:	001c      	movs	r4, r3
    fe3e:	2720      	movs	r7, #32
    fe40:	40cc      	lsrs	r4, r1
    fe42:	1a79      	subs	r1, r7, r1
    fe44:	408b      	lsls	r3, r1
    fe46:	1e59      	subs	r1, r3, #1
    fe48:	418b      	sbcs	r3, r1
    fe4a:	4323      	orrs	r3, r4
    fe4c:	199b      	adds	r3, r3, r6
    fe4e:	0004      	movs	r4, r0
    fe50:	e740      	b.n	fcd4 <__aeabi_fsub+0x138>
    fe52:	2b00      	cmp	r3, #0
    fe54:	d11a      	bne.n	fe8c <__aeabi_fsub+0x2f0>
    fe56:	2e00      	cmp	r6, #0
    fe58:	d124      	bne.n	fea4 <__aeabi_fsub+0x308>
    fe5a:	2780      	movs	r7, #128	; 0x80
    fe5c:	2200      	movs	r2, #0
    fe5e:	03ff      	lsls	r7, r7, #15
    fe60:	e71b      	b.n	fc9a <__aeabi_fsub+0xfe>
    fe62:	0033      	movs	r3, r6
    fe64:	0004      	movs	r4, r0
    fe66:	000d      	movs	r5, r1
    fe68:	e6de      	b.n	fc28 <__aeabi_fsub+0x8c>
    fe6a:	28ff      	cmp	r0, #255	; 0xff
    fe6c:	d01e      	beq.n	feac <__aeabi_fsub+0x310>
    fe6e:	2480      	movs	r4, #128	; 0x80
    fe70:	04e4      	lsls	r4, r4, #19
    fe72:	4249      	negs	r1, r1
    fe74:	4323      	orrs	r3, r4
    fe76:	e7df      	b.n	fe38 <__aeabi_fsub+0x29c>
    fe78:	2e00      	cmp	r6, #0
    fe7a:	d100      	bne.n	fe7e <__aeabi_fsub+0x2e2>
    fe7c:	e6d4      	b.n	fc28 <__aeabi_fsub+0x8c>
    fe7e:	1b9f      	subs	r7, r3, r6
    fe80:	017a      	lsls	r2, r7, #5
    fe82:	d400      	bmi.n	fe86 <__aeabi_fsub+0x2ea>
    fe84:	e737      	b.n	fcf6 <__aeabi_fsub+0x15a>
    fe86:	1af3      	subs	r3, r6, r3
    fe88:	000d      	movs	r5, r1
    fe8a:	e6cd      	b.n	fc28 <__aeabi_fsub+0x8c>
    fe8c:	24ff      	movs	r4, #255	; 0xff
    fe8e:	2e00      	cmp	r6, #0
    fe90:	d100      	bne.n	fe94 <__aeabi_fsub+0x2f8>
    fe92:	e6c9      	b.n	fc28 <__aeabi_fsub+0x8c>
    fe94:	2280      	movs	r2, #128	; 0x80
    fe96:	4650      	mov	r0, sl
    fe98:	03d2      	lsls	r2, r2, #15
    fe9a:	4210      	tst	r0, r2
    fe9c:	d0a4      	beq.n	fde8 <__aeabi_fsub+0x24c>
    fe9e:	4660      	mov	r0, ip
    fea0:	4210      	tst	r0, r2
    fea2:	d1a1      	bne.n	fde8 <__aeabi_fsub+0x24c>
    fea4:	0033      	movs	r3, r6
    fea6:	000d      	movs	r5, r1
    fea8:	24ff      	movs	r4, #255	; 0xff
    feaa:	e6bd      	b.n	fc28 <__aeabi_fsub+0x8c>
    feac:	0033      	movs	r3, r6
    feae:	24ff      	movs	r4, #255	; 0xff
    feb0:	e6ba      	b.n	fc28 <__aeabi_fsub+0x8c>
    feb2:	2301      	movs	r3, #1
    feb4:	e76e      	b.n	fd94 <__aeabi_fsub+0x1f8>
    feb6:	0033      	movs	r3, r6
    feb8:	0004      	movs	r4, r0
    feba:	e6b5      	b.n	fc28 <__aeabi_fsub+0x8c>
    febc:	2700      	movs	r7, #0
    febe:	2200      	movs	r2, #0
    fec0:	e71c      	b.n	fcfc <__aeabi_fsub+0x160>
    fec2:	0033      	movs	r3, r6
    fec4:	e6b0      	b.n	fc28 <__aeabi_fsub+0x8c>
    fec6:	2301      	movs	r3, #1
    fec8:	e7c0      	b.n	fe4c <__aeabi_fsub+0x2b0>
    feca:	46c0      	nop			; (mov r8, r8)
    fecc:	7dffffff 	.word	0x7dffffff
    fed0:	fbffffff 	.word	0xfbffffff

0000fed4 <__aeabi_f2iz>:
    fed4:	0241      	lsls	r1, r0, #9
    fed6:	0043      	lsls	r3, r0, #1
    fed8:	0fc2      	lsrs	r2, r0, #31
    feda:	0a49      	lsrs	r1, r1, #9
    fedc:	0e1b      	lsrs	r3, r3, #24
    fede:	2000      	movs	r0, #0
    fee0:	2b7e      	cmp	r3, #126	; 0x7e
    fee2:	dd0d      	ble.n	ff00 <__aeabi_f2iz+0x2c>
    fee4:	2b9d      	cmp	r3, #157	; 0x9d
    fee6:	dc0c      	bgt.n	ff02 <__aeabi_f2iz+0x2e>
    fee8:	2080      	movs	r0, #128	; 0x80
    feea:	0400      	lsls	r0, r0, #16
    feec:	4301      	orrs	r1, r0
    feee:	2b95      	cmp	r3, #149	; 0x95
    fef0:	dc0a      	bgt.n	ff08 <__aeabi_f2iz+0x34>
    fef2:	2096      	movs	r0, #150	; 0x96
    fef4:	1ac3      	subs	r3, r0, r3
    fef6:	40d9      	lsrs	r1, r3
    fef8:	4248      	negs	r0, r1
    fefa:	2a00      	cmp	r2, #0
    fefc:	d100      	bne.n	ff00 <__aeabi_f2iz+0x2c>
    fefe:	0008      	movs	r0, r1
    ff00:	4770      	bx	lr
    ff02:	4b03      	ldr	r3, [pc, #12]	; (ff10 <__aeabi_f2iz+0x3c>)
    ff04:	18d0      	adds	r0, r2, r3
    ff06:	e7fb      	b.n	ff00 <__aeabi_f2iz+0x2c>
    ff08:	3b96      	subs	r3, #150	; 0x96
    ff0a:	4099      	lsls	r1, r3
    ff0c:	e7f4      	b.n	fef8 <__aeabi_f2iz+0x24>
    ff0e:	46c0      	nop			; (mov r8, r8)
    ff10:	7fffffff 	.word	0x7fffffff

0000ff14 <__aeabi_ui2f>:
    ff14:	b510      	push	{r4, lr}
    ff16:	1e04      	subs	r4, r0, #0
    ff18:	d027      	beq.n	ff6a <__aeabi_ui2f+0x56>
    ff1a:	f001 fc87 	bl	1182c <__clzsi2>
    ff1e:	239e      	movs	r3, #158	; 0x9e
    ff20:	1a1b      	subs	r3, r3, r0
    ff22:	2b96      	cmp	r3, #150	; 0x96
    ff24:	dc0a      	bgt.n	ff3c <__aeabi_ui2f+0x28>
    ff26:	2296      	movs	r2, #150	; 0x96
    ff28:	1ad2      	subs	r2, r2, r3
    ff2a:	4094      	lsls	r4, r2
    ff2c:	0264      	lsls	r4, r4, #9
    ff2e:	0a64      	lsrs	r4, r4, #9
    ff30:	b2db      	uxtb	r3, r3
    ff32:	0264      	lsls	r4, r4, #9
    ff34:	05db      	lsls	r3, r3, #23
    ff36:	0a60      	lsrs	r0, r4, #9
    ff38:	4318      	orrs	r0, r3
    ff3a:	bd10      	pop	{r4, pc}
    ff3c:	2b99      	cmp	r3, #153	; 0x99
    ff3e:	dc17      	bgt.n	ff70 <__aeabi_ui2f+0x5c>
    ff40:	2299      	movs	r2, #153	; 0x99
    ff42:	1ad2      	subs	r2, r2, r3
    ff44:	2a00      	cmp	r2, #0
    ff46:	dd27      	ble.n	ff98 <__aeabi_ui2f+0x84>
    ff48:	4094      	lsls	r4, r2
    ff4a:	0022      	movs	r2, r4
    ff4c:	4c13      	ldr	r4, [pc, #76]	; (ff9c <__aeabi_ui2f+0x88>)
    ff4e:	4014      	ands	r4, r2
    ff50:	0751      	lsls	r1, r2, #29
    ff52:	d004      	beq.n	ff5e <__aeabi_ui2f+0x4a>
    ff54:	210f      	movs	r1, #15
    ff56:	400a      	ands	r2, r1
    ff58:	2a04      	cmp	r2, #4
    ff5a:	d000      	beq.n	ff5e <__aeabi_ui2f+0x4a>
    ff5c:	3404      	adds	r4, #4
    ff5e:	0162      	lsls	r2, r4, #5
    ff60:	d412      	bmi.n	ff88 <__aeabi_ui2f+0x74>
    ff62:	01a4      	lsls	r4, r4, #6
    ff64:	0a64      	lsrs	r4, r4, #9
    ff66:	b2db      	uxtb	r3, r3
    ff68:	e7e3      	b.n	ff32 <__aeabi_ui2f+0x1e>
    ff6a:	2300      	movs	r3, #0
    ff6c:	2400      	movs	r4, #0
    ff6e:	e7e0      	b.n	ff32 <__aeabi_ui2f+0x1e>
    ff70:	22b9      	movs	r2, #185	; 0xb9
    ff72:	0021      	movs	r1, r4
    ff74:	1ad2      	subs	r2, r2, r3
    ff76:	4091      	lsls	r1, r2
    ff78:	000a      	movs	r2, r1
    ff7a:	1e51      	subs	r1, r2, #1
    ff7c:	418a      	sbcs	r2, r1
    ff7e:	2105      	movs	r1, #5
    ff80:	1a09      	subs	r1, r1, r0
    ff82:	40cc      	lsrs	r4, r1
    ff84:	4314      	orrs	r4, r2
    ff86:	e7db      	b.n	ff40 <__aeabi_ui2f+0x2c>
    ff88:	4b04      	ldr	r3, [pc, #16]	; (ff9c <__aeabi_ui2f+0x88>)
    ff8a:	401c      	ands	r4, r3
    ff8c:	239f      	movs	r3, #159	; 0x9f
    ff8e:	01a4      	lsls	r4, r4, #6
    ff90:	1a1b      	subs	r3, r3, r0
    ff92:	0a64      	lsrs	r4, r4, #9
    ff94:	b2db      	uxtb	r3, r3
    ff96:	e7cc      	b.n	ff32 <__aeabi_ui2f+0x1e>
    ff98:	0022      	movs	r2, r4
    ff9a:	e7d7      	b.n	ff4c <__aeabi_ui2f+0x38>
    ff9c:	fbffffff 	.word	0xfbffffff

0000ffa0 <__aeabi_dadd>:
    ffa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    ffa2:	4645      	mov	r5, r8
    ffa4:	46de      	mov	lr, fp
    ffa6:	4657      	mov	r7, sl
    ffa8:	464e      	mov	r6, r9
    ffaa:	030c      	lsls	r4, r1, #12
    ffac:	b5e0      	push	{r5, r6, r7, lr}
    ffae:	004e      	lsls	r6, r1, #1
    ffb0:	0fc9      	lsrs	r1, r1, #31
    ffb2:	4688      	mov	r8, r1
    ffb4:	000d      	movs	r5, r1
    ffb6:	0a61      	lsrs	r1, r4, #9
    ffb8:	0f44      	lsrs	r4, r0, #29
    ffba:	430c      	orrs	r4, r1
    ffbc:	00c7      	lsls	r7, r0, #3
    ffbe:	0319      	lsls	r1, r3, #12
    ffc0:	0058      	lsls	r0, r3, #1
    ffc2:	0fdb      	lsrs	r3, r3, #31
    ffc4:	469b      	mov	fp, r3
    ffc6:	0a4b      	lsrs	r3, r1, #9
    ffc8:	0f51      	lsrs	r1, r2, #29
    ffca:	430b      	orrs	r3, r1
    ffcc:	0d76      	lsrs	r6, r6, #21
    ffce:	0d40      	lsrs	r0, r0, #21
    ffd0:	0019      	movs	r1, r3
    ffd2:	00d2      	lsls	r2, r2, #3
    ffd4:	45d8      	cmp	r8, fp
    ffd6:	d100      	bne.n	ffda <__aeabi_dadd+0x3a>
    ffd8:	e0ae      	b.n	10138 <__aeabi_dadd+0x198>
    ffda:	1a35      	subs	r5, r6, r0
    ffdc:	2d00      	cmp	r5, #0
    ffde:	dc00      	bgt.n	ffe2 <__aeabi_dadd+0x42>
    ffe0:	e0f6      	b.n	101d0 <__aeabi_dadd+0x230>
    ffe2:	2800      	cmp	r0, #0
    ffe4:	d10f      	bne.n	10006 <__aeabi_dadd+0x66>
    ffe6:	4313      	orrs	r3, r2
    ffe8:	d100      	bne.n	ffec <__aeabi_dadd+0x4c>
    ffea:	e0db      	b.n	101a4 <__aeabi_dadd+0x204>
    ffec:	1e6b      	subs	r3, r5, #1
    ffee:	2b00      	cmp	r3, #0
    fff0:	d000      	beq.n	fff4 <__aeabi_dadd+0x54>
    fff2:	e137      	b.n	10264 <__aeabi_dadd+0x2c4>
    fff4:	1aba      	subs	r2, r7, r2
    fff6:	4297      	cmp	r7, r2
    fff8:	41bf      	sbcs	r7, r7
    fffa:	1a64      	subs	r4, r4, r1
    fffc:	427f      	negs	r7, r7
    fffe:	1be4      	subs	r4, r4, r7
   10000:	2601      	movs	r6, #1
   10002:	0017      	movs	r7, r2
   10004:	e024      	b.n	10050 <__aeabi_dadd+0xb0>
   10006:	4bc6      	ldr	r3, [pc, #792]	; (10320 <__aeabi_dadd+0x380>)
   10008:	429e      	cmp	r6, r3
   1000a:	d04d      	beq.n	100a8 <__aeabi_dadd+0x108>
   1000c:	2380      	movs	r3, #128	; 0x80
   1000e:	041b      	lsls	r3, r3, #16
   10010:	4319      	orrs	r1, r3
   10012:	2d38      	cmp	r5, #56	; 0x38
   10014:	dd00      	ble.n	10018 <__aeabi_dadd+0x78>
   10016:	e107      	b.n	10228 <__aeabi_dadd+0x288>
   10018:	2d1f      	cmp	r5, #31
   1001a:	dd00      	ble.n	1001e <__aeabi_dadd+0x7e>
   1001c:	e138      	b.n	10290 <__aeabi_dadd+0x2f0>
   1001e:	2020      	movs	r0, #32
   10020:	1b43      	subs	r3, r0, r5
   10022:	469a      	mov	sl, r3
   10024:	000b      	movs	r3, r1
   10026:	4650      	mov	r0, sl
   10028:	4083      	lsls	r3, r0
   1002a:	4699      	mov	r9, r3
   1002c:	0013      	movs	r3, r2
   1002e:	4648      	mov	r0, r9
   10030:	40eb      	lsrs	r3, r5
   10032:	4318      	orrs	r0, r3
   10034:	0003      	movs	r3, r0
   10036:	4650      	mov	r0, sl
   10038:	4082      	lsls	r2, r0
   1003a:	1e50      	subs	r0, r2, #1
   1003c:	4182      	sbcs	r2, r0
   1003e:	40e9      	lsrs	r1, r5
   10040:	431a      	orrs	r2, r3
   10042:	1aba      	subs	r2, r7, r2
   10044:	1a61      	subs	r1, r4, r1
   10046:	4297      	cmp	r7, r2
   10048:	41a4      	sbcs	r4, r4
   1004a:	0017      	movs	r7, r2
   1004c:	4264      	negs	r4, r4
   1004e:	1b0c      	subs	r4, r1, r4
   10050:	0223      	lsls	r3, r4, #8
   10052:	d562      	bpl.n	1011a <__aeabi_dadd+0x17a>
   10054:	0264      	lsls	r4, r4, #9
   10056:	0a65      	lsrs	r5, r4, #9
   10058:	2d00      	cmp	r5, #0
   1005a:	d100      	bne.n	1005e <__aeabi_dadd+0xbe>
   1005c:	e0df      	b.n	1021e <__aeabi_dadd+0x27e>
   1005e:	0028      	movs	r0, r5
   10060:	f001 fbe4 	bl	1182c <__clzsi2>
   10064:	0003      	movs	r3, r0
   10066:	3b08      	subs	r3, #8
   10068:	2b1f      	cmp	r3, #31
   1006a:	dd00      	ble.n	1006e <__aeabi_dadd+0xce>
   1006c:	e0d2      	b.n	10214 <__aeabi_dadd+0x274>
   1006e:	2220      	movs	r2, #32
   10070:	003c      	movs	r4, r7
   10072:	1ad2      	subs	r2, r2, r3
   10074:	409d      	lsls	r5, r3
   10076:	40d4      	lsrs	r4, r2
   10078:	409f      	lsls	r7, r3
   1007a:	4325      	orrs	r5, r4
   1007c:	429e      	cmp	r6, r3
   1007e:	dd00      	ble.n	10082 <__aeabi_dadd+0xe2>
   10080:	e0c4      	b.n	1020c <__aeabi_dadd+0x26c>
   10082:	1b9e      	subs	r6, r3, r6
   10084:	1c73      	adds	r3, r6, #1
   10086:	2b1f      	cmp	r3, #31
   10088:	dd00      	ble.n	1008c <__aeabi_dadd+0xec>
   1008a:	e0f1      	b.n	10270 <__aeabi_dadd+0x2d0>
   1008c:	2220      	movs	r2, #32
   1008e:	0038      	movs	r0, r7
   10090:	0029      	movs	r1, r5
   10092:	1ad2      	subs	r2, r2, r3
   10094:	40d8      	lsrs	r0, r3
   10096:	4091      	lsls	r1, r2
   10098:	4097      	lsls	r7, r2
   1009a:	002c      	movs	r4, r5
   1009c:	4301      	orrs	r1, r0
   1009e:	1e78      	subs	r0, r7, #1
   100a0:	4187      	sbcs	r7, r0
   100a2:	40dc      	lsrs	r4, r3
   100a4:	2600      	movs	r6, #0
   100a6:	430f      	orrs	r7, r1
   100a8:	077b      	lsls	r3, r7, #29
   100aa:	d009      	beq.n	100c0 <__aeabi_dadd+0x120>
   100ac:	230f      	movs	r3, #15
   100ae:	403b      	ands	r3, r7
   100b0:	2b04      	cmp	r3, #4
   100b2:	d005      	beq.n	100c0 <__aeabi_dadd+0x120>
   100b4:	1d3b      	adds	r3, r7, #4
   100b6:	42bb      	cmp	r3, r7
   100b8:	41bf      	sbcs	r7, r7
   100ba:	427f      	negs	r7, r7
   100bc:	19e4      	adds	r4, r4, r7
   100be:	001f      	movs	r7, r3
   100c0:	0223      	lsls	r3, r4, #8
   100c2:	d52c      	bpl.n	1011e <__aeabi_dadd+0x17e>
   100c4:	4b96      	ldr	r3, [pc, #600]	; (10320 <__aeabi_dadd+0x380>)
   100c6:	3601      	adds	r6, #1
   100c8:	429e      	cmp	r6, r3
   100ca:	d100      	bne.n	100ce <__aeabi_dadd+0x12e>
   100cc:	e09a      	b.n	10204 <__aeabi_dadd+0x264>
   100ce:	4645      	mov	r5, r8
   100d0:	4b94      	ldr	r3, [pc, #592]	; (10324 <__aeabi_dadd+0x384>)
   100d2:	08ff      	lsrs	r7, r7, #3
   100d4:	401c      	ands	r4, r3
   100d6:	0760      	lsls	r0, r4, #29
   100d8:	0576      	lsls	r6, r6, #21
   100da:	0264      	lsls	r4, r4, #9
   100dc:	4307      	orrs	r7, r0
   100de:	0b24      	lsrs	r4, r4, #12
   100e0:	0d76      	lsrs	r6, r6, #21
   100e2:	2100      	movs	r1, #0
   100e4:	0324      	lsls	r4, r4, #12
   100e6:	0b23      	lsrs	r3, r4, #12
   100e8:	0d0c      	lsrs	r4, r1, #20
   100ea:	4a8f      	ldr	r2, [pc, #572]	; (10328 <__aeabi_dadd+0x388>)
   100ec:	0524      	lsls	r4, r4, #20
   100ee:	431c      	orrs	r4, r3
   100f0:	4014      	ands	r4, r2
   100f2:	0533      	lsls	r3, r6, #20
   100f4:	4323      	orrs	r3, r4
   100f6:	005b      	lsls	r3, r3, #1
   100f8:	07ed      	lsls	r5, r5, #31
   100fa:	085b      	lsrs	r3, r3, #1
   100fc:	432b      	orrs	r3, r5
   100fe:	0038      	movs	r0, r7
   10100:	0019      	movs	r1, r3
   10102:	bc3c      	pop	{r2, r3, r4, r5}
   10104:	4690      	mov	r8, r2
   10106:	4699      	mov	r9, r3
   10108:	46a2      	mov	sl, r4
   1010a:	46ab      	mov	fp, r5
   1010c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1010e:	4664      	mov	r4, ip
   10110:	4304      	orrs	r4, r0
   10112:	d100      	bne.n	10116 <__aeabi_dadd+0x176>
   10114:	e211      	b.n	1053a <__aeabi_dadd+0x59a>
   10116:	0004      	movs	r4, r0
   10118:	4667      	mov	r7, ip
   1011a:	077b      	lsls	r3, r7, #29
   1011c:	d1c6      	bne.n	100ac <__aeabi_dadd+0x10c>
   1011e:	4645      	mov	r5, r8
   10120:	0760      	lsls	r0, r4, #29
   10122:	08ff      	lsrs	r7, r7, #3
   10124:	4307      	orrs	r7, r0
   10126:	08e4      	lsrs	r4, r4, #3
   10128:	4b7d      	ldr	r3, [pc, #500]	; (10320 <__aeabi_dadd+0x380>)
   1012a:	429e      	cmp	r6, r3
   1012c:	d030      	beq.n	10190 <__aeabi_dadd+0x1f0>
   1012e:	0324      	lsls	r4, r4, #12
   10130:	0576      	lsls	r6, r6, #21
   10132:	0b24      	lsrs	r4, r4, #12
   10134:	0d76      	lsrs	r6, r6, #21
   10136:	e7d4      	b.n	100e2 <__aeabi_dadd+0x142>
   10138:	1a33      	subs	r3, r6, r0
   1013a:	469a      	mov	sl, r3
   1013c:	2b00      	cmp	r3, #0
   1013e:	dd78      	ble.n	10232 <__aeabi_dadd+0x292>
   10140:	2800      	cmp	r0, #0
   10142:	d031      	beq.n	101a8 <__aeabi_dadd+0x208>
   10144:	4876      	ldr	r0, [pc, #472]	; (10320 <__aeabi_dadd+0x380>)
   10146:	4286      	cmp	r6, r0
   10148:	d0ae      	beq.n	100a8 <__aeabi_dadd+0x108>
   1014a:	2080      	movs	r0, #128	; 0x80
   1014c:	0400      	lsls	r0, r0, #16
   1014e:	4301      	orrs	r1, r0
   10150:	4653      	mov	r3, sl
   10152:	2b38      	cmp	r3, #56	; 0x38
   10154:	dc00      	bgt.n	10158 <__aeabi_dadd+0x1b8>
   10156:	e0e9      	b.n	1032c <__aeabi_dadd+0x38c>
   10158:	430a      	orrs	r2, r1
   1015a:	1e51      	subs	r1, r2, #1
   1015c:	418a      	sbcs	r2, r1
   1015e:	2100      	movs	r1, #0
   10160:	19d2      	adds	r2, r2, r7
   10162:	42ba      	cmp	r2, r7
   10164:	41bf      	sbcs	r7, r7
   10166:	1909      	adds	r1, r1, r4
   10168:	427c      	negs	r4, r7
   1016a:	0017      	movs	r7, r2
   1016c:	190c      	adds	r4, r1, r4
   1016e:	0223      	lsls	r3, r4, #8
   10170:	d5d3      	bpl.n	1011a <__aeabi_dadd+0x17a>
   10172:	4b6b      	ldr	r3, [pc, #428]	; (10320 <__aeabi_dadd+0x380>)
   10174:	3601      	adds	r6, #1
   10176:	429e      	cmp	r6, r3
   10178:	d100      	bne.n	1017c <__aeabi_dadd+0x1dc>
   1017a:	e13a      	b.n	103f2 <__aeabi_dadd+0x452>
   1017c:	2001      	movs	r0, #1
   1017e:	4b69      	ldr	r3, [pc, #420]	; (10324 <__aeabi_dadd+0x384>)
   10180:	401c      	ands	r4, r3
   10182:	087b      	lsrs	r3, r7, #1
   10184:	4007      	ands	r7, r0
   10186:	431f      	orrs	r7, r3
   10188:	07e0      	lsls	r0, r4, #31
   1018a:	4307      	orrs	r7, r0
   1018c:	0864      	lsrs	r4, r4, #1
   1018e:	e78b      	b.n	100a8 <__aeabi_dadd+0x108>
   10190:	0023      	movs	r3, r4
   10192:	433b      	orrs	r3, r7
   10194:	d100      	bne.n	10198 <__aeabi_dadd+0x1f8>
   10196:	e1cb      	b.n	10530 <__aeabi_dadd+0x590>
   10198:	2280      	movs	r2, #128	; 0x80
   1019a:	0312      	lsls	r2, r2, #12
   1019c:	4314      	orrs	r4, r2
   1019e:	0324      	lsls	r4, r4, #12
   101a0:	0b24      	lsrs	r4, r4, #12
   101a2:	e79e      	b.n	100e2 <__aeabi_dadd+0x142>
   101a4:	002e      	movs	r6, r5
   101a6:	e77f      	b.n	100a8 <__aeabi_dadd+0x108>
   101a8:	0008      	movs	r0, r1
   101aa:	4310      	orrs	r0, r2
   101ac:	d100      	bne.n	101b0 <__aeabi_dadd+0x210>
   101ae:	e0b4      	b.n	1031a <__aeabi_dadd+0x37a>
   101b0:	1e58      	subs	r0, r3, #1
   101b2:	2800      	cmp	r0, #0
   101b4:	d000      	beq.n	101b8 <__aeabi_dadd+0x218>
   101b6:	e0de      	b.n	10376 <__aeabi_dadd+0x3d6>
   101b8:	18ba      	adds	r2, r7, r2
   101ba:	42ba      	cmp	r2, r7
   101bc:	419b      	sbcs	r3, r3
   101be:	1864      	adds	r4, r4, r1
   101c0:	425b      	negs	r3, r3
   101c2:	18e4      	adds	r4, r4, r3
   101c4:	0017      	movs	r7, r2
   101c6:	2601      	movs	r6, #1
   101c8:	0223      	lsls	r3, r4, #8
   101ca:	d5a6      	bpl.n	1011a <__aeabi_dadd+0x17a>
   101cc:	2602      	movs	r6, #2
   101ce:	e7d5      	b.n	1017c <__aeabi_dadd+0x1dc>
   101d0:	2d00      	cmp	r5, #0
   101d2:	d16e      	bne.n	102b2 <__aeabi_dadd+0x312>
   101d4:	1c70      	adds	r0, r6, #1
   101d6:	0540      	lsls	r0, r0, #21
   101d8:	0d40      	lsrs	r0, r0, #21
   101da:	2801      	cmp	r0, #1
   101dc:	dc00      	bgt.n	101e0 <__aeabi_dadd+0x240>
   101de:	e0f9      	b.n	103d4 <__aeabi_dadd+0x434>
   101e0:	1ab8      	subs	r0, r7, r2
   101e2:	4684      	mov	ip, r0
   101e4:	4287      	cmp	r7, r0
   101e6:	4180      	sbcs	r0, r0
   101e8:	1ae5      	subs	r5, r4, r3
   101ea:	4240      	negs	r0, r0
   101ec:	1a2d      	subs	r5, r5, r0
   101ee:	0228      	lsls	r0, r5, #8
   101f0:	d400      	bmi.n	101f4 <__aeabi_dadd+0x254>
   101f2:	e089      	b.n	10308 <__aeabi_dadd+0x368>
   101f4:	1bd7      	subs	r7, r2, r7
   101f6:	42ba      	cmp	r2, r7
   101f8:	4192      	sbcs	r2, r2
   101fa:	1b1c      	subs	r4, r3, r4
   101fc:	4252      	negs	r2, r2
   101fe:	1aa5      	subs	r5, r4, r2
   10200:	46d8      	mov	r8, fp
   10202:	e729      	b.n	10058 <__aeabi_dadd+0xb8>
   10204:	4645      	mov	r5, r8
   10206:	2400      	movs	r4, #0
   10208:	2700      	movs	r7, #0
   1020a:	e76a      	b.n	100e2 <__aeabi_dadd+0x142>
   1020c:	4c45      	ldr	r4, [pc, #276]	; (10324 <__aeabi_dadd+0x384>)
   1020e:	1af6      	subs	r6, r6, r3
   10210:	402c      	ands	r4, r5
   10212:	e749      	b.n	100a8 <__aeabi_dadd+0x108>
   10214:	003d      	movs	r5, r7
   10216:	3828      	subs	r0, #40	; 0x28
   10218:	4085      	lsls	r5, r0
   1021a:	2700      	movs	r7, #0
   1021c:	e72e      	b.n	1007c <__aeabi_dadd+0xdc>
   1021e:	0038      	movs	r0, r7
   10220:	f001 fb04 	bl	1182c <__clzsi2>
   10224:	3020      	adds	r0, #32
   10226:	e71d      	b.n	10064 <__aeabi_dadd+0xc4>
   10228:	430a      	orrs	r2, r1
   1022a:	1e51      	subs	r1, r2, #1
   1022c:	418a      	sbcs	r2, r1
   1022e:	2100      	movs	r1, #0
   10230:	e707      	b.n	10042 <__aeabi_dadd+0xa2>
   10232:	2b00      	cmp	r3, #0
   10234:	d000      	beq.n	10238 <__aeabi_dadd+0x298>
   10236:	e0f3      	b.n	10420 <__aeabi_dadd+0x480>
   10238:	1c70      	adds	r0, r6, #1
   1023a:	0543      	lsls	r3, r0, #21
   1023c:	0d5b      	lsrs	r3, r3, #21
   1023e:	2b01      	cmp	r3, #1
   10240:	dc00      	bgt.n	10244 <__aeabi_dadd+0x2a4>
   10242:	e0ad      	b.n	103a0 <__aeabi_dadd+0x400>
   10244:	4b36      	ldr	r3, [pc, #216]	; (10320 <__aeabi_dadd+0x380>)
   10246:	4298      	cmp	r0, r3
   10248:	d100      	bne.n	1024c <__aeabi_dadd+0x2ac>
   1024a:	e0d1      	b.n	103f0 <__aeabi_dadd+0x450>
   1024c:	18ba      	adds	r2, r7, r2
   1024e:	42ba      	cmp	r2, r7
   10250:	41bf      	sbcs	r7, r7
   10252:	1864      	adds	r4, r4, r1
   10254:	427f      	negs	r7, r7
   10256:	19e4      	adds	r4, r4, r7
   10258:	07e7      	lsls	r7, r4, #31
   1025a:	0852      	lsrs	r2, r2, #1
   1025c:	4317      	orrs	r7, r2
   1025e:	0864      	lsrs	r4, r4, #1
   10260:	0006      	movs	r6, r0
   10262:	e721      	b.n	100a8 <__aeabi_dadd+0x108>
   10264:	482e      	ldr	r0, [pc, #184]	; (10320 <__aeabi_dadd+0x380>)
   10266:	4285      	cmp	r5, r0
   10268:	d100      	bne.n	1026c <__aeabi_dadd+0x2cc>
   1026a:	e093      	b.n	10394 <__aeabi_dadd+0x3f4>
   1026c:	001d      	movs	r5, r3
   1026e:	e6d0      	b.n	10012 <__aeabi_dadd+0x72>
   10270:	0029      	movs	r1, r5
   10272:	3e1f      	subs	r6, #31
   10274:	40f1      	lsrs	r1, r6
   10276:	2b20      	cmp	r3, #32
   10278:	d100      	bne.n	1027c <__aeabi_dadd+0x2dc>
   1027a:	e08d      	b.n	10398 <__aeabi_dadd+0x3f8>
   1027c:	2240      	movs	r2, #64	; 0x40
   1027e:	1ad3      	subs	r3, r2, r3
   10280:	409d      	lsls	r5, r3
   10282:	432f      	orrs	r7, r5
   10284:	1e7d      	subs	r5, r7, #1
   10286:	41af      	sbcs	r7, r5
   10288:	2400      	movs	r4, #0
   1028a:	430f      	orrs	r7, r1
   1028c:	2600      	movs	r6, #0
   1028e:	e744      	b.n	1011a <__aeabi_dadd+0x17a>
   10290:	002b      	movs	r3, r5
   10292:	0008      	movs	r0, r1
   10294:	3b20      	subs	r3, #32
   10296:	40d8      	lsrs	r0, r3
   10298:	0003      	movs	r3, r0
   1029a:	2d20      	cmp	r5, #32
   1029c:	d100      	bne.n	102a0 <__aeabi_dadd+0x300>
   1029e:	e07d      	b.n	1039c <__aeabi_dadd+0x3fc>
   102a0:	2040      	movs	r0, #64	; 0x40
   102a2:	1b45      	subs	r5, r0, r5
   102a4:	40a9      	lsls	r1, r5
   102a6:	430a      	orrs	r2, r1
   102a8:	1e51      	subs	r1, r2, #1
   102aa:	418a      	sbcs	r2, r1
   102ac:	2100      	movs	r1, #0
   102ae:	431a      	orrs	r2, r3
   102b0:	e6c7      	b.n	10042 <__aeabi_dadd+0xa2>
   102b2:	2e00      	cmp	r6, #0
   102b4:	d050      	beq.n	10358 <__aeabi_dadd+0x3b8>
   102b6:	4e1a      	ldr	r6, [pc, #104]	; (10320 <__aeabi_dadd+0x380>)
   102b8:	42b0      	cmp	r0, r6
   102ba:	d057      	beq.n	1036c <__aeabi_dadd+0x3cc>
   102bc:	2680      	movs	r6, #128	; 0x80
   102be:	426b      	negs	r3, r5
   102c0:	4699      	mov	r9, r3
   102c2:	0436      	lsls	r6, r6, #16
   102c4:	4334      	orrs	r4, r6
   102c6:	464b      	mov	r3, r9
   102c8:	2b38      	cmp	r3, #56	; 0x38
   102ca:	dd00      	ble.n	102ce <__aeabi_dadd+0x32e>
   102cc:	e0d6      	b.n	1047c <__aeabi_dadd+0x4dc>
   102ce:	2b1f      	cmp	r3, #31
   102d0:	dd00      	ble.n	102d4 <__aeabi_dadd+0x334>
   102d2:	e135      	b.n	10540 <__aeabi_dadd+0x5a0>
   102d4:	2620      	movs	r6, #32
   102d6:	1af5      	subs	r5, r6, r3
   102d8:	0026      	movs	r6, r4
   102da:	40ae      	lsls	r6, r5
   102dc:	46b2      	mov	sl, r6
   102de:	003e      	movs	r6, r7
   102e0:	40de      	lsrs	r6, r3
   102e2:	46ac      	mov	ip, r5
   102e4:	0035      	movs	r5, r6
   102e6:	4656      	mov	r6, sl
   102e8:	432e      	orrs	r6, r5
   102ea:	4665      	mov	r5, ip
   102ec:	40af      	lsls	r7, r5
   102ee:	1e7d      	subs	r5, r7, #1
   102f0:	41af      	sbcs	r7, r5
   102f2:	40dc      	lsrs	r4, r3
   102f4:	4337      	orrs	r7, r6
   102f6:	1bd7      	subs	r7, r2, r7
   102f8:	42ba      	cmp	r2, r7
   102fa:	4192      	sbcs	r2, r2
   102fc:	1b0c      	subs	r4, r1, r4
   102fe:	4252      	negs	r2, r2
   10300:	1aa4      	subs	r4, r4, r2
   10302:	0006      	movs	r6, r0
   10304:	46d8      	mov	r8, fp
   10306:	e6a3      	b.n	10050 <__aeabi_dadd+0xb0>
   10308:	4664      	mov	r4, ip
   1030a:	4667      	mov	r7, ip
   1030c:	432c      	orrs	r4, r5
   1030e:	d000      	beq.n	10312 <__aeabi_dadd+0x372>
   10310:	e6a2      	b.n	10058 <__aeabi_dadd+0xb8>
   10312:	2500      	movs	r5, #0
   10314:	2600      	movs	r6, #0
   10316:	2700      	movs	r7, #0
   10318:	e706      	b.n	10128 <__aeabi_dadd+0x188>
   1031a:	001e      	movs	r6, r3
   1031c:	e6c4      	b.n	100a8 <__aeabi_dadd+0x108>
   1031e:	46c0      	nop			; (mov r8, r8)
   10320:	000007ff 	.word	0x000007ff
   10324:	ff7fffff 	.word	0xff7fffff
   10328:	800fffff 	.word	0x800fffff
   1032c:	2b1f      	cmp	r3, #31
   1032e:	dc63      	bgt.n	103f8 <__aeabi_dadd+0x458>
   10330:	2020      	movs	r0, #32
   10332:	1ac3      	subs	r3, r0, r3
   10334:	0008      	movs	r0, r1
   10336:	4098      	lsls	r0, r3
   10338:	469c      	mov	ip, r3
   1033a:	4683      	mov	fp, r0
   1033c:	4653      	mov	r3, sl
   1033e:	0010      	movs	r0, r2
   10340:	40d8      	lsrs	r0, r3
   10342:	0003      	movs	r3, r0
   10344:	4658      	mov	r0, fp
   10346:	4318      	orrs	r0, r3
   10348:	4663      	mov	r3, ip
   1034a:	409a      	lsls	r2, r3
   1034c:	1e53      	subs	r3, r2, #1
   1034e:	419a      	sbcs	r2, r3
   10350:	4653      	mov	r3, sl
   10352:	4302      	orrs	r2, r0
   10354:	40d9      	lsrs	r1, r3
   10356:	e703      	b.n	10160 <__aeabi_dadd+0x1c0>
   10358:	0026      	movs	r6, r4
   1035a:	433e      	orrs	r6, r7
   1035c:	d006      	beq.n	1036c <__aeabi_dadd+0x3cc>
   1035e:	43eb      	mvns	r3, r5
   10360:	4699      	mov	r9, r3
   10362:	2b00      	cmp	r3, #0
   10364:	d0c7      	beq.n	102f6 <__aeabi_dadd+0x356>
   10366:	4e94      	ldr	r6, [pc, #592]	; (105b8 <__aeabi_dadd+0x618>)
   10368:	42b0      	cmp	r0, r6
   1036a:	d1ac      	bne.n	102c6 <__aeabi_dadd+0x326>
   1036c:	000c      	movs	r4, r1
   1036e:	0017      	movs	r7, r2
   10370:	0006      	movs	r6, r0
   10372:	46d8      	mov	r8, fp
   10374:	e698      	b.n	100a8 <__aeabi_dadd+0x108>
   10376:	4b90      	ldr	r3, [pc, #576]	; (105b8 <__aeabi_dadd+0x618>)
   10378:	459a      	cmp	sl, r3
   1037a:	d00b      	beq.n	10394 <__aeabi_dadd+0x3f4>
   1037c:	4682      	mov	sl, r0
   1037e:	e6e7      	b.n	10150 <__aeabi_dadd+0x1b0>
   10380:	2800      	cmp	r0, #0
   10382:	d000      	beq.n	10386 <__aeabi_dadd+0x3e6>
   10384:	e09e      	b.n	104c4 <__aeabi_dadd+0x524>
   10386:	0018      	movs	r0, r3
   10388:	4310      	orrs	r0, r2
   1038a:	d100      	bne.n	1038e <__aeabi_dadd+0x3ee>
   1038c:	e0e9      	b.n	10562 <__aeabi_dadd+0x5c2>
   1038e:	001c      	movs	r4, r3
   10390:	0017      	movs	r7, r2
   10392:	46d8      	mov	r8, fp
   10394:	4e88      	ldr	r6, [pc, #544]	; (105b8 <__aeabi_dadd+0x618>)
   10396:	e687      	b.n	100a8 <__aeabi_dadd+0x108>
   10398:	2500      	movs	r5, #0
   1039a:	e772      	b.n	10282 <__aeabi_dadd+0x2e2>
   1039c:	2100      	movs	r1, #0
   1039e:	e782      	b.n	102a6 <__aeabi_dadd+0x306>
   103a0:	0023      	movs	r3, r4
   103a2:	433b      	orrs	r3, r7
   103a4:	2e00      	cmp	r6, #0
   103a6:	d000      	beq.n	103aa <__aeabi_dadd+0x40a>
   103a8:	e0ab      	b.n	10502 <__aeabi_dadd+0x562>
   103aa:	2b00      	cmp	r3, #0
   103ac:	d100      	bne.n	103b0 <__aeabi_dadd+0x410>
   103ae:	e0e7      	b.n	10580 <__aeabi_dadd+0x5e0>
   103b0:	000b      	movs	r3, r1
   103b2:	4313      	orrs	r3, r2
   103b4:	d100      	bne.n	103b8 <__aeabi_dadd+0x418>
   103b6:	e677      	b.n	100a8 <__aeabi_dadd+0x108>
   103b8:	18ba      	adds	r2, r7, r2
   103ba:	42ba      	cmp	r2, r7
   103bc:	41bf      	sbcs	r7, r7
   103be:	1864      	adds	r4, r4, r1
   103c0:	427f      	negs	r7, r7
   103c2:	19e4      	adds	r4, r4, r7
   103c4:	0223      	lsls	r3, r4, #8
   103c6:	d400      	bmi.n	103ca <__aeabi_dadd+0x42a>
   103c8:	e0f2      	b.n	105b0 <__aeabi_dadd+0x610>
   103ca:	4b7c      	ldr	r3, [pc, #496]	; (105bc <__aeabi_dadd+0x61c>)
   103cc:	0017      	movs	r7, r2
   103ce:	401c      	ands	r4, r3
   103d0:	0006      	movs	r6, r0
   103d2:	e669      	b.n	100a8 <__aeabi_dadd+0x108>
   103d4:	0020      	movs	r0, r4
   103d6:	4338      	orrs	r0, r7
   103d8:	2e00      	cmp	r6, #0
   103da:	d1d1      	bne.n	10380 <__aeabi_dadd+0x3e0>
   103dc:	2800      	cmp	r0, #0
   103de:	d15b      	bne.n	10498 <__aeabi_dadd+0x4f8>
   103e0:	001c      	movs	r4, r3
   103e2:	4314      	orrs	r4, r2
   103e4:	d100      	bne.n	103e8 <__aeabi_dadd+0x448>
   103e6:	e0a8      	b.n	1053a <__aeabi_dadd+0x59a>
   103e8:	001c      	movs	r4, r3
   103ea:	0017      	movs	r7, r2
   103ec:	46d8      	mov	r8, fp
   103ee:	e65b      	b.n	100a8 <__aeabi_dadd+0x108>
   103f0:	0006      	movs	r6, r0
   103f2:	2400      	movs	r4, #0
   103f4:	2700      	movs	r7, #0
   103f6:	e697      	b.n	10128 <__aeabi_dadd+0x188>
   103f8:	4650      	mov	r0, sl
   103fa:	000b      	movs	r3, r1
   103fc:	3820      	subs	r0, #32
   103fe:	40c3      	lsrs	r3, r0
   10400:	4699      	mov	r9, r3
   10402:	4653      	mov	r3, sl
   10404:	2b20      	cmp	r3, #32
   10406:	d100      	bne.n	1040a <__aeabi_dadd+0x46a>
   10408:	e095      	b.n	10536 <__aeabi_dadd+0x596>
   1040a:	2340      	movs	r3, #64	; 0x40
   1040c:	4650      	mov	r0, sl
   1040e:	1a1b      	subs	r3, r3, r0
   10410:	4099      	lsls	r1, r3
   10412:	430a      	orrs	r2, r1
   10414:	1e51      	subs	r1, r2, #1
   10416:	418a      	sbcs	r2, r1
   10418:	464b      	mov	r3, r9
   1041a:	2100      	movs	r1, #0
   1041c:	431a      	orrs	r2, r3
   1041e:	e69f      	b.n	10160 <__aeabi_dadd+0x1c0>
   10420:	2e00      	cmp	r6, #0
   10422:	d130      	bne.n	10486 <__aeabi_dadd+0x4e6>
   10424:	0026      	movs	r6, r4
   10426:	433e      	orrs	r6, r7
   10428:	d067      	beq.n	104fa <__aeabi_dadd+0x55a>
   1042a:	43db      	mvns	r3, r3
   1042c:	469a      	mov	sl, r3
   1042e:	2b00      	cmp	r3, #0
   10430:	d01c      	beq.n	1046c <__aeabi_dadd+0x4cc>
   10432:	4e61      	ldr	r6, [pc, #388]	; (105b8 <__aeabi_dadd+0x618>)
   10434:	42b0      	cmp	r0, r6
   10436:	d060      	beq.n	104fa <__aeabi_dadd+0x55a>
   10438:	4653      	mov	r3, sl
   1043a:	2b38      	cmp	r3, #56	; 0x38
   1043c:	dd00      	ble.n	10440 <__aeabi_dadd+0x4a0>
   1043e:	e096      	b.n	1056e <__aeabi_dadd+0x5ce>
   10440:	2b1f      	cmp	r3, #31
   10442:	dd00      	ble.n	10446 <__aeabi_dadd+0x4a6>
   10444:	e09f      	b.n	10586 <__aeabi_dadd+0x5e6>
   10446:	2620      	movs	r6, #32
   10448:	1af3      	subs	r3, r6, r3
   1044a:	0026      	movs	r6, r4
   1044c:	409e      	lsls	r6, r3
   1044e:	469c      	mov	ip, r3
   10450:	46b3      	mov	fp, r6
   10452:	4653      	mov	r3, sl
   10454:	003e      	movs	r6, r7
   10456:	40de      	lsrs	r6, r3
   10458:	0033      	movs	r3, r6
   1045a:	465e      	mov	r6, fp
   1045c:	431e      	orrs	r6, r3
   1045e:	4663      	mov	r3, ip
   10460:	409f      	lsls	r7, r3
   10462:	1e7b      	subs	r3, r7, #1
   10464:	419f      	sbcs	r7, r3
   10466:	4653      	mov	r3, sl
   10468:	40dc      	lsrs	r4, r3
   1046a:	4337      	orrs	r7, r6
   1046c:	18bf      	adds	r7, r7, r2
   1046e:	4297      	cmp	r7, r2
   10470:	4192      	sbcs	r2, r2
   10472:	1864      	adds	r4, r4, r1
   10474:	4252      	negs	r2, r2
   10476:	18a4      	adds	r4, r4, r2
   10478:	0006      	movs	r6, r0
   1047a:	e678      	b.n	1016e <__aeabi_dadd+0x1ce>
   1047c:	4327      	orrs	r7, r4
   1047e:	1e7c      	subs	r4, r7, #1
   10480:	41a7      	sbcs	r7, r4
   10482:	2400      	movs	r4, #0
   10484:	e737      	b.n	102f6 <__aeabi_dadd+0x356>
   10486:	4e4c      	ldr	r6, [pc, #304]	; (105b8 <__aeabi_dadd+0x618>)
   10488:	42b0      	cmp	r0, r6
   1048a:	d036      	beq.n	104fa <__aeabi_dadd+0x55a>
   1048c:	2680      	movs	r6, #128	; 0x80
   1048e:	425b      	negs	r3, r3
   10490:	0436      	lsls	r6, r6, #16
   10492:	469a      	mov	sl, r3
   10494:	4334      	orrs	r4, r6
   10496:	e7cf      	b.n	10438 <__aeabi_dadd+0x498>
   10498:	0018      	movs	r0, r3
   1049a:	4310      	orrs	r0, r2
   1049c:	d100      	bne.n	104a0 <__aeabi_dadd+0x500>
   1049e:	e603      	b.n	100a8 <__aeabi_dadd+0x108>
   104a0:	1ab8      	subs	r0, r7, r2
   104a2:	4684      	mov	ip, r0
   104a4:	4567      	cmp	r7, ip
   104a6:	41ad      	sbcs	r5, r5
   104a8:	1ae0      	subs	r0, r4, r3
   104aa:	426d      	negs	r5, r5
   104ac:	1b40      	subs	r0, r0, r5
   104ae:	0205      	lsls	r5, r0, #8
   104b0:	d400      	bmi.n	104b4 <__aeabi_dadd+0x514>
   104b2:	e62c      	b.n	1010e <__aeabi_dadd+0x16e>
   104b4:	1bd7      	subs	r7, r2, r7
   104b6:	42ba      	cmp	r2, r7
   104b8:	4192      	sbcs	r2, r2
   104ba:	1b1c      	subs	r4, r3, r4
   104bc:	4252      	negs	r2, r2
   104be:	1aa4      	subs	r4, r4, r2
   104c0:	46d8      	mov	r8, fp
   104c2:	e5f1      	b.n	100a8 <__aeabi_dadd+0x108>
   104c4:	0018      	movs	r0, r3
   104c6:	4310      	orrs	r0, r2
   104c8:	d100      	bne.n	104cc <__aeabi_dadd+0x52c>
   104ca:	e763      	b.n	10394 <__aeabi_dadd+0x3f4>
   104cc:	08f8      	lsrs	r0, r7, #3
   104ce:	0767      	lsls	r7, r4, #29
   104d0:	4307      	orrs	r7, r0
   104d2:	2080      	movs	r0, #128	; 0x80
   104d4:	08e4      	lsrs	r4, r4, #3
   104d6:	0300      	lsls	r0, r0, #12
   104d8:	4204      	tst	r4, r0
   104da:	d008      	beq.n	104ee <__aeabi_dadd+0x54e>
   104dc:	08dd      	lsrs	r5, r3, #3
   104de:	4205      	tst	r5, r0
   104e0:	d105      	bne.n	104ee <__aeabi_dadd+0x54e>
   104e2:	08d2      	lsrs	r2, r2, #3
   104e4:	0759      	lsls	r1, r3, #29
   104e6:	4311      	orrs	r1, r2
   104e8:	000f      	movs	r7, r1
   104ea:	002c      	movs	r4, r5
   104ec:	46d8      	mov	r8, fp
   104ee:	0f7b      	lsrs	r3, r7, #29
   104f0:	00e4      	lsls	r4, r4, #3
   104f2:	431c      	orrs	r4, r3
   104f4:	00ff      	lsls	r7, r7, #3
   104f6:	4e30      	ldr	r6, [pc, #192]	; (105b8 <__aeabi_dadd+0x618>)
   104f8:	e5d6      	b.n	100a8 <__aeabi_dadd+0x108>
   104fa:	000c      	movs	r4, r1
   104fc:	0017      	movs	r7, r2
   104fe:	0006      	movs	r6, r0
   10500:	e5d2      	b.n	100a8 <__aeabi_dadd+0x108>
   10502:	2b00      	cmp	r3, #0
   10504:	d038      	beq.n	10578 <__aeabi_dadd+0x5d8>
   10506:	000b      	movs	r3, r1
   10508:	4313      	orrs	r3, r2
   1050a:	d100      	bne.n	1050e <__aeabi_dadd+0x56e>
   1050c:	e742      	b.n	10394 <__aeabi_dadd+0x3f4>
   1050e:	08f8      	lsrs	r0, r7, #3
   10510:	0767      	lsls	r7, r4, #29
   10512:	4307      	orrs	r7, r0
   10514:	2080      	movs	r0, #128	; 0x80
   10516:	08e4      	lsrs	r4, r4, #3
   10518:	0300      	lsls	r0, r0, #12
   1051a:	4204      	tst	r4, r0
   1051c:	d0e7      	beq.n	104ee <__aeabi_dadd+0x54e>
   1051e:	08cb      	lsrs	r3, r1, #3
   10520:	4203      	tst	r3, r0
   10522:	d1e4      	bne.n	104ee <__aeabi_dadd+0x54e>
   10524:	08d2      	lsrs	r2, r2, #3
   10526:	0749      	lsls	r1, r1, #29
   10528:	4311      	orrs	r1, r2
   1052a:	000f      	movs	r7, r1
   1052c:	001c      	movs	r4, r3
   1052e:	e7de      	b.n	104ee <__aeabi_dadd+0x54e>
   10530:	2700      	movs	r7, #0
   10532:	2400      	movs	r4, #0
   10534:	e5d5      	b.n	100e2 <__aeabi_dadd+0x142>
   10536:	2100      	movs	r1, #0
   10538:	e76b      	b.n	10412 <__aeabi_dadd+0x472>
   1053a:	2500      	movs	r5, #0
   1053c:	2700      	movs	r7, #0
   1053e:	e5f3      	b.n	10128 <__aeabi_dadd+0x188>
   10540:	464e      	mov	r6, r9
   10542:	0025      	movs	r5, r4
   10544:	3e20      	subs	r6, #32
   10546:	40f5      	lsrs	r5, r6
   10548:	464b      	mov	r3, r9
   1054a:	002e      	movs	r6, r5
   1054c:	2b20      	cmp	r3, #32
   1054e:	d02d      	beq.n	105ac <__aeabi_dadd+0x60c>
   10550:	2540      	movs	r5, #64	; 0x40
   10552:	1aed      	subs	r5, r5, r3
   10554:	40ac      	lsls	r4, r5
   10556:	4327      	orrs	r7, r4
   10558:	1e7c      	subs	r4, r7, #1
   1055a:	41a7      	sbcs	r7, r4
   1055c:	2400      	movs	r4, #0
   1055e:	4337      	orrs	r7, r6
   10560:	e6c9      	b.n	102f6 <__aeabi_dadd+0x356>
   10562:	2480      	movs	r4, #128	; 0x80
   10564:	2500      	movs	r5, #0
   10566:	0324      	lsls	r4, r4, #12
   10568:	4e13      	ldr	r6, [pc, #76]	; (105b8 <__aeabi_dadd+0x618>)
   1056a:	2700      	movs	r7, #0
   1056c:	e5dc      	b.n	10128 <__aeabi_dadd+0x188>
   1056e:	4327      	orrs	r7, r4
   10570:	1e7c      	subs	r4, r7, #1
   10572:	41a7      	sbcs	r7, r4
   10574:	2400      	movs	r4, #0
   10576:	e779      	b.n	1046c <__aeabi_dadd+0x4cc>
   10578:	000c      	movs	r4, r1
   1057a:	0017      	movs	r7, r2
   1057c:	4e0e      	ldr	r6, [pc, #56]	; (105b8 <__aeabi_dadd+0x618>)
   1057e:	e593      	b.n	100a8 <__aeabi_dadd+0x108>
   10580:	000c      	movs	r4, r1
   10582:	0017      	movs	r7, r2
   10584:	e590      	b.n	100a8 <__aeabi_dadd+0x108>
   10586:	4656      	mov	r6, sl
   10588:	0023      	movs	r3, r4
   1058a:	3e20      	subs	r6, #32
   1058c:	40f3      	lsrs	r3, r6
   1058e:	4699      	mov	r9, r3
   10590:	4653      	mov	r3, sl
   10592:	2b20      	cmp	r3, #32
   10594:	d00e      	beq.n	105b4 <__aeabi_dadd+0x614>
   10596:	2340      	movs	r3, #64	; 0x40
   10598:	4656      	mov	r6, sl
   1059a:	1b9b      	subs	r3, r3, r6
   1059c:	409c      	lsls	r4, r3
   1059e:	4327      	orrs	r7, r4
   105a0:	1e7c      	subs	r4, r7, #1
   105a2:	41a7      	sbcs	r7, r4
   105a4:	464b      	mov	r3, r9
   105a6:	2400      	movs	r4, #0
   105a8:	431f      	orrs	r7, r3
   105aa:	e75f      	b.n	1046c <__aeabi_dadd+0x4cc>
   105ac:	2400      	movs	r4, #0
   105ae:	e7d2      	b.n	10556 <__aeabi_dadd+0x5b6>
   105b0:	0017      	movs	r7, r2
   105b2:	e5b2      	b.n	1011a <__aeabi_dadd+0x17a>
   105b4:	2400      	movs	r4, #0
   105b6:	e7f2      	b.n	1059e <__aeabi_dadd+0x5fe>
   105b8:	000007ff 	.word	0x000007ff
   105bc:	ff7fffff 	.word	0xff7fffff

000105c0 <__aeabi_ddiv>:
   105c0:	b5f0      	push	{r4, r5, r6, r7, lr}
   105c2:	4657      	mov	r7, sl
   105c4:	4645      	mov	r5, r8
   105c6:	46de      	mov	lr, fp
   105c8:	464e      	mov	r6, r9
   105ca:	b5e0      	push	{r5, r6, r7, lr}
   105cc:	004c      	lsls	r4, r1, #1
   105ce:	030e      	lsls	r6, r1, #12
   105d0:	b087      	sub	sp, #28
   105d2:	4683      	mov	fp, r0
   105d4:	4692      	mov	sl, r2
   105d6:	001d      	movs	r5, r3
   105d8:	4680      	mov	r8, r0
   105da:	0b36      	lsrs	r6, r6, #12
   105dc:	0d64      	lsrs	r4, r4, #21
   105de:	0fcf      	lsrs	r7, r1, #31
   105e0:	2c00      	cmp	r4, #0
   105e2:	d04f      	beq.n	10684 <__aeabi_ddiv+0xc4>
   105e4:	4b6f      	ldr	r3, [pc, #444]	; (107a4 <__aeabi_ddiv+0x1e4>)
   105e6:	429c      	cmp	r4, r3
   105e8:	d035      	beq.n	10656 <__aeabi_ddiv+0x96>
   105ea:	2380      	movs	r3, #128	; 0x80
   105ec:	0f42      	lsrs	r2, r0, #29
   105ee:	041b      	lsls	r3, r3, #16
   105f0:	00f6      	lsls	r6, r6, #3
   105f2:	4313      	orrs	r3, r2
   105f4:	4333      	orrs	r3, r6
   105f6:	4699      	mov	r9, r3
   105f8:	00c3      	lsls	r3, r0, #3
   105fa:	4698      	mov	r8, r3
   105fc:	4b6a      	ldr	r3, [pc, #424]	; (107a8 <__aeabi_ddiv+0x1e8>)
   105fe:	2600      	movs	r6, #0
   10600:	469c      	mov	ip, r3
   10602:	2300      	movs	r3, #0
   10604:	4464      	add	r4, ip
   10606:	9303      	str	r3, [sp, #12]
   10608:	032b      	lsls	r3, r5, #12
   1060a:	0b1b      	lsrs	r3, r3, #12
   1060c:	469b      	mov	fp, r3
   1060e:	006b      	lsls	r3, r5, #1
   10610:	0fed      	lsrs	r5, r5, #31
   10612:	4650      	mov	r0, sl
   10614:	0d5b      	lsrs	r3, r3, #21
   10616:	9501      	str	r5, [sp, #4]
   10618:	d05e      	beq.n	106d8 <__aeabi_ddiv+0x118>
   1061a:	4a62      	ldr	r2, [pc, #392]	; (107a4 <__aeabi_ddiv+0x1e4>)
   1061c:	4293      	cmp	r3, r2
   1061e:	d053      	beq.n	106c8 <__aeabi_ddiv+0x108>
   10620:	465a      	mov	r2, fp
   10622:	00d1      	lsls	r1, r2, #3
   10624:	2280      	movs	r2, #128	; 0x80
   10626:	0f40      	lsrs	r0, r0, #29
   10628:	0412      	lsls	r2, r2, #16
   1062a:	4302      	orrs	r2, r0
   1062c:	430a      	orrs	r2, r1
   1062e:	4693      	mov	fp, r2
   10630:	4652      	mov	r2, sl
   10632:	00d1      	lsls	r1, r2, #3
   10634:	4a5c      	ldr	r2, [pc, #368]	; (107a8 <__aeabi_ddiv+0x1e8>)
   10636:	4694      	mov	ip, r2
   10638:	2200      	movs	r2, #0
   1063a:	4463      	add	r3, ip
   1063c:	0038      	movs	r0, r7
   1063e:	4068      	eors	r0, r5
   10640:	4684      	mov	ip, r0
   10642:	9002      	str	r0, [sp, #8]
   10644:	1ae4      	subs	r4, r4, r3
   10646:	4316      	orrs	r6, r2
   10648:	2e0f      	cmp	r6, #15
   1064a:	d900      	bls.n	1064e <__aeabi_ddiv+0x8e>
   1064c:	e0b4      	b.n	107b8 <__aeabi_ddiv+0x1f8>
   1064e:	4b57      	ldr	r3, [pc, #348]	; (107ac <__aeabi_ddiv+0x1ec>)
   10650:	00b6      	lsls	r6, r6, #2
   10652:	599b      	ldr	r3, [r3, r6]
   10654:	469f      	mov	pc, r3
   10656:	0003      	movs	r3, r0
   10658:	4333      	orrs	r3, r6
   1065a:	4699      	mov	r9, r3
   1065c:	d16c      	bne.n	10738 <__aeabi_ddiv+0x178>
   1065e:	2300      	movs	r3, #0
   10660:	4698      	mov	r8, r3
   10662:	3302      	adds	r3, #2
   10664:	2608      	movs	r6, #8
   10666:	9303      	str	r3, [sp, #12]
   10668:	e7ce      	b.n	10608 <__aeabi_ddiv+0x48>
   1066a:	46cb      	mov	fp, r9
   1066c:	4641      	mov	r1, r8
   1066e:	9a03      	ldr	r2, [sp, #12]
   10670:	9701      	str	r7, [sp, #4]
   10672:	2a02      	cmp	r2, #2
   10674:	d165      	bne.n	10742 <__aeabi_ddiv+0x182>
   10676:	9b01      	ldr	r3, [sp, #4]
   10678:	4c4a      	ldr	r4, [pc, #296]	; (107a4 <__aeabi_ddiv+0x1e4>)
   1067a:	469c      	mov	ip, r3
   1067c:	2300      	movs	r3, #0
   1067e:	2200      	movs	r2, #0
   10680:	4698      	mov	r8, r3
   10682:	e06b      	b.n	1075c <__aeabi_ddiv+0x19c>
   10684:	0003      	movs	r3, r0
   10686:	4333      	orrs	r3, r6
   10688:	4699      	mov	r9, r3
   1068a:	d04e      	beq.n	1072a <__aeabi_ddiv+0x16a>
   1068c:	2e00      	cmp	r6, #0
   1068e:	d100      	bne.n	10692 <__aeabi_ddiv+0xd2>
   10690:	e1bc      	b.n	10a0c <__aeabi_ddiv+0x44c>
   10692:	0030      	movs	r0, r6
   10694:	f001 f8ca 	bl	1182c <__clzsi2>
   10698:	0003      	movs	r3, r0
   1069a:	3b0b      	subs	r3, #11
   1069c:	2b1c      	cmp	r3, #28
   1069e:	dd00      	ble.n	106a2 <__aeabi_ddiv+0xe2>
   106a0:	e1ac      	b.n	109fc <__aeabi_ddiv+0x43c>
   106a2:	221d      	movs	r2, #29
   106a4:	1ad3      	subs	r3, r2, r3
   106a6:	465a      	mov	r2, fp
   106a8:	0001      	movs	r1, r0
   106aa:	40da      	lsrs	r2, r3
   106ac:	3908      	subs	r1, #8
   106ae:	408e      	lsls	r6, r1
   106b0:	0013      	movs	r3, r2
   106b2:	4333      	orrs	r3, r6
   106b4:	4699      	mov	r9, r3
   106b6:	465b      	mov	r3, fp
   106b8:	408b      	lsls	r3, r1
   106ba:	4698      	mov	r8, r3
   106bc:	2300      	movs	r3, #0
   106be:	4c3c      	ldr	r4, [pc, #240]	; (107b0 <__aeabi_ddiv+0x1f0>)
   106c0:	2600      	movs	r6, #0
   106c2:	1a24      	subs	r4, r4, r0
   106c4:	9303      	str	r3, [sp, #12]
   106c6:	e79f      	b.n	10608 <__aeabi_ddiv+0x48>
   106c8:	4651      	mov	r1, sl
   106ca:	465a      	mov	r2, fp
   106cc:	4311      	orrs	r1, r2
   106ce:	d129      	bne.n	10724 <__aeabi_ddiv+0x164>
   106d0:	2200      	movs	r2, #0
   106d2:	4693      	mov	fp, r2
   106d4:	3202      	adds	r2, #2
   106d6:	e7b1      	b.n	1063c <__aeabi_ddiv+0x7c>
   106d8:	4659      	mov	r1, fp
   106da:	4301      	orrs	r1, r0
   106dc:	d01e      	beq.n	1071c <__aeabi_ddiv+0x15c>
   106de:	465b      	mov	r3, fp
   106e0:	2b00      	cmp	r3, #0
   106e2:	d100      	bne.n	106e6 <__aeabi_ddiv+0x126>
   106e4:	e19e      	b.n	10a24 <__aeabi_ddiv+0x464>
   106e6:	4658      	mov	r0, fp
   106e8:	f001 f8a0 	bl	1182c <__clzsi2>
   106ec:	0003      	movs	r3, r0
   106ee:	3b0b      	subs	r3, #11
   106f0:	2b1c      	cmp	r3, #28
   106f2:	dd00      	ble.n	106f6 <__aeabi_ddiv+0x136>
   106f4:	e18f      	b.n	10a16 <__aeabi_ddiv+0x456>
   106f6:	0002      	movs	r2, r0
   106f8:	4659      	mov	r1, fp
   106fa:	3a08      	subs	r2, #8
   106fc:	4091      	lsls	r1, r2
   106fe:	468b      	mov	fp, r1
   10700:	211d      	movs	r1, #29
   10702:	1acb      	subs	r3, r1, r3
   10704:	4651      	mov	r1, sl
   10706:	40d9      	lsrs	r1, r3
   10708:	000b      	movs	r3, r1
   1070a:	4659      	mov	r1, fp
   1070c:	430b      	orrs	r3, r1
   1070e:	4651      	mov	r1, sl
   10710:	469b      	mov	fp, r3
   10712:	4091      	lsls	r1, r2
   10714:	4b26      	ldr	r3, [pc, #152]	; (107b0 <__aeabi_ddiv+0x1f0>)
   10716:	2200      	movs	r2, #0
   10718:	1a1b      	subs	r3, r3, r0
   1071a:	e78f      	b.n	1063c <__aeabi_ddiv+0x7c>
   1071c:	2300      	movs	r3, #0
   1071e:	2201      	movs	r2, #1
   10720:	469b      	mov	fp, r3
   10722:	e78b      	b.n	1063c <__aeabi_ddiv+0x7c>
   10724:	4651      	mov	r1, sl
   10726:	2203      	movs	r2, #3
   10728:	e788      	b.n	1063c <__aeabi_ddiv+0x7c>
   1072a:	2300      	movs	r3, #0
   1072c:	4698      	mov	r8, r3
   1072e:	3301      	adds	r3, #1
   10730:	2604      	movs	r6, #4
   10732:	2400      	movs	r4, #0
   10734:	9303      	str	r3, [sp, #12]
   10736:	e767      	b.n	10608 <__aeabi_ddiv+0x48>
   10738:	2303      	movs	r3, #3
   1073a:	46b1      	mov	r9, r6
   1073c:	9303      	str	r3, [sp, #12]
   1073e:	260c      	movs	r6, #12
   10740:	e762      	b.n	10608 <__aeabi_ddiv+0x48>
   10742:	2a03      	cmp	r2, #3
   10744:	d100      	bne.n	10748 <__aeabi_ddiv+0x188>
   10746:	e25c      	b.n	10c02 <__aeabi_ddiv+0x642>
   10748:	9b01      	ldr	r3, [sp, #4]
   1074a:	2a01      	cmp	r2, #1
   1074c:	d000      	beq.n	10750 <__aeabi_ddiv+0x190>
   1074e:	e1e4      	b.n	10b1a <__aeabi_ddiv+0x55a>
   10750:	4013      	ands	r3, r2
   10752:	469c      	mov	ip, r3
   10754:	2300      	movs	r3, #0
   10756:	2400      	movs	r4, #0
   10758:	2200      	movs	r2, #0
   1075a:	4698      	mov	r8, r3
   1075c:	2100      	movs	r1, #0
   1075e:	0312      	lsls	r2, r2, #12
   10760:	0b13      	lsrs	r3, r2, #12
   10762:	0d0a      	lsrs	r2, r1, #20
   10764:	0512      	lsls	r2, r2, #20
   10766:	431a      	orrs	r2, r3
   10768:	0523      	lsls	r3, r4, #20
   1076a:	4c12      	ldr	r4, [pc, #72]	; (107b4 <__aeabi_ddiv+0x1f4>)
   1076c:	4640      	mov	r0, r8
   1076e:	4022      	ands	r2, r4
   10770:	4313      	orrs	r3, r2
   10772:	4662      	mov	r2, ip
   10774:	005b      	lsls	r3, r3, #1
   10776:	07d2      	lsls	r2, r2, #31
   10778:	085b      	lsrs	r3, r3, #1
   1077a:	4313      	orrs	r3, r2
   1077c:	0019      	movs	r1, r3
   1077e:	b007      	add	sp, #28
   10780:	bc3c      	pop	{r2, r3, r4, r5}
   10782:	4690      	mov	r8, r2
   10784:	4699      	mov	r9, r3
   10786:	46a2      	mov	sl, r4
   10788:	46ab      	mov	fp, r5
   1078a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1078c:	2300      	movs	r3, #0
   1078e:	2280      	movs	r2, #128	; 0x80
   10790:	469c      	mov	ip, r3
   10792:	0312      	lsls	r2, r2, #12
   10794:	4698      	mov	r8, r3
   10796:	4c03      	ldr	r4, [pc, #12]	; (107a4 <__aeabi_ddiv+0x1e4>)
   10798:	e7e0      	b.n	1075c <__aeabi_ddiv+0x19c>
   1079a:	2300      	movs	r3, #0
   1079c:	4c01      	ldr	r4, [pc, #4]	; (107a4 <__aeabi_ddiv+0x1e4>)
   1079e:	2200      	movs	r2, #0
   107a0:	4698      	mov	r8, r3
   107a2:	e7db      	b.n	1075c <__aeabi_ddiv+0x19c>
   107a4:	000007ff 	.word	0x000007ff
   107a8:	fffffc01 	.word	0xfffffc01
   107ac:	00013904 	.word	0x00013904
   107b0:	fffffc0d 	.word	0xfffffc0d
   107b4:	800fffff 	.word	0x800fffff
   107b8:	45d9      	cmp	r9, fp
   107ba:	d900      	bls.n	107be <__aeabi_ddiv+0x1fe>
   107bc:	e139      	b.n	10a32 <__aeabi_ddiv+0x472>
   107be:	d100      	bne.n	107c2 <__aeabi_ddiv+0x202>
   107c0:	e134      	b.n	10a2c <__aeabi_ddiv+0x46c>
   107c2:	2300      	movs	r3, #0
   107c4:	4646      	mov	r6, r8
   107c6:	464d      	mov	r5, r9
   107c8:	469a      	mov	sl, r3
   107ca:	3c01      	subs	r4, #1
   107cc:	465b      	mov	r3, fp
   107ce:	0e0a      	lsrs	r2, r1, #24
   107d0:	021b      	lsls	r3, r3, #8
   107d2:	431a      	orrs	r2, r3
   107d4:	020b      	lsls	r3, r1, #8
   107d6:	0c17      	lsrs	r7, r2, #16
   107d8:	9303      	str	r3, [sp, #12]
   107da:	0413      	lsls	r3, r2, #16
   107dc:	0c1b      	lsrs	r3, r3, #16
   107de:	0039      	movs	r1, r7
   107e0:	0028      	movs	r0, r5
   107e2:	4690      	mov	r8, r2
   107e4:	9301      	str	r3, [sp, #4]
   107e6:	f7fe fc65 	bl	f0b4 <__udivsi3>
   107ea:	0002      	movs	r2, r0
   107ec:	9b01      	ldr	r3, [sp, #4]
   107ee:	4683      	mov	fp, r0
   107f0:	435a      	muls	r2, r3
   107f2:	0028      	movs	r0, r5
   107f4:	0039      	movs	r1, r7
   107f6:	4691      	mov	r9, r2
   107f8:	f7fe fce2 	bl	f1c0 <__aeabi_uidivmod>
   107fc:	0c35      	lsrs	r5, r6, #16
   107fe:	0409      	lsls	r1, r1, #16
   10800:	430d      	orrs	r5, r1
   10802:	45a9      	cmp	r9, r5
   10804:	d90d      	bls.n	10822 <__aeabi_ddiv+0x262>
   10806:	465b      	mov	r3, fp
   10808:	4445      	add	r5, r8
   1080a:	3b01      	subs	r3, #1
   1080c:	45a8      	cmp	r8, r5
   1080e:	d900      	bls.n	10812 <__aeabi_ddiv+0x252>
   10810:	e13a      	b.n	10a88 <__aeabi_ddiv+0x4c8>
   10812:	45a9      	cmp	r9, r5
   10814:	d800      	bhi.n	10818 <__aeabi_ddiv+0x258>
   10816:	e137      	b.n	10a88 <__aeabi_ddiv+0x4c8>
   10818:	2302      	movs	r3, #2
   1081a:	425b      	negs	r3, r3
   1081c:	469c      	mov	ip, r3
   1081e:	4445      	add	r5, r8
   10820:	44e3      	add	fp, ip
   10822:	464b      	mov	r3, r9
   10824:	1aeb      	subs	r3, r5, r3
   10826:	0039      	movs	r1, r7
   10828:	0018      	movs	r0, r3
   1082a:	9304      	str	r3, [sp, #16]
   1082c:	f7fe fc42 	bl	f0b4 <__udivsi3>
   10830:	9b01      	ldr	r3, [sp, #4]
   10832:	0005      	movs	r5, r0
   10834:	4343      	muls	r3, r0
   10836:	0039      	movs	r1, r7
   10838:	9804      	ldr	r0, [sp, #16]
   1083a:	4699      	mov	r9, r3
   1083c:	f7fe fcc0 	bl	f1c0 <__aeabi_uidivmod>
   10840:	0433      	lsls	r3, r6, #16
   10842:	0409      	lsls	r1, r1, #16
   10844:	0c1b      	lsrs	r3, r3, #16
   10846:	430b      	orrs	r3, r1
   10848:	4599      	cmp	r9, r3
   1084a:	d909      	bls.n	10860 <__aeabi_ddiv+0x2a0>
   1084c:	4443      	add	r3, r8
   1084e:	1e6a      	subs	r2, r5, #1
   10850:	4598      	cmp	r8, r3
   10852:	d900      	bls.n	10856 <__aeabi_ddiv+0x296>
   10854:	e11a      	b.n	10a8c <__aeabi_ddiv+0x4cc>
   10856:	4599      	cmp	r9, r3
   10858:	d800      	bhi.n	1085c <__aeabi_ddiv+0x29c>
   1085a:	e117      	b.n	10a8c <__aeabi_ddiv+0x4cc>
   1085c:	3d02      	subs	r5, #2
   1085e:	4443      	add	r3, r8
   10860:	464a      	mov	r2, r9
   10862:	1a9b      	subs	r3, r3, r2
   10864:	465a      	mov	r2, fp
   10866:	0412      	lsls	r2, r2, #16
   10868:	432a      	orrs	r2, r5
   1086a:	9903      	ldr	r1, [sp, #12]
   1086c:	4693      	mov	fp, r2
   1086e:	0c10      	lsrs	r0, r2, #16
   10870:	0c0a      	lsrs	r2, r1, #16
   10872:	4691      	mov	r9, r2
   10874:	0409      	lsls	r1, r1, #16
   10876:	465a      	mov	r2, fp
   10878:	0c09      	lsrs	r1, r1, #16
   1087a:	464e      	mov	r6, r9
   1087c:	000d      	movs	r5, r1
   1087e:	0412      	lsls	r2, r2, #16
   10880:	0c12      	lsrs	r2, r2, #16
   10882:	4345      	muls	r5, r0
   10884:	9105      	str	r1, [sp, #20]
   10886:	4351      	muls	r1, r2
   10888:	4372      	muls	r2, r6
   1088a:	4370      	muls	r0, r6
   1088c:	1952      	adds	r2, r2, r5
   1088e:	0c0e      	lsrs	r6, r1, #16
   10890:	18b2      	adds	r2, r6, r2
   10892:	4295      	cmp	r5, r2
   10894:	d903      	bls.n	1089e <__aeabi_ddiv+0x2de>
   10896:	2580      	movs	r5, #128	; 0x80
   10898:	026d      	lsls	r5, r5, #9
   1089a:	46ac      	mov	ip, r5
   1089c:	4460      	add	r0, ip
   1089e:	0c15      	lsrs	r5, r2, #16
   108a0:	0409      	lsls	r1, r1, #16
   108a2:	0412      	lsls	r2, r2, #16
   108a4:	0c09      	lsrs	r1, r1, #16
   108a6:	1828      	adds	r0, r5, r0
   108a8:	1852      	adds	r2, r2, r1
   108aa:	4283      	cmp	r3, r0
   108ac:	d200      	bcs.n	108b0 <__aeabi_ddiv+0x2f0>
   108ae:	e0ce      	b.n	10a4e <__aeabi_ddiv+0x48e>
   108b0:	d100      	bne.n	108b4 <__aeabi_ddiv+0x2f4>
   108b2:	e0c8      	b.n	10a46 <__aeabi_ddiv+0x486>
   108b4:	1a1d      	subs	r5, r3, r0
   108b6:	4653      	mov	r3, sl
   108b8:	1a9e      	subs	r6, r3, r2
   108ba:	45b2      	cmp	sl, r6
   108bc:	4192      	sbcs	r2, r2
   108be:	4252      	negs	r2, r2
   108c0:	1aab      	subs	r3, r5, r2
   108c2:	469a      	mov	sl, r3
   108c4:	4598      	cmp	r8, r3
   108c6:	d100      	bne.n	108ca <__aeabi_ddiv+0x30a>
   108c8:	e117      	b.n	10afa <__aeabi_ddiv+0x53a>
   108ca:	0039      	movs	r1, r7
   108cc:	0018      	movs	r0, r3
   108ce:	f7fe fbf1 	bl	f0b4 <__udivsi3>
   108d2:	9b01      	ldr	r3, [sp, #4]
   108d4:	0005      	movs	r5, r0
   108d6:	4343      	muls	r3, r0
   108d8:	0039      	movs	r1, r7
   108da:	4650      	mov	r0, sl
   108dc:	9304      	str	r3, [sp, #16]
   108de:	f7fe fc6f 	bl	f1c0 <__aeabi_uidivmod>
   108e2:	9804      	ldr	r0, [sp, #16]
   108e4:	040b      	lsls	r3, r1, #16
   108e6:	0c31      	lsrs	r1, r6, #16
   108e8:	4319      	orrs	r1, r3
   108ea:	4288      	cmp	r0, r1
   108ec:	d909      	bls.n	10902 <__aeabi_ddiv+0x342>
   108ee:	4441      	add	r1, r8
   108f0:	1e6b      	subs	r3, r5, #1
   108f2:	4588      	cmp	r8, r1
   108f4:	d900      	bls.n	108f8 <__aeabi_ddiv+0x338>
   108f6:	e107      	b.n	10b08 <__aeabi_ddiv+0x548>
   108f8:	4288      	cmp	r0, r1
   108fa:	d800      	bhi.n	108fe <__aeabi_ddiv+0x33e>
   108fc:	e104      	b.n	10b08 <__aeabi_ddiv+0x548>
   108fe:	3d02      	subs	r5, #2
   10900:	4441      	add	r1, r8
   10902:	9b04      	ldr	r3, [sp, #16]
   10904:	1acb      	subs	r3, r1, r3
   10906:	0018      	movs	r0, r3
   10908:	0039      	movs	r1, r7
   1090a:	9304      	str	r3, [sp, #16]
   1090c:	f7fe fbd2 	bl	f0b4 <__udivsi3>
   10910:	9b01      	ldr	r3, [sp, #4]
   10912:	4682      	mov	sl, r0
   10914:	4343      	muls	r3, r0
   10916:	0039      	movs	r1, r7
   10918:	9804      	ldr	r0, [sp, #16]
   1091a:	9301      	str	r3, [sp, #4]
   1091c:	f7fe fc50 	bl	f1c0 <__aeabi_uidivmod>
   10920:	9801      	ldr	r0, [sp, #4]
   10922:	040b      	lsls	r3, r1, #16
   10924:	0431      	lsls	r1, r6, #16
   10926:	0c09      	lsrs	r1, r1, #16
   10928:	4319      	orrs	r1, r3
   1092a:	4288      	cmp	r0, r1
   1092c:	d90d      	bls.n	1094a <__aeabi_ddiv+0x38a>
   1092e:	4653      	mov	r3, sl
   10930:	4441      	add	r1, r8
   10932:	3b01      	subs	r3, #1
   10934:	4588      	cmp	r8, r1
   10936:	d900      	bls.n	1093a <__aeabi_ddiv+0x37a>
   10938:	e0e8      	b.n	10b0c <__aeabi_ddiv+0x54c>
   1093a:	4288      	cmp	r0, r1
   1093c:	d800      	bhi.n	10940 <__aeabi_ddiv+0x380>
   1093e:	e0e5      	b.n	10b0c <__aeabi_ddiv+0x54c>
   10940:	2302      	movs	r3, #2
   10942:	425b      	negs	r3, r3
   10944:	469c      	mov	ip, r3
   10946:	4441      	add	r1, r8
   10948:	44e2      	add	sl, ip
   1094a:	9b01      	ldr	r3, [sp, #4]
   1094c:	042d      	lsls	r5, r5, #16
   1094e:	1ace      	subs	r6, r1, r3
   10950:	4651      	mov	r1, sl
   10952:	4329      	orrs	r1, r5
   10954:	9d05      	ldr	r5, [sp, #20]
   10956:	464f      	mov	r7, r9
   10958:	002a      	movs	r2, r5
   1095a:	040b      	lsls	r3, r1, #16
   1095c:	0c08      	lsrs	r0, r1, #16
   1095e:	0c1b      	lsrs	r3, r3, #16
   10960:	435a      	muls	r2, r3
   10962:	4345      	muls	r5, r0
   10964:	437b      	muls	r3, r7
   10966:	4378      	muls	r0, r7
   10968:	195b      	adds	r3, r3, r5
   1096a:	0c17      	lsrs	r7, r2, #16
   1096c:	18fb      	adds	r3, r7, r3
   1096e:	429d      	cmp	r5, r3
   10970:	d903      	bls.n	1097a <__aeabi_ddiv+0x3ba>
   10972:	2580      	movs	r5, #128	; 0x80
   10974:	026d      	lsls	r5, r5, #9
   10976:	46ac      	mov	ip, r5
   10978:	4460      	add	r0, ip
   1097a:	0c1d      	lsrs	r5, r3, #16
   1097c:	0412      	lsls	r2, r2, #16
   1097e:	041b      	lsls	r3, r3, #16
   10980:	0c12      	lsrs	r2, r2, #16
   10982:	1828      	adds	r0, r5, r0
   10984:	189b      	adds	r3, r3, r2
   10986:	4286      	cmp	r6, r0
   10988:	d200      	bcs.n	1098c <__aeabi_ddiv+0x3cc>
   1098a:	e093      	b.n	10ab4 <__aeabi_ddiv+0x4f4>
   1098c:	d100      	bne.n	10990 <__aeabi_ddiv+0x3d0>
   1098e:	e08e      	b.n	10aae <__aeabi_ddiv+0x4ee>
   10990:	2301      	movs	r3, #1
   10992:	4319      	orrs	r1, r3
   10994:	4ba0      	ldr	r3, [pc, #640]	; (10c18 <__aeabi_ddiv+0x658>)
   10996:	18e3      	adds	r3, r4, r3
   10998:	2b00      	cmp	r3, #0
   1099a:	dc00      	bgt.n	1099e <__aeabi_ddiv+0x3de>
   1099c:	e099      	b.n	10ad2 <__aeabi_ddiv+0x512>
   1099e:	074a      	lsls	r2, r1, #29
   109a0:	d000      	beq.n	109a4 <__aeabi_ddiv+0x3e4>
   109a2:	e09e      	b.n	10ae2 <__aeabi_ddiv+0x522>
   109a4:	465a      	mov	r2, fp
   109a6:	01d2      	lsls	r2, r2, #7
   109a8:	d506      	bpl.n	109b8 <__aeabi_ddiv+0x3f8>
   109aa:	465a      	mov	r2, fp
   109ac:	4b9b      	ldr	r3, [pc, #620]	; (10c1c <__aeabi_ddiv+0x65c>)
   109ae:	401a      	ands	r2, r3
   109b0:	2380      	movs	r3, #128	; 0x80
   109b2:	4693      	mov	fp, r2
   109b4:	00db      	lsls	r3, r3, #3
   109b6:	18e3      	adds	r3, r4, r3
   109b8:	4a99      	ldr	r2, [pc, #612]	; (10c20 <__aeabi_ddiv+0x660>)
   109ba:	4293      	cmp	r3, r2
   109bc:	dd68      	ble.n	10a90 <__aeabi_ddiv+0x4d0>
   109be:	2301      	movs	r3, #1
   109c0:	9a02      	ldr	r2, [sp, #8]
   109c2:	4c98      	ldr	r4, [pc, #608]	; (10c24 <__aeabi_ddiv+0x664>)
   109c4:	401a      	ands	r2, r3
   109c6:	2300      	movs	r3, #0
   109c8:	4694      	mov	ip, r2
   109ca:	4698      	mov	r8, r3
   109cc:	2200      	movs	r2, #0
   109ce:	e6c5      	b.n	1075c <__aeabi_ddiv+0x19c>
   109d0:	2280      	movs	r2, #128	; 0x80
   109d2:	464b      	mov	r3, r9
   109d4:	0312      	lsls	r2, r2, #12
   109d6:	4213      	tst	r3, r2
   109d8:	d00a      	beq.n	109f0 <__aeabi_ddiv+0x430>
   109da:	465b      	mov	r3, fp
   109dc:	4213      	tst	r3, r2
   109de:	d106      	bne.n	109ee <__aeabi_ddiv+0x42e>
   109e0:	431a      	orrs	r2, r3
   109e2:	0312      	lsls	r2, r2, #12
   109e4:	0b12      	lsrs	r2, r2, #12
   109e6:	46ac      	mov	ip, r5
   109e8:	4688      	mov	r8, r1
   109ea:	4c8e      	ldr	r4, [pc, #568]	; (10c24 <__aeabi_ddiv+0x664>)
   109ec:	e6b6      	b.n	1075c <__aeabi_ddiv+0x19c>
   109ee:	464b      	mov	r3, r9
   109f0:	431a      	orrs	r2, r3
   109f2:	0312      	lsls	r2, r2, #12
   109f4:	0b12      	lsrs	r2, r2, #12
   109f6:	46bc      	mov	ip, r7
   109f8:	4c8a      	ldr	r4, [pc, #552]	; (10c24 <__aeabi_ddiv+0x664>)
   109fa:	e6af      	b.n	1075c <__aeabi_ddiv+0x19c>
   109fc:	0003      	movs	r3, r0
   109fe:	465a      	mov	r2, fp
   10a00:	3b28      	subs	r3, #40	; 0x28
   10a02:	409a      	lsls	r2, r3
   10a04:	2300      	movs	r3, #0
   10a06:	4691      	mov	r9, r2
   10a08:	4698      	mov	r8, r3
   10a0a:	e657      	b.n	106bc <__aeabi_ddiv+0xfc>
   10a0c:	4658      	mov	r0, fp
   10a0e:	f000 ff0d 	bl	1182c <__clzsi2>
   10a12:	3020      	adds	r0, #32
   10a14:	e640      	b.n	10698 <__aeabi_ddiv+0xd8>
   10a16:	0003      	movs	r3, r0
   10a18:	4652      	mov	r2, sl
   10a1a:	3b28      	subs	r3, #40	; 0x28
   10a1c:	409a      	lsls	r2, r3
   10a1e:	2100      	movs	r1, #0
   10a20:	4693      	mov	fp, r2
   10a22:	e677      	b.n	10714 <__aeabi_ddiv+0x154>
   10a24:	f000 ff02 	bl	1182c <__clzsi2>
   10a28:	3020      	adds	r0, #32
   10a2a:	e65f      	b.n	106ec <__aeabi_ddiv+0x12c>
   10a2c:	4588      	cmp	r8, r1
   10a2e:	d200      	bcs.n	10a32 <__aeabi_ddiv+0x472>
   10a30:	e6c7      	b.n	107c2 <__aeabi_ddiv+0x202>
   10a32:	464b      	mov	r3, r9
   10a34:	07de      	lsls	r6, r3, #31
   10a36:	085d      	lsrs	r5, r3, #1
   10a38:	4643      	mov	r3, r8
   10a3a:	085b      	lsrs	r3, r3, #1
   10a3c:	431e      	orrs	r6, r3
   10a3e:	4643      	mov	r3, r8
   10a40:	07db      	lsls	r3, r3, #31
   10a42:	469a      	mov	sl, r3
   10a44:	e6c2      	b.n	107cc <__aeabi_ddiv+0x20c>
   10a46:	2500      	movs	r5, #0
   10a48:	4592      	cmp	sl, r2
   10a4a:	d300      	bcc.n	10a4e <__aeabi_ddiv+0x48e>
   10a4c:	e733      	b.n	108b6 <__aeabi_ddiv+0x2f6>
   10a4e:	9e03      	ldr	r6, [sp, #12]
   10a50:	4659      	mov	r1, fp
   10a52:	46b4      	mov	ip, r6
   10a54:	44e2      	add	sl, ip
   10a56:	45b2      	cmp	sl, r6
   10a58:	41ad      	sbcs	r5, r5
   10a5a:	426d      	negs	r5, r5
   10a5c:	4445      	add	r5, r8
   10a5e:	18eb      	adds	r3, r5, r3
   10a60:	3901      	subs	r1, #1
   10a62:	4598      	cmp	r8, r3
   10a64:	d207      	bcs.n	10a76 <__aeabi_ddiv+0x4b6>
   10a66:	4298      	cmp	r0, r3
   10a68:	d900      	bls.n	10a6c <__aeabi_ddiv+0x4ac>
   10a6a:	e07f      	b.n	10b6c <__aeabi_ddiv+0x5ac>
   10a6c:	d100      	bne.n	10a70 <__aeabi_ddiv+0x4b0>
   10a6e:	e0bc      	b.n	10bea <__aeabi_ddiv+0x62a>
   10a70:	1a1d      	subs	r5, r3, r0
   10a72:	468b      	mov	fp, r1
   10a74:	e71f      	b.n	108b6 <__aeabi_ddiv+0x2f6>
   10a76:	4598      	cmp	r8, r3
   10a78:	d1fa      	bne.n	10a70 <__aeabi_ddiv+0x4b0>
   10a7a:	9d03      	ldr	r5, [sp, #12]
   10a7c:	4555      	cmp	r5, sl
   10a7e:	d9f2      	bls.n	10a66 <__aeabi_ddiv+0x4a6>
   10a80:	4643      	mov	r3, r8
   10a82:	468b      	mov	fp, r1
   10a84:	1a1d      	subs	r5, r3, r0
   10a86:	e716      	b.n	108b6 <__aeabi_ddiv+0x2f6>
   10a88:	469b      	mov	fp, r3
   10a8a:	e6ca      	b.n	10822 <__aeabi_ddiv+0x262>
   10a8c:	0015      	movs	r5, r2
   10a8e:	e6e7      	b.n	10860 <__aeabi_ddiv+0x2a0>
   10a90:	465a      	mov	r2, fp
   10a92:	08c9      	lsrs	r1, r1, #3
   10a94:	0752      	lsls	r2, r2, #29
   10a96:	430a      	orrs	r2, r1
   10a98:	055b      	lsls	r3, r3, #21
   10a9a:	4690      	mov	r8, r2
   10a9c:	0d5c      	lsrs	r4, r3, #21
   10a9e:	465a      	mov	r2, fp
   10aa0:	2301      	movs	r3, #1
   10aa2:	9902      	ldr	r1, [sp, #8]
   10aa4:	0252      	lsls	r2, r2, #9
   10aa6:	4019      	ands	r1, r3
   10aa8:	0b12      	lsrs	r2, r2, #12
   10aaa:	468c      	mov	ip, r1
   10aac:	e656      	b.n	1075c <__aeabi_ddiv+0x19c>
   10aae:	2b00      	cmp	r3, #0
   10ab0:	d100      	bne.n	10ab4 <__aeabi_ddiv+0x4f4>
   10ab2:	e76f      	b.n	10994 <__aeabi_ddiv+0x3d4>
   10ab4:	4446      	add	r6, r8
   10ab6:	1e4a      	subs	r2, r1, #1
   10ab8:	45b0      	cmp	r8, r6
   10aba:	d929      	bls.n	10b10 <__aeabi_ddiv+0x550>
   10abc:	0011      	movs	r1, r2
   10abe:	4286      	cmp	r6, r0
   10ac0:	d000      	beq.n	10ac4 <__aeabi_ddiv+0x504>
   10ac2:	e765      	b.n	10990 <__aeabi_ddiv+0x3d0>
   10ac4:	9a03      	ldr	r2, [sp, #12]
   10ac6:	4293      	cmp	r3, r2
   10ac8:	d000      	beq.n	10acc <__aeabi_ddiv+0x50c>
   10aca:	e761      	b.n	10990 <__aeabi_ddiv+0x3d0>
   10acc:	e762      	b.n	10994 <__aeabi_ddiv+0x3d4>
   10ace:	2101      	movs	r1, #1
   10ad0:	4249      	negs	r1, r1
   10ad2:	2001      	movs	r0, #1
   10ad4:	1ac2      	subs	r2, r0, r3
   10ad6:	2a38      	cmp	r2, #56	; 0x38
   10ad8:	dd21      	ble.n	10b1e <__aeabi_ddiv+0x55e>
   10ada:	9b02      	ldr	r3, [sp, #8]
   10adc:	4003      	ands	r3, r0
   10ade:	469c      	mov	ip, r3
   10ae0:	e638      	b.n	10754 <__aeabi_ddiv+0x194>
   10ae2:	220f      	movs	r2, #15
   10ae4:	400a      	ands	r2, r1
   10ae6:	2a04      	cmp	r2, #4
   10ae8:	d100      	bne.n	10aec <__aeabi_ddiv+0x52c>
   10aea:	e75b      	b.n	109a4 <__aeabi_ddiv+0x3e4>
   10aec:	000a      	movs	r2, r1
   10aee:	1d11      	adds	r1, r2, #4
   10af0:	4291      	cmp	r1, r2
   10af2:	4192      	sbcs	r2, r2
   10af4:	4252      	negs	r2, r2
   10af6:	4493      	add	fp, r2
   10af8:	e754      	b.n	109a4 <__aeabi_ddiv+0x3e4>
   10afa:	4b47      	ldr	r3, [pc, #284]	; (10c18 <__aeabi_ddiv+0x658>)
   10afc:	18e3      	adds	r3, r4, r3
   10afe:	2b00      	cmp	r3, #0
   10b00:	dde5      	ble.n	10ace <__aeabi_ddiv+0x50e>
   10b02:	2201      	movs	r2, #1
   10b04:	4252      	negs	r2, r2
   10b06:	e7f2      	b.n	10aee <__aeabi_ddiv+0x52e>
   10b08:	001d      	movs	r5, r3
   10b0a:	e6fa      	b.n	10902 <__aeabi_ddiv+0x342>
   10b0c:	469a      	mov	sl, r3
   10b0e:	e71c      	b.n	1094a <__aeabi_ddiv+0x38a>
   10b10:	42b0      	cmp	r0, r6
   10b12:	d839      	bhi.n	10b88 <__aeabi_ddiv+0x5c8>
   10b14:	d06e      	beq.n	10bf4 <__aeabi_ddiv+0x634>
   10b16:	0011      	movs	r1, r2
   10b18:	e73a      	b.n	10990 <__aeabi_ddiv+0x3d0>
   10b1a:	9302      	str	r3, [sp, #8]
   10b1c:	e73a      	b.n	10994 <__aeabi_ddiv+0x3d4>
   10b1e:	2a1f      	cmp	r2, #31
   10b20:	dc3c      	bgt.n	10b9c <__aeabi_ddiv+0x5dc>
   10b22:	2320      	movs	r3, #32
   10b24:	1a9b      	subs	r3, r3, r2
   10b26:	000c      	movs	r4, r1
   10b28:	4658      	mov	r0, fp
   10b2a:	4099      	lsls	r1, r3
   10b2c:	4098      	lsls	r0, r3
   10b2e:	1e4b      	subs	r3, r1, #1
   10b30:	4199      	sbcs	r1, r3
   10b32:	465b      	mov	r3, fp
   10b34:	40d4      	lsrs	r4, r2
   10b36:	40d3      	lsrs	r3, r2
   10b38:	4320      	orrs	r0, r4
   10b3a:	4308      	orrs	r0, r1
   10b3c:	001a      	movs	r2, r3
   10b3e:	0743      	lsls	r3, r0, #29
   10b40:	d009      	beq.n	10b56 <__aeabi_ddiv+0x596>
   10b42:	230f      	movs	r3, #15
   10b44:	4003      	ands	r3, r0
   10b46:	2b04      	cmp	r3, #4
   10b48:	d005      	beq.n	10b56 <__aeabi_ddiv+0x596>
   10b4a:	0001      	movs	r1, r0
   10b4c:	1d08      	adds	r0, r1, #4
   10b4e:	4288      	cmp	r0, r1
   10b50:	419b      	sbcs	r3, r3
   10b52:	425b      	negs	r3, r3
   10b54:	18d2      	adds	r2, r2, r3
   10b56:	0213      	lsls	r3, r2, #8
   10b58:	d53a      	bpl.n	10bd0 <__aeabi_ddiv+0x610>
   10b5a:	2301      	movs	r3, #1
   10b5c:	9a02      	ldr	r2, [sp, #8]
   10b5e:	2401      	movs	r4, #1
   10b60:	401a      	ands	r2, r3
   10b62:	2300      	movs	r3, #0
   10b64:	4694      	mov	ip, r2
   10b66:	4698      	mov	r8, r3
   10b68:	2200      	movs	r2, #0
   10b6a:	e5f7      	b.n	1075c <__aeabi_ddiv+0x19c>
   10b6c:	2102      	movs	r1, #2
   10b6e:	4249      	negs	r1, r1
   10b70:	468c      	mov	ip, r1
   10b72:	9d03      	ldr	r5, [sp, #12]
   10b74:	44e3      	add	fp, ip
   10b76:	46ac      	mov	ip, r5
   10b78:	44e2      	add	sl, ip
   10b7a:	45aa      	cmp	sl, r5
   10b7c:	41ad      	sbcs	r5, r5
   10b7e:	426d      	negs	r5, r5
   10b80:	4445      	add	r5, r8
   10b82:	18ed      	adds	r5, r5, r3
   10b84:	1a2d      	subs	r5, r5, r0
   10b86:	e696      	b.n	108b6 <__aeabi_ddiv+0x2f6>
   10b88:	1e8a      	subs	r2, r1, #2
   10b8a:	9903      	ldr	r1, [sp, #12]
   10b8c:	004d      	lsls	r5, r1, #1
   10b8e:	428d      	cmp	r5, r1
   10b90:	4189      	sbcs	r1, r1
   10b92:	4249      	negs	r1, r1
   10b94:	4441      	add	r1, r8
   10b96:	1876      	adds	r6, r6, r1
   10b98:	9503      	str	r5, [sp, #12]
   10b9a:	e78f      	b.n	10abc <__aeabi_ddiv+0x4fc>
   10b9c:	201f      	movs	r0, #31
   10b9e:	4240      	negs	r0, r0
   10ba0:	1ac3      	subs	r3, r0, r3
   10ba2:	4658      	mov	r0, fp
   10ba4:	40d8      	lsrs	r0, r3
   10ba6:	0003      	movs	r3, r0
   10ba8:	2a20      	cmp	r2, #32
   10baa:	d028      	beq.n	10bfe <__aeabi_ddiv+0x63e>
   10bac:	2040      	movs	r0, #64	; 0x40
   10bae:	465d      	mov	r5, fp
   10bb0:	1a82      	subs	r2, r0, r2
   10bb2:	4095      	lsls	r5, r2
   10bb4:	4329      	orrs	r1, r5
   10bb6:	1e4a      	subs	r2, r1, #1
   10bb8:	4191      	sbcs	r1, r2
   10bba:	4319      	orrs	r1, r3
   10bbc:	2307      	movs	r3, #7
   10bbe:	2200      	movs	r2, #0
   10bc0:	400b      	ands	r3, r1
   10bc2:	d009      	beq.n	10bd8 <__aeabi_ddiv+0x618>
   10bc4:	230f      	movs	r3, #15
   10bc6:	2200      	movs	r2, #0
   10bc8:	400b      	ands	r3, r1
   10bca:	0008      	movs	r0, r1
   10bcc:	2b04      	cmp	r3, #4
   10bce:	d1bd      	bne.n	10b4c <__aeabi_ddiv+0x58c>
   10bd0:	0001      	movs	r1, r0
   10bd2:	0753      	lsls	r3, r2, #29
   10bd4:	0252      	lsls	r2, r2, #9
   10bd6:	0b12      	lsrs	r2, r2, #12
   10bd8:	08c9      	lsrs	r1, r1, #3
   10bda:	4319      	orrs	r1, r3
   10bdc:	2301      	movs	r3, #1
   10bde:	4688      	mov	r8, r1
   10be0:	9902      	ldr	r1, [sp, #8]
   10be2:	2400      	movs	r4, #0
   10be4:	4019      	ands	r1, r3
   10be6:	468c      	mov	ip, r1
   10be8:	e5b8      	b.n	1075c <__aeabi_ddiv+0x19c>
   10bea:	4552      	cmp	r2, sl
   10bec:	d8be      	bhi.n	10b6c <__aeabi_ddiv+0x5ac>
   10bee:	468b      	mov	fp, r1
   10bf0:	2500      	movs	r5, #0
   10bf2:	e660      	b.n	108b6 <__aeabi_ddiv+0x2f6>
   10bf4:	9d03      	ldr	r5, [sp, #12]
   10bf6:	429d      	cmp	r5, r3
   10bf8:	d3c6      	bcc.n	10b88 <__aeabi_ddiv+0x5c8>
   10bfa:	0011      	movs	r1, r2
   10bfc:	e762      	b.n	10ac4 <__aeabi_ddiv+0x504>
   10bfe:	2500      	movs	r5, #0
   10c00:	e7d8      	b.n	10bb4 <__aeabi_ddiv+0x5f4>
   10c02:	2280      	movs	r2, #128	; 0x80
   10c04:	465b      	mov	r3, fp
   10c06:	0312      	lsls	r2, r2, #12
   10c08:	431a      	orrs	r2, r3
   10c0a:	9b01      	ldr	r3, [sp, #4]
   10c0c:	0312      	lsls	r2, r2, #12
   10c0e:	0b12      	lsrs	r2, r2, #12
   10c10:	469c      	mov	ip, r3
   10c12:	4688      	mov	r8, r1
   10c14:	4c03      	ldr	r4, [pc, #12]	; (10c24 <__aeabi_ddiv+0x664>)
   10c16:	e5a1      	b.n	1075c <__aeabi_ddiv+0x19c>
   10c18:	000003ff 	.word	0x000003ff
   10c1c:	feffffff 	.word	0xfeffffff
   10c20:	000007fe 	.word	0x000007fe
   10c24:	000007ff 	.word	0x000007ff

00010c28 <__aeabi_dmul>:
   10c28:	b5f0      	push	{r4, r5, r6, r7, lr}
   10c2a:	4657      	mov	r7, sl
   10c2c:	4645      	mov	r5, r8
   10c2e:	46de      	mov	lr, fp
   10c30:	464e      	mov	r6, r9
   10c32:	b5e0      	push	{r5, r6, r7, lr}
   10c34:	030c      	lsls	r4, r1, #12
   10c36:	4698      	mov	r8, r3
   10c38:	004e      	lsls	r6, r1, #1
   10c3a:	0b23      	lsrs	r3, r4, #12
   10c3c:	b087      	sub	sp, #28
   10c3e:	0007      	movs	r7, r0
   10c40:	4692      	mov	sl, r2
   10c42:	469b      	mov	fp, r3
   10c44:	0d76      	lsrs	r6, r6, #21
   10c46:	0fcd      	lsrs	r5, r1, #31
   10c48:	2e00      	cmp	r6, #0
   10c4a:	d06b      	beq.n	10d24 <__aeabi_dmul+0xfc>
   10c4c:	4b6d      	ldr	r3, [pc, #436]	; (10e04 <__aeabi_dmul+0x1dc>)
   10c4e:	429e      	cmp	r6, r3
   10c50:	d035      	beq.n	10cbe <__aeabi_dmul+0x96>
   10c52:	2480      	movs	r4, #128	; 0x80
   10c54:	465b      	mov	r3, fp
   10c56:	0f42      	lsrs	r2, r0, #29
   10c58:	0424      	lsls	r4, r4, #16
   10c5a:	00db      	lsls	r3, r3, #3
   10c5c:	4314      	orrs	r4, r2
   10c5e:	431c      	orrs	r4, r3
   10c60:	00c3      	lsls	r3, r0, #3
   10c62:	4699      	mov	r9, r3
   10c64:	4b68      	ldr	r3, [pc, #416]	; (10e08 <__aeabi_dmul+0x1e0>)
   10c66:	46a3      	mov	fp, r4
   10c68:	469c      	mov	ip, r3
   10c6a:	2300      	movs	r3, #0
   10c6c:	2700      	movs	r7, #0
   10c6e:	4466      	add	r6, ip
   10c70:	9302      	str	r3, [sp, #8]
   10c72:	4643      	mov	r3, r8
   10c74:	031c      	lsls	r4, r3, #12
   10c76:	005a      	lsls	r2, r3, #1
   10c78:	0fdb      	lsrs	r3, r3, #31
   10c7a:	4650      	mov	r0, sl
   10c7c:	0b24      	lsrs	r4, r4, #12
   10c7e:	0d52      	lsrs	r2, r2, #21
   10c80:	4698      	mov	r8, r3
   10c82:	d100      	bne.n	10c86 <__aeabi_dmul+0x5e>
   10c84:	e076      	b.n	10d74 <__aeabi_dmul+0x14c>
   10c86:	4b5f      	ldr	r3, [pc, #380]	; (10e04 <__aeabi_dmul+0x1dc>)
   10c88:	429a      	cmp	r2, r3
   10c8a:	d06d      	beq.n	10d68 <__aeabi_dmul+0x140>
   10c8c:	2380      	movs	r3, #128	; 0x80
   10c8e:	0f41      	lsrs	r1, r0, #29
   10c90:	041b      	lsls	r3, r3, #16
   10c92:	430b      	orrs	r3, r1
   10c94:	495c      	ldr	r1, [pc, #368]	; (10e08 <__aeabi_dmul+0x1e0>)
   10c96:	00e4      	lsls	r4, r4, #3
   10c98:	468c      	mov	ip, r1
   10c9a:	431c      	orrs	r4, r3
   10c9c:	00c3      	lsls	r3, r0, #3
   10c9e:	2000      	movs	r0, #0
   10ca0:	4462      	add	r2, ip
   10ca2:	4641      	mov	r1, r8
   10ca4:	18b6      	adds	r6, r6, r2
   10ca6:	4069      	eors	r1, r5
   10ca8:	1c72      	adds	r2, r6, #1
   10caa:	9101      	str	r1, [sp, #4]
   10cac:	4694      	mov	ip, r2
   10cae:	4307      	orrs	r7, r0
   10cb0:	2f0f      	cmp	r7, #15
   10cb2:	d900      	bls.n	10cb6 <__aeabi_dmul+0x8e>
   10cb4:	e0b0      	b.n	10e18 <__aeabi_dmul+0x1f0>
   10cb6:	4a55      	ldr	r2, [pc, #340]	; (10e0c <__aeabi_dmul+0x1e4>)
   10cb8:	00bf      	lsls	r7, r7, #2
   10cba:	59d2      	ldr	r2, [r2, r7]
   10cbc:	4697      	mov	pc, r2
   10cbe:	465b      	mov	r3, fp
   10cc0:	4303      	orrs	r3, r0
   10cc2:	4699      	mov	r9, r3
   10cc4:	d000      	beq.n	10cc8 <__aeabi_dmul+0xa0>
   10cc6:	e087      	b.n	10dd8 <__aeabi_dmul+0x1b0>
   10cc8:	2300      	movs	r3, #0
   10cca:	469b      	mov	fp, r3
   10ccc:	3302      	adds	r3, #2
   10cce:	2708      	movs	r7, #8
   10cd0:	9302      	str	r3, [sp, #8]
   10cd2:	e7ce      	b.n	10c72 <__aeabi_dmul+0x4a>
   10cd4:	4642      	mov	r2, r8
   10cd6:	9201      	str	r2, [sp, #4]
   10cd8:	2802      	cmp	r0, #2
   10cda:	d067      	beq.n	10dac <__aeabi_dmul+0x184>
   10cdc:	2803      	cmp	r0, #3
   10cde:	d100      	bne.n	10ce2 <__aeabi_dmul+0xba>
   10ce0:	e20e      	b.n	11100 <__aeabi_dmul+0x4d8>
   10ce2:	2801      	cmp	r0, #1
   10ce4:	d000      	beq.n	10ce8 <__aeabi_dmul+0xc0>
   10ce6:	e162      	b.n	10fae <__aeabi_dmul+0x386>
   10ce8:	2300      	movs	r3, #0
   10cea:	2400      	movs	r4, #0
   10cec:	2200      	movs	r2, #0
   10cee:	4699      	mov	r9, r3
   10cf0:	9901      	ldr	r1, [sp, #4]
   10cf2:	4001      	ands	r1, r0
   10cf4:	b2cd      	uxtb	r5, r1
   10cf6:	2100      	movs	r1, #0
   10cf8:	0312      	lsls	r2, r2, #12
   10cfa:	0d0b      	lsrs	r3, r1, #20
   10cfc:	0b12      	lsrs	r2, r2, #12
   10cfe:	051b      	lsls	r3, r3, #20
   10d00:	4313      	orrs	r3, r2
   10d02:	4a43      	ldr	r2, [pc, #268]	; (10e10 <__aeabi_dmul+0x1e8>)
   10d04:	0524      	lsls	r4, r4, #20
   10d06:	4013      	ands	r3, r2
   10d08:	431c      	orrs	r4, r3
   10d0a:	0064      	lsls	r4, r4, #1
   10d0c:	07ed      	lsls	r5, r5, #31
   10d0e:	0864      	lsrs	r4, r4, #1
   10d10:	432c      	orrs	r4, r5
   10d12:	4648      	mov	r0, r9
   10d14:	0021      	movs	r1, r4
   10d16:	b007      	add	sp, #28
   10d18:	bc3c      	pop	{r2, r3, r4, r5}
   10d1a:	4690      	mov	r8, r2
   10d1c:	4699      	mov	r9, r3
   10d1e:	46a2      	mov	sl, r4
   10d20:	46ab      	mov	fp, r5
   10d22:	bdf0      	pop	{r4, r5, r6, r7, pc}
   10d24:	4303      	orrs	r3, r0
   10d26:	4699      	mov	r9, r3
   10d28:	d04f      	beq.n	10dca <__aeabi_dmul+0x1a2>
   10d2a:	465b      	mov	r3, fp
   10d2c:	2b00      	cmp	r3, #0
   10d2e:	d100      	bne.n	10d32 <__aeabi_dmul+0x10a>
   10d30:	e189      	b.n	11046 <__aeabi_dmul+0x41e>
   10d32:	4658      	mov	r0, fp
   10d34:	f000 fd7a 	bl	1182c <__clzsi2>
   10d38:	0003      	movs	r3, r0
   10d3a:	3b0b      	subs	r3, #11
   10d3c:	2b1c      	cmp	r3, #28
   10d3e:	dd00      	ble.n	10d42 <__aeabi_dmul+0x11a>
   10d40:	e17a      	b.n	11038 <__aeabi_dmul+0x410>
   10d42:	221d      	movs	r2, #29
   10d44:	1ad3      	subs	r3, r2, r3
   10d46:	003a      	movs	r2, r7
   10d48:	0001      	movs	r1, r0
   10d4a:	465c      	mov	r4, fp
   10d4c:	40da      	lsrs	r2, r3
   10d4e:	3908      	subs	r1, #8
   10d50:	408c      	lsls	r4, r1
   10d52:	0013      	movs	r3, r2
   10d54:	408f      	lsls	r7, r1
   10d56:	4323      	orrs	r3, r4
   10d58:	469b      	mov	fp, r3
   10d5a:	46b9      	mov	r9, r7
   10d5c:	2300      	movs	r3, #0
   10d5e:	4e2d      	ldr	r6, [pc, #180]	; (10e14 <__aeabi_dmul+0x1ec>)
   10d60:	2700      	movs	r7, #0
   10d62:	1a36      	subs	r6, r6, r0
   10d64:	9302      	str	r3, [sp, #8]
   10d66:	e784      	b.n	10c72 <__aeabi_dmul+0x4a>
   10d68:	4653      	mov	r3, sl
   10d6a:	4323      	orrs	r3, r4
   10d6c:	d12a      	bne.n	10dc4 <__aeabi_dmul+0x19c>
   10d6e:	2400      	movs	r4, #0
   10d70:	2002      	movs	r0, #2
   10d72:	e796      	b.n	10ca2 <__aeabi_dmul+0x7a>
   10d74:	4653      	mov	r3, sl
   10d76:	4323      	orrs	r3, r4
   10d78:	d020      	beq.n	10dbc <__aeabi_dmul+0x194>
   10d7a:	2c00      	cmp	r4, #0
   10d7c:	d100      	bne.n	10d80 <__aeabi_dmul+0x158>
   10d7e:	e157      	b.n	11030 <__aeabi_dmul+0x408>
   10d80:	0020      	movs	r0, r4
   10d82:	f000 fd53 	bl	1182c <__clzsi2>
   10d86:	0003      	movs	r3, r0
   10d88:	3b0b      	subs	r3, #11
   10d8a:	2b1c      	cmp	r3, #28
   10d8c:	dd00      	ble.n	10d90 <__aeabi_dmul+0x168>
   10d8e:	e149      	b.n	11024 <__aeabi_dmul+0x3fc>
   10d90:	211d      	movs	r1, #29
   10d92:	1acb      	subs	r3, r1, r3
   10d94:	4651      	mov	r1, sl
   10d96:	0002      	movs	r2, r0
   10d98:	40d9      	lsrs	r1, r3
   10d9a:	4653      	mov	r3, sl
   10d9c:	3a08      	subs	r2, #8
   10d9e:	4094      	lsls	r4, r2
   10da0:	4093      	lsls	r3, r2
   10da2:	430c      	orrs	r4, r1
   10da4:	4a1b      	ldr	r2, [pc, #108]	; (10e14 <__aeabi_dmul+0x1ec>)
   10da6:	1a12      	subs	r2, r2, r0
   10da8:	2000      	movs	r0, #0
   10daa:	e77a      	b.n	10ca2 <__aeabi_dmul+0x7a>
   10dac:	2501      	movs	r5, #1
   10dae:	9b01      	ldr	r3, [sp, #4]
   10db0:	4c14      	ldr	r4, [pc, #80]	; (10e04 <__aeabi_dmul+0x1dc>)
   10db2:	401d      	ands	r5, r3
   10db4:	2300      	movs	r3, #0
   10db6:	2200      	movs	r2, #0
   10db8:	4699      	mov	r9, r3
   10dba:	e79c      	b.n	10cf6 <__aeabi_dmul+0xce>
   10dbc:	2400      	movs	r4, #0
   10dbe:	2200      	movs	r2, #0
   10dc0:	2001      	movs	r0, #1
   10dc2:	e76e      	b.n	10ca2 <__aeabi_dmul+0x7a>
   10dc4:	4653      	mov	r3, sl
   10dc6:	2003      	movs	r0, #3
   10dc8:	e76b      	b.n	10ca2 <__aeabi_dmul+0x7a>
   10dca:	2300      	movs	r3, #0
   10dcc:	469b      	mov	fp, r3
   10dce:	3301      	adds	r3, #1
   10dd0:	2704      	movs	r7, #4
   10dd2:	2600      	movs	r6, #0
   10dd4:	9302      	str	r3, [sp, #8]
   10dd6:	e74c      	b.n	10c72 <__aeabi_dmul+0x4a>
   10dd8:	2303      	movs	r3, #3
   10dda:	4681      	mov	r9, r0
   10ddc:	270c      	movs	r7, #12
   10dde:	9302      	str	r3, [sp, #8]
   10de0:	e747      	b.n	10c72 <__aeabi_dmul+0x4a>
   10de2:	2280      	movs	r2, #128	; 0x80
   10de4:	2300      	movs	r3, #0
   10de6:	2500      	movs	r5, #0
   10de8:	0312      	lsls	r2, r2, #12
   10dea:	4699      	mov	r9, r3
   10dec:	4c05      	ldr	r4, [pc, #20]	; (10e04 <__aeabi_dmul+0x1dc>)
   10dee:	e782      	b.n	10cf6 <__aeabi_dmul+0xce>
   10df0:	465c      	mov	r4, fp
   10df2:	464b      	mov	r3, r9
   10df4:	9802      	ldr	r0, [sp, #8]
   10df6:	e76f      	b.n	10cd8 <__aeabi_dmul+0xb0>
   10df8:	465c      	mov	r4, fp
   10dfa:	464b      	mov	r3, r9
   10dfc:	9501      	str	r5, [sp, #4]
   10dfe:	9802      	ldr	r0, [sp, #8]
   10e00:	e76a      	b.n	10cd8 <__aeabi_dmul+0xb0>
   10e02:	46c0      	nop			; (mov r8, r8)
   10e04:	000007ff 	.word	0x000007ff
   10e08:	fffffc01 	.word	0xfffffc01
   10e0c:	00013944 	.word	0x00013944
   10e10:	800fffff 	.word	0x800fffff
   10e14:	fffffc0d 	.word	0xfffffc0d
   10e18:	464a      	mov	r2, r9
   10e1a:	4649      	mov	r1, r9
   10e1c:	0c17      	lsrs	r7, r2, #16
   10e1e:	0c1a      	lsrs	r2, r3, #16
   10e20:	041b      	lsls	r3, r3, #16
   10e22:	0c1b      	lsrs	r3, r3, #16
   10e24:	0408      	lsls	r0, r1, #16
   10e26:	0019      	movs	r1, r3
   10e28:	0c00      	lsrs	r0, r0, #16
   10e2a:	4341      	muls	r1, r0
   10e2c:	0015      	movs	r5, r2
   10e2e:	4688      	mov	r8, r1
   10e30:	0019      	movs	r1, r3
   10e32:	437d      	muls	r5, r7
   10e34:	4379      	muls	r1, r7
   10e36:	9503      	str	r5, [sp, #12]
   10e38:	4689      	mov	r9, r1
   10e3a:	0029      	movs	r1, r5
   10e3c:	0015      	movs	r5, r2
   10e3e:	4345      	muls	r5, r0
   10e40:	444d      	add	r5, r9
   10e42:	9502      	str	r5, [sp, #8]
   10e44:	4645      	mov	r5, r8
   10e46:	0c2d      	lsrs	r5, r5, #16
   10e48:	46aa      	mov	sl, r5
   10e4a:	9d02      	ldr	r5, [sp, #8]
   10e4c:	4455      	add	r5, sl
   10e4e:	45a9      	cmp	r9, r5
   10e50:	d906      	bls.n	10e60 <__aeabi_dmul+0x238>
   10e52:	468a      	mov	sl, r1
   10e54:	2180      	movs	r1, #128	; 0x80
   10e56:	0249      	lsls	r1, r1, #9
   10e58:	4689      	mov	r9, r1
   10e5a:	44ca      	add	sl, r9
   10e5c:	4651      	mov	r1, sl
   10e5e:	9103      	str	r1, [sp, #12]
   10e60:	0c29      	lsrs	r1, r5, #16
   10e62:	9104      	str	r1, [sp, #16]
   10e64:	4641      	mov	r1, r8
   10e66:	0409      	lsls	r1, r1, #16
   10e68:	042d      	lsls	r5, r5, #16
   10e6a:	0c09      	lsrs	r1, r1, #16
   10e6c:	4688      	mov	r8, r1
   10e6e:	0029      	movs	r1, r5
   10e70:	0c25      	lsrs	r5, r4, #16
   10e72:	0424      	lsls	r4, r4, #16
   10e74:	4441      	add	r1, r8
   10e76:	0c24      	lsrs	r4, r4, #16
   10e78:	9105      	str	r1, [sp, #20]
   10e7a:	0021      	movs	r1, r4
   10e7c:	4341      	muls	r1, r0
   10e7e:	4688      	mov	r8, r1
   10e80:	0021      	movs	r1, r4
   10e82:	4379      	muls	r1, r7
   10e84:	468a      	mov	sl, r1
   10e86:	4368      	muls	r0, r5
   10e88:	4641      	mov	r1, r8
   10e8a:	4450      	add	r0, sl
   10e8c:	4681      	mov	r9, r0
   10e8e:	0c08      	lsrs	r0, r1, #16
   10e90:	4448      	add	r0, r9
   10e92:	436f      	muls	r7, r5
   10e94:	4582      	cmp	sl, r0
   10e96:	d903      	bls.n	10ea0 <__aeabi_dmul+0x278>
   10e98:	2180      	movs	r1, #128	; 0x80
   10e9a:	0249      	lsls	r1, r1, #9
   10e9c:	4689      	mov	r9, r1
   10e9e:	444f      	add	r7, r9
   10ea0:	0c01      	lsrs	r1, r0, #16
   10ea2:	4689      	mov	r9, r1
   10ea4:	0039      	movs	r1, r7
   10ea6:	4449      	add	r1, r9
   10ea8:	9102      	str	r1, [sp, #8]
   10eaa:	4641      	mov	r1, r8
   10eac:	040f      	lsls	r7, r1, #16
   10eae:	9904      	ldr	r1, [sp, #16]
   10eb0:	0c3f      	lsrs	r7, r7, #16
   10eb2:	4688      	mov	r8, r1
   10eb4:	0400      	lsls	r0, r0, #16
   10eb6:	19c0      	adds	r0, r0, r7
   10eb8:	4480      	add	r8, r0
   10eba:	4641      	mov	r1, r8
   10ebc:	9104      	str	r1, [sp, #16]
   10ebe:	4659      	mov	r1, fp
   10ec0:	0c0f      	lsrs	r7, r1, #16
   10ec2:	0409      	lsls	r1, r1, #16
   10ec4:	0c09      	lsrs	r1, r1, #16
   10ec6:	4688      	mov	r8, r1
   10ec8:	4359      	muls	r1, r3
   10eca:	468a      	mov	sl, r1
   10ecc:	0039      	movs	r1, r7
   10ece:	4351      	muls	r1, r2
   10ed0:	4689      	mov	r9, r1
   10ed2:	4641      	mov	r1, r8
   10ed4:	434a      	muls	r2, r1
   10ed6:	4651      	mov	r1, sl
   10ed8:	0c09      	lsrs	r1, r1, #16
   10eda:	468b      	mov	fp, r1
   10edc:	437b      	muls	r3, r7
   10ede:	18d2      	adds	r2, r2, r3
   10ee0:	445a      	add	r2, fp
   10ee2:	4293      	cmp	r3, r2
   10ee4:	d903      	bls.n	10eee <__aeabi_dmul+0x2c6>
   10ee6:	2380      	movs	r3, #128	; 0x80
   10ee8:	025b      	lsls	r3, r3, #9
   10eea:	469b      	mov	fp, r3
   10eec:	44d9      	add	r9, fp
   10eee:	4651      	mov	r1, sl
   10ef0:	0409      	lsls	r1, r1, #16
   10ef2:	0c09      	lsrs	r1, r1, #16
   10ef4:	468a      	mov	sl, r1
   10ef6:	4641      	mov	r1, r8
   10ef8:	4361      	muls	r1, r4
   10efa:	437c      	muls	r4, r7
   10efc:	0c13      	lsrs	r3, r2, #16
   10efe:	0412      	lsls	r2, r2, #16
   10f00:	444b      	add	r3, r9
   10f02:	4452      	add	r2, sl
   10f04:	46a1      	mov	r9, r4
   10f06:	468a      	mov	sl, r1
   10f08:	003c      	movs	r4, r7
   10f0a:	4641      	mov	r1, r8
   10f0c:	436c      	muls	r4, r5
   10f0e:	434d      	muls	r5, r1
   10f10:	4651      	mov	r1, sl
   10f12:	444d      	add	r5, r9
   10f14:	0c0f      	lsrs	r7, r1, #16
   10f16:	197d      	adds	r5, r7, r5
   10f18:	45a9      	cmp	r9, r5
   10f1a:	d903      	bls.n	10f24 <__aeabi_dmul+0x2fc>
   10f1c:	2180      	movs	r1, #128	; 0x80
   10f1e:	0249      	lsls	r1, r1, #9
   10f20:	4688      	mov	r8, r1
   10f22:	4444      	add	r4, r8
   10f24:	9f04      	ldr	r7, [sp, #16]
   10f26:	9903      	ldr	r1, [sp, #12]
   10f28:	46b8      	mov	r8, r7
   10f2a:	4441      	add	r1, r8
   10f2c:	468b      	mov	fp, r1
   10f2e:	4583      	cmp	fp, r0
   10f30:	4180      	sbcs	r0, r0
   10f32:	4241      	negs	r1, r0
   10f34:	4688      	mov	r8, r1
   10f36:	4651      	mov	r1, sl
   10f38:	0408      	lsls	r0, r1, #16
   10f3a:	042f      	lsls	r7, r5, #16
   10f3c:	0c00      	lsrs	r0, r0, #16
   10f3e:	183f      	adds	r7, r7, r0
   10f40:	4658      	mov	r0, fp
   10f42:	9902      	ldr	r1, [sp, #8]
   10f44:	1810      	adds	r0, r2, r0
   10f46:	4689      	mov	r9, r1
   10f48:	4290      	cmp	r0, r2
   10f4a:	4192      	sbcs	r2, r2
   10f4c:	444f      	add	r7, r9
   10f4e:	46ba      	mov	sl, r7
   10f50:	4252      	negs	r2, r2
   10f52:	4699      	mov	r9, r3
   10f54:	4693      	mov	fp, r2
   10f56:	44c2      	add	sl, r8
   10f58:	44d1      	add	r9, sl
   10f5a:	44cb      	add	fp, r9
   10f5c:	428f      	cmp	r7, r1
   10f5e:	41bf      	sbcs	r7, r7
   10f60:	45c2      	cmp	sl, r8
   10f62:	4189      	sbcs	r1, r1
   10f64:	4599      	cmp	r9, r3
   10f66:	419b      	sbcs	r3, r3
   10f68:	4593      	cmp	fp, r2
   10f6a:	4192      	sbcs	r2, r2
   10f6c:	427f      	negs	r7, r7
   10f6e:	4249      	negs	r1, r1
   10f70:	0c2d      	lsrs	r5, r5, #16
   10f72:	4252      	negs	r2, r2
   10f74:	430f      	orrs	r7, r1
   10f76:	425b      	negs	r3, r3
   10f78:	4313      	orrs	r3, r2
   10f7a:	197f      	adds	r7, r7, r5
   10f7c:	18ff      	adds	r7, r7, r3
   10f7e:	465b      	mov	r3, fp
   10f80:	193c      	adds	r4, r7, r4
   10f82:	0ddb      	lsrs	r3, r3, #23
   10f84:	9a05      	ldr	r2, [sp, #20]
   10f86:	0264      	lsls	r4, r4, #9
   10f88:	431c      	orrs	r4, r3
   10f8a:	0243      	lsls	r3, r0, #9
   10f8c:	4313      	orrs	r3, r2
   10f8e:	1e5d      	subs	r5, r3, #1
   10f90:	41ab      	sbcs	r3, r5
   10f92:	465a      	mov	r2, fp
   10f94:	0dc0      	lsrs	r0, r0, #23
   10f96:	4303      	orrs	r3, r0
   10f98:	0252      	lsls	r2, r2, #9
   10f9a:	4313      	orrs	r3, r2
   10f9c:	01e2      	lsls	r2, r4, #7
   10f9e:	d556      	bpl.n	1104e <__aeabi_dmul+0x426>
   10fa0:	2001      	movs	r0, #1
   10fa2:	085a      	lsrs	r2, r3, #1
   10fa4:	4003      	ands	r3, r0
   10fa6:	4313      	orrs	r3, r2
   10fa8:	07e2      	lsls	r2, r4, #31
   10faa:	4313      	orrs	r3, r2
   10fac:	0864      	lsrs	r4, r4, #1
   10fae:	485a      	ldr	r0, [pc, #360]	; (11118 <__aeabi_dmul+0x4f0>)
   10fb0:	4460      	add	r0, ip
   10fb2:	2800      	cmp	r0, #0
   10fb4:	dd4d      	ble.n	11052 <__aeabi_dmul+0x42a>
   10fb6:	075a      	lsls	r2, r3, #29
   10fb8:	d009      	beq.n	10fce <__aeabi_dmul+0x3a6>
   10fba:	220f      	movs	r2, #15
   10fbc:	401a      	ands	r2, r3
   10fbe:	2a04      	cmp	r2, #4
   10fc0:	d005      	beq.n	10fce <__aeabi_dmul+0x3a6>
   10fc2:	1d1a      	adds	r2, r3, #4
   10fc4:	429a      	cmp	r2, r3
   10fc6:	419b      	sbcs	r3, r3
   10fc8:	425b      	negs	r3, r3
   10fca:	18e4      	adds	r4, r4, r3
   10fcc:	0013      	movs	r3, r2
   10fce:	01e2      	lsls	r2, r4, #7
   10fd0:	d504      	bpl.n	10fdc <__aeabi_dmul+0x3b4>
   10fd2:	2080      	movs	r0, #128	; 0x80
   10fd4:	4a51      	ldr	r2, [pc, #324]	; (1111c <__aeabi_dmul+0x4f4>)
   10fd6:	00c0      	lsls	r0, r0, #3
   10fd8:	4014      	ands	r4, r2
   10fda:	4460      	add	r0, ip
   10fdc:	4a50      	ldr	r2, [pc, #320]	; (11120 <__aeabi_dmul+0x4f8>)
   10fde:	4290      	cmp	r0, r2
   10fe0:	dd00      	ble.n	10fe4 <__aeabi_dmul+0x3bc>
   10fe2:	e6e3      	b.n	10dac <__aeabi_dmul+0x184>
   10fe4:	2501      	movs	r5, #1
   10fe6:	08db      	lsrs	r3, r3, #3
   10fe8:	0762      	lsls	r2, r4, #29
   10fea:	431a      	orrs	r2, r3
   10fec:	0264      	lsls	r4, r4, #9
   10fee:	9b01      	ldr	r3, [sp, #4]
   10ff0:	4691      	mov	r9, r2
   10ff2:	0b22      	lsrs	r2, r4, #12
   10ff4:	0544      	lsls	r4, r0, #21
   10ff6:	0d64      	lsrs	r4, r4, #21
   10ff8:	401d      	ands	r5, r3
   10ffa:	e67c      	b.n	10cf6 <__aeabi_dmul+0xce>
   10ffc:	2280      	movs	r2, #128	; 0x80
   10ffe:	4659      	mov	r1, fp
   11000:	0312      	lsls	r2, r2, #12
   11002:	4211      	tst	r1, r2
   11004:	d008      	beq.n	11018 <__aeabi_dmul+0x3f0>
   11006:	4214      	tst	r4, r2
   11008:	d106      	bne.n	11018 <__aeabi_dmul+0x3f0>
   1100a:	4322      	orrs	r2, r4
   1100c:	0312      	lsls	r2, r2, #12
   1100e:	0b12      	lsrs	r2, r2, #12
   11010:	4645      	mov	r5, r8
   11012:	4699      	mov	r9, r3
   11014:	4c43      	ldr	r4, [pc, #268]	; (11124 <__aeabi_dmul+0x4fc>)
   11016:	e66e      	b.n	10cf6 <__aeabi_dmul+0xce>
   11018:	465b      	mov	r3, fp
   1101a:	431a      	orrs	r2, r3
   1101c:	0312      	lsls	r2, r2, #12
   1101e:	0b12      	lsrs	r2, r2, #12
   11020:	4c40      	ldr	r4, [pc, #256]	; (11124 <__aeabi_dmul+0x4fc>)
   11022:	e668      	b.n	10cf6 <__aeabi_dmul+0xce>
   11024:	0003      	movs	r3, r0
   11026:	4654      	mov	r4, sl
   11028:	3b28      	subs	r3, #40	; 0x28
   1102a:	409c      	lsls	r4, r3
   1102c:	2300      	movs	r3, #0
   1102e:	e6b9      	b.n	10da4 <__aeabi_dmul+0x17c>
   11030:	f000 fbfc 	bl	1182c <__clzsi2>
   11034:	3020      	adds	r0, #32
   11036:	e6a6      	b.n	10d86 <__aeabi_dmul+0x15e>
   11038:	0003      	movs	r3, r0
   1103a:	3b28      	subs	r3, #40	; 0x28
   1103c:	409f      	lsls	r7, r3
   1103e:	2300      	movs	r3, #0
   11040:	46bb      	mov	fp, r7
   11042:	4699      	mov	r9, r3
   11044:	e68a      	b.n	10d5c <__aeabi_dmul+0x134>
   11046:	f000 fbf1 	bl	1182c <__clzsi2>
   1104a:	3020      	adds	r0, #32
   1104c:	e674      	b.n	10d38 <__aeabi_dmul+0x110>
   1104e:	46b4      	mov	ip, r6
   11050:	e7ad      	b.n	10fae <__aeabi_dmul+0x386>
   11052:	2501      	movs	r5, #1
   11054:	1a2a      	subs	r2, r5, r0
   11056:	2a38      	cmp	r2, #56	; 0x38
   11058:	dd06      	ble.n	11068 <__aeabi_dmul+0x440>
   1105a:	9b01      	ldr	r3, [sp, #4]
   1105c:	2400      	movs	r4, #0
   1105e:	401d      	ands	r5, r3
   11060:	2300      	movs	r3, #0
   11062:	2200      	movs	r2, #0
   11064:	4699      	mov	r9, r3
   11066:	e646      	b.n	10cf6 <__aeabi_dmul+0xce>
   11068:	2a1f      	cmp	r2, #31
   1106a:	dc21      	bgt.n	110b0 <__aeabi_dmul+0x488>
   1106c:	2520      	movs	r5, #32
   1106e:	0020      	movs	r0, r4
   11070:	1aad      	subs	r5, r5, r2
   11072:	001e      	movs	r6, r3
   11074:	40ab      	lsls	r3, r5
   11076:	40a8      	lsls	r0, r5
   11078:	40d6      	lsrs	r6, r2
   1107a:	1e5d      	subs	r5, r3, #1
   1107c:	41ab      	sbcs	r3, r5
   1107e:	4330      	orrs	r0, r6
   11080:	4318      	orrs	r0, r3
   11082:	40d4      	lsrs	r4, r2
   11084:	0743      	lsls	r3, r0, #29
   11086:	d009      	beq.n	1109c <__aeabi_dmul+0x474>
   11088:	230f      	movs	r3, #15
   1108a:	4003      	ands	r3, r0
   1108c:	2b04      	cmp	r3, #4
   1108e:	d005      	beq.n	1109c <__aeabi_dmul+0x474>
   11090:	0003      	movs	r3, r0
   11092:	1d18      	adds	r0, r3, #4
   11094:	4298      	cmp	r0, r3
   11096:	419b      	sbcs	r3, r3
   11098:	425b      	negs	r3, r3
   1109a:	18e4      	adds	r4, r4, r3
   1109c:	0223      	lsls	r3, r4, #8
   1109e:	d521      	bpl.n	110e4 <__aeabi_dmul+0x4bc>
   110a0:	2501      	movs	r5, #1
   110a2:	9b01      	ldr	r3, [sp, #4]
   110a4:	2401      	movs	r4, #1
   110a6:	401d      	ands	r5, r3
   110a8:	2300      	movs	r3, #0
   110aa:	2200      	movs	r2, #0
   110ac:	4699      	mov	r9, r3
   110ae:	e622      	b.n	10cf6 <__aeabi_dmul+0xce>
   110b0:	251f      	movs	r5, #31
   110b2:	0021      	movs	r1, r4
   110b4:	426d      	negs	r5, r5
   110b6:	1a28      	subs	r0, r5, r0
   110b8:	40c1      	lsrs	r1, r0
   110ba:	0008      	movs	r0, r1
   110bc:	2a20      	cmp	r2, #32
   110be:	d01d      	beq.n	110fc <__aeabi_dmul+0x4d4>
   110c0:	355f      	adds	r5, #95	; 0x5f
   110c2:	1aaa      	subs	r2, r5, r2
   110c4:	4094      	lsls	r4, r2
   110c6:	4323      	orrs	r3, r4
   110c8:	1e5c      	subs	r4, r3, #1
   110ca:	41a3      	sbcs	r3, r4
   110cc:	2507      	movs	r5, #7
   110ce:	4303      	orrs	r3, r0
   110d0:	401d      	ands	r5, r3
   110d2:	2200      	movs	r2, #0
   110d4:	2d00      	cmp	r5, #0
   110d6:	d009      	beq.n	110ec <__aeabi_dmul+0x4c4>
   110d8:	220f      	movs	r2, #15
   110da:	2400      	movs	r4, #0
   110dc:	401a      	ands	r2, r3
   110de:	0018      	movs	r0, r3
   110e0:	2a04      	cmp	r2, #4
   110e2:	d1d6      	bne.n	11092 <__aeabi_dmul+0x46a>
   110e4:	0003      	movs	r3, r0
   110e6:	0765      	lsls	r5, r4, #29
   110e8:	0264      	lsls	r4, r4, #9
   110ea:	0b22      	lsrs	r2, r4, #12
   110ec:	08db      	lsrs	r3, r3, #3
   110ee:	432b      	orrs	r3, r5
   110f0:	2501      	movs	r5, #1
   110f2:	4699      	mov	r9, r3
   110f4:	9b01      	ldr	r3, [sp, #4]
   110f6:	2400      	movs	r4, #0
   110f8:	401d      	ands	r5, r3
   110fa:	e5fc      	b.n	10cf6 <__aeabi_dmul+0xce>
   110fc:	2400      	movs	r4, #0
   110fe:	e7e2      	b.n	110c6 <__aeabi_dmul+0x49e>
   11100:	2280      	movs	r2, #128	; 0x80
   11102:	2501      	movs	r5, #1
   11104:	0312      	lsls	r2, r2, #12
   11106:	4322      	orrs	r2, r4
   11108:	9901      	ldr	r1, [sp, #4]
   1110a:	0312      	lsls	r2, r2, #12
   1110c:	0b12      	lsrs	r2, r2, #12
   1110e:	400d      	ands	r5, r1
   11110:	4699      	mov	r9, r3
   11112:	4c04      	ldr	r4, [pc, #16]	; (11124 <__aeabi_dmul+0x4fc>)
   11114:	e5ef      	b.n	10cf6 <__aeabi_dmul+0xce>
   11116:	46c0      	nop			; (mov r8, r8)
   11118:	000003ff 	.word	0x000003ff
   1111c:	feffffff 	.word	0xfeffffff
   11120:	000007fe 	.word	0x000007fe
   11124:	000007ff 	.word	0x000007ff

00011128 <__aeabi_dsub>:
   11128:	b5f0      	push	{r4, r5, r6, r7, lr}
   1112a:	4646      	mov	r6, r8
   1112c:	46d6      	mov	lr, sl
   1112e:	464f      	mov	r7, r9
   11130:	030c      	lsls	r4, r1, #12
   11132:	b5c0      	push	{r6, r7, lr}
   11134:	0fcd      	lsrs	r5, r1, #31
   11136:	004e      	lsls	r6, r1, #1
   11138:	0a61      	lsrs	r1, r4, #9
   1113a:	0f44      	lsrs	r4, r0, #29
   1113c:	430c      	orrs	r4, r1
   1113e:	00c1      	lsls	r1, r0, #3
   11140:	0058      	lsls	r0, r3, #1
   11142:	0d40      	lsrs	r0, r0, #21
   11144:	4684      	mov	ip, r0
   11146:	468a      	mov	sl, r1
   11148:	000f      	movs	r7, r1
   1114a:	0319      	lsls	r1, r3, #12
   1114c:	0f50      	lsrs	r0, r2, #29
   1114e:	0a49      	lsrs	r1, r1, #9
   11150:	4301      	orrs	r1, r0
   11152:	48c6      	ldr	r0, [pc, #792]	; (1146c <__aeabi_dsub+0x344>)
   11154:	0d76      	lsrs	r6, r6, #21
   11156:	46a8      	mov	r8, r5
   11158:	0fdb      	lsrs	r3, r3, #31
   1115a:	00d2      	lsls	r2, r2, #3
   1115c:	4584      	cmp	ip, r0
   1115e:	d100      	bne.n	11162 <__aeabi_dsub+0x3a>
   11160:	e0d8      	b.n	11314 <__aeabi_dsub+0x1ec>
   11162:	2001      	movs	r0, #1
   11164:	4043      	eors	r3, r0
   11166:	42ab      	cmp	r3, r5
   11168:	d100      	bne.n	1116c <__aeabi_dsub+0x44>
   1116a:	e0a6      	b.n	112ba <__aeabi_dsub+0x192>
   1116c:	4660      	mov	r0, ip
   1116e:	1a35      	subs	r5, r6, r0
   11170:	2d00      	cmp	r5, #0
   11172:	dc00      	bgt.n	11176 <__aeabi_dsub+0x4e>
   11174:	e105      	b.n	11382 <__aeabi_dsub+0x25a>
   11176:	2800      	cmp	r0, #0
   11178:	d110      	bne.n	1119c <__aeabi_dsub+0x74>
   1117a:	000b      	movs	r3, r1
   1117c:	4313      	orrs	r3, r2
   1117e:	d100      	bne.n	11182 <__aeabi_dsub+0x5a>
   11180:	e0d7      	b.n	11332 <__aeabi_dsub+0x20a>
   11182:	1e6b      	subs	r3, r5, #1
   11184:	2b00      	cmp	r3, #0
   11186:	d000      	beq.n	1118a <__aeabi_dsub+0x62>
   11188:	e14b      	b.n	11422 <__aeabi_dsub+0x2fa>
   1118a:	4653      	mov	r3, sl
   1118c:	1a9f      	subs	r7, r3, r2
   1118e:	45ba      	cmp	sl, r7
   11190:	4180      	sbcs	r0, r0
   11192:	1a64      	subs	r4, r4, r1
   11194:	4240      	negs	r0, r0
   11196:	1a24      	subs	r4, r4, r0
   11198:	2601      	movs	r6, #1
   1119a:	e01e      	b.n	111da <__aeabi_dsub+0xb2>
   1119c:	4bb3      	ldr	r3, [pc, #716]	; (1146c <__aeabi_dsub+0x344>)
   1119e:	429e      	cmp	r6, r3
   111a0:	d048      	beq.n	11234 <__aeabi_dsub+0x10c>
   111a2:	2380      	movs	r3, #128	; 0x80
   111a4:	041b      	lsls	r3, r3, #16
   111a6:	4319      	orrs	r1, r3
   111a8:	2d38      	cmp	r5, #56	; 0x38
   111aa:	dd00      	ble.n	111ae <__aeabi_dsub+0x86>
   111ac:	e119      	b.n	113e2 <__aeabi_dsub+0x2ba>
   111ae:	2d1f      	cmp	r5, #31
   111b0:	dd00      	ble.n	111b4 <__aeabi_dsub+0x8c>
   111b2:	e14c      	b.n	1144e <__aeabi_dsub+0x326>
   111b4:	2320      	movs	r3, #32
   111b6:	000f      	movs	r7, r1
   111b8:	1b5b      	subs	r3, r3, r5
   111ba:	0010      	movs	r0, r2
   111bc:	409a      	lsls	r2, r3
   111be:	409f      	lsls	r7, r3
   111c0:	40e8      	lsrs	r0, r5
   111c2:	1e53      	subs	r3, r2, #1
   111c4:	419a      	sbcs	r2, r3
   111c6:	40e9      	lsrs	r1, r5
   111c8:	4307      	orrs	r7, r0
   111ca:	4317      	orrs	r7, r2
   111cc:	4653      	mov	r3, sl
   111ce:	1bdf      	subs	r7, r3, r7
   111d0:	1a61      	subs	r1, r4, r1
   111d2:	45ba      	cmp	sl, r7
   111d4:	41a4      	sbcs	r4, r4
   111d6:	4264      	negs	r4, r4
   111d8:	1b0c      	subs	r4, r1, r4
   111da:	0223      	lsls	r3, r4, #8
   111dc:	d400      	bmi.n	111e0 <__aeabi_dsub+0xb8>
   111de:	e0c5      	b.n	1136c <__aeabi_dsub+0x244>
   111e0:	0264      	lsls	r4, r4, #9
   111e2:	0a65      	lsrs	r5, r4, #9
   111e4:	2d00      	cmp	r5, #0
   111e6:	d100      	bne.n	111ea <__aeabi_dsub+0xc2>
   111e8:	e0f6      	b.n	113d8 <__aeabi_dsub+0x2b0>
   111ea:	0028      	movs	r0, r5
   111ec:	f000 fb1e 	bl	1182c <__clzsi2>
   111f0:	0003      	movs	r3, r0
   111f2:	3b08      	subs	r3, #8
   111f4:	2b1f      	cmp	r3, #31
   111f6:	dd00      	ble.n	111fa <__aeabi_dsub+0xd2>
   111f8:	e0e9      	b.n	113ce <__aeabi_dsub+0x2a6>
   111fa:	2220      	movs	r2, #32
   111fc:	003c      	movs	r4, r7
   111fe:	1ad2      	subs	r2, r2, r3
   11200:	409d      	lsls	r5, r3
   11202:	40d4      	lsrs	r4, r2
   11204:	409f      	lsls	r7, r3
   11206:	4325      	orrs	r5, r4
   11208:	429e      	cmp	r6, r3
   1120a:	dd00      	ble.n	1120e <__aeabi_dsub+0xe6>
   1120c:	e0db      	b.n	113c6 <__aeabi_dsub+0x29e>
   1120e:	1b9e      	subs	r6, r3, r6
   11210:	1c73      	adds	r3, r6, #1
   11212:	2b1f      	cmp	r3, #31
   11214:	dd00      	ble.n	11218 <__aeabi_dsub+0xf0>
   11216:	e10a      	b.n	1142e <__aeabi_dsub+0x306>
   11218:	2220      	movs	r2, #32
   1121a:	0038      	movs	r0, r7
   1121c:	1ad2      	subs	r2, r2, r3
   1121e:	0029      	movs	r1, r5
   11220:	4097      	lsls	r7, r2
   11222:	002c      	movs	r4, r5
   11224:	4091      	lsls	r1, r2
   11226:	40d8      	lsrs	r0, r3
   11228:	1e7a      	subs	r2, r7, #1
   1122a:	4197      	sbcs	r7, r2
   1122c:	40dc      	lsrs	r4, r3
   1122e:	2600      	movs	r6, #0
   11230:	4301      	orrs	r1, r0
   11232:	430f      	orrs	r7, r1
   11234:	077b      	lsls	r3, r7, #29
   11236:	d009      	beq.n	1124c <__aeabi_dsub+0x124>
   11238:	230f      	movs	r3, #15
   1123a:	403b      	ands	r3, r7
   1123c:	2b04      	cmp	r3, #4
   1123e:	d005      	beq.n	1124c <__aeabi_dsub+0x124>
   11240:	1d3b      	adds	r3, r7, #4
   11242:	42bb      	cmp	r3, r7
   11244:	41bf      	sbcs	r7, r7
   11246:	427f      	negs	r7, r7
   11248:	19e4      	adds	r4, r4, r7
   1124a:	001f      	movs	r7, r3
   1124c:	0223      	lsls	r3, r4, #8
   1124e:	d525      	bpl.n	1129c <__aeabi_dsub+0x174>
   11250:	4b86      	ldr	r3, [pc, #536]	; (1146c <__aeabi_dsub+0x344>)
   11252:	3601      	adds	r6, #1
   11254:	429e      	cmp	r6, r3
   11256:	d100      	bne.n	1125a <__aeabi_dsub+0x132>
   11258:	e0af      	b.n	113ba <__aeabi_dsub+0x292>
   1125a:	4b85      	ldr	r3, [pc, #532]	; (11470 <__aeabi_dsub+0x348>)
   1125c:	2501      	movs	r5, #1
   1125e:	401c      	ands	r4, r3
   11260:	4643      	mov	r3, r8
   11262:	0762      	lsls	r2, r4, #29
   11264:	08ff      	lsrs	r7, r7, #3
   11266:	0264      	lsls	r4, r4, #9
   11268:	0576      	lsls	r6, r6, #21
   1126a:	4317      	orrs	r7, r2
   1126c:	0b24      	lsrs	r4, r4, #12
   1126e:	0d76      	lsrs	r6, r6, #21
   11270:	401d      	ands	r5, r3
   11272:	2100      	movs	r1, #0
   11274:	0324      	lsls	r4, r4, #12
   11276:	0b23      	lsrs	r3, r4, #12
   11278:	0d0c      	lsrs	r4, r1, #20
   1127a:	4a7e      	ldr	r2, [pc, #504]	; (11474 <__aeabi_dsub+0x34c>)
   1127c:	0524      	lsls	r4, r4, #20
   1127e:	431c      	orrs	r4, r3
   11280:	4014      	ands	r4, r2
   11282:	0533      	lsls	r3, r6, #20
   11284:	4323      	orrs	r3, r4
   11286:	005b      	lsls	r3, r3, #1
   11288:	07ed      	lsls	r5, r5, #31
   1128a:	085b      	lsrs	r3, r3, #1
   1128c:	432b      	orrs	r3, r5
   1128e:	0038      	movs	r0, r7
   11290:	0019      	movs	r1, r3
   11292:	bc1c      	pop	{r2, r3, r4}
   11294:	4690      	mov	r8, r2
   11296:	4699      	mov	r9, r3
   11298:	46a2      	mov	sl, r4
   1129a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1129c:	2501      	movs	r5, #1
   1129e:	4643      	mov	r3, r8
   112a0:	0762      	lsls	r2, r4, #29
   112a2:	08ff      	lsrs	r7, r7, #3
   112a4:	4317      	orrs	r7, r2
   112a6:	08e4      	lsrs	r4, r4, #3
   112a8:	401d      	ands	r5, r3
   112aa:	4b70      	ldr	r3, [pc, #448]	; (1146c <__aeabi_dsub+0x344>)
   112ac:	429e      	cmp	r6, r3
   112ae:	d036      	beq.n	1131e <__aeabi_dsub+0x1f6>
   112b0:	0324      	lsls	r4, r4, #12
   112b2:	0576      	lsls	r6, r6, #21
   112b4:	0b24      	lsrs	r4, r4, #12
   112b6:	0d76      	lsrs	r6, r6, #21
   112b8:	e7db      	b.n	11272 <__aeabi_dsub+0x14a>
   112ba:	4663      	mov	r3, ip
   112bc:	1af3      	subs	r3, r6, r3
   112be:	2b00      	cmp	r3, #0
   112c0:	dc00      	bgt.n	112c4 <__aeabi_dsub+0x19c>
   112c2:	e094      	b.n	113ee <__aeabi_dsub+0x2c6>
   112c4:	4660      	mov	r0, ip
   112c6:	2800      	cmp	r0, #0
   112c8:	d035      	beq.n	11336 <__aeabi_dsub+0x20e>
   112ca:	4868      	ldr	r0, [pc, #416]	; (1146c <__aeabi_dsub+0x344>)
   112cc:	4286      	cmp	r6, r0
   112ce:	d0b1      	beq.n	11234 <__aeabi_dsub+0x10c>
   112d0:	2780      	movs	r7, #128	; 0x80
   112d2:	043f      	lsls	r7, r7, #16
   112d4:	4339      	orrs	r1, r7
   112d6:	2b38      	cmp	r3, #56	; 0x38
   112d8:	dc00      	bgt.n	112dc <__aeabi_dsub+0x1b4>
   112da:	e0fd      	b.n	114d8 <__aeabi_dsub+0x3b0>
   112dc:	430a      	orrs	r2, r1
   112de:	0017      	movs	r7, r2
   112e0:	2100      	movs	r1, #0
   112e2:	1e7a      	subs	r2, r7, #1
   112e4:	4197      	sbcs	r7, r2
   112e6:	4457      	add	r7, sl
   112e8:	4557      	cmp	r7, sl
   112ea:	4180      	sbcs	r0, r0
   112ec:	1909      	adds	r1, r1, r4
   112ee:	4244      	negs	r4, r0
   112f0:	190c      	adds	r4, r1, r4
   112f2:	0223      	lsls	r3, r4, #8
   112f4:	d53a      	bpl.n	1136c <__aeabi_dsub+0x244>
   112f6:	4b5d      	ldr	r3, [pc, #372]	; (1146c <__aeabi_dsub+0x344>)
   112f8:	3601      	adds	r6, #1
   112fa:	429e      	cmp	r6, r3
   112fc:	d100      	bne.n	11300 <__aeabi_dsub+0x1d8>
   112fe:	e14b      	b.n	11598 <__aeabi_dsub+0x470>
   11300:	2201      	movs	r2, #1
   11302:	4b5b      	ldr	r3, [pc, #364]	; (11470 <__aeabi_dsub+0x348>)
   11304:	401c      	ands	r4, r3
   11306:	087b      	lsrs	r3, r7, #1
   11308:	4017      	ands	r7, r2
   1130a:	431f      	orrs	r7, r3
   1130c:	07e2      	lsls	r2, r4, #31
   1130e:	4317      	orrs	r7, r2
   11310:	0864      	lsrs	r4, r4, #1
   11312:	e78f      	b.n	11234 <__aeabi_dsub+0x10c>
   11314:	0008      	movs	r0, r1
   11316:	4310      	orrs	r0, r2
   11318:	d000      	beq.n	1131c <__aeabi_dsub+0x1f4>
   1131a:	e724      	b.n	11166 <__aeabi_dsub+0x3e>
   1131c:	e721      	b.n	11162 <__aeabi_dsub+0x3a>
   1131e:	0023      	movs	r3, r4
   11320:	433b      	orrs	r3, r7
   11322:	d100      	bne.n	11326 <__aeabi_dsub+0x1fe>
   11324:	e1b9      	b.n	1169a <__aeabi_dsub+0x572>
   11326:	2280      	movs	r2, #128	; 0x80
   11328:	0312      	lsls	r2, r2, #12
   1132a:	4314      	orrs	r4, r2
   1132c:	0324      	lsls	r4, r4, #12
   1132e:	0b24      	lsrs	r4, r4, #12
   11330:	e79f      	b.n	11272 <__aeabi_dsub+0x14a>
   11332:	002e      	movs	r6, r5
   11334:	e77e      	b.n	11234 <__aeabi_dsub+0x10c>
   11336:	0008      	movs	r0, r1
   11338:	4310      	orrs	r0, r2
   1133a:	d100      	bne.n	1133e <__aeabi_dsub+0x216>
   1133c:	e0ca      	b.n	114d4 <__aeabi_dsub+0x3ac>
   1133e:	1e58      	subs	r0, r3, #1
   11340:	4684      	mov	ip, r0
   11342:	2800      	cmp	r0, #0
   11344:	d000      	beq.n	11348 <__aeabi_dsub+0x220>
   11346:	e0e7      	b.n	11518 <__aeabi_dsub+0x3f0>
   11348:	4452      	add	r2, sl
   1134a:	4552      	cmp	r2, sl
   1134c:	4180      	sbcs	r0, r0
   1134e:	1864      	adds	r4, r4, r1
   11350:	4240      	negs	r0, r0
   11352:	1824      	adds	r4, r4, r0
   11354:	0017      	movs	r7, r2
   11356:	2601      	movs	r6, #1
   11358:	0223      	lsls	r3, r4, #8
   1135a:	d507      	bpl.n	1136c <__aeabi_dsub+0x244>
   1135c:	2602      	movs	r6, #2
   1135e:	e7cf      	b.n	11300 <__aeabi_dsub+0x1d8>
   11360:	4664      	mov	r4, ip
   11362:	432c      	orrs	r4, r5
   11364:	d100      	bne.n	11368 <__aeabi_dsub+0x240>
   11366:	e1b3      	b.n	116d0 <__aeabi_dsub+0x5a8>
   11368:	002c      	movs	r4, r5
   1136a:	4667      	mov	r7, ip
   1136c:	077b      	lsls	r3, r7, #29
   1136e:	d000      	beq.n	11372 <__aeabi_dsub+0x24a>
   11370:	e762      	b.n	11238 <__aeabi_dsub+0x110>
   11372:	0763      	lsls	r3, r4, #29
   11374:	08ff      	lsrs	r7, r7, #3
   11376:	431f      	orrs	r7, r3
   11378:	2501      	movs	r5, #1
   1137a:	4643      	mov	r3, r8
   1137c:	08e4      	lsrs	r4, r4, #3
   1137e:	401d      	ands	r5, r3
   11380:	e793      	b.n	112aa <__aeabi_dsub+0x182>
   11382:	2d00      	cmp	r5, #0
   11384:	d178      	bne.n	11478 <__aeabi_dsub+0x350>
   11386:	1c75      	adds	r5, r6, #1
   11388:	056d      	lsls	r5, r5, #21
   1138a:	0d6d      	lsrs	r5, r5, #21
   1138c:	2d01      	cmp	r5, #1
   1138e:	dc00      	bgt.n	11392 <__aeabi_dsub+0x26a>
   11390:	e0f2      	b.n	11578 <__aeabi_dsub+0x450>
   11392:	4650      	mov	r0, sl
   11394:	1a80      	subs	r0, r0, r2
   11396:	4582      	cmp	sl, r0
   11398:	41bf      	sbcs	r7, r7
   1139a:	1a65      	subs	r5, r4, r1
   1139c:	427f      	negs	r7, r7
   1139e:	1bed      	subs	r5, r5, r7
   113a0:	4684      	mov	ip, r0
   113a2:	0228      	lsls	r0, r5, #8
   113a4:	d400      	bmi.n	113a8 <__aeabi_dsub+0x280>
   113a6:	e08c      	b.n	114c2 <__aeabi_dsub+0x39a>
   113a8:	4650      	mov	r0, sl
   113aa:	1a17      	subs	r7, r2, r0
   113ac:	42ba      	cmp	r2, r7
   113ae:	4192      	sbcs	r2, r2
   113b0:	1b0c      	subs	r4, r1, r4
   113b2:	4255      	negs	r5, r2
   113b4:	1b65      	subs	r5, r4, r5
   113b6:	4698      	mov	r8, r3
   113b8:	e714      	b.n	111e4 <__aeabi_dsub+0xbc>
   113ba:	2501      	movs	r5, #1
   113bc:	4643      	mov	r3, r8
   113be:	2400      	movs	r4, #0
   113c0:	401d      	ands	r5, r3
   113c2:	2700      	movs	r7, #0
   113c4:	e755      	b.n	11272 <__aeabi_dsub+0x14a>
   113c6:	4c2a      	ldr	r4, [pc, #168]	; (11470 <__aeabi_dsub+0x348>)
   113c8:	1af6      	subs	r6, r6, r3
   113ca:	402c      	ands	r4, r5
   113cc:	e732      	b.n	11234 <__aeabi_dsub+0x10c>
   113ce:	003d      	movs	r5, r7
   113d0:	3828      	subs	r0, #40	; 0x28
   113d2:	4085      	lsls	r5, r0
   113d4:	2700      	movs	r7, #0
   113d6:	e717      	b.n	11208 <__aeabi_dsub+0xe0>
   113d8:	0038      	movs	r0, r7
   113da:	f000 fa27 	bl	1182c <__clzsi2>
   113de:	3020      	adds	r0, #32
   113e0:	e706      	b.n	111f0 <__aeabi_dsub+0xc8>
   113e2:	430a      	orrs	r2, r1
   113e4:	0017      	movs	r7, r2
   113e6:	2100      	movs	r1, #0
   113e8:	1e7a      	subs	r2, r7, #1
   113ea:	4197      	sbcs	r7, r2
   113ec:	e6ee      	b.n	111cc <__aeabi_dsub+0xa4>
   113ee:	2b00      	cmp	r3, #0
   113f0:	d000      	beq.n	113f4 <__aeabi_dsub+0x2cc>
   113f2:	e0e5      	b.n	115c0 <__aeabi_dsub+0x498>
   113f4:	1c73      	adds	r3, r6, #1
   113f6:	469c      	mov	ip, r3
   113f8:	055b      	lsls	r3, r3, #21
   113fa:	0d5b      	lsrs	r3, r3, #21
   113fc:	2b01      	cmp	r3, #1
   113fe:	dc00      	bgt.n	11402 <__aeabi_dsub+0x2da>
   11400:	e09f      	b.n	11542 <__aeabi_dsub+0x41a>
   11402:	4b1a      	ldr	r3, [pc, #104]	; (1146c <__aeabi_dsub+0x344>)
   11404:	459c      	cmp	ip, r3
   11406:	d100      	bne.n	1140a <__aeabi_dsub+0x2e2>
   11408:	e0c5      	b.n	11596 <__aeabi_dsub+0x46e>
   1140a:	4452      	add	r2, sl
   1140c:	4552      	cmp	r2, sl
   1140e:	4180      	sbcs	r0, r0
   11410:	1864      	adds	r4, r4, r1
   11412:	4240      	negs	r0, r0
   11414:	1824      	adds	r4, r4, r0
   11416:	07e7      	lsls	r7, r4, #31
   11418:	0852      	lsrs	r2, r2, #1
   1141a:	4317      	orrs	r7, r2
   1141c:	0864      	lsrs	r4, r4, #1
   1141e:	4666      	mov	r6, ip
   11420:	e708      	b.n	11234 <__aeabi_dsub+0x10c>
   11422:	4812      	ldr	r0, [pc, #72]	; (1146c <__aeabi_dsub+0x344>)
   11424:	4285      	cmp	r5, r0
   11426:	d100      	bne.n	1142a <__aeabi_dsub+0x302>
   11428:	e085      	b.n	11536 <__aeabi_dsub+0x40e>
   1142a:	001d      	movs	r5, r3
   1142c:	e6bc      	b.n	111a8 <__aeabi_dsub+0x80>
   1142e:	0029      	movs	r1, r5
   11430:	3e1f      	subs	r6, #31
   11432:	40f1      	lsrs	r1, r6
   11434:	2b20      	cmp	r3, #32
   11436:	d100      	bne.n	1143a <__aeabi_dsub+0x312>
   11438:	e07f      	b.n	1153a <__aeabi_dsub+0x412>
   1143a:	2240      	movs	r2, #64	; 0x40
   1143c:	1ad3      	subs	r3, r2, r3
   1143e:	409d      	lsls	r5, r3
   11440:	432f      	orrs	r7, r5
   11442:	1e7d      	subs	r5, r7, #1
   11444:	41af      	sbcs	r7, r5
   11446:	2400      	movs	r4, #0
   11448:	430f      	orrs	r7, r1
   1144a:	2600      	movs	r6, #0
   1144c:	e78e      	b.n	1136c <__aeabi_dsub+0x244>
   1144e:	002b      	movs	r3, r5
   11450:	000f      	movs	r7, r1
   11452:	3b20      	subs	r3, #32
   11454:	40df      	lsrs	r7, r3
   11456:	2d20      	cmp	r5, #32
   11458:	d071      	beq.n	1153e <__aeabi_dsub+0x416>
   1145a:	2340      	movs	r3, #64	; 0x40
   1145c:	1b5d      	subs	r5, r3, r5
   1145e:	40a9      	lsls	r1, r5
   11460:	430a      	orrs	r2, r1
   11462:	1e51      	subs	r1, r2, #1
   11464:	418a      	sbcs	r2, r1
   11466:	2100      	movs	r1, #0
   11468:	4317      	orrs	r7, r2
   1146a:	e6af      	b.n	111cc <__aeabi_dsub+0xa4>
   1146c:	000007ff 	.word	0x000007ff
   11470:	ff7fffff 	.word	0xff7fffff
   11474:	800fffff 	.word	0x800fffff
   11478:	2e00      	cmp	r6, #0
   1147a:	d03e      	beq.n	114fa <__aeabi_dsub+0x3d2>
   1147c:	4eb3      	ldr	r6, [pc, #716]	; (1174c <__aeabi_dsub+0x624>)
   1147e:	45b4      	cmp	ip, r6
   11480:	d045      	beq.n	1150e <__aeabi_dsub+0x3e6>
   11482:	2680      	movs	r6, #128	; 0x80
   11484:	0436      	lsls	r6, r6, #16
   11486:	426d      	negs	r5, r5
   11488:	4334      	orrs	r4, r6
   1148a:	2d38      	cmp	r5, #56	; 0x38
   1148c:	dd00      	ble.n	11490 <__aeabi_dsub+0x368>
   1148e:	e0a8      	b.n	115e2 <__aeabi_dsub+0x4ba>
   11490:	2d1f      	cmp	r5, #31
   11492:	dd00      	ble.n	11496 <__aeabi_dsub+0x36e>
   11494:	e11f      	b.n	116d6 <__aeabi_dsub+0x5ae>
   11496:	2620      	movs	r6, #32
   11498:	0027      	movs	r7, r4
   1149a:	4650      	mov	r0, sl
   1149c:	1b76      	subs	r6, r6, r5
   1149e:	40b7      	lsls	r7, r6
   114a0:	40e8      	lsrs	r0, r5
   114a2:	4307      	orrs	r7, r0
   114a4:	4650      	mov	r0, sl
   114a6:	40b0      	lsls	r0, r6
   114a8:	1e46      	subs	r6, r0, #1
   114aa:	41b0      	sbcs	r0, r6
   114ac:	40ec      	lsrs	r4, r5
   114ae:	4338      	orrs	r0, r7
   114b0:	1a17      	subs	r7, r2, r0
   114b2:	42ba      	cmp	r2, r7
   114b4:	4192      	sbcs	r2, r2
   114b6:	1b0c      	subs	r4, r1, r4
   114b8:	4252      	negs	r2, r2
   114ba:	1aa4      	subs	r4, r4, r2
   114bc:	4666      	mov	r6, ip
   114be:	4698      	mov	r8, r3
   114c0:	e68b      	b.n	111da <__aeabi_dsub+0xb2>
   114c2:	4664      	mov	r4, ip
   114c4:	4667      	mov	r7, ip
   114c6:	432c      	orrs	r4, r5
   114c8:	d000      	beq.n	114cc <__aeabi_dsub+0x3a4>
   114ca:	e68b      	b.n	111e4 <__aeabi_dsub+0xbc>
   114cc:	2500      	movs	r5, #0
   114ce:	2600      	movs	r6, #0
   114d0:	2700      	movs	r7, #0
   114d2:	e6ea      	b.n	112aa <__aeabi_dsub+0x182>
   114d4:	001e      	movs	r6, r3
   114d6:	e6ad      	b.n	11234 <__aeabi_dsub+0x10c>
   114d8:	2b1f      	cmp	r3, #31
   114da:	dc60      	bgt.n	1159e <__aeabi_dsub+0x476>
   114dc:	2720      	movs	r7, #32
   114de:	1af8      	subs	r0, r7, r3
   114e0:	000f      	movs	r7, r1
   114e2:	4684      	mov	ip, r0
   114e4:	4087      	lsls	r7, r0
   114e6:	0010      	movs	r0, r2
   114e8:	40d8      	lsrs	r0, r3
   114ea:	4307      	orrs	r7, r0
   114ec:	4660      	mov	r0, ip
   114ee:	4082      	lsls	r2, r0
   114f0:	1e50      	subs	r0, r2, #1
   114f2:	4182      	sbcs	r2, r0
   114f4:	40d9      	lsrs	r1, r3
   114f6:	4317      	orrs	r7, r2
   114f8:	e6f5      	b.n	112e6 <__aeabi_dsub+0x1be>
   114fa:	0026      	movs	r6, r4
   114fc:	4650      	mov	r0, sl
   114fe:	4306      	orrs	r6, r0
   11500:	d005      	beq.n	1150e <__aeabi_dsub+0x3e6>
   11502:	43ed      	mvns	r5, r5
   11504:	2d00      	cmp	r5, #0
   11506:	d0d3      	beq.n	114b0 <__aeabi_dsub+0x388>
   11508:	4e90      	ldr	r6, [pc, #576]	; (1174c <__aeabi_dsub+0x624>)
   1150a:	45b4      	cmp	ip, r6
   1150c:	d1bd      	bne.n	1148a <__aeabi_dsub+0x362>
   1150e:	000c      	movs	r4, r1
   11510:	0017      	movs	r7, r2
   11512:	4666      	mov	r6, ip
   11514:	4698      	mov	r8, r3
   11516:	e68d      	b.n	11234 <__aeabi_dsub+0x10c>
   11518:	488c      	ldr	r0, [pc, #560]	; (1174c <__aeabi_dsub+0x624>)
   1151a:	4283      	cmp	r3, r0
   1151c:	d00b      	beq.n	11536 <__aeabi_dsub+0x40e>
   1151e:	4663      	mov	r3, ip
   11520:	e6d9      	b.n	112d6 <__aeabi_dsub+0x1ae>
   11522:	2d00      	cmp	r5, #0
   11524:	d000      	beq.n	11528 <__aeabi_dsub+0x400>
   11526:	e096      	b.n	11656 <__aeabi_dsub+0x52e>
   11528:	0008      	movs	r0, r1
   1152a:	4310      	orrs	r0, r2
   1152c:	d100      	bne.n	11530 <__aeabi_dsub+0x408>
   1152e:	e0e2      	b.n	116f6 <__aeabi_dsub+0x5ce>
   11530:	000c      	movs	r4, r1
   11532:	0017      	movs	r7, r2
   11534:	4698      	mov	r8, r3
   11536:	4e85      	ldr	r6, [pc, #532]	; (1174c <__aeabi_dsub+0x624>)
   11538:	e67c      	b.n	11234 <__aeabi_dsub+0x10c>
   1153a:	2500      	movs	r5, #0
   1153c:	e780      	b.n	11440 <__aeabi_dsub+0x318>
   1153e:	2100      	movs	r1, #0
   11540:	e78e      	b.n	11460 <__aeabi_dsub+0x338>
   11542:	0023      	movs	r3, r4
   11544:	4650      	mov	r0, sl
   11546:	4303      	orrs	r3, r0
   11548:	2e00      	cmp	r6, #0
   1154a:	d000      	beq.n	1154e <__aeabi_dsub+0x426>
   1154c:	e0a8      	b.n	116a0 <__aeabi_dsub+0x578>
   1154e:	2b00      	cmp	r3, #0
   11550:	d100      	bne.n	11554 <__aeabi_dsub+0x42c>
   11552:	e0de      	b.n	11712 <__aeabi_dsub+0x5ea>
   11554:	000b      	movs	r3, r1
   11556:	4313      	orrs	r3, r2
   11558:	d100      	bne.n	1155c <__aeabi_dsub+0x434>
   1155a:	e66b      	b.n	11234 <__aeabi_dsub+0x10c>
   1155c:	4452      	add	r2, sl
   1155e:	4552      	cmp	r2, sl
   11560:	4180      	sbcs	r0, r0
   11562:	1864      	adds	r4, r4, r1
   11564:	4240      	negs	r0, r0
   11566:	1824      	adds	r4, r4, r0
   11568:	0017      	movs	r7, r2
   1156a:	0223      	lsls	r3, r4, #8
   1156c:	d400      	bmi.n	11570 <__aeabi_dsub+0x448>
   1156e:	e6fd      	b.n	1136c <__aeabi_dsub+0x244>
   11570:	4b77      	ldr	r3, [pc, #476]	; (11750 <__aeabi_dsub+0x628>)
   11572:	4666      	mov	r6, ip
   11574:	401c      	ands	r4, r3
   11576:	e65d      	b.n	11234 <__aeabi_dsub+0x10c>
   11578:	0025      	movs	r5, r4
   1157a:	4650      	mov	r0, sl
   1157c:	4305      	orrs	r5, r0
   1157e:	2e00      	cmp	r6, #0
   11580:	d1cf      	bne.n	11522 <__aeabi_dsub+0x3fa>
   11582:	2d00      	cmp	r5, #0
   11584:	d14f      	bne.n	11626 <__aeabi_dsub+0x4fe>
   11586:	000c      	movs	r4, r1
   11588:	4314      	orrs	r4, r2
   1158a:	d100      	bne.n	1158e <__aeabi_dsub+0x466>
   1158c:	e0a0      	b.n	116d0 <__aeabi_dsub+0x5a8>
   1158e:	000c      	movs	r4, r1
   11590:	0017      	movs	r7, r2
   11592:	4698      	mov	r8, r3
   11594:	e64e      	b.n	11234 <__aeabi_dsub+0x10c>
   11596:	4666      	mov	r6, ip
   11598:	2400      	movs	r4, #0
   1159a:	2700      	movs	r7, #0
   1159c:	e685      	b.n	112aa <__aeabi_dsub+0x182>
   1159e:	001f      	movs	r7, r3
   115a0:	0008      	movs	r0, r1
   115a2:	3f20      	subs	r7, #32
   115a4:	40f8      	lsrs	r0, r7
   115a6:	0007      	movs	r7, r0
   115a8:	2b20      	cmp	r3, #32
   115aa:	d100      	bne.n	115ae <__aeabi_dsub+0x486>
   115ac:	e08e      	b.n	116cc <__aeabi_dsub+0x5a4>
   115ae:	2040      	movs	r0, #64	; 0x40
   115b0:	1ac3      	subs	r3, r0, r3
   115b2:	4099      	lsls	r1, r3
   115b4:	430a      	orrs	r2, r1
   115b6:	1e51      	subs	r1, r2, #1
   115b8:	418a      	sbcs	r2, r1
   115ba:	2100      	movs	r1, #0
   115bc:	4317      	orrs	r7, r2
   115be:	e692      	b.n	112e6 <__aeabi_dsub+0x1be>
   115c0:	2e00      	cmp	r6, #0
   115c2:	d114      	bne.n	115ee <__aeabi_dsub+0x4c6>
   115c4:	0026      	movs	r6, r4
   115c6:	4650      	mov	r0, sl
   115c8:	4306      	orrs	r6, r0
   115ca:	d062      	beq.n	11692 <__aeabi_dsub+0x56a>
   115cc:	43db      	mvns	r3, r3
   115ce:	2b00      	cmp	r3, #0
   115d0:	d15c      	bne.n	1168c <__aeabi_dsub+0x564>
   115d2:	1887      	adds	r7, r0, r2
   115d4:	4297      	cmp	r7, r2
   115d6:	4192      	sbcs	r2, r2
   115d8:	1864      	adds	r4, r4, r1
   115da:	4252      	negs	r2, r2
   115dc:	18a4      	adds	r4, r4, r2
   115de:	4666      	mov	r6, ip
   115e0:	e687      	b.n	112f2 <__aeabi_dsub+0x1ca>
   115e2:	4650      	mov	r0, sl
   115e4:	4320      	orrs	r0, r4
   115e6:	1e44      	subs	r4, r0, #1
   115e8:	41a0      	sbcs	r0, r4
   115ea:	2400      	movs	r4, #0
   115ec:	e760      	b.n	114b0 <__aeabi_dsub+0x388>
   115ee:	4e57      	ldr	r6, [pc, #348]	; (1174c <__aeabi_dsub+0x624>)
   115f0:	45b4      	cmp	ip, r6
   115f2:	d04e      	beq.n	11692 <__aeabi_dsub+0x56a>
   115f4:	2680      	movs	r6, #128	; 0x80
   115f6:	0436      	lsls	r6, r6, #16
   115f8:	425b      	negs	r3, r3
   115fa:	4334      	orrs	r4, r6
   115fc:	2b38      	cmp	r3, #56	; 0x38
   115fe:	dd00      	ble.n	11602 <__aeabi_dsub+0x4da>
   11600:	e07f      	b.n	11702 <__aeabi_dsub+0x5da>
   11602:	2b1f      	cmp	r3, #31
   11604:	dd00      	ble.n	11608 <__aeabi_dsub+0x4e0>
   11606:	e08b      	b.n	11720 <__aeabi_dsub+0x5f8>
   11608:	2620      	movs	r6, #32
   1160a:	0027      	movs	r7, r4
   1160c:	4650      	mov	r0, sl
   1160e:	1af6      	subs	r6, r6, r3
   11610:	40b7      	lsls	r7, r6
   11612:	40d8      	lsrs	r0, r3
   11614:	4307      	orrs	r7, r0
   11616:	4650      	mov	r0, sl
   11618:	40b0      	lsls	r0, r6
   1161a:	1e46      	subs	r6, r0, #1
   1161c:	41b0      	sbcs	r0, r6
   1161e:	4307      	orrs	r7, r0
   11620:	40dc      	lsrs	r4, r3
   11622:	18bf      	adds	r7, r7, r2
   11624:	e7d6      	b.n	115d4 <__aeabi_dsub+0x4ac>
   11626:	000d      	movs	r5, r1
   11628:	4315      	orrs	r5, r2
   1162a:	d100      	bne.n	1162e <__aeabi_dsub+0x506>
   1162c:	e602      	b.n	11234 <__aeabi_dsub+0x10c>
   1162e:	4650      	mov	r0, sl
   11630:	1a80      	subs	r0, r0, r2
   11632:	4582      	cmp	sl, r0
   11634:	41bf      	sbcs	r7, r7
   11636:	1a65      	subs	r5, r4, r1
   11638:	427f      	negs	r7, r7
   1163a:	1bed      	subs	r5, r5, r7
   1163c:	4684      	mov	ip, r0
   1163e:	0228      	lsls	r0, r5, #8
   11640:	d400      	bmi.n	11644 <__aeabi_dsub+0x51c>
   11642:	e68d      	b.n	11360 <__aeabi_dsub+0x238>
   11644:	4650      	mov	r0, sl
   11646:	1a17      	subs	r7, r2, r0
   11648:	42ba      	cmp	r2, r7
   1164a:	4192      	sbcs	r2, r2
   1164c:	1b0c      	subs	r4, r1, r4
   1164e:	4252      	negs	r2, r2
   11650:	1aa4      	subs	r4, r4, r2
   11652:	4698      	mov	r8, r3
   11654:	e5ee      	b.n	11234 <__aeabi_dsub+0x10c>
   11656:	000d      	movs	r5, r1
   11658:	4315      	orrs	r5, r2
   1165a:	d100      	bne.n	1165e <__aeabi_dsub+0x536>
   1165c:	e76b      	b.n	11536 <__aeabi_dsub+0x40e>
   1165e:	4650      	mov	r0, sl
   11660:	0767      	lsls	r7, r4, #29
   11662:	08c0      	lsrs	r0, r0, #3
   11664:	4307      	orrs	r7, r0
   11666:	2080      	movs	r0, #128	; 0x80
   11668:	08e4      	lsrs	r4, r4, #3
   1166a:	0300      	lsls	r0, r0, #12
   1166c:	4204      	tst	r4, r0
   1166e:	d007      	beq.n	11680 <__aeabi_dsub+0x558>
   11670:	08cd      	lsrs	r5, r1, #3
   11672:	4205      	tst	r5, r0
   11674:	d104      	bne.n	11680 <__aeabi_dsub+0x558>
   11676:	002c      	movs	r4, r5
   11678:	4698      	mov	r8, r3
   1167a:	08d7      	lsrs	r7, r2, #3
   1167c:	0749      	lsls	r1, r1, #29
   1167e:	430f      	orrs	r7, r1
   11680:	0f7b      	lsrs	r3, r7, #29
   11682:	00e4      	lsls	r4, r4, #3
   11684:	431c      	orrs	r4, r3
   11686:	00ff      	lsls	r7, r7, #3
   11688:	4e30      	ldr	r6, [pc, #192]	; (1174c <__aeabi_dsub+0x624>)
   1168a:	e5d3      	b.n	11234 <__aeabi_dsub+0x10c>
   1168c:	4e2f      	ldr	r6, [pc, #188]	; (1174c <__aeabi_dsub+0x624>)
   1168e:	45b4      	cmp	ip, r6
   11690:	d1b4      	bne.n	115fc <__aeabi_dsub+0x4d4>
   11692:	000c      	movs	r4, r1
   11694:	0017      	movs	r7, r2
   11696:	4666      	mov	r6, ip
   11698:	e5cc      	b.n	11234 <__aeabi_dsub+0x10c>
   1169a:	2700      	movs	r7, #0
   1169c:	2400      	movs	r4, #0
   1169e:	e5e8      	b.n	11272 <__aeabi_dsub+0x14a>
   116a0:	2b00      	cmp	r3, #0
   116a2:	d039      	beq.n	11718 <__aeabi_dsub+0x5f0>
   116a4:	000b      	movs	r3, r1
   116a6:	4313      	orrs	r3, r2
   116a8:	d100      	bne.n	116ac <__aeabi_dsub+0x584>
   116aa:	e744      	b.n	11536 <__aeabi_dsub+0x40e>
   116ac:	08c0      	lsrs	r0, r0, #3
   116ae:	0767      	lsls	r7, r4, #29
   116b0:	4307      	orrs	r7, r0
   116b2:	2080      	movs	r0, #128	; 0x80
   116b4:	08e4      	lsrs	r4, r4, #3
   116b6:	0300      	lsls	r0, r0, #12
   116b8:	4204      	tst	r4, r0
   116ba:	d0e1      	beq.n	11680 <__aeabi_dsub+0x558>
   116bc:	08cb      	lsrs	r3, r1, #3
   116be:	4203      	tst	r3, r0
   116c0:	d1de      	bne.n	11680 <__aeabi_dsub+0x558>
   116c2:	08d7      	lsrs	r7, r2, #3
   116c4:	0749      	lsls	r1, r1, #29
   116c6:	430f      	orrs	r7, r1
   116c8:	001c      	movs	r4, r3
   116ca:	e7d9      	b.n	11680 <__aeabi_dsub+0x558>
   116cc:	2100      	movs	r1, #0
   116ce:	e771      	b.n	115b4 <__aeabi_dsub+0x48c>
   116d0:	2500      	movs	r5, #0
   116d2:	2700      	movs	r7, #0
   116d4:	e5e9      	b.n	112aa <__aeabi_dsub+0x182>
   116d6:	002e      	movs	r6, r5
   116d8:	0027      	movs	r7, r4
   116da:	3e20      	subs	r6, #32
   116dc:	40f7      	lsrs	r7, r6
   116de:	2d20      	cmp	r5, #32
   116e0:	d02f      	beq.n	11742 <__aeabi_dsub+0x61a>
   116e2:	2640      	movs	r6, #64	; 0x40
   116e4:	1b75      	subs	r5, r6, r5
   116e6:	40ac      	lsls	r4, r5
   116e8:	4650      	mov	r0, sl
   116ea:	4320      	orrs	r0, r4
   116ec:	1e44      	subs	r4, r0, #1
   116ee:	41a0      	sbcs	r0, r4
   116f0:	2400      	movs	r4, #0
   116f2:	4338      	orrs	r0, r7
   116f4:	e6dc      	b.n	114b0 <__aeabi_dsub+0x388>
   116f6:	2480      	movs	r4, #128	; 0x80
   116f8:	2500      	movs	r5, #0
   116fa:	0324      	lsls	r4, r4, #12
   116fc:	4e13      	ldr	r6, [pc, #76]	; (1174c <__aeabi_dsub+0x624>)
   116fe:	2700      	movs	r7, #0
   11700:	e5d3      	b.n	112aa <__aeabi_dsub+0x182>
   11702:	4650      	mov	r0, sl
   11704:	4320      	orrs	r0, r4
   11706:	0007      	movs	r7, r0
   11708:	1e78      	subs	r0, r7, #1
   1170a:	4187      	sbcs	r7, r0
   1170c:	2400      	movs	r4, #0
   1170e:	18bf      	adds	r7, r7, r2
   11710:	e760      	b.n	115d4 <__aeabi_dsub+0x4ac>
   11712:	000c      	movs	r4, r1
   11714:	0017      	movs	r7, r2
   11716:	e58d      	b.n	11234 <__aeabi_dsub+0x10c>
   11718:	000c      	movs	r4, r1
   1171a:	0017      	movs	r7, r2
   1171c:	4e0b      	ldr	r6, [pc, #44]	; (1174c <__aeabi_dsub+0x624>)
   1171e:	e589      	b.n	11234 <__aeabi_dsub+0x10c>
   11720:	001e      	movs	r6, r3
   11722:	0027      	movs	r7, r4
   11724:	3e20      	subs	r6, #32
   11726:	40f7      	lsrs	r7, r6
   11728:	2b20      	cmp	r3, #32
   1172a:	d00c      	beq.n	11746 <__aeabi_dsub+0x61e>
   1172c:	2640      	movs	r6, #64	; 0x40
   1172e:	1af3      	subs	r3, r6, r3
   11730:	409c      	lsls	r4, r3
   11732:	4650      	mov	r0, sl
   11734:	4320      	orrs	r0, r4
   11736:	1e44      	subs	r4, r0, #1
   11738:	41a0      	sbcs	r0, r4
   1173a:	4307      	orrs	r7, r0
   1173c:	2400      	movs	r4, #0
   1173e:	18bf      	adds	r7, r7, r2
   11740:	e748      	b.n	115d4 <__aeabi_dsub+0x4ac>
   11742:	2400      	movs	r4, #0
   11744:	e7d0      	b.n	116e8 <__aeabi_dsub+0x5c0>
   11746:	2400      	movs	r4, #0
   11748:	e7f3      	b.n	11732 <__aeabi_dsub+0x60a>
   1174a:	46c0      	nop			; (mov r8, r8)
   1174c:	000007ff 	.word	0x000007ff
   11750:	ff7fffff 	.word	0xff7fffff

00011754 <__aeabi_d2iz>:
   11754:	b530      	push	{r4, r5, lr}
   11756:	4d13      	ldr	r5, [pc, #76]	; (117a4 <__aeabi_d2iz+0x50>)
   11758:	030a      	lsls	r2, r1, #12
   1175a:	004b      	lsls	r3, r1, #1
   1175c:	0b12      	lsrs	r2, r2, #12
   1175e:	0d5b      	lsrs	r3, r3, #21
   11760:	0fc9      	lsrs	r1, r1, #31
   11762:	2400      	movs	r4, #0
   11764:	42ab      	cmp	r3, r5
   11766:	dd10      	ble.n	1178a <__aeabi_d2iz+0x36>
   11768:	4c0f      	ldr	r4, [pc, #60]	; (117a8 <__aeabi_d2iz+0x54>)
   1176a:	42a3      	cmp	r3, r4
   1176c:	dc0f      	bgt.n	1178e <__aeabi_d2iz+0x3a>
   1176e:	2480      	movs	r4, #128	; 0x80
   11770:	4d0e      	ldr	r5, [pc, #56]	; (117ac <__aeabi_d2iz+0x58>)
   11772:	0364      	lsls	r4, r4, #13
   11774:	4322      	orrs	r2, r4
   11776:	1aed      	subs	r5, r5, r3
   11778:	2d1f      	cmp	r5, #31
   1177a:	dd0b      	ble.n	11794 <__aeabi_d2iz+0x40>
   1177c:	480c      	ldr	r0, [pc, #48]	; (117b0 <__aeabi_d2iz+0x5c>)
   1177e:	1ac3      	subs	r3, r0, r3
   11780:	40da      	lsrs	r2, r3
   11782:	4254      	negs	r4, r2
   11784:	2900      	cmp	r1, #0
   11786:	d100      	bne.n	1178a <__aeabi_d2iz+0x36>
   11788:	0014      	movs	r4, r2
   1178a:	0020      	movs	r0, r4
   1178c:	bd30      	pop	{r4, r5, pc}
   1178e:	4b09      	ldr	r3, [pc, #36]	; (117b4 <__aeabi_d2iz+0x60>)
   11790:	18cc      	adds	r4, r1, r3
   11792:	e7fa      	b.n	1178a <__aeabi_d2iz+0x36>
   11794:	4c08      	ldr	r4, [pc, #32]	; (117b8 <__aeabi_d2iz+0x64>)
   11796:	40e8      	lsrs	r0, r5
   11798:	46a4      	mov	ip, r4
   1179a:	4463      	add	r3, ip
   1179c:	409a      	lsls	r2, r3
   1179e:	4302      	orrs	r2, r0
   117a0:	e7ef      	b.n	11782 <__aeabi_d2iz+0x2e>
   117a2:	46c0      	nop			; (mov r8, r8)
   117a4:	000003fe 	.word	0x000003fe
   117a8:	0000041d 	.word	0x0000041d
   117ac:	00000433 	.word	0x00000433
   117b0:	00000413 	.word	0x00000413
   117b4:	7fffffff 	.word	0x7fffffff
   117b8:	fffffbed 	.word	0xfffffbed

000117bc <__aeabi_ui2d>:
   117bc:	b510      	push	{r4, lr}
   117be:	1e04      	subs	r4, r0, #0
   117c0:	d028      	beq.n	11814 <__aeabi_ui2d+0x58>
   117c2:	f000 f833 	bl	1182c <__clzsi2>
   117c6:	4b15      	ldr	r3, [pc, #84]	; (1181c <__aeabi_ui2d+0x60>)
   117c8:	4a15      	ldr	r2, [pc, #84]	; (11820 <__aeabi_ui2d+0x64>)
   117ca:	1a1b      	subs	r3, r3, r0
   117cc:	1ad2      	subs	r2, r2, r3
   117ce:	2a1f      	cmp	r2, #31
   117d0:	dd15      	ble.n	117fe <__aeabi_ui2d+0x42>
   117d2:	4a14      	ldr	r2, [pc, #80]	; (11824 <__aeabi_ui2d+0x68>)
   117d4:	1ad2      	subs	r2, r2, r3
   117d6:	4094      	lsls	r4, r2
   117d8:	2200      	movs	r2, #0
   117da:	0324      	lsls	r4, r4, #12
   117dc:	055b      	lsls	r3, r3, #21
   117de:	0b24      	lsrs	r4, r4, #12
   117e0:	0d5b      	lsrs	r3, r3, #21
   117e2:	2100      	movs	r1, #0
   117e4:	0010      	movs	r0, r2
   117e6:	0324      	lsls	r4, r4, #12
   117e8:	0d0a      	lsrs	r2, r1, #20
   117ea:	0b24      	lsrs	r4, r4, #12
   117ec:	0512      	lsls	r2, r2, #20
   117ee:	4322      	orrs	r2, r4
   117f0:	4c0d      	ldr	r4, [pc, #52]	; (11828 <__aeabi_ui2d+0x6c>)
   117f2:	051b      	lsls	r3, r3, #20
   117f4:	4022      	ands	r2, r4
   117f6:	4313      	orrs	r3, r2
   117f8:	005b      	lsls	r3, r3, #1
   117fa:	0859      	lsrs	r1, r3, #1
   117fc:	bd10      	pop	{r4, pc}
   117fe:	0021      	movs	r1, r4
   11800:	4091      	lsls	r1, r2
   11802:	000a      	movs	r2, r1
   11804:	210b      	movs	r1, #11
   11806:	1a08      	subs	r0, r1, r0
   11808:	40c4      	lsrs	r4, r0
   1180a:	055b      	lsls	r3, r3, #21
   1180c:	0324      	lsls	r4, r4, #12
   1180e:	0b24      	lsrs	r4, r4, #12
   11810:	0d5b      	lsrs	r3, r3, #21
   11812:	e7e6      	b.n	117e2 <__aeabi_ui2d+0x26>
   11814:	2300      	movs	r3, #0
   11816:	2400      	movs	r4, #0
   11818:	2200      	movs	r2, #0
   1181a:	e7e2      	b.n	117e2 <__aeabi_ui2d+0x26>
   1181c:	0000041e 	.word	0x0000041e
   11820:	00000433 	.word	0x00000433
   11824:	00000413 	.word	0x00000413
   11828:	800fffff 	.word	0x800fffff

0001182c <__clzsi2>:
   1182c:	211c      	movs	r1, #28
   1182e:	2301      	movs	r3, #1
   11830:	041b      	lsls	r3, r3, #16
   11832:	4298      	cmp	r0, r3
   11834:	d301      	bcc.n	1183a <__clzsi2+0xe>
   11836:	0c00      	lsrs	r0, r0, #16
   11838:	3910      	subs	r1, #16
   1183a:	0a1b      	lsrs	r3, r3, #8
   1183c:	4298      	cmp	r0, r3
   1183e:	d301      	bcc.n	11844 <__clzsi2+0x18>
   11840:	0a00      	lsrs	r0, r0, #8
   11842:	3908      	subs	r1, #8
   11844:	091b      	lsrs	r3, r3, #4
   11846:	4298      	cmp	r0, r3
   11848:	d301      	bcc.n	1184e <__clzsi2+0x22>
   1184a:	0900      	lsrs	r0, r0, #4
   1184c:	3904      	subs	r1, #4
   1184e:	a202      	add	r2, pc, #8	; (adr r2, 11858 <__clzsi2+0x2c>)
   11850:	5c10      	ldrb	r0, [r2, r0]
   11852:	1840      	adds	r0, r0, r1
   11854:	4770      	bx	lr
   11856:	46c0      	nop			; (mov r8, r8)
   11858:	02020304 	.word	0x02020304
   1185c:	01010101 	.word	0x01010101
	...

00011868 <__assert_func>:
   11868:	b530      	push	{r4, r5, lr}
   1186a:	001c      	movs	r4, r3
   1186c:	4b09      	ldr	r3, [pc, #36]	; (11894 <__assert_func+0x2c>)
   1186e:	0005      	movs	r5, r0
   11870:	681b      	ldr	r3, [r3, #0]
   11872:	b085      	sub	sp, #20
   11874:	68d8      	ldr	r0, [r3, #12]
   11876:	4b08      	ldr	r3, [pc, #32]	; (11898 <__assert_func+0x30>)
   11878:	2a00      	cmp	r2, #0
   1187a:	d101      	bne.n	11880 <__assert_func+0x18>
   1187c:	4b07      	ldr	r3, [pc, #28]	; (1189c <__assert_func+0x34>)
   1187e:	001a      	movs	r2, r3
   11880:	9202      	str	r2, [sp, #8]
   11882:	9301      	str	r3, [sp, #4]
   11884:	9100      	str	r1, [sp, #0]
   11886:	002b      	movs	r3, r5
   11888:	0022      	movs	r2, r4
   1188a:	4905      	ldr	r1, [pc, #20]	; (118a0 <__assert_func+0x38>)
   1188c:	f000 f80a 	bl	118a4 <fiprintf>
   11890:	f000 fd98 	bl	123c4 <abort>
   11894:	20000038 	.word	0x20000038
   11898:	00013984 	.word	0x00013984
   1189c:	000139bf 	.word	0x000139bf
   118a0:	00013991 	.word	0x00013991

000118a4 <fiprintf>:
   118a4:	b40e      	push	{r1, r2, r3}
   118a6:	b503      	push	{r0, r1, lr}
   118a8:	0001      	movs	r1, r0
   118aa:	ab03      	add	r3, sp, #12
   118ac:	4804      	ldr	r0, [pc, #16]	; (118c0 <fiprintf+0x1c>)
   118ae:	cb04      	ldmia	r3!, {r2}
   118b0:	6800      	ldr	r0, [r0, #0]
   118b2:	9301      	str	r3, [sp, #4]
   118b4:	f000 f872 	bl	1199c <_vfiprintf_r>
   118b8:	b002      	add	sp, #8
   118ba:	bc08      	pop	{r3}
   118bc:	b003      	add	sp, #12
   118be:	4718      	bx	r3
   118c0:	20000038 	.word	0x20000038

000118c4 <__libc_init_array>:
   118c4:	b570      	push	{r4, r5, r6, lr}
   118c6:	2600      	movs	r6, #0
   118c8:	4d0c      	ldr	r5, [pc, #48]	; (118fc <__libc_init_array+0x38>)
   118ca:	4c0d      	ldr	r4, [pc, #52]	; (11900 <__libc_init_array+0x3c>)
   118cc:	1b64      	subs	r4, r4, r5
   118ce:	10a4      	asrs	r4, r4, #2
   118d0:	42a6      	cmp	r6, r4
   118d2:	d109      	bne.n	118e8 <__libc_init_array+0x24>
   118d4:	2600      	movs	r6, #0
   118d6:	f002 f8bf 	bl	13a58 <_init>
   118da:	4d0a      	ldr	r5, [pc, #40]	; (11904 <__libc_init_array+0x40>)
   118dc:	4c0a      	ldr	r4, [pc, #40]	; (11908 <__libc_init_array+0x44>)
   118de:	1b64      	subs	r4, r4, r5
   118e0:	10a4      	asrs	r4, r4, #2
   118e2:	42a6      	cmp	r6, r4
   118e4:	d105      	bne.n	118f2 <__libc_init_array+0x2e>
   118e6:	bd70      	pop	{r4, r5, r6, pc}
   118e8:	00b3      	lsls	r3, r6, #2
   118ea:	58eb      	ldr	r3, [r5, r3]
   118ec:	4798      	blx	r3
   118ee:	3601      	adds	r6, #1
   118f0:	e7ee      	b.n	118d0 <__libc_init_array+0xc>
   118f2:	00b3      	lsls	r3, r6, #2
   118f4:	58eb      	ldr	r3, [r5, r3]
   118f6:	4798      	blx	r3
   118f8:	3601      	adds	r6, #1
   118fa:	e7f2      	b.n	118e2 <__libc_init_array+0x1e>
   118fc:	00013a64 	.word	0x00013a64
   11900:	00013a64 	.word	0x00013a64
   11904:	00013a64 	.word	0x00013a64
   11908:	00013a68 	.word	0x00013a68

0001190c <memcmp>:
   1190c:	b530      	push	{r4, r5, lr}
   1190e:	2400      	movs	r4, #0
   11910:	42a2      	cmp	r2, r4
   11912:	d101      	bne.n	11918 <memcmp+0xc>
   11914:	2000      	movs	r0, #0
   11916:	e005      	b.n	11924 <memcmp+0x18>
   11918:	5d03      	ldrb	r3, [r0, r4]
   1191a:	1c65      	adds	r5, r4, #1
   1191c:	5d0c      	ldrb	r4, [r1, r4]
   1191e:	42a3      	cmp	r3, r4
   11920:	d001      	beq.n	11926 <memcmp+0x1a>
   11922:	1b18      	subs	r0, r3, r4
   11924:	bd30      	pop	{r4, r5, pc}
   11926:	002c      	movs	r4, r5
   11928:	e7f2      	b.n	11910 <memcmp+0x4>

0001192a <memcpy>:
   1192a:	2300      	movs	r3, #0
   1192c:	b510      	push	{r4, lr}
   1192e:	429a      	cmp	r2, r3
   11930:	d100      	bne.n	11934 <memcpy+0xa>
   11932:	bd10      	pop	{r4, pc}
   11934:	5ccc      	ldrb	r4, [r1, r3]
   11936:	54c4      	strb	r4, [r0, r3]
   11938:	3301      	adds	r3, #1
   1193a:	e7f8      	b.n	1192e <memcpy+0x4>

0001193c <memset>:
   1193c:	0003      	movs	r3, r0
   1193e:	1882      	adds	r2, r0, r2
   11940:	4293      	cmp	r3, r2
   11942:	d100      	bne.n	11946 <memset+0xa>
   11944:	4770      	bx	lr
   11946:	7019      	strb	r1, [r3, #0]
   11948:	3301      	adds	r3, #1
   1194a:	e7f9      	b.n	11940 <memset+0x4>

0001194c <__sfputc_r>:
   1194c:	6893      	ldr	r3, [r2, #8]
   1194e:	b510      	push	{r4, lr}
   11950:	3b01      	subs	r3, #1
   11952:	6093      	str	r3, [r2, #8]
   11954:	2b00      	cmp	r3, #0
   11956:	da05      	bge.n	11964 <__sfputc_r+0x18>
   11958:	6994      	ldr	r4, [r2, #24]
   1195a:	42a3      	cmp	r3, r4
   1195c:	db08      	blt.n	11970 <__sfputc_r+0x24>
   1195e:	b2cb      	uxtb	r3, r1
   11960:	2b0a      	cmp	r3, #10
   11962:	d005      	beq.n	11970 <__sfputc_r+0x24>
   11964:	6813      	ldr	r3, [r2, #0]
   11966:	1c58      	adds	r0, r3, #1
   11968:	6010      	str	r0, [r2, #0]
   1196a:	7019      	strb	r1, [r3, #0]
   1196c:	b2c8      	uxtb	r0, r1
   1196e:	bd10      	pop	{r4, pc}
   11970:	f000 fc5c 	bl	1222c <__swbuf_r>
   11974:	e7fb      	b.n	1196e <__sfputc_r+0x22>

00011976 <__sfputs_r>:
   11976:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   11978:	0006      	movs	r6, r0
   1197a:	000f      	movs	r7, r1
   1197c:	0014      	movs	r4, r2
   1197e:	18d5      	adds	r5, r2, r3
   11980:	42ac      	cmp	r4, r5
   11982:	d101      	bne.n	11988 <__sfputs_r+0x12>
   11984:	2000      	movs	r0, #0
   11986:	e007      	b.n	11998 <__sfputs_r+0x22>
   11988:	7821      	ldrb	r1, [r4, #0]
   1198a:	003a      	movs	r2, r7
   1198c:	0030      	movs	r0, r6
   1198e:	f7ff ffdd 	bl	1194c <__sfputc_r>
   11992:	3401      	adds	r4, #1
   11994:	1c43      	adds	r3, r0, #1
   11996:	d1f3      	bne.n	11980 <__sfputs_r+0xa>
   11998:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1199a:	Address 0x0001199a is out of bounds.


0001199c <_vfiprintf_r>:
   1199c:	b5f0      	push	{r4, r5, r6, r7, lr}
   1199e:	b09f      	sub	sp, #124	; 0x7c
   119a0:	0006      	movs	r6, r0
   119a2:	000f      	movs	r7, r1
   119a4:	0014      	movs	r4, r2
   119a6:	9305      	str	r3, [sp, #20]
   119a8:	2800      	cmp	r0, #0
   119aa:	d004      	beq.n	119b6 <_vfiprintf_r+0x1a>
   119ac:	6983      	ldr	r3, [r0, #24]
   119ae:	2b00      	cmp	r3, #0
   119b0:	d101      	bne.n	119b6 <_vfiprintf_r+0x1a>
   119b2:	f000 fe07 	bl	125c4 <__sinit>
   119b6:	4b7f      	ldr	r3, [pc, #508]	; (11bb4 <_vfiprintf_r+0x218>)
   119b8:	429f      	cmp	r7, r3
   119ba:	d15c      	bne.n	11a76 <_vfiprintf_r+0xda>
   119bc:	6877      	ldr	r7, [r6, #4]
   119be:	89bb      	ldrh	r3, [r7, #12]
   119c0:	071b      	lsls	r3, r3, #28
   119c2:	d562      	bpl.n	11a8a <_vfiprintf_r+0xee>
   119c4:	693b      	ldr	r3, [r7, #16]
   119c6:	2b00      	cmp	r3, #0
   119c8:	d05f      	beq.n	11a8a <_vfiprintf_r+0xee>
   119ca:	2300      	movs	r3, #0
   119cc:	ad06      	add	r5, sp, #24
   119ce:	616b      	str	r3, [r5, #20]
   119d0:	3320      	adds	r3, #32
   119d2:	766b      	strb	r3, [r5, #25]
   119d4:	3310      	adds	r3, #16
   119d6:	76ab      	strb	r3, [r5, #26]
   119d8:	9402      	str	r4, [sp, #8]
   119da:	9c02      	ldr	r4, [sp, #8]
   119dc:	7823      	ldrb	r3, [r4, #0]
   119de:	2b00      	cmp	r3, #0
   119e0:	d15d      	bne.n	11a9e <_vfiprintf_r+0x102>
   119e2:	9b02      	ldr	r3, [sp, #8]
   119e4:	1ae3      	subs	r3, r4, r3
   119e6:	9304      	str	r3, [sp, #16]
   119e8:	d00d      	beq.n	11a06 <_vfiprintf_r+0x6a>
   119ea:	9b04      	ldr	r3, [sp, #16]
   119ec:	9a02      	ldr	r2, [sp, #8]
   119ee:	0039      	movs	r1, r7
   119f0:	0030      	movs	r0, r6
   119f2:	f7ff ffc0 	bl	11976 <__sfputs_r>
   119f6:	1c43      	adds	r3, r0, #1
   119f8:	d100      	bne.n	119fc <_vfiprintf_r+0x60>
   119fa:	e0cc      	b.n	11b96 <_vfiprintf_r+0x1fa>
   119fc:	696a      	ldr	r2, [r5, #20]
   119fe:	9b04      	ldr	r3, [sp, #16]
   11a00:	4694      	mov	ip, r2
   11a02:	4463      	add	r3, ip
   11a04:	616b      	str	r3, [r5, #20]
   11a06:	7823      	ldrb	r3, [r4, #0]
   11a08:	2b00      	cmp	r3, #0
   11a0a:	d100      	bne.n	11a0e <_vfiprintf_r+0x72>
   11a0c:	e0c3      	b.n	11b96 <_vfiprintf_r+0x1fa>
   11a0e:	2201      	movs	r2, #1
   11a10:	2300      	movs	r3, #0
   11a12:	4252      	negs	r2, r2
   11a14:	606a      	str	r2, [r5, #4]
   11a16:	a902      	add	r1, sp, #8
   11a18:	3254      	adds	r2, #84	; 0x54
   11a1a:	1852      	adds	r2, r2, r1
   11a1c:	3401      	adds	r4, #1
   11a1e:	602b      	str	r3, [r5, #0]
   11a20:	60eb      	str	r3, [r5, #12]
   11a22:	60ab      	str	r3, [r5, #8]
   11a24:	7013      	strb	r3, [r2, #0]
   11a26:	65ab      	str	r3, [r5, #88]	; 0x58
   11a28:	7821      	ldrb	r1, [r4, #0]
   11a2a:	2205      	movs	r2, #5
   11a2c:	4862      	ldr	r0, [pc, #392]	; (11bb8 <_vfiprintf_r+0x21c>)
   11a2e:	f000 fed5 	bl	127dc <memchr>
   11a32:	1c63      	adds	r3, r4, #1
   11a34:	469c      	mov	ip, r3
   11a36:	2800      	cmp	r0, #0
   11a38:	d135      	bne.n	11aa6 <_vfiprintf_r+0x10a>
   11a3a:	6829      	ldr	r1, [r5, #0]
   11a3c:	06cb      	lsls	r3, r1, #27
   11a3e:	d504      	bpl.n	11a4a <_vfiprintf_r+0xae>
   11a40:	2353      	movs	r3, #83	; 0x53
   11a42:	aa02      	add	r2, sp, #8
   11a44:	3020      	adds	r0, #32
   11a46:	189b      	adds	r3, r3, r2
   11a48:	7018      	strb	r0, [r3, #0]
   11a4a:	070b      	lsls	r3, r1, #28
   11a4c:	d504      	bpl.n	11a58 <_vfiprintf_r+0xbc>
   11a4e:	2353      	movs	r3, #83	; 0x53
   11a50:	202b      	movs	r0, #43	; 0x2b
   11a52:	aa02      	add	r2, sp, #8
   11a54:	189b      	adds	r3, r3, r2
   11a56:	7018      	strb	r0, [r3, #0]
   11a58:	7823      	ldrb	r3, [r4, #0]
   11a5a:	2b2a      	cmp	r3, #42	; 0x2a
   11a5c:	d02c      	beq.n	11ab8 <_vfiprintf_r+0x11c>
   11a5e:	2000      	movs	r0, #0
   11a60:	210a      	movs	r1, #10
   11a62:	9b09      	ldr	r3, [sp, #36]	; 0x24
   11a64:	7822      	ldrb	r2, [r4, #0]
   11a66:	3a30      	subs	r2, #48	; 0x30
   11a68:	2a09      	cmp	r2, #9
   11a6a:	d800      	bhi.n	11a6e <_vfiprintf_r+0xd2>
   11a6c:	e06b      	b.n	11b46 <_vfiprintf_r+0x1aa>
   11a6e:	2800      	cmp	r0, #0
   11a70:	d02a      	beq.n	11ac8 <_vfiprintf_r+0x12c>
   11a72:	9309      	str	r3, [sp, #36]	; 0x24
   11a74:	e028      	b.n	11ac8 <_vfiprintf_r+0x12c>
   11a76:	4b51      	ldr	r3, [pc, #324]	; (11bbc <_vfiprintf_r+0x220>)
   11a78:	429f      	cmp	r7, r3
   11a7a:	d101      	bne.n	11a80 <_vfiprintf_r+0xe4>
   11a7c:	68b7      	ldr	r7, [r6, #8]
   11a7e:	e79e      	b.n	119be <_vfiprintf_r+0x22>
   11a80:	4b4f      	ldr	r3, [pc, #316]	; (11bc0 <_vfiprintf_r+0x224>)
   11a82:	429f      	cmp	r7, r3
   11a84:	d19b      	bne.n	119be <_vfiprintf_r+0x22>
   11a86:	68f7      	ldr	r7, [r6, #12]
   11a88:	e799      	b.n	119be <_vfiprintf_r+0x22>
   11a8a:	0039      	movs	r1, r7
   11a8c:	0030      	movs	r0, r6
   11a8e:	f000 fc23 	bl	122d8 <__swsetup_r>
   11a92:	2800      	cmp	r0, #0
   11a94:	d099      	beq.n	119ca <_vfiprintf_r+0x2e>
   11a96:	2001      	movs	r0, #1
   11a98:	4240      	negs	r0, r0
   11a9a:	b01f      	add	sp, #124	; 0x7c
   11a9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
   11a9e:	2b25      	cmp	r3, #37	; 0x25
   11aa0:	d09f      	beq.n	119e2 <_vfiprintf_r+0x46>
   11aa2:	3401      	adds	r4, #1
   11aa4:	e79a      	b.n	119dc <_vfiprintf_r+0x40>
   11aa6:	4b44      	ldr	r3, [pc, #272]	; (11bb8 <_vfiprintf_r+0x21c>)
   11aa8:	6829      	ldr	r1, [r5, #0]
   11aaa:	1ac0      	subs	r0, r0, r3
   11aac:	2301      	movs	r3, #1
   11aae:	4083      	lsls	r3, r0
   11ab0:	430b      	orrs	r3, r1
   11ab2:	602b      	str	r3, [r5, #0]
   11ab4:	4664      	mov	r4, ip
   11ab6:	e7b7      	b.n	11a28 <_vfiprintf_r+0x8c>
   11ab8:	9b05      	ldr	r3, [sp, #20]
   11aba:	1d18      	adds	r0, r3, #4
   11abc:	681b      	ldr	r3, [r3, #0]
   11abe:	9005      	str	r0, [sp, #20]
   11ac0:	2b00      	cmp	r3, #0
   11ac2:	db3a      	blt.n	11b3a <_vfiprintf_r+0x19e>
   11ac4:	9309      	str	r3, [sp, #36]	; 0x24
   11ac6:	4664      	mov	r4, ip
   11ac8:	7823      	ldrb	r3, [r4, #0]
   11aca:	2b2e      	cmp	r3, #46	; 0x2e
   11acc:	d10b      	bne.n	11ae6 <_vfiprintf_r+0x14a>
   11ace:	7863      	ldrb	r3, [r4, #1]
   11ad0:	1c62      	adds	r2, r4, #1
   11ad2:	2b2a      	cmp	r3, #42	; 0x2a
   11ad4:	d13f      	bne.n	11b56 <_vfiprintf_r+0x1ba>
   11ad6:	9b05      	ldr	r3, [sp, #20]
   11ad8:	3402      	adds	r4, #2
   11ada:	1d1a      	adds	r2, r3, #4
   11adc:	681b      	ldr	r3, [r3, #0]
   11ade:	9205      	str	r2, [sp, #20]
   11ae0:	2b00      	cmp	r3, #0
   11ae2:	db35      	blt.n	11b50 <_vfiprintf_r+0x1b4>
   11ae4:	9307      	str	r3, [sp, #28]
   11ae6:	7821      	ldrb	r1, [r4, #0]
   11ae8:	2203      	movs	r2, #3
   11aea:	4836      	ldr	r0, [pc, #216]	; (11bc4 <_vfiprintf_r+0x228>)
   11aec:	f000 fe76 	bl	127dc <memchr>
   11af0:	2800      	cmp	r0, #0
   11af2:	d007      	beq.n	11b04 <_vfiprintf_r+0x168>
   11af4:	4b33      	ldr	r3, [pc, #204]	; (11bc4 <_vfiprintf_r+0x228>)
   11af6:	682a      	ldr	r2, [r5, #0]
   11af8:	1ac0      	subs	r0, r0, r3
   11afa:	2340      	movs	r3, #64	; 0x40
   11afc:	4083      	lsls	r3, r0
   11afe:	4313      	orrs	r3, r2
   11b00:	602b      	str	r3, [r5, #0]
   11b02:	3401      	adds	r4, #1
   11b04:	7821      	ldrb	r1, [r4, #0]
   11b06:	1c63      	adds	r3, r4, #1
   11b08:	2206      	movs	r2, #6
   11b0a:	482f      	ldr	r0, [pc, #188]	; (11bc8 <_vfiprintf_r+0x22c>)
   11b0c:	9302      	str	r3, [sp, #8]
   11b0e:	7629      	strb	r1, [r5, #24]
   11b10:	f000 fe64 	bl	127dc <memchr>
   11b14:	2800      	cmp	r0, #0
   11b16:	d044      	beq.n	11ba2 <_vfiprintf_r+0x206>
   11b18:	4b2c      	ldr	r3, [pc, #176]	; (11bcc <_vfiprintf_r+0x230>)
   11b1a:	2b00      	cmp	r3, #0
   11b1c:	d12f      	bne.n	11b7e <_vfiprintf_r+0x1e2>
   11b1e:	6829      	ldr	r1, [r5, #0]
   11b20:	9b05      	ldr	r3, [sp, #20]
   11b22:	2207      	movs	r2, #7
   11b24:	05c9      	lsls	r1, r1, #23
   11b26:	d528      	bpl.n	11b7a <_vfiprintf_r+0x1de>
   11b28:	189b      	adds	r3, r3, r2
   11b2a:	4393      	bics	r3, r2
   11b2c:	3308      	adds	r3, #8
   11b2e:	9305      	str	r3, [sp, #20]
   11b30:	696b      	ldr	r3, [r5, #20]
   11b32:	9a03      	ldr	r2, [sp, #12]
   11b34:	189b      	adds	r3, r3, r2
   11b36:	616b      	str	r3, [r5, #20]
   11b38:	e74f      	b.n	119da <_vfiprintf_r+0x3e>
   11b3a:	425b      	negs	r3, r3
   11b3c:	60eb      	str	r3, [r5, #12]
   11b3e:	2302      	movs	r3, #2
   11b40:	430b      	orrs	r3, r1
   11b42:	602b      	str	r3, [r5, #0]
   11b44:	e7bf      	b.n	11ac6 <_vfiprintf_r+0x12a>
   11b46:	434b      	muls	r3, r1
   11b48:	3401      	adds	r4, #1
   11b4a:	189b      	adds	r3, r3, r2
   11b4c:	2001      	movs	r0, #1
   11b4e:	e789      	b.n	11a64 <_vfiprintf_r+0xc8>
   11b50:	2301      	movs	r3, #1
   11b52:	425b      	negs	r3, r3
   11b54:	e7c6      	b.n	11ae4 <_vfiprintf_r+0x148>
   11b56:	2300      	movs	r3, #0
   11b58:	0014      	movs	r4, r2
   11b5a:	200a      	movs	r0, #10
   11b5c:	001a      	movs	r2, r3
   11b5e:	606b      	str	r3, [r5, #4]
   11b60:	7821      	ldrb	r1, [r4, #0]
   11b62:	3930      	subs	r1, #48	; 0x30
   11b64:	2909      	cmp	r1, #9
   11b66:	d903      	bls.n	11b70 <_vfiprintf_r+0x1d4>
   11b68:	2b00      	cmp	r3, #0
   11b6a:	d0bc      	beq.n	11ae6 <_vfiprintf_r+0x14a>
   11b6c:	9207      	str	r2, [sp, #28]
   11b6e:	e7ba      	b.n	11ae6 <_vfiprintf_r+0x14a>
   11b70:	4342      	muls	r2, r0
   11b72:	3401      	adds	r4, #1
   11b74:	1852      	adds	r2, r2, r1
   11b76:	2301      	movs	r3, #1
   11b78:	e7f2      	b.n	11b60 <_vfiprintf_r+0x1c4>
   11b7a:	3307      	adds	r3, #7
   11b7c:	e7d5      	b.n	11b2a <_vfiprintf_r+0x18e>
   11b7e:	ab05      	add	r3, sp, #20
   11b80:	9300      	str	r3, [sp, #0]
   11b82:	003a      	movs	r2, r7
   11b84:	4b12      	ldr	r3, [pc, #72]	; (11bd0 <_vfiprintf_r+0x234>)
   11b86:	0029      	movs	r1, r5
   11b88:	0030      	movs	r0, r6
   11b8a:	e000      	b.n	11b8e <_vfiprintf_r+0x1f2>
   11b8c:	bf00      	nop
   11b8e:	9003      	str	r0, [sp, #12]
   11b90:	9b03      	ldr	r3, [sp, #12]
   11b92:	3301      	adds	r3, #1
   11b94:	d1cc      	bne.n	11b30 <_vfiprintf_r+0x194>
   11b96:	89bb      	ldrh	r3, [r7, #12]
   11b98:	065b      	lsls	r3, r3, #25
   11b9a:	d500      	bpl.n	11b9e <_vfiprintf_r+0x202>
   11b9c:	e77b      	b.n	11a96 <_vfiprintf_r+0xfa>
   11b9e:	980b      	ldr	r0, [sp, #44]	; 0x2c
   11ba0:	e77b      	b.n	11a9a <_vfiprintf_r+0xfe>
   11ba2:	ab05      	add	r3, sp, #20
   11ba4:	9300      	str	r3, [sp, #0]
   11ba6:	003a      	movs	r2, r7
   11ba8:	4b09      	ldr	r3, [pc, #36]	; (11bd0 <_vfiprintf_r+0x234>)
   11baa:	0029      	movs	r1, r5
   11bac:	0030      	movs	r0, r6
   11bae:	f000 f87f 	bl	11cb0 <_printf_i>
   11bb2:	e7ec      	b.n	11b8e <_vfiprintf_r+0x1f2>
   11bb4:	00013a18 	.word	0x00013a18
   11bb8:	000139c4 	.word	0x000139c4
   11bbc:	00013a38 	.word	0x00013a38
   11bc0:	000139f8 	.word	0x000139f8
   11bc4:	000139ca 	.word	0x000139ca
   11bc8:	000139ce 	.word	0x000139ce
   11bcc:	00000000 	.word	0x00000000
   11bd0:	00011977 	.word	0x00011977

00011bd4 <_printf_common>:
   11bd4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   11bd6:	0015      	movs	r5, r2
   11bd8:	9301      	str	r3, [sp, #4]
   11bda:	688a      	ldr	r2, [r1, #8]
   11bdc:	690b      	ldr	r3, [r1, #16]
   11bde:	9000      	str	r0, [sp, #0]
   11be0:	000c      	movs	r4, r1
   11be2:	4293      	cmp	r3, r2
   11be4:	da00      	bge.n	11be8 <_printf_common+0x14>
   11be6:	0013      	movs	r3, r2
   11be8:	0022      	movs	r2, r4
   11bea:	602b      	str	r3, [r5, #0]
   11bec:	3243      	adds	r2, #67	; 0x43
   11bee:	7812      	ldrb	r2, [r2, #0]
   11bf0:	2a00      	cmp	r2, #0
   11bf2:	d001      	beq.n	11bf8 <_printf_common+0x24>
   11bf4:	3301      	adds	r3, #1
   11bf6:	602b      	str	r3, [r5, #0]
   11bf8:	6823      	ldr	r3, [r4, #0]
   11bfa:	069b      	lsls	r3, r3, #26
   11bfc:	d502      	bpl.n	11c04 <_printf_common+0x30>
   11bfe:	682b      	ldr	r3, [r5, #0]
   11c00:	3302      	adds	r3, #2
   11c02:	602b      	str	r3, [r5, #0]
   11c04:	2706      	movs	r7, #6
   11c06:	6823      	ldr	r3, [r4, #0]
   11c08:	401f      	ands	r7, r3
   11c0a:	d027      	beq.n	11c5c <_printf_common+0x88>
   11c0c:	0023      	movs	r3, r4
   11c0e:	3343      	adds	r3, #67	; 0x43
   11c10:	781b      	ldrb	r3, [r3, #0]
   11c12:	1e5a      	subs	r2, r3, #1
   11c14:	4193      	sbcs	r3, r2
   11c16:	6822      	ldr	r2, [r4, #0]
   11c18:	0692      	lsls	r2, r2, #26
   11c1a:	d430      	bmi.n	11c7e <_printf_common+0xaa>
   11c1c:	0022      	movs	r2, r4
   11c1e:	9901      	ldr	r1, [sp, #4]
   11c20:	3243      	adds	r2, #67	; 0x43
   11c22:	9800      	ldr	r0, [sp, #0]
   11c24:	9e08      	ldr	r6, [sp, #32]
   11c26:	47b0      	blx	r6
   11c28:	1c43      	adds	r3, r0, #1
   11c2a:	d025      	beq.n	11c78 <_printf_common+0xa4>
   11c2c:	2306      	movs	r3, #6
   11c2e:	6820      	ldr	r0, [r4, #0]
   11c30:	682a      	ldr	r2, [r5, #0]
   11c32:	68e1      	ldr	r1, [r4, #12]
   11c34:	4003      	ands	r3, r0
   11c36:	2500      	movs	r5, #0
   11c38:	2b04      	cmp	r3, #4
   11c3a:	d103      	bne.n	11c44 <_printf_common+0x70>
   11c3c:	1a8d      	subs	r5, r1, r2
   11c3e:	43eb      	mvns	r3, r5
   11c40:	17db      	asrs	r3, r3, #31
   11c42:	401d      	ands	r5, r3
   11c44:	68a3      	ldr	r3, [r4, #8]
   11c46:	6922      	ldr	r2, [r4, #16]
   11c48:	4293      	cmp	r3, r2
   11c4a:	dd01      	ble.n	11c50 <_printf_common+0x7c>
   11c4c:	1a9b      	subs	r3, r3, r2
   11c4e:	18ed      	adds	r5, r5, r3
   11c50:	2700      	movs	r7, #0
   11c52:	42bd      	cmp	r5, r7
   11c54:	d120      	bne.n	11c98 <_printf_common+0xc4>
   11c56:	2000      	movs	r0, #0
   11c58:	e010      	b.n	11c7c <_printf_common+0xa8>
   11c5a:	3701      	adds	r7, #1
   11c5c:	68e3      	ldr	r3, [r4, #12]
   11c5e:	682a      	ldr	r2, [r5, #0]
   11c60:	1a9b      	subs	r3, r3, r2
   11c62:	429f      	cmp	r7, r3
   11c64:	dad2      	bge.n	11c0c <_printf_common+0x38>
   11c66:	0022      	movs	r2, r4
   11c68:	2301      	movs	r3, #1
   11c6a:	3219      	adds	r2, #25
   11c6c:	9901      	ldr	r1, [sp, #4]
   11c6e:	9800      	ldr	r0, [sp, #0]
   11c70:	9e08      	ldr	r6, [sp, #32]
   11c72:	47b0      	blx	r6
   11c74:	1c43      	adds	r3, r0, #1
   11c76:	d1f0      	bne.n	11c5a <_printf_common+0x86>
   11c78:	2001      	movs	r0, #1
   11c7a:	4240      	negs	r0, r0
   11c7c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
   11c7e:	2030      	movs	r0, #48	; 0x30
   11c80:	18e1      	adds	r1, r4, r3
   11c82:	3143      	adds	r1, #67	; 0x43
   11c84:	7008      	strb	r0, [r1, #0]
   11c86:	0021      	movs	r1, r4
   11c88:	1c5a      	adds	r2, r3, #1
   11c8a:	3145      	adds	r1, #69	; 0x45
   11c8c:	7809      	ldrb	r1, [r1, #0]
   11c8e:	18a2      	adds	r2, r4, r2
   11c90:	3243      	adds	r2, #67	; 0x43
   11c92:	3302      	adds	r3, #2
   11c94:	7011      	strb	r1, [r2, #0]
   11c96:	e7c1      	b.n	11c1c <_printf_common+0x48>
   11c98:	0022      	movs	r2, r4
   11c9a:	2301      	movs	r3, #1
   11c9c:	321a      	adds	r2, #26
   11c9e:	9901      	ldr	r1, [sp, #4]
   11ca0:	9800      	ldr	r0, [sp, #0]
   11ca2:	9e08      	ldr	r6, [sp, #32]
   11ca4:	47b0      	blx	r6
   11ca6:	1c43      	adds	r3, r0, #1
   11ca8:	d0e6      	beq.n	11c78 <_printf_common+0xa4>
   11caa:	3701      	adds	r7, #1
   11cac:	e7d1      	b.n	11c52 <_printf_common+0x7e>
   11cae:	Address 0x00011cae is out of bounds.


00011cb0 <_printf_i>:
   11cb0:	b5f0      	push	{r4, r5, r6, r7, lr}
   11cb2:	b08b      	sub	sp, #44	; 0x2c
   11cb4:	9206      	str	r2, [sp, #24]
   11cb6:	000a      	movs	r2, r1
   11cb8:	3243      	adds	r2, #67	; 0x43
   11cba:	9307      	str	r3, [sp, #28]
   11cbc:	9005      	str	r0, [sp, #20]
   11cbe:	9204      	str	r2, [sp, #16]
   11cc0:	7e0a      	ldrb	r2, [r1, #24]
   11cc2:	000c      	movs	r4, r1
   11cc4:	9b10      	ldr	r3, [sp, #64]	; 0x40
   11cc6:	2a6e      	cmp	r2, #110	; 0x6e
   11cc8:	d100      	bne.n	11ccc <_printf_i+0x1c>
   11cca:	e08f      	b.n	11dec <_printf_i+0x13c>
   11ccc:	d817      	bhi.n	11cfe <_printf_i+0x4e>
   11cce:	2a63      	cmp	r2, #99	; 0x63
   11cd0:	d02c      	beq.n	11d2c <_printf_i+0x7c>
   11cd2:	d808      	bhi.n	11ce6 <_printf_i+0x36>
   11cd4:	2a00      	cmp	r2, #0
   11cd6:	d100      	bne.n	11cda <_printf_i+0x2a>
   11cd8:	e099      	b.n	11e0e <_printf_i+0x15e>
   11cda:	2a58      	cmp	r2, #88	; 0x58
   11cdc:	d054      	beq.n	11d88 <_printf_i+0xd8>
   11cde:	0026      	movs	r6, r4
   11ce0:	3642      	adds	r6, #66	; 0x42
   11ce2:	7032      	strb	r2, [r6, #0]
   11ce4:	e029      	b.n	11d3a <_printf_i+0x8a>
   11ce6:	2a64      	cmp	r2, #100	; 0x64
   11ce8:	d001      	beq.n	11cee <_printf_i+0x3e>
   11cea:	2a69      	cmp	r2, #105	; 0x69
   11cec:	d1f7      	bne.n	11cde <_printf_i+0x2e>
   11cee:	6821      	ldr	r1, [r4, #0]
   11cf0:	681a      	ldr	r2, [r3, #0]
   11cf2:	0608      	lsls	r0, r1, #24
   11cf4:	d523      	bpl.n	11d3e <_printf_i+0x8e>
   11cf6:	1d11      	adds	r1, r2, #4
   11cf8:	6019      	str	r1, [r3, #0]
   11cfa:	6815      	ldr	r5, [r2, #0]
   11cfc:	e025      	b.n	11d4a <_printf_i+0x9a>
   11cfe:	2a73      	cmp	r2, #115	; 0x73
   11d00:	d100      	bne.n	11d04 <_printf_i+0x54>
   11d02:	e088      	b.n	11e16 <_printf_i+0x166>
   11d04:	d808      	bhi.n	11d18 <_printf_i+0x68>
   11d06:	2a6f      	cmp	r2, #111	; 0x6f
   11d08:	d029      	beq.n	11d5e <_printf_i+0xae>
   11d0a:	2a70      	cmp	r2, #112	; 0x70
   11d0c:	d1e7      	bne.n	11cde <_printf_i+0x2e>
   11d0e:	2220      	movs	r2, #32
   11d10:	6809      	ldr	r1, [r1, #0]
   11d12:	430a      	orrs	r2, r1
   11d14:	6022      	str	r2, [r4, #0]
   11d16:	e003      	b.n	11d20 <_printf_i+0x70>
   11d18:	2a75      	cmp	r2, #117	; 0x75
   11d1a:	d020      	beq.n	11d5e <_printf_i+0xae>
   11d1c:	2a78      	cmp	r2, #120	; 0x78
   11d1e:	d1de      	bne.n	11cde <_printf_i+0x2e>
   11d20:	0022      	movs	r2, r4
   11d22:	2178      	movs	r1, #120	; 0x78
   11d24:	3245      	adds	r2, #69	; 0x45
   11d26:	7011      	strb	r1, [r2, #0]
   11d28:	4a6c      	ldr	r2, [pc, #432]	; (11edc <_printf_i+0x22c>)
   11d2a:	e030      	b.n	11d8e <_printf_i+0xde>
   11d2c:	000e      	movs	r6, r1
   11d2e:	681a      	ldr	r2, [r3, #0]
   11d30:	3642      	adds	r6, #66	; 0x42
   11d32:	1d11      	adds	r1, r2, #4
   11d34:	6019      	str	r1, [r3, #0]
   11d36:	6813      	ldr	r3, [r2, #0]
   11d38:	7033      	strb	r3, [r6, #0]
   11d3a:	2301      	movs	r3, #1
   11d3c:	e079      	b.n	11e32 <_printf_i+0x182>
   11d3e:	0649      	lsls	r1, r1, #25
   11d40:	d5d9      	bpl.n	11cf6 <_printf_i+0x46>
   11d42:	1d11      	adds	r1, r2, #4
   11d44:	6019      	str	r1, [r3, #0]
   11d46:	2300      	movs	r3, #0
   11d48:	5ed5      	ldrsh	r5, [r2, r3]
   11d4a:	2d00      	cmp	r5, #0
   11d4c:	da03      	bge.n	11d56 <_printf_i+0xa6>
   11d4e:	232d      	movs	r3, #45	; 0x2d
   11d50:	9a04      	ldr	r2, [sp, #16]
   11d52:	426d      	negs	r5, r5
   11d54:	7013      	strb	r3, [r2, #0]
   11d56:	4b62      	ldr	r3, [pc, #392]	; (11ee0 <_printf_i+0x230>)
   11d58:	270a      	movs	r7, #10
   11d5a:	9303      	str	r3, [sp, #12]
   11d5c:	e02f      	b.n	11dbe <_printf_i+0x10e>
   11d5e:	6820      	ldr	r0, [r4, #0]
   11d60:	6819      	ldr	r1, [r3, #0]
   11d62:	0605      	lsls	r5, r0, #24
   11d64:	d503      	bpl.n	11d6e <_printf_i+0xbe>
   11d66:	1d08      	adds	r0, r1, #4
   11d68:	6018      	str	r0, [r3, #0]
   11d6a:	680d      	ldr	r5, [r1, #0]
   11d6c:	e005      	b.n	11d7a <_printf_i+0xca>
   11d6e:	0640      	lsls	r0, r0, #25
   11d70:	d5f9      	bpl.n	11d66 <_printf_i+0xb6>
   11d72:	680d      	ldr	r5, [r1, #0]
   11d74:	1d08      	adds	r0, r1, #4
   11d76:	6018      	str	r0, [r3, #0]
   11d78:	b2ad      	uxth	r5, r5
   11d7a:	4b59      	ldr	r3, [pc, #356]	; (11ee0 <_printf_i+0x230>)
   11d7c:	2708      	movs	r7, #8
   11d7e:	9303      	str	r3, [sp, #12]
   11d80:	2a6f      	cmp	r2, #111	; 0x6f
   11d82:	d018      	beq.n	11db6 <_printf_i+0x106>
   11d84:	270a      	movs	r7, #10
   11d86:	e016      	b.n	11db6 <_printf_i+0x106>
   11d88:	3145      	adds	r1, #69	; 0x45
   11d8a:	700a      	strb	r2, [r1, #0]
   11d8c:	4a54      	ldr	r2, [pc, #336]	; (11ee0 <_printf_i+0x230>)
   11d8e:	9203      	str	r2, [sp, #12]
   11d90:	681a      	ldr	r2, [r3, #0]
   11d92:	6821      	ldr	r1, [r4, #0]
   11d94:	1d10      	adds	r0, r2, #4
   11d96:	6018      	str	r0, [r3, #0]
   11d98:	6815      	ldr	r5, [r2, #0]
   11d9a:	0608      	lsls	r0, r1, #24
   11d9c:	d522      	bpl.n	11de4 <_printf_i+0x134>
   11d9e:	07cb      	lsls	r3, r1, #31
   11da0:	d502      	bpl.n	11da8 <_printf_i+0xf8>
   11da2:	2320      	movs	r3, #32
   11da4:	4319      	orrs	r1, r3
   11da6:	6021      	str	r1, [r4, #0]
   11da8:	2710      	movs	r7, #16
   11daa:	2d00      	cmp	r5, #0
   11dac:	d103      	bne.n	11db6 <_printf_i+0x106>
   11dae:	2320      	movs	r3, #32
   11db0:	6822      	ldr	r2, [r4, #0]
   11db2:	439a      	bics	r2, r3
   11db4:	6022      	str	r2, [r4, #0]
   11db6:	0023      	movs	r3, r4
   11db8:	2200      	movs	r2, #0
   11dba:	3343      	adds	r3, #67	; 0x43
   11dbc:	701a      	strb	r2, [r3, #0]
   11dbe:	6863      	ldr	r3, [r4, #4]
   11dc0:	60a3      	str	r3, [r4, #8]
   11dc2:	2b00      	cmp	r3, #0
   11dc4:	db5c      	blt.n	11e80 <_printf_i+0x1d0>
   11dc6:	2204      	movs	r2, #4
   11dc8:	6821      	ldr	r1, [r4, #0]
   11dca:	4391      	bics	r1, r2
   11dcc:	6021      	str	r1, [r4, #0]
   11dce:	2d00      	cmp	r5, #0
   11dd0:	d158      	bne.n	11e84 <_printf_i+0x1d4>
   11dd2:	9e04      	ldr	r6, [sp, #16]
   11dd4:	2b00      	cmp	r3, #0
   11dd6:	d064      	beq.n	11ea2 <_printf_i+0x1f2>
   11dd8:	0026      	movs	r6, r4
   11dda:	9b03      	ldr	r3, [sp, #12]
   11ddc:	3642      	adds	r6, #66	; 0x42
   11dde:	781b      	ldrb	r3, [r3, #0]
   11de0:	7033      	strb	r3, [r6, #0]
   11de2:	e05e      	b.n	11ea2 <_printf_i+0x1f2>
   11de4:	0648      	lsls	r0, r1, #25
   11de6:	d5da      	bpl.n	11d9e <_printf_i+0xee>
   11de8:	b2ad      	uxth	r5, r5
   11dea:	e7d8      	b.n	11d9e <_printf_i+0xee>
   11dec:	6809      	ldr	r1, [r1, #0]
   11dee:	681a      	ldr	r2, [r3, #0]
   11df0:	0608      	lsls	r0, r1, #24
   11df2:	d505      	bpl.n	11e00 <_printf_i+0x150>
   11df4:	1d11      	adds	r1, r2, #4
   11df6:	6019      	str	r1, [r3, #0]
   11df8:	6813      	ldr	r3, [r2, #0]
   11dfa:	6962      	ldr	r2, [r4, #20]
   11dfc:	601a      	str	r2, [r3, #0]
   11dfe:	e006      	b.n	11e0e <_printf_i+0x15e>
   11e00:	0649      	lsls	r1, r1, #25
   11e02:	d5f7      	bpl.n	11df4 <_printf_i+0x144>
   11e04:	1d11      	adds	r1, r2, #4
   11e06:	6019      	str	r1, [r3, #0]
   11e08:	6813      	ldr	r3, [r2, #0]
   11e0a:	8aa2      	ldrh	r2, [r4, #20]
   11e0c:	801a      	strh	r2, [r3, #0]
   11e0e:	2300      	movs	r3, #0
   11e10:	9e04      	ldr	r6, [sp, #16]
   11e12:	6123      	str	r3, [r4, #16]
   11e14:	e054      	b.n	11ec0 <_printf_i+0x210>
   11e16:	681a      	ldr	r2, [r3, #0]
   11e18:	1d11      	adds	r1, r2, #4
   11e1a:	6019      	str	r1, [r3, #0]
   11e1c:	6816      	ldr	r6, [r2, #0]
   11e1e:	2100      	movs	r1, #0
   11e20:	6862      	ldr	r2, [r4, #4]
   11e22:	0030      	movs	r0, r6
   11e24:	f000 fcda 	bl	127dc <memchr>
   11e28:	2800      	cmp	r0, #0
   11e2a:	d001      	beq.n	11e30 <_printf_i+0x180>
   11e2c:	1b80      	subs	r0, r0, r6
   11e2e:	6060      	str	r0, [r4, #4]
   11e30:	6863      	ldr	r3, [r4, #4]
   11e32:	6123      	str	r3, [r4, #16]
   11e34:	2300      	movs	r3, #0
   11e36:	9a04      	ldr	r2, [sp, #16]
   11e38:	7013      	strb	r3, [r2, #0]
   11e3a:	e041      	b.n	11ec0 <_printf_i+0x210>
   11e3c:	6923      	ldr	r3, [r4, #16]
   11e3e:	0032      	movs	r2, r6
   11e40:	9906      	ldr	r1, [sp, #24]
   11e42:	9805      	ldr	r0, [sp, #20]
   11e44:	9d07      	ldr	r5, [sp, #28]
   11e46:	47a8      	blx	r5
   11e48:	1c43      	adds	r3, r0, #1
   11e4a:	d043      	beq.n	11ed4 <_printf_i+0x224>
   11e4c:	6823      	ldr	r3, [r4, #0]
   11e4e:	2500      	movs	r5, #0
   11e50:	079b      	lsls	r3, r3, #30
   11e52:	d40f      	bmi.n	11e74 <_printf_i+0x1c4>
   11e54:	9b09      	ldr	r3, [sp, #36]	; 0x24
   11e56:	68e0      	ldr	r0, [r4, #12]
   11e58:	4298      	cmp	r0, r3
   11e5a:	da3d      	bge.n	11ed8 <_printf_i+0x228>
   11e5c:	0018      	movs	r0, r3
   11e5e:	e03b      	b.n	11ed8 <_printf_i+0x228>
   11e60:	0022      	movs	r2, r4
   11e62:	2301      	movs	r3, #1
   11e64:	3219      	adds	r2, #25
   11e66:	9906      	ldr	r1, [sp, #24]
   11e68:	9805      	ldr	r0, [sp, #20]
   11e6a:	9e07      	ldr	r6, [sp, #28]
   11e6c:	47b0      	blx	r6
   11e6e:	1c43      	adds	r3, r0, #1
   11e70:	d030      	beq.n	11ed4 <_printf_i+0x224>
   11e72:	3501      	adds	r5, #1
   11e74:	68e3      	ldr	r3, [r4, #12]
   11e76:	9a09      	ldr	r2, [sp, #36]	; 0x24
   11e78:	1a9b      	subs	r3, r3, r2
   11e7a:	429d      	cmp	r5, r3
   11e7c:	dbf0      	blt.n	11e60 <_printf_i+0x1b0>
   11e7e:	e7e9      	b.n	11e54 <_printf_i+0x1a4>
   11e80:	2d00      	cmp	r5, #0
   11e82:	d0a9      	beq.n	11dd8 <_printf_i+0x128>
   11e84:	9e04      	ldr	r6, [sp, #16]
   11e86:	0028      	movs	r0, r5
   11e88:	0039      	movs	r1, r7
   11e8a:	f7fd f999 	bl	f1c0 <__aeabi_uidivmod>
   11e8e:	9b03      	ldr	r3, [sp, #12]
   11e90:	3e01      	subs	r6, #1
   11e92:	5c5b      	ldrb	r3, [r3, r1]
   11e94:	0028      	movs	r0, r5
   11e96:	7033      	strb	r3, [r6, #0]
   11e98:	0039      	movs	r1, r7
   11e9a:	f7fd f90b 	bl	f0b4 <__udivsi3>
   11e9e:	1e05      	subs	r5, r0, #0
   11ea0:	d1f1      	bne.n	11e86 <_printf_i+0x1d6>
   11ea2:	2f08      	cmp	r7, #8
   11ea4:	d109      	bne.n	11eba <_printf_i+0x20a>
   11ea6:	6823      	ldr	r3, [r4, #0]
   11ea8:	07db      	lsls	r3, r3, #31
   11eaa:	d506      	bpl.n	11eba <_printf_i+0x20a>
   11eac:	6863      	ldr	r3, [r4, #4]
   11eae:	6922      	ldr	r2, [r4, #16]
   11eb0:	4293      	cmp	r3, r2
   11eb2:	dc02      	bgt.n	11eba <_printf_i+0x20a>
   11eb4:	2330      	movs	r3, #48	; 0x30
   11eb6:	3e01      	subs	r6, #1
   11eb8:	7033      	strb	r3, [r6, #0]
   11eba:	9b04      	ldr	r3, [sp, #16]
   11ebc:	1b9b      	subs	r3, r3, r6
   11ebe:	6123      	str	r3, [r4, #16]
   11ec0:	9b07      	ldr	r3, [sp, #28]
   11ec2:	aa09      	add	r2, sp, #36	; 0x24
   11ec4:	9300      	str	r3, [sp, #0]
   11ec6:	0021      	movs	r1, r4
   11ec8:	9b06      	ldr	r3, [sp, #24]
   11eca:	9805      	ldr	r0, [sp, #20]
   11ecc:	f7ff fe82 	bl	11bd4 <_printf_common>
   11ed0:	1c43      	adds	r3, r0, #1
   11ed2:	d1b3      	bne.n	11e3c <_printf_i+0x18c>
   11ed4:	2001      	movs	r0, #1
   11ed6:	4240      	negs	r0, r0
   11ed8:	b00b      	add	sp, #44	; 0x2c
   11eda:	bdf0      	pop	{r4, r5, r6, r7, pc}
   11edc:	000139e6 	.word	0x000139e6
   11ee0:	000139d5 	.word	0x000139d5

00011ee4 <iprintf>:
   11ee4:	b40f      	push	{r0, r1, r2, r3}
   11ee6:	4b0b      	ldr	r3, [pc, #44]	; (11f14 <iprintf+0x30>)
   11ee8:	b513      	push	{r0, r1, r4, lr}
   11eea:	681c      	ldr	r4, [r3, #0]
   11eec:	2c00      	cmp	r4, #0
   11eee:	d005      	beq.n	11efc <iprintf+0x18>
   11ef0:	69a3      	ldr	r3, [r4, #24]
   11ef2:	2b00      	cmp	r3, #0
   11ef4:	d102      	bne.n	11efc <iprintf+0x18>
   11ef6:	0020      	movs	r0, r4
   11ef8:	f000 fb64 	bl	125c4 <__sinit>
   11efc:	ab05      	add	r3, sp, #20
   11efe:	9a04      	ldr	r2, [sp, #16]
   11f00:	68a1      	ldr	r1, [r4, #8]
   11f02:	0020      	movs	r0, r4
   11f04:	9301      	str	r3, [sp, #4]
   11f06:	f7ff fd49 	bl	1199c <_vfiprintf_r>
   11f0a:	bc16      	pop	{r1, r2, r4}
   11f0c:	bc08      	pop	{r3}
   11f0e:	b004      	add	sp, #16
   11f10:	4718      	bx	r3
   11f12:	46c0      	nop			; (mov r8, r8)
   11f14:	20000038 	.word	0x20000038

00011f18 <_puts_r>:
   11f18:	b570      	push	{r4, r5, r6, lr}
   11f1a:	0005      	movs	r5, r0
   11f1c:	000e      	movs	r6, r1
   11f1e:	2800      	cmp	r0, #0
   11f20:	d004      	beq.n	11f2c <_puts_r+0x14>
   11f22:	6983      	ldr	r3, [r0, #24]
   11f24:	2b00      	cmp	r3, #0
   11f26:	d101      	bne.n	11f2c <_puts_r+0x14>
   11f28:	f000 fb4c 	bl	125c4 <__sinit>
   11f2c:	69ab      	ldr	r3, [r5, #24]
   11f2e:	68ac      	ldr	r4, [r5, #8]
   11f30:	2b00      	cmp	r3, #0
   11f32:	d102      	bne.n	11f3a <_puts_r+0x22>
   11f34:	0028      	movs	r0, r5
   11f36:	f000 fb45 	bl	125c4 <__sinit>
   11f3a:	4b24      	ldr	r3, [pc, #144]	; (11fcc <_puts_r+0xb4>)
   11f3c:	429c      	cmp	r4, r3
   11f3e:	d10f      	bne.n	11f60 <_puts_r+0x48>
   11f40:	686c      	ldr	r4, [r5, #4]
   11f42:	89a3      	ldrh	r3, [r4, #12]
   11f44:	071b      	lsls	r3, r3, #28
   11f46:	d502      	bpl.n	11f4e <_puts_r+0x36>
   11f48:	6923      	ldr	r3, [r4, #16]
   11f4a:	2b00      	cmp	r3, #0
   11f4c:	d120      	bne.n	11f90 <_puts_r+0x78>
   11f4e:	0021      	movs	r1, r4
   11f50:	0028      	movs	r0, r5
   11f52:	f000 f9c1 	bl	122d8 <__swsetup_r>
   11f56:	2800      	cmp	r0, #0
   11f58:	d01a      	beq.n	11f90 <_puts_r+0x78>
   11f5a:	2001      	movs	r0, #1
   11f5c:	4240      	negs	r0, r0
   11f5e:	bd70      	pop	{r4, r5, r6, pc}
   11f60:	4b1b      	ldr	r3, [pc, #108]	; (11fd0 <_puts_r+0xb8>)
   11f62:	429c      	cmp	r4, r3
   11f64:	d101      	bne.n	11f6a <_puts_r+0x52>
   11f66:	68ac      	ldr	r4, [r5, #8]
   11f68:	e7eb      	b.n	11f42 <_puts_r+0x2a>
   11f6a:	4b1a      	ldr	r3, [pc, #104]	; (11fd4 <_puts_r+0xbc>)
   11f6c:	429c      	cmp	r4, r3
   11f6e:	d1e8      	bne.n	11f42 <_puts_r+0x2a>
   11f70:	68ec      	ldr	r4, [r5, #12]
   11f72:	e7e6      	b.n	11f42 <_puts_r+0x2a>
   11f74:	3b01      	subs	r3, #1
   11f76:	3601      	adds	r6, #1
   11f78:	60a3      	str	r3, [r4, #8]
   11f7a:	2b00      	cmp	r3, #0
   11f7c:	da04      	bge.n	11f88 <_puts_r+0x70>
   11f7e:	69a2      	ldr	r2, [r4, #24]
   11f80:	4293      	cmp	r3, r2
   11f82:	db16      	blt.n	11fb2 <_puts_r+0x9a>
   11f84:	290a      	cmp	r1, #10
   11f86:	d014      	beq.n	11fb2 <_puts_r+0x9a>
   11f88:	6823      	ldr	r3, [r4, #0]
   11f8a:	1c5a      	adds	r2, r3, #1
   11f8c:	6022      	str	r2, [r4, #0]
   11f8e:	7019      	strb	r1, [r3, #0]
   11f90:	7831      	ldrb	r1, [r6, #0]
   11f92:	68a3      	ldr	r3, [r4, #8]
   11f94:	2900      	cmp	r1, #0
   11f96:	d1ed      	bne.n	11f74 <_puts_r+0x5c>
   11f98:	3b01      	subs	r3, #1
   11f9a:	60a3      	str	r3, [r4, #8]
   11f9c:	2b00      	cmp	r3, #0
   11f9e:	da0f      	bge.n	11fc0 <_puts_r+0xa8>
   11fa0:	0022      	movs	r2, r4
   11fa2:	310a      	adds	r1, #10
   11fa4:	0028      	movs	r0, r5
   11fa6:	f000 f941 	bl	1222c <__swbuf_r>
   11faa:	1c43      	adds	r3, r0, #1
   11fac:	d0d5      	beq.n	11f5a <_puts_r+0x42>
   11fae:	200a      	movs	r0, #10
   11fb0:	e7d5      	b.n	11f5e <_puts_r+0x46>
   11fb2:	0022      	movs	r2, r4
   11fb4:	0028      	movs	r0, r5
   11fb6:	f000 f939 	bl	1222c <__swbuf_r>
   11fba:	1c43      	adds	r3, r0, #1
   11fbc:	d1e8      	bne.n	11f90 <_puts_r+0x78>
   11fbe:	e7cc      	b.n	11f5a <_puts_r+0x42>
   11fc0:	200a      	movs	r0, #10
   11fc2:	6823      	ldr	r3, [r4, #0]
   11fc4:	1c5a      	adds	r2, r3, #1
   11fc6:	6022      	str	r2, [r4, #0]
   11fc8:	7018      	strb	r0, [r3, #0]
   11fca:	e7c8      	b.n	11f5e <_puts_r+0x46>
   11fcc:	00013a18 	.word	0x00013a18
   11fd0:	00013a38 	.word	0x00013a38
   11fd4:	000139f8 	.word	0x000139f8

00011fd8 <puts>:
   11fd8:	b510      	push	{r4, lr}
   11fda:	4b03      	ldr	r3, [pc, #12]	; (11fe8 <puts+0x10>)
   11fdc:	0001      	movs	r1, r0
   11fde:	6818      	ldr	r0, [r3, #0]
   11fe0:	f7ff ff9a 	bl	11f18 <_puts_r>
   11fe4:	bd10      	pop	{r4, pc}
   11fe6:	46c0      	nop			; (mov r8, r8)
   11fe8:	20000038 	.word	0x20000038

00011fec <srand>:
   11fec:	4b10      	ldr	r3, [pc, #64]	; (12030 <srand+0x44>)
   11fee:	b570      	push	{r4, r5, r6, lr}
   11ff0:	681c      	ldr	r4, [r3, #0]
   11ff2:	0005      	movs	r5, r0
   11ff4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   11ff6:	2b00      	cmp	r3, #0
   11ff8:	d115      	bne.n	12026 <srand+0x3a>
   11ffa:	2018      	movs	r0, #24
   11ffc:	f000 fbe4 	bl	127c8 <malloc>
   12000:	4b0c      	ldr	r3, [pc, #48]	; (12034 <srand+0x48>)
   12002:	63a0      	str	r0, [r4, #56]	; 0x38
   12004:	8003      	strh	r3, [r0, #0]
   12006:	4b0c      	ldr	r3, [pc, #48]	; (12038 <srand+0x4c>)
   12008:	2201      	movs	r2, #1
   1200a:	8043      	strh	r3, [r0, #2]
   1200c:	4b0b      	ldr	r3, [pc, #44]	; (1203c <srand+0x50>)
   1200e:	8083      	strh	r3, [r0, #4]
   12010:	4b0b      	ldr	r3, [pc, #44]	; (12040 <srand+0x54>)
   12012:	80c3      	strh	r3, [r0, #6]
   12014:	4b0b      	ldr	r3, [pc, #44]	; (12044 <srand+0x58>)
   12016:	8103      	strh	r3, [r0, #8]
   12018:	2305      	movs	r3, #5
   1201a:	8143      	strh	r3, [r0, #10]
   1201c:	3306      	adds	r3, #6
   1201e:	8183      	strh	r3, [r0, #12]
   12020:	2300      	movs	r3, #0
   12022:	6102      	str	r2, [r0, #16]
   12024:	6143      	str	r3, [r0, #20]
   12026:	2200      	movs	r2, #0
   12028:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   1202a:	611d      	str	r5, [r3, #16]
   1202c:	615a      	str	r2, [r3, #20]
   1202e:	bd70      	pop	{r4, r5, r6, pc}
   12030:	20000038 	.word	0x20000038
   12034:	0000330e 	.word	0x0000330e
   12038:	ffffabcd 	.word	0xffffabcd
   1203c:	00001234 	.word	0x00001234
   12040:	ffffe66d 	.word	0xffffe66d
   12044:	ffffdeec 	.word	0xffffdeec

00012048 <rand>:
   12048:	4b15      	ldr	r3, [pc, #84]	; (120a0 <rand+0x58>)
   1204a:	b510      	push	{r4, lr}
   1204c:	681c      	ldr	r4, [r3, #0]
   1204e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   12050:	2b00      	cmp	r3, #0
   12052:	d115      	bne.n	12080 <rand+0x38>
   12054:	2018      	movs	r0, #24
   12056:	f000 fbb7 	bl	127c8 <malloc>
   1205a:	4b12      	ldr	r3, [pc, #72]	; (120a4 <rand+0x5c>)
   1205c:	63a0      	str	r0, [r4, #56]	; 0x38
   1205e:	8003      	strh	r3, [r0, #0]
   12060:	4b11      	ldr	r3, [pc, #68]	; (120a8 <rand+0x60>)
   12062:	2201      	movs	r2, #1
   12064:	8043      	strh	r3, [r0, #2]
   12066:	4b11      	ldr	r3, [pc, #68]	; (120ac <rand+0x64>)
   12068:	8083      	strh	r3, [r0, #4]
   1206a:	4b11      	ldr	r3, [pc, #68]	; (120b0 <rand+0x68>)
   1206c:	80c3      	strh	r3, [r0, #6]
   1206e:	4b11      	ldr	r3, [pc, #68]	; (120b4 <rand+0x6c>)
   12070:	8103      	strh	r3, [r0, #8]
   12072:	2305      	movs	r3, #5
   12074:	8143      	strh	r3, [r0, #10]
   12076:	3306      	adds	r3, #6
   12078:	8183      	strh	r3, [r0, #12]
   1207a:	2300      	movs	r3, #0
   1207c:	6102      	str	r2, [r0, #16]
   1207e:	6143      	str	r3, [r0, #20]
   12080:	6ba4      	ldr	r4, [r4, #56]	; 0x38
   12082:	4a0d      	ldr	r2, [pc, #52]	; (120b8 <rand+0x70>)
   12084:	6920      	ldr	r0, [r4, #16]
   12086:	6961      	ldr	r1, [r4, #20]
   12088:	4b0c      	ldr	r3, [pc, #48]	; (120bc <rand+0x74>)
   1208a:	f7fd f9c3 	bl	f414 <__aeabi_lmul>
   1208e:	2201      	movs	r2, #1
   12090:	2300      	movs	r3, #0
   12092:	1880      	adds	r0, r0, r2
   12094:	4159      	adcs	r1, r3
   12096:	6120      	str	r0, [r4, #16]
   12098:	6161      	str	r1, [r4, #20]
   1209a:	0048      	lsls	r0, r1, #1
   1209c:	0840      	lsrs	r0, r0, #1
   1209e:	bd10      	pop	{r4, pc}
   120a0:	20000038 	.word	0x20000038
   120a4:	0000330e 	.word	0x0000330e
   120a8:	ffffabcd 	.word	0xffffabcd
   120ac:	00001234 	.word	0x00001234
   120b0:	ffffe66d 	.word	0xffffe66d
   120b4:	ffffdeec 	.word	0xffffdeec
   120b8:	4c957f2d 	.word	0x4c957f2d
   120bc:	5851f42d 	.word	0x5851f42d

000120c0 <setbuf>:
   120c0:	424a      	negs	r2, r1
   120c2:	414a      	adcs	r2, r1
   120c4:	2380      	movs	r3, #128	; 0x80
   120c6:	b510      	push	{r4, lr}
   120c8:	0052      	lsls	r2, r2, #1
   120ca:	00db      	lsls	r3, r3, #3
   120cc:	f000 f802 	bl	120d4 <setvbuf>
   120d0:	bd10      	pop	{r4, pc}
   120d2:	Address 0x000120d2 is out of bounds.


000120d4 <setvbuf>:
   120d4:	b5f0      	push	{r4, r5, r6, r7, lr}
   120d6:	001d      	movs	r5, r3
   120d8:	4b4f      	ldr	r3, [pc, #316]	; (12218 <setvbuf+0x144>)
   120da:	b085      	sub	sp, #20
   120dc:	681e      	ldr	r6, [r3, #0]
   120de:	0004      	movs	r4, r0
   120e0:	000f      	movs	r7, r1
   120e2:	9200      	str	r2, [sp, #0]
   120e4:	2e00      	cmp	r6, #0
   120e6:	d005      	beq.n	120f4 <setvbuf+0x20>
   120e8:	69b3      	ldr	r3, [r6, #24]
   120ea:	2b00      	cmp	r3, #0
   120ec:	d102      	bne.n	120f4 <setvbuf+0x20>
   120ee:	0030      	movs	r0, r6
   120f0:	f000 fa68 	bl	125c4 <__sinit>
   120f4:	4b49      	ldr	r3, [pc, #292]	; (1221c <setvbuf+0x148>)
   120f6:	429c      	cmp	r4, r3
   120f8:	d150      	bne.n	1219c <setvbuf+0xc8>
   120fa:	6874      	ldr	r4, [r6, #4]
   120fc:	9b00      	ldr	r3, [sp, #0]
   120fe:	2b02      	cmp	r3, #2
   12100:	d005      	beq.n	1210e <setvbuf+0x3a>
   12102:	2b01      	cmp	r3, #1
   12104:	d900      	bls.n	12108 <setvbuf+0x34>
   12106:	e084      	b.n	12212 <setvbuf+0x13e>
   12108:	2d00      	cmp	r5, #0
   1210a:	da00      	bge.n	1210e <setvbuf+0x3a>
   1210c:	e081      	b.n	12212 <setvbuf+0x13e>
   1210e:	0021      	movs	r1, r4
   12110:	0030      	movs	r0, r6
   12112:	f000 f9e9 	bl	124e8 <_fflush_r>
   12116:	6b61      	ldr	r1, [r4, #52]	; 0x34
   12118:	2900      	cmp	r1, #0
   1211a:	d008      	beq.n	1212e <setvbuf+0x5a>
   1211c:	0023      	movs	r3, r4
   1211e:	3344      	adds	r3, #68	; 0x44
   12120:	4299      	cmp	r1, r3
   12122:	d002      	beq.n	1212a <setvbuf+0x56>
   12124:	0030      	movs	r0, r6
   12126:	f000 fb65 	bl	127f4 <_free_r>
   1212a:	2300      	movs	r3, #0
   1212c:	6363      	str	r3, [r4, #52]	; 0x34
   1212e:	2300      	movs	r3, #0
   12130:	61a3      	str	r3, [r4, #24]
   12132:	6063      	str	r3, [r4, #4]
   12134:	89a3      	ldrh	r3, [r4, #12]
   12136:	061b      	lsls	r3, r3, #24
   12138:	d503      	bpl.n	12142 <setvbuf+0x6e>
   1213a:	6921      	ldr	r1, [r4, #16]
   1213c:	0030      	movs	r0, r6
   1213e:	f000 fb59 	bl	127f4 <_free_r>
   12142:	89a3      	ldrh	r3, [r4, #12]
   12144:	4a36      	ldr	r2, [pc, #216]	; (12220 <setvbuf+0x14c>)
   12146:	4013      	ands	r3, r2
   12148:	81a3      	strh	r3, [r4, #12]
   1214a:	9b00      	ldr	r3, [sp, #0]
   1214c:	2b02      	cmp	r3, #2
   1214e:	d05a      	beq.n	12206 <setvbuf+0x132>
   12150:	ab03      	add	r3, sp, #12
   12152:	aa02      	add	r2, sp, #8
   12154:	0021      	movs	r1, r4
   12156:	0030      	movs	r0, r6
   12158:	f000 faca 	bl	126f0 <__swhatbuf_r>
   1215c:	89a3      	ldrh	r3, [r4, #12]
   1215e:	4318      	orrs	r0, r3
   12160:	81a0      	strh	r0, [r4, #12]
   12162:	2d00      	cmp	r5, #0
   12164:	d124      	bne.n	121b0 <setvbuf+0xdc>
   12166:	9d02      	ldr	r5, [sp, #8]
   12168:	0028      	movs	r0, r5
   1216a:	f000 fb2d 	bl	127c8 <malloc>
   1216e:	9501      	str	r5, [sp, #4]
   12170:	1e07      	subs	r7, r0, #0
   12172:	d142      	bne.n	121fa <setvbuf+0x126>
   12174:	9b02      	ldr	r3, [sp, #8]
   12176:	9301      	str	r3, [sp, #4]
   12178:	42ab      	cmp	r3, r5
   1217a:	d139      	bne.n	121f0 <setvbuf+0x11c>
   1217c:	2001      	movs	r0, #1
   1217e:	4240      	negs	r0, r0
   12180:	2302      	movs	r3, #2
   12182:	89a2      	ldrh	r2, [r4, #12]
   12184:	4313      	orrs	r3, r2
   12186:	81a3      	strh	r3, [r4, #12]
   12188:	2300      	movs	r3, #0
   1218a:	60a3      	str	r3, [r4, #8]
   1218c:	0023      	movs	r3, r4
   1218e:	3347      	adds	r3, #71	; 0x47
   12190:	6023      	str	r3, [r4, #0]
   12192:	6123      	str	r3, [r4, #16]
   12194:	2301      	movs	r3, #1
   12196:	6163      	str	r3, [r4, #20]
   12198:	b005      	add	sp, #20
   1219a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1219c:	4b21      	ldr	r3, [pc, #132]	; (12224 <setvbuf+0x150>)
   1219e:	429c      	cmp	r4, r3
   121a0:	d101      	bne.n	121a6 <setvbuf+0xd2>
   121a2:	68b4      	ldr	r4, [r6, #8]
   121a4:	e7aa      	b.n	120fc <setvbuf+0x28>
   121a6:	4b20      	ldr	r3, [pc, #128]	; (12228 <setvbuf+0x154>)
   121a8:	429c      	cmp	r4, r3
   121aa:	d1a7      	bne.n	120fc <setvbuf+0x28>
   121ac:	68f4      	ldr	r4, [r6, #12]
   121ae:	e7a5      	b.n	120fc <setvbuf+0x28>
   121b0:	2f00      	cmp	r7, #0
   121b2:	d0d9      	beq.n	12168 <setvbuf+0x94>
   121b4:	69b3      	ldr	r3, [r6, #24]
   121b6:	2b00      	cmp	r3, #0
   121b8:	d102      	bne.n	121c0 <setvbuf+0xec>
   121ba:	0030      	movs	r0, r6
   121bc:	f000 fa02 	bl	125c4 <__sinit>
   121c0:	9b00      	ldr	r3, [sp, #0]
   121c2:	2b01      	cmp	r3, #1
   121c4:	d103      	bne.n	121ce <setvbuf+0xfa>
   121c6:	89a3      	ldrh	r3, [r4, #12]
   121c8:	9a00      	ldr	r2, [sp, #0]
   121ca:	431a      	orrs	r2, r3
   121cc:	81a2      	strh	r2, [r4, #12]
   121ce:	2008      	movs	r0, #8
   121d0:	89a3      	ldrh	r3, [r4, #12]
   121d2:	6027      	str	r7, [r4, #0]
   121d4:	6127      	str	r7, [r4, #16]
   121d6:	6165      	str	r5, [r4, #20]
   121d8:	4018      	ands	r0, r3
   121da:	d018      	beq.n	1220e <setvbuf+0x13a>
   121dc:	2001      	movs	r0, #1
   121de:	4018      	ands	r0, r3
   121e0:	2300      	movs	r3, #0
   121e2:	4298      	cmp	r0, r3
   121e4:	d011      	beq.n	1220a <setvbuf+0x136>
   121e6:	426d      	negs	r5, r5
   121e8:	60a3      	str	r3, [r4, #8]
   121ea:	61a5      	str	r5, [r4, #24]
   121ec:	0018      	movs	r0, r3
   121ee:	e7d3      	b.n	12198 <setvbuf+0xc4>
   121f0:	9801      	ldr	r0, [sp, #4]
   121f2:	f000 fae9 	bl	127c8 <malloc>
   121f6:	1e07      	subs	r7, r0, #0
   121f8:	d0c0      	beq.n	1217c <setvbuf+0xa8>
   121fa:	2380      	movs	r3, #128	; 0x80
   121fc:	89a2      	ldrh	r2, [r4, #12]
   121fe:	9d01      	ldr	r5, [sp, #4]
   12200:	4313      	orrs	r3, r2
   12202:	81a3      	strh	r3, [r4, #12]
   12204:	e7d6      	b.n	121b4 <setvbuf+0xe0>
   12206:	2000      	movs	r0, #0
   12208:	e7ba      	b.n	12180 <setvbuf+0xac>
   1220a:	60a5      	str	r5, [r4, #8]
   1220c:	e7c4      	b.n	12198 <setvbuf+0xc4>
   1220e:	60a0      	str	r0, [r4, #8]
   12210:	e7c2      	b.n	12198 <setvbuf+0xc4>
   12212:	2001      	movs	r0, #1
   12214:	4240      	negs	r0, r0
   12216:	e7bf      	b.n	12198 <setvbuf+0xc4>
   12218:	20000038 	.word	0x20000038
   1221c:	00013a18 	.word	0x00013a18
   12220:	fffff35c 	.word	0xfffff35c
   12224:	00013a38 	.word	0x00013a38
   12228:	000139f8 	.word	0x000139f8

0001222c <__swbuf_r>:
   1222c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1222e:	0005      	movs	r5, r0
   12230:	000e      	movs	r6, r1
   12232:	0014      	movs	r4, r2
   12234:	2800      	cmp	r0, #0
   12236:	d004      	beq.n	12242 <__swbuf_r+0x16>
   12238:	6983      	ldr	r3, [r0, #24]
   1223a:	2b00      	cmp	r3, #0
   1223c:	d101      	bne.n	12242 <__swbuf_r+0x16>
   1223e:	f000 f9c1 	bl	125c4 <__sinit>
   12242:	4b22      	ldr	r3, [pc, #136]	; (122cc <__swbuf_r+0xa0>)
   12244:	429c      	cmp	r4, r3
   12246:	d12d      	bne.n	122a4 <__swbuf_r+0x78>
   12248:	686c      	ldr	r4, [r5, #4]
   1224a:	69a3      	ldr	r3, [r4, #24]
   1224c:	60a3      	str	r3, [r4, #8]
   1224e:	89a3      	ldrh	r3, [r4, #12]
   12250:	071b      	lsls	r3, r3, #28
   12252:	d531      	bpl.n	122b8 <__swbuf_r+0x8c>
   12254:	6923      	ldr	r3, [r4, #16]
   12256:	2b00      	cmp	r3, #0
   12258:	d02e      	beq.n	122b8 <__swbuf_r+0x8c>
   1225a:	6823      	ldr	r3, [r4, #0]
   1225c:	6922      	ldr	r2, [r4, #16]
   1225e:	b2f7      	uxtb	r7, r6
   12260:	1a98      	subs	r0, r3, r2
   12262:	6963      	ldr	r3, [r4, #20]
   12264:	b2f6      	uxtb	r6, r6
   12266:	4298      	cmp	r0, r3
   12268:	db05      	blt.n	12276 <__swbuf_r+0x4a>
   1226a:	0021      	movs	r1, r4
   1226c:	0028      	movs	r0, r5
   1226e:	f000 f93b 	bl	124e8 <_fflush_r>
   12272:	2800      	cmp	r0, #0
   12274:	d126      	bne.n	122c4 <__swbuf_r+0x98>
   12276:	68a3      	ldr	r3, [r4, #8]
   12278:	3001      	adds	r0, #1
   1227a:	3b01      	subs	r3, #1
   1227c:	60a3      	str	r3, [r4, #8]
   1227e:	6823      	ldr	r3, [r4, #0]
   12280:	1c5a      	adds	r2, r3, #1
   12282:	6022      	str	r2, [r4, #0]
   12284:	701f      	strb	r7, [r3, #0]
   12286:	6963      	ldr	r3, [r4, #20]
   12288:	4298      	cmp	r0, r3
   1228a:	d004      	beq.n	12296 <__swbuf_r+0x6a>
   1228c:	89a3      	ldrh	r3, [r4, #12]
   1228e:	07db      	lsls	r3, r3, #31
   12290:	d51a      	bpl.n	122c8 <__swbuf_r+0x9c>
   12292:	2e0a      	cmp	r6, #10
   12294:	d118      	bne.n	122c8 <__swbuf_r+0x9c>
   12296:	0021      	movs	r1, r4
   12298:	0028      	movs	r0, r5
   1229a:	f000 f925 	bl	124e8 <_fflush_r>
   1229e:	2800      	cmp	r0, #0
   122a0:	d012      	beq.n	122c8 <__swbuf_r+0x9c>
   122a2:	e00f      	b.n	122c4 <__swbuf_r+0x98>
   122a4:	4b0a      	ldr	r3, [pc, #40]	; (122d0 <__swbuf_r+0xa4>)
   122a6:	429c      	cmp	r4, r3
   122a8:	d101      	bne.n	122ae <__swbuf_r+0x82>
   122aa:	68ac      	ldr	r4, [r5, #8]
   122ac:	e7cd      	b.n	1224a <__swbuf_r+0x1e>
   122ae:	4b09      	ldr	r3, [pc, #36]	; (122d4 <__swbuf_r+0xa8>)
   122b0:	429c      	cmp	r4, r3
   122b2:	d1ca      	bne.n	1224a <__swbuf_r+0x1e>
   122b4:	68ec      	ldr	r4, [r5, #12]
   122b6:	e7c8      	b.n	1224a <__swbuf_r+0x1e>
   122b8:	0021      	movs	r1, r4
   122ba:	0028      	movs	r0, r5
   122bc:	f000 f80c 	bl	122d8 <__swsetup_r>
   122c0:	2800      	cmp	r0, #0
   122c2:	d0ca      	beq.n	1225a <__swbuf_r+0x2e>
   122c4:	2601      	movs	r6, #1
   122c6:	4276      	negs	r6, r6
   122c8:	0030      	movs	r0, r6
   122ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   122cc:	00013a18 	.word	0x00013a18
   122d0:	00013a38 	.word	0x00013a38
   122d4:	000139f8 	.word	0x000139f8

000122d8 <__swsetup_r>:
   122d8:	4b36      	ldr	r3, [pc, #216]	; (123b4 <__swsetup_r+0xdc>)
   122da:	b570      	push	{r4, r5, r6, lr}
   122dc:	681d      	ldr	r5, [r3, #0]
   122de:	0006      	movs	r6, r0
   122e0:	000c      	movs	r4, r1
   122e2:	2d00      	cmp	r5, #0
   122e4:	d005      	beq.n	122f2 <__swsetup_r+0x1a>
   122e6:	69ab      	ldr	r3, [r5, #24]
   122e8:	2b00      	cmp	r3, #0
   122ea:	d102      	bne.n	122f2 <__swsetup_r+0x1a>
   122ec:	0028      	movs	r0, r5
   122ee:	f000 f969 	bl	125c4 <__sinit>
   122f2:	4b31      	ldr	r3, [pc, #196]	; (123b8 <__swsetup_r+0xe0>)
   122f4:	429c      	cmp	r4, r3
   122f6:	d10f      	bne.n	12318 <__swsetup_r+0x40>
   122f8:	686c      	ldr	r4, [r5, #4]
   122fa:	230c      	movs	r3, #12
   122fc:	5ee2      	ldrsh	r2, [r4, r3]
   122fe:	b293      	uxth	r3, r2
   12300:	0719      	lsls	r1, r3, #28
   12302:	d42d      	bmi.n	12360 <__swsetup_r+0x88>
   12304:	06d9      	lsls	r1, r3, #27
   12306:	d411      	bmi.n	1232c <__swsetup_r+0x54>
   12308:	2309      	movs	r3, #9
   1230a:	2001      	movs	r0, #1
   1230c:	6033      	str	r3, [r6, #0]
   1230e:	3337      	adds	r3, #55	; 0x37
   12310:	4313      	orrs	r3, r2
   12312:	81a3      	strh	r3, [r4, #12]
   12314:	4240      	negs	r0, r0
   12316:	bd70      	pop	{r4, r5, r6, pc}
   12318:	4b28      	ldr	r3, [pc, #160]	; (123bc <__swsetup_r+0xe4>)
   1231a:	429c      	cmp	r4, r3
   1231c:	d101      	bne.n	12322 <__swsetup_r+0x4a>
   1231e:	68ac      	ldr	r4, [r5, #8]
   12320:	e7eb      	b.n	122fa <__swsetup_r+0x22>
   12322:	4b27      	ldr	r3, [pc, #156]	; (123c0 <__swsetup_r+0xe8>)
   12324:	429c      	cmp	r4, r3
   12326:	d1e8      	bne.n	122fa <__swsetup_r+0x22>
   12328:	68ec      	ldr	r4, [r5, #12]
   1232a:	e7e6      	b.n	122fa <__swsetup_r+0x22>
   1232c:	075b      	lsls	r3, r3, #29
   1232e:	d513      	bpl.n	12358 <__swsetup_r+0x80>
   12330:	6b61      	ldr	r1, [r4, #52]	; 0x34
   12332:	2900      	cmp	r1, #0
   12334:	d008      	beq.n	12348 <__swsetup_r+0x70>
   12336:	0023      	movs	r3, r4
   12338:	3344      	adds	r3, #68	; 0x44
   1233a:	4299      	cmp	r1, r3
   1233c:	d002      	beq.n	12344 <__swsetup_r+0x6c>
   1233e:	0030      	movs	r0, r6
   12340:	f000 fa58 	bl	127f4 <_free_r>
   12344:	2300      	movs	r3, #0
   12346:	6363      	str	r3, [r4, #52]	; 0x34
   12348:	2224      	movs	r2, #36	; 0x24
   1234a:	89a3      	ldrh	r3, [r4, #12]
   1234c:	4393      	bics	r3, r2
   1234e:	81a3      	strh	r3, [r4, #12]
   12350:	2300      	movs	r3, #0
   12352:	6063      	str	r3, [r4, #4]
   12354:	6923      	ldr	r3, [r4, #16]
   12356:	6023      	str	r3, [r4, #0]
   12358:	2308      	movs	r3, #8
   1235a:	89a2      	ldrh	r2, [r4, #12]
   1235c:	4313      	orrs	r3, r2
   1235e:	81a3      	strh	r3, [r4, #12]
   12360:	6923      	ldr	r3, [r4, #16]
   12362:	2b00      	cmp	r3, #0
   12364:	d10b      	bne.n	1237e <__swsetup_r+0xa6>
   12366:	21a0      	movs	r1, #160	; 0xa0
   12368:	2280      	movs	r2, #128	; 0x80
   1236a:	89a3      	ldrh	r3, [r4, #12]
   1236c:	0089      	lsls	r1, r1, #2
   1236e:	0092      	lsls	r2, r2, #2
   12370:	400b      	ands	r3, r1
   12372:	4293      	cmp	r3, r2
   12374:	d003      	beq.n	1237e <__swsetup_r+0xa6>
   12376:	0021      	movs	r1, r4
   12378:	0030      	movs	r0, r6
   1237a:	f000 f9e1 	bl	12740 <__smakebuf_r>
   1237e:	2301      	movs	r3, #1
   12380:	89a2      	ldrh	r2, [r4, #12]
   12382:	4013      	ands	r3, r2
   12384:	d011      	beq.n	123aa <__swsetup_r+0xd2>
   12386:	2300      	movs	r3, #0
   12388:	60a3      	str	r3, [r4, #8]
   1238a:	6963      	ldr	r3, [r4, #20]
   1238c:	425b      	negs	r3, r3
   1238e:	61a3      	str	r3, [r4, #24]
   12390:	2000      	movs	r0, #0
   12392:	6923      	ldr	r3, [r4, #16]
   12394:	4283      	cmp	r3, r0
   12396:	d1be      	bne.n	12316 <__swsetup_r+0x3e>
   12398:	230c      	movs	r3, #12
   1239a:	5ee2      	ldrsh	r2, [r4, r3]
   1239c:	0613      	lsls	r3, r2, #24
   1239e:	d5ba      	bpl.n	12316 <__swsetup_r+0x3e>
   123a0:	2340      	movs	r3, #64	; 0x40
   123a2:	4313      	orrs	r3, r2
   123a4:	81a3      	strh	r3, [r4, #12]
   123a6:	3801      	subs	r0, #1
   123a8:	e7b5      	b.n	12316 <__swsetup_r+0x3e>
   123aa:	0792      	lsls	r2, r2, #30
   123ac:	d400      	bmi.n	123b0 <__swsetup_r+0xd8>
   123ae:	6963      	ldr	r3, [r4, #20]
   123b0:	60a3      	str	r3, [r4, #8]
   123b2:	e7ed      	b.n	12390 <__swsetup_r+0xb8>
   123b4:	20000038 	.word	0x20000038
   123b8:	00013a18 	.word	0x00013a18
   123bc:	00013a38 	.word	0x00013a38
   123c0:	000139f8 	.word	0x000139f8

000123c4 <abort>:
   123c4:	b510      	push	{r4, lr}
   123c6:	2006      	movs	r0, #6
   123c8:	f000 faf8 	bl	129bc <raise>
   123cc:	2001      	movs	r0, #1
   123ce:	f7f6 fbbb 	bl	8b48 <_exit>
   123d2:	Address 0x000123d2 is out of bounds.


000123d4 <__sflush_r>:
   123d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   123d6:	898a      	ldrh	r2, [r1, #12]
   123d8:	0005      	movs	r5, r0
   123da:	000c      	movs	r4, r1
   123dc:	0713      	lsls	r3, r2, #28
   123de:	d460      	bmi.n	124a2 <__sflush_r+0xce>
   123e0:	684b      	ldr	r3, [r1, #4]
   123e2:	2b00      	cmp	r3, #0
   123e4:	dc04      	bgt.n	123f0 <__sflush_r+0x1c>
   123e6:	6c0b      	ldr	r3, [r1, #64]	; 0x40
   123e8:	2b00      	cmp	r3, #0
   123ea:	dc01      	bgt.n	123f0 <__sflush_r+0x1c>
   123ec:	2000      	movs	r0, #0
   123ee:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
   123f0:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
   123f2:	2f00      	cmp	r7, #0
   123f4:	d0fa      	beq.n	123ec <__sflush_r+0x18>
   123f6:	2300      	movs	r3, #0
   123f8:	682e      	ldr	r6, [r5, #0]
   123fa:	602b      	str	r3, [r5, #0]
   123fc:	2380      	movs	r3, #128	; 0x80
   123fe:	015b      	lsls	r3, r3, #5
   12400:	401a      	ands	r2, r3
   12402:	d034      	beq.n	1246e <__sflush_r+0x9a>
   12404:	6d60      	ldr	r0, [r4, #84]	; 0x54
   12406:	89a3      	ldrh	r3, [r4, #12]
   12408:	075b      	lsls	r3, r3, #29
   1240a:	d506      	bpl.n	1241a <__sflush_r+0x46>
   1240c:	6863      	ldr	r3, [r4, #4]
   1240e:	1ac0      	subs	r0, r0, r3
   12410:	6b63      	ldr	r3, [r4, #52]	; 0x34
   12412:	2b00      	cmp	r3, #0
   12414:	d001      	beq.n	1241a <__sflush_r+0x46>
   12416:	6c23      	ldr	r3, [r4, #64]	; 0x40
   12418:	1ac0      	subs	r0, r0, r3
   1241a:	0002      	movs	r2, r0
   1241c:	6a21      	ldr	r1, [r4, #32]
   1241e:	2300      	movs	r3, #0
   12420:	0028      	movs	r0, r5
   12422:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
   12424:	47b8      	blx	r7
   12426:	89a1      	ldrh	r1, [r4, #12]
   12428:	1c43      	adds	r3, r0, #1
   1242a:	d106      	bne.n	1243a <__sflush_r+0x66>
   1242c:	682b      	ldr	r3, [r5, #0]
   1242e:	2b1d      	cmp	r3, #29
   12430:	d831      	bhi.n	12496 <__sflush_r+0xc2>
   12432:	4a2c      	ldr	r2, [pc, #176]	; (124e4 <__sflush_r+0x110>)
   12434:	40da      	lsrs	r2, r3
   12436:	07d3      	lsls	r3, r2, #31
   12438:	d52d      	bpl.n	12496 <__sflush_r+0xc2>
   1243a:	2300      	movs	r3, #0
   1243c:	6063      	str	r3, [r4, #4]
   1243e:	6923      	ldr	r3, [r4, #16]
   12440:	6023      	str	r3, [r4, #0]
   12442:	04cb      	lsls	r3, r1, #19
   12444:	d505      	bpl.n	12452 <__sflush_r+0x7e>
   12446:	1c43      	adds	r3, r0, #1
   12448:	d102      	bne.n	12450 <__sflush_r+0x7c>
   1244a:	682b      	ldr	r3, [r5, #0]
   1244c:	2b00      	cmp	r3, #0
   1244e:	d100      	bne.n	12452 <__sflush_r+0x7e>
   12450:	6560      	str	r0, [r4, #84]	; 0x54
   12452:	6b61      	ldr	r1, [r4, #52]	; 0x34
   12454:	602e      	str	r6, [r5, #0]
   12456:	2900      	cmp	r1, #0
   12458:	d0c8      	beq.n	123ec <__sflush_r+0x18>
   1245a:	0023      	movs	r3, r4
   1245c:	3344      	adds	r3, #68	; 0x44
   1245e:	4299      	cmp	r1, r3
   12460:	d002      	beq.n	12468 <__sflush_r+0x94>
   12462:	0028      	movs	r0, r5
   12464:	f000 f9c6 	bl	127f4 <_free_r>
   12468:	2000      	movs	r0, #0
   1246a:	6360      	str	r0, [r4, #52]	; 0x34
   1246c:	e7bf      	b.n	123ee <__sflush_r+0x1a>
   1246e:	2301      	movs	r3, #1
   12470:	6a21      	ldr	r1, [r4, #32]
   12472:	0028      	movs	r0, r5
   12474:	47b8      	blx	r7
   12476:	1c43      	adds	r3, r0, #1
   12478:	d1c5      	bne.n	12406 <__sflush_r+0x32>
   1247a:	682b      	ldr	r3, [r5, #0]
   1247c:	2b00      	cmp	r3, #0
   1247e:	d0c2      	beq.n	12406 <__sflush_r+0x32>
   12480:	2b1d      	cmp	r3, #29
   12482:	d001      	beq.n	12488 <__sflush_r+0xb4>
   12484:	2b16      	cmp	r3, #22
   12486:	d101      	bne.n	1248c <__sflush_r+0xb8>
   12488:	602e      	str	r6, [r5, #0]
   1248a:	e7af      	b.n	123ec <__sflush_r+0x18>
   1248c:	2340      	movs	r3, #64	; 0x40
   1248e:	89a2      	ldrh	r2, [r4, #12]
   12490:	4313      	orrs	r3, r2
   12492:	81a3      	strh	r3, [r4, #12]
   12494:	e7ab      	b.n	123ee <__sflush_r+0x1a>
   12496:	2340      	movs	r3, #64	; 0x40
   12498:	430b      	orrs	r3, r1
   1249a:	2001      	movs	r0, #1
   1249c:	81a3      	strh	r3, [r4, #12]
   1249e:	4240      	negs	r0, r0
   124a0:	e7a5      	b.n	123ee <__sflush_r+0x1a>
   124a2:	690f      	ldr	r7, [r1, #16]
   124a4:	2f00      	cmp	r7, #0
   124a6:	d0a1      	beq.n	123ec <__sflush_r+0x18>
   124a8:	680b      	ldr	r3, [r1, #0]
   124aa:	600f      	str	r7, [r1, #0]
   124ac:	1bdb      	subs	r3, r3, r7
   124ae:	9301      	str	r3, [sp, #4]
   124b0:	2300      	movs	r3, #0
   124b2:	0792      	lsls	r2, r2, #30
   124b4:	d100      	bne.n	124b8 <__sflush_r+0xe4>
   124b6:	694b      	ldr	r3, [r1, #20]
   124b8:	60a3      	str	r3, [r4, #8]
   124ba:	9b01      	ldr	r3, [sp, #4]
   124bc:	2b00      	cmp	r3, #0
   124be:	dc00      	bgt.n	124c2 <__sflush_r+0xee>
   124c0:	e794      	b.n	123ec <__sflush_r+0x18>
   124c2:	9b01      	ldr	r3, [sp, #4]
   124c4:	003a      	movs	r2, r7
   124c6:	6a21      	ldr	r1, [r4, #32]
   124c8:	0028      	movs	r0, r5
   124ca:	6aa6      	ldr	r6, [r4, #40]	; 0x28
   124cc:	47b0      	blx	r6
   124ce:	2800      	cmp	r0, #0
   124d0:	dc03      	bgt.n	124da <__sflush_r+0x106>
   124d2:	2340      	movs	r3, #64	; 0x40
   124d4:	89a2      	ldrh	r2, [r4, #12]
   124d6:	4313      	orrs	r3, r2
   124d8:	e7df      	b.n	1249a <__sflush_r+0xc6>
   124da:	9b01      	ldr	r3, [sp, #4]
   124dc:	183f      	adds	r7, r7, r0
   124de:	1a1b      	subs	r3, r3, r0
   124e0:	9301      	str	r3, [sp, #4]
   124e2:	e7ea      	b.n	124ba <__sflush_r+0xe6>
   124e4:	20400001 	.word	0x20400001

000124e8 <_fflush_r>:
   124e8:	690b      	ldr	r3, [r1, #16]
   124ea:	b570      	push	{r4, r5, r6, lr}
   124ec:	0005      	movs	r5, r0
   124ee:	000c      	movs	r4, r1
   124f0:	2b00      	cmp	r3, #0
   124f2:	d101      	bne.n	124f8 <_fflush_r+0x10>
   124f4:	2000      	movs	r0, #0
   124f6:	bd70      	pop	{r4, r5, r6, pc}
   124f8:	2800      	cmp	r0, #0
   124fa:	d004      	beq.n	12506 <_fflush_r+0x1e>
   124fc:	6983      	ldr	r3, [r0, #24]
   124fe:	2b00      	cmp	r3, #0
   12500:	d101      	bne.n	12506 <_fflush_r+0x1e>
   12502:	f000 f85f 	bl	125c4 <__sinit>
   12506:	4b0b      	ldr	r3, [pc, #44]	; (12534 <_fflush_r+0x4c>)
   12508:	429c      	cmp	r4, r3
   1250a:	d109      	bne.n	12520 <_fflush_r+0x38>
   1250c:	686c      	ldr	r4, [r5, #4]
   1250e:	220c      	movs	r2, #12
   12510:	5ea3      	ldrsh	r3, [r4, r2]
   12512:	2b00      	cmp	r3, #0
   12514:	d0ee      	beq.n	124f4 <_fflush_r+0xc>
   12516:	0021      	movs	r1, r4
   12518:	0028      	movs	r0, r5
   1251a:	f7ff ff5b 	bl	123d4 <__sflush_r>
   1251e:	e7ea      	b.n	124f6 <_fflush_r+0xe>
   12520:	4b05      	ldr	r3, [pc, #20]	; (12538 <_fflush_r+0x50>)
   12522:	429c      	cmp	r4, r3
   12524:	d101      	bne.n	1252a <_fflush_r+0x42>
   12526:	68ac      	ldr	r4, [r5, #8]
   12528:	e7f1      	b.n	1250e <_fflush_r+0x26>
   1252a:	4b04      	ldr	r3, [pc, #16]	; (1253c <_fflush_r+0x54>)
   1252c:	429c      	cmp	r4, r3
   1252e:	d1ee      	bne.n	1250e <_fflush_r+0x26>
   12530:	68ec      	ldr	r4, [r5, #12]
   12532:	e7ec      	b.n	1250e <_fflush_r+0x26>
   12534:	00013a18 	.word	0x00013a18
   12538:	00013a38 	.word	0x00013a38
   1253c:	000139f8 	.word	0x000139f8

00012540 <_cleanup_r>:
   12540:	b510      	push	{r4, lr}
   12542:	4902      	ldr	r1, [pc, #8]	; (1254c <_cleanup_r+0xc>)
   12544:	f000 f8b2 	bl	126ac <_fwalk_reent>
   12548:	bd10      	pop	{r4, pc}
   1254a:	46c0      	nop			; (mov r8, r8)
   1254c:	000124e9 	.word	0x000124e9

00012550 <std.isra.0>:
   12550:	2300      	movs	r3, #0
   12552:	b510      	push	{r4, lr}
   12554:	0004      	movs	r4, r0
   12556:	6003      	str	r3, [r0, #0]
   12558:	6043      	str	r3, [r0, #4]
   1255a:	6083      	str	r3, [r0, #8]
   1255c:	8181      	strh	r1, [r0, #12]
   1255e:	6643      	str	r3, [r0, #100]	; 0x64
   12560:	81c2      	strh	r2, [r0, #14]
   12562:	6103      	str	r3, [r0, #16]
   12564:	6143      	str	r3, [r0, #20]
   12566:	6183      	str	r3, [r0, #24]
   12568:	0019      	movs	r1, r3
   1256a:	2208      	movs	r2, #8
   1256c:	305c      	adds	r0, #92	; 0x5c
   1256e:	f7ff f9e5 	bl	1193c <memset>
   12572:	4b05      	ldr	r3, [pc, #20]	; (12588 <std.isra.0+0x38>)
   12574:	6224      	str	r4, [r4, #32]
   12576:	6263      	str	r3, [r4, #36]	; 0x24
   12578:	4b04      	ldr	r3, [pc, #16]	; (1258c <std.isra.0+0x3c>)
   1257a:	62a3      	str	r3, [r4, #40]	; 0x28
   1257c:	4b04      	ldr	r3, [pc, #16]	; (12590 <std.isra.0+0x40>)
   1257e:	62e3      	str	r3, [r4, #44]	; 0x2c
   12580:	4b04      	ldr	r3, [pc, #16]	; (12594 <std.isra.0+0x44>)
   12582:	6323      	str	r3, [r4, #48]	; 0x30
   12584:	bd10      	pop	{r4, pc}
   12586:	46c0      	nop			; (mov r8, r8)
   12588:	000129fd 	.word	0x000129fd
   1258c:	00012a25 	.word	0x00012a25
   12590:	00012a5d 	.word	0x00012a5d
   12594:	00012a89 	.word	0x00012a89

00012598 <__sfmoreglue>:
   12598:	b570      	push	{r4, r5, r6, lr}
   1259a:	2568      	movs	r5, #104	; 0x68
   1259c:	1e4a      	subs	r2, r1, #1
   1259e:	4355      	muls	r5, r2
   125a0:	000e      	movs	r6, r1
   125a2:	0029      	movs	r1, r5
   125a4:	3174      	adds	r1, #116	; 0x74
   125a6:	f000 f96f 	bl	12888 <_malloc_r>
   125aa:	1e04      	subs	r4, r0, #0
   125ac:	d008      	beq.n	125c0 <__sfmoreglue+0x28>
   125ae:	2100      	movs	r1, #0
   125b0:	002a      	movs	r2, r5
   125b2:	6001      	str	r1, [r0, #0]
   125b4:	6046      	str	r6, [r0, #4]
   125b6:	300c      	adds	r0, #12
   125b8:	60a0      	str	r0, [r4, #8]
   125ba:	3268      	adds	r2, #104	; 0x68
   125bc:	f7ff f9be 	bl	1193c <memset>
   125c0:	0020      	movs	r0, r4
   125c2:	bd70      	pop	{r4, r5, r6, pc}

000125c4 <__sinit>:
   125c4:	6983      	ldr	r3, [r0, #24]
   125c6:	b513      	push	{r0, r1, r4, lr}
   125c8:	0004      	movs	r4, r0
   125ca:	2b00      	cmp	r3, #0
   125cc:	d128      	bne.n	12620 <__sinit+0x5c>
   125ce:	6483      	str	r3, [r0, #72]	; 0x48
   125d0:	64c3      	str	r3, [r0, #76]	; 0x4c
   125d2:	6503      	str	r3, [r0, #80]	; 0x50
   125d4:	4b13      	ldr	r3, [pc, #76]	; (12624 <__sinit+0x60>)
   125d6:	4a14      	ldr	r2, [pc, #80]	; (12628 <__sinit+0x64>)
   125d8:	681b      	ldr	r3, [r3, #0]
   125da:	6282      	str	r2, [r0, #40]	; 0x28
   125dc:	9301      	str	r3, [sp, #4]
   125de:	4298      	cmp	r0, r3
   125e0:	d101      	bne.n	125e6 <__sinit+0x22>
   125e2:	2301      	movs	r3, #1
   125e4:	6183      	str	r3, [r0, #24]
   125e6:	0020      	movs	r0, r4
   125e8:	f000 f820 	bl	1262c <__sfp>
   125ec:	6060      	str	r0, [r4, #4]
   125ee:	0020      	movs	r0, r4
   125f0:	f000 f81c 	bl	1262c <__sfp>
   125f4:	60a0      	str	r0, [r4, #8]
   125f6:	0020      	movs	r0, r4
   125f8:	f000 f818 	bl	1262c <__sfp>
   125fc:	2200      	movs	r2, #0
   125fe:	60e0      	str	r0, [r4, #12]
   12600:	2104      	movs	r1, #4
   12602:	6860      	ldr	r0, [r4, #4]
   12604:	f7ff ffa4 	bl	12550 <std.isra.0>
   12608:	2201      	movs	r2, #1
   1260a:	2109      	movs	r1, #9
   1260c:	68a0      	ldr	r0, [r4, #8]
   1260e:	f7ff ff9f 	bl	12550 <std.isra.0>
   12612:	2202      	movs	r2, #2
   12614:	2112      	movs	r1, #18
   12616:	68e0      	ldr	r0, [r4, #12]
   12618:	f7ff ff9a 	bl	12550 <std.isra.0>
   1261c:	2301      	movs	r3, #1
   1261e:	61a3      	str	r3, [r4, #24]
   12620:	bd13      	pop	{r0, r1, r4, pc}
   12622:	46c0      	nop			; (mov r8, r8)
   12624:	000139c0 	.word	0x000139c0
   12628:	00012541 	.word	0x00012541

0001262c <__sfp>:
   1262c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1262e:	4b1e      	ldr	r3, [pc, #120]	; (126a8 <__sfp+0x7c>)
   12630:	0007      	movs	r7, r0
   12632:	681e      	ldr	r6, [r3, #0]
   12634:	69b3      	ldr	r3, [r6, #24]
   12636:	2b00      	cmp	r3, #0
   12638:	d102      	bne.n	12640 <__sfp+0x14>
   1263a:	0030      	movs	r0, r6
   1263c:	f7ff ffc2 	bl	125c4 <__sinit>
   12640:	3648      	adds	r6, #72	; 0x48
   12642:	68b4      	ldr	r4, [r6, #8]
   12644:	6873      	ldr	r3, [r6, #4]
   12646:	3b01      	subs	r3, #1
   12648:	d504      	bpl.n	12654 <__sfp+0x28>
   1264a:	6833      	ldr	r3, [r6, #0]
   1264c:	2b00      	cmp	r3, #0
   1264e:	d007      	beq.n	12660 <__sfp+0x34>
   12650:	6836      	ldr	r6, [r6, #0]
   12652:	e7f6      	b.n	12642 <__sfp+0x16>
   12654:	220c      	movs	r2, #12
   12656:	5ea5      	ldrsh	r5, [r4, r2]
   12658:	2d00      	cmp	r5, #0
   1265a:	d00d      	beq.n	12678 <__sfp+0x4c>
   1265c:	3468      	adds	r4, #104	; 0x68
   1265e:	e7f2      	b.n	12646 <__sfp+0x1a>
   12660:	2104      	movs	r1, #4
   12662:	0038      	movs	r0, r7
   12664:	f7ff ff98 	bl	12598 <__sfmoreglue>
   12668:	6030      	str	r0, [r6, #0]
   1266a:	2800      	cmp	r0, #0
   1266c:	d1f0      	bne.n	12650 <__sfp+0x24>
   1266e:	230c      	movs	r3, #12
   12670:	0004      	movs	r4, r0
   12672:	603b      	str	r3, [r7, #0]
   12674:	0020      	movs	r0, r4
   12676:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   12678:	2301      	movs	r3, #1
   1267a:	0020      	movs	r0, r4
   1267c:	425b      	negs	r3, r3
   1267e:	81e3      	strh	r3, [r4, #14]
   12680:	3302      	adds	r3, #2
   12682:	81a3      	strh	r3, [r4, #12]
   12684:	6665      	str	r5, [r4, #100]	; 0x64
   12686:	6025      	str	r5, [r4, #0]
   12688:	60a5      	str	r5, [r4, #8]
   1268a:	6065      	str	r5, [r4, #4]
   1268c:	6125      	str	r5, [r4, #16]
   1268e:	6165      	str	r5, [r4, #20]
   12690:	61a5      	str	r5, [r4, #24]
   12692:	2208      	movs	r2, #8
   12694:	0029      	movs	r1, r5
   12696:	305c      	adds	r0, #92	; 0x5c
   12698:	f7ff f950 	bl	1193c <memset>
   1269c:	6365      	str	r5, [r4, #52]	; 0x34
   1269e:	63a5      	str	r5, [r4, #56]	; 0x38
   126a0:	64a5      	str	r5, [r4, #72]	; 0x48
   126a2:	64e5      	str	r5, [r4, #76]	; 0x4c
   126a4:	e7e6      	b.n	12674 <__sfp+0x48>
   126a6:	46c0      	nop			; (mov r8, r8)
   126a8:	000139c0 	.word	0x000139c0

000126ac <_fwalk_reent>:
   126ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   126ae:	0004      	movs	r4, r0
   126b0:	0007      	movs	r7, r0
   126b2:	2600      	movs	r6, #0
   126b4:	9101      	str	r1, [sp, #4]
   126b6:	3448      	adds	r4, #72	; 0x48
   126b8:	2c00      	cmp	r4, #0
   126ba:	d101      	bne.n	126c0 <_fwalk_reent+0x14>
   126bc:	0030      	movs	r0, r6
   126be:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
   126c0:	6863      	ldr	r3, [r4, #4]
   126c2:	68a5      	ldr	r5, [r4, #8]
   126c4:	9300      	str	r3, [sp, #0]
   126c6:	9b00      	ldr	r3, [sp, #0]
   126c8:	3b01      	subs	r3, #1
   126ca:	9300      	str	r3, [sp, #0]
   126cc:	d501      	bpl.n	126d2 <_fwalk_reent+0x26>
   126ce:	6824      	ldr	r4, [r4, #0]
   126d0:	e7f2      	b.n	126b8 <_fwalk_reent+0xc>
   126d2:	89ab      	ldrh	r3, [r5, #12]
   126d4:	2b01      	cmp	r3, #1
   126d6:	d908      	bls.n	126ea <_fwalk_reent+0x3e>
   126d8:	220e      	movs	r2, #14
   126da:	5eab      	ldrsh	r3, [r5, r2]
   126dc:	3301      	adds	r3, #1
   126de:	d004      	beq.n	126ea <_fwalk_reent+0x3e>
   126e0:	0029      	movs	r1, r5
   126e2:	0038      	movs	r0, r7
   126e4:	9b01      	ldr	r3, [sp, #4]
   126e6:	4798      	blx	r3
   126e8:	4306      	orrs	r6, r0
   126ea:	3568      	adds	r5, #104	; 0x68
   126ec:	e7eb      	b.n	126c6 <_fwalk_reent+0x1a>
   126ee:	Address 0x000126ee is out of bounds.


000126f0 <__swhatbuf_r>:
   126f0:	b570      	push	{r4, r5, r6, lr}
   126f2:	000e      	movs	r6, r1
   126f4:	001d      	movs	r5, r3
   126f6:	230e      	movs	r3, #14
   126f8:	5ec9      	ldrsh	r1, [r1, r3]
   126fa:	b090      	sub	sp, #64	; 0x40
   126fc:	0014      	movs	r4, r2
   126fe:	2900      	cmp	r1, #0
   12700:	da07      	bge.n	12712 <__swhatbuf_r+0x22>
   12702:	2300      	movs	r3, #0
   12704:	602b      	str	r3, [r5, #0]
   12706:	89b3      	ldrh	r3, [r6, #12]
   12708:	061b      	lsls	r3, r3, #24
   1270a:	d411      	bmi.n	12730 <__swhatbuf_r+0x40>
   1270c:	2380      	movs	r3, #128	; 0x80
   1270e:	00db      	lsls	r3, r3, #3
   12710:	e00f      	b.n	12732 <__swhatbuf_r+0x42>
   12712:	aa01      	add	r2, sp, #4
   12714:	f000 f9e4 	bl	12ae0 <_fstat_r>
   12718:	2800      	cmp	r0, #0
   1271a:	dbf2      	blt.n	12702 <__swhatbuf_r+0x12>
   1271c:	22f0      	movs	r2, #240	; 0xf0
   1271e:	9b02      	ldr	r3, [sp, #8]
   12720:	0212      	lsls	r2, r2, #8
   12722:	4013      	ands	r3, r2
   12724:	4a05      	ldr	r2, [pc, #20]	; (1273c <__swhatbuf_r+0x4c>)
   12726:	189b      	adds	r3, r3, r2
   12728:	425a      	negs	r2, r3
   1272a:	4153      	adcs	r3, r2
   1272c:	602b      	str	r3, [r5, #0]
   1272e:	e7ed      	b.n	1270c <__swhatbuf_r+0x1c>
   12730:	2340      	movs	r3, #64	; 0x40
   12732:	2000      	movs	r0, #0
   12734:	6023      	str	r3, [r4, #0]
   12736:	b010      	add	sp, #64	; 0x40
   12738:	bd70      	pop	{r4, r5, r6, pc}
   1273a:	46c0      	nop			; (mov r8, r8)
   1273c:	ffffe000 	.word	0xffffe000

00012740 <__smakebuf_r>:
   12740:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   12742:	2602      	movs	r6, #2
   12744:	898b      	ldrh	r3, [r1, #12]
   12746:	0005      	movs	r5, r0
   12748:	000c      	movs	r4, r1
   1274a:	4233      	tst	r3, r6
   1274c:	d006      	beq.n	1275c <__smakebuf_r+0x1c>
   1274e:	0023      	movs	r3, r4
   12750:	3347      	adds	r3, #71	; 0x47
   12752:	6023      	str	r3, [r4, #0]
   12754:	6123      	str	r3, [r4, #16]
   12756:	2301      	movs	r3, #1
   12758:	6163      	str	r3, [r4, #20]
   1275a:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
   1275c:	ab01      	add	r3, sp, #4
   1275e:	466a      	mov	r2, sp
   12760:	f7ff ffc6 	bl	126f0 <__swhatbuf_r>
   12764:	9900      	ldr	r1, [sp, #0]
   12766:	0007      	movs	r7, r0
   12768:	0028      	movs	r0, r5
   1276a:	f000 f88d 	bl	12888 <_malloc_r>
   1276e:	2800      	cmp	r0, #0
   12770:	d108      	bne.n	12784 <__smakebuf_r+0x44>
   12772:	220c      	movs	r2, #12
   12774:	5ea3      	ldrsh	r3, [r4, r2]
   12776:	059a      	lsls	r2, r3, #22
   12778:	d4ef      	bmi.n	1275a <__smakebuf_r+0x1a>
   1277a:	2203      	movs	r2, #3
   1277c:	4393      	bics	r3, r2
   1277e:	431e      	orrs	r6, r3
   12780:	81a6      	strh	r6, [r4, #12]
   12782:	e7e4      	b.n	1274e <__smakebuf_r+0xe>
   12784:	4b0f      	ldr	r3, [pc, #60]	; (127c4 <__smakebuf_r+0x84>)
   12786:	62ab      	str	r3, [r5, #40]	; 0x28
   12788:	2380      	movs	r3, #128	; 0x80
   1278a:	89a2      	ldrh	r2, [r4, #12]
   1278c:	6020      	str	r0, [r4, #0]
   1278e:	4313      	orrs	r3, r2
   12790:	81a3      	strh	r3, [r4, #12]
   12792:	9b00      	ldr	r3, [sp, #0]
   12794:	6120      	str	r0, [r4, #16]
   12796:	6163      	str	r3, [r4, #20]
   12798:	9b01      	ldr	r3, [sp, #4]
   1279a:	2b00      	cmp	r3, #0
   1279c:	d00d      	beq.n	127ba <__smakebuf_r+0x7a>
   1279e:	230e      	movs	r3, #14
   127a0:	5ee1      	ldrsh	r1, [r4, r3]
   127a2:	0028      	movs	r0, r5
   127a4:	f000 f9ae 	bl	12b04 <_isatty_r>
   127a8:	2800      	cmp	r0, #0
   127aa:	d006      	beq.n	127ba <__smakebuf_r+0x7a>
   127ac:	2203      	movs	r2, #3
   127ae:	89a3      	ldrh	r3, [r4, #12]
   127b0:	4393      	bics	r3, r2
   127b2:	001a      	movs	r2, r3
   127b4:	2301      	movs	r3, #1
   127b6:	4313      	orrs	r3, r2
   127b8:	81a3      	strh	r3, [r4, #12]
   127ba:	89a0      	ldrh	r0, [r4, #12]
   127bc:	4338      	orrs	r0, r7
   127be:	81a0      	strh	r0, [r4, #12]
   127c0:	e7cb      	b.n	1275a <__smakebuf_r+0x1a>
   127c2:	46c0      	nop			; (mov r8, r8)
   127c4:	00012541 	.word	0x00012541

000127c8 <malloc>:
   127c8:	b510      	push	{r4, lr}
   127ca:	4b03      	ldr	r3, [pc, #12]	; (127d8 <malloc+0x10>)
   127cc:	0001      	movs	r1, r0
   127ce:	6818      	ldr	r0, [r3, #0]
   127d0:	f000 f85a 	bl	12888 <_malloc_r>
   127d4:	bd10      	pop	{r4, pc}
   127d6:	46c0      	nop			; (mov r8, r8)
   127d8:	20000038 	.word	0x20000038

000127dc <memchr>:
   127dc:	b2c9      	uxtb	r1, r1
   127de:	1882      	adds	r2, r0, r2
   127e0:	4290      	cmp	r0, r2
   127e2:	d101      	bne.n	127e8 <memchr+0xc>
   127e4:	2000      	movs	r0, #0
   127e6:	4770      	bx	lr
   127e8:	7803      	ldrb	r3, [r0, #0]
   127ea:	428b      	cmp	r3, r1
   127ec:	d0fb      	beq.n	127e6 <memchr+0xa>
   127ee:	3001      	adds	r0, #1
   127f0:	e7f6      	b.n	127e0 <memchr+0x4>
   127f2:	Address 0x000127f2 is out of bounds.


000127f4 <_free_r>:
   127f4:	b570      	push	{r4, r5, r6, lr}
   127f6:	0005      	movs	r5, r0
   127f8:	2900      	cmp	r1, #0
   127fa:	d010      	beq.n	1281e <_free_r+0x2a>
   127fc:	1f0c      	subs	r4, r1, #4
   127fe:	6823      	ldr	r3, [r4, #0]
   12800:	2b00      	cmp	r3, #0
   12802:	da00      	bge.n	12806 <_free_r+0x12>
   12804:	18e4      	adds	r4, r4, r3
   12806:	0028      	movs	r0, r5
   12808:	f000 f9a2 	bl	12b50 <__malloc_lock>
   1280c:	4a1d      	ldr	r2, [pc, #116]	; (12884 <_free_r+0x90>)
   1280e:	6813      	ldr	r3, [r2, #0]
   12810:	2b00      	cmp	r3, #0
   12812:	d105      	bne.n	12820 <_free_r+0x2c>
   12814:	6063      	str	r3, [r4, #4]
   12816:	6014      	str	r4, [r2, #0]
   12818:	0028      	movs	r0, r5
   1281a:	f000 f99a 	bl	12b52 <__malloc_unlock>
   1281e:	bd70      	pop	{r4, r5, r6, pc}
   12820:	42a3      	cmp	r3, r4
   12822:	d909      	bls.n	12838 <_free_r+0x44>
   12824:	6821      	ldr	r1, [r4, #0]
   12826:	1860      	adds	r0, r4, r1
   12828:	4283      	cmp	r3, r0
   1282a:	d1f3      	bne.n	12814 <_free_r+0x20>
   1282c:	6818      	ldr	r0, [r3, #0]
   1282e:	685b      	ldr	r3, [r3, #4]
   12830:	1841      	adds	r1, r0, r1
   12832:	6021      	str	r1, [r4, #0]
   12834:	e7ee      	b.n	12814 <_free_r+0x20>
   12836:	0013      	movs	r3, r2
   12838:	685a      	ldr	r2, [r3, #4]
   1283a:	2a00      	cmp	r2, #0
   1283c:	d001      	beq.n	12842 <_free_r+0x4e>
   1283e:	42a2      	cmp	r2, r4
   12840:	d9f9      	bls.n	12836 <_free_r+0x42>
   12842:	6819      	ldr	r1, [r3, #0]
   12844:	1858      	adds	r0, r3, r1
   12846:	42a0      	cmp	r0, r4
   12848:	d10b      	bne.n	12862 <_free_r+0x6e>
   1284a:	6820      	ldr	r0, [r4, #0]
   1284c:	1809      	adds	r1, r1, r0
   1284e:	1858      	adds	r0, r3, r1
   12850:	6019      	str	r1, [r3, #0]
   12852:	4282      	cmp	r2, r0
   12854:	d1e0      	bne.n	12818 <_free_r+0x24>
   12856:	6810      	ldr	r0, [r2, #0]
   12858:	6852      	ldr	r2, [r2, #4]
   1285a:	1841      	adds	r1, r0, r1
   1285c:	6019      	str	r1, [r3, #0]
   1285e:	605a      	str	r2, [r3, #4]
   12860:	e7da      	b.n	12818 <_free_r+0x24>
   12862:	42a0      	cmp	r0, r4
   12864:	d902      	bls.n	1286c <_free_r+0x78>
   12866:	230c      	movs	r3, #12
   12868:	602b      	str	r3, [r5, #0]
   1286a:	e7d5      	b.n	12818 <_free_r+0x24>
   1286c:	6821      	ldr	r1, [r4, #0]
   1286e:	1860      	adds	r0, r4, r1
   12870:	4282      	cmp	r2, r0
   12872:	d103      	bne.n	1287c <_free_r+0x88>
   12874:	6810      	ldr	r0, [r2, #0]
   12876:	6852      	ldr	r2, [r2, #4]
   12878:	1841      	adds	r1, r0, r1
   1287a:	6021      	str	r1, [r4, #0]
   1287c:	6062      	str	r2, [r4, #4]
   1287e:	605c      	str	r4, [r3, #4]
   12880:	e7ca      	b.n	12818 <_free_r+0x24>
   12882:	46c0      	nop			; (mov r8, r8)
   12884:	20001ca0 	.word	0x20001ca0

00012888 <_malloc_r>:
   12888:	2303      	movs	r3, #3
   1288a:	b570      	push	{r4, r5, r6, lr}
   1288c:	1ccd      	adds	r5, r1, #3
   1288e:	439d      	bics	r5, r3
   12890:	3508      	adds	r5, #8
   12892:	0006      	movs	r6, r0
   12894:	2d0c      	cmp	r5, #12
   12896:	d21e      	bcs.n	128d6 <_malloc_r+0x4e>
   12898:	250c      	movs	r5, #12
   1289a:	42a9      	cmp	r1, r5
   1289c:	d81d      	bhi.n	128da <_malloc_r+0x52>
   1289e:	0030      	movs	r0, r6
   128a0:	f000 f956 	bl	12b50 <__malloc_lock>
   128a4:	4a25      	ldr	r2, [pc, #148]	; (1293c <_malloc_r+0xb4>)
   128a6:	6814      	ldr	r4, [r2, #0]
   128a8:	0021      	movs	r1, r4
   128aa:	2900      	cmp	r1, #0
   128ac:	d119      	bne.n	128e2 <_malloc_r+0x5a>
   128ae:	4c24      	ldr	r4, [pc, #144]	; (12940 <_malloc_r+0xb8>)
   128b0:	6823      	ldr	r3, [r4, #0]
   128b2:	2b00      	cmp	r3, #0
   128b4:	d103      	bne.n	128be <_malloc_r+0x36>
   128b6:	0030      	movs	r0, r6
   128b8:	f000 f844 	bl	12944 <_sbrk_r>
   128bc:	6020      	str	r0, [r4, #0]
   128be:	0029      	movs	r1, r5
   128c0:	0030      	movs	r0, r6
   128c2:	f000 f83f 	bl	12944 <_sbrk_r>
   128c6:	1c43      	adds	r3, r0, #1
   128c8:	d12c      	bne.n	12924 <_malloc_r+0x9c>
   128ca:	230c      	movs	r3, #12
   128cc:	0030      	movs	r0, r6
   128ce:	6033      	str	r3, [r6, #0]
   128d0:	f000 f93f 	bl	12b52 <__malloc_unlock>
   128d4:	e003      	b.n	128de <_malloc_r+0x56>
   128d6:	2d00      	cmp	r5, #0
   128d8:	dadf      	bge.n	1289a <_malloc_r+0x12>
   128da:	230c      	movs	r3, #12
   128dc:	6033      	str	r3, [r6, #0]
   128de:	2000      	movs	r0, #0
   128e0:	bd70      	pop	{r4, r5, r6, pc}
   128e2:	680b      	ldr	r3, [r1, #0]
   128e4:	1b5b      	subs	r3, r3, r5
   128e6:	d41a      	bmi.n	1291e <_malloc_r+0x96>
   128e8:	2b0b      	cmp	r3, #11
   128ea:	d903      	bls.n	128f4 <_malloc_r+0x6c>
   128ec:	600b      	str	r3, [r1, #0]
   128ee:	18cc      	adds	r4, r1, r3
   128f0:	6025      	str	r5, [r4, #0]
   128f2:	e003      	b.n	128fc <_malloc_r+0x74>
   128f4:	428c      	cmp	r4, r1
   128f6:	d10e      	bne.n	12916 <_malloc_r+0x8e>
   128f8:	6863      	ldr	r3, [r4, #4]
   128fa:	6013      	str	r3, [r2, #0]
   128fc:	0030      	movs	r0, r6
   128fe:	f000 f928 	bl	12b52 <__malloc_unlock>
   12902:	0020      	movs	r0, r4
   12904:	2207      	movs	r2, #7
   12906:	300b      	adds	r0, #11
   12908:	1d23      	adds	r3, r4, #4
   1290a:	4390      	bics	r0, r2
   1290c:	1ac3      	subs	r3, r0, r3
   1290e:	d0e7      	beq.n	128e0 <_malloc_r+0x58>
   12910:	425a      	negs	r2, r3
   12912:	50e2      	str	r2, [r4, r3]
   12914:	e7e4      	b.n	128e0 <_malloc_r+0x58>
   12916:	684b      	ldr	r3, [r1, #4]
   12918:	6063      	str	r3, [r4, #4]
   1291a:	000c      	movs	r4, r1
   1291c:	e7ee      	b.n	128fc <_malloc_r+0x74>
   1291e:	000c      	movs	r4, r1
   12920:	6849      	ldr	r1, [r1, #4]
   12922:	e7c2      	b.n	128aa <_malloc_r+0x22>
   12924:	2303      	movs	r3, #3
   12926:	1cc4      	adds	r4, r0, #3
   12928:	439c      	bics	r4, r3
   1292a:	42a0      	cmp	r0, r4
   1292c:	d0e0      	beq.n	128f0 <_malloc_r+0x68>
   1292e:	1a21      	subs	r1, r4, r0
   12930:	0030      	movs	r0, r6
   12932:	f000 f807 	bl	12944 <_sbrk_r>
   12936:	1c43      	adds	r3, r0, #1
   12938:	d1da      	bne.n	128f0 <_malloc_r+0x68>
   1293a:	e7c6      	b.n	128ca <_malloc_r+0x42>
   1293c:	20001ca0 	.word	0x20001ca0
   12940:	20001ca4 	.word	0x20001ca4

00012944 <_sbrk_r>:
   12944:	2300      	movs	r3, #0
   12946:	b570      	push	{r4, r5, r6, lr}
   12948:	4c06      	ldr	r4, [pc, #24]	; (12964 <_sbrk_r+0x20>)
   1294a:	0005      	movs	r5, r0
   1294c:	0008      	movs	r0, r1
   1294e:	6023      	str	r3, [r4, #0]
   12950:	f7f6 f8dc 	bl	8b0c <_sbrk>
   12954:	1c43      	adds	r3, r0, #1
   12956:	d103      	bne.n	12960 <_sbrk_r+0x1c>
   12958:	6823      	ldr	r3, [r4, #0]
   1295a:	2b00      	cmp	r3, #0
   1295c:	d000      	beq.n	12960 <_sbrk_r+0x1c>
   1295e:	602b      	str	r3, [r5, #0]
   12960:	bd70      	pop	{r4, r5, r6, pc}
   12962:	46c0      	nop			; (mov r8, r8)
   12964:	200023b4 	.word	0x200023b4

00012968 <_raise_r>:
   12968:	b570      	push	{r4, r5, r6, lr}
   1296a:	0004      	movs	r4, r0
   1296c:	000d      	movs	r5, r1
   1296e:	291f      	cmp	r1, #31
   12970:	d904      	bls.n	1297c <_raise_r+0x14>
   12972:	2316      	movs	r3, #22
   12974:	6003      	str	r3, [r0, #0]
   12976:	2001      	movs	r0, #1
   12978:	4240      	negs	r0, r0
   1297a:	bd70      	pop	{r4, r5, r6, pc}
   1297c:	6c43      	ldr	r3, [r0, #68]	; 0x44
   1297e:	2b00      	cmp	r3, #0
   12980:	d004      	beq.n	1298c <_raise_r+0x24>
   12982:	008a      	lsls	r2, r1, #2
   12984:	189b      	adds	r3, r3, r2
   12986:	681a      	ldr	r2, [r3, #0]
   12988:	2a00      	cmp	r2, #0
   1298a:	d108      	bne.n	1299e <_raise_r+0x36>
   1298c:	0020      	movs	r0, r4
   1298e:	f000 f831 	bl	129f4 <_getpid_r>
   12992:	002a      	movs	r2, r5
   12994:	0001      	movs	r1, r0
   12996:	0020      	movs	r0, r4
   12998:	f000 f81a 	bl	129d0 <_kill_r>
   1299c:	e7ed      	b.n	1297a <_raise_r+0x12>
   1299e:	2000      	movs	r0, #0
   129a0:	2a01      	cmp	r2, #1
   129a2:	d0ea      	beq.n	1297a <_raise_r+0x12>
   129a4:	1c51      	adds	r1, r2, #1
   129a6:	d103      	bne.n	129b0 <_raise_r+0x48>
   129a8:	2316      	movs	r3, #22
   129aa:	3001      	adds	r0, #1
   129ac:	6023      	str	r3, [r4, #0]
   129ae:	e7e4      	b.n	1297a <_raise_r+0x12>
   129b0:	2400      	movs	r4, #0
   129b2:	0028      	movs	r0, r5
   129b4:	601c      	str	r4, [r3, #0]
   129b6:	4790      	blx	r2
   129b8:	0020      	movs	r0, r4
   129ba:	e7de      	b.n	1297a <_raise_r+0x12>

000129bc <raise>:
   129bc:	b510      	push	{r4, lr}
   129be:	4b03      	ldr	r3, [pc, #12]	; (129cc <raise+0x10>)
   129c0:	0001      	movs	r1, r0
   129c2:	6818      	ldr	r0, [r3, #0]
   129c4:	f7ff ffd0 	bl	12968 <_raise_r>
   129c8:	bd10      	pop	{r4, pc}
   129ca:	46c0      	nop			; (mov r8, r8)
   129cc:	20000038 	.word	0x20000038

000129d0 <_kill_r>:
   129d0:	2300      	movs	r3, #0
   129d2:	b570      	push	{r4, r5, r6, lr}
   129d4:	4c06      	ldr	r4, [pc, #24]	; (129f0 <_kill_r+0x20>)
   129d6:	0005      	movs	r5, r0
   129d8:	0008      	movs	r0, r1
   129da:	0011      	movs	r1, r2
   129dc:	6023      	str	r3, [r4, #0]
   129de:	f7f6 f8b5 	bl	8b4c <_kill>
   129e2:	1c43      	adds	r3, r0, #1
   129e4:	d103      	bne.n	129ee <_kill_r+0x1e>
   129e6:	6823      	ldr	r3, [r4, #0]
   129e8:	2b00      	cmp	r3, #0
   129ea:	d000      	beq.n	129ee <_kill_r+0x1e>
   129ec:	602b      	str	r3, [r5, #0]
   129ee:	bd70      	pop	{r4, r5, r6, pc}
   129f0:	200023b4 	.word	0x200023b4

000129f4 <_getpid_r>:
   129f4:	b510      	push	{r4, lr}
   129f6:	f7f6 f8aa 	bl	8b4e <_getpid>
   129fa:	bd10      	pop	{r4, pc}

000129fc <__sread>:
   129fc:	b570      	push	{r4, r5, r6, lr}
   129fe:	000c      	movs	r4, r1
   12a00:	250e      	movs	r5, #14
   12a02:	5f49      	ldrsh	r1, [r1, r5]
   12a04:	f000 f8a6 	bl	12b54 <_read_r>
   12a08:	2800      	cmp	r0, #0
   12a0a:	db03      	blt.n	12a14 <__sread+0x18>
   12a0c:	6d63      	ldr	r3, [r4, #84]	; 0x54
   12a0e:	181b      	adds	r3, r3, r0
   12a10:	6563      	str	r3, [r4, #84]	; 0x54
   12a12:	bd70      	pop	{r4, r5, r6, pc}
   12a14:	89a3      	ldrh	r3, [r4, #12]
   12a16:	4a02      	ldr	r2, [pc, #8]	; (12a20 <__sread+0x24>)
   12a18:	4013      	ands	r3, r2
   12a1a:	81a3      	strh	r3, [r4, #12]
   12a1c:	e7f9      	b.n	12a12 <__sread+0x16>
   12a1e:	46c0      	nop			; (mov r8, r8)
   12a20:	ffffefff 	.word	0xffffefff

00012a24 <__swrite>:
   12a24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   12a26:	001f      	movs	r7, r3
   12a28:	898b      	ldrh	r3, [r1, #12]
   12a2a:	0005      	movs	r5, r0
   12a2c:	000c      	movs	r4, r1
   12a2e:	0016      	movs	r6, r2
   12a30:	05db      	lsls	r3, r3, #23
   12a32:	d505      	bpl.n	12a40 <__swrite+0x1c>
   12a34:	230e      	movs	r3, #14
   12a36:	5ec9      	ldrsh	r1, [r1, r3]
   12a38:	2200      	movs	r2, #0
   12a3a:	2302      	movs	r3, #2
   12a3c:	f000 f874 	bl	12b28 <_lseek_r>
   12a40:	89a3      	ldrh	r3, [r4, #12]
   12a42:	4a05      	ldr	r2, [pc, #20]	; (12a58 <__swrite+0x34>)
   12a44:	0028      	movs	r0, r5
   12a46:	4013      	ands	r3, r2
   12a48:	81a3      	strh	r3, [r4, #12]
   12a4a:	0032      	movs	r2, r6
   12a4c:	230e      	movs	r3, #14
   12a4e:	5ee1      	ldrsh	r1, [r4, r3]
   12a50:	003b      	movs	r3, r7
   12a52:	f000 f81f 	bl	12a94 <_write_r>
   12a56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   12a58:	ffffefff 	.word	0xffffefff

00012a5c <__sseek>:
   12a5c:	b570      	push	{r4, r5, r6, lr}
   12a5e:	000c      	movs	r4, r1
   12a60:	250e      	movs	r5, #14
   12a62:	5f49      	ldrsh	r1, [r1, r5]
   12a64:	f000 f860 	bl	12b28 <_lseek_r>
   12a68:	89a3      	ldrh	r3, [r4, #12]
   12a6a:	1c42      	adds	r2, r0, #1
   12a6c:	d103      	bne.n	12a76 <__sseek+0x1a>
   12a6e:	4a05      	ldr	r2, [pc, #20]	; (12a84 <__sseek+0x28>)
   12a70:	4013      	ands	r3, r2
   12a72:	81a3      	strh	r3, [r4, #12]
   12a74:	bd70      	pop	{r4, r5, r6, pc}
   12a76:	2280      	movs	r2, #128	; 0x80
   12a78:	0152      	lsls	r2, r2, #5
   12a7a:	4313      	orrs	r3, r2
   12a7c:	81a3      	strh	r3, [r4, #12]
   12a7e:	6560      	str	r0, [r4, #84]	; 0x54
   12a80:	e7f8      	b.n	12a74 <__sseek+0x18>
   12a82:	46c0      	nop			; (mov r8, r8)
   12a84:	ffffefff 	.word	0xffffefff

00012a88 <__sclose>:
   12a88:	b510      	push	{r4, lr}
   12a8a:	230e      	movs	r3, #14
   12a8c:	5ec9      	ldrsh	r1, [r1, r3]
   12a8e:	f000 f815 	bl	12abc <_close_r>
   12a92:	bd10      	pop	{r4, pc}

00012a94 <_write_r>:
   12a94:	b570      	push	{r4, r5, r6, lr}
   12a96:	0005      	movs	r5, r0
   12a98:	0008      	movs	r0, r1
   12a9a:	0011      	movs	r1, r2
   12a9c:	2200      	movs	r2, #0
   12a9e:	4c06      	ldr	r4, [pc, #24]	; (12ab8 <_write_r+0x24>)
   12aa0:	6022      	str	r2, [r4, #0]
   12aa2:	001a      	movs	r2, r3
   12aa4:	f7f6 f80a 	bl	8abc <_write>
   12aa8:	1c43      	adds	r3, r0, #1
   12aaa:	d103      	bne.n	12ab4 <_write_r+0x20>
   12aac:	6823      	ldr	r3, [r4, #0]
   12aae:	2b00      	cmp	r3, #0
   12ab0:	d000      	beq.n	12ab4 <_write_r+0x20>
   12ab2:	602b      	str	r3, [r5, #0]
   12ab4:	bd70      	pop	{r4, r5, r6, pc}
   12ab6:	46c0      	nop			; (mov r8, r8)
   12ab8:	200023b4 	.word	0x200023b4

00012abc <_close_r>:
   12abc:	2300      	movs	r3, #0
   12abe:	b570      	push	{r4, r5, r6, lr}
   12ac0:	4c06      	ldr	r4, [pc, #24]	; (12adc <_close_r+0x20>)
   12ac2:	0005      	movs	r5, r0
   12ac4:	0008      	movs	r0, r1
   12ac6:	6023      	str	r3, [r4, #0]
   12ac8:	f7f6 f832 	bl	8b30 <_close>
   12acc:	1c43      	adds	r3, r0, #1
   12ace:	d103      	bne.n	12ad8 <_close_r+0x1c>
   12ad0:	6823      	ldr	r3, [r4, #0]
   12ad2:	2b00      	cmp	r3, #0
   12ad4:	d000      	beq.n	12ad8 <_close_r+0x1c>
   12ad6:	602b      	str	r3, [r5, #0]
   12ad8:	bd70      	pop	{r4, r5, r6, pc}
   12ada:	46c0      	nop			; (mov r8, r8)
   12adc:	200023b4 	.word	0x200023b4

00012ae0 <_fstat_r>:
   12ae0:	2300      	movs	r3, #0
   12ae2:	b570      	push	{r4, r5, r6, lr}
   12ae4:	4c06      	ldr	r4, [pc, #24]	; (12b00 <_fstat_r+0x20>)
   12ae6:	0005      	movs	r5, r0
   12ae8:	0008      	movs	r0, r1
   12aea:	0011      	movs	r1, r2
   12aec:	6023      	str	r3, [r4, #0]
   12aee:	f7f6 f822 	bl	8b36 <_fstat>
   12af2:	1c43      	adds	r3, r0, #1
   12af4:	d103      	bne.n	12afe <_fstat_r+0x1e>
   12af6:	6823      	ldr	r3, [r4, #0]
   12af8:	2b00      	cmp	r3, #0
   12afa:	d000      	beq.n	12afe <_fstat_r+0x1e>
   12afc:	602b      	str	r3, [r5, #0]
   12afe:	bd70      	pop	{r4, r5, r6, pc}
   12b00:	200023b4 	.word	0x200023b4

00012b04 <_isatty_r>:
   12b04:	2300      	movs	r3, #0
   12b06:	b570      	push	{r4, r5, r6, lr}
   12b08:	4c06      	ldr	r4, [pc, #24]	; (12b24 <_isatty_r+0x20>)
   12b0a:	0005      	movs	r5, r0
   12b0c:	0008      	movs	r0, r1
   12b0e:	6023      	str	r3, [r4, #0]
   12b10:	f7f6 f816 	bl	8b40 <_isatty>
   12b14:	1c43      	adds	r3, r0, #1
   12b16:	d103      	bne.n	12b20 <_isatty_r+0x1c>
   12b18:	6823      	ldr	r3, [r4, #0]
   12b1a:	2b00      	cmp	r3, #0
   12b1c:	d000      	beq.n	12b20 <_isatty_r+0x1c>
   12b1e:	602b      	str	r3, [r5, #0]
   12b20:	bd70      	pop	{r4, r5, r6, pc}
   12b22:	46c0      	nop			; (mov r8, r8)
   12b24:	200023b4 	.word	0x200023b4

00012b28 <_lseek_r>:
   12b28:	b570      	push	{r4, r5, r6, lr}
   12b2a:	0005      	movs	r5, r0
   12b2c:	0008      	movs	r0, r1
   12b2e:	0011      	movs	r1, r2
   12b30:	2200      	movs	r2, #0
   12b32:	4c06      	ldr	r4, [pc, #24]	; (12b4c <_lseek_r+0x24>)
   12b34:	6022      	str	r2, [r4, #0]
   12b36:	001a      	movs	r2, r3
   12b38:	f7f6 f804 	bl	8b44 <_lseek>
   12b3c:	1c43      	adds	r3, r0, #1
   12b3e:	d103      	bne.n	12b48 <_lseek_r+0x20>
   12b40:	6823      	ldr	r3, [r4, #0]
   12b42:	2b00      	cmp	r3, #0
   12b44:	d000      	beq.n	12b48 <_lseek_r+0x20>
   12b46:	602b      	str	r3, [r5, #0]
   12b48:	bd70      	pop	{r4, r5, r6, pc}
   12b4a:	46c0      	nop			; (mov r8, r8)
   12b4c:	200023b4 	.word	0x200023b4

00012b50 <__malloc_lock>:
   12b50:	4770      	bx	lr

00012b52 <__malloc_unlock>:
   12b52:	4770      	bx	lr

00012b54 <_read_r>:
   12b54:	b570      	push	{r4, r5, r6, lr}
   12b56:	0005      	movs	r5, r0
   12b58:	0008      	movs	r0, r1
   12b5a:	0011      	movs	r1, r2
   12b5c:	2200      	movs	r2, #0
   12b5e:	4c06      	ldr	r4, [pc, #24]	; (12b78 <_read_r+0x24>)
   12b60:	6022      	str	r2, [r4, #0]
   12b62:	001a      	movs	r2, r3
   12b64:	f7f5 ff88 	bl	8a78 <_read>
   12b68:	1c43      	adds	r3, r0, #1
   12b6a:	d103      	bne.n	12b74 <_read_r+0x20>
   12b6c:	6823      	ldr	r3, [r4, #0]
   12b6e:	2b00      	cmp	r3, #0
   12b70:	d000      	beq.n	12b74 <_read_r+0x20>
   12b72:	602b      	str	r3, [r5, #0]
   12b74:	bd70      	pop	{r4, r5, r6, pc}
   12b76:	46c0      	nop			; (mov r8, r8)
   12b78:	200023b4 	.word	0x200023b4
   12b7c:	000066b4 	.word	0x000066b4
   12b80:	000066b4 	.word	0x000066b4
   12b84:	00006690 	.word	0x00006690
   12b88:	000066b4 	.word	0x000066b4
   12b8c:	00006690 	.word	0x00006690
   12b90:	00006676 	.word	0x00006676
   12b94:	00006676 	.word	0x00006676
   12b98:	000066b4 	.word	0x000066b4
   12b9c:	000066b4 	.word	0x000066b4
   12ba0:	000066b4 	.word	0x000066b4
   12ba4:	000066b4 	.word	0x000066b4
   12ba8:	000066b4 	.word	0x000066b4
   12bac:	000066b4 	.word	0x000066b4
   12bb0:	000066b4 	.word	0x000066b4
   12bb4:	000066b4 	.word	0x000066b4
   12bb8:	000066b4 	.word	0x000066b4
   12bbc:	000066b4 	.word	0x000066b4
   12bc0:	000066b4 	.word	0x000066b4
   12bc4:	000066b4 	.word	0x000066b4
   12bc8:	000066b4 	.word	0x000066b4
   12bcc:	000066b4 	.word	0x000066b4
   12bd0:	000066b4 	.word	0x000066b4
   12bd4:	000066b4 	.word	0x000066b4
   12bd8:	000066b4 	.word	0x000066b4
   12bdc:	000066b4 	.word	0x000066b4
   12be0:	000066b4 	.word	0x000066b4
   12be4:	000066b4 	.word	0x000066b4
   12be8:	000066b4 	.word	0x000066b4
   12bec:	000066b4 	.word	0x000066b4
   12bf0:	000066b4 	.word	0x000066b4
   12bf4:	000066b4 	.word	0x000066b4
   12bf8:	000066b4 	.word	0x000066b4
   12bfc:	000066b4 	.word	0x000066b4
   12c00:	000066b4 	.word	0x000066b4
   12c04:	000066b4 	.word	0x000066b4
   12c08:	000066b4 	.word	0x000066b4
   12c0c:	000066b4 	.word	0x000066b4
   12c10:	000066b4 	.word	0x000066b4
   12c14:	000066b4 	.word	0x000066b4
   12c18:	000066b4 	.word	0x000066b4
   12c1c:	000066b4 	.word	0x000066b4
   12c20:	000066b4 	.word	0x000066b4
   12c24:	000066b4 	.word	0x000066b4
   12c28:	000066b4 	.word	0x000066b4
   12c2c:	000066b4 	.word	0x000066b4
   12c30:	000066b4 	.word	0x000066b4
   12c34:	000066b4 	.word	0x000066b4
   12c38:	000066b4 	.word	0x000066b4
   12c3c:	000066b4 	.word	0x000066b4
   12c40:	000066b4 	.word	0x000066b4
   12c44:	000066b4 	.word	0x000066b4
   12c48:	000066b4 	.word	0x000066b4
   12c4c:	000066b4 	.word	0x000066b4
   12c50:	000066b4 	.word	0x000066b4
   12c54:	000066b4 	.word	0x000066b4
   12c58:	000066b4 	.word	0x000066b4
   12c5c:	000066b4 	.word	0x000066b4
   12c60:	000066b4 	.word	0x000066b4
   12c64:	000066b4 	.word	0x000066b4
   12c68:	000066b4 	.word	0x000066b4
   12c6c:	000066b4 	.word	0x000066b4
   12c70:	000066b4 	.word	0x000066b4
   12c74:	000066b4 	.word	0x000066b4
   12c78:	000066b4 	.word	0x000066b4
   12c7c:	00006690 	.word	0x00006690
   12c80:	00006690 	.word	0x00006690
   12c84:	00006698 	.word	0x00006698
   12c88:	00006698 	.word	0x00006698
   12c8c:	00006698 	.word	0x00006698
   12c90:	00006698 	.word	0x00006698
   12c94:	42000800 	.word	0x42000800
   12c98:	42000c00 	.word	0x42000c00
   12c9c:	42001000 	.word	0x42001000
   12ca0:	42001400 	.word	0x42001400
   12ca4:	42001800 	.word	0x42001800
   12ca8:	42001c00 	.word	0x42001c00
   12cac:	00007d46 	.word	0x00007d46
   12cb0:	00007d42 	.word	0x00007d42
   12cb4:	00007d42 	.word	0x00007d42
   12cb8:	00007da8 	.word	0x00007da8
   12cbc:	00007da8 	.word	0x00007da8
   12cc0:	00007d5a 	.word	0x00007d5a
   12cc4:	00007d4c 	.word	0x00007d4c
   12cc8:	00007d60 	.word	0x00007d60
   12ccc:	00007d96 	.word	0x00007d96
   12cd0:	00007fe4 	.word	0x00007fe4
   12cd4:	00007fc4 	.word	0x00007fc4
   12cd8:	00007fc4 	.word	0x00007fc4
   12cdc:	00008050 	.word	0x00008050
   12ce0:	00007fd6 	.word	0x00007fd6
   12ce4:	00007ff2 	.word	0x00007ff2
   12ce8:	00007fc8 	.word	0x00007fc8
   12cec:	00008000 	.word	0x00008000
   12cf0:	00008040 	.word	0x00008040
   12cf4:	42002c00 	.word	0x42002c00
   12cf8:	42003000 	.word	0x42003000
   12cfc:	42003400 	.word	0x42003400
   12d00:	626d756e 	.word	0x626d756e
   12d04:	664f7265 	.word	0x664f7265
   12d08:	65747942 	.word	0x65747942
   12d0c:	00000073 	.word	0x00000073
   12d10:	732f2e2e 	.word	0x732f2e2e
   12d14:	412f6372 	.word	0x412f6372
   12d18:	742f4653 	.word	0x742f4653
   12d1c:	64726968 	.word	0x64726968
   12d20:	74726170 	.word	0x74726170
   12d24:	69772f79 	.word	0x69772f79
   12d28:	656c6572 	.word	0x656c6572
   12d2c:	6d2f7373 	.word	0x6d2f7373
   12d30:	2f697769 	.word	0x2f697769
   12d34:	76726573 	.word	0x76726573
   12d38:	73656369 	.word	0x73656369
   12d3c:	7364702f 	.word	0x7364702f
   12d40:	6372732f 	.word	0x6372732f
   12d44:	2f766e2f 	.word	0x2f766e2f
   12d48:	764e5f44 	.word	0x764e5f44
   12d4c:	0000632e 	.word	0x0000632e
   12d50:	72646461 	.word	0x72646461
   12d54:	20737365 	.word	0x20737365
   12d58:	44203d3c 	.word	0x44203d3c
   12d5c:	5f564e5f 	.word	0x5f564e5f
   12d60:	4f4d454d 	.word	0x4f4d454d
   12d64:	455f5952 	.word	0x455f5952
   12d68:	0000444e 	.word	0x0000444e
   12d6c:	64646128 	.word	0x64646128
   12d70:	73736572 	.word	0x73736572
   12d74:	6e202b20 	.word	0x6e202b20
   12d78:	65626d75 	.word	0x65626d75
   12d7c:	42664f72 	.word	0x42664f72
   12d80:	73657479 	.word	0x73657479
   12d84:	3d3c2029 	.word	0x3d3c2029
   12d88:	5f442820 	.word	0x5f442820
   12d8c:	4d5f564e 	.word	0x4d5f564e
   12d90:	524f4d45 	.word	0x524f4d45
   12d94:	4e455f59 	.word	0x4e455f59
   12d98:	202b2044 	.word	0x202b2044
   12d9c:	00295531 	.word	0x00295531
   12da0:	66666f28 	.word	0x66666f28
   12da4:	20746573 	.word	0x20746573
   12da8:	756e202b 	.word	0x756e202b
   12dac:	7265626d 	.word	0x7265626d
   12db0:	7942664f 	.word	0x7942664f
   12db4:	29736574 	.word	0x29736574
   12db8:	203d3c20 	.word	0x203d3c20
   12dbc:	564e5f44 	.word	0x564e5f44
   12dc0:	4345535f 	.word	0x4345535f
   12dc4:	5f524f54 	.word	0x5f524f54
   12dc8:	455a4953 	.word	0x455a4953
   12dcc:	ffffff00 	.word	0xffffff00
   12dd0:	4e5f4428 	.word	0x4e5f4428
   12dd4:	454d5f56 	.word	0x454d5f56
   12dd8:	59524f4d 	.word	0x59524f4d
   12ddc:	4154535f 	.word	0x4154535f
   12de0:	25205452 	.word	0x25205452
   12de4:	4d564e20 	.word	0x4d564e20
   12de8:	4c525443 	.word	0x4c525443
   12dec:	574f525f 	.word	0x574f525f
   12df0:	5a49535f 	.word	0x5a49535f
   12df4:	3d202945 	.word	0x3d202945
   12df8:	5530203d 	.word	0x5530203d
   12dfc:	00000000 	.word	0x00000000
   12e00:	4e5f4428 	.word	0x4e5f4428
   12e04:	454d5f56 	.word	0x454d5f56
   12e08:	59524f4d 	.word	0x59524f4d
   12e0c:	444e455f 	.word	0x444e455f
   12e10:	44202d20 	.word	0x44202d20
   12e14:	5f564e5f 	.word	0x5f564e5f
   12e18:	4f4d454d 	.word	0x4f4d454d
   12e1c:	535f5952 	.word	0x535f5952
   12e20:	54524154 	.word	0x54524154
   12e24:	31202b20 	.word	0x31202b20
   12e28:	3d202955 	.word	0x3d202955
   12e2c:	5f44203d 	.word	0x5f44203d
   12e30:	4d5f564e 	.word	0x4d5f564e
   12e34:	524f4d45 	.word	0x524f4d45
   12e38:	49535f59 	.word	0x49535f59
   12e3c:	ff00455a 	.word	0xff00455a

00012e40 <__func__.11827>:
   12e40:	764e5f44 696e495f ffff0074              D_Nv_Init...

00012e4c <__func__.11839>:
   12e4c:	764e5f44 6165525f 6d495f64 ff006c70     D_Nv_Read_Impl..

00012e5c <__func__.11852>:
   12e5c:	764e5f44 6972575f 495f6574 006c706d     D_Nv_Write_Impl.

00012e6c <__func__.11864>:
   12e6c:	764e5f44 6172455f 65536573 726f7463     D_Nv_EraseSector
   12e7c:	706d495f ffff006c                       _Impl...

00012e84 <__func__.11877>:
   12e84:	706d6f43 44657261 00617461 68636163     CompareData.cach
   12e94:	3d212065 4c554e20 ffff004c 736c6166     e != NULL...fals
   12ea4:	ffff0065 646e6946 6d657449 68636143     e...FindItemCach
   12eb4:	64692865 3d3d2029 4c554e20 0000004c     e(id) == NULL...
   12ec4:	74695f73 6f436d65 20746e75 414d203c     s_itemCount < MA
   12ed4:	54495f58 435f4d45 544e554f ffffff00     X_ITEM_COUNT....
   12ee4:	646e6946 6d657449 68636143 64692865     FindItemCache(id
   12ef4:	3d212029 4c554e20 ffff004c 68636163     ) != NULL...cach
   12f04:	6c3e2d65 42747361 6b636f6c 203d2120     e->lastBlock != 
   12f14:	30307830 00003030 732f2e2e 412f6372     0x0000..../src/A
   12f24:	742f4653 64726968 74726170 69772f79     SF/thirdparty/wi
   12f34:	656c6572 6d2f7373 2f697769 76726573     reless/miwi/serv
   12f44:	73656369 7364702f 6372732f 2f766e2f     ices/pds/src/nv/
   12f54:	764e5f53 6d61532d 2e313252 ffff0063     S_Nv-SamR21.c...
   12f64:	20646928 30203d21 26202975 69282026     (id != 0u) && (i
   12f74:	203c2064 30467830 29753030 20262620     d < 0xF000u) && 
   12f84:	65746928 6e654c6d 20687467 4d203d3c     (itemLength <= M
   12f94:	495f5841 5f4d4554 474e454c 00294854     AX_ITEM_LENGTH).
   12fa4:	21206469 7530203d ffffff00 20646928     id != 0u....(id 
   12fb4:	30203d21 26202975 70282026 61746144     != 0u) && (pData
   12fc4:	203d2120 4c4c554e ffff0029               != NULL)...

00012fd0 <__func__.11870>:
   12fd0:	706d6f63 53746361 6f746365 6d695472     compactSectorTim
   12fe0:	69467265 00646572                       erFired.

00012fe8 <__func__.11906>:
   12fe8:	646e6946 6d657449 68636143 ffff0065     FindItemCache...

00012ff8 <__func__.11913>:
   12ff8:	61657243 74496574 61436d65 00656863     CreateItemCache.

00013008 <__func__.11918>:
   13008:	656c6544 74496574 61436d65 00656863     DeleteItemCache.

00013018 <__func__.12011>:
   13018:	64616f4c 74636553 ff00726f              LoadSector..

00013024 <__func__.12033>:
   13024:	706d6f43 53746361 6f746365 ffff0072     CompactSector...

00013034 <__func__.12053>:
   13034:	706d6f43 53746361 6f746365 4e664972     CompactSectorIfN
   13044:	65646565 ffff0064                       eeded...

0001304c <__func__.12060>:
   1304c:	706d6f43 49746361 006d6574              CompactItem.

00013058 <__func__.12084>:
   13058:	764e5f53 7261455f 6e49796c ff007469     S_Nv_EarlyInit..

00013068 <__func__.12094>:
   13068:	764e5f53 6574495f 696e496d 6d495f74     S_Nv_ItemInit_Im
   13078:	ff006c70                                pl..

0001307c <__func__.12107>:
   1307c:	764e5f53 6972575f 495f6574 006c706d     S_Nv_Write_Impl.

0001308c <__func__.12118>:
   1308c:	764e5f53 6165525f 6d495f64 ff006c70     S_Nv_Read_Impl..

0001309c <__func__.12123>:
   1309c:	764e5f53 6574495f 6e654c6d 5f687467     S_Nv_ItemLength_
   130ac:	6c706d49 ffffff00 20553028 69203d21     Impl....(0U != i
   130bc:	446d6574 72637365 6574692e 7a69536d     temDescr.itemSiz
   130cc:	26202965 4e282026 204c4c55 69203d21     e) && (NULL != i
   130dc:	446d6574 72637365 6574692e 7461446d     temDescr.itemDat
   130ec:	00002961 732f2e2e 412f6372 742f4653     a)..../src/ASF/t
   130fc:	64726968 74726170 69772f79 656c6572     hirdparty/wirele
   1310c:	6d2f7373 2f697769 76726573 73656369     ss/miwi/services
   1311c:	7364702f 6372732f 2f6c772f 64506c77     /pds/src/wl/wlPd
   1312c:	74614473 72655361 2e726576 00000063     sDataServer.c...
   1313c:	4e5f5328 65525f76 6e727574 756c6156     (S_Nv_ReturnValu
   1314c:	69445f65 746f4e64 73697845 3d3d2074     e_DidNotExist ==
   1315c:	74657220 7c7c2029 5f532820 525f764e      ret) || (S_Nv_R
   1316c:	72757465 6c61566e 4f5f6575 3d3d206b     eturnValue_Ok ==
   1317c:	74657220 ffff0029                        ret)...

00013184 <__func__.11783>:
   13184:	53736470 65726f74 6d657449 6b736154     pdsStoreItemTask
   13194:	646e6148 0072656c                       Handler.

0001319c <__func__.11803>:
   1319c:	53736470 65726f74 6d657449 ffffff00     pdsStoreItem....

000131ac <__func__.11810>:
   131ac:	52736470 6f747365 74496572 ff006d65     pdsRestoreItem..
   131bc:	20746572 53203d3d 5f764e5f 75746552     ret == S_Nv_Retu
   131cc:	61566e72 5f65756c ff006b4f 6d657469     rnValue_Ok..item
   131dc:	63736544 6574692e 7a69536d 00000065     Desc.itemSize...
   131ec:	732f2e2e 412f6372 742f4653 64726968     ../src/ASF/third
   131fc:	74726170 69772f79 656c6572 6d2f7373     party/wireless/m
   1320c:	2f697769 76726573 73656369 7364702f     iwi/services/pds
   1321c:	6372732f 2f6c772f 64506c77 696e4973     /src/wl/wlPdsIni
   1322c:	00632e74                                t.c.

00013230 <__func__.11541>:
   13230:	5f534450 74696e49 6d657449 ffff0073     PDS_InitItems...

00013240 <__func__.12005>:
   13240:	69726576 74497966 69536d65 0073657a     verifyItemSizes.
   13250:	4970616d 2e6d6574 67616c66 20262073     mapItem.flags & 
   13260:	455a4953 444f4d5f 43494649 4f495441     SIZE_MODIFICATIO
   13270:	4c415f4e 45574f4c 00000044 732f2e2e     N_ALLOWED...../s
   13280:	412f6372 742f4653 64726968 74726170     rc/ASF/thirdpart
   13290:	69772f79 656c6572 6d2f7373 2f697769     y/wireless/miwi/
   132a0:	76726573 73656369 7364702f 6372732f     services/pds/src
   132b0:	2f6c772f 64506c77 70795473 6f437365     /wl/wlPdsTypesCo
   132c0:	7265766e 2e726574 ffff0063              nverter.c...

000132cc <mySecurityKey>:
   132cc:	03020100 07060504 0b0a0908 0f0e0d0c     ................

000132dc <MiWiItemIdsTable>:
   132dc:	00040002 00060005 00030007 00080001     ................
   132ec:	ffff0009 0000cc18 0000ceac 0000ceac     ................
   132fc:	0000cd9e 0000ceac 0000ceac 0000ceac     ................
   1330c:	0000ceac 0000ceac 0000ceac 0000c932     ............2...
   1331c:	0000cde2 0000ceac 0000ceac 0000ceac     ................
   1332c:	0000ceac 0000cafa 0000ceac 0000ceac     ................
   1333c:	0000ceac 0000ceac 0000ceac 0000ceac     ................
   1334c:	0000ceac 0000ceac 0000ceac 0000ca68     ............h...
   1335c:	0000ce66 0000ceac 0000ceac 0000ceac     f...............
   1336c:	0000ceac 0000cbf4 0000ceac 0000ceac     ................
   1337c:	0000ceac 0000ceac 0000ceac 0000ceac     ................
   1338c:	0000ceac 0000ceac 0000ceac 0000ceac     ................
   1339c:	0000ceac 0000ceac 0000ceac 0000ceac     ................
   133ac:	0000ceac 0000ceac 0000ceac 0000ceac     ................
   133bc:	0000ceac 0000ceac 0000ceac 0000ceac     ................
   133cc:	0000ceac 0000ceac 0000ceac 0000ceac     ................
   133dc:	0000ceac 0000ceac 0000ceac 0000ceac     ................
   133ec:	0000ceac 0000ceac 0000ceac 0000ceac     ................
   133fc:	0000ceac 0000ceac 0000ceac 0000ceac     ................
   1340c:	0000ceac 0000ceac 0000ceac 0000ceac     ................
   1341c:	0000ceac 0000ceac 0000ceac 0000ceac     ................
   1342c:	0000ceac 0000ceac 0000ceac 0000ceac     ................
   1343c:	0000ceac 0000ceac 0000cccc 0000ceac     ................
   1344c:	0000ceac 0000ceac 0000ceac 0000ceac     ................
   1345c:	0000ceac 0000ceac 0000ceac 0000ceac     ................
   1346c:	0000ceac 0000ceac 0000ceac 0000ceac     ................
   1347c:	0000cca6                                ....

00013480 <tc_interrupt_vectors.11960>:
   13480:	ff141312 00020028 2000001c 00000000     ....(...... ....
   13490:	6f430a0d 63656e6e 676e6974 65655020     ..Connecting Pee
   134a0:	6e6f2072 61684320 6c656e6e 00000020     r on Channel ...
   134b0:	00006425 6f430a0d 63656e6e 20646574     %d....Connected 
   134c0:	72656550 206e6f20 6e616843 206c656e     Peer on Channel 
   134d0:	ffffff00 65530a0d 7463656c 206e6f69     ......Selection 
   134e0:	6320666f 6e6e6168 00206c65 20736920     of channel . is 
   134f0:	20746f6e 70707573 6574726f 6e692064     not supported in
   13500:	72756320 746e6572 6e6f6320 75676966      current configu
   13510:	69746172 0d2e6e6f ffffff00 74530a0d     ration........St
   13520:	69747261 4e20676e 2065646f 666f2031     arting Node 1 of
   13530:	6d695320 20656c70 6f6d6544 726f6620      Simple Demo for
   13540:	57694d20 4d542869 54532029 53205241      MiWi(TM) STAR S
   13550:	6b636174 2e2e2e20 00000000 20200a0d     tack .........  
   13560:	52202020 72542046 63736e61 65766965        RF Transceive
   13570:	41203a72 52363854 33333246 00000000     r: AT86RF233....
   13580:	20200a0d 6d654420 6e49206f 75727473     ..   Demo Instru
   13590:	6f697463 00003a6e 20200a0d 20202020     ction:....      
   135a0:	20202020 20202020 20202020 50202020                    P
   135b0:	7265776f 206e6f20 20656874 72616f62     ower on the boar
   135c0:	6e752064 206c6974 2044454c 696c2031     d until LED 1 li
   135d0:	73746867 00707520 20200a0d 20202020     ghts up...      
   135e0:	20202020 20202020 20202020 74202020                    t
   135f0:	6e69206f 61636964 63206574 656e6e6f     o indicate conne
   13600:	6e697463 69772067 70206874 2e726565     cting with peer.
   13610:	00000020 20200a0d 20202020 20202020      .....          
   13620:	20202020 20202020 50202020 73736572                Press
   13630:	20575320 74747542 74206e6f 7262206f      SW Button to br
   13640:	6364616f 20747361 7373656d 2e656761     oadcast message.
   13650:	00000020 20200a0d 20202020 20202020      .....          
   13660:	20202020 20202020 4c202020 31204445                LED 1
   13670:	6c697720 6562206c 676f7420 64656c67      will be toggled
   13680:	6f707520 6572206e 76696563 20676e69      upon receiving 
   13690:	7373656d 73656761 0000202e 000d0a0d     messages. ......
   136a0:	75636553 20646572 00000000 616f7242     Secured ....Broa
   136b0:	73616364 61502074 74656b63 74697720     dcast Packet wit
   136c0:	53522068 00204953 63696e55 20747361     h RSSI .Unicast 
   136d0:	6b636150 77207465 20687469 49535352     Packet with RSSI
   136e0:	00000020 78323025 00000000 6f726620      ...%02x.... fro
   136f0:	0000206d 00007825 ff00203a              m ..%x..: ..

000136fc <MiWi>:
   136fc:	2020b220 2020b220 20b220b2 20202020      .   .  . .     
   1370c:	0db220b2 b220b20a b220b220 b2202020     . .... . . .   .
   1371c:	20b22020 2020b220 20b20a0d 2020b220       .  .  ...  .  
   1372c:	20b220b2 b22020b2 20b22020 b20a0db2     . . .  .  . ....
   1373c:	20b22020 b220b220 20b22020 20b220b2       .  . .  . . . 
   1374c:	0a0db220 b22020b2 20b22020 202020b2      ....  .  . .   
   1375c:	20b220b2 0db22020 2020200a 20202020     . .   ...       
   1376c:	20202020 20202020 20202020 ffff0a0d                 ....
   1377c:	74530a0d 65747261 69572064 656c6572     ..Started Wirele
   1378c:	43207373 756d6d6f 6163696e 6e6f6974     ss Communication
   1379c:	206e6f20 6e616843 206c656e 00000000      on Channel ....
   137ac:	ff007525 0a0d0a0d 4120794d 65726464     %u......My Addre
   137bc:	203a7373 00007830 41502020 3a44494e     ss: 0x..  PANID:
   137cc:	00783020 68432020 656e6e61 00203a6c      0x.  Channel: .
   137dc:	6f430a0d 63656e6e 6e6f6974 65500920     ..Connection .Pe
   137ec:	6f4c7265 6441676e 73657264 50092073     erLongAddress .P
   137fc:	49726565 0d6f666e 00000000 00090909     eerInfo.........
   1380c:	0000742f 0a0d0a0d 6e6e6f43 69746365     /t......Connecti
   1381c:	20206e6f 50202020 4c726565 41676e6f     on     PeerLongA
   1382c:	65726464 20207373 50202020 49726565     ddress     PeerI
   1383c:	0d6f666e 00000000 20202020 20202020     nfo.....        
   1384c:	20202020 00000020 20202020 ffffff00          ...    ....
   1385c:	6f636552 63656e6e 0a646574 ffff000d     Reconnected.....
   1386c:	41500a0d 3a44494e 00000000 61684320     ..PANID:.... Cha
   1387c:	6c656e6e 0000003a 0000f948 0000f918     nnel:...H.......
   1388c:	0000f92a 0000f86c 0000f92a 0000f90e     *...l...*.......
   1389c:	0000f92a 0000f86c 0000f918 0000f918     *...l...........
   138ac:	0000f90e 0000f86c 0000f874 0000f874     ....l...t...t...
   138bc:	0000f874 0000f930 0000f918 0000f918     t...0...........
   138cc:	0000f8ec 0000f9d0 0000f8ec 0000f90e     ................
   138dc:	0000f8ec 0000f9d0 0000f918 0000f918     ................
   138ec:	0000f90e 0000f9d0 0000f874 0000f874     ........t...t...
   138fc:	0000f874 0000f9da 000107b8 0001079a     t...............
   1390c:	00010754 00010672 00010754 0001078c     T...r...T.......
   1391c:	00010754 00010672 0001079a 0001079a     T...r...........
   1392c:	0001078c 00010672 0001066a 0001066a     ....r...j...j...
   1393c:	0001066a 000109d0 00010e18 00010cd8     j...............
   1394c:	00010cd8 00010cd4 00010df0 00010df0     ................
   1395c:	00010de2 00010cd4 00010df0 00010de2     ................
   1396c:	00010df0 00010cd4 00010df8 00010df8     ................
   1397c:	00010df8 00010ffc 7566202c 6974636e     ........, functi
   1398c:	203a6e6f 73736100 69747265 22206e6f     on: .assertion "
   1399c:	20227325 6c696166 203a6465 656c6966     %s" failed: file
   139ac:	73252220 6c202c22 20656e69 73256425      "%s", line %d%s
   139bc:	000a7325                                %s..

000139c0 <_global_impure_ptr>:
   139c0:	2000003c 2b302d23 6c680020 6665004c     <.. #-0+ .hlL.ef
   139d0:	47464567 32313000 36353433 41393837     gEFG.0123456789A
   139e0:	45444342 31300046 35343332 39383736     BCDEF.0123456789
   139f0:	64636261 ff006665                       abcdef..

000139f8 <__sf_fake_stderr>:
	...

00013a18 <__sf_fake_stdin>:
	...

00013a38 <__sf_fake_stdout>:
	...

00013a58 <_init>:
   13a58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   13a5a:	46c0      	nop			; (mov r8, r8)
   13a5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
   13a5e:	bc08      	pop	{r3}
   13a60:	469e      	mov	lr, r3
   13a62:	4770      	bx	lr

00013a64 <__init_array_start>:
   13a64:	000061c1 	.word	0x000061c1

00013a68 <_fini>:
   13a68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   13a6a:	46c0      	nop			; (mov r8, r8)
   13a6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
   13a6e:	bc08      	pop	{r3}
   13a70:	469e      	mov	lr, r3
   13a72:	4770      	bx	lr

00013a74 <__fini_array_start>:
   13a74:	00006199 	.word	0x00006199
