// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module runOne_BypassOptPlacement_Gen_Record (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        bypassOptIdx_i,
        bypassOptIdx_o,
        bypassOptIdx_o_ap_vld,
        bypassOpt,
        bypassOpt_ap_vld,
        bypassSrcOpt,
        placement_dynamic_dict_Opt2PC_keys_address0,
        placement_dynamic_dict_Opt2PC_keys_ce0,
        placement_dynamic_dict_Opt2PC_keys_we0,
        placement_dynamic_dict_Opt2PC_keys_d0,
        placement_dynamic_dict_Opt2PC_keys_q0,
        placement_dynamic_dict_Opt2PC_values_address0,
        placement_dynamic_dict_Opt2PC_values_ce0,
        placement_dynamic_dict_Opt2PC_values_we0,
        placement_dynamic_dict_Opt2PC_values_d0,
        placement_dynamic_dict_Opt2PC_values_q0,
        IDX_pd_bypass_i,
        IDX_pd_bypass_o,
        IDX_pd_bypass_o_ap_vld,
        DynamicPlacement_II,
        bypassSrcTile,
        bypassTgtTile,
        shape_idx,
        idx_pd_i,
        idx_pd_o,
        idx_pd_o_ap_vld,
        placement_dynamic_bypass_occupy_address0,
        placement_dynamic_bypass_occupy_ce0,
        placement_dynamic_bypass_occupy_we0,
        placement_dynamic_bypass_occupy_d0,
        placement_dynamic_bypass_occupy_q0,
        placement_dynamic_bypass_occupy_address1,
        placement_dynamic_bypass_occupy_ce1,
        placement_dynamic_bypass_occupy_q1,
        placement_dynamic_bypass_address0,
        placement_dynamic_bypass_ce0,
        placement_dynamic_bypass_we0,
        placement_dynamic_bypass_d0,
        placement_dynamic_bypass_q0,
        bypassOpt_wrAddr_i,
        bypassOpt_wrAddr_o,
        bypassOpt_wrAddr_o_ap_vld,
        placement_dynamic_dict_Opt2Tile_keys_address0,
        placement_dynamic_dict_Opt2Tile_keys_ce0,
        placement_dynamic_dict_Opt2Tile_keys_we0,
        placement_dynamic_dict_Opt2Tile_keys_d0,
        placement_dynamic_dict_Opt2Tile_values_address0,
        placement_dynamic_dict_Opt2Tile_values_ce0,
        placement_dynamic_dict_Opt2Tile_values_we0,
        placement_dynamic_dict_Opt2Tile_values_d0,
        placement_done_values_address0,
        placement_done_values_ce0,
        placement_done_values_we0,
        placement_done_values_d0,
        ap_return
);

parameter    ap_ST_fsm_state1 = 11'd1;
parameter    ap_ST_fsm_state2 = 11'd2;
parameter    ap_ST_fsm_state3 = 11'd4;
parameter    ap_ST_fsm_state4 = 11'd8;
parameter    ap_ST_fsm_state5 = 11'd16;
parameter    ap_ST_fsm_state6 = 11'd32;
parameter    ap_ST_fsm_state7 = 11'd64;
parameter    ap_ST_fsm_state8 = 11'd128;
parameter    ap_ST_fsm_state9 = 11'd256;
parameter    ap_ST_fsm_state10 = 11'd512;
parameter    ap_ST_fsm_state11 = 11'd1024;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] bypassOptIdx_i;
output  [7:0] bypassOptIdx_o;
output   bypassOptIdx_o_ap_vld;
output  [7:0] bypassOpt;
output   bypassOpt_ap_vld;
input  [7:0] bypassSrcOpt;
output  [6:0] placement_dynamic_dict_Opt2PC_keys_address0;
output   placement_dynamic_dict_Opt2PC_keys_ce0;
output   placement_dynamic_dict_Opt2PC_keys_we0;
output  [7:0] placement_dynamic_dict_Opt2PC_keys_d0;
input  [7:0] placement_dynamic_dict_Opt2PC_keys_q0;
output  [6:0] placement_dynamic_dict_Opt2PC_values_address0;
output   placement_dynamic_dict_Opt2PC_values_ce0;
output   placement_dynamic_dict_Opt2PC_values_we0;
output  [7:0] placement_dynamic_dict_Opt2PC_values_d0;
input  [7:0] placement_dynamic_dict_Opt2PC_values_q0;
input  [7:0] IDX_pd_bypass_i;
output  [7:0] IDX_pd_bypass_o;
output   IDX_pd_bypass_o_ap_vld;
input  [7:0] DynamicPlacement_II;
input  [4:0] bypassSrcTile;
input  [3:0] bypassTgtTile;
input  [4:0] shape_idx;
input  [3:0] idx_pd_i;
output  [3:0] idx_pd_o;
output   idx_pd_o_ap_vld;
output  [12:0] placement_dynamic_bypass_occupy_address0;
output   placement_dynamic_bypass_occupy_ce0;
output   placement_dynamic_bypass_occupy_we0;
output  [0:0] placement_dynamic_bypass_occupy_d0;
input  [0:0] placement_dynamic_bypass_occupy_q0;
output  [12:0] placement_dynamic_bypass_occupy_address1;
output   placement_dynamic_bypass_occupy_ce1;
input  [0:0] placement_dynamic_bypass_occupy_q1;
output  [12:0] placement_dynamic_bypass_address0;
output   placement_dynamic_bypass_ce0;
output   placement_dynamic_bypass_we0;
output  [7:0] placement_dynamic_bypass_d0;
input  [7:0] placement_dynamic_bypass_q0;
input  [7:0] bypassOpt_wrAddr_i;
output  [7:0] bypassOpt_wrAddr_o;
output   bypassOpt_wrAddr_o_ap_vld;
output  [6:0] placement_dynamic_dict_Opt2Tile_keys_address0;
output   placement_dynamic_dict_Opt2Tile_keys_ce0;
output   placement_dynamic_dict_Opt2Tile_keys_we0;
output  [7:0] placement_dynamic_dict_Opt2Tile_keys_d0;
output  [6:0] placement_dynamic_dict_Opt2Tile_values_address0;
output   placement_dynamic_dict_Opt2Tile_values_ce0;
output   placement_dynamic_dict_Opt2Tile_values_we0;
output  [4:0] placement_dynamic_dict_Opt2Tile_values_d0;
output  [6:0] placement_done_values_address0;
output   placement_done_values_ce0;
output   placement_done_values_we0;
output  [0:0] placement_done_values_d0;
output  [0:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[7:0] bypassOptIdx_o;
reg bypassOptIdx_o_ap_vld;
reg bypassOpt_ap_vld;
reg[6:0] placement_dynamic_dict_Opt2PC_keys_address0;
reg placement_dynamic_dict_Opt2PC_keys_ce0;
reg placement_dynamic_dict_Opt2PC_keys_we0;
reg[6:0] placement_dynamic_dict_Opt2PC_values_address0;
reg placement_dynamic_dict_Opt2PC_values_ce0;
reg placement_dynamic_dict_Opt2PC_values_we0;
reg[7:0] IDX_pd_bypass_o;
reg IDX_pd_bypass_o_ap_vld;
reg[3:0] idx_pd_o;
reg idx_pd_o_ap_vld;
reg[12:0] placement_dynamic_bypass_occupy_address0;
reg placement_dynamic_bypass_occupy_ce0;
reg placement_dynamic_bypass_occupy_we0;
reg placement_dynamic_bypass_occupy_ce1;
reg[12:0] placement_dynamic_bypass_address0;
reg placement_dynamic_bypass_ce0;
reg placement_dynamic_bypass_we0;
reg[7:0] bypassOpt_wrAddr_o;
reg bypassOpt_wrAddr_o_ap_vld;
reg placement_dynamic_dict_Opt2Tile_keys_ce0;
reg placement_dynamic_dict_Opt2Tile_keys_we0;
reg placement_dynamic_dict_Opt2Tile_values_ce0;
reg placement_dynamic_dict_Opt2Tile_values_we0;
reg placement_done_values_ce0;
reg placement_done_values_we0;
reg[0:0] ap_return;

(* fsm_encoding = "none" *) reg   [10:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [3:0] Tile2XY_0_address0;
reg    Tile2XY_0_ce0;
wire   [1:0] Tile2XY_0_q0;
wire   [3:0] Tile2XY_0_address1;
reg    Tile2XY_0_ce1;
wire   [1:0] Tile2XY_0_q1;
wire   [3:0] Tile2XY_1_address0;
reg    Tile2XY_1_ce0;
wire   [1:0] Tile2XY_1_q0;
wire   [3:0] Tile2XY_1_address1;
reg    Tile2XY_1_ce1;
wire   [1:0] Tile2XY_1_q1;
wire   [4:0] CGRA_NumTiles_shapes_values_address0;
reg    CGRA_NumTiles_shapes_values_ce0;
wire   [3:0] CGRA_NumTiles_shapes_values_q0;
reg   [8:0] allocated_tiles_shapes_values_address0;
reg    allocated_tiles_shapes_values_ce0;
wire   [3:0] allocated_tiles_shapes_values_q0;
reg   [1:0] Tile2XY_0_load_reg_996;
wire    ap_CS_fsm_state2;
wire   [0:0] cmp28_fu_463_p2;
reg   [0:0] cmp28_reg_1001;
reg   [1:0] Tile2XY_1_load_reg_1006;
wire   [0:0] cmp77_fu_470_p2;
reg   [0:0] cmp77_reg_1011;
reg   [3:0] CGRA_NumTiles_shapes_values_load_reg_1016;
wire   [0:0] and_ln205_fu_495_p2;
reg   [0:0] and_ln205_reg_1021;
wire   [0:0] and_ln218_fu_508_p2;
reg   [0:0] and_ln218_reg_1026;
wire   [5:0] sub_ln192_fu_527_p2;
reg   [5:0] sub_ln192_reg_1031;
wire   [0:0] grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_fu_373_ap_return;
reg   [0:0] targetBlock_reg_1036;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg   [7:0] bypassOptIdx_load_reg_1045;
wire    ap_CS_fsm_state5;
wire   [7:0] add_ln192_fu_564_p2;
reg   [7:0] add_ln192_reg_1052;
wire   [7:0] upperLimit_fu_580_p2;
reg   [7:0] upperLimit_reg_1060;
reg   [3:0] tileId_reg_1082;
wire    ap_CS_fsm_state6;
wire   [0:0] icmp_ln169_fu_639_p2;
reg   [0:0] icmp_ln169_reg_1089;
wire   [0:0] and_ln149_fu_657_p2;
reg   [0:0] and_ln149_reg_1099;
wire   [0:0] and_ln149_1_fu_675_p2;
reg   [0:0] and_ln149_1_reg_1105;
reg   [0:0] tmp_37_reg_1111;
wire   [0:0] and_ln149_4_fu_707_p2;
reg   [0:0] and_ln149_4_reg_1117;
wire   [0:0] empty_fu_713_p2;
reg   [0:0] empty_reg_1123;
wire   [3:0] sub173_fu_809_p3;
reg   [3:0] sub173_reg_1129;
wire    ap_CS_fsm_state7;
wire   [3:0] sub182_fu_837_p3;
reg   [3:0] sub182_reg_1134;
wire   [0:0] grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4_fu_402_ap_return;
reg   [0:0] targetBlock15_reg_1139;
wire    ap_CS_fsm_state8;
wire   [63:0] tmp_71_reload_cast_fu_865_p1;
reg   [63:0] tmp_71_reload_cast_reg_1146;
wire    ap_CS_fsm_state9;
wire    grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1_fu_365_ap_start;
wire    grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1_fu_365_ap_done;
wire    grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1_fu_365_ap_idle;
wire    grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1_fu_365_ap_ready;
wire   [6:0] grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1_fu_365_bypassSrcOptIdx_out;
wire    grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1_fu_365_bypassSrcOptIdx_out_ap_vld;
wire   [6:0] grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1_fu_365_placement_dynamic_dict_Opt2PC_keys_address0;
wire    grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1_fu_365_placement_dynamic_dict_Opt2PC_keys_ce0;
wire    grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_fu_373_ap_start;
wire    grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_fu_373_ap_done;
wire    grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_fu_373_ap_idle;
wire    grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_fu_373_ap_ready;
wire   [1:0] grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_fu_373_yDiff_2_phi_out;
wire    grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_fu_373_yDiff_2_phi_out_ap_vld;
wire   [1:0] grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_fu_373_xDiff_2_phi_out;
wire    grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_fu_373_xDiff_2_phi_out_ap_vld;
wire   [3:0] grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_fu_373_i_50_out;
wire    grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_fu_373_i_50_out_ap_vld;
wire   [1:0] grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_fu_373_xDiff_2_out;
wire    grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_fu_373_xDiff_2_out_ap_vld;
wire   [1:0] grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_fu_373_yDiff_2_out;
wire    grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_fu_373_yDiff_2_out_ap_vld;
wire    grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4_fu_402_ap_start;
wire    grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4_fu_402_ap_done;
wire    grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4_fu_402_ap_idle;
wire    grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4_fu_402_ap_ready;
wire   [7:0] grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4_fu_402_p_out;
wire    grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4_fu_402_p_out_ap_vld;
wire   [12:0] grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4_fu_402_add_ln252_out;
wire    grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4_fu_402_add_ln252_out_ap_vld;
wire   [12:0] grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4_fu_402_tmp_71_out;
wire    grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4_fu_402_tmp_71_out_ap_vld;
wire   [12:0] grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4_fu_402_placement_dynamic_bypass_occupy_address0;
wire    grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4_fu_402_placement_dynamic_bypass_occupy_ce0;
wire   [12:0] grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4_fu_402_placement_dynamic_bypass_occupy_address1;
wire    grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4_fu_402_placement_dynamic_bypass_occupy_ce1;
wire   [7:0] grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4_fu_402_IDX_pd_bypass_o;
wire    grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4_fu_402_IDX_pd_bypass_o_ap_vld;
wire    grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5_fu_420_ap_start;
wire    grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5_fu_420_ap_done;
wire    grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5_fu_420_ap_idle;
wire    grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5_fu_420_ap_ready;
wire   [12:0] grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5_fu_420_tmp_73_out;
wire    grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5_fu_420_tmp_73_out_ap_vld;
wire   [12:0] grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5_fu_420_placement_dynamic_bypass_address0;
wire    grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5_fu_420_placement_dynamic_bypass_ce0;
reg   [1:0] yDiff_210_reg_335;
reg   [1:0] xDiff_28_reg_344;
reg   [0:0] ap_phi_mux_retval_0_phi_fu_357_p4;
reg   [0:0] retval_0_reg_353;
wire    ap_CS_fsm_state11;
reg    grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1_fu_365_ap_start_reg;
reg   [6:0] bypassSrcOptIdx_loc_fu_146;
reg    grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_fu_373_ap_start_reg;
reg   [1:0] yDiff_2_phi_loc_fu_142;
reg   [1:0] xDiff_2_phi_loc_fu_138;
reg   [3:0] i_50_loc_fu_134;
reg   [1:0] xDiff_2_loc_fu_130;
reg   [1:0] yDiff_2_loc_fu_126;
reg    grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4_fu_402_ap_start_reg;
reg   [7:0] p_loc_fu_122;
reg   [12:0] add_ln252_loc_fu_118;
reg   [12:0] tmp_71_loc_fu_114;
reg    grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5_fu_420_ap_start_reg;
wire    ap_CS_fsm_state10;
reg   [12:0] tmp_73_loc_fu_110;
wire   [63:0] idxprom20_fu_433_p1;
wire   [63:0] idxprom24_fu_443_p1;
wire   [63:0] zext_ln233_fu_453_p1;
wire   [63:0] zext_ln192_fu_537_p1;
wire   [63:0] zext_ln243_fu_618_p1;
wire   [63:0] add_ln252_reload_cast_fu_857_p1;
wire   [63:0] zext_ln262_fu_873_p1;
wire   [63:0] tmp_73_reload_cast_fu_897_p1;
wire   [7:0] add_ln186_fu_552_p2;
reg   [3:0] ap_sig_allocacmp_idx_pd_load;
wire   [7:0] add_ln268_fu_882_p2;
wire   [0:0] icmp_ln205_fu_483_p2;
wire   [0:0] sel_tmp1_fu_489_p2;
wire   [0:0] icmp_ln218_fu_477_p2;
wire   [0:0] sel_tmp9_fu_502_p2;
wire   [5:0] p_shl_fu_519_p3;
wire   [5:0] zext_ln192_1_fu_515_p1;
wire   [8:0] tmp_s_fu_611_p3;
wire   [0:0] tmp_36_fu_631_p3;
wire   [0:0] tmp_fu_623_p3;
wire   [0:0] xor_ln149_fu_651_p2;
wire   [0:0] icmp_ln153_fu_645_p2;
wire   [0:0] xor_ln148_fu_663_p2;
wire   [0:0] and_ln153_fu_669_p2;
wire   [1:0] and_ln149_2_fu_681_p2;
wire   [0:0] icmp_ln153_1_fu_701_p2;
wire   [0:0] and_ln149_3_fu_695_p2;
wire   [2:0] dirInIdx_fu_719_p3;
wire   [2:0] zext_ln244_fu_747_p1;
wire   [2:0] select_ln155_fu_733_p3;
wire   [2:0] select_ln149_1_fu_757_p3;
wire   [2:0] select_ln149_2_fu_764_p3;
wire   [2:0] select_ln149_3_fu_771_p3;
wire   [3:0] select_ln169_fu_726_p3;
wire   [3:0] select_ln149_fu_750_p3;
wire   [3:0] select_ln244_fu_740_p3;
wire   [3:0] select_ln149_4_fu_782_p3;
wire   [3:0] zext_ln149_fu_778_p1;
wire   [3:0] sel_tmp29_op_cast_cast_fu_802_p3;
wire   [3:0] sel_tmp25_cast_op_fu_796_p2;
wire   [3:0] select_ln149_5_fu_789_p3;
wire   [3:0] sel_tmp42_op_fu_817_p2;
wire   [3:0] sel_tmp48_op_fu_830_p3;
wire   [3:0] sel_tmp44_op_fu_823_p3;
reg   [0:0] ap_return_preg;
reg   [10:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_block_state3_on_subcall_done;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 11'd1;
#0 grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1_fu_365_ap_start_reg = 1'b0;
#0 grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_fu_373_ap_start_reg = 1'b0;
#0 grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4_fu_402_ap_start_reg = 1'b0;
#0 grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5_fu_420_ap_start_reg = 1'b0;
#0 ap_return_preg = 1'd0;
end

runOne_BypassOptPlacement_Gen_Record_Tile2XY_0_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
Tile2XY_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Tile2XY_0_address0),
    .ce0(Tile2XY_0_ce0),
    .q0(Tile2XY_0_q0),
    .address1(Tile2XY_0_address1),
    .ce1(Tile2XY_0_ce1),
    .q1(Tile2XY_0_q1)
);

runOne_BypassOptPlacement_Gen_Record_Tile2XY_1_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
Tile2XY_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Tile2XY_1_address0),
    .ce0(Tile2XY_1_ce0),
    .q0(Tile2XY_1_q0),
    .address1(Tile2XY_1_address1),
    .ce1(Tile2XY_1_ce1),
    .q1(Tile2XY_1_q1)
);

runOne_CurOptPotentialPlacement_List_BypassLess_Gen_CGRA_NumTiles_shapes_values_ROM_g8j #(
    .DataWidth( 4 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
CGRA_NumTiles_shapes_values_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(CGRA_NumTiles_shapes_values_address0),
    .ce0(CGRA_NumTiles_shapes_values_ce0),
    .q0(CGRA_NumTiles_shapes_values_q0)
);

runOne_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4_allocaeOg #(
    .DataWidth( 4 ),
    .AddressRange( 320 ),
    .AddressWidth( 9 ))
allocated_tiles_shapes_values_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(allocated_tiles_shapes_values_address0),
    .ce0(allocated_tiles_shapes_values_ce0),
    .q0(allocated_tiles_shapes_values_q0)
);

runOne_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1 grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1_fu_365(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1_fu_365_ap_start),
    .ap_done(grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1_fu_365_ap_done),
    .ap_idle(grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1_fu_365_ap_idle),
    .ap_ready(grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1_fu_365_ap_ready),
    .bypassSrcOpt_load(bypassSrcOpt),
    .bypassSrcOptIdx_out(grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1_fu_365_bypassSrcOptIdx_out),
    .bypassSrcOptIdx_out_ap_vld(grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1_fu_365_bypassSrcOptIdx_out_ap_vld),
    .placement_dynamic_dict_Opt2PC_keys_address0(grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1_fu_365_placement_dynamic_dict_Opt2PC_keys_address0),
    .placement_dynamic_dict_Opt2PC_keys_ce0(grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1_fu_365_placement_dynamic_dict_Opt2PC_keys_ce0),
    .placement_dynamic_dict_Opt2PC_keys_q0(placement_dynamic_dict_Opt2PC_keys_q0)
);

runOne_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3 grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_fu_373(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_fu_373_ap_start),
    .ap_done(grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_fu_373_ap_done),
    .ap_idle(grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_fu_373_ap_idle),
    .ap_ready(grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_fu_373_ap_ready),
    .Tile2XY_0_load(Tile2XY_0_load_reg_996),
    .cmp28(cmp28_reg_1001),
    .and_ln205(and_ln205_reg_1021),
    .Tile2XY_1_load(Tile2XY_1_load_reg_1006),
    .cmp77(cmp77_reg_1011),
    .and_ln218(and_ln218_reg_1026),
    .sub_ln192(sub_ln192_reg_1031),
    .CGRA_NumTiles_shapes_values_load(CGRA_NumTiles_shapes_values_load_reg_1016),
    .shape_idx_load(shape_idx),
    .yDiff_2_phi_out(grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_fu_373_yDiff_2_phi_out),
    .yDiff_2_phi_out_ap_vld(grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_fu_373_yDiff_2_phi_out_ap_vld),
    .xDiff_2_phi_out(grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_fu_373_xDiff_2_phi_out),
    .xDiff_2_phi_out_ap_vld(grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_fu_373_xDiff_2_phi_out_ap_vld),
    .i_50_out(grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_fu_373_i_50_out),
    .i_50_out_ap_vld(grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_fu_373_i_50_out_ap_vld),
    .xDiff_2_out(grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_fu_373_xDiff_2_out),
    .xDiff_2_out_ap_vld(grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_fu_373_xDiff_2_out_ap_vld),
    .yDiff_2_out(grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_fu_373_yDiff_2_out),
    .yDiff_2_out_ap_vld(grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_fu_373_yDiff_2_out_ap_vld),
    .ap_return(grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_fu_373_ap_return)
);

runOne_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4 grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4_fu_402(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4_fu_402_ap_start),
    .ap_done(grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4_fu_402_ap_done),
    .ap_idle(grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4_fu_402_ap_idle),
    .ap_ready(grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4_fu_402_ap_ready),
    .add_ln192(add_ln192_reg_1052),
    .DynamicPlacement_II_load(DynamicPlacement_II),
    .tileId(tileId_reg_1082),
    .idxprom174(sub173_reg_1129),
    .idxprom20(bypassSrcTile),
    .sub182(sub182_reg_1134),
    .upperLimit(upperLimit_reg_1060),
    .p_out(grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4_fu_402_p_out),
    .p_out_ap_vld(grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4_fu_402_p_out_ap_vld),
    .add_ln252_out(grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4_fu_402_add_ln252_out),
    .add_ln252_out_ap_vld(grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4_fu_402_add_ln252_out_ap_vld),
    .tmp_71_out(grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4_fu_402_tmp_71_out),
    .tmp_71_out_ap_vld(grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4_fu_402_tmp_71_out_ap_vld),
    .placement_dynamic_bypass_occupy_address0(grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4_fu_402_placement_dynamic_bypass_occupy_address0),
    .placement_dynamic_bypass_occupy_ce0(grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4_fu_402_placement_dynamic_bypass_occupy_ce0),
    .placement_dynamic_bypass_occupy_q0(placement_dynamic_bypass_occupy_q0),
    .placement_dynamic_bypass_occupy_address1(grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4_fu_402_placement_dynamic_bypass_occupy_address1),
    .placement_dynamic_bypass_occupy_ce1(grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4_fu_402_placement_dynamic_bypass_occupy_ce1),
    .placement_dynamic_bypass_occupy_q1(placement_dynamic_bypass_occupy_q1),
    .IDX_pd_bypass_i(IDX_pd_bypass_i),
    .IDX_pd_bypass_o(grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4_fu_402_IDX_pd_bypass_o),
    .IDX_pd_bypass_o_ap_vld(grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4_fu_402_IDX_pd_bypass_o_ap_vld),
    .ap_return(grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4_fu_402_ap_return)
);

runOne_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5 grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5_fu_420(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5_fu_420_ap_start),
    .ap_done(grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5_fu_420_ap_done),
    .ap_idle(grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5_fu_420_ap_idle),
    .ap_ready(grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5_fu_420_ap_ready),
    .idxprom190(p_loc_fu_122),
    .tileId(tileId_reg_1082),
    .tmp_73_out(grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5_fu_420_tmp_73_out),
    .tmp_73_out_ap_vld(grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5_fu_420_tmp_73_out_ap_vld),
    .placement_dynamic_bypass_address0(grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5_fu_420_placement_dynamic_bypass_address0),
    .placement_dynamic_bypass_ce0(grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5_fu_420_placement_dynamic_bypass_ce0),
    .placement_dynamic_bypass_q0(placement_dynamic_bypass_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_preg <= 1'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state11)) begin
            ap_return_preg <= ap_phi_mux_retval_0_phi_fu_357_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1_fu_365_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1_fu_365_ap_start_reg <= 1'b1;
        end else if ((grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1_fu_365_ap_ready == 1'b1)) begin
            grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1_fu_365_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_fu_373_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_fu_373_ap_start_reg <= 1'b1;
        end else if ((grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_fu_373_ap_ready == 1'b1)) begin
            grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_fu_373_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4_fu_402_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4_fu_402_ap_start_reg <= 1'b1;
        end else if ((grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4_fu_402_ap_ready == 1'b1)) begin
            grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4_fu_402_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5_fu_420_ap_start_reg <= 1'b0;
    end else begin
        if (((targetBlock15_reg_1139 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
            grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5_fu_420_ap_start_reg <= 1'b1;
        end else if ((grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5_fu_420_ap_ready == 1'b1)) begin
            grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5_fu_420_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((targetBlock15_reg_1139 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        retval_0_reg_353 <= 1'd0;
    end else if (((targetBlock15_reg_1139 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        retval_0_reg_353 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        if ((targetBlock_reg_1036 == 1'd1)) begin
            xDiff_28_reg_344 <= xDiff_2_phi_loc_fu_138;
        end else if ((targetBlock_reg_1036 == 1'd0)) begin
            xDiff_28_reg_344 <= xDiff_2_loc_fu_130;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        if ((targetBlock_reg_1036 == 1'd1)) begin
            yDiff_210_reg_335 <= yDiff_2_phi_loc_fu_142;
        end else if ((targetBlock_reg_1036 == 1'd0)) begin
            yDiff_210_reg_335 <= yDiff_2_loc_fu_126;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        CGRA_NumTiles_shapes_values_load_reg_1016 <= CGRA_NumTiles_shapes_values_q0;
        Tile2XY_0_load_reg_996 <= Tile2XY_0_q1;
        Tile2XY_1_load_reg_1006 <= Tile2XY_1_q1;
        and_ln205_reg_1021 <= and_ln205_fu_495_p2;
        and_ln218_reg_1026 <= and_ln218_fu_508_p2;
        cmp28_reg_1001 <= cmp28_fu_463_p2;
        cmp77_reg_1011 <= cmp77_fu_470_p2;
        sub_ln192_reg_1031 <= sub_ln192_fu_527_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        add_ln192_reg_1052 <= add_ln192_fu_564_p2;
        bypassOptIdx_load_reg_1045 <= bypassOptIdx_i;
        upperLimit_reg_1060 <= upperLimit_fu_580_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4_fu_402_add_ln252_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        add_ln252_loc_fu_118 <= grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4_fu_402_add_ln252_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        and_ln149_1_reg_1105 <= and_ln149_1_fu_675_p2;
        and_ln149_4_reg_1117 <= and_ln149_4_fu_707_p2;
        and_ln149_reg_1099 <= and_ln149_fu_657_p2;
        empty_reg_1123 <= empty_fu_713_p2;
        icmp_ln169_reg_1089 <= icmp_ln169_fu_639_p2;
        tileId_reg_1082 <= allocated_tiles_shapes_values_q0;
        tmp_37_reg_1111 <= and_ln149_2_fu_681_p2[32'd1];
    end
end

always @ (posedge ap_clk) begin
    if (((grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1_fu_365_bypassSrcOptIdx_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        bypassSrcOptIdx_loc_fu_146 <= grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1_fu_365_bypassSrcOptIdx_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_fu_373_i_50_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        i_50_loc_fu_134 <= grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_fu_373_i_50_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4_fu_402_p_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        p_loc_fu_122 <= grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4_fu_402_p_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        sub173_reg_1129 <= sub173_fu_809_p3;
        sub182_reg_1134 <= sub182_fu_837_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        targetBlock15_reg_1139 <= grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4_fu_402_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        targetBlock_reg_1036 <= grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_fu_373_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4_fu_402_tmp_71_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        tmp_71_loc_fu_114 <= grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4_fu_402_tmp_71_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        tmp_71_reload_cast_reg_1146[12 : 0] <= tmp_71_reload_cast_fu_865_p1[12 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5_fu_420_tmp_73_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        tmp_73_loc_fu_110 <= grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5_fu_420_tmp_73_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_fu_373_xDiff_2_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        xDiff_2_loc_fu_130 <= grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_fu_373_xDiff_2_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_fu_373_xDiff_2_phi_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        xDiff_2_phi_loc_fu_138 <= grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_fu_373_xDiff_2_phi_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_fu_373_yDiff_2_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        yDiff_2_loc_fu_126 <= grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_fu_373_yDiff_2_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_fu_373_yDiff_2_phi_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        yDiff_2_phi_loc_fu_142 <= grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_fu_373_yDiff_2_phi_out;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        CGRA_NumTiles_shapes_values_ce0 = 1'b1;
    end else begin
        CGRA_NumTiles_shapes_values_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        IDX_pd_bypass_o = add_ln192_fu_564_p2;
    end else if (((grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4_fu_402_IDX_pd_bypass_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        IDX_pd_bypass_o = grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4_fu_402_IDX_pd_bypass_o;
    end else begin
        IDX_pd_bypass_o = IDX_pd_bypass_i;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        IDX_pd_bypass_o_ap_vld = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        IDX_pd_bypass_o_ap_vld = grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4_fu_402_IDX_pd_bypass_o_ap_vld;
    end else begin
        IDX_pd_bypass_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        Tile2XY_0_ce0 = 1'b1;
    end else begin
        Tile2XY_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        Tile2XY_0_ce1 = 1'b1;
    end else begin
        Tile2XY_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        Tile2XY_1_ce0 = 1'b1;
    end else begin
        Tile2XY_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        Tile2XY_1_ce1 = 1'b1;
    end else begin
        Tile2XY_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        allocated_tiles_shapes_values_address0 = zext_ln243_fu_618_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        allocated_tiles_shapes_values_address0 = 9'd0;
    end else begin
        allocated_tiles_shapes_values_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        allocated_tiles_shapes_values_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        allocated_tiles_shapes_values_ce0 = 1'b0;
    end else begin
        allocated_tiles_shapes_values_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5_fu_420_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state3_on_subcall_done)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4_fu_402_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((targetBlock15_reg_1139 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        ap_phi_mux_retval_0_phi_fu_357_p4 = 1'd1;
    end else begin
        ap_phi_mux_retval_0_phi_fu_357_p4 = retval_0_reg_353;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        ap_return = ap_phi_mux_retval_0_phi_fu_357_p4;
    end else begin
        ap_return = ap_return_preg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & (targetBlock_reg_1036 == 1'd0))) begin
        ap_sig_allocacmp_idx_pd_load = i_50_loc_fu_134;
    end else begin
        ap_sig_allocacmp_idx_pd_load = idx_pd_i;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        bypassOptIdx_o = add_ln186_fu_552_p2;
    end else begin
        bypassOptIdx_o = bypassOptIdx_i;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        bypassOptIdx_o_ap_vld = 1'b1;
    end else begin
        bypassOptIdx_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        bypassOpt_ap_vld = 1'b1;
    end else begin
        bypassOpt_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((targetBlock15_reg_1139 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        bypassOpt_wrAddr_o = add_ln268_fu_882_p2;
    end else begin
        bypassOpt_wrAddr_o = bypassOpt_wrAddr_i;
    end
end

always @ (*) begin
    if (((targetBlock15_reg_1139 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        bypassOpt_wrAddr_o_ap_vld = 1'b1;
    end else begin
        bypassOpt_wrAddr_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & (targetBlock_reg_1036 == 1'd0))) begin
        idx_pd_o = i_50_loc_fu_134;
    end else begin
        idx_pd_o = idx_pd_i;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & (targetBlock_reg_1036 == 1'd0))) begin
        idx_pd_o_ap_vld = 1'b1;
    end else begin
        idx_pd_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        placement_done_values_ce0 = 1'b1;
    end else begin
        placement_done_values_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((targetBlock15_reg_1139 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        placement_done_values_we0 = 1'b1;
    end else begin
        placement_done_values_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        placement_dynamic_bypass_address0 = tmp_73_reload_cast_fu_897_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        placement_dynamic_bypass_address0 = grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5_fu_420_placement_dynamic_bypass_address0;
    end else begin
        placement_dynamic_bypass_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        placement_dynamic_bypass_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        placement_dynamic_bypass_ce0 = grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5_fu_420_placement_dynamic_bypass_ce0;
    end else begin
        placement_dynamic_bypass_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        placement_dynamic_bypass_occupy_address0 = tmp_71_reload_cast_reg_1146;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        placement_dynamic_bypass_occupy_address0 = add_ln252_reload_cast_fu_857_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        placement_dynamic_bypass_occupy_address0 = grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4_fu_402_placement_dynamic_bypass_occupy_address0;
    end else begin
        placement_dynamic_bypass_occupy_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5_fu_420_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10)))) begin
        placement_dynamic_bypass_occupy_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        placement_dynamic_bypass_occupy_ce0 = grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4_fu_402_placement_dynamic_bypass_occupy_ce0;
    end else begin
        placement_dynamic_bypass_occupy_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        placement_dynamic_bypass_occupy_ce1 = grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4_fu_402_placement_dynamic_bypass_occupy_ce1;
    end else begin
        placement_dynamic_bypass_occupy_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5_fu_420_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10)) | ((targetBlock15_reg_1139 == 1'd1) & (1'b1 == ap_CS_fsm_state9)))) begin
        placement_dynamic_bypass_occupy_we0 = 1'b1;
    end else begin
        placement_dynamic_bypass_occupy_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((targetBlock15_reg_1139 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        placement_dynamic_bypass_we0 = 1'b1;
    end else begin
        placement_dynamic_bypass_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        placement_dynamic_dict_Opt2PC_keys_address0 = zext_ln262_fu_873_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        placement_dynamic_dict_Opt2PC_keys_address0 = grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1_fu_365_placement_dynamic_dict_Opt2PC_keys_address0;
    end else begin
        placement_dynamic_dict_Opt2PC_keys_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        placement_dynamic_dict_Opt2PC_keys_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        placement_dynamic_dict_Opt2PC_keys_ce0 = grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1_fu_365_placement_dynamic_dict_Opt2PC_keys_ce0;
    end else begin
        placement_dynamic_dict_Opt2PC_keys_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((targetBlock15_reg_1139 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        placement_dynamic_dict_Opt2PC_keys_we0 = 1'b1;
    end else begin
        placement_dynamic_dict_Opt2PC_keys_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        placement_dynamic_dict_Opt2PC_values_address0 = zext_ln262_fu_873_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        placement_dynamic_dict_Opt2PC_values_address0 = zext_ln192_fu_537_p1;
    end else begin
        placement_dynamic_dict_Opt2PC_values_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state4))) begin
        placement_dynamic_dict_Opt2PC_values_ce0 = 1'b1;
    end else begin
        placement_dynamic_dict_Opt2PC_values_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((targetBlock15_reg_1139 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        placement_dynamic_dict_Opt2PC_values_we0 = 1'b1;
    end else begin
        placement_dynamic_dict_Opt2PC_values_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        placement_dynamic_dict_Opt2Tile_keys_ce0 = 1'b1;
    end else begin
        placement_dynamic_dict_Opt2Tile_keys_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((targetBlock15_reg_1139 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        placement_dynamic_dict_Opt2Tile_keys_we0 = 1'b1;
    end else begin
        placement_dynamic_dict_Opt2Tile_keys_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        placement_dynamic_dict_Opt2Tile_values_ce0 = 1'b1;
    end else begin
        placement_dynamic_dict_Opt2Tile_values_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((targetBlock15_reg_1139 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        placement_dynamic_dict_Opt2Tile_values_we0 = 1'b1;
    end else begin
        placement_dynamic_dict_Opt2Tile_values_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4_fu_402_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((targetBlock15_reg_1139 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5_fu_420_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign CGRA_NumTiles_shapes_values_address0 = zext_ln233_fu_453_p1;

assign Tile2XY_0_address0 = idxprom24_fu_443_p1;

assign Tile2XY_0_address1 = idxprom20_fu_433_p1;

assign Tile2XY_1_address0 = idxprom24_fu_443_p1;

assign Tile2XY_1_address1 = idxprom20_fu_433_p1;

assign add_ln186_fu_552_p2 = (bypassOptIdx_i + 8'd1);

assign add_ln192_fu_564_p2 = (placement_dynamic_dict_Opt2PC_values_q0 + 8'd1);

assign add_ln252_reload_cast_fu_857_p1 = add_ln252_loc_fu_118;

assign add_ln268_fu_882_p2 = (bypassOpt_wrAddr_i + 8'd1);

assign and_ln149_1_fu_675_p2 = (xor_ln149_fu_651_p2 & and_ln153_fu_669_p2);

assign and_ln149_2_fu_681_p2 = (yDiff_210_reg_335 & xDiff_28_reg_344);

assign and_ln149_3_fu_695_p2 = (tmp_36_fu_631_p3 & and_ln153_fu_669_p2);

assign and_ln149_4_fu_707_p2 = (tmp_36_fu_631_p3 & icmp_ln153_1_fu_701_p2);

assign and_ln149_fu_657_p2 = (xor_ln149_fu_651_p2 & tmp_fu_623_p3);

assign and_ln153_fu_669_p2 = (xor_ln148_fu_663_p2 & icmp_ln153_fu_645_p2);

assign and_ln205_fu_495_p2 = (sel_tmp1_fu_489_p2 & icmp_ln205_fu_483_p2);

assign and_ln218_fu_508_p2 = (sel_tmp9_fu_502_p2 & icmp_ln218_fu_477_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state3_on_subcall_done = ((grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_fu_373_ap_done == 1'b0) | (grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1_fu_365_ap_done == 1'b0));
end

assign bypassOpt = bypassOptIdx_i;

assign cmp28_fu_463_p2 = ((Tile2XY_0_q1 < Tile2XY_0_q0) ? 1'b1 : 1'b0);

assign cmp77_fu_470_p2 = ((Tile2XY_1_q1 < Tile2XY_1_q0) ? 1'b1 : 1'b0);

assign dirInIdx_fu_719_p3 = ((icmp_ln169_reg_1089[0:0] == 1'b1) ? 3'd5 : 3'd3);

assign empty_fu_713_p2 = (and_ln149_4_fu_707_p2 | and_ln149_3_fu_695_p2);

assign grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1_fu_365_ap_start = grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1_fu_365_ap_start_reg;

assign grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_fu_373_ap_start = grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_fu_373_ap_start_reg;

assign grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4_fu_402_ap_start = grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4_fu_402_ap_start_reg;

assign grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5_fu_420_ap_start = grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5_fu_420_ap_start_reg;

assign icmp_ln153_1_fu_701_p2 = ((xDiff_28_reg_344 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln153_fu_645_p2 = ((xDiff_28_reg_344 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln169_fu_639_p2 = ((yDiff_210_reg_335 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln205_fu_483_p2 = ((Tile2XY_0_q1 == Tile2XY_0_q0) ? 1'b1 : 1'b0);

assign icmp_ln218_fu_477_p2 = ((Tile2XY_1_q1 == Tile2XY_1_q0) ? 1'b1 : 1'b0);

assign idxprom20_fu_433_p1 = bypassSrcTile;

assign idxprom24_fu_443_p1 = bypassTgtTile;

assign p_shl_fu_519_p3 = {{CGRA_NumTiles_shapes_values_q0}, {2'd0}};

assign placement_done_values_address0 = zext_ln262_fu_873_p1;

assign placement_done_values_d0 = 1'd1;

assign placement_dynamic_bypass_d0 = bypassOptIdx_load_reg_1045;

assign placement_dynamic_bypass_occupy_address1 = grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4_fu_402_placement_dynamic_bypass_occupy_address1;

assign placement_dynamic_bypass_occupy_d0 = 1'd1;

assign placement_dynamic_dict_Opt2PC_keys_d0 = bypassOptIdx_load_reg_1045;

assign placement_dynamic_dict_Opt2PC_values_d0 = p_loc_fu_122;

assign placement_dynamic_dict_Opt2Tile_keys_address0 = zext_ln262_fu_873_p1;

assign placement_dynamic_dict_Opt2Tile_keys_d0 = bypassOptIdx_load_reg_1045;

assign placement_dynamic_dict_Opt2Tile_values_address0 = zext_ln262_fu_873_p1;

assign placement_dynamic_dict_Opt2Tile_values_d0 = tileId_reg_1082;

assign sel_tmp1_fu_489_p2 = (cmp28_fu_463_p2 ^ 1'd1);

assign sel_tmp25_cast_op_fu_796_p2 = ($signed(zext_ln149_fu_778_p1) + $signed(4'd15));

assign sel_tmp29_op_cast_cast_fu_802_p3 = ((and_ln149_4_reg_1117[0:0] == 1'b1) ? 4'd1 : 4'd7);

assign sel_tmp42_op_fu_817_p2 = (select_ln149_5_fu_789_p3 + 4'd7);

assign sel_tmp44_op_fu_823_p3 = ((tmp_37_reg_1111[0:0] == 1'b1) ? 4'd14 : sel_tmp42_op_fu_817_p2);

assign sel_tmp48_op_fu_830_p3 = ((and_ln149_4_reg_1117[0:0] == 1'b1) ? 4'd8 : 4'd12);

assign sel_tmp9_fu_502_p2 = (cmp77_fu_470_p2 ^ 1'd1);

assign select_ln149_1_fu_757_p3 = ((and_ln149_reg_1099[0:0] == 1'b1) ? dirInIdx_fu_719_p3 : zext_ln244_fu_747_p1);

assign select_ln149_2_fu_764_p3 = ((and_ln149_1_reg_1105[0:0] == 1'b1) ? select_ln155_fu_733_p3 : select_ln149_1_fu_757_p3);

assign select_ln149_3_fu_771_p3 = ((tmp_37_reg_1111[0:0] == 1'b1) ? 3'd6 : select_ln149_2_fu_764_p3);

assign select_ln149_4_fu_782_p3 = ((and_ln149_reg_1099[0:0] == 1'b1) ? select_ln169_fu_726_p3 : select_ln149_fu_750_p3);

assign select_ln149_5_fu_789_p3 = ((and_ln149_1_reg_1105[0:0] == 1'b1) ? select_ln244_fu_740_p3 : select_ln149_4_fu_782_p3);

assign select_ln149_fu_750_p3 = ((icmp_ln169_reg_1089[0:0] == 1'b1) ? 4'd2 : 4'd0);

assign select_ln155_fu_733_p3 = ((icmp_ln169_reg_1089[0:0] == 1'b1) ? 3'd7 : 3'd4);

assign select_ln169_fu_726_p3 = ((icmp_ln169_reg_1089[0:0] == 1'b1) ? 4'd8 : 4'd4);

assign select_ln244_fu_740_p3 = ((icmp_ln169_reg_1089[0:0] == 1'b1) ? 4'd6 : 4'd3);

assign sub173_fu_809_p3 = ((empty_reg_1123[0:0] == 1'b1) ? sel_tmp29_op_cast_cast_fu_802_p3 : sel_tmp25_cast_op_fu_796_p2);

assign sub182_fu_837_p3 = ((empty_reg_1123[0:0] == 1'b1) ? sel_tmp48_op_fu_830_p3 : sel_tmp44_op_fu_823_p3);

assign sub_ln192_fu_527_p2 = (p_shl_fu_519_p3 - zext_ln192_1_fu_515_p1);

assign tmp_36_fu_631_p3 = yDiff_210_reg_335[32'd1];

assign tmp_71_reload_cast_fu_865_p1 = tmp_71_loc_fu_114;

assign tmp_73_reload_cast_fu_897_p1 = tmp_73_loc_fu_110;

assign tmp_fu_623_p3 = xDiff_28_reg_344[32'd1];

assign tmp_s_fu_611_p3 = {{shape_idx}, {ap_sig_allocacmp_idx_pd_load}};

assign upperLimit_fu_580_p2 = (DynamicPlacement_II + add_ln192_fu_564_p2);

assign xor_ln148_fu_663_p2 = (tmp_fu_623_p3 ^ 1'd1);

assign xor_ln149_fu_651_p2 = (tmp_36_fu_631_p3 ^ 1'd1);

assign zext_ln149_fu_778_p1 = select_ln149_3_fu_771_p3;

assign zext_ln192_1_fu_515_p1 = CGRA_NumTiles_shapes_values_q0;

assign zext_ln192_fu_537_p1 = bypassSrcOptIdx_loc_fu_146;

assign zext_ln233_fu_453_p1 = shape_idx;

assign zext_ln243_fu_618_p1 = tmp_s_fu_611_p3;

assign zext_ln244_fu_747_p1 = icmp_ln169_reg_1089;

assign zext_ln262_fu_873_p1 = bypassOpt_wrAddr_i;

always @ (posedge ap_clk) begin
    tmp_71_reload_cast_reg_1146[63:13] <= 51'b000000000000000000000000000000000000000000000000000;
end

endmodule //runOne_BypassOptPlacement_Gen_Record
