<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4050" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4050{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4050{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_4050{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_4050{left:69px;bottom:1084px;}
#t5_4050{left:95px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.79px;}
#t6_4050{left:95px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t7_4050{left:69px;bottom:1045px;}
#t8_4050{left:95px;bottom:1048px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t9_4050{left:95px;bottom:1031px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#ta_4050{left:69px;bottom:1005px;}
#tb_4050{left:95px;bottom:1008px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tc_4050{left:95px;bottom:991px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#td_4050{left:95px;bottom:975px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#te_4050{left:95px;bottom:958px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tf_4050{left:360px;bottom:965px;}
#tg_4050{left:375px;bottom:958px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#th_4050{left:69px;bottom:932px;}
#ti_4050{left:95px;bottom:935px;letter-spacing:-0.13px;word-spacing:-0.38px;}
#tj_4050{left:69px;bottom:909px;}
#tk_4050{left:95px;bottom:912px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tl_4050{left:95px;bottom:895px;letter-spacing:-0.16px;word-spacing:-0.33px;}
#tm_4050{left:69px;bottom:871px;letter-spacing:-0.16px;word-spacing:-0.38px;}
#tn_4050{left:69px;bottom:803px;letter-spacing:0.16px;}
#to_4050{left:150px;bottom:803px;letter-spacing:0.21px;word-spacing:0.01px;}
#tp_4050{left:69px;bottom:778px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#tq_4050{left:69px;bottom:751px;}
#tr_4050{left:95px;bottom:755px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ts_4050{left:69px;bottom:728px;}
#tt_4050{left:95px;bottom:732px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tu_4050{left:69px;bottom:705px;}
#tv_4050{left:95px;bottom:709px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#tw_4050{left:69px;bottom:682px;}
#tx_4050{left:95px;bottom:686px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ty_4050{left:69px;bottom:661px;letter-spacing:-0.21px;word-spacing:-0.42px;}
#tz_4050{left:69px;bottom:637px;letter-spacing:-0.14px;word-spacing:-0.55px;}
#t10_4050{left:69px;bottom:620px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t11_4050{left:69px;bottom:596px;letter-spacing:-0.14px;word-spacing:-0.73px;}
#t12_4050{left:69px;bottom:579px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t13_4050{left:69px;bottom:554px;letter-spacing:-0.14px;word-spacing:-1.26px;}
#t14_4050{left:396px;bottom:554px;letter-spacing:-0.13px;word-spacing:-1.28px;}
#t15_4050{left:69px;bottom:538px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t16_4050{left:69px;bottom:521px;letter-spacing:-0.15px;}
#t17_4050{left:69px;bottom:496px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t18_4050{left:69px;bottom:472px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t19_4050{left:69px;bottom:455px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1a_4050{left:69px;bottom:397px;letter-spacing:0.13px;}
#t1b_4050{left:151px;bottom:397px;letter-spacing:0.15px;word-spacing:0.01px;}
#t1c_4050{left:69px;bottom:373px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1d_4050{left:69px;bottom:346px;}
#t1e_4050{left:95px;bottom:350px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1f_4050{left:95px;bottom:333px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t1g_4050{left:95px;bottom:309px;}
#t1h_4050{left:121px;bottom:309px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1i_4050{left:121px;bottom:282px;}
#t1j_4050{left:147px;bottom:284px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#t1k_4050{left:147px;bottom:267px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1l_4050{left:627px;bottom:274px;}
#t1m_4050{left:121px;bottom:241px;}
#t1n_4050{left:147px;bottom:243px;letter-spacing:-0.15px;word-spacing:-0.39px;}
#t1o_4050{left:147px;bottom:226px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1p_4050{left:266px;bottom:233px;}
#t1q_4050{left:277px;bottom:226px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t1r_4050{left:69px;bottom:171px;letter-spacing:-0.16px;}
#t1s_4050{left:91px;bottom:171px;letter-spacing:-0.12px;word-spacing:-0.1px;}
#t1t_4050{left:91px;bottom:154px;letter-spacing:-0.12px;}
#t1u_4050{left:69px;bottom:133px;letter-spacing:-0.16px;}
#t1v_4050{left:91px;bottom:133px;letter-spacing:-0.12px;}
#t1w_4050{left:91px;bottom:116px;letter-spacing:-0.11px;}

.s1_4050{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4050{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4050{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_4050{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_4050{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_4050{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_4050{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_4050{font-size:18px;font-family:TimesNewRoman_b5y;color:#000;}
.s9_4050{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4050" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4050Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4050" style="-webkit-user-select: none;"><object width="935" height="1210" data="4050/4050.svg" type="image/svg+xml" id="pdf4050" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4050" class="t s1_4050">28-28 </span><span id="t2_4050" class="t s1_4050">Vol. 3C </span>
<span id="t3_4050" class="t s2_4050">VM EXITS </span>
<span id="t4_4050" class="t s3_4050">• </span><span id="t5_4050" class="t s4_4050">The value of bits 31:8 is 000008H, meaning that the indexed MSR is one that allows access to an APIC register </span>
<span id="t6_4050" class="t s4_4050">when the local APIC is in x2APIC mode. </span>
<span id="t7_4050" class="t s3_4050">• </span><span id="t8_4050" class="t s4_4050">The value of bits 31:0 indicates an MSR that can be read only in system-management mode (SMM) and the </span>
<span id="t9_4050" class="t s4_4050">VM exit will not end in SMM. (IA32_SMBASE is an MSR that can be read only in SMM.) </span>
<span id="ta_4050" class="t s3_4050">• </span><span id="tb_4050" class="t s4_4050">The value of bits 31:0 indicates an MSR that cannot be saved on VM exits for model-specific reasons. A </span>
<span id="tc_4050" class="t s4_4050">processor may prevent certain MSRs (based on the value of bits 31:0) from being stored on VM exits, even if </span>
<span id="td_4050" class="t s4_4050">they can normally be read by RDMSR. Such model-specific behavior is documented in Chapter 2, “Model- </span>
<span id="te_4050" class="t s4_4050">Specific Registers (MSRs)‚” in the Intel </span>
<span id="tf_4050" class="t s5_4050">® </span>
<span id="tg_4050" class="t s4_4050">64 and IA-32 Architectures Software Developer’s Manual, Volume 4. </span>
<span id="th_4050" class="t s3_4050">• </span><span id="ti_4050" class="t s4_4050">Bits 63:32 of the entry are not all 0. </span>
<span id="tj_4050" class="t s3_4050">• </span><span id="tk_4050" class="t s4_4050">An attempt to read the MSR indexed by bits 31:0 would cause a general-protection exception if executed via </span>
<span id="tl_4050" class="t s4_4050">RDMSR with CPL = 0. </span>
<span id="tm_4050" class="t s4_4050">A VMX abort occurs if processing fails for any entry. See Section 28.7. </span>
<span id="tn_4050" class="t s6_4050">28.5 </span><span id="to_4050" class="t s6_4050">LOADING HOST STATE </span>
<span id="tp_4050" class="t s4_4050">Processor state is updated on VM exits in the following ways: </span>
<span id="tq_4050" class="t s3_4050">• </span><span id="tr_4050" class="t s4_4050">Some state is loaded from or otherwise determined by the contents of the host-state area. </span>
<span id="ts_4050" class="t s3_4050">• </span><span id="tt_4050" class="t s4_4050">Some state is determined by VM-exit controls. </span>
<span id="tu_4050" class="t s3_4050">• </span><span id="tv_4050" class="t s4_4050">Some state is established in the same way on every VM exit. </span>
<span id="tw_4050" class="t s3_4050">• </span><span id="tx_4050" class="t s4_4050">The page-directory pointers are loaded based on the values of certain control registers. </span>
<span id="ty_4050" class="t s4_4050">This loading may be performed in any order. </span>
<span id="tz_4050" class="t s4_4050">On processors that support Intel 64 architecture, the full values of each 64-bit field loaded (for example, the base </span>
<span id="t10_4050" class="t s4_4050">address for GDTR) is loaded regardless of the mode of the logical processor before and after the VM exit. </span>
<span id="t11_4050" class="t s4_4050">The loading of host state is detailed in Section 28.5.1 to Section 28.5.5. These sections reference VMCS fields that </span>
<span id="t12_4050" class="t s4_4050">correspond to processor state. Unless otherwise stated, these references are to fields in the host-state area. </span>
<span id="t13_4050" class="t s4_4050">A logical processor is in IA-32e mode after a VM </span><span id="t14_4050" class="t s4_4050">exit only if the “host address-space size” VM-exit control is 1. If the </span>
<span id="t15_4050" class="t s4_4050">logical processor was in IA-32e mode before the VM exit and this control is 0, a VMX abort occurs. See Section </span>
<span id="t16_4050" class="t s4_4050">28.7. </span>
<span id="t17_4050" class="t s4_4050">In addition to loading host state, VM exits clear address-range monitoring (Section 28.5.6). </span>
<span id="t18_4050" class="t s4_4050">After the state loading described in this section, VM exits may load MSRs from the VM-exit MSR-load area (see </span>
<span id="t19_4050" class="t s4_4050">Section 28.6). This loading occurs only after the state loading described in this section. </span>
<span id="t1a_4050" class="t s7_4050">28.5.1 </span><span id="t1b_4050" class="t s7_4050">Loading Host Control Registers, Debug Registers, MSRs </span>
<span id="t1c_4050" class="t s4_4050">VM exits load new values for controls registers, debug registers, and some MSRs: </span>
<span id="t1d_4050" class="t s3_4050">• </span><span id="t1e_4050" class="t s4_4050">CR0, CR3, and CR4 are loaded from the CR0 field, the CR3 field, and the CR4 field, respectively, with the </span>
<span id="t1f_4050" class="t s4_4050">following exceptions: </span>
<span id="t1g_4050" class="t s4_4050">— </span><span id="t1h_4050" class="t s4_4050">The following bits are not modified: </span>
<span id="t1i_4050" class="t s8_4050">• </span><span id="t1j_4050" class="t s4_4050">For CR0, ET, CD, NW; bits 63:32 (on processors that support Intel 64 architecture), 28:19, 17, and </span>
<span id="t1k_4050" class="t s4_4050">15:6; and any bits that are fixed in VMX operation (see Section 24.8). </span>
<span id="t1l_4050" class="t s5_4050">1 </span>
<span id="t1m_4050" class="t s8_4050">• </span><span id="t1n_4050" class="t s4_4050">For CR3, bits 63:52 and bits in the range 51:32 beyond the processor’s physical-address width (they </span>
<span id="t1o_4050" class="t s4_4050">are cleared to 0). </span>
<span id="t1p_4050" class="t s5_4050">2 </span>
<span id="t1q_4050" class="t s4_4050">(This item applies only to processors that support Intel 64 architecture.) </span>
<span id="t1r_4050" class="t s9_4050">1. </span><span id="t1s_4050" class="t s9_4050">Bits 28:19, 17, and 15:6 of CR0 and CR0.ET are unchanged by executions of MOV to CR0. CR0.ET is always 1 and the other bits are </span>
<span id="t1t_4050" class="t s9_4050">always 0. </span>
<span id="t1u_4050" class="t s9_4050">2. </span><span id="t1v_4050" class="t s9_4050">Software can determine a processor’s physical-address width by executing CPUID with 80000008H in EAX. The physical-address </span>
<span id="t1w_4050" class="t s9_4050">width is returned in bits 7:0 of EAX. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
