irun: 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	irun	15.20-s039: Started on Feb 27, 2021 at 01:43:59 CST
irun
	-f run.f
		testfixture.v
		../src/NFC.v
	+define+tb4
	+define+NC
	+access+r
Recompiling... reason: file '../src/NFC.v' is newer than expected.
	expected: Sat Feb 27 01:41:43 2021
	actual:   Sat Feb 27 01:43:56 2021
file: testfixture.v
  `define CMD "p4_cmd.dat"
                          |
ncvlog: *W,MACRDF (testfixture.v,23|26): text macro 'CMD' redefined - replaced with new definition.
  `define MEM "p4_mem.dat"
                          |
ncvlog: *W,MACRDF (testfixture.v,24|26): text macro 'MEM' redefined - replaced with new definition.
  `define NUM 10
                |
ncvlog: *W,MACRDF (testfixture.v,25|16): text macro 'NUM' redefined - replaced with new definition.
file: ../src/NFC.v
	module worklib.NFC:v
		errors: 0, warnings: 0
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 3
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		test
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.NFC:v <0x251fbf81>
			streams:  47, words: 35619
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 9       5
		Primitives:             53       2
		Timing outputs:         17      10
		Registers:             189     189
		Scalar wires:           69       -
		Expanded wires:         39       5
		Vectored wires:         16       -
		Named events:            2       2
		Always blocks:          72      72
		Initial blocks:         39      39
		Cont. assignments:      14      29
		Pseudo assignments:      2       2
		Timing checks:         121      35
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.test:v
Loading snapshot worklib.test:v .................... Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_O-2018.09, Linux, 08/30/2018
(C) 1996 - 2018 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'nfc_nc.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.

Warning!  Timing violation
           $hold( posedge WENeg:3 NS, CLE:3 NS,  1 : 1 NS );
            File: ./flash.v, line = 471
           Scope: test.f1
            Time: 3 NS


Warning!  Timing violation
           $hold( posedge WENeg:3 NS, ALE:3 NS,  1 : 1 NS );
            File: ./flash.v, line = 472
           Scope: test.f1
            Time: 3 NS

Command # 1: Write, A_flash = 1e78cH, A_memory = 00H, Length = 127.
Command # 2: Write, A_flash = 1e1e1H, A_memory = 00H, Length = 127.
Command # 3: Read, A_flash = 1e1e1H, A_memory = 01H, Length = 127.
Command # 4: Read, A_flash = 1e78cH, A_memory = 01H, Length = 127.
Command # 5: Write, A_flash = 1e306H, A_memory = 02H, Length = 125.
Command # 6: Write, A_flash = 03039H, A_memory = 02H, Length = 125.
Command # 7: Read, A_flash = 1e306H, A_memory = 03H, Length = 125.
Command # 8: Read, A_flash = 03039H, A_memory = 03H, Length = 125.
Command # 9: Read, A_flash = 1e78cH, A_memory = 01H, Length = 127.
Command #10: Read, A_flash = 1e1e1H, A_memory = 01H, Length = 127.
------------------------------------------
Internal Memory check successfully!
-------------------PASS-------------------
Simulation complete via $finish(1) at time 204562 NS + 0
./testfixture.v:173       #2 $finish;
ncsim> exit
TOOL:	irun	15.20-s039: Exiting on Feb 27, 2021 at 01:44:06 CST  (total: 00:00:07)
