
usart_idle_dma.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000017d8  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000104  080018e4  080018e4  000118e4  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080019e8  080019e8  000119e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080019ec  080019ec  000119ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000000c  20000000  080019f0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000000f4  2000000c  080019fc  0002000c  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000100  080019fc  00020100  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000bab1  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00001bf3  00000000  00000000  0002bae6  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00002866  00000000  00000000  0002d6d9  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000538  00000000  00000000  0002ff40  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000770  00000000  00000000  00030478  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000032e9  00000000  00000000  00030be8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00002079  00000000  00000000  00033ed1  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00035f4a  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00000d24  00000000  00000000  00035fc8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	080018cc 	.word	0x080018cc

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	080018cc 	.word	0x080018cc

0800014c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800014c:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800014e:	4b0e      	ldr	r3, [pc, #56]	; (8000188 <HAL_InitTick+0x3c>)
{
 8000150:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000152:	7818      	ldrb	r0, [r3, #0]
 8000154:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000158:	fbb3 f3f0 	udiv	r3, r3, r0
 800015c:	4a0b      	ldr	r2, [pc, #44]	; (800018c <HAL_InitTick+0x40>)
 800015e:	6810      	ldr	r0, [r2, #0]
 8000160:	fbb0 f0f3 	udiv	r0, r0, r3
 8000164:	f000 f88c 	bl	8000280 <HAL_SYSTICK_Config>
 8000168:	4604      	mov	r4, r0
 800016a:	b958      	cbnz	r0, 8000184 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800016c:	2d0f      	cmp	r5, #15
 800016e:	d809      	bhi.n	8000184 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000170:	4602      	mov	r2, r0
 8000172:	4629      	mov	r1, r5
 8000174:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000178:	f000 f842 	bl	8000200 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800017c:	4b04      	ldr	r3, [pc, #16]	; (8000190 <HAL_InitTick+0x44>)
 800017e:	4620      	mov	r0, r4
 8000180:	601d      	str	r5, [r3, #0]
 8000182:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000184:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000186:	bd38      	pop	{r3, r4, r5, pc}
 8000188:	20000000 	.word	0x20000000
 800018c:	20000008 	.word	0x20000008
 8000190:	20000004 	.word	0x20000004

08000194 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000194:	4a07      	ldr	r2, [pc, #28]	; (80001b4 <HAL_Init+0x20>)
{
 8000196:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000198:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800019a:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800019c:	f043 0310 	orr.w	r3, r3, #16
 80001a0:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80001a2:	f000 f81b 	bl	80001dc <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80001a6:	2000      	movs	r0, #0
 80001a8:	f7ff ffd0 	bl	800014c <HAL_InitTick>
  HAL_MspInit();
 80001ac:	f001 fa64 	bl	8001678 <HAL_MspInit>
}
 80001b0:	2000      	movs	r0, #0
 80001b2:	bd08      	pop	{r3, pc}
 80001b4:	40022000 	.word	0x40022000

080001b8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80001b8:	4a03      	ldr	r2, [pc, #12]	; (80001c8 <HAL_IncTick+0x10>)
 80001ba:	4b04      	ldr	r3, [pc, #16]	; (80001cc <HAL_IncTick+0x14>)
 80001bc:	6811      	ldr	r1, [r2, #0]
 80001be:	781b      	ldrb	r3, [r3, #0]
 80001c0:	440b      	add	r3, r1
 80001c2:	6013      	str	r3, [r2, #0]
 80001c4:	4770      	bx	lr
 80001c6:	bf00      	nop
 80001c8:	20000030 	.word	0x20000030
 80001cc:	20000000 	.word	0x20000000

080001d0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80001d0:	4b01      	ldr	r3, [pc, #4]	; (80001d8 <HAL_GetTick+0x8>)
 80001d2:	6818      	ldr	r0, [r3, #0]
}
 80001d4:	4770      	bx	lr
 80001d6:	bf00      	nop
 80001d8:	20000030 	.word	0x20000030

080001dc <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80001dc:	4a07      	ldr	r2, [pc, #28]	; (80001fc <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80001de:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80001e0:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80001e2:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80001e6:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80001ea:	041b      	lsls	r3, r3, #16
 80001ec:	0c1b      	lsrs	r3, r3, #16
 80001ee:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80001f2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 80001f6:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80001f8:	60d3      	str	r3, [r2, #12]
 80001fa:	4770      	bx	lr
 80001fc:	e000ed00 	.word	0xe000ed00

08000200 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000200:	4b17      	ldr	r3, [pc, #92]	; (8000260 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000202:	b530      	push	{r4, r5, lr}
 8000204:	68dc      	ldr	r4, [r3, #12]
 8000206:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800020a:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800020e:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000210:	2b04      	cmp	r3, #4
 8000212:	bf28      	it	cs
 8000214:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000216:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000218:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800021c:	bf98      	it	ls
 800021e:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000220:	fa05 f303 	lsl.w	r3, r5, r3
 8000224:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000228:	bf88      	it	hi
 800022a:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800022c:	4019      	ands	r1, r3
 800022e:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000230:	fa05 f404 	lsl.w	r4, r5, r4
 8000234:	3c01      	subs	r4, #1
 8000236:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8000238:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800023a:	ea42 0201 	orr.w	r2, r2, r1
 800023e:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000242:	bfaf      	iteee	ge
 8000244:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000248:	4b06      	ldrlt	r3, [pc, #24]	; (8000264 <HAL_NVIC_SetPriority+0x64>)
 800024a:	f000 000f 	andlt.w	r0, r0, #15
 800024e:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000250:	bfa5      	ittet	ge
 8000252:	b2d2      	uxtbge	r2, r2
 8000254:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000258:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800025a:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 800025e:	bd30      	pop	{r4, r5, pc}
 8000260:	e000ed00 	.word	0xe000ed00
 8000264:	e000ed14 	.word	0xe000ed14

08000268 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000268:	2301      	movs	r3, #1
 800026a:	0942      	lsrs	r2, r0, #5
 800026c:	f000 001f 	and.w	r0, r0, #31
 8000270:	fa03 f000 	lsl.w	r0, r3, r0
 8000274:	4b01      	ldr	r3, [pc, #4]	; (800027c <HAL_NVIC_EnableIRQ+0x14>)
 8000276:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800027a:	4770      	bx	lr
 800027c:	e000e100 	.word	0xe000e100

08000280 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000280:	3801      	subs	r0, #1
 8000282:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000286:	d20a      	bcs.n	800029e <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000288:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800028a:	4b06      	ldr	r3, [pc, #24]	; (80002a4 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800028c:	4a06      	ldr	r2, [pc, #24]	; (80002a8 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800028e:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000290:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000294:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000296:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000298:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800029a:	601a      	str	r2, [r3, #0]
 800029c:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800029e:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80002a0:	4770      	bx	lr
 80002a2:	bf00      	nop
 80002a4:	e000e010 	.word	0xe000e010
 80002a8:	e000ed00 	.word	0xe000ed00

080002ac <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80002ac:	b510      	push	{r4, lr}
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80002ae:	b330      	cbz	r0, 80002fe <HAL_DMA_Init+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80002b0:	2214      	movs	r2, #20
 80002b2:	6801      	ldr	r1, [r0, #0]
 80002b4:	4b13      	ldr	r3, [pc, #76]	; (8000304 <HAL_DMA_Init+0x58>)
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80002b6:	6884      	ldr	r4, [r0, #8]
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80002b8:	440b      	add	r3, r1
 80002ba:	fbb3 f3f2 	udiv	r3, r3, r2
 80002be:	009b      	lsls	r3, r3, #2
 80002c0:	6403      	str	r3, [r0, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80002c2:	4b11      	ldr	r3, [pc, #68]	; (8000308 <HAL_DMA_Init+0x5c>)
  tmp = hdma->Instance->CCR;
 80002c4:	680a      	ldr	r2, [r1, #0]
  hdma->DmaBaseAddress = DMA1;
 80002c6:	63c3      	str	r3, [r0, #60]	; 0x3c
  tmp |=  hdma->Init.Direction        |
 80002c8:	6843      	ldr	r3, [r0, #4]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80002ca:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
  tmp |=  hdma->Init.Direction        |
 80002ce:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80002d0:	68c4      	ldr	r4, [r0, #12]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80002d2:	f022 0230 	bic.w	r2, r2, #48	; 0x30
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80002d6:	4323      	orrs	r3, r4
 80002d8:	6904      	ldr	r4, [r0, #16]
 80002da:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80002dc:	6944      	ldr	r4, [r0, #20]
 80002de:	4323      	orrs	r3, r4
 80002e0:	6984      	ldr	r4, [r0, #24]
 80002e2:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 80002e4:	69c4      	ldr	r4, [r0, #28]
 80002e6:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 80002e8:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80002ea:	600b      	str	r3, [r1, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80002ec:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80002ee:	2300      	movs	r3, #0
  hdma->State = HAL_DMA_STATE_READY;
 80002f0:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80002f4:	6383      	str	r3, [r0, #56]	; 0x38
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80002f6:	f880 3020 	strb.w	r3, [r0, #32]

  return HAL_OK;
 80002fa:	4618      	mov	r0, r3
 80002fc:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80002fe:	2001      	movs	r0, #1
}
 8000300:	bd10      	pop	{r4, pc}
 8000302:	bf00      	nop
 8000304:	bffdfff8 	.word	0xbffdfff8
 8000308:	40020000 	.word	0x40020000

0800030c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800030c:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800030e:	f890 4020 	ldrb.w	r4, [r0, #32]
 8000312:	2c01      	cmp	r4, #1
 8000314:	d035      	beq.n	8000382 <HAL_DMA_Start_IT+0x76>
 8000316:	2401      	movs	r4, #1
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8000318:	f890 5021 	ldrb.w	r5, [r0, #33]	; 0x21
  __HAL_LOCK(hdma);
 800031c:	f880 4020 	strb.w	r4, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 8000320:	42a5      	cmp	r5, r4
 8000322:	f04f 0600 	mov.w	r6, #0
 8000326:	f04f 0402 	mov.w	r4, #2
 800032a:	d128      	bne.n	800037e <HAL_DMA_Start_IT+0x72>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800032c:	f880 4021 	strb.w	r4, [r0, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8000330:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000332:	6386      	str	r6, [r0, #56]	; 0x38
    __HAL_DMA_DISABLE(hdma);
 8000334:	6826      	ldr	r6, [r4, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000336:	6c07      	ldr	r7, [r0, #64]	; 0x40
    __HAL_DMA_DISABLE(hdma);
 8000338:	f026 0601 	bic.w	r6, r6, #1
 800033c:	6026      	str	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800033e:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
 8000340:	40bd      	lsls	r5, r7
 8000342:	6075      	str	r5, [r6, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8000344:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000346:	6843      	ldr	r3, [r0, #4]
 8000348:	6805      	ldr	r5, [r0, #0]
 800034a:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback)
 800034c:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800034e:	bf0b      	itete	eq
 8000350:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8000352:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8000354:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8000356:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback)
 8000358:	b14b      	cbz	r3, 800036e <HAL_DMA_Start_IT+0x62>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800035a:	6823      	ldr	r3, [r4, #0]
 800035c:	f043 030e 	orr.w	r3, r3, #14
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8000360:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 8000362:	682b      	ldr	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000364:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8000366:	f043 0301 	orr.w	r3, r3, #1
 800036a:	602b      	str	r3, [r5, #0]
 800036c:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800036e:	6823      	ldr	r3, [r4, #0]
 8000370:	f023 0304 	bic.w	r3, r3, #4
 8000374:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8000376:	6823      	ldr	r3, [r4, #0]
 8000378:	f043 030a 	orr.w	r3, r3, #10
 800037c:	e7f0      	b.n	8000360 <HAL_DMA_Start_IT+0x54>
    __HAL_UNLOCK(hdma); 
 800037e:	f880 6020 	strb.w	r6, [r0, #32]
  __HAL_LOCK(hdma);
 8000382:	2002      	movs	r0, #2
}
 8000384:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000386 <HAL_DMA_Abort>:
  __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000386:	6802      	ldr	r2, [r0, #0]
{
 8000388:	4603      	mov	r3, r0
  __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800038a:	6811      	ldr	r1, [r2, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800038c:	6bc0      	ldr	r0, [r0, #60]	; 0x3c
  __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800038e:	f021 010e 	bic.w	r1, r1, #14
 8000392:	6011      	str	r1, [r2, #0]
  __HAL_DMA_DISABLE(hdma);
 8000394:	6811      	ldr	r1, [r2, #0]
 8000396:	f021 0101 	bic.w	r1, r1, #1
 800039a:	6011      	str	r1, [r2, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800039c:	2101      	movs	r1, #1
 800039e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80003a0:	fa01 f202 	lsl.w	r2, r1, r2
 80003a4:	6042      	str	r2, [r0, #4]
  __HAL_UNLOCK(hdma);      
 80003a6:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 80003a8:	f883 1021 	strb.w	r1, [r3, #33]	; 0x21
  __HAL_UNLOCK(hdma);      
 80003ac:	f883 0020 	strb.w	r0, [r3, #32]
}
 80003b0:	4770      	bx	lr
	...

080003b4 <HAL_DMA_Abort_IT>:
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80003b4:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
{  
 80003b8:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80003ba:	2b02      	cmp	r3, #2
 80003bc:	d003      	beq.n	80003c6 <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80003be:	2304      	movs	r3, #4
 80003c0:	6383      	str	r3, [r0, #56]	; 0x38
    status = HAL_ERROR;
 80003c2:	2001      	movs	r0, #1
 80003c4:	bd10      	pop	{r4, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80003c6:	6803      	ldr	r3, [r0, #0]
 80003c8:	681a      	ldr	r2, [r3, #0]
 80003ca:	f022 020e 	bic.w	r2, r2, #14
 80003ce:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 80003d0:	681a      	ldr	r2, [r3, #0]
 80003d2:	f022 0201 	bic.w	r2, r2, #1
 80003d6:	601a      	str	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80003d8:	4a18      	ldr	r2, [pc, #96]	; (800043c <HAL_DMA_Abort_IT+0x88>)
 80003da:	4293      	cmp	r3, r2
 80003dc:	d01f      	beq.n	800041e <HAL_DMA_Abort_IT+0x6a>
 80003de:	3214      	adds	r2, #20
 80003e0:	4293      	cmp	r3, r2
 80003e2:	d01e      	beq.n	8000422 <HAL_DMA_Abort_IT+0x6e>
 80003e4:	3214      	adds	r2, #20
 80003e6:	4293      	cmp	r3, r2
 80003e8:	d01d      	beq.n	8000426 <HAL_DMA_Abort_IT+0x72>
 80003ea:	3214      	adds	r2, #20
 80003ec:	4293      	cmp	r3, r2
 80003ee:	d01d      	beq.n	800042c <HAL_DMA_Abort_IT+0x78>
 80003f0:	3214      	adds	r2, #20
 80003f2:	4293      	cmp	r3, r2
 80003f4:	d01d      	beq.n	8000432 <HAL_DMA_Abort_IT+0x7e>
 80003f6:	3214      	adds	r2, #20
 80003f8:	4293      	cmp	r3, r2
 80003fa:	bf0c      	ite	eq
 80003fc:	f44f 1380 	moveq.w	r3, #1048576	; 0x100000
 8000400:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
 8000404:	4a0e      	ldr	r2, [pc, #56]	; (8000440 <HAL_DMA_Abort_IT+0x8c>)
    __HAL_UNLOCK(hdma);
 8000406:	2400      	movs	r4, #0
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000408:	6053      	str	r3, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 800040a:	2301      	movs	r3, #1
 800040c:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    if(hdma->XferAbortCallback != NULL)
 8000410:	6b43      	ldr	r3, [r0, #52]	; 0x34
    __HAL_UNLOCK(hdma);
 8000412:	f880 4020 	strb.w	r4, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 8000416:	b17b      	cbz	r3, 8000438 <HAL_DMA_Abort_IT+0x84>
      hdma->XferAbortCallback(hdma);
 8000418:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 800041a:	4620      	mov	r0, r4
 800041c:	bd10      	pop	{r4, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800041e:	2301      	movs	r3, #1
 8000420:	e7f0      	b.n	8000404 <HAL_DMA_Abort_IT+0x50>
 8000422:	2310      	movs	r3, #16
 8000424:	e7ee      	b.n	8000404 <HAL_DMA_Abort_IT+0x50>
 8000426:	f44f 7380 	mov.w	r3, #256	; 0x100
 800042a:	e7eb      	b.n	8000404 <HAL_DMA_Abort_IT+0x50>
 800042c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000430:	e7e8      	b.n	8000404 <HAL_DMA_Abort_IT+0x50>
 8000432:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000436:	e7e5      	b.n	8000404 <HAL_DMA_Abort_IT+0x50>
  HAL_StatusTypeDef status = HAL_OK;
 8000438:	4618      	mov	r0, r3
}
 800043a:	bd10      	pop	{r4, pc}
 800043c:	40020008 	.word	0x40020008
 8000440:	40020000 	.word	0x40020000

08000444 <HAL_DMA_IRQHandler>:
{
 8000444:	b470      	push	{r4, r5, r6}
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8000446:	2504      	movs	r5, #4
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000448:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800044a:	6c02      	ldr	r2, [r0, #64]	; 0x40
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800044c:	6834      	ldr	r4, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 800044e:	6803      	ldr	r3, [r0, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8000450:	4095      	lsls	r5, r2
 8000452:	4225      	tst	r5, r4
  uint32_t source_it = hdma->Instance->CCR;
 8000454:	6819      	ldr	r1, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8000456:	d032      	beq.n	80004be <HAL_DMA_IRQHandler+0x7a>
 8000458:	074d      	lsls	r5, r1, #29
 800045a:	d530      	bpl.n	80004be <HAL_DMA_IRQHandler+0x7a>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800045c:	681a      	ldr	r2, [r3, #0]
 800045e:	0696      	lsls	r6, r2, #26
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000460:	bf5e      	ittt	pl
 8000462:	681a      	ldrpl	r2, [r3, #0]
 8000464:	f022 0204 	bicpl.w	r2, r2, #4
 8000468:	601a      	strpl	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800046a:	4a3e      	ldr	r2, [pc, #248]	; (8000564 <HAL_DMA_IRQHandler+0x120>)
 800046c:	4293      	cmp	r3, r2
 800046e:	d019      	beq.n	80004a4 <HAL_DMA_IRQHandler+0x60>
 8000470:	3214      	adds	r2, #20
 8000472:	4293      	cmp	r3, r2
 8000474:	d018      	beq.n	80004a8 <HAL_DMA_IRQHandler+0x64>
 8000476:	3214      	adds	r2, #20
 8000478:	4293      	cmp	r3, r2
 800047a:	d017      	beq.n	80004ac <HAL_DMA_IRQHandler+0x68>
 800047c:	3214      	adds	r2, #20
 800047e:	4293      	cmp	r3, r2
 8000480:	d017      	beq.n	80004b2 <HAL_DMA_IRQHandler+0x6e>
 8000482:	3214      	adds	r2, #20
 8000484:	4293      	cmp	r3, r2
 8000486:	d017      	beq.n	80004b8 <HAL_DMA_IRQHandler+0x74>
 8000488:	3214      	adds	r2, #20
 800048a:	4293      	cmp	r3, r2
 800048c:	bf0c      	ite	eq
 800048e:	f44f 0380 	moveq.w	r3, #4194304	; 0x400000
 8000492:	f04f 6380 	movne.w	r3, #67108864	; 0x4000000
 8000496:	4a34      	ldr	r2, [pc, #208]	; (8000568 <HAL_DMA_IRQHandler+0x124>)
 8000498:	6053      	str	r3, [r2, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 800049a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    if (hdma->XferErrorCallback != NULL)
 800049c:	2b00      	cmp	r3, #0
 800049e:	d05e      	beq.n	800055e <HAL_DMA_IRQHandler+0x11a>
}
 80004a0:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 80004a2:	4718      	bx	r3
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80004a4:	2304      	movs	r3, #4
 80004a6:	e7f6      	b.n	8000496 <HAL_DMA_IRQHandler+0x52>
 80004a8:	2340      	movs	r3, #64	; 0x40
 80004aa:	e7f4      	b.n	8000496 <HAL_DMA_IRQHandler+0x52>
 80004ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80004b0:	e7f1      	b.n	8000496 <HAL_DMA_IRQHandler+0x52>
 80004b2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80004b6:	e7ee      	b.n	8000496 <HAL_DMA_IRQHandler+0x52>
 80004b8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80004bc:	e7eb      	b.n	8000496 <HAL_DMA_IRQHandler+0x52>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80004be:	2502      	movs	r5, #2
 80004c0:	4095      	lsls	r5, r2
 80004c2:	4225      	tst	r5, r4
 80004c4:	d035      	beq.n	8000532 <HAL_DMA_IRQHandler+0xee>
 80004c6:	078d      	lsls	r5, r1, #30
 80004c8:	d533      	bpl.n	8000532 <HAL_DMA_IRQHandler+0xee>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80004ca:	681a      	ldr	r2, [r3, #0]
 80004cc:	0694      	lsls	r4, r2, #26
 80004ce:	d406      	bmi.n	80004de <HAL_DMA_IRQHandler+0x9a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80004d0:	681a      	ldr	r2, [r3, #0]
 80004d2:	f022 020a 	bic.w	r2, r2, #10
 80004d6:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 80004d8:	2201      	movs	r2, #1
 80004da:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80004de:	4a21      	ldr	r2, [pc, #132]	; (8000564 <HAL_DMA_IRQHandler+0x120>)
 80004e0:	4293      	cmp	r3, r2
 80004e2:	d019      	beq.n	8000518 <HAL_DMA_IRQHandler+0xd4>
 80004e4:	3214      	adds	r2, #20
 80004e6:	4293      	cmp	r3, r2
 80004e8:	d018      	beq.n	800051c <HAL_DMA_IRQHandler+0xd8>
 80004ea:	3214      	adds	r2, #20
 80004ec:	4293      	cmp	r3, r2
 80004ee:	d017      	beq.n	8000520 <HAL_DMA_IRQHandler+0xdc>
 80004f0:	3214      	adds	r2, #20
 80004f2:	4293      	cmp	r3, r2
 80004f4:	d017      	beq.n	8000526 <HAL_DMA_IRQHandler+0xe2>
 80004f6:	3214      	adds	r2, #20
 80004f8:	4293      	cmp	r3, r2
 80004fa:	d017      	beq.n	800052c <HAL_DMA_IRQHandler+0xe8>
 80004fc:	3214      	adds	r2, #20
 80004fe:	4293      	cmp	r3, r2
 8000500:	bf0c      	ite	eq
 8000502:	f44f 1300 	moveq.w	r3, #2097152	; 0x200000
 8000506:	f04f 7300 	movne.w	r3, #33554432	; 0x2000000
 800050a:	4a17      	ldr	r2, [pc, #92]	; (8000568 <HAL_DMA_IRQHandler+0x124>)
 800050c:	6053      	str	r3, [r2, #4]
    __HAL_UNLOCK(hdma);
 800050e:	2300      	movs	r3, #0
 8000510:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 8000514:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8000516:	e7c1      	b.n	800049c <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8000518:	2302      	movs	r3, #2
 800051a:	e7f6      	b.n	800050a <HAL_DMA_IRQHandler+0xc6>
 800051c:	2320      	movs	r3, #32
 800051e:	e7f4      	b.n	800050a <HAL_DMA_IRQHandler+0xc6>
 8000520:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000524:	e7f1      	b.n	800050a <HAL_DMA_IRQHandler+0xc6>
 8000526:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800052a:	e7ee      	b.n	800050a <HAL_DMA_IRQHandler+0xc6>
 800052c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000530:	e7eb      	b.n	800050a <HAL_DMA_IRQHandler+0xc6>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8000532:	2508      	movs	r5, #8
 8000534:	4095      	lsls	r5, r2
 8000536:	4225      	tst	r5, r4
 8000538:	d011      	beq.n	800055e <HAL_DMA_IRQHandler+0x11a>
 800053a:	0709      	lsls	r1, r1, #28
 800053c:	d50f      	bpl.n	800055e <HAL_DMA_IRQHandler+0x11a>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800053e:	6819      	ldr	r1, [r3, #0]
 8000540:	f021 010e 	bic.w	r1, r1, #14
 8000544:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000546:	2301      	movs	r3, #1
 8000548:	fa03 f202 	lsl.w	r2, r3, r2
 800054c:	6072      	str	r2, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800054e:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 8000550:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 8000554:	2300      	movs	r3, #0
 8000556:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 800055a:	6b03      	ldr	r3, [r0, #48]	; 0x30
 800055c:	e79e      	b.n	800049c <HAL_DMA_IRQHandler+0x58>
}
 800055e:	bc70      	pop	{r4, r5, r6}
 8000560:	4770      	bx	lr
 8000562:	bf00      	nop
 8000564:	40020008 	.word	0x40020008
 8000568:	40020000 	.word	0x40020000

0800056c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800056c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position;
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;
  uint32_t config = 0x00U;
 8000570:	2200      	movs	r2, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 8000572:	4616      	mov	r6, r2
 8000574:	4b65      	ldr	r3, [pc, #404]	; (800070c <HAL_GPIO_Init+0x1a0>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000576:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 800071c <HAL_GPIO_Init+0x1b0>
 800057a:	f8df c1a4 	ldr.w	ip, [pc, #420]	; 8000720 <HAL_GPIO_Init+0x1b4>
    ioposition = (0x01U << position);
 800057e:	f04f 0801 	mov.w	r8, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000582:	680c      	ldr	r4, [r1, #0]
    ioposition = (0x01U << position);
 8000584:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000588:	ea08 0404 	and.w	r4, r8, r4
    if (iocurrent == ioposition)
 800058c:	45a0      	cmp	r8, r4
 800058e:	d17f      	bne.n	8000690 <HAL_GPIO_Init+0x124>
      switch (GPIO_Init->Mode)
 8000590:	684d      	ldr	r5, [r1, #4]
 8000592:	2d12      	cmp	r5, #18
 8000594:	f000 80af 	beq.w	80006f6 <HAL_GPIO_Init+0x18a>
 8000598:	f200 8088 	bhi.w	80006ac <HAL_GPIO_Init+0x140>
 800059c:	2d02      	cmp	r5, #2
 800059e:	f000 80a7 	beq.w	80006f0 <HAL_GPIO_Init+0x184>
 80005a2:	d87c      	bhi.n	800069e <HAL_GPIO_Init+0x132>
 80005a4:	2d00      	cmp	r5, #0
 80005a6:	f000 808e 	beq.w	80006c6 <HAL_GPIO_Init+0x15a>
 80005aa:	2d01      	cmp	r5, #1
 80005ac:	f000 809e 	beq.w	80006ec <HAL_GPIO_Init+0x180>
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80005b0:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80005b4:	2cff      	cmp	r4, #255	; 0xff
 80005b6:	bf93      	iteet	ls
 80005b8:	4682      	movls	sl, r0
 80005ba:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 80005be:	3d08      	subhi	r5, #8
 80005c0:	f8d0 b000 	ldrls.w	fp, [r0]
 80005c4:	bf92      	itee	ls
 80005c6:	00b5      	lslls	r5, r6, #2
 80005c8:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 80005cc:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80005ce:	fa09 f805 	lsl.w	r8, r9, r5
 80005d2:	ea2b 0808 	bic.w	r8, fp, r8
 80005d6:	fa02 f505 	lsl.w	r5, r2, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80005da:	bf88      	it	hi
 80005dc:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80005e0:	ea48 0505 	orr.w	r5, r8, r5
 80005e4:	f8ca 5000 	str.w	r5, [sl]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80005e8:	f8d1 a004 	ldr.w	sl, [r1, #4]
 80005ec:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 80005f0:	d04e      	beq.n	8000690 <HAL_GPIO_Init+0x124>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80005f2:	4d47      	ldr	r5, [pc, #284]	; (8000710 <HAL_GPIO_Init+0x1a4>)
 80005f4:	4f46      	ldr	r7, [pc, #280]	; (8000710 <HAL_GPIO_Init+0x1a4>)
 80005f6:	69ad      	ldr	r5, [r5, #24]
 80005f8:	f026 0803 	bic.w	r8, r6, #3
 80005fc:	f045 0501 	orr.w	r5, r5, #1
 8000600:	61bd      	str	r5, [r7, #24]
 8000602:	69bd      	ldr	r5, [r7, #24]
 8000604:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 8000608:	f005 0501 	and.w	r5, r5, #1
 800060c:	9501      	str	r5, [sp, #4]
 800060e:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        temp = AFIO->EXTICR[position >> 2U];
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000612:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000616:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000618:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2U];
 800061c:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000620:	fa09 f90b 	lsl.w	r9, r9, fp
 8000624:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000628:	4d3a      	ldr	r5, [pc, #232]	; (8000714 <HAL_GPIO_Init+0x1a8>)
 800062a:	42a8      	cmp	r0, r5
 800062c:	d068      	beq.n	8000700 <HAL_GPIO_Init+0x194>
 800062e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000632:	42a8      	cmp	r0, r5
 8000634:	d066      	beq.n	8000704 <HAL_GPIO_Init+0x198>
 8000636:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800063a:	42a8      	cmp	r0, r5
 800063c:	d064      	beq.n	8000708 <HAL_GPIO_Init+0x19c>
 800063e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000642:	42a8      	cmp	r0, r5
 8000644:	bf0c      	ite	eq
 8000646:	2503      	moveq	r5, #3
 8000648:	2504      	movne	r5, #4
 800064a:	fa05 f50b 	lsl.w	r5, r5, fp
 800064e:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2U] = temp;
 8000652:	f8c8 5008 	str.w	r5, [r8, #8]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000656:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000658:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 800065c:	bf14      	ite	ne
 800065e:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000660:	43a5      	biceq	r5, r4
 8000662:	601d      	str	r5, [r3, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000664:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000666:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 800066a:	bf14      	ite	ne
 800066c:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800066e:	43a5      	biceq	r5, r4
 8000670:	605d      	str	r5, [r3, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000672:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000674:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 8000678:	bf14      	ite	ne
 800067a:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800067c:	43a5      	biceq	r5, r4
 800067e:	609d      	str	r5, [r3, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000680:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000682:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 8000686:	bf14      	ite	ne
 8000688:	432c      	orrne	r4, r5
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800068a:	ea25 0404 	biceq.w	r4, r5, r4
 800068e:	60dc      	str	r4, [r3, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 8000690:	3601      	adds	r6, #1
 8000692:	2e10      	cmp	r6, #16
 8000694:	f47f af73 	bne.w	800057e <HAL_GPIO_Init+0x12>
        }
      }
    }
  }
}
 8000698:	b003      	add	sp, #12
 800069a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      switch (GPIO_Init->Mode)
 800069e:	2d03      	cmp	r5, #3
 80006a0:	d022      	beq.n	80006e8 <HAL_GPIO_Init+0x17c>
 80006a2:	2d11      	cmp	r5, #17
 80006a4:	d184      	bne.n	80005b0 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80006a6:	68ca      	ldr	r2, [r1, #12]
 80006a8:	3204      	adds	r2, #4
          break;
 80006aa:	e781      	b.n	80005b0 <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 80006ac:	4f1a      	ldr	r7, [pc, #104]	; (8000718 <HAL_GPIO_Init+0x1ac>)
 80006ae:	42bd      	cmp	r5, r7
 80006b0:	d009      	beq.n	80006c6 <HAL_GPIO_Init+0x15a>
 80006b2:	d812      	bhi.n	80006da <HAL_GPIO_Init+0x16e>
 80006b4:	f8df 906c 	ldr.w	r9, [pc, #108]	; 8000724 <HAL_GPIO_Init+0x1b8>
 80006b8:	454d      	cmp	r5, r9
 80006ba:	d004      	beq.n	80006c6 <HAL_GPIO_Init+0x15a>
 80006bc:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 80006c0:	454d      	cmp	r5, r9
 80006c2:	f47f af75 	bne.w	80005b0 <HAL_GPIO_Init+0x44>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80006c6:	688a      	ldr	r2, [r1, #8]
 80006c8:	b1c2      	cbz	r2, 80006fc <HAL_GPIO_Init+0x190>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80006ca:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 80006cc:	bf0c      	ite	eq
 80006ce:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 80006d2:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80006d6:	2208      	movs	r2, #8
 80006d8:	e76a      	b.n	80005b0 <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 80006da:	4575      	cmp	r5, lr
 80006dc:	d0f3      	beq.n	80006c6 <HAL_GPIO_Init+0x15a>
 80006de:	4565      	cmp	r5, ip
 80006e0:	d0f1      	beq.n	80006c6 <HAL_GPIO_Init+0x15a>
 80006e2:	f8df 9044 	ldr.w	r9, [pc, #68]	; 8000728 <HAL_GPIO_Init+0x1bc>
 80006e6:	e7eb      	b.n	80006c0 <HAL_GPIO_Init+0x154>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80006e8:	2200      	movs	r2, #0
 80006ea:	e761      	b.n	80005b0 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80006ec:	68ca      	ldr	r2, [r1, #12]
          break;
 80006ee:	e75f      	b.n	80005b0 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80006f0:	68ca      	ldr	r2, [r1, #12]
 80006f2:	3208      	adds	r2, #8
          break;
 80006f4:	e75c      	b.n	80005b0 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80006f6:	68ca      	ldr	r2, [r1, #12]
 80006f8:	320c      	adds	r2, #12
          break;
 80006fa:	e759      	b.n	80005b0 <HAL_GPIO_Init+0x44>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80006fc:	2204      	movs	r2, #4
 80006fe:	e757      	b.n	80005b0 <HAL_GPIO_Init+0x44>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000700:	2500      	movs	r5, #0
 8000702:	e7a2      	b.n	800064a <HAL_GPIO_Init+0xde>
 8000704:	2501      	movs	r5, #1
 8000706:	e7a0      	b.n	800064a <HAL_GPIO_Init+0xde>
 8000708:	2502      	movs	r5, #2
 800070a:	e79e      	b.n	800064a <HAL_GPIO_Init+0xde>
 800070c:	40010400 	.word	0x40010400
 8000710:	40021000 	.word	0x40021000
 8000714:	40010800 	.word	0x40010800
 8000718:	10210000 	.word	0x10210000
 800071c:	10310000 	.word	0x10310000
 8000720:	10320000 	.word	0x10320000
 8000724:	10110000 	.word	0x10110000
 8000728:	10220000 	.word	0x10220000

0800072c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800072c:	b10a      	cbz	r2, 8000732 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800072e:	6101      	str	r1, [r0, #16]
 8000730:	4770      	bx	lr
 8000732:	0409      	lsls	r1, r1, #16
 8000734:	e7fb      	b.n	800072e <HAL_GPIO_WritePin+0x2>

08000736 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8000736:	68c3      	ldr	r3, [r0, #12]
 8000738:	4059      	eors	r1, r3
 800073a:	60c1      	str	r1, [r0, #12]
 800073c:	4770      	bx	lr
	...

08000740 <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000740:	6803      	ldr	r3, [r0, #0]
{
 8000742:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000746:	07db      	lsls	r3, r3, #31
{
 8000748:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800074a:	d410      	bmi.n	800076e <HAL_RCC_OscConfig+0x2e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800074c:	682b      	ldr	r3, [r5, #0]
 800074e:	079f      	lsls	r7, r3, #30
 8000750:	d45e      	bmi.n	8000810 <HAL_RCC_OscConfig+0xd0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000752:	682b      	ldr	r3, [r5, #0]
 8000754:	0719      	lsls	r1, r3, #28
 8000756:	f100 8095 	bmi.w	8000884 <HAL_RCC_OscConfig+0x144>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800075a:	682b      	ldr	r3, [r5, #0]
 800075c:	075a      	lsls	r2, r3, #29
 800075e:	f100 80bf 	bmi.w	80008e0 <HAL_RCC_OscConfig+0x1a0>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000762:	69ea      	ldr	r2, [r5, #28]
 8000764:	2a00      	cmp	r2, #0
 8000766:	f040 812d 	bne.w	80009c4 <HAL_RCC_OscConfig+0x284>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 800076a:	2000      	movs	r0, #0
 800076c:	e014      	b.n	8000798 <HAL_RCC_OscConfig+0x58>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800076e:	4c90      	ldr	r4, [pc, #576]	; (80009b0 <HAL_RCC_OscConfig+0x270>)
 8000770:	6863      	ldr	r3, [r4, #4]
 8000772:	f003 030c 	and.w	r3, r3, #12
 8000776:	2b04      	cmp	r3, #4
 8000778:	d007      	beq.n	800078a <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800077a:	6863      	ldr	r3, [r4, #4]
 800077c:	f003 030c 	and.w	r3, r3, #12
 8000780:	2b08      	cmp	r3, #8
 8000782:	d10c      	bne.n	800079e <HAL_RCC_OscConfig+0x5e>
 8000784:	6863      	ldr	r3, [r4, #4]
 8000786:	03de      	lsls	r6, r3, #15
 8000788:	d509      	bpl.n	800079e <HAL_RCC_OscConfig+0x5e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800078a:	6823      	ldr	r3, [r4, #0]
 800078c:	039c      	lsls	r4, r3, #14
 800078e:	d5dd      	bpl.n	800074c <HAL_RCC_OscConfig+0xc>
 8000790:	686b      	ldr	r3, [r5, #4]
 8000792:	2b00      	cmp	r3, #0
 8000794:	d1da      	bne.n	800074c <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 8000796:	2001      	movs	r0, #1
}
 8000798:	b002      	add	sp, #8
 800079a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800079e:	686b      	ldr	r3, [r5, #4]
 80007a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80007a4:	d110      	bne.n	80007c8 <HAL_RCC_OscConfig+0x88>
 80007a6:	6823      	ldr	r3, [r4, #0]
 80007a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80007ac:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80007ae:	f7ff fd0f 	bl	80001d0 <HAL_GetTick>
 80007b2:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80007b4:	6823      	ldr	r3, [r4, #0]
 80007b6:	0398      	lsls	r0, r3, #14
 80007b8:	d4c8      	bmi.n	800074c <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80007ba:	f7ff fd09 	bl	80001d0 <HAL_GetTick>
 80007be:	1b80      	subs	r0, r0, r6
 80007c0:	2864      	cmp	r0, #100	; 0x64
 80007c2:	d9f7      	bls.n	80007b4 <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 80007c4:	2003      	movs	r0, #3
 80007c6:	e7e7      	b.n	8000798 <HAL_RCC_OscConfig+0x58>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80007c8:	b99b      	cbnz	r3, 80007f2 <HAL_RCC_OscConfig+0xb2>
 80007ca:	6823      	ldr	r3, [r4, #0]
 80007cc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80007d0:	6023      	str	r3, [r4, #0]
 80007d2:	6823      	ldr	r3, [r4, #0]
 80007d4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80007d8:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80007da:	f7ff fcf9 	bl	80001d0 <HAL_GetTick>
 80007de:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80007e0:	6823      	ldr	r3, [r4, #0]
 80007e2:	0399      	lsls	r1, r3, #14
 80007e4:	d5b2      	bpl.n	800074c <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80007e6:	f7ff fcf3 	bl	80001d0 <HAL_GetTick>
 80007ea:	1b80      	subs	r0, r0, r6
 80007ec:	2864      	cmp	r0, #100	; 0x64
 80007ee:	d9f7      	bls.n	80007e0 <HAL_RCC_OscConfig+0xa0>
 80007f0:	e7e8      	b.n	80007c4 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80007f2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80007f6:	6823      	ldr	r3, [r4, #0]
 80007f8:	d103      	bne.n	8000802 <HAL_RCC_OscConfig+0xc2>
 80007fa:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80007fe:	6023      	str	r3, [r4, #0]
 8000800:	e7d1      	b.n	80007a6 <HAL_RCC_OscConfig+0x66>
 8000802:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000806:	6023      	str	r3, [r4, #0]
 8000808:	6823      	ldr	r3, [r4, #0]
 800080a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800080e:	e7cd      	b.n	80007ac <HAL_RCC_OscConfig+0x6c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000810:	4c67      	ldr	r4, [pc, #412]	; (80009b0 <HAL_RCC_OscConfig+0x270>)
 8000812:	6863      	ldr	r3, [r4, #4]
 8000814:	f013 0f0c 	tst.w	r3, #12
 8000818:	d007      	beq.n	800082a <HAL_RCC_OscConfig+0xea>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800081a:	6863      	ldr	r3, [r4, #4]
 800081c:	f003 030c 	and.w	r3, r3, #12
 8000820:	2b08      	cmp	r3, #8
 8000822:	d110      	bne.n	8000846 <HAL_RCC_OscConfig+0x106>
 8000824:	6863      	ldr	r3, [r4, #4]
 8000826:	03da      	lsls	r2, r3, #15
 8000828:	d40d      	bmi.n	8000846 <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800082a:	6823      	ldr	r3, [r4, #0]
 800082c:	079b      	lsls	r3, r3, #30
 800082e:	d502      	bpl.n	8000836 <HAL_RCC_OscConfig+0xf6>
 8000830:	692b      	ldr	r3, [r5, #16]
 8000832:	2b01      	cmp	r3, #1
 8000834:	d1af      	bne.n	8000796 <HAL_RCC_OscConfig+0x56>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000836:	6823      	ldr	r3, [r4, #0]
 8000838:	696a      	ldr	r2, [r5, #20]
 800083a:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800083e:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000842:	6023      	str	r3, [r4, #0]
 8000844:	e785      	b.n	8000752 <HAL_RCC_OscConfig+0x12>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000846:	692a      	ldr	r2, [r5, #16]
 8000848:	4b5a      	ldr	r3, [pc, #360]	; (80009b4 <HAL_RCC_OscConfig+0x274>)
 800084a:	b16a      	cbz	r2, 8000868 <HAL_RCC_OscConfig+0x128>
        __HAL_RCC_HSI_ENABLE();
 800084c:	2201      	movs	r2, #1
 800084e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000850:	f7ff fcbe 	bl	80001d0 <HAL_GetTick>
 8000854:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000856:	6823      	ldr	r3, [r4, #0]
 8000858:	079f      	lsls	r7, r3, #30
 800085a:	d4ec      	bmi.n	8000836 <HAL_RCC_OscConfig+0xf6>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800085c:	f7ff fcb8 	bl	80001d0 <HAL_GetTick>
 8000860:	1b80      	subs	r0, r0, r6
 8000862:	2802      	cmp	r0, #2
 8000864:	d9f7      	bls.n	8000856 <HAL_RCC_OscConfig+0x116>
 8000866:	e7ad      	b.n	80007c4 <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 8000868:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800086a:	f7ff fcb1 	bl	80001d0 <HAL_GetTick>
 800086e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000870:	6823      	ldr	r3, [r4, #0]
 8000872:	0798      	lsls	r0, r3, #30
 8000874:	f57f af6d 	bpl.w	8000752 <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000878:	f7ff fcaa 	bl	80001d0 <HAL_GetTick>
 800087c:	1b80      	subs	r0, r0, r6
 800087e:	2802      	cmp	r0, #2
 8000880:	d9f6      	bls.n	8000870 <HAL_RCC_OscConfig+0x130>
 8000882:	e79f      	b.n	80007c4 <HAL_RCC_OscConfig+0x84>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000884:	69aa      	ldr	r2, [r5, #24]
 8000886:	4c4a      	ldr	r4, [pc, #296]	; (80009b0 <HAL_RCC_OscConfig+0x270>)
 8000888:	4b4b      	ldr	r3, [pc, #300]	; (80009b8 <HAL_RCC_OscConfig+0x278>)
 800088a:	b1da      	cbz	r2, 80008c4 <HAL_RCC_OscConfig+0x184>
      __HAL_RCC_LSI_ENABLE();
 800088c:	2201      	movs	r2, #1
 800088e:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000890:	f7ff fc9e 	bl	80001d0 <HAL_GetTick>
 8000894:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000896:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000898:	079b      	lsls	r3, r3, #30
 800089a:	d50d      	bpl.n	80008b8 <HAL_RCC_OscConfig+0x178>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800089c:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80008a0:	4b46      	ldr	r3, [pc, #280]	; (80009bc <HAL_RCC_OscConfig+0x27c>)
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	fbb3 f3f2 	udiv	r3, r3, r2
 80008a8:	9301      	str	r3, [sp, #4]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 80008aa:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 80008ac:	9b01      	ldr	r3, [sp, #4]
 80008ae:	1e5a      	subs	r2, r3, #1
 80008b0:	9201      	str	r2, [sp, #4]
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	d1f9      	bne.n	80008aa <HAL_RCC_OscConfig+0x16a>
 80008b6:	e750      	b.n	800075a <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80008b8:	f7ff fc8a 	bl	80001d0 <HAL_GetTick>
 80008bc:	1b80      	subs	r0, r0, r6
 80008be:	2802      	cmp	r0, #2
 80008c0:	d9e9      	bls.n	8000896 <HAL_RCC_OscConfig+0x156>
 80008c2:	e77f      	b.n	80007c4 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 80008c4:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80008c6:	f7ff fc83 	bl	80001d0 <HAL_GetTick>
 80008ca:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80008cc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80008ce:	079f      	lsls	r7, r3, #30
 80008d0:	f57f af43 	bpl.w	800075a <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80008d4:	f7ff fc7c 	bl	80001d0 <HAL_GetTick>
 80008d8:	1b80      	subs	r0, r0, r6
 80008da:	2802      	cmp	r0, #2
 80008dc:	d9f6      	bls.n	80008cc <HAL_RCC_OscConfig+0x18c>
 80008de:	e771      	b.n	80007c4 <HAL_RCC_OscConfig+0x84>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80008e0:	4c33      	ldr	r4, [pc, #204]	; (80009b0 <HAL_RCC_OscConfig+0x270>)
 80008e2:	69e3      	ldr	r3, [r4, #28]
 80008e4:	00d8      	lsls	r0, r3, #3
 80008e6:	d424      	bmi.n	8000932 <HAL_RCC_OscConfig+0x1f2>
      pwrclkchanged = SET;
 80008e8:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 80008ea:	69e3      	ldr	r3, [r4, #28]
 80008ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008f0:	61e3      	str	r3, [r4, #28]
 80008f2:	69e3      	ldr	r3, [r4, #28]
 80008f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008f8:	9300      	str	r3, [sp, #0]
 80008fa:	9b00      	ldr	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80008fc:	4e30      	ldr	r6, [pc, #192]	; (80009c0 <HAL_RCC_OscConfig+0x280>)
 80008fe:	6833      	ldr	r3, [r6, #0]
 8000900:	05d9      	lsls	r1, r3, #23
 8000902:	d518      	bpl.n	8000936 <HAL_RCC_OscConfig+0x1f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000904:	68eb      	ldr	r3, [r5, #12]
 8000906:	2b01      	cmp	r3, #1
 8000908:	d126      	bne.n	8000958 <HAL_RCC_OscConfig+0x218>
 800090a:	6a23      	ldr	r3, [r4, #32]
 800090c:	f043 0301 	orr.w	r3, r3, #1
 8000910:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000912:	f7ff fc5d 	bl	80001d0 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000916:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 800091a:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800091c:	6a23      	ldr	r3, [r4, #32]
 800091e:	079b      	lsls	r3, r3, #30
 8000920:	d53f      	bpl.n	80009a2 <HAL_RCC_OscConfig+0x262>
    if(pwrclkchanged == SET)
 8000922:	2f00      	cmp	r7, #0
 8000924:	f43f af1d 	beq.w	8000762 <HAL_RCC_OscConfig+0x22>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000928:	69e3      	ldr	r3, [r4, #28]
 800092a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800092e:	61e3      	str	r3, [r4, #28]
 8000930:	e717      	b.n	8000762 <HAL_RCC_OscConfig+0x22>
    FlagStatus       pwrclkchanged = RESET;
 8000932:	2700      	movs	r7, #0
 8000934:	e7e2      	b.n	80008fc <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000936:	6833      	ldr	r3, [r6, #0]
 8000938:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800093c:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800093e:	f7ff fc47 	bl	80001d0 <HAL_GetTick>
 8000942:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000944:	6833      	ldr	r3, [r6, #0]
 8000946:	05da      	lsls	r2, r3, #23
 8000948:	d4dc      	bmi.n	8000904 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800094a:	f7ff fc41 	bl	80001d0 <HAL_GetTick>
 800094e:	eba0 0008 	sub.w	r0, r0, r8
 8000952:	2864      	cmp	r0, #100	; 0x64
 8000954:	d9f6      	bls.n	8000944 <HAL_RCC_OscConfig+0x204>
 8000956:	e735      	b.n	80007c4 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000958:	b9ab      	cbnz	r3, 8000986 <HAL_RCC_OscConfig+0x246>
 800095a:	6a23      	ldr	r3, [r4, #32]
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800095c:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000960:	f023 0301 	bic.w	r3, r3, #1
 8000964:	6223      	str	r3, [r4, #32]
 8000966:	6a23      	ldr	r3, [r4, #32]
 8000968:	f023 0304 	bic.w	r3, r3, #4
 800096c:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800096e:	f7ff fc2f 	bl	80001d0 <HAL_GetTick>
 8000972:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000974:	6a23      	ldr	r3, [r4, #32]
 8000976:	0798      	lsls	r0, r3, #30
 8000978:	d5d3      	bpl.n	8000922 <HAL_RCC_OscConfig+0x1e2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800097a:	f7ff fc29 	bl	80001d0 <HAL_GetTick>
 800097e:	1b80      	subs	r0, r0, r6
 8000980:	4540      	cmp	r0, r8
 8000982:	d9f7      	bls.n	8000974 <HAL_RCC_OscConfig+0x234>
 8000984:	e71e      	b.n	80007c4 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000986:	2b05      	cmp	r3, #5
 8000988:	6a23      	ldr	r3, [r4, #32]
 800098a:	d103      	bne.n	8000994 <HAL_RCC_OscConfig+0x254>
 800098c:	f043 0304 	orr.w	r3, r3, #4
 8000990:	6223      	str	r3, [r4, #32]
 8000992:	e7ba      	b.n	800090a <HAL_RCC_OscConfig+0x1ca>
 8000994:	f023 0301 	bic.w	r3, r3, #1
 8000998:	6223      	str	r3, [r4, #32]
 800099a:	6a23      	ldr	r3, [r4, #32]
 800099c:	f023 0304 	bic.w	r3, r3, #4
 80009a0:	e7b6      	b.n	8000910 <HAL_RCC_OscConfig+0x1d0>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80009a2:	f7ff fc15 	bl	80001d0 <HAL_GetTick>
 80009a6:	eba0 0008 	sub.w	r0, r0, r8
 80009aa:	42b0      	cmp	r0, r6
 80009ac:	d9b6      	bls.n	800091c <HAL_RCC_OscConfig+0x1dc>
 80009ae:	e709      	b.n	80007c4 <HAL_RCC_OscConfig+0x84>
 80009b0:	40021000 	.word	0x40021000
 80009b4:	42420000 	.word	0x42420000
 80009b8:	42420480 	.word	0x42420480
 80009bc:	20000008 	.word	0x20000008
 80009c0:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80009c4:	4c22      	ldr	r4, [pc, #136]	; (8000a50 <HAL_RCC_OscConfig+0x310>)
 80009c6:	6863      	ldr	r3, [r4, #4]
 80009c8:	f003 030c 	and.w	r3, r3, #12
 80009cc:	2b08      	cmp	r3, #8
 80009ce:	f43f aee2 	beq.w	8000796 <HAL_RCC_OscConfig+0x56>
 80009d2:	2300      	movs	r3, #0
 80009d4:	4e1f      	ldr	r6, [pc, #124]	; (8000a54 <HAL_RCC_OscConfig+0x314>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80009d6:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 80009d8:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80009da:	d12b      	bne.n	8000a34 <HAL_RCC_OscConfig+0x2f4>
        tickstart = HAL_GetTick();
 80009dc:	f7ff fbf8 	bl	80001d0 <HAL_GetTick>
 80009e0:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80009e2:	6823      	ldr	r3, [r4, #0]
 80009e4:	0199      	lsls	r1, r3, #6
 80009e6:	d41f      	bmi.n	8000a28 <HAL_RCC_OscConfig+0x2e8>
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80009e8:	6a2b      	ldr	r3, [r5, #32]
 80009ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80009ee:	d105      	bne.n	80009fc <HAL_RCC_OscConfig+0x2bc>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80009f0:	6862      	ldr	r2, [r4, #4]
 80009f2:	68a9      	ldr	r1, [r5, #8]
 80009f4:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80009f8:	430a      	orrs	r2, r1
 80009fa:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80009fc:	6a69      	ldr	r1, [r5, #36]	; 0x24
 80009fe:	6862      	ldr	r2, [r4, #4]
 8000a00:	430b      	orrs	r3, r1
 8000a02:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8000a06:	4313      	orrs	r3, r2
 8000a08:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8000a0a:	2301      	movs	r3, #1
 8000a0c:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8000a0e:	f7ff fbdf 	bl	80001d0 <HAL_GetTick>
 8000a12:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000a14:	6823      	ldr	r3, [r4, #0]
 8000a16:	019a      	lsls	r2, r3, #6
 8000a18:	f53f aea7 	bmi.w	800076a <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000a1c:	f7ff fbd8 	bl	80001d0 <HAL_GetTick>
 8000a20:	1b40      	subs	r0, r0, r5
 8000a22:	2802      	cmp	r0, #2
 8000a24:	d9f6      	bls.n	8000a14 <HAL_RCC_OscConfig+0x2d4>
 8000a26:	e6cd      	b.n	80007c4 <HAL_RCC_OscConfig+0x84>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000a28:	f7ff fbd2 	bl	80001d0 <HAL_GetTick>
 8000a2c:	1bc0      	subs	r0, r0, r7
 8000a2e:	2802      	cmp	r0, #2
 8000a30:	d9d7      	bls.n	80009e2 <HAL_RCC_OscConfig+0x2a2>
 8000a32:	e6c7      	b.n	80007c4 <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 8000a34:	f7ff fbcc 	bl	80001d0 <HAL_GetTick>
 8000a38:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000a3a:	6823      	ldr	r3, [r4, #0]
 8000a3c:	019b      	lsls	r3, r3, #6
 8000a3e:	f57f ae94 	bpl.w	800076a <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000a42:	f7ff fbc5 	bl	80001d0 <HAL_GetTick>
 8000a46:	1b40      	subs	r0, r0, r5
 8000a48:	2802      	cmp	r0, #2
 8000a4a:	d9f6      	bls.n	8000a3a <HAL_RCC_OscConfig+0x2fa>
 8000a4c:	e6ba      	b.n	80007c4 <HAL_RCC_OscConfig+0x84>
 8000a4e:	bf00      	nop
 8000a50:	40021000 	.word	0x40021000
 8000a54:	42420060 	.word	0x42420060

08000a58 <HAL_RCC_GetSysClockFreq>:
{
 8000a58:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000a5a:	4b19      	ldr	r3, [pc, #100]	; (8000ac0 <HAL_RCC_GetSysClockFreq+0x68>)
{
 8000a5c:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000a5e:	ac02      	add	r4, sp, #8
 8000a60:	f103 0510 	add.w	r5, r3, #16
 8000a64:	4622      	mov	r2, r4
 8000a66:	6818      	ldr	r0, [r3, #0]
 8000a68:	6859      	ldr	r1, [r3, #4]
 8000a6a:	3308      	adds	r3, #8
 8000a6c:	c203      	stmia	r2!, {r0, r1}
 8000a6e:	42ab      	cmp	r3, r5
 8000a70:	4614      	mov	r4, r2
 8000a72:	d1f7      	bne.n	8000a64 <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000a74:	2301      	movs	r3, #1
 8000a76:	f88d 3004 	strb.w	r3, [sp, #4]
 8000a7a:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 8000a7c:	4911      	ldr	r1, [pc, #68]	; (8000ac4 <HAL_RCC_GetSysClockFreq+0x6c>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000a7e:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 8000a82:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8000a84:	f003 020c 	and.w	r2, r3, #12
 8000a88:	2a08      	cmp	r2, #8
 8000a8a:	d117      	bne.n	8000abc <HAL_RCC_GetSysClockFreq+0x64>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000a8c:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8000a90:	a806      	add	r0, sp, #24
 8000a92:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000a94:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000a96:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000a9a:	d50c      	bpl.n	8000ab6 <HAL_RCC_GetSysClockFreq+0x5e>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000a9c:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000a9e:	480a      	ldr	r0, [pc, #40]	; (8000ac8 <HAL_RCC_GetSysClockFreq+0x70>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000aa0:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000aa4:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000aa6:	aa06      	add	r2, sp, #24
 8000aa8:	4413      	add	r3, r2
 8000aaa:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000aae:	fbb0 f0f3 	udiv	r0, r0, r3
}
 8000ab2:	b007      	add	sp, #28
 8000ab4:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8000ab6:	4805      	ldr	r0, [pc, #20]	; (8000acc <HAL_RCC_GetSysClockFreq+0x74>)
 8000ab8:	4350      	muls	r0, r2
 8000aba:	e7fa      	b.n	8000ab2 <HAL_RCC_GetSysClockFreq+0x5a>
      sysclockfreq = HSE_VALUE;
 8000abc:	4802      	ldr	r0, [pc, #8]	; (8000ac8 <HAL_RCC_GetSysClockFreq+0x70>)
  return sysclockfreq;
 8000abe:	e7f8      	b.n	8000ab2 <HAL_RCC_GetSysClockFreq+0x5a>
 8000ac0:	080018e4 	.word	0x080018e4
 8000ac4:	40021000 	.word	0x40021000
 8000ac8:	007a1200 	.word	0x007a1200
 8000acc:	003d0900 	.word	0x003d0900

08000ad0 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000ad0:	4a54      	ldr	r2, [pc, #336]	; (8000c24 <HAL_RCC_ClockConfig+0x154>)
{
 8000ad2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000ad6:	6813      	ldr	r3, [r2, #0]
{
 8000ad8:	4605      	mov	r5, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000ada:	f003 0307 	and.w	r3, r3, #7
 8000ade:	428b      	cmp	r3, r1
{
 8000ae0:	460e      	mov	r6, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000ae2:	d32a      	bcc.n	8000b3a <HAL_RCC_ClockConfig+0x6a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000ae4:	6829      	ldr	r1, [r5, #0]
 8000ae6:	078c      	lsls	r4, r1, #30
 8000ae8:	d434      	bmi.n	8000b54 <HAL_RCC_ClockConfig+0x84>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000aea:	07ca      	lsls	r2, r1, #31
 8000aec:	d447      	bmi.n	8000b7e <HAL_RCC_ClockConfig+0xae>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8000aee:	4a4d      	ldr	r2, [pc, #308]	; (8000c24 <HAL_RCC_ClockConfig+0x154>)
 8000af0:	6813      	ldr	r3, [r2, #0]
 8000af2:	f003 0307 	and.w	r3, r3, #7
 8000af6:	429e      	cmp	r6, r3
 8000af8:	f0c0 8082 	bcc.w	8000c00 <HAL_RCC_ClockConfig+0x130>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000afc:	682a      	ldr	r2, [r5, #0]
 8000afe:	4c4a      	ldr	r4, [pc, #296]	; (8000c28 <HAL_RCC_ClockConfig+0x158>)
 8000b00:	f012 0f04 	tst.w	r2, #4
 8000b04:	f040 8087 	bne.w	8000c16 <HAL_RCC_ClockConfig+0x146>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000b08:	0713      	lsls	r3, r2, #28
 8000b0a:	d506      	bpl.n	8000b1a <HAL_RCC_ClockConfig+0x4a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000b0c:	6863      	ldr	r3, [r4, #4]
 8000b0e:	692a      	ldr	r2, [r5, #16]
 8000b10:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8000b14:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000b18:	6063      	str	r3, [r4, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000b1a:	f7ff ff9d 	bl	8000a58 <HAL_RCC_GetSysClockFreq>
 8000b1e:	6863      	ldr	r3, [r4, #4]
 8000b20:	4a42      	ldr	r2, [pc, #264]	; (8000c2c <HAL_RCC_ClockConfig+0x15c>)
 8000b22:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000b26:	5cd3      	ldrb	r3, [r2, r3]
 8000b28:	40d8      	lsrs	r0, r3
 8000b2a:	4b41      	ldr	r3, [pc, #260]	; (8000c30 <HAL_RCC_ClockConfig+0x160>)
 8000b2c:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8000b2e:	2000      	movs	r0, #0
 8000b30:	f7ff fb0c 	bl	800014c <HAL_InitTick>
  return HAL_OK;
 8000b34:	2000      	movs	r0, #0
}
 8000b36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000b3a:	6813      	ldr	r3, [r2, #0]
 8000b3c:	f023 0307 	bic.w	r3, r3, #7
 8000b40:	430b      	orrs	r3, r1
 8000b42:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000b44:	6813      	ldr	r3, [r2, #0]
 8000b46:	f003 0307 	and.w	r3, r3, #7
 8000b4a:	4299      	cmp	r1, r3
 8000b4c:	d0ca      	beq.n	8000ae4 <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 8000b4e:	2001      	movs	r0, #1
 8000b50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000b54:	4b34      	ldr	r3, [pc, #208]	; (8000c28 <HAL_RCC_ClockConfig+0x158>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000b56:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000b5a:	bf1e      	ittt	ne
 8000b5c:	685a      	ldrne	r2, [r3, #4]
 8000b5e:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 8000b62:	605a      	strne	r2, [r3, #4]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000b64:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000b66:	bf42      	ittt	mi
 8000b68:	685a      	ldrmi	r2, [r3, #4]
 8000b6a:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 8000b6e:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000b70:	685a      	ldr	r2, [r3, #4]
 8000b72:	68a8      	ldr	r0, [r5, #8]
 8000b74:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8000b78:	4302      	orrs	r2, r0
 8000b7a:	605a      	str	r2, [r3, #4]
 8000b7c:	e7b5      	b.n	8000aea <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000b7e:	686a      	ldr	r2, [r5, #4]
 8000b80:	4c29      	ldr	r4, [pc, #164]	; (8000c28 <HAL_RCC_ClockConfig+0x158>)
 8000b82:	2a01      	cmp	r2, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b84:	6823      	ldr	r3, [r4, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000b86:	d11c      	bne.n	8000bc2 <HAL_RCC_ClockConfig+0xf2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b88:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000b8c:	d0df      	beq.n	8000b4e <HAL_RCC_ClockConfig+0x7e>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000b8e:	6863      	ldr	r3, [r4, #4]
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000b90:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000b94:	f023 0303 	bic.w	r3, r3, #3
 8000b98:	4313      	orrs	r3, r2
 8000b9a:	6063      	str	r3, [r4, #4]
    tickstart = HAL_GetTick();
 8000b9c:	f7ff fb18 	bl	80001d0 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000ba0:	686b      	ldr	r3, [r5, #4]
    tickstart = HAL_GetTick();
 8000ba2:	4607      	mov	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000ba4:	2b01      	cmp	r3, #1
 8000ba6:	d114      	bne.n	8000bd2 <HAL_RCC_ClockConfig+0x102>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000ba8:	6863      	ldr	r3, [r4, #4]
 8000baa:	f003 030c 	and.w	r3, r3, #12
 8000bae:	2b04      	cmp	r3, #4
 8000bb0:	d09d      	beq.n	8000aee <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000bb2:	f7ff fb0d 	bl	80001d0 <HAL_GetTick>
 8000bb6:	1bc0      	subs	r0, r0, r7
 8000bb8:	4540      	cmp	r0, r8
 8000bba:	d9f5      	bls.n	8000ba8 <HAL_RCC_ClockConfig+0xd8>
          return HAL_TIMEOUT;
 8000bbc:	2003      	movs	r0, #3
 8000bbe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000bc2:	2a02      	cmp	r2, #2
 8000bc4:	d102      	bne.n	8000bcc <HAL_RCC_ClockConfig+0xfc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000bc6:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000bca:	e7df      	b.n	8000b8c <HAL_RCC_ClockConfig+0xbc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000bcc:	f013 0f02 	tst.w	r3, #2
 8000bd0:	e7dc      	b.n	8000b8c <HAL_RCC_ClockConfig+0xbc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000bd2:	2b02      	cmp	r3, #2
 8000bd4:	d10f      	bne.n	8000bf6 <HAL_RCC_ClockConfig+0x126>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000bd6:	6863      	ldr	r3, [r4, #4]
 8000bd8:	f003 030c 	and.w	r3, r3, #12
 8000bdc:	2b08      	cmp	r3, #8
 8000bde:	d086      	beq.n	8000aee <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000be0:	f7ff faf6 	bl	80001d0 <HAL_GetTick>
 8000be4:	1bc0      	subs	r0, r0, r7
 8000be6:	4540      	cmp	r0, r8
 8000be8:	d9f5      	bls.n	8000bd6 <HAL_RCC_ClockConfig+0x106>
 8000bea:	e7e7      	b.n	8000bbc <HAL_RCC_ClockConfig+0xec>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000bec:	f7ff faf0 	bl	80001d0 <HAL_GetTick>
 8000bf0:	1bc0      	subs	r0, r0, r7
 8000bf2:	4540      	cmp	r0, r8
 8000bf4:	d8e2      	bhi.n	8000bbc <HAL_RCC_ClockConfig+0xec>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8000bf6:	6863      	ldr	r3, [r4, #4]
 8000bf8:	f013 0f0c 	tst.w	r3, #12
 8000bfc:	d1f6      	bne.n	8000bec <HAL_RCC_ClockConfig+0x11c>
 8000bfe:	e776      	b.n	8000aee <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000c00:	6813      	ldr	r3, [r2, #0]
 8000c02:	f023 0307 	bic.w	r3, r3, #7
 8000c06:	4333      	orrs	r3, r6
 8000c08:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000c0a:	6813      	ldr	r3, [r2, #0]
 8000c0c:	f003 0307 	and.w	r3, r3, #7
 8000c10:	429e      	cmp	r6, r3
 8000c12:	d19c      	bne.n	8000b4e <HAL_RCC_ClockConfig+0x7e>
 8000c14:	e772      	b.n	8000afc <HAL_RCC_ClockConfig+0x2c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000c16:	6863      	ldr	r3, [r4, #4]
 8000c18:	68e9      	ldr	r1, [r5, #12]
 8000c1a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000c1e:	430b      	orrs	r3, r1
 8000c20:	6063      	str	r3, [r4, #4]
 8000c22:	e771      	b.n	8000b08 <HAL_RCC_ClockConfig+0x38>
 8000c24:	40022000 	.word	0x40022000
 8000c28:	40021000 	.word	0x40021000
 8000c2c:	080019cd 	.word	0x080019cd
 8000c30:	20000008 	.word	0x20000008

08000c34 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8000c34:	4b04      	ldr	r3, [pc, #16]	; (8000c48 <HAL_RCC_GetPCLK1Freq+0x14>)
 8000c36:	4a05      	ldr	r2, [pc, #20]	; (8000c4c <HAL_RCC_GetPCLK1Freq+0x18>)
 8000c38:	685b      	ldr	r3, [r3, #4]
 8000c3a:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8000c3e:	5cd3      	ldrb	r3, [r2, r3]
 8000c40:	4a03      	ldr	r2, [pc, #12]	; (8000c50 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8000c42:	6810      	ldr	r0, [r2, #0]
}    
 8000c44:	40d8      	lsrs	r0, r3
 8000c46:	4770      	bx	lr
 8000c48:	40021000 	.word	0x40021000
 8000c4c:	080019dd 	.word	0x080019dd
 8000c50:	20000008 	.word	0x20000008

08000c54 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8000c54:	4b04      	ldr	r3, [pc, #16]	; (8000c68 <HAL_RCC_GetPCLK2Freq+0x14>)
 8000c56:	4a05      	ldr	r2, [pc, #20]	; (8000c6c <HAL_RCC_GetPCLK2Freq+0x18>)
 8000c58:	685b      	ldr	r3, [r3, #4]
 8000c5a:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8000c5e:	5cd3      	ldrb	r3, [r2, r3]
 8000c60:	4a03      	ldr	r2, [pc, #12]	; (8000c70 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8000c62:	6810      	ldr	r0, [r2, #0]
} 
 8000c64:	40d8      	lsrs	r0, r3
 8000c66:	4770      	bx	lr
 8000c68:	40021000 	.word	0x40021000
 8000c6c:	080019dd 	.word	0x080019dd
 8000c70:	20000008 	.word	0x20000008

08000c74 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8000c74:	6803      	ldr	r3, [r0, #0]
 8000c76:	68da      	ldr	r2, [r3, #12]
 8000c78:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8000c7c:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8000c7e:	695a      	ldr	r2, [r3, #20]
 8000c80:	f022 0201 	bic.w	r2, r2, #1
 8000c84:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8000c86:	2320      	movs	r3, #32
 8000c88:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 8000c8c:	4770      	bx	lr
	...

08000c90 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8000c90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8000c94:	6805      	ldr	r5, [r0, #0]
 8000c96:	68c2      	ldr	r2, [r0, #12]
 8000c98:	692b      	ldr	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8000c9a:	6901      	ldr	r1, [r0, #16]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8000c9c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000ca0:	4313      	orrs	r3, r2
 8000ca2:	612b      	str	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8000ca4:	6883      	ldr	r3, [r0, #8]
  MODIFY_REG(huart->Instance->CR1, 
 8000ca6:	68ea      	ldr	r2, [r5, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8000ca8:	430b      	orrs	r3, r1
 8000caa:	6941      	ldr	r1, [r0, #20]
  MODIFY_REG(huart->Instance->CR1, 
 8000cac:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
 8000cb0:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8000cb4:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, 
 8000cb6:	4313      	orrs	r3, r2
 8000cb8:	60eb      	str	r3, [r5, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8000cba:	696b      	ldr	r3, [r5, #20]
 8000cbc:	6982      	ldr	r2, [r0, #24]
 8000cbe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000cc2:	4313      	orrs	r3, r2
 8000cc4:	616b      	str	r3, [r5, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8000cc6:	4b40      	ldr	r3, [pc, #256]	; (8000dc8 <UART_SetConfig+0x138>)
{
 8000cc8:	4681      	mov	r9, r0
  if(huart->Instance == USART1)
 8000cca:	429d      	cmp	r5, r3
 8000ccc:	f04f 0419 	mov.w	r4, #25
 8000cd0:	d146      	bne.n	8000d60 <UART_SetConfig+0xd0>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8000cd2:	f7ff ffbf 	bl	8000c54 <HAL_RCC_GetPCLK2Freq>
 8000cd6:	fb04 f300 	mul.w	r3, r4, r0
 8000cda:	f8d9 6004 	ldr.w	r6, [r9, #4]
 8000cde:	f04f 0864 	mov.w	r8, #100	; 0x64
 8000ce2:	00b6      	lsls	r6, r6, #2
 8000ce4:	fbb3 f3f6 	udiv	r3, r3, r6
 8000ce8:	fbb3 f3f8 	udiv	r3, r3, r8
 8000cec:	011e      	lsls	r6, r3, #4
 8000cee:	f7ff ffb1 	bl	8000c54 <HAL_RCC_GetPCLK2Freq>
 8000cf2:	4360      	muls	r0, r4
 8000cf4:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8000cf8:	009b      	lsls	r3, r3, #2
 8000cfa:	fbb0 f7f3 	udiv	r7, r0, r3
 8000cfe:	f7ff ffa9 	bl	8000c54 <HAL_RCC_GetPCLK2Freq>
 8000d02:	4360      	muls	r0, r4
 8000d04:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8000d08:	009b      	lsls	r3, r3, #2
 8000d0a:	fbb0 f3f3 	udiv	r3, r0, r3
 8000d0e:	fbb3 f3f8 	udiv	r3, r3, r8
 8000d12:	fb08 7313 	mls	r3, r8, r3, r7
 8000d16:	011b      	lsls	r3, r3, #4
 8000d18:	3332      	adds	r3, #50	; 0x32
 8000d1a:	fbb3 f3f8 	udiv	r3, r3, r8
 8000d1e:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 8000d22:	f7ff ff97 	bl	8000c54 <HAL_RCC_GetPCLK2Freq>
 8000d26:	4360      	muls	r0, r4
 8000d28:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8000d2c:	0092      	lsls	r2, r2, #2
 8000d2e:	fbb0 faf2 	udiv	sl, r0, r2
 8000d32:	f7ff ff8f 	bl	8000c54 <HAL_RCC_GetPCLK2Freq>
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8000d36:	4360      	muls	r0, r4
 8000d38:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8000d3c:	009b      	lsls	r3, r3, #2
 8000d3e:	fbb0 f3f3 	udiv	r3, r0, r3
 8000d42:	fbb3 f3f8 	udiv	r3, r3, r8
 8000d46:	fb08 a313 	mls	r3, r8, r3, sl
 8000d4a:	011b      	lsls	r3, r3, #4
 8000d4c:	3332      	adds	r3, #50	; 0x32
 8000d4e:	fbb3 f3f8 	udiv	r3, r3, r8
 8000d52:	f003 030f 	and.w	r3, r3, #15
 8000d56:	433b      	orrs	r3, r7
 8000d58:	4433      	add	r3, r6
 8000d5a:	60ab      	str	r3, [r5, #8]
 8000d5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d60:	f7ff ff68 	bl	8000c34 <HAL_RCC_GetPCLK1Freq>
 8000d64:	fb04 f300 	mul.w	r3, r4, r0
 8000d68:	f8d9 6004 	ldr.w	r6, [r9, #4]
 8000d6c:	f04f 0864 	mov.w	r8, #100	; 0x64
 8000d70:	00b6      	lsls	r6, r6, #2
 8000d72:	fbb3 f3f6 	udiv	r3, r3, r6
 8000d76:	fbb3 f3f8 	udiv	r3, r3, r8
 8000d7a:	011e      	lsls	r6, r3, #4
 8000d7c:	f7ff ff5a 	bl	8000c34 <HAL_RCC_GetPCLK1Freq>
 8000d80:	4360      	muls	r0, r4
 8000d82:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8000d86:	009b      	lsls	r3, r3, #2
 8000d88:	fbb0 f7f3 	udiv	r7, r0, r3
 8000d8c:	f7ff ff52 	bl	8000c34 <HAL_RCC_GetPCLK1Freq>
 8000d90:	4360      	muls	r0, r4
 8000d92:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8000d96:	009b      	lsls	r3, r3, #2
 8000d98:	fbb0 f3f3 	udiv	r3, r0, r3
 8000d9c:	fbb3 f3f8 	udiv	r3, r3, r8
 8000da0:	fb08 7313 	mls	r3, r8, r3, r7
 8000da4:	011b      	lsls	r3, r3, #4
 8000da6:	3332      	adds	r3, #50	; 0x32
 8000da8:	fbb3 f3f8 	udiv	r3, r3, r8
 8000dac:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 8000db0:	f7ff ff40 	bl	8000c34 <HAL_RCC_GetPCLK1Freq>
 8000db4:	4360      	muls	r0, r4
 8000db6:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8000dba:	0092      	lsls	r2, r2, #2
 8000dbc:	fbb0 faf2 	udiv	sl, r0, r2
 8000dc0:	f7ff ff38 	bl	8000c34 <HAL_RCC_GetPCLK1Freq>
 8000dc4:	e7b7      	b.n	8000d36 <UART_SetConfig+0xa6>
 8000dc6:	bf00      	nop
 8000dc8:	40013800 	.word	0x40013800

08000dcc <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 8000dcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000dce:	4604      	mov	r4, r0
 8000dd0:	460e      	mov	r6, r1
 8000dd2:	4617      	mov	r7, r2
 8000dd4:	461d      	mov	r5, r3
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8000dd6:	6821      	ldr	r1, [r4, #0]
 8000dd8:	680b      	ldr	r3, [r1, #0]
 8000dda:	ea36 0303 	bics.w	r3, r6, r3
 8000dde:	d101      	bne.n	8000de4 <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 8000de0:	2000      	movs	r0, #0
}
 8000de2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(Timeout != HAL_MAX_DELAY)
 8000de4:	1c6b      	adds	r3, r5, #1
 8000de6:	d0f7      	beq.n	8000dd8 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8000de8:	b995      	cbnz	r5, 8000e10 <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8000dea:	6823      	ldr	r3, [r4, #0]
        __HAL_UNLOCK(huart);
 8000dec:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8000dee:	68da      	ldr	r2, [r3, #12]
 8000df0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8000df4:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8000df6:	695a      	ldr	r2, [r3, #20]
 8000df8:	f022 0201 	bic.w	r2, r2, #1
 8000dfc:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8000dfe:	2320      	movs	r3, #32
 8000e00:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8000e04:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 8000e08:	2300      	movs	r3, #0
 8000e0a:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 8000e0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8000e10:	f7ff f9de 	bl	80001d0 <HAL_GetTick>
 8000e14:	1bc0      	subs	r0, r0, r7
 8000e16:	4285      	cmp	r5, r0
 8000e18:	d2dd      	bcs.n	8000dd6 <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 8000e1a:	e7e6      	b.n	8000dea <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

08000e1c <HAL_UART_Init>:
{
 8000e1c:	b510      	push	{r4, lr}
  if(huart == NULL)
 8000e1e:	4604      	mov	r4, r0
 8000e20:	b340      	cbz	r0, 8000e74 <HAL_UART_Init+0x58>
  if(huart->gState == HAL_UART_STATE_RESET)
 8000e22:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8000e26:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000e2a:	b91b      	cbnz	r3, 8000e34 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8000e2c:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8000e30:	f000 fc44 	bl	80016bc <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8000e34:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8000e36:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8000e38:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8000e3c:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 8000e3e:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 8000e40:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000e44:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8000e46:	f7ff ff23 	bl	8000c90 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000e4a:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000e4c:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000e4e:	691a      	ldr	r2, [r3, #16]
 8000e50:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8000e54:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8000e56:	695a      	ldr	r2, [r3, #20]
 8000e58:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8000e5c:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8000e5e:	68da      	ldr	r2, [r3, #12]
 8000e60:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8000e64:	60da      	str	r2, [r3, #12]
  huart->gState= HAL_UART_STATE_READY;
 8000e66:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000e68:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8000e6a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8000e6e:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 8000e72:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000e74:	2001      	movs	r0, #1
}
 8000e76:	bd10      	pop	{r4, pc}

08000e78 <HAL_UART_Transmit>:
{
 8000e78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000e7c:	461f      	mov	r7, r3
  if(huart->gState == HAL_UART_STATE_READY)
 8000e7e:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
{
 8000e82:	4604      	mov	r4, r0
  if(huart->gState == HAL_UART_STATE_READY)
 8000e84:	2b20      	cmp	r3, #32
{
 8000e86:	460d      	mov	r5, r1
 8000e88:	4690      	mov	r8, r2
  if(huart->gState == HAL_UART_STATE_READY)
 8000e8a:	d14e      	bne.n	8000f2a <HAL_UART_Transmit+0xb2>
    if((pData == NULL) || (Size == 0U))
 8000e8c:	2900      	cmp	r1, #0
 8000e8e:	d049      	beq.n	8000f24 <HAL_UART_Transmit+0xac>
 8000e90:	2a00      	cmp	r2, #0
 8000e92:	d047      	beq.n	8000f24 <HAL_UART_Transmit+0xac>
    __HAL_LOCK(huart);
 8000e94:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8000e98:	2b01      	cmp	r3, #1
 8000e9a:	d046      	beq.n	8000f2a <HAL_UART_Transmit+0xb2>
 8000e9c:	2301      	movs	r3, #1
 8000e9e:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8000ea6:	2321      	movs	r3, #33	; 0x21
 8000ea8:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 8000eac:	f7ff f990 	bl	80001d0 <HAL_GetTick>
 8000eb0:	4606      	mov	r6, r0
    huart->TxXferSize = Size;
 8000eb2:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    huart->TxXferCount = Size;
 8000eb6:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 8000eba:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8000ebc:	b29b      	uxth	r3, r3
 8000ebe:	b96b      	cbnz	r3, 8000edc <HAL_UART_Transmit+0x64>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8000ec0:	463b      	mov	r3, r7
 8000ec2:	4632      	mov	r2, r6
 8000ec4:	2140      	movs	r1, #64	; 0x40
 8000ec6:	4620      	mov	r0, r4
 8000ec8:	f7ff ff80 	bl	8000dcc <UART_WaitOnFlagUntilTimeout.constprop.3>
 8000ecc:	b9a8      	cbnz	r0, 8000efa <HAL_UART_Transmit+0x82>
    huart->gState = HAL_UART_STATE_READY;
 8000ece:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 8000ed0:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    huart->gState = HAL_UART_STATE_READY;
 8000ed4:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    return HAL_OK;
 8000ed8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      huart->TxXferCount--;
 8000edc:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8000ede:	4632      	mov	r2, r6
      huart->TxXferCount--;
 8000ee0:	3b01      	subs	r3, #1
 8000ee2:	b29b      	uxth	r3, r3
 8000ee4:	84e3      	strh	r3, [r4, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8000ee6:	68a3      	ldr	r3, [r4, #8]
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8000ee8:	2180      	movs	r1, #128	; 0x80
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8000eea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8000eee:	4620      	mov	r0, r4
 8000ef0:	463b      	mov	r3, r7
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8000ef2:	d10e      	bne.n	8000f12 <HAL_UART_Transmit+0x9a>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8000ef4:	f7ff ff6a 	bl	8000dcc <UART_WaitOnFlagUntilTimeout.constprop.3>
 8000ef8:	b110      	cbz	r0, 8000f00 <HAL_UART_Transmit+0x88>
          return HAL_TIMEOUT;
 8000efa:	2003      	movs	r0, #3
 8000efc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8000f00:	882b      	ldrh	r3, [r5, #0]
 8000f02:	6822      	ldr	r2, [r4, #0]
 8000f04:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000f08:	6053      	str	r3, [r2, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8000f0a:	6923      	ldr	r3, [r4, #16]
 8000f0c:	b943      	cbnz	r3, 8000f20 <HAL_UART_Transmit+0xa8>
          pData +=2U;
 8000f0e:	3502      	adds	r5, #2
 8000f10:	e7d3      	b.n	8000eba <HAL_UART_Transmit+0x42>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8000f12:	f7ff ff5b 	bl	8000dcc <UART_WaitOnFlagUntilTimeout.constprop.3>
 8000f16:	2800      	cmp	r0, #0
 8000f18:	d1ef      	bne.n	8000efa <HAL_UART_Transmit+0x82>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8000f1a:	6823      	ldr	r3, [r4, #0]
 8000f1c:	782a      	ldrb	r2, [r5, #0]
 8000f1e:	605a      	str	r2, [r3, #4]
 8000f20:	3501      	adds	r5, #1
 8000f22:	e7ca      	b.n	8000eba <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 8000f24:	2001      	movs	r0, #1
 8000f26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 8000f2a:	2002      	movs	r0, #2
}
 8000f2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08000f30 <HAL_UART_Transmit_DMA>:
{
 8000f30:	b538      	push	{r3, r4, r5, lr}
 8000f32:	4604      	mov	r4, r0
 8000f34:	4613      	mov	r3, r2
  if(huart->gState == HAL_UART_STATE_READY)
 8000f36:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8000f3a:	2a20      	cmp	r2, #32
 8000f3c:	d128      	bne.n	8000f90 <HAL_UART_Transmit_DMA+0x60>
    if((pData == NULL) || (Size == 0U))
 8000f3e:	b329      	cbz	r1, 8000f8c <HAL_UART_Transmit_DMA+0x5c>
 8000f40:	b323      	cbz	r3, 8000f8c <HAL_UART_Transmit_DMA+0x5c>
    __HAL_LOCK(huart);
 8000f42:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 8000f46:	2a01      	cmp	r2, #1
 8000f48:	d022      	beq.n	8000f90 <HAL_UART_Transmit_DMA+0x60>
 8000f4a:	2201      	movs	r2, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000f4c:	2500      	movs	r5, #0
    __HAL_LOCK(huart);
 8000f4e:	f884 2038 	strb.w	r2, [r4, #56]	; 0x38
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8000f52:	2221      	movs	r2, #33	; 0x21
    huart->TxXferCount = Size;
 8000f54:	84e3      	strh	r3, [r4, #38]	; 0x26
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8000f56:	6b20      	ldr	r0, [r4, #48]	; 0x30
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000f58:	63e5      	str	r5, [r4, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8000f5a:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8000f5e:	4a0d      	ldr	r2, [pc, #52]	; (8000f94 <HAL_UART_Transmit_DMA+0x64>)
    huart->TxXferSize = Size;
 8000f60:	84a3      	strh	r3, [r4, #36]	; 0x24
    huart->pTxBuffPtr = pData;
 8000f62:	6221      	str	r1, [r4, #32]
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8000f64:	6282      	str	r2, [r0, #40]	; 0x28
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8000f66:	4a0c      	ldr	r2, [pc, #48]	; (8000f98 <HAL_UART_Transmit_DMA+0x68>)
    huart->hdmatx->XferAbortCallback = NULL;
 8000f68:	6345      	str	r5, [r0, #52]	; 0x34
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8000f6a:	6302      	str	r2, [r0, #48]	; 0x30
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t*)tmp, (uint32_t)&huart->Instance->DR, Size);
 8000f6c:	6822      	ldr	r2, [r4, #0]
 8000f6e:	3204      	adds	r2, #4
 8000f70:	f7ff f9cc 	bl	800030c <HAL_DMA_Start_IT>
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8000f74:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8000f78:	6823      	ldr	r3, [r4, #0]
    return HAL_OK;
 8000f7a:	4628      	mov	r0, r5
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8000f7c:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8000f7e:	695a      	ldr	r2, [r3, #20]
    __HAL_UNLOCK(huart);
 8000f80:	f884 5038 	strb.w	r5, [r4, #56]	; 0x38
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8000f84:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000f88:	615a      	str	r2, [r3, #20]
    return HAL_OK;
 8000f8a:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 8000f8c:	2001      	movs	r0, #1
 8000f8e:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_BUSY;
 8000f90:	2002      	movs	r0, #2
}
 8000f92:	bd38      	pop	{r3, r4, r5, pc}
 8000f94:	080010c1 	.word	0x080010c1
 8000f98:	080011a1 	.word	0x080011a1

08000f9c <HAL_UART_Receive_DMA>:
{
 8000f9c:	4613      	mov	r3, r2
  if(huart->RxState == HAL_UART_STATE_READY) 
 8000f9e:	f890 203a 	ldrb.w	r2, [r0, #58]	; 0x3a
{
 8000fa2:	b573      	push	{r0, r1, r4, r5, r6, lr}
  if(huart->RxState == HAL_UART_STATE_READY) 
 8000fa4:	2a20      	cmp	r2, #32
{
 8000fa6:	4605      	mov	r5, r0
  if(huart->RxState == HAL_UART_STATE_READY) 
 8000fa8:	d136      	bne.n	8001018 <HAL_UART_Receive_DMA+0x7c>
    if((pData == NULL) || (Size == 0U))
 8000faa:	2900      	cmp	r1, #0
 8000fac:	d032      	beq.n	8001014 <HAL_UART_Receive_DMA+0x78>
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d030      	beq.n	8001014 <HAL_UART_Receive_DMA+0x78>
    __HAL_LOCK(huart);
 8000fb2:	f890 2038 	ldrb.w	r2, [r0, #56]	; 0x38
 8000fb6:	2a01      	cmp	r2, #1
 8000fb8:	d02e      	beq.n	8001018 <HAL_UART_Receive_DMA+0x7c>
 8000fba:	2201      	movs	r2, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000fbc:	2400      	movs	r4, #0
    __HAL_LOCK(huart);
 8000fbe:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8000fc2:	2222      	movs	r2, #34	; 0x22
    huart->pRxBuffPtr = pData;
 8000fc4:	6281      	str	r1, [r0, #40]	; 0x28
    huart->RxXferSize = Size;
 8000fc6:	8583      	strh	r3, [r0, #44]	; 0x2c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000fc8:	63c4      	str	r4, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8000fca:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8000fce:	6b40      	ldr	r0, [r0, #52]	; 0x34
 8000fd0:	4a12      	ldr	r2, [pc, #72]	; (800101c <HAL_UART_Receive_DMA+0x80>)
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t*)tmp, Size);
 8000fd2:	682e      	ldr	r6, [r5, #0]
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8000fd4:	6282      	str	r2, [r0, #40]	; 0x28
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8000fd6:	4a12      	ldr	r2, [pc, #72]	; (8001020 <HAL_UART_Receive_DMA+0x84>)
    huart->hdmarx->XferAbortCallback = NULL;
 8000fd8:	6344      	str	r4, [r0, #52]	; 0x34
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8000fda:	6302      	str	r2, [r0, #48]	; 0x30
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t*)tmp, Size);
 8000fdc:	460a      	mov	r2, r1
 8000fde:	1d31      	adds	r1, r6, #4
 8000fe0:	f7ff f994 	bl	800030c <HAL_DMA_Start_IT>
    return HAL_OK;
 8000fe4:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_OREFLAG(huart);
 8000fe6:	682b      	ldr	r3, [r5, #0]
 8000fe8:	9401      	str	r4, [sp, #4]
 8000fea:	681a      	ldr	r2, [r3, #0]
 8000fec:	9201      	str	r2, [sp, #4]
 8000fee:	685a      	ldr	r2, [r3, #4]
    __HAL_UNLOCK(huart);
 8000ff0:	f885 4038 	strb.w	r4, [r5, #56]	; 0x38
    __HAL_UART_CLEAR_OREFLAG(huart);
 8000ff4:	9201      	str	r2, [sp, #4]
 8000ff6:	9a01      	ldr	r2, [sp, #4]
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8000ff8:	68da      	ldr	r2, [r3, #12]
 8000ffa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000ffe:	60da      	str	r2, [r3, #12]
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001000:	695a      	ldr	r2, [r3, #20]
 8001002:	f042 0201 	orr.w	r2, r2, #1
 8001006:	615a      	str	r2, [r3, #20]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001008:	695a      	ldr	r2, [r3, #20]
 800100a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800100e:	615a      	str	r2, [r3, #20]
}
 8001010:	b002      	add	sp, #8
 8001012:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8001014:	2001      	movs	r0, #1
 8001016:	e7fb      	b.n	8001010 <HAL_UART_Receive_DMA+0x74>
    return HAL_BUSY;
 8001018:	2002      	movs	r0, #2
 800101a:	e7f9      	b.n	8001010 <HAL_UART_Receive_DMA+0x74>
 800101c:	080010ed 	.word	0x080010ed
 8001020:	080011a1 	.word	0x080011a1

08001024 <HAL_UART_DMAStop>:
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8001024:	6803      	ldr	r3, [r0, #0]
{
 8001026:	b510      	push	{r4, lr}
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8001028:	695a      	ldr	r2, [r3, #20]
  if((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800102a:	f890 1039 	ldrb.w	r1, [r0, #57]	; 0x39
{
 800102e:	4604      	mov	r4, r0
  if((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8001030:	2921      	cmp	r1, #33	; 0x21
 8001032:	d111      	bne.n	8001058 <HAL_UART_DMAStop+0x34>
 8001034:	0611      	lsls	r1, r2, #24
 8001036:	d50f      	bpl.n	8001058 <HAL_UART_DMAStop+0x34>
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8001038:	695a      	ldr	r2, [r3, #20]
    if(huart->hdmatx != NULL)
 800103a:	6b00      	ldr	r0, [r0, #48]	; 0x30
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800103c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001040:	615a      	str	r2, [r3, #20]
    if(huart->hdmatx != NULL)
 8001042:	b108      	cbz	r0, 8001048 <HAL_UART_DMAStop+0x24>
      HAL_DMA_Abort(huart->hdmatx);
 8001044:	f7ff f99f 	bl	8000386 <HAL_DMA_Abort>
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8001048:	6822      	ldr	r2, [r4, #0]
 800104a:	68d3      	ldr	r3, [r2, #12]
 800104c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8001050:	60d3      	str	r3, [r2, #12]
  huart->gState = HAL_UART_STATE_READY;
 8001052:	2320      	movs	r3, #32
 8001054:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001058:	6823      	ldr	r3, [r4, #0]
 800105a:	695a      	ldr	r2, [r3, #20]
  if((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800105c:	f894 103a 	ldrb.w	r1, [r4, #58]	; 0x3a
 8001060:	2922      	cmp	r1, #34	; 0x22
 8001062:	d10c      	bne.n	800107e <HAL_UART_DMAStop+0x5a>
 8001064:	0652      	lsls	r2, r2, #25
 8001066:	d50a      	bpl.n	800107e <HAL_UART_DMAStop+0x5a>
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001068:	695a      	ldr	r2, [r3, #20]
    if(huart->hdmarx != NULL)
 800106a:	6b60      	ldr	r0, [r4, #52]	; 0x34
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800106c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001070:	615a      	str	r2, [r3, #20]
    if(huart->hdmarx != NULL)
 8001072:	b108      	cbz	r0, 8001078 <HAL_UART_DMAStop+0x54>
      HAL_DMA_Abort(huart->hdmarx);
 8001074:	f7ff f987 	bl	8000386 <HAL_DMA_Abort>
    UART_EndRxTransfer(huart);
 8001078:	4620      	mov	r0, r4
 800107a:	f7ff fdfb 	bl	8000c74 <UART_EndRxTransfer>
}
 800107e:	2000      	movs	r0, #0
 8001080:	bd10      	pop	{r4, pc}

08001082 <HAL_UART_AbortReceive>:
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001082:	6803      	ldr	r3, [r0, #0]
{
 8001084:	b510      	push	{r4, lr}
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001086:	68da      	ldr	r2, [r3, #12]
{
 8001088:	4604      	mov	r4, r0
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800108a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800108e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001090:	695a      	ldr	r2, [r3, #20]
 8001092:	f022 0201 	bic.w	r2, r2, #1
 8001096:	615a      	str	r2, [r3, #20]
  if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001098:	695a      	ldr	r2, [r3, #20]
 800109a:	0652      	lsls	r2, r2, #25
 800109c:	d509      	bpl.n	80010b2 <HAL_UART_AbortReceive+0x30>
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800109e:	695a      	ldr	r2, [r3, #20]
    if(huart->hdmarx != NULL)
 80010a0:	6b40      	ldr	r0, [r0, #52]	; 0x34
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80010a2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80010a6:	615a      	str	r2, [r3, #20]
    if(huart->hdmarx != NULL)
 80010a8:	b118      	cbz	r0, 80010b2 <HAL_UART_AbortReceive+0x30>
      huart->hdmarx->XferAbortCallback = NULL;
 80010aa:	2300      	movs	r3, #0
 80010ac:	6343      	str	r3, [r0, #52]	; 0x34
      HAL_DMA_Abort(huart->hdmarx);
 80010ae:	f7ff f96a 	bl	8000386 <HAL_DMA_Abort>
  huart->RxXferCount = 0x00U;
 80010b2:	2000      	movs	r0, #0
  huart->RxState = HAL_UART_STATE_READY;
 80010b4:	2320      	movs	r3, #32
  huart->RxXferCount = 0x00U;
 80010b6:	85e0      	strh	r0, [r4, #46]	; 0x2e
  huart->RxState = HAL_UART_STATE_READY;
 80010b8:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
}
 80010bc:	bd10      	pop	{r4, pc}

080010be <HAL_UART_TxCpltCallback>:
 80010be:	4770      	bx	lr

080010c0 <UART_DMATransmitCplt>:
{
 80010c0:	b508      	push	{r3, lr}
  if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80010c2:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80010c4:	6a42      	ldr	r2, [r0, #36]	; 0x24
  if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	f013 0320 	ands.w	r3, r3, #32
 80010cc:	d10a      	bne.n	80010e4 <UART_DMATransmitCplt+0x24>
    huart->TxXferCount = 0U;
 80010ce:	84d3      	strh	r3, [r2, #38]	; 0x26
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80010d0:	6813      	ldr	r3, [r2, #0]
 80010d2:	695a      	ldr	r2, [r3, #20]
 80010d4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80010d8:	615a      	str	r2, [r3, #20]
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80010da:	68da      	ldr	r2, [r3, #12]
 80010dc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80010e0:	60da      	str	r2, [r3, #12]
 80010e2:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 80010e4:	4610      	mov	r0, r2
 80010e6:	f7ff ffea 	bl	80010be <HAL_UART_TxCpltCallback>
 80010ea:	bd08      	pop	{r3, pc}

080010ec <UART_DMAReceiveCplt>:
{
 80010ec:	b508      	push	{r3, lr}
  if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80010ee:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80010f0:	6a42      	ldr	r2, [r0, #36]	; 0x24
  if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	f013 0320 	ands.w	r3, r3, #32
 80010f8:	d110      	bne.n	800111c <UART_DMAReceiveCplt+0x30>
    huart->RxXferCount = 0U;
 80010fa:	85d3      	strh	r3, [r2, #46]	; 0x2e
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80010fc:	6813      	ldr	r3, [r2, #0]
 80010fe:	68d9      	ldr	r1, [r3, #12]
 8001100:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8001104:	60d9      	str	r1, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001106:	6959      	ldr	r1, [r3, #20]
 8001108:	f021 0101 	bic.w	r1, r1, #1
 800110c:	6159      	str	r1, [r3, #20]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800110e:	6959      	ldr	r1, [r3, #20]
 8001110:	f021 0140 	bic.w	r1, r1, #64	; 0x40
 8001114:	6159      	str	r1, [r3, #20]
    huart->RxState = HAL_UART_STATE_READY;
 8001116:	2320      	movs	r3, #32
 8001118:	f882 303a 	strb.w	r3, [r2, #58]	; 0x3a
  HAL_UART_RxCpltCallback(huart);
 800111c:	4610      	mov	r0, r2
 800111e:	f000 f95f 	bl	80013e0 <HAL_UART_RxCpltCallback>
 8001122:	bd08      	pop	{r3, pc}

08001124 <UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8001124:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
{
 8001128:	b510      	push	{r4, lr}
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 800112a:	2b22      	cmp	r3, #34	; 0x22
 800112c:	d136      	bne.n	800119c <UART_Receive_IT+0x78>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800112e:	6883      	ldr	r3, [r0, #8]
 8001130:	6901      	ldr	r1, [r0, #16]
 8001132:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001136:	6802      	ldr	r2, [r0, #0]
 8001138:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800113a:	d123      	bne.n	8001184 <UART_Receive_IT+0x60>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800113c:	6852      	ldr	r2, [r2, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 800113e:	b9e9      	cbnz	r1, 800117c <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8001140:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001144:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 8001148:	6283      	str	r3, [r0, #40]	; 0x28
    if(--huart->RxXferCount == 0U)
 800114a:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 800114c:	3c01      	subs	r4, #1
 800114e:	b2a4      	uxth	r4, r4
 8001150:	85c4      	strh	r4, [r0, #46]	; 0x2e
 8001152:	b98c      	cbnz	r4, 8001178 <UART_Receive_IT+0x54>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8001154:	6803      	ldr	r3, [r0, #0]
 8001156:	68da      	ldr	r2, [r3, #12]
 8001158:	f022 0220 	bic.w	r2, r2, #32
 800115c:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800115e:	68da      	ldr	r2, [r3, #12]
 8001160:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001164:	60da      	str	r2, [r3, #12]
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8001166:	695a      	ldr	r2, [r3, #20]
 8001168:	f022 0201 	bic.w	r2, r2, #1
 800116c:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 800116e:	2320      	movs	r3, #32
 8001170:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 8001174:	f000 f934 	bl	80013e0 <HAL_UART_RxCpltCallback>
    if(--huart->RxXferCount == 0U)
 8001178:	2000      	movs	r0, #0
}
 800117a:	bd10      	pop	{r4, pc}
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800117c:	b2d2      	uxtb	r2, r2
 800117e:	f823 2b01 	strh.w	r2, [r3], #1
 8001182:	e7e1      	b.n	8001148 <UART_Receive_IT+0x24>
      if(huart->Init.Parity == UART_PARITY_NONE)
 8001184:	b921      	cbnz	r1, 8001190 <UART_Receive_IT+0x6c>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8001186:	1c59      	adds	r1, r3, #1
 8001188:	6852      	ldr	r2, [r2, #4]
 800118a:	6281      	str	r1, [r0, #40]	; 0x28
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800118c:	701a      	strb	r2, [r3, #0]
 800118e:	e7dc      	b.n	800114a <UART_Receive_IT+0x26>
 8001190:	6852      	ldr	r2, [r2, #4]
 8001192:	1c59      	adds	r1, r3, #1
 8001194:	6281      	str	r1, [r0, #40]	; 0x28
 8001196:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800119a:	e7f7      	b.n	800118c <UART_Receive_IT+0x68>
    return HAL_BUSY;
 800119c:	2002      	movs	r0, #2
 800119e:	bd10      	pop	{r4, pc}

080011a0 <UART_DMAError>:
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80011a0:	6a41      	ldr	r1, [r0, #36]	; 0x24
{
 80011a2:	b508      	push	{r3, lr}
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80011a4:	680b      	ldr	r3, [r1, #0]
 80011a6:	695a      	ldr	r2, [r3, #20]
  if((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80011a8:	f891 0039 	ldrb.w	r0, [r1, #57]	; 0x39
 80011ac:	2821      	cmp	r0, #33	; 0x21
 80011ae:	d10a      	bne.n	80011c6 <UART_DMAError+0x26>
 80011b0:	0612      	lsls	r2, r2, #24
 80011b2:	d508      	bpl.n	80011c6 <UART_DMAError+0x26>
    huart->TxXferCount = 0U;
 80011b4:	2200      	movs	r2, #0
 80011b6:	84ca      	strh	r2, [r1, #38]	; 0x26
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80011b8:	68da      	ldr	r2, [r3, #12]
 80011ba:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80011be:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 80011c0:	2220      	movs	r2, #32
 80011c2:	f881 2039 	strb.w	r2, [r1, #57]	; 0x39
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR); 
 80011c6:	695b      	ldr	r3, [r3, #20]
  if((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80011c8:	f891 203a 	ldrb.w	r2, [r1, #58]	; 0x3a
 80011cc:	2a22      	cmp	r2, #34	; 0x22
 80011ce:	d106      	bne.n	80011de <UART_DMAError+0x3e>
 80011d0:	065b      	lsls	r3, r3, #25
 80011d2:	d504      	bpl.n	80011de <UART_DMAError+0x3e>
    huart->RxXferCount = 0U;
 80011d4:	2300      	movs	r3, #0
    UART_EndRxTransfer(huart);
 80011d6:	4608      	mov	r0, r1
    huart->RxXferCount = 0U;
 80011d8:	85cb      	strh	r3, [r1, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80011da:	f7ff fd4b 	bl	8000c74 <UART_EndRxTransfer>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80011de:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 80011e0:	4608      	mov	r0, r1
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80011e2:	f043 0310 	orr.w	r3, r3, #16
 80011e6:	63cb      	str	r3, [r1, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 80011e8:	f000 f924 	bl	8001434 <HAL_UART_ErrorCallback>
 80011ec:	bd08      	pop	{r3, pc}
	...

080011f0 <HAL_UART_IRQHandler>:
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80011f0:	6803      	ldr	r3, [r0, #0]
{
 80011f2:	b570      	push	{r4, r5, r6, lr}
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80011f4:	681a      	ldr	r2, [r3, #0]
{
 80011f6:	4604      	mov	r4, r0
  if(errorflags == RESET)
 80011f8:	0716      	lsls	r6, r2, #28
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80011fa:	68d9      	ldr	r1, [r3, #12]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80011fc:	695d      	ldr	r5, [r3, #20]
  if(errorflags == RESET)
 80011fe:	d107      	bne.n	8001210 <HAL_UART_IRQHandler+0x20>
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001200:	0696      	lsls	r6, r2, #26
 8001202:	d55a      	bpl.n	80012ba <HAL_UART_IRQHandler+0xca>
 8001204:	068d      	lsls	r5, r1, #26
 8001206:	d558      	bpl.n	80012ba <HAL_UART_IRQHandler+0xca>
}
 8001208:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 800120c:	f7ff bf8a 	b.w	8001124 <UART_Receive_IT>
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8001210:	f015 0501 	ands.w	r5, r5, #1
 8001214:	d102      	bne.n	800121c <HAL_UART_IRQHandler+0x2c>
 8001216:	f411 7f90 	tst.w	r1, #288	; 0x120
 800121a:	d04e      	beq.n	80012ba <HAL_UART_IRQHandler+0xca>
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800121c:	07d6      	lsls	r6, r2, #31
 800121e:	d505      	bpl.n	800122c <HAL_UART_IRQHandler+0x3c>
 8001220:	05c8      	lsls	r0, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001222:	bf42      	ittt	mi
 8001224:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 8001226:	f043 0301 	orrmi.w	r3, r3, #1
 800122a:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800122c:	0753      	lsls	r3, r2, #29
 800122e:	d504      	bpl.n	800123a <HAL_UART_IRQHandler+0x4a>
 8001230:	b11d      	cbz	r5, 800123a <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001232:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001234:	f043 0302 	orr.w	r3, r3, #2
 8001238:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800123a:	0796      	lsls	r6, r2, #30
 800123c:	d504      	bpl.n	8001248 <HAL_UART_IRQHandler+0x58>
 800123e:	b11d      	cbz	r5, 8001248 <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001240:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001242:	f043 0304 	orr.w	r3, r3, #4
 8001246:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001248:	0710      	lsls	r0, r2, #28
 800124a:	d504      	bpl.n	8001256 <HAL_UART_IRQHandler+0x66>
 800124c:	b11d      	cbz	r5, 8001256 <HAL_UART_IRQHandler+0x66>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800124e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001250:	f043 0308 	orr.w	r3, r3, #8
 8001254:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001256:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001258:	2b00      	cmp	r3, #0
 800125a:	d070      	beq.n	800133e <HAL_UART_IRQHandler+0x14e>
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800125c:	0692      	lsls	r2, r2, #26
 800125e:	d504      	bpl.n	800126a <HAL_UART_IRQHandler+0x7a>
 8001260:	068b      	lsls	r3, r1, #26
 8001262:	d502      	bpl.n	800126a <HAL_UART_IRQHandler+0x7a>
        UART_Receive_IT(huart);
 8001264:	4620      	mov	r0, r4
 8001266:	f7ff ff5d 	bl	8001124 <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800126a:	6823      	ldr	r3, [r4, #0]
        UART_EndRxTransfer(huart);
 800126c:	4620      	mov	r0, r4
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800126e:	695d      	ldr	r5, [r3, #20]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001270:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8001272:	0716      	lsls	r6, r2, #28
 8001274:	d402      	bmi.n	800127c <HAL_UART_IRQHandler+0x8c>
 8001276:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 800127a:	d01a      	beq.n	80012b2 <HAL_UART_IRQHandler+0xc2>
        UART_EndRxTransfer(huart);
 800127c:	f7ff fcfa 	bl	8000c74 <UART_EndRxTransfer>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001280:	6823      	ldr	r3, [r4, #0]
 8001282:	695a      	ldr	r2, [r3, #20]
 8001284:	0655      	lsls	r5, r2, #25
 8001286:	d510      	bpl.n	80012aa <HAL_UART_IRQHandler+0xba>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001288:	695a      	ldr	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 800128a:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800128c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001290:	615a      	str	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 8001292:	b150      	cbz	r0, 80012aa <HAL_UART_IRQHandler+0xba>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001294:	4b2a      	ldr	r3, [pc, #168]	; (8001340 <HAL_UART_IRQHandler+0x150>)
 8001296:	6343      	str	r3, [r0, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001298:	f7ff f88c 	bl	80003b4 <HAL_DMA_Abort_IT>
 800129c:	2800      	cmp	r0, #0
 800129e:	d04e      	beq.n	800133e <HAL_UART_IRQHandler+0x14e>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80012a0:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 80012a2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80012a6:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80012a8:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 80012aa:	4620      	mov	r0, r4
 80012ac:	f000 f8c2 	bl	8001434 <HAL_UART_ErrorCallback>
 80012b0:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 80012b2:	f000 f8bf 	bl	8001434 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80012b6:	63e5      	str	r5, [r4, #60]	; 0x3c
 80012b8:	bd70      	pop	{r4, r5, r6, pc}
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80012ba:	0610      	lsls	r0, r2, #24
 80012bc:	d527      	bpl.n	800130e <HAL_UART_IRQHandler+0x11e>
 80012be:	060e      	lsls	r6, r1, #24
 80012c0:	d525      	bpl.n	800130e <HAL_UART_IRQHandler+0x11e>
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 80012c2:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 80012c6:	2a21      	cmp	r2, #33	; 0x21
 80012c8:	d139      	bne.n	800133e <HAL_UART_IRQHandler+0x14e>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80012ca:	68a2      	ldr	r2, [r4, #8]
 80012cc:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 80012d0:	6a22      	ldr	r2, [r4, #32]
 80012d2:	d117      	bne.n	8001304 <HAL_UART_IRQHandler+0x114>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80012d4:	8811      	ldrh	r1, [r2, #0]
 80012d6:	f3c1 0108 	ubfx	r1, r1, #0, #9
 80012da:	6059      	str	r1, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 80012dc:	6921      	ldr	r1, [r4, #16]
 80012de:	b979      	cbnz	r1, 8001300 <HAL_UART_IRQHandler+0x110>
        huart->pTxBuffPtr += 2U;
 80012e0:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 80012e2:	6222      	str	r2, [r4, #32]
    if(--huart->TxXferCount == 0U)
 80012e4:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 80012e6:	3a01      	subs	r2, #1
 80012e8:	b292      	uxth	r2, r2
 80012ea:	84e2      	strh	r2, [r4, #38]	; 0x26
 80012ec:	bb3a      	cbnz	r2, 800133e <HAL_UART_IRQHandler+0x14e>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80012ee:	68da      	ldr	r2, [r3, #12]
 80012f0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80012f4:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80012f6:	68da      	ldr	r2, [r3, #12]
 80012f8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80012fc:	60da      	str	r2, [r3, #12]
 80012fe:	bd70      	pop	{r4, r5, r6, pc}
        huart->pTxBuffPtr += 1U;
 8001300:	3201      	adds	r2, #1
 8001302:	e7ee      	b.n	80012e2 <HAL_UART_IRQHandler+0xf2>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8001304:	1c51      	adds	r1, r2, #1
 8001306:	6221      	str	r1, [r4, #32]
 8001308:	7812      	ldrb	r2, [r2, #0]
 800130a:	605a      	str	r2, [r3, #4]
 800130c:	e7ea      	b.n	80012e4 <HAL_UART_IRQHandler+0xf4>
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800130e:	0655      	lsls	r5, r2, #25
 8001310:	d50c      	bpl.n	800132c <HAL_UART_IRQHandler+0x13c>
 8001312:	0648      	lsls	r0, r1, #25
 8001314:	d50a      	bpl.n	800132c <HAL_UART_IRQHandler+0x13c>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8001316:	68da      	ldr	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 8001318:	4620      	mov	r0, r4
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800131a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800131e:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8001320:	2320      	movs	r3, #32
 8001322:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8001326:	f7ff feca 	bl	80010be <HAL_UART_TxCpltCallback>
 800132a:	bd70      	pop	{r4, r5, r6, pc}
  if(((isrflags & USART_SR_IDLE) != RESET) && ((cr1its & USART_CR1_IDLEIE) != RESET))
 800132c:	06d2      	lsls	r2, r2, #27
 800132e:	d506      	bpl.n	800133e <HAL_UART_IRQHandler+0x14e>
 8001330:	06cb      	lsls	r3, r1, #27
 8001332:	d504      	bpl.n	800133e <HAL_UART_IRQHandler+0x14e>
      HAL_UART_IDLE_Callback(huart);
 8001334:	4620      	mov	r0, r4
}
 8001336:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      HAL_UART_IDLE_Callback(huart);
 800133a:	f000 b80d 	b.w	8001358 <HAL_UART_IDLE_Callback>
 800133e:	bd70      	pop	{r4, r5, r6, pc}
 8001340:	08001345 	.word	0x08001345

08001344 <UART_DMAAbortOnError>:
{
 8001344:	b508      	push	{r3, lr}
  huart->RxXferCount = 0x00U;
 8001346:	2300      	movs	r3, #0
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001348:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0x00U;
 800134a:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800134c:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 800134e:	f000 f871 	bl	8001434 <HAL_UART_ErrorCallback>
 8001352:	bd08      	pop	{r3, pc}

08001354 <HAL_UART_GetError>:
  return huart->ErrorCode;
 8001354:	6bc0      	ldr	r0, [r0, #60]	; 0x3c
}
 8001356:	4770      	bx	lr

08001358 <HAL_UART_IDLE_Callback>:
////////////////////////////////////////// variant 1 ////////////////////////////////////////////////
/////////////////////////////////////////////////////////////////////////////////////////////////////

///////////////////////////////////    ///////////////////////////////////////
void HAL_UART_IDLE_Callback(UART_HandleTypeDef *huart)
{
 8001358:	b513      	push	{r0, r1, r4, lr}
	if(huart == &huart1)
 800135a:	4c1c      	ldr	r4, [pc, #112]	; (80013cc <HAL_UART_IDLE_Callback+0x74>)
 800135c:	4284      	cmp	r4, r0
 800135e:	d12c      	bne.n	80013ba <HAL_UART_IDLE_Callback+0x62>
	{
		__HAL_UART_DISABLE_IT(&huart1, UART_IT_IDLE);
 8001360:	6822      	ldr	r2, [r4, #0]
		rx_buff_len = BUFSIZE - __HAL_DMA_GET_COUNTER(huart->hdmarx);
		//HAL_UART_DMAStop(&huart1);
		uint8_t res = HAL_UART_Transmit_DMA(&huart1, (uint8_t*)rx_buff, rx_buff_len);
 8001362:	491b      	ldr	r1, [pc, #108]	; (80013d0 <HAL_UART_IDLE_Callback+0x78>)
		__HAL_UART_DISABLE_IT(&huart1, UART_IT_IDLE);
 8001364:	68d3      	ldr	r3, [r2, #12]
 8001366:	f023 0310 	bic.w	r3, r3, #16
 800136a:	60d3      	str	r3, [r2, #12]
		rx_buff_len = BUFSIZE - __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800136c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	685a      	ldr	r2, [r3, #4]
 8001372:	4b18      	ldr	r3, [pc, #96]	; (80013d4 <HAL_UART_IDLE_Callback+0x7c>)
 8001374:	f1c2 0207 	rsb	r2, r2, #7
 8001378:	b292      	uxth	r2, r2
 800137a:	801a      	strh	r2, [r3, #0]
		uint8_t res = HAL_UART_Transmit_DMA(&huart1, (uint8_t*)rx_buff, rx_buff_len);
 800137c:	f7ff fdd8 	bl	8000f30 <HAL_UART_Transmit_DMA>
		if(res == HAL_ERROR) HAL_UART_Transmit(&huart1, (uint8_t*)"HAL_ERROR - rx_buff == NULL or rx_buff_len == 0\n", 48, 1000);
 8001380:	2801      	cmp	r0, #1
 8001382:	d11c      	bne.n	80013be <HAL_UART_IDLE_Callback+0x66>
 8001384:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001388:	2230      	movs	r2, #48	; 0x30
 800138a:	4913      	ldr	r1, [pc, #76]	; (80013d8 <HAL_UART_IDLE_Callback+0x80>)
		else if(res == HAL_BUSY) HAL_UART_Transmit(&huart1, (uint8_t*)"HAL_BUSY\n", 9, 1000);
 800138c:	4620      	mov	r0, r4
 800138e:	f7ff fd73 	bl	8000e78 <HAL_UART_Transmit>
		HAL_UART_AbortReceive(&huart1);
 8001392:	480e      	ldr	r0, [pc, #56]	; (80013cc <HAL_UART_IDLE_Callback+0x74>)
 8001394:	f7ff fe75 	bl	8001082 <HAL_UART_AbortReceive>
		__HAL_UART_CLEAR_IDLEFLAG(&huart1);
 8001398:	2300      	movs	r3, #0
 800139a:	9301      	str	r3, [sp, #4]
 800139c:	6823      	ldr	r3, [r4, #0]
		__HAL_UART_ENABLE_IT(&huart1, UART_IT_IDLE);
		HAL_UART_Receive_DMA(&huart1, (uint8_t*)rx_buff, BUFSIZE);
 800139e:	490c      	ldr	r1, [pc, #48]	; (80013d0 <HAL_UART_IDLE_Callback+0x78>)
		__HAL_UART_CLEAR_IDLEFLAG(&huart1);
 80013a0:	681a      	ldr	r2, [r3, #0]
		HAL_UART_Receive_DMA(&huart1, (uint8_t*)rx_buff, BUFSIZE);
 80013a2:	480a      	ldr	r0, [pc, #40]	; (80013cc <HAL_UART_IDLE_Callback+0x74>)
		__HAL_UART_CLEAR_IDLEFLAG(&huart1);
 80013a4:	9201      	str	r2, [sp, #4]
 80013a6:	685a      	ldr	r2, [r3, #4]
 80013a8:	9201      	str	r2, [sp, #4]
 80013aa:	9a01      	ldr	r2, [sp, #4]
		__HAL_UART_ENABLE_IT(&huart1, UART_IT_IDLE);
 80013ac:	68da      	ldr	r2, [r3, #12]
 80013ae:	f042 0210 	orr.w	r2, r2, #16
 80013b2:	60da      	str	r2, [r3, #12]
		HAL_UART_Receive_DMA(&huart1, (uint8_t*)rx_buff, BUFSIZE);
 80013b4:	2207      	movs	r2, #7
 80013b6:	f7ff fdf1 	bl	8000f9c <HAL_UART_Receive_DMA>
	}
}
 80013ba:	b002      	add	sp, #8
 80013bc:	bd10      	pop	{r4, pc}
		else if(res == HAL_BUSY) HAL_UART_Transmit(&huart1, (uint8_t*)"HAL_BUSY\n", 9, 1000);
 80013be:	2802      	cmp	r0, #2
 80013c0:	d1e7      	bne.n	8001392 <HAL_UART_IDLE_Callback+0x3a>
 80013c2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013c6:	2209      	movs	r2, #9
 80013c8:	4904      	ldr	r1, [pc, #16]	; (80013dc <HAL_UART_IDLE_Callback+0x84>)
 80013ca:	e7df      	b.n	800138c <HAL_UART_IDLE_Callback+0x34>
 80013cc:	200000c0 	.word	0x200000c0
 80013d0:	20000028 	.word	0x20000028
 80013d4:	20000034 	.word	0x20000034
 80013d8:	08001985 	.word	0x08001985
 80013dc:	080019b6 	.word	0x080019b6

080013e0 <HAL_UART_RxCpltCallback>:

///////////////////////////////////   ///////////////////////////////////////
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
	  if(huart == &huart1)
 80013e0:	4b11      	ldr	r3, [pc, #68]	; (8001428 <HAL_UART_RxCpltCallback+0x48>)
{
 80013e2:	b513      	push	{r0, r1, r4, lr}
	  if(huart == &huart1)
 80013e4:	4298      	cmp	r0, r3
{
 80013e6:	4604      	mov	r4, r0
	  if(huart == &huart1)
 80013e8:	d11c      	bne.n	8001424 <HAL_UART_RxCpltCallback+0x44>
	  {
		  __HAL_UART_DISABLE_IT(&huart1, UART_IT_IDLE);
 80013ea:	6802      	ldr	r2, [r0, #0]
		  //HAL_UART_DMAStop(&huart1);
		  HAL_UART_Transmit_DMA(&huart1, (uint8_t*)"Full buffer\n", 12);
 80013ec:	490f      	ldr	r1, [pc, #60]	; (800142c <HAL_UART_RxCpltCallback+0x4c>)
		  __HAL_UART_DISABLE_IT(&huart1, UART_IT_IDLE);
 80013ee:	68d3      	ldr	r3, [r2, #12]
 80013f0:	f023 0310 	bic.w	r3, r3, #16
 80013f4:	60d3      	str	r3, [r2, #12]
		  HAL_UART_Transmit_DMA(&huart1, (uint8_t*)"Full buffer\n", 12);
 80013f6:	220c      	movs	r2, #12
 80013f8:	f7ff fd9a 	bl	8000f30 <HAL_UART_Transmit_DMA>
		  HAL_UART_AbortReceive(&huart1);
 80013fc:	4620      	mov	r0, r4
 80013fe:	f7ff fe40 	bl	8001082 <HAL_UART_AbortReceive>
		  __HAL_UART_CLEAR_IDLEFLAG(&huart1);
 8001402:	2300      	movs	r3, #0
 8001404:	9301      	str	r3, [sp, #4]
 8001406:	6823      	ldr	r3, [r4, #0]
		  __HAL_UART_ENABLE_IT(&huart1, UART_IT_IDLE);
		  HAL_UART_Receive_DMA(&huart1, (uint8_t*)rx_buff, BUFSIZE);
 8001408:	4909      	ldr	r1, [pc, #36]	; (8001430 <HAL_UART_RxCpltCallback+0x50>)
		  __HAL_UART_CLEAR_IDLEFLAG(&huart1);
 800140a:	681a      	ldr	r2, [r3, #0]
		  HAL_UART_Receive_DMA(&huart1, (uint8_t*)rx_buff, BUFSIZE);
 800140c:	4620      	mov	r0, r4
		  __HAL_UART_CLEAR_IDLEFLAG(&huart1);
 800140e:	9201      	str	r2, [sp, #4]
 8001410:	685a      	ldr	r2, [r3, #4]
 8001412:	9201      	str	r2, [sp, #4]
 8001414:	9a01      	ldr	r2, [sp, #4]
		  __HAL_UART_ENABLE_IT(&huart1, UART_IT_IDLE);
 8001416:	68da      	ldr	r2, [r3, #12]
 8001418:	f042 0210 	orr.w	r2, r2, #16
 800141c:	60da      	str	r2, [r3, #12]
		  HAL_UART_Receive_DMA(&huart1, (uint8_t*)rx_buff, BUFSIZE);
 800141e:	2207      	movs	r2, #7
 8001420:	f7ff fdbc 	bl	8000f9c <HAL_UART_Receive_DMA>
	  }
}
 8001424:	b002      	add	sp, #8
 8001426:	bd10      	pop	{r4, pc}
 8001428:	200000c0 	.word	0x200000c0
 800142c:	080019c0 	.word	0x080019c0
 8001430:	20000028 	.word	0x20000028

08001434 <HAL_UART_ErrorCallback>:
///////////////////////////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////////////// ErrorCallback //////////////////////////////////////////////////////
///////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001434:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	if(huart == &huart1)
 8001436:	4c35      	ldr	r4, [pc, #212]	; (800150c <HAL_UART_ErrorCallback+0xd8>)
 8001438:	4284      	cmp	r4, r0
 800143a:	d12b      	bne.n	8001494 <HAL_UART_ErrorCallback+0x60>
	{
		__HAL_UART_DISABLE_IT(&huart1, UART_IT_IDLE);
 800143c:	6822      	ldr	r2, [r4, #0]
 800143e:	68d3      	ldr	r3, [r2, #12]
 8001440:	f023 0310 	bic.w	r3, r3, #16
 8001444:	60d3      	str	r3, [r2, #12]
		HAL_UART_DMAStop(&huart1);
 8001446:	f7ff fded 	bl	8001024 <HAL_UART_DMAStop>
		HAL_GPIO_TogglePin(pc13_GPIO_Port, pc13_Pin);
 800144a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800144e:	4830      	ldr	r0, [pc, #192]	; (8001510 <HAL_UART_ErrorCallback+0xdc>)
 8001450:	f7ff f971 	bl	8000736 <HAL_GPIO_TogglePin>
		uint32_t er = HAL_UART_GetError(&huart1);
 8001454:	4620      	mov	r0, r4
 8001456:	f7ff ff7d 	bl	8001354 <HAL_UART_GetError>

		switch(er)
 800145a:	3801      	subs	r0, #1
 800145c:	280f      	cmp	r0, #15
 800145e:	d819      	bhi.n	8001494 <HAL_UART_ErrorCallback+0x60>
 8001460:	e8df f000 	tbb	[pc, r0]
 8001464:	2a181a08 	.word	0x2a181a08
 8001468:	3a181818 	.word	0x3a181818
 800146c:	18181818 	.word	0x18181818
 8001470:	4a181818 	.word	0x4a181818
		{
			case HAL_UART_ERROR_PE:
				HAL_UART_Transmit(&huart1, (uint8_t*)"ERR_Callbck - Parity error\n", 27, 1000);
 8001474:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001478:	221b      	movs	r2, #27
 800147a:	4926      	ldr	r1, [pc, #152]	; (8001514 <HAL_UART_ErrorCallback+0xe0>)
 800147c:	4823      	ldr	r0, [pc, #140]	; (800150c <HAL_UART_ErrorCallback+0xd8>)
 800147e:	f7ff fcfb 	bl	8000e78 <HAL_UART_Transmit>
				__HAL_UART_CLEAR_PEFLAG(&huart1);
 8001482:	2300      	movs	r3, #0
 8001484:	6822      	ldr	r2, [r4, #0]
 8001486:	9300      	str	r3, [sp, #0]
 8001488:	6811      	ldr	r1, [r2, #0]
 800148a:	9100      	str	r1, [sp, #0]
 800148c:	6852      	ldr	r2, [r2, #4]
 800148e:	9200      	str	r2, [sp, #0]
 8001490:	9a00      	ldr	r2, [sp, #0]
				huart->ErrorCode = HAL_UART_ERROR_NONE;
			break;

			case HAL_UART_ERROR_DMA:
				HAL_UART_Transmit(&huart1, (uint8_t*)"ERR_Callbck - DMA transfer error\n", 33, 1000);
				huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001492:	63e3      	str	r3, [r4, #60]	; 0x3c
			default:
			break;
		}
	}

}
 8001494:	b004      	add	sp, #16
 8001496:	bd10      	pop	{r4, pc}
				HAL_UART_Transmit(&huart1, (uint8_t*)"ERR_Callbck - Noise error\n", 26, 1000);
 8001498:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800149c:	221a      	movs	r2, #26
 800149e:	491e      	ldr	r1, [pc, #120]	; (8001518 <HAL_UART_ErrorCallback+0xe4>)
 80014a0:	481a      	ldr	r0, [pc, #104]	; (800150c <HAL_UART_ErrorCallback+0xd8>)
 80014a2:	f7ff fce9 	bl	8000e78 <HAL_UART_Transmit>
				__HAL_UART_CLEAR_NEFLAG(&huart1);
 80014a6:	2300      	movs	r3, #0
 80014a8:	6822      	ldr	r2, [r4, #0]
 80014aa:	9301      	str	r3, [sp, #4]
 80014ac:	6811      	ldr	r1, [r2, #0]
 80014ae:	9101      	str	r1, [sp, #4]
 80014b0:	6852      	ldr	r2, [r2, #4]
 80014b2:	9201      	str	r2, [sp, #4]
 80014b4:	9a01      	ldr	r2, [sp, #4]
 80014b6:	e7ec      	b.n	8001492 <HAL_UART_ErrorCallback+0x5e>
				HAL_UART_Transmit(&huart1, (uint8_t*)"ERR_Callbck - Frame error\n", 26, 1000);
 80014b8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014bc:	221a      	movs	r2, #26
 80014be:	4917      	ldr	r1, [pc, #92]	; (800151c <HAL_UART_ErrorCallback+0xe8>)
 80014c0:	4812      	ldr	r0, [pc, #72]	; (800150c <HAL_UART_ErrorCallback+0xd8>)
 80014c2:	f7ff fcd9 	bl	8000e78 <HAL_UART_Transmit>
				__HAL_UART_CLEAR_FEFLAG(&huart1);
 80014c6:	2300      	movs	r3, #0
 80014c8:	6822      	ldr	r2, [r4, #0]
 80014ca:	9302      	str	r3, [sp, #8]
 80014cc:	6811      	ldr	r1, [r2, #0]
 80014ce:	9102      	str	r1, [sp, #8]
 80014d0:	6852      	ldr	r2, [r2, #4]
 80014d2:	9202      	str	r2, [sp, #8]
 80014d4:	9a02      	ldr	r2, [sp, #8]
 80014d6:	e7dc      	b.n	8001492 <HAL_UART_ErrorCallback+0x5e>
				HAL_UART_Transmit(&huart1, (uint8_t*)"ERR_Callbck - Overrun error\n", 28, 1000);
 80014d8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014dc:	221c      	movs	r2, #28
 80014de:	4910      	ldr	r1, [pc, #64]	; (8001520 <HAL_UART_ErrorCallback+0xec>)
 80014e0:	480a      	ldr	r0, [pc, #40]	; (800150c <HAL_UART_ErrorCallback+0xd8>)
 80014e2:	f7ff fcc9 	bl	8000e78 <HAL_UART_Transmit>
				__HAL_UART_CLEAR_OREFLAG(huart);
 80014e6:	2300      	movs	r3, #0
 80014e8:	6822      	ldr	r2, [r4, #0]
 80014ea:	9303      	str	r3, [sp, #12]
 80014ec:	6811      	ldr	r1, [r2, #0]
 80014ee:	9103      	str	r1, [sp, #12]
 80014f0:	6852      	ldr	r2, [r2, #4]
 80014f2:	9203      	str	r2, [sp, #12]
 80014f4:	9a03      	ldr	r2, [sp, #12]
 80014f6:	e7cc      	b.n	8001492 <HAL_UART_ErrorCallback+0x5e>
				HAL_UART_Transmit(&huart1, (uint8_t*)"ERR_Callbck - DMA transfer error\n", 33, 1000);
 80014f8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014fc:	2221      	movs	r2, #33	; 0x21
 80014fe:	4909      	ldr	r1, [pc, #36]	; (8001524 <HAL_UART_ErrorCallback+0xf0>)
 8001500:	4802      	ldr	r0, [pc, #8]	; (800150c <HAL_UART_ErrorCallback+0xd8>)
 8001502:	f7ff fcb9 	bl	8000e78 <HAL_UART_Transmit>
				huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001506:	2300      	movs	r3, #0
 8001508:	e7c3      	b.n	8001492 <HAL_UART_ErrorCallback+0x5e>
 800150a:	bf00      	nop
 800150c:	200000c0 	.word	0x200000c0
 8001510:	40011000 	.word	0x40011000
 8001514:	080018f4 	.word	0x080018f4
 8001518:	08001910 	.word	0x08001910
 800151c:	0800192b 	.word	0x0800192b
 8001520:	08001946 	.word	0x08001946
 8001524:	08001963 	.word	0x08001963

08001528 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001528:	b510      	push	{r4, lr}
 800152a:	b090      	sub	sp, #64	; 0x40
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800152c:	2228      	movs	r2, #40	; 0x28
 800152e:	2100      	movs	r1, #0
 8001530:	a806      	add	r0, sp, #24
 8001532:	f000 f9c3 	bl	80018bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001536:	2100      	movs	r1, #0
 8001538:	2214      	movs	r2, #20
 800153a:	a801      	add	r0, sp, #4
 800153c:	f000 f9be 	bl	80018bc <memset>

  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001540:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001544:	2201      	movs	r2, #1
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001546:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001548:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800154a:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800154c:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001550:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001552:	9206      	str	r2, [sp, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001554:	920a      	str	r2, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001556:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001558:	940d      	str	r4, [sp, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800155a:	f7ff f8f1 	bl	8000740 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800155e:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001560:	f44f 6280 	mov.w	r2, #1024	; 0x400
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001564:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001566:	2300      	movs	r3, #0
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001568:	4621      	mov	r1, r4
 800156a:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800156c:	9402      	str	r4, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800156e:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001570:	9204      	str	r2, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001572:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001574:	f7ff faac 	bl	8000ad0 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 8001578:	b010      	add	sp, #64	; 0x40
 800157a:	bd10      	pop	{r4, pc}

0800157c <main>:
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b088      	sub	sp, #32
  HAL_Init();
 8001580:	f7fe fe08 	bl	8000194 <HAL_Init>
  SystemClock_Config();
 8001584:	f7ff ffd0 	bl	8001528 <SystemClock_Config>
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001588:	2210      	movs	r2, #16

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800158a:	4c35      	ldr	r4, [pc, #212]	; (8001660 <main+0xe4>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800158c:	2100      	movs	r1, #0
 800158e:	eb0d 0002 	add.w	r0, sp, r2
 8001592:	f000 f993 	bl	80018bc <memset>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001596:	69a3      	ldr	r3, [r4, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(pc13_GPIO_Port, pc13_Pin, GPIO_PIN_RESET);
 8001598:	2200      	movs	r2, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800159a:	f043 0310 	orr.w	r3, r3, #16
 800159e:	61a3      	str	r3, [r4, #24]
 80015a0:	69a3      	ldr	r3, [r4, #24]
  HAL_GPIO_WritePin(pc13_GPIO_Port, pc13_Pin, GPIO_PIN_RESET);
 80015a2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015a6:	f003 0310 	and.w	r3, r3, #16
 80015aa:	9301      	str	r3, [sp, #4]
 80015ac:	9b01      	ldr	r3, [sp, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80015ae:	69a3      	ldr	r3, [r4, #24]
  HAL_GPIO_WritePin(pc13_GPIO_Port, pc13_Pin, GPIO_PIN_RESET);
 80015b0:	482c      	ldr	r0, [pc, #176]	; (8001664 <main+0xe8>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80015b2:	f043 0320 	orr.w	r3, r3, #32
 80015b6:	61a3      	str	r3, [r4, #24]
 80015b8:	69a3      	ldr	r3, [r4, #24]

  /*Configure GPIO pin : pc13_Pin */
  GPIO_InitStruct.Pin = pc13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ba:	2500      	movs	r5, #0
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80015bc:	f003 0320 	and.w	r3, r3, #32
 80015c0:	9302      	str	r3, [sp, #8]
 80015c2:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015c4:	69a3      	ldr	r3, [r4, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015c6:	2701      	movs	r7, #1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015c8:	f043 0304 	orr.w	r3, r3, #4
 80015cc:	61a3      	str	r3, [r4, #24]
 80015ce:	69a3      	ldr	r3, [r4, #24]
  GPIO_InitStruct.Pin = pc13_Pin;
 80015d0:	f44f 5600 	mov.w	r6, #8192	; 0x2000
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015d4:	f003 0304 	and.w	r3, r3, #4
 80015d8:	9303      	str	r3, [sp, #12]
 80015da:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(pc13_GPIO_Port, pc13_Pin, GPIO_PIN_RESET);
 80015dc:	f7ff f8a6 	bl	800072c <HAL_GPIO_WritePin>
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015e0:	2302      	movs	r3, #2
  HAL_GPIO_Init(pc13_GPIO_Port, &GPIO_InitStruct);
 80015e2:	a904      	add	r1, sp, #16
 80015e4:	481f      	ldr	r0, [pc, #124]	; (8001664 <main+0xe8>)
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015e6:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Pin = pc13_Pin;
 80015e8:	9604      	str	r6, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015ea:	9705      	str	r7, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ec:	9506      	str	r5, [sp, #24]
  HAL_GPIO_Init(pc13_GPIO_Port, &GPIO_InitStruct);
 80015ee:	f7fe ffbd 	bl	800056c <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 80015f2:	6963      	ldr	r3, [r4, #20]
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 80015f4:	462a      	mov	r2, r5
  __HAL_RCC_DMA1_CLK_ENABLE();
 80015f6:	433b      	orrs	r3, r7
 80015f8:	6163      	str	r3, [r4, #20]
 80015fa:	6963      	ldr	r3, [r4, #20]
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 80015fc:	4629      	mov	r1, r5
  __HAL_RCC_DMA1_CLK_ENABLE();
 80015fe:	403b      	ands	r3, r7
 8001600:	9304      	str	r3, [sp, #16]
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8001602:	200e      	movs	r0, #14
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001604:	9b04      	ldr	r3, [sp, #16]
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8001606:	f7fe fdfb 	bl	8000200 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 800160a:	200e      	movs	r0, #14
 800160c:	f7fe fe2c 	bl	8000268 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8001610:	4629      	mov	r1, r5
 8001612:	462a      	mov	r2, r5
 8001614:	200f      	movs	r0, #15
 8001616:	f7fe fdf3 	bl	8000200 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 800161a:	200f      	movs	r0, #15
 800161c:	f7fe fe24 	bl	8000268 <HAL_NVIC_EnableIRQ>
  huart1.Init.BaudRate = 115200;
 8001620:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  huart1.Instance = USART1;
 8001624:	4c10      	ldr	r4, [pc, #64]	; (8001668 <main+0xec>)
  huart1.Init.BaudRate = 115200;
 8001626:	4a11      	ldr	r2, [pc, #68]	; (800166c <main+0xf0>)
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001628:	4620      	mov	r0, r4
  huart1.Init.BaudRate = 115200;
 800162a:	e884 000c 	stmia.w	r4, {r2, r3}
  huart1.Init.Mode = UART_MODE_TX_RX;
 800162e:	230c      	movs	r3, #12
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001630:	60a5      	str	r5, [r4, #8]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001632:	6163      	str	r3, [r4, #20]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001634:	60e5      	str	r5, [r4, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001636:	6125      	str	r5, [r4, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001638:	61a5      	str	r5, [r4, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800163a:	61e5      	str	r5, [r4, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800163c:	f7ff fbee 	bl	8000e1c <HAL_UART_Init>
  __HAL_UART_ENABLE_IT(&huart1, UART_IT_IDLE);
 8001640:	6822      	ldr	r2, [r4, #0]
  HAL_UART_Receive_DMA(&huart1, (uint8_t*)rx_buff, BUFSIZE);
 8001642:	490b      	ldr	r1, [pc, #44]	; (8001670 <main+0xf4>)
  __HAL_UART_ENABLE_IT(&huart1, UART_IT_IDLE);
 8001644:	68d3      	ldr	r3, [r2, #12]
  HAL_UART_Receive_DMA(&huart1, (uint8_t*)rx_buff, BUFSIZE);
 8001646:	4620      	mov	r0, r4
  __HAL_UART_ENABLE_IT(&huart1, UART_IT_IDLE);
 8001648:	f043 0310 	orr.w	r3, r3, #16
 800164c:	60d3      	str	r3, [r2, #12]
  HAL_UART_Receive_DMA(&huart1, (uint8_t*)rx_buff, BUFSIZE);
 800164e:	2207      	movs	r2, #7
 8001650:	f7ff fca4 	bl	8000f9c <HAL_UART_Receive_DMA>
  HAL_GPIO_WritePin(pc13_GPIO_Port, pc13_Pin, GPIO_PIN_SET);
 8001654:	463a      	mov	r2, r7
 8001656:	4631      	mov	r1, r6
 8001658:	4802      	ldr	r0, [pc, #8]	; (8001664 <main+0xe8>)
 800165a:	f7ff f867 	bl	800072c <HAL_GPIO_WritePin>
 800165e:	e7fe      	b.n	800165e <main+0xe2>
 8001660:	40021000 	.word	0x40021000
 8001664:	40011000 	.word	0x40011000
 8001668:	200000c0 	.word	0x200000c0
 800166c:	40013800 	.word	0x40013800
 8001670:	20000028 	.word	0x20000028

08001674 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001674:	4770      	bx	lr
	...

08001678 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001678:	4b0e      	ldr	r3, [pc, #56]	; (80016b4 <HAL_MspInit+0x3c>)
{
 800167a:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 800167c:	699a      	ldr	r2, [r3, #24]
 800167e:	f042 0201 	orr.w	r2, r2, #1
 8001682:	619a      	str	r2, [r3, #24]
 8001684:	699a      	ldr	r2, [r3, #24]
 8001686:	f002 0201 	and.w	r2, r2, #1
 800168a:	9200      	str	r2, [sp, #0]
 800168c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800168e:	69da      	ldr	r2, [r3, #28]
 8001690:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001694:	61da      	str	r2, [r3, #28]
 8001696:	69db      	ldr	r3, [r3, #28]

  /* System interrupt init*/

  /**NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001698:	4a07      	ldr	r2, [pc, #28]	; (80016b8 <HAL_MspInit+0x40>)
  __HAL_RCC_PWR_CLK_ENABLE();
 800169a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800169e:	9301      	str	r3, [sp, #4]
 80016a0:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80016a2:	6853      	ldr	r3, [r2, #4]
 80016a4:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80016a8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80016ac:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016ae:	b002      	add	sp, #8
 80016b0:	4770      	bx	lr
 80016b2:	bf00      	nop
 80016b4:	40021000 	.word	0x40021000
 80016b8:	40010000 	.word	0x40010000

080016bc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80016bc:	b570      	push	{r4, r5, r6, lr}
 80016be:	4606      	mov	r6, r0
 80016c0:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016c2:	2210      	movs	r2, #16
 80016c4:	2100      	movs	r1, #0
 80016c6:	a802      	add	r0, sp, #8
 80016c8:	f000 f8f8 	bl	80018bc <memset>
  if(huart->Instance==USART1)
 80016cc:	6832      	ldr	r2, [r6, #0]
 80016ce:	4b2f      	ldr	r3, [pc, #188]	; (800178c <HAL_UART_MspInit+0xd0>)
 80016d0:	429a      	cmp	r2, r3
 80016d2:	d159      	bne.n	8001788 <HAL_UART_MspInit+0xcc>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80016d4:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 80016d8:	699a      	ldr	r2, [r3, #24]
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016da:	a902      	add	r1, sp, #8
    __HAL_RCC_USART1_CLK_ENABLE();
 80016dc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80016e0:	619a      	str	r2, [r3, #24]
 80016e2:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016e4:	482a      	ldr	r0, [pc, #168]	; (8001790 <HAL_UART_MspInit+0xd4>)
    __HAL_RCC_USART1_CLK_ENABLE();
 80016e6:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80016ea:	9200      	str	r2, [sp, #0]
 80016ec:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016ee:	699a      	ldr	r2, [r3, #24]

    GPIO_InitStruct.Pin = GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016f0:	2500      	movs	r5, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016f2:	f042 0204 	orr.w	r2, r2, #4
 80016f6:	619a      	str	r2, [r3, #24]
 80016f8:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 80016fa:	4c26      	ldr	r4, [pc, #152]	; (8001794 <HAL_UART_MspInit+0xd8>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016fc:	f003 0304 	and.w	r3, r3, #4
 8001700:	9301      	str	r3, [sp, #4]
 8001702:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001704:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001708:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800170a:	2302      	movs	r3, #2
 800170c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800170e:	2303      	movs	r3, #3
 8001710:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001712:	f7fe ff2b 	bl	800056c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001716:	f44f 6380 	mov.w	r3, #1024	; 0x400
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800171a:	481d      	ldr	r0, [pc, #116]	; (8001790 <HAL_UART_MspInit+0xd4>)
 800171c:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800171e:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001720:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001722:	9504      	str	r5, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001724:	f7fe ff22 	bl	800056c <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8001728:	4b1b      	ldr	r3, [pc, #108]	; (8001798 <HAL_UART_MspInit+0xdc>)
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800172a:	4620      	mov	r0, r4
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800172c:	e884 0028 	stmia.w	r4, {r3, r5}
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001730:	2380      	movs	r3, #128	; 0x80
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001732:	60a5      	str	r5, [r4, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001734:	60e3      	str	r3, [r4, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001736:	6125      	str	r5, [r4, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001738:	6165      	str	r5, [r4, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 800173a:	61a5      	str	r5, [r4, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800173c:	61e5      	str	r5, [r4, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800173e:	f7fe fdb5 	bl	80002ac <HAL_DMA_Init>
 8001742:	b108      	cbz	r0, 8001748 <HAL_UART_MspInit+0x8c>
    {
      Error_Handler();
 8001744:	f7ff ff96 	bl	8001674 <Error_Handler>

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001748:	f04f 0c10 	mov.w	ip, #16
 800174c:	4b13      	ldr	r3, [pc, #76]	; (800179c <HAL_UART_MspInit+0xe0>)
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800174e:	6374      	str	r4, [r6, #52]	; 0x34
 8001750:	6266      	str	r6, [r4, #36]	; 0x24
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8001752:	4c13      	ldr	r4, [pc, #76]	; (80017a0 <HAL_UART_MspInit+0xe4>)
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001754:	2280      	movs	r2, #128	; 0x80
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001756:	e884 1008 	stmia.w	r4, {r3, ip}
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800175a:	2300      	movs	r3, #0
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800175c:	4620      	mov	r0, r4
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800175e:	60a3      	str	r3, [r4, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001760:	60e2      	str	r2, [r4, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001762:	6123      	str	r3, [r4, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001764:	6163      	str	r3, [r4, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8001766:	61a3      	str	r3, [r4, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001768:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800176a:	f7fe fd9f 	bl	80002ac <HAL_DMA_Init>
 800176e:	b108      	cbz	r0, 8001774 <HAL_UART_MspInit+0xb8>
    {
      Error_Handler();
 8001770:	f7ff ff80 	bl	8001674 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001774:	2200      	movs	r2, #0
 8001776:	2025      	movs	r0, #37	; 0x25
    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8001778:	6334      	str	r4, [r6, #48]	; 0x30
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800177a:	4611      	mov	r1, r2
    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 800177c:	6266      	str	r6, [r4, #36]	; 0x24
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800177e:	f7fe fd3f 	bl	8000200 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001782:	2025      	movs	r0, #37	; 0x25
 8001784:	f7fe fd70 	bl	8000268 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001788:	b006      	add	sp, #24
 800178a:	bd70      	pop	{r4, r5, r6, pc}
 800178c:	40013800 	.word	0x40013800
 8001790:	40010800 	.word	0x40010800
 8001794:	2000007c 	.word	0x2000007c
 8001798:	40020058 	.word	0x40020058
 800179c:	40020044 	.word	0x40020044
 80017a0:	20000038 	.word	0x20000038

080017a4 <NMI_Handler>:
 80017a4:	4770      	bx	lr

080017a6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017a6:	e7fe      	b.n	80017a6 <HardFault_Handler>

080017a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017a8:	e7fe      	b.n	80017a8 <MemManage_Handler>

080017aa <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017aa:	e7fe      	b.n	80017aa <BusFault_Handler>

080017ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017ac:	e7fe      	b.n	80017ac <UsageFault_Handler>

080017ae <SVC_Handler>:
 80017ae:	4770      	bx	lr

080017b0 <DebugMon_Handler>:
 80017b0:	4770      	bx	lr

080017b2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80017b2:	4770      	bx	lr

080017b4 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017b4:	f7fe bd00 	b.w	80001b8 <HAL_IncTick>

080017b8 <DMA1_Channel4_IRQHandler>:
void DMA1_Channel4_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80017b8:	4801      	ldr	r0, [pc, #4]	; (80017c0 <DMA1_Channel4_IRQHandler+0x8>)
 80017ba:	f7fe be43 	b.w	8000444 <HAL_DMA_IRQHandler>
 80017be:	bf00      	nop
 80017c0:	20000038 	.word	0x20000038

080017c4 <DMA1_Channel5_IRQHandler>:
void DMA1_Channel5_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80017c4:	4801      	ldr	r0, [pc, #4]	; (80017cc <DMA1_Channel5_IRQHandler+0x8>)
 80017c6:	f7fe be3d 	b.w	8000444 <HAL_DMA_IRQHandler>
 80017ca:	bf00      	nop
 80017cc:	2000007c 	.word	0x2000007c

080017d0 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80017d0:	4801      	ldr	r0, [pc, #4]	; (80017d8 <USART1_IRQHandler+0x8>)
 80017d2:	f7ff bd0d 	b.w	80011f0 <HAL_UART_IRQHandler>
 80017d6:	bf00      	nop
 80017d8:	200000c0 	.word	0x200000c0

080017dc <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80017dc:	4b0f      	ldr	r3, [pc, #60]	; (800181c <SystemInit+0x40>)
 80017de:	681a      	ldr	r2, [r3, #0]
 80017e0:	f042 0201 	orr.w	r2, r2, #1
 80017e4:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80017e6:	6859      	ldr	r1, [r3, #4]
 80017e8:	4a0d      	ldr	r2, [pc, #52]	; (8001820 <SystemInit+0x44>)
 80017ea:	400a      	ands	r2, r1
 80017ec:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80017ee:	681a      	ldr	r2, [r3, #0]
 80017f0:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80017f4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80017f8:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80017fa:	681a      	ldr	r2, [r3, #0]
 80017fc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001800:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8001802:	685a      	ldr	r2, [r3, #4]
 8001804:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8001808:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 800180a:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800180e:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001810:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001814:	4b03      	ldr	r3, [pc, #12]	; (8001824 <SystemInit+0x48>)
 8001816:	609a      	str	r2, [r3, #8]
 8001818:	4770      	bx	lr
 800181a:	bf00      	nop
 800181c:	40021000 	.word	0x40021000
 8001820:	f8ff0000 	.word	0xf8ff0000
 8001824:	e000ed00 	.word	0xe000ed00

08001828 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001828:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800182a:	e003      	b.n	8001834 <LoopCopyDataInit>

0800182c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800182c:	4b0b      	ldr	r3, [pc, #44]	; (800185c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800182e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001830:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001832:	3104      	adds	r1, #4

08001834 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001834:	480a      	ldr	r0, [pc, #40]	; (8001860 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8001836:	4b0b      	ldr	r3, [pc, #44]	; (8001864 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001838:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800183a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800183c:	d3f6      	bcc.n	800182c <CopyDataInit>
  ldr r2, =_sbss
 800183e:	4a0a      	ldr	r2, [pc, #40]	; (8001868 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001840:	e002      	b.n	8001848 <LoopFillZerobss>

08001842 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001842:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001844:	f842 3b04 	str.w	r3, [r2], #4

08001848 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001848:	4b08      	ldr	r3, [pc, #32]	; (800186c <LoopFillZerobss+0x24>)
  cmp r2, r3
 800184a:	429a      	cmp	r2, r3
  bcc FillZerobss
 800184c:	d3f9      	bcc.n	8001842 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800184e:	f7ff ffc5 	bl	80017dc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001852:	f000 f80f 	bl	8001874 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001856:	f7ff fe91 	bl	800157c <main>
  bx lr
 800185a:	4770      	bx	lr
  ldr r3, =_sidata
 800185c:	080019f0 	.word	0x080019f0
  ldr r0, =_sdata
 8001860:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001864:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 8001868:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 800186c:	20000100 	.word	0x20000100

08001870 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001870:	e7fe      	b.n	8001870 <ADC1_2_IRQHandler>
	...

08001874 <__libc_init_array>:
 8001874:	b570      	push	{r4, r5, r6, lr}
 8001876:	2500      	movs	r5, #0
 8001878:	4e0c      	ldr	r6, [pc, #48]	; (80018ac <__libc_init_array+0x38>)
 800187a:	4c0d      	ldr	r4, [pc, #52]	; (80018b0 <__libc_init_array+0x3c>)
 800187c:	1ba4      	subs	r4, r4, r6
 800187e:	10a4      	asrs	r4, r4, #2
 8001880:	42a5      	cmp	r5, r4
 8001882:	d109      	bne.n	8001898 <__libc_init_array+0x24>
 8001884:	f000 f822 	bl	80018cc <_init>
 8001888:	2500      	movs	r5, #0
 800188a:	4e0a      	ldr	r6, [pc, #40]	; (80018b4 <__libc_init_array+0x40>)
 800188c:	4c0a      	ldr	r4, [pc, #40]	; (80018b8 <__libc_init_array+0x44>)
 800188e:	1ba4      	subs	r4, r4, r6
 8001890:	10a4      	asrs	r4, r4, #2
 8001892:	42a5      	cmp	r5, r4
 8001894:	d105      	bne.n	80018a2 <__libc_init_array+0x2e>
 8001896:	bd70      	pop	{r4, r5, r6, pc}
 8001898:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800189c:	4798      	blx	r3
 800189e:	3501      	adds	r5, #1
 80018a0:	e7ee      	b.n	8001880 <__libc_init_array+0xc>
 80018a2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80018a6:	4798      	blx	r3
 80018a8:	3501      	adds	r5, #1
 80018aa:	e7f2      	b.n	8001892 <__libc_init_array+0x1e>
 80018ac:	080019e8 	.word	0x080019e8
 80018b0:	080019e8 	.word	0x080019e8
 80018b4:	080019e8 	.word	0x080019e8
 80018b8:	080019ec 	.word	0x080019ec

080018bc <memset>:
 80018bc:	4603      	mov	r3, r0
 80018be:	4402      	add	r2, r0
 80018c0:	4293      	cmp	r3, r2
 80018c2:	d100      	bne.n	80018c6 <memset+0xa>
 80018c4:	4770      	bx	lr
 80018c6:	f803 1b01 	strb.w	r1, [r3], #1
 80018ca:	e7f9      	b.n	80018c0 <memset+0x4>

080018cc <_init>:
 80018cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80018ce:	bf00      	nop
 80018d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80018d2:	bc08      	pop	{r3}
 80018d4:	469e      	mov	lr, r3
 80018d6:	4770      	bx	lr

080018d8 <_fini>:
 80018d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80018da:	bf00      	nop
 80018dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80018de:	bc08      	pop	{r3}
 80018e0:	469e      	mov	lr, r3
 80018e2:	4770      	bx	lr
