Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Aug 25 21:11:16 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/UniformILPNew/fir_SHI_UniformILPNew_57_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 Delay1No15_instance/Y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum8_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.412ns  (logic 0.914ns (26.788%)  route 2.498ns (73.212%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 6.641 - 4.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.219ns (routing 1.131ns, distribution 1.088ns)
  Clock Net Delay (Destination): 1.994ns (routing 1.026ns, distribution 0.968ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=7144, routed)        2.219     3.156    Delay1No15_instance/clk_IBUF_BUFG
    SLICE_X125Y354       FDCE                                         r  Delay1No15_instance/Y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y354       FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.236 r  Delay1No15_instance/Y_reg[3]/Q
                         net (fo=4, routed)           0.559     3.795    Delay1No14_instance/Y_reg[33]_0[3]
    SLICE_X127Y378       LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.124     3.919 r  Delay1No14_instance/geqOp_carry_i_15__4/O
                         net (fo=1, routed)           0.009     3.928    Sum8_1_impl_instance/FPAddSubOp_instance/S[1]
    SLICE_X127Y378       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     4.114 r  Sum8_1_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.140    Sum8_1_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X127Y379       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.155 r  Sum8_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.181    Sum8_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X127Y380       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.233 r  Sum8_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.410     4.643    Delay1No14_instance/CO[0]
    SLICE_X126Y383       LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.116     4.759 r  Delay1No14_instance/shiftedFracY_d1[32]_i_16__4/O
                         net (fo=2, routed)           0.306     5.065    Delay1No14_instance/Sum8_1_impl_instance/FPAddSubOp_instance/expDiff__26[3]
    SLICE_X127Y384       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     5.162 r  Delay1No14_instance/shiftedFracY_d1[49]_i_8__4/O
                         net (fo=1, routed)           0.040     5.202    Delay1No14_instance/shiftedFracY_d1[49]_i_8__4_n_0
    SLICE_X127Y384       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     5.252 r  Delay1No14_instance/shiftedFracY_d1[49]_i_3__4/O
                         net (fo=3, routed)           0.323     5.575    Delay1No14_instance/Sum8_1_impl_instance/FPAddSubOp_instance/shiftedOut
    SLICE_X125Y383       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     5.611 r  Delay1No14_instance/shiftedFracY_d1[33]_i_3__4/O
                         net (fo=48, routed)          0.580     6.191    Delay1No15_instance/shiftVal__5[1]
    SLICE_X130Y379       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     6.314 r  Delay1No15_instance/shiftedFracY_d1[7]_i_1__4/O
                         net (fo=2, routed)           0.169     6.483    Delay1No15_instance/level4__0[3]
    SLICE_X130Y381       LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035     6.518 r  Delay1No15_instance/shiftedFracY_d1[23]_i_1__4/O
                         net (fo=1, routed)           0.050     6.568    Sum8_1_impl_instance/FPAddSubOp_instance/D[12]
    SLICE_X130Y381       FDRE                                         r  Sum8_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=7144, routed)        1.994     6.641    Sum8_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X130Y381       FDRE                                         r  Sum8_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[23]/C
                         clock pessimism              0.404     7.044    
                         clock uncertainty           -0.035     7.009    
    SLICE_X130Y381       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     7.034    Sum8_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[23]
  -------------------------------------------------------------------
                         required time                          7.034    
                         arrival time                          -6.568    
  -------------------------------------------------------------------
                         slack                                  0.466    




