Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jul 29 11:48:21 2021
| Host         : DESKTOP-P9KU36P running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (40)
5. checking no_input_delay (2)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: PS2_CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (40)
-------------------------------------------------
 There are 40 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     23.257        0.000                      0                   73        0.178        0.000                      0                   73        3.000        0.000                       0                    99  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)       Period(ns)      Frequency(MHz)
-----            ------------       ----------      --------------
sys_clk_pin      {0.000 5.000}      10.000          100.000         
  clk_fb         {0.000 25.000}     50.000          20.000          
  clk_pix_unbuf  {0.000 19.841}     39.683          25.200          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                        3.000        0.000                       0                     1  
  clk_fb                                                                                                                                                          48.751        0.000                       0                     2  
  clk_pix_unbuf       23.257        0.000                      0                   73        0.178        0.000                      0                   73       19.341        0.000                       0                    96  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100m }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clkk/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clkk/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clkk/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clkk/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clkk/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clkk/MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkk/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  clkk/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  clkk/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y1  clkk/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y1  clkk/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_pix_unbuf
  To Clock:  clk_pix_unbuf

Setup :            0  Failing Endpoints,  Worst Slack       23.257ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.341ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.257ns  (required time - arrival time)
  Source:                 dispp/sx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            draww/vga_g_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_unbuf rise@39.683ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        15.802ns  (logic 2.514ns (15.910%)  route 13.288ns (84.090%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.830ns = ( 45.513 - 39.683 ) 
    Source Clock Delay      (SCD):    6.115ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clkk/bufg_clk/O
                         net (fo=94, routed)          1.548     6.115    dispp/clk_pix
    SLICE_X46Y63         FDRE                                         r  dispp/sx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y63         FDRE (Prop_fdre_C_Q)         0.518     6.633 r  dispp/sx_reg[1]/Q
                         net (fo=12, routed)          0.851     7.484    dispp/sx[1]
    SLICE_X44Y61         LUT2 (Prop_lut2_I1_O)        0.124     7.608 r  dispp/q_draw1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.608    draww/vga_r_reg[0]_i_325_0[0]
    SLICE_X44Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.855 r  draww/q_draw1_carry/O[0]
                         net (fo=256, routed)         6.466    14.321    dispp/vga_r_reg[0]_i_26_0[0]
    SLICE_X8Y7           MUXF7 (Prop_muxf7_S_O)       0.467    14.788 r  dispp/vga_r_reg[0]_i_223/O
                         net (fo=1, routed)           0.000    14.788    dispp/vga_r_reg[0]_i_223_n_0
    SLICE_X8Y7           MUXF8 (Prop_muxf8_I1_O)      0.088    14.876 r  dispp/vga_r_reg[0]_i_81/O
                         net (fo=1, routed)           1.099    15.975    dispp/vga_r_reg[0]_i_81_n_0
    SLICE_X9Y20          LUT6 (Prop_lut6_I1_O)        0.319    16.294 r  dispp/vga_r[0]_i_39/O
                         net (fo=1, routed)           0.000    16.294    dispp/vga_r[0]_i_39_n_0
    SLICE_X9Y20          MUXF7 (Prop_muxf7_I1_O)      0.217    16.511 r  dispp/vga_r_reg[0]_i_19/O
                         net (fo=1, routed)           0.000    16.511    dispp/vga_r_reg[0]_i_19_n_0
    SLICE_X9Y20          MUXF8 (Prop_muxf8_I1_O)      0.094    16.605 r  dispp/vga_r_reg[0]_i_8/O
                         net (fo=1, routed)           3.173    19.778    draww/vga_r_reg[0]_3
    SLICE_X49Y63         LUT5 (Prop_lut5_I0_O)        0.316    20.094 r  draww/vga_r[0]_i_3/O
                         net (fo=2, routed)           0.325    20.419    draww/vga_r[0]_i_3_n_0
    SLICE_X50Y63         LUT6 (Prop_lut6_I5_O)        0.124    20.543 r  draww/vga_g[3]_i_1/O
                         net (fo=4, routed)           1.374    21.917    draww/vga_g[3]_i_1_n_0
    SLICE_X62Y79         FDRE                                         r  draww/vga_g_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk_100m (IN)
                         net (fo=0)                   0.000    39.683    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.101 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.263    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.346 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    43.927    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.018 r  clkk/bufg_clk/O
                         net (fo=94, routed)          1.495    45.513    draww/clk_pix
    SLICE_X62Y79         FDRE                                         r  draww/vga_g_reg[3]/C
                         clock pessimism              0.311    45.824    
                         clock uncertainty           -0.221    45.603    
    SLICE_X62Y79         FDRE (Setup_fdre_C_R)       -0.429    45.174    draww/vga_g_reg[3]
  -------------------------------------------------------------------
                         required time                         45.174    
                         arrival time                         -21.917    
  -------------------------------------------------------------------
                         slack                                 23.257    

Slack (MET) :             23.257ns  (required time - arrival time)
  Source:                 dispp/sx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            draww/vga_g_reg[3]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_unbuf rise@39.683ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        15.802ns  (logic 2.514ns (15.910%)  route 13.288ns (84.090%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.830ns = ( 45.513 - 39.683 ) 
    Source Clock Delay      (SCD):    6.115ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clkk/bufg_clk/O
                         net (fo=94, routed)          1.548     6.115    dispp/clk_pix
    SLICE_X46Y63         FDRE                                         r  dispp/sx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y63         FDRE (Prop_fdre_C_Q)         0.518     6.633 r  dispp/sx_reg[1]/Q
                         net (fo=12, routed)          0.851     7.484    dispp/sx[1]
    SLICE_X44Y61         LUT2 (Prop_lut2_I1_O)        0.124     7.608 r  dispp/q_draw1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.608    draww/vga_r_reg[0]_i_325_0[0]
    SLICE_X44Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.855 r  draww/q_draw1_carry/O[0]
                         net (fo=256, routed)         6.466    14.321    dispp/vga_r_reg[0]_i_26_0[0]
    SLICE_X8Y7           MUXF7 (Prop_muxf7_S_O)       0.467    14.788 r  dispp/vga_r_reg[0]_i_223/O
                         net (fo=1, routed)           0.000    14.788    dispp/vga_r_reg[0]_i_223_n_0
    SLICE_X8Y7           MUXF8 (Prop_muxf8_I1_O)      0.088    14.876 r  dispp/vga_r_reg[0]_i_81/O
                         net (fo=1, routed)           1.099    15.975    dispp/vga_r_reg[0]_i_81_n_0
    SLICE_X9Y20          LUT6 (Prop_lut6_I1_O)        0.319    16.294 r  dispp/vga_r[0]_i_39/O
                         net (fo=1, routed)           0.000    16.294    dispp/vga_r[0]_i_39_n_0
    SLICE_X9Y20          MUXF7 (Prop_muxf7_I1_O)      0.217    16.511 r  dispp/vga_r_reg[0]_i_19/O
                         net (fo=1, routed)           0.000    16.511    dispp/vga_r_reg[0]_i_19_n_0
    SLICE_X9Y20          MUXF8 (Prop_muxf8_I1_O)      0.094    16.605 r  dispp/vga_r_reg[0]_i_8/O
                         net (fo=1, routed)           3.173    19.778    draww/vga_r_reg[0]_3
    SLICE_X49Y63         LUT5 (Prop_lut5_I0_O)        0.316    20.094 r  draww/vga_r[0]_i_3/O
                         net (fo=2, routed)           0.325    20.419    draww/vga_r[0]_i_3_n_0
    SLICE_X50Y63         LUT6 (Prop_lut6_I5_O)        0.124    20.543 r  draww/vga_g[3]_i_1/O
                         net (fo=4, routed)           1.374    21.917    draww/vga_g[3]_i_1_n_0
    SLICE_X62Y79         FDRE                                         r  draww/vga_g_reg[3]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk_100m (IN)
                         net (fo=0)                   0.000    39.683    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.101 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.263    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.346 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    43.927    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.018 r  clkk/bufg_clk/O
                         net (fo=94, routed)          1.495    45.513    draww/clk_pix
    SLICE_X62Y79         FDRE                                         r  draww/vga_g_reg[3]_lopt_replica/C
                         clock pessimism              0.311    45.824    
                         clock uncertainty           -0.221    45.603    
    SLICE_X62Y79         FDRE (Setup_fdre_C_R)       -0.429    45.174    draww/vga_g_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         45.174    
                         arrival time                         -21.917    
  -------------------------------------------------------------------
                         slack                                 23.257    

Slack (MET) :             23.257ns  (required time - arrival time)
  Source:                 dispp/sx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            draww/vga_g_reg[3]_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_unbuf rise@39.683ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        15.802ns  (logic 2.514ns (15.910%)  route 13.288ns (84.090%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.830ns = ( 45.513 - 39.683 ) 
    Source Clock Delay      (SCD):    6.115ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clkk/bufg_clk/O
                         net (fo=94, routed)          1.548     6.115    dispp/clk_pix
    SLICE_X46Y63         FDRE                                         r  dispp/sx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y63         FDRE (Prop_fdre_C_Q)         0.518     6.633 r  dispp/sx_reg[1]/Q
                         net (fo=12, routed)          0.851     7.484    dispp/sx[1]
    SLICE_X44Y61         LUT2 (Prop_lut2_I1_O)        0.124     7.608 r  dispp/q_draw1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.608    draww/vga_r_reg[0]_i_325_0[0]
    SLICE_X44Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.855 r  draww/q_draw1_carry/O[0]
                         net (fo=256, routed)         6.466    14.321    dispp/vga_r_reg[0]_i_26_0[0]
    SLICE_X8Y7           MUXF7 (Prop_muxf7_S_O)       0.467    14.788 r  dispp/vga_r_reg[0]_i_223/O
                         net (fo=1, routed)           0.000    14.788    dispp/vga_r_reg[0]_i_223_n_0
    SLICE_X8Y7           MUXF8 (Prop_muxf8_I1_O)      0.088    14.876 r  dispp/vga_r_reg[0]_i_81/O
                         net (fo=1, routed)           1.099    15.975    dispp/vga_r_reg[0]_i_81_n_0
    SLICE_X9Y20          LUT6 (Prop_lut6_I1_O)        0.319    16.294 r  dispp/vga_r[0]_i_39/O
                         net (fo=1, routed)           0.000    16.294    dispp/vga_r[0]_i_39_n_0
    SLICE_X9Y20          MUXF7 (Prop_muxf7_I1_O)      0.217    16.511 r  dispp/vga_r_reg[0]_i_19/O
                         net (fo=1, routed)           0.000    16.511    dispp/vga_r_reg[0]_i_19_n_0
    SLICE_X9Y20          MUXF8 (Prop_muxf8_I1_O)      0.094    16.605 r  dispp/vga_r_reg[0]_i_8/O
                         net (fo=1, routed)           3.173    19.778    draww/vga_r_reg[0]_3
    SLICE_X49Y63         LUT5 (Prop_lut5_I0_O)        0.316    20.094 r  draww/vga_r[0]_i_3/O
                         net (fo=2, routed)           0.325    20.419    draww/vga_r[0]_i_3_n_0
    SLICE_X50Y63         LUT6 (Prop_lut6_I5_O)        0.124    20.543 r  draww/vga_g[3]_i_1/O
                         net (fo=4, routed)           1.374    21.917    draww/vga_g[3]_i_1_n_0
    SLICE_X62Y79         FDRE                                         r  draww/vga_g_reg[3]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk_100m (IN)
                         net (fo=0)                   0.000    39.683    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.101 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.263    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.346 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    43.927    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.018 r  clkk/bufg_clk/O
                         net (fo=94, routed)          1.495    45.513    draww/clk_pix
    SLICE_X62Y79         FDRE                                         r  draww/vga_g_reg[3]_lopt_replica_2/C
                         clock pessimism              0.311    45.824    
                         clock uncertainty           -0.221    45.603    
    SLICE_X62Y79         FDRE (Setup_fdre_C_R)       -0.429    45.174    draww/vga_g_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         45.174    
                         arrival time                         -21.917    
  -------------------------------------------------------------------
                         slack                                 23.257    

Slack (MET) :             23.257ns  (required time - arrival time)
  Source:                 dispp/sx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            draww/vga_g_reg[3]_lopt_replica_3/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_unbuf rise@39.683ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        15.802ns  (logic 2.514ns (15.910%)  route 13.288ns (84.090%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.830ns = ( 45.513 - 39.683 ) 
    Source Clock Delay      (SCD):    6.115ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clkk/bufg_clk/O
                         net (fo=94, routed)          1.548     6.115    dispp/clk_pix
    SLICE_X46Y63         FDRE                                         r  dispp/sx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y63         FDRE (Prop_fdre_C_Q)         0.518     6.633 r  dispp/sx_reg[1]/Q
                         net (fo=12, routed)          0.851     7.484    dispp/sx[1]
    SLICE_X44Y61         LUT2 (Prop_lut2_I1_O)        0.124     7.608 r  dispp/q_draw1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.608    draww/vga_r_reg[0]_i_325_0[0]
    SLICE_X44Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.855 r  draww/q_draw1_carry/O[0]
                         net (fo=256, routed)         6.466    14.321    dispp/vga_r_reg[0]_i_26_0[0]
    SLICE_X8Y7           MUXF7 (Prop_muxf7_S_O)       0.467    14.788 r  dispp/vga_r_reg[0]_i_223/O
                         net (fo=1, routed)           0.000    14.788    dispp/vga_r_reg[0]_i_223_n_0
    SLICE_X8Y7           MUXF8 (Prop_muxf8_I1_O)      0.088    14.876 r  dispp/vga_r_reg[0]_i_81/O
                         net (fo=1, routed)           1.099    15.975    dispp/vga_r_reg[0]_i_81_n_0
    SLICE_X9Y20          LUT6 (Prop_lut6_I1_O)        0.319    16.294 r  dispp/vga_r[0]_i_39/O
                         net (fo=1, routed)           0.000    16.294    dispp/vga_r[0]_i_39_n_0
    SLICE_X9Y20          MUXF7 (Prop_muxf7_I1_O)      0.217    16.511 r  dispp/vga_r_reg[0]_i_19/O
                         net (fo=1, routed)           0.000    16.511    dispp/vga_r_reg[0]_i_19_n_0
    SLICE_X9Y20          MUXF8 (Prop_muxf8_I1_O)      0.094    16.605 r  dispp/vga_r_reg[0]_i_8/O
                         net (fo=1, routed)           3.173    19.778    draww/vga_r_reg[0]_3
    SLICE_X49Y63         LUT5 (Prop_lut5_I0_O)        0.316    20.094 r  draww/vga_r[0]_i_3/O
                         net (fo=2, routed)           0.325    20.419    draww/vga_r[0]_i_3_n_0
    SLICE_X50Y63         LUT6 (Prop_lut6_I5_O)        0.124    20.543 r  draww/vga_g[3]_i_1/O
                         net (fo=4, routed)           1.374    21.917    draww/vga_g[3]_i_1_n_0
    SLICE_X62Y79         FDRE                                         r  draww/vga_g_reg[3]_lopt_replica_3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk_100m (IN)
                         net (fo=0)                   0.000    39.683    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.101 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.263    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.346 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    43.927    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.018 r  clkk/bufg_clk/O
                         net (fo=94, routed)          1.495    45.513    draww/clk_pix
    SLICE_X62Y79         FDRE                                         r  draww/vga_g_reg[3]_lopt_replica_3/C
                         clock pessimism              0.311    45.824    
                         clock uncertainty           -0.221    45.603    
    SLICE_X62Y79         FDRE (Setup_fdre_C_R)       -0.429    45.174    draww/vga_g_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         45.174    
                         arrival time                         -21.917    
  -------------------------------------------------------------------
                         slack                                 23.257    

Slack (MET) :             24.287ns  (required time - arrival time)
  Source:                 dispp/sx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            draww/vga_r_reg[0]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_unbuf rise@39.683ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        15.109ns  (logic 2.514ns (16.639%)  route 12.595ns (83.361%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=2 LUT6=1 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.767ns = ( 45.450 - 39.683 ) 
    Source Clock Delay      (SCD):    6.115ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clkk/bufg_clk/O
                         net (fo=94, routed)          1.548     6.115    dispp/clk_pix
    SLICE_X46Y63         FDRE                                         r  dispp/sx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y63         FDRE (Prop_fdre_C_Q)         0.518     6.633 r  dispp/sx_reg[1]/Q
                         net (fo=12, routed)          0.851     7.484    dispp/sx[1]
    SLICE_X44Y61         LUT2 (Prop_lut2_I1_O)        0.124     7.608 r  dispp/q_draw1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.608    draww/vga_r_reg[0]_i_325_0[0]
    SLICE_X44Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.855 r  draww/q_draw1_carry/O[0]
                         net (fo=256, routed)         6.466    14.321    dispp/vga_r_reg[0]_i_26_0[0]
    SLICE_X8Y7           MUXF7 (Prop_muxf7_S_O)       0.467    14.788 r  dispp/vga_r_reg[0]_i_223/O
                         net (fo=1, routed)           0.000    14.788    dispp/vga_r_reg[0]_i_223_n_0
    SLICE_X8Y7           MUXF8 (Prop_muxf8_I1_O)      0.088    14.876 r  dispp/vga_r_reg[0]_i_81/O
                         net (fo=1, routed)           1.099    15.975    dispp/vga_r_reg[0]_i_81_n_0
    SLICE_X9Y20          LUT6 (Prop_lut6_I1_O)        0.319    16.294 r  dispp/vga_r[0]_i_39/O
                         net (fo=1, routed)           0.000    16.294    dispp/vga_r[0]_i_39_n_0
    SLICE_X9Y20          MUXF7 (Prop_muxf7_I1_O)      0.217    16.511 r  dispp/vga_r_reg[0]_i_19/O
                         net (fo=1, routed)           0.000    16.511    dispp/vga_r_reg[0]_i_19_n_0
    SLICE_X9Y20          MUXF8 (Prop_muxf8_I1_O)      0.094    16.605 r  dispp/vga_r_reg[0]_i_8/O
                         net (fo=1, routed)           3.173    19.778    draww/vga_r_reg[0]_3
    SLICE_X49Y63         LUT5 (Prop_lut5_I0_O)        0.316    20.094 r  draww/vga_r[0]_i_3/O
                         net (fo=2, routed)           0.322    20.416    draww/vga_r[0]_i_3_n_0
    SLICE_X50Y63         LUT5 (Prop_lut5_I0_O)        0.124    20.540 r  draww/vga_r[0]_i_2/O
                         net (fo=4, routed)           0.684    21.224    draww/q_draw
    SLICE_X50Y66         FDRE                                         r  draww/vga_r_reg[0]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk_100m (IN)
                         net (fo=0)                   0.000    39.683    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.101 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.263    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.346 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    43.927    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.018 r  clkk/bufg_clk/O
                         net (fo=94, routed)          1.432    45.450    draww/clk_pix
    SLICE_X50Y66         FDRE                                         r  draww/vga_r_reg[0]_lopt_replica_2/C
                         clock pessimism              0.311    45.761    
                         clock uncertainty           -0.221    45.540    
    SLICE_X50Y66         FDRE (Setup_fdre_C_D)       -0.028    45.512    draww/vga_r_reg[0]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         45.512    
                         arrival time                         -21.224    
  -------------------------------------------------------------------
                         slack                                 24.287    

Slack (MET) :             24.294ns  (required time - arrival time)
  Source:                 dispp/sx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            draww/vga_r_reg[0]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_unbuf rise@39.683ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        15.102ns  (logic 2.514ns (16.647%)  route 12.588ns (83.353%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=2 LUT6=1 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.767ns = ( 45.450 - 39.683 ) 
    Source Clock Delay      (SCD):    6.115ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clkk/bufg_clk/O
                         net (fo=94, routed)          1.548     6.115    dispp/clk_pix
    SLICE_X46Y63         FDRE                                         r  dispp/sx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y63         FDRE (Prop_fdre_C_Q)         0.518     6.633 r  dispp/sx_reg[1]/Q
                         net (fo=12, routed)          0.851     7.484    dispp/sx[1]
    SLICE_X44Y61         LUT2 (Prop_lut2_I1_O)        0.124     7.608 r  dispp/q_draw1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.608    draww/vga_r_reg[0]_i_325_0[0]
    SLICE_X44Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.855 r  draww/q_draw1_carry/O[0]
                         net (fo=256, routed)         6.466    14.321    dispp/vga_r_reg[0]_i_26_0[0]
    SLICE_X8Y7           MUXF7 (Prop_muxf7_S_O)       0.467    14.788 r  dispp/vga_r_reg[0]_i_223/O
                         net (fo=1, routed)           0.000    14.788    dispp/vga_r_reg[0]_i_223_n_0
    SLICE_X8Y7           MUXF8 (Prop_muxf8_I1_O)      0.088    14.876 r  dispp/vga_r_reg[0]_i_81/O
                         net (fo=1, routed)           1.099    15.975    dispp/vga_r_reg[0]_i_81_n_0
    SLICE_X9Y20          LUT6 (Prop_lut6_I1_O)        0.319    16.294 r  dispp/vga_r[0]_i_39/O
                         net (fo=1, routed)           0.000    16.294    dispp/vga_r[0]_i_39_n_0
    SLICE_X9Y20          MUXF7 (Prop_muxf7_I1_O)      0.217    16.511 r  dispp/vga_r_reg[0]_i_19/O
                         net (fo=1, routed)           0.000    16.511    dispp/vga_r_reg[0]_i_19_n_0
    SLICE_X9Y20          MUXF8 (Prop_muxf8_I1_O)      0.094    16.605 r  dispp/vga_r_reg[0]_i_8/O
                         net (fo=1, routed)           3.173    19.778    draww/vga_r_reg[0]_3
    SLICE_X49Y63         LUT5 (Prop_lut5_I0_O)        0.316    20.094 r  draww/vga_r[0]_i_3/O
                         net (fo=2, routed)           0.322    20.416    draww/vga_r[0]_i_3_n_0
    SLICE_X50Y63         LUT5 (Prop_lut5_I0_O)        0.124    20.540 r  draww/vga_r[0]_i_2/O
                         net (fo=4, routed)           0.677    21.217    draww/q_draw
    SLICE_X50Y66         FDRE                                         r  draww/vga_r_reg[0]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk_100m (IN)
                         net (fo=0)                   0.000    39.683    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.101 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.263    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.346 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    43.927    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.018 r  clkk/bufg_clk/O
                         net (fo=94, routed)          1.432    45.450    draww/clk_pix
    SLICE_X50Y66         FDRE                                         r  draww/vga_r_reg[0]_lopt_replica_3/C
                         clock pessimism              0.311    45.761    
                         clock uncertainty           -0.221    45.540    
    SLICE_X50Y66         FDRE (Setup_fdre_C_D)       -0.028    45.512    draww/vga_r_reg[0]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         45.512    
                         arrival time                         -21.217    
  -------------------------------------------------------------------
                         slack                                 24.294    

Slack (MET) :             24.460ns  (required time - arrival time)
  Source:                 dispp/sx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            draww/vga_r_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_unbuf rise@39.683ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        14.920ns  (logic 2.514ns (16.850%)  route 12.406ns (83.150%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=2 LUT6=1 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.767ns = ( 45.450 - 39.683 ) 
    Source Clock Delay      (SCD):    6.115ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clkk/bufg_clk/O
                         net (fo=94, routed)          1.548     6.115    dispp/clk_pix
    SLICE_X46Y63         FDRE                                         r  dispp/sx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y63         FDRE (Prop_fdre_C_Q)         0.518     6.633 r  dispp/sx_reg[1]/Q
                         net (fo=12, routed)          0.851     7.484    dispp/sx[1]
    SLICE_X44Y61         LUT2 (Prop_lut2_I1_O)        0.124     7.608 r  dispp/q_draw1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.608    draww/vga_r_reg[0]_i_325_0[0]
    SLICE_X44Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.855 r  draww/q_draw1_carry/O[0]
                         net (fo=256, routed)         6.466    14.321    dispp/vga_r_reg[0]_i_26_0[0]
    SLICE_X8Y7           MUXF7 (Prop_muxf7_S_O)       0.467    14.788 r  dispp/vga_r_reg[0]_i_223/O
                         net (fo=1, routed)           0.000    14.788    dispp/vga_r_reg[0]_i_223_n_0
    SLICE_X8Y7           MUXF8 (Prop_muxf8_I1_O)      0.088    14.876 r  dispp/vga_r_reg[0]_i_81/O
                         net (fo=1, routed)           1.099    15.975    dispp/vga_r_reg[0]_i_81_n_0
    SLICE_X9Y20          LUT6 (Prop_lut6_I1_O)        0.319    16.294 r  dispp/vga_r[0]_i_39/O
                         net (fo=1, routed)           0.000    16.294    dispp/vga_r[0]_i_39_n_0
    SLICE_X9Y20          MUXF7 (Prop_muxf7_I1_O)      0.217    16.511 r  dispp/vga_r_reg[0]_i_19/O
                         net (fo=1, routed)           0.000    16.511    dispp/vga_r_reg[0]_i_19_n_0
    SLICE_X9Y20          MUXF8 (Prop_muxf8_I1_O)      0.094    16.605 r  dispp/vga_r_reg[0]_i_8/O
                         net (fo=1, routed)           3.173    19.778    draww/vga_r_reg[0]_3
    SLICE_X49Y63         LUT5 (Prop_lut5_I0_O)        0.316    20.094 r  draww/vga_r[0]_i_3/O
                         net (fo=2, routed)           0.322    20.416    draww/vga_r[0]_i_3_n_0
    SLICE_X50Y63         LUT5 (Prop_lut5_I0_O)        0.124    20.540 r  draww/vga_r[0]_i_2/O
                         net (fo=4, routed)           0.495    21.035    draww/q_draw
    SLICE_X50Y66         FDRE                                         r  draww/vga_r_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk_100m (IN)
                         net (fo=0)                   0.000    39.683    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.101 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.263    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.346 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    43.927    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.018 r  clkk/bufg_clk/O
                         net (fo=94, routed)          1.432    45.450    draww/clk_pix
    SLICE_X50Y66         FDRE                                         r  draww/vga_r_reg[0]_lopt_replica/C
                         clock pessimism              0.311    45.761    
                         clock uncertainty           -0.221    45.540    
    SLICE_X50Y66         FDRE (Setup_fdre_C_D)       -0.045    45.495    draww/vga_r_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         45.495    
                         arrival time                         -21.035    
  -------------------------------------------------------------------
                         slack                                 24.460    

Slack (MET) :             24.482ns  (required time - arrival time)
  Source:                 dispp/sx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            draww/vga_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_unbuf rise@39.683ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        14.911ns  (logic 2.514ns (16.860%)  route 12.397ns (83.140%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=2 LUT6=1 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.767ns = ( 45.450 - 39.683 ) 
    Source Clock Delay      (SCD):    6.115ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clkk/bufg_clk/O
                         net (fo=94, routed)          1.548     6.115    dispp/clk_pix
    SLICE_X46Y63         FDRE                                         r  dispp/sx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y63         FDRE (Prop_fdre_C_Q)         0.518     6.633 r  dispp/sx_reg[1]/Q
                         net (fo=12, routed)          0.851     7.484    dispp/sx[1]
    SLICE_X44Y61         LUT2 (Prop_lut2_I1_O)        0.124     7.608 r  dispp/q_draw1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.608    draww/vga_r_reg[0]_i_325_0[0]
    SLICE_X44Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.855 r  draww/q_draw1_carry/O[0]
                         net (fo=256, routed)         6.466    14.321    dispp/vga_r_reg[0]_i_26_0[0]
    SLICE_X8Y7           MUXF7 (Prop_muxf7_S_O)       0.467    14.788 r  dispp/vga_r_reg[0]_i_223/O
                         net (fo=1, routed)           0.000    14.788    dispp/vga_r_reg[0]_i_223_n_0
    SLICE_X8Y7           MUXF8 (Prop_muxf8_I1_O)      0.088    14.876 r  dispp/vga_r_reg[0]_i_81/O
                         net (fo=1, routed)           1.099    15.975    dispp/vga_r_reg[0]_i_81_n_0
    SLICE_X9Y20          LUT6 (Prop_lut6_I1_O)        0.319    16.294 r  dispp/vga_r[0]_i_39/O
                         net (fo=1, routed)           0.000    16.294    dispp/vga_r[0]_i_39_n_0
    SLICE_X9Y20          MUXF7 (Prop_muxf7_I1_O)      0.217    16.511 r  dispp/vga_r_reg[0]_i_19/O
                         net (fo=1, routed)           0.000    16.511    dispp/vga_r_reg[0]_i_19_n_0
    SLICE_X9Y20          MUXF8 (Prop_muxf8_I1_O)      0.094    16.605 r  dispp/vga_r_reg[0]_i_8/O
                         net (fo=1, routed)           3.173    19.778    draww/vga_r_reg[0]_3
    SLICE_X49Y63         LUT5 (Prop_lut5_I0_O)        0.316    20.094 r  draww/vga_r[0]_i_3/O
                         net (fo=2, routed)           0.322    20.416    draww/vga_r[0]_i_3_n_0
    SLICE_X50Y63         LUT5 (Prop_lut5_I0_O)        0.124    20.540 r  draww/vga_r[0]_i_2/O
                         net (fo=4, routed)           0.486    21.026    draww/q_draw
    SLICE_X50Y66         FDRE                                         r  draww/vga_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk_100m (IN)
                         net (fo=0)                   0.000    39.683    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.101 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.263    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.346 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    43.927    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.018 r  clkk/bufg_clk/O
                         net (fo=94, routed)          1.432    45.450    draww/clk_pix
    SLICE_X50Y66         FDRE                                         r  draww/vga_r_reg[0]/C
                         clock pessimism              0.311    45.761    
                         clock uncertainty           -0.221    45.540    
    SLICE_X50Y66         FDRE (Setup_fdre_C_D)       -0.031    45.509    draww/vga_r_reg[0]
  -------------------------------------------------------------------
                         required time                         45.509    
                         arrival time                         -21.026    
  -------------------------------------------------------------------
                         slack                                 24.482    

Slack (MET) :             34.949ns  (required time - arrival time)
  Source:                 dispp/sy_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            draww/vga_r_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_unbuf rise@39.683ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        3.747ns  (logic 0.792ns (21.135%)  route 2.955ns (78.865%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.767ns = ( 45.450 - 39.683 ) 
    Source Clock Delay      (SCD):    6.115ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clkk/bufg_clk/O
                         net (fo=94, routed)          1.548     6.115    dispp/clk_pix
    SLICE_X42Y62         FDRE                                         r  dispp/sy_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.518     6.633 r  dispp/sy_reg[5]/Q
                         net (fo=8, routed)           1.034     7.668    dispp/sy[5]
    SLICE_X43Y63         LUT4 (Prop_lut4_I3_O)        0.124     7.792 r  dispp/vga_vs_i_2/O
                         net (fo=2, routed)           0.881     8.673    dispp/vga_vs_i_2_n_0
    SLICE_X42Y63         LUT5 (Prop_lut5_I0_O)        0.150     8.823 r  dispp/vga_r[0]_i_1/O
                         net (fo=5, routed)           1.040     9.863    draww/vga_r_reg[0]_0
    SLICE_X50Y66         FDRE                                         r  draww/vga_r_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk_100m (IN)
                         net (fo=0)                   0.000    39.683    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.101 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.263    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.346 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    43.927    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.018 r  clkk/bufg_clk/O
                         net (fo=94, routed)          1.432    45.450    draww/clk_pix
    SLICE_X50Y66         FDRE                                         r  draww/vga_r_reg[0]/C
                         clock pessimism              0.311    45.761    
                         clock uncertainty           -0.221    45.540    
    SLICE_X50Y66         FDRE (Setup_fdre_C_R)       -0.728    44.812    draww/vga_r_reg[0]
  -------------------------------------------------------------------
                         required time                         44.812    
                         arrival time                          -9.863    
  -------------------------------------------------------------------
                         slack                                 34.949    

Slack (MET) :             34.949ns  (required time - arrival time)
  Source:                 dispp/sy_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            draww/vga_r_reg[0]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_unbuf rise@39.683ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        3.747ns  (logic 0.792ns (21.135%)  route 2.955ns (78.865%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.767ns = ( 45.450 - 39.683 ) 
    Source Clock Delay      (SCD):    6.115ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clkk/bufg_clk/O
                         net (fo=94, routed)          1.548     6.115    dispp/clk_pix
    SLICE_X42Y62         FDRE                                         r  dispp/sy_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.518     6.633 r  dispp/sy_reg[5]/Q
                         net (fo=8, routed)           1.034     7.668    dispp/sy[5]
    SLICE_X43Y63         LUT4 (Prop_lut4_I3_O)        0.124     7.792 r  dispp/vga_vs_i_2/O
                         net (fo=2, routed)           0.881     8.673    dispp/vga_vs_i_2_n_0
    SLICE_X42Y63         LUT5 (Prop_lut5_I0_O)        0.150     8.823 r  dispp/vga_r[0]_i_1/O
                         net (fo=5, routed)           1.040     9.863    draww/vga_r_reg[0]_0
    SLICE_X50Y66         FDRE                                         r  draww/vga_r_reg[0]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk_100m (IN)
                         net (fo=0)                   0.000    39.683    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.101 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.263    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.346 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    43.927    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.018 r  clkk/bufg_clk/O
                         net (fo=94, routed)          1.432    45.450    draww/clk_pix
    SLICE_X50Y66         FDRE                                         r  draww/vga_r_reg[0]_lopt_replica/C
                         clock pessimism              0.311    45.761    
                         clock uncertainty           -0.221    45.540    
    SLICE_X50Y66         FDRE (Setup_fdre_C_R)       -0.728    44.812    draww/vga_r_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         44.812    
                         arrival time                          -9.863    
  -------------------------------------------------------------------
                         slack                                 34.949    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 dispp/sy_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            draww/vga_vs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.524%)  route 0.126ns (40.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clkk/bufg_clk/O
                         net (fo=94, routed)          0.555     1.813    dispp/clk_pix
    SLICE_X43Y64         FDRE                                         r  dispp/sy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.141     1.954 f  dispp/sy_reg[1]/Q
                         net (fo=18, routed)          0.126     2.081    dispp/sy[1]
    SLICE_X42Y64         LUT6 (Prop_lut6_I2_O)        0.045     2.126 r  dispp/vga_vs_i_1/O
                         net (fo=1, routed)           0.000     2.126    draww/vsync
    SLICE_X42Y64         FDRE                                         r  draww/vga_vs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  clkk/bufg_clk/O
                         net (fo=94, routed)          0.824     2.360    draww/clk_pix
    SLICE_X42Y64         FDRE                                         r  draww/vga_vs_reg/C
                         clock pessimism             -0.533     1.826    
    SLICE_X42Y64         FDRE (Hold_fdre_C_D)         0.121     1.947    draww/vga_vs_reg
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 dispp/sx_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dispp/sx_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.937%)  route 0.153ns (45.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clkk/bufg_clk/O
                         net (fo=94, routed)          0.556     1.814    dispp/clk_pix
    SLICE_X44Y64         FDRE                                         r  dispp/sx_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.141     1.955 f  dispp/sx_reg[9]/Q
                         net (fo=8, routed)           0.153     2.108    dispp/sx[9]
    SLICE_X45Y63         LUT6 (Prop_lut6_I1_O)        0.045     2.153 r  dispp/sx[5]_i_1/O
                         net (fo=1, routed)           0.000     2.153    dispp/sx_0[5]
    SLICE_X45Y63         FDRE                                         r  dispp/sx_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  clkk/bufg_clk/O
                         net (fo=94, routed)          0.825     2.361    dispp/clk_pix
    SLICE_X45Y63         FDRE                                         r  dispp/sx_reg[5]/C
                         clock pessimism             -0.531     1.829    
    SLICE_X45Y63         FDRE (Hold_fdre_C_D)         0.092     1.921    dispp/sx_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 dispp/sy_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dispp/sy_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.629%)  route 0.147ns (41.371%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clkk/bufg_clk/O
                         net (fo=94, routed)          0.556     1.814    dispp/clk_pix
    SLICE_X42Y62         FDRE                                         r  dispp/sy_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.164     1.978 f  dispp/sy_reg[9]/Q
                         net (fo=7, routed)           0.147     2.126    dispp/sy[9]
    SLICE_X42Y62         LUT6 (Prop_lut6_I0_O)        0.045     2.171 r  dispp/sy[3]_i_1/O
                         net (fo=1, routed)           0.000     2.171    dispp/sy[3]_i_1_n_0
    SLICE_X42Y62         FDRE                                         r  dispp/sy_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  clkk/bufg_clk/O
                         net (fo=94, routed)          0.825     2.361    dispp/clk_pix
    SLICE_X42Y62         FDRE                                         r  dispp/sy_reg[3]/C
                         clock pessimism             -0.546     1.814    
    SLICE_X42Y62         FDRE (Hold_fdre_C_D)         0.121     1.935    dispp/sy_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 dispp/sy_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dispp/sy_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.302%)  route 0.149ns (41.698%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clkk/bufg_clk/O
                         net (fo=94, routed)          0.556     1.814    dispp/clk_pix
    SLICE_X42Y62         FDRE                                         r  dispp/sy_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.164     1.978 r  dispp/sy_reg[9]/Q
                         net (fo=7, routed)           0.149     2.128    dispp/sy[9]
    SLICE_X42Y62         LUT6 (Prop_lut6_I4_O)        0.045     2.173 r  dispp/sy[9]_i_2/O
                         net (fo=1, routed)           0.000     2.173    dispp/sy[9]_i_2_n_0
    SLICE_X42Y62         FDRE                                         r  dispp/sy_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  clkk/bufg_clk/O
                         net (fo=94, routed)          0.825     2.361    dispp/clk_pix
    SLICE_X42Y62         FDRE                                         r  dispp/sy_reg[9]/C
                         clock pessimism             -0.546     1.814    
    SLICE_X42Y62         FDRE (Hold_fdre_C_D)         0.121     1.935    dispp/sy_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 dispp/sx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dispp/sx_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clkk/bufg_clk/O
                         net (fo=94, routed)          0.556     1.814    dispp/clk_pix
    SLICE_X45Y63         FDRE                                         r  dispp/sx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.141     1.955 r  dispp/sx_reg[6]/Q
                         net (fo=12, routed)          0.180     2.136    dispp/sx[6]
    SLICE_X45Y63         LUT4 (Prop_lut4_I1_O)        0.042     2.178 r  dispp/sx[7]_i_1/O
                         net (fo=1, routed)           0.000     2.178    dispp/sx[7]_i_1_n_0
    SLICE_X45Y63         FDRE                                         r  dispp/sx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  clkk/bufg_clk/O
                         net (fo=94, routed)          0.825     2.361    dispp/clk_pix
    SLICE_X45Y63         FDRE                                         r  dispp/sx_reg[7]/C
                         clock pessimism             -0.546     1.814    
    SLICE_X45Y63         FDRE (Hold_fdre_C_D)         0.107     1.921    dispp/sx_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 dispp/sx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dispp/sx_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clkk/bufg_clk/O
                         net (fo=94, routed)          0.556     1.814    dispp/clk_pix
    SLICE_X45Y63         FDRE                                         r  dispp/sx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.141     1.955 r  dispp/sx_reg[6]/Q
                         net (fo=12, routed)          0.180     2.136    dispp/sx[6]
    SLICE_X45Y63         LUT3 (Prop_lut3_I0_O)        0.045     2.181 r  dispp/sx[6]_i_1/O
                         net (fo=1, routed)           0.000     2.181    dispp/sx_0[6]
    SLICE_X45Y63         FDRE                                         r  dispp/sx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  clkk/bufg_clk/O
                         net (fo=94, routed)          0.825     2.361    dispp/clk_pix
    SLICE_X45Y63         FDRE                                         r  dispp/sx_reg[6]/C
                         clock pessimism             -0.546     1.814    
    SLICE_X45Y63         FDRE (Hold_fdre_C_D)         0.091     1.905    dispp/sx_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 dispp/sy_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dispp/sy_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.207ns (50.921%)  route 0.200ns (49.079%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clkk/bufg_clk/O
                         net (fo=94, routed)          0.556     1.814    dispp/clk_pix
    SLICE_X42Y62         FDRE                                         r  dispp/sy_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.164     1.978 r  dispp/sy_reg[0]/Q
                         net (fo=20, routed)          0.200     2.178    dispp/DI[0]
    SLICE_X42Y62         LUT5 (Prop_lut5_I4_O)        0.043     2.221 r  dispp/sy[2]_i_1/O
                         net (fo=1, routed)           0.000     2.221    dispp/sy[2]_i_1_n_0
    SLICE_X42Y62         FDRE                                         r  dispp/sy_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  clkk/bufg_clk/O
                         net (fo=94, routed)          0.825     2.361    dispp/clk_pix
    SLICE_X42Y62         FDRE                                         r  dispp/sy_reg[2]/C
                         clock pessimism             -0.546     1.814    
    SLICE_X42Y62         FDRE (Hold_fdre_C_D)         0.131     1.945    dispp/sy_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 dispp/sx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dispp/sx_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.207ns (50.914%)  route 0.200ns (49.086%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clkk/bufg_clk/O
                         net (fo=94, routed)          0.556     1.814    dispp/clk_pix
    SLICE_X46Y63         FDRE                                         r  dispp/sx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y63         FDRE (Prop_fdre_C_Q)         0.164     1.978 r  dispp/sx_reg[2]/Q
                         net (fo=10, routed)          0.200     2.178    dispp/sx[2]
    SLICE_X46Y63         LUT4 (Prop_lut4_I1_O)        0.043     2.221 r  dispp/sx[3]_i_1/O
                         net (fo=1, routed)           0.000     2.221    dispp/sx_0[3]
    SLICE_X46Y63         FDRE                                         r  dispp/sx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  clkk/bufg_clk/O
                         net (fo=94, routed)          0.825     2.361    dispp/clk_pix
    SLICE_X46Y63         FDRE                                         r  dispp/sx_reg[3]/C
                         clock pessimism             -0.546     1.814    
    SLICE_X46Y63         FDRE (Hold_fdre_C_D)         0.131     1.945    dispp/sx_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 dispp/sx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dispp/sx_reg[0]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.187ns (44.848%)  route 0.230ns (55.152%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clkk/bufg_clk/O
                         net (fo=94, routed)          0.557     1.815    dispp/clk_pix
    SLICE_X45Y62         FDRE                                         r  dispp/sx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.141     1.956 f  dispp/sx_reg[0]/Q
                         net (fo=110, routed)         0.230     2.186    dispp/sx[0]
    SLICE_X43Y61         LUT1 (Prop_lut1_I0_O)        0.046     2.232 r  dispp/sx[0]_rep_i_1/O
                         net (fo=1, routed)           0.000     2.232    dispp/sx[0]_rep_i_1_n_0
    SLICE_X43Y61         FDRE                                         r  dispp/sx_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  clkk/bufg_clk/O
                         net (fo=94, routed)          0.827     2.363    dispp/clk_pix
    SLICE_X43Y61         FDRE                                         r  dispp/sx_reg[0]_rep/C
                         clock pessimism             -0.511     1.851    
    SLICE_X43Y61         FDRE (Hold_fdre_C_D)         0.105     1.956    dispp/sx_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clkk/locked_sync_0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            clkk/clk_locked_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clkk/bufg_clk/O
                         net (fo=94, routed)          0.561     1.819    clkk/clk_pix
    SLICE_X50Y59         FDRE                                         r  clkk/locked_sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y59         FDRE (Prop_fdre_C_Q)         0.164     1.983 r  clkk/locked_sync_0_reg/Q
                         net (fo=1, routed)           0.176     2.160    clkk/locked_sync_0
    SLICE_X50Y59         FDRE                                         r  clkk/clk_locked_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  clkk/bufg_clk/O
                         net (fo=94, routed)          0.831     2.368    clkk/clk_pix
    SLICE_X50Y59         FDRE                                         r  clkk/clk_locked_reg/C
                         clock pessimism             -0.548     1.819    
    SLICE_X50Y59         FDRE (Hold_fdre_C_D)         0.059     1.878    clkk/clk_locked_reg
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pix_unbuf
Waveform(ns):       { 0.000 19.841 }
Period(ns):         39.683
Sources:            { clkk/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.683      37.107     RAMB18_X0Y10     bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         39.683      37.107     RAMB18_X0Y10     bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         39.683      37.107     RAMB36_X1Y6      bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.683      37.107     RAMB36_X1Y6      bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         39.683      37.107     RAMB36_X2Y7      bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.683      37.107     RAMB36_X2Y7      bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         39.683      37.107     RAMB36_X2Y8      bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.683      37.107     RAMB36_X2Y8      bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         39.683      37.107     RAMB36_X1Y9      bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.683      37.107     RAMB36_X1Y9      bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.683      173.677    MMCME2_ADV_X1Y1  clkk/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X50Y60     dispp/sx_reg[0]_rep__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X50Y60     dispp/sx_reg[0]_rep__1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X46Y63     dispp/sx_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X46Y63     dispp/sx_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X46Y63     dispp/sx_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X44Y63     dispp/sx_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X45Y63     dispp/sx_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X45Y63     dispp/sx_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X45Y63     dispp/sx_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X44Y64     dispp/sx_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X50Y59     clkk/clk_locked_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X50Y59     clkk/clk_locked_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X50Y59     clkk/locked_sync_0_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X50Y59     clkk/locked_sync_0_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X45Y62     dispp/sx_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X45Y62     dispp/sx_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X43Y61     dispp/sx_reg[0]_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X43Y61     dispp/sx_reg[0]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X50Y60     dispp/sx_reg[0]_rep__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X50Y60     dispp/sx_reg[0]_rep__0/C



