.device LFE5U-85F

.comment Part: LFE5U-85F-6CSFBGA285
.sysconfig COMPRESS_CONFIG OFF
.sysconfig CONFIG_IOVOLTAGE 3.3
.sysconfig CONFIG_MODE JTAG
.sysconfig CONFIG_SECURE OFF
.sysconfig MCCLK_FREQ 2.4

.tile CIB_R10C10:CIB_DSP
arc: E1_H02E0201 S1_V02N0201
arc: E3_H06E0103 N1_V01S0100
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 V01N0101
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0401 H06W0203
arc: S1_V02S0701 W1_H02E0701
arc: W1_H02W0101 V06S0103

.tile CIB_R10C11:CIB_DSP
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0601 S1_V02N0601
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0701 V01N0101
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0701 N3_V06S0203
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S3_V06N0103

.tile CIB_R10C12:CIB_DSP
arc: E1_H02E0001 S1_V02N0001
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 N1_V01S0100
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0203 V01N0001
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N3_V06S0103
arc: V01S0000 S3_V06N0103
arc: W1_H02W0301 E1_H02W0301

.tile CIB_R10C13:CIB_DSP
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 V06N0303
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 V01N0101
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0101 H02W0101
arc: S1_V02S0401 H02W0401
arc: V01S0100 S3_V06N0303
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 V06S0303
arc: W3_H06W0203 S3_V06N0203

.tile CIB_R10C14:CIB_DSP
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0601 V02N0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 V01N0101
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0303 N3_V06S0203
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 V06S0203
arc: W3_H06W0103 S3_V06N0103

.tile CIB_R10C15:CIB_DSP
arc: E1_H02E0201 V06S0103
arc: E1_H02E0501 S3_V06N0303
arc: E3_H06E0203 N1_V01S0000
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0601 V01N0001
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 H06E0203
arc: S1_V02S0601 H06W0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0501 V02N0501
arc: W3_H06W0303 N1_V01S0100

.tile CIB_R10C16:CIB_DSP
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0303 N1_V01S0100
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0401 H06W0203
arc: S1_V02S0601 H02W0601
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0303 N3_V06S0203
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 S3_V06N0003
arc: W3_H06W0203 V01N0001

.tile CIB_R10C17:CIB_DSP
arc: E3_H06E0203 S3_V06N0203
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 H02E0701
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0601 S1_V02N0601

.tile CIB_R10C18:CIB_DSP
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 V06S0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H06W0203
arc: N1_V02N0701 H06E0203
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V01S0100 N3_V06S0303
arc: W1_H02W0201 V06S0103
arc: W3_H06W0303 S3_V06N0303

.tile CIB_R10C19:CIB_DSP
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H06E0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 H02E0601
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 H01E0101
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0601 V06S0303
arc: W3_H06W0203 V06S0203

.tile CIB_R10C20:CIB_DSP
arc: E1_H02E0101 N3_V06S0103
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 N1_V02S0401
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0501 N3_V06S0303
arc: W3_H06W0103 N3_V06S0103

.tile CIB_R10C21:CIB_DSP
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H02W0501
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V01S0000 N3_V06S0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 S1_V02N0001
arc: W3_H06W0203 S3_V06N0203

.tile CIB_R10C22:CIB_DSP
arc: E1_H02E0001 S3_V06N0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S3_V06N0203
arc: S3_V06S0003 N1_V01S0000
arc: W1_H02W0501 S3_V06N0303

.tile CIB_R10C23:CIB_DSP
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 W3_H06E0203
arc: S3_V06S0203 N3_V06S0203

.tile CIB_R10C24:CIB_DSP
arc: E3_H06E0003 W3_H06E0303
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0303 W3_H06E0303
arc: V01S0100 N3_V06S0303
arc: W1_H02W0201 S3_V06N0103

.tile CIB_R10C25:CIB_DSP
arc: W1_H02W0601 S1_V02N0601

.tile CIB_R10C2:CIB_DSP
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0103

.tile CIB_R10C30:CIB_DSP
arc: E3_H06E0003 W3_H06E0003
arc: S3_V06S0003 W3_H06E0003

.tile CIB_R10C33:CIB_DSP
arc: S3_V06S0003 H06E0003

.tile CIB_R10C36:CIB_DSP
arc: E3_H06E0003 W3_H06E0003
arc: S3_V06S0003 W3_H06E0003

.tile CIB_R10C39:CIB_DSP
arc: S3_V06S0003 H06E0003

.tile CIB_R10C3:CIB_DSP
arc: E1_H01E0001 E3_H06W0003

.tile CIB_R10C3:PVT_COUNT2
unknown: F2B0
unknown: F3B0
unknown: F5B0
unknown: F11B0
unknown: F13B0

.tile CIB_R10C40:CIB_DSP
arc: S3_V06S0303 N3_V06S0203

.tile CIB_R10C42:CIB_DSP
arc: S3_V06S0003 W3_H06E0003

.tile CIB_R10C4:CIB_DSP
arc: E1_H02E0501 S1_V02N0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 N1_V02S0001

.tile CIB_R10C5:CIB_DSP
arc: E1_H02E0201 S1_V02N0201
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 H06W0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N1_V01S0000

.tile CIB_R10C6:CIB_DSP
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 W1_H02E0501
arc: E3_H06E0003 S3_V06N0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 H06W0003
arc: S3_V06S0303 N3_V06S0203

.tile CIB_R10C7:CIB_DSP
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0301 S1_V02N0301
arc: E3_H06E0103 W1_H02E0201
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 H02W0701
arc: S1_V02S0101 N1_V02S0101

.tile CIB_R10C8:CIB_DSP
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 W1_H02E0201
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 H02W0301
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0203 N3_V06S0203

.tile CIB_R10C9:CIB_DSP
arc: E1_H02E0301 S1_V02N0301
arc: E3_H06E0003 W1_H02E0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 H02E0701
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0103
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 V02N0301
arc: W3_H06W0003 E3_H06W0303

.tile CIB_R11C1:CIB_LR
arc: N3_V06N0303 JQ5
arc: S3_V06S0303 E3_H06W0303

.tile CIB_R13C1:CIB_LR
arc: S3_V06S0003 H06W0003
arc: S3_V06S0303 H06W0303

.tile CIB_R14C1:CIB_LR
arc: E1_H02E0501 V06S0303

.tile CIB_R15C1:CIB_LR
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0501 S1_V02N0501

.tile CIB_R16C1:CIB_LR
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0501 V06S0303
arc: N1_V02N0201 E1_H02W0201

.tile CIB_R17C1:CIB_LR
arc: E1_H02E0501 N3_V06S0303
arc: N1_V02N0501 S1_V02N0501
arc: V01S0100 N3_V06S0303

.tile CIB_R18C1:CIB_LR
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V02N0601
arc: N1_V02N0101 N1_V01S0100
arc: S1_V02S0101 N1_V01S0100

.tile CIB_R19C1:CIB_LR
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 S1_V02N0601
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 S1_V02N0601

.tile CIB_R1C15:CIB
arc: S1_V02S0601 V01N0001

.tile CIB_R1C22:CIB
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0701 E1_H02W0701

.tile CIB_R1C24:CIB
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0701 E3_H06W0203

.tile CIB_R1C30:CIB
arc: W3_H06W0203 E3_H06W0103

.tile CIB_R1C36:CIB
arc: W3_H06W0103 E3_H06W0003

.tile CIB_R1C42:CIB
arc: W3_H06W0003 E3_H06W0303

.tile CIB_R1C48:CIB
arc: W3_H06W0303 E3_H06W0203

.tile CIB_R1C54:CIB
arc: W3_H06W0203 E3_H06W0103

.tile CIB_R1C5:CIB
arc: H00R0000 S1_V02N0601
arc: JA0 H00R0000
enum: CIB.JB0MUX 0

.tile CIB_R1C60:CIB
arc: W3_H06W0103 E3_H06W0003

.tile CIB_R1C66:CIB
arc: W3_H06W0003 JQ0

.tile CIB_R1C7:CIB
arc: S1_V02S0401 V01N0001

.tile CIB_R1C8:CIB
arc: S1_V02S0201 V01N0001

.tile CIB_R1C9:CIB
arc: S1_V02S0301 V01N0101

.tile CIB_R21C1:CIB_LR
arc: N1_V02N0601 E3_H06W0303

.tile CIB_R22C10:CIB_EBR
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0303 JF6
arc: H00L0000 V02S0201
arc: H00R0100 N1_V02S0501
arc: JC0 H00R0100
arc: JC1 E1_H01W0000
arc: JC2 H00L0000
arc: JC3 V02N0401
arc: JC4 V00T0100
arc: JC5 W1_H02E0401
arc: JD6 V00B0000
arc: JD7 S1_V02N0401
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0401 H02W0401
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0203 JF7
arc: V00B0000 V02S0001
arc: V00T0100 H02W0301
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0203 N3_V06S0203
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JD5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R22C11:CIB_EBR
arc: E1_H02E0301 V06S0003
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 V06S0003
arc: H00L0000 H02E0001
arc: H01W0000 W3_H06E0103
arc: JA1 S1_V02N0701
arc: JA3 V00B0000
arc: JA5 V02N0101
arc: JA7 V00T0100
arc: JC0 N1_V01S0100
arc: JC2 H00L0000
arc: JC6 V02S0201
arc: JCE1 H02E0101
arc: JCLK0 G_HPBX0000
arc: JLSR1 V00T0000
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0701 H02W0701
arc: N3_V06N0303 E3_H06W0303
arc: V00B0000 H02W0401
arc: V00T0000 V02S0401
arc: V00T0100 S1_V02N0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0601 N3_V06S0303
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R22C12:CIB_EBR
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0203 V06S0203
arc: H00L0100 H02E0301
arc: JA1 H02W0501
arc: JA5 W1_H02E0701
arc: JA7 W1_H02E0501
arc: JC0 H00L0100
arc: JC4 W1_H02E0401
arc: JC6 W1_H02E0601
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0003 W3_H06E0003
arc: S1_V02S0301 H06E0003
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0701 N3_V06S0203
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1

.tile CIB_R22C13:CIB_EBR
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 N3_V06S0203
arc: H00R0000 E1_H02W0401
arc: H00R0100 H02E0701
arc: JA1 W1_H02E0701
arc: JA3 V00T0000
arc: JA5 S1_V02N0101
arc: JA7 V02S0101
arc: JB1 H00R0100
arc: JC0 H02W0401
arc: JC2 V02S0401
arc: JC6 V00T0100
arc: JCE1 H00R0000
arc: JCLK0 G_HPBX0000
arc: JD0 H02E0201
arc: JLSR1 V00B0000
arc: N1_V02N0001 V01N0001
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 V01N0001
arc: N3_V06N0003 JF0
arc: N3_V06N0103 JF1
arc: N3_V06N0303 H06E0303
arc: S1_V02S0301 H02E0301
arc: S1_V02S0601 W1_H02E0601
arc: V00B0000 H02W0601
arc: V00T0000 H02E0001
arc: V00T0100 H02W0101
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0501 V01N0101
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R22C14:CIB_EBR
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 V06S0303
arc: E1_H02E0701 N1_V02S0701
arc: JA1 H02E0501
arc: JA5 H02E0701
arc: JA7 S1_V02N0301
arc: JC0 H02E0601
arc: JC4 H02E0401
arc: JC6 V02S0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0401 E1_H02W0401
arc: S3_V06S0203 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 V02S0101
arc: W1_H02W0401 V02S0401
arc: W1_H02W0601 N1_V02S0601
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE2MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1

.tile CIB_R22C15:CIB_EBR
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0701 S1_V02N0701
arc: H00L0000 H02W0001
arc: H00L0100 N1_V02S0301
arc: H00R0000 S1_V02N0401
arc: H00R0100 H02E0501
arc: JA1 H00L0100
arc: JA3 V00T0000
arc: JA5 V00T0100
arc: JA7 V02N0301
arc: JB3 H00R0100
arc: JC0 H02E0401
arc: JC2 H00L0000
arc: JC6 V02S0201
arc: JCE1 H00R0000
arc: JCLK0 G_HPBX0000
arc: JD2 H02E0001
arc: JLSR1 H02W0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 JF2
arc: N1_V02N0101 JF3
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0701 H02E0701
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 S3_V06N0203
arc: V00T0000 S1_V02N0601
arc: V00T0100 H02W0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V02N0501
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R22C16:CIB_EBR
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 N1_V02S0601
arc: H00L0100 W1_H02E0301
arc: H00R0000 S1_V02N0401
arc: JA1 H00R0000
arc: JA5 V00T0000
arc: JA7 H02E0701
arc: JC0 H00L0100
arc: JC4 V00B0100
arc: JC6 V02S0001
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 V01N0101
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0303 E1_H01W0100
arc: S3_V06S0003 N1_V02S0001
arc: V00B0100 V02S0101
arc: V00T0000 V02S0401
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 V06S0303
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1

.tile CIB_R22C17:CIB_EBR
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 N1_V01S0100
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: H00L0000 V02S0001
arc: H01W0100 JF4
arc: JB5 H00L0000
arc: JD4 V02N0601
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0301 N3_V06S0003
arc: V01S0000 N3_V06S0103
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 V01N0101
arc: W3_H06W0303 JF5
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JCLK0MUX 0

.tile CIB_R22C18:CIB_EBR
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 W1_H02E0001
arc: H00R0000 H02W0401
arc: JA1 H00R0000
arc: JA3 V00B0000
arc: JA5 V00T0000
arc: JA7 V02N0301
arc: JC0 V02S0401
arc: JC2 H00L0000
arc: JC6 W1_H02E0401
arc: JCE1 W1_H02E0101
arc: JCLK0 G_HPBX0000
arc: JLSR1 H02E0301
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0201 H02E0201
arc: S1_V02S0501 N3_V06S0303
arc: V00B0000 V02S0001
arc: V00T0000 W1_H02E0201
arc: V01S0100 N3_V06S0303
arc: W1_H02W0401 V02N0401
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R22C19:CIB_EBR
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 V06S0203
arc: H00L0000 V02S0001
arc: H00L0100 H02E0301
arc: JC0 H02E0601
arc: JC1 V02S0401
arc: JC2 H00L0000
arc: JC3 H00L0100
arc: JC4 V00T0000
arc: JC5 S1_V02N0001
arc: JD6 H02E0201
arc: JD7 N1_V02S0601
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 V01N0101
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 H02W0401
arc: N1_V02N0701 JF7
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 H06W0203
arc: N3_V06N0303 JF6
arc: V00T0000 W1_H02E0001
arc: W1_H02W0401 N1_V02S0401
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JD5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R22C20:CIB_EBR
arc: H00R0000 H02E0401
arc: JA1 H00R0000
arc: JA3 V00B0000
arc: JA5 N1_V02S0101
arc: JA7 V02N0101
arc: JC0 V02S0401
arc: JC2 N1_V02S0601
arc: JC6 V02S0201
arc: JCE1 N1_V02S0201
arc: JCLK0 G_HPBX0000
arc: JLSR1 W1_H02E0501
arc: N1_V02N0001 V01N0001
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0601 V01N0001
arc: S1_V02S0001 N1_V01S0000
arc: V00B0000 V02S0001
arc: W1_H02W0401 N3_V06S0203
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R22C21:CIB_EBR
arc: E1_H02E0401 V02S0401
arc: JA1 W1_H02E0501
arc: JA5 W1_H02E0701
arc: JA7 V00T0100
arc: JC0 H02W0601
arc: JC4 W1_H02E0601
arc: JC6 V02S0001
arc: N1_V02N0001 V01N0001
arc: N1_V02N0601 N3_V06S0303
arc: S1_V02S0401 E1_H02W0401
arc: V00T0100 W1_H02E0301
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1

.tile CIB_R22C22:CIB_EBR
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 V01N0001
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 N1_V02S0701
arc: H00L0000 N1_V02S0201
arc: H00L0100 V02S0101
arc: H00R0000 V02S0601
arc: H00R0100 V02S0501
arc: JA1 E1_H02W0701
arc: JA3 H00L0100
arc: JA5 V00T0000
arc: JA7 H00L0000
arc: JB1 H00R0100
arc: JC0 H02E0401
arc: JC2 V02N0401
arc: JC6 H02W0601
arc: JCE1 S1_V02N0201
arc: JCLK0 G_HPBX0000
arc: JD0 H00R0000
arc: JLSR1 V00B0000
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 H02W0001
arc: N3_V06N0003 JF0
arc: N3_V06N0103 H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: V00B0000 V02S0001
arc: V00T0000 N1_V02S0401
arc: W1_H02W0601 E1_H01W0000
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 JF1
arc: W3_H06W0203 E3_H06W0203
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R22C23:CIB_EBR
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 V02S0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: H01W0000 W3_H06E0103
arc: JA1 H02E0701
arc: JA5 V00T0000
arc: JA7 H02W0501
arc: JC0 H02W0601
arc: JC4 H02E0601
arc: JC6 H02E0401
arc: N1_V01N0001 N3_V06S0003
arc: V00T0000 H02E0201
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE2MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1

.tile CIB_R22C24:CIB_EBR
arc: E1_H02E0501 N3_V06S0303
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 H02W0201
arc: H00R0100 N1_V02S0501
arc: JA1 S1_V02N0701
arc: JA3 V00B0000
arc: JA5 V00T0100
arc: JA7 V02N0101
arc: JB3 H00R0100
arc: JC0 H02E0601
arc: JC2 H00L0000
arc: JC6 H02E0401
arc: JCE1 W1_H02E0101
arc: JCLK0 G_HPBX0000
arc: JD2 V02S0001
arc: JLSR1 H02W0301
arc: N1_V01N0001 N3_V06S0003
arc: V00B0000 V02S0201
arc: V00T0100 H02W0101
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 JF3
arc: W3_H06W0103 JF2
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R22C25:CIB_EBR
arc: H00L0000 W1_H02E0201
arc: JA1 S1_V02N0701
arc: JA5 V00T0000
arc: JA7 H02E0501
arc: JC0 H00L0000
arc: JC4 V00T0100
arc: JC6 V02S0001
arc: V00T0000 V02S0401
arc: V00T0100 N1_V02S0501
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 N1_V01S0100
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1

.tile CIB_R22C26:CIB_EBR
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JCLK0MUX 0

.tile CIB_R22C27:CIB_EBR
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103

.tile CIB_R22C28:CIB_EBR
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103

.tile CIB_R22C29:CIB_EBR
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E3_H06W0203

.tile CIB_R22C2:CIB_EBR
arc: S1_V02S0101 N3_V06S0103

.tile CIB_R22C30:CIB_EBR
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0701 V02S0701
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203

.tile CIB_R22C31:CIB_EBR
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 N1_V02S0701
arc: H00R0000 V02N0601
arc: H00R0100 H02E0501
arc: JA1 S1_V02N0701
arc: JA3 H02E0701
arc: JA5 N1_V02S0101
arc: JA7 H00R0000
arc: JB1 H00R0100
arc: JC0 V02S0601
arc: JC2 V02S0401
arc: JC6 V00T0100
arc: JCE1 S1_V02N0201
arc: JCLK0 G_HPBX0000
arc: JD0 V00B0100
arc: JLSR1 V00B0000
arc: V00B0000 H02W0401
arc: V00B0100 N1_V02S0301
arc: V00T0100 V02S0701
arc: W3_H06W0003 JF0
arc: W3_H06W0103 JF1
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R22C32:CIB_EBR
arc: E1_H02E0401 V02S0401
arc: JA1 H02E0701
arc: JA5 H02E0501
arc: JA7 V00T0100
arc: JC0 E1_H02W0601
arc: JC4 H02E0401
arc: JC6 H02E0601
arc: V00T0100 W1_H02E0301
arc: W1_H02W0401 V06S0203
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE2MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1

.tile CIB_R22C33:CIB_EBR
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0601 N1_V02S0601
arc: H00R0100 V02S0501
arc: JA1 S1_V02N0501
arc: JA3 V02S0701
arc: JA5 V00T0000
arc: JA7 H02W0701
arc: JB3 H00R0100
arc: JC0 V02S0601
arc: JC2 H02W0401
arc: JC6 H02E0401
arc: JCE1 H02W0101
arc: JCLK0 G_HPBX0000
arc: JD2 N1_V01S0000
arc: JLSR1 V00B0000
arc: V00B0000 V02S0001
arc: V00T0000 H02W0201
arc: W3_H06W0003 JF3
arc: W3_H06W0103 JF2
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R22C34:CIB_EBR
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 V01N0101
arc: H00L0000 H02E0001
arc: JA1 S1_V02N0501
arc: JA5 V00T0100
arc: JA7 H00L0000
arc: JC0 E1_H01W0000
arc: JC4 H02E0601
arc: JC6 V00T0000
arc: V00T0000 V02S0401
arc: V00T0100 V02S0501
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 V01N0101
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1

.tile CIB_R22C35:CIB_EBR
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0003
arc: H00R0000 V02N0401
arc: H00R0100 H02W0501
arc: H01W0000 W3_H06E0103
arc: JB5 H00R0000
arc: JD4 H00R0100
arc: W3_H06W0203 JF4
arc: W3_H06W0303 JF5
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R22C36:CIB_EBR
arc: E1_H02E0001 N3_V06S0003
arc: JA1 S1_V02N0501
arc: JA3 V02S0701
arc: JA5 V00T0000
arc: JA7 W1_H02E0501
arc: JC0 V02S0601
arc: JC2 W1_H02E0401
arc: JC6 H02E0601
arc: JCE1 W1_H02E0101
arc: JCLK0 G_HPBX0000
arc: JLSR1 V00T0100
arc: V00T0000 W1_H02E0201
arc: V00T0100 V02S0501
arc: W1_H02W0501 N3_V06S0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R22C37:CIB_EBR
arc: E1_H02E0301 W1_H02E0201
arc: H00L0000 H02E0001
arc: JC0 N1_V02S0401
arc: JC1 V02S0601
arc: JC2 V02S0401
arc: JC3 H00L0000
arc: JC4 V00B0100
arc: JC5 S1_V02N0001
arc: V00B0100 W1_H02E0701
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JD5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1

.tile CIB_R22C39:CIB_EBR
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 V02S0701

.tile CIB_R22C3:CIB_EBR
arc: N1_V02N0201 N1_V01S0000

.tile CIB_R22C40:CIB_EBR
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 N1_V02S0601
arc: H00L0100 V02S0101
arc: H00R0000 V02N0601
arc: H00R0100 S1_V02N0501
arc: JA1 V02S0501
arc: JA3 H02E0701
arc: JA5 V00T0100
arc: JA7 H00R0000
arc: JB1 H00R0100
arc: JC0 V02S0601
arc: JC2 H00L0100
arc: JC6 H02W0601
arc: JCE1 S1_V02N0201
arc: JCLK0 G_HPBX0000
arc: JD0 V01S0100
arc: JLSR1 H02E0501
arc: V00T0100 N1_V02S0701
arc: V01S0100 N3_V06S0303
arc: W3_H06W0003 JF0
arc: W3_H06W0103 JF1
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R22C41:CIB_EBR
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0601 V02S0601
arc: JA1 H02E0501
arc: JA5 V02S0301
arc: JA7 V00T0100
arc: JC0 W1_H02E0601
arc: JC4 H02E0601
arc: JC6 H02E0401
arc: V00T0100 W1_H02E0301
arc: W1_H02W0601 V02S0601
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE2MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1

.tile CIB_R22C42:CIB_EBR
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0401 W1_H02E0401
arc: H00L0000 H02W0201
arc: H00R0000 V02N0601
arc: H00R0100 V02S0701
arc: JA1 S1_V02N0501
arc: JA3 V02S0501
arc: JA5 V00B0000
arc: JA7 H00R0000
arc: JB3 V02N0101
arc: JC0 V02S0601
arc: JC2 H00L0000
arc: JC6 H02E0601
arc: JCE1 H00R0100
arc: JCLK0 G_HPBX0000
arc: JD2 V02S0001
arc: JLSR1 V00T0000
arc: V00B0000 H02W0401
arc: V00T0000 V02S0401
arc: W3_H06W0003 JF3
arc: W3_H06W0103 JF2
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R22C43:CIB_EBR
arc: H00L0000 H02E0001
arc: H00L0100 W1_H02E0301
arc: JA1 S1_V02N0501
arc: JA5 V02S0101
arc: JA7 H00L0000
arc: JC0 H00L0100
arc: JC4 V00T0100
arc: JC6 H02E0401
arc: V00T0100 N1_V02S0501
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 N1_V02S0401
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1

.tile CIB_R22C44:CIB_EBR
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JCLK0MUX 0

.tile CIB_R22C4:CIB_EBR
arc: E1_H01E0101 E3_H06W0203
arc: N1_V02N0401 S1_V02N0101

.tile CIB_R22C5:CIB_EBR
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 V06S0203
arc: E3_H06E0103 H01E0101
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0301 N3_V06S0003
arc: S1_V02S0001 N3_V06S0003

.tile CIB_R22C6:CIB_EBR
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 V01N0101
arc: E3_H06E0003 JF3
arc: H00L0000 V02S0001
arc: H00L0100 V02S0101
arc: H00R0000 V02N0401
arc: JA1 H00R0000
arc: JA3 H00L0100
arc: JA5 V00T0100
arc: JA7 V02N0101
arc: JB3 N1_V02S0101
arc: JC0 H00L0000
arc: JC2 H02W0401
arc: JC6 V00T0000
arc: JCE1 V02S0201
arc: JCLK0 G_HPBX0000
arc: JD2 V00B0100
arc: JLSR1 H02E0501
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0301 N3_V06S0003
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 JF2
arc: N3_V06N0203 S3_V06N0203
arc: V00B0100 H02E0701
arc: V00T0000 V02S0401
arc: V00T0100 N1_V02S0701
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R22C7:CIB_EBR
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 V02N0601
arc: H00L0000 W1_H02E0201
arc: JA1 V02N0701
arc: JA5 V02S0101
arc: JA7 H02E0501
arc: JC0 H00L0000
arc: JC4 V00T0000
arc: JC6 H02E0401
arc: S1_V02S0301 W1_H02E0301
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N1_V01S0000
arc: V00T0000 N1_V02S0401
arc: W1_H02W0401 V02N0401
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1

.tile CIB_R22C8:CIB_EBR
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 V06S0303
arc: H00R0100 E1_H02W0701
arc: JB5 V00B0100
arc: JD4 H00R0100
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H02W0701
arc: N3_V06N0203 JF4
arc: N3_V06N0303 JF5
arc: V00B0100 V02S0301
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JCLK0MUX 0

.tile CIB_R22C9:CIB_EBR
arc: E3_H06E0003 N3_V06S0003
arc: H00L0000 V02N0001
arc: H00L0100 S1_V02N0101
arc: JA1 H00L0100
arc: JA3 V00B0000
arc: JA5 V02N0101
arc: JA7 H00L0000
arc: JC0 V02S0601
arc: JC2 W1_H02E0601
arc: JC6 W1_H02E0401
arc: JCE1 S1_V02N0201
arc: JCLK0 G_HPBX0000
arc: JLSR1 H02E0501
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 N3_V06S0303
arc: S1_V02S0601 E1_H02W0601
arc: V00B0000 V02S0201
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E1_H02W0601
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R34C14:CIB_DSP
arc: S3_V06S0203 N3_V06S0203

.tile CIB_R34C15:CIB_DSP
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203

.tile CIB_R34C16:CIB_DSP
arc: S3_V06S0103 N3_V06S0103

.tile CIB_R34C6:CIB_DSP
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103

.tile CIB_R34C7:CIB_DSP
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303

.tile CIB_R46C14:CIB_EBR
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 V02S0601

.tile CIB_R46C15:CIB_EBR
arc: H00R0000 N1_V02S0401
arc: H00R0100 H02E0501
arc: JA1 H00R0000
arc: JA3 V02N0501
arc: JA5 V00B0000
arc: JA7 V02N0101
arc: JB3 H00R0100
arc: JC0 V02S0601
arc: JC2 H02W0401
arc: JC6 V00B0100
arc: JCE1 H02W0101
arc: JCLK0 G_HPBX0000
arc: JD2 N1_V01S0000
arc: JLSR1 V00T0100
arc: N3_V06N0003 JF3
arc: N3_V06N0103 JF2
arc: V00B0000 H02W0601
arc: V00B0100 V02S0101
arc: V00T0100 V02S0501
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R46C16:CIB_EBR
arc: JA1 V02N0701
arc: JA5 N1_V01S0100
arc: JA7 V02S0301
arc: JC0 W1_H02E0601
arc: JC4 V00B0100
arc: JC6 W1_H02E0401
arc: V00B0100 N1_V02S0101
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0601 N1_V02S0601
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1

.tile CIB_R46C17:CIB_EBR
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JCLK0MUX 0

.tile CIB_R46C5:CIB_EBR
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V06S0203

.tile CIB_R46C6:CIB_EBR
arc: E1_H02E0401 V02N0401
arc: H00L0000 S1_V02N0001
arc: H00L0100 V02S0301
arc: JA1 S1_V02N0701
arc: JA3 H00L0100
arc: JA5 V00B0000
arc: JA7 V02S0101
arc: JB3 H02W0101
arc: JC0 V02S0401
arc: JC2 H00L0000
arc: JC6 V02S0001
arc: JCE1 V02S0201
arc: JCLK0 G_HPBX0000
arc: JD2 H02W0201
arc: JLSR1 H02E0301
arc: N3_V06N0003 JF3
arc: N3_V06N0103 JF2
arc: V00B0000 N1_V02S0001
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R46C7:CIB_EBR
arc: H00L0000 V02N0001
arc: JA1 H00L0000
arc: JA5 V02N0301
arc: JA7 V02N0101
arc: JC0 W1_H02E0401
arc: JC4 V00T0100
arc: JC6 H02E0401
arc: V00T0100 N1_V02S0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 N3_V06S0103
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1

.tile CIB_R46C8:CIB_EBR
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JCLK0MUX 0

.tile CIB_R4C1:CIB_PLL0
arc: H00R0100 H02W0701
arc: JA4 H02W0701
arc: JB1 H02W0101
arc: JB4 H02W0101
arc: JC2 H00R0100
arc: JC4 S1_V02N0201
arc: JCLK1 S1_V02N0701
arc: JD2 H02W0201
arc: JD3 S1_V02N0201
arc: JD4 V00B0000
arc: JLSR0 V00B0100
arc: S1_V02S0001 JF0
arc: V00B0000 S1_V02N0201
arc: V00B0100 H02W0701
arc: PLLCSOUT_PLLREFCS CLK1_PLLREFCS

.tile CIB_R5C125:CIB_PLL1
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R5C1:CIB_PLL1
arc: JCLK0 V00B0000
arc: V00B0000 V02S0001
arc: V01S0100 S3_V06N0303
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R6C1:CIB_LR
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0701 N1_V01S0100

.tile CIB_R8C1:CIB_LR
arc: N1_V02N0701 E1_H02W0701

.tile CIB_R94C123:CIB_PLL3
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R94C3:CIB_PLL3
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R94C46:VCIB_DCU0
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C47:VCIB_DCUA
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C48:VCIB_DCUB
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C49:VCIB_DCUC
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C50:VCIB_DCUD
enum: CIB.JA1MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C51:VCIB_DCUF
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C52:VCIB_DCU3
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C53:VCIB_DCU2
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C54:VCIB_DCUG
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C55:VCIB_DCUH
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C56:VCIB_DCUI
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C57:VCIB_DCU1
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0

.tile CIB_R94C6:CIB_EFB0
enum: CIB.JB3MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C71:VCIB_DCU0
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C72:VCIB_DCUA
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C73:VCIB_DCUB
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C74:VCIB_DCUC
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C75:VCIB_DCUD
enum: CIB.JA1MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C76:VCIB_DCUF
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C77:VCIB_DCU3
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C78:VCIB_DCU2
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C79:VCIB_DCUG
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C7:CIB_EFB1
enum: CIB.JA3MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD5MUX 0

.tile CIB_R94C80:VCIB_DCUH
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C81:VCIB_DCUI
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C82:VCIB_DCU1
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0

.tile MIB_R0C3:BANKREF0
enum: BANK.VCCIO 3V3

.tile MIB_R0C5:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R0C66:PIOT1
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON

.tile MIB_R0C67:TMID_0
arc: G_TDCC0CLKI G_JULCPLL0CLKOP

.tile MIB_R11C0:PICL0
arc: JDIB JPADDIB_PIO
enum: PIOB.BASE_TYPE INPUT_LVCMOS25

.tile MIB_R12C0:PICL1
enum: PIOB.BASE_TYPE INPUT_LVCMOS25
enum: PIOB.HYSTERESIS ON

.tile MIB_R1C5:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C66:PICT1
enum: PIOB.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R22C12:EBR_SPINE_UL2
arc: G_VPTX0000 G_HPRX0000

.tile MIB_R22C30:EBR_SPINE_UL1
arc: G_VPTX0000 G_HPRX0000

.tile MIB_R22C67:CMUX_UL_0
arc: G_DCS0CLK0 G_VPFN0000
arc: G_ULPCLK0 G_VPFS0000

.tile MIB_R22C68:CMUX_UR_0
arc: G_DCS0CLK1 G_VPFN0000
arc: G_URPCLK0 G_VPFS0000

.tile MIB_R4C0:PLL0_UL
arc: E1_CLKFB E1_JCLKFB3
arc: E1_REFCLK1 E1_JREFCLK1_0

.tile MIB_R70C67:CMUX_LL_0
arc: G_DCS1CLK0 G_VPFN0000
arc: G_LLPCLK0 G_VPFS0000

.tile MIB_R70C68:CMUX_LR_0
arc: G_DCS1CLK1 G_VPFN0000
arc: G_LRPCLK0 G_VPFS0000

.tile MIB_R95C101:PICB0
unknown: F0B1

.tile MIB_R95C102:PICB1
unknown: F0B1

.tile MIB_R95C103:PICB0
unknown: F0B1

.tile MIB_R95C104:PICB1
unknown: F0B1

.tile MIB_R95C105:PICB0
unknown: F0B1

.tile MIB_R95C106:PICB1
unknown: F0B1

.tile MIB_R95C107:PICB0
unknown: F0B1

.tile MIB_R95C108:PICB1
unknown: F0B1

.tile MIB_R95C110:PICB0
unknown: F0B1

.tile MIB_R95C111:PICB1
unknown: F0B1

.tile MIB_R95C112:PICB0
unknown: F0B1

.tile MIB_R95C113:PICB1
unknown: F0B1

.tile MIB_R95C114:PICB0
unknown: F0B1

.tile MIB_R95C115:PICB1
unknown: F0B1

.tile MIB_R95C116:PICB0
unknown: F0B1

.tile MIB_R95C117:PICB1
unknown: F0B1

.tile MIB_R95C119:PICB0
unknown: F0B1

.tile MIB_R95C120:PICB1
unknown: F0B1

.tile MIB_R95C121:PICB0
unknown: F0B1

.tile MIB_R95C122:PICB1
unknown: F0B1

.tile MIB_R95C3:BANKREF8
enum: BANK.VCCIO 3V3

.tile MIB_R95C4:EFB0_PICB0
enum: SYSCONFIG.SLAVE_PARALLEL_PORT DISABLE
enum: SYSCONFIG.SLAVE_SPI_PORT DISABLE
enum: SYSCONFIG.BACKGROUND_RECONFIG OFF
enum: SYSCONFIG.TRANSFR OFF
unknown: F54B1
unknown: F56B1
unknown: F82B1
unknown: F94B1

.tile MIB_R95C5:EFB1_PICB1
enum: SYSCONFIG.MASTER_SPI_PORT ENABLE
enum: SYSCONFIG.TRANSFR OFF

.tile MIB_R95C6:EFB2_PICB0
enum: SYSCONFIG.SLAVE_SPI_PORT DISABLE

.tile MIB_R95C96:PICB0
unknown: F0B1

.tile MIB_R95C97:PICB1
unknown: F0B1

.tile MIB_R95C98:PICB0
unknown: F0B1

.tile MIB_R95C99:PICB1
unknown: F0B1

.tile R11C10:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 V01N0001
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0103 S3_V06N0103
arc: H00L0000 H02E0201
arc: H00L0100 V02N0101
arc: H00R0000 W1_H02E0401
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H06E0203
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0601 H06E0303
arc: S3_V06S0103 N1_V02S0101
arc: V00B0000 E1_H02W0601
arc: V00B0100 W1_H02E0701
arc: V00T0000 N1_V02S0601
arc: V00T0100 V02N0701
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 V02N0701
arc: W3_H06W0103 S3_V06N0103
arc: A0 H02W0701
arc: A1 V02S0701
arc: A4 V02N0301
arc: A5 F7
arc: A6 H00L0000
arc: A7 E1_H02W0501
arc: B1 H02E0101
arc: B2 S1_V02N0101
arc: B3 S1_V02N0101
arc: B4 V00B0100
arc: B5 H01E0101
arc: B6 H02E0301
arc: B7 V00B0000
arc: C0 F4
arc: C1 H00L0100
arc: C2 W1_H02E0401
arc: C3 S1_V02N0401
arc: C4 S1_V02N0201
arc: C5 E1_H02W0401
arc: C6 V00T0000
arc: C7 H02E0401
arc: CE0 N1_V02S0201
arc: CLK0 G_HPBX0000
arc: D0 H02E0001
arc: D1 W1_H02E0201
arc: D2 S1_V02N0001
arc: D3 H00R0000
arc: D4 V02N0601
arc: D6 W1_H02E0201
arc: D7 V02S0401
arc: E1_H01E0001 F6
arc: E1_H01E0101 F2
arc: E1_H02E0001 Q0
arc: E1_H02E0301 F1
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: M2 V00T0100
arc: MUXCLK0 CLK0
arc: N1_V01N0101 F5
arc: V01S0000 Q0
arc: W3_H06W0003 Q0
word: SLICED.K1.INIT 0001001101011111
word: SLICEC.K1.INIT 1000101010001010
word: SLICEA.K1.INIT 0000000000010000
word: SLICED.K0.INIT 0000011101110111
word: SLICEB.K0.INIT 1111001111000000
word: SLICEB.K1.INIT 1111110011110000
word: SLICEC.K0.INIT 0010000001111111
word: SLICEA.K0.INIT 1010111100000101
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C11:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0701 W1_H02E0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H06E0203
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0203 E1_H01W0000
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0501 H06E0303
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02N0201
arc: V00B0100 V02N0301
arc: V00T0000 H02W0201
arc: V00T0100 V02N0701
arc: W1_H02W0101 V02N0101
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: A0 E1_H02W0701
arc: A2 V00T0000
arc: A4 W1_H02E0501
arc: A5 V02N0101
arc: A7 V02N0101
arc: B0 H02W0301
arc: B4 V02S0501
arc: B5 W1_H02E0101
arc: B7 S1_V02N0501
arc: C0 N1_V02S0401
arc: C2 V02S0401
arc: C4 V01N0101
arc: C5 V00T0100
arc: C7 V00B0100
arc: D0 F2
arc: D2 H02W0001
arc: D3 S1_V02N0201
arc: D4 V02N0401
arc: D5 N1_V02S0601
arc: D7 H02E0201
arc: E1_H01E0001 F2
arc: E1_H02E0601 F4
arc: E3_H06E0203 F7
arc: E3_H06E0303 F5
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: M0 W1_H02E0601
arc: M2 V00B0000
arc: N1_V01N0101 F0
arc: W3_H06W0103 F2
word: SLICEA.K0.INIT 1101010111000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K1.INIT 0001010100111111
word: SLICED.K1.INIT 0000011101110111
word: SLICEC.K0.INIT 0000001000001010
word: SLICEB.K0.INIT 0101111101010000
word: SLICEB.K1.INIT 1111111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1

.tile R11C12:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 V01N0001
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0701 V02S0701
arc: H00L0000 N1_V02S0001
arc: H00L0100 N1_V02S0101
arc: H00R0000 S1_V02N0401
arc: H00R0100 V02S0501
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H06E0203
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 N1_V02S0601
arc: V00B0100 N1_V02S0301
arc: V00T0000 H02E0001
arc: V00T0100 H02W0101
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 E1_H02W0601
arc: W3_H06W0303 E3_H06W0203
arc: A1 H01E0001
arc: A2 E1_H01E0001
arc: A3 H02E0701
arc: A5 V02S0101
arc: A6 F5
arc: A7 V02S0101
arc: B1 W1_H02E0101
arc: B2 H00R0000
arc: B4 S1_V02N0701
arc: B5 W1_H02E0301
arc: B7 E1_H02W0301
arc: C1 V02N0401
arc: C2 V02N0401
arc: C3 N1_V02S0601
arc: C4 H02W0601
arc: C5 W1_H02E0601
arc: C6 E1_H01E0101
arc: C7 V01N0101
arc: CE1 H00L0000
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0000
arc: D1 V02S0001
arc: D2 H01E0101
arc: D3 V00T0100
arc: D4 V02S0601
arc: D5 H00L0100
arc: D6 V02N0601
arc: D7 H02E0201
arc: E1_H02E0201 F0
arc: E1_H02E0601 F6
arc: E3_H06E0103 Q2
arc: E3_H06E0203 F7
arc: E3_H06E0303 Q6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q3
arc: M0 V00B0100
arc: M6 V00T0000
arc: M7 H00R0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q4
arc: N3_V06N0203 Q7
arc: N3_V06N0303 Q6
arc: S3_V06S0003 Q3
arc: S3_V06S0203 Q4
arc: V01S0100 Q7
word: SLICEC.K1.INIT 0001000000110000
word: SLICED.K0.INIT 1010111100000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1110000000100000
word: SLICED.K1.INIT 0000011100000000
word: SLICEB.K0.INIT 1110111110100000
word: SLICEC.K0.INIT 1111110000001100
word: SLICEB.K1.INIT 1111101000001010
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1

.tile R11C13:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 E1_H01W0100
arc: H00L0000 V02N0001
arc: H00R0000 H02E0601
arc: H00R0100 V02N0701
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0601 V01N0001
arc: N3_V06N0103 H06E0103
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 H02W0701
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 H02W0401
arc: V00B0100 H02E0501
arc: W1_H02W0101 V02N0101
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00L0000
arc: A2 V00B0000
arc: A3 V02N0701
arc: A4 F7
arc: A5 S1_V02N0301
arc: A6 V02S0101
arc: A7 N1_V01S0100
arc: B0 H02W0101
arc: B2 H00R0000
arc: B4 N1_V02S0501
arc: B5 W1_H02E0101
arc: B6 N1_V02S0701
arc: B7 V02N0501
arc: C0 N1_V01N0001
arc: C2 V02N0601
arc: C4 W1_H02E0601
arc: C5 V02N0001
arc: C6 V01N0101
arc: C7 H02W0601
arc: CE0 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0001
arc: D2 H02W0001
arc: D3 V00B0100
arc: D5 H02E0001
arc: D6 V02S0401
arc: D7 V02N0401
arc: E1_H01E0001 F0
arc: E1_H01E0101 F6
arc: E1_H02E0401 Q6
arc: E1_H02E0601 F4
arc: E3_H06E0003 F3
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M6 E1_H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q6
arc: N1_V01N0101 F5
arc: N1_V02N0101 F3
arc: N1_V02N0301 F3
arc: S3_V06S0003 Q0
arc: V01S0000 Q2
arc: V01S0100 F0
arc: W3_H06W0003 F3
word: SLICEB.K1.INIT 1010101000000000
word: SLICEC.K0.INIT 1010001010100010
word: SLICEB.K0.INIT 1011101100111011
word: SLICEA.K0.INIT 0111001011110000
word: SLICED.K0.INIT 0000010000001100
word: SLICED.K1.INIT 0001001101011111
word: SLICEC.K1.INIT 0011010101010101
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R11C14:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0303
arc: H00L0000 V02S0001
arc: H00L0100 H02W0301
arc: H00R0000 N1_V02S0401
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0001 H02W0001
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 H01E0001
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0103 N3_V06S0003
arc: V00B0100 V02S0101
arc: V00T0000 V02N0601
arc: V00T0100 W1_H02E0301
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 N3_V06S0203
arc: A2 V02S0501
arc: A3 F5
arc: A5 W1_H02E0701
arc: B0 W1_H02E0301
arc: B1 H00R0100
arc: B2 F1
arc: B5 V02N0501
arc: C0 N1_V01N0001
arc: C1 E1_H01W0000
arc: C2 N1_V02S0401
arc: C3 W1_H02E0401
arc: C5 V00T0000
arc: CE0 H00R0000
arc: CE2 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 H02W0001
arc: D1 H02W0001
arc: D3 H01E0101
arc: D5 V02S0401
arc: E1_H01E0001 F3
arc: E1_H01E0101 Q7
arc: E3_H06E0103 Q2
arc: E3_H06E0203 Q4
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: H00R0100 Q5
arc: H01W0000 Q2
arc: H01W0100 Q4
arc: M4 V00B0100
arc: M5 E1_H02W0001
arc: M6 V00T0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q1
arc: S1_V02S0101 Q1
arc: S1_V02S0501 Q7
arc: S1_V02S0601 Q4
arc: S3_V06S0003 Q0
arc: S3_V06S0203 Q7
arc: S3_V06S0303 Q5
arc: V01S0000 Q6
arc: V01S0100 Q5
arc: W3_H06W0103 Q1
arc: W3_H06W0303 Q5
word: SLICEA.K0.INIT 1100110011110000
word: SLICEA.K1.INIT 1111000011001100
word: SLICEB.K0.INIT 1100101011001010
word: SLICEC.K1.INIT 0000011101110111
word: SLICEB.K1.INIT 1010101000001010
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1

.tile R11C15:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 W1_H02E0401
arc: E3_H06E0303 H01E0101
arc: H00L0000 N1_V02S0201
arc: H00R0100 V02N0501
arc: H01W0100 W3_H06E0303
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 W1_H02E0601
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 V02N0201
arc: V00B0100 H02E0701
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 V06S0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 V02N0401
arc: W3_H06W0303 E1_H01W0100
arc: A0 H00L0000
arc: A2 H02W0501
arc: A3 H02E0501
arc: A6 H00L0000
arc: B2 W1_H02E0101
arc: B3 H02E0101
arc: C0 H02W0401
arc: C2 H02E0401
arc: C3 H02E0601
arc: C6 H02W0401
arc: CLK0 G_HPBX0000
arc: D0 V02S0001
arc: D1 W1_H02E0201
arc: D2 H02E0201
arc: D3 H02E0001
arc: D6 V02S0601
arc: D7 H00R0100
arc: E1_H01E0001 F6
arc: E1_H02E0401 F6
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F6
arc: LSR1 V00B0100
arc: M0 V00B0000
arc: M6 V00B0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F6
arc: N1_V02N0001 F0
arc: N1_V02N0101 F3
arc: W3_H06W0003 F0
arc: W3_H06W0103 Q2
word: SLICEA.K0.INIT 0101111101010000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111001101110011
word: SLICEB.K1.INIT 0001001101011111
word: SLICED.K0.INIT 0101111101010000
word: SLICED.K1.INIT 1111111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1

.tile R11C16:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 N1_V01S0100
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: H00R0000 H02W0601
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0501 N3_V06S0303
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 H06W0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 W1_H02E0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 V06S0303
arc: A0 H00R0000
arc: A6 H02W0501
arc: A7 V02N0301
arc: B0 V02N0101
arc: B1 V02N0101
arc: B5 H02W0101
arc: B6 H02W0101
arc: B7 S1_V02N0701
arc: C0 V02S0401
arc: C5 H02W0601
arc: C6 H02E0401
arc: C7 V02N0001
arc: CLK0 G_HPBX0000
arc: D0 V02S0201
arc: D6 V02S0601
arc: D7 N1_V02S0401
arc: E1_H02E0701 F7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F1
arc: H01W0100 F5
arc: LSR1 V00B0100
arc: M0 V00B0000
arc: M1 H02E0001
arc: M2 V00B0000
arc: M7 H00L0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F5
arc: N3_V06N0303 F5
arc: V00B0000 F6
arc: V01S0000 Q7
arc: W3_H06W0303 F5
word: SLICED.K0.INIT 0000000000100000
word: SLICEA.K0.INIT 1100110000001000
word: SLICEA.K1.INIT 1100110011001100
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1111111111111111
word: SLICEC.K1.INIT 0000110000001100
word: SLICED.K1.INIT 0001001110110011
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R11C17:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0601 S1_V02N0601
arc: H00L0000 V02S0201
arc: H00L0100 N1_V02S0101
arc: H00R0000 N1_V02S0401
arc: H01W0100 W3_H06E0303
arc: N1_V02N0101 V01N0101
arc: N1_V02N0301 E1_H02W0301
arc: N3_V06N0003 H06E0003
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 H06E0103
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 H02W0701
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 N1_V02S0001
arc: V00B0100 S1_V02N0301
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 V06N0103
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0203 E1_H02W0401
arc: A1 F7
arc: A2 V00T0000
arc: A3 S1_V02N0501
arc: A4 E1_H02W0501
arc: A5 W1_H02E0501
arc: A7 V02N0301
arc: B0 W1_H02E0301
arc: B1 H01W0100
arc: B3 H02E0301
arc: B4 V00B0100
arc: B5 H02E0301
arc: B6 V00B0000
arc: B7 W1_H02E0101
arc: C0 V02S0601
arc: C1 H00L0000
arc: C2 N1_V02S0401
arc: C3 H00L0100
arc: C4 V02S0001
arc: C5 S1_V02N0001
arc: C6 H02W0401
arc: C7 V02N0201
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 H02E0001
arc: D1 V02N0201
arc: D2 F0
arc: D3 V02N0001
arc: D4 V01N0001
arc: D5 E1_H02W0001
arc: D6 H01W0000
arc: D7 H02E0201
arc: E1_H02E0501 F5
arc: E3_H06E0003 F3
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N3_V06N0303 F6
arc: S3_V06S0103 Q2
arc: V00T0000 Q0
arc: V01S0000 Q2
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q2
word: SLICEA.K0.INIT 1111110000110000
word: SLICEB.K0.INIT 1111101000001010
word: SLICED.K1.INIT 0000000100000000
word: SLICEA.K1.INIT 0000010001000100
word: SLICEC.K0.INIT 0001010100111111
word: SLICED.K0.INIT 1111001100000000
word: SLICEC.K1.INIT 0001110101010101
word: SLICEB.K1.INIT 0001110101010101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R11C18:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 V02N0501
arc: H00L0000 E1_H02W0001
arc: H00L0100 S1_V02N0301
arc: H00R0000 W1_H02E0401
arc: H00R0100 V02S0501
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00T0000 H02W0001
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 V06S0103
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0701 V06S0203
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 S3_V06N0303
arc: A0 N1_V02S0501
arc: A1 W1_H02E0501
arc: A2 H00L0100
arc: A4 V00T0000
arc: A5 V00T0000
arc: A6 N1_V01S0100
arc: A7 N1_V02S0301
arc: B0 V01N0001
arc: B1 V02N0101
arc: B2 V01N0001
arc: B3 N1_V02S0301
arc: B4 H00R0000
arc: B5 E1_H02W0101
arc: B6 V01S0000
arc: B7 N1_V02S0701
arc: C0 H00L0000
arc: C1 S1_V02N0401
arc: C2 V02S0601
arc: C3 V02N0601
arc: C4 H02E0601
arc: C5 V01N0101
arc: C7 V02S0001
arc: D0 S1_V02N0001
arc: D1 V00B0100
arc: D2 H02W0001
arc: D3 V02N0001
arc: D4 V01N0001
arc: D5 V01N0001
arc: D6 V02N0601
arc: D7 H00R0100
arc: E1_H01E0001 F0
arc: E1_H01E0101 F6
arc: E1_H02E0301 F1
arc: E1_H02E0701 F5
arc: E3_H06E0103 F2
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: V00B0100 F7
arc: V01S0100 F3
word: SLICED.K1.INIT 0000000000000001
word: SLICEA.K1.INIT 1000000000000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICED.K0.INIT 1010101010001000
word: SLICEC.K0.INIT 0001101100110011
word: SLICEB.K0.INIT 0001110101010101
word: SLICEC.K1.INIT 0001101100110011
word: SLICEA.K0.INIT 0100000001111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R11C19:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 W1_H02E0101
arc: E3_H06E0103 S3_V06N0103
arc: H00R0000 V02S0601
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 S3_V06N0103
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 H01E0101
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02N0001
arc: W1_H02W0001 V02N0001
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 S1_V02N0501
arc: A0 W1_H02E0501
arc: A3 F5
arc: A5 H02E0501
arc: A6 V02N0101
arc: A7 H00L0000
arc: B2 H02W0301
arc: B3 H00R0000
arc: B4 V02N0701
arc: B5 E1_H02W0301
arc: B6 V00B0000
arc: B7 V00T0000
arc: C0 E1_H02W0401
arc: C2 E1_H02W0401
arc: C3 W1_H02E0401
arc: C4 H02E0401
arc: C5 H02W0401
arc: C6 E1_H02W0601
arc: C7 V02N0201
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 W1_H02E0201
arc: D2 H02E0201
arc: D3 H02W0201
arc: D4 E1_H02W0201
arc: D5 E1_H02W0001
arc: D6 H02E0001
arc: D7 E1_H01W0100
arc: E1_H02E0101 F3
arc: E1_H02E0601 F6
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0000 F7
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V02N0401 F4
arc: N3_V06N0203 F7
arc: V00T0000 Q0
arc: V01S0000 Q2
arc: V01S0100 Q2
arc: W3_H06W0103 Q2
arc: W3_H06W0203 F4
word: SLICEC.K0.INIT 1111000011001100
word: SLICED.K1.INIT 0000000000000001
word: SLICEC.K1.INIT 0000000000000010
word: SLICEB.K1.INIT 0001000001010000
word: SLICED.K0.INIT 0100011100001111
word: SLICEB.K0.INIT 1100000011001111
word: SLICEA.K0.INIT 1111010100000101
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R11C20:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 W3_H06E0203
arc: H00R0000 H02W0401
arc: H00R0100 H02W0501
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 V01N0101
arc: N1_V02N0701 V01N0101
arc: N3_V06N0203 V01N0001
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0303 W3_H06E0303
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 N1_V02S0701
arc: A0 W1_H02E0701
arc: A1 F5
arc: A5 H02W0701
arc: A6 V02N0301
arc: B1 H02E0101
arc: B5 V02N0501
arc: B6 V02S0501
arc: C0 H02E0401
arc: C5 S1_V02N0201
arc: C6 V02N0001
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 H00R0000
arc: D1 V00T0100
arc: D5 V02S0401
arc: D6 H02E0001
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: N1_V01N0101 F1
word: SLICEC.K1.INIT 0001001101011111
word: SLICEA.K1.INIT 1000100010101010
word: SLICED.K0.INIT 0010000001111111
word: SLICEA.K0.INIT 1111000001010101
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R11C21:PLC2
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0701 W1_H02E0601
arc: H00R0000 V02N0601
arc: H00R0100 N1_V02S0501
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 N1_V01S0000
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 H02E0701
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0203 V06N0203
arc: A0 H00R0000
arc: A2 V02N0701
arc: A3 V00T0000
arc: B1 E1_H02W0301
arc: B3 V01N0001
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 V02N0401
arc: C3 N1_V01N0001
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 W1_H02E0201
arc: D1 S1_V02N0201
arc: D2 H02W0001
arc: D3 V00T0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q0
arc: N1_V02N0101 F3
arc: N3_V06N0003 F3
arc: V00T0000 Q2
arc: V00T0100 Q1
arc: W1_H02W0101 F3
arc: W3_H06W0003 F3
word: SLICEB.K1.INIT 0000000000000001
word: SLICEA.K0.INIT 1010000010101111
word: SLICEA.K1.INIT 1111001100000011
word: SLICEB.K0.INIT 1010000010101111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1

.tile R11C22:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: H00R0100 H02E0501
arc: N1_V02N0201 H06E0103
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0701 H06E0203
arc: S1_V02S0101 W3_H06E0103
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0001 V02N0001
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 V02N0401
arc: A0 H02E0701
arc: C0 H02E0401
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
arc: N1_V02N0001 Q0
word: SLICEA.K0.INIT 1111000001010101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C23:PLC2
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 H06E0303
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0003
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0701 S1_V02N0701

.tile R11C24:PLC2
arc: H01W0000 W3_H06E0103
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0601 S3_V06N0303
arc: S3_V06S0103 N1_V01S0100

.tile R11C25:PLC2
arc: S3_V06S0103 H06E0103

.tile R11C28:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R11C2:PLC2
arc: E1_H02E0401 S3_V06N0203
arc: E3_H06E0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0303 H06W0303

.tile R11C31:PLC2
arc: S3_V06S0203 H06E0203

.tile R11C34:PLC2
arc: E3_H06E0303 W3_H06E0203
arc: S3_V06S0203 W3_H06E0203

.tile R11C3:PLC2
arc: N1_V02N0301 E3_H06W0003
arc: S1_V02S0401 H02E0401

.tile R11C40:PLC2
arc: S3_V06S0303 W3_H06E0303

.tile R11C4:PLC2
arc: E1_H02E0001 V02S0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0401 W1_H02E0401
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 W1_H02E0401
arc: B0 V02S0101
arc: CE0 S1_V02N0201
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: F0 F0_SLICE
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S3_V06S0003 Q0
word: SLICEA.K0.INIT 0000000011001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1

.tile R11C5:PLC2
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 V02N0701
arc: E3_H06E0203 V01N0001
arc: H01W0000 E3_H06W0103
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 E1_H01W0000
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 H06W0103
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0203
arc: A0 V02N0501
arc: B0 V02N0301
arc: C0 S1_V02N0601
arc: CE0 H02W0101
arc: CLK0 G_HPBX0000
arc: D0 H02E0001
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
arc: N1_V02N0001 Q0
arc: V01S0100 Q0
word: SLICEA.K0.INIT 1111110110001000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R11C6:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0003 S3_V06N0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0003 S3_V06N0003
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N1_V02S0401
arc: V00B0100 V02N0101
arc: V00T0000 H02E0201
arc: V00T0100 V02S0701
arc: W1_H02W0101 N1_V02S0101
arc: A0 N1_V02S0701
arc: C0 V02S0401
arc: C1 S1_V02N0601
arc: CE3 H02W0101
arc: CLK0 G_HPBX0000
arc: D0 V00T0100
arc: E1_H01E0101 F0
arc: E1_H02E0201 F0
arc: F0 F5A_SLICE
arc: H01W0000 F0
arc: M0 V00B0100
arc: M6 V00T0000
arc: MUXCLK3 CLK0
arc: S1_V02S0601 Q6
arc: W1_H02W0601 Q6
word: SLICEA.K0.INIT 0101111101010000
word: SLICEA.K1.INIT 1111000011110000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1

.tile R11C7:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0203 S3_V06N0203
arc: E3_H06E0303 S3_V06N0303
arc: H00R0100 W1_H02E0701
arc: H01W0100 E3_H06W0303
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 V01N0101
arc: S1_V02S0301 S3_V06N0003
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02N0201
arc: V00B0100 N1_V02S0301
arc: V00T0000 V02N0401
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 E1_H02W0001
arc: W3_H06W0303 E3_H06W0203
arc: A0 H02E0701
arc: A2 F5
arc: A3 H02W0701
arc: A4 V02N0101
arc: A5 V00B0000
arc: B0 E1_H02W0301
arc: B3 V02N0101
arc: B4 V02N0701
arc: B5 H02W0301
arc: C0 H02W0401
arc: C2 H02E0601
arc: C3 V02N0401
arc: C4 V00T0000
arc: C5 S1_V02N0001
arc: D0 H01E0101
arc: D2 V00B0100
arc: D3 H02E0001
arc: D4 H00R0100
arc: D5 V02N0601
arc: E3_H06E0103 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: M0 H02W0601
arc: N1_V01N0001 F3
arc: N1_V02N0401 F4
arc: N3_V06N0003 F0
word: SLICEA.K0.INIT 1101010111000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000100000000
word: SLICEC.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 1010101000001010
word: SLICEC.K0.INIT 0000000100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R11C8:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 V06S0203
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 E1_H02W0201
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0303 E3_H06W0303
arc: V00B0100 V02S0301
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 V02N0701
arc: W3_H06W0103 E3_H06W0103
arc: A1 E1_H02W0701
arc: A2 V01N0101
arc: A3 V02N0501
arc: A4 V02N0301
arc: A5 V02S0101
arc: A6 H02E0701
arc: A7 F5
arc: B1 H02W0301
arc: B2 V02N0301
arc: B3 N1_V02S0301
arc: B4 V02N0701
arc: B5 V02N0701
arc: B6 V02N0701
arc: C1 H00L0000
arc: C2 V02N0601
arc: C3 V02N0601
arc: C4 V02N0001
arc: C5 F4
arc: C6 V02N0201
arc: C7 W1_H02E0601
arc: D1 W1_H02E0201
arc: D2 S1_V02N0201
arc: D3 V02N0201
arc: D4 V02N0601
arc: D5 F2
arc: D6 V02N0601
arc: D7 V02N0401
arc: E1_H01E0001 F6
arc: E1_H02E0301 F3
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: M0 V00B0100
word: SLICEC.K0.INIT 0000000000010000
word: SLICEB.K0.INIT 0001001101011111
word: SLICEC.K1.INIT 0000011100000000
word: SLICED.K1.INIT 1010111100000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1000101010000000
word: SLICEB.K1.INIT 0001001101011111
word: SLICED.K0.INIT 0000000000000010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R11C9:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 V01N0001
arc: E3_H06E0303 S3_V06N0303
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0301 H01E0101
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 E3_H06W0103
arc: V00B0000 E1_H02W0401
arc: V00B0100 H02W0701
arc: V00T0100 V02N0701
arc: W1_H02W0001 V06S0003
arc: W1_H02W0301 E3_H06W0003
arc: W3_H06W0003 E3_H06W0003
arc: A0 S1_V02N0701
arc: A1 H02E0501
arc: A3 V02N0701
arc: A5 V02N0101
arc: A6 N1_V01N0101
arc: A7 V00T0100
arc: B0 V02N0101
arc: B1 V00B0000
arc: B3 V02N0101
arc: B5 E1_H02W0101
arc: B6 V02N0701
arc: B7 E1_H02W0101
arc: C0 H02E0601
arc: C1 W1_H02E0601
arc: C3 V02N0601
arc: C5 V02N0001
arc: C6 W1_H02E0401
arc: C7 V02N0201
arc: CE0 N1_V02S0201
arc: CLK0 G_HPBX0000
arc: D0 H02E0201
arc: D1 V00B0100
arc: D3 H02E0201
arc: D5 V02S0601
arc: D6 F0
arc: D7 V02N0401
arc: E1_H01E0101 F6
arc: E1_H02E0501 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: MUXCLK0 CLK0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 F3
arc: N1_V02N0501 F7
arc: V01S0100 Q1
word: SLICED.K1.INIT 0000000100000000
word: SLICEB.K1.INIT 0000000000010000
word: SLICEA.K0.INIT 0001010100111111
word: SLICED.K0.INIT 0001010100000000
word: SLICEC.K1.INIT 0001001101011111
word: SLICEA.K1.INIT 1111100010101010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R12C10:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 W3_H06E0203
arc: N1_V02N0101 H02E0101
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 E3_H06W0203
arc: S1_V02S0001 H06W0003
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 N1_V01S0000
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 E3_H06W0203
arc: A4 V00B0000
arc: A5 Q5
arc: A6 H00R0000
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: CLK0 G_HPBX0000
arc: E1_H01E0101 Q1
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q6
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q3
arc: N1_V02N0201 Q0
arc: N3_V06N0103 Q2
arc: N3_V06N0203 Q7
arc: N3_V06N0303 Q6
arc: V00B0000 Q4
arc: V00T0000 Q0
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R12C11:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 V06N0303
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 E3_H06W0203
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 H01E0101
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 H06E0303
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 E1_H01W0000
arc: V00T0100 V02S0501
arc: W1_H02W0101 E3_H06W0103
arc: A4 V02N0101
arc: A6 W1_H02E0501
arc: A7 H02E0501
arc: B0 V00T0000
arc: B1 Q1
arc: B4 V02N0701
arc: B5 V02N0701
arc: B6 H02W0101
arc: B7 H02W0101
arc: C5 W1_H02E0601
arc: C6 E1_H02W0601
arc: C7 E1_H02W0401
arc: CLK0 G_HPBX0000
arc: D4 H02E0001
arc: D5 H02E0001
arc: D6 W1_H02E0201
arc: D7 W1_H02E0201
arc: E1_H01E0101 F6
arc: E1_H02E0301 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00T0100
arc: M4 H02E0401
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F4
arc: N1_V01N0101 F7
arc: N1_V02N0001 Q0
arc: V00T0000 Q0
word: SLICED.K0.INIT 0000000000000010
word: SLICED.K1.INIT 0000000000000010
word: SLICEC.K0.INIT 1110111000100010
word: SLICEC.K1.INIT 1111110011110000
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R12C12:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 N3_V06S0303
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 E1_H02W0201
arc: H00L0100 V02S0301
arc: H00R0100 H02W0501
arc: H01W0000 E3_H06W0103
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 H01E0101
arc: N3_V06N0203 V01N0001
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: V00B0000 V02N0001
arc: V00B0100 H02W0701
arc: V00T0000 E1_H02W0001
arc: V00T0100 H02W0301
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 S3_V06N0003
arc: A0 V01N0101
arc: A1 H02E0501
arc: A3 W1_H02E0701
arc: A4 V00T0000
arc: A5 V00T0000
arc: A6 E1_H02W0501
arc: B1 H02W0101
arc: B2 E1_H02W0101
arc: B3 H02W0301
arc: B4 H00L0000
arc: B5 W1_H02E0101
arc: B6 E1_H02W0301
arc: C0 V02S0401
arc: C1 N1_V01N0001
arc: C2 V02S0601
arc: C3 H00L0000
arc: C4 H01E0001
arc: C5 V00T0100
arc: C6 S1_V02N0001
arc: CE0 H00R0100
arc: CE1 V02S0201
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 H02W0001
arc: D2 H02E0201
arc: D3 E1_H02W0001
arc: D4 H02W0201
arc: D5 E1_H02W0201
arc: D6 H00L0100
arc: E1_H01E0101 Q2
arc: E1_H02E0601 Q6
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0100 Q0
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 F4
arc: N1_V02N0001 Q0
arc: N1_V02N0101 F3
arc: N1_V02N0601 F6
arc: N1_V02N0701 F5
arc: N3_V06N0003 Q0
arc: V01S0000 F1
arc: V01S0100 Q2
arc: W3_H06W0003 Q0
word: SLICEB.K1.INIT 0000000000000010
word: SLICED.K0.INIT 0001010100111111
word: SLICEC.K0.INIT 0000000000010000
word: SLICEC.K1.INIT 0000000000000100
word: SLICEB.K0.INIT 1100111111000000
word: SLICEA.K0.INIT 1111000001010101
word: SLICEA.K1.INIT 0011010101010101
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C13:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02W0201
arc: H00L0100 S1_V02N0101
arc: H00R0000 V02S0601
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0103 H01E0101
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0301 H02W0301
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 V01N0001
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N1_V01S0000
arc: V00B0000 H02W0601
arc: V00T0000 H02W0001
arc: V00T0100 V02N0701
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 E3_H06W0203
arc: A0 W1_H02E0701
arc: A1 H02W0501
arc: A2 V02N0501
arc: A3 V00T0000
arc: A4 V00B0000
arc: A5 V00T0000
arc: A7 V02N0101
arc: B1 H02W0301
arc: B3 H00L0000
arc: B4 V02S0701
arc: B5 H00L0000
arc: B6 E1_H02W0301
arc: B7 E1_H02W0301
arc: C0 F4
arc: C1 H02E0401
arc: C2 V02N0401
arc: C3 W1_H02E0401
arc: C4 S1_V02N0001
arc: C5 W1_H02E0601
arc: C7 H02W0401
arc: CE0 H00R0100
arc: CE1 H02E0101
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: D1 S1_V02N0201
arc: D2 H00R0000
arc: D3 E1_H02W0201
arc: D4 V02S0401
arc: D5 E1_H02W0201
arc: D7 H00L0100
arc: E1_H01E0001 F6
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 Q2
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 F3
arc: N1_V02N0301 F1
arc: N3_V06N0003 Q0
arc: N3_V06N0303 F5
arc: V01S0000 Q0
arc: W3_H06W0003 Q0
word: SLICEA.K1.INIT 0001001101011111
word: SLICEC.K1.INIT 0000000000010000
word: SLICEB.K1.INIT 0000000000010000
word: SLICEB.K0.INIT 1111000010101010
word: SLICEC.K0.INIT 0010000001111111
word: SLICEA.K0.INIT 1010111100000101
word: SLICED.K0.INIT 0011001100110011
word: SLICED.K1.INIT 1011111110110011
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C14:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0203 V06S0203
arc: E3_H06E0303 N1_V01S0100
arc: H00L0100 V02S0301
arc: H00R0100 E1_H02W0501
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0001
arc: V00B0100 S1_V02N0101
arc: V00T0000 V02N0601
arc: V00T0100 V02N0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: A1 V02S0501
arc: A3 S1_V02N0701
arc: A4 N1_V02S0101
arc: A5 S1_V02N0301
arc: A6 E1_H01W0000
arc: A7 E1_H01W0000
arc: B0 V00T0000
arc: B1 V00B0000
arc: B5 S1_V02N0501
arc: B6 H02E0301
arc: B7 H02E0101
arc: C0 V02N0401
arc: C3 H02W0401
arc: C4 V02S0001
arc: C5 V00B0100
arc: C6 V02N0001
arc: C7 V00T0100
arc: CE0 H00R0100
arc: CE2 H02W0101
arc: CLK0 G_HPBX0000
arc: D0 V02S0001
arc: D1 N1_V02S0001
arc: D2 V02S0201
arc: D3 S1_V02N0001
arc: D4 V02S0601
arc: D5 H00L0100
arc: D6 H01W0000
arc: D7 H01W0000
arc: E1_H01E0001 F2
arc: E1_H01E0101 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q0
arc: M2 H02W0601
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0101 F5
arc: N1_V02N0401 F6
arc: N1_V02N0701 F7
arc: S1_V02S0101 Q1
arc: S3_V06S0103 Q1
arc: V01S0100 Q4
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111101000001010
word: SLICED.K1.INIT 0000000000000100
word: SLICEA.K1.INIT 1110111000100010
word: SLICEC.K0.INIT 1010111110100000
word: SLICEA.K0.INIT 1111000011001100
word: SLICED.K0.INIT 0000000000000100
word: SLICEC.K1.INIT 0001001101011111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R12C15:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 V01N0101
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 N1_V02S0201
arc: H00L0100 H02E0301
arc: H00R0100 W1_H02E0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H02E0501
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0301 H06E0003
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 N1_V02S0401
arc: V00B0000 H02W0401
arc: V00B0100 H02W0701
arc: V00T0000 V02N0601
arc: V00T0100 V02S0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0103 E3_H06W0103
arc: A1 H00L0000
arc: A2 H00L0100
arc: A3 V02N0501
arc: A5 V02N0301
arc: A6 V02S0101
arc: A7 V02S0301
arc: B2 H02E0101
arc: B3 N1_V02S0301
arc: B5 E1_H02W0301
arc: B6 V02N0701
arc: B7 H01E0101
arc: C1 V02N0401
arc: C2 H02E0401
arc: C3 H02W0601
arc: C4 V02N0001
arc: C5 V02N0001
arc: C6 N1_V02S0201
arc: C7 V02S0201
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D0 V00T0100
arc: D1 V02N0201
arc: D2 W1_H02E0001
arc: D3 S1_V02N0001
arc: D4 V01N0001
arc: D5 V02S0601
arc: D6 H00R0100
arc: D7 V02S0401
arc: E1_H01E0101 F4
arc: E3_H06E0003 F3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00B0000
arc: M0 V00T0000
arc: M4 V00B0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N1_V02N0001 F2
arc: S1_V02S0201 F0
arc: S3_V06S0303 Q6
arc: V01S0000 Q7
arc: W3_H06W0203 Q7
arc: W3_H06W0303 Q6
word: SLICEC.K0.INIT 0000000000001111
word: SLICEC.K1.INIT 1110110101001101
word: SLICED.K0.INIT 1111010001000100
word: SLICED.K1.INIT 1100111000001010
word: SLICEB.K0.INIT 0000000100000000
word: SLICEB.K1.INIT 0011010101010101
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111010110100000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R12C16:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 W1_H02E0601
arc: H00L0000 H02E0001
arc: H00L0100 W1_H02E0101
arc: H00R0100 S1_V02N0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 H01E0101
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02N0201
arc: V00B0100 S1_V02N0101
arc: V00T0100 W1_H02E0301
arc: W1_H02W0001 V06S0003
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 N3_V06S0303
arc: A0 V02N0501
arc: A1 V02N0501
arc: A3 H02E0701
arc: A4 E1_H02W0701
arc: A5 Q5
arc: A7 S1_V02N0301
arc: B1 H02W0301
arc: B2 V02S0101
arc: B3 E1_H02W0301
arc: B4 H02E0101
arc: B7 V00T0000
arc: C1 E1_H02W0401
arc: C2 V02S0601
arc: C3 H00L0000
arc: C4 V00T0100
arc: C5 H02W0401
arc: C7 V02N0001
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V02S0201
arc: D3 N1_V01S0000
arc: D4 H00L0100
arc: D5 H02W0001
arc: D6 F0
arc: D7 V02N0601
arc: E1_H01E0101 Q1
arc: E1_H02E0701 Q7
arc: E3_H06E0003 F3
arc: E3_H06E0103 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H00R0000 F6
arc: M0 H02W0601
arc: M1 W1_H02E0001
arc: M5 H00R0100
arc: M6 V00B0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 F5
arc: N1_V02N0401 F4
arc: S1_V02S0501 F5
arc: V00T0000 F0
arc: V01S0000 Q2
arc: W3_H06W0103 Q2
word: SLICEA.K0.INIT 0000000001010101
word: SLICEA.K1.INIT 1110010011011101
word: SLICEB.K0.INIT 1111110000001100
word: SLICEC.K1.INIT 0101000001011111
word: SLICEC.K0.INIT 0000000000000010
word: SLICED.K0.INIT 0000000011111111
word: SLICED.K1.INIT 1111101100111011
word: SLICEB.K1.INIT 0001010111010101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R12C17:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 H01E0101
arc: E1_H02E0601 V01N0001
arc: H00R0000 V02S0601
arc: H00R0100 H02W0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H06W0003
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0003 S1_V02N0301
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 H06E0203
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 H02E0501
arc: V00T0000 V02S0601
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H02W0401
arc: A0 S1_V02N0701
arc: A1 S1_V02N0701
arc: A3 N1_V02S0701
arc: A4 H02E0501
arc: A5 N1_V02S0301
arc: A6 V02N0301
arc: B1 V00T0000
arc: B3 H02E0101
arc: B4 N1_V02S0701
arc: B5 V02S0701
arc: B6 S1_V02N0501
arc: B7 E1_H02W0301
arc: C1 H02W0401
arc: C3 V02N0401
arc: C4 H02W0401
arc: C6 E1_H02W0601
arc: C7 H02E0601
arc: CLK0 G_HPBX0000
arc: D0 V02S0001
arc: D1 V02S0001
arc: D3 H00R0000
arc: D4 H02E0201
arc: D6 H00R0100
arc: D7 S1_V02N0401
arc: E1_H01E0101 Q7
arc: E3_H06E0303 F5
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: M0 V00B0100
arc: M2 V00B0000
arc: M7 H00L0000
arc: MUXCLK3 CLK0
arc: N1_V01N0101 F6
arc: S1_V02S0501 F7
arc: V00B0000 F4
arc: W1_H02W0201 F0
word: SLICEA.K0.INIT 0000000001010101
word: SLICEA.K1.INIT 1110010011011101
word: SLICEC.K1.INIT 0001000100010001
word: SLICED.K1.INIT 0000111100110011
word: SLICED.K0.INIT 0000011101110111
word: SLICEC.K0.INIT 1010001010111011
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1111000011110110
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R12C18:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 N1_V02S0201
arc: H00L0100 V02S0301
arc: H00R0100 V02S0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 N3_V06S0303
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 H02E0101
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 H06E0303
arc: V00B0000 E1_H02W0401
arc: V00B0100 H02W0701
arc: V00T0100 N1_V02S0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 E1_H01W0100
arc: A0 F7
arc: A1 V02N0501
arc: A2 V02N0501
arc: A3 V02N0701
arc: A5 W1_H02E0701
arc: A6 H02E0501
arc: A7 V02S0101
arc: B0 N1_V02S0101
arc: B1 N1_V02S0101
arc: B2 F3
arc: B3 V02S0101
arc: B4 H01E0101
arc: B7 V02N0701
arc: C0 W1_H02E0401
arc: C1 N1_V01S0100
arc: C2 H00L0000
arc: C4 H02E0401
arc: C5 H02E0401
arc: C6 H02E0401
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CLK0 G_HPBX0000
arc: D0 V00T0100
arc: D1 V02S0001
arc: D2 H02E0201
arc: D3 V02S0201
arc: D4 V02S0601
arc: D5 H00R0100
arc: D6 V00B0000
arc: D7 H00L0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q1
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: S1_V02S0401 F6
arc: S1_V02S0501 F5
arc: S1_V02S0601 F4
arc: S3_V06S0003 Q0
arc: S3_V06S0203 F4
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q2
word: SLICED.K1.INIT 1110111000000000
word: SLICEA.K0.INIT 1111111011111010
word: SLICEA.K1.INIT 1111111011111010
word: SLICEB.K1.INIT 1110111000000000
word: SLICEB.K0.INIT 1111111011101110
word: SLICED.K0.INIT 0101000001011111
word: SLICEC.K1.INIT 0101000001011111
word: SLICEC.K0.INIT 0011000000111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1

.tile R12C19:PLC2
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 N1_V02S0401
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 N1_V01S0000
arc: H00L0000 E1_H02W0001
arc: H00L0100 H02W0301
arc: H00R0000 V02N0601
arc: H01W0100 W3_H06E0303
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 H02E0301
arc: S1_V02S0501 H02W0501
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 V02S0001
arc: V00B0100 E1_H02W0501
arc: V00T0100 S1_V02N0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0203 E1_H02W0401
arc: A0 E1_H01E0001
arc: A1 V02N0701
arc: A3 N1_V02S0501
arc: A5 V02S0101
arc: A6 N1_V01N0101
arc: A7 H02W0701
arc: B0 H02E0101
arc: B1 H02E0301
arc: B5 H00L0000
arc: B6 H02E0301
arc: B7 H01E0101
arc: C0 H02E0601
arc: C1 W1_H02E0601
arc: C3 H02E0401
arc: C4 E1_H02W0601
arc: C5 V02S0201
arc: C6 S1_V02N0001
arc: C7 V00B0100
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 H02E0001
arc: D1 E1_H02W0001
arc: D3 N1_V02S0001
arc: D4 H00L0100
arc: D5 V00B0000
arc: D6 E1_H02W0001
arc: D7 H02W0201
arc: E1_H01E0001 F3
arc: E1_H02E0101 F1
arc: E1_H02E0501 F5
arc: E1_H02E0601 F4
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N3_V06N0203 F7
arc: W3_H06W0003 Q0
word: SLICEC.K0.INIT 0000000000001111
word: SLICEB.K1.INIT 1111101000000000
word: SLICEA.K0.INIT 1111111011111010
word: SLICED.K1.INIT 0000000000000100
word: SLICEC.K1.INIT 0001110101010101
word: SLICEA.K1.INIT 0100011100001111
word: SLICED.K0.INIT 0100011100001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R12C20:PLC2
arc: E1_H02E0601 W3_H06E0303
arc: H00L0100 N1_V02S0101
arc: H00R0000 H02E0401
arc: H00R0100 V02S0501
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0501
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 W1_H02E0201
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 S1_V02N0001
arc: V00B0100 W1_H02E0501
arc: V00T0000 H02W0001
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 V06S0303
arc: W1_H02W0701 E1_H01W0100
arc: A1 H00L0100
arc: A2 E1_H02W0701
arc: A3 E1_H02W0701
arc: A4 V00T0000
arc: A5 V00T0000
arc: A6 V02S0301
arc: A7 H00L0000
arc: B0 H02W0301
arc: B1 W1_H02E0301
arc: B2 H01W0100
arc: B3 H01W0100
arc: B4 W1_H02E0301
arc: B5 W1_H02E0301
arc: B6 V00B0000
arc: B7 H02W0101
arc: C0 H02W0401
arc: C1 E1_H02W0601
arc: C2 E1_H01W0000
arc: C3 H02E0401
arc: C4 V00B0100
arc: C5 V01N0101
arc: C6 S1_V02N0201
arc: C7 V00T0100
arc: CE0 H00R0100
arc: CE1 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D0 H02W0201
arc: D1 H02W0001
arc: D2 H00R0000
arc: D3 E1_H02W0201
arc: D4 V02S0401
arc: D5 S1_V02N0401
arc: D6 S1_V02N0601
arc: D7 E1_H01W0100
arc: E1_H01E0001 F4
arc: E1_H01E0101 Q3
arc: E1_H02E0501 F5
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0000 Q0
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q2
arc: N1_V02N0101 Q3
arc: N1_V02N0601 F6
arc: V00T0100 Q3
arc: V01S0000 Q3
arc: V01S0100 F7
arc: W1_H02W0201 Q2
arc: W3_H06W0003 Q3
arc: W3_H06W0103 Q2
word: SLICEB.K0.INIT 0000000010000000
word: SLICEB.K1.INIT 0000100000000000
word: SLICED.K1.INIT 0000000000000001
word: SLICED.K0.INIT 0001010100111111
word: SLICEC.K0.INIT 0000011110001111
word: SLICEA.K1.INIT 0100011100001111
word: SLICEA.K0.INIT 1111001100000011
word: SLICEC.K1.INIT 0000100001111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R12C21:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 E1_H02W0501
arc: V00T0100 V02S0701
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 V06S0303
arc: A0 H02E0501
arc: A2 F5
arc: A3 E1_H02W0501
arc: A4 V00T0100
arc: A5 V00T0100
arc: B0 W1_H02E0301
arc: B4 V02S0501
arc: B5 V02S0501
arc: C0 S1_V02N0401
arc: C2 H02E0601
arc: C3 H02E0601
arc: C4 W1_H02E0601
arc: C5 W1_H02E0601
arc: CE0 V02S0201
arc: CE1 H02W0101
arc: CLK0 G_HPBX0000
arc: D2 V00B0100
arc: D3 H00R0000
arc: D4 V02S0601
arc: D5 V02S0601
arc: E1_H01E0001 F4
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00R0000 F4
arc: H01W0000 F5
arc: H01W0100 Q2
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q0
arc: N1_V02N0001 Q2
arc: W1_H02W0101 Q3
arc: W3_H06W0103 Q2
word: SLICEC.K0.INIT 0001000000000000
word: SLICEC.K1.INIT 0010000000000000
word: SLICEB.K0.INIT 0000101000000000
word: SLICEB.K1.INIT 0000101000000000
word: SLICEA.K0.INIT 1100010111000101
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.D0MUX 1

.tile R12C22:PLC2
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 S3_V06N0203
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 H06E0203
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 H01E0001
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0203 S3_V06N0203

.tile R12C23:PLC2
arc: H01W0100 W3_H06E0303
arc: N1_V02N0101 H06E0103
arc: S3_V06S0103 N3_V06S0003
arc: W1_H02W0501 W3_H06E0303

.tile R12C24:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203

.tile R12C25:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: N1_V02N0601 W3_H06E0303
arc: S3_V06S0203 W3_H06E0203

.tile R12C30:PLC2
arc: E3_H06E0203 W3_H06E0103
arc: S3_V06S0103 W3_H06E0103

.tile R12C31:PLC2
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 W3_H06E0203

.tile R12C33:PLC2
arc: S3_V06S0203 H06E0203

.tile R12C34:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 H06E0303

.tile R12C36:PLC2
arc: E3_H06E0303 W3_H06E0203
arc: S3_V06S0203 W3_H06E0203

.tile R12C37:PLC2
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303

.tile R12C39:PLC2
arc: S3_V06S0303 H06E0303

.tile R12C3:PLC2
arc: N3_V06N0103 S1_V02N0101
arc: S3_V06S0003 E3_H06W0003
arc: V00T0000 V02S0401
arc: A4 V00B0000
arc: A5 Q5
arc: A6 H00R0000
arc: A7 Q7
arc: B0 S1_V02N0101
arc: B2 H00L0000
arc: B3 Q3
arc: CLK0 G_HPBX0000
arc: E1_H02E0601 Q4
arc: E1_H02E0701 Q5
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q2
arc: E3_H06E0203 Q7
arc: E3_H06E0303 Q6
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q6
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: V00B0000 Q4
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C40:PLC2
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 H06E0303

.tile R12C42:PLC2
arc: S3_V06S0303 W3_H06E0303

.tile R12C43:PLC2
arc: S3_V06S0303 W3_H06E0303

.tile R12C4:PLC2
arc: E1_H02E0501 E3_H06W0303
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0701 E3_H06W0203
arc: S1_V02S0101 E3_H06W0103
arc: S3_V06S0103 E3_H06W0103
arc: V00T0000 V02S0401
arc: A4 V00B0000
arc: A5 Q5
arc: A6 H00R0000
arc: A7 Q7
arc: B0 H01W0100
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: CLK0 G_HPBX0000
arc: E1_H02E0001 Q2
arc: E1_H02E0601 Q4
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q1
arc: E3_H06E0203 Q7
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q6
arc: H01W0100 Q0
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V02N0001 Q0
arc: N1_V02N0501 Q5
arc: V00B0000 Q4
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C5:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0701 V02S0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0103 S3_V06N0003
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N3_V06S0203
arc: V00T0100 V02S0701
arc: V01S0000 S3_V06N0103
arc: A4 V00B0000
arc: A5 Q5
arc: A6 H00R0000
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: CLK0 G_HPBX0000
arc: E1_H02E0001 Q0
arc: E1_H02E0501 Q5
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q1
arc: E3_H06E0203 Q7
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q6
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V02N0201 Q2
arc: N3_V06N0203 Q4
arc: V00B0000 Q4
arc: V00T0000 Q0
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R12C6:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0601 W1_H02E0601
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 H02W0101
arc: S1_V02S0001 E1_H02W0001
arc: S3_V06S0003 E3_H06W0003
arc: V00B0100 H02E0701
arc: W1_H02W0201 E1_H02W0201
arc: A4 V00B0000
arc: A5 Q5
arc: A6 H00R0000
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: CLK0 G_HPBX0000
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: E3_H06E0203 Q7
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q6
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V02N0201 Q2
arc: N1_V02N0301 Q3
arc: N1_V02N0401 Q4
arc: N1_V02N0601 Q6
arc: V00B0000 Q4
arc: V00T0000 Q0
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R12C7:PLC2
arc: E1_H02E0301 W1_H02E0301
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 W1_H02E0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H02W0701
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 N3_V06S0003
arc: V00T0100 H02W0101
arc: W1_H02W0101 N3_V06S0103
arc: A4 V00B0000
arc: A5 Q5
arc: A6 H00R0000
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: CLK0 G_HPBX0000
arc: E1_H01E0101 Q2
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q6
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q3
arc: N1_V02N0001 Q0
arc: N1_V02N0501 Q5
arc: N3_V06N0203 Q7
arc: N3_V06N0303 Q6
arc: V00B0000 Q4
arc: V00T0000 Q0
arc: V01S0100 Q4
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R12C8:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0303 N1_V01S0100
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0103 E1_H01W0100
arc: V00B0100 V02S0101
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 E3_H06W0203
arc: A4 V00B0000
arc: A5 Q5
arc: A6 H00R0000
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: CLK0 G_HPBX0000
arc: E1_H01E0001 Q6
arc: E1_H01E0101 Q3
arc: E1_H02E0501 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q6
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q2
arc: N3_V06N0003 Q0
arc: V00B0000 Q4
arc: V00T0000 Q0
arc: V01S0000 Q1
arc: V01S0100 Q5
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R12C9:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W1_H02E0301
arc: H01W0000 E3_H06W0103
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H02E0701
arc: N3_V06N0303 H01E0101
arc: S1_V02S0101 E1_H02W0101
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 E3_H06W0203
arc: V00T0000 H02E0201
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 V06S0103
arc: W3_H06W0003 E3_H06W0303
arc: A0 H00L0000
arc: A2 E1_H01E0001
arc: A4 V00B0000
arc: A5 Q5
arc: A6 H00R0000
arc: A7 Q7
arc: B1 Q1
arc: B3 Q3
arc: CLK0 G_HPBX0000
arc: E1_H01E0001 Q2
arc: E1_H01E0101 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00R0000 Q6
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q3
arc: N1_V02N0301 Q1
arc: N3_V06N0003 Q0
arc: N3_V06N0103 Q2
arc: N3_V06N0203 Q4
arc: V00B0000 Q4
arc: V01S0000 Q5
word: SLICEA.K0.INIT 1010101010100000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1010101010100000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R13C10:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 H01E0101
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 H06W0303
arc: S3_V06S0003 H06E0003
arc: V00B0100 V02N0301
arc: V00T0000 W1_H02E0201
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 V02S0701
arc: A0 V02S0701
arc: A4 V02S0301
arc: B0 H02E0301
arc: B1 V00T0000
arc: B4 V00B0100
arc: C0 H02W0601
arc: C1 V02N0401
arc: C4 V02N0001
arc: CE0 V02S0201
arc: CLK0 G_HPBX0000
arc: D0 H02E0001
arc: D1 V02N0001
arc: D4 H02E0201
arc: E1_H01E0001 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: MUXCLK0 CLK0
arc: N3_V06N0003 Q0
arc: N3_V06N0203 F4
arc: S1_V02S0301 F1
arc: V01S0000 Q0
word: SLICEA.K1.INIT 0011000000111111
word: SLICEA.K0.INIT 1110111011000100
word: SLICEC.K0.INIT 0001101100110011
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R13C11:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0003
arc: H00L0000 V02S0201
arc: H00R0000 S1_V02N0401
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0701 E3_H06W0203
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 H01E0001
arc: S3_V06S0203 N3_V06S0203
arc: V00B0100 H02E0701
arc: V00T0000 E1_H02W0001
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0303 E3_H06W0303
arc: A0 V02N0701
arc: A2 H02E0501
arc: A4 V02S0101
arc: A6 V02N0301
arc: A7 H00R0000
arc: B2 H00L0000
arc: B5 H02W0101
arc: B6 H02W0301
arc: B7 H02W0301
arc: C0 H00R0100
arc: C2 V02S0401
arc: C4 E1_H01E0101
arc: C5 H02E0601
arc: C6 V01N0101
arc: C7 V00T0000
arc: CE0 N1_V02S0201
arc: CE1 H02E0101
arc: CLK0 G_HPBX0000
arc: D0 N1_V02S0001
arc: D2 V00T0100
arc: D4 E1_H02W0201
arc: D5 V02S0601
arc: D6 E1_H02W0001
arc: D7 V02N0601
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: M4 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V02N0601 F6
arc: N3_V06N0003 Q0
arc: S1_V02S0001 Q2
arc: S3_V06S0003 Q0
arc: V01S0000 F4
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q2
word: SLICEB.K0.INIT 1100000011101010
word: SLICEC.K0.INIT 1010111110100000
word: SLICEC.K1.INIT 1111110011110000
word: SLICED.K0.INIT 0100011100001111
word: SLICED.K1.INIT 0001010111010101
word: SLICEA.K0.INIT 1010111100000101
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R13C12:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0501 V06N0303
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 H02E0001
arc: H00L0100 N1_V02S0101
arc: H00R0000 S1_V02N0601
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 H02E0701
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 H02E0301
arc: S1_V02S0501 N1_V02S0501
arc: V00T0000 E1_H02W0201
arc: V00T0100 V02S0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 S1_V02N0401
arc: W3_H06W0003 V06N0003
arc: A0 N1_V02S0701
arc: A1 V02N0501
arc: A3 E1_H01E0001
arc: A5 H02E0501
arc: A6 H00L0000
arc: A7 V02N0101
arc: B1 V02S0301
arc: B3 E1_H02W0301
arc: B5 H00R0000
arc: B6 V02N0701
arc: B7 E1_H02W0301
arc: C0 V02N0401
arc: C1 V02S0601
arc: C2 F4
arc: C3 H02W0601
arc: C4 H02W0401
arc: C5 H02W0401
arc: C6 V02S0001
arc: C7 V00T0000
arc: CE0 N1_V02S0201
arc: CE1 N1_V02S0201
arc: CE3 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0201
arc: D1 H02W0001
arc: D3 V02N0201
arc: D4 S1_V02N0601
arc: D5 S1_V02N0401
arc: D6 H02W0001
arc: D7 V02N0601
arc: E1_H01E0001 F4
arc: E3_H06E0003 Q0
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M1 W1_H02E0001
arc: M2 V00T0000
arc: M3 W1_H02E0201
arc: M4 V00T0100
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 F6
arc: N1_V02N0001 F2
arc: N1_V02N0301 F1
arc: N3_V06N0003 Q3
arc: N3_V06N0103 Q1
arc: N3_V06N0203 Q7
arc: S3_V06S0003 Q3
arc: S3_V06S0103 Q1
arc: V01S0000 Q7
word: SLICEC.K0.INIT 0000000000001111
word: SLICEC.K1.INIT 1110101100101011
word: SLICEA.K0.INIT 1111010110100000
word: SLICED.K0.INIT 0101001100110011
word: SLICEA.K1.INIT 0001110101010101
word: SLICEB.K0.INIT 0000111100001111
word: SLICEB.K1.INIT 1111011111010101
word: SLICED.K1.INIT 1011000010000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R13C13:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 N1_V01S0000
arc: H00L0100 E1_H02W0301
arc: H00R0100 V02N0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 H02E0501
arc: N1_V02N0701 H02W0701
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0501 H02W0501
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 H02E0601
arc: V00B0100 V02S0301
arc: V00T0000 S1_V02N0601
arc: V00T0100 W1_H02E0101
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 S3_V06N0303
arc: A1 V01N0101
arc: A5 E1_H01W0000
arc: A6 N1_V01N0101
arc: A7 N1_V02S0301
arc: B1 S1_V02N0101
arc: B3 V01N0001
arc: B4 V02N0701
arc: B5 V02N0501
arc: B6 V01S0000
arc: B7 V00B0100
arc: C2 F6
arc: C3 S1_V02N0401
arc: C4 H02W0401
arc: C5 V00B0100
arc: C6 S1_V02N0001
arc: C7 V00T0000
arc: CE0 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 V00T0100
arc: D1 E1_H02W0201
arc: D3 E1_H02W0201
arc: D4 V02S0601
arc: D5 V02N0401
arc: D6 H02E0001
arc: D7 H00R0100
arc: E3_H06E0203 Q7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0000 F2
arc: H01W0100 F7
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M0 W1_H02E0601
arc: M1 H00L0000
arc: M2 W1_H02E0601
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q7
arc: N1_V02N0301 Q1
arc: N3_V06N0303 F5
arc: S1_V02S0601 F6
arc: S3_V06S0203 F4
arc: S3_V06S0303 Q6
arc: V01S0000 F4
arc: V01S0100 F6
arc: W3_H06W0103 Q1
arc: W3_H06W0303 Q6
word: SLICEB.K0.INIT 1111000011110000
word: SLICEB.K1.INIT 1100110011110000
word: SLICEA.K0.INIT 1111111100000000
word: SLICED.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 0000001111001111
word: SLICED.K0.INIT 0011101010101010
word: SLICEC.K1.INIT 0000011101110111
word: SLICEA.K1.INIT 1010101011001100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R13C14:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 V02S0701
arc: H00R0100 H02W0501
arc: H01W0000 W3_H06E0103
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N1_V02S0501
arc: V00T0000 H02E0001
arc: V00T0100 S1_V02N0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0701 E1_H02W0701
arc: A0 E1_H01E0001
arc: A1 H02E0701
arc: A3 S1_V02N0701
arc: B0 V00T0000
arc: B5 H02W0101
arc: B7 H02W0101
arc: C0 H00L0100
arc: C1 V02N0401
arc: C2 S1_V02N0601
arc: C3 H02W0401
arc: C5 S1_V02N0201
arc: C7 V01N0101
arc: CE0 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0001
arc: D1 S1_V02N0001
arc: D3 V02N0201
arc: D4 V02N0601
arc: D5 V01N0001
arc: D6 F0
arc: D7 S1_V02N0401
arc: E1_H01E0001 Q5
arc: E1_H01E0101 F1
arc: E1_H02E0501 Q7
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H00L0000 F2
arc: H00L0100 F1
arc: H00R0000 F4
arc: H01W0100 Q7
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M1 H00R0000
arc: M2 V00T0100
arc: M4 V00T0100
arc: M5 V01S0000
arc: M6 V00T0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: S1_V02S0001 F0
arc: S1_V02S0201 Q0
arc: S3_V06S0003 Q0
arc: V01S0000 F6
word: SLICEB.K0.INIT 1111000011110000
word: SLICEB.K1.INIT 1111101000001010
word: SLICEC.K0.INIT 1111111100000000
word: SLICEC.K1.INIT 1111110000110000
word: SLICED.K0.INIT 1111111100000000
word: SLICED.K1.INIT 1111001111000000
word: SLICEA.K1.INIT 0000010110101111
word: SLICEA.K0.INIT 0010111010101010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R13C15:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0601 S1_V02N0601
arc: H00L0000 V02S0201
arc: H00R0100 V02N0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 V02N0101
arc: V00T0000 S1_V02N0601
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 V02S0601
arc: A3 S1_V02N0501
arc: A4 H02E0701
arc: A5 W1_H02E0501
arc: A6 V02N0301
arc: A7 S1_V02N0101
arc: B1 V02S0101
arc: B2 S1_V02N0301
arc: B4 H01E0101
arc: B5 V02N0501
arc: C0 E1_H02W0601
arc: C1 S1_V02N0401
arc: C3 N1_V02S0401
arc: C4 V02N0001
arc: C5 S1_V02N0201
arc: C7 N1_V02S0001
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D1 S1_V02N0001
arc: D3 V00B0100
arc: D4 H02W0001
arc: D5 E1_H02W0001
arc: D7 V02N0601
arc: E1_H01E0001 F2
arc: E1_H01E0101 Q7
arc: E1_H02E0101 Q3
arc: E1_H02E0301 Q1
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q1
arc: E3_H06E0203 F4
arc: E3_H06E0303 Q5
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H00R0000 F6
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M0 V00T0000
arc: M1 V01S0100
arc: M2 V00T0000
arc: M3 H00L0000
arc: M5 H00R0000
arc: M6 V00T0000
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q7
arc: N3_V06N0303 F5
arc: S3_V06S0203 F4
arc: V01S0000 F4
arc: V01S0100 F0
word: SLICEB.K0.INIT 1100110011001100
word: SLICEB.K1.INIT 1111101000001010
word: SLICEC.K0.INIT 1010101000111010
word: SLICEC.K1.INIT 0001001101011111
word: SLICED.K0.INIT 1010101010101010
word: SLICED.K1.INIT 1111101000001010
word: SLICEA.K0.INIT 1111000011110000
word: SLICEA.K1.INIT 1111110000110000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R13C16:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 V01N0101
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 S1_V02N0101
arc: H00R0000 V02N0401
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H06E0203
arc: S1_V02S0101 H02W0101
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 H01E0101
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 N1_V02S0501
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0701 S1_V02N0701
arc: A3 V02N0701
arc: A4 V02S0301
arc: A6 V02S0101
arc: A7 V02S0101
arc: B1 S1_V02N0301
arc: B4 V02S0501
arc: B5 V02S0701
arc: B7 E1_H02W0101
arc: C1 H02E0401
arc: C3 H02E0401
arc: C4 V02N0001
arc: C7 W1_H02E0401
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0201
arc: D1 H00R0000
arc: D2 H02W0201
arc: D3 S1_V02N0001
arc: D4 H00L0100
arc: D5 S1_V02N0401
arc: D7 H02E0201
arc: E1_H01E0001 F5
arc: E1_H01E0101 Q1
arc: E1_H02E0001 F2
arc: E1_H02E0201 F0
arc: E1_H02E0501 F5
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: M0 H02E0601
arc: M1 V01S0100
arc: M2 H02E0601
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F5
arc: S1_V02S0701 F5
arc: V01S0000 F4
arc: V01S0100 F6
arc: W1_H02W0501 F5
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111110000001100
word: SLICEC.K1.INIT 0000000011001100
word: SLICEC.K0.INIT 1011111100010000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1010111110100000
word: SLICED.K0.INIT 0101010101010101
word: SLICED.K1.INIT 1111011111010101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R13C17:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 V01N0101
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 H01E0001
arc: H00L0000 V02N0001
arc: H00L0100 H02W0301
arc: H00R0000 E1_H02W0401
arc: H00R0100 V02S0501
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 H06E0103
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 N1_V02S0101
arc: V00B0000 V02S0201
arc: V00B0100 S1_V02N0101
arc: V00T0000 V02N0401
arc: V00T0100 H02E0101
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 N3_V06S0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00L0100
arc: A1 H02E0701
arc: A2 V00T0000
arc: A3 E1_H02W0701
arc: A4 V02S0301
arc: A5 V02S0301
arc: A6 V02S0301
arc: A7 H00L0000
arc: B0 F3
arc: B1 V02S0301
arc: B4 W1_H02E0301
arc: B5 H00L0000
arc: B6 F3
arc: B7 W1_H02E0101
arc: C0 N1_V01N0001
arc: C1 H02W0601
arc: C2 E1_H02W0601
arc: C3 V02N0401
arc: C4 V02N0001
arc: C5 H02W0601
arc: C6 V02N0001
arc: C7 V02S0001
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 V00B0100
arc: D3 H01E0101
arc: D4 H00R0100
arc: D5 V00B0000
arc: D6 W1_H02E0001
arc: D7 F2
arc: E1_H01E0001 Q3
arc: E1_H01E0101 Q3
arc: E1_H02E0401 F6
arc: E1_H02E0501 F5
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 F4
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M3 H02E0201
arc: M5 H02E0001
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q5
arc: N1_V01N0101 F2
arc: N1_V02N0701 F7
arc: S1_V02S0301 Q1
arc: S1_V02S0501 F5
arc: S1_V02S0601 Q4
arc: S3_V06S0203 Q7
arc: S3_V06S0303 F6
arc: V01S0000 F4
arc: V01S0100 F1
arc: W1_H02W0201 F0
arc: W1_H02W0301 Q1
arc: W1_H02W0401 Q4
arc: W1_H02W0501 F7
arc: W1_H02W0601 F4
word: SLICEC.K0.INIT 0100110011101100
word: SLICEB.K1.INIT 0000010111110101
word: SLICEA.K0.INIT 0111001011110000
word: SLICED.K0.INIT 1011111100010000
word: SLICEA.K1.INIT 0010111010101010
word: SLICEC.K1.INIT 1011111100000100
word: SLICEB.K0.INIT 0000010110101111
word: SLICED.K1.INIT 0100110011101100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R13C18:PLC2
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 V02N0301
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 V01N0101
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 V01N0101
arc: H00L0000 V02N0201
arc: H00L0100 S1_V02N0301
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 V01N0101
arc: S1_V02S0501 H01E0101
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 V02N0001
arc: V00B0100 H02W0501
arc: V00T0100 H02E0301
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0701 V06S0203
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 V00T0100
arc: A5 H02E0501
arc: A6 H00L0000
arc: A7 E1_H02W0501
arc: B0 H02E0101
arc: B1 H02E0101
arc: B2 H02E0101
arc: B3 H02E0101
arc: B4 V02N0701
arc: B5 S1_V02N0701
arc: B7 E1_H02W0301
arc: C0 W1_H02E0601
arc: C1 W1_H02E0601
arc: C2 W1_H02E0601
arc: C3 W1_H02E0601
arc: C4 W1_H02E0401
arc: C5 H02E0401
arc: C6 H02E0601
arc: C7 S1_V02N0201
arc: CLK1 G_HPBX0000
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 H01W0000
arc: D5 H02E0201
arc: D6 V02N0601
arc: D7 E1_H02W0201
arc: E1_H01E0001 F3
arc: E1_H01E0101 F2
arc: E1_H02E0001 F0
arc: E1_H02E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00B0000
arc: N3_V06N0203 F7
arc: W1_H02W0601 F6
word: SLICED.K1.INIT 0001001101011111
word: SLICED.K0.INIT 0101010100001111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW

.tile R13C19:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W3_H06E0003
arc: H00L0000 V02S0001
arc: H00R0100 V02S0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 V01N0101
arc: S1_V02S0001 H01E0001
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0601 H06E0303
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 H06E0303
arc: V00B0000 V02S0001
arc: V00B0100 H02W0701
arc: V00T0000 W1_H02E0001
arc: V00T0100 N1_V02S0501
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 V01N0101
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 V00B0000
arc: A3 V00B0000
arc: A4 V00T0000
arc: A5 W1_H02E0501
arc: A6 H02E0701
arc: A7 H02E0701
arc: B0 H00R0100
arc: B1 H00R0100
arc: B2 H00R0100
arc: B3 H00R0100
arc: B4 V00B0100
arc: B5 S1_V02N0501
arc: B6 H02E0101
arc: B7 H01E0101
arc: C0 H02E0601
arc: C1 H02E0601
arc: C2 H02E0601
arc: C3 H02E0601
arc: C4 H02W0601
arc: C5 W1_H02E0401
arc: C6 V02S0201
arc: C7 V02S0201
arc: CLK1 G_HPBX0000
arc: D0 V00T0100
arc: D1 V00T0100
arc: D2 V00T0100
arc: D3 V00T0100
arc: D4 H02E0201
arc: D5 W1_H02E0201
arc: D6 H01W0000
arc: D7 F2
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: LSR1 H02E0301
arc: S1_V02S0101 F3
arc: S1_V02S0501 F7
arc: V01S0000 F6
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1000101010000000
word: SLICED.K1.INIT 1000101010000000
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEC.MODE RAMW
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R13C20:PLC2
arc: E1_H02E0501 V02N0501
arc: H00L0000 N1_V02S0201
arc: H00R0000 N1_V02S0601
arc: H00R0100 S1_V02N0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 V01N0001
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 H06E0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 N1_V02S0201
arc: V00B0100 H02E0501
arc: V00T0000 S1_V02N0601
arc: V00T0100 H02E0301
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0203 N1_V01S0000
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 V00B0000
arc: A3 V00B0000
arc: A4 V00T0100
arc: A5 H02E0701
arc: A6 E1_H02W0701
arc: A7 W1_H02E0701
arc: B0 V00T0000
arc: B1 V00T0000
arc: B2 H00R0000
arc: B3 H00R0000
arc: B4 V02N0701
arc: B5 H02E0101
arc: B6 V02N0501
arc: B7 H01E0101
arc: C0 W1_H02E0601
arc: C1 W1_H02E0601
arc: C2 W1_H02E0601
arc: C3 W1_H02E0601
arc: C4 E1_H02W0601
arc: C5 S1_V02N0001
arc: C6 V02N0001
arc: C7 V02S0201
arc: CLK1 G_HPBX0000
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 W1_H02E0201
arc: D5 H00R0100
arc: D6 H02E0201
arc: D7 W1_H02E0001
arc: E1_H01E0001 F3
arc: E1_H01E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 W1_H02E0301
arc: N3_V06N0303 F6
arc: S3_V06S0203 F7
arc: V01S0000 F0
arc: V01S0100 F2
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 0000011101110111
word: SLICED.K1.INIT 1010100000001000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R13C21:PLC2
arc: E1_H02E0601 V02N0601
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 W3_H06E0303
arc: S1_V02S0001 H01E0001
arc: S1_V02S0201 H06E0103
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 H01E0101
arc: S1_V02S0601 H06E0303
arc: W1_H02W0101 V01N0101
arc: W1_H02W0601 S1_V02N0601
arc: A2 V02N0501
arc: A4 S1_V02N0301
arc: A7 H02E0501
arc: B4 H02W0301
arc: B7 S1_V02N0501
arc: C2 S1_V02N0401
arc: C7 F4
arc: D2 S1_V02N0001
arc: D4 V02N0601
arc: D7 F2
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: S3_V06S0203 F7
word: SLICEC.K0.INIT 0011001101010101
word: SLICEB.K0.INIT 0000101001011111
word: SLICED.K1.INIT 0000100000101010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R13C22:PLC2
arc: N1_V02N0101 S1_V02N0001
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 V02N0001
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 S1_V02N0701
arc: A4 V02N0301
arc: A6 F7
arc: A7 V02N0101
arc: B6 V02N0501
arc: C4 V02N0201
arc: C6 F4
arc: C7 H02E0601
arc: D4 V02N0401
arc: D6 S1_V02N0601
arc: D7 V00B0000
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: S3_V06S0303 F6
word: SLICED.K1.INIT 0000010111110101
word: SLICEC.K0.INIT 0000010110101111
word: SLICED.K0.INIT 0100010000001100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R13C23:PLC2
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0203 S3_V06N0203
arc: S3_V06S0003 W3_H06E0003
arc: W3_H06W0203 S3_V06N0203

.tile R13C24:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R13C25:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: S3_V06S0003 W3_H06E0003

.tile R13C2:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 H06W0003
arc: S3_V06S0003 H06W0003

.tile R13C30:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R13C31:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: S3_V06S0103 W3_H06E0103

.tile R13C32:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R13C34:PLC2
arc: S3_V06S0103 H06E0103

.tile R13C36:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R13C37:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R13C3:PLC2
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0101 H06W0103
arc: S1_V02S0301 E1_H02W0301
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 E1_H01W0000

.tile R13C40:PLC2
arc: S3_V06S0103 H06E0103

.tile R13C42:PLC2
arc: S3_V06S0003 W3_H06E0003

.tile R13C43:PLC2
arc: S3_V06S0103 W3_H06E0103

.tile R13C4:PLC2
arc: E3_H06E0003 W1_H02E0301
arc: H00L0000 E1_H02W0201
arc: N1_V02N0201 E1_H02W0201
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0301 E1_H02W0301
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 E1_H01W0100
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: B2 N1_V02S0101
arc: CE1 H00L0000
arc: CLK0 G_HPBX0000
arc: D2 V02N0201
arc: E1_H02E0001 Q2
arc: E3_H06E0103 Q2
arc: F2 F2_SLICE
arc: H01W0000 Q2
arc: LSR0 W1_H02E0301
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: S1_V02S0201 Q2
arc: S3_V06S0103 Q2
arc: W1_H02W0201 Q2
word: SLICEB.K0.INIT 0000000011001100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1

.tile R13C5:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0301 V06S0003
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0203 N1_V01S0000
arc: H00L0000 V02N0201
arc: N1_V02N0601 E3_H06W0303
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0201 H06W0103
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: V00B0100 N1_V02S0101
arc: V00T0000 N1_V02S0401
arc: V00T0100 N1_V02S0701
arc: A4 N1_V02S0101
arc: A5 V02N0101
arc: B5 V00B0100
arc: C0 H00L0000
arc: C3 N1_V02S0601
arc: C4 H02W0601
arc: C5 H02W0601
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D0 N1_V02S0001
arc: D3 V02N0201
arc: D5 H02W0001
arc: E3_H06E0003 Q3
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q3
arc: LSR1 V00T0100
arc: M4 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: S1_V02S0301 Q3
arc: V01S0000 Q0
arc: V01S0100 F4
arc: W1_H02W0301 Q3
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 0000111100000000
word: SLICEC.K0.INIT 0101111101011111
word: SLICEC.K1.INIT 0000000000010101
word: SLICEB.K1.INIT 0000000011110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R13C6:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 S1_V02N0601
arc: H00L0000 V02N0201
arc: N1_V02N0601 N3_V06S0303
arc: S1_V02S0001 W1_H02E0001
arc: V00B0100 H02E0701
arc: V00T0000 N1_V02S0601
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0601 V06S0303
arc: A0 E1_H02W0501
arc: A3 E1_H02W0501
arc: B0 V02N0301
arc: B3 H02E0301
arc: C1 H00L0000
arc: C2 V02N0601
arc: C3 V02N0601
arc: CE0 H02W0101
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: D1 V02S0001
arc: D2 V02N0001
arc: D3 V02N0001
arc: E1_H01E0101 F0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: LSR0 V00B0100
arc: M2 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0101 Q1
arc: S3_V06S0103 Q1
arc: V01S0000 Q1
arc: V01S0100 F2
arc: W1_H02W0201 F0
arc: W1_H02W0301 Q1
arc: W3_H06W0103 Q1
word: SLICEB.K0.INIT 0000111111111111
word: SLICEB.K1.INIT 0000000100010001
word: SLICEA.K1.INIT 0000111100000000
word: SLICEA.K0.INIT 1010101011001100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1

.tile R13C7:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 N3_V06S0103
arc: H00R0000 S1_V02N0601
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 N1_V01S0100
arc: S1_V02S0001 H02W0001
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 H02W0501
arc: S3_V06S0103 H06E0103
arc: V00B0000 H02E0601
arc: V00B0100 H02W0701
arc: W1_H02W0101 H01E0101
arc: A0 V02S0701
arc: A1 H02E0501
arc: A3 V00B0000
arc: B0 H00R0100
arc: B1 N1_V02S0301
arc: B3 N1_V02S0301
arc: C0 H02E0601
arc: C1 H02E0601
arc: C3 H02W0601
arc: CE0 V02S0201
arc: CLK0 G_HPBX0000
arc: D0 W1_H02E0001
arc: D1 V00B0100
arc: D3 H00R0000
arc: E1_H02E0501 Q5
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: M2 V00T0100
arc: M5 V01S0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N3_V06N0003 Q0
arc: V00T0100 F1
arc: V01S0000 F2
word: SLICEA.K0.INIT 1111110110100000
word: SLICEA.K1.INIT 1011111100000011
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1111000011110110
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R13C8:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0301 N1_V02S0301
arc: E3_H06E0103 W1_H02E0201
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 N1_V01S0100
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 S1_V02N0001
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 V06S0003
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0103 E1_H02W0101
arc: A1 E1_H02W0501
arc: A5 V00T0100
arc: B1 V00B0000
arc: B3 E1_H01W0100
arc: B5 S1_V02N0701
arc: C1 N1_V02S0401
arc: C3 H02W0401
arc: C5 E1_H02W0401
arc: CLK0 G_HPBX0000
arc: D1 H02W0001
arc: D3 H02E0201
arc: D5 H02E0001
arc: E1_H02E0201 Q2
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: M0 V00B0100
arc: M2 V00T0000
arc: MUXCLK1 CLK0
arc: S1_V02S0101 F3
arc: V00B0100 F5
arc: V00T0000 F0
arc: V01S0100 F3
word: SLICEB.K1.INIT 0011000000111111
word: SLICEC.K1.INIT 1100010011011101
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1010101010111110
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R13C9:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 W1_H02E0101
arc: H00R0100 E1_H02W0501
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 N3_V06S0203
arc: V00B0100 H02W0701
arc: V00T0100 H02E0301
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 V02N0401
arc: W1_H02W0701 E1_H02W0601
arc: A3 V02N0701
arc: A4 W1_H02E0501
arc: A6 V00T0100
arc: A7 S1_V02N0301
arc: B0 V02N0301
arc: B1 V02N0301
arc: B3 H02E0301
arc: B4 H02E0101
arc: B6 V02N0701
arc: B7 H02W0301
arc: C0 E1_H02W0601
arc: C1 E1_H02W0601
arc: C3 H00R0100
arc: C6 H02W0401
arc: C7 V02N0201
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0001
arc: D1 V02N0001
arc: D3 S1_V02N0201
arc: D4 V02N0401
arc: D6 V02N0601
arc: D7 W1_H02E0201
arc: E1_H01E0001 F0
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H01W0100 Q3
arc: M0 V00B0100
arc: M2 V00B0000
arc: M3 H00L0000
arc: MUXCLK1 CLK0
arc: S1_V02S0401 F4
arc: V00B0000 F6
word: SLICEC.K0.INIT 0101010100110011
word: SLICEA.K0.INIT 1100111111000000
word: SLICEA.K1.INIT 1111111111000000
word: SLICED.K1.INIT 0001010111010101
word: SLICED.K0.INIT 1111011100010001
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1111111100000110
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R14C10:PLC2
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 V02N0701
arc: E3_H06E0203 N1_V01S0000
arc: H00L0100 E1_H02W0101
arc: H00R0000 V02S0401
arc: H00R0100 H02E0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 H01E0001
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 H06W0003
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0701 V01N0101
arc: S3_V06S0103 N3_V06S0103
arc: V00T0000 N1_V02S0401
arc: V00T0100 H02E0101
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 E1_H02W0701
arc: A0 F7
arc: A3 H00L0100
arc: A4 N1_V01S0100
arc: A6 W1_H02E0501
arc: A7 H02W0701
arc: B0 E1_H02W0101
arc: B2 W1_H02E0301
arc: B3 V02S0101
arc: B4 H00R0000
arc: B5 V02S0501
arc: B6 W1_H02E0101
arc: B7 H02E0301
arc: C0 E1_H01W0000
arc: C2 H02W0401
arc: C3 H00L0000
arc: C5 V02N0201
arc: C6 W1_H02E0601
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 H02E0201
arc: D2 H02W0201
arc: D3 H02E0201
arc: D4 V02N0601
arc: D5 V02S0401
arc: D6 E1_H02W0201
arc: D7 H02W0001
arc: E1_H02E0001 F0
arc: E1_H02E0101 F3
arc: E1_H02E0201 F0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H01W0000 F7
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M4 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F4
arc: S1_V02S0101 F3
arc: S3_V06S0003 Q3
arc: V01S0000 Q0
arc: V01S0100 F2
arc: W1_H02W0301 Q3
arc: W1_H02W0401 F6
arc: W3_H06W0003 Q0
word: SLICED.K0.INIT 0001001101011111
word: SLICED.K1.INIT 0010001001110111
word: SLICEA.K0.INIT 0111010011110000
word: SLICEB.K0.INIT 0011000000111111
word: SLICEB.K1.INIT 0100111011001100
word: SLICEC.K0.INIT 1101110110001000
word: SLICEC.K1.INIT 1111110011110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R14C11:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 V01N0101
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 V02S0201
arc: H00R0100 W1_H02E0501
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 H06W0203
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 N3_V06S0303
arc: V00B0000 H02W0601
arc: V00B0100 V02N0101
arc: V00T0000 V02N0601
arc: V00T0100 V02N0501
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0701 S1_V02N0701
arc: A4 V02N0301
arc: A6 H02W0501
arc: A7 Q7
arc: B1 H02W0301
arc: B3 E1_H02W0101
arc: B5 H00L0000
arc: B6 S1_V02N0501
arc: B7 H02W0101
arc: C1 E1_H01W0000
arc: C3 H00L0000
arc: C5 H02W0401
arc: C6 H02E0401
arc: C7 W1_H02E0401
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 H02E0201
arc: D1 V02S0201
arc: D2 V00B0100
arc: D3 V02N0201
arc: D5 E1_H01W0100
arc: D6 V00B0000
arc: D7 E1_H02W0001
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0000 Q3
arc: H01W0100 F0
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 V00T0000
arc: M1 V01S0100
arc: M2 H02E0601
arc: M3 H01W0100
arc: M4 V00T0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q3
arc: N1_V02N0401 F6
arc: N3_V06N0203 F7
arc: S1_V02S0101 Q1
arc: V01S0100 F2
arc: W1_H02W0301 Q1
arc: W3_H06W0203 Q7
word: SLICEB.K0.INIT 1111111100000000
word: SLICED.K0.INIT 0001010100111111
word: SLICED.K1.INIT 0001110101010101
word: SLICEC.K0.INIT 1010101010101010
word: SLICEC.K1.INIT 1111110000110000
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111000011001100
word: SLICEB.K1.INIT 1100111111000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R14C12:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 S3_V06N0003
arc: H00L0000 E1_H02W0001
arc: H00L0100 V02S0101
arc: H00R0000 H02E0401
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 N1_V01S0000
arc: V00B0000 H02W0601
arc: V00B0100 V02N0301
arc: V00T0000 W1_H02E0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 E1_H02W0601
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0303 E3_H06W0303
arc: A2 H00L0100
arc: A3 V02N0501
arc: A4 V02N0101
arc: A5 W1_H02E0701
arc: A6 H00L0000
arc: A7 H02E0501
arc: B0 V00B0000
arc: B2 H00R0000
arc: B3 V02S0301
arc: B4 V02S0501
arc: B5 V00B0100
arc: B6 V00T0000
arc: B7 E1_H02W0101
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F3
arc: S1_V02S0501 F7
arc: S3_V06S0103 F2
arc: W1_H02W0701 F5
arc: W3_H06W0203 F4
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101100
word: SLICED.K1.INIT 0110011001101010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R14C13:PLC2
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 S3_V06N0303
arc: H00L0000 N1_V02S0001
arc: H00R0000 S1_V02N0401
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H02W0501
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 S1_V02N0001
arc: V00T0000 H02W0201
arc: V00T0100 H02W0301
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0003 E3_H06W0003
arc: A0 V02S0501
arc: A1 N1_V02S0501
arc: A2 V00B0000
arc: A3 H02E0701
arc: A4 S1_V02N0301
arc: A5 V00T0000
arc: A6 V00T0100
arc: A7 N1_V01S0100
arc: B0 W1_H02E0301
arc: B1 V02N0301
arc: B2 H02E0101
arc: B3 H00L0000
arc: B4 V02N0501
arc: B5 H00R0000
arc: B6 V02N0701
arc: B7 E1_H02W0101
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F7
arc: N1_V01N0101 F2
arc: S3_V06S0003 F0
arc: S3_V06S0303 F6
arc: V01S0000 F1
arc: W1_H02W0101 F3
arc: W1_H02W0401 F4
arc: W1_H02W0501 F5
word: SLICEA.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 0110011001101100
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101100
word: SLICEC.K1.INIT 0110011001101100
word: SLICED.K0.INIT 0110011001101100
word: SLICED.K1.INIT 0110011001101010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R14C14:PLC2
arc: E3_H06E0203 V06S0203
arc: H00L0000 N1_V02S0001
arc: H00L0100 H02W0301
arc: H00R0000 V02N0601
arc: H00R0100 H02W0501
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 V01N0101
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0501 H06W0303
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 V02S0001
arc: V00B0100 H02W0701
arc: V00T0000 E1_H02W0001
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0003 N3_V06S0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 H00R0000
arc: A1 H00L0100
arc: A2 V02S0501
arc: A3 E1_H02W0701
arc: A4 V00T0000
arc: A5 V00B0000
arc: A6 V02N0301
arc: A7 H02W0701
arc: B0 H00R0100
arc: B1 V02N0101
arc: B2 H00L0000
arc: B3 V01N0001
arc: B4 S1_V02N0501
arc: B5 V00B0100
arc: B6 V00B0100
arc: B7 W1_H02E0301
arc: E1_H01E0001 F7
arc: E1_H01E0101 F6
arc: E1_H02E0401 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F1
arc: N1_V01N0101 F5
arc: N1_V02N0001 F2
arc: N1_V02N0201 F0
arc: V01S0000 F3
word: SLICEA.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 0110011001101010
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101010
word: SLICED.K1.INIT 0110011001101100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R14C15:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V01N0001
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0103 W3_H06E0103
arc: H00L0000 V02S0201
arc: H00L0100 V02S0101
arc: H00R0000 H02W0401
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 H06W0003
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 H06W0103
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0203 N1_V01S0000
arc: V00B0000 E1_H02W0601
arc: V00B0100 H02W0501
arc: V00T0000 S1_V02N0601
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0701 V02S0701
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00L0100
arc: A1 H00L0000
arc: A2 E1_H02W0701
arc: A3 V00T0000
arc: A4 V02S0101
arc: A5 V02S0101
arc: A6 V02S0101
arc: A7 V02S0101
arc: B0 V00B0000
arc: B1 V02S0101
arc: B2 V02S0101
arc: B3 V02S0101
arc: B4 H00R0000
arc: B5 H02W0101
arc: B6 V02S0501
arc: B7 V00B0100
arc: E1_H01E0001 F4
arc: E1_H01E0101 F1
arc: E1_H02E0201 F2
arc: E1_H02E0501 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F6
arc: S1_V02S0301 F3
arc: S1_V02S0501 F5
arc: V01S0000 F0
word: SLICEA.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 0110011001101010
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101100
word: SLICEC.K1.INIT 0110011001101100
word: SLICED.K0.INIT 0110011001101100
word: SLICED.K1.INIT 0110011001101100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R14C16:PLC2
arc: E1_H02E0401 V01N0001
arc: E1_H02E0601 V06N0303
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 V01N0001
arc: E3_H06E0203 V06N0203
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 V02S0101
arc: H00R0100 H02E0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 H06E0303
arc: N1_V02N0701 H01E0101
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 H01E0001
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 E1_H02W0401
arc: V00T0000 S1_V02N0401
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 V01N0101
arc: A0 H00L0100
arc: A6 H02W0701
arc: B0 V00B0000
arc: B5 H02E0101
arc: B7 H02E0101
arc: C4 E1_H02W0401
arc: C5 H02E0401
arc: C7 V02N0201
arc: CE0 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0000
arc: D5 F0
arc: D7 H02E0201
arc: E1_H02E0501 Q5
arc: F0 F0_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H00R0000 F6
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M1 H00R0000
arc: M4 V00T0000
arc: M5 V01S0000
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q1
arc: V01S0000 F4
word: SLICEA.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
word: SLICEC.K0.INIT 1111000011110000
word: SLICEC.K1.INIT 1111110000110000
word: SLICED.K0.INIT 1010101010101010
word: SLICED.K1.INIT 1111110000110000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C17:PLC2
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 E1_H02W0001
arc: H00L0100 N1_V02S0301
arc: H00R0100 E1_H02W0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 E1_H02W0601
arc: V00T0000 S1_V02N0401
arc: V00T0100 V02N0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 N3_V06S0203
arc: W3_H06W0303 E1_H01W0100
arc: A0 H00L0100
arc: A1 H00L0000
arc: A3 V00B0000
arc: A4 E1_H02W0701
arc: A5 N1_V02S0101
arc: A6 H02W0501
arc: A7 W1_H02E0501
arc: B0 W1_H02E0301
arc: B1 V02S0101
arc: B3 S1_V02N0301
arc: B5 W1_H02E0301
arc: B7 V02S0701
arc: C0 H02E0401
arc: C1 H00L0100
arc: C2 E1_H02W0601
arc: C3 H02W0601
arc: C4 V00T0000
arc: C5 N1_V02S0001
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V01S0100
arc: D1 V02N0201
arc: D2 V02N0001
arc: D3 V02N0001
arc: D4 V02N0401
arc: D5 N1_V02S0601
arc: D7 V02N0601
arc: E1_H01E0001 Q3
arc: E1_H01E0101 F2
arc: E1_H02E0001 Q0
arc: E1_H02E0101 Q3
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H00R0000 F6
arc: H01W0000 F1
arc: H01W0100 F0
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M2 H02E0601
arc: M3 H00R0000
arc: M6 E1_H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0101 F5
arc: S1_V02S0501 F5
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q1
arc: V01S0100 F4
arc: W1_H02W0001 Q0
arc: W1_H02W0301 F1
arc: W3_H06W0103 Q1
word: SLICED.K0.INIT 1010101010101010
word: SLICED.K1.INIT 1011101110001000
word: SLICEB.K0.INIT 0000000000001111
word: SLICEB.K1.INIT 1110010011011101
word: SLICEC.K0.INIT 0000010111110101
word: SLICEA.K0.INIT 0111000011111000
word: SLICEC.K1.INIT 1111011100000100
word: SLICEA.K1.INIT 0100110011101100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R14C18:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 V02S0701
arc: H00L0000 H02W0001
arc: H00R0000 H02E0401
arc: H00R0100 H02W0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H02E0701
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 H01E0101
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 N1_V02S0001
arc: V00B0100 V02N0101
arc: V00T0000 N1_V02S0401
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0601 V06N0303
arc: A0 N1_V02S0501
arc: A1 H00L0000
arc: A2 V02S0501
arc: A3 V02N0501
arc: A5 N1_V02S0101
arc: A6 W1_H02E0501
arc: A7 N1_V02S0301
arc: B0 V00B0000
arc: B1 N1_V02S0301
arc: B2 N1_V02S0301
arc: B4 H00R0000
arc: B5 V02S0701
arc: B6 V00T0000
arc: B7 F3
arc: C0 V02S0601
arc: C1 N1_V02S0601
arc: C2 F4
arc: C3 H02E0401
arc: C4 V00B0100
arc: C5 S1_V02N0001
arc: C6 N1_V02S0001
arc: C7 H01E0001
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 H02W0001
arc: D1 V02N0001
arc: D2 H02W0001
arc: D3 V02S0201
arc: D4 V02N0401
arc: D5 V02N0601
arc: D6 H02W0001
arc: D7 H02W0001
arc: E1_H01E0001 F5
arc: E1_H01E0101 Q7
arc: E1_H02E0301 Q1
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: H01W0100 F2
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F2
arc: N1_V01N0101 F5
arc: S1_V02S0201 Q0
arc: S1_V02S0501 F5
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q1
arc: S3_V06S0203 F4
arc: V01S0000 F3
arc: V01S0100 Q6
arc: W1_H02W0001 F2
arc: W1_H02W0101 F1
arc: W1_H02W0201 F0
arc: W1_H02W0401 F6
arc: W1_H02W0501 F7
arc: W1_H02W0701 Q7
arc: W3_H06W0003 F0
arc: W3_H06W0103 Q1
arc: W3_H06W0203 F7
arc: W3_H06W0303 F5
word: SLICED.K0.INIT 0011101010101010
word: SLICEA.K0.INIT 0111010011110000
word: SLICEA.K1.INIT 0111111100001000
word: SLICEB.K1.INIT 0101000001011111
word: SLICED.K1.INIT 0111001011110000
word: SLICEC.K0.INIT 0000110000111111
word: SLICEB.K0.INIT 0010111010101010
word: SLICEC.K1.INIT 0000111000001111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R14C19:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0203 W3_H06E0203
arc: H00L0100 W1_H02E0101
arc: H00R0000 H02W0601
arc: H00R0100 V02N0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H06E0203
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 H06W0103
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 H06E0303
arc: V00B0000 V02S0001
arc: V00B0100 S1_V02N0301
arc: V00T0000 W1_H02E0001
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 N1_V02S0701
arc: A0 H02E0701
arc: A1 H00R0000
arc: A2 S1_V02N0501
arc: A3 H00L0100
arc: A4 V02S0101
arc: A5 E1_H01W0000
arc: A6 V02N0301
arc: A7 V00T0100
arc: B0 H02W0101
arc: B1 H02W0301
arc: B2 E1_H01W0100
arc: B3 N1_V02S0301
arc: B4 E1_H02W0101
arc: B5 S1_V02N0501
arc: B6 N1_V01S0000
arc: B7 H02E0301
arc: C0 H02W0401
arc: C1 V02N0601
arc: C2 H00R0100
arc: C3 H02E0601
arc: C4 H01E0001
arc: C5 V00T0000
arc: C6 V00T0100
arc: C7 F4
arc: CE0 V02N0201
arc: CLK0 G_HPBX0000
arc: D0 V02S0201
arc: D1 V00B0100
arc: D2 H01E0101
arc: D3 E1_H02W0001
arc: D4 V00B0000
arc: D5 H00R0100
arc: D6 H00R0100
arc: D7 H00R0100
arc: E1_H01E0001 F2
arc: E1_H01E0101 F1
arc: E3_H06E0003 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: LSR0 W1_H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0501 F5
arc: S1_V02S0601 F6
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 1111111111111000
word: SLICEA.K1.INIT 0001001101011111
word: SLICEC.K1.INIT 1100100010001000
word: SLICEB.K0.INIT 1010100010001000
word: SLICED.K1.INIT 1010100010100000
word: SLICEC.K0.INIT 1110000000100000
word: SLICED.K0.INIT 1110000011000000
word: SLICEB.K1.INIT 0001110101010101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R14C20:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0601 S3_V06N0303
arc: H00L0100 V02N0301
arc: H00R0000 V02N0601
arc: H00R0100 V02N0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 H06E0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 H01E0101
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0401 V01N0001
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 W3_H06E0203
arc: V00B0100 H02E0701
arc: V00T0100 S1_V02N0501
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 V02S0401
arc: W1_H02W0601 S3_V06N0303
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 S3_V06N0303
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 V02S0301
arc: A5 E1_H02W0701
arc: A6 V02N0101
arc: A7 N1_V01S0100
arc: B0 S1_V02N0301
arc: B1 S1_V02N0301
arc: B2 H00R0000
arc: B3 S1_V02N0301
arc: B4 V00B0100
arc: B5 W1_H02E0101
arc: B6 N1_V01S0000
arc: B7 S1_V02N0501
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 H02E0601
arc: C5 V02N0001
arc: C6 V00T0100
arc: C7 V02N0201
arc: CLK1 G_HPBX0000
arc: D0 H02E0001
arc: D1 H02E0001
arc: D2 H02E0001
arc: D3 H02E0001
arc: D4 H02W0201
arc: D5 H00R0100
arc: D6 F0
arc: D7 F2
arc: E1_H01E0001 F3
arc: E1_H01E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F7
arc: LSR1 W1_H02E0501
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICED.K0.INIT 1110000001000000
word: SLICED.K1.INIT 1100100000001000
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R14C21:PLC2
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 V02N0301
arc: E1_H02E0701 S3_V06N0203
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 S1_V02N0701
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V02S0201
arc: W1_H02W0401 S3_V06N0203
arc: W3_H06W0203 S3_V06N0203
arc: A0 H01E0001
arc: A1 E1_H01E0001
arc: A3 V02S0501
arc: A5 S1_V02N0101
arc: A7 F5
arc: B0 V02N0101
arc: B2 W1_H02E0101
arc: B3 V02N0101
arc: B5 E1_H02W0301
arc: B7 V02N0501
arc: C0 V02S0601
arc: C1 H02W0601
arc: C2 E1_H02W0601
arc: C3 V02S0601
arc: C4 S1_V02N0201
arc: C5 E1_H02W0601
arc: C7 H02E0601
arc: D0 V02S0001
arc: D1 V02N0201
arc: D2 H02W0001
arc: D3 H01E0101
arc: D4 S1_V02N0601
arc: D7 F2
arc: E1_H01E0001 F0
arc: E1_H01E0101 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: N1_V02N0401 F4
arc: N3_V06N0203 F4
arc: S1_V02S0301 F1
arc: W1_H02W0301 F3
arc: W1_H02W0701 F7
word: SLICEC.K0.INIT 0000000000001111
word: SLICEA.K1.INIT 0000010101010101
word: SLICEA.K0.INIT 1011000010000000
word: SLICEB.K1.INIT 1110000000100000
word: SLICEB.K0.INIT 0011000000111111
word: SLICEC.K1.INIT 0011010100110101
word: SLICED.K1.INIT 0001000011010000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R14C22:PLC2
arc: E1_H02E0101 V02N0101
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 H06E0003
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0501 W1_H02E0501
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0401 V06N0203
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E1_H01W0100
arc: A1 W1_H02E0501
arc: A2 E1_H02W0501
arc: A3 W1_H02E0501
arc: A4 E1_H02W0501
arc: B0 H02E0301
arc: B1 H00R0100
arc: B3 H00R0000
arc: B5 H02W0101
arc: B7 V02N0501
arc: C0 S1_V02N0401
arc: C1 V02N0601
arc: C2 S1_V02N0401
arc: C3 V02N0601
arc: C4 S1_V02N0201
arc: C5 V02N0201
arc: C7 S1_V02N0001
arc: D0 E1_H02W0201
arc: D1 F2
arc: D2 V02N0201
arc: D3 F0
arc: D4 W1_H02E0001
arc: D5 S1_V02N0401
arc: D7 S1_V02N0401
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H00R0100 F7
arc: S1_V02S0701 F5
arc: W3_H06W0003 F3
arc: W3_H06W0103 F1
word: SLICEA.K0.INIT 0011000000111111
word: SLICEC.K0.INIT 0000010101010101
word: SLICED.K1.INIT 0000111100110011
word: SLICEB.K0.INIT 0000010101010101
word: SLICEB.K1.INIT 0000001010100010
word: SLICEA.K1.INIT 0010000000101010
word: SLICEC.K1.INIT 0011001100001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R14C23:PLC2
arc: H01W0100 W3_H06E0303
arc: S1_V02S0101 H02W0101
arc: V00T0000 V02N0401
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0601 S1_V02N0601
arc: A5 W1_H02E0701
arc: B5 H02E0101
arc: C0 S1_V02N0401
arc: C1 S1_V02N0401
arc: C5 S1_V02N0201
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: D1 W1_H02E0201
arc: D5 S1_V02N0401
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F5 F5_SLICE
arc: H00R0100 F5
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N3_V06N0003 Q0
arc: N3_V06N0103 Q1
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q1
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111000000000000
word: SLICEC.K1.INIT 0000001110101010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R14C24:PLC2
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 W3_H06E0303

.tile R14C25:PLC2
arc: E3_H06E0203 W3_H06E0203
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R14C2:PLC2
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V01N0001
arc: S1_V02S0001 V01N0001
arc: S1_V02S0401 V01N0001
arc: S1_V02S0501 H02E0501

.tile R14C31:PLC2
arc: E3_H06E0203 W3_H06E0203
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 N3_V06S0203

.tile R14C34:PLC2
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 H06E0203

.tile R14C37:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R14C3:PLC2
arc: H00L0100 V02S0101
arc: H00R0000 H02E0601
arc: H00R0100 W1_H02E0501
arc: N1_V02N0101 E1_H02W0101
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 S1_V02N0201
arc: V00B0100 H02E0501
arc: V00T0000 H02E0201
arc: A0 H00R0000
arc: A1 H00R0000
arc: A2 V00T0000
arc: A3 V00T0000
arc: A4 V02S0301
arc: A5 V02N0101
arc: B0 H00R0100
arc: B1 H00R0100
arc: B2 H00R0100
arc: B3 H00R0100
arc: B4 H02E0301
arc: B5 V02N0701
arc: C0 E1_H02W0401
arc: C1 E1_H02W0401
arc: C2 E1_H02W0401
arc: C3 E1_H02W0401
arc: C4 V02S0001
arc: C5 V02N0001
arc: CLK1 G_HPBX0000
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 H00L0100
arc: D5 V02N0401
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: LSR1 V00B0000
arc: S1_V02S0101 F3
arc: S1_V02S0201 F0
arc: S1_V02S0301 F1
arc: V01S0000 F2
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R14C40:PLC2
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 H06E0303

.tile R14C43:PLC2
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 W3_H06E0303

.tile R14C4:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 S1_V02N0601
arc: H00L0000 V02S0001
arc: H00L0100 N1_V02S0101
arc: H00R0000 V02N0601
arc: N1_V02N0201 E1_H02W0201
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0203 E1_H01W0000
arc: V00B0000 E1_H02W0401
arc: V00B0100 E1_H02W0701
arc: A0 V02N0701
arc: A1 V02N0701
arc: A2 V02N0701
arc: A3 V02N0701
arc: A4 V02S0101
arc: A5 V02N0101
arc: B0 V02N0301
arc: B1 V02N0301
arc: B2 V02N0301
arc: B3 V02N0301
arc: B4 H00L0000
arc: B5 V00B0100
arc: C0 H00L0100
arc: C1 H00L0100
arc: C2 H00L0100
arc: C3 H00L0100
arc: C4 V02S0201
arc: C5 V02N0001
arc: CLK1 G_HPBX0000
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 H00R0000
arc: D3 H00R0000
arc: D4 V00B0000
arc: D5 V02N0401
arc: E1_H01E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: LSR1 E1_H02W0301
arc: S1_V02S0001 F2
arc: S1_V02S0101 F3
arc: V01S0100 F0
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW

.tile R14C5:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0203 N1_V01S0000
arc: H00R0000 H02E0601
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 S3_V06N0003
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0301 H01E0101
arc: S1_V02S0601 H02W0601
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 E1_H01W0000
arc: V00B0000 H02E0601
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 N1_V01S0000
arc: A1 H02W0501
arc: B0 V00B0000
arc: C0 N1_V01S0100
arc: C1 V02N0601
arc: CE0 V02S0201
arc: CLK0 G_HPBX0000
arc: D0 H02W0001
arc: D1 H00R0000
arc: E1_H02E0101 Q1
arc: E1_H02E0201 Q0
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H01W0000 Q1
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0201 Q0
word: SLICEA.K0.INIT 0011111100001111
word: SLICEA.K1.INIT 0000111110101111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C6:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0301 V06N0003
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 N1_V01S0100
arc: H00L0100 E1_H02W0301
arc: H00R0100 H02E0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0301 W1_H02E0301
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 E3_H06W0303
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 V02N0701
arc: A0 F5
arc: A5 V02N0301
arc: B0 H02W0101
arc: C0 H00R0100
arc: C5 H02E0401
arc: CE0 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0201
arc: D5 V01N0001
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q0
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0501 F5
arc: V01S0100 F0
word: SLICEC.K1.INIT 0000010111110101
word: SLICEA.K0.INIT 0111010011110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R14C7:PLC2
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 V06N0303
arc: E1_H02E0701 V06N0203
arc: H00R0000 S1_V02N0601
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0003 H06W0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0101 E1_H02W0101
arc: A0 H02E0701
arc: A2 H02W0701
arc: A7 V02N0301
arc: B0 N1_V02S0101
arc: B2 H00R0100
arc: B7 V02S0501
arc: C2 S1_V02N0601
arc: C7 V02S0201
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CLK0 G_HPBX0000
arc: D0 H00R0000
arc: D2 V02S0001
arc: D7 N1_V02S0401
arc: E1_H01E0101 Q2
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: V01S0000 Q2
arc: V01S0100 Q0
word: SLICEA.K0.INIT 0101010111011101
word: SLICED.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 1011101100111011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C8:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 E1_H01W0100
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 S3_V06N0303
arc: S1_V02S0101 H01E0101
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02N0201
arc: V00T0000 V02N0601
arc: V00T0100 S1_V02N0701
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0501 V06S0303
arc: W1_H02W0701 N1_V02S0701
arc: A1 V02N0501
arc: B1 W1_H02E0301
arc: C0 V02N0401
arc: C1 V02N0401
arc: CLK0 G_HPBX0000
arc: D0 W1_H02E0001
arc: D1 V00T0100
arc: E1_H01E0101 Q4
arc: F0 F5A_SLICE
arc: M0 V00T0000
arc: M4 V00B0000
arc: MUXCLK2 CLK0
arc: S3_V06S0003 F0
word: SLICEA.K0.INIT 0000000000001111
word: SLICEA.K1.INIT 1110101100101011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C9:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0103 V06N0103
arc: H00R0000 S1_V02N0401
arc: H00R0100 H02E0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 E1_H01W0000
arc: V00B0100 V02N0101
arc: V00T0100 V02N0501
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0501 S3_V06N0303
arc: A1 H02W0701
arc: C1 V02N0401
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V02N0001
arc: D1 H00R0000
arc: E1_H01E0001 Q3
arc: F0 F5A_SLICE
arc: H00L0000 F0
arc: LSR0 V00B0100
arc: M0 V00T0100
arc: M3 H00L0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: S1_V02S0301 Q3
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1010101011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C10:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 H01E0101
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 V02N0701
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 N1_V02S0201
arc: H00L0100 E1_H02W0301
arc: H00R0000 W1_H02E0601
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H01E0101
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0501 H06W0303
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 V02N0101
arc: V00T0000 H02W0001
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 E1_H02W0501
arc: A0 H02E0701
arc: A1 V02N0501
arc: A2 H02W0501
arc: A3 E1_H02W0701
arc: A4 N1_V01N0101
arc: A5 V00T0000
arc: A6 H00L0000
arc: A7 N1_V02S0301
arc: B2 E1_H02W0101
arc: B3 H00R0000
arc: B4 V02S0501
arc: B5 H00R0000
arc: B6 V02S0701
arc: B7 H02E0101
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 N1_V01S0100
arc: C3 W1_H02E0401
arc: C4 V02N0201
arc: C5 E1_H02W0401
arc: C6 V02S0201
arc: C7 V00B0100
arc: CE0 H02W0101
arc: CLK0 G_HPBX0000
arc: D0 V02N0001
arc: D1 S1_V02N0001
arc: D2 H02E0201
arc: D3 S1_V02N0201
arc: D4 E1_H02W0001
arc: D5 W1_H02E0201
arc: D6 E1_H02W0001
arc: D7 H00L0100
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 F7
arc: MUXCLK0 CLK0
arc: N1_V02N0001 Q0
arc: N3_V06N0003 F3
arc: N3_V06N0103 Q1
arc: N3_V06N0303 F5
arc: S1_V02S0301 Q1
arc: S3_V06S0003 Q0
arc: V01S0100 Q0
arc: W1_H02W0001 Q0
arc: W3_H06W0103 F2
arc: W3_H06W0203 F7
arc: W3_H06W0303 F6
word: SLICEC.K1.INIT 0000011101110111
word: SLICEB.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 1000101110101010
word: SLICED.K1.INIT 1111011100000100
word: SLICEA.K0.INIT 1111101000001010
word: SLICEA.K1.INIT 1111101000001010
word: SLICED.K0.INIT 1000100011000000
word: SLICEC.K0.INIT 1010000010001000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R15C11:PLC2
arc: E1_H02E0301 V02N0301
arc: E1_H02E0701 V01N0101
arc: E3_H06E0203 N3_V06S0203
arc: H00L0000 V02N0001
arc: H00L0100 V02N0101
arc: H00R0100 V02S0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H02E0701
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 H02W0501
arc: V00T0000 S1_V02N0401
arc: V00T0100 H02W0101
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V06S0203
arc: A0 F5
arc: A1 H00L0100
arc: A3 V02S0501
arc: A4 N1_V02S0301
arc: A5 V02S0301
arc: A6 W1_H02E0501
arc: B0 H02W0101
arc: B1 V02S0101
arc: B2 V01N0001
arc: B4 H02W0101
arc: B7 E1_H02W0101
arc: C0 H00L0000
arc: C1 N1_V02S0401
arc: C3 E1_H02W0601
arc: C4 E1_H02W0401
arc: C5 H02E0601
arc: C7 N1_V02S0201
arc: CE0 H00R0100
arc: CE2 V02S0601
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: D1 V00T0100
arc: D3 N1_V02S0201
arc: D4 H00L0100
arc: D5 V02N0401
arc: D7 V02S0401
arc: E1_H01E0101 F1
arc: E1_H02E0101 Q1
arc: E1_H02E0201 F0
arc: E1_H02E0401 Q4
arc: E1_H02E0601 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F6
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M2 V00B0100
arc: M5 V01S0000
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0101 F0
arc: N1_V02N0101 F1
arc: N3_V06N0303 Q5
arc: S1_V02S0001 Q0
arc: S1_V02S0201 F0
arc: S1_V02S0501 Q5
arc: S1_V02S0701 F5
arc: S3_V06S0103 Q1
arc: S3_V06S0203 Q4
arc: V01S0000 F2
arc: V01S0100 Q0
arc: W1_H02W0301 Q1
arc: W1_H02W0401 Q4
word: SLICEB.K0.INIT 1100110011001100
word: SLICEB.K1.INIT 1010101011110000
word: SLICED.K1.INIT 1111110000001100
word: SLICEC.K1.INIT 0000111101010101
word: SLICEA.K0.INIT 0111010011110000
word: SLICEA.K1.INIT 0100111011001100
word: SLICEC.K0.INIT 0010111010101010
word: SLICED.K0.INIT 1010101010101010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1

.tile R15C12:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0301 H01E0101
arc: E1_H02E0501 E3_H06W0303
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 V02S0001
arc: H00R0000 S1_V02N0601
arc: H01W0100 W3_H06E0303
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 S1_V02N0001
arc: V00T0000 H02E0201
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 V06S0003
arc: W3_H06W0303 E3_H06W0303
arc: A0 V02N0701
arc: A4 W1_H02E0501
arc: B2 H01W0100
arc: B3 E1_H02W0101
arc: B5 H00L0000
arc: B6 V00T0000
arc: B7 H02E0301
arc: CLK0 G_HPBX0000
arc: E1_H01E0001 Q1
arc: E1_H01E0101 F3
arc: E1_H02E0401 Q4
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: M1 H00R0000
arc: M4 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F2
arc: N1_V01N0101 F5
arc: V01S0000 F6
arc: W3_H06W0203 F4
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1100110011000000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1100110011000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C13:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 W1_H02E0601
arc: H00R0000 N1_V02S0601
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 H06W0203
arc: S1_V02S0601 N1_V01S0000
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 W1_H02E0601
arc: V00T0000 V02N0401
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 H01E0101
arc: W3_H06W0003 V06S0003
arc: W3_H06W0103 V01N0101
arc: W3_H06W0303 E1_H02W0601
arc: A0 E1_H01E0001
arc: A3 E1_H02W0501
arc: A4 V00T0000
arc: A5 W1_H02E0701
arc: A6 H00R0000
arc: B1 H02E0101
arc: B2 H02E0301
arc: B7 V00B0000
arc: E1_H02E0701 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V02N0101 F1
arc: N1_V02N0401 F6
arc: S1_V02S0001 F0
arc: S1_V02S0701 F5
arc: W1_H02W0101 F3
arc: W1_H02W0201 F2
arc: W1_H02W0601 F4
word: SLICEA.K0.INIT 1010101010100000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1100110011000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R15C14:PLC2
arc: E1_H02E0101 V06N0103
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0601 N1_V01S0000
arc: E3_H06E0103 V01N0101
arc: E3_H06E0203 W1_H02E0401
arc: H00L0000 N1_V02S0001
arc: H00R0000 E1_H02W0601
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H02E0701
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0201
arc: V00T0000 E1_H02W0001
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V02N0701
arc: W3_H06W0103 N3_V06S0103
arc: W3_H06W0203 N3_V06S0203
arc: W3_H06W0303 N1_V01S0100
arc: A0 H00R0000
arc: A2 V00T0000
arc: A3 V02S0501
arc: A7 N1_V02S0101
arc: B1 H02E0101
arc: B4 H00L0000
arc: B5 E1_H02W0301
arc: B6 V00B0000
arc: E1_H01E0001 F7
arc: E1_H01E0101 F6
arc: E1_H02E0301 F3
arc: E1_H02E0501 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0101 F1
arc: N1_V02N0201 F0
arc: N1_V02N0401 F4
arc: V01S0000 F2
word: SLICEA.K0.INIT 1010101010100000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1010101010100000
word: SLICEB.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1100110011000000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R15C15:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 V02S0501
arc: E3_H06E0003 S3_V06N0003
arc: H00R0000 H02W0401
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H06W0303
arc: N3_V06N0303 H06W0303
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 E1_H01W0000
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 N1_V02S0201
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 N1_V02S0701
arc: A2 E1_H02W0701
arc: A4 H02W0501
arc: A7 H00R0000
arc: B0 V00B0000
arc: B1 E1_H02W0101
arc: B3 H02W0101
arc: B5 N1_V02S0501
arc: B6 V02S0701
arc: E1_H01E0001 F1
arc: E1_H01E0101 F3
arc: E1_H02E0001 F0
arc: E1_H02E0601 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: N1_V01N0001 F7
arc: N1_V02N0701 F5
arc: V01S0100 F2
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1010101010100000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1100110011000000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R15C16:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02E0201
arc: H00L0100 E1_H02W0101
arc: H00R0100 V02S0501
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0103 W3_H06E0103
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 H02W0401
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 S1_V02N0301
arc: V00T0000 S1_V02N0401
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 V02S0601
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0103
arc: A2 V02N0501
arc: A3 N1_V02S0501
arc: A5 H02E0501
arc: A6 V02S0101
arc: A7 V02N0101
arc: B2 H02E0301
arc: B3 H02E0301
arc: B7 H01E0101
arc: C2 H00L0100
arc: C3 H00L0100
arc: C5 W1_H02E0401
arc: C7 V02S0201
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CE2 H00L0000
arc: CLK0 G_HPBX0000
arc: D2 S1_V02N0201
arc: D3 V00B0100
arc: D4 H00R0100
arc: D5 S1_V02N0601
arc: E1_H02E0001 Q0
arc: E1_H02E0301 Q3
arc: E3_H06E0003 Q0
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H00R0000 F4
arc: H01W0100 F3
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 V00B0000
arc: M4 E1_H02W0401
arc: M5 H00R0000
arc: M6 E1_H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q5
arc: N1_V01N0101 F2
arc: S1_V02S0001 F2
arc: V00B0000 F6
arc: V01S0000 Q2
arc: V01S0100 Q3
arc: W1_H02W0001 F2
arc: W1_H02W0301 F3
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
word: SLICEB.K0.INIT 0010101011101010
word: SLICEB.K1.INIT 0010101011101010
word: SLICED.K0.INIT 1010101010101010
word: SLICED.K1.INIT 1110010011100100
word: SLICEC.K0.INIT 1111111100000000
word: SLICEC.K1.INIT 1010101011110000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C17:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 V02S0701
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 V02S0001
arc: H00L0100 V02S0301
arc: H00R0000 H02W0601
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 W1_H02E0601
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 N1_V02S0001
arc: V00T0000 H02W0201
arc: V00T0100 V02S0501
arc: W1_H02W0101 V02S0101
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0701 V01N0101
arc: W3_H06W0103 N3_V06S0103
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 V00B0000
arc: A5 V00T0100
arc: A6 N1_V01S0100
arc: A7 H00L0000
arc: B0 S1_V02N0101
arc: B1 S1_V02N0101
arc: B2 S1_V02N0101
arc: B3 S1_V02N0101
arc: B4 V02S0701
arc: B5 H00R0000
arc: B6 W1_H02E0301
arc: B7 W1_H02E0301
arc: C0 V02S0401
arc: C1 V02S0401
arc: C2 V02S0401
arc: C3 V02S0401
arc: C4 H02E0401
arc: C5 F6
arc: C6 W1_H02E0401
arc: C7 V02N0201
arc: CLK1 G_HPBX0000
arc: D0 V02S0201
arc: D1 V02S0201
arc: D2 V02S0201
arc: D3 V02S0201
arc: D4 N1_V02S0401
arc: D5 E1_H01W0100
arc: D6 V02N0601
arc: D7 H02W0001
arc: E1_H01E0001 F6
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: LSR1 V00T0000
arc: S1_V02S0201 F0
arc: S1_V02S0301 F3
arc: V01S0000 F1
arc: V01S0100 F2
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K1.INIT 1111000001110100
word: SLICED.K0.INIT 1111000001110100
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R15C18:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V01N0001
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 V01N0001
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 W1_H02E0301
arc: H00R0000 V02S0401
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0303 V01N0101
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 H01E0001
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 N1_V02S0001
arc: V00B0100 W1_H02E0701
arc: V00T0100 E1_H02W0101
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 N1_V01S0100
arc: A3 V00B0000
arc: A4 S1_V02N0101
arc: A5 H02W0501
arc: A7 S1_V02N0101
arc: B1 V02S0301
arc: B2 V02S0101
arc: B3 V02S0101
arc: B4 H00R0000
arc: B5 H02W0101
arc: B6 V02S0701
arc: B7 N1_V01S0000
arc: C0 W1_H02E0601
arc: C1 W1_H02E0601
arc: C3 S1_V02N0601
arc: C4 H02E0601
arc: C5 H02W0401
arc: C6 H02E0401
arc: C7 E1_H02W0601
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0001
arc: D1 H02E0001
arc: D3 V02S0001
arc: D4 V02N0401
arc: D5 H00L0100
arc: D6 H02W0001
arc: D7 V02N0601
arc: E1_H01E0001 F7
arc: E1_H01E0101 F2
arc: E1_H02E0401 Q6
arc: E1_H02E0701 F7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F7
arc: M0 V00T0100
arc: M2 V00B0100
arc: M4 E1_H01E0101
arc: M6 V00T0000
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 F4
arc: S1_V02S0701 F5
arc: S3_V06S0303 F6
arc: V00T0000 F0
arc: V01S0000 Q6
arc: V01S0100 F4
arc: W1_H02W0401 Q6
arc: W1_H02W0601 F4
arc: W3_H06W0303 Q6
word: SLICEA.K0.INIT 1111111111110000
word: SLICEA.K1.INIT 0011000011110000
word: SLICED.K0.INIT 0000001111110011
word: SLICED.K1.INIT 1011111100010000
word: SLICEC.K0.INIT 1011111100010000
word: SLICEC.K1.INIT 1010100010001000
word: SLICEB.K0.INIT 0011001100110011
word: SLICEB.K1.INIT 1111011110110011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R15C19:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 V01N0101
arc: H00L0100 H02W0301
arc: H00R0100 H02W0501
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0203 V01N0001
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 H02E0201
arc: S1_V02S0601 H06E0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H06W0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 W1_H02E0701
arc: V00T0000 N1_V02S0601
arc: V00T0100 H02E0301
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 H01E0001
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 N1_V02S0301
arc: A5 S1_V02N0301
arc: A6 E1_H01W0000
arc: A7 E1_H02W0701
arc: B0 H00R0100
arc: B1 H00R0100
arc: B2 H00R0100
arc: B3 H00R0100
arc: B4 V00B0100
arc: B5 H02E0101
arc: B6 V01S0000
arc: B7 F3
arc: C0 V02S0401
arc: C1 V02S0401
arc: C2 V02S0401
arc: C3 V02S0401
arc: C4 V00T0000
arc: C5 E1_H02W0401
arc: C6 V00T0100
arc: C7 V00T0100
arc: CLK1 G_HPBX0000
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D2 S1_V02N0001
arc: D3 S1_V02N0001
arc: D4 H02W0201
arc: D5 V02N0401
arc: D6 H02E0201
arc: D7 H02E0201
arc: E1_H01E0001 F1
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: LSR1 H02E0501
arc: S1_V02S0701 F7
arc: V01S0000 F2
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K1.INIT 1100000010100000
word: SLICED.K0.INIT 1100000010100000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R15C20:PLC2
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0701 W1_H02E0601
arc: H00L0000 H02E0201
arc: H00R0000 V02S0401
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 N1_V02S0201
arc: V00B0100 V02N0101
arc: V00T0000 V02S0401
arc: V00T0100 V02N0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 V02N0601
arc: A0 H00R0000
arc: A1 H00R0000
arc: A2 V00T0000
arc: A3 V00T0000
arc: A4 N1_V02S0101
arc: A5 E1_H02W0501
arc: A6 N1_V01N0101
arc: A7 V02S0101
arc: B0 V02N0301
arc: B1 V02N0301
arc: B2 V02N0301
arc: B3 V02N0301
arc: B4 V02S0701
arc: B5 W1_H02E0101
arc: B6 V02N0501
arc: B7 H01E0101
arc: C0 H00L0000
arc: C1 H00L0000
arc: C2 H00L0000
arc: C3 H00L0000
arc: C4 H02E0601
arc: C5 H02W0401
arc: C6 H01E0001
arc: C7 V00T0100
arc: CLK1 G_HPBX0000
arc: D0 H02E0001
arc: D1 H02E0001
arc: D2 H02E0001
arc: D3 H02E0001
arc: D4 V00B0000
arc: D5 V02N0401
arc: D6 H02W0201
arc: D7 F0
arc: E1_H01E0101 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: H01W0100 F6
arc: LSR1 V00B0100
arc: N1_V01N0101 F1
arc: V01S0000 F7
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K1.INIT 1101000010000000
word: SLICED.K0.INIT 1100000010001000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE RAMW

.tile R15C21:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 W1_H02E0701
arc: H00L0000 H02W0201
arc: H00L0100 V02N0301
arc: H00R0000 V02N0401
arc: H00R0100 V02N0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0401 H06E0203
arc: S1_V02S0601 E1_H01W0000
arc: S3_V06S0203 E1_H01W0000
arc: V00B0000 H02E0401
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0701 H01E0101
arc: A1 H02E0701
arc: A2 V02N0701
arc: A3 H00L0100
arc: A5 V02S0301
arc: A6 N1_V01N0101
arc: A7 H00R0000
arc: B0 S1_V02N0101
arc: B2 V02N0301
arc: B4 H02E0301
arc: B5 H02E0301
arc: B6 H02E0301
arc: B7 S1_V02N0501
arc: C1 V02N0401
arc: C3 V02N0401
arc: C4 E1_H01E0101
arc: C5 E1_H01E0101
arc: C6 V00T0100
arc: C7 S1_V02N0201
arc: CE0 H00L0000
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0001
arc: D1 H02E0201
arc: D2 H00R0000
arc: D3 S1_V02N0201
arc: D4 H00R0100
arc: D6 E1_H01W0100
arc: D7 E1_H01W0100
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F2
arc: LSR0 V00B0000
arc: M4 H02W0401
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0101 F3
arc: S3_V06S0003 Q0
arc: V00T0100 F1
arc: V01S0000 F4
arc: W3_H06W0003 Q0
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 1100110000000000
word: SLICED.K1.INIT 0111011101011111
word: SLICEA.K1.INIT 0101000001011111
word: SLICEB.K1.INIT 0101000001011111
word: SLICED.K0.INIT 0000110001000100
word: SLICEB.K0.INIT 0011001101010101
word: SLICEC.K0.INIT 1111111100001100
word: SLICEC.K1.INIT 0001110100011101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.D1MUX 1

.tile R15C22:PLC2
arc: H00L0100 W1_H02E0301
arc: H00R0100 V02S0501
arc: H01W0100 W3_H06E0303
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 V01N0101
arc: N3_V06N0303 V01N0101
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N3_V06S0103
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 S1_V02N0001
arc: V00B0100 W1_H02E0501
arc: V00T0000 V02N0601
arc: V00T0100 V02S0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V02N0501
arc: A3 H02E0701
arc: A5 N1_V01N0101
arc: A6 F7
arc: A7 H02E0701
arc: B0 V00B0000
arc: B1 H02W0101
arc: B4 H02W0301
arc: B5 H02E0101
arc: B6 H02E0101
arc: C0 W1_H02E0401
arc: C1 S1_V02N0601
arc: C2 H00L0000
arc: C3 E1_H02W0401
arc: C4 S1_V02N0201
arc: C5 V00T0100
arc: C6 F4
arc: C7 V02N0001
arc: CLK0 G_HPBX0000
arc: D0 V02S0001
arc: D1 H02E0001
arc: D2 V00B0100
arc: D3 V02N0201
arc: D4 V02N0401
arc: D5 H00R0100
arc: D6 H00L0100
arc: D7 V02N0401
arc: E1_H01E0001 F1
arc: E1_H02E0101 F1
arc: E1_H02E0201 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 F2
arc: LSR0 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0101 F3
arc: N1_V02N0001 F2
arc: S1_V02S0201 F2
arc: S1_V02S0301 F1
arc: S1_V02S0501 F5
arc: S3_V06S0003 F0
arc: V01S0000 F1
arc: W1_H02W0001 F0
arc: W1_H02W0201 F2
arc: W1_H02W0601 F6
arc: W3_H06W0103 F2
word: SLICEA.K0.INIT 0000000000000011
word: SLICEA.K1.INIT 0011000000000000
word: SLICEB.K0.INIT 0000111100000000
word: SLICEC.K0.INIT 0011001100001111
word: SLICED.K1.INIT 0101010100001111
word: SLICED.K0.INIT 0001110100000000
word: SLICEB.K1.INIT 0101010100001111
word: SLICEC.K1.INIT 0100011100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R15C23:PLC2
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 H02E0201
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0401
arc: S1_V02S0301 V01N0101
arc: S1_V02S0501 S3_V06N0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 V02S0101
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0301 S1_V02N0301
arc: B0 H02E0101
arc: C0 S1_V02N0601
arc: CE0 H00L0000
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
arc: S1_V02S0201 Q0
arc: V01S0100 Q0
word: SLICEA.K0.INIT 1100000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C24:PLC2
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 W1_H02E0201
arc: S3_V06S0103 N3_V06S0103
arc: W1_H02W0401 W3_H06E0203

.tile R15C25:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303

.tile R15C29:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R15C2:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 N3_V06S0003
arc: H00R0000 V02S0401
arc: H00R0100 V02S0501
arc: H01W0100 E3_H06W0303
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 E3_H06W0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0601 E3_H06W0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 V02S0001
arc: V00B0100 N1_V02S0301
arc: V00T0000 H02W0201
arc: V00T0100 H02E0301
arc: A0 H00R0000
arc: A1 H00R0000
arc: A2 V00B0000
arc: A3 V00B0000
arc: A4 H02E0501
arc: A5 E1_H02W0501
arc: B0 H00R0100
arc: B1 H00R0100
arc: B2 H00R0100
arc: B3 H00R0100
arc: B4 V00B0100
arc: B5 S1_V02N0701
arc: C0 S1_V02N0601
arc: C1 S1_V02N0601
arc: C2 S1_V02N0601
arc: C3 S1_V02N0601
arc: C4 N1_V02S0201
arc: C5 H02W0601
arc: CLK1 G_HPBX0000
arc: D0 V00T0100
arc: D1 V00T0100
arc: D2 V00T0100
arc: D3 V00T0100
arc: D4 H02E0201
arc: D5 V02N0601
arc: E1_H01E0001 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: LSR1 V00T0000
arc: S1_V02S0101 F3
arc: V01S0000 F0
arc: V01S0100 F2
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW

.tile R15C30:PLC2
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: S3_V06S0203 N3_V06S0103

.tile R15C31:PLC2
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203

.tile R15C32:PLC2
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 H06E0303

.tile R15C33:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 H06E0303

.tile R15C34:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103

.tile R15C35:PLC2
arc: E3_H06E0303 W3_H06E0303
arc: S3_V06S0303 W3_H06E0303

.tile R15C36:PLC2
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 N3_V06S0203
arc: V01S0100 N3_V06S0303

.tile R15C39:PLC2
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N3_V06S0203

.tile R15C3:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0401 E1_H01W0000
arc: H00L0000 H02W0201
arc: H00L0100 H02E0301
arc: H00R0000 V02S0601
arc: H00R0100 V02S0501
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 H02W0101
arc: N1_V02N0401 H02W0401
arc: N1_V02N0701 H06W0203
arc: S1_V02S0201 H02W0201
arc: S1_V02S0401 H01E0001
arc: S1_V02S0601 E3_H06W0303
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 H02W0401
arc: V00T0000 V02N0401
arc: V00T0100 E1_H02W0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0601 E3_H06W0303
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 N1_V02S0301
arc: A5 E1_H01W0000
arc: A6 H00L0000
arc: A7 V02N0101
arc: B0 H00R0100
arc: B1 H00R0100
arc: B2 H00R0100
arc: B3 H00R0100
arc: B4 H00R0000
arc: B5 H02W0301
arc: B6 V02N0701
arc: B7 N1_V01S0000
arc: C0 E1_H02W0401
arc: C1 E1_H02W0401
arc: C2 E1_H02W0401
arc: C3 E1_H02W0401
arc: C4 N1_V02S0001
arc: C5 V00T0100
arc: C6 V02S0201
arc: C7 E1_H01E0101
arc: CLK1 G_HPBX0000
arc: D0 H01E0101
arc: D1 H01E0101
arc: D2 H01E0101
arc: D3 H01E0101
arc: D4 S1_V02N0401
arc: D5 V00B0000
arc: D6 F0
arc: D7 H02W0201
arc: E1_H01E0001 F6
arc: E1_H01E0101 F2
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00T0000
arc: S1_V02S0301 F1
arc: V01S0000 F3
word: SLICED.K0.INIT 0011001000010000
word: SLICED.K1.INIT 0101000001000100
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW

.tile R15C40:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R15C41:PLC2
arc: S3_V06S0303 W3_H06E0303

.tile R15C42:PLC2
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 W3_H06E0303

.tile R15C4:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0303 S3_V06N0303
arc: H00L0100 N1_V02S0301
arc: H00R0000 S1_V02N0601
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H02W0701
arc: S1_V02S0101 H02E0101
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 H01E0001
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 H02E0401
arc: V00B0100 E1_H02W0701
arc: V00T0000 H02E0201
arc: V00T0100 V02N0701
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 S1_V02N0501
arc: A0 H02W0701
arc: A1 H02W0701
arc: A2 H02W0701
arc: A3 H02W0701
arc: A4 N1_V02S0101
arc: A5 V00B0000
arc: A6 V02S0101
arc: A7 H00L0000
arc: B0 H02W0301
arc: B1 H02W0301
arc: B2 H02W0301
arc: B3 H02W0301
arc: B4 S1_V02N0701
arc: B5 V00B0100
arc: B6 F3
arc: B7 H02E0101
arc: C0 V02S0401
arc: C1 V02S0401
arc: C2 V02S0401
arc: C3 V02S0401
arc: C4 N1_V02S0201
arc: C5 E1_H02W0401
arc: C6 V00T0000
arc: C7 V02S0001
arc: CLK1 G_HPBX0000
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 H00R0000
arc: D3 H00R0000
arc: D4 H00L0100
arc: D5 W1_H02E0201
arc: D6 V02S0601
arc: D7 V02S0601
arc: E1_H01E0001 F1
arc: E1_H01E0101 F7
arc: E1_H02E0201 F0
arc: E1_H02E0601 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: LSR1 V00T0100
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1100101000000000
word: SLICED.K1.INIT 1011100000000000
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R15C5:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 H01E0101
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0601 N3_V06S0303
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 H06W0103
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0203
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0701 N3_V06S0203
arc: A1 S1_V02N0501
arc: A3 H02E0701
arc: A5 V02S0301
arc: B1 H02E0301
arc: B3 H02W0101
arc: B5 H02W0101
arc: C1 S1_V02N0601
arc: C3 V02S0601
arc: C5 H01E0001
arc: CLK0 G_HPBX0000
arc: D1 E1_H02W0201
arc: D3 H02E0201
arc: D5 V02S0601
arc: E1_H01E0101 Q4
arc: E1_H02E0101 F3
arc: E3_H06E0303 F5
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: M0 E1_H02W0601
arc: M4 V00T0000
arc: MUXCLK2 CLK0
arc: V00T0000 F0
word: SLICEC.K1.INIT 1110001000000000
word: SLICEB.K1.INIT 1110000000100000
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1111111100000110
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R15C6:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 V02N0701
arc: E3_H06E0103 V01N0101
arc: E3_H06E0303 N1_V01S0100
arc: H00R0000 H02W0401
arc: H00R0100 V02N0501
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H06W0003
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 H02W0301
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 V02S0001
arc: V00B0100 H02W0701
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 E1_H02W0701
arc: A1 S1_V02N0501
arc: A2 S1_V02N0701
arc: A3 S1_V02N0701
arc: A5 W1_H02E0501
arc: A6 N1_V02S0101
arc: B1 S1_V02N0101
arc: B2 V02S0301
arc: B3 H00R0100
arc: B5 V02N0501
arc: B6 H02E0301
arc: C1 H02E0601
arc: C2 S1_V02N0401
arc: C3 S1_V02N0401
arc: C5 H02E0601
arc: C6 N1_V02S0001
arc: CLK0 G_HPBX0000
arc: D1 V02N0001
arc: D2 H00R0000
arc: D3 W1_H02E0001
arc: D5 W1_H02E0001
arc: D6 H02E0001
arc: E1_H01E0001 F2
arc: E1_H01E0101 F3
arc: E1_H02E0501 Q5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0100
arc: M2 V00T0000
arc: M4 E1_H01E0101
arc: M5 V01S0000
arc: M6 V00B0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q2
arc: V00T0000 F0
arc: V01S0000 F4
arc: V01S0100 F6
word: SLICED.K0.INIT 0000000000000001
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1100110111001110
word: SLICEB.K0.INIT 1010001010111011
word: SLICEB.K1.INIT 1010001010111011
word: SLICEC.K0.INIT 1111111111111111
word: SLICEC.K1.INIT 1010101110101110
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R15C7:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 E3_H06W0303
arc: H00L0000 V02N0201
arc: H00R0000 E1_H02W0601
arc: H00R0100 H02E0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0301 H02W0301
arc: N1_V02N0601 W1_H02E0601
arc: N3_V06N0003 S1_V02N0001
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0601 N1_V01S0000
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 H02W0601
arc: V00T0000 W1_H02E0201
arc: V00T0100 V02N0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 H01E0001
arc: A0 F7
arc: A1 W1_H02E0701
arc: A3 F7
arc: A4 N1_V01N0101
arc: A5 V00B0000
arc: A7 N1_V02S0301
arc: B0 V02N0301
arc: B1 E1_H02W0301
arc: B3 H02E0101
arc: B4 W1_H02E0101
arc: B5 S1_V02N0701
arc: B6 H02E0301
arc: C0 H00L0000
arc: C1 S1_V02N0601
arc: C3 H00L0000
arc: C4 V00T0100
arc: C5 H02E0401
arc: C6 W1_H02E0401
arc: C7 W1_H02E0401
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 H02E0201
arc: D1 V00T0100
arc: D3 V02N0001
arc: D4 S1_V02N0601
arc: D5 H02W0201
arc: D6 V02S0601
arc: D7 H00R0100
arc: E1_H01E0001 F6
arc: E1_H01E0101 F4
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: LSR0 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0101 Q0
arc: S1_V02S0301 F1
arc: S1_V02S0401 F6
arc: S3_V06S0003 Q0
arc: V01S0000 Q0
arc: W1_H02W0101 F3
arc: W1_H02W0701 F5
word: SLICED.K0.INIT 0011000000111111
word: SLICED.K1.INIT 0000010111110101
word: SLICEA.K0.INIT 0101110011001100
word: SLICEB.K1.INIT 1101111100010000
word: SLICEC.K0.INIT 1110000011000000
word: SLICEA.K1.INIT 1110101000000000
word: SLICEC.K1.INIT 1010001010111011
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R15C8:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 E3_H06W0303
arc: H00L0000 W1_H02E0201
arc: H00R0000 H02W0601
arc: H00R0100 S1_V02N0501
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0001 V01N0001
arc: S1_V02S0101 H01E0101
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 H06E0303
arc: S1_V02S0701 H02W0701
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 W1_H02E0601
arc: V00B0100 N1_V02S0101
arc: V00T0000 W1_H02E0201
arc: V01S0000 N3_V06S0103
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0203
arc: A0 V02S0701
arc: A1 H01E0001
arc: A3 W1_H02E0701
arc: A4 H02E0501
arc: A5 V00T0000
arc: A6 W1_H02E0701
arc: B0 E1_H01W0100
arc: B1 H02W0101
arc: B3 H00R0100
arc: B4 V02S0501
arc: B5 V00B0100
arc: B6 V02N0701
arc: C0 V02N0401
arc: C1 H00L0000
arc: C3 V02S0601
arc: C4 E1_H02W0401
arc: C5 V02N0201
arc: C6 H02E0401
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 W1_H02E0201
arc: D1 V02N0001
arc: D3 S1_V02N0201
arc: D4 V00B0000
arc: D5 V02N0601
arc: D6 S1_V02N0601
arc: E1_H01E0001 F1
arc: E1_H01E0101 F0
arc: E3_H06E0003 Q0
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: LSR1 H02E0301
arc: M2 N1_V01N0001
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F6
arc: N1_V01N0101 Q0
arc: N1_V02N0201 F2
arc: S1_V02S0601 F4
arc: S3_V06S0103 Q1
arc: V01S0100 Q1
arc: W1_H02W0701 F5
word: SLICEA.K1.INIT 0101110011001100
word: SLICEA.K0.INIT 0101110011001100
word: SLICEC.K1.INIT 1011111100010000
word: SLICEC.K0.INIT 1010101010000000
word: SLICED.K0.INIT 1101111100000101
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1111111100010010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R15C9:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0501 H01E0101
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0303 H01E0101
arc: H00L0000 V02N0001
arc: H00L0100 V02S0301
arc: H00R0000 V02S0601
arc: H00R0100 S1_V02N0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 H06W0303
arc: S1_V02S0001 H02W0001
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 N3_V06S0303
arc: V00B0000 V02N0001
arc: V00B0100 H02W0501
arc: V00T0000 S1_V02N0601
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 V06S0203
arc: W3_H06W0003 N3_V06S0003
arc: W3_H06W0103 E1_H01W0100
arc: A0 H01E0001
arc: A1 V02S0701
arc: A2 H00L0100
arc: A3 V02S0501
arc: A4 V00T0000
arc: A5 H02E0501
arc: A6 V02N0101
arc: A7 H02E0501
arc: B2 V02N0101
arc: B3 V02N0101
arc: B4 H02E0101
arc: B5 W1_H02E0101
arc: B6 V00B0000
arc: B7 V02N0701
arc: C1 V02N0401
arc: C2 N1_V02S0401
arc: C3 H00L0000
arc: C4 H02E0401
arc: C5 S1_V02N0201
arc: C6 E1_H02W0601
arc: C7 H02E0401
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0000
arc: D1 E1_H02W0201
arc: D2 V02N0001
arc: D3 V00T0100
arc: D4 V02N0601
arc: D5 H02E0001
arc: D6 N1_V02S0401
arc: D7 H00R0100
arc: E1_H01E0101 F2
arc: E3_H06E0103 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q3
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: M0 V00B0100
arc: M1 V01S0100
arc: M3 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V02N0001 F2
arc: N1_V02N0301 Q3
arc: N1_V02N0701 F7
arc: N3_V06N0003 F3
arc: N3_V06N0203 F4
arc: N3_V06N0303 F5
arc: S3_V06S0103 Q2
arc: V00T0100 Q1
arc: V01S0100 F0
arc: W1_H02W0101 Q1
arc: W1_H02W0201 Q2
arc: W3_H06W0303 F6
word: SLICEC.K1.INIT 0001001101011111
word: SLICED.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 0010111010101010
word: SLICED.K0.INIT 1101000011110010
word: SLICEC.K0.INIT 0000011101110111
word: SLICEB.K1.INIT 0100000001111111
word: SLICEA.K0.INIT 1010101010101010
word: SLICEA.K1.INIT 1010111110100000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C10:PLC2
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0003 H01E0001
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 H02W0001
arc: H00R0000 H02E0601
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 N1_V01S0000
arc: V00B0000 H02E0401
arc: V00B0100 V02N0301
arc: V00T0000 W1_H02E0001
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0203
arc: A0 H02E0501
arc: A1 V02N0701
arc: A2 V00T0000
arc: A3 V02S0501
arc: A4 E1_H02W0501
arc: A5 W1_H02E0501
arc: A6 H00L0000
arc: A7 H00R0000
arc: B0 V00B0000
arc: B1 S1_V02N0301
arc: B2 H02E0301
arc: B3 V02N0101
arc: B4 E1_H02W0301
arc: B5 H02W0301
arc: B6 V00B0100
arc: B7 E1_H02W0101
arc: E1_H01E0001 F2
arc: E1_H01E0101 F4
arc: E1_H02E0001 F0
arc: E1_H02E0501 F5
arc: E1_H02E0701 F7
arc: E3_H06E0103 F1
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: V01S0000 F3
word: SLICEA.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 0110011001101100
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101100
word: SLICED.K0.INIT 0110011001101010
word: SLICED.K1.INIT 0110011001101100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R16C11:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0501 N1_V01S0100
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 H01E0001
arc: H00L0000 W1_H02E0201
arc: H00R0000 V02N0601
arc: H00R0100 V02S0501
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 H02E0601
arc: V00T0000 V02N0401
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0501 E1_H02W0501
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: A0 V02N0701
arc: A1 H00R0000
arc: A4 F7
arc: A5 V00T0100
arc: A6 H00L0000
arc: B0 E1_H02W0101
arc: B1 V00B0000
arc: B4 W1_H02E0101
arc: B5 W1_H02E0101
arc: B6 V02S0701
arc: B7 V02N0501
arc: C4 S1_V02N0001
arc: C5 S1_V02N0001
arc: C6 S1_V02N0001
arc: C7 E1_H01E0101
arc: CE2 N1_V02S0601
arc: CLK0 G_HPBX0000
arc: D4 H00R0100
arc: D5 V02S0601
arc: D6 S1_V02N0401
arc: D7 H02W0201
arc: E1_H01E0001 F1
arc: E1_H02E0401 F4
arc: E1_H02E0601 Q4
arc: E1_H02E0701 Q5
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 Q4
arc: LSR1 V00T0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F4
arc: N1_V01N0101 F5
arc: V01S0000 Q4
arc: V01S0100 Q5
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 1111011100000010
word: SLICED.K1.INIT 0011000000111111
word: SLICEC.K0.INIT 0111111101000000
word: SLICEC.K1.INIT 0010101011101010
word: SLICEA.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 0110011001101100
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R16C12:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 V01N0101
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 V02S0401
arc: H00R0100 N1_V02S0701
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0701 H02W0701
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0701 H01E0101
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 V02N0201
arc: V00B0100 E1_H02W0701
arc: V00T0000 H02E0001
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 V01N0101
arc: W3_H06W0103 E3_H06W0003
arc: A0 H02W0701
arc: A3 V00T0000
arc: A4 N1_V02S0301
arc: A5 N1_V02S0101
arc: A6 V02S0101
arc: A7 H00R0000
arc: B2 H02E0101
arc: B3 V02N0101
arc: B4 H02W0301
arc: B5 E1_H02W0101
arc: B6 H02E0301
arc: B7 V02N0701
arc: CE2 H00R0100
arc: CLK0 G_HPBX0000
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q4
arc: H01W0100 F7
arc: LSR1 V00B0100
arc: M4 V00B0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F6
arc: N1_V02N0001 F2
arc: N1_V02N0601 Q4
arc: N3_V06N0003 F3
arc: W3_H06W0203 F4
arc: W3_H06W0303 F5
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101100
word: SLICED.K0.INIT 0110011001101010
word: SLICED.K1.INIT 0110011001101010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C13:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V01N0001
arc: E3_H06E0103 W1_H02E0201
arc: H00R0000 S1_V02N0401
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 H02W0001
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 H06W0103
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 N1_V01S0000
arc: V00B0000 W1_H02E0601
arc: V00B0100 N1_V02S0101
arc: V00T0000 V02N0601
arc: V00T0100 V02N0701
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0501 V01N0101
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: A0 W1_H02E0501
arc: A1 H02E0501
arc: A2 E1_H01E0001
arc: A3 V01N0101
arc: A4 V02S0101
arc: A5 V02S0301
arc: A6 H02E0701
arc: A7 W1_H02E0701
arc: B0 V02N0301
arc: B1 E1_H02W0301
arc: B2 H00R0100
arc: B3 S1_V02N0101
arc: B4 S1_V02N0701
arc: B5 V00B0100
arc: B6 V00B0000
arc: B7 V00T0000
arc: CE1 S1_V02N0201
arc: CLK0 G_HPBX0000
arc: E1_H01E0101 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: H01W0100 Q3
arc: LSR0 V00T0100
arc: M3 H00R0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F7
arc: N1_V01N0101 F5
arc: N1_V02N0101 F1
arc: N1_V02N0201 F0
arc: N3_V06N0203 F4
arc: N3_V06N0303 F6
arc: W3_H06W0003 Q3
word: SLICEA.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 0110011001101010
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101100
word: SLICED.K1.INIT 0110011001101010
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R16C14:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0601 N1_V01S0000
arc: H00L0000 N1_V02S0001
arc: H00L0100 W1_H02E0101
arc: H00R0000 E1_H02W0601
arc: H00R0100 S1_V02N0701
arc: N1_V02N0101 H02E0101
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 S1_V02N0201
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 H02E0601
arc: V00T0000 E1_H02W0001
arc: V00T0100 W1_H02E0301
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 V01N0001
arc: W3_H06W0303 V01N0101
arc: A0 H02E0501
arc: A1 V02S0501
arc: A2 H00L0100
arc: A3 V00B0000
arc: A4 N1_V02S0301
arc: A5 V00T0100
arc: A6 V02S0301
arc: A7 V02N0101
arc: B0 V01N0001
arc: B1 V00T0000
arc: B2 N1_V02S0101
arc: B3 S1_V02N0301
arc: B4 H00R0000
arc: B5 H00L0000
arc: B6 V02N0501
arc: B7 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: E1_H01E0101 F2
arc: E3_H06E0003 F3
arc: E3_H06E0103 F1
arc: E3_H06E0203 F4
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M1 H00R0100
arc: MUXCLK0 CLK0
arc: N1_V01N0101 Q1
arc: N1_V02N0001 F0
arc: N3_V06N0203 F7
arc: N3_V06N0303 F6
word: SLICEA.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 0110011001101010
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101100
word: SLICEC.K1.INIT 0110011001101100
word: SLICED.K0.INIT 0110011001101010
word: SLICED.K1.INIT 0110011001101100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C15:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 N1_V01S0100
arc: H00L0000 N1_V02S0001
arc: H00L0100 H02W0301
arc: H00R0000 E1_H02W0401
arc: H00R0100 V02S0501
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 E1_H02W0701
arc: V00T0000 V02N0601
arc: V00T0100 H02E0301
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0003 V01N0001
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 V01N0101
arc: A0 V01N0101
arc: A1 V02N0701
arc: A2 H00L0100
arc: A3 V00T0000
arc: A4 V00T0100
arc: A5 N1_V02S0101
arc: A6 H00L0000
arc: A7 V02N0101
arc: B0 V02N0301
arc: B1 H00R0100
arc: B2 V01N0001
arc: B3 V02S0301
arc: B4 H00R0000
arc: B5 H02E0101
arc: B6 V02N0501
arc: B7 V00B0100
arc: E1_H01E0101 F1
arc: E1_H02E0201 F0
arc: E1_H02E0501 F7
arc: E3_H06E0003 F3
arc: E3_H06E0103 F2
arc: E3_H06E0203 F4
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N3_V06N0303 F6
word: SLICEA.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 0110011001101100
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101100
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101010
word: SLICED.K1.INIT 0110011001101100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R16C16:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 V06S0203
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 H01E0101
arc: H00L0100 H02E0301
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 H06W0303
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 V02N0001
arc: V00T0000 V02N0401
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0301 V06S0003
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0203 V01N0001
arc: W3_H06W0303 E3_H06W0203
arc: A0 N1_V02S0701
arc: A1 V02N0701
arc: A5 H02E0701
arc: B0 V00B0000
arc: B1 V02S0301
arc: B5 H02E0101
arc: B7 H02E0101
arc: C6 V02S0001
arc: C7 W1_H02E0601
arc: CE1 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D4 E1_H01W0100
arc: D5 H00L0100
arc: D7 V02S0601
arc: E1_H01E0101 Q3
arc: E1_H02E0201 F0
arc: E3_H06E0003 Q3
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H00R0000 F6
arc: H01W0100 F4
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M3 H01W0100
arc: M4 E1_H02W0401
arc: M6 E1_H02W0401
arc: M7 H00R0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N1_V02N0501 Q7
arc: V01S0000 Q7
word: SLICED.K0.INIT 1111000011110000
word: SLICED.K1.INIT 1111110000110000
word: SLICEA.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 0110011001101100
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
word: SLICEC.K0.INIT 1111111100000000
word: SLICEC.K1.INIT 1110111000100010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C17:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 H02W0201
arc: H00L0100 N1_V02S0301
arc: H00R0100 H02E0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0003 H06E0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 E1_H01W0000
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 H06W0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N1_V02S0701
arc: V00B0000 V02N0001
arc: V00B0100 H02E0701
arc: V00T0000 V02N0401
arc: V00T0100 N1_V02S0501
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0701 V06S0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 V02S0101
arc: A5 V00T0100
arc: A6 H02W0701
arc: A7 N1_V01S0100
arc: B0 V02N0101
arc: B1 V02N0101
arc: B2 V02N0101
arc: B3 V02N0101
arc: B4 N1_V02S0701
arc: B5 H02W0301
arc: B6 H01E0101
arc: B7 V02N0701
arc: C0 S1_V02N0401
arc: C1 S1_V02N0401
arc: C2 S1_V02N0401
arc: C3 S1_V02N0401
arc: C4 V00B0100
arc: C5 H02W0601
arc: C6 S1_V02N0001
arc: C7 H02E0401
arc: CE2 H00L0000
arc: CE3 H00R0100
arc: CLK1 G_HPBX0000
arc: D0 N1_V02S0201
arc: D1 N1_V02S0201
arc: D2 N1_V02S0201
arc: D3 N1_V02S0201
arc: D4 V02S0401
arc: D5 V02S0601
arc: D6 V02N0601
arc: D7 F2
arc: E1_H01E0101 Q4
arc: E1_H02E0401 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F6
arc: LSR0 V00T0000
arc: LSR1 H02W0501
arc: M4 V00B0000
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 F6
arc: N1_V02N0401 Q4
arc: S1_V02S0101 F1
arc: S1_V02S0601 Q4
arc: V01S0000 F3
arc: V01S0100 F0
arc: W1_H02W0401 Q6
arc: W1_H02W0601 F6
arc: W3_H06W0203 Q4
word: SLICED.K0.INIT 0100110011101100
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K1.INIT 0000111000000010
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R16C18:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 V02N0301
arc: H00R0000 H02W0401
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 E1_H01W0000
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 H02E0601
arc: V00B0100 H02W0701
arc: V00T0000 V02N0401
arc: V00T0100 H02W0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0303 E1_H01W0100
arc: A0 F5
arc: A1 H02W0501
arc: A2 H02W0501
arc: A3 E1_H01E0001
arc: A4 S1_V02N0301
arc: A5 S1_V02N0301
arc: A6 S1_V02N0301
arc: A7 H02E0501
arc: B0 E1_H02W0101
arc: B1 W1_H02E0101
arc: B2 W1_H02E0301
arc: B3 H00R0000
arc: B4 H02W0301
arc: B5 V02N0501
arc: B6 V00T0000
arc: B7 V02S0701
arc: C0 H02W0401
arc: C1 N1_V02S0601
arc: C2 F4
arc: C3 F6
arc: C4 V00T0000
arc: C5 V00T0000
arc: C6 N1_V02S0201
arc: C7 H02W0401
arc: CE0 S1_V02N0201
arc: CE1 S1_V02N0201
arc: CE3 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 H02W0201
arc: D1 V00B0100
arc: D2 V00T0100
arc: D3 E1_H02W0201
arc: D4 H02E0201
arc: D5 V00B0000
arc: D6 V02S0401
arc: D7 H00R0100
arc: E1_H01E0101 Q2
arc: E1_H02E0701 Q7
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q2
arc: E3_H06E0203 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q1
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q0
arc: N1_V02N0101 Q1
arc: S3_V06S0103 Q2
arc: V01S0000 Q7
arc: V01S0100 Q1
arc: W1_H02W0101 Q3
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q2
arc: W3_H06W0203 Q7
word: SLICEB.K0.INIT 1111111111110100
word: SLICEC.K0.INIT 1010100010001000
word: SLICEA.K1.INIT 1111111111110100
word: SLICED.K1.INIT 1111111111001110
word: SLICEB.K1.INIT 1111111111110010
word: SLICED.K0.INIT 1010101010000000
word: SLICEA.K0.INIT 1110111111101110
word: SLICEC.K1.INIT 1010100010001000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C19:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V02S0601
arc: H00R0000 V02N0601
arc: H00R0100 V02N0701
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 V01N0001
arc: N3_V06N0003 H06W0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 W1_H02E0701
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0303 S3_V06N0303
arc: A0 N1_V02S0501
arc: A1 E1_H02W0501
arc: A2 F5
arc: A3 S1_V02N0501
arc: A5 V00T0100
arc: A7 S1_V02N0101
arc: B0 E1_H02W0101
arc: B1 W1_H02E0101
arc: B2 E1_H02W0101
arc: B3 H00R0000
arc: B4 H02E0301
arc: B5 H02W0301
arc: B7 H01E0101
arc: C0 H02E0601
arc: C1 E1_H02W0401
arc: C2 E1_H01W0000
arc: C3 W1_H02E0401
arc: C4 H02E0401
arc: C5 H02W0401
arc: C7 S1_V02N0001
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 N1_V02S0001
arc: D1 V01S0100
arc: D2 V00B0100
arc: D3 V02S0001
arc: D4 H02W0001
arc: D5 V02N0401
arc: D7 W1_H02E0001
arc: E1_H01E0001 Q1
arc: E1_H02E0001 Q2
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q4
arc: H01W0100 Q1
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q2
arc: N1_V02N0001 Q0
arc: N1_V02N0101 Q1
arc: N1_V02N0701 F7
arc: S1_V02S0001 Q2
arc: S3_V06S0103 Q1
arc: S3_V06S0203 F4
arc: V01S0100 F3
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q2
word: SLICEC.K0.INIT 1111111111111100
word: SLICEA.K0.INIT 1111111110111010
word: SLICEA.K1.INIT 1111111111110100
word: SLICEB.K1.INIT 1010101010000000
word: SLICEB.K0.INIT 1111101111111010
word: SLICEC.K1.INIT 1010100010100000
word: SLICED.K1.INIT 0000011101110111
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C20:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 W1_H02E0701
arc: H00L0000 W1_H02E0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 H06W0203
arc: V00B0000 S1_V02N0001
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E1_H01W0000
arc: W3_H06W0303 V06S0303
arc: A0 F7
arc: A1 E1_H01E0001
arc: A2 H02W0701
arc: A3 N1_V02S0501
arc: A4 V00B0000
arc: A7 H02E0501
arc: B0 V02N0101
arc: B1 V02S0101
arc: B2 E1_H01W0100
arc: B3 V02N0301
arc: B4 H00L0000
arc: B6 V00T0000
arc: B7 H02W0301
arc: C0 V02S0601
arc: C1 H02E0601
arc: C2 H02E0601
arc: C3 E1_H02W0601
arc: C4 N1_V02S0001
arc: C5 S1_V02N0201
arc: C6 E1_H02W0401
arc: C7 V02N0201
arc: CE0 H02E0101
arc: CLK0 G_HPBX0000
arc: D0 H02W0201
arc: D1 S1_V02N0001
arc: D2 S1_V02N0001
arc: D3 N1_V02S0001
arc: D4 W1_H02E0201
arc: D5 H02W0001
arc: D6 H02E0201
arc: D7 V02N0601
arc: E1_H01E0001 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: MUXCLK0 CLK0
arc: N1_V01N0001 Q0
arc: N1_V02N0001 Q0
arc: N3_V06N0003 F3
arc: N3_V06N0203 F4
arc: V00T0000 Q0
arc: W1_H02W0201 F2
arc: W1_H02W0701 F5
arc: W3_H06W0003 Q0
word: SLICEC.K1.INIT 0000000011110000
word: SLICEB.K1.INIT 0000011101110111
word: SLICEA.K0.INIT 1111101111111010
word: SLICED.K1.INIT 1010100010100000
word: SLICED.K0.INIT 0000001111110011
word: SLICEA.K1.INIT 0011010100000000
word: SLICEB.K0.INIT 0011010100000000
word: SLICEC.K0.INIT 0000011101110111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C21:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 H06E0203
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0103 W3_H06E0103
arc: N3_V06N0203 W3_H06E0203
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 H02E0601
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 V01N0101
arc: W3_H06W0103 E1_H02W0201
arc: A0 F5
arc: A1 H02E0701
arc: A2 H02W0701
arc: A3 F5
arc: A4 H02W0701
arc: B0 V02N0301
arc: B5 H02E0301
arc: B6 H02E0101
arc: B7 W1_H02E0301
arc: C0 H02E0401
arc: C1 E1_H02W0601
arc: C2 V02N0601
arc: C4 V02N0001
arc: C6 E1_H01E0101
arc: C7 E1_H02W0601
arc: CE0 H00R0000
arc: CE1 V02S0201
arc: CE2 V02S0601
arc: CLK0 G_HPBX0000
arc: D0 V01S0100
arc: D1 H02E0001
arc: D2 H02W0001
arc: D3 H02E0201
arc: D4 H02W0201
arc: D5 V02N0401
arc: D6 S1_V02N0601
arc: D7 V00B0000
arc: E1_H01E0101 F3
arc: E1_H02E0001 Q2
arc: E1_H02E0101 F3
arc: E1_H02E0401 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F6
arc: H01W0000 Q0
arc: H01W0100 F1
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V02N0001 Q0
arc: W1_H02W0701 F7
arc: W3_H06W0003 Q0
word: SLICED.K0.INIT 0000001100001111
word: SLICEB.K1.INIT 0000000010101010
word: SLICEA.K0.INIT 1101010111011101
word: SLICEC.K0.INIT 1010000000000000
word: SLICEB.K0.INIT 1010000000000000
word: SLICEC.K1.INIT 0011001100000000
word: SLICEA.K1.INIT 0101000001011111
word: SLICED.K1.INIT 0011000000111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R16C22:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: H00L0000 S1_V02N0001
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 V01N0001
arc: N3_V06N0003 H06E0003
arc: N3_V06N0103 H06E0103
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 N1_V02S0001
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V01S0100
arc: V00B0100 V02N0101
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0303 V06S0303
arc: A2 V02N0501
arc: B2 W1_H02E0301
arc: B3 H02W0101
arc: C2 H00L0000
arc: CE3 H00L0100
arc: CLK0 G_HPBX0000
arc: D2 H02W0001
arc: D3 S1_V02N0001
arc: E1_H02E0701 Q7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H00L0100 F3
arc: H01W0100 Q7
arc: M0 V00B0100
arc: M1 E1_H02W0001
arc: M2 V00B0100
arc: M3 H00R0100
arc: M4 V00B0100
arc: M5 E1_H02W0001
arc: M6 V00B0100
arc: M7 H02E0201
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q7
arc: V01S0000 Q7
arc: W3_H06W0203 Q7
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000011101110111
word: SLICEB.K1.INIT 0000000000110011
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C23:PLC2
arc: H00L0000 W1_H02E0001
arc: H00R0100 V02N0701
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 V01N0001
arc: N1_V02N0401 S1_V02N0101
arc: S1_V02S0101 H02W0101
arc: S3_V06S0203 N3_V06S0203
arc: V00T0100 W1_H02E0101
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 V06S0003
arc: W1_H02W0701 W3_H06E0203
arc: A1 V02N0501
arc: A3 V02S0501
arc: A4 N1_V01S0100
arc: A6 F7
arc: A7 H02E0701
arc: B3 V02N0101
arc: B4 H00L0000
arc: C1 N1_V01S0100
arc: C3 N1_V01N0001
arc: C4 W1_H02E0401
arc: C6 F4
arc: C7 V02S0201
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: D1 W1_H02E0001
arc: D3 H02E0001
arc: D4 E1_H01W0100
arc: D6 E1_H02W0201
arc: D7 W1_H02E0001
arc: E1_H01E0001 F1
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: LSR1 V00T0000
arc: M2 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
arc: N1_V01N0101 F0
arc: N1_V02N0601 F4
arc: N3_V06N0003 Q0
arc: S3_V06S0003 Q0
arc: V00T0000 F2
arc: V01S0000 F4
arc: V01S0100 F6
arc: W1_H02W0001 Q0
arc: W1_H02W0201 Q0
arc: W1_H02W0401 F4
arc: W1_H02W0601 F4
arc: W3_H06W0003 F0
arc: W3_H06W0203 F4
word: SLICEC.K0.INIT 0000000000000001
word: SLICED.K0.INIT 0000010101010101
word: SLICEA.K1.INIT 1010101010100000
word: SLICED.K1.INIT 1010101010100000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000001
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C24:PLC2
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 H01E0101
arc: N3_V06N0103 W3_H06E0103
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 W3_H06E0103
arc: B0 V02S0101
arc: C0 S1_V02N0601
arc: CE0 V02S0201
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: F0 F0_SLICE
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
word: SLICEA.K0.INIT 1100000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C25:PLC2
arc: W1_H02W0201 W3_H06E0103

.tile R16C2:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0601 V02S0601
arc: H00L0000 V02S0001
arc: H00R0000 V02S0601
arc: N1_V02N0601 H06W0303
arc: N3_V06N0103 H06W0103
arc: S1_V02S0001 E1_H02W0001
arc: S3_V06S0103 H06W0103
arc: V00B0000 V02S0001
arc: V00B0100 V02S0301
arc: V00T0000 E1_H02W0201
arc: V00T0100 V02N0501
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 V00B0000
arc: A3 V00B0000
arc: A4 H02E0501
arc: A5 V00T0100
arc: A6 N1_V01S0100
arc: A7 N1_V01N0101
arc: B0 H02E0101
arc: B1 H02E0101
arc: B2 H02E0101
arc: B3 H02E0101
arc: B4 V00B0100
arc: B5 V02N0701
arc: B6 V01S0000
arc: B7 N1_V01S0000
arc: C0 V02N0601
arc: C1 V02N0601
arc: C2 V02N0601
arc: C3 V02N0601
arc: C4 H02W0401
arc: C5 H02W0601
arc: C6 V02S0201
arc: C7 V02S0201
arc: CLK1 G_HPBX0000
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 H00R0000
arc: D3 H00R0000
arc: D4 H02W0201
arc: D5 H02W0001
arc: D6 E1_H02W0001
arc: D7 E1_H02W0001
arc: E1_H01E0101 F3
arc: E1_H02E0301 F1
arc: E3_H06E0203 F7
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00T0000
arc: N1_V01N0101 F0
arc: S3_V06S0203 F7
arc: V01S0000 F2
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K1.INIT 0000000010101100
word: SLICED.K0.INIT 0000000011001010
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE RAMW

.tile R16C30:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R16C33:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R16C36:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N1_V01S0100

.tile R16C39:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R16C3:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 H06W0103
arc: N1_V02N0401 H06W0203
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0101 H06W0103
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 H06W0203
arc: S1_V02S0601 H02E0601
arc: S3_V06S0103 H06W0103
arc: V00B0000 V02S0201
arc: V00B0100 V02S0301
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 V02S0601
arc: A3 V00B0000
arc: A4 E1_H01W0000
arc: A5 N1_V02S0101
arc: A6 S1_V02N0101
arc: A7 N1_V02S0301
arc: B3 H02E0101
arc: B4 H02E0301
arc: B5 N1_V01S0000
arc: B6 V00B0000
arc: B7 V00B0100
arc: C3 E1_H01W0000
arc: C4 V02S0201
arc: C5 V02S0201
arc: C6 V01N0101
arc: C7 V02S0201
arc: D3 H01E0101
arc: D4 V02S0401
arc: D5 E1_H01W0100
arc: D6 E1_H01W0100
arc: D7 E1_H01W0100
arc: E1_H01E0101 F6
arc: E1_H02E0101 F3
arc: E1_H02E0501 F5
arc: E1_H02E0701 F7
arc: E3_H06E0203 F4
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
word: SLICED.K0.INIT 0000000011100010
word: SLICEC.K1.INIT 0000000011001010
word: SLICED.K1.INIT 0000000011001010
word: SLICEB.K1.INIT 0000111000000100
word: SLICEC.K0.INIT 0100010101000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R16C40:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R16C42:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R16C4:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0601 E3_H06W0303
arc: H00R0000 S1_V02N0601
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0501 H02W0501
arc: V00B0100 V02S0301
arc: W1_H02W0201 E1_H02W0701
arc: A2 V02S0701
arc: B0 H02E0301
arc: B2 H02W0301
arc: C0 V02S0401
arc: C2 H02W0401
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0201
arc: D2 V02N0201
arc: E3_H06E0003 Q0
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: H01W0000 F2
arc: H01W0100 F2
arc: M2 V00B0100
arc: MUXCLK0 CLK0
arc: N1_V01N0001 Q0
arc: N3_V06N0003 Q0
arc: S3_V06S0103 F2
arc: W1_H02W0001 F2
word: SLICEA.K0.INIT 1111000011001100
word: SLICEB.K0.INIT 0000000000000001
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R16C5:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 W1_H02E0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 E3_H06W0203
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 H06E0303
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0303 E1_H01W0100
arc: V00B0100 V02N0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: B3 V02S0101
arc: C3 H02E0601
arc: CE1 V02S0201
arc: CLK0 G_HPBX0000
arc: D3 H02W0001
arc: E1_H02E0301 Q3
arc: E3_H06E0003 Q3
arc: F3 F3_SLICE
arc: LSR1 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
word: SLICEB.K1.INIT 0011111100110011
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C6:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0601 V01N0001
arc: H00L0000 H02W0201
arc: H00R0000 V02N0601
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 V01N0101
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 H06E0203
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 H02E0701
arc: S3_V06S0103 E1_H01W0100
arc: V00B0100 H02W0501
arc: W1_H02W0001 N3_V06S0003
arc: A5 N1_V01S0100
arc: A6 E1_H02W0701
arc: B0 W1_H02E0101
arc: B3 H02E0301
arc: B5 H02W0301
arc: C0 H00L0000
arc: C1 F4
arc: C3 E1_H02W0401
arc: C5 S1_V02N0201
arc: C6 H02E0401
arc: C7 V02N0001
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE3 V02N0601
arc: CLK0 G_HPBX0000
arc: D0 H02W0001
arc: D1 V02N0001
arc: D3 W1_H02E0201
arc: D5 H02E0201
arc: D6 W1_H02E0201
arc: D7 V00B0000
arc: E1_H01E0101 F1
arc: E1_H02E0401 Q6
arc: E3_H06E0003 Q0
arc: E3_H06E0103 F1
arc: E3_H06E0203 F7
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F1
arc: M4 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q3
arc: N1_V02N0301 F1
arc: N3_V06N0003 Q3
arc: S3_V06S0003 Q3
arc: S3_V06S0203 F7
arc: V00B0000 F4
arc: V01S0000 F7
arc: V01S0100 F1
arc: W1_H02W0701 F7
arc: W3_H06W0103 F1
arc: W3_H06W0203 F7
word: SLICEB.K1.INIT 1111000011001100
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000001010100
word: SLICEA.K1.INIT 0000000011110000
word: SLICED.K1.INIT 1111000000000000
word: SLICED.K0.INIT 1111000010101010
word: SLICEA.K0.INIT 1100111111000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C7:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 V01N0101
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0003 N1_V01S0000
arc: H00L0000 E1_H02W0001
arc: H00L0100 W1_H02E0101
arc: H00R0000 H02W0601
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H06W0303
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 W1_H02E0501
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H01E0101
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 N1_V02S0201
arc: V00B0100 N1_V02S0101
arc: V00T0000 V02N0401
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0501 N1_V02S0501
arc: A2 H00L0100
arc: A3 V00B0000
arc: A4 V02S0101
arc: A5 V00T0000
arc: A6 V02N0101
arc: A7 V02N0301
arc: B0 E1_H02W0101
arc: B2 H00L0000
arc: B3 H00R0000
arc: B4 V02N0701
arc: B5 V00B0100
arc: B6 W1_H02E0301
arc: B7 H02E0101
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F3
arc: S1_V02S0201 F2
arc: S1_V02S0701 F5
arc: V01S0100 F6
arc: W1_H02W0401 F4
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101100
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101010
word: SLICED.K1.INIT 0110011001101100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R16C8:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0103 N1_V01S0100
arc: H00L0000 S1_V02N0201
arc: H00R0000 V02N0401
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 H06W0103
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 H02E0101
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0203 N1_V01S0000
arc: V00B0000 W1_H02E0601
arc: V00B0100 N1_V02S0101
arc: V00T0000 S1_V02N0401
arc: V00T0100 V02N0701
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V02S0701
arc: A0 H00R0000
arc: A1 V02S0701
arc: A2 V01N0101
arc: A3 H02W0501
arc: A4 V00T0100
arc: A5 V00T0000
arc: A6 E1_H02W0701
arc: A7 E1_H02W0501
arc: B0 V02N0301
arc: B1 V00B0000
arc: B2 S1_V02N0101
arc: B3 V01N0001
arc: B4 H02E0101
arc: B5 V00B0100
arc: B6 H02E0301
arc: B7 S1_V02N0501
arc: CLK0 G_HPBX0000
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 F6
arc: M1 H00L0000
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F7
arc: N1_V02N0301 Q1
arc: S1_V02S0201 F2
arc: S1_V02S0701 F5
arc: V01S0000 F3
arc: V01S0100 F0
arc: W1_H02W0301 F1
word: SLICEA.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 0110011001101100
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101100
word: SLICED.K1.INIT 0110011001101100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C9:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 S1_V02N0601
arc: H00L0000 E1_H02W0201
arc: H00R0000 H02W0401
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 H06W0203
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 H06E0003
arc: S1_V02S0501 V01N0101
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H06W0103
arc: S3_V06S0303 H06E0303
arc: V00B0000 S1_V02N0201
arc: V00B0100 V02N0301
arc: V00T0000 W1_H02E0001
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 V02N0701
arc: W3_H06W0103 E3_H06W0103
arc: A0 H02E0701
arc: A1 V01N0101
arc: A2 V02S0701
arc: A3 V00T0000
arc: A4 N1_V02S0101
arc: A5 V02S0301
arc: A6 W1_H02E0701
arc: A7 H00R0000
arc: B0 H02W0101
arc: B1 H02W0301
arc: B2 H00L0000
arc: B3 S1_V02N0301
arc: B4 V00B0100
arc: B5 H02E0301
arc: B6 V00B0000
arc: B7 H02E0101
arc: E1_H01E0001 F4
arc: E1_H02E0701 F5
arc: E3_H06E0003 F3
arc: E3_H06E0103 F2
arc: E3_H06E0203 F7
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0101 F1
arc: S1_V02S0001 F0
word: SLICEA.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 0110011001101010
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101100
word: SLICEC.K1.INIT 0110011001101100
word: SLICED.K0.INIT 0110011001101010
word: SLICED.K1.INIT 0110011001101010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R17C10:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 N1_V01S0000
arc: H00L0000 H02E0201
arc: H00R0000 E1_H02W0401
arc: H00R0100 H02E0501
arc: H01W0100 W3_H06E0303
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 V02N0001
arc: V00B0100 N1_V02S0101
arc: V00T0000 V02N0601
arc: V00T0100 H02E0101
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 S3_V06N0303
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 E3_H06W0203
arc: A0 H02W0701
arc: A1 S1_V02N0701
arc: A2 V00T0000
arc: A3 F7
arc: A4 H02E0501
arc: A5 E1_H02W0501
arc: A6 H02E0701
arc: A7 H00R0000
arc: B1 V00B0000
arc: B2 H01W0100
arc: B3 H00R0100
arc: B4 W1_H02E0301
arc: B5 H00L0000
arc: B6 E1_H02W0301
arc: B7 N1_V02S0701
arc: C0 H02W0601
arc: C1 V02N0401
arc: C2 E1_H02W0401
arc: C3 N1_V01N0001
arc: C4 V02N0201
arc: C5 V02N0001
arc: C6 V02N0001
arc: C7 V00T0000
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D1 H02E0201
arc: D2 H02W0001
arc: D3 H02E0001
arc: D4 F2
arc: D5 F0
arc: D6 H02E0201
arc: D7 S1_V02N0601
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q3
arc: E3_H06E0003 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q3
arc: M0 V00B0100
arc: M2 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0101 Q3
arc: N3_V06N0103 Q2
arc: N3_V06N0203 Q4
arc: V01S0000 Q2
arc: V01S0100 Q4
arc: W1_H02W0001 Q2
arc: W1_H02W0401 Q4
arc: W1_H02W0701 F5
arc: W3_H06W0103 F1
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 1100010111001100
word: SLICEA.K0.INIT 0000010110101111
word: SLICEC.K1.INIT 1010001010101110
word: SLICEA.K1.INIT 1101000111110000
word: SLICEB.K1.INIT 1111101111111010
word: SLICED.K1.INIT 1111000010000000
word: SLICEC.K0.INIT 1111111111110100
word: SLICEB.K0.INIT 1010100010001000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C11:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 V02S0601
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 V02N0101
arc: H00R0000 S1_V02N0601
arc: H00R0100 V02N0701
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 H06E0003
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0501 H06E0303
arc: S1_V02S0701 H01E0101
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0303 H01E0101
arc: V00B0000 S1_V02N0001
arc: V00B0100 H02E0501
arc: V00T0000 W1_H02E0201
arc: V00T0100 H02E0101
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 V02S0701
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0303
arc: A2 H01E0001
arc: A3 V00T0000
arc: A5 H02W0701
arc: A7 S1_V02N0301
arc: B1 N1_V02S0301
arc: B2 V02S0101
arc: B3 V02N0301
arc: B5 S1_V02N0501
arc: B7 V00B0000
arc: C1 N1_V02S0401
arc: C2 N1_V01N0001
arc: C3 H00R0100
arc: C4 V02S0201
arc: C5 V02S0201
arc: C6 F4
arc: C7 F4
arc: CE1 H00R0000
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0000
arc: D0 F2
arc: D1 E1_H02W0001
arc: D2 H02W0001
arc: D3 H02W0001
arc: D4 S1_V02N0401
arc: D5 S1_V02N0401
arc: D7 H00L0100
arc: E1_H01E0001 F6
arc: E1_H01E0101 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H00L0000 F0
arc: H01W0000 F3
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 H02W0601
arc: M3 H02W0201
arc: M4 V00B0100
arc: M6 H02E0401
arc: M7 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 F2
arc: N1_V02N0101 Q3
arc: N3_V06N0203 Q7
arc: V01S0000 Q2
arc: V01S0100 Q3
arc: W3_H06W0003 F3
arc: W3_H06W0103 Q2
word: SLICEC.K0.INIT 0000000000001111
word: SLICEC.K1.INIT 1010110011001111
word: SLICEB.K0.INIT 0111010011110000
word: SLICEB.K1.INIT 1111000001110010
word: SLICEA.K1.INIT 1111110000110000
word: SLICEA.K0.INIT 1111111100000000
word: SLICED.K0.INIT 0000111100001111
word: SLICED.K1.INIT 1110111100101111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R17C12:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0003 N3_V06S0003
arc: H00L0000 N1_V02S0201
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H02E0101
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 H06W0003
arc: S1_V02S0501 E3_H06W0303
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 W1_H02E0701
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 E3_H06W0203
arc: A1 V02S0501
arc: A3 H02W0701
arc: A4 F7
arc: A6 F5
arc: A7 H02W0501
arc: B4 E1_H02W0101
arc: B5 V02S0701
arc: B6 H02E0301
arc: C1 V02S0401
arc: C3 H02W0601
arc: C4 N1_V02S0001
arc: C5 S1_V02N0201
arc: C6 V02N0001
arc: C7 H02W0401
arc: CE2 H00L0000
arc: CLK0 G_HPBX0000
arc: D0 H02E0201
arc: D1 E1_H02W0201
arc: D2 V00T0100
arc: D3 E1_H02W0201
arc: D4 E1_H02W0201
arc: D5 H02W0201
arc: D6 V02N0401
arc: D7 V02N0601
arc: E1_H01E0001 F5
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: LSR1 V00B0100
arc: M0 H02E0601
arc: M2 H02E0601
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N1_V01N0101 Q4
arc: N1_V02N0201 F0
arc: V01S0100 Q4
arc: W1_H02W0201 F2
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111000010101010
word: SLICED.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1111111011111010
word: SLICEC.K1.INIT 0000110000111111
word: SLICED.K0.INIT 1111011100000100
word: SLICEA.K1.INIT 1010101011110000
word: SLICEA.K0.INIT 1111111100000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1

.tile R17C13:PLC2
arc: E1_H02E0301 N3_V06S0003
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 W3_H06E0103
arc: H00L0000 E1_H02W0001
arc: H00L0100 S1_V02N0101
arc: H00R0000 N1_V02S0401
arc: H00R0100 H02W0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 V01N0101
arc: N1_V02N0701 H02W0701
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 E1_H02W0601
arc: V00T0000 H02W0001
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0203 E1_H01W0000
arc: A2 V02S0701
arc: A3 V00T0000
arc: A4 V02N0301
arc: A5 V00B0000
arc: A6 V02S0101
arc: B1 V02S0101
arc: B2 E1_H02W0301
arc: B3 E1_H02W0301
arc: B4 E1_H02W0301
arc: B5 S1_V02N0701
arc: B6 H02W0301
arc: B7 V02S0501
arc: C0 H02W0401
arc: C1 N1_V02S0601
arc: C2 H00L0000
arc: C3 H00R0100
arc: C4 V02S0001
arc: C5 V02S0201
arc: C6 V02N0001
arc: C7 E1_H02W0401
arc: CE1 N1_V02S0201
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: D1 N1_V02S0001
arc: D2 H02E0001
arc: D3 E1_H02W0001
arc: D4 E1_H02W0001
arc: D5 S1_V02N0601
arc: D6 H01W0000
arc: D7 H00L0100
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 Q3
arc: LSR1 E1_H02W0501
arc: M0 H02E0601
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q2
arc: N1_V02N0601 Q6
arc: S1_V02S0701 F5
arc: V01S0000 F0
arc: V01S0100 Q4
arc: W3_H06W0003 Q3
arc: W3_H06W0103 Q2
arc: W3_H06W0303 Q6
word: SLICEA.K1.INIT 1111001111000000
word: SLICEC.K1.INIT 1001000000001001
word: SLICEC.K0.INIT 1111001000100010
word: SLICEB.K0.INIT 1111001000100010
word: SLICEB.K1.INIT 1011101000110000
word: SLICED.K1.INIT 1111110000000000
word: SLICED.K0.INIT 1111111111111000
word: SLICEA.K0.INIT 1111000011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1

.tile R17C14:PLC2
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 V02N0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 N1_V02S0201
arc: H00L0100 N1_V02S0101
arc: H00R0000 H02W0401
arc: H00R0100 V02S0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0103 W3_H06E0103
arc: S1_V02S0001 H06W0003
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 H02E0301
arc: V00T0000 H02W0001
arc: V00T0100 V02S0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 V01N0101
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 E1_H01W0100
arc: A0 H02W0701
arc: A1 F7
arc: A2 F7
arc: A3 F7
arc: A4 V00T0100
arc: A5 V00T0100
arc: A6 E1_H01W0000
arc: B0 V02N0101
arc: B1 H00R0100
arc: B2 H00R0100
arc: B3 H00R0000
arc: B4 V00B0100
arc: B5 V00B0100
arc: B6 H02W0101
arc: B7 N1_V02S0701
arc: C0 S1_V02N0601
arc: C1 H02W0401
arc: C2 N1_V02S0601
arc: C3 S1_V02N0601
arc: C4 H02W0401
arc: C5 H02W0401
arc: C6 V00T0000
arc: C7 V00T0000
arc: CE0 N1_V02S0201
arc: CE1 N1_V02S0201
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0000
arc: D0 H02W0001
arc: D1 V01S0100
arc: D2 H00R0000
arc: D3 V00T0100
arc: D4 V02S0401
arc: D5 H00L0100
arc: D6 E1_H02W0201
arc: D7 E1_H02W0201
arc: E1_H01E0001 F7
arc: E1_H01E0101 Q4
arc: E1_H02E0701 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q4
arc: H01W0100 Q0
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q2
arc: N1_V02N0101 Q1
arc: N1_V02N0301 Q3
arc: N1_V02N0501 Q5
arc: S1_V02S0101 Q3
arc: S1_V02S0401 Q6
arc: S1_V02S0501 Q5
arc: S1_V02S0601 Q4
arc: S3_V06S0103 Q1
arc: V00B0100 F7
arc: V01S0000 Q5
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q1
word: SLICED.K1.INIT 0000000000111111
word: SLICEA.K0.INIT 1101110001010000
word: SLICEA.K1.INIT 1111110101010101
word: SLICEC.K1.INIT 1111101100110011
word: SLICED.K0.INIT 1111111111101010
word: SLICEB.K0.INIT 1111010111010101
word: SLICEB.K1.INIT 1111010111010101
word: SLICEC.K0.INIT 1111101100110011
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C15:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 N1_V02S0001
arc: H00L0100 V02N0301
arc: H00R0000 V02S0601
arc: H00R0100 V02N0501
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H06W0003
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0203 E1_H01W0000
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0001 H02W0001
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 H02W0601
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 H06W0303
arc: V00B0000 V02S0201
arc: V00B0100 H02E0701
arc: V00T0000 V02S0601
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0303 E3_H06W0303
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 V00B0000
arc: A3 H01E0001
arc: A4 H02E0501
arc: A5 N1_V01S0100
arc: A6 N1_V01S0100
arc: A7 V02N0301
arc: B0 H00R0100
arc: B1 V00T0000
arc: B2 N1_V02S0101
arc: B3 H00R0000
arc: B4 H00R0000
arc: B5 H02W0301
arc: B7 V02S0701
arc: C0 N1_V01S0100
arc: C1 S1_V02N0601
arc: C2 H02E0601
arc: C3 H00L0000
arc: C4 H01E0001
arc: C5 H01E0001
arc: C6 S1_V02N0201
arc: C7 H01E0001
arc: CE0 N1_V02S0201
arc: CE1 N1_V02S0201
arc: CE2 N1_V02S0601
arc: CE3 N1_V02S0601
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 E1_H02W0001
arc: D3 V02N0001
arc: D4 V01N0001
arc: D5 V01N0001
arc: D6 V01N0001
arc: D7 V02S0601
arc: E1_H01E0001 Q0
arc: E1_H01E0101 Q2
arc: E1_H02E0201 Q2
arc: E1_H02E0301 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 Q2
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q5
arc: N1_V02N0001 Q0
arc: N1_V02N0101 Q1
arc: N1_V02N0501 Q7
arc: N1_V02N0601 Q4
arc: S1_V02S0101 Q3
arc: S1_V02S0701 Q5
arc: V01S0000 Q7
arc: V01S0100 Q1
arc: W3_H06W0203 Q7
word: SLICED.K0.INIT 1111000010100000
word: SLICEB.K0.INIT 1000100011111000
word: SLICEA.K0.INIT 1100100011111111
word: SLICEA.K1.INIT 1110000011111111
word: SLICED.K1.INIT 1100111110001111
word: SLICEC.K0.INIT 1010111110001111
word: SLICEB.K1.INIT 1111010111010101
word: SLICEC.K1.INIT 1100111110001111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C16:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 V01N0001
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 N1_V01S0000
arc: H00L0000 V02N0201
arc: H00L0100 H02W0101
arc: H00R0100 H02E0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 H02E0601
arc: V00B0100 V02N0101
arc: V00T0100 H02E0301
arc: V01S0100 N3_V06S0303
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 E1_H02W0401
arc: A0 H01E0001
arc: A1 V01N0101
arc: A3 F5
arc: A4 H02E0501
arc: A5 V02S0301
arc: A6 H02W0701
arc: A7 N1_V02S0101
arc: B0 H02W0101
arc: B2 E1_H01W0100
arc: B4 F3
arc: B5 S1_V02N0501
arc: C1 H02W0601
arc: C2 H00L0100
arc: C3 N1_V01S0100
arc: C6 V02N0001
arc: C7 F4
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CE3 H00L0000
arc: CLK0 G_HPBX0000
arc: D0 V02S0201
arc: D1 V00B0100
arc: D2 V00T0100
arc: D3 S1_V02N0001
arc: D4 H00R0100
arc: D5 H02E0001
arc: D6 V02N0601
arc: D7 V00B0000
arc: E1_H01E0001 F4
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 F3
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F5
arc: N1_V02N0101 F3
arc: N1_V02N0301 F1
arc: N3_V06N0203 F7
arc: S1_V02S0101 F1
arc: V01S0000 Q0
arc: W1_H02W0001 Q2
arc: W1_H02W0501 F7
arc: W1_H02W0601 Q6
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q2
arc: W3_H06W0203 F7
arc: W3_H06W0303 Q6
word: SLICEC.K1.INIT 0000000000010001
word: SLICED.K1.INIT 0000000010100000
word: SLICEB.K1.INIT 0000000000001010
word: SLICEC.K0.INIT 0000000001000100
word: SLICEA.K1.INIT 0000010111110101
word: SLICED.K0.INIT 1010111110100000
word: SLICEB.K0.INIT 1100111111000000
word: SLICEA.K0.INIT 1110111000100010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C17:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 N1_V02S0201
arc: H00R0000 V02S0601
arc: H00R0100 H02E0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 H02E0701
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 H02W0701
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02N0201
arc: V00B0100 H02E0701
arc: V00T0000 V02S0401
arc: V00T0100 W1_H02E0101
arc: V01S0000 N3_V06S0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 V02S0601
arc: W3_H06W0303 S3_V06N0303
arc: A0 F7
arc: A1 H02E0701
arc: A2 E1_H01E0001
arc: A3 H02W0501
arc: A4 V00B0000
arc: A5 N1_V01S0100
arc: A6 H00R0000
arc: A7 N1_V02S0301
arc: B0 V02N0101
arc: B1 V02S0101
arc: B2 H02E0301
arc: B3 H02E0101
arc: B4 E1_H02W0301
arc: B5 H00L0000
arc: B6 V02S0501
arc: B7 N1_V01S0000
arc: C1 V02S0401
arc: C2 H02W0601
arc: C3 E1_H01W0000
arc: C4 E1_H02W0401
arc: C5 V00T0000
arc: C7 V00B0100
arc: CE0 S1_V02N0201
arc: CE1 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D0 W1_H02E0201
arc: D1 V02S0201
arc: D2 V00T0100
arc: D3 H02E0201
arc: D4 E1_H01W0100
arc: D5 H00R0100
arc: D6 S1_V02N0401
arc: D7 V02S0401
arc: E1_H01E0001 F4
arc: E1_H02E0201 Q2
arc: E3_H06E0003 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F1
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N3_V06N0003 Q0
arc: N3_V06N0103 Q2
arc: S3_V06S0003 Q3
arc: W1_H02W0201 Q2
arc: W1_H02W0301 Q3
arc: W1_H02W0701 F5
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q2
word: SLICED.K0.INIT 0001000110111011
word: SLICEA.K0.INIT 1011101110001000
word: SLICEB.K1.INIT 1111101011111110
word: SLICEB.K0.INIT 1111101111111010
word: SLICEC.K0.INIT 1100100011000000
word: SLICED.K1.INIT 0000000011001010
word: SLICEC.K1.INIT 0000101000001100
word: SLICEA.K1.INIT 0000110100001000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C18:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 W1_H02E0401
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 N1_V01S0100
arc: H00L0000 V02S0201
arc: H00R0100 H02W0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H06E0103
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0701 H06E0203
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 V02N0001
arc: V00B0100 H02E0701
arc: V00T0000 V02S0601
arc: V00T0100 E1_H02W0301
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 V01N0001
arc: W3_H06W0003 V06S0003
arc: A0 W1_H02E0501
arc: A5 H02W0701
arc: A6 V00T0100
arc: A7 V02S0301
arc: B0 V02N0101
arc: B1 V02N0101
arc: B5 V02N0501
arc: B6 E1_H02W0101
arc: B7 V02N0701
arc: C0 H00L0000
arc: C4 V00T0000
arc: C5 V00B0100
arc: C6 E1_H02W0401
arc: C7 V01N0101
arc: CE3 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D4 S1_V02N0601
arc: D5 H02W0201
arc: D6 H02E0001
arc: D7 V00B0000
arc: E1_H01E0001 F4
arc: E1_H01E0101 F1
arc: E1_H02E0101 F1
arc: E1_H02E0501 F7
arc: E1_H02E0601 F4
arc: E3_H06E0203 F4
arc: E3_H06E0303 Q6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F1
arc: H01W0000 F5
arc: H01W0100 F4
arc: M0 E1_H02W0601
arc: M1 H00R0100
arc: M2 E1_H02W0601
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: N1_V02N0301 F1
arc: N1_V02N0401 F4
arc: N1_V02N0701 F7
arc: S1_V02S0601 Q6
arc: V01S0000 F1
arc: V01S0100 F1
arc: W1_H02W0701 F7
arc: W3_H06W0103 F1
arc: W3_H06W0203 F4
arc: W3_H06W0303 Q6
word: SLICEC.K0.INIT 0000000011110000
word: SLICEA.K1.INIT 0000000000110011
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K1.INIT 1111011100000010
word: SLICED.K0.INIT 1111101111111010
word: SLICEC.K1.INIT 1100100010001000
word: SLICEA.K0.INIT 0000011101110111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R17C19:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 S1_V02N0601
arc: H00R0000 V02S0601
arc: H00R0100 H02W0501
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H01E0101
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 N1_V02S0201
arc: V00T0000 V02N0601
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 N1_V02S0701
arc: A0 E1_H02W0701
arc: A1 V02S0501
arc: A2 V02S0701
arc: A3 H01E0001
arc: A4 V00B0000
arc: A5 V00B0000
arc: A6 H02W0701
arc: B0 F3
arc: B1 V01N0001
arc: B2 H02W0101
arc: B3 S1_V02N0101
arc: B4 V02S0501
arc: B5 V02S0501
arc: B6 V02N0701
arc: C0 E1_H02W0401
arc: C1 E1_H01W0000
arc: C2 H02E0401
arc: C3 V02S0401
arc: C4 V02N0201
arc: C5 V01N0101
arc: C6 W1_H02E0401
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CLK0 G_HPBX0000
arc: D0 H02E0001
arc: D1 N1_V02S0201
arc: D2 H00R0000
arc: D3 V00B0100
arc: D4 H02W0201
arc: D5 E1_H01W0100
arc: D6 H00R0100
arc: E1_H01E0001 F6
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 F1
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q0
arc: N3_V06N0003 Q0
arc: N3_V06N0103 Q2
arc: S1_V02S0201 Q0
arc: S3_V06S0003 Q0
arc: V00B0100 F5
arc: V01S0000 Q0
arc: W1_H02W0401 F4
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q2
word: SLICED.K0.INIT 0000000000000001
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 1111111110111010
word: SLICEA.K1.INIT 1000100010100000
word: SLICEC.K0.INIT 1100010010000000
word: SLICEA.K0.INIT 1110111111101110
word: SLICEB.K1.INIT 1100110010000000
word: SLICEC.K1.INIT 1100010010000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C20:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 W3_H06E0303
arc: E3_H06E0203 W3_H06E0203
arc: H00L0100 N1_V02S0301
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 W1_H02E0601
arc: N3_V06N0003 H06E0003
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 N1_V02S0401
arc: V00B0000 N1_V02S0001
arc: V00B0100 V02S0101
arc: V00T0000 V02S0601
arc: V00T0100 V02N0701
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 V06S0203
arc: W3_H06W0103 E1_H01W0100
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 V00B0000
arc: A4 S1_V02N0301
arc: A5 E1_H02W0701
arc: B0 H00R0100
arc: B1 H00R0100
arc: B2 H00R0100
arc: B3 H00R0100
arc: B4 H02E0101
arc: B5 H02E0301
arc: B6 V02N0501
arc: B7 V02N0501
arc: C0 H02E0401
arc: C1 H02E0601
arc: C2 H02E0601
arc: C3 H02E0401
arc: C4 V00T0000
arc: C5 V00T0100
arc: C6 H01E0001
arc: C7 H01E0001
arc: CLK1 G_HPBX0000
arc: D0 H02E0001
arc: D1 H02E0001
arc: D2 H02E0001
arc: D3 H02E0001
arc: D4 W1_H02E0201
arc: D5 E1_H02W0001
arc: D6 V02N0601
arc: D7 V02N0601
arc: E1_H01E0001 F7
arc: E1_H02E0601 F6
arc: E1_H02E0701 F7
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 F2
arc: LSR1 V00B0100
arc: S1_V02S0601 F6
arc: S3_V06S0203 F7
arc: V01S0100 F1
arc: W1_H02W0201 F0
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000011000000
word: SLICED.K1.INIT 0000000000110000
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R17C21:PLC2
arc: E1_H02E0301 V02N0301
arc: E1_H02E0601 S1_V02N0601
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H06E0203
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 E1_H01W0000
arc: V00T0000 N1_V02S0401
arc: V00T0100 S1_V02N0701
arc: A0 F7
arc: A1 F7
arc: A5 V00B0000
arc: A6 V02N0301
arc: B0 H02E0101
arc: B3 V02S0301
arc: B4 H02W0101
arc: B5 V02N0501
arc: C3 V02S0401
arc: C4 V00T0000
arc: C5 E1_H01E0101
arc: C7 H02E0401
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: D1 V00T0100
arc: D2 N1_V01S0000
arc: D3 E1_H02W0001
arc: D4 V02S0401
arc: D5 H02E0001
arc: D6 H02E0201
arc: D7 H02W0201
arc: E1_H01E0001 F6
arc: E1_H01E0101 F3
arc: E1_H02E0001 Q2
arc: E1_H02E0201 Q2
arc: E1_H02E0701 F7
arc: E3_H06E0103 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F6
arc: LSR0 V00B0100
arc: M0 H02W0601
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 F6
arc: S1_V02S0001 F0
arc: S1_V02S0201 Q2
arc: S1_V02S0501 F7
arc: S1_V02S0601 F6
arc: S3_V06S0303 F6
arc: V00B0000 F4
arc: V00B0100 F7
arc: V01S0000 Q2
arc: V01S0100 F6
arc: W1_H02W0401 F6
arc: W1_H02W0701 F5
arc: W3_H06W0303 F6
word: SLICED.K1.INIT 1111000011111111
word: SLICEB.K1.INIT 0000001111110011
word: SLICEC.K0.INIT 0011001100001111
word: SLICEC.K1.INIT 0001110100000000
word: SLICEA.K0.INIT 1010101010111011
word: SLICEA.K1.INIT 1111111110101010
word: SLICEB.K0.INIT 0000000011111111
word: SLICED.K0.INIT 0000000001010101
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C22:PLC2
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0601 N1_V01S0000
arc: H00L0100 N1_V02S0301
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 H06E0103
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0203 W3_H06E0203
arc: S1_V02S0001 H02E0001
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 E1_H01W0100
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 W1_H02E0401
arc: V00B0100 V02N0301
arc: V00T0000 W1_H02E0001
arc: V00T0100 H02E0301
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 V06S0103
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0303 E1_H01W0100
arc: A1 W1_H02E0701
arc: A4 E1_H01W0000
arc: A6 W1_H02E0501
arc: A7 H00L0000
arc: B1 V02N0101
arc: B2 N1_V02S0101
arc: B3 V02S0101
arc: B4 H02W0301
arc: B5 F3
arc: B6 F3
arc: C1 W1_H02E0601
arc: C2 H00L0100
arc: C3 W1_H02E0401
arc: C4 V00T0000
arc: C5 H01E0001
arc: C6 V00T0100
arc: C7 H02E0601
arc: CE1 N1_V02S0201
arc: CLK0 G_HPBX0000
arc: D1 V02N0201
arc: D3 H02E0201
arc: D4 V02N0601
arc: D5 V00B0000
arc: D6 H02W0201
arc: E1_H01E0101 F7
arc: E1_H02E0101 F3
arc: E1_H02E0401 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0000 F7
arc: H01W0100 F0
arc: M0 V00B0100
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F5
arc: N1_V02N0101 F3
arc: S3_V06S0203 F7
arc: W1_H02W0301 F3
arc: W1_H02W0401 F4
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1100110111011101
word: SLICEB.K1.INIT 1111110000000000
word: SLICEB.K0.INIT 1100000011000000
word: SLICED.K1.INIT 0000010100000101
word: SLICEC.K1.INIT 1111111111111100
word: SLICEC.K0.INIT 0101000000110000
word: SLICED.K0.INIT 0000000000010000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R17C23:PLC2
arc: H00R0100 W1_H02E0701
arc: N1_V02N0101 H02E0101
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0001 V01N0001
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 H01E0101
arc: V00B0000 H02E0401
arc: V00B0100 N1_V02S0301
arc: W1_H02W0001 V02N0001
arc: W1_H02W0301 N1_V01S0100
arc: B2 V02S0101
arc: C2 H02E0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: D2 N1_V01S0000
arc: F2 F2_SLICE
arc: H01W0000 F2
arc: H01W0100 Q0
arc: LSR1 V00B0000
arc: M0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
arc: N3_V06N0003 Q0
arc: S3_V06S0003 Q0
arc: V01S0100 Q0
arc: W1_H02W0201 Q0
word: SLICEB.K0.INIT 0011001100001111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C24:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: N1_V02N0201 W1_H02E0201
arc: N3_V06N0303 W3_H06E0303
arc: S3_V06S0103 H06E0103
arc: V01S0000 N3_V06S0103

.tile R17C25:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R17C2:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0103 S3_V06N0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103
arc: V01S0100 N3_V06S0303

.tile R17C30:PLC2
arc: S3_V06S0003 W3_H06E0003

.tile R17C31:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R17C34:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R17C3:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 E3_H06W0203
arc: H00L0000 H02E0001
arc: H00L0100 S1_V02N0101
arc: H00R0000 V02S0601
arc: H00R0100 W1_H02E0501
arc: N1_V02N0401 S1_V02N0101
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 V02N0201
arc: V00B0100 E1_H02W0701
arc: V00T0000 V02S0401
arc: V00T0100 E1_H02W0301
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 V00B0000
arc: A3 V00B0000
arc: A4 H02E0501
arc: A5 V00T0100
arc: A6 V02S0301
arc: A7 V02S0301
arc: B0 H00R0100
arc: B1 H00R0100
arc: B2 H00R0100
arc: B3 H00R0100
arc: B4 H02W0301
arc: B5 V00B0100
arc: B6 V02N0701
arc: B7 F1
arc: C0 E1_H02W0401
arc: C1 H02E0601
arc: C2 H02E0601
arc: C3 H02E0601
arc: C4 S1_V02N0001
arc: C5 E1_H02W0601
arc: C6 V01N0101
arc: C7 N1_V02S0201
arc: CLK1 G_HPBX0000
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 H00R0000
arc: D3 H00R0000
arc: D4 H00L0100
arc: D5 H02W0201
arc: D6 F0
arc: D7 V01N0001
arc: E1_H01E0101 F7
arc: E1_H02E0401 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00T0000
arc: N1_V01N0101 F3
arc: V01S0000 F2
word: SLICED.K0.INIT 0101010000010000
word: SLICED.K1.INIT 0100010101000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R17C40:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R17C4:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 H01E0101
arc: H00L0100 S1_V02N0101
arc: H00R0100 V02S0501
arc: H01W0000 E3_H06W0103
arc: H01W0100 E3_H06W0303
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 W1_H02E0701
arc: V00B0000 E1_H02W0601
arc: V00B0100 W1_H02E0701
arc: V00T0100 S1_V02N0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 E3_H06W0303
arc: A0 V02N0701
arc: A1 V02N0701
arc: A2 V02N0701
arc: A3 V02N0701
arc: A4 V00T0100
arc: A5 H02E0501
arc: A6 N1_V02S0101
arc: A7 N1_V02S0101
arc: B0 V02N0101
arc: B1 V02N0101
arc: B2 V02N0101
arc: B3 V02N0101
arc: B4 S1_V02N0701
arc: B5 V00B0100
arc: B6 V00T0000
arc: B7 F3
arc: C0 S1_V02N0601
arc: C1 S1_V02N0401
arc: C2 S1_V02N0601
arc: C3 S1_V02N0601
arc: C4 S1_V02N0201
arc: C5 H02E0601
arc: C6 V02N0001
arc: C7 E1_H02W0601
arc: CLK1 G_HPBX0000
arc: D0 V01S0100
arc: D1 V01S0100
arc: D2 V01S0100
arc: D3 V01S0100
arc: D4 H00L0100
arc: D5 H00R0100
arc: D6 V00B0000
arc: D7 V01N0001
arc: E1_H01E0001 F0
arc: E1_H02E0101 F1
arc: E1_H02E0501 F7
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 E1_H02W0301
arc: V00T0000 F2
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K1.INIT 1110000001000000
word: SLICED.K0.INIT 1110010000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R17C5:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0003 V06S0003
arc: E3_H06E0303 V06N0303
arc: H00L0100 H02W0101
arc: H00R0000 V02S0401
arc: H00R0100 H02W0501
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E3_H06W0303
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 H02W0601
arc: V00B0100 W1_H02E0701
arc: V00T0000 V02N0401
arc: V00T0100 H02E0101
arc: V01S0000 S3_V06N0103
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E3_H06W0203
arc: A1 H01E0001
arc: A2 E1_H02W0701
arc: A3 V02N0701
arc: A4 F5
arc: A5 V02S0301
arc: A6 H00R0000
arc: B0 V02N0101
arc: B1 V00B0000
arc: B2 V02S0301
arc: B3 V02N0301
arc: B4 V02N0501
arc: B6 W1_H02E0301
arc: C0 W1_H02E0401
arc: C1 H00L0100
arc: C3 H02W0601
arc: C4 V00T0000
arc: C5 V00B0100
arc: C6 V01N0101
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 W1_H02E0001
arc: D1 V02N0001
arc: D2 E1_H02W0201
arc: D3 V00T0100
arc: D4 F2
arc: D5 V02N0601
arc: D6 V02N0401
arc: E1_H01E0101 F3
arc: E1_H02E0301 F1
arc: E1_H02E0401 F4
arc: E1_H02E0601 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: M6 H02E0401
arc: MUXCLK0 CLK0
arc: N1_V02N0001 Q0
arc: S3_V06S0003 Q0
arc: V01S0100 Q0
word: SLICEB.K0.INIT 0100010001110111
word: SLICEC.K1.INIT 0000010110101111
word: SLICEC.K0.INIT 0001000011010000
word: SLICED.K0.INIT 0010111100100010
word: SLICED.K1.INIT 1111111111111111
word: SLICEA.K1.INIT 1100100000001000
word: SLICEB.K1.INIT 1101000010000000
word: SLICEA.K0.INIT 1111001111000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C6:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 S1_V02N0701
arc: H00L0100 V02S0301
arc: H00R0000 S1_V02N0601
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0203 N3_V06S0203
arc: V00B0100 W1_H02E0501
arc: V00T0100 H02E0101
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V06S0303
arc: A0 H02E0501
arc: A1 V02S0701
arc: A2 H00L0100
arc: A3 V02N0701
arc: A4 V02N0301
arc: A6 F7
arc: A7 V02N0301
arc: B2 E1_H02W0301
arc: B3 H01W0100
arc: B4 H02E0101
arc: B6 E1_H02W0301
arc: B7 H01E0101
arc: C0 V02N0401
arc: C1 E1_H01W0000
arc: C2 F4
arc: C3 V02N0601
arc: C4 V00B0100
arc: C6 V02N0001
arc: C7 V00T0100
arc: CE0 H00R0000
arc: CE1 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0001
arc: D1 V02S0201
arc: D2 H02E0001
arc: D3 W1_H02E0201
arc: D4 H02E0201
arc: D6 V02S0601
arc: D7 H02W0001
arc: E1_H01E0001 Q6
arc: E1_H01E0101 F3
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q6
arc: N1_V02N0201 Q2
arc: N3_V06N0003 Q0
arc: N3_V06N0103 Q1
arc: S3_V06S0103 Q2
arc: S3_V06S0303 Q6
arc: V01S0000 Q0
arc: V01S0100 Q2
word: SLICEB.K1.INIT 1110000010100000
word: SLICEB.K0.INIT 1111111111110010
word: SLICEC.K0.INIT 1010100010100000
word: SLICED.K0.INIT 1111101111111010
word: SLICED.K1.INIT 1010100010001000
word: SLICEA.K0.INIT 1010111110100000
word: SLICEA.K1.INIT 1010101011110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C7:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 W1_H02E0601
arc: H00R0000 E1_H02W0601
arc: H01W0000 E3_H06W0103
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0001 H01E0001
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 H06W0003
arc: S1_V02S0501 N3_V06S0303
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 H02E0401
arc: V00T0000 E1_H02W0201
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0701 E1_H01W0100
arc: A0 E1_H02W0501
arc: A1 E1_H02W0501
arc: A2 S1_V02N0501
arc: A3 F5
arc: A4 V02N0301
arc: A5 W1_H02E0701
arc: B0 N1_V02S0301
arc: B1 H02E0301
arc: B2 V02S0101
arc: B3 H00R0000
arc: B4 V02N0701
arc: B5 W1_H02E0301
arc: B6 V00B0000
arc: B7 V02S0501
arc: C0 W1_H02E0401
arc: C1 S1_V02N0401
arc: C2 E1_H02W0601
arc: C3 N1_V01S0100
arc: C4 V00T0000
arc: C5 N1_V02S0201
arc: C6 V02N0201
arc: C7 V02N0201
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0000
arc: D0 V02S0001
arc: D1 V02S0201
arc: D2 H01E0101
arc: D3 H02E0001
arc: D4 V02S0401
arc: D5 V02N0601
arc: D6 H02W0201
arc: D7 N1_V02S0601
arc: E1_H01E0101 Q0
arc: E1_H02E0001 Q2
arc: E1_H02E0101 Q3
arc: E1_H02E0301 F1
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q2
arc: E3_H06E0203 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q3
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q2
arc: N1_V02N0001 Q0
arc: N1_V02N0101 Q3
arc: N3_V06N0003 Q3
arc: N3_V06N0103 Q2
arc: N3_V06N0203 Q7
arc: N3_V06N0303 Q6
arc: S1_V02S0401 Q6
arc: S1_V02S0601 F4
arc: S1_V02S0701 Q7
arc: S3_V06S0003 Q0
arc: S3_V06S0303 Q6
arc: V01S0000 Q3
arc: V01S0100 Q2
arc: W1_H02W0601 F4
arc: W3_H06W0203 F4
word: SLICEC.K0.INIT 1000110011011100
word: SLICEB.K0.INIT 1111111110101110
word: SLICEA.K0.INIT 1111110111111100
word: SLICEA.K1.INIT 0010101000111111
word: SLICEB.K1.INIT 1111111110111010
word: SLICEC.K1.INIT 1110110000000000
word: SLICED.K0.INIT 1100111111000000
word: SLICED.K1.INIT 1100111111000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C8:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 V02S0201
arc: H00R0000 S1_V02N0601
arc: H00R0100 S1_V02N0501
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H01E0101
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0401 H06W0203
arc: S1_V02S0701 H01E0101
arc: S3_V06S0303 E1_H01W0100
arc: V00B0100 N1_V02S0101
arc: V00T0100 V02S0701
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0203 E1_H02W0701
arc: A0 W1_H02E0501
arc: A1 W1_H02E0701
arc: A2 H02W0501
arc: A3 F5
arc: A4 E1_H02W0501
arc: A5 E1_H02W0501
arc: A6 H02E0501
arc: A7 V02S0101
arc: B0 E1_H01W0100
arc: B1 E1_H01W0100
arc: B2 H00R0000
arc: B3 E1_H01W0100
arc: B4 N1_V02S0501
arc: B5 S1_V02N0701
arc: C0 N1_V02S0601
arc: C1 H00L0000
arc: C2 F4
arc: C3 S1_V02N0401
arc: C4 H02E0601
arc: C5 H02E0601
arc: C6 V02N0001
arc: C7 V02N0001
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V00T0100
arc: D1 V00B0100
arc: D2 N1_V01S0000
arc: D3 N1_V02S0001
arc: D4 V02S0601
arc: D5 H02W0001
arc: D6 W1_H02E0201
arc: D7 N1_V02S0401
arc: E1_H01E0001 Q0
arc: E1_H02E0201 Q2
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q1
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q2
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q1
arc: N3_V06N0003 Q0
arc: N3_V06N0203 Q7
arc: N3_V06N0303 Q6
arc: S1_V02S0101 Q1
arc: S1_V02S0201 Q2
arc: S1_V02S0301 Q3
arc: S1_V02S0501 Q7
arc: S1_V02S0601 Q6
arc: S3_V06S0003 Q3
arc: S3_V06S0103 Q1
arc: S3_V06S0203 Q7
arc: V01S0000 Q0
arc: V01S0100 Q3
word: SLICEB.K1.INIT 1111101111111010
word: SLICEC.K1.INIT 1110000011000000
word: SLICEA.K0.INIT 1111101111111010
word: SLICEA.K1.INIT 1111111110111010
word: SLICEC.K0.INIT 1110000011000000
word: SLICEB.K0.INIT 1111110111111100
word: SLICED.K1.INIT 1111101000001010
word: SLICED.K0.INIT 1111101000001010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C9:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0701 V06S0203
arc: E3_H06E0203 H01E0001
arc: H00L0000 H02W0001
arc: H00R0000 N1_V02S0401
arc: H00R0100 W1_H02E0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0701 H06W0203
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 E1_H01W0000
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00T0000 H02W0001
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 V02S0201
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E1_H01W0000
arc: A0 V02N0501
arc: A2 N1_V02S0501
arc: A3 V00T0000
arc: A4 H02E0701
arc: A6 S1_V02N0101
arc: A7 H00L0000
arc: B0 W1_H02E0301
arc: B2 H01W0100
arc: B3 W1_H02E0101
arc: B4 H00R0000
arc: B6 V02N0701
arc: B7 E1_H02W0101
arc: C2 F4
arc: C3 N1_V02S0601
arc: C4 W1_H02E0601
arc: C6 S1_V02N0001
arc: C7 N1_V02S0001
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0000
arc: D0 V00T0100
arc: D2 V02N0001
arc: D3 H02E0001
arc: D4 S1_V02N0601
arc: D6 S1_V02N0401
arc: D7 V02N0401
arc: E1_H01E0001 F7
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q2
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: M5 H00R0100
arc: M6 W1_H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q2
arc: N1_V02N0501 Q5
arc: N1_V02N0601 Q6
arc: N3_V06N0003 Q0
arc: N3_V06N0103 Q2
arc: N3_V06N0303 Q6
arc: S1_V02S0401 Q6
arc: S1_V02S0701 Q5
arc: S3_V06S0103 Q2
arc: S3_V06S0303 Q6
arc: V00T0100 F3
arc: V01S0100 Q0
arc: W1_H02W0401 Q6
arc: W1_H02W0701 Q5
arc: W3_H06W0303 Q5
word: SLICED.K1.INIT 1000001001000001
word: SLICEB.K0.INIT 1111111111110010
word: SLICEC.K0.INIT 1111000010000000
word: SLICEB.K1.INIT 1111111101010011
word: SLICEA.K0.INIT 0011001110111011
word: SLICED.K0.INIT 1100101000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R18C10:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 V02S0301
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 V06S0203
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 N1_V02S0201
arc: H00R0000 V02S0601
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 V01N0101
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02N0201
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 N1_V01S0100
arc: A0 H02E0501
arc: A1 E1_H02W0701
arc: A2 V00B0000
arc: A3 N1_V02S0701
arc: A4 V02N0301
arc: A5 N1_V02S0301
arc: A6 H00L0000
arc: A7 V02S0101
arc: B0 N1_V02S0101
arc: B1 E1_H02W0301
arc: B2 W1_H02E0301
arc: B3 H02W0101
arc: B4 N1_V02S0501
arc: B5 H00R0000
arc: B6 V02S0501
arc: B7 E1_H02W0101
word: SLICEA.K0.INIT 1001100110011100
word: SLICEA.K1.INIT 1001100110011100
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 1001100110011100
word: SLICEC.K0.INIT 1001100110011100
word: SLICEC.K1.INIT 1001100110011010
word: SLICED.K0.INIT 1001100110011010
word: SLICED.K1.INIT 1001100110011100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R18C11:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 V06S0203
arc: H00L0000 V02S0001
arc: H00R0000 H02W0601
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0103 W3_H06E0103
arc: N3_V06N0203 H06W0203
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 H02E0601
arc: V00T0000 E1_H02W0001
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 E1_H01W0100
arc: A1 E1_H01E0001
arc: A2 H02W0501
arc: A3 V00B0000
arc: A7 H02W0501
arc: B2 H02E0301
arc: B3 H00L0000
arc: B6 V00T0000
arc: B7 H02E0301
arc: C6 W1_H02E0601
arc: C7 F4
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: D6 H02E0201
arc: D7 F0
arc: E1_H01E0001 F0
arc: E3_H06E0003 F3
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q6
arc: MUXCLK3 CLK0
arc: N3_V06N0303 Q6
arc: S1_V02S0401 Q6
arc: S3_V06S0303 Q6
word: SLICED.K1.INIT 1011010000101101
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001010
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 1001100110011010
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001110
word: SLICED.K0.INIT 1111110000001100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C12:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 E3_H06W0103
arc: H00R0000 H02E0601
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 H02W0601
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 W3_H06E0303
arc: S3_V06S0003 N1_V02S0301
arc: V00B0000 H02E0401
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 V02S0301
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V02N0701
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 N1_V01S0100
arc: A4 V00B0000
arc: A5 W1_H02E0701
arc: A7 H00R0000
arc: B0 V02N0101
arc: B2 S1_V02N0301
arc: B3 E1_H02W0101
arc: B6 H02E0101
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 F3
arc: N1_V01N0101 F5
arc: N1_V02N0501 F7
arc: W1_H02W0201 F2
arc: W1_H02W0401 F6
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R18C13:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0301 N3_V06S0003
arc: H00L0000 W1_H02E0201
arc: H00R0000 V02S0401
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 H06W0203
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0203 H01E0001
arc: V00B0000 V02N0001
arc: V00T0000 H02W0001
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 V02S0101
arc: W1_H02W0601 E1_H02W0601
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0303 E3_H06W0203
arc: A0 E1_H01E0001
arc: A3 V00T0000
arc: A7 W1_H02E0701
arc: B1 S1_V02N0301
arc: B2 H00L0000
arc: B4 H00R0000
arc: B5 V02S0501
arc: B6 V02N0501
arc: CLK0 G_HPBX0000
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: M2 V00B0000
arc: MUXCLK1 CLK0
arc: N1_V01N0101 F1
arc: W1_H02W0201 F2
arc: W1_H02W0301 F3
arc: W1_H02W0401 F6
arc: W1_H02W0701 F5
arc: W3_H06W0003 F0
arc: W3_H06W0203 F4
word: SLICEA.K0.INIT 1010101010100000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1100110011000000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C14:PLC2
arc: E1_H02E0301 W1_H02E0201
arc: H00R0000 N1_V02S0601
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 V01N0101
arc: S1_V02S0001 H06E0003
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 H02W0301
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 H06W0003
arc: V00B0000 S1_V02N0001
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 V02S0401
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0203 E3_H06W0103
arc: A4 V02N0301
arc: A7 H02W0701
arc: B0 E1_H02W0101
arc: B1 V02S0301
arc: B2 H00R0000
arc: B3 N1_V02S0101
arc: B5 N1_V02S0701
arc: B6 V00B0000
arc: E1_H01E0001 F3
arc: E1_H01E0101 F5
arc: E1_H02E0001 F0
arc: E1_H02E0201 F2
arc: E3_H06E0203 F7
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N3_V06N0103 F1
arc: N3_V06N0203 F4
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1100110011000000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R18C15:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 H01E0101
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 S1_V02N0701
arc: H00R0000 N1_V02S0401
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 H02W0501
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 H02W0201
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0003 H06W0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 E1_H01W0100
arc: V01S0000 N3_V06S0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 V06S0203
arc: W3_H06W0303 N1_V01S0100
arc: A4 S1_V02N0301
arc: A5 E1_H02W0701
arc: A6 H02W0701
arc: B0 H02W0301
arc: B1 V02S0301
arc: B2 H00R0000
arc: B3 S1_V02N0101
arc: B7 H02E0301
arc: E1_H02E0201 F2
arc: E3_H06E0003 F3
arc: E3_H06E0203 F7
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V02N0401 F4
arc: N3_V06N0003 F0
arc: N3_V06N0103 F1
arc: N3_V06N0303 F5
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1100110011000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R18C16:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 N1_V01S0000
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 E1_H02W0401
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H02E0701
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 V01N0101
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 H02W0401
arc: V00B0100 V02N0101
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0203 E3_H06W0203
arc: A4 E1_H02W0501
arc: A5 V00B0000
arc: A6 H02W0501
arc: A7 V02S0101
arc: B3 S1_V02N0301
arc: B4 E1_H02W0301
arc: B5 E1_H02W0301
arc: B6 V02N0701
arc: B7 H02E0101
arc: C2 E1_H02W0601
arc: C3 H00L0000
arc: C4 H02W0401
arc: C5 V02S0001
arc: C6 V00B0100
arc: C7 H02W0401
arc: CE1 H00R0000
arc: CLK0 G_HPBX0000
arc: D2 V02N0201
arc: D3 E1_H02W0001
arc: D4 W1_H02E0001
arc: D5 W1_H02E0201
arc: D6 N1_V02S0401
arc: D7 N1_V02S0601
arc: E1_H01E0001 F4
arc: E1_H01E0101 F2
arc: E1_H02E0501 F5
arc: E3_H06E0103 F2
arc: E3_H06E0203 F7
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H01W0000 F7
arc: H01W0100 Q3
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F5
arc: N1_V02N0001 F2
arc: N3_V06N0003 Q3
arc: S1_V02S0501 F7
arc: S3_V06S0003 Q3
arc: S3_V06S0303 F5
arc: V01S0000 F4
arc: V01S0100 F7
arc: W1_H02W0201 F2
arc: W3_H06W0003 Q3
arc: W3_H06W0103 F2
arc: W3_H06W0303 F6
word: SLICEB.K0.INIT 0000000000001111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
word: SLICEC.K0.INIT 1111011100000100
word: SLICEC.K1.INIT 1011111100000100
word: SLICED.K1.INIT 1100010111001100
word: SLICED.K0.INIT 0000000011100010
word: SLICEB.K1.INIT 1100111111000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C17:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0401 V01N0001
arc: E3_H06E0203 H01E0001
arc: H00R0000 N1_V02S0601
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 H06E0203
arc: S1_V02S0001 H01E0001
arc: S1_V02S0201 V01N0001
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 V02N0301
arc: V00T0000 V02S0401
arc: V00T0100 S1_V02N0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 V02N0701
arc: A0 H02W0701
arc: A1 F5
arc: A3 V02N0501
arc: A4 E1_H02W0501
arc: A5 S1_V02N0101
arc: A7 W1_H02E0501
arc: B0 W1_H02E0301
arc: B1 H02W0301
arc: B3 E1_H02W0301
arc: B4 H02E0301
arc: B5 H00R0000
arc: B7 V02S0501
arc: C0 F4
arc: C1 E1_H01W0000
arc: C2 F6
arc: C3 F6
arc: C4 E1_H02W0401
arc: C6 H02E0601
arc: C7 V00T0000
arc: CE0 H02W0101
arc: CLK0 G_HPBX0000
arc: D0 V02S0201
arc: D1 W1_H02E0201
arc: D3 V02N0001
arc: D4 V02S0601
arc: D5 S1_V02N0401
arc: D6 V02N0601
arc: D7 H02E0201
arc: E1_H02E0201 Q0
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H00L0000 F2
arc: M2 V00B0100
arc: M3 H00L0000
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q3
arc: N3_V06N0003 Q0
arc: N3_V06N0103 F1
arc: S1_V02S0301 F1
arc: V01S0000 F1
arc: W3_H06W0003 Q0
word: SLICED.K0.INIT 0000000000001111
word: SLICED.K1.INIT 1110010011011101
word: SLICEC.K1.INIT 0100010001110111
word: SLICEA.K1.INIT 1111011100000100
word: SLICEA.K0.INIT 1111101011111110
word: SLICEC.K0.INIT 1010100010100000
word: SLICEB.K0.INIT 0000111100001111
word: SLICEB.K1.INIT 1110111101001111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R18C18:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 N3_V06S0303
arc: H00L0100 S1_V02N0101
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0303 H06W0303
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 H02W0201
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 W1_H02E0401
arc: V00B0100 S1_V02N0301
arc: V00T0000 S1_V02N0401
arc: V00T0100 V02N0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 V01N0101
arc: W3_H06W0103 V06S0103
arc: A2 F5
arc: A3 V02S0701
arc: A6 N1_V02S0301
arc: A7 N1_V02S0301
arc: B1 N1_V02S0101
arc: B2 F3
arc: B5 H02W0101
arc: B6 V02N0701
arc: B7 V02N0701
arc: C0 F4
arc: C1 H00L0100
arc: C2 S1_V02N0601
arc: C3 V02N0401
arc: C4 N1_V02S0001
arc: C5 E1_H02W0401
arc: C6 V00T0000
arc: C7 E1_H02W0601
arc: CE1 S1_V02N0201
arc: CLK0 G_HPBX0000
arc: D1 V02N0001
arc: D2 V00T0100
arc: D3 H02E0201
arc: D4 N1_V02S0401
arc: D5 H02W0001
arc: D6 H02E0001
arc: D7 H00R0100
arc: E1_H01E0001 F7
arc: E1_H01E0101 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0000 Q3
arc: H01W0100 F6
arc: LSR1 V00B0000
arc: M0 V00B0100
arc: M3 H00L0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F2
arc: N1_V01N0101 Q3
arc: N3_V06N0003 Q3
arc: S3_V06S0303 F6
arc: V01S0100 Q3
arc: W3_H06W0003 Q3
arc: W3_H06W0203 F4
word: SLICEA.K1.INIT 1111000011111100
word: SLICEC.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1101000011110010
word: SLICED.K0.INIT 1101111100000010
word: SLICEB.K1.INIT 0101000001011111
word: SLICEC.K1.INIT 0011000000111111
word: SLICEB.K0.INIT 0011000001010000
word: SLICEA.K0.INIT 1111000011110000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1

.tile R18C19:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0301 N3_V06S0003
arc: H00L0000 H02W0001
arc: H00R0000 H02E0401
arc: H00R0100 H02W0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H02W0701
arc: N3_V06N0203 H06W0203
arc: S1_V02S0201 H06E0103
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N3_V06S0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 W1_H02E0401
arc: V00B0100 S1_V02N0101
arc: V00T0000 H02W0001
arc: V00T0100 V02N0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0601 H01E0001
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 V00T0000
arc: A3 V00T0000
arc: A4 V00B0000
arc: A5 V00T0100
arc: A6 H00R0000
arc: B0 H02W0301
arc: B1 H02W0301
arc: B2 H02W0301
arc: B3 H02W0301
arc: B4 H02E0101
arc: B5 H01E0101
arc: B6 N1_V02S0501
arc: B7 E1_H02W0301
arc: C0 V02N0601
arc: C1 V02N0401
arc: C2 V02N0401
arc: C3 V02N0601
arc: C4 V00B0100
arc: C5 V02N0001
arc: C6 E1_H01E0101
arc: CLK1 G_HPBX0000
arc: D0 V02S0001
arc: D1 V02S0001
arc: D2 V02S0001
arc: D3 V02S0001
arc: D4 H02E0201
arc: D5 H02E0001
arc: D6 H00R0100
arc: D7 S1_V02N0601
arc: E1_H01E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: LSR1 H02E0501
arc: N1_V01N0001 F3
arc: N1_V01N0101 F2
arc: N1_V02N0201 F0
arc: N1_V02N0501 F7
arc: V01S0100 F7
arc: W1_H02W0401 F6
arc: W1_H02W0501 F7
arc: W3_H06W0203 F7
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1100010010000000
word: SLICED.K1.INIT 0000000011001100
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE RAMW

.tile R18C20:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 N1_V02S0501
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H02W0101
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H06E0203
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 H02E0301
arc: V00B0100 H02W0701
arc: V00T0100 V02N0501
arc: W1_H02W0001 V02S0001
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 N3_V06S0203
arc: A1 N1_V02S0701
arc: A2 V01N0101
arc: A5 N1_V01N0101
arc: B1 V02S0301
arc: B2 E1_H02W0301
arc: B4 E1_H02W0301
arc: B5 E1_H02W0301
arc: B6 V02S0501
arc: C0 S1_V02N0601
arc: C2 V02N0601
arc: C4 E1_H01E0101
arc: C5 V02N0201
arc: C6 N1_V02S0201
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0001
arc: D1 V00B0100
arc: D2 Q2
arc: D4 V02N0601
arc: D5 H00R0100
arc: E1_H01E0101 Q1
arc: E1_H02E0001 Q2
arc: E1_H02E0101 F1
arc: E1_H02E0301 Q1
arc: E1_H02E0601 F6
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: M1 V01S0100
arc: M4 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q1
arc: N1_V02N0201 F0
arc: N1_V02N0301 Q1
arc: N3_V06N0103 Q1
arc: S1_V02S0201 F0
arc: S1_V02S0601 F6
arc: S3_V06S0103 Q2
arc: V01S0000 F6
arc: V01S0100 F4
arc: W1_H02W0101 Q1
arc: W3_H06W0103 Q1
word: SLICEA.K1.INIT 0001000110111011
word: SLICEC.K0.INIT 0000000000110000
word: SLICEC.K1.INIT 1111111100000010
word: SLICEB.K0.INIT 1010101110101010
word: SLICEA.K0.INIT 1111111111110000
word: SLICED.K0.INIT 0000110000001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.D0MUX 1

.tile R18C21:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0401 V02N0401
arc: H00L0000 V02S0001
arc: H00R0000 H02E0601
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 V01N0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0203 N3_V06S0103
arc: V00T0000 W1_H02E0001
arc: V00T0100 V02S0501
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 V02S0701
arc: A0 F7
arc: A2 H02E0501
arc: A3 S1_V02N0501
arc: A4 F5
arc: A5 V02N0101
arc: A7 H00R0000
arc: B0 V02N0301
arc: B3 H02E0101
arc: B4 S1_V02N0701
arc: B6 V00T0000
arc: B7 N1_V01S0000
arc: C0 S1_V02N0401
arc: C2 E1_H01W0000
arc: C3 F6
arc: C4 H02E0401
arc: C5 V02N0201
arc: C6 N1_V02S0001
arc: C7 V01N0101
arc: CE2 H00L0000
arc: CLK0 G_HPBX0000
arc: D0 F2
arc: D2 N1_V01S0000
arc: D3 V02N0001
arc: D4 H02E0201
arc: D5 V02S0601
arc: D6 N1_V02S0401
arc: D7 H00R0100
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00B0000
arc: M0 V00T0100
arc: M5 V01S0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N1_V02N0701 Q5
arc: N3_V06N0303 Q5
arc: S3_V06S0303 Q5
arc: V00B0000 F4
arc: V01S0000 F0
arc: W1_H02W0101 F3
arc: W3_H06W0303 Q5
word: SLICED.K0.INIT 0011001100001111
word: SLICEB.K1.INIT 0000101000100010
word: SLICEC.K1.INIT 0000101000000000
word: SLICEC.K0.INIT 0000001000000000
word: SLICEB.K0.INIT 0000000001011111
word: SLICED.K1.INIT 0011001111111010
word: SLICEA.K0.INIT 1101010111110101
word: SLICEA.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C22:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0601 W1_H02E0301
arc: H00L0000 V02N0201
arc: H00R0100 H02W0701
arc: H01W0000 W3_H06E0103
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N1_V01S0100
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0301 V06S0003
arc: A7 S1_V02N0101
arc: B7 V02N0501
arc: C7 H02E0401
arc: CLK0 G_HPBX0000
arc: D7 V01N0001
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H00L0100 F3
arc: M0 V00B0100
arc: M1 H00R0100
arc: M2 V00B0100
arc: M3 H00L0000
arc: M4 V00B0100
arc: M5 H00R0100
arc: M6 V00B0100
arc: M7 H00L0100
arc: MUXCLK3 CLK0
arc: N3_V06N0203 Q7
arc: V00B0100 Q7
arc: W3_H06W0203 Q7
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 1111111111111111
word: SLICEC.K1.INIT 1111111111111111
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1111111110111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C23:PLC2
arc: H00R0000 H02E0601
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 H06E0103
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 H06E0103
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 V02S0201
arc: V00T0000 V02S0401
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 S1_V02N0201
arc: A0 V02S0501
arc: A4 N1_V01S0100
arc: B0 V00B0000
arc: B4 S1_V02N0501
arc: C0 N1_V01S0100
arc: C4 V02S0201
arc: D0 H02E0001
arc: D4 H02E0201
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00T0000
arc: M1 H00R0000
arc: M2 V00T0000
arc: M4 V00T0000
arc: M5 H00R0000
arc: M6 V00T0000
arc: N1_V01N0001 F1
arc: W1_H02W0701 F5
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000100000101
word: SLICEC.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000100010001
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R18C24:PLC2
arc: N1_V02N0601 N1_V01S0000
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0203 N3_V06S0103

.tile R18C25:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R18C2:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 V06S0103
arc: E1_H02E0601 V02S0601
arc: H00L0000 V02S0001
arc: H00L0100 V02S0101
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0601 H06W0303
arc: V00B0000 H02W0401
arc: V00B0100 E1_H02W0501
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 H02E0501
arc: A5 V02N0301
arc: A6 V02N0101
arc: A7 N1_V01N0101
arc: B0 H02E0101
arc: B1 H02E0101
arc: B2 H02E0101
arc: B3 H02E0101
arc: B4 H02E0301
arc: B5 V00B0100
arc: B6 F1
arc: B7 E1_H02W0101
arc: C0 N1_V01S0100
arc: C1 N1_V01S0100
arc: C2 N1_V01S0100
arc: C3 N1_V01S0100
arc: C4 S1_V02N0201
arc: C5 H02E0601
arc: C6 N1_V02S0001
arc: C7 N1_V02S0001
arc: CLK1 G_HPBX0000
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 V02N0001
arc: D3 V02N0001
arc: D4 H02E0201
arc: D5 H02W0001
arc: D6 E1_H02W0201
arc: D7 V01N0001
arc: E1_H01E0001 F7
arc: E1_H01E0101 F6
arc: E1_H02E0501 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00B0000
arc: N1_V01N0101 F2
arc: V01S0000 F3
arc: V01S0100 F0
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K1.INIT 0000101100001000
word: SLICED.K0.INIT 0000110000001010
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R18C30:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R18C31:PLC2
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0103 N3_V06S0103

.tile R18C33:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R18C34:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303

.tile R18C36:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R18C39:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R18C3:PLC2
arc: E1_H02E0201 H01E0001
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 H01E0101
arc: H00L0100 H02E0101
arc: H00R0000 H02W0601
arc: N1_V02N0001 H06W0003
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0701 H02W0701
arc: S1_V02S0701 H01E0101
arc: V00B0100 N1_V02S0101
arc: V00T0000 H02E0201
arc: V00T0100 V02N0501
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0401 N1_V02S0401
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 V00T0000
arc: A3 V00T0000
arc: A4 V00T0100
arc: A5 V02S0301
arc: A7 H02W0701
arc: B0 W1_H02E0101
arc: B1 W1_H02E0101
arc: B2 W1_H02E0101
arc: B3 W1_H02E0101
arc: B4 H00R0000
arc: B5 V02S0701
arc: B7 N1_V01S0000
arc: C0 H02E0601
arc: C1 H02E0601
arc: C2 V02S0601
arc: C3 H02E0601
arc: C4 S1_V02N0201
arc: C5 H02W0401
arc: C7 V02N0201
arc: CLK1 G_HPBX0000
arc: D0 H02E0001
arc: D1 H02E0001
arc: D2 H02E0001
arc: D3 H02E0001
arc: D4 W1_H02E0201
arc: D5 V02S0401
arc: D7 F2
arc: E1_H02E0501 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00B0100
arc: N1_V01N0001 F1
arc: N1_V01N0101 F0
arc: N1_V02N0101 F3
word: SLICEB.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000110100001000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R18C40:PLC2
arc: S1_V02S0501 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R18C42:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R18C43:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R18C4:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V06N0303
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0303 V06N0303
arc: H00L0100 V02N0101
arc: H00R0100 N1_V02S0501
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H02W0701
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 V01N0001
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0701 H02W0701
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 V02S0201
arc: V00B0100 V02N0301
arc: V00T0000 V02S0601
arc: V00T0100 V02S0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 V06S0203
arc: A0 H02W0701
arc: A1 H02W0701
arc: A2 H02W0701
arc: A3 H02W0701
arc: A4 S1_V02N0101
arc: A5 V00T0000
arc: B0 H02W0101
arc: B1 H02W0101
arc: B2 H02W0101
arc: B3 H02W0101
arc: B4 V00B0100
arc: B5 V02S0701
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 V02N0401
arc: C3 V02N0601
arc: C4 V02N0201
arc: C5 H02E0601
arc: CLK1 G_HPBX0000
arc: D0 V00T0100
arc: D1 V00T0100
arc: D2 V00T0100
arc: D3 V00T0100
arc: D4 H00L0100
arc: D5 H00R0100
arc: E1_H01E0001 F0
arc: E1_H01E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: LSR1 V00B0000
arc: N1_V01N0001 F3
arc: N1_V02N0001 F2
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW

.tile R18C5:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0701 V02N0701
arc: E3_H06E0303 N1_V01S0100
arc: H00L0100 V02S0101
arc: H00R0000 H02W0601
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H02W0701
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0501 H02W0501
arc: S1_V02S0701 H02W0701
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 N1_V02S0001
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 V06S0103
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0701 V06S0203
arc: W3_H06W0303 E1_H01W0100
arc: A0 W1_H02E0501
arc: A1 W1_H02E0701
arc: A4 F5
arc: A5 H02W0701
arc: A7 N1_V02S0301
arc: B1 H02E0101
arc: B2 H02E0101
arc: B4 V02S0701
arc: B5 H02W0301
arc: B7 V02S0501
arc: C0 H02W0401
arc: C2 H00L0100
arc: C4 E1_H02W0601
arc: C5 V02N0201
arc: C6 H02E0601
arc: C7 V02S0001
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 H02E0201
arc: D1 N1_V02S0201
arc: D2 W1_H02E0201
arc: D4 S1_V02N0401
arc: D5 V01N0001
arc: D6 V00B0000
arc: E1_H01E0101 Q2
arc: E1_H02E0101 Q1
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F4
arc: M6 H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0101 F6
arc: N3_V06N0003 Q0
arc: N3_V06N0103 Q1
arc: S3_V06S0103 Q1
word: SLICEA.K1.INIT 1011101110001000
word: SLICEB.K0.INIT 1111110000110000
word: SLICED.K0.INIT 1111111100001111
word: SLICED.K1.INIT 0001101100011011
word: SLICEC.K0.INIT 1110000010100000
word: SLICEC.K1.INIT 1100010010000000
word: SLICEA.K0.INIT 1010101011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C6:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 H01E0101
arc: E3_H06E0103 H01E0101
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 E1_H02W0201
arc: H00R0000 V02S0401
arc: H00R0100 H02W0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H02W0601
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 E3_H06W0103
arc: S3_V06S0003 N3_V06S0003
arc: V00B0100 E1_H02W0701
arc: V00T0000 W1_H02E0001
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V06S0203
arc: W3_H06W0003 E3_H06W0303
arc: A0 E1_H02W0501
arc: A3 V02S0701
arc: A4 H02E0701
arc: A5 N1_V02S0101
arc: A6 N1_V02S0101
arc: A7 V02N0301
arc: B0 H00R0100
arc: B3 H02E0301
arc: B4 H00L0000
arc: B5 H00R0000
arc: B6 E1_H02W0301
arc: B7 V00B0100
arc: C0 N1_V01N0001
arc: C2 N1_V01S0100
arc: C4 H02W0601
arc: C5 H02E0401
arc: C6 N1_V02S0001
arc: C7 V02N0201
arc: D0 V02S0001
arc: D2 H02E0001
arc: D3 H02W0201
arc: D4 V02S0601
arc: D5 H02E0201
arc: D6 H01W0000
arc: D7 S1_V02N0601
arc: E1_H01E0001 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F6
arc: M0 V00B0000
arc: M2 V00T0000
arc: N1_V01N0001 F2
arc: N1_V02N0701 F7
arc: S1_V02S0701 F5
arc: V00B0000 F4
arc: V01S0000 F6
arc: W1_H02W0501 F5
word: SLICED.K0.INIT 1100110001001110
word: SLICEC.K1.INIT 1111011100000010
word: SLICED.K1.INIT 1011100000000000
word: SLICEA.K0.INIT 0000101011001110
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1111111100001111
word: SLICEB.K1.INIT 0001000111011101
word: SLICEC.K0.INIT 1110000010100000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R18C7:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 V06S0003
arc: H00L0000 V02S0001
arc: H00L0100 W1_H02E0101
arc: H00R0000 E1_H02W0401
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 S1_V02N0301
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0501 E1_H02W0501
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 H02W0601
arc: V00T0000 V02S0401
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 N1_V02S0701
arc: A2 V02N0701
arc: A3 H00L0100
arc: A4 E1_H02W0701
arc: A5 S1_V02N0301
arc: A6 V02N0301
arc: A7 H00L0000
arc: B0 V00B0000
arc: B2 E1_H02W0301
arc: B3 H02W0101
arc: B4 H02E0301
arc: B5 H00R0000
arc: B6 N1_V01S0000
arc: B7 V00T0000
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 1001100110011100
word: SLICEC.K0.INIT 1001100110011010
word: SLICEC.K1.INIT 1001100110011100
word: SLICED.K0.INIT 1001100110011100
word: SLICED.K1.INIT 1001100110011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R18C8:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0103 V06S0103
arc: E3_H06E0203 N1_V01S0000
arc: H00L0000 W1_H02E0201
arc: H00R0000 N1_V02S0401
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0103 H06E0103
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 H06E0103
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0601 H02W0601
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0203 N1_V01S0000
arc: V00B0000 V02S0201
arc: V00T0000 V02S0601
arc: V00T0100 V02S0501
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V06S0203
arc: A0 H00L0000
arc: A1 H00R0000
arc: A2 N1_V02S0501
arc: A3 V00B0000
arc: A4 V00T0100
arc: A5 H02E0701
arc: A6 H02E0501
arc: A7 V02S0301
arc: B0 E1_H02W0101
arc: B1 W1_H02E0101
arc: B2 H02E0301
arc: B3 H02W0101
arc: B4 V02S0701
arc: B5 N1_V01S0000
arc: B6 H02E0101
arc: B7 V00T0000
word: SLICEA.K0.INIT 1001100110011100
word: SLICEA.K1.INIT 1001100110011100
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 1001100110011010
word: SLICEC.K0.INIT 1001100110011100
word: SLICEC.K1.INIT 1001100110011100
word: SLICED.K0.INIT 1001100110011100
word: SLICED.K1.INIT 1001100110011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R18C9:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 E1_H01W0000
arc: H00L0000 E1_H02W0201
arc: H00R0000 V02S0601
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 V01N0101
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 H02W0401
arc: V00T0000 E1_H02W0001
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 V02S0101
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 V02S0701
arc: W3_H06W0203 E1_H01W0000
arc: A0 H00R0000
arc: A1 N1_V02S0501
arc: A2 V02N0701
arc: A3 H02W0501
arc: A4 V02S0301
arc: A5 N1_V02S0101
arc: A6 E1_H02W0701
arc: A7 V02N0301
arc: B0 V00T0000
arc: B1 N1_V02S0301
arc: B2 H00L0000
arc: B3 E1_H02W0301
arc: B4 H02E0101
arc: B5 H02W0301
arc: B6 N1_V02S0701
arc: B7 V00B0000
word: SLICEB.K1.INIT 1001100110011100
word: SLICEC.K0.INIT 1001100110011010
word: SLICEC.K1.INIT 1001100110011010
word: SLICED.K0.INIT 1001100110011100
word: SLICED.K1.INIT 1001100110011100
word: SLICEA.K0.INIT 1001100110011010
word: SLICEA.K1.INIT 1001100110011010
word: SLICEB.K0.INIT 1001100110011100
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1

.tile R19C10:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 N1_V02S0501
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 V02N0001
arc: H00L0100 V02S0101
arc: H00R0000 N1_V02S0401
arc: H00R0100 H02E0501
arc: H01W0100 W3_H06E0303
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 H06W0203
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0501 N1_V02S0401
arc: V00B0000 N1_V02S0201
arc: V00T0000 V02S0601
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 N1_V01S0000
arc: A0 V02S0501
arc: A1 E1_H02W0501
arc: A2 H00L0100
arc: A3 V00B0000
arc: A4 W1_H02E0501
arc: A5 H02W0701
arc: A6 S1_V02N0101
arc: A7 H02W0501
arc: B0 V02N0301
arc: B1 H00R0100
arc: B2 W1_H02E0101
arc: B3 H02E0101
arc: B4 H00L0000
arc: B5 H00R0000
arc: B6 V00T0000
arc: B7 V02S0701
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0101 F5
arc: N3_V06N0103 F2
arc: S1_V02S0101 F1
arc: S1_V02S0401 F6
arc: S1_V02S0601 F4
arc: S1_V02S0701 F7
arc: V01S0100 F0
arc: W1_H02W0101 F3
word: SLICED.K1.INIT 1001100110011100
word: SLICED.K0.INIT 1001100110011010
word: SLICEC.K1.INIT 1001100110011010
word: SLICEC.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 1001100110011010
word: SLICEB.K0.INIT 1001100110011100
word: SLICEA.K1.INIT 1001100110011010
word: SLICEA.K0.INIT 1001100110011010
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R19C11:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 V06S0003
arc: E3_H06E0003 N3_V06S0003
arc: H00L0000 W1_H02E0001
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 W1_H02E0601
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 H02W0101
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N3_V06S0003
arc: V00B0000 V02S0001
arc: V00B0100 V02N0301
arc: V00T0000 V02S0401
arc: V00T0100 E1_H02W0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 V02S0701
arc: W3_H06W0003 E3_H06W0303
arc: A0 N1_V02S0701
arc: A1 H00L0000
arc: A2 E1_H02W0501
arc: A3 V00T0000
arc: A4 N1_V02S0301
arc: A5 V02S0101
arc: A6 V00T0100
arc: A7 H02W0701
arc: B0 V00B0000
arc: B1 W1_H02E0301
arc: B2 S1_V02N0301
arc: B3 V02S0301
arc: B4 H02W0101
arc: B5 H02E0301
arc: B6 V02N0701
arc: B7 V00B0100
arc: E1_H01E0001 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0101 F6
arc: S1_V02S0201 F0
arc: S1_V02S0501 F5
arc: S1_V02S0601 F4
arc: S3_V06S0103 F1
arc: V01S0000 F7
arc: V01S0100 F3
word: SLICED.K1.INIT 1001100110011010
word: SLICED.K0.INIT 1001100110011010
word: SLICEC.K1.INIT 1001100110011010
word: SLICEC.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 1001100110011100
word: SLICEB.K0.INIT 1001100110011100
word: SLICEA.K1.INIT 1001100110011100
word: SLICEA.K0.INIT 1001100110011010
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R19C12:PLC2
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 H02W0601
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0001 H02W0001
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 E1_H02W0401
arc: V00B0100 V02S0301
arc: V00T0000 H02W0201
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0501 V02S0501
arc: W1_H02W0701 V06S0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 E1_H02W0701
arc: A1 H00R0000
arc: A2 V00B0000
arc: A3 V00T0000
arc: A4 E1_H01W0000
arc: A5 S1_V02N0101
arc: A6 W1_H02E0501
arc: A7 V02S0101
arc: B0 W1_H02E0101
arc: B1 E1_H01W0100
arc: B2 E1_H02W0301
arc: B3 S1_V02N0301
arc: B4 V02N0701
arc: B5 H02E0301
arc: B6 H02W0301
arc: B7 V00B0100
arc: E1_H01E0101 F1
arc: E1_H02E0701 F7
arc: E3_H06E0003 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N3_V06N0003 F0
arc: N3_V06N0103 F2
arc: N3_V06N0303 F5
arc: S1_V02S0601 F6
arc: V01S0000 F4
word: SLICED.K1.INIT 1001100110011100
word: SLICED.K0.INIT 1001100110011100
word: SLICEC.K1.INIT 1001100110011100
word: SLICEC.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 1001100110011010
word: SLICEB.K0.INIT 1001100110011100
word: SLICEA.K1.INIT 1001100110011010
word: SLICEA.K0.INIT 1001100110011100
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R19C13:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 V06S0003
arc: H00L0000 W1_H02E0001
arc: H00R0000 H02E0601
arc: H00R0100 H02W0501
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0303 H01E0101
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 H02W0501
arc: S1_V02S0701 E1_H02W0701
arc: V00B0000 V02S0201
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 N1_V02S0601
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 N3_V06S0203
arc: A0 H02E0501
arc: A1 H00L0000
arc: A4 V02S0301
arc: A5 E1_H01W0000
arc: A6 F5
arc: B0 N1_V02S0301
arc: B1 H00R0100
arc: B4 V02S0501
arc: B5 W1_H02E0301
arc: B6 N1_V02S0701
arc: B7 V00B0000
arc: C4 N1_V02S0001
arc: C5 S1_V02N0201
arc: C6 F4
arc: C7 H02W0601
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: D4 H02E0201
arc: D5 H01W0000
arc: D6 E1_H01W0100
arc: D7 V02N0601
arc: E1_H01E0001 F6
arc: E1_H01E0101 F6
arc: E1_H02E0001 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q7
arc: MUXCLK3 CLK0
arc: N1_V02N0701 Q7
arc: N3_V06N0103 F1
arc: N3_V06N0203 Q7
arc: V01S0000 F2
word: SLICEB.K1.INIT 0000000000001110
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1001100110011100
word: SLICEA.K0.INIT 1001100110011010
word: SLICEC.K0.INIT 1000010000100001
word: SLICEC.K1.INIT 1000001001000001
word: SLICED.K0.INIT 1000000000000000
word: SLICED.K1.INIT 1111110000110000
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C14:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0601 S1_V02N0601
arc: H00L0000 N1_V02S0201
arc: H00L0100 N1_V02S0101
arc: H00R0000 W1_H02E0601
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0303 H06W0303
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 H01E0101
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0201
arc: V00T0000 H02E0201
arc: V00T0100 H02W0101
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0003 E3_H06W0003
arc: A1 F5
arc: A2 V00B0000
arc: A3 V02N0501
arc: A4 V02N0301
arc: A5 E1_H01W0000
arc: A7 W1_H02E0701
arc: B0 E1_H02W0101
arc: B1 F3
arc: B2 V02N0101
arc: B3 H00L0000
arc: B4 H02E0101
arc: B5 S1_V02N0701
arc: B7 V02N0701
arc: C0 H00L0100
arc: C1 F4
arc: C3 E1_H02W0401
arc: C4 V00T0000
arc: C5 W1_H02E0401
arc: C7 V01N0101
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 V02S0201
arc: D1 E1_H02W0201
arc: D2 E1_H02W0001
arc: D3 N1_V02S0001
arc: D4 V01N0001
arc: D5 V02S0601
arc: D6 V02N0601
arc: D7 H02W0001
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 Q0
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0101 F6
arc: N3_V06N0103 Q2
arc: S1_V02S0101 F1
arc: S1_V02S0201 Q2
arc: V01S0100 Q0
arc: W1_H02W0001 Q2
arc: W3_H06W0103 Q2
word: SLICEB.K1.INIT 1001000000001001
word: SLICEC.K1.INIT 1000001001000001
word: SLICEC.K0.INIT 1000010000100001
word: SLICEA.K1.INIT 1000000000000000
word: SLICEA.K0.INIT 1100110011110000
word: SLICEB.K0.INIT 1110111001000100
word: SLICED.K0.INIT 0000000011111111
word: SLICED.K1.INIT 1010111111001111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R19C15:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0501 V06S0303
arc: H00L0100 N1_V02S0101
arc: H00R0000 E1_H02W0401
arc: H00R0100 N1_V02S0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0601 N3_V06S0303
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 H06W0103
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 V02S0201
arc: V00T0100 W1_H02E0301
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 S1_V02N0101
arc: A2 S1_V02N0701
arc: A3 H02W0501
arc: A4 V00T0100
arc: B0 E1_H01W0100
arc: B2 V02S0101
arc: B3 V01N0001
arc: B4 H02W0301
arc: B6 F3
arc: B7 N1_V01S0000
arc: C0 H00L0100
arc: C2 H02W0601
arc: C3 E1_H01W0000
arc: C4 N1_V02S0001
arc: C6 V02S0201
arc: C7 V02N0001
arc: CE0 H00R0000
arc: CE1 N1_V02S0201
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 V02S0201
arc: D2 H02E0201
arc: D3 S1_V02N0201
arc: D4 N1_V02S0601
arc: D6 H00R0100
arc: D7 V00B0000
arc: E1_H01E0001 F4
arc: E1_H02E0201 Q2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q6
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N3_V06N0003 Q0
arc: N3_V06N0203 Q7
arc: N3_V06N0303 Q6
arc: V01S0100 Q7
arc: W1_H02W0501 Q7
arc: W1_H02W0601 Q6
arc: W1_H02W0701 Q7
arc: W3_H06W0003 Q0
arc: W3_H06W0203 Q7
arc: W3_H06W0303 Q6
word: SLICEB.K0.INIT 1110111011001110
word: SLICEC.K0.INIT 1000001001000001
word: SLICED.K0.INIT 1100111111000000
word: SLICEA.K0.INIT 1100110011110000
word: SLICEB.K1.INIT 0000110100001000
word: SLICED.K1.INIT 1111000011001100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C16:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 N1_V01S0100
arc: H00L0000 V02S0201
arc: H00R0000 W1_H02E0601
arc: H00R0100 V02N0701
arc: H01W0000 W3_H06E0103
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 H02E0501
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 V02S0301
arc: V00T0100 H02W0301
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 N1_V02S0601
arc: A0 N1_V02S0501
arc: A1 N1_V02S0501
arc: A2 N1_V02S0501
arc: A3 N1_V02S0501
arc: A4 V00T0100
arc: A5 V02S0101
arc: A6 E1_H01W0000
arc: A7 E1_H02W0701
arc: B0 H02W0101
arc: B1 H02W0101
arc: B2 H02W0101
arc: B3 H02W0101
arc: B4 E1_H02W0101
arc: B5 N1_V02S0701
arc: B6 F3
arc: B7 S1_V02N0501
arc: C0 H00L0000
arc: C1 H00R0100
arc: C2 H00L0000
arc: C3 H00R0100
arc: C4 V00B0100
arc: C5 H02W0601
arc: C6 N1_V02S0201
arc: C7 V00T0000
arc: CLK1 G_HPBX0000
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 H00R0000
arc: D3 H00R0000
arc: D4 E1_H02W0001
arc: D5 H02W0201
arc: D6 H01W0000
arc: D7 H01W0000
arc: E1_H01E0001 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: LSR1 E1_H02W0501
arc: N1_V02N0101 F1
arc: V00T0000 F0
arc: W3_H06W0303 F6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICED.K0.INIT 0000000011001010
word: SLICED.K1.INIT 0000000011100010
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R19C17:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 N3_V06S0003
arc: H00L0000 V02N0001
arc: H00L0100 V02S0301
arc: H00R0000 S1_V02N0601
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 N1_V01S0100
arc: V00B0000 V02S0201
arc: V00B0100 V02N0301
arc: V00T0000 V02N0601
arc: V00T0100 W1_H02E0101
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0601 N3_V06S0303
arc: W3_H06W0303 E3_H06W0203
arc: A0 S1_V02N0501
arc: A1 S1_V02N0501
arc: A2 S1_V02N0501
arc: A3 S1_V02N0501
arc: A4 V00B0000
arc: A5 N1_V02S0101
arc: A6 H02E0501
arc: B0 V00T0000
arc: B1 V00T0000
arc: B2 H00L0000
arc: B3 H00L0000
arc: B4 H02W0101
arc: B5 N1_V02S0701
arc: B6 H01E0101
arc: C0 V02S0601
arc: C1 V02S0601
arc: C2 V02S0601
arc: C3 V02S0601
arc: C4 H02E0401
arc: C5 V00B0100
arc: C6 H01E0001
arc: CLK1 G_HPBX0000
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D2 H00R0000
arc: D3 S1_V02N0001
arc: D4 H02W0001
arc: D5 H00L0100
arc: D6 F2
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F3
arc: H01W0100 F6
arc: LSR1 V00T0100
arc: N1_V01N0101 F1
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0011000100100000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R19C18:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0601 E1_H01W0000
arc: H00L0000 N1_V02S0201
arc: H00L0100 V02S0101
arc: H00R0000 H02W0601
arc: H00R0100 E1_H02W0701
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 W1_H02E0201
arc: V00B0000 E1_H02W0601
arc: V00B0100 H02E0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 H01E0101
arc: W3_H06W0103 N3_V06S0103
arc: A0 S1_V02N0701
arc: A1 V02N0701
arc: A3 V00T0000
arc: A4 H02E0501
arc: A6 E1_H02W0501
arc: B0 H02E0101
arc: B1 V02S0101
arc: B2 H00L0000
arc: B4 N1_V01S0000
arc: B6 S1_V02N0501
arc: B7 H02E0301
arc: C0 H00L0100
arc: C1 H02W0601
arc: C2 E1_H02W0401
arc: C4 H02W0601
arc: C5 H02W0401
arc: C6 E1_H01E0101
arc: C7 N1_V02S0001
arc: CE0 V02S0201
arc: CLK0 G_HPBX0000
arc: D0 H00R0000
arc: D1 V00B0100
arc: D2 H02W0201
arc: D3 V00T0100
arc: D5 S1_V02N0601
arc: D6 F2
arc: D7 H00R0100
arc: E1_H01E0101 F7
arc: E1_H02E0701 F5
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F5
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F6
arc: N3_V06N0203 F4
arc: S1_V02S0401 F4
arc: S1_V02S0701 F5
arc: S3_V06S0203 F4
arc: V00T0000 Q0
arc: V00T0100 Q1
arc: V01S0100 F3
arc: W3_H06W0303 F5
word: SLICEC.K1.INIT 0000000011110000
word: SLICEC.K0.INIT 0000001000000010
word: SLICEA.K0.INIT 0000100000000000
word: SLICEB.K1.INIT 0000000001010101
word: SLICEA.K1.INIT 0010000000000000
word: SLICEB.K0.INIT 0011000000111111
word: SLICED.K1.INIT 0011001100001111
word: SLICED.K0.INIT 0000001010001010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R19C19:PLC2
arc: E1_H02E0201 V02S0201
arc: E1_H02E0501 S1_V02N0501
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 H02W0401
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V02S0401
arc: V00B0000 S1_V02N0201
arc: V00T0100 H02W0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 N1_V02S0601
arc: W3_H06W0103 V06S0103
arc: A1 V01N0101
arc: A5 V00B0000
arc: B1 S1_V02N0101
arc: B5 S1_V02N0701
arc: B6 H02W0301
arc: C1 V02N0401
arc: C5 V02N0201
arc: C6 E1_H02W0601
arc: D1 S1_V02N0201
arc: D5 V01N0001
arc: D6 H00R0100
arc: E1_H01E0101 F4
arc: E1_H02E0401 F4
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: H00R0000 F6
arc: H01W0000 F1
arc: M0 V00T0100
arc: M1 H00R0000
arc: M2 V00T0100
arc: M4 V00T0100
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0001010101010101
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000001111111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000011000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1

.tile R19C20:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 S1_V02N0701
arc: H00L0100 S1_V02N0101
arc: H00R0100 H02W0701
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 H06E0003
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0201 H02E0201
arc: S1_V02S0401 H06W0203
arc: S1_V02S0601 E1_H01W0000
arc: V00B0100 W1_H02E0701
arc: V00T0000 H02W0001
arc: V00T0100 S1_V02N0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V06S0203
arc: A0 H02E0501
arc: A1 F5
arc: A3 F7
arc: A4 E1_H02W0701
arc: A6 V02S0101
arc: A7 V02N0301
arc: B1 V00T0000
arc: B3 S1_V02N0301
arc: B6 H01E0101
arc: B7 S1_V02N0501
arc: C0 N1_V02S0601
arc: C1 H02E0401
arc: C3 H00L0100
arc: C4 V02S0001
arc: C5 E1_H02W0401
arc: C6 F4
arc: C7 E1_H02W0401
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0201
arc: D1 V00B0100
arc: D3 H02E0201
arc: D4 E1_H01W0100
arc: D5 H02E0201
arc: D6 V02N0401
arc: D7 W1_H02E0001
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q0
arc: LSR0 V00T0100
arc: M2 W1_H02E0601
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0101 F2
arc: N1_V02N0101 F1
arc: N1_V02N0501 F7
arc: N3_V06N0003 Q0
arc: S1_V02S0701 F5
arc: V01S0100 F6
arc: W1_H02W0001 Q0
arc: W3_H06W0003 Q0
word: SLICEC.K0.INIT 0000000000000101
word: SLICEC.K1.INIT 0000111100000000
word: SLICEA.K1.INIT 1000111100000000
word: SLICED.K1.INIT 0111000011110000
word: SLICEA.K0.INIT 1010000000000000
word: SLICED.K0.INIT 1101010100000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0101010001010000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R19C21:PLC2
arc: E1_H02E0401 S1_V02N0401
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 V01N0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N1_V02S0201
arc: S3_V06S0203 H06E0203
arc: W1_H02W0701 S1_V02N0701
arc: A3 H02E0501
arc: A4 F7
arc: B1 E1_H02W0301
arc: B2 N1_V02S0301
arc: B7 V02N0701
arc: C4 V02N0201
arc: C5 V02N0001
arc: C7 H02E0601
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: D1 S1_V02N0001
arc: D2 H02W0201
arc: D3 H00R0000
arc: D5 V02S0601
arc: D7 H02E0001
arc: E1_H01E0001 F3
arc: E1_H02E0301 F1
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H01W0000 Q2
arc: H01W0100 Q2
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q4
arc: N1_V02N0101 F3
arc: N1_V02N0501 F7
arc: S1_V02S0701 F5
arc: V01S0000 Q4
arc: V01S0100 F3
arc: W1_H02W0001 Q2
arc: W1_H02W0401 Q4
arc: W1_H02W0601 Q4
word: SLICEB.K0.INIT 0011001100000000
word: SLICEB.K1.INIT 0000000001010101
word: SLICEA.K1.INIT 0011001100000000
word: SLICEC.K0.INIT 0000101000001010
word: SLICEC.K1.INIT 1111000000000000
word: SLICED.K1.INIT 0000110000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R19C22:PLC2
arc: E1_H02E0601 E1_H01W0000
arc: H00L0000 V02S0001
arc: H00L0100 V02S0301
arc: H00R0100 W1_H02E0701
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0301 H02W0301
arc: S1_V02S0501 N1_V02S0401
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 N1_V02S0001
arc: V00B0100 V02S0301
arc: V00T0000 V02N0401
arc: V00T0100 H02E0301
arc: V01S0000 N3_V06S0103
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0701 S1_V02N0701
arc: A1 H00L0000
arc: A3 V00B0000
arc: A5 W1_H02E0701
arc: B0 H02W0301
arc: B1 H02W0301
arc: B3 H00L0000
arc: B5 H00L0000
arc: B7 N1_V02S0501
arc: C1 H00L0100
arc: C3 W1_H02E0601
arc: C5 N1_V02S0001
arc: C7 V00B0100
arc: D0 V02S0001
arc: D1 V02N0001
arc: D3 V02N0201
arc: D5 V01N0001
arc: D7 H00R0100
arc: E1_H02E0201 F0
arc: E1_H02E0401 F4
arc: E1_H02E0501 F7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0000
arc: M2 V00T0100
arc: M4 V00T0000
arc: N1_V01N0001 F0
arc: N1_V02N0201 F2
arc: N1_V02N0501 F7
arc: S1_V02S0001 F0
word: SLICEA.K0.INIT 1100110000000000
word: SLICEA.K1.INIT 1111101010001000
word: SLICED.K1.INIT 0000000000111111
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000010001000100
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000010000001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R19C23:PLC2
arc: H00L0000 N1_V02S0001
arc: H00R0000 H02E0401
arc: V00B0000 H02E0601
arc: V00B0100 V02N0101
arc: W1_H02W0301 V06S0003
arc: A7 H02E0501
arc: B7 V00B0100
arc: C7 W1_H02E0401
arc: CLK0 G_HPBX0000
arc: D7 H02E0201
arc: E1_H01E0101 Q7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H00L0100 F3
arc: H01W0000 Q7
arc: M0 H02E0601
arc: M1 H00L0000
arc: M2 H02E0601
arc: M3 H00R0000
arc: M4 E1_H01E0101
arc: M5 H00L0000
arc: M6 V00B0000
arc: M7 H00L0100
arc: MUXCLK3 CLK0
arc: N3_V06N0203 Q7
arc: W3_H06W0203 Q7
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 1111111111111111
word: SLICEC.K1.INIT 1111111111111111
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1111111111011111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C25:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R19C2:PLC2
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 V06S0203
arc: H00L0000 S1_V02N0201
arc: H00R0000 S1_V02N0601
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0301 H06W0003
arc: N1_V02N0501 E1_H02W0501
arc: V00B0000 S1_V02N0201
arc: V00T0100 H02W0101
arc: W1_H02W0301 N3_V06S0003
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 V00B0000
arc: A3 V00B0000
arc: A4 H02E0501
arc: A5 E1_H02W0701
arc: A6 S1_V02N0101
arc: A7 N1_V01S0100
arc: B0 H02E0101
arc: B1 V02S0101
arc: B2 H02E0101
arc: B3 V02S0101
arc: B4 H02E0301
arc: B5 V02N0701
arc: B6 N1_V01S0000
arc: B7 E1_H02W0101
arc: C0 H00R0100
arc: C1 H00R0100
arc: C2 H00R0100
arc: C3 N1_V02S0601
arc: C4 V02N0201
arc: C5 H02E0601
arc: C6 E1_H01E0101
arc: C7 V02S0201
arc: CLK1 G_HPBX0000
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 H00R0000
arc: D3 H00R0000
arc: D4 H02W0201
arc: D5 V02S0601
arc: D6 E1_H02W0201
arc: D7 F0
arc: E1_H01E0001 F6
arc: E1_H01E0101 F3
arc: E1_H02E0501 F7
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00T0100
arc: N1_V01N0001 F2
arc: N1_V02N0101 F1
arc: V01S0000 F6
word: SLICED.K0.INIT 0000000011011000
word: SLICED.K1.INIT 0010001100100000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R19C31:PLC2
arc: S1_V02S0101 N3_V06S0103

.tile R19C32:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R19C34:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R19C3:PLC2
arc: E1_H02E0401 S1_V02N0401
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0501 H02W0501
arc: S1_V02S0401 H01E0001
arc: S1_V02S0701 H02E0701
arc: V00B0100 S1_V02N0301
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 N3_V06S0103
arc: A0 V02S0701
arc: A2 H02E0501
arc: C0 V02N0401
arc: C2 H02E0401
arc: C4 H02E0601
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0001
arc: D1 V00B0100
arc: D2 S1_V02N0001
arc: D3 S1_V02N0201
arc: D4 S1_V02N0601
arc: E1_H02E0301 Q3
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: H00L0000 F2
arc: H00R0000 F4
arc: H01W0100 F0
arc: M0 H02E0601
arc: M2 H02E0601
arc: M3 H01W0100
arc: M5 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: S1_V02S0301 Q3
arc: S1_V02S0501 Q5
arc: V01S0000 Q5
word: SLICEA.K0.INIT 1111000010101010
word: SLICEA.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 1111111100001111
word: SLICEB.K0.INIT 1111000010101010
word: SLICEB.K1.INIT 1111111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C40:PLC2
arc: S1_V02S0101 N3_V06S0103

.tile R19C42:PLC2
arc: S1_V02S0001 N3_V06S0003

.tile R19C43:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R19C4:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 N1_V01S0000
arc: E3_H06E0103 V06S0103
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 V02S0201
arc: H00L0100 E1_H02W0101
arc: H00R0000 V02S0401
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0101 V01N0101
arc: S1_V02S0501 E1_H02W0501
arc: V00B0000 E1_H02W0601
arc: V00B0100 E1_H02W0701
arc: V00T0100 N1_V02S0501
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 V06S0103
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0701 E1_H02W0601
arc: A0 V02S0701
arc: A1 H02W0701
arc: A2 V02S0701
arc: A3 H02W0701
arc: A4 V02N0101
arc: A5 V00B0000
arc: A6 E1_H01W0000
arc: B0 V02S0101
arc: B1 V02S0101
arc: B2 V02S0101
arc: B3 V02S0101
arc: B4 H00R0000
arc: B5 V02N0701
arc: B6 F3
arc: C0 H00L0000
arc: C1 H00L0000
arc: C2 H00L0000
arc: C3 H00L0000
arc: C4 V02N0201
arc: C5 H02W0401
arc: C6 H02E0401
arc: CLK1 G_HPBX0000
arc: D0 V00T0100
arc: D1 V00T0100
arc: D2 V00T0100
arc: D3 V00T0100
arc: D4 H00L0100
arc: D5 E1_H02W0201
arc: D6 E1_H02W0001
arc: E1_H01E0001 F1
arc: E1_H01E0101 F6
arc: E1_H02E0001 F0
arc: E1_H02E0201 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: LSR1 V00B0100
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1100101000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R19C5:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 V06S0303
arc: E1_H02E0701 V01N0101
arc: E3_H06E0103 V01N0101
arc: H00L0100 H02W0101
arc: H00R0000 N1_V02S0601
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 H02E0201
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 H06E0203
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N1_V01S0000
arc: V00B0100 V02N0301
arc: V00T0100 E1_H02W0101
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E1_H01W0000
arc: A0 S1_V02N0501
arc: A1 S1_V02N0501
arc: A2 S1_V02N0701
arc: A3 S1_V02N0701
arc: A4 H02E0501
arc: A5 E1_H01W0000
arc: A6 V02S0101
arc: A7 N1_V01N0101
arc: B0 S1_V02N0101
arc: B1 S1_V02N0101
arc: B2 S1_V02N0301
arc: B3 S1_V02N0301
arc: B4 V00B0100
arc: B5 V02S0501
arc: B6 V02S0701
arc: B7 V02S0701
arc: C0 H02E0401
arc: C1 H02E0601
arc: C2 H02E0601
arc: C3 H02E0601
arc: C4 V02N0201
arc: C5 E1_H02W0401
arc: C6 E1_H01E0101
arc: C7 H01E0001
arc: CLK1 G_HPBX0000
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 H00R0000
arc: D3 H00R0000
arc: D4 H00L0100
arc: D5 H02W0201
arc: D6 H02E0001
arc: D7 V02N0601
arc: E1_H01E0001 F7
arc: E1_H01E0101 F0
arc: E1_H02E0401 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: LSR1 V00T0100
arc: N1_V01N0001 F2
arc: N1_V01N0101 F1
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICED.K0.INIT 1010100000100000
word: SLICED.K1.INIT 1110001000000000
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R19C6:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 V06S0203
arc: H00L0000 H02E0001
arc: H00L0100 N1_V02S0101
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0201 H01E0001
arc: S1_V02S0501 N1_V02S0501
arc: S3_V06S0003 N1_V02S0301
arc: V00B0000 N1_V02S0201
arc: V00B0100 H02W0501
arc: V00T0100 W1_H02E0101
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0701 V06S0203
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 V02N0101
arc: A5 V00B0000
arc: A6 S1_V02N0301
arc: A7 E1_H02W0501
arc: B0 H02E0301
arc: B1 H02E0101
arc: B2 H02E0101
arc: B3 H02E0301
arc: B4 H00L0000
arc: B5 V02N0701
arc: B6 S1_V02N0701
arc: B7 H02W0301
arc: C0 W1_H02E0601
arc: C1 W1_H02E0401
arc: C2 W1_H02E0401
arc: C3 W1_H02E0401
arc: C4 V00T0100
arc: C5 H02W0601
arc: C6 V02S0201
arc: C7 E1_H01E0101
arc: CLK1 G_HPBX0000
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 V02N0401
arc: D5 H02W0201
arc: D6 E1_H02W0001
arc: D7 V01N0001
arc: E1_H01E0001 F2
arc: E1_H01E0101 F1
arc: E1_H02E0101 F3
arc: E1_H02E0701 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: LSR1 H02E0501
arc: N1_V02N0201 F0
arc: W1_H02W0601 F6
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1010001110101010
word: SLICED.K1.INIT 1101100000000000
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R19C7:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0601 S1_V02N0601
arc: H00L0100 N1_V02S0101
arc: H00R0000 H02W0401
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0701 N1_V02S0701
arc: V00B0000 H02E0401
arc: V00B0100 H02W0501
arc: V00T0000 N1_V02S0601
arc: V00T0100 N1_V02S0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 N1_V02S0601
arc: A0 H02W0701
arc: A1 H02W0701
arc: A2 H02W0701
arc: A3 H02W0701
arc: A4 E1_H02W0501
arc: A5 N1_V02S0301
arc: A6 H00L0000
arc: A7 H02W0501
arc: B0 W1_H02E0301
arc: B1 W1_H02E0301
arc: B2 W1_H02E0301
arc: B3 W1_H02E0101
arc: B4 V02N0701
arc: B5 H00R0000
arc: B6 V00B0100
arc: B7 H02E0101
arc: C0 H02W0601
arc: C1 H02W0601
arc: C2 H02W0601
arc: C3 H02W0601
arc: C4 V02N0201
arc: C5 V00T0000
arc: C6 H01E0001
arc: C7 E1_H01E0101
arc: CLK1 G_HPBX0000
arc: D0 V00T0100
arc: D1 V00T0100
arc: D2 V00T0100
arc: D3 V00T0100
arc: D4 H02E0201
arc: D5 H00L0100
arc: D6 V02N0601
arc: D7 V02N0601
arc: E1_H01E0001 F7
arc: E1_H01E0101 F3
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H01W0100 F0
arc: LSR1 V00B0000
arc: W1_H02W0301 F1
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K1.INIT 1110010000000000
word: SLICED.K0.INIT 1011100000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R19C8:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 H01E0001
arc: H00R0000 H02W0401
arc: H00R0100 V02N0501
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 E1_H02W0401
arc: V00B0100 N1_V02S0101
arc: W1_H02W0001 V06S0003
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 V06S0203
arc: A1 E1_H01E0001
arc: A2 E1_H01E0001
arc: A4 F7
arc: A5 N1_V02S0101
arc: A6 E1_H01W0000
arc: A7 V02N0301
arc: B1 V00B0000
arc: B2 E1_H02W0301
arc: B3 N1_V02S0301
arc: B4 F3
arc: B5 H02W0101
arc: B6 V02N0701
arc: B7 V00B0100
arc: C1 V02N0401
arc: C2 E1_H02W0401
arc: C3 H02W0601
arc: C4 H02E0601
arc: C5 N1_V02S0201
arc: C6 E1_H02W0401
arc: C7 H02W0601
arc: D1 H00R0000
arc: D2 V02N0001
arc: D3 W1_H02E0001
arc: D4 H00R0100
arc: D5 H02E0001
arc: D6 H02W0201
arc: E3_H06E0303 F5
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V02N0601 F4
arc: N3_V06N0303 F6
arc: W1_H02W0101 F1
arc: W1_H02W0201 F2
word: SLICEC.K1.INIT 1000001001000001
word: SLICED.K1.INIT 0011010100110101
word: SLICEB.K1.INIT 0000001111110011
word: SLICEC.K0.INIT 0101001100000000
word: SLICEA.K1.INIT 1100100001000000
word: SLICEB.K0.INIT 1101000010000000
word: SLICED.K0.INIT 1010000011000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R19C9:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V02N0601
arc: H00L0000 V02S0201
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 E3_H06W0203
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 V02S0001
arc: V00B0100 V02N0301
arc: V00T0000 N1_V02S0401
arc: V00T0100 V02N0501
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 H01E0001
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 E1_H02W0601
arc: A2 V02S0501
arc: A3 V00B0000
arc: A4 V02S0101
arc: A5 V00T0000
arc: A6 H00L0000
arc: A7 V00T0100
arc: B0 V01N0001
arc: B2 V02N0101
arc: B3 W1_H02E0101
arc: B4 N1_V02S0701
arc: B5 V00B0100
arc: B6 H02E0301
arc: B7 N1_V02S0501
arc: E1_H01E0101 F5
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: N1_V01N0101 F7
arc: S1_V02S0101 F3
arc: V01S0100 F2
arc: W1_H02W0401 F4
word: SLICED.K1.INIT 1001100110011100
word: SLICED.K0.INIT 1001100110011010
word: SLICEC.K1.INIT 1001100110011010
word: SLICEC.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 1001100110011010
word: SLICEB.K0.INIT 1001100110011010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0000000000001100
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R20C10:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0501 V06S0303
arc: E3_H06E0003 N3_V06S0003
arc: H00L0000 W1_H02E0001
arc: H00L0100 N1_V02S0101
arc: H00R0000 W1_H02E0401
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0701 H06E0203
arc: N3_V06N0003 W3_H06E0003
arc: S1_V02S0201 H06W0103
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 H06E0303
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 H02E0401
arc: W1_H02W0001 V06S0003
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 N1_V01S0100
arc: A0 N1_V02S0501
arc: A1 H02E0501
arc: A2 H00L0100
arc: A3 V00B0000
arc: A4 W1_H02E0701
arc: A5 E1_H02W0701
arc: A6 V02N0301
arc: A7 H00L0000
arc: B0 E1_H02W0301
arc: B1 E1_H02W0101
arc: B2 H00R0000
arc: B3 V02S0301
arc: B4 H02E0101
arc: B5 V02S0501
arc: B6 H02W0301
arc: B7 V02N0701
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N3_V06N0103 F2
arc: N3_V06N0303 F5
arc: S1_V02S0601 F6
arc: S1_V02S0701 F7
arc: V01S0000 F1
arc: V01S0100 F4
arc: W1_H02W0101 F3
arc: W1_H02W0201 F0
word: SLICED.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101100
word: SLICEB.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 0110011001101100
word: SLICEA.K0.INIT 0110011001101010
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R20C11:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 S1_V02N0301
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 W1_H02E0201
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 H06W0003
arc: N1_V02N0701 H06W0203
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N1_V01S0000
arc: S3_V06S0003 W3_H06E0003
arc: V00B0000 N1_V02S0001
arc: V00B0100 S1_V02N0101
arc: V00T0000 N1_V02S0401
arc: V00T0100 E1_H02W0101
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 W3_H06E0003
arc: A0 V02S0701
arc: A1 H00L0000
arc: A2 E1_H02W0701
arc: A3 V00T0000
arc: A4 V02S0101
arc: A5 N1_V02S0101
arc: A6 H02W0501
arc: A7 V00T0100
arc: B0 V00B0000
arc: B1 W1_H02E0301
arc: B2 V02N0301
arc: B3 N1_V02S0301
arc: B4 E1_H02W0301
arc: B5 H02E0301
arc: B6 V00B0100
arc: B7 S1_V02N0701
arc: E1_H01E0001 F2
arc: E1_H01E0101 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0101 F6
arc: S1_V02S0001 F0
arc: S1_V02S0501 F5
arc: S1_V02S0601 F4
arc: S1_V02S0701 F7
arc: V01S0000 F1
word: SLICED.K1.INIT 0110011001101100
word: SLICED.K0.INIT 0110011001101100
word: SLICEC.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101100
word: SLICEB.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 0110011001101010
word: SLICEA.K0.INIT 0110011001101010
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R20C12:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 H01E0101
arc: E1_H02E0601 S1_V02N0601
arc: H00L0000 H02E0001
arc: H00L0100 V02S0301
arc: H00R0000 V02S0401
arc: H00R0100 V02S0501
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0001 H01E0001
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 H02E0201
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 H06W0303
arc: S1_V02S0701 N3_V06S0203
arc: V00B0000 V02S0001
arc: V00B0100 N1_V02S0301
arc: V00T0000 H02W0201
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0701 V06S0203
arc: A0 V02S0701
arc: A1 H00L0000
arc: A2 H00L0100
arc: A3 V00T0000
arc: A4 E1_H02W0701
arc: A5 V02N0101
arc: A6 W1_H02E0501
arc: A7 N1_V02S0101
arc: B0 W1_H02E0101
arc: B1 H00R0100
arc: B2 E1_H02W0301
arc: B3 V02N0301
arc: B4 H00R0000
arc: B5 H02E0301
arc: B6 V00B0000
arc: B7 V00B0100
arc: E1_H01E0101 F4
arc: E1_H02E0701 F7
arc: E3_H06E0003 F0
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N3_V06N0003 F3
arc: N3_V06N0103 F1
arc: N3_V06N0303 F5
arc: S1_V02S0601 F6
word: SLICED.K1.INIT 0110011001101100
word: SLICED.K0.INIT 0110011001101100
word: SLICEC.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101010
word: SLICEB.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 0110011001101010
word: SLICEA.K0.INIT 0110011001101100
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R20C13:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 V06S0303
arc: H00L0000 N1_V02S0001
arc: H00R0100 V02S0501
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 E1_H02W0401
arc: V00T0000 V02N0401
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 V06S0003
arc: W1_H02W0701 V02S0701
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 N3_V06S0203
arc: A0 E1_H02W0501
arc: A1 H00L0000
arc: A4 V02N0101
arc: A5 N1_V02S0101
arc: A7 H02E0501
arc: B0 V00B0000
arc: B1 H00R0100
arc: B4 H01E0101
arc: B5 H02E0301
arc: B7 W1_H02E0101
arc: C4 H02E0401
arc: C5 H02E0601
arc: C7 S1_V02N0001
arc: D4 H02W0001
arc: D5 H02E0201
arc: D6 S1_V02N0401
arc: D7 H02W0001
arc: E1_H02E0601 F4
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: M6 V00T0000
arc: N3_V06N0103 F1
arc: N3_V06N0303 F6
arc: S1_V02S0501 F5
word: SLICEB.K1.INIT 0000000000001110
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0110011001101100
word: SLICEA.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 1001000000001001
word: SLICEC.K0.INIT 1010000010001000
word: SLICED.K0.INIT 0000000011111111
word: SLICED.K1.INIT 1100111110101111
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R20C14:PLC2
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 N3_V06S0203
arc: H00L0000 N1_V02S0201
arc: H00L0100 N1_V02S0301
arc: H00R0000 V02S0601
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 H02W0501
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N3_V06S0203
arc: V00B0000 S1_V02N0201
arc: V00B0100 V02S0301
arc: V00T0000 V02N0401
arc: W1_H02W0001 V02S0001
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0303
arc: A0 S1_V02N0701
arc: A1 V01N0101
arc: A2 V02N0501
arc: A3 N1_V02S0701
arc: A7 V02S0301
arc: B1 V02N0301
arc: B2 H02W0101
arc: B3 V02N0101
arc: B4 V02S0501
arc: B5 E1_H02W0101
arc: B7 S1_V02N0501
arc: C0 H00L0000
arc: C1 S1_V02N0601
arc: C2 H02E0401
arc: C3 H00L0100
arc: C4 N1_V02S0201
arc: C5 V02N0201
arc: C6 V00B0100
arc: C7 V00T0000
arc: CE0 H00R0000
arc: CE2 V02S0601
arc: CLK0 G_HPBX0000
arc: D0 F2
arc: D1 V00T0100
arc: D2 V02N0001
arc: D3 N1_V02S0001
arc: D4 E1_H01W0100
arc: D5 H02E0001
arc: D6 H02W0001
arc: D7 H02W0001
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 Q0
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 F6
arc: N1_V02N0601 F6
arc: N3_V06N0203 Q4
arc: S1_V02S0501 F5
arc: V00T0100 F3
arc: V01S0000 F3
arc: V01S0100 Q0
arc: W1_H02W0401 Q4
arc: W3_H06W0003 Q0
arc: W3_H06W0203 Q4
word: SLICEC.K1.INIT 0000111100110011
word: SLICEB.K1.INIT 0010011100011011
word: SLICED.K0.INIT 0000000000001111
word: SLICED.K1.INIT 1110010011011101
word: SLICEA.K1.INIT 1011000011110000
word: SLICEB.K0.INIT 0000110100001000
word: SLICEC.K0.INIT 1111110000001100
word: SLICEA.K0.INIT 1111101000001010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C15:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0601 W1_H02E0601
arc: H00L0100 V02S0101
arc: H00R0000 H02E0601
arc: H00R0100 W1_H02E0501
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 H06W0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 H06E0103
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0103 N3_V06S0003
arc: V00B0100 H02E0701
arc: V00T0000 V02S0601
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 V02S0001
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 V06S0303
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0303 E3_H06W0203
arc: A0 V02S0501
arc: A1 V02S0501
arc: A2 V02S0501
arc: A3 V02S0501
arc: A4 V02S0301
arc: A5 H02W0501
arc: A6 V02N0301
arc: A7 N1_V01N0101
arc: B0 H00R0100
arc: B1 H00R0100
arc: B2 H00R0100
arc: B3 H00R0100
arc: B4 V00B0100
arc: B5 H02W0301
arc: B6 F3
arc: B7 S1_V02N0501
arc: C0 E1_H02W0401
arc: C1 E1_H02W0401
arc: C2 E1_H02W0401
arc: C3 E1_H02W0401
arc: C4 H02W0401
arc: C5 V00T0100
arc: C6 H02W0601
arc: C7 H02W0601
arc: CLK1 G_HPBX0000
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 H00R0000
arc: D3 H00R0000
arc: D4 H00L0100
arc: D5 N1_V02S0601
arc: D6 V02S0401
arc: D7 H02W0201
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: LSR1 V00T0000
arc: N1_V01N0001 F2
arc: N1_V01N0101 F0
arc: W1_H02W0101 F1
arc: W1_H02W0601 F6
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000011001010
word: SLICED.K1.INIT 0000000010101100
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R20C16:PLC2
arc: E1_H02E0201 V02S0201
arc: E1_H02E0501 V06N0303
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 N3_V06S0203
arc: H00L0000 V02N0001
arc: H00R0000 S1_V02N0401
arc: H00R0100 W1_H02E0501
arc: N1_V02N0101 H02W0101
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 H02E0401
arc: N1_V02N0701 H02W0701
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02S0001
arc: V00B0100 V02S0101
arc: V00T0000 H02E0001
arc: V00T0100 V02N0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 V02N0601
arc: A0 N1_V02S0701
arc: A1 N1_V02S0701
arc: A2 V02N0501
arc: A3 W1_H02E0501
arc: A4 S1_V02N0301
arc: A5 E1_H02W0501
arc: A7 H02W0501
arc: B0 V00T0000
arc: B1 V00B0000
arc: B2 V01N0001
arc: B3 V02S0101
arc: B4 V02N0501
arc: B5 H00L0000
arc: B7 V00B0100
arc: C0 W1_H02E0401
arc: C1 W1_H02E0401
arc: C2 E1_H01W0000
arc: C3 V02N0401
arc: C4 V02S0201
arc: C5 V02S0201
arc: C7 H02E0601
arc: CE0 V02N0201
arc: CLK0 G_HPBX0000
arc: D0 V02S0001
arc: D1 H02E0001
arc: D2 V02S0201
arc: D3 H00R0000
arc: D4 H02W0201
arc: D5 V02N0601
arc: D7 H00R0100
arc: E1_H01E0101 Q0
arc: E1_H02E0101 Q1
arc: E1_H02E0401 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F4
arc: LSR1 V00T0100
arc: M6 N1_V01N0101
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 F3
arc: S3_V06S0003 Q0
arc: V01S0000 Q1
arc: W1_H02W0001 Q0
arc: W3_H06W0103 F2
word: SLICEA.K0.INIT 0000001000000000
word: SLICEA.K1.INIT 0100000000000000
word: SLICEC.K0.INIT 0000111000000010
word: SLICEB.K0.INIT 0000000011100100
word: SLICEC.K1.INIT 0000101000001100
word: SLICEB.K1.INIT 1111000101110001
word: SLICED.K0.INIT 1111111111111111
word: SLICED.K1.INIT 1111000111110100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R20C17:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 H01E0101
arc: E3_H06E0103 W3_H06E0003
arc: H00L0000 S1_V02N0201
arc: H00R0000 H02E0401
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 N1_V01S0000
arc: N3_V06N0003 H06W0003
arc: N3_V06N0103 H06E0103
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0301 H02W0301
arc: V00B0000 V02S0001
arc: V00B0100 V02S0301
arc: V00T0000 V02N0401
arc: V00T0100 V02S0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 V06S0203
arc: W3_H06W0003 V06S0003
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 V02N0501
arc: A3 V02N0501
arc: A4 V00B0000
arc: A5 H02E0701
arc: A6 N1_V01N0101
arc: A7 H02W0701
arc: B0 V02S0101
arc: B1 V02S0101
arc: B2 V02S0101
arc: B3 V02S0101
arc: B4 S1_V02N0701
arc: B5 N1_V02S0701
arc: B6 V00T0000
arc: B7 H02E0101
arc: C0 N1_V02S0601
arc: C1 N1_V02S0601
arc: C2 N1_V02S0601
arc: C3 N1_V02S0601
arc: C4 V00T0100
arc: C5 N1_V02S0001
arc: C6 H02E0601
arc: C7 V02N0201
arc: CLK1 G_HPBX0000
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 V02N0001
arc: D3 V02N0001
arc: D4 H02W0001
arc: D5 H00R0100
arc: D6 H02E0201
arc: D7 E1_H01W0100
arc: E1_H01E0001 F7
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: H01W0100 F6
arc: LSR1 V00B0100
arc: M3 H00R0000
arc: M7 H02W0201
arc: MUXCLK1 CLK1
arc: MUXCLK3 CLK1
arc: N1_V01N0001 Q7
arc: N1_V01N0101 F3
arc: N1_V02N0101 Q3
arc: W1_H02W0201 F0
word: SLICED.K1.INIT 0000000000000001
word: SLICED.K0.INIT 0000000010101100
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R20C18:PLC2
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0701 V02S0701
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0001 H01E0001
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0701 E1_H02W0701
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0501 H01E0101
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 N3_V06S0003
arc: W3_H06W0103 N3_V06S0103
arc: W3_H06W0203 N1_V01S0000
arc: B1 H02E0301
arc: C0 V02S0401
arc: CE0 N1_V02S0201
arc: CLK0 G_HPBX0000
arc: D0 V02S0201
arc: D1 V02S0201
arc: E1_H02E0101 Q1
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1100110000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C19:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 V02N0201
arc: E1_H02E0701 V02N0701
arc: H00R0000 H02E0401
arc: H00R0100 W1_H02E0501
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 E1_H01W0000
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 H02W0701
arc: V00B0000 W1_H02E0401
arc: V00T0000 W1_H02E0001
arc: W1_H02W0001 V06S0003
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0601 E1_H01W0000
arc: A0 H02E0701
arc: A2 F5
arc: A4 S1_V02N0301
arc: A5 V02N0301
arc: A6 E1_H02W0501
arc: B0 E1_H01W0100
arc: B2 H02E0301
arc: B4 H00R0000
arc: B5 H02E0101
arc: B6 E1_H02W0101
arc: C0 H02W0401
arc: C2 E1_H02W0401
arc: C3 V02N0401
arc: C4 V00T0000
arc: C5 V01N0101
arc: C6 F4
arc: D0 V02S0001
arc: D2 H02W0001
arc: D3 W1_H02E0001
arc: D4 V02S0401
arc: D5 H00R0100
arc: D6 V02N0401
arc: E1_H01E0001 F0
arc: E1_H01E0101 F2
arc: E1_H02E0001 F2
arc: E1_H02E0301 F3
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0000
arc: M6 W1_H02E0401
arc: N1_V01N0001 F2
arc: N1_V01N0101 F2
arc: N3_V06N0303 F6
word: SLICEB.K1.INIT 0000111100000000
word: SLICED.K0.INIT 0000000000000111
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0001000000000000
word: SLICEB.K0.INIT 1000000000000000
word: SLICEC.K1.INIT 0000000000000001
word: SLICEA.K0.INIT 1111010100110001
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R20C20:PLC2
arc: E1_H02E0201 V06N0103
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 V02N0701
arc: H00R0100 H02W0701
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 V01N0001
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 V01N0101
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0601 N1_V02S0301
arc: V00T0100 H02E0301
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0701 V06S0203
arc: A0 E1_H02W0701
arc: A2 W1_H02E0701
arc: A4 F5
arc: A5 H02E0701
arc: A6 E1_H01W0000
arc: A7 V02N0301
arc: B0 H00R0100
arc: B2 V02N0301
arc: B3 V02N0301
arc: B4 V02S0701
arc: B5 V02N0501
arc: C0 N1_V01S0100
arc: C1 V02S0601
arc: C2 F4
arc: C4 E1_H01E0101
arc: C6 H01E0001
arc: C7 V02N0001
arc: CLK0 G_HPBX0000
arc: D0 V01S0100
arc: D1 N1_V01S0000
arc: D2 S1_V02N0001
arc: D3 S1_V02N0201
arc: D4 H02E0201
arc: D5 H02E0001
arc: D6 N1_V02S0601
arc: D7 S1_V02N0601
arc: E1_H01E0101 F1
arc: E1_H02E0001 Q0
arc: E1_H02E0401 F6
arc: E1_H02E0501 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q5
arc: H01W0100 Q0
arc: M2 V00T0100
arc: M5 V01S0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F7
arc: N1_V01N0101 Q5
arc: N1_V02N0001 Q0
arc: N1_V02N0501 Q5
arc: N3_V06N0003 Q0
arc: N3_V06N0303 Q5
arc: S1_V02S0701 F5
arc: V01S0000 F2
arc: V01S0100 F7
arc: W3_H06W0003 Q0
arc: W3_H06W0303 Q5
word: SLICEC.K1.INIT 1000100000000000
word: SLICEC.K0.INIT 0000000010111111
word: SLICEA.K1.INIT 1111000000000000
word: SLICED.K1.INIT 0000000011110101
word: SLICEA.K0.INIT 1111000011110100
word: SLICEB.K0.INIT 0000101000001000
word: SLICEB.K1.INIT 1111111111001100
word: SLICED.K0.INIT 1111000001010000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1

.tile R20C21:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 V02S0301
arc: H00R0000 V02N0601
arc: H00R0100 H02W0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 N1_V01S0000
arc: N3_V06N0103 H06E0103
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0501 H02W0501
arc: S1_V02S0701 V01N0101
arc: V00B0000 H02E0401
arc: V00B0100 H02E0701
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 V06S0303
arc: W1_H02W0701 V02S0701
arc: A4 N1_V02S0101
arc: B4 V02S0701
arc: C4 V02S0201
arc: C6 H02E0401
arc: CLK0 G_HPBX0000
arc: D4 V00B0000
arc: E1_H02E0501 Q7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H00L0100 F3
arc: H01W0000 Q7
arc: M0 H02E0601
arc: M1 H00R0100
arc: M2 H02E0601
arc: M3 H00R0000
arc: M4 V00B0100
arc: M5 H00R0100
arc: M6 V00B0100
arc: M7 H00L0100
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q7
arc: N1_V02N0701 Q7
arc: N3_V06N0203 Q7
arc: V01S0000 Q7
arc: W3_H06W0203 Q7
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 1100110111111111
word: SLICEC.K1.INIT 1111111111111111
word: SLICED.K0.INIT 0000111100001111
word: SLICED.K1.INIT 1111111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C22:PLC2
arc: E1_H02E0401 V06S0203
arc: H00L0000 H02W0201
arc: H00L0100 H02W0301
arc: H00R0100 W1_H02E0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0601 H06E0303
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N1_V02S0701
arc: V00T0000 E1_H02W0001
arc: V01S0000 N3_V06S0103
arc: W1_H02W0501 V06S0303
arc: A1 W1_H02E0701
arc: A6 V02S0301
arc: A7 N1_V02S0301
arc: B1 H02E0301
arc: B5 V01S0000
arc: B6 H02E0101
arc: B7 H02W0301
arc: C1 H00L0100
arc: D1 V02N0001
arc: D7 H00R0100
arc: E1_H01E0001 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00T0000
arc: M1 H00L0000
arc: M2 V00T0000
arc: N1_V02N0401 F6
arc: S1_V02S0501 F7
arc: W1_H02W0701 F5
word: SLICED.K1.INIT 0000000010001000
word: SLICED.K0.INIT 0100010001000100
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000100000101
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K1.INIT 0011001100110011
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R20C23:PLC2
arc: N1_V02N0201 W3_H06E0103
arc: S1_V02S0001 H01E0001
arc: S1_V02S0201 H02W0201
arc: S1_V02S0501 W1_H02E0501
arc: V00B0100 N1_V02S0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 V06S0003
arc: W3_H06W0003 V06S0003
arc: A1 F5
arc: A5 F7
arc: B7 H02W0101
arc: C5 H02E0401
arc: C7 V02N0001
arc: D1 V00B0100
arc: D5 H02W0001
arc: F1 F1_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F1
arc: N1_V02N0101 F1
arc: N1_V02N0501 F7
word: SLICEA.K1.INIT 1010101000000000
word: SLICEC.K1.INIT 0000000010100000
word: SLICED.K1.INIT 0000001100000011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.D1MUX 1

.tile R20C24:PLC2
arc: S1_V02S0501 N1_V02S0401
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 V06S0103

.tile R20C25:PLC2
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0501 N3_V06S0303

.tile R20C2:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 E3_H06W0303
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 H02W0601

.tile R20C31:PLC2
arc: E1_H02E0601 N3_V06S0303
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0701 N1_V02S0701

.tile R20C33:PLC2
arc: S1_V02S0601 W1_H02E0601

.tile R20C34:PLC2
arc: E3_H06E0203 N3_V06S0203
arc: S1_V02S0201 N3_V06S0103

.tile R20C37:PLC2
arc: S1_V02S0401 H06E0203

.tile R20C3:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0501 V06S0303
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 H02E0401
arc: S1_V02S0501 N3_V06S0303
arc: V00B0100 H02E0501
arc: V00T0100 V02N0701
arc: W1_H02W0601 N3_V06S0303
arc: A0 E1_H01E0001
arc: A2 V02N0701
arc: B0 V01N0001
arc: B2 H01W0100
arc: B4 V02S0701
arc: B6 V02N0501
arc: C0 H02W0601
arc: C4 V02N0001
arc: C6 V02N0001
arc: CLK0 G_HPBX0000
arc: D0 V00T0100
arc: D2 V01S0100
arc: D3 S1_V02N0201
arc: D4 H02W0001
arc: D5 F2
arc: D6 V02S0401
arc: D7 F0
arc: E1_H01E0001 Q3
arc: E1_H02E0001 Q0
arc: E1_H02E0301 Q3
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H00R0000 F6
arc: H01W0100 Q3
arc: M0 V00B0000
arc: M2 H02W0601
arc: M3 H00R0000
arc: M4 V00B0100
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: V00B0000 F4
arc: V01S0000 Q3
arc: V01S0100 Q0
word: SLICED.K0.INIT 1100111111000000
word: SLICED.K1.INIT 0000000011111111
word: SLICEC.K0.INIT 1111110000001100
word: SLICEC.K1.INIT 0000000011111111
word: SLICEB.K0.INIT 0001000111101110
word: SLICEB.K1.INIT 0000000011111111
word: SLICEA.K0.INIT 0011010100111010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R20C40:PLC2
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N3_V06S0203

.tile R20C43:PLC2
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N3_V06S0303

.tile R20C4:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0401 V01N0001
arc: H00R0100 V02S0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 V01N0001
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0201 H02E0201
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 E1_H02W0701
arc: A2 N1_V02S0501
arc: B0 V02S0101
arc: B6 H02E0301
arc: C0 S1_V02N0401
arc: C2 H02W0601
arc: C6 V01N0101
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 W1_H02E0201
arc: D2 V02N0201
arc: D6 H02E0001
arc: E1_H02E0601 F6
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: MUXCLK0 CLK0
arc: N3_V06N0003 Q0
arc: V01S0100 F2
word: SLICED.K0.INIT 0000000000000011
word: SLICEA.K0.INIT 1111110000001100
word: SLICEB.K0.INIT 0000111101010101
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1

.tile R20C5:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 V06S0003
arc: H00R0100 V02S0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 H02W0601
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 H06W0103
arc: S1_V02S0701 E1_H02W0701
arc: W1_H02W0601 V02S0601
arc: A2 F7
arc: A4 V02S0301
arc: A5 V02S0301
arc: A7 S1_V02N0301
arc: B0 V02S0101
arc: B2 E1_H02W0101
arc: B3 S1_V02N0301
arc: B4 E1_H02W0101
arc: B5 E1_H02W0101
arc: C0 V02S0401
arc: C2 H02E0401
arc: C3 V02N0601
arc: C4 H02E0601
arc: C5 H02E0601
arc: C7 V02S0001
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 N1_V02S0201
arc: D2 V00T0100
arc: D3 N1_V02S0001
arc: D4 W1_H02E0201
arc: D5 W1_H02E0201
arc: D7 E1_H02W0201
arc: E1_H01E0001 F2
arc: E1_H02E0001 Q0
arc: E3_H06E0203 F4
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: MUXCLK0 CLK0
arc: N1_V01N0101 Q0
arc: N3_V06N0003 Q0
arc: N3_V06N0303 F5
arc: S3_V06S0003 Q0
arc: V00T0100 F3
word: SLICEC.K0.INIT 0000000001000000
word: SLICEC.K1.INIT 1100110010001100
word: SLICEA.K0.INIT 1111000011001100
word: SLICEB.K1.INIT 0000001111001111
word: SLICED.K1.INIT 0000101001011111
word: SLICEB.K0.INIT 0000010011000100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R20C6:PLC2
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 N3_V06S0303
arc: E3_H06E0103 V06S0103
arc: H00R0100 H02W0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 H02E0701
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 V02N0201
arc: V00T0000 W1_H02E0001
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 N1_V02S0701
arc: A0 E1_H02W0501
arc: A3 H02E0501
arc: A7 N1_V02S0101
arc: B0 S1_V02N0101
arc: B2 H02E0301
arc: B3 H02E0301
arc: B7 V00B0000
arc: C0 E1_H02W0601
arc: C3 H00R0100
arc: C7 V02S0201
arc: D0 F2
arc: D2 V02N0001
arc: D7 H02E0201
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0100
arc: M2 V00T0000
arc: V00B0100 F7
word: SLICEA.K0.INIT 0100010011110100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1100110011111111
word: SLICEB.K1.INIT 0001110100011101
word: SLICED.K1.INIT 1010100010100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R20C7:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 V06S0003
arc: E3_H06E0303 N3_V06S0303
arc: H00R0000 V02N0601
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 H06E0003
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H02W0701
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0203 N3_V06S0203
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 V06S0103
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0701 E1_H02W0601
arc: A0 H02E0501
arc: A4 F7
arc: A7 E1_H02W0701
arc: B0 W1_H02E0301
arc: B4 H00R0000
arc: B7 W1_H02E0301
arc: C4 H02W0601
arc: C7 V02N0001
arc: D0 H02E0201
arc: D4 F0
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
word: SLICEA.K0.INIT 0100010001110111
word: SLICED.K1.INIT 0100011101000111
word: SLICEC.K0.INIT 0001000011010000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R20C8:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 V06S0203
arc: H00L0000 H02E0001
arc: H00L0100 N1_V02S0101
arc: H00R0000 H02W0401
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0303 E3_H06W0303
arc: V00B0100 H02E0701
arc: V00T0000 E1_H02W0001
arc: W1_H02W0201 V06S0103
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0103 V06S0103
arc: W3_H06W0303 E3_H06W0303
arc: A1 E1_H02W0501
arc: A2 V02S0501
arc: A3 H02W0501
arc: A4 V02S0101
arc: A5 W1_H02E0501
arc: A6 H00R0000
arc: A7 F5
arc: B1 V02S0301
arc: B2 H00L0000
arc: B3 E1_H02W0301
arc: B4 E1_H02W0101
arc: B5 W1_H02E0301
arc: B6 V02N0701
arc: B7 F3
arc: C1 F4
arc: C2 N1_V02S0401
arc: C3 H00L0100
arc: C4 V02S0001
arc: C5 H02E0601
arc: C6 V02S0201
arc: C7 V00T0000
arc: D1 H00R0000
arc: D2 V00B0100
arc: D3 H02W0201
arc: D4 V02N0401
arc: D5 H02E0201
arc: D6 V02N0601
arc: D7 F2
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0000
arc: N1_V02N0201 F0
arc: V00B0000 F6
word: SLICEB.K1.INIT 1001000000001001
word: SLICEB.K0.INIT 1001000000001001
word: SLICEC.K1.INIT 1000010000100001
word: SLICED.K1.INIT 1000000000000000
word: SLICEC.K0.INIT 1010110000000000
word: SLICED.K0.INIT 1100110101001101
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1111000111110100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R20C9:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 S1_V02N0501
arc: H00L0000 N1_V02S0201
arc: H00R0000 N1_V02S0401
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 E3_H06W0303
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0301 N1_V01S0100
arc: V00B0000 N1_V02S0001
arc: V00B0100 W1_H02E0501
arc: V00T0000 H02E0201
arc: V00T0100 H02W0301
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 V02S0701
arc: A2 N1_V02S0701
arc: A3 V00B0000
arc: A4 V00T0000
arc: A5 V00T0100
arc: A6 H00L0000
arc: A7 H02E0501
arc: B0 S1_V02N0101
arc: B2 W1_H02E0101
arc: B3 H00R0000
arc: B4 V02S0701
arc: B5 V02S0501
arc: B6 H02E0301
arc: B7 V00B0100
arc: E1_H01E0001 F4
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F5
arc: H01W0100 F6
arc: N1_V01N0101 F7
arc: V01S0000 F2
arc: V01S0100 F3
word: SLICED.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101010
word: SLICEB.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0000000000001100
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R21C10:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0003 V06S0003
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02W0001
arc: H00L0100 H02W0301
arc: H00R0000 N1_V02S0401
arc: H01W0100 W3_H06E0303
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 H02W0501
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 N3_V06S0103
arc: V00B0000 S1_V02N0001
arc: V00B0100 H02W0701
arc: V00T0000 S1_V02N0601
arc: V00T0100 V02S0701
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0701 E3_H06W0203
arc: A0 V02N0701
arc: A1 V02N0701
arc: A3 V00B0000
arc: A4 V00T0100
arc: A5 N1_V01S0100
arc: A6 H00R0000
arc: A7 Q7
arc: B1 S1_V02N0301
arc: B3 N1_V02S0101
arc: B4 N1_V02S0701
arc: B5 H02W0301
arc: B6 H02W0301
arc: C1 E1_H02W0401
arc: C3 H00L0000
arc: C4 E1_H01E0101
arc: C5 E1_H01E0101
arc: C6 E1_H01E0101
arc: C7 H02E0401
arc: CLK0 G_HPBX0000
arc: D0 V02S0201
arc: D1 V02S0201
arc: D2 S1_V02N0001
arc: D3 N1_V01S0000
arc: D4 H00L0100
arc: D5 N1_V02S0601
arc: D6 V02S0601
arc: D7 V02N0401
arc: E1_H01E0001 F4
arc: E1_H02E0001 F0
arc: E1_H02E0101 Q3
arc: E1_H02E0201 F0
arc: E1_H02E0501 F7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: M0 V00T0000
arc: M2 V00B0100
arc: M3 W1_H02E0201
arc: M7 H02E0201
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N3_V06N0103 F2
arc: N3_V06N0303 F5
arc: S1_V02S0601 F6
word: SLICEA.K0.INIT 0000000001010101
word: SLICEA.K1.INIT 1110010011011101
word: SLICED.K1.INIT 0101010100001111
word: SLICEB.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 1101111111010101
word: SLICEC.K1.INIT 1110000000100000
word: SLICED.K0.INIT 1011000010000000
word: SLICEC.K0.INIT 1100000010100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R21C11:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0601 V06S0303
arc: H00L0000 N1_V02S0201
arc: H00L0100 V02S0301
arc: H00R0000 V02S0601
arc: H00R0100 H02W0501
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 S1_V02N0501
arc: S1_V02S0201 H06W0103
arc: S1_V02S0401 N1_V02S0401
arc: V00B0000 N1_V02S0001
arc: V00B0100 H02E0701
arc: V00T0000 S1_V02N0401
arc: V00T0100 N1_V02S0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 H01E0101
arc: A0 H02E0501
arc: A1 H00L0000
arc: A3 V02S0701
arc: A4 H02E0701
arc: A6 H02E0701
arc: A7 S1_V02N0301
arc: B0 E1_H01W0100
arc: B1 V00B0000
arc: B3 N1_V02S0301
arc: B4 H00R0000
arc: B5 H02E0101
arc: B6 V02S0501
arc: B7 N1_V01S0000
arc: C0 E1_H02W0401
arc: C1 H02E0401
arc: C3 V02S0401
arc: C4 N1_V02S0001
arc: C5 V01N0101
arc: C6 V00T0100
arc: C7 H02E0401
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: D1 V02S0001
arc: D2 H02E0001
arc: D3 H02E0201
arc: D4 N1_V02S0601
arc: D5 H00L0100
arc: D6 V00B0000
arc: D7 V00B0000
arc: E1_H01E0001 F0
arc: E1_H01E0101 F7
arc: E1_H02E0001 F2
arc: E3_H06E0003 Q0
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00T0000
arc: M2 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F5
arc: N1_V02N0001 Q0
arc: N3_V06N0003 F0
arc: N3_V06N0303 F5
arc: S1_V02S0101 F1
arc: V01S0000 F6
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 0101110011001100
word: SLICEC.K1.INIT 0011000000111111
word: SLICEA.K1.INIT 1011000010000000
word: SLICED.K1.INIT 1010000011000000
word: SLICEC.K0.INIT 1010100000001000
word: SLICED.K0.INIT 1010000010001000
word: SLICEB.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 1110001011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R21C12:PLC2
arc: E1_H02E0401 S1_V02N0401
arc: H00R0000 N1_V02S0601
arc: H00R0100 V02S0501
arc: N1_V02N0101 H02W0101
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0301 H01E0101
arc: V00B0000 N1_V02S0201
arc: V00B0100 E1_H02W0701
arc: V00T0000 E1_H02W0001
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V02S0501
arc: A0 H01E0001
arc: A2 H02W0701
arc: A3 H02W0501
arc: A4 E1_H02W0501
arc: A5 E1_H02W0501
arc: A7 H00L0000
arc: B3 V02S0101
arc: B5 H00R0000
arc: B7 V00B0000
arc: C0 V02S0401
arc: C3 S1_V02N0401
arc: C5 V00T0000
arc: C7 V02S0001
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 N1_V01S0000
arc: D2 H02E0201
arc: D3 V02S0201
arc: D5 V02S0601
arc: D6 F2
arc: D7 E1_H02W0001
arc: E1_H01E0001 F6
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H00L0000 F2
arc: H01W0100 Q0
arc: LSR0 V00B0100
arc: M2 W1_H02E0601
arc: M4 W1_H02E0401
arc: M6 W1_H02E0401
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0401 F4
word: SLICEB.K0.INIT 0000000001010101
word: SLICEB.K1.INIT 1110001010111011
word: SLICEA.K0.INIT 1111101000001010
word: SLICEC.K0.INIT 0101010101010101
word: SLICEC.K1.INIT 1101111111010101
word: SLICED.K0.INIT 0000000011111111
word: SLICED.K1.INIT 1101110111110101
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R21C13:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0201 H01E0001
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0003 N3_V06S0003
arc: H00L0000 S1_V02N0201
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 H06W0203
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: V00T0000 E1_H02W0201
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 N1_V02S0701
arc: A0 V02S0501
arc: A3 N1_V02S0701
arc: A5 E1_H01W0000
arc: A7 V02N0301
arc: B0 F3
arc: B3 H02W0301
arc: B5 V02S0701
arc: B7 H02W0101
arc: C0 E1_H02W0601
arc: C3 W1_H02E0601
arc: C5 H02W0401
arc: C7 S1_V02N0001
arc: CLK0 G_HPBX0000
arc: D0 V01S0100
arc: D3 V02S0201
arc: D5 E1_H02W0001
arc: D7 H02W0201
arc: E1_H01E0001 F0
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: M1 H00L0000
arc: M4 V00T0000
arc: MUXCLK0 CLK0
arc: N1_V02N0301 Q1
arc: V01S0100 F7
arc: W3_H06W0203 F4
word: SLICED.K1.INIT 1001000000001001
word: SLICEB.K1.INIT 1000001001000001
word: SLICEA.K0.INIT 1000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000010101100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C14:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0303 N3_V06S0303
arc: H00R0100 V02S0501
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0701 H02E0701
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 V02S0001
arc: V00T0000 V02S0401
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0103 N3_V06S0103
arc: A1 H01E0001
arc: A5 N1_V02S0101
arc: A6 F7
arc: A7 E1_H02W0701
arc: B1 N1_V02S0101
arc: B5 N1_V02S0701
arc: B7 N1_V01S0000
arc: C1 N1_V02S0401
arc: C5 H01E0001
arc: C6 H02W0401
arc: C7 F4
arc: CLK0 G_HPBX0000
arc: D1 S1_V02N0001
arc: D5 V02S0401
arc: D6 S1_V02N0401
arc: D7 H00L0100
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F1
arc: H01W0000 Q6
arc: M0 V00T0000
arc: M1 H00R0100
arc: M2 V00T0000
arc: M4 V00B0000
arc: MUXCLK3 CLK0
arc: N1_V01N0101 F4
arc: N1_V02N0301 F1
word: SLICED.K1.INIT 1010001010101010
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 0111111111111111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0111111111111111
word: SLICED.K0.INIT 1111101011111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1

.tile R21C15:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0701 W1_H02E0601
arc: H00L0100 E1_H02W0301
arc: H00R0000 H02E0601
arc: H00R0100 V02S0501
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 H02E0201
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 V02N0201
arc: V00B0100 E1_H02W0501
arc: V00T0000 S1_V02N0601
arc: V00T0100 V02S0701
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 V01N0001
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0003 E3_H06W0003
arc: A0 N1_V02S0501
arc: A1 N1_V02S0501
arc: A2 N1_V02S0501
arc: A3 N1_V02S0501
arc: A4 N1_V02S0301
arc: A5 V02S0101
arc: A7 V02N0301
arc: B0 V00T0000
arc: B1 V00T0000
arc: B2 H00R0100
arc: B3 H00R0100
arc: B4 V02N0701
arc: B5 H02W0301
arc: B6 N1_V02S0701
arc: B7 N1_V02S0701
arc: C0 S1_V02N0401
arc: C1 S1_V02N0401
arc: C2 S1_V02N0401
arc: C3 S1_V02N0401
arc: C4 H02W0401
arc: C5 V00T0100
arc: C7 H02W0601
arc: CLK1 G_HPBX0000
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 H00R0000
arc: D3 H00R0000
arc: D4 V02S0401
arc: D5 E1_H02W0201
arc: D6 H02W0201
arc: D7 H00L0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F1
arc: H01W0100 F6
arc: LSR1 V00B0000
arc: M3 W1_H02E0201
arc: M6 V00B0100
arc: MUXCLK1 CLK1
arc: N1_V02N0201 F2
arc: N1_V02N0301 F3
arc: N3_V06N0003 Q3
arc: V01S0100 F0
word: SLICED.K0.INIT 0000000000110011
word: SLICED.K1.INIT 1110101100101011
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R21C16:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 V02N0201
arc: H00L0100 V02S0301
arc: H00R0000 E1_H02W0601
arc: H00R0100 H02E0701
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0203 N3_V06S0203
arc: V00B0100 V02N0101
arc: V00T0000 V02S0401
arc: W1_H02W0001 V06S0003
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 E1_H01W0100
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 V02N0501
arc: A3 V02N0701
arc: A4 N1_V02S0301
arc: A5 V00T0000
arc: A7 E1_H01W0000
arc: B0 H02W0101
arc: B1 H02W0101
arc: B2 H02W0101
arc: B3 H02W0101
arc: B4 V02S0701
arc: B5 H00R0000
arc: B6 N1_V01S0000
arc: B7 S1_V02N0501
arc: C0 H02W0401
arc: C1 H02W0401
arc: C2 H02W0401
arc: C3 H02W0401
arc: C4 S1_V02N0201
arc: C5 S1_V02N0001
arc: C7 E1_H02W0401
arc: CLK1 G_HPBX0000
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D2 E1_H02W0001
arc: D3 E1_H02W0001
arc: D4 E1_H02W0201
arc: D5 V02N0601
arc: D6 H00L0100
arc: D7 S1_V02N0401
arc: E1_H01E0001 F3
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: LSR1 V00B0100
arc: M1 H00R0100
arc: MUXCLK0 CLK1
arc: MUXCLK3 CLK1
arc: N1_V01N0001 F1
arc: N1_V01N0101 Q6
arc: N1_V02N0001 F2
arc: N3_V06N0103 Q1
arc: N3_V06N0203 F7
arc: V01S0000 Q6
arc: V01S0100 F0
arc: W3_H06W0203 F7
word: SLICED.K1.INIT 0100000000000000
word: SLICED.K0.INIT 1100110011111111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEC.MODE RAMW
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R21C17:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 V06S0303
arc: E3_H06E0203 N3_V06S0203
arc: H00L0000 S1_V02N0001
arc: H00R0100 H02W0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 H02E0201
arc: S1_V02S0501 N1_V01S0100
arc: V00B0000 V02S0001
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 S1_V02N0501
arc: A0 H00L0000
arc: A3 V00B0000
arc: A4 S1_V02N0101
arc: A5 N1_V01S0100
arc: B0 V02S0301
arc: B3 H02W0301
arc: B4 S1_V02N0501
arc: B7 S1_V02N0701
arc: C0 E1_H01W0000
arc: C3 V02N0601
arc: C4 N1_V02S0201
arc: C5 H02E0601
arc: CLK0 G_HPBX0000
arc: D0 V02N0001
arc: D3 N1_V02S0201
arc: D4 V00B0000
arc: D5 H00R0100
arc: D7 H02E0201
arc: E1_H01E0001 F2
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q0
arc: LSR0 V00B0100
arc: M2 N1_V01N0001
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F4
arc: N1_V01N0101 F5
arc: S1_V02S0701 F5
arc: V00B0100 F7
word: SLICED.K1.INIT 1111111111001100
word: SLICEA.K0.INIT 1111111111111011
word: SLICEC.K1.INIT 0000000000000101
word: SLICEC.K0.INIT 1000110011001111
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1100110111001110
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R21C18:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 V06S0103
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 N1_V02S0701
arc: H00L0000 N1_V02S0001
arc: H00R0100 S1_V02N0701
arc: N1_V02N0201 H01E0001
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 H02E0501
arc: V00B0000 H02W0601
arc: V00B0100 W1_H02E0701
arc: V00T0100 V02S0701
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 V06S0203
arc: A0 H02E0701
arc: A1 V02N0501
arc: A2 S1_V02N0501
arc: A3 V00T0000
arc: B2 F3
arc: B3 E1_H01W0100
arc: B5 V02S0701
arc: C0 H02W0601
arc: C1 N1_V02S0401
arc: C2 H00R0100
arc: C3 H00L0000
arc: CE0 W1_H02E0101
arc: CLK0 G_HPBX0000
arc: D0 V00T0100
arc: D2 V02S0001
arc: D3 S1_V02N0001
arc: D5 V00B0000
arc: E1_H01E0101 F2
arc: E1_H02E0301 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q1
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0001 F2
arc: N1_V02N0701 F5
arc: S1_V02S0701 F5
arc: V00T0000 Q0
word: SLICEC.K1.INIT 1100110000000000
word: SLICEA.K1.INIT 1010000010100000
word: SLICEB.K0.INIT 1000000000000000
word: SLICEA.K0.INIT 1010000000000000
word: SLICEB.K1.INIT 0000000000000001
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R21C19:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0201 W1_H02E0701
arc: H00L0000 N1_V02S0201
arc: H00R0100 E1_H02W0701
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0701 H01E0101
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0401 H06E0203
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 V06S0203
arc: A0 H00L0000
arc: A3 V02S0701
arc: A4 S1_V02N0301
arc: A5 V00B0000
arc: B0 V02N0101
arc: B3 H02E0101
arc: B4 H02E0301
arc: B5 S1_V02N0701
arc: B6 W1_H02E0301
arc: C0 N1_V02S0601
arc: C3 N1_V02S0601
arc: C4 S1_V02N0201
arc: C5 V01N0101
arc: C6 E1_H02W0601
arc: CE0 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 H02E0201
arc: D3 N1_V02S0201
arc: D5 V02N0401
arc: E1_H01E0001 F6
arc: E1_H02E0501 F5
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0100 Q6
arc: M2 H02E0601
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q0
arc: V00B0000 F4
arc: V00T0000 F2
arc: V01S0100 Q6
arc: W3_H06W0203 Q4
word: SLICED.K0.INIT 1100000011000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000100000
word: SLICEC.K1.INIT 0000010000000000
word: SLICEA.K0.INIT 0000010000000000
word: SLICEC.K0.INIT 1111111011111110
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1

.tile R21C20:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0103 W3_H06E0103
arc: H00R0100 H02W0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 H06E0203
arc: S1_V02S0601 H01E0001
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 S1_V02N0601
arc: A1 S1_V02N0701
arc: A2 S1_V02N0501
arc: A5 W1_H02E0701
arc: A6 F5
arc: B0 V02N0301
arc: B2 S1_V02N0301
arc: B4 F3
arc: B5 V00B0100
arc: B6 V02S0701
arc: C1 F4
arc: C2 S1_V02N0401
arc: C3 N1_V02S0401
arc: C5 H01E0001
arc: C7 V02S0001
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 H02E0201
arc: D1 N1_V02S0201
arc: D2 V01S0100
arc: D3 H02W0001
arc: D4 E1_H01W0100
arc: D5 V00B0000
arc: D6 F2
arc: D7 E1_H02W0001
arc: E1_H01E0001 Q6
arc: E1_H02E0001 Q0
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F5
arc: N1_V02N0101 F1
arc: N3_V06N0303 Q6
arc: S1_V02S0301 F3
arc: S1_V02S0701 F7
arc: V00B0000 F4
arc: V00B0100 F7
arc: V01S0000 Q0
arc: V01S0100 Q6
word: SLICEB.K0.INIT 0000100011111100
word: SLICEC.K0.INIT 0000000000110011
word: SLICED.K1.INIT 0000000000001111
word: SLICEB.K1.INIT 1111000000000000
word: SLICEC.K1.INIT 0000101000001000
word: SLICEA.K1.INIT 0101000000000000
word: SLICEA.K0.INIT 1100110000000000
word: SLICED.K0.INIT 1000100011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C21:PLC2
arc: H00L0100 H02W0301
arc: H00R0100 V02S0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0701 N3_V06S0203
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 N3_V06S0203
arc: A1 V02S0501
arc: A2 S1_V02N0501
arc: A6 E1_H01W0000
arc: B1 V02S0301
arc: B4 H02E0101
arc: C0 V02N0601
arc: C1 H02W0401
arc: C2 H02E0601
arc: C4 V02N0001
arc: C6 S1_V02N0001
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0201
arc: D1 E1_H02W0201
arc: D2 N1_V01S0000
arc: D4 F2
arc: D6 H00L0100
arc: E1_H02E0401 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H01W0100 F6
arc: MUXCLK0 CLK0
arc: N1_V02N0301 Q1
arc: N1_V02N0401 F4
arc: N3_V06N0103 Q1
arc: S1_V02S0601 F6
arc: W1_H02W0201 Q0
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 0000000011110000
word: SLICED.K0.INIT 1010101010100000
word: SLICEB.K0.INIT 0000000000001010
word: SLICEC.K0.INIT 0000000000111111
word: SLICEA.K1.INIT 0000000000100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C22:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 N1_V01S0000
arc: E3_H06E0203 W3_H06E0203
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0001 V01N0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N3_V06S0303
arc: W1_H02W0001 V02N0001
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 N3_V06S0203
arc: A3 V02S0501
arc: B3 V02S0101
arc: C3 H02E0401
arc: CLK0 G_HPBX0000
arc: D3 N1_V02S0001
arc: E1_H02E0501 Q7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H00L0100 F3
arc: H01W0000 Q7
arc: M0 V00B0100
arc: M1 H02W0001
arc: M2 V00B0100
arc: M3 E1_H02W0201
arc: M4 V00B0100
arc: M5 H02W0001
arc: M6 V00B0100
arc: M7 H00L0100
arc: MUXCLK3 CLK0
arc: V00B0100 Q7
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1111111111101111
word: SLICEC.K0.INIT 1111111111111111
word: SLICEC.K1.INIT 1111111111111111
word: SLICED.K0.INIT 1111111111111111
word: SLICED.K1.INIT 1111111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C23:PLC2
arc: N1_V02N0001 E1_H02W0001
arc: N3_V06N0303 H06E0303
arc: S1_V02S0601 N3_V06S0303
arc: V00B0000 V02S0201
arc: V00T0100 H02E0101
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V02S0001
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 N3_V06S0203
arc: A0 F5
arc: A1 F5
arc: A2 F5
arc: A3 F5
arc: A5 H02E0501
arc: B1 V00B0000
arc: B5 V02S0501
arc: C1 S1_V02N0601
arc: C6 S1_V02N0001
arc: D1 H02E0201
arc: D5 S1_V02N0601
arc: D6 V01N0001
arc: E1_H01E0001 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00R0000 F6
arc: M0 V00T0100
arc: M1 H00R0000
arc: M2 V00T0100
word: SLICEC.K1.INIT 1010101011001100
word: SLICEB.K0.INIT 0101010101010101
word: SLICEB.K1.INIT 0101010101010101
word: SLICEA.K0.INIT 0101010101010101
word: SLICEA.K1.INIT 0101010001010000
word: SLICED.K0.INIT 0000000011110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1

.tile R21C24:PLC2
arc: S1_V02S0001 V01N0001
arc: S1_V02S0201 N3_V06S0103
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 H01E0001

.tile R21C25:PLC2
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0401 H06E0203
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 W3_H06E0003

.tile R21C26:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R21C28:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R21C2:PLC2
arc: H00R0000 V02S0601
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 N3_V06S0303
arc: A0 H00R0000
arc: A2 H02W0501
arc: A4 E1_H02W0701
arc: B3 H02W0301
arc: B5 V02S0501
arc: E1_H02E0601 F6
arc: F6 F6_SLICE
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0101010101010000
word: SLICEB.K1.INIT 0011001100110000
word: SLICEC.K0.INIT 1001100110011100
word: SLICEC.K1.INIT 0011001100110000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000001110
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R21C30:PLC2
arc: S1_V02S0701 N3_V06S0203

.tile R21C31:PLC2
arc: N1_V01N0101 N3_V06S0203
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 H02W0701
arc: V01S0000 N3_V06S0103

.tile R21C32:PLC2
arc: E1_H02E0601 N3_V06S0303
arc: E3_H06E0303 W3_H06E0203
arc: S1_V02S0401 W3_H06E0203
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 N3_V06S0203

.tile R21C33:PLC2
arc: S1_V02S0001 H02W0001
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 N3_V06S0203
arc: V01S0000 N3_V06S0103

.tile R21C34:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 W3_H06E0303
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 W3_H06E0303
arc: W1_H02W0001 N3_V06S0003

.tile R21C35:PLC2
arc: E1_H02E0601 N3_V06S0303
arc: S1_V02S0601 H06E0303

.tile R21C36:PLC2
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 N3_V06S0203

.tile R21C37:PLC2
arc: S1_V02S0401 H06E0203
arc: S1_V02S0601 H06E0303

.tile R21C38:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R21C39:PLC2
arc: E1_H02E0501 V06S0303
arc: S1_V02S0701 N3_V06S0203
arc: V01S0100 N3_V06S0303

.tile R21C3:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0701 N1_V01S0100
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 E1_H01W0100
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0501 N1_V02S0501
arc: A0 V02S0501
arc: A2 N1_V02S0501
arc: A4 H02W0701
arc: A6 N1_V01S0100
arc: B3 N1_V02S0301
arc: B5 N1_V01S0000
arc: E1_H02E0401 F4
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: N1_V01N0001 F5
arc: N1_V02N0201 F2
arc: N1_V02N0301 F3
arc: V01S0000 F6
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0101010101011010
word: SLICEC.K1.INIT 0011001100111100
word: SLICED.K0.INIT 0101010101011010
word: SLICED.K1.INIT 1111111111110000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R21C40:PLC2
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0701 V06S0203
arc: E3_H06E0103 W3_H06E0003
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 H02W0601

.tile R21C41:PLC2
arc: E1_H02E0601 N3_V06S0303
arc: S1_V02S0301 H02E0301
arc: S1_V02S0601 H06E0303
arc: W1_H02W0601 N3_V06S0303

.tile R21C42:PLC2
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 W1_H02E0701

.tile R21C43:PLC2
arc: S1_V02S0101 H06E0103

.tile R21C4:PLC2
arc: E1_H02E0601 V06S0303
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 H01E0001
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0501 N3_V06S0303
arc: A3 F5
arc: A5 H02E0701
arc: A7 Q7
arc: B7 H02E0301
arc: C2 N1_V01S0100
arc: C3 H02E0401
arc: C5 W1_H02E0601
arc: C7 V02S0201
arc: CLK0 G_HPBX0000
arc: D3 V00B0100
arc: D5 H00R0100
arc: D7 H02E0201
arc: E1_H02E0501 F5
arc: E1_H02E0701 F5
arc: E3_H06E0303 F5
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H00R0100 F7
arc: H01W0000 F5
arc: H01W0100 Q7
arc: M2 E1_H02W0601
arc: M7 H00L0000
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q7
arc: N3_V06N0303 F5
arc: S1_V02S0501 F5
arc: V00B0100 Q7
arc: W1_H02W0701 Q7
word: SLICED.K1.INIT 0000000000000010
word: SLICEC.K1.INIT 0000000001010000
word: SLICEB.K0.INIT 0000111100001111
word: SLICEB.K1.INIT 1010000011110101
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R21C5:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 V01N0001
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 V02S0701
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 N3_V06S0203
arc: A0 V02S0701
arc: A2 H02E0501
arc: A4 H02W0501
arc: B0 V01N0001
arc: B2 V02S0101
arc: C2 F4
arc: C4 V02S0201
arc: D0 H02W0001
arc: D2 F0
arc: D4 V01N0001
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: N1_V02N0001 F2
word: SLICEC.K0.INIT 0101010100001111
word: SLICEA.K0.INIT 0100010001110111
word: SLICEB.K0.INIT 0000100001001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R21C6:PLC2
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0103 N3_V06S0103
arc: H00R0100 H02E0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H02E0301
arc: N1_V02N0701 H06W0203
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 H02W0201
arc: S1_V02S0401 H02W0401
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00T0000 V02S0601
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 V02S0601
arc: A0 V02S0501
arc: A3 S1_V02N0501
arc: A4 H02W0701
arc: A6 W1_H02E0701
arc: A7 W1_H02E0701
arc: B2 H02W0101
arc: B6 V00T0000
arc: B7 F3
arc: C0 H02E0601
arc: C2 H02E0601
arc: C3 H00R0100
arc: C4 H02W0601
arc: C6 F4
arc: C7 V00T0000
arc: D0 V02S0201
arc: D2 S1_V02N0201
arc: D3 H02E0001
arc: D4 H02E0201
arc: D6 F2
arc: D7 F0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V02N0501 F7
arc: N1_V02N0601 F6
word: SLICEB.K0.INIT 0000001111110011
word: SLICEC.K0.INIT 0101010100001111
word: SLICED.K0.INIT 0000010010001100
word: SLICEB.K1.INIT 0000111101010101
word: SLICEA.K0.INIT 0101000001011111
word: SLICED.K1.INIT 0010000001110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R21C7:PLC2
arc: E1_H02E0601 V06S0303
arc: H00R0000 H02W0601
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0601 H06E0303
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 H06E0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0303 N3_V06S0203
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 V06S0203
arc: W3_H06W0303 E3_H06W0203
arc: A1 E1_H02W0501
arc: A7 V02S0101
arc: B0 W1_H02E0101
arc: B1 W1_H02E0101
arc: B2 V02S0301
arc: B3 H02W0301
arc: B7 F3
arc: C0 H02W0601
arc: C1 H02E0601
arc: C2 W1_H02E0401
arc: C3 H02W0401
arc: C7 E1_H01E0101
arc: D1 H00R0000
arc: D2 V02S0201
arc: D3 W1_H02E0001
arc: D7 H02E0201
arc: E1_H01E0101 F2
arc: E1_H02E0201 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: M0 E1_H02W0601
arc: N1_V02N0501 F7
word: SLICEA.K0.INIT 0000001100000011
word: SLICEA.K1.INIT 1110001010111011
word: SLICEB.K1.INIT 0000111100110011
word: SLICEB.K0.INIT 0000001111110011
word: SLICED.K1.INIT 0010001000001010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R21C8:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0701 N1_V02S0701
arc: H00L0000 V02S0201
arc: H00R0100 W1_H02E0501
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0301 H02W0301
arc: V00B0000 N1_V02S0001
arc: V00B0100 E1_H02W0701
arc: W1_H02W0001 V06S0003
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 E1_H02W0301
arc: A1 V02S0701
arc: A2 V02N0701
arc: A3 V02S0501
arc: B1 V00B0000
arc: B3 H00R0100
arc: B4 V02N0501
arc: C1 H00L0000
arc: C2 V02S0601
arc: C3 F4
arc: C4 H02E0601
arc: CLK0 G_HPBX0000
arc: D0 V02S0001
arc: D1 V02S0001
arc: D2 N1_V02S0201
arc: D3 F2
arc: D4 V02N0601
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H01W0100 F0
arc: M0 V00B0100
arc: M3 H01W0100
arc: MUXCLK1 CLK0
arc: N1_V02N0101 F3
arc: N3_V06N0003 Q3
word: SLICEC.K0.INIT 0000111100110011
word: SLICEB.K0.INIT 0000010110101111
word: SLICEB.K1.INIT 0000100000101010
word: SLICEA.K0.INIT 0000000011111111
word: SLICEA.K1.INIT 1011100011111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R21C9:PLC2
arc: E1_H02E0401 S1_V02N0401
arc: H00R0000 N1_V02S0601
arc: H00R0100 H02E0701
arc: N1_V02N0301 S1_V02N0201
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0201 H06E0103
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 E1_H01W0100
arc: V00B0000 V02S0001
arc: V00B0100 H02W0701
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E1_H01W0000
arc: A1 H00R0000
arc: A3 H02W0501
arc: A5 H02E0701
arc: A6 H02E0701
arc: A7 V02S0301
arc: B1 N1_V02S0101
arc: B3 S1_V02N0301
arc: B5 S1_V02N0501
arc: B6 H02E0301
arc: B7 N1_V01S0000
arc: C1 N1_V01S0100
arc: C3 H00R0100
arc: C5 E1_H02W0401
arc: C6 N1_V02S0001
arc: C7 H02W0401
arc: D0 W1_H02E0201
arc: D1 W1_H02E0201
arc: D3 H02E0001
arc: D5 H02E0001
arc: D6 V00B0000
arc: D7 N1_V02S0601
arc: E1_H01E0101 F3
arc: E1_H02E0201 F0
arc: E3_H06E0203 F7
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: M0 V00B0100
arc: M4 E1_H01E0101
word: SLICED.K1.INIT 1010000011000000
word: SLICED.K0.INIT 1001000000001001
word: SLICEA.K0.INIT 0000000011111111
word: SLICEA.K1.INIT 1101100011111111
word: SLICEB.K1.INIT 1000110011001111
word: SLICEC.K0.INIT 1111111111111111
word: SLICEC.K1.INIT 1111000111110010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R23C10:PLC2
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 E1_H01W0100
arc: H01W0100 E3_H06W0303
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 E3_H06W0303
arc: N3_V06N0003 H06E0003
arc: N3_V06N0303 E3_H06W0303
arc: V00B0100 H02E0701
arc: V00T0100 E1_H02W0101
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 V06S0103
arc: W1_H02W0601 E3_H06W0303
arc: A1 H02W0501
arc: A3 H02W0501
arc: A5 H02E0701
arc: B0 H02E0301
arc: B1 H02E0301
arc: B3 H02W0301
arc: B5 V01S0000
arc: C1 E1_H02W0401
arc: C3 N1_V02S0601
arc: C5 E1_H02W0401
arc: D0 E1_H02W0201
arc: D1 V00T0100
arc: D3 V02N0001
arc: D5 H02W0001
arc: E1_H02E0001 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: M0 V00B0100
arc: M2 N1_V01N0001
arc: N1_V01N0001 F5
arc: N1_V02N0001 F0
word: SLICEA.K0.INIT 0000000000110011
word: SLICEA.K1.INIT 1110001010111011
word: SLICEC.K1.INIT 1010001010111011
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1111000111110100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R23C11:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 E3_H06W0303
arc: H00L0100 N1_V02S0101
arc: H00R0000 H02W0401
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 E3_H06W0303
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V06S0003
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0701 N1_V01S0100
arc: A1 H02E0701
arc: A4 V02N0101
arc: B1 V01N0001
arc: B4 H00R0000
arc: C1 H00L0100
arc: C4 H02E0601
arc: CLK0 G_HPBX0000
arc: D1 V01S0100
arc: D4 V01N0001
arc: E1_H02E0201 F0
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: M0 V00B0000
arc: M5 H02E0001
arc: MUXCLK2 CLK0
arc: N3_V06N0303 Q5
arc: V00B0000 F4
word: SLICEC.K0.INIT 1101000011110101
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1111000111110100
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R23C12:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0401 E3_H06W0203
arc: E3_H06E0303 N3_V06S0303
arc: N1_V02N0401 E3_H06W0203
arc: N3_V06N0203 E3_H06W0203
arc: V00B0000 W1_H02E0601
arc: V00B0100 N1_V02S0301
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0401 E3_H06W0203
arc: W3_H06W0303 E3_H06W0203
arc: A1 H02E0501
arc: A4 V02S0301
arc: B1 V02S0301
arc: B4 V01S0000
arc: C1 V02N0601
arc: C4 E1_H01E0101
arc: CLK0 G_HPBX0000
arc: D1 V00B0100
arc: D4 V00B0000
arc: E1_H01E0001 F4
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: M0 H02W0601
arc: M4 V00T0000
arc: MUXCLK2 CLK0
arc: N1_V02N0601 Q4
arc: V00T0000 F0
word: SLICEC.K0.INIT 1111011100010001
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1111111100010100
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R23C13:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0601 N3_V06S0303
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0501 E1_H02W0501
arc: V00B0000 V02N0001
arc: V00T0000 V02N0601
arc: W1_H02W0101 V06S0103
arc: W1_H02W0601 H01E0001
arc: W3_H06W0003 N3_V06S0003
arc: A1 E1_H02W0501
arc: A5 V02S0301
arc: A7 V02S0301
arc: B1 V00T0000
arc: B5 V02N0501
arc: B7 V00B0000
arc: C0 V02N0601
arc: C1 H02E0401
arc: C5 H02E0401
arc: C7 W1_H02E0601
arc: D0 H02W0201
arc: D1 H02W0201
arc: D5 E1_H02W0201
arc: D7 V02S0601
arc: F0 F5A_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: M0 E1_H02W0601
arc: M6 V00B0100
arc: N1_V01N0001 F0
arc: N1_V02N0601 F6
arc: V00B0100 F5
word: SLICEA.K0.INIT 0000000000001111
word: SLICEA.K1.INIT 1110001010111011
word: SLICEC.K1.INIT 1111011100010001
word: SLICED.K0.INIT 1111111111111111
word: SLICED.K1.INIT 1111111100000110
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R23C14:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 W3_H06E0203
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0701 W3_H06E0203
arc: V00T0000 E1_H02W0001
arc: V01S0000 N3_V06S0103
arc: W1_H02W0201 V01N0001
arc: A0 N1_V02S0701
arc: A5 H02W0501
arc: B0 E1_H01W0100
arc: B4 H02W0301
arc: B5 H02W0301
arc: C0 V02S0401
arc: C5 W1_H02E0401
arc: D0 H02W0001
arc: D4 H02E0001
arc: D5 H02E0001
arc: F0 F5A_SLICE
arc: F4 F5C_SLICE
arc: M0 V00T0000
arc: M4 E1_H02W0401
arc: N1_V02N0001 F0
arc: N1_V02N0401 F4
word: SLICEA.K0.INIT 0000000000000001
word: SLICEC.K0.INIT 0000000000110011
word: SLICEC.K1.INIT 1110001010111011
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R23C15:PLC2
arc: E1_H02E0501 N1_V01S0100
arc: H00L0000 H02W0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 N1_V01S0100
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 H02E0401
arc: V00T0000 H02E0201
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E1_H01W0000
arc: A0 H02W0501
arc: A2 V00T0000
arc: B0 S1_V02N0101
arc: B2 H02E0101
arc: C0 N1_V01S0100
arc: C2 H02W0601
arc: CE0 H00L0000
arc: CE1 H00L0000
arc: CLK0 G_HPBX0000
arc: D0 H02E0201
arc: D2 S1_V02N0201
arc: E1_H01E0101 Q0
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q2
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: N1_V02N0201 Q2
word: SLICEA.K0.INIT 0100000000000000
word: SLICEB.K0.INIT 1000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C16:PLC2
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0601 N3_V06S0303
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 N3_V06S0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 W1_H02E0401
arc: V00B0100 H02W0701
arc: V00T0100 H02W0301
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V06S0003
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 N3_V06S0303
arc: A0 H02E0501
arc: A1 H02W0701
arc: A5 E1_H01W0000
arc: B5 H01E0101
arc: B6 E1_H02W0301
arc: C5 V00T0000
arc: CE0 N1_V02S0201
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 V00T0100
arc: D5 H00L0100
arc: D6 H02E0201
arc: E1_H01E0101 F6
arc: E1_H02E0501 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0100 Q1
arc: H01W0000 F6
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F6
arc: N1_V02N0401 F6
arc: N3_V06N0303 F6
arc: V00T0000 Q0
arc: W1_H02W0401 F6
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 0000000000110011
word: SLICEA.K1.INIT 1010101000000000
word: SLICEC.K1.INIT 0000000000000001
word: SLICEA.K0.INIT 1010101000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C17:PLC2
arc: E1_H02E0301 V02S0301
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 H06E0203
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0701 N1_V02S0701
arc: A0 H02W0701
arc: A2 H02W0501
arc: B0 H00R0100
arc: B2 H00R0100
arc: C0 H02E0601
arc: C2 H02E0601
arc: C5 V00T0000
arc: CE0 N1_V02S0201
arc: CE1 N1_V02S0201
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: D2 V02N0201
arc: D5 H01W0000
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q2
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 F5
arc: N3_V06N0303 F5
arc: V00T0000 Q0
arc: W1_H02W0501 F5
arc: W3_H06W0303 F5
word: SLICEB.K0.INIT 0000001000000000
word: SLICEA.K0.INIT 0000001000000000
word: SLICEC.K1.INIT 0000000000001111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R23C18:PLC2
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V01N0101
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 W3_H06E0303
arc: H00R0100 N1_V02S0701
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 W1_H02E0501
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0701 N1_V02S0701
arc: A0 N1_V02S0701
arc: A1 V01N0101
arc: A2 V02S0501
arc: A3 N1_V02S0701
arc: A4 V00T0100
arc: A7 H00L0000
arc: B0 V02N0101
arc: B1 H00R0100
arc: B2 V02N0101
arc: B3 V02N0101
arc: B7 V01S0000
arc: C0 V02N0601
arc: C1 H02W0601
arc: C2 H02W0601
arc: C3 V02N0601
arc: C4 V00T0000
arc: C7 V00T0100
arc: CE0 N1_V02S0201
arc: CE1 N1_V02S0201
arc: CLK0 G_HPBX0000
arc: D0 V02S0201
arc: D1 V02S0201
arc: D2 V02S0201
arc: D3 V02S0201
arc: D7 H02E0201
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0100 F4
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q0
arc: N1_V02N0001 Q2
arc: N1_V02N0401 F4
arc: N1_V02N0701 F7
arc: N3_V06N0203 F4
arc: V00T0000 Q2
arc: V00T0100 Q3
arc: V01S0000 Q1
arc: W1_H02W0301 Q1
arc: W3_H06W0203 F4
word: SLICEA.K0.INIT 0000000000100000
word: SLICEA.K1.INIT 0000100000000000
word: SLICED.K1.INIT 0000000000000001
word: SLICEB.K0.INIT 1000000000000000
word: SLICEB.K1.INIT 1000000000000000
word: SLICEC.K0.INIT 0000010100000101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1

.tile R23C19:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0501 E1_H01W0100
arc: H00L0100 N1_V02S0101
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0701 E1_H02W0701
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 V02N0601
arc: A0 H02E0701
arc: A1 H02E0501
arc: B1 W1_H02E0301
arc: C0 H02E0401
arc: C1 V02N0601
arc: CE0 H00L0100
arc: CLK0 G_HPBX0000
arc: D1 S1_V02N0201
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V02N0201 Q0
arc: N1_V02N0301 Q1
arc: W1_H02W0001 Q0
word: SLICEA.K0.INIT 1010000010100000
word: SLICEA.K1.INIT 0000000000001000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C20:PLC2
arc: E1_H02E0001 V02S0001
arc: E3_H06E0303 W3_H06E0303
arc: H01W0100 W3_H06E0303
arc: N1_V02N0101 H02E0101
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 W3_H06E0303
arc: V00B0100 N1_V02S0301
arc: V00T0100 N1_V02S0701
arc: W1_H02W0501 W3_H06E0303
arc: A1 F7
arc: A3 F7
arc: A4 F7
arc: A7 H02E0501
arc: B0 H01W0100
arc: B1 N1_V02S0301
arc: B4 V00B0100
arc: C1 H02W0601
arc: C4 H02W0601
arc: D0 V00T0100
arc: D1 F0
arc: D3 F0
arc: D4 F0
arc: D7 N1_V02S0601
arc: E1_H02E0301 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F4
arc: N1_V02N0301 F3
arc: N1_V02N0401 F4
arc: N1_V02N0701 F7
arc: N3_V06N0103 F1
word: SLICEC.K0.INIT 0000000100000000
word: SLICED.K1.INIT 0101010100000000
word: SLICEA.K0.INIT 0000000000110011
word: SLICEB.K1.INIT 0000000001010101
word: SLICEA.K1.INIT 1111111010101010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R23C21:PLC2
arc: H00R0000 V02S0401
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0501 N3_V06S0303
arc: V00B0000 H02W0601
arc: W1_H02W0601 N1_V02S0601
arc: A1 V02N0701
arc: A5 V00T0100
arc: B1 V00B0000
arc: C0 S1_V02N0401
arc: C1 V02S0401
arc: C5 V00T0000
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 H00R0000
arc: D1 V02N0201
arc: D5 H02E0001
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F5 F5_SLICE
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F5
arc: N1_V02N0101 Q1
arc: V00T0000 Q0
arc: V00T0100 Q1
arc: W1_H02W0701 F5
word: SLICEA.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 0000000000000101
word: SLICEA.K1.INIT 0000000001000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C22:PLC2
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0401 S1_V02N0101
arc: W1_H02W0601 V02N0601

.tile R23C23:PLC2
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0601 H06E0303

.tile R23C24:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: N1_V02N0101 H02W0101

.tile R23C25:PLC2
arc: W1_H02W0101 N3_V06S0103

.tile R23C2:PLC2
arc: E1_H02E0101 V02S0101
arc: H00R0100 H02W0701
arc: A1 H02W0501
arc: B1 E1_H01W0100
arc: C1 E1_H01W0000
arc: D1 H02W0201
arc: E1_H02E0301 F1
arc: E3_H06E0103 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: M0 H02W0601
arc: M1 H00R0100
arc: M2 H02W0601
arc: N3_V06N0103 F1
word: SLICEA.K0.INIT 1111111111111111
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1111111111111111
word: SLICEA.K1.INIT 0111111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R23C30:PLC2
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 W3_H06E0103

.tile R23C31:PLC2
arc: N1_V02N0601 N3_V06S0303

.tile R23C34:PLC2
arc: N1_V01N0101 N3_V06S0203

.tile R23C35:PLC2
arc: N1_V02N0401 E1_H01W0000

.tile R23C36:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: H01W0000 W3_H06E0103

.tile R23C3:PLC2
arc: A2 V00T0000
arc: A4 V00B0000
arc: A5 Q5
arc: A6 H00R0000
arc: A7 Q7
arc: B0 H02E0101
arc: B2 H02E0301
arc: B3 Q3
arc: CLK0 G_HPBX0000
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q6
arc: H01W0000 Q3
arc: H01W0100 Q4
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: V00B0000 Q4
arc: V00T0000 Q2
arc: W1_H02W0201 Q2
arc: W1_H02W0501 Q5
arc: W1_H02W0601 Q6
arc: W1_H02W0701 Q7
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R23C40:PLC2
arc: E1_H02E0601 N3_V06S0303
arc: N1_V02N0601 N3_V06S0303

.tile R23C42:PLC2
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0601 W1_H02E0601

.tile R23C4:PLC2
arc: E1_H02E0501 N1_V02S0501
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R23C5:PLC2
arc: E1_H02E0001 V02S0001
arc: E3_H06E0003 V06S0003
arc: N3_V06N0103 H06E0103

.tile R23C6:PLC2
arc: E3_H06E0103 N3_V06S0103
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 E3_H06W0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 E1_H02W0501
arc: V01S0000 N3_V06S0103
arc: A6 W1_H02E0501
arc: B2 H02W0101
arc: B6 V00B0100
arc: B7 H02W0301
arc: C2 V02N0401
arc: C6 E1_H01E0101
arc: C7 H02W0601
arc: D2 H02E0001
arc: D6 F2
arc: D7 H02E0001
arc: E1_H01E0101 F7
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N3_V06N0303 F6
word: SLICED.K1.INIT 0011001100001111
word: SLICEB.K0.INIT 0000111100110011
word: SLICED.K0.INIT 0000100001001100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R23C7:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0401 N3_V06S0203
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0401 V01N0001
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 N3_V06S0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 V02S0301
arc: V00T0100 E1_H02W0101
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0601 V02N0601
arc: A0 E1_H01E0001
arc: A3 H02W0501
arc: A4 V02S0301
arc: B3 H01W0100
arc: B4 H02W0301
arc: C0 N1_V01N0001
arc: C3 N1_V02S0601
arc: C4 V00T0100
arc: D0 V00B0100
arc: D3 F0
arc: E3_H06E0003 F3
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H01W0100 F4
word: SLICEC.K0.INIT 0010011100100111
word: SLICEA.K0.INIT 0000111101010101
word: SLICEB.K1.INIT 0010000000101010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R23C8:PLC2
arc: E1_H02E0601 V06S0303
arc: E3_H06E0203 W3_H06E0103
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0103 W3_H06E0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0501 V06S0303

.tile R23C9:PLC2
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0701 E1_H01W0100
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H02W0601
arc: V00T0000 S1_V02N0601
arc: W1_H02W0101 N3_V06S0103
arc: A1 F5
arc: A5 E1_H02W0701
arc: B1 H00R0100
arc: B2 S1_V02N0101
arc: C1 H02E0601
arc: C2 V02S0601
arc: C5 V00T0000
arc: D1 F2
arc: D2 N1_V01S0000
arc: D5 E1_H02W0201
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: N3_V06N0103 F1
word: SLICEC.K1.INIT 0000101001011111
word: SLICEB.K0.INIT 0011000000111111
word: SLICEA.K1.INIT 0100000001110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R24C10:PLC2
arc: E1_H02E0501 N3_V06S0303
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0401 H02E0401
arc: W1_H02W0201 N3_V06S0103

.tile R24C11:PLC2
arc: E1_H02E0601 N3_V06S0303
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0501 H02E0501
arc: N1_V02N0701 N3_V06S0203

.tile R24C12:PLC2
arc: E1_H02E0301 N3_V06S0003
arc: N1_V02N0601 N1_V01S0000

.tile R24C13:PLC2
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 W1_H02E0601

.tile R24C14:PLC2
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0601 N1_V01S0000

.tile R24C15:PLC2
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 N3_V06S0203
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0501 N3_V06S0303

.tile R24C16:PLC2
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0601 N3_V06S0303
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0401 N3_V06S0203
arc: W3_H06W0003 N3_V06S0003

.tile R24C17:PLC2
arc: N1_V02N0201 H02W0201

.tile R24C18:PLC2
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0601 H02W0601
arc: W1_H02W0201 N3_V06S0103

.tile R24C19:PLC2
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0601 N3_V06S0303
arc: W1_H02W0601 N3_V06S0303

.tile R24C21:PLC2
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0701 N3_V06S0203

.tile R24C22:PLC2
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0601 N3_V06S0303

.tile R24C23:PLC2
arc: W1_H02W0201 N3_V06S0103

.tile R24C24:PLC2
arc: N1_V02N0701 N3_V06S0203

.tile R24C25:PLC2
arc: N1_V02N0701 N3_V06S0203

.tile R24C30:PLC2
arc: E1_H02E0701 N3_V06S0203

.tile R24C31:PLC2
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0701 H02E0701

.tile R24C33:PLC2
arc: N1_V02N0501 N3_V06S0303

.tile R24C34:PLC2
arc: E3_H06E0003 N3_V06S0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0501 N3_V06S0303

.tile R24C36:PLC2
arc: N1_V02N0501 N3_V06S0303

.tile R24C37:PLC2
arc: N1_V02N0001 H06E0003

.tile R24C40:PLC2
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0501 N3_V06S0303

.tile R24C42:PLC2
arc: N1_V02N0501 N3_V06S0303

.tile R24C43:PLC2
arc: N1_V02N0501 N3_V06S0303

.tile R24C4:PLC2
arc: N1_V02N0101 N3_V06S0103

.tile R24C5:PLC2
arc: N1_V02N0501 N3_V06S0303
arc: S3_V06S0203 N3_V06S0203

.tile R24C6:PLC2
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0401 N1_V01S0000
arc: S3_V06S0003 N3_V06S0003

.tile R24C7:PLC2
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0601 N3_V06S0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103

.tile R24C9:PLC2
arc: E1_H02E0401 N3_V06S0203
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 H02W0201

.tile R25C11:PLC2
arc: N1_V02N0201 N3_V06S0103

.tile R25C14:PLC2
arc: N1_V02N0201 N3_V06S0103
arc: S3_V06S0003 N3_V06S0003

.tile R25C15:PLC2
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N3_V06S0103

.tile R25C16:PLC2
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0701 N3_V06S0203

.tile R25C18:PLC2
arc: N1_V02N0401 N3_V06S0203

.tile R25C19:PLC2
arc: N1_V02N0201 N3_V06S0103

.tile R25C21:PLC2
arc: N1_V02N0401 N3_V06S0203

.tile R25C22:PLC2
arc: N1_V02N0101 N3_V06S0103

.tile R25C5:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R25C6:PLC2
arc: N1_V02N0001 N3_V06S0003
arc: S3_V06S0003 N3_V06S0003

.tile R25C9:PLC2
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0601 N3_V06S0303

.tile R26C13:PLC2
arc: N1_V02N0101 N3_V06S0103

.tile R26C15:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R26C16:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0203

.tile R26C6:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R26C7:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R27C13:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R27C14:PLC2
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203

.tile R27C15:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103

.tile R27C16:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R27C6:PLC2
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R27C7:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003

.tile R28C14:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R28C15:PLC2
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203

.tile R28C16:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R28C6:PLC2
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203

.tile R28C7:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203

.tile R29C15:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R29C16:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103

.tile R29C6:PLC2
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303

.tile R29C7:PLC2
arc: S3_V06S0003 N3_V06S0303

.tile R2C10:PLC2
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 H01E0001
arc: H00R0000 H02W0401
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0501 E1_H01W0100
arc: S3_V06S0203 H06E0203
arc: V00B0000 S1_V02N0001
arc: W1_H02W0101 E1_H02W0101
arc: A1 H02W0501
arc: A2 E1_H02W0701
arc: A5 V00B0000
arc: A6 E1_H01W0000
arc: B0 S1_V02N0301
arc: B3 E1_H02W0301
arc: B4 V02N0501
arc: B7 V02N0701
arc: CLK0 G_HPBX0000
arc: E1_H01E0001 F1
arc: E1_H01E0101 F2
arc: E1_H02E0101 F3
arc: E1_H02E0601 F6
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q5
arc: H01W0100 Q5
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: M3 H00R0000
arc: M5 E1_H02W0001
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: S1_V02S0001 F0
arc: S1_V02S0301 Q3
arc: S1_V02S0401 F4
arc: S1_V02S0701 Q5
arc: V01S0000 F7
arc: V01S0100 Q3
arc: W1_H02W0301 Q3
word: SLICED.K1.INIT 1100110011000000
word: SLICED.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1010101010100000
word: SLICEA.K1.INIT 1010101010100000
word: SLICEA.K0.INIT 1100110011000000
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C11:PLC2
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 V06N0003
arc: E1_H02E0501 H01E0101
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 E1_H02W0601
arc: V00B0100 W1_H02E0701
arc: V00T0100 W1_H02E0301
arc: W1_H02W0501 V01N0101
arc: W1_H02W0701 S1_V02N0701
arc: A0 H02W0501
arc: A5 E1_H02W0701
arc: A7 E1_H02W0701
arc: B1 V02N0101
arc: B5 E1_H02W0101
arc: B7 V02N0701
arc: C5 H02W0401
arc: C7 E1_H02W0401
arc: CLK0 G_HPBX0000
arc: D5 V01N0001
arc: D7 V01N0001
arc: E1_H01E0001 F4
arc: E1_H02E0001 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 Q5
arc: H01W0100 Q5
arc: LSR1 H02E0301
arc: M4 V00T0100
arc: M5 E1_H02W0001
arc: M6 V00B0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: S1_V02S0101 F1
arc: S1_V02S0701 Q5
arc: V01S0100 Q5
arc: W1_H02W0401 F6
word: SLICEB.K1.INIT 0000000000001110
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEA.K0.INIT 1010101010100000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1110111011111110
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1111101011111110
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R2C12:PLC2
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 V01N0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0401 H06W0203
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 W1_H02E0701
arc: V00B0000 H02W0601
arc: V00B0100 H02E0501
arc: V00T0000 H02E0001
arc: W1_H02W0001 H01E0001
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0401 V01N0001
arc: A1 V01N0101
arc: A3 V00B0000
arc: A5 V00B0000
arc: A7 V02N0301
arc: B1 V02N0301
arc: B3 V02N0101
arc: B5 V02N0501
arc: B7 V00B0000
arc: C1 H02W0601
arc: C3 E1_H02W0601
arc: C5 E1_H02W0401
arc: C7 E1_H02W0401
arc: CLK0 G_HPBX0000
arc: D1 H02W0201
arc: D3 S1_V02N0201
arc: D5 V01N0001
arc: D7 V01N0001
arc: E1_H01E0001 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H00L0000 F0
arc: H00R0000 F4
arc: H01W0100 F6
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00B0100
arc: M1 E1_H02W0001
arc: M2 W1_H02E0601
arc: M3 H01W0100
arc: M4 V00T0000
arc: M5 H00L0000
arc: M6 W1_H02E0401
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: S1_V02S0301 Q3
arc: S1_V02S0501 Q7
arc: S3_V06S0003 Q3
arc: S3_V06S0103 Q1
arc: S3_V06S0303 Q5
arc: V01S0000 Q1
arc: V01S0100 Q7
arc: W1_H02W0101 Q3
arc: W1_H02W0301 Q1
arc: W1_H02W0501 Q7
arc: W1_H02W0701 Q5
word: SLICED.K1.INIT 1111111111011100
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1111101111111010
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1111111110111010
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1111111110111010
word: SLICED.K0.INIT 0000000000000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1

.tile R2C13:PLC2
arc: E1_H02E0101 V02N0101
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 E1_H02W0601
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E1_H02W0601
arc: A5 E1_H02W0501
arc: B5 E1_H02W0101
arc: C5 H02E0601
arc: D5 V02N0401
arc: E1_H01E0001 F4
arc: F4 F5C_SLICE
arc: M4 H02E0401
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1111101011111110
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R2C14:PLC2
arc: H00L0100 H02W0301
arc: H00R0100 V02N0701
arc: V00T0000 S1_V02N0401
arc: W1_H02W0001 H01E0001
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0601 E1_H01W0000
arc: B0 V02N0301
arc: B1 V02N0101
arc: B2 V02N0101
arc: B3 V02N0301
arc: B4 H02E0101
arc: C0 H02W0401
arc: C1 H02W0401
arc: C2 H02W0401
arc: C3 H02W0401
arc: D0 V02N0201
arc: D1 V02N0001
arc: D2 V02N0001
arc: D3 V02N0201
arc: E1_H01E0001 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00T0000
arc: M1 H00R0100
arc: M2 V00T0000
arc: M3 H00L0100
arc: M4 V00T0000
arc: M5 H00R0100
arc: M6 V00T0000
arc: S3_V06S0003 F3
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 0000000000001100
word: SLICEB.K0.INIT 0000000000001100
word: SLICEB.K1.INIT 0000000000001100
word: SLICEC.K0.INIT 0011001100110011
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R2C15:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 V06N0103
arc: E1_H02E0401 W3_H06E0203
arc: H00R0000 V02S0601
arc: H00R0100 V02N0701
arc: H01W0000 E3_H06W0103
arc: N1_V01N0001 S3_V06N0003
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 S3_V06N0203
arc: V00T0000 V02N0401
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A5 V02N0101
arc: B0 V01N0001
arc: B1 V01N0001
arc: B2 V01N0001
arc: B3 V01N0001
arc: C0 V02N0601
arc: C1 S1_V02N0401
arc: C2 V02N0601
arc: C3 V02N0601
arc: D0 V02N0201
arc: D1 V02N0201
arc: D2 V02N0001
arc: D3 V02N0201
arc: E1_H01E0001 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00T0000
arc: M1 H00R0100
arc: M2 V00T0000
arc: M3 H00R0000
arc: M4 V00T0000
arc: M5 H00R0100
arc: M6 V00T0000
arc: S1_V02S0101 F3
word: SLICEA.K0.INIT 0000110000000000
word: SLICEA.K1.INIT 0000110000000000
word: SLICEB.K0.INIT 0000110000000000
word: SLICEB.K1.INIT 0000110000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0101010101010101
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R2C16:PLC2
arc: E1_H02E0601 S1_V02N0601
arc: H00L0000 V02N0201
arc: H00R0100 S1_V02N0701
arc: S1_V02S0001 H01E0001
arc: S1_V02S0301 E1_H02W0301
arc: V00B0000 H02W0601
arc: A5 V02N0301
arc: B5 H02W0101
arc: C5 V01N0101
arc: D5 H02E0201
arc: E1_H01E0001 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 H02W0601
arc: M1 H00L0000
arc: M2 H02W0601
arc: M3 H00R0100
arc: M4 V00B0000
arc: M5 H00L0000
arc: M6 V00B0000
arc: S1_V02S0101 F3
word: SLICED.K0.INIT 1111111111111111
word: SLICED.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 1111111111111111
word: SLICEC.K1.INIT 0111111111111111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R2C17:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: H00R0000 H02E0601
arc: S1_V02S0301 E1_H02W0301
arc: V00B0000 W1_H02E0401
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0601 E1_H02W0601
arc: A4 V02N0301
arc: A5 V02N0101
arc: A6 V02N0301
arc: A7 V02N0101
arc: B4 E1_H02W0301
arc: B5 E1_H02W0301
arc: B6 E1_H02W0301
arc: B7 E1_H02W0301
arc: C4 H01E0001
arc: C5 H01E0001
arc: C6 H01E0001
arc: C7 H01E0001
arc: D4 E1_H01W0100
arc: D5 E1_H01W0100
arc: D6 E1_H01W0100
arc: D7 E1_H01W0100
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0000
arc: M1 W1_H02E0001
arc: M2 V00B0000
arc: M3 H00R0000
arc: M4 W1_H02E0401
arc: M5 W1_H02E0001
arc: M6 W1_H02E0401
arc: V01S0100 F3
arc: W1_H02W0301 F3
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000001
word: SLICEC.K1.INIT 0000000000000001
word: SLICED.K0.INIT 0000000000000001
word: SLICED.K1.INIT 0000000000000001
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R2C18:PLC2
arc: H00L0000 V02N0201
arc: V00B0000 H02W0601
arc: V01S0000 S3_V06N0103
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 S3_V06N0203
arc: A5 E1_H02W0701
arc: B5 H02E0101
arc: C5 H02W0401
arc: D5 H02W0001
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 F3
arc: M0 H02W0601
arc: M1 H00L0000
arc: M2 H02W0601
arc: M3 H02W0201
arc: M4 V00B0000
arc: M5 H00L0000
arc: M6 V00B0000
arc: W1_H02W0301 F3
word: SLICED.K0.INIT 1111111111111111
word: SLICED.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 1111111111111111
word: SLICEC.K1.INIT 0111111111111111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R2C19:PLC2
arc: H00L0000 V02N0001
arc: H00L0100 V02N0301
arc: H00R0000 V02N0601
arc: V00T0100 E1_H02W0101
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 V06N0303
arc: A1 H02W0701
arc: B1 W1_H02E0101
arc: C1 V02N0401
arc: D1 V02N0201
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00T0100
arc: M1 H00L0000
arc: M2 V00T0100
arc: M3 H00R0000
arc: M4 V00T0100
arc: M5 H00L0100
arc: M6 V00T0100
arc: W1_H02W0301 F3
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1

.tile R2C20:PLC2
arc: E1_H02E0301 V06N0003
arc: S1_V02S0401 E1_H01W0000
arc: W1_H02W0701 V02N0701

.tile R2C21:PLC2
arc: H00L0000 E1_H02W0001
arc: S1_V02S0501 S3_V06N0303
arc: V00T0000 E1_H02W0201
arc: W1_H02W0101 V06N0103
arc: A1 H00L0000
arc: A5 E1_H01W0000
arc: A6 E1_H01W0000
arc: B1 E1_H02W0301
arc: B5 E1_H02W0301
arc: B6 E1_H02W0301
arc: C1 H02W0401
arc: C5 V00T0000
arc: C6 V00T0000
arc: D1 E1_H02W0201
arc: D5 E1_H02W0001
arc: D6 E1_H02W0001
arc: E1_H01E0001 F1
arc: E1_H02E0401 F6
arc: F1 F1_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F6
arc: S1_V02S0701 F5
arc: V01S0000 F6
arc: W3_H06W0103 F1
arc: W3_H06W0303 F6
word: SLICEC.K1.INIT 0000000000010000
word: SLICED.K0.INIT 0000001000000000
word: SLICEA.K1.INIT 1111111011011110
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R2C22:PLC2
arc: E1_H02E0301 W1_H02E0301
arc: S1_V02S0201 H01E0001
arc: V00T0100 V02S0701
arc: A1 H00R0000
arc: A2 H01E0001
arc: A4 E1_H01W0000
arc: B1 E1_H01W0100
arc: B2 V02N0301
arc: B4 H00R0000
arc: C1 E1_H01W0000
arc: C2 H02E0401
arc: C4 E1_H02W0601
arc: CE2 H00L0000
arc: CLK0 G_HPBX0000
arc: D1 H02W0001
arc: D2 V02N0001
arc: D4 E1_H01W0100
arc: E1_H02E0201 F2
arc: E1_H02E0401 Q4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: H00L0000 F2
arc: H00R0000 Q4
arc: H01W0000 Q4
arc: LSR0 W1_H02E0301
arc: M0 V00T0100
arc: M2 V00T0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: V00T0000 F0
arc: W1_H02W0401 Q4
word: SLICEC.K0.INIT 0110110010001100
word: SLICEB.K0.INIT 0000000011001101
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000001
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R2C23:PLC2
arc: H00L0000 H02E0201
arc: W3_H06W0103 S3_V06N0103
arc: A0 E1_H01E0001
arc: A2 V00T0000
arc: A3 V00T0000
arc: B0 V00T0000
arc: B2 H01W0100
arc: B3 Q3
arc: C0 H02E0401
arc: C2 H02E0401
arc: CE0 H00L0000
arc: CE1 H00L0000
arc: CLK0 G_HPBX0000
arc: D0 V00T0100
arc: D2 Q2
arc: D3 V01S0100
arc: E1_H01E0001 Q2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q3
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: V00T0000 Q0
arc: V00T0100 Q3
arc: V01S0100 Q2
arc: W1_H02W0001 Q2
arc: W1_H02W0201 Q0
arc: W1_H02W0301 Q3
word: SLICEA.K0.INIT 0011001100010011
word: SLICEB.K0.INIT 0100010110101010
word: SLICEB.K1.INIT 0110011011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C24:PLC2
arc: W1_H02W0601 H01E0001

.tile R2C2:PLC2
arc: E1_H02E0301 V06N0003
arc: E3_H06E0003 V06N0003

.tile R2C3:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 E3_H06W0103
arc: H00R0000 V02N0401
arc: S1_V02S0401 S3_V06N0203
arc: A0 V01N0101
arc: B0 V02N0301
arc: B1 V00T0000
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D1 V01S0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0001 Q0
arc: S1_V02S0101 Q1
arc: S1_V02S0201 Q0
arc: V00T0000 Q0
arc: V01S0000 Q0
arc: V01S0100 Q1
word: SLICEA.K0.INIT 0011001101110111
word: SLICEA.K1.INIT 1100110000110011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C4:PLC2
arc: A1 V02N0501
arc: B1 H02E0101
arc: C1 V02N0401
arc: D1 H02E0001
arc: E1_H02E0001 F0
arc: F0 F5A_SLICE
arc: M0 E1_H02W0601
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1111111110101110
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R2C5:PLC2
arc: E1_H02E0501 V06N0303
arc: H00L0100 W1_H02E0101
arc: V00B0100 E1_H02W0501
arc: A1 H00L0100
arc: B1 V02N0101
arc: C1 V02N0401
arc: D1 W1_H02E0001
arc: E1_H02E0001 F0
arc: F0 F5A_SLICE
arc: M0 V00B0100
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1111111111001110
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R2C6:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 H06W0103
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 E1_H02W0701
arc: V00T0100 E1_H02W0301
arc: W1_H02W0601 E1_H01W0000
arc: A1 V02N0701
arc: A3 E1_H02W0701
arc: A5 V02N0101
arc: A7 E1_H02W0701
arc: B1 E1_H02W0101
arc: B3 V02N0301
arc: B5 E1_H02W0101
arc: B7 V02N0501
arc: C1 V02N0601
arc: C3 V02N0601
arc: C5 E1_H02W0601
arc: C7 E1_H02W0601
arc: CLK0 G_HPBX0000
arc: D1 E1_H02W0201
arc: D3 H02W0201
arc: D5 V02N0601
arc: D7 V02N0601
arc: E1_H01E0101 F6
arc: E1_H02E0101 Q3
arc: E1_H02E0201 F2
arc: E1_H02E0401 F4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H00L0000 F0
arc: LSR1 H02E0501
arc: M0 H02W0601
arc: M2 V00T0100
arc: M3 H00L0000
arc: M4 E1_H02W0401
arc: M6 H02W0401
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: S3_V06S0003 Q3
arc: V01S0000 Q3
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1111111110111010
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1111110111111100
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1111101111111010
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1111111111011100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R2C7:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0501 H01E0101
arc: H00R0000 H02E0401
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 E1_H01W0100
arc: V00T0000 W1_H02E0001
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 E1_H02W0401
arc: A2 V02N0501
arc: A3 V02N0701
arc: A5 V00B0000
arc: A6 V00T0100
arc: A7 N1_V01N0101
arc: B0 S1_V02N0101
arc: B4 H02E0101
arc: CLK0 G_HPBX0000
arc: E1_H01E0001 F3
arc: E1_H01E0101 F6
arc: E1_H02E0101 Q3
arc: E1_H02E0301 Q1
arc: E1_H02E0701 Q7
arc: E3_H06E0203 Q7
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M1 H02E0001
arc: M3 H02E0201
arc: M4 V00T0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F2
arc: N1_V01N0101 Q1
arc: S1_V02S0101 Q3
arc: S1_V02S0401 Q4
arc: S1_V02S0501 Q7
arc: S3_V06S0003 Q3
arc: S3_V06S0103 Q1
arc: S3_V06S0203 Q4
arc: V00B0000 Q4
arc: V00T0100 Q3
arc: V01S0000 Q4
arc: W1_H02W0501 F5
arc: W1_H02W0601 F4
word: SLICED.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1010101010100000
word: SLICEB.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0000000000001100
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C8:PLC2
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0501 V06N0303
arc: H00L0000 V02N0201
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0301 H02E0301
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 E1_H01W0100
arc: V00B0000 V02N0001
arc: V00T0000 H02E0201
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 H01E0101
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 E1_H01W0100
arc: A2 V01N0101
arc: A3 V02N0701
arc: A5 V02N0301
arc: A6 H02E0701
arc: B0 V00B0000
arc: B1 V02N0101
arc: B4 H00L0000
arc: B7 V00T0000
arc: E1_H01E0001 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: H01W0100 F2
arc: N1_V01N0001 F3
arc: S1_V02S0401 F4
arc: S1_V02S0501 F5
arc: V01S0000 F7
arc: W1_H02W0401 F6
word: SLICED.K1.INIT 1100110011000000
word: SLICED.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1010101010100000
word: SLICEB.K0.INIT 1010101010100000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEA.K0.INIT 1100110011000000
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R2C9:PLC2
arc: E3_H06E0203 V06N0203
arc: H00R0100 W1_H02E0501
arc: H01W0000 E3_H06W0103
arc: H01W0100 E3_H06W0303
arc: S1_V02S0001 H01E0001
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 E1_H01W0000
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: A0 V01N0101
arc: A3 V02N0501
arc: A4 V00T0100
arc: A5 E1_H02W0701
arc: B1 E1_H01W0100
arc: B2 H02W0101
arc: B6 V02N0701
arc: B7 H02W0301
arc: CLK0 G_HPBX0000
arc: E1_H01E0001 F2
arc: E1_H02E0301 F1
arc: E1_H02E0501 F5
arc: E1_H02E0701 F7
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 H02E0501
arc: M1 H00R0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0101 F0
arc: S3_V06S0103 Q1
arc: V00T0100 Q1
arc: V01S0000 F3
arc: W1_H02W0401 F4
word: SLICED.K1.INIT 1100110011000000
word: SLICED.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEB.K1.INIT 1010101010100000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEA.K0.INIT 1010101010100000
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R30C15:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R30C16:PLC2
arc: S3_V06S0003 N3_V06S0303

.tile R30C5:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R30C6:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R30C7:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103

.tile R31C14:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R31C5:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R31C6:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R32C15:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R32C16:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203

.tile R32C6:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R32C7:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R33C13:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R33C14:PLC2
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203

.tile R33C15:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203

.tile R33C16:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R33C6:PLC2
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303

.tile R33C7:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103

.tile R35C15:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R35C16:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203

.tile R35C6:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103

.tile R35C7:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R36C15:PLC2
arc: S3_V06S0003 N3_V06S0303

.tile R36C16:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R36C5:PLC2
arc: S3_V06S0003 N3_V06S0303

.tile R36C6:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R36C7:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103

.tile R37C14:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R37C5:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R37C6:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R38C15:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R38C16:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303

.tile R38C6:PLC2
arc: S3_V06S0003 N3_V06S0303

.tile R38C7:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R39C13:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R39C14:PLC2
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R39C15:PLC2
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303

.tile R39C16:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R39C6:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103

.tile R39C7:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103

.tile R3C10:PLC2
arc: E1_H02E0601 N1_V01S0000
arc: E3_H06E0203 V06N0203
arc: H00L0000 H02W0201
arc: H00R0000 E1_H02W0401
arc: H00R0100 W1_H02E0701
arc: N1_V02N0701 H02W0701
arc: V00B0000 V02S0001
arc: V00B0100 H02E0501
arc: V00T0000 H02W0001
arc: V00T0100 E1_H02W0301
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0103 E1_H02W0101
arc: A0 H00L0000
arc: A1 H01E0001
arc: A3 V02N0501
arc: A5 E1_H02W0701
arc: A6 H02W0701
arc: A7 Q7
arc: B0 H01W0100
arc: B1 H02E0301
arc: B3 Q3
arc: B5 V00B0100
arc: B6 V02S0501
arc: B7 S1_V02N0701
arc: C0 H02W0401
arc: C1 N1_V01N0001
arc: C3 N1_V01S0100
arc: C5 H02E0401
arc: C6 V00T0100
arc: C7 F6
arc: CLK0 G_HPBX0000
arc: D0 V02S0201
arc: D1 F2
arc: D3 V02S0201
arc: D5 E1_H01W0100
arc: D6 E1_H02W0201
arc: D7 F0
arc: E1_H02E0301 F1
arc: E1_H02E0401 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q3
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M2 V00T0000
arc: M3 H00R0000
arc: M4 V00B0000
arc: M6 N1_V01N0101
arc: M7 H00R0100
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F7
arc: N1_V01N0101 F4
arc: N1_V02N0501 Q7
arc: S1_V02S0101 Q3
arc: S1_V02S0401 Q6
arc: S1_V02S0501 Q7
arc: V01S0000 Q3
arc: V01S0100 Q6
word: SLICEA.K0.INIT 1000010010100101
word: SLICED.K0.INIT 1010001001010001
word: SLICED.K1.INIT 1001000000000000
word: SLICEA.K1.INIT 1000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1110111011111110
word: SLICEB.K1.INIT 1010010100100001
word: SLICEB.K0.INIT 0000000000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1

.tile R3C11:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 W1_H02E0201
arc: E3_H06E0103 S3_V06N0103
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0701 H02W0701
arc: S1_V02S0301 H02W0301
arc: V00B0000 V02N0001
arc: V00B0100 S1_V02N0301
arc: V00T0000 W1_H02E0001
arc: V00T0100 H02E0301
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E1_H02W0401
arc: A1 H02W0501
arc: A2 V02N0501
arc: A5 V00T0100
arc: A7 H02W0701
arc: B1 F3
arc: B2 E1_H01W0100
arc: B3 S1_V02N0101
arc: B5 W1_H02E0101
arc: B7 E1_H02W0101
arc: C1 H00R0100
arc: C2 N1_V01S0100
arc: C3 H02E0401
arc: C5 S1_V02N0001
arc: C7 F4
arc: CLK0 G_HPBX0000
arc: D1 E1_H02W0201
arc: D2 H02W0001
arc: D3 E1_H02W0001
arc: D5 F0
arc: D7 V02S0601
arc: E1_H01E0101 F4
arc: E1_H02E0401 F4
arc: E1_H02E0601 F4
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H00R0000 F6
arc: H00R0100 Q5
arc: H01W0000 F4
arc: H01W0100 F4
arc: LSR1 V00B0100
arc: M0 W1_H02E0601
arc: M2 H02W0601
arc: M4 V00B0000
arc: M5 H00R0000
arc: M6 V00T0000
arc: M7 E1_H01W0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F4
arc: N1_V01N0101 Q2
arc: S1_V02S0201 Q2
arc: S1_V02S0701 Q7
arc: V01S0000 Q7
arc: V01S0100 Q5
arc: W1_H02W0001 F2
arc: W1_H02W0201 Q2
arc: W1_H02W0501 Q5
arc: W1_H02W0601 F4
arc: W1_H02W0701 Q7
arc: W3_H06W0203 F4
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1111111110101110
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0111111111111111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1000010000000000
word: SLICEB.K0.INIT 1001000010011001
word: SLICEB.K1.INIT 1100000000001100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R3C12:PLC2
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0601 V02S0601
arc: H00R0100 H02W0701
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 H01E0101
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 H01E0101
arc: V00B0000 V02S0201
arc: V00T0100 H02E0101
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 V06N0303
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0203 S3_V06N0203
arc: A1 F5
arc: A3 F5
arc: A5 H02W0501
arc: A7 F5
arc: B1 V02S0101
arc: B3 V02S0101
arc: B5 V02S0501
arc: B7 H01E0101
arc: C1 H02W0601
arc: C3 H02W0601
arc: C5 S1_V02N0201
arc: C7 H02W0601
arc: CLK0 G_HPBX0000
arc: D1 H01E0101
arc: D3 H01E0101
arc: D5 H00R0100
arc: D7 V02S0401
arc: E1_H02E0701 F5
arc: E3_H06E0303 F5
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H00L0000 F0
arc: H01W0000 F2
arc: H01W0100 Q1
arc: LSR0 E1_H02W0301
arc: M0 V00T0100
arc: M1 H00L0000
arc: M2 W1_H02E0601
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F5
arc: S1_V02S0101 Q1
arc: S1_V02S0701 F5
arc: V01S0000 F5
arc: W1_H02W0601 F6
arc: W1_H02W0701 F5
arc: W3_H06W0303 F5
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1111101011111110
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1111101111111010
word: SLICEC.K1.INIT 1011001000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1111101011111110
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R3C13:PLC2
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0501 E3_H06W0303
arc: E3_H06E0003 S3_V06N0003
arc: H00R0100 H02E0701
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0401 W1_H02E0401
arc: S1_V02S0201 H02E0201
arc: V00B0000 H02E0601
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 V06N0203
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0203 S3_V06N0203
arc: A7 V02S0101
arc: B7 V02S0501
arc: C7 W1_H02E0601
arc: D7 H00R0100
arc: F6 F5D_SLICE
arc: H01W0000 F6
arc: M6 V00B0000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1111111111001110
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R3C14:PLC2
arc: E1_H02E0401 V06N0203
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0103 S3_V06N0103
arc: H00R0000 V02N0401
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0701 H02W0701
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0103 E3_H06W0103
arc: V00T0100 H02W0101
arc: W1_H02W0301 S1_V02N0301
arc: W3_H06W0203 E3_H06W0103
arc: A0 E1_H02W0701
arc: A1 E1_H02W0701
arc: A2 E1_H02W0701
arc: A3 E1_H02W0701
arc: A5 H02W0701
arc: B0 E1_H01W0100
arc: B1 E1_H01W0100
arc: B2 E1_H01W0100
arc: B3 E1_H01W0100
arc: C0 E1_H01W0000
arc: C1 E1_H01W0000
arc: C2 E1_H01W0000
arc: C3 E1_H01W0000
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00T0100
arc: M1 H00R0000
arc: M2 V00T0100
arc: M3 H02W0201
arc: M4 V00T0100
arc: M5 H00R0000
arc: M6 V00T0100
arc: S1_V02S0301 F3
arc: V01S0000 F3
word: SLICEA.K0.INIT 0010000000100000
word: SLICEA.K1.INIT 0010000000100000
word: SLICEB.K0.INIT 0010000000100000
word: SLICEB.K1.INIT 0010000000100000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0101010101010101
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R3C15:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 V01N0001
arc: H00R0100 V02S0701
arc: N1_V02N0401 V01N0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 E1_H01W0100
arc: V00T0100 H02W0101
arc: W1_H02W0201 V06N0103
arc: A0 H02E0501
arc: A2 H02W0501
arc: A4 W1_H02E0501
arc: B5 W1_H02E0301
arc: C0 V02N0601
arc: C1 S1_V02N0601
arc: C2 H00R0100
arc: C4 V02S0201
arc: CE1 V02N0201
arc: CE2 N1_V02S0601
arc: CLK0 G_HPBX0000
arc: D0 V02S0201
arc: D2 V02S0201
arc: D3 W1_H02E0201
arc: D4 V02S0401
arc: E1_H01E0001 F2
arc: E1_H01E0101 F0
arc: E1_H02E0301 Q3
arc: E1_H02E0401 F4
arc: E1_H02E0501 Q5
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: H00L0000 F2
arc: H00R0000 F4
arc: H01W0000 F4
arc: H01W0100 F2
arc: M0 V00T0100
arc: M2 V00T0100
arc: M3 H00R0000
arc: M4 V00T0100
arc: M5 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F0
arc: N1_V01N0101 F0
arc: N1_V02N0001 F2
arc: N1_V02N0101 Q3
arc: N1_V02N0201 F2
arc: N1_V02N0601 F4
arc: N1_V02N0701 Q5
arc: S1_V02S0601 F4
arc: S3_V06S0003 F0
arc: S3_V06S0103 F2
arc: V01S0000 F4
arc: V01S0100 F0
arc: W1_H02W0101 Q3
arc: W1_H02W0701 Q5
word: SLICEC.K0.INIT 0101111101010000
word: SLICEC.K1.INIT 1100110011001100
word: SLICEA.K0.INIT 0101010111110000
word: SLICEA.K1.INIT 1111000011110000
word: SLICEB.K0.INIT 0101010111110000
word: SLICEB.K1.INIT 1111111100000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1

.tile R3C16:PLC2
arc: E1_H02E0401 W3_H06E0203
arc: H00R0100 V02N0501
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 H06E0003
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 H02E0401
arc: V00B0100 V02N0301
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 V06N0103
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 H01E0101
arc: A0 W1_H02E0701
arc: A2 F5
arc: A3 H02E0501
arc: A5 H02E0501
arc: B3 H02E0301
arc: B5 H02E0101
arc: C0 V02N0401
arc: C2 E1_H01W0000
arc: C3 W1_H02E0401
arc: C4 V02S0001
arc: C5 H01E0001
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H02E0101
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0201
arc: D1 H02E0001
arc: D2 V02N0001
arc: D3 H02E0201
arc: D4 E1_H01W0100
arc: E1_H01E0101 F0
arc: E1_H02E0001 F0
arc: E1_H02E0201 F0
arc: E1_H02E0601 Q6
arc: E3_H06E0103 Q2
arc: E3_H06E0203 Q4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 F0
arc: H01W0100 Q6
arc: M0 V00B0100
arc: M6 V00T0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0701 F5
arc: S3_V06S0003 F0
arc: S3_V06S0103 Q2
arc: S3_V06S0303 Q6
arc: V00T0000 F0
arc: V01S0000 F3
word: SLICEC.K1.INIT 0001110100011101
word: SLICEB.K0.INIT 1010000000000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1000000000000000
word: SLICEA.K0.INIT 0101010111110000
word: SLICEA.K1.INIT 1111111100000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1

.tile R3C17:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 W1_H02E0101
arc: H00R0100 V02N0501
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 E1_H01W0100
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 H06W0003
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 H06W0103
arc: V00B0100 V02N0101
arc: W1_H02W0201 W3_H06E0103
arc: B0 V01N0001
arc: B1 V01N0001
arc: B2 V01N0001
arc: B3 V01N0001
arc: C0 N1_V01S0100
arc: C1 N1_V01S0100
arc: C2 N1_V01S0100
arc: C3 N1_V01S0100
arc: C4 H02E0601
arc: D0 H01E0101
arc: D1 H02E0201
arc: D2 H01E0101
arc: D3 H02E0001
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F3
arc: H01W0100 F3
arc: M0 V00B0100
arc: M1 H00R0100
arc: M2 V00B0100
arc: M3 H00L0100
arc: M4 V00B0100
arc: M5 H00R0100
arc: M6 V00B0100
arc: V01S0000 F3
arc: W1_H02W0101 F3
word: SLICEA.K0.INIT 0000000000110000
word: SLICEA.K1.INIT 0000000000110000
word: SLICEB.K0.INIT 0000000000110000
word: SLICEB.K1.INIT 0000000000110000
word: SLICEC.K0.INIT 0000111100001111
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R3C18:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0601 N1_V01S0000
arc: E3_H06E0003 W3_H06E0303
arc: H00R0000 E1_H02W0401
arc: N1_V02N0201 H02E0201
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 E1_H01W0000
arc: V00B0000 H02W0601
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 E1_H02W0601
arc: A1 E1_H02W0701
arc: B1 H02E0101
arc: C1 H02W0401
arc: D1 H02E0001
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 F3
arc: M0 H02W0601
arc: M1 H02W0001
arc: M2 H02W0601
arc: M3 H00R0000
arc: M4 V00B0000
arc: M5 H02W0001
arc: M6 V00B0000
arc: V01S0000 F3
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R3C19:PLC2
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0101 H06E0103
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 E1_H01W0100
arc: V00B0100 V02N0101
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0203 E1_H02W0701
arc: B2 E1_H01W0100
arc: C2 N1_V01S0100
arc: C3 H02E0401
arc: C6 E1_H02W0401
arc: D2 H02E0201
arc: D6 E1_H01W0100
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F2
arc: M2 V00B0100
arc: S3_V06S0103 F2
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 0000111100000000
word: SLICEB.K0.INIT 0011001111110000
word: SLICEB.K1.INIT 1111000011110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1

.tile R3C20:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: H00R0100 H02W0501
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0501 S3_V06N0303
arc: V00B0100 S1_V02N0301
arc: V00T0000 H02W0201
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A1 V01N0101
arc: A2 E1_H01E0001
arc: A7 Q7
arc: B1 V02N0301
arc: B2 E1_H02W0301
arc: B6 V01S0000
arc: C1 H02W0601
arc: C2 V02S0401
arc: C3 E1_H02W0401
arc: C4 E1_H01E0101
arc: C5 E1_H01E0101
arc: C6 E1_H01E0101
arc: C7 E1_H01E0101
arc: CE0 H02W0101
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0000
arc: D1 V02N0001
arc: D2 F0
arc: D3 V01S0100
arc: D4 V00B0000
arc: D5 H00R0100
arc: E1_H01E0001 Q2
arc: E1_H01E0101 Q2
arc: E1_H02E0001 Q2
arc: E1_H02E0201 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 Q2
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M0 W1_H02E0601
arc: M1 E1_H02W0001
arc: M4 V00T0000
arc: M7 E1_H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: S3_V06S0103 Q2
arc: V00B0000 Q4
arc: V01S0000 Q1
arc: V01S0100 Q2
arc: W1_H02W0001 Q2
arc: W1_H02W0401 F4
arc: W1_H02W0501 F5
arc: W1_H02W0601 F6
arc: W3_H06W0003 F3
arc: W3_H06W0103 Q2
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000001
word: SLICEB.K0.INIT 1100000011101010
word: SLICED.K0.INIT 0011000000110000
word: SLICEC.K1.INIT 0000000011110000
word: SLICEB.K1.INIT 0000111100000000
word: SLICEC.K0.INIT 0000000011110000
word: SLICED.K1.INIT 0101000001010000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.D1MUX 1

.tile R3C21:PLC2
arc: E1_H02E0701 E1_H01W0100
arc: V00B0100 E1_H02W0501
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 V02S0701
arc: C1 E1_H01W0000
arc: C2 H00L0000
arc: C3 E1_H02W0601
arc: CE0 H02W0101
arc: CE1 H00L0100
arc: CE2 H00L0100
arc: CE3 H02W0101
arc: CLK0 G_HPBX0000
arc: D1 H02E0001
arc: D2 H02E0201
arc: D3 N1_V01S0000
arc: E1_H01E0001 Q6
arc: E1_H02E0101 F3
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H00L0000 Q2
arc: H00L0100 F3
arc: H01W0000 F2
arc: H01W0100 F1
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00T0100
arc: M1 H02W0001
arc: M2 V00T0100
arc: M4 V00B0100
arc: M5 E1_H02W0001
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: V00T0000 Q0
arc: V00T0100 Q1
arc: W1_H02W0101 F3
arc: W1_H02W0201 Q0
arc: W1_H02W0401 Q4
arc: W1_H02W0501 Q5
word: SLICEB.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 0000111100000000
word: SLICEA.K1.INIT 0000111100000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R3C22:PLC2
arc: H00R0100 H02E0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0301 E1_H01W0100
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: V00T0000 N1_V02S0401
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0701 S3_V06N0203
arc: B1 E1_H01W0100
arc: CE0 H00L0100
arc: CE1 H00L0100
arc: CE2 H00L0100
arc: CE3 H02E0101
arc: CLK0 G_HPBX0000
arc: D1 V02S0201
arc: E1_H01E0001 Q2
arc: E1_H01E0101 Q0
arc: F1 F1_SLICE
arc: H00L0000 Q2
arc: H00L0100 F1
arc: H01W0000 Q7
arc: H01W0100 Q1
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: M0 V00B0000
arc: M1 V01S0100
arc: M2 V00T0100
arc: M3 H00L0000
arc: M4 V00T0000
arc: M6 V00B0000
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: V00B0000 Q4
arc: V00T0100 Q1
arc: V01S0000 Q3
arc: V01S0100 Q0
arc: W1_H02W0101 F1
arc: W1_H02W0401 Q6
word: SLICEA.K1.INIT 1100110000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C23:PLC2
arc: H01W0100 W3_H06E0303
arc: W1_H02W0001 H01E0001
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 W3_H06E0303

.tile R3C24:PLC2
arc: W1_H02W0001 W3_H06E0003

.tile R3C2:PLC2
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 S1_V02N0601
arc: H00R0000 H02W0601
arc: H00R0100 H02W0501
arc: V00B0100 H02W0701
arc: A3 H02W0501
arc: A5 E1_H02W0701
arc: A6 H02W0501
arc: B4 V01S0000
arc: B7 E1_H02W0101
arc: C0 E1_H01W0000
arc: C3 E1_H02W0401
arc: C4 V02N0201
arc: C5 E1_H01E0101
arc: C6 E1_H02W0601
arc: C7 V00T0000
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D3 V01S0100
arc: D4 H00R0100
arc: D5 E1_H01W0100
arc: D6 H01W0000
arc: D7 E1_H01W0100
arc: E1_H01E0101 Q6
arc: E1_H02E0301 Q3
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q7
arc: LSR0 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: V00T0000 Q0
arc: V01S0000 Q5
arc: V01S0100 Q4
word: SLICEA.K0.INIT 1111111100001111
word: SLICEB.K1.INIT 1111010110100000
word: SLICEC.K0.INIT 1111000011001100
word: SLICEC.K1.INIT 1010101011110000
word: SLICED.K0.INIT 1111010110100000
word: SLICED.K1.INIT 1100110011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C3:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0401 V01N0001
arc: H00L0000 S1_V02N0201
arc: N1_V02N0301 S1_V02N0201
arc: V00B0000 V02N0201
arc: W1_H02W0701 S1_V02N0701
arc: A0 H00L0100
arc: A1 E1_H01E0001
arc: A2 F5
arc: A3 F5
arc: A4 F5
arc: A6 F5
arc: A7 S1_V02N0101
arc: B0 V00T0000
arc: B1 Q1
arc: B2 V02S0101
arc: B3 V02S0101
arc: B5 F1
arc: B7 V02N0501
arc: C0 N1_V01S0100
arc: C1 N1_V01S0100
arc: C2 H00L0000
arc: C3 H00L0000
arc: C4 S1_V02N0201
arc: C5 V02N0001
arc: C6 V02N0201
arc: C7 S1_V02N0001
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 N1_V01S0000
arc: D1 N1_V01S0000
arc: D2 V02S0201
arc: D3 V02S0001
arc: D4 V00B0000
arc: D5 V02S0401
arc: D7 S1_V02N0401
arc: E1_H01E0001 Q0
arc: E1_H02E0501 F5
arc: E1_H02E0601 F6
arc: E1_H02E0701 F7
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H00R0000 F4
arc: H01W0000 F5
arc: H01W0100 F5
arc: LSR0 H02E0501
arc: M1 V01S0100
arc: M2 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0101 F5
arc: N1_V02N0401 F4
arc: V00T0000 Q0
arc: V00T0100 Q1
arc: V01S0100 F2
arc: W1_H02W0501 F5
arc: W1_H02W0601 F6
word: SLICED.K1.INIT 1001000000001001
word: SLICEC.K0.INIT 1111111110101111
word: SLICEA.K0.INIT 1100110011001001
word: SLICEB.K0.INIT 0000111100011111
word: SLICEB.K1.INIT 0101111101001111
word: SLICED.K0.INIT 1111101011111010
word: SLICEA.K1.INIT 0000000000000001
word: SLICEC.K1.INIT 1100000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R3C4:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0401 V06N0203
arc: E1_H02E0701 V01N0101
arc: H00L0100 W1_H02E0301
arc: H00R0000 H02E0601
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 E1_H02W0501
arc: S1_V02S0601 V01N0001
arc: V00B0000 V02N0001
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E1_H02W0701
arc: A0 H02E0501
arc: A1 H02E0501
arc: A2 H02E0501
arc: A4 F7
arc: A5 F7
arc: B1 V00T0000
arc: B2 E1_H02W0301
arc: B4 H02W0301
arc: B5 H02W0301
arc: B7 V02N0501
arc: C2 H00L0100
arc: C3 W1_H02E0601
arc: C4 V02N0201
arc: C5 V02N0201
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 V01S0100
arc: D1 H02W0201
arc: D3 E1_H02W0201
arc: D4 S1_V02N0401
arc: D5 S1_V02N0601
arc: D7 E1_H02W0001
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F4
arc: E1_H02E0301 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M4 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: V00T0000 Q2
arc: V00T0100 F3
arc: V01S0100 Q1
arc: W1_H02W0301 F3
word: SLICEC.K0.INIT 0000000001000001
word: SLICEC.K1.INIT 0100000100000000
word: SLICEA.K0.INIT 0101010100000000
word: SLICEB.K1.INIT 1111000011111111
word: SLICED.K1.INIT 0011001111001100
word: SLICEA.K1.INIT 1110111001000100
word: SLICEB.K0.INIT 1101100011011000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C5:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0701 E1_H01W0100
arc: H00R0000 V02N0401
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0601 H01E0001
arc: S1_V02S0101 V01N0101
arc: V00T0000 E1_H02W0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 E3_H06W0203
arc: A1 E1_H02W0501
arc: A2 V02N0701
arc: A3 W1_H02E0501
arc: A4 W1_H02E0701
arc: A6 V02N0301
arc: A7 H02E0701
arc: B1 W1_H02E0101
arc: B2 H02W0101
arc: B3 H02E0301
arc: B4 H00R0000
arc: B6 H02E0101
arc: B7 V02N0501
arc: C1 W1_H02E0401
arc: C2 F4
arc: C4 V00B0100
arc: C6 H02E0401
arc: C7 V00T0000
arc: D1 E1_H02W0201
arc: D2 H01E0101
arc: D3 V02N0001
arc: D4 S1_V02N0401
arc: D6 E1_H02W0001
arc: D7 W1_H02E0201
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0000
arc: S1_V02S0301 F3
arc: S3_V06S0003 F0
arc: S3_V06S0103 F2
arc: V00B0000 F6
arc: V00B0100 F7
arc: V01S0100 F3
word: SLICED.K1.INIT 1100010000110001
word: SLICEC.K0.INIT 1000000000100000
word: SLICEB.K0.INIT 1001000000000000
word: SLICEB.K1.INIT 1111111111101110
word: SLICED.K0.INIT 1000010010100101
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1010010100100001
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R3C6:PLC2
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 E3_H06W0303
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 H01E0101
arc: S1_V02S0101 H06E0103
arc: S1_V02S0501 V01N0101
arc: V00B0000 V02S0001
arc: V00B0100 V02S0101
arc: V00T0100 V02N0501
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 S3_V06N0203
arc: A1 V02S0701
arc: A3 V02S0701
arc: A5 H02E0701
arc: B1 H01W0100
arc: B3 H01W0100
arc: B5 V00B0100
arc: C1 V02S0601
arc: C3 H02E0401
arc: C5 H02E0401
arc: D1 H01E0101
arc: D3 V02S0201
arc: D5 V02S0601
arc: E1_H01E0101 F4
arc: E1_H02E0001 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: H01W0000 F2
arc: M0 E1_H02W0601
arc: M2 V00B0000
arc: M4 V00T0100
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1110111011111110
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1110111111101110
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1110111111101110
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R3C7:PLC2
arc: E1_H02E0201 V01N0001
arc: E1_H02E0501 H01E0101
arc: H00L0100 S1_V02N0301
arc: H00R0000 H02E0601
arc: V00B0000 V02S0201
arc: V00T0000 N1_V02S0401
arc: V00T0100 V02S0701
arc: W1_H02W0001 V06N0003
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 E3_H06W0203
arc: A1 H00R0000
arc: A2 H00L0100
arc: A3 V01N0101
arc: A5 V00B0000
arc: A7 H02W0701
arc: B1 V02S0301
arc: B2 H00R0100
arc: B3 S1_V02N0101
arc: B5 H02W0301
arc: B7 V00B0000
arc: C1 E1_H02W0601
arc: C2 S1_V02N0401
arc: C3 H02E0401
arc: C5 E1_H02W0601
arc: C7 E1_H02W0601
arc: CLK0 G_HPBX0000
arc: D1 V02S0201
arc: D2 N1_V01S0000
arc: D3 F2
arc: D5 V02S0601
arc: D7 V02S0601
arc: E1_H01E0001 F3
arc: E1_H01E0101 Q7
arc: E1_H02E0101 Q1
arc: E1_H02E0601 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H00L0000 F0
arc: H00R0100 Q7
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 V00T0000
arc: M1 W1_H02E0001
arc: M2 N1_V01N0001
arc: M4 V00T0100
arc: M5 H02E0001
arc: M6 H02W0401
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F6
arc: N1_V02N0201 Q2
arc: N1_V02N0501 Q7
arc: N1_V02N0701 Q5
arc: S1_V02S0001 Q2
arc: S1_V02S0101 Q1
arc: S1_V02S0501 Q7
arc: S1_V02S0701 Q5
arc: S3_V06S0303 Q5
arc: V01S0100 Q2
word: SLICEB.K0.INIT 1000001001000001
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1110111111101110
word: SLICEB.K1.INIT 1000001000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1111111111001110
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1111111110101110
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R3C8:PLC2
arc: E1_H02E0701 E1_H01W0100
arc: H00L0000 E1_H02W0201
arc: H00R0000 H02E0601
arc: H00R0100 H02E0501
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 H02E0101
arc: S1_V02S0101 H01E0101
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 N1_V02S0201
arc: V00B0100 S1_V02N0101
arc: V00T0000 V02S0401
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 E1_H02W0701
arc: A0 W1_H02E0501
arc: A1 W1_H02E0501
arc: A2 H01E0001
arc: A5 V02S0101
arc: A7 E1_H02W0701
arc: B0 F3
arc: B1 F3
arc: B2 H01W0100
arc: B3 Q3
arc: B5 H00L0000
arc: B7 V02S0701
arc: C0 E1_H01W0000
arc: C1 E1_H01W0000
arc: C2 S1_V02N0601
arc: C5 H02W0401
arc: C7 V02S0001
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0201
arc: D1 S1_V02N0201
arc: D2 F0
arc: D3 S1_V02N0001
arc: D5 E1_H02W0001
arc: D7 E1_H02W0001
arc: E1_H01E0001 Q3
arc: E1_H01E0101 F2
arc: E1_H02E0301 Q1
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 Q2
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M0 V00T0100
arc: M1 H00R0000
arc: M2 N1_V01N0001
arc: M3 H00R0100
arc: M4 V00B0000
arc: M5 V01S0000
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F6
arc: N1_V01N0101 Q1
arc: N1_V02N0201 Q2
arc: N1_V02N0301 Q3
arc: N1_V02N0701 Q5
arc: S1_V02S0201 Q2
arc: S1_V02S0301 Q1
arc: S3_V06S0303 Q5
arc: V00T0100 Q1
arc: V01S0000 F4
arc: V01S0100 Q5
word: SLICEB.K1.INIT 0011001111001100
word: SLICEA.K0.INIT 0001000000000001
word: SLICEA.K1.INIT 0010000000000010
word: SLICEB.K0.INIT 1000001000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1110111011111110
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1110111011111110
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R3C9:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V06N0303
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0203 W3_H06E0103
arc: H00L0100 V02S0301
arc: H00R0100 H02W0701
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 H02E0301
arc: S1_V02S0601 H01E0001
arc: V00B0000 V02S0001
arc: V00B0100 N1_V02S0301
arc: V00T0000 S1_V02N0401
arc: V00T0100 S1_V02N0701
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0103 V06N0103
arc: A1 S1_V02N0501
arc: A3 V02S0501
arc: A5 H02W0501
arc: A7 H02W0701
arc: B1 V02S0101
arc: B3 H00R0100
arc: B5 V02S0501
arc: B7 V02S0501
arc: C1 H00L0100
arc: C3 E1_H02W0601
arc: C5 V02S0201
arc: C7 E1_H02W0601
arc: CLK0 G_HPBX0000
arc: D1 V00T0100
arc: D3 V02S0201
arc: D5 H02W0201
arc: D7 V02S0401
arc: E1_H01E0001 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H00R0000 F4
arc: H01W0000 Q7
arc: H01W0100 F6
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 H02W0601
arc: M2 V00B0100
arc: M4 V00B0000
arc: M5 V01S0000
arc: M6 H02W0401
arc: M7 H00R0000
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q5
arc: S1_V02S0501 Q5
arc: S1_V02S0701 Q7
arc: V01S0000 F2
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1010010100100001
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1110111111101110
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1111111111011100
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1110111111101110
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R40C14:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R40C15:PLC2
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103

.tile R40C16:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R40C6:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103

.tile R40C7:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303

.tile R41C15:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R41C16:PLC2
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203

.tile R41C6:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103

.tile R41C7:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R42C15:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R42C16:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R42C5:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R42C6:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R42C7:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103

.tile R43C14:PLC2
arc: S1_V02S0301 N3_V06S0003

.tile R43C5:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R43C6:PLC2
arc: S1_V02S0101 N3_V06S0103

.tile R44C15:PLC2
arc: S1_V02S0401 N3_V06S0203

.tile R44C16:PLC2
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0601 N3_V06S0303

.tile R44C6:PLC2
arc: S1_V02S0001 N3_V06S0003

.tile R44C7:PLC2
arc: S1_V02S0501 N3_V06S0303

.tile R45C13:PLC2
arc: E1_H02E0401 N3_V06S0203

.tile R45C14:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0601 N3_V06S0303
arc: S1_V02S0401 H02E0401
arc: S1_V02S0601 N1_V02S0301

.tile R45C15:PLC2
arc: E1_H02E0301 V06S0003
arc: S1_V02S0101 H02E0101
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 H02E0601
arc: V01S0000 N3_V06S0103

.tile R45C16:PLC2
arc: S1_V02S0301 H02E0301
arc: V01S0100 N3_V06S0303

.tile R45C6:PLC2
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N3_V06S0203

.tile R45C7:PLC2
arc: S1_V02S0101 N3_V06S0103
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0201 V06S0103

.tile R47C15:PLC2
arc: N1_V02N0101 H02W0101
arc: N1_V02N0501 N3_V06S0303

.tile R47C16:PLC2
arc: N1_V02N0701 N3_V06S0203
arc: W1_H02W0101 N3_V06S0103

.tile R47C6:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: N1_V02N0401 N3_V06S0203

.tile R47C7:PLC2
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0301 N1_V01S0100

.tile R48C16:PLC2
arc: N1_V02N0101 N3_V06S0103

.tile R48C5:PLC2
arc: N1_V02N0301 N3_V06S0003

.tile R48C6:PLC2
arc: N1_V02N0001 H02W0001
arc: N1_V02N0701 N3_V06S0203

.tile R48C7:PLC2
arc: W1_H02W0001 N3_V06S0003

.tile R4C10:PLC2
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 N1_V01S0100
arc: H00R0000 S1_V02N0401
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0501 E1_H02W0501
arc: S1_V02S0101 H02W0101
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 H06W0303
arc: S1_V02S0701 N1_V02S0701
arc: V00B0000 E1_H02W0601
arc: V00B0100 N1_V02S0301
arc: W1_H02W0501 V02N0501
arc: A0 H02E0501
arc: A1 H00R0000
arc: A2 H02W0501
arc: A3 V00B0000
arc: A4 V02N0101
arc: A5 E1_H02W0701
arc: A6 S1_V02N0301
arc: A7 E1_H02W0501
arc: B0 S1_V02N0101
arc: B1 H00R0100
arc: B2 N1_V02S0101
arc: B3 H02W0101
arc: B4 S1_V02N0501
arc: B5 W1_H02E0101
arc: B6 N1_V01S0000
arc: B7 V00B0100
word: SLICED.K1.INIT 1001100110011100
word: SLICED.K0.INIT 1001100110011100
word: SLICEC.K1.INIT 1001100110011010
word: SLICEC.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 1001100110011100
word: SLICEB.K0.INIT 1001100110011100
word: SLICEA.K1.INIT 1001100110011100
word: SLICEA.K0.INIT 1001100110011010
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R4C11:PLC2
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 N1_V02S0501
arc: H00L0000 V02S0201
arc: H00R0000 S1_V02N0601
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0701 H02W0701
arc: S1_V02S0301 H02W0301
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 V02N0201
arc: V00T0000 H02W0201
arc: V00T0100 H02W0301
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0501 E1_H02W0401
arc: W3_H06W0303 E3_H06W0203
arc: A0 H02E0701
arc: A1 H00L0000
arc: A2 V02N0501
arc: A3 V00T0000
arc: A4 H02E0501
arc: A5 V00B0000
arc: A6 V02S0301
arc: A7 V00T0100
arc: B0 S1_V02N0101
arc: B1 H00R0100
arc: B2 S1_V02N0301
arc: B3 H00R0000
arc: B4 V02N0701
arc: B5 E1_H02W0301
arc: B6 N1_V02S0701
arc: B7 N1_V01S0000
word: SLICED.K1.INIT 1001100110011100
word: SLICED.K0.INIT 1001100110011100
word: SLICEC.K1.INIT 1001100110011100
word: SLICEC.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 1001100110011010
word: SLICEB.K0.INIT 1001100110011010
word: SLICEA.K1.INIT 1001100110011010
word: SLICEA.K0.INIT 1001100110011010
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R4C12:PLC2
arc: H00R0100 V02S0501
arc: N1_V02N0201 N1_V01S0000
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0103 H06W0103
arc: V00B0100 H02E0501
arc: V00T0100 N1_V02S0701
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0103 N1_V01S0100
arc: A0 E1_H02W0501
arc: A1 H02W0501
arc: A5 N1_V02S0101
arc: A7 N1_V02S0101
arc: B0 V02S0301
arc: B1 V02S0101
arc: B5 V02S0701
arc: B7 V02S0701
arc: C5 H02W0601
arc: C7 H02W0601
arc: CLK0 G_HPBX0000
arc: D5 H00R0100
arc: D7 H00R0100
arc: E1_H01E0101 Q0
arc: F2 F2_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H00R0000 F4
arc: H01W0000 F2
arc: H01W0100 Q0
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00B0000
arc: M4 V00B0100
arc: M6 V00T0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR3 LSR0
arc: V00B0000 F6
arc: V01S0000 Q7
arc: V01S0100 Q0
arc: W1_H02W0001 Q0
arc: W1_H02W0701 Q7
word: SLICEB.K1.INIT 0000000000001110
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1001100110011100
word: SLICEA.K0.INIT 1001100110011100
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1111110011111110
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1111110011111110
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R4C13:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: S1_V02S0401 S3_V06N0203
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 N1_V02S0601
arc: W3_H06W0303 E3_H06W0203
arc: B0 S1_V02N0301
arc: C0 V02N0601
arc: CE0 V02S0201
arc: CLK0 G_HPBX0000
arc: D0 V02N0001
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
arc: V01S0100 Q0
word: SLICEA.K0.INIT 1111001111000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R4C14:PLC2
arc: E1_H02E0401 N1_V01S0000
arc: N1_V02N0401 H02W0401
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 V02N0001
arc: V00B0100 V02S0301
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0501 E1_H02W0501
arc: A1 V02N0501
arc: B1 V01N0001
arc: B4 N1_V01S0000
arc: C1 E1_H01W0000
arc: CE2 V02S0601
arc: CLK0 G_HPBX0000
arc: D1 S1_V02N0201
arc: D4 V02S0401
arc: E1_H02E0101 F1
arc: E3_H06E0203 Q4
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: LSR1 V00B0000
arc: M0 V00B0100
arc: M1 H02W0001
arc: M2 V00B0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: S3_V06S0203 Q4
arc: W3_H06W0203 Q4
word: SLICEC.K0.INIT 1100110000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000010000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R4C15:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 S1_V02N0501
arc: H00L0000 S1_V02N0201
arc: H00L0100 H02E0101
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0001 H02W0001
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 V01N0101
arc: V00B0000 S1_V02N0201
arc: V00B0100 N1_V02S0301
arc: V00T0100 N1_V02S0501
arc: A0 S1_V02N0701
arc: A1 F7
arc: A2 V02S0501
arc: A4 V02S0101
arc: A5 N1_V02S0101
arc: B0 S1_V02N0301
arc: B2 E1_H01W0100
arc: B7 E1_H02W0101
arc: C1 H02E0401
arc: C3 V02S0401
arc: C5 E1_H01E0101
arc: C7 S1_V02N0201
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CE2 H02W0101
arc: CE3 H00L0000
arc: CLK0 G_HPBX0000
arc: D0 W1_H02E0201
arc: D1 F2
arc: D3 V00B0100
arc: D4 N1_V02S0601
arc: D5 F2
arc: D7 E1_H02W0201
arc: E1_H01E0101 F7
arc: E1_H02E0601 Q6
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q1
arc: E3_H06E0203 Q4
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 Q0
arc: M2 V00B0000
arc: M3 H00L0100
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: S1_V02S0501 F7
arc: S3_V06S0003 Q3
arc: S3_V06S0103 Q1
arc: S3_V06S0203 Q4
arc: S3_V06S0303 Q5
arc: V01S0100 F2
arc: W1_H02W0001 F2
arc: W1_H02W0401 Q6
arc: W3_H06W0103 Q1
word: SLICEB.K0.INIT 1000100010001000
word: SLICEB.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 1010101000000000
word: SLICEC.K1.INIT 1010000000000000
word: SLICEA.K0.INIT 1110111000100010
word: SLICED.K1.INIT 0000001111110011
word: SLICEA.K1.INIT 0101000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C16:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 V02S0701
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0301 E1_H02W0301
arc: S3_V06S0203 E1_H01W0000
arc: V00B0100 N1_V02S0301
arc: V00T0000 H02E0201
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0501 S1_V02N0501
arc: A2 V02N0701
arc: A3 H02E0501
arc: A4 V02S0301
arc: A6 F7
arc: B0 V02S0301
arc: B1 H02E0101
arc: B2 H02W0301
arc: B3 N1_V02S0101
arc: B5 H02E0101
arc: B6 N1_V01S0000
arc: C0 H02E0601
arc: C2 V02N0601
arc: C3 V02N0601
arc: C4 H02E0601
arc: C6 S1_V02N0001
arc: C7 V00T0100
arc: CE1 V02N0201
arc: CLK0 G_HPBX0000
arc: D1 H02E0001
arc: D2 V00B0100
arc: D3 E1_H02W0201
arc: D5 V02S0401
arc: D6 V02N0401
arc: D7 H01W0000
arc: E1_H01E0101 F7
arc: E1_H02E0401 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: H01W0100 F7
arc: M0 V00T0000
arc: M4 V00T0000
arc: MUXCLK1 CLK0
arc: N1_V02N0001 F0
arc: S1_V02S0001 F2
arc: S3_V06S0003 F3
arc: S3_V06S0303 F6
arc: V00T0100 Q3
word: SLICEC.K0.INIT 0101000001010000
word: SLICEC.K1.INIT 0000000011001100
word: SLICED.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 0000001100000011
word: SLICEA.K1.INIT 0000000000110011
word: SLICED.K0.INIT 0000000010000000
word: SLICEB.K0.INIT 1010000010100011
word: SLICEB.K1.INIT 1010000010100011
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R4C17:PLC2
arc: H00L0100 W1_H02E0301
arc: N1_V02N0501 H01E0101
arc: S1_V02S0501 S3_V06N0303
arc: S3_V06S0203 H06E0203
arc: V00B0000 V02S0201
arc: V00B0100 V02N0301
arc: V00T0100 H02E0301
arc: W1_H02W0301 N1_V02S0301
arc: A1 F7
arc: A2 V02S0701
arc: A4 H02E0701
arc: B1 V02N0101
arc: B4 N1_V01S0000
arc: B7 E1_H02W0301
arc: C1 H02W0401
arc: C2 H02W0601
arc: C4 H02E0401
arc: C7 H02E0601
arc: CE1 H00L0100
arc: CE2 H02E0101
arc: CLK0 G_HPBX0000
arc: D1 V02N0001
arc: D2 S1_V02N0001
arc: D3 V00B0100
arc: D7 E1_H01W0100
arc: E3_H06E0203 Q4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H01W0000 Q4
arc: M0 V00B0000
arc: M2 V00T0100
arc: M3 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F2
arc: N1_V02N0101 Q3
arc: S1_V02S0201 F0
arc: S3_V06S0103 F2
arc: V01S0000 Q3
arc: W1_H02W0101 Q3
arc: W1_H02W0201 F2
arc: W3_H06W0203 Q4
word: SLICEC.K0.INIT 1000000010000000
word: SLICEB.K0.INIT 0101010111110000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEA.K0.INIT 1111111111111111
word: SLICED.K1.INIT 1111000011000000
word: SLICEA.K1.INIT 1111000011100000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R4C18:PLC2
arc: E1_H02E0401 S1_V02N0401
arc: H00L0000 V02S0001
arc: H00L0100 S1_V02N0101
arc: S1_V02S0501 H06E0303
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 H06E0203
arc: V00B0000 V02S0201
arc: V00B0100 H02W0701
arc: V00T0100 W1_H02E0301
arc: V01S0000 S3_V06N0103
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 S3_V06N0303
arc: A0 H00L0000
arc: A6 V02N0101
arc: C0 S1_V02N0401
arc: C1 S1_V02N0601
arc: CE3 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D6 V02N0401
arc: E1_H02E0601 F6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: H00R0000 F6
arc: H01W0100 F1
arc: M0 V00T0100
arc: M1 H00R0000
arc: M2 V00T0100
arc: M6 V00B0000
arc: MUXCLK3 CLK0
arc: S1_V02S0101 F1
arc: S3_V06S0303 Q6
arc: V01S0100 Q6
word: SLICED.K0.INIT 1010101000000000
word: SLICEA.K0.INIT 0101111101010000
word: SLICEA.K1.INIT 1111000011110000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C19:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S3_V06N0103
arc: S1_V02S0601 S3_V06N0303
arc: V00B0100 S1_V02N0101
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0203 E1_H01W0000
arc: A0 V02S0701
arc: B4 V02N0701
arc: C0 H02E0401
arc: C1 S1_V02N0401
arc: C4 V02N0201
arc: D0 S1_V02N0001
arc: E1_H02E0601 F4
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: H00R0000 F4
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 V00B0100
arc: S3_V06S0103 F1
arc: W1_H02W0301 F1
word: SLICEC.K0.INIT 0000110000001100
word: SLICEA.K0.INIT 0101111101010000
word: SLICEA.K1.INIT 1111000011110000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R4C20:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: H00R0000 V02N0601
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 E1_H01W0100
arc: V00T0100 E1_H02W0301
arc: W1_H02W0101 S1_V02N0101
arc: A0 S1_V02N0701
arc: A1 E1_H01E0001
arc: A2 F5
arc: A3 V02S0501
arc: B0 E1_H02W0301
arc: B1 E1_H02W0301
arc: B2 S1_V02N0301
arc: B3 V02S0101
arc: B5 V02N0501
arc: C0 H00L0100
arc: C1 E1_H02W0401
arc: C2 N1_V01N0001
arc: C3 W1_H02E0601
arc: C5 H02E0601
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D1 V02N0001
arc: D2 V00T0100
arc: D3 H02W0001
arc: D5 E1_H02W0201
arc: E1_H01E0001 Q1
arc: E1_H02E0101 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: H00L0100 F3
arc: H01W0000 Q1
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q0
arc: N1_V02N0001 Q2
arc: N1_V02N0301 Q1
arc: S1_V02S0001 Q0
arc: S3_V06S0103 Q1
arc: W1_H02W0201 Q0
arc: W3_H06W0103 Q2
word: SLICEB.K1.INIT 1111111000000000
word: SLICEA.K0.INIT 0011001000110000
word: SLICEA.K1.INIT 0000001000110010
word: SLICEC.K1.INIT 1111001100000000
word: SLICEB.K0.INIT 0000000011101010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C21:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0501 S1_V02N0501
arc: E3_H06E0303 W3_H06E0203
arc: H00R0100 N1_V02S0501
arc: H01W0000 W3_H06E0103
arc: H01W0100 W3_H06E0303
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 H01E0101
arc: V00B0100 H02W0501
arc: V00T0000 V02N0401
arc: W1_H02W0001 S1_V02N0001
arc: A0 V02N0701
arc: A2 E1_H01E0001
arc: B0 V00T0000
arc: B2 S1_V02N0301
arc: C0 V02N0601
arc: C2 H00L0000
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D2 S1_V02N0001
arc: E1_H01E0001 F0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: H00L0000 Q2
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q2
arc: S3_V06S0103 Q2
arc: W3_H06W0103 Q2
word: SLICEA.K0.INIT 0100111100001010
word: SLICEB.K0.INIT 0001000100110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C22:PLC2
arc: H00L0100 W1_H02E0101
arc: N1_V02N0001 N1_V01S0000
arc: V00B0100 V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: A1 H00L0100
arc: A3 H02E0501
arc: B1 F3
arc: C1 V02N0601
arc: D1 H02E0201
arc: D3 V02N0001
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: M0 V00B0100
arc: V01S0000 F0
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000100011001100
word: SLICEB.K1.INIT 0000000010101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1

.tile R4C23:PLC2
arc: S3_V06S0203 W3_H06E0203

.tile R4C24:PLC2
arc: S3_V06S0303 H06E0303

.tile R4C25:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R4C2:PLC2
arc: N1_V02N0201 E1_H02W0201
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0701 S3_V06N0203

.tile R4C31:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R4C37:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R4C3:PLC2
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 S1_V02N0201
arc: A2 V00T0000
arc: A4 V00B0000
arc: A5 Q5
arc: A6 H00R0000
arc: A7 Q7
arc: B0 S1_V02N0101
arc: B3 Q3
arc: CLK0 G_HPBX0000
arc: E1_H02E0401 Q4
arc: E3_H06E0303 Q6
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q6
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q6
arc: N1_V02N0501 Q5
arc: S1_V02S0101 Q3
arc: S1_V02S0201 Q2
arc: S1_V02S0401 Q4
arc: S1_V02S0501 Q5
arc: S1_V02S0701 Q7
arc: V00B0000 Q4
arc: V00T0000 Q2
arc: V01S0000 Q2
arc: V01S0100 Q6
word: SLICED.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0000000000001100
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C40:PLC2
arc: S3_V06S0203 H06E0203

.tile R4C4:PLC2
arc: W1_H02W0201 E1_H02W0201
arc: A4 V00B0000
arc: A5 Q5
arc: A6 H00R0000
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H01W0100
arc: B3 Q3
arc: CLK0 G_HPBX0000
arc: E1_H01E0101 Q4
arc: E1_H02E0501 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q6
arc: H01W0100 Q2
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q6
arc: N1_V02N0001 Q2
arc: N1_V02N0201 Q0
arc: N1_V02N0501 Q5
arc: S1_V02S0101 Q1
arc: S1_V02S0201 Q2
arc: S1_V02S0301 Q3
arc: S1_V02S0501 Q5
arc: S1_V02S0701 Q7
arc: V00B0000 Q4
arc: V00T0000 Q0
arc: V01S0000 Q6
arc: V01S0100 Q4
word: SLICED.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEA.K0.INIT 1100110011000000
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C5:PLC2
arc: E1_H02E0501 N1_V01S0100
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0701 H01E0101
arc: S3_V06S0303 E3_H06W0303
arc: V00B0100 V02S0301
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0301 N1_V01S0100
arc: A4 V00B0000
arc: A5 Q5
arc: A6 H00R0000
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: CLK0 G_HPBX0000
arc: E1_H02E0401 Q6
arc: E1_H02E0701 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q6
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q2
arc: N1_V02N0301 Q1
arc: S1_V02S0001 Q2
arc: S1_V02S0101 Q3
arc: S1_V02S0201 Q0
arc: S1_V02S0301 Q1
arc: S1_V02S0401 Q4
arc: S1_V02S0501 Q7
arc: S1_V02S0701 Q5
arc: V00B0000 Q4
arc: V00T0000 Q0
arc: V01S0000 Q5
arc: V01S0100 Q6
word: SLICED.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEA.K0.INIT 1100110011000000
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C6:PLC2
arc: E1_H02E0501 V02N0501
arc: N1_V02N0501 E1_H02W0501
arc: S1_V02S0501 H06E0303
arc: S3_V06S0203 H06W0203
arc: W1_H02W0201 E3_H06W0103
arc: A4 V00B0000
arc: A5 Q5
arc: A6 H00R0000
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: CLK0 G_HPBX0000
arc: E1_H01E0001 Q3
arc: E1_H01E0101 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q6
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q0
arc: S1_V02S0001 Q2
arc: S1_V02S0101 Q1
arc: S1_V02S0201 Q0
arc: S1_V02S0301 Q3
arc: S1_V02S0401 Q6
arc: S1_V02S0601 Q4
arc: S1_V02S0701 Q5
arc: S3_V06S0103 Q1
arc: V00B0000 Q4
arc: V00T0000 Q0
arc: V01S0000 Q7
arc: V01S0100 Q6
word: SLICED.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEA.K0.INIT 1100110011000000
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C7:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0701 V02S0701
arc: H00L0100 V02S0101
arc: N1_V02N0101 H02W0101
arc: S1_V02S0001 H01E0001
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0701 W1_H02E0701
arc: W1_H02W0501 E3_H06W0303
arc: A5 N1_V02S0101
arc: A6 S1_V02N0101
arc: B0 V00T0000
arc: B1 Q1
arc: B5 V02N0501
arc: B6 N1_V02S0501
arc: C5 V02N0201
arc: C6 V02S0001
arc: CLK0 G_HPBX0000
arc: D5 H00L0100
arc: D6 V02N0601
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: LSR0 W1_H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F6
arc: S1_V02S0101 Q1
arc: S1_V02S0201 Q0
arc: V00T0000 Q0
arc: V01S0100 Q0
word: SLICEB.K1.INIT 0000000000001110
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEA.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1011000000001011
word: SLICED.K0.INIT 1011000000001011
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R4C8:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 V02N0701
arc: N1_V02N0501 V01N0101
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 H06W0303
arc: V00B0000 H02E0401
arc: V00B0100 N1_V02S0301
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0501 N1_V02S0501
arc: A0 S1_V02N0701
arc: A2 E1_H02W0501
arc: A3 H02E0701
arc: A4 V02N0301
arc: A5 V00B0000
arc: A6 H02W0701
arc: A7 H02W0501
arc: B2 V02S0101
arc: B3 S1_V02N0301
arc: B4 V02N0501
arc: B5 H02E0301
arc: B6 H02E0101
arc: B7 V00B0100
word: SLICED.K1.INIT 1001100110011100
word: SLICED.K0.INIT 1001100110011100
word: SLICEC.K1.INIT 1001100110011010
word: SLICEC.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 1001100110011010
word: SLICEB.K0.INIT 1001100110011100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0000000000001010
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R4C9:PLC2
arc: E1_H02E0501 V02S0501
arc: H00L0000 H02E0201
arc: S1_V02S0101 H06W0103
arc: S1_V02S0301 V01N0101
arc: S1_V02S0501 W1_H02E0501
arc: S3_V06S0103 E3_H06W0103
arc: V00B0100 S1_V02N0101
arc: V00T0000 V02S0601
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 V02N0701
arc: W3_H06W0203 E3_H06W0103
arc: A0 V02S0701
arc: A1 V01N0101
arc: A2 H02E0501
arc: A3 H02E0701
arc: A4 V02N0101
arc: A5 V00T0000
arc: A6 S1_V02N0301
arc: A7 W1_H02E0501
arc: B0 V01N0001
arc: B1 V02S0101
arc: B2 V02S0301
arc: B3 H02E0301
arc: B4 H00L0000
arc: B5 S1_V02N0701
arc: B6 N1_V02S0701
arc: B7 V00B0100
word: SLICED.K1.INIT 1001100110011010
word: SLICED.K0.INIT 1001100110011100
word: SLICEC.K1.INIT 1001100110011010
word: SLICEC.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 1001100110011100
word: SLICEB.K0.INIT 1001100110011100
word: SLICEA.K1.INIT 1001100110011100
word: SLICEA.K0.INIT 1001100110011010
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R5C10:PLC2
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 V01N0101
arc: E3_H06E0103 S3_V06N0103
arc: H00R0000 E1_H02W0601
arc: H00R0100 V02N0701
arc: N1_V02N0101 H02E0101
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 V01N0101
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0601 W1_H02E0601
arc: V00B0000 V02N0001
arc: V00T0000 E1_H02W0001
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V06S0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 H02E0501
arc: A1 V02S0701
arc: A2 E1_H02W0701
arc: A3 V02N0501
arc: A4 V00B0000
arc: A5 V02N0301
arc: A6 N1_V02S0101
arc: A7 V02S0301
arc: B0 S1_V02N0101
arc: B1 H00R0100
arc: B2 E1_H02W0301
arc: B3 V02S0101
arc: B4 H02E0101
arc: B5 H00R0000
arc: B6 V00T0000
arc: B7 E1_H02W0101
word: SLICEA.K0.INIT 1001100110011100
word: SLICEA.K1.INIT 1001100110011100
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 1001100110011010
word: SLICEC.K0.INIT 1001100110011010
word: SLICEC.K1.INIT 1001100110011010
word: SLICED.K0.INIT 1001100110011100
word: SLICED.K1.INIT 1001100110011100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R5C11:PLC2
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 W1_H02E0201
arc: H00L0000 N1_V02S0201
arc: H00R0000 H02E0601
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H06E0003
arc: N1_V02N0501 H02W0501
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 H06E0003
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 S3_V06N0203
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 H02E0401
arc: V00T0000 H02W0201
arc: V00T0100 N1_V02S0701
arc: V01S0000 S3_V06N0103
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V01N0101
arc: W1_H02W0701 S1_V02N0701
arc: A0 V02N0501
arc: A1 H00L0000
arc: A2 H02W0501
arc: A3 V00T0000
arc: A4 H02E0501
arc: A5 N1_V02S0301
arc: A6 V02S0301
arc: A7 V00T0100
arc: B0 V00B0000
arc: B1 V02N0301
arc: B2 V01N0001
arc: B3 H02E0301
arc: B4 H00R0000
arc: B5 V02S0501
arc: B6 V02S0701
arc: B7 V02N0701
word: SLICEA.K0.INIT 1001100110011010
word: SLICEA.K1.INIT 1001100110011100
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 1001100110011100
word: SLICEC.K0.INIT 1001100110011100
word: SLICEC.K1.INIT 1001100110011010
word: SLICED.K0.INIT 1001100110011010
word: SLICED.K1.INIT 1001100110011100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R5C12:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0601 S3_V06N0303
arc: H00R0100 S1_V02N0701
arc: N1_V02N0101 S1_V02N0001
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 H02W0701
arc: V00B0100 N1_V02S0301
arc: V00T0100 V02N0701
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 V01N0101
arc: W3_H06W0203 S3_V06N0203
arc: A3 F5
arc: A5 V02S0301
arc: A6 N1_V01S0100
arc: A7 H02E0701
arc: B5 N1_V01S0000
arc: B6 H02W0301
arc: B7 V00B0100
arc: C2 N1_V02S0401
arc: C3 H02E0401
arc: C4 E1_H01E0101
arc: C5 H02W0601
arc: C6 V02N0001
arc: C7 N1_V02S0001
arc: CE1 V02N0201
arc: CLK0 G_HPBX0000
arc: D2 Q2
arc: D3 V00T0100
arc: D4 N1_V02S0401
arc: D5 H00R0100
arc: D6 W1_H02E0201
arc: D7 V02N0401
arc: E1_H01E0001 F7
arc: E1_H01E0101 Q2
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 F6
arc: LSR1 E1_H02W0301
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V02N0201 F0
arc: S3_V06S0203 F4
arc: V01S0000 F2
arc: W3_H06W0103 F2
word: SLICED.K1.INIT 1001000000001001
word: SLICEB.K0.INIT 0000111111111111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
word: SLICEB.K1.INIT 1010000000001010
word: SLICEC.K1.INIT 1000010000100001
word: SLICEC.K0.INIT 0000111100000000
word: SLICED.K0.INIT 1000001001000001
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R5C13:PLC2
arc: E1_H02E0601 W1_H02E0301
arc: H00L0100 E1_H02W0301
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0601 S3_V06N0303
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 H02E0601
arc: V00B0100 V02N0101
arc: W1_H02W0301 V01N0101
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 S3_V06N0203
arc: B0 H02W0101
arc: C0 V02N0601
arc: CE3 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0201
arc: D1 V02N0001
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q7
arc: E1_H02E0201 F0
arc: E3_H06E0203 Q7
arc: F0 F5A_SLICE
arc: H00L0000 F0
arc: M0 V00B0100
arc: M7 H00L0000
arc: MUXCLK3 CLK0
arc: S3_V06S0203 Q7
arc: V01S0100 F0
word: SLICEA.K0.INIT 0011001111110000
word: SLICEA.K1.INIT 1111111100000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1

.tile R5C14:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 W3_H06E0003
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0501 E1_H01W0100
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0301 W3_H06E0003
arc: S3_V06S0203 H06W0203
arc: V00T0000 H02W0201
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0601 V01N0001
arc: A0 H01E0001
arc: A3 V01N0101
arc: B3 E1_H02W0101
arc: C0 V02N0401
arc: C3 V02N0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 H01E0101
arc: D3 H02E0201
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: M2 V00T0000
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F0
arc: S1_V02S0201 F2
arc: S3_V06S0003 Q0
word: SLICEA.K0.INIT 1010111110100000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1011000010000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R5C15:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 V01N0001
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0203 W3_H06E0103
arc: H00R0000 N1_V02S0601
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0601 W3_H06E0303
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 S3_V06N0103
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 E1_H02W0601
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 S3_V06N0203
arc: A0 V01N0101
arc: A1 V02S0501
arc: A7 H00R0000
arc: B0 V02N0301
arc: B2 V02N0101
arc: B7 V00B0000
arc: C1 N1_V01S0100
arc: C2 H02W0401
arc: C3 W1_H02E0601
arc: C7 E1_H02W0401
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 F2
arc: D1 H02E0001
arc: D2 V02S0001
arc: D7 H02W0201
arc: E1_H01E0101 F7
arc: E1_H02E0001 F2
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F0
arc: M2 H02W0601
arc: MUXCLK0 CLK0
arc: N1_V01N0101 F2
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q1
arc: V01S0100 F2
word: SLICEA.K0.INIT 1110111000100010
word: SLICEA.K1.INIT 1010000000000000
word: SLICEB.K0.INIT 0011111100110000
word: SLICEB.K1.INIT 1111000011110000
word: SLICED.K1.INIT 1100010011110101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R5C16:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0601 V02N0601
arc: E3_H06E0103 W3_H06E0103
arc: H00L0100 N1_V02S0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 H02E0701
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0701 H06W0203
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 E1_H01W0100
arc: V00B0100 V02N0301
arc: V00T0100 V02N0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V01N0001
arc: A2 H02W0501
arc: A4 E1_H02W0501
arc: B0 V02N0101
arc: B2 W1_H02E0101
arc: B6 V00B0000
arc: C0 H00L0100
arc: C2 V02N0401
arc: C4 N1_V02S0001
arc: C6 F4
arc: CE2 S1_V02N0601
arc: CLK0 G_HPBX0000
arc: D0 N1_V01S0000
arc: D1 S1_V02N0001
arc: D2 H02E0001
arc: D4 H02E0201
arc: D6 S1_V02N0601
arc: E1_H01E0001 F0
arc: E1_H02E0401 Q4
arc: E3_H06E0303 Q6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H01W0100 Q4
arc: M0 V00B0100
arc: M2 V00T0100
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0001 F0
arc: S1_V02S0201 F2
arc: S3_V06S0003 F0
arc: V00B0000 Q4
arc: W1_H02W0201 F0
arc: W3_H06W0303 Q6
word: SLICEC.K0.INIT 1111000010101010
word: SLICEA.K0.INIT 0011111100001100
word: SLICEA.K1.INIT 1111111100000000
word: SLICED.K0.INIT 1111000011001100
word: SLICEB.K0.INIT 1101010111000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R5C17:PLC2
arc: E1_H02E0201 H01E0001
arc: H00L0000 V02S0201
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0301 W3_H06E0003
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0301 H06E0003
arc: S1_V02S0501 S3_V06N0303
arc: V00B0000 H02W0601
arc: V00B0100 V02N0301
arc: V00T0000 S1_V02N0401
arc: V00T0100 W1_H02E0101
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 E1_H02W0501
arc: A4 V00B0000
arc: A6 V00T0100
arc: B2 N1_V02S0301
arc: B4 S1_V02N0501
arc: B6 H02E0101
arc: C2 H02W0401
arc: C4 V00B0100
arc: C6 H02E0601
arc: CLK0 G_HPBX0000
arc: D0 H02E0201
arc: D2 H02W0001
arc: D4 V02N0601
arc: D6 S1_V02N0601
arc: E1_H01E0101 F1
arc: E1_H02E0401 F4
arc: E1_H02E0601 F6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H01W0100 F6
arc: LSR0 H02E0301
arc: M0 V00T0000
arc: M1 H02E0001
arc: M2 V00T0000
arc: M7 H00L0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V02N0101 F1
arc: S3_V06S0303 F6
arc: W1_H02W0601 F6
arc: W3_H06W0203 Q7
word: SLICEC.K0.INIT 0000001000000000
word: SLICED.K0.INIT 0011001110111111
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0011111100110000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R5C18:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 S1_V02N0101
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0401 H06E0203
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 H01E0101
arc: S3_V06S0103 H06E0103
arc: S3_V06S0303 E1_H01W0100
arc: V00B0100 H02W0701
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 S1_V02N0601
arc: A4 S1_V02N0301
arc: B2 V02N0301
arc: B4 E1_H02W0101
arc: C2 H02W0601
arc: C4 V02N0001
arc: C5 V02N0201
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D2 N1_V02S0001
arc: D4 S1_V02N0401
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H00R0100 F5
arc: H01W0000 F1
arc: LSR0 E1_H02W0301
arc: M0 H02E0601
arc: M1 W1_H02E0001
arc: M2 H02E0601
arc: M4 H02E0401
arc: M5 H00L0100
arc: M6 H02E0401
arc: M7 H00R0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: S1_V02S0301 F1
arc: S3_V06S0203 Q7
word: SLICEC.K0.INIT 1000100011001000
word: SLICEC.K1.INIT 1111000011110000
word: SLICED.K0.INIT 1111111111111111
word: SLICED.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0011000011111100
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R5C19:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 H02W0001
arc: H00L0100 H02W0101
arc: H00R0000 S1_V02N0601
arc: N1_V02N0201 H06E0103
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 H06E0303
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 V02N0701
arc: W3_H06W0203 S3_V06N0203
arc: A0 S1_V02N0701
arc: A6 H00L0000
arc: B0 H02E0301
arc: B1 H02W0101
arc: B6 E1_H02W0101
arc: C0 H00L0100
arc: C6 S1_V02N0201
arc: CLK0 G_HPBX0000
arc: D0 H02W0001
arc: D6 W1_H02E0201
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: H01W0100 Q6
arc: LSR0 H02W0301
arc: M0 V00B0000
arc: M1 H00R0000
arc: M2 V00B0000
arc: M6 V00T0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: V00B0000 F6
arc: V00T0100 F1
arc: V01S0100 Q6
word: SLICED.K0.INIT 0001000000000000
word: SLICEA.K0.INIT 1101000011000000
word: SLICEA.K1.INIT 1100110011001100
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1111111111111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C20:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 W3_H06E0003
arc: H00L0000 V02N0001
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H02W0601
arc: N3_V06N0003 W3_H06E0003
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 S3_V06N0203
arc: V00T0000 H02E0001
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 W3_H06E0003
arc: A0 H02E0701
arc: A6 V00T0100
arc: B0 W1_H02E0301
arc: B6 H02W0101
arc: C0 H00L0000
arc: C6 V02N0001
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: D1 V02N0201
arc: D6 V02N0401
arc: E1_H01E0101 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: LSR0 V00T0000
arc: M0 V00B0000
arc: M1 H02W0001
arc: M2 V00B0000
arc: M4 E1_H01E0101
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: S3_V06S0203 Q4
arc: V00B0000 F6
word: SLICED.K0.INIT 0000001000000000
word: SLICEA.K0.INIT 1101110000000000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1111111111111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C21:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V02N0601
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0301 S3_V06N0003
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 W3_H06E0203
arc: B0 V01N0001
arc: C0 W1_H02E0401
arc: CLK0 G_HPBX0000
arc: D0 H02E0201
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
arc: V01S0100 Q0
word: SLICEA.K0.INIT 1100000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C22:PLC2
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0601 W1_H02E0301
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0401 E1_H01W0000
arc: S3_V06S0203 H06E0203
arc: A3 E1_H01E0001
arc: A4 F7
arc: A7 E1_H01W0000
arc: B0 E1_H01W0100
arc: B1 F3
arc: B4 N1_V01S0000
arc: C0 E1_H01W0000
arc: C1 V02N0601
arc: C3 H02E0601
arc: C6 F4
arc: C7 V02N0001
arc: CE0 H00L0100
arc: CLK0 G_HPBX0000
arc: D1 H00R0000
arc: D3 V02N0001
arc: D6 H02E0201
arc: D7 E1_H01W0100
arc: E1_H01E0001 F0
arc: E1_H01E0101 F3
arc: E1_H02E0501 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F1
arc: H00R0000 F4
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0001 Q0
arc: S1_V02S0201 Q0
arc: S3_V06S0003 Q0
arc: V00B0000 F6
arc: V01S0100 Q0
arc: W3_H06W0003 Q0
word: SLICED.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 1100001111000011
word: SLICEB.K1.INIT 0000000000000101
word: SLICEC.K0.INIT 0001000100010001
word: SLICEA.K1.INIT 0000001100000000
word: SLICED.K1.INIT 0000101000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R5C23:PLC2
arc: S1_V02S0001 S3_V06N0003
arc: V00B0100 H02E0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0701 S1_V02N0701
arc: A0 V01N0101
arc: A1 H00L0000
arc: A2 W1_H02E0501
arc: B0 H01W0100
arc: B1 V01N0001
arc: B2 H00L0000
arc: B4 H01E0101
arc: C0 V02N0601
arc: C1 V02N0601
arc: C2 W1_H02E0601
arc: C4 V02N0201
arc: C5 V02N0001
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D1 V00T0100
arc: D2 V00T0100
arc: D4 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: H00L0000 Q0
arc: H00R0000 F4
arc: H01W0000 Q0
arc: H01W0100 Q1
arc: LSR1 H02E0301
arc: M2 H02E0601
arc: M4 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0201 Q0
arc: V00T0100 Q1
arc: V01S0100 Q1
word: SLICEA.K0.INIT 0010001000000011
word: SLICEA.K1.INIT 0000000011011000
word: SLICEC.K0.INIT 0000000000000011
word: SLICEC.K1.INIT 1111000011110000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 1010101110101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R5C24:PLC2
arc: W1_H02W0601 W3_H06E0303

.tile R5C2:PLC2
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0303 S3_V06N0303
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0003 S3_V06N0303

.tile R5C3:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 S1_V02N0101
arc: H00L0000 V02S0201
arc: H00R0000 V02S0401
arc: H01W0000 E3_H06W0103
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0701 H06W0203
arc: V00B0000 H02E0601
arc: A2 H02W0701
arc: A3 V02N0501
arc: A4 E1_H02W0501
arc: A5 V00B0000
arc: A6 N1_V01S0100
arc: A7 H02E0701
arc: B0 S1_V02N0301
arc: B2 H00L0000
arc: B3 V02S0101
arc: B4 H00R0000
arc: B5 V02S0501
arc: B6 E1_H02W0101
arc: B7 V02S0701
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 1001100110011100
word: SLICEC.K0.INIT 1001100110011100
word: SLICEC.K1.INIT 1001100110011100
word: SLICED.K0.INIT 1001100110011010
word: SLICED.K1.INIT 1001100110011100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R5C4:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0701 V02N0701
arc: H00L0000 V02S0201
arc: H00R0000 N1_V02S0601
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 E1_H02W0601
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 E1_H02W0401
arc: V00T0000 E1_H02W0001
arc: V00T0100 V02S0701
arc: W1_H02W0701 H01E0101
arc: A0 H00R0000
arc: A1 H01E0001
arc: A2 V00B0000
arc: A3 S1_V02N0701
arc: A4 N1_V01S0100
arc: A5 V00T0000
arc: A6 V02N0301
arc: A7 V00T0100
arc: B0 W1_H02E0301
arc: B1 V02S0101
arc: B2 H00L0000
arc: B3 V02S0301
arc: B4 E1_H02W0101
arc: B5 V02S0501
arc: B6 N1_V01S0000
arc: B7 H02E0101
word: SLICEA.K0.INIT 1001100110011010
word: SLICEA.K1.INIT 1001100110011100
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 1001100110011100
word: SLICEC.K0.INIT 1001100110011010
word: SLICEC.K1.INIT 1001100110011100
word: SLICED.K0.INIT 1001100110011100
word: SLICED.K1.INIT 1001100110011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R5C5:PLC2
arc: H00L0000 V02S0201
arc: H00R0000 V02N0601
arc: N1_V02N0401 E1_H02W0401
arc: N3_V06N0303 S3_V06N0203
arc: V00B0000 V02N0201
arc: V00T0000 V02S0401
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0501 E1_H02W0401
arc: A0 H00L0000
arc: A1 H02E0701
arc: A2 E1_H02W0701
arc: A3 V02N0501
arc: A4 V00T0000
arc: A5 V02N0301
arc: A6 N1_V01S0100
arc: A7 H00R0000
arc: B0 V02N0101
arc: B1 V02S0301
arc: B2 N1_V02S0101
arc: B3 V02S0101
arc: B4 V02N0701
arc: B5 N1_V01S0000
arc: B6 V00B0000
arc: B7 V02S0501
word: SLICEA.K0.INIT 1001100110011010
word: SLICEA.K1.INIT 1001100110011100
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 1001100110011100
word: SLICEC.K0.INIT 1001100110011010
word: SLICEC.K1.INIT 1001100110011100
word: SLICED.K0.INIT 1001100110011010
word: SLICED.K1.INIT 1001100110011100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R5C6:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 S3_V06N0003
arc: H00L0000 V02N0201
arc: H00L0100 H02W0101
arc: H00R0000 V02N0401
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0501 S1_V02N0401
arc: S1_V02S0001 E1_H01W0000
arc: V00B0000 V02S0001
arc: V00B0100 V02N0101
arc: V00T0000 V02S0601
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: A0 N1_V02S0501
arc: A1 H00L0100
arc: A2 V00B0000
arc: A3 V02N0501
arc: A4 V00T0000
arc: A5 V02N0301
arc: A6 N1_V01S0100
arc: A7 H00L0000
arc: B0 H02W0301
arc: B1 V02S0101
arc: B2 H00R0000
arc: B3 V02S0301
arc: B4 V00B0100
arc: B5 V02S0701
arc: B6 S1_V02N0501
arc: B7 N1_V01S0000
word: SLICEA.K0.INIT 1001100110011010
word: SLICEA.K1.INIT 1001100110011100
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 1001100110011100
word: SLICEC.K0.INIT 1001100110011010
word: SLICEC.K1.INIT 1001100110011100
word: SLICED.K0.INIT 1001100110011010
word: SLICED.K1.INIT 1001100110011100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R5C7:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0701 V01N0101
arc: H00L0000 V02S0201
arc: H00L0100 V02S0101
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0701 H02W0701
arc: S3_V06S0303 H06W0303
arc: V00B0000 H02W0601
arc: V00B0100 E1_H02W0501
arc: V00T0000 V02N0601
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0701 V02N0701
arc: A0 H00L0000
arc: A1 H00L0100
arc: A4 N1_V01S0100
arc: A6 H02E0501
arc: B0 V00T0000
arc: B1 V00B0000
arc: B4 V02N0501
arc: B5 H02E0101
arc: B6 V00B0100
arc: C4 V02S0001
arc: C6 H02E0401
arc: D4 V02N0601
arc: D5 F2
arc: D6 E1_H02W0201
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F4
arc: S1_V02S0501 F5
arc: V01S0100 F6
word: SLICEA.K0.INIT 1001100110011010
word: SLICEA.K1.INIT 1001100110011010
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
word: SLICED.K0.INIT 1011000000001011
word: SLICEC.K0.INIT 1000001001000001
word: SLICEC.K1.INIT 0011001100000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1

.tile R5C8:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 W3_H06E0303
arc: H00R0000 H02E0401
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0701 S3_V06N0203
arc: V00T0100 W1_H02E0301
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0003 E1_H01W0000
arc: A0 V02N0701
arc: A2 H02E0501
arc: A3 V02N0501
arc: A4 V00T0100
arc: A5 H02W0501
arc: A6 H02W0701
arc: A7 E1_H01W0000
arc: B2 V02N0301
arc: B3 H02W0101
arc: B4 H02W0301
arc: B5 H00R0000
arc: B6 H02E0301
arc: B7 H02E0101
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 1001100110011100
word: SLICEC.K0.INIT 1001100110011100
word: SLICEC.K1.INIT 1001100110011010
word: SLICED.K0.INIT 1001100110011010
word: SLICED.K1.INIT 1001100110011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R5C9:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0501 N1_V02S0501
arc: E3_H06E0103 S3_V06N0103
arc: H00L0000 N1_V02S0201
arc: H00L0100 V02S0101
arc: H00R0000 S1_V02N0401
arc: H00R0100 E1_H02W0701
arc: N1_V02N0101 H02E0101
arc: N1_V02N0401 H02E0401
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0401 H02W0401
arc: V00B0000 H02E0401
arc: V00B0100 H02W0501
arc: V00T0000 H02E0201
arc: V00T0100 H02W0301
arc: W1_H02W0001 V02N0001
arc: W1_H02W0601 V01N0001
arc: A0 N1_V02S0701
arc: A1 H02E0701
arc: A2 S1_V02N0501
arc: A3 V02N0501
arc: A4 V00T0000
arc: A5 W1_H02E0701
arc: A6 H02W0701
arc: A7 E1_H02W0501
arc: B0 V02S0301
arc: B1 N1_V02S0101
arc: B2 H02E0301
arc: B3 H02E0101
arc: B4 V02N0701
arc: B5 H00L0000
arc: B6 S1_V02N0701
arc: B7 V02S0501
arc: CE0 S1_V02N0201
arc: CE1 S1_V02N0201
arc: CE2 S1_V02N0601
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0000
arc: E1_H01E0101 Q4
arc: E1_H02E0201 Q0
arc: E1_H02E0301 Q1
arc: E3_H06E0003 Q3
arc: E3_H06E0203 Q4
arc: E3_H06E0303 Q5
arc: H01W0000 Q2
arc: H01W0100 Q3
arc: LSR1 V00B0000
arc: M0 V00B0100
arc: M1 H00L0100
arc: M2 V00T0100
arc: M3 H00R0100
arc: M4 E1_H02W0401
arc: M5 H02E0001
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q0
arc: N1_V02N0201 Q2
arc: N1_V02N0501 Q5
arc: N1_V02N0701 Q7
arc: N3_V06N0203 Q4
arc: W1_H02W0101 Q3
arc: W1_H02W0201 Q0
arc: W1_H02W0301 Q1
arc: W1_H02W0401 Q4
arc: W1_H02W0501 Q7
arc: W1_H02W0701 Q5
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q1
arc: W3_H06W0203 Q4
arc: W3_H06W0303 Q5
word: SLICEA.K0.INIT 1001100110011100
word: SLICEA.K1.INIT 1001100110011010
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 1001100110011100
word: SLICEC.K0.INIT 1001100110011100
word: SLICEC.K1.INIT 1001100110011010
word: SLICED.K0.INIT 1001100110011100
word: SLICED.K1.INIT 1001100110011010
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R6C10:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0401 V06N0203
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 E3_H06W0203
arc: H00L0000 E1_H02W0001
arc: H00R0000 S1_V02N0401
arc: H00R0100 H02W0701
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 H06W0203
arc: N3_V06N0303 H01E0101
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0401 S3_V06N0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: V00B0000 V02N0001
arc: V00B0100 S1_V02N0101
arc: V00T0000 V02S0601
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: CE1 E1_H02W0101
arc: CE2 H00R0100
arc: CE3 H00L0000
arc: CLK0 G_HPBX0000
arc: E1_H01E0001 Q4
arc: E3_H06E0203 Q4
arc: H01W0000 Q2
arc: H01W0100 Q7
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M2 V00B0100
arc: M4 V00B0000
arc: M7 H00R0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q7
arc: N1_V02N0401 Q4
arc: N3_V06N0203 Q4
arc: V01S0000 Q7
arc: V01S0100 Q4
arc: W1_H02W0001 Q2
arc: W3_H06W0203 Q4
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C11:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0301 V02S0301
arc: H00L0000 H02W0001
arc: H00R0000 V02S0401
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0701 H02E0701
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0601 H02E0601
arc: S3_V06S0203 H06E0203
arc: V00B0100 V02S0301
arc: V00T0000 H02W0201
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 H01E0001
arc: W3_H06W0303 E1_H01W0100
arc: A3 F5
arc: B3 W1_H02E0301
arc: C3 H00L0000
arc: C4 V00T0000
arc: C5 V00T0000
arc: CE0 H00R0100
arc: CE3 H02W0101
arc: CLK0 G_HPBX0000
arc: D3 E1_H02W0001
arc: D4 H02E0001
arc: D5 H02E0201
arc: E1_H01E0001 F2
arc: E1_H02E0401 Q6
arc: E3_H06E0203 F4
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00R0100 F5
arc: H01W0000 Q6
arc: H01W0100 Q1
arc: LSR1 V00B0100
arc: M1 H00R0000
arc: M2 H02W0601
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q1
arc: N1_V02N0601 Q6
arc: V01S0000 F4
arc: W1_H02W0101 Q1
arc: W1_H02W0701 F5
arc: W3_H06W0103 Q1
arc: W3_H06W0203 F4
word: SLICEC.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1111111111111110
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R6C12:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 S3_V06N0303
arc: E3_H06E0003 S3_V06N0003
arc: H00L0000 H02W0001
arc: H00L0100 V02N0301
arc: H00R0000 V02N0401
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 H02E0401
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0401 H02E0401
arc: S1_V02S0701 S3_V06N0203
arc: V00B0000 S1_V02N0001
arc: V00T0000 E1_H02W0201
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0601 N1_V01S0000
arc: A0 V02S0701
arc: A2 W1_H02E0501
arc: A5 H02W0701
arc: B0 V02N0101
arc: B2 E1_H02W0101
arc: B5 W1_H02E0101
arc: C0 E1_H01W0000
arc: C5 E1_H01E0101
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00L0000
arc: CE3 V02S0601
arc: CLK0 G_HPBX0000
arc: D0 F2
arc: D2 S1_V02N0201
arc: D3 V02N0201
arc: D5 E1_H01W0100
arc: E1_H01E0001 Q1
arc: E1_H01E0101 F2
arc: E1_H02E0001 F2
arc: E1_H02E0101 Q3
arc: E3_H06E0203 Q7
arc: E3_H06E0303 Q6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: H01W0000 F4
arc: H01W0100 Q5
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00T0000
arc: M1 H00R0000
arc: M2 E1_H02W0601
arc: M3 H00L0100
arc: M4 V00B0000
arc: M5 H02E0001
arc: M6 V00T0100
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q6
arc: N1_V02N0301 Q1
arc: N1_V02N0501 Q5
arc: N1_V02N0601 Q6
arc: N1_V02N0701 Q7
arc: N3_V06N0003 Q3
arc: N3_V06N0103 Q1
arc: N3_V06N0303 Q6
arc: S3_V06S0303 Q5
arc: V01S0000 F0
arc: V01S0100 Q3
arc: W1_H02W0501 Q7
arc: W3_H06W0103 Q1
arc: W3_H06W0203 Q7
arc: W3_H06W0303 Q6
word: SLICEB.K0.INIT 0011001110101010
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1010100000100000
word: SLICEA.K0.INIT 1101010111000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R6C13:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 S3_V06N0003
arc: H00L0000 H02W0001
arc: H00L0100 V02S0301
arc: H00R0000 V02S0601
arc: H00R0100 H02E0501
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 H06W0103
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0303 H06W0303
arc: S1_V02S0201 H06W0103
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0701 N1_V01S0100
arc: V00B0100 H02W0701
arc: V00T0000 V02N0601
arc: V00T0100 H02E0301
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0701 S3_V06N0203
arc: A1 H01E0001
arc: A2 V00T0000
arc: B0 H02W0101
arc: B2 W1_H02E0101
arc: B3 W1_H02E0101
arc: C0 N1_V02S0401
arc: C2 V02S0401
arc: C3 V02N0601
arc: CE0 H00L0000
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D0 H02E0201
arc: D3 V00T0100
arc: E1_H01E0001 F0
arc: E1_H02E0201 F0
arc: E1_H02E0601 Q4
arc: E3_H06E0203 Q7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: H01W0000 F0
arc: H01W0100 F0
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M0 H02W0601
arc: M1 H00R0000
arc: M2 V00B0100
arc: M3 H00L0100
arc: M4 E1_H02W0401
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q1
arc: N1_V02N0201 F0
arc: N1_V02N0401 Q4
arc: N3_V06N0003 Q3
arc: N3_V06N0203 Q7
arc: S1_V02S0001 F2
arc: S3_V06S0103 Q1
arc: V01S0000 Q3
arc: W1_H02W0101 Q3
arc: W1_H02W0301 Q1
arc: W1_H02W0501 Q7
arc: W3_H06W0003 Q3
arc: W3_H06W0103 Q1
arc: W3_H06W0203 Q4
word: SLICEA.K0.INIT 0011001111110000
word: SLICEA.K1.INIT 1010101010101010
word: SLICEB.K0.INIT 1101100011011000
word: SLICEB.K1.INIT 1111111111000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R6C14:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 V02S0301
arc: H00L0000 S1_V02N0201
arc: H00R0000 V02N0401
arc: H00R0100 S1_V02N0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0601 E1_H01W0000
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 H06W0303
arc: V00T0000 W1_H02E0001
arc: V00T0100 E1_H02W0301
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V02S0301
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0203 E3_H06W0203
arc: A5 S1_V02N0301
arc: A7 H00L0000
arc: B0 V00B0000
arc: B2 V02S0101
arc: B3 W1_H02E0101
arc: B5 V01S0000
arc: B7 S1_V02N0501
arc: C0 S1_V02N0601
arc: C2 E1_H02W0401
arc: C5 V01N0101
arc: C6 V00T0100
arc: C7 V02N0201
arc: CE0 H00R0000
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0000
arc: D0 W1_H02E0001
arc: D2 V02N0001
arc: D5 H00R0100
arc: D6 H02W0201
arc: D7 S1_V02N0401
arc: E1_H01E0001 F7
arc: E1_H01E0101 F6
arc: E1_H02E0201 F2
arc: E1_H02E0701 F5
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: M2 V00T0100
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F6
arc: N1_V01N0101 F2
arc: N1_V02N0201 F0
arc: S1_V02S0201 F2
arc: S1_V02S0401 F6
arc: S3_V06S0003 Q0
arc: S3_V06S0103 F2
arc: V00B0000 Q6
arc: V01S0100 Q6
word: SLICEC.K1.INIT 0000000000101010
word: SLICED.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 1111110000001100
word: SLICEB.K0.INIT 0011111100110000
word: SLICEB.K1.INIT 1100110011001100
word: SLICED.K1.INIT 0001001100000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R6C15:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0601 W1_H02E0601
arc: H00L0000 S1_V02N0201
arc: H00L0100 N1_V02S0301
arc: H00R0100 V02N0701
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0103 S1_V02N0201
arc: S1_V02S0501 H06E0303
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 H06E0203
arc: V00B0000 V02S0201
arc: V00B0100 V02S0101
arc: V00T0000 H02E0201
arc: V00T0100 H02W0301
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 V02N0401
arc: A0 E1_H02W0501
arc: A5 N1_V01S0100
arc: B2 E1_H02W0301
arc: B5 W1_H02E0101
arc: B7 E1_H02W0101
arc: C0 E1_H01W0000
arc: C2 H02W0401
arc: C5 H02W0601
arc: C7 H01E0001
arc: CE0 H00R0100
arc: CE1 S1_V02N0201
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0201
arc: D2 V02N0201
arc: D3 V00B0100
arc: D5 E1_H01W0100
arc: D7 V02N0601
arc: E1_H01E0101 Q6
arc: E1_H02E0501 F7
arc: E3_H06E0003 Q3
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: M2 V00T0100
arc: M3 H00L0100
arc: M4 V00B0000
arc: M5 H02E0001
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q3
arc: N1_V02N0701 Q5
arc: S3_V06S0003 Q0
arc: S3_V06S0303 Q6
arc: V01S0000 Q3
arc: V01S0100 Q5
arc: W1_H02W0501 Q5
arc: W3_H06W0103 F2
word: SLICEA.K0.INIT 1111000010101010
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1110000000100000
word: SLICED.K1.INIT 1111001100000000
word: SLICEB.K0.INIT 0011111100110000
word: SLICEB.K1.INIT 1111111100000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1

.tile R6C16:PLC2
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 H01E0101
arc: E1_H02E0501 V06S0303
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0203 W3_H06E0203
arc: H00L0100 N1_V02S0301
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 N1_V01S0100
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0203 E1_H01W0000
arc: V00B0000 S1_V02N0001
arc: V00B0100 S1_V02N0301
arc: V00T0000 V02N0401
arc: V00T0100 W1_H02E0101
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0003 E3_H06W0003
arc: A1 V02S0701
arc: A6 V02N0301
arc: B1 V02N0101
arc: B4 E1_H02W0101
arc: B5 V01S0000
arc: B6 V02S0501
arc: C1 S1_V02N0601
arc: C4 V00T0100
arc: C6 N1_V02S0001
arc: C7 E1_H01E0101
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D1 V02N0201
arc: D4 V00B0000
arc: D6 E1_H01W0100
arc: D7 H00L0100
arc: E1_H01E0001 F4
arc: E1_H01E0101 F1
arc: E1_H02E0101 F1
arc: E1_H02E0401 F4
arc: E1_H02E0601 Q6
arc: E3_H06E0103 F1
arc: E3_H06E0303 Q6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 F4
arc: H01W0100 F4
arc: LSR0 W1_H02E0301
arc: M0 V00B0100
arc: M1 H02E0001
arc: M2 V00B0100
arc: M4 E1_H01E0101
arc: M6 V00T0000
arc: M7 H02E0201
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F1
arc: N1_V02N0301 F1
arc: N1_V02N0401 F4
arc: N1_V02N0501 Q7
arc: N3_V06N0103 F1
arc: S1_V02S0301 F1
arc: S3_V06S0103 F1
arc: S3_V06S0303 F6
arc: V01S0000 Q7
arc: W1_H02W0301 F1
arc: W1_H02W0501 F7
arc: W3_H06W0103 F1
arc: W3_H06W0203 Q7
arc: W3_H06W0303 Q6
word: SLICED.K1.INIT 1111000000000000
word: SLICED.K0.INIT 1000110010101111
word: SLICEC.K0.INIT 0011111100001100
word: SLICEC.K1.INIT 1100110011001100
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R6C17:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 W1_H02E0301
arc: H00L0000 S1_V02N0001
arc: H00L0100 S1_V02N0301
arc: H00R0000 H02E0401
arc: H00R0100 V02S0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0601 H01E0001
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0501 H06E0303
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 H06E0303
arc: V00T0100 H02E0101
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 V06S0003
arc: A0 V02N0701
arc: A4 E1_H02W0501
arc: A6 H02E0501
arc: A7 S1_V02N0101
arc: B0 H02W0301
arc: B6 H02E0301
arc: B7 N1_V02S0501
arc: C0 N1_V01N0001
arc: C4 S1_V02N0201
arc: C5 W1_H02E0601
arc: C6 V02S0201
arc: C7 H02W0601
arc: CE2 H00L0000
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: D1 H02W0201
arc: D4 S1_V02N0601
arc: D6 S1_V02N0401
arc: D7 H00L0100
arc: E1_H01E0001 F4
arc: E1_H01E0101 F6
arc: E3_H06E0303 Q5
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q5
arc: H01W0100 F4
arc: M0 V00B0100
arc: M1 H00R0100
arc: M2 V00B0100
arc: M4 V00T0100
arc: M5 H00R0000
arc: MUXCLK2 CLK0
arc: S1_V02S0101 F1
arc: S1_V02S0401 F4
arc: V00B0100 F7
arc: W1_H02W0501 Q5
arc: W3_H06W0303 Q5
word: SLICED.K0.INIT 0000000000000001
word: SLICED.K1.INIT 0001000000000000
word: SLICEA.K0.INIT 1100110001000000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 0101111101010000
word: SLICEC.K1.INIT 1111000011110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1

.tile R6C18:PLC2
arc: E1_H02E0401 S1_V02N0401
arc: E3_H06E0103 W3_H06E0003
arc: H00L0000 E1_H02W0001
arc: H00R0000 V02N0601
arc: H00R0100 H02E0501
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 W1_H02E0601
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H01E0101
arc: S3_V06S0303 N1_V02S0501
arc: V00T0000 S1_V02N0601
arc: V00T0100 H02E0101
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0601 V02N0601
arc: A0 E1_H02W0701
arc: A4 V00T0100
arc: A5 V00T0100
arc: A7 H00R0000
arc: B0 V02N0301
arc: B4 H00L0000
arc: B5 H00L0000
arc: B7 H02E0101
arc: C0 H00L0000
arc: C4 H01E0001
arc: C5 V00T0000
arc: C7 H02E0601
arc: CLK0 G_HPBX0000
arc: D0 V02N0001
arc: D1 E1_H02W0201
arc: D4 S1_V02N0601
arc: D5 W1_H02E0201
arc: D7 E1_H02W0001
arc: E1_H01E0001 F5
arc: E1_H02E0701 F5
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F1
arc: H01W0000 F7
arc: LSR1 H02E0301
arc: M0 V00B0000
arc: M1 H00R0100
arc: M2 V00B0000
arc: M7 H00L0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: S3_V06S0203 Q7
arc: V00B0000 F4
word: SLICEC.K1.INIT 0001000000000000
word: SLICED.K1.INIT 0000000000100000
word: SLICEC.K0.INIT 0001000000000000
word: SLICEA.K0.INIT 1000100010101000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1111111111111111
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R6C19:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: H00L0000 E1_H02W0001
arc: H00R0000 H02E0401
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H06E0103
arc: N1_V02N0401 H06E0203
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 H02W0201
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0303 E1_H01W0100
arc: V00B0100 H02E0701
arc: V00T0000 E1_H02W0001
arc: V00T0100 V02N0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0501 V06S0303
arc: A0 H02W0701
arc: A4 V02N0101
arc: B0 V02N0101
arc: B1 H02W0101
arc: B4 H02W0101
arc: C0 H00L0000
arc: C4 V00T0000
arc: CLK0 G_HPBX0000
arc: D0 V00T0100
arc: D4 V01N0001
arc: D5 H02W0201
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H00L0100 F1
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M0 H01E0001
arc: M1 H00R0000
arc: M2 V00B0100
arc: M3 E1_H02W0201
arc: M4 W1_H02E0401
arc: M5 H00R0100
arc: M6 W1_H02E0401
arc: M7 H00L0100
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: S1_V02S0501 F5
arc: S3_V06S0003 Q3
arc: S3_V06S0203 Q7
word: SLICEA.K0.INIT 1000100010101000
word: SLICEA.K1.INIT 1100110011001100
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 1000100011001000
word: SLICEC.K1.INIT 1111111100000000
word: SLICED.K0.INIT 1111111111111111
word: SLICED.K1.INIT 1111111111111111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R6C20:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 V02S0201
arc: E3_H06E0003 W3_H06E0303
arc: H00L0000 V02N0001
arc: H00L0100 H02W0301
arc: H00R0100 S1_V02N0701
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 N1_V02S0001
arc: S3_V06S0303 H06E0303
arc: V00B0100 V02N0101
arc: V00T0000 H02W0001
arc: V00T0100 E1_H02W0301
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 V02S0301
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0303 V06N0303
arc: A0 V02N0701
arc: A6 V00T0100
arc: B0 V00T0000
arc: B6 H02W0101
arc: C0 H00L0000
arc: C6 V02S0001
arc: CE3 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 V02N0001
arc: D6 V02N0401
arc: E1_H01E0001 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: M0 V00B0000
arc: M1 H00R0100
arc: M2 V00B0000
arc: M7 E1_H01W0000
arc: MUXCLK3 CLK0
arc: S3_V06S0203 Q7
arc: V00B0000 F6
arc: W1_H02W0501 Q7
arc: W3_H06W0203 Q7
word: SLICED.K0.INIT 0001000000000000
word: SLICEA.K0.INIT 1111000001000000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1111111111111111
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R6C21:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 S3_V06N0303
arc: H00L0000 S1_V02N0201
arc: H00R0000 S1_V02N0401
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0201 H06E0103
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0303 W3_H06E0303
arc: V00T0000 E1_H02W0201
arc: V00T0100 H02W0101
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 S1_V02N0301
arc: A2 V00T0000
arc: A4 V02N0101
arc: A6 V02S0301
arc: B0 H02E0101
arc: B1 E1_H01W0100
arc: B3 V02N0301
arc: B4 H00R0000
arc: B6 E1_H02W0301
arc: B7 F3
arc: C0 H00L0000
arc: C2 E1_H02W0601
arc: C3 E1_H02W0401
arc: C4 F6
arc: D0 H02W0201
arc: D2 H02E0201
arc: D3 E1_H02W0201
arc: D4 S1_V02N0601
arc: D6 V02N0401
arc: D7 F2
arc: E1_H01E0001 F2
arc: E1_H01E0101 F3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 F7
arc: M0 V00T0100
arc: N1_V01N0001 F4
arc: N1_V02N0001 F2
arc: N1_V02N0301 F3
arc: S1_V02S0701 F7
arc: V01S0000 F0
arc: W3_H06W0103 F2
word: SLICED.K1.INIT 0000000000110011
word: SLICEC.K0.INIT 0100000000000000
word: SLICED.K0.INIT 1000100000000000
word: SLICEA.K0.INIT 0011111100110000
word: SLICEA.K1.INIT 1100110011001100
word: SLICEB.K0.INIT 0000000010100000
word: SLICEB.K1.INIT 1111001100000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R6C22:PLC2
arc: H00L0000 V02S0001
arc: H00R0000 S1_V02N0401
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 E1_H01W0000
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 S1_V02N0301
arc: A0 H00L0000
arc: A2 H02E0501
arc: A4 V02S0101
arc: B0 V02N0301
arc: B2 H00R0000
arc: C0 V02N0401
arc: C2 N1_V01S0100
arc: C4 H02E0601
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0001
arc: D2 V02N0001
arc: D4 V02S0401
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: M2 V00T0000
arc: MUXCLK0 CLK0
arc: S1_V02S0001 F2
arc: S3_V06S0003 F0
arc: V00T0000 Q0
arc: V01S0100 F4
arc: W1_H02W0001 F0
arc: W3_H06W0003 F0
word: SLICEC.K0.INIT 1010000000000000
word: SLICEA.K0.INIT 0000001000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0111111101011111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R6C23:PLC2
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0601 S1_V02N0601
arc: S3_V06S0003 H06E0003
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0601 S1_V02N0601
arc: A1 S1_V02N0501
arc: A6 F5
arc: B1 V00T0000
arc: C1 S1_V02N0601
arc: C2 N1_V01S0100
arc: C5 V02S0001
arc: C6 E1_H01E0101
arc: D1 N1_V01S0000
arc: D2 V02S0201
arc: D5 W1_H02E0001
arc: D6 S1_V02N0601
arc: E1_H01E0101 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F0
arc: M0 V00T0100
arc: N1_V01N0001 F5
arc: N1_V01N0101 F5
arc: N1_V02N0201 F0
arc: S1_V02S0401 F6
arc: V00T0000 F2
arc: W1_H02W0201 F2
word: SLICED.K0.INIT 0000111100000101
word: SLICEC.K1.INIT 0000000000001111
word: SLICEB.K0.INIT 0000000000001111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R6C28:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R6C31:PLC2
arc: S3_V06S0003 H06E0003

.tile R6C34:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: S3_V06S0003 W3_H06E0003

.tile R6C3:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0601 E3_H06W0303
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0501 E3_H06W0303

.tile R6C40:PLC2
arc: S3_V06S0103 W3_H06E0103

.tile R6C4:PLC2
arc: E1_H02E0301 N1_V02S0301
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0203 E3_H06W0203

.tile R6C5:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0103 S3_V06N0103
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 H02W0701
arc: S3_V06S0203 E3_H06W0203
arc: A2 N1_V02S0701
arc: A3 H02W0701
arc: A4 V02N0301
arc: B2 E1_H02W0301
arc: B4 H02E0301
arc: B6 W1_H02E0101
arc: C2 E1_H02W0401
arc: C3 N1_V02S0401
arc: C4 N1_V02S0201
arc: C6 W1_H02E0601
arc: D2 N1_V02S0001
arc: D3 F2
arc: D4 H01W0000
arc: D6 V00B0000
arc: E1_H02E0301 F3
arc: E1_H02E0401 F6
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: V00B0000 F4
word: SLICEB.K1.INIT 1010010100000000
word: SLICEC.K0.INIT 1001000000001001
word: SLICED.K0.INIT 1100001100000000
word: SLICEB.K0.INIT 1001000000001001
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R6C6:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 V02N0701
arc: H00L0100 H02E0101
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 E1_H02W0501
arc: S1_V02S0701 H06W0203
arc: V00B0000 H02E0401
arc: V00B0100 H02W0501
arc: V00T0100 N1_V02S0701
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0701 E3_H06W0203
arc: A1 H00L0100
arc: A3 H02W0701
arc: A4 F7
arc: A7 V00T0100
arc: B1 H01W0100
arc: B3 H02E0301
arc: B7 H02W0101
arc: C1 F4
arc: C3 N1_V01N0001
arc: C4 N1_V02S0201
arc: C7 N1_V02S0001
arc: D1 V02S0001
arc: D3 H02E0201
arc: D4 H02W0001
arc: D7 E1_H02W0001
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: M0 V00B0000
arc: M2 V00B0100
arc: N1_V01N0001 F0
arc: W3_H06W0103 F2
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0111111111111111
word: SLICED.K1.INIT 1000001001000001
word: SLICEC.K0.INIT 1010000000001010
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1001000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R6C7:PLC2
arc: E1_H02E0501 V06S0303
arc: H00L0000 V02N0001
arc: H00L0100 E1_H02W0101
arc: H00R0000 N1_V02S0401
arc: H00R0100 E1_H02W0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 E3_H06W0203
arc: S1_V02S0101 H06W0103
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 E1_H01W0000
arc: V00B0100 N1_V02S0101
arc: V00T0000 N1_V02S0401
arc: V00T0100 V02S0701
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 V02S0501
arc: A1 N1_V02S0701
arc: A2 H02E0501
arc: A3 E1_H01E0001
arc: A4 V02N0101
arc: A6 H02W0701
arc: A7 N1_V01S0100
arc: B1 H02E0101
arc: B2 N1_V02S0301
arc: B3 E1_H02W0301
arc: B4 H02E0101
arc: B6 V00B0100
arc: B7 F3
arc: C1 W1_H02E0601
arc: C2 H02E0401
arc: C3 H02E0601
arc: C4 V00T0000
arc: C6 H02E0401
arc: C7 E1_H01E0101
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: D1 H00R0000
arc: D2 H02E0201
arc: D3 F2
arc: D4 H00L0100
arc: D6 V02N0601
arc: D7 W1_H02E0001
arc: E1_H01E0001 F4
arc: E1_H01E0101 F0
arc: E1_H02E0301 Q3
arc: E3_H06E0003 Q3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q3
arc: LSR0 V00T0100
arc: M0 V00B0000
arc: M3 H00L0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0101 Q3
arc: N1_V02N0101 Q3
arc: N3_V06N0003 Q3
arc: V00B0000 F6
arc: W1_H02W0701 F7
word: SLICED.K1.INIT 1000000000000000
word: SLICEB.K1.INIT 1000001000000000
word: SLICEB.K0.INIT 1000110000100011
word: SLICEC.K0.INIT 1010001001010001
word: SLICED.K0.INIT 1001000010011001
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1000010010100101
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R6C8:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 V01N0101
arc: H00L0000 H02W0001
arc: H00R0100 V02N0701
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0501 H02E0501
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0701 H02W0701
arc: S3_V06S0203 E3_H06W0203
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0701 E1_H02W0601
arc: A0 E1_H01E0001
arc: C0 E1_H01W0000
arc: CE0 H00R0100
arc: CE3 H00L0000
arc: CLK0 G_HPBX0000
arc: D0 H02W0001
arc: E1_H01E0001 Q7
arc: E3_H06E0203 Q7
arc: F0 F0_SLICE
arc: H01W0000 Q7
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: S3_V06S0003 Q0
word: SLICEA.K0.INIT 1111000010101010
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C9:PLC2
arc: H00R0000 S1_V02N0601
arc: H00R0100 E1_H02W0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 H02E0501
arc: N1_V02N0701 H02E0701
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0501 S3_V06N0303
arc: V00B0000 H02E0601
arc: V00B0100 W1_H02E0501
arc: V00T0100 E1_H02W0301
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H02W0701
arc: A1 H02W0501
arc: A4 S1_V02N0301
arc: A5 H02E0501
arc: A6 F5
arc: B4 W1_H02E0301
arc: B5 E1_H02W0101
arc: B6 V00B0100
arc: C4 E1_H02W0401
arc: C5 V02S0001
arc: C6 Q6
arc: CE0 H00R0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0000
arc: D1 H02W0201
arc: D4 V02S0401
arc: D5 H02E0201
arc: E1_H01E0101 F4
arc: E1_H02E0301 F1
arc: E3_H06E0303 Q6
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0100 F1
arc: H01W0100 Q6
arc: LSR1 V00B0000
arc: M1 H00R0000
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q1
arc: N1_V02N0101 Q1
arc: N3_V06N0103 Q1
arc: N3_V06N0303 F6
arc: V01S0000 F1
arc: V01S0100 Q1
arc: W3_H06W0303 Q6
word: SLICEC.K0.INIT 1010010100100001
word: SLICED.K0.INIT 1000001010000010
word: SLICEA.K1.INIT 1010101000000000
word: SLICEC.K1.INIT 1000001001000001
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.D0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R7C10:PLC2
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0301 S1_V02N0201
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0401 S3_V06N0203
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H06W0103
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0301 V02N0301
arc: A2 E1_H01E0001
arc: A4 V00B0000
arc: A5 Q5
arc: A6 H00R0000
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B3 Q3
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0000
arc: E1_H01E0001 Q2
arc: E1_H01E0101 Q1
arc: E1_H02E0501 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q6
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: S1_V02S0001 Q0
arc: S1_V02S0301 Q3
arc: S1_V02S0501 Q5
arc: S1_V02S0601 Q6
arc: V00B0000 Q4
arc: V00T0000 Q0
arc: V01S0000 Q2
arc: V01S0100 Q4
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1010101010100000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C11:PLC2
arc: N1_V02N0301 H02W0301
arc: N1_V02N0701 H02W0701
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0201 H02W0201
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 H02E0501
arc: S1_V02S0701 H01E0101
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 N1_V01S0000
arc: V00T0100 S1_V02N0501
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0003 E1_H01W0000
arc: A2 E1_H01E0001
arc: A5 Q5
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: E1_H01E0001 Q2
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H01W0100 Q7
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q2
arc: S1_V02S0301 Q1
arc: S1_V02S0601 Q6
arc: S3_V06S0303 Q5
arc: V00B0000 Q6
arc: V00T0000 Q0
arc: V01S0000 Q3
arc: V01S0100 Q0
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1010101010100000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C12:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 V02N0201
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 E1_H01W0100
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 N1_V01S0100
arc: A4 V00B0000
arc: A5 Q5
arc: A6 H00R0000
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0000
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q6
arc: H01W0000 Q5
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: S1_V02S0001 Q2
arc: S1_V02S0101 Q1
arc: V00B0000 Q4
arc: V00T0000 Q0
arc: V01S0000 Q7
arc: V01S0100 Q0
arc: W1_H02W0401 Q6
arc: W3_H06W0003 Q3
arc: W3_H06W0203 Q4
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C13:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 E1_H01W0100
arc: E3_H06E0003 N1_V01S0000
arc: H00L0100 S1_V02N0301
arc: N1_V02N0201 H02E0201
arc: N1_V02N0601 H02W0601
arc: S1_V02S0101 H02W0101
arc: S1_V02S0401 H02W0401
arc: S3_V06S0003 E3_H06W0003
arc: W1_H02W0101 S1_V02N0101
arc: A4 V00B0000
arc: A5 Q5
arc: A6 H00R0000
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: CE0 H00L0100
arc: CE1 H00L0100
arc: CE2 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0000
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q6
arc: H01W0000 Q1
arc: H01W0100 Q7
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: S1_V02S0001 Q0
arc: S3_V06S0303 Q6
arc: V00B0000 Q4
arc: V00T0000 Q0
arc: W1_H02W0301 Q3
arc: W3_H06W0103 Q2
arc: W3_H06W0203 Q4
arc: W3_H06W0303 Q5
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C14:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 S1_V02N0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0401 E1_H02W0401
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 H06E0203
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 S1_V02N0201
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 V01N0101
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 E3_H06W0303
arc: A5 Q5
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: B4 H00R0000
arc: B6 H02E0301
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CE2 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0000
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q4
arc: H01W0100 Q6
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q1
arc: N1_V02N0201 Q2
arc: S1_V02S0501 Q5
arc: S3_V06S0003 Q3
arc: S3_V06S0203 Q7
arc: V00T0000 Q0
arc: V01S0000 Q0
arc: V01S0100 Q6
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R7C15:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0301 S1_V02N0301
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 N1_V01S0100
arc: A4 V00B0000
arc: A5 Q5
arc: A6 H00R0000
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: CE0 W1_H02E0101
arc: CE1 W1_H02E0101
arc: CE2 W1_H02E0101
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0000
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q2
arc: E3_H06E0203 Q7
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q6
arc: H01W0000 Q6
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: S3_V06S0103 Q1
arc: V00B0000 Q4
arc: V00T0000 Q0
arc: V01S0000 Q0
arc: V01S0100 Q4
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R7C16:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 W1_H02E0501
arc: H00L0100 S1_V02N0301
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0501 E1_H01W0100
arc: V00B0100 W1_H02E0701
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0701 E1_H01W0100
arc: A4 V02N0101
arc: A6 N1_V02S0101
arc: B0 V00T0000
arc: B1 Q1
arc: B4 E1_H02W0101
arc: B6 H02W0101
arc: C4 N1_V02S0201
arc: C6 H02W0601
arc: CE0 H00L0100
arc: CLK0 G_HPBX0000
arc: D4 W1_H02E0001
arc: D6 V01N0001
arc: E1_H01E0101 Q1
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: S1_V02S0401 Q4
arc: S3_V06S0203 Q4
arc: V00T0000 Q0
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 1010001011110011
word: SLICEC.K0.INIT 1010100011111111
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R7C17:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 H01E0101
arc: E1_H02E0601 E1_H01W0000
arc: H00L0000 V02S0001
arc: H00L0100 V02S0101
arc: H00R0000 S1_V02N0401
arc: H00R0100 V02N0701
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0103 E1_H01W0100
arc: V00B0000 N1_V02S0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 E1_H01W0000
arc: A0 E1_H02W0501
arc: A5 V02S0301
arc: B0 H02E0301
arc: B5 H00R0000
arc: B6 W1_H02E0301
arc: C0 H00L0000
arc: C5 H02W0401
arc: C6 E1_H02W0401
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0001
arc: D1 V02S0201
arc: D5 W1_H02E0001
arc: D6 H02E0201
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F6
arc: H01W0100 F6
arc: LSR0 H02E0501
arc: LSR1 V00B0000
arc: M0 V00B0100
arc: M1 H00R0100
arc: M2 V00B0100
arc: M3 H00L0100
arc: M5 V01S0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V02N0401 F6
arc: S3_V06S0003 Q3
arc: S3_V06S0303 Q5
arc: V00B0100 F5
arc: V01S0000 F1
arc: W1_H02W0401 F6
arc: W1_H02W0601 F6
word: SLICED.K0.INIT 1111000011000000
word: SLICEC.K1.INIT 0001000000000000
word: SLICEA.K0.INIT 1100110001000000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1111111111111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R7C18:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 W1_H02E0501
arc: H00L0100 N1_V02S0301
arc: H00R0000 W1_H02E0401
arc: H00R0100 V02S0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 H06E0203
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 H06E0303
arc: V00T0000 E1_H02W0201
arc: V00T0100 N1_V02S0501
arc: W1_H02W0201 V06N0103
arc: W1_H02W0401 S1_V02N0401
arc: A2 V00T0000
arc: A5 N1_V01N0101
arc: B0 H02E0101
arc: B1 H02E0101
arc: B2 H02W0101
arc: B3 H02E0101
arc: B4 V02S0501
arc: B5 S1_V02N0501
arc: C2 V02S0401
arc: C4 V02N0001
arc: CE2 H00R0000
arc: CLK0 G_HPBX0000
arc: D2 H02W0201
arc: D4 V02S0601
arc: D5 H00R0100
arc: E1_H01E0001 F1
arc: E1_H02E0101 F1
arc: E1_H02E0701 F5
arc: E3_H06E0103 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 F1
arc: H01W0100 Q4
arc: M0 V00T0100
arc: M1 H00L0100
arc: M2 V00T0100
arc: MUXCLK2 CLK0
arc: N1_V02N0301 F1
arc: S1_V02S0101 F1
arc: S3_V06S0103 F1
arc: V01S0000 F1
arc: W1_H02W0101 F1
arc: W3_H06W0103 F1
arc: W3_H06W0203 Q4
word: SLICEC.K1.INIT 1010101000100010
word: SLICEA.K0.INIT 1100110011001100
word: SLICEA.K1.INIT 1100110011001100
word: SLICEB.K1.INIT 1100110011001100
word: SLICEB.K0.INIT 1000100010000000
word: SLICEC.K0.INIT 1111110000001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C19:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 V02N0301
arc: H00R0000 S1_V02N0601
arc: H00R0100 H02E0701
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 V01N0001
arc: S1_V02S0001 H01E0001
arc: S1_V02S0301 H06E0003
arc: S1_V02S0701 V01N0101
arc: V00B0100 V02S0101
arc: V00T0000 H02W0001
arc: V00T0100 V02S0501
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 S1_V02N0401
arc: A0 F7
arc: A6 S1_V02N0301
arc: A7 S1_V02N0101
arc: B0 V02N0301
arc: B4 H00R0000
arc: B6 W1_H02E0301
arc: B7 S1_V02N0501
arc: C0 V02N0401
arc: C4 V02N0201
arc: C6 H02W0401
arc: C7 E1_H02W0601
arc: CLK0 G_HPBX0000
arc: D0 V02S0201
arc: D1 V02S0201
arc: D4 E1_H02W0001
arc: D5 V02S0401
arc: D6 V02N0601
arc: D7 E1_H02W0201
arc: E1_H01E0001 F4
arc: E1_H02E0401 F6
arc: E1_H02E0501 F7
arc: E1_H02E0701 F7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F1
arc: H01W0000 F7
arc: LSR0 V00T0000
arc: LSR1 H02E0501
arc: M0 H01E0001
arc: M1 H00R0100
arc: M2 W1_H02E0601
arc: M3 H00L0100
arc: M4 V00B0100
arc: M6 V00T0100
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F7
arc: N1_V02N0701 F7
arc: S1_V02S0401 F4
arc: S3_V06S0203 F7
arc: S3_V06S0303 Q6
arc: V01S0000 F7
arc: V01S0100 F7
arc: W1_H02W0501 F7
arc: W1_H02W0601 F4
arc: W1_H02W0701 F7
arc: W3_H06W0003 Q3
word: SLICED.K1.INIT 0000110111011101
word: SLICEC.K0.INIT 0011111100110000
word: SLICEC.K1.INIT 1111111100000000
word: SLICED.K0.INIT 0001010100000000
word: SLICEA.K0.INIT 0100010100000000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1111111111111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R7C20:PLC2
arc: E1_H02E0201 V06S0103
arc: E1_H02E0601 W1_H02E0301
arc: H00L0100 E1_H02W0301
arc: H00R0000 V02N0401
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H06E0303
arc: N1_V02N0701 H02E0701
arc: S1_V02S0101 H02W0101
arc: S1_V02S0301 E1_H02W0301
arc: V00B0000 V02S0001
arc: V00T0000 S1_V02N0601
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 N1_V01S0000
arc: A0 H02E0501
arc: A4 V02N0301
arc: A5 V02N0101
arc: A6 V02S0101
arc: B0 W1_H02E0101
arc: B4 S1_V02N0701
arc: B5 H02E0301
arc: C0 H00L0100
arc: C4 H02E0401
arc: C5 V00T0000
arc: CLK0 G_HPBX0000
arc: D0 N1_V01S0000
arc: D1 N1_V01S0000
arc: D5 H02E0201
arc: D6 V00B0000
arc: E1_H01E0001 F4
arc: E1_H01E0101 F1
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: LSR0 H02W0501
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 V00B0100
arc: M4 E1_H01E0101
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: S3_V06S0203 Q4
arc: V00B0100 F5
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 1010101000000000
word: SLICEC.K0.INIT 1010001010100010
word: SLICEC.K1.INIT 0001000000000000
word: SLICEA.K0.INIT 1101110000000000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1111111111111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R7C21:PLC2
arc: E1_H02E0401 S1_V02N0401
arc: H00L0000 V02S0201
arc: H00L0100 V02N0101
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 E1_H02W0401
arc: S1_V02S0201 H06E0103
arc: S1_V02S0701 W1_H02E0701
arc: V00T0100 V02N0701
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: A0 H00L0000
arc: B0 S1_V02N0101
arc: C0 H02E0601
arc: D0 V02S0001
arc: E1_H01E0001 F3
arc: E1_H02E0301 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00T0100
arc: M1 H00L0100
arc: M2 V00T0100
arc: M3 H02W0201
arc: M4 V00T0100
arc: M5 H00L0100
arc: M6 V00T0100
arc: W3_H06W0003 F3
word: SLICEA.K0.INIT 0000000000000001
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R7C22:PLC2
arc: H00L0000 V02S0001
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S1_V02N0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0701 N1_V01S0100
arc: V00T0100 H02E0301
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 V02N0301
arc: A1 S1_V02N0501
arc: B1 V02N0101
arc: C1 H02E0401
arc: D1 S1_V02N0001
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 H01E0001
arc: M1 H00R0100
arc: M2 V00T0100
arc: M3 H00L0000
arc: M4 V00T0100
arc: M5 H00R0100
arc: M6 V00T0100
arc: N1_V02N0101 F3
arc: S1_V02S0101 F3
arc: W3_H06W0003 F3
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 0111111111111111
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R7C23:PLC2
arc: N1_V02N0701 S3_V06N0203
arc: W1_H02W0401 S1_V02N0401

.tile R7C24:PLC2
arc: W1_H02W0001 S1_V02N0001

.tile R7C26:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R7C32:PLC2
arc: S3_V06S0003 W3_H06E0003

.tile R7C3:PLC2
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0301 V01N0101

.tile R7C4:PLC2
arc: N1_V02N0701 E1_H02W0701

.tile R7C5:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0501 S1_V02N0501
arc: N1_V02N0301 E1_H01W0100
arc: V01S0000 S3_V06N0103

.tile R7C6:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0601 E3_H06W0303
arc: H00L0000 V02N0001
arc: H00R0100 V02S0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0501 E3_H06W0303
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 E3_H06W0003
arc: V00B0000 S1_V02N0001
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: E3_H06E0303 Q5
arc: H01W0100 Q5
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M5 H00L0000
arc: M6 V00B0000
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V02N0401 Q6
arc: N1_V02N0601 Q6
arc: N1_V02N0701 Q5
arc: S3_V06S0303 Q6
arc: W1_H02W0701 Q5
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C7:PLC2
arc: E1_H02E0601 S1_V02N0601
arc: H00R0100 H02W0701
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0601 H02E0601
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0601 E3_H06W0303
arc: S3_V06S0203 E3_H06W0203
arc: A0 H02W0701
arc: A1 E1_H02W0501
arc: A2 H02W0701
arc: B0 N1_V02S0301
arc: B1 V02N0101
arc: B2 V01N0001
arc: C0 S1_V02N0401
arc: C1 H00R0100
arc: C2 H02W0401
arc: CLK0 G_HPBX0000
arc: D0 H02E0201
arc: D1 V02N0201
arc: D2 H02E0201
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q2
arc: V01S0100 Q1
word: SLICEA.K0.INIT 1010111110001111
word: SLICEB.K0.INIT 1010111110001111
word: SLICEA.K1.INIT 1111001101110011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C8:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: H00L0000 S1_V02N0001
arc: H00R0000 H02E0601
arc: H00R0100 V02S0701
arc: N1_V02N0701 E3_H06W0203
arc: S1_V02S0001 E1_H02W0001
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0303 E3_H06W0303
arc: V00B0100 S1_V02N0101
arc: V00T0100 N1_V02S0701
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 V01N0001
arc: W1_H02W0701 N1_V01S0100
arc: A2 V00T0000
arc: A4 V00B0000
arc: A5 Q5
arc: A7 Q7
arc: B0 E1_H02W0301
arc: B3 Q3
arc: B6 V01S0000
arc: CE0 H00R0100
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q5
arc: H01W0100 Q3
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 V00B0100
arc: M1 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q0
arc: N1_V02N0001 Q0
arc: N1_V02N0101 Q1
arc: N1_V02N0301 Q1
arc: S1_V02S0201 Q2
arc: S1_V02S0501 Q7
arc: S1_V02S0601 Q4
arc: V00B0000 Q4
arc: V00T0000 Q2
arc: V01S0000 Q6
arc: W1_H02W0001 Q0
arc: W1_H02W0101 Q1
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C9:PLC2
arc: E3_H06E0103 N1_V01S0100
arc: H00R0000 W1_H02E0601
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0401 H06W0203
arc: S1_V02S0601 E1_H02W0601
arc: W1_H02W0501 E1_H01W0100
arc: W3_H06W0103 N1_V01S0100
arc: A4 V00B0000
arc: A5 Q5
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H01W0100
arc: B3 Q3
arc: B6 V01S0000
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q2
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: S1_V02S0101 Q1
arc: S1_V02S0201 Q0
arc: S1_V02S0301 Q3
arc: S1_V02S0701 Q5
arc: S3_V06S0203 Q4
arc: V00B0000 Q4
arc: V00T0000 Q0
arc: V01S0000 Q6
arc: V01S0100 Q7
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C10:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0601 W1_H02E0601
arc: H00L0000 H02E0001
arc: H00R0000 N1_V02S0401
arc: N1_V02N0101 V01N0101
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 S1_V02N0401
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0701 H02E0701
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 E3_H06W0203
arc: V00T0100 E1_H02W0301
arc: W1_H02W0001 E1_H02W0001
arc: W3_H06W0103 E3_H06W0003
arc: A0 S1_V02N0701
arc: A2 V02N0701
arc: A4 V02S0101
arc: A5 E1_H02W0701
arc: A7 V02N0101
arc: B0 V02N0301
arc: B2 E1_H02W0301
arc: B3 H02E0301
arc: B4 H00R0000
arc: B5 H00L0000
arc: B7 N1_V01S0000
arc: C0 V02N0601
arc: C2 N1_V01S0100
arc: C3 E1_H02W0601
arc: C4 V00T0100
arc: C5 V02S0001
arc: C7 H02E0401
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0201
arc: D2 H02E0201
arc: D3 V02N0001
arc: D4 H02E0201
arc: D5 H02E0201
arc: D7 W1_H02E0201
arc: E1_H01E0001 F4
arc: E1_H02E0301 F3
arc: E1_H02E0501 F5
arc: E3_H06E0103 F2
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S3_V06S0003 Q0
word: SLICEC.K1.INIT 0001001101011111
word: SLICEB.K1.INIT 1100111100000000
word: SLICEA.K0.INIT 1111010111010101
word: SLICEC.K0.INIT 0001001101011111
word: SLICED.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 0001010100111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R8C11:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 H01E0001
arc: H00L0000 S1_V02N0201
arc: H00R0100 H02W0701
arc: N1_V02N0701 V01N0101
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0303 E1_H01W0100
arc: V00B0100 S1_V02N0301
arc: V00T0000 N1_V02S0601
arc: V00T0100 V02N0701
arc: W1_H02W0501 V02N0501
arc: W3_H06W0303 E3_H06W0303
arc: A0 F7
arc: A2 S1_V02N0701
arc: A3 V02S0701
arc: A4 H02W0501
arc: A5 N1_V02S0101
arc: A6 H02W0701
arc: A7 V02N0301
arc: B0 S1_V02N0101
arc: B1 V02N0101
arc: B2 H02E0301
arc: B3 E1_H02W0301
arc: B4 H02W0101
arc: B5 H02E0101
arc: B6 E1_H02W0101
arc: B7 S1_V02N0501
arc: C0 E1_H02W0601
arc: C1 V02N0601
arc: C2 H00L0000
arc: C3 E1_H02W0401
arc: C4 H02E0601
arc: C5 E1_H02W0401
arc: C6 V00T0000
arc: C7 W1_H02E0601
arc: CLK0 G_HPBX0000
arc: D0 N1_V02S0201
arc: D1 V01S0100
arc: D2 V02S0201
arc: D3 V00B0100
arc: D4 V02S0401
arc: D5 H00R0100
arc: D6 V02S0601
arc: E1_H01E0001 F6
arc: E1_H02E0301 F1
arc: E3_H06E0003 F3
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q2
arc: V01S0100 F4
word: SLICEB.K1.INIT 0000011101110111
word: SLICEC.K0.INIT 0001000001010000
word: SLICEA.K1.INIT 1111000000110000
word: SLICED.K1.INIT 1100010011000100
word: SLICEA.K0.INIT 1101110101011101
word: SLICEB.K0.INIT 1111001110110011
word: SLICEC.K1.INIT 0001010100111111
word: SLICED.K0.INIT 0001010100111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R8C12:PLC2
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 V06S0203
arc: E3_H06E0203 V06S0203
arc: H00R0000 E1_H02W0401
arc: H00R0100 N1_V02S0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 V01N0001
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0501 N3_V06S0303
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 H02W0401
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 H06W0203
arc: S3_V06S0103 H06W0103
arc: V00B0000 E1_H02W0601
arc: V00B0100 V02S0101
arc: V00T0000 H02W0201
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A2 V01N0101
arc: A3 V00B0000
arc: A7 H02E0501
arc: B0 N1_V02S0101
arc: B2 E1_H02W0101
arc: B3 H02W0101
arc: B7 H02W0101
arc: C0 H02E0601
arc: C1 N1_V02S0401
arc: C2 V02S0401
arc: C3 S1_V02N0601
arc: C7 S1_V02N0201
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 H02E0001
arc: D2 V02S0201
arc: D3 V00B0100
arc: D7 V00B0000
arc: E1_H01E0001 F7
arc: E1_H01E0101 F3
arc: E3_H06E0003 F0
arc: E3_H06E0103 Q1
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q2
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M0 V00T0000
arc: M1 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V02N0301 Q1
arc: N3_V06N0103 Q1
arc: S1_V02S0001 F0
arc: S3_V06S0003 F0
arc: W3_H06W0103 Q1
word: SLICEA.K0.INIT 0011111100110000
word: SLICEA.K1.INIT 1111000011110000
word: SLICEB.K0.INIT 1101110111010101
word: SLICEB.K1.INIT 0001010100111111
word: SLICED.K1.INIT 0001010100111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C13:PLC2
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0601 H01E0001
arc: E3_H06E0303 H01E0101
arc: H00L0000 N1_V02S0001
arc: H00L0100 H02W0301
arc: H00R0000 V02N0601
arc: H00R0100 V02N0501
arc: N1_V02N0601 S3_V06N0303
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 E1_H02W0401
arc: V00B0100 W1_H02E0701
arc: V00T0000 S1_V02N0401
arc: V00T0100 H02E0301
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 E1_H02W0601
arc: A0 N1_V02S0701
arc: A2 S1_V02N0501
arc: A3 H00L0100
arc: A5 S1_V02N0101
arc: A7 F5
arc: B0 V02S0101
arc: B3 E1_H02W0101
arc: B4 S1_V02N0701
arc: B5 F3
arc: C0 V02N0401
arc: C2 E1_H02W0401
arc: C3 V02S0401
arc: C4 V02N0201
arc: C5 V02S0001
arc: C7 H02E0601
arc: CE1 H00R0000
arc: CE2 V02N0601
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 H02W0201
arc: D2 V00B0100
arc: D3 V00T0100
arc: D4 V00B0000
arc: D5 E1_H02W0001
arc: D7 S1_V02N0601
arc: E1_H01E0001 F7
arc: E1_H02E0001 F0
arc: E3_H06E0103 Q2
arc: E3_H06E0203 Q4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: M0 V00T0000
arc: M7 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0701 Q7
arc: S1_V02S0001 Q2
arc: S1_V02S0401 Q4
arc: S3_V06S0103 Q2
arc: S3_V06S0203 Q4
arc: V01S0100 Q7
arc: W3_H06W0103 Q2
arc: W3_H06W0203 Q4
word: SLICEB.K1.INIT 0000000100000000
word: SLICEC.K1.INIT 0001001100000000
word: SLICED.K1.INIT 1010111100000000
word: SLICEA.K0.INIT 1100111000001010
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 1010000010101111
word: SLICEC.K0.INIT 1111000000110011
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C14:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: H00L0000 S1_V02N0001
arc: H00R0000 N1_V02S0401
arc: H00R0100 H02W0501
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 E1_H02W0601
arc: V00B0000 V02N0201
arc: V00B0100 N1_V02S0101
arc: V00T0100 H02W0101
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: A0 H01E0001
arc: A1 F5
arc: A2 V02S0701
arc: A3 E1_H02W0701
arc: A4 S1_V02N0101
arc: A5 W1_H02E0501
arc: A6 F7
arc: A7 S1_V02N0301
arc: B0 S1_V02N0101
arc: B2 H00R0100
arc: B3 S1_V02N0301
arc: B4 H02E0301
arc: B5 N1_V01S0000
arc: B6 V00B0100
arc: B7 H02W0101
arc: C0 N1_V02S0601
arc: C1 V02N0601
arc: C2 E1_H02W0601
arc: C3 V02S0401
arc: C4 V02S0201
arc: C5 S1_V02N0201
arc: C6 V02S0001
arc: C7 E1_H01E0101
arc: CE1 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0201
arc: D1 V02N0001
arc: D2 H02W0201
arc: D3 V00T0100
arc: D4 F2
arc: D5 S1_V02N0401
arc: D6 W1_H02E0201
arc: D7 V02S0601
arc: E1_H01E0001 F3
arc: E1_H02E0301 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M3 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F1
arc: N1_V01N0101 Q3
arc: S3_V06S0003 Q0
arc: V01S0100 F6
arc: W3_H06W0003 Q3
arc: W3_H06W0203 Q4
word: SLICEC.K1.INIT 0000000000101010
word: SLICEA.K1.INIT 1010000011110000
word: SLICEB.K0.INIT 1000101011001111
word: SLICEC.K0.INIT 1011001110111011
word: SLICEA.K0.INIT 1101010111011101
word: SLICEB.K1.INIT 0001010100111111
word: SLICED.K1.INIT 0000000000010000
word: SLICED.K0.INIT 0001010100000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R8C15:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 H01E0001
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 S1_V02N0001
arc: H00R0000 V02S0401
arc: N1_V02N0001 H06E0003
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0101 H02W0101
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 E1_H01W0100
arc: V00B0100 V02S0101
arc: V00T0000 W1_H02E0001
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 E1_H02W0501
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A1 H02E0701
arc: A2 V00T0000
arc: A4 E1_H02W0501
arc: A7 H00L0000
arc: B1 E1_H02W0101
arc: B2 H02E0101
arc: B4 H00R0000
arc: B7 N1_V01S0000
arc: C1 E1_H02W0601
arc: C2 V02N0601
arc: C4 V02N0001
arc: C7 W1_H02E0601
arc: CLK0 G_HPBX0000
arc: D1 V02S0001
arc: D2 V02S0201
arc: D4 S1_V02N0601
arc: D7 H02E0201
arc: E1_H01E0101 F0
arc: E1_H02E0001 F0
arc: E3_H06E0003 F0
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 F0
arc: LSR0 H02E0501
arc: M0 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V02N0201 F0
arc: N3_V06N0003 F0
arc: S1_V02S0201 F0
arc: S3_V06S0003 F0
arc: S3_V06S0103 Q2
arc: V01S0000 F0
arc: V01S0100 F0
arc: W1_H02W0601 F4
arc: W3_H06W0003 F0
arc: W3_H06W0103 Q2
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1011000011111111
word: SLICEC.K0.INIT 1000101011001111
word: SLICEB.K0.INIT 1100111110001111
word: SLICED.K1.INIT 0001000001010000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C16:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0601 W1_H02E0601
arc: H00L0000 H02E0001
arc: H00L0100 V02S0101
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 H02E0301
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0101 H01E0101
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 V01N0001
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 H06E0203
arc: V00B0100 N1_V02S0301
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0701 S1_V02N0701
arc: A1 H02E0501
arc: A4 V02N0101
arc: A6 H02W0501
arc: B0 V02N0101
arc: B2 V02N0101
arc: B3 W1_H02E0301
arc: B4 E1_H02W0101
arc: B6 V02S0501
arc: C0 H02W0401
arc: C2 H02W0601
arc: C6 S1_V02N0001
arc: CE0 H00L0000
arc: CE1 H00L0000
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0000
arc: D0 H02W0201
arc: D2 H02E0201
arc: D4 E1_H02W0001
arc: D5 E1_H02W0201
arc: D6 F0
arc: E1_H01E0001 Q1
arc: E1_H01E0101 F0
arc: E1_H02E0001 F2
arc: E1_H02E0301 Q3
arc: E1_H02E0401 F4
arc: E1_H02E0501 Q5
arc: E3_H06E0203 Q7
arc: E3_H06E0303 Q5
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: H00R0000 F4
arc: H01W0000 F2
arc: H01W0100 Q7
arc: M0 V00B0100
arc: M1 V01S0100
arc: M2 V00B0100
arc: M3 H00L0100
arc: M4 V00B0100
arc: M5 V01S0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F2
arc: S1_V02S0201 F0
arc: S1_V02S0701 Q5
arc: S3_V06S0003 Q3
arc: S3_V06S0303 F6
arc: V01S0000 F0
arc: V01S0100 F2
arc: W1_H02W0101 Q1
arc: W1_H02W0501 Q7
arc: W1_H02W0601 F4
arc: W3_H06W0003 Q3
arc: W3_H06W0203 Q7
word: SLICED.K0.INIT 1000101011001111
word: SLICEA.K0.INIT 0011111100110000
word: SLICEA.K1.INIT 1010101010101010
word: SLICEB.K0.INIT 0011111100110000
word: SLICEB.K1.INIT 1100110011001100
word: SLICEC.K0.INIT 0111011101000100
word: SLICEC.K1.INIT 1111111100000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1

.tile R8C17:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 V02N0201
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0103 S3_V06N0103
arc: H00L0000 N1_V02S0001
arc: H00R0000 W1_H02E0401
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0001 H06W0003
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 H06W0303
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 H06W0103
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 H02E0601
arc: V00T0100 S1_V02N0701
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 E1_H01W0000
arc: W3_H06W0303 E1_H02W0501
arc: A0 V02S0701
arc: A5 V02N0301
arc: A6 F7
arc: A7 V02N0101
arc: B0 N1_V02S0301
arc: B4 V02N0501
arc: B5 H00L0000
arc: B6 W1_H02E0101
arc: B7 V00B0000
arc: C0 H02W0601
arc: C4 V02N0001
arc: C5 H02E0401
arc: C6 W1_H02E0601
arc: C7 S1_V02N0001
arc: CLK0 G_HPBX0000
arc: D0 V02S0001
arc: D1 E1_H02W0201
arc: D4 V01N0001
arc: D5 V02N0401
arc: D6 S1_V02N0401
arc: D7 S1_V02N0401
arc: E1_H01E0001 F4
arc: E1_H02E0401 F6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F1
arc: LSR0 V00T0100
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 V00B0100
arc: M7 H00L0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: S3_V06S0203 Q7
arc: V00B0100 F5
arc: V01S0100 Q7
word: SLICED.K1.INIT 0000000000000100
word: SLICED.K0.INIT 0001000001010000
word: SLICEC.K0.INIT 1100111100000000
word: SLICEC.K1.INIT 0000000000100000
word: SLICEA.K0.INIT 1111000001000000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1111111111111111
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R8C18:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 V02N0501
arc: E3_H06E0203 W3_H06E0203
arc: N1_V02N0001 H06E0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0501 W1_H02E0501
arc: V00B0000 H02E0601
arc: V00B0100 V02N0101
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0601 E1_H02W0301
arc: A1 V02N0701
arc: A5 F7
arc: A7 S1_V02N0101
arc: B1 H02E0101
arc: B4 V02N0501
arc: B5 V02S0701
arc: B7 V00B0000
arc: C1 V02N0601
arc: C4 H02E0401
arc: C5 V02N0201
arc: C7 V02N0201
arc: CE2 W1_H02E0101
arc: CLK0 G_HPBX0000
arc: D1 H02E0201
arc: D4 V01N0001
arc: D5 W1_H02E0201
arc: D7 E1_H02W0001
arc: E1_H01E0001 F1
arc: E1_H02E0601 F4
arc: E1_H02E0701 F5
arc: E3_H06E0103 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: H01W0100 F1
arc: M0 V00B0100
arc: M1 H02W0001
arc: M2 V00B0100
arc: M4 H02W0401
arc: MUXCLK2 CLK0
arc: N1_V02N0101 F1
arc: N1_V02N0301 F1
arc: N3_V06N0103 F1
arc: S3_V06S0103 F1
arc: S3_V06S0203 Q4
arc: V01S0000 F1
arc: V01S0100 Q4
arc: W1_H02W0101 F1
arc: W3_H06W0103 F1
arc: W3_H06W0203 Q4
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1111001100000000
word: SLICED.K1.INIT 0000000000000100
word: SLICEC.K1.INIT 0001010100000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R8C19:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 S1_V02N0201
arc: H00R0100 H02W0501
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 W3_H06E0303
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 H06E0303
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0103 W3_H06E0103
arc: V00B0100 H02E0501
arc: V00T0100 E1_H02W0301
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 V01N0101
arc: A0 H00L0000
arc: A4 V00T0100
arc: A5 W1_H02E0701
arc: A6 E1_H02W0701
arc: A7 F5
arc: B0 E1_H02W0301
arc: B4 E1_H02W0101
arc: B5 N1_V02S0701
arc: B7 V02S0701
arc: C0 N1_V01S0100
arc: C4 H02W0601
arc: C5 H02E0401
arc: C6 V00B0100
arc: C7 V00B0100
arc: CLK0 G_HPBX0000
arc: D0 V02S0001
arc: D1 S1_V02N0201
arc: D4 H02E0001
arc: D5 H00R0100
arc: D6 H02W0201
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F1
arc: LSR1 E1_H02W0501
arc: M0 V00B0000
arc: M1 E1_H02W0001
arc: M2 V00B0000
arc: M7 H00L0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F6
arc: N1_V02N0701 F7
arc: S3_V06S0203 Q7
arc: V00B0000 F4
word: SLICED.K0.INIT 1010111100000000
word: SLICEC.K0.INIT 0001000000000000
word: SLICEA.K0.INIT 1010101000001000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1111111111111111
word: SLICEC.K1.INIT 0000001000100010
word: SLICED.K1.INIT 1000110010001100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.D1MUX 1

.tile R8C20:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0701 W1_H02E0601
arc: H00L0000 S1_V02N0201
arc: H00R0000 V02N0601
arc: H00R0100 S1_V02N0501
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0701 V01N0101
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0003 N1_V02S0001
arc: V00T0000 V02N0401
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V02N0601
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 S3_V06N0303
arc: A0 H00L0000
arc: A4 V02S0301
arc: A5 V02S0101
arc: A6 W1_H02E0701
arc: A7 F5
arc: B0 H02W0301
arc: B4 H00R0000
arc: B5 V02N0501
arc: B6 V02N0701
arc: B7 V02N0701
arc: C0 H02E0601
arc: C4 H02W0401
arc: C5 V00T0000
arc: CLK0 G_HPBX0000
arc: D0 W1_H02E0201
arc: D1 S1_V02N0201
arc: D4 H01W0000
arc: D5 H02E0001
arc: D6 S1_V02N0601
arc: D7 V01N0001
arc: E1_H01E0001 F7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02W0501
arc: M0 V00B0000
arc: M1 H00R0100
arc: M2 V00B0000
arc: M6 V00T0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V02N0401 F6
arc: S1_V02S0401 Q6
arc: S3_V06S0303 Q6
arc: V00B0000 F4
arc: V00T0100 F1
word: SLICEC.K1.INIT 0000011100000000
word: SLICED.K1.INIT 1011101100000000
word: SLICEC.K0.INIT 0000010000000000
word: SLICEA.K0.INIT 1010101000001000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1111111111111111
word: SLICED.K0.INIT 1011101100000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1

.tile R8C21:PLC2
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0003 W3_H06E0303
arc: H00L0000 E1_H02W0001
arc: H00R0000 H02W0601
arc: H00R0100 H02E0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0701 S3_V06N0203
arc: V00B0000 V02N0001
arc: V00T0100 E1_H02W0101
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0203 S3_V06N0203
arc: A0 V02S0701
arc: A4 V02N0301
arc: A5 Q5
arc: A6 S1_V02N0101
arc: A7 H00L0000
arc: B0 H02E0301
arc: B1 H02E0301
arc: B4 H02W0301
arc: B6 W1_H02E0101
arc: B7 V02N0701
arc: C0 H00L0000
arc: C4 W1_H02E0401
arc: C5 V02N0001
arc: C6 V02N0201
arc: C7 V00T0100
arc: CLK0 G_HPBX0000
arc: D0 V02S0201
arc: D4 S1_V02N0401
arc: D6 H02W0001
arc: D7 H02E0001
arc: E1_H01E0101 F1
arc: E1_H02E0501 F5
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q4
arc: LSR0 V00B0000
arc: M0 V00B0100
arc: M1 H00R0100
arc: M2 V00B0100
arc: M4 E1_H01E0101
arc: M5 H00R0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F5
arc: N1_V02N0401 F4
arc: N1_V02N0501 Q5
arc: N1_V02N0601 F6
arc: N3_V06N0303 F5
arc: S1_V02S0501 F5
arc: V00B0100 F7
arc: W3_H06W0303 F5
word: SLICEC.K0.INIT 0000000000000001
word: SLICED.K0.INIT 0000001000000000
word: SLICEC.K1.INIT 1111101011111010
word: SLICED.K1.INIT 0000010000000000
word: SLICEA.K0.INIT 1100110001000000
word: SLICEA.K1.INIT 1100110011001100
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1111111111111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R8C22:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0301 S3_V06N0003
arc: H00L0100 V02S0101
arc: H00R0000 H02W0401
arc: H00R0100 V02S0701
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 H02E0501
arc: S1_V02S0401 H02E0401
arc: S1_V02S0701 H02E0701
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 H06E0203
arc: V00B0000 V02S0201
arc: V00B0100 V02S0301
arc: W1_H02W0001 V06S0003
arc: W1_H02W0301 V02N0301
arc: W1_H02W0601 V02N0601
arc: A5 V00B0000
arc: B5 H00R0000
arc: C5 E1_H02W0401
arc: C7 H02W0401
arc: D5 E1_H02W0201
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0100
arc: M1 H00L0100
arc: M2 V00B0100
arc: M3 H00R0100
arc: M4 V00B0100
arc: M5 H00L0100
arc: M6 V00B0100
arc: S3_V06S0003 F3
arc: W3_H06W0003 F3
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1111111111111111
word: SLICED.K1.INIT 0000111100001111
word: SLICEC.K0.INIT 1111111111111111
word: SLICEC.K1.INIT 0011101111111111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R8C23:PLC2
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 S1_V02N0701
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0701 W1_H02E0701
arc: V00B0000 V02N0001
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 N1_V02S0401
arc: W3_H06W0003 S3_V06N0003
arc: A2 V01N0101
arc: B2 V02N0101
arc: C2 E1_H01W0000
arc: D2 V02N0201
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: H01W0000 F1
arc: H01W0100 F1
arc: M0 V00B0000
arc: M1 H02E0001
arc: M2 V00B0000
arc: N1_V02N0301 F1
arc: N3_V06N0103 F1
arc: W3_H06W0103 F1
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000001
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R8C24:PLC2
arc: H00R0100 V02N0501
arc: S1_V02S0301 H06E0003
arc: V00B0100 H02E0501
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0401 W3_H06E0203
arc: A2 H02E0701
arc: C2 H02E0401
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: D2 V00B0100
arc: F2 F2_SLICE
arc: H01W0000 Q2
arc: MUXCLK1 CLK0
arc: V01S0000 Q2
word: SLICEB.K0.INIT 1010000010101111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C25:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203

.tile R8C31:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203

.tile R8C34:PLC2
arc: S3_V06S0103 H06E0103

.tile R8C37:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R8C3:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 E3_H06W0003
arc: N3_V06N0203 H06W0203
arc: S1_V02S0201 E3_H06W0103
arc: E3_H06E0303 F5
arc: F5 F5_SLICE
arc: N1_V01N0101 F5
arc: S3_V06S0303 F5
arc: W1_H02W0701 F5
word: SLICEC.K1.INIT 1111111111111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R8C40:PLC2
arc: S3_V06S0103 H06E0103

.tile R8C43:PLC2
arc: S3_V06S0103 W3_H06E0103

.tile R8C4:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0103 S3_V06N0103
arc: S1_V02S0301 H02E0301
arc: V01S0000 S3_V06N0103
arc: B0 H02E0301
arc: C0 V02N0601
arc: CE0 V02N0201
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0201
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
arc: S1_V02S0001 Q0
word: SLICEA.K0.INIT 1111110000110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C5:PLC2
arc: E1_H02E0501 E3_H06W0303
arc: E3_H06E0103 S3_V06N0103
arc: H00L0100 S1_V02N0101
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0601 E1_H02W0601
arc: A1 H00L0100
arc: B1 V02N0101
arc: C1 H02E0401
arc: CE0 V02N0201
arc: CLK0 G_HPBX0000
arc: D1 N1_V01S0000
arc: E1_H01E0001 Q1
arc: F1 F1_SLICE
arc: MUXCLK0 CLK0
arc: S3_V06S0103 Q1
word: SLICEA.K1.INIT 1110110010101100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R8C6:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 W1_H02E0001
arc: H00L0000 E1_H02W0001
arc: H00R0000 H02W0601
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 E3_H06W0103
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0601 H02W0601
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 E3_H06W0303
arc: V00B0100 H02W0501
arc: V00T0000 V02N0601
arc: V00T0100 H02W0101
arc: W3_H06W0203 E3_H06W0203
arc: A1 W1_H02E0701
arc: A2 V02N0701
arc: B1 V02N0101
arc: C1 H00L0000
arc: C2 S1_V02N0601
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: D1 F2
arc: D2 V00B0100
arc: D3 V02S0001
arc: E1_H01E0001 F0
arc: E1_H02E0201 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: M0 V00T0000
arc: M1 V01S0100
arc: M2 V00T0100
arc: MUXCLK0 CLK0
arc: V01S0000 Q1
arc: V01S0100 F2
arc: W1_H02W0201 F2
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1010001010000000
word: SLICEB.K0.INIT 0101010111110000
word: SLICEB.K1.INIT 1111111100000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1

.tile R8C7:PLC2
arc: E1_H02E0601 V02S0601
arc: H00R0100 H02W0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H02W0301
arc: S1_V02S0101 H06W0103
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 N1_V01S0100
arc: V00B0100 V02N0101
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 E1_H02W0301
arc: A0 W1_H02E0501
arc: A3 E1_H02W0701
arc: A4 F7
arc: A7 S1_V02N0101
arc: B0 E1_H02W0101
arc: B4 V02N0501
arc: B7 S1_V02N0501
arc: C0 E1_H01W0000
arc: C3 F4
arc: C4 V02S0001
arc: C7 V02S0201
arc: D0 H02E0201
arc: D3 V02N0201
arc: D4 H00R0100
arc: D7 H02W0201
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0100
arc: N1_V01N0001 F0
arc: N1_V02N0101 F3
word: SLICEA.K0.INIT 1101010111000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K1.INIT 0000011101110111
word: SLICEC.K0.INIT 0000001000100010
word: SLICEB.K1.INIT 1010000010101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1

.tile R8C8:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 W1_H02E0501
arc: H00R0000 W1_H02E0401
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0601 H02E0601
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 N1_V02S0201
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0701 S1_V02N0701
arc: A0 V01N0101
arc: A2 V01N0101
arc: A4 S1_V02N0301
arc: A6 S1_V02N0301
arc: B4 N1_V01S0000
arc: B6 V02S0501
arc: B7 V02N0701
arc: C0 S1_V02N0401
arc: C2 W1_H02E0401
arc: C4 H02W0401
arc: C6 H02W0401
arc: C7 H02W0601
arc: D0 H00R0000
arc: D1 V02S0001
arc: D2 S1_V02N0001
arc: D3 N1_V02S0001
arc: D4 V02N0601
arc: D6 V02N0401
arc: D7 V01N0001
arc: E1_H01E0101 F6
arc: E1_H02E0601 F4
arc: E3_H06E0003 F0
arc: E3_H06E0103 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: M0 V00B0000
arc: M2 V00B0000
arc: N1_V01N0001 F7
arc: V01S0100 F0
arc: W1_H02W0001 F2
word: SLICEA.K0.INIT 0101010111110000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 0101111101010000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 0000011101110111
word: SLICED.K0.INIT 0000011101110111
word: SLICED.K1.INIT 1111000000110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R8C9:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0303 W3_H06E0303
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0601 N1_V01S0000
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0303 W3_H06E0303
arc: V00B0100 H02E0701
arc: V00T0000 H02E0201
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003
arc: A1 F5
arc: A3 V00T0000
arc: A4 H02E0701
arc: A5 V02S0301
arc: B1 V01N0001
arc: B3 H02E0301
arc: B4 H01E0101
arc: B5 N1_V02S0501
arc: C1 V02S0601
arc: C3 S1_V02N0401
arc: C4 V02N0001
arc: C5 S1_V02N0201
arc: D1 V00B0100
arc: D3 V02S0201
arc: D4 H02W0001
arc: D5 H02E0201
arc: E1_H02E0301 F1
arc: E1_H02E0601 F4
arc: E3_H06E0003 F3
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
word: SLICEC.K0.INIT 0000010000001100
word: SLICEB.K1.INIT 0001010100111111
word: SLICEC.K1.INIT 0001010100111111
word: SLICEA.K1.INIT 0000001000100010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R9C10:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0301 H01E0101
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 S3_V06N0303
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 E1_H02W0001
arc: H00L0100 H02E0301
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H06E0003
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H02E0701
arc: N3_V06N0203 H06W0203
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 H01E0001
arc: S1_V02S0601 N1_V02S0301
arc: V00T0000 W1_H02E0201
arc: V00T0100 V02N0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 E1_H02W0601
arc: A0 V02S0701
arc: A1 V02S0701
arc: A2 V00T0000
arc: A3 N1_V02S0501
arc: A6 S1_V02N0301
arc: A7 V02N0101
arc: B0 W1_H02E0301
arc: B2 S1_V02N0101
arc: B3 V02N0301
arc: B4 V01S0000
arc: B5 S1_V02N0701
arc: C1 N1_V02S0401
arc: C2 N1_V02S0601
arc: C3 H02E0601
arc: C4 S1_V02N0001
arc: C5 V02S0001
arc: C6 W1_H02E0401
arc: C7 W1_H02E0401
arc: CE0 H00L0100
arc: CE1 H00L0000
arc: CE2 H00L0000
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0201
arc: D1 H02E0001
arc: D2 V02N0001
arc: D3 H02E0201
arc: D4 S1_V02N0401
arc: D5 S1_V02N0601
arc: D6 S1_V02N0601
arc: D7 S1_V02N0601
arc: E1_H01E0001 Q0
arc: E1_H02E0101 Q1
arc: E1_H02E0201 F2
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H00R0000 F6
arc: H01W0100 Q2
arc: M2 V00B0000
arc: M4 V00T0100
arc: M5 H00R0000
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q2
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q1
arc: S3_V06S0303 Q5
arc: V00B0000 F4
arc: V01S0100 F3
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q1
word: SLICEB.K1.INIT 0000011101110111
word: SLICEB.K0.INIT 0001001101011111
word: SLICED.K0.INIT 1111000010101010
word: SLICED.K1.INIT 1111101010101010
word: SLICEC.K0.INIT 1111110000001100
word: SLICEC.K1.INIT 1111110011110000
word: SLICEA.K1.INIT 1010111100000101
word: SLICEA.K0.INIT 1000100011011101
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1

.tile R9C11:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 W1_H02E0401
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 N1_V02S0001
arc: H00L0100 S1_V02N0301
arc: H00R0000 E1_H02W0601
arc: H00R0100 N1_V02S0501
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0401 H06W0203
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 E1_H02W0701
arc: V00T0000 V02N0401
arc: V00T0100 H02W0101
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0203
arc: A2 H01E0001
arc: A4 H02W0501
arc: A5 H02W0701
arc: A6 H02E0501
arc: B2 H02E0101
arc: B4 V02S0701
arc: B5 E1_H02W0301
arc: B6 E1_H02W0301
arc: C2 N1_V01N0001
arc: C5 V00T0000
arc: C6 V02S0001
arc: CE1 E1_H02W0101
arc: CE2 H00R0000
arc: CLK0 G_HPBX0000
arc: D2 S1_V02N0001
arc: D4 S1_V02N0601
arc: D5 H00R0100
arc: D6 V02N0401
arc: E1_H01E0101 F6
arc: E1_H02E0701 F5
arc: E3_H06E0003 Q3
arc: E3_H06E0103 F1
arc: E3_H06E0203 Q4
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: M0 V00T0100
arc: M1 H00L0000
arc: M2 V00T0100
arc: M3 H00L0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q3
arc: N3_V06N0103 F1
arc: S3_V06S0203 Q4
arc: W3_H06W0203 Q4
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000001
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0001010100111111
word: SLICEC.K1.INIT 0001001101011111
word: SLICEC.K0.INIT 1000100010111011
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C12:PLC2
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0501 E3_H06W0303
arc: E3_H06E0103 H01E0101
arc: H00L0100 H02E0101
arc: H00R0000 H02W0401
arc: H01W0100 E3_H06W0303
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0601 E3_H06W0303
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 E1_H02W0601
arc: V00B0000 S1_V02N0001
arc: V00B0100 V02N0301
arc: V00T0000 H02E0001
arc: V00T0100 W1_H02E0301
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 S1_V02N0701
arc: A0 V02S0701
arc: A1 V02S0701
arc: A4 F7
arc: A5 V02N0101
arc: A6 V02S0301
arc: A7 V02N0101
arc: B0 S1_V02N0301
arc: B1 S1_V02N0101
arc: B4 H02E0301
arc: B5 V02N0701
arc: B6 H02W0301
arc: B7 N1_V02S0701
arc: C1 S1_V02N0601
arc: C2 V02S0601
arc: C5 H02E0401
arc: C6 V02N0001
arc: C7 V00T0100
arc: CE0 H00R0000
arc: CE1 H00L0000
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0201
arc: D2 H02W0201
arc: D4 S1_V02N0401
arc: D5 N1_V02S0601
arc: D6 V02S0401
arc: D7 V02N0401
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F2
arc: E1_H02E0001 F2
arc: E1_H02E0101 Q3
arc: E1_H02E0601 Q6
arc: E1_H02E0701 F5
arc: E3_H06E0003 Q0
arc: E3_H06E0203 Q7
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H01W0000 F2
arc: M2 V00B0000
arc: M3 E1_H02W0201
arc: M4 V00B0100
arc: M5 W1_H02E0001
arc: M6 V00T0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 F4
arc: N1_V02N0001 Q2
arc: N1_V02N0301 Q3
arc: N1_V02N0701 Q7
arc: N3_V06N0003 Q3
arc: N3_V06N0103 F2
arc: N3_V06N0203 Q7
arc: N3_V06N0303 Q5
arc: S1_V02S0001 F2
arc: S1_V02S0201 F2
arc: S3_V06S0003 Q0
arc: S3_V06S0103 F2
arc: S3_V06S0203 Q4
arc: S3_V06S0303 Q5
arc: V01S0000 Q1
arc: V01S0100 Q2
arc: W1_H02W0001 F2
arc: W1_H02W0101 Q1
arc: W1_H02W0201 Q2
arc: W3_H06W0003 Q0
arc: W3_H06W0103 F2
arc: W3_H06W0203 Q4
arc: W3_H06W0303 Q6
word: SLICEB.K0.INIT 0000111100000000
word: SLICED.K1.INIT 0000000001110000
word: SLICEC.K0.INIT 1011101100000000
word: SLICED.K0.INIT 0000011101110111
word: SLICEC.K1.INIT 0001000000110000
word: SLICEA.K0.INIT 1011101100010001
word: SLICEA.K1.INIT 1000110110001101
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.D1MUX 1

.tile R9C13:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 V06N0303
arc: E3_H06E0103 N1_V01S0100
arc: H00L0000 H02E0001
arc: H00L0100 H02W0101
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 V02S0001
arc: V00T0000 V02S0401
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E1_H02W0601
arc: A0 H01E0001
arc: B0 V00B0000
arc: C0 S1_V02N0601
arc: CE3 H00L0000
arc: CLK0 G_HPBX0000
arc: D0 V02N0001
arc: E3_H06E0003 F3
arc: E3_H06E0203 Q7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00T0000
arc: M1 H02W0001
arc: M2 V00T0000
arc: M3 H00L0100
arc: M4 V00T0000
arc: M5 H02W0001
arc: M6 V00T0000
arc: M7 W1_H02E0201
arc: MUXCLK3 CLK0
arc: N3_V06N0003 F3
arc: N3_V06N0203 Q7
arc: W3_H06W0203 Q7
word: SLICEA.K0.INIT 0000000000000001
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R9C14:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0303 N1_V01S0100
arc: H00R0000 E1_H02W0401
arc: H00R0100 H02W0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0003 H01E0001
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 V02N0201
arc: V00B0100 W1_H02E0701
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: A0 V02S0501
arc: A1 V02N0501
arc: A2 S1_V02N0501
arc: A4 V00T0000
arc: A5 V02S0301
arc: A6 H02E0501
arc: A7 V02N0301
arc: B1 E1_H02W0101
arc: B2 H02W0301
arc: B5 W1_H02E0301
arc: B7 H02W0101
arc: C0 V02S0601
arc: C2 H02W0401
arc: C4 E1_H02W0601
arc: C5 H02E0601
arc: C6 S1_V02N0201
arc: C7 V02N0201
arc: CE0 H00R0000
arc: CE1 H00R0100
arc: CE3 H02E0101
arc: CLK0 G_HPBX0000
arc: D0 V02S0201
arc: D1 V00B0100
arc: D4 F0
arc: D5 V00B0000
arc: D6 W1_H02E0201
arc: D7 H02E0201
arc: E1_H01E0101 F5
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 F7
arc: N3_V06N0103 F1
arc: S3_V06S0103 Q2
arc: S3_V06S0203 Q4
arc: V00T0000 Q0
arc: V01S0000 Q6
arc: V01S0100 Q6
arc: W1_H02W0001 Q2
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 1111000010101010
word: SLICEC.K0.INIT 1111101000001010
word: SLICED.K1.INIT 0000000100000000
word: SLICEC.K1.INIT 0000010000001100
word: SLICEA.K1.INIT 1010101000100010
word: SLICED.K0.INIT 1111010110100000
word: SLICEB.K0.INIT 1010001110100011
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C15:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 N1_V01S0000
arc: H00L0000 V02S0201
arc: H00L0100 H02W0101
arc: H00R0000 H02W0601
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0001 H06E0003
arc: S1_V02S0201 H02E0201
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 S1_V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A2 V00T0000
arc: B0 V02S0101
arc: B1 S1_V02N0101
arc: B4 N1_V02S0701
arc: C0 N1_V01S0100
arc: C1 H00L0100
arc: C2 E1_H01W0000
arc: C4 H02E0601
arc: CE0 H00R0000
arc: CE2 H02E0101
arc: CE3 H00L0000
arc: CLK0 G_HPBX0000
arc: D0 V02S0001
arc: D1 H01E0101
arc: D2 F0
arc: D4 E1_H02W0201
arc: E3_H06E0103 Q2
arc: E3_H06E0203 Q4
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: H01W0100 Q0
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F1
arc: N1_V02N0401 Q4
arc: S1_V02S0401 Q6
arc: V00T0000 Q0
arc: V01S0000 Q0
arc: V01S0100 Q6
arc: W3_H06W0103 Q2
word: SLICEA.K0.INIT 1111110000001100
word: SLICEB.K0.INIT 1111101000001010
word: SLICEA.K1.INIT 1100110000001100
word: SLICEC.K0.INIT 1100111111000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1

.tile R9C16:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0501 E1_H01W0100
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W1_H02E0401
arc: H00R0100 W1_H02E0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 E3_H06W0303
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 N1_V02S0001
arc: V00B0100 V02S0301
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E1_H02W0001
arc: A0 V02S0701
arc: A1 V02N0501
arc: A5 V00B0000
arc: A6 W1_H02E0701
arc: B1 V02N0101
arc: B2 H02W0101
arc: B5 S1_V02N0501
arc: C0 H02E0601
arc: C1 H00R0100
arc: C2 E1_H02W0601
arc: C3 H02E0401
arc: C5 V00T0000
arc: C6 V02S0001
arc: CE0 H00R0000
arc: CE1 H02E0101
arc: CLK0 G_HPBX0000
arc: D0 V02S0201
arc: D1 V02N0201
arc: D2 H02E0001
arc: D5 V02S0401
arc: D6 V02N0601
arc: E1_H01E0001 F6
arc: E1_H01E0101 F1
arc: E1_H02E0001 F2
arc: E1_H02E0201 Q0
arc: E1_H02E0301 Q3
arc: E1_H02E0401 F6
arc: E3_H06E0103 F2
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0000 F2
arc: H00R0000 F6
arc: H01W0000 F6
arc: H01W0100 F6
arc: M2 V00B0100
arc: M3 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V02N0401 F6
arc: N1_V02N0601 F6
arc: N3_V06N0303 F6
arc: S1_V02S0001 Q0
arc: S1_V02S0201 F0
arc: S1_V02S0601 F6
arc: S3_V06S0003 Q0
arc: S3_V06S0303 F6
arc: V00T0000 F2
arc: V01S0100 Q3
arc: W1_H02W0401 F6
arc: W1_H02W0601 F6
arc: W3_H06W0303 F5
word: SLICEA.K0.INIT 1111101000001010
word: SLICEC.K1.INIT 1000101011001111
word: SLICEA.K1.INIT 0001010100000000
word: SLICEB.K0.INIT 0011111100110000
word: SLICEB.K1.INIT 1111000011110000
word: SLICED.K0.INIT 0000010100000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1

.tile R9C17:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 H01E0001
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: H00R0000 H02E0401
arc: H00R0100 V02S0501
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 W3_H06E0303
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 H06W0303
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0303 N1_V02S0501
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 V02S0201
arc: A0 H02W0701
arc: A1 E1_H01E0001
arc: A3 H02W0501
arc: A4 V00T0000
arc: A5 V00T0100
arc: A7 S1_V02N0301
arc: B3 S1_V02N0101
arc: B5 F1
arc: B7 V02N0501
arc: C0 N1_V02S0601
arc: C1 V02S0401
arc: C4 H01E0001
arc: C5 H01E0001
arc: C7 V02S0001
arc: CE0 H00R0000
arc: CE3 H02E0101
arc: CLK0 G_HPBX0000
arc: D0 W1_H02E0201
arc: D1 W1_H02E0201
arc: D3 H01E0101
arc: D4 F0
arc: D7 V02S0601
arc: E1_H01E0001 Q7
arc: E1_H02E0701 Q7
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F3
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F7
arc: S3_V06S0103 Q1
arc: S3_V06S0203 Q4
arc: V00T0000 Q0
arc: V00T0100 Q1
arc: V01S0000 Q4
arc: V01S0100 Q5
arc: W3_H06W0003 Q0
arc: W3_H06W0203 Q4
arc: W3_H06W0303 Q5
word: SLICEA.K0.INIT 1111000010101010
word: SLICEA.K1.INIT 1111000010101010
word: SLICEC.K0.INIT 1111101000001010
word: SLICEC.K1.INIT 1100101011001010
word: SLICED.K1.INIT 0001010100111111
word: SLICEB.K1.INIT 1100110001000100
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1

.tile R9C18:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02N0201
arc: H00R0100 W1_H02E0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H06W0203
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 H06E0103
arc: V00B0100 N1_V02S0101
arc: V00T0000 E1_H02W0001
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 V02N0101
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0303 E1_H02W0501
arc: A0 H00L0000
arc: A4 V02N0301
arc: A5 V00T0000
arc: A6 E1_H01W0000
arc: B0 V02N0301
arc: B4 H02W0301
arc: B5 S1_V02N0501
arc: B6 V02N0701
arc: C0 N1_V02S0601
arc: C4 V02S0001
arc: C5 H02W0401
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 V02N0201
arc: D4 H02E0201
arc: D5 V02N0401
arc: D6 W1_H02E0201
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0100 F1
arc: LSR0 E1_H02W0301
arc: M0 V00B0000
arc: M1 H00R0100
arc: M2 V00B0000
arc: M7 H00L0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F5
arc: S1_V02S0501 Q7
arc: S3_V06S0203 Q7
arc: S3_V06S0303 F6
arc: V00B0000 F4
word: SLICEC.K1.INIT 0001010100111111
word: SLICED.K0.INIT 0000000000010001
word: SLICEC.K0.INIT 0000000001000000
word: SLICEA.K0.INIT 1010101000001000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1111111111111111
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R9C19:PLC2
arc: E3_H06E0003 V06N0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 H02W0001
arc: H00R0000 W1_H02E0401
arc: H00R0100 H02W0701
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 H06E0103
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 H06E0003
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 H02W0601
arc: V00B0100 H02W0501
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 S3_V06N0203
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 E1_H01W0100
arc: A1 V02N0501
arc: A2 F7
arc: A3 H02W0701
arc: A4 F5
arc: A5 V02N0101
arc: A6 N1_V02S0301
arc: A7 H00L0000
arc: B0 H02E0101
arc: B1 V02N0101
arc: B3 V02N0101
arc: B4 H02E0301
arc: B5 W1_H02E0301
arc: B6 F3
arc: B7 V00B0000
arc: C0 V02N0601
arc: C1 H00R0100
arc: C2 F4
arc: C3 W1_H02E0601
arc: C4 H02E0401
arc: C5 S1_V02N0001
arc: C6 H02E0601
arc: C7 S1_V02N0201
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 V02S0001
arc: D1 V02N0001
arc: D2 V00B0100
arc: D3 S1_V02N0001
arc: D4 H02E0201
arc: D5 H00R0100
arc: D6 H00R0100
arc: D7 E1_H02W0001
arc: E1_H02E0001 Q0
arc: E1_H02E0201 F0
arc: E1_H02E0401 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: MUXCLK0 CLK0
arc: N1_V01N0101 F2
arc: N1_V02N0301 F1
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 1100110011110000
word: SLICEA.K1.INIT 0000000000000010
word: SLICEC.K1.INIT 0000000000000100
word: SLICEC.K0.INIT 0001010100000000
word: SLICED.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 1010000010101010
word: SLICEB.K1.INIT 0000000000010000
word: SLICED.K0.INIT 0001000000110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R9C20:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 S3_V06N0303
arc: E3_H06E0103 W3_H06E0103
arc: H00R0000 V02S0601
arc: H00R0100 V02N0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 H06E0103
arc: N1_V02N0501 S1_V02N0501
arc: S1_V02S0601 H06E0303
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 H06E0303
arc: V00B0000 V02S0001
arc: V00T0000 H02E0001
arc: V00T0100 H02W0301
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 S1_V02N0701
arc: A0 E1_H02W0501
arc: A1 V01N0101
arc: A3 V00B0000
arc: A4 V02N0101
arc: A5 V02N0301
arc: A7 F5
arc: B0 V00T0000
arc: B3 H00R0000
arc: B4 S1_V02N0701
arc: B6 H02W0301
arc: C1 H02E0401
arc: C2 E1_H02W0401
arc: C3 V02N0401
arc: C4 V02N0001
arc: C5 V02S0001
arc: C7 S1_V02N0201
arc: CLK0 G_HPBX0000
arc: D0 H02E0201
arc: D1 V00B0100
arc: D2 V00T0100
arc: D3 H02W0201
arc: D4 H00R0100
arc: D5 V02S0601
arc: D6 S1_V02N0401
arc: D7 V01N0001
arc: E1_H01E0001 F2
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F6
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F3
arc: N1_V01N0101 F7
arc: N1_V02N0101 F1
arc: N1_V02N0401 F4
arc: N1_V02N0601 F6
arc: N1_V02N0701 F5
arc: N3_V06N0103 F2
arc: N3_V06N0303 F6
arc: S1_V02S0201 Q0
arc: S1_V02S0701 F5
arc: S3_V06S0003 Q0
arc: V00B0100 F5
arc: W1_H02W0401 F6
arc: W1_H02W0501 F5
arc: W3_H06W0003 Q0
arc: W3_H06W0103 F2
arc: W3_H06W0303 F6
word: SLICEB.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 1110111001000100
word: SLICED.K1.INIT 1111010100000000
word: SLICEC.K0.INIT 0000000100000000
word: SLICEB.K1.INIT 0001010100111111
word: SLICEA.K1.INIT 1010000010101010
word: SLICEC.K1.INIT 0000000000000101
word: SLICED.K0.INIT 0000000000110011
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1

.tile R9C21:PLC2
arc: E1_H02E0301 V02N0301
arc: E3_H06E0203 W3_H06E0203
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H01E0101
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 W3_H06E0303
arc: W1_H02W0001 V01N0001
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 E1_H02W0201
arc: W3_H06W0203 E1_H01W0000
arc: A0 V02S0701
arc: B0 S1_V02N0301
arc: B5 V02S0501
arc: C3 S1_V02N0601
arc: C5 V02S0201
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V02N0001
arc: D3 H02W0001
arc: E1_H02E0201 Q0
arc: E1_H02E0501 F5
arc: E3_H06E0003 F3
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: H00R0100 F5
arc: MUXCLK0 CLK0
arc: S1_V02S0501 F5
arc: S1_V02S0701 F5
arc: W1_H02W0701 F5
arc: W3_H06W0003 F3
arc: W3_H06W0303 F5
word: SLICEC.K1.INIT 0000001100000011
word: SLICEB.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1000100011011101
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C22:PLC2
arc: E1_H02E0201 V02N0201
arc: E3_H06E0003 W3_H06E0003
arc: H00R0000 W1_H02E0401
arc: H00R0100 H02E0501
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0301 H06E0003
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N3_V06S0203
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V06S0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 W3_H06E0303
arc: A0 V02S0701
arc: A1 V02S0701
arc: A6 V02N0101
arc: A7 V00T0100
arc: B2 H02E0301
arc: B7 V00T0000
arc: C0 V02N0401
arc: C1 E1_H02W0401
arc: C2 V02S0401
arc: C7 S1_V02N0001
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 H00R0000
arc: D1 S1_V02N0201
arc: D2 V01S0100
arc: D6 V02N0601
arc: D7 H02E0201
arc: E1_H01E0001 F7
arc: E1_H02E0301 Q1
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q2
arc: N1_V02N0101 Q1
arc: N1_V02N0201 Q0
arc: N1_V02N0501 F7
arc: N3_V06N0203 F7
arc: V00T0000 Q0
arc: V00T0100 Q1
arc: V01S0000 F6
arc: W3_H06W0203 F7
arc: W3_H06W0303 F6
word: SLICED.K1.INIT 0000000000000010
word: SLICED.K0.INIT 1010101000000000
word: SLICEA.K0.INIT 1010111100000101
word: SLICEA.K1.INIT 1010111100000101
word: SLICEB.K0.INIT 1111001100000011
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C23:PLC2
arc: H00R0000 V02S0401
arc: H00R0100 W1_H02E0501
arc: H01W0000 W3_H06E0103
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 S1_V02N0501
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: W1_H02W0201 S1_V02N0201
arc: A0 V02S0701
arc: A1 V02S0701
arc: A3 V02S0701
arc: B2 V02S0301
arc: C0 V02N0401
arc: C1 S1_V02N0401
arc: C2 H02W0601
arc: C3 V02N0601
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 H02E0201
arc: D1 V02N0201
arc: D2 H00R0000
arc: D3 V02N0001
arc: E1_H01E0001 Q0
arc: E1_H01E0101 Q2
arc: E1_H02E0101 Q3
arc: E1_H02E0301 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0101 Q1
arc: N1_V02N0001 Q2
arc: N1_V02N0101 Q3
arc: N1_V02N0201 Q0
word: SLICEA.K0.INIT 1010111100000101
word: SLICEB.K1.INIT 1010111100000101
word: SLICEA.K1.INIT 1010111100000101
word: SLICEB.K0.INIT 1111000000110011
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C24:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0501 H06E0303
arc: S3_V06S0103 W3_H06E0103
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0103 E1_H01W0100
arc: A3 H01E0001
arc: B0 V02S0301
arc: B2 W1_H02E0301
arc: B4 N1_V01S0000
arc: B5 H02E0101
arc: B6 H02E0301
arc: B7 H01E0101
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0011001100110000
word: SLICEB.K1.INIT 0101010101010000
word: SLICEC.K0.INIT 0011001100110000
word: SLICEC.K1.INIT 0011001100110000
word: SLICED.K0.INIT 0011001100110000
word: SLICED.K1.INIT 0011001100110000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R9C25:PLC2
arc: E3_H06E0203 W3_H06E0103
arc: S3_V06S0003 H06E0003
arc: S3_V06S0303 H06E0303
arc: F0 F0_SLICE
arc: H01W0000 F0
arc: H01W0100 F0
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R9C26:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R9C27:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203

.tile R9C28:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003

.tile R9C2:PLC2
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 E3_H06W0103

.tile R9C30:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103

.tile R9C31:PLC2
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 W3_H06E0203

.tile R9C32:PLC2
arc: S3_V06S0103 W3_H06E0103

.tile R9C33:PLC2
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: S3_V06S0003 H06E0003

.tile R9C34:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103

.tile R9C36:PLC2
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 H06E0303

.tile R9C39:PLC2
arc: E3_H06E0203 W3_H06E0203
arc: S3_V06S0203 W3_H06E0203

.tile R9C3:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0601 E3_H06W0303
arc: S3_V06S0103 E3_H06W0103

.tile R9C40:PLC2
arc: S3_V06S0103 W3_H06E0103

.tile R9C42:PLC2
arc: S3_V06S0203 H06E0203

.tile R9C4:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0401 E1_H01W0000
arc: E3_H06E0003 N1_V01S0000
arc: H00R0000 H02E0601
arc: N1_V02N0201 H01E0001
arc: N1_V02N0601 E1_H02W0601
arc: S3_V06S0203 E1_H01W0000
arc: A2 V00T0000
arc: B0 H02E0301
arc: B1 V02S0301
arc: C0 V02N0601
arc: C1 S1_V02N0601
arc: C2 H02E0401
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 H02E0201
arc: D1 S1_V02N0201
arc: D2 F0
arc: E1_H02E0001 Q0
arc: E1_H02E0201 Q0
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: S1_V02S0101 Q1
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q2
arc: V00T0000 Q0
word: SLICEA.K0.INIT 1100110011110000
word: SLICEA.K1.INIT 1111110000110000
word: SLICEB.K0.INIT 1111101000001010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C5:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 V02N0101
arc: E3_H06E0203 V06N0203
arc: H00R0000 W1_H02E0601
arc: H01W0000 E3_H06W0103
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0501 S1_V02N0401
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 H06W0203
arc: V00B0000 S1_V02N0201
arc: W3_H06W0003 E3_H06W0303
arc: A2 H02W0501
arc: A3 V02N0701
arc: A6 H02W0501
arc: A7 H02W0501
arc: B0 H01W0100
arc: B1 E1_H01W0100
arc: B3 H02W0301
arc: B7 V02N0501
arc: C0 S1_V02N0601
arc: C1 E1_H01W0000
arc: C3 V02N0601
arc: C7 H02E0401
arc: CE0 H00R0000
arc: CE2 V02S0601
arc: CLK0 G_HPBX0000
arc: D0 V02S0001
arc: D1 V02S0201
arc: D2 H02E0201
arc: D3 H02E0001
arc: D6 H01W0000
arc: D7 V02N0401
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 Q4
arc: M2 H02W0601
arc: M4 V00B0000
arc: M6 E1_H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: S1_V02S0001 Q0
arc: S1_V02S0301 Q1
arc: S1_V02S0401 Q4
arc: S3_V06S0303 F6
arc: V01S0000 F2
word: SLICEA.K0.INIT 1111000011001100
word: SLICEA.K1.INIT 1111000011001100
word: SLICEB.K0.INIT 0101010111111111
word: SLICEB.K1.INIT 0000000100000101
word: SLICED.K0.INIT 0101010111111111
word: SLICED.K1.INIT 0000000000010011
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R9C6:PLC2
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0601 S1_V02N0601
arc: H00R0000 V02S0601
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 H06W0103
arc: S3_V06S0303 H01E0101
arc: V00B0100 N1_V02S0101
arc: V00T0100 H02W0101
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 V01N0101
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 N1_V01S0000
arc: A0 E1_H02W0701
arc: C0 V02S0401
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: D1 V00B0100
arc: E1_H01E0001 Q1
arc: E1_H02E0201 F0
arc: F0 F5A_SLICE
arc: H01W0000 F0
arc: H01W0100 Q1
arc: M0 V00T0100
arc: M1 V01S0100
arc: MUXCLK0 CLK0
arc: V01S0100 F0
word: SLICEA.K0.INIT 0101111101010000
word: SLICEA.K1.INIT 1111111100000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1

.tile R9C7:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V06N0203
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V06N0303
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0301
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 E1_H01W0100
arc: V00B0100 N1_V02S0101
arc: V00T0100 V02N0701
arc: W1_H02W0101 V06S0103
arc: W1_H02W0401 H01E0001
arc: W1_H02W0601 E1_H02W0301
arc: A0 E1_H02W0501
arc: A3 F5
arc: A5 V02N0101
arc: B0 H02W0101
arc: B3 H02E0301
arc: B5 S1_V02N0701
arc: C0 S1_V02N0601
arc: C3 V02N0601
arc: C5 V00B0100
arc: D0 H02E0201
arc: D3 V00T0100
arc: D5 V02N0401
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: M0 H02E0601
arc: S1_V02S0301 F3
word: SLICEA.K0.INIT 1000111110001000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K1.INIT 0000011101110111
word: SLICEB.K1.INIT 0000001000001010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R9C8:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V06N0303
arc: E1_H02E0601 S1_V02N0601
arc: H00L0000 E1_H02W0001
arc: H00R0000 S1_V02N0401
arc: H00R0100 V02N0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 E3_H06W0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 E1_H01W0000
arc: V00T0100 H02W0301
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: A1 E1_H02W0501
arc: A2 E1_H02W0501
arc: A3 E1_H02W0501
arc: A4 V02N0301
arc: A5 F7
arc: A6 V02N0301
arc: A7 H02W0701
arc: B1 S1_V02N0101
arc: B2 V02N0101
arc: B3 H02E0301
arc: B4 V02N0701
arc: B5 V02N0701
arc: B6 S1_V02N0501
arc: B7 S1_V02N0701
arc: C1 N1_V01S0100
arc: C2 H00L0000
arc: C3 H00L0000
arc: C4 H02W0401
arc: C5 F4
arc: C6 H02W0401
arc: C7 H02W0401
arc: CE1 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D1 W1_H02E0201
arc: D2 H00R0000
arc: D3 H02E0201
arc: D4 H00R0100
arc: D5 V02S0601
arc: D6 N1_V02S0601
arc: D7 V02N0601
arc: E1_H01E0001 F6
arc: E1_H02E0001 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q3
arc: H01W0100 Q2
arc: M0 V00T0100
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F5
arc: N1_V02N0001 Q2
arc: N1_V02N0101 Q3
word: SLICEC.K0.INIT 0000000100000000
word: SLICED.K1.INIT 0001010100111111
word: SLICEC.K1.INIT 0000001000001010
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1010001010000000
word: SLICED.K0.INIT 0001010100111111
word: SLICEB.K0.INIT 1111110110001000
word: SLICEB.K1.INIT 1110111011000100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R9C9:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 V06N0203
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0103 W1_H02E0101
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H01E0101
arc: N1_V02N0401 H06W0203
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0201 E1_H02W0201
arc: S3_V06S0103 H06W0103
arc: S3_V06S0303 E1_H01W0100
arc: V00B0100 N1_V02S0101
arc: V00T0000 N1_V02S0401
arc: V00T0100 E1_H02W0101
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 H01E0101
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 H02E0501
arc: A1 V02N0701
arc: A3 F5
arc: A5 V00T0000
arc: A6 V02N0101
arc: A7 V02S0301
arc: B0 F3
arc: B1 V02N0301
arc: B3 E1_H02W0301
arc: B5 V02N0701
arc: B6 V00B0100
arc: B7 V02N0501
arc: C0 H02W0601
arc: C1 V02N0401
arc: C5 H01E0001
arc: C6 H02E0601
arc: C7 V02N0201
arc: CLK0 G_HPBX0000
arc: D0 H02E0001
arc: D1 H02E0201
arc: D3 S1_V02N0201
arc: D5 S1_V02N0401
arc: D6 V02N0401
arc: D7 H02E0201
arc: E1_H01E0101 F7
arc: E1_H02E0401 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F1
arc: S3_V06S0003 Q0
word: SLICEA.K1.INIT 0000000000000100
word: SLICED.K1.INIT 0001010100111111
word: SLICEC.K1.INIT 0000000001110000
word: SLICEB.K1.INIT 1011101100000000
word: SLICEA.K0.INIT 1011101100111011
word: SLICED.K0.INIT 0000011101110111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile TAP_R11C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R11C31:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R12C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R13C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R14C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R14C31:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R15C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R15C31:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R16C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R16C31:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R17C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R17C31:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R18C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R18C31:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R19C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R19C31:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R20C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R21C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R21C31:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R22C13:TAP_DRIVE_CIB
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R22C31:TAP_DRIVE_CIB
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R23C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R2C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R2C31:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R3C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R3C31:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R46C13:TAP_DRIVE_CIB
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R4C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R5C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R5C31:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R6C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R6C31:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R7C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R8C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R8C31:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R9C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R9C31:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.bram_init 3
000 000 000 000 000 000 000 000
001 040 055 0c4 054 004 000 010
055 05d 001 000 040 011 055 051
015 055 075 041 055 000 000 050
044 013 071 045 0c4 015 011 057
044 05c 011 071 045 0c4 015 011
057 044 05c 011 071 015 071 045
0c4 015 011 057 044 05c 011 071
045 0c4 015 011 057 044 05c 011
071 015 071 045 0c4 015 011 057
044 05c 011 071 045 0c4 015 011
057 044 05c 051 05c 0c1 000 000
055 013 054 051 005 000 0c0 005
000 040 053 05f 011 000 000 044
015 015 011 04d 0d3 034 04d 0d3
034 0cd 034 04d 0d3 034 04d 0d3
004 07d 045 051 04d 047 003 055
04c 004 0c4 060 01e 030 0ff 0bf
000 0cf 033 03f 00c 00f 0c3 0f3
0f3 03f 0ff 034 0c8 030 030 01c
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 4
000 000 000 000 000 000 000 000
041 015 00c 0cc 0cc 05c 051 005
0cc 0cf 043 045 015 000 0cc 0f3
003 0c3 03c 000 0c3 050 051 005
0cc 003 033 003 0cc 00c 030 033
0c0 0cc 000 033 003 0cc 00c 030
033 0c0 0cc 000 033 003 033 003
0cc 00c 030 033 0c0 0cc 000 033
003 0cc 00c 030 033 0c0 0cc 000
033 003 033 003 0cc 00c 030 033
0c0 0cc 000 033 003 0cc 00c 030
033 0c0 0cc 0c0 0cc 0c0 015 055
030 003 03c 030 05f 051 0c5 05d
051 0c5 0c3 01f 030 054 054 001
003 00f 033 0cf 0f3 03c 0cf 0f3
03c 0cf 03c 0cf 0f3 03c 0cf 0f3
000 07f 0c0 030 0cf 0c3 003 00c
0ac 045 040 0dc 03e 030 0ff 0bf
000 0cf 003 033 00c 003 0c3 0f3
000 03f 03f 090 004 034 0b0 004
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 5
000 000 000 000 000 000 000 000
000 000 00c 0c0 088 008 008 000
0c8 0ce 002 020 000 000 048 003
013 040 039 000 0c2 000 008 000
08c 003 033 002 0cc 008 030 023
0c0 08c 000 033 002 0cc 008 030
023 0c0 08c 000 033 002 033 002
0cc 008 030 023 0c0 08c 000 033
002 0cc 008 030 023 0c0 08c 000
033 002 033 002 0cc 008 030 023
0c0 08c 000 033 002 0cc 008 030
023 0c0 08c 080 08c 0c0 080 000
020 003 028 000 00b 008 0c0 008
008 080 093 00f 001 000 002 000
002 00e 022 08e 0e3 038 08e 0e3
038 0ce 038 08e 0e3 038 08e 0e3
000 03e 0c4 071 08e 007 003 008
00d 004 014 011 014 010 015 055
044 051 015 040 055 041 055 054
041 055 015 044 044 011 054 014
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 6
000 000 000 000 000 000 000 000
002 08a 0ae 0c4 0a0 0a0 080 022
022 02c 081 002 08a 022 066 007
000 069 0b0 082 068 0a0 080 0a2
01c 023 0b3 088 0cc 022 032 08b
0c8 02c 022 0b3 088 0cc 022 032
08b 0c8 02c 022 0b3 028 0b3 088
0cc 022 032 08b 0c8 02c 022 0b3
088 0cc 022 032 08b 0c8 02c 022
0b3 028 0b3 088 0cc 022 032 08b
0c8 02c 022 0b3 088 0cc 022 032
08b 0c8 02c 022 02c 0c2 00a 028
08a 023 0a0 082 0a3 080 0c2 0a0
080 012 003 00f 010 028 0a0 088
0a8 024 060 01c 0c7 071 01c 0c7
071 0cc 071 01c 0c7 071 01c 0c7
048 03c 0c0 020 01c 043 003 0a2
0fc 0cb 0ab 0ab 028 098 095 055
0e6 079 015 0ea 0ff 0c9 075 05e
063 0dd 097 0a8 082 02b 026 028
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 7
000 050 055 0a5 0aa 0fa 0ff 05f
000 091 065 015 015 044 040 024
065 051 000 001 05a 025 055 055
059 0d6 045 041 099 040 040 064
059 050 047 049 01d 025 075 094
0d4 051 052 047 049 01d 025 075
094 0d4 051 052 047 059 047 049
01d 025 075 094 0d4 051 052 047
049 01d 025 075 094 0d4 051 052
047 059 047 049 01d 025 075 094
0d4 051 052 047 049 01d 025 075
094 0d4 051 0d2 051 012 004 054
056 024 095 055 045 000 014 045
040 054 050 090 005 010 060 049
059 065 045 051 014 045 051 014
045 011 045 051 014 045 051 014
049 041 0d5 065 051 094 000 065
041 0c6 034 011 0be 030 03f 0ff
0cc 0f3 03f 0c0 0ff 0e3 0f7 0fc
0cb 0ff 03f 0ce 048 0a1 02c 03c
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 8
0a4 00f 0a5 00f 0a5 00f 0a5 05f
040 088 0ef 01b 03f 004 011 022
0ef 0f1 000 044 082 02c 0ff 0ff
0f7 0bc 0c7 0c0 0bb 000 011 0e2
07b 0f0 0c6 0cb 01b 02f 06f 0bc
0bc 0f1 0f2 0c6 0cb 01b 02f 06f
0bc 0bc 0f1 0f2 0c4 0fb 0c6 0cb
01b 02f 06f 0bc 0bc 0f1 0f2 0c6
0cb 01b 02f 06f 0bc 0bc 0f1 0f2
0c4 0fb 0c6 0cb 01b 02f 06f 0bc
0bc 0f1 0f2 0c6 0cb 01b 02f 06f
0bc 0bc 0f1 0b2 0f1 012 010 009
06c 02c 0bf 0cf 007 091 010 007
011 072 070 0f0 00f 040 084 0c8
0fb 0e3 0cf 071 01c 0c7 071 01c
0c7 011 0c7 071 01c 0c7 071 01c
0c3 0c1 0bf 0cf 071 03c 000 0cf
052 041 024 001 0ae 030 03f 0ff
000 0c3 03f 000 000 023 0cb 0f0
0c8 033 03c 0ce 04c 090 044 02c
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 9
08a 088 088 088 088 088 088 088
01c 000 00a 0c6 00a 020 004 040
082 0ac 083 010 000 048 08a 082
08a 061 0b2 084 0e2 020 004 000
026 087 0b1 012 0c6 04a 018 02b
061 0ac 084 0b1 012 0c6 04a 018
02b 061 0ac 084 0b1 082 0b1 012
0c6 04a 018 02b 061 0ac 084 0b1
012 0c6 04a 018 02b 061 0ac 084
0b1 082 0b1 012 0c6 04a 018 02b
061 0ac 084 0b1 012 0c6 04a 018
02b 061 0ac 064 0ac 0c4 042 000
018 04b 02a 0b8 022 004 0c0 022
004 020 027 0af 038 008 001 090
082 08e 082 02c 0cb 0b2 02c 0cb
0b2 0cc 0b2 02c 0cb 0b2 02c 0cb
092 0bc 062 098 02c 063 013 08a
007 004 054 055 014 000 015 045
004 051 004 014 041 015 041 050
044 051 015 055 040 015 054 014
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 10
055 055 055 055 055 055 055 075
06a 09a 024 099 087 005 099 0a6
024 009 016 064 09a 0a6 0c4 0dd
048 082 024 01a 089 005 099 026
079 04a 026 029 099 0a4 064 092
092 049 04a 026 029 099 0a4 064
092 092 049 04a 026 049 026 029
099 0a4 064 092 092 049 04a 026
029 099 0a4 064 092 092 049 04a
026 049 026 029 099 0a4 064 092
092 049 04a 026 029 099 0a4 064
092 092 049 08a 049 09a 090 069
022 0a6 087 024 005 099 096 005
099 076 04a 09a 064 041 0a6 029
0c9 0e9 0e5 079 09e 0e7 079 09e
0e7 099 0e7 079 09e 0e7 079 09e
0e9 069 092 024 079 092 066 024
0fa 0cb 0b7 0ae 0a2 0a8 095 065
0a6 059 02e 096 069 0b5 069 05e
06e 059 095 0a7 04b 0fa 06a 0a0
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 11
000 000 000 000 000 000 000 000
0c4 0c0 0f3 0c0 030 000 030 030
033 03c 003 0c0 0c0 033 033 020
03c 03c 0f3 0c3 0ff 000 030 0f0
080 033 0f0 0cf 0c0 03f 003 0ff
00c 0fc 033 0f0 0cf 0c0 03f 003
0ff 00c 0fc 033 0f0 03f 0f0 0cf
0c0 03f 003 0ff 00c 0fc 033 0f0
0cf 0c0 03f 003 0ff 00c 0fc 033
0f0 03f 0e0 0cf 080 03f 003 0fe
00c 0f8 033 0e0 0cf 080 03f 003
0fe 00c 0f8 033 0f8 083 000 003
0cf 03e 0c0 0ff 000 030 0c0 000
030 080 032 0ce 033 000 00c 0cc
03c 03d 000 08a 0a2 028 08a 0a2
028 08a 028 08a 0a2 028 08a 0a2
00c 03a 00f 0c3 088 00e 003 0ff
00f 005 054 015 004 000 051 014
045 011 001 000 041 000 051 004
010 054 055 054 044 015 045 004
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 12
000 000 000 000 000 000 000 000
0c8 0c0 0f3 0c0 030 000 030 030
033 03c 003 0c0 0c0 033 033 000
03c 03c 0e3 0c3 0ff 000 030 0f0
003 0fe 0e0 0dc 083 033 00b 0de
02c 074 073 0d0 0ce 041 03b 007
0ed 00c 0f4 033 0d0 03f 0d0 0df
040 03f 003 0fc 00c 0f0 033 0c0
0cf 000 03f 003 0fc 00c 0f0 033
0c0 03f 0f0 0df 0c0 07f 003 0ff
00c 0fc 033 0f0 0cf 0c0 03f 003
0ff 00c 0f8 033 0f8 083 000 003
0cf 03e 0c0 0ff 000 030 0c0 000
030 000 032 0cd 033 000 00c 0cc
03c 03f 004 004 041 014 045 051
010 085 014 004 041 014 044 000
00c 021 00f 0c3 000 00c 002 0ff
0ff 0ca 0bc 0aa 02c 0a8 059 016
065 09b 009 0aa 06b 08a 0f9 0ae
092 076 05d 0e8 080 02a 061 038
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 13
000 000 000 000 000 000 000 080
0c4 0c0 0ff 0c0 030 000 030 030
033 034 003 0c0 0c0 073 033 020
03c 03c 0f3 0c3 0bf 000 030 0f0
083 0bf 0d0 0cd 040 0ff 00b 0dc
01f 0bc 0fb 0f0 0ec 082 077 003
0fe 03d 034 073 0d0 07e 0c0 0ce
001 0fb 007 0ef 00f 0f8 03b 0e0
0ef 040 07f 003 0fd 00d 0f0 033
0c0 03f 0f0 0cf 0c0 03f 003 0fe
00f 0f4 03b 0d0 0ef 000 07f 003
0fc 00d 0fc 033 0fc 083 000 003
0cf 03f 0c0 0ff 003 030 080 000
030 080 031 0cb 033 000 00c 0cc
03c 03c 008 0cb 0b2 020 048 061
01c 046 01c 0c3 030 00c 0c3 0f3
01c 01f 00f 0c7 0c4 01e 000 0ff
046 004 054 034 034 000 0f3 03c
0ff 0f3 023 000 0cb 000 0ff 08c
030 0fc 0ff 090 040 030 046 03c
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 14
000 000 000 000 000 000 000 0a0
0c8 080 0ef 040 032 000 030 060
023 03c 002 080 090 0a2 023 000
0f8 02c 0e3 0c2 03b 050 031 0e0
042 031 0ec 0eb 031 0eb 0cf 08d
01d 0bf 0fe 0dc 0d8 0f0 0af 0cb
09c 00c 0fb 0ba 0cc 079 0ec 0ea
030 0ef 0c3 0bd 03d 03f 0fe 0dc
0d8 0f2 0a7 0c7 0ac 01c 0bb 03a
0cc 03b 0ec 0eb 030 02f 0c3 0bd
00e 0ff 03e 0dc 0db 0f0 0ef 0c3
0bc 00d 0fb 03a 0f3 0f2 000 043
0ce 06d 082 0ef 003 031 000 000
030 080 034 089 02b 000 008 0d9
038 0a8 00c 04c 052 010 043 083
024 027 000 04d 052 010 081 093
038 007 02a 08e 040 029 012 0ef
0f0 00a 044 066 020 000 0f3 03c
0f3 0f0 023 000 004 000 00c 040
030 00c 0f3 054 048 02d 007 024
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 15
000 000 000 000 000 000 000 080
042 0b8 07d 03e 0d8 060 013 0ee
031 018 080 08d 0a8 0f6 0f1 0e3
00c 0e7 050 04b 01f 010 012 06e
0cd 01e 05b 04f 02f 0f1 079 0d7
0d6 099 017 057 04f 01f 0f1 039
0d7 0d6 098 017 053 09f 05b 04d
02f 0f1 075 0e7 0e6 059 017 057
04f 01d 0f9 03d 0c7 0c6 0d8 097
053 09d 05b 06d 02d 079 075 0e7
0d4 099 05f 057 06e 01c 07d 031
0f7 0c4 0d8 01f 0d8 00f 036 020
002 07e 0c8 07d 0b3 020 04a 010
012 04e 012 0c7 031 0d8 08c 041
01c 00f 031 005 0d2 000 0c4 0e2
000 0c5 004 004 0c2 00c 004 0c2
01e 005 0cf 0ff 008 0de 032 03c
003 005 044 014 014 010 055 015
000 045 011 004 004 005 040 051
051 014 055 054 044 014 050 014
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 16
000 000 000 000 000 000 000 080
003 081 03c 05e 080 000 040 020
024 004 000 000 081 03f 0c8 0c3
03c 0c3 013 003 00f 000 040 020
00b 0c1 016 00c 04b 030 0ec 0c1
0b0 006 0c3 016 00c 04b 030 0ec
0c1 0b0 006 0c3 016 04c 016 00e
04b 030 0e4 0e1 0b0 006 043 016
00e 04b 030 0e4 0e1 0b0 006 043
016 00e 016 00f 04b 030 0e8 0d1
090 086 003 016 00f 04b 030 0e8
0d1 090 086 003 0c5 043 000 004
002 03d 0c0 03c 003 040 040 000
040 000 031 0c5 037 000 010 000
00d 00b 028 004 041 010 004 041
010 044 010 004 041 010 004 041
00e 014 08f 0eb 004 0dd 001 03c
0f7 0ca 0ac 0ae 028 098 055 015
0aa 065 039 0a6 0a6 08d 06a 059
0d3 096 0d5 0ec 088 02a 06a 028
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 17
000 000 000 000 000 000 000 010
03c 000 000 0c0 001 000 004 0c0
000 00c 000 010 000 0c0 000 004
000 000 030 00c 000 000 004 000
010 00f 030 030 0c0 0c0 000 003
003 00c 00c 030 030 0c0 0c0 000
003 003 00c 00c 030 000 030 030
0c0 0c0 000 003 003 00c 00c 030
030 0c0 0c0 000 003 003 00c 00c
030 000 030 030 0c0 0c0 000 003
003 00c 00c 030 030 0c0 0c0 000
003 003 00c 00c 00c 0cc 040 000
000 0c3 001 000 000 004 0c0 000
004 010 00f 00f 000 000 001 030
040 040 040 01c 0c7 071 01c 0c7
071 0cc 071 01c 0c7 071 01c 0c7
070 03c 000 000 01c 003 033 000
04c 0c2 0c0 07b 0e1 002 03f 0cf
00c 0f3 00c 0fc 0c3 03f 0c3 0fc
0cc 0f3 0ff 0f7 022 09c 044 002
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 18
0ff 0ff 0ff 0ff 0ff 0ff 0ff 0ff
0ff 0ff 0ff 0ff 0ff 0ff 0ff 0ff
0ff 0ff 0ff 0ff 0ff 0ff 0ff 0ff
0ff 0ff 0ff 0ff 0ff 0ff 0ff 0ff
0ff 0ff 0ff 0ff 0ff 0ff 0ff 0ff
0ff 0ff 0ff 0ff 0ff 0ff 0ff 0ff
0ff 0ff 0ff 0ff 0ff 0ff 0ff 0ff
0ff 0ff 0ff 0ff 0ff 0ff 0ff 0ff
0ff 0ff 0ff 0ff 0ff 0ff 0ff 0ff
0ff 0ff 0ff 0ff 0ff 0ff 0ff 0ff
0ff 0ff 0ff 0ff 0ff 0ff 0ff 0ff
0ff 0ff 0ff 0ff 0ff 0ff 0ff 0ff
0ff 0ff 0ff 0ff 0ff 0ff 0ff 0ff
0ff 0ff 0ff 0ff 0ff 0ff 0ff 0ff
0ff 0ff 0ff 0ff 0ff 0ff 0ff 0ff
0ff 0ff 0ff 0ff 0ff 0ff 0ff 0ff
0ff 0ff 0ff 0ff 0ff 0ff 0ff 0ff
00f 08c 0e8 0e6 09b 002 03f 0cf
00c 0c3 000 0cc 0c3 003 0c3 0f0
0c0 0f0 0ff 040 0e2 08b 074 01e
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.tile_group MIB_R22C13:MIB_EBR0 MIB_R22C14:MIB_EBR1
word: EBR0.WID 001100000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE DP16KD
enum: EBR0.DP16KD.DATA_WIDTH_A 2
enum: EBR0.DP16KD.DATA_WIDTH_B 18
enum: EBR0.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE ASYNC
enum: EBR0.ASYNC_RESET_RELEASE ASYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX INV
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.WEAMUX WEA
enum: EBR0.WEBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX INV
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R22C8:MIB_EBR4 MIB_R22C9:MIB_EBR5 MIB_R22C10:MIB_EBR6
word: EBR2.WID 101100000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE DP16KD
enum: EBR2.DP16KD.DATA_WIDTH_A 2
enum: EBR2.DP16KD.DATA_WIDTH_B 18
enum: EBR2.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE ASYNC
enum: EBR2.ASYNC_RESET_RELEASE ASYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX INV
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.WEAMUX WEA
enum: EBR2.WEBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX INV
enum: EBR2.OCEAMUX OCEA
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R22C17:MIB_EBR4 MIB_R22C18:MIB_EBR5 MIB_R22C19:MIB_EBR6
word: EBR2.WID 011100000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE DP16KD
enum: EBR2.DP16KD.DATA_WIDTH_A 2
enum: EBR2.DP16KD.DATA_WIDTH_B 18
enum: EBR2.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE ASYNC
enum: EBR2.ASYNC_RESET_RELEASE ASYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX INV
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.WEAMUX WEA
enum: EBR2.WEBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX INV
enum: EBR2.OCEAMUX OCEA
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R22C40:MIB_EBR0 MIB_R22C41:MIB_EBR1
word: EBR0.WID 111100000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE DP16KD
enum: EBR0.DP16KD.DATA_WIDTH_A 2
enum: EBR0.DP16KD.DATA_WIDTH_B 18
enum: EBR0.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE ASYNC
enum: EBR0.ASYNC_RESET_RELEASE ASYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX INV
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.WEAMUX WEA
enum: EBR0.WEBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX INV
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R22C42:MIB_EBR2 MIB_R22C43:MIB_EBR3 MIB_R22C44:MIB_EBR4
word: EBR1.WID 000010000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE DP16KD
enum: EBR1.DP16KD.DATA_WIDTH_A 2
enum: EBR1.DP16KD.DATA_WIDTH_B 18
enum: EBR1.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE ASYNC
enum: EBR1.ASYNC_RESET_RELEASE ASYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX INV
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.WEAMUX WEA
enum: EBR1.WEBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX INV
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R22C33:MIB_EBR2 MIB_R22C34:MIB_EBR3 MIB_R22C35:MIB_EBR4
word: EBR1.WID 100010000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE DP16KD
enum: EBR1.DP16KD.DATA_WIDTH_A 2
enum: EBR1.DP16KD.DATA_WIDTH_B 18
enum: EBR1.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE ASYNC
enum: EBR1.ASYNC_RESET_RELEASE ASYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX INV
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.WEAMUX WEA
enum: EBR1.WEBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX INV
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R22C31:MIB_EBR0 MIB_R22C32:MIB_EBR1
word: EBR0.WID 110100000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE DP16KD
enum: EBR0.DP16KD.DATA_WIDTH_A 2
enum: EBR0.DP16KD.DATA_WIDTH_B 18
enum: EBR0.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE ASYNC
enum: EBR0.ASYNC_RESET_RELEASE ASYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX INV
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.WEAMUX WEA
enum: EBR0.WEBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX INV
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R22C22:MIB_EBR0 MIB_R22C23:MIB_EBR1
word: EBR0.WID 010010000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE DP16KD
enum: EBR0.DP16KD.DATA_WIDTH_A 2
enum: EBR0.DP16KD.DATA_WIDTH_B 18
enum: EBR0.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE ASYNC
enum: EBR0.ASYNC_RESET_RELEASE ASYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX INV
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.WEAMUX WEA
enum: EBR0.WEBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX INV
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R4C0:PLL0_UL MIB_R5C0:PLL1_UL
word: CLKI_DIV 0000001
word: CLKFB_DIV 0000000
word: CLKOP_DIV 0001011
word: CLKOP_CPHASE 0000101
word: CLKOP_FPHASE 000
word: CLKOS_DIV 0000111
word: CLKOS_CPHASE 0000000
word: CLKOS_FPHASE 000
word: CLKOS2_DIV 0000111
word: CLKOS2_CPHASE 0000000
word: CLKOS2_FPHASE 000
word: CLKOS3_DIV 0000111
word: CLKOS3_CPHASE 0000000
word: CLKOS3_FPHASE 000
word: PLL_LOCK_MODE 000
word: KVCO 000
word: LPF_CAPACITOR 00
word: LPF_RESISTOR 0000000
word: ICP_CURRENT 00000
word: FREQ_LOCK_ACCURACY 00
word: MFG_GMC_GAIN 000
word: MFG_GMC_TEST 1110
word: MFG1_TEST 000
word: MFG2_TEST 000
word: MFG_FORCE_VFILTER 0
word: MFG_ICP_TEST 0
word: MFG_EN_UP 0
word: MFG_FLOAT_ICP 0
word: MFG_GMC_PRESET 0
word: MFG_LF_PRESET 0
word: MFG_GMC_RESET 0
word: MFG_LF_RESET 0
word: MFG_LF_RESGRND 0
word: MFG_GMCREF_SEL 00
word: MFG_ENABLE_FILTEROPAMP 0
enum: MODE EHXPLLL
enum: CLKOP_ENABLE ENABLED
enum: CLKOS_ENABLE ENABLED
enum: CLKOS2_ENABLE ENABLED
enum: CLKOS3_ENABLE ENABLED
enum: FEEDBK_PATH CLKOP
enum: CLKOP_TRIM_POL RISING
enum: CLKOP_TRIM_DELAY 0
enum: CLKOS_TRIM_POL RISING
enum: CLKOS_TRIM_DELAY 0
enum: OUTDIVIDER_MUXA DIVA
enum: OUTDIVIDER_MUXB DIVB
enum: OUTDIVIDER_MUXC DIVC
enum: OUTDIVIDER_MUXD DIVD
enum: STDBY_ENABLE DISABLED
enum: REFIN_RESET DISABLED
enum: SYNC_ENABLE DISABLED
enum: INT_LOCK_STICKY ENABLED
enum: DPHASE_SOURCE DISABLED
enum: PLLRST_ENA DISABLED
enum: INTFB_WAKE DISABLED

.tile_group MIB_R46C15:MIB_EBR2 MIB_R46C16:MIB_EBR3 MIB_R46C17:MIB_EBR4
word: EBR1.WID 110000000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE DP16KD
enum: EBR1.DP16KD.DATA_WIDTH_A 2
enum: EBR1.DP16KD.DATA_WIDTH_B 18
enum: EBR1.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE ASYNC
enum: EBR1.ASYNC_RESET_RELEASE ASYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX INV
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.WEAMUX WEA
enum: EBR1.WEBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX INV
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R22C35:MIB_EBR4 MIB_R22C36:MIB_EBR5 MIB_R22C37:MIB_EBR6
word: EBR2.WID 001000000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE DP16KD
enum: EBR2.DP16KD.DATA_WIDTH_A 2
enum: EBR2.DP16KD.DATA_WIDTH_B 18
enum: EBR2.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE ASYNC
enum: EBR2.ASYNC_RESET_RELEASE ASYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX INV
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.WEAMUX WEA
enum: EBR2.WEBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX INV
enum: EBR2.OCEAMUX OCEA
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R22C19:MIB_EBR6 MIB_R22C20:MIB_EBR7 MIB_R22C21:MIB_EBR8
word: EBR3.WID 101000000
word: EBR3.CSDECODE_A 111
word: EBR3.CSDECODE_B 111
enum: EBR3.MODE DP16KD
enum: EBR3.DP16KD.DATA_WIDTH_A 2
enum: EBR3.DP16KD.DATA_WIDTH_B 18
enum: EBR3.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR3.REGMODE_A NOREG
enum: EBR3.REGMODE_B NOREG
enum: EBR3.RESETMODE ASYNC
enum: EBR3.ASYNC_RESET_RELEASE ASYNC
enum: EBR3.GSR DISABLED
enum: EBR3.CLKAMUX CLKA
enum: EBR3.CLKBMUX INV
enum: EBR3.RSTAMUX INV
enum: EBR3.RSTBMUX INV
enum: EBR3.WEAMUX WEA
enum: EBR3.WEBMUX INV
enum: EBR3.CEAMUX CEA
enum: EBR3.CEBMUX INV
enum: EBR3.OCEAMUX OCEA
enum: EBR3.OCEBMUX OCEB

.tile_group MIB_R22C10:MIB_EBR6 MIB_R22C11:MIB_EBR7 MIB_R22C12:EBR_SPINE_UL2
word: EBR3.WID 011000000
word: EBR3.CSDECODE_A 111
word: EBR3.CSDECODE_B 111
enum: EBR3.MODE DP16KD
enum: EBR3.DP16KD.DATA_WIDTH_A 2
enum: EBR3.DP16KD.DATA_WIDTH_B 18
enum: EBR3.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR3.REGMODE_A NOREG
enum: EBR3.REGMODE_B NOREG
enum: EBR3.RESETMODE ASYNC
enum: EBR3.ASYNC_RESET_RELEASE ASYNC
enum: EBR3.GSR DISABLED
enum: EBR3.CLKAMUX CLKA
enum: EBR3.CLKBMUX INV
enum: EBR3.RSTAMUX INV
enum: EBR3.RSTBMUX INV
enum: EBR3.WEAMUX WEA
enum: EBR3.WEBMUX INV
enum: EBR3.CEAMUX CEA
enum: EBR3.CEBMUX INV
enum: EBR3.OCEAMUX OCEA
enum: EBR3.OCEBMUX OCEB

.tile_group MIB_R46C6:MIB_EBR2 MIB_R46C7:MIB_EBR3 MIB_R46C8:MIB_EBR4
word: EBR1.WID 111000000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE DP16KD
enum: EBR1.DP16KD.DATA_WIDTH_A 2
enum: EBR1.DP16KD.DATA_WIDTH_B 18
enum: EBR1.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE ASYNC
enum: EBR1.ASYNC_RESET_RELEASE ASYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX INV
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.WEAMUX WEA
enum: EBR1.WEBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX INV
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R22C6:MIB_EBR2 MIB_R22C7:MIB_EBR3 MIB_R22C8:MIB_EBR4
word: EBR1.WID 000100000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE DP16KD
enum: EBR1.DP16KD.DATA_WIDTH_A 2
enum: EBR1.DP16KD.DATA_WIDTH_B 18
enum: EBR1.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE ASYNC
enum: EBR1.ASYNC_RESET_RELEASE ASYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX INV
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.WEAMUX WEA
enum: EBR1.WEBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX INV
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R22C24:MIB_EBR2 MIB_R22C25:MIB_EBR3 MIB_R22C26:MIB_EBR4
word: EBR1.WID 100100000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE DP16KD
enum: EBR1.DP16KD.DATA_WIDTH_A 2
enum: EBR1.DP16KD.DATA_WIDTH_B 18
enum: EBR1.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE ASYNC
enum: EBR1.ASYNC_RESET_RELEASE ASYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX INV
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.WEAMUX WEA
enum: EBR1.WEBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX INV
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R22C15:MIB_EBR2 MIB_R22C16:MIB_EBR3 MIB_R22C17:MIB_EBR4
word: EBR1.WID 010100000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE DP16KD
enum: EBR1.DP16KD.DATA_WIDTH_A 2
enum: EBR1.DP16KD.DATA_WIDTH_B 18
enum: EBR1.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE ASYNC
enum: EBR1.ASYNC_RESET_RELEASE ASYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX INV
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.WEAMUX WEA
enum: EBR1.WEBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX INV
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

