#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Wed Jan 03 22:42:20 2024
# Process ID: 12120
# Log file: D:/Rohit_V/Documents/Codes/VS Code/My Learnings/HDL/4bitadder/vivado.log
# Journal file: D:/Rohit_V/Documents/Codes/VS Code/My Learnings/HDL/4bitadder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Rohit_V/Documents/Codes/VS Code/My Learnings/HDL/4bitadder/4bitadder.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/rohit/4bitadder' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2014.4/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 704.438 ; gain = 157.512
update_compile_order -fileset sources_1
set_property top sub_4bit [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_adder_4bit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Rohit_V/Documents/Codes/VS Code/My Learnings/HDL/4bitadder/4bitadder.sim/sim_1/behav'
"xvlog -m64 -prj tb_adder_4bit_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit_V/Documents/Codes/VS Code/My Learnings/HDL/4bitadder/4bitadder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit_V/Documents/Codes/VS Code/My Learnings/HDL/4bitadder/4bitadder.srcs/sources_1/new/sub_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit_V/Documents/Codes/VS Code/My Learnings/HDL/4bitadder/4bitadder.srcs/sim_1/new/tb_adder_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_adder_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit_V/Documents/Codes/VS Code/My Learnings/HDL/4bitadder/4bitadder.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Rohit_V/Documents/Codes/VS Code/My Learnings/HDL/4bitadder/4bitadder.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto f0d50f2a6d6342a0928dc74b246ea4ad --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_adder_4bit_behav xil_defaultlib.tb_adder_4bit xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [D:/Rohit_V/Documents/Codes/VS Code/My Learnings/HDL/4bitadder/4bitadder.srcs/sources_1/new/sub_4bit.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sub_4bit
Compiling module xil_defaultlib.tb_adder_4bit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_adder_4bit_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source D:/Rohit_V/Documents/Codes/VS -notrace
couldn't read file "D:/Rohit_V/Documents/Codes/VS": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Jan 03 22:44:19 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 710.926 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Rohit_V/Documents/Codes/VS Code/My Learnings/HDL/4bitadder/4bitadder.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_adder_4bit_behav -key {Behavioral:sim_1:Functional:tb_adder_4bit} -tclbatch {tb_adder_4bit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source tb_adder_4bit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 600 ns : File "D:/Rohit_V/Documents/Codes/VS Code/My Learnings/HDL/4bitadder/4bitadder.srcs/sim_1/new/tb_adder_4bit.v" Line 37
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_adder_4bit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 714.691 ; gain = 3.766
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan 03 22:45:58 2024...
