[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ParamOverload4/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 149
LIB: work
FILE: ${SURELOG_DIR}/tests/ParamOverload4/dut.sv
n<> u<148> t<Top_level_rule> c<1> l<2:1> el<35:1>
  n<> u<1> t<Null_rule> p<148> s<147> l<2:1> el<2:1>
  n<> u<147> t<Source_text> p<148> c<146> l<2:1> el<34:10>
    n<> u<146> t<Description> p<147> c<145> l<2:1> el<34:10>
      n<> u<145> t<Module_declaration> p<146> c<51> l<2:1> el<34:10>
        n<> u<51> t<Module_nonansi_header> p<145> c<2> s<143> l<2:1> el<13:3>
          n<module> u<2> t<Module_keyword> p<51> s<3> l<2:1> el<2:7>
          n<ibex_pmp> u<3> t<STRING_CONST> p<51> s<49> l<2:8> el<2:16>
          n<> u<49> t<Parameter_port_list> p<51> c<18> s<50> l<2:17> el<10:2>
            n<> u<18> t<Parameter_port_declaration> p<49> c<17> s<33> l<5:5> el<5:46>
              n<> u<17> t<Parameter_declaration> p<18> c<7> l<5:5> el<5:46>
                n<> u<7> t<Data_type_or_implicit> p<17> c<6> s<16> l<5:15> el<5:27>
                  n<> u<6> t<Data_type> p<7> c<4> l<5:15> el<5:27>
                    n<> u<4> t<IntegerAtomType_Int> p<6> s<5> l<5:15> el<5:18>
                    n<> u<5> t<Signing_Unsigned> p<6> l<5:19> el<5:27>
                n<> u<16> t<List_of_param_assignments> p<17> c<15> l<5:28> el<5:46>
                  n<> u<15> t<Param_assignment> p<16> c<8> l<5:28> el<5:46>
                    n<PMPGranularity> u<8> t<STRING_CONST> p<15> s<14> l<5:28> el<5:42>
                    n<> u<14> t<Constant_param_expression> p<15> c<13> l<5:45> el<5:46>
                      n<> u<13> t<Constant_mintypmax_expression> p<14> c<12> l<5:45> el<5:46>
                        n<> u<12> t<Constant_expression> p<13> c<11> l<5:45> el<5:46>
                          n<> u<11> t<Constant_primary> p<12> c<10> l<5:45> el<5:46>
                            n<> u<10> t<Primary_literal> p<11> c<9> l<5:45> el<5:46>
                              n<0> u<9> t<INT_CONST> p<10> l<5:45> el<5:46>
            n<> u<33> t<Parameter_port_declaration> p<49> c<32> s<48> l<7:5> el<7:46>
              n<> u<32> t<Parameter_declaration> p<33> c<22> l<7:5> el<7:46>
                n<> u<22> t<Data_type_or_implicit> p<32> c<21> s<31> l<7:15> el<7:27>
                  n<> u<21> t<Data_type> p<22> c<19> l<7:15> el<7:27>
                    n<> u<19> t<IntegerAtomType_Int> p<21> s<20> l<7:15> el<7:18>
                    n<> u<20> t<Signing_Unsigned> p<21> l<7:19> el<7:27>
                n<> u<31> t<List_of_param_assignments> p<32> c<30> l<7:28> el<7:46>
                  n<> u<30> t<Param_assignment> p<31> c<23> l<7:28> el<7:46>
                    n<PMPNumChan> u<23> t<STRING_CONST> p<30> s<29> l<7:28> el<7:38>
                    n<> u<29> t<Constant_param_expression> p<30> c<28> l<7:45> el<7:46>
                      n<> u<28> t<Constant_mintypmax_expression> p<29> c<27> l<7:45> el<7:46>
                        n<> u<27> t<Constant_expression> p<28> c<26> l<7:45> el<7:46>
                          n<> u<26> t<Constant_primary> p<27> c<25> l<7:45> el<7:46>
                            n<> u<25> t<Primary_literal> p<26> c<24> l<7:45> el<7:46>
                              n<2> u<24> t<INT_CONST> p<25> l<7:45> el<7:46>
            n<> u<48> t<Parameter_port_declaration> p<49> c<47> l<9:5> el<9:46>
              n<> u<47> t<Parameter_declaration> p<48> c<37> l<9:5> el<9:46>
                n<> u<37> t<Data_type_or_implicit> p<47> c<36> s<46> l<9:15> el<9:27>
                  n<> u<36> t<Data_type> p<37> c<34> l<9:15> el<9:27>
                    n<> u<34> t<IntegerAtomType_Int> p<36> s<35> l<9:15> el<9:18>
                    n<> u<35> t<Signing_Unsigned> p<36> l<9:19> el<9:27>
                n<> u<46> t<List_of_param_assignments> p<47> c<45> l<9:28> el<9:46>
                  n<> u<45> t<Param_assignment> p<46> c<38> l<9:28> el<9:46>
                    n<PMPNumRegions> u<38> t<STRING_CONST> p<45> s<44> l<9:28> el<9:41>
                    n<> u<44> t<Constant_param_expression> p<45> c<43> l<9:45> el<9:46>
                      n<> u<43> t<Constant_mintypmax_expression> p<44> c<42> l<9:45> el<9:46>
                        n<> u<42> t<Constant_expression> p<43> c<41> l<9:45> el<9:46>
                          n<> u<41> t<Constant_primary> p<42> c<40> l<9:45> el<9:46>
                            n<> u<40> t<Primary_literal> p<41> c<39> l<9:45> el<9:46>
                              n<4> u<39> t<INT_CONST> p<40> l<9:45> el<9:46>
          n<> u<50> t<List_of_ports> p<51> l<10:3> el<13:2>
        n<> u<143> t<Module_item> p<145> c<142> s<144> l<20:3> el<30:6>
          n<> u<142> t<Non_port_module_item> p<143> c<141> l<20:3> el<30:6>
            n<> u<141> t<Module_or_generate_item> p<142> c<140> l<20:3> el<30:6>
              n<> u<140> t<Module_common_item> p<141> c<139> l<20:3> el<30:6>
                n<> u<139> t<Loop_generate_construct> p<140> c<57> l<20:3> el<30:6>
                  n<> u<57> t<Genvar_initialization> p<139> c<52> s<67> l<20:8> el<20:20>
                    n<r> u<52> t<STRING_CONST> p<57> s<56> l<20:15> el<20:16>
                    n<> u<56> t<Constant_expression> p<57> c<55> l<20:19> el<20:20>
                      n<> u<55> t<Constant_primary> p<56> c<54> l<20:19> el<20:20>
                        n<> u<54> t<Primary_literal> p<55> c<53> l<20:19> el<20:20>
                          n<0> u<53> t<INT_CONST> p<54> l<20:19> el<20:20>
                  n<> u<67> t<Constant_expression> p<139> c<61> s<70> l<20:22> el<20:39>
                    n<> u<61> t<Constant_expression> p<67> c<60> s<66> l<20:22> el<20:23>
                      n<> u<60> t<Constant_primary> p<61> c<59> l<20:22> el<20:23>
                        n<> u<59> t<Primary_literal> p<60> c<58> l<20:22> el<20:23>
                          n<r> u<58> t<STRING_CONST> p<59> l<20:22> el<20:23>
                    n<> u<66> t<BinOp_Less> p<67> s<65> l<20:24> el<20:25>
                    n<> u<65> t<Constant_expression> p<67> c<64> l<20:26> el<20:39>
                      n<> u<64> t<Constant_primary> p<65> c<63> l<20:26> el<20:39>
                        n<> u<63> t<Primary_literal> p<64> c<62> l<20:26> el<20:39>
                          n<PMPNumRegions> u<62> t<STRING_CONST> p<63> l<20:26> el<20:39>
                  n<> u<70> t<Genvar_iteration> p<139> c<68> s<138> l<20:41> el<20:44>
                    n<r> u<68> t<STRING_CONST> p<70> s<69> l<20:41> el<20:42>
                    n<> u<69> t<IncDec_PlusPlus> p<70> l<20:42> el<20:44>
                  n<> u<138> t<Generate_item> p<139> c<137> l<20:46> el<30:6>
                    n<> u<137> t<Generate_begin_end_block> p<138> c<71> l<20:46> el<30:6>
                      n<g_addr_exp> u<71> t<STRING_CONST> p<137> s<135> l<20:54> el<20:64>
                      n<> u<135> t<Generate_item> p<137> c<134> s<136> l<23:5> el<29:8>
                        n<> u<134> t<Module_or_generate_item> p<135> c<133> l<23:5> el<29:8>
                          n<> u<133> t<Module_common_item> p<134> c<132> l<23:5> el<29:8>
                            n<> u<132> t<Loop_generate_construct> p<133> c<83> l<23:5> el<29:8>
                              n<> u<83> t<Genvar_initialization> p<132> c<72> s<93> l<23:10> el<23:37>
                                n<b> u<72> t<STRING_CONST> p<83> s<82> l<23:17> el<23:18>
                                n<> u<82> t<Constant_expression> p<83> c<76> l<23:21> el<23:37>
                                  n<> u<76> t<Constant_expression> p<82> c<75> s<81> l<23:21> el<23:35>
                                    n<> u<75> t<Constant_primary> p<76> c<74> l<23:21> el<23:35>
                                      n<> u<74> t<Primary_literal> p<75> c<73> l<23:21> el<23:35>
                                        n<PMPGranularity> u<73> t<STRING_CONST> p<74> l<23:21> el<23:35>
                                  n<> u<81> t<BinOp_Plus> p<82> s<80> l<23:35> el<23:36>
                                  n<> u<80> t<Constant_expression> p<82> c<79> l<23:36> el<23:37>
                                    n<> u<79> t<Constant_primary> p<80> c<78> l<23:36> el<23:37>
                                      n<> u<78> t<Primary_literal> p<79> c<77> l<23:36> el<23:37>
                                        n<2> u<77> t<INT_CONST> p<78> l<23:36> el<23:37>
                              n<> u<93> t<Constant_expression> p<132> c<87> s<96> l<23:39> el<23:45>
                                n<> u<87> t<Constant_expression> p<93> c<86> s<92> l<23:39> el<23:40>
                                  n<> u<86> t<Constant_primary> p<87> c<85> l<23:39> el<23:40>
                                    n<> u<85> t<Primary_literal> p<86> c<84> l<23:39> el<23:40>
                                      n<b> u<84> t<STRING_CONST> p<85> l<23:39> el<23:40>
                                n<> u<92> t<BinOp_Less> p<93> s<91> l<23:41> el<23:42>
                                n<> u<91> t<Constant_expression> p<93> c<90> l<23:43> el<23:45>
                                  n<> u<90> t<Constant_primary> p<91> c<89> l<23:43> el<23:45>
                                    n<> u<89> t<Primary_literal> p<90> c<88> l<23:43> el<23:45>
                                      n<34> u<88> t<INT_CONST> p<89> l<23:43> el<23:45>
                              n<> u<96> t<Genvar_iteration> p<132> c<94> s<131> l<23:47> el<23:50>
                                n<b> u<94> t<STRING_CONST> p<96> s<95> l<23:47> el<23:48>
                                n<> u<95> t<IncDec_PlusPlus> p<96> l<23:48> el<23:50>
                              n<> u<131> t<Generate_item> p<132> c<130> l<23:52> el<29:8>
                                n<> u<130> t<Generate_begin_end_block> p<131> c<97> l<23:52> el<29:8>
                                  n<g_bitmask> u<97> t<STRING_CONST> p<130> s<128> l<23:60> el<23:69>
                                  n<> u<128> t<Generate_item> p<130> c<127> s<129> l<24:7> el<28:10>
                                    n<> u<127> t<Module_or_generate_item> p<128> c<126> l<24:7> el<28:10>
                                      n<> u<126> t<Module_common_item> p<127> c<125> l<24:7> el<28:10>
                                        n<> u<125> t<Conditional_generate_construct> p<126> c<124> l<24:7> el<28:10>
                                          n<> u<124> t<If_generate_construct> p<125> c<122> l<24:7> el<28:10>
                                            n<> u<122> t<IF> p<124> s<113> l<24:7> el<24:9>
                                            n<> u<113> t<Constant_expression> p<124> c<101> s<117> l<24:11> el<24:32>
                                              n<> u<101> t<Constant_expression> p<113> c<100> s<112> l<24:11> el<24:12>
                                                n<> u<100> t<Constant_primary> p<101> c<99> l<24:11> el<24:12>
                                                  n<> u<99> t<Primary_literal> p<100> c<98> l<24:11> el<24:12>
                                                    n<b> u<98> t<STRING_CONST> p<99> l<24:11> el<24:12>
                                              n<> u<112> t<BinOp_Equiv> p<113> s<111> l<24:13> el<24:15>
                                              n<> u<111> t<Constant_expression> p<113> c<105> l<24:16> el<24:32>
                                                n<> u<105> t<Constant_expression> p<111> c<104> s<110> l<24:16> el<24:30>
                                                  n<> u<104> t<Constant_primary> p<105> c<103> l<24:16> el<24:30>
                                                    n<> u<103> t<Primary_literal> p<104> c<102> l<24:16> el<24:30>
                                                      n<PMPGranularity> u<102> t<STRING_CONST> p<103> l<24:16> el<24:30>
                                                n<> u<110> t<BinOp_Plus> p<111> s<109> l<24:30> el<24:31>
                                                n<> u<109> t<Constant_expression> p<111> c<108> l<24:31> el<24:32>
                                                  n<> u<108> t<Constant_primary> p<109> c<107> l<24:31> el<24:32>
                                                    n<> u<107> t<Primary_literal> p<108> c<106> l<24:31> el<24:32>
                                                      n<2> u<106> t<INT_CONST> p<107> l<24:31> el<24:32>
                                            n<> u<117> t<Generate_item> p<124> c<116> s<123> l<24:34> el<26:10>
                                              n<> u<116> t<Generate_begin_end_block> p<117> c<114> l<24:34> el<26:10>
                                                n<g_bit0> u<114> t<STRING_CONST> p<116> s<115> l<24:42> el<24:48>
                                                n<> u<115> t<END> p<116> l<26:7> el<26:10>
                                            n<> u<123> t<ELSE> p<124> s<121> l<26:11> el<26:15>
                                            n<> u<121> t<Generate_item> p<124> c<120> l<26:16> el<28:10>
                                              n<> u<120> t<Generate_begin_end_block> p<121> c<118> l<26:16> el<28:10>
                                                n<g_others> u<118> t<STRING_CONST> p<120> s<119> l<26:24> el<26:32>
                                                n<> u<119> t<END> p<120> l<28:7> el<28:10>
                                  n<> u<129> t<END> p<130> l<29:5> el<29:8>
                      n<> u<136> t<END> p<137> l<30:3> el<30:6>
        n<> u<144> t<ENDMODULE> p<145> l<34:1> el<34:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ParamOverload4/dut.sv:2:1: No timescale set for "ibex_pmp".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/ParamOverload4/dut.sv:2:1: Compile module "work@ibex_pmp".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Assignment                                             2
Begin                                                  4
Constant                                               7
Design                                                 1
GenFor                                                 2
GenIfElse                                              1
IntTypespec                                            3
Module                                                 1
Operation                                              7
ParamAssign                                            3
Parameter                                              3
RefObj                                                 8
RefTypespec                                            3
RefVar                                                 2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ParamOverload4/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@ibex_pmp (work@ibex_pmp), file:${SURELOG_DIR}/tests/ParamOverload4/dut.sv, line:2:1, endln:34:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@ibex_pmp
  |vpiParameter:
  \_Parameter: (work@ibex_pmp.PMPGranularity), line:5:28, endln:5:46
    |vpiParent:
    \_Module: work@ibex_pmp (work@ibex_pmp), file:${SURELOG_DIR}/tests/ParamOverload4/dut.sv, line:2:1, endln:34:10
    |UINT:0
    |vpiTypespec:
    \_RefTypespec: (work@ibex_pmp.PMPGranularity), line:5:15, endln:5:27
      |vpiParent:
      \_Parameter: (work@ibex_pmp.PMPGranularity), line:5:28, endln:5:46
      |vpiFullName:work@ibex_pmp.PMPGranularity
      |vpiActual:
      \_IntTypespec: , line:5:15, endln:5:27
    |vpiName:PMPGranularity
    |vpiFullName:work@ibex_pmp.PMPGranularity
  |vpiParameter:
  \_Parameter: (work@ibex_pmp.PMPNumChan), line:7:28, endln:7:46
    |vpiParent:
    \_Module: work@ibex_pmp (work@ibex_pmp), file:${SURELOG_DIR}/tests/ParamOverload4/dut.sv, line:2:1, endln:34:10
    |UINT:2
    |vpiTypespec:
    \_RefTypespec: (work@ibex_pmp.PMPNumChan), line:7:15, endln:7:27
      |vpiParent:
      \_Parameter: (work@ibex_pmp.PMPNumChan), line:7:28, endln:7:46
      |vpiFullName:work@ibex_pmp.PMPNumChan
      |vpiActual:
      \_IntTypespec: , line:7:15, endln:7:27
    |vpiName:PMPNumChan
    |vpiFullName:work@ibex_pmp.PMPNumChan
  |vpiParameter:
  \_Parameter: (work@ibex_pmp.PMPNumRegions), line:9:28, endln:9:46
    |vpiParent:
    \_Module: work@ibex_pmp (work@ibex_pmp), file:${SURELOG_DIR}/tests/ParamOverload4/dut.sv, line:2:1, endln:34:10
    |UINT:4
    |vpiTypespec:
    \_RefTypespec: (work@ibex_pmp.PMPNumRegions), line:9:15, endln:9:27
      |vpiParent:
      \_Parameter: (work@ibex_pmp.PMPNumRegions), line:9:28, endln:9:46
      |vpiFullName:work@ibex_pmp.PMPNumRegions
      |vpiActual:
      \_IntTypespec: , line:9:15, endln:9:27
    |vpiName:PMPNumRegions
    |vpiFullName:work@ibex_pmp.PMPNumRegions
  |vpiParamAssign:
  \_ParamAssign: , line:5:28, endln:5:46
    |vpiParent:
    \_Module: work@ibex_pmp (work@ibex_pmp), file:${SURELOG_DIR}/tests/ParamOverload4/dut.sv, line:2:1, endln:34:10
    |vpiRhs:
    \_Constant: , line:5:45, endln:5:46
      |vpiParent:
      \_ParamAssign: , line:5:28, endln:5:46
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@ibex_pmp.PMPGranularity), line:5:28, endln:5:46
  |vpiParamAssign:
  \_ParamAssign: , line:7:28, endln:7:46
    |vpiParent:
    \_Module: work@ibex_pmp (work@ibex_pmp), file:${SURELOG_DIR}/tests/ParamOverload4/dut.sv, line:2:1, endln:34:10
    |vpiRhs:
    \_Constant: , line:7:45, endln:7:46
      |vpiParent:
      \_ParamAssign: , line:7:28, endln:7:46
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@ibex_pmp.PMPNumChan), line:7:28, endln:7:46
  |vpiParamAssign:
  \_ParamAssign: , line:9:28, endln:9:46
    |vpiParent:
    \_Module: work@ibex_pmp (work@ibex_pmp), file:${SURELOG_DIR}/tests/ParamOverload4/dut.sv, line:2:1, endln:34:10
    |vpiRhs:
    \_Constant: , line:9:45, endln:9:46
      |vpiParent:
      \_ParamAssign: , line:9:28, endln:9:46
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@ibex_pmp.PMPNumRegions), line:9:28, endln:9:46
  |vpiInternalScope:
  \_GenFor: (work@ibex_pmp), line:20:3, endln:30:6
    |vpiParent:
    \_Module: work@ibex_pmp (work@ibex_pmp), file:${SURELOG_DIR}/tests/ParamOverload4/dut.sv, line:2:1, endln:34:10
    |vpiFullName:work@ibex_pmp
    |vpiVariables:
    \_RefVar: (work@ibex_pmp.r), line:20:15, endln:20:16
      |vpiParent:
      \_GenFor: (work@ibex_pmp), line:20:3, endln:30:6
      |vpiName:r
      |vpiFullName:work@ibex_pmp.r
    |vpiInternalScope:
    \_Begin: (work@ibex_pmp.g_addr_exp), line:20:46, endln:30:6
      |vpiParent:
      \_GenFor: (work@ibex_pmp), line:20:3, endln:30:6
      |vpiName:g_addr_exp
      |vpiFullName:work@ibex_pmp.g_addr_exp
      |vpiInternalScope:
      \_GenFor: (work@ibex_pmp.g_addr_exp), line:23:5, endln:29:8
        |vpiParent:
        \_Begin: (work@ibex_pmp.g_addr_exp), line:20:46, endln:30:6
        |vpiFullName:work@ibex_pmp.g_addr_exp
        |vpiVariables:
        \_RefVar: (work@ibex_pmp.g_addr_exp.b), line:23:17, endln:23:18
          |vpiParent:
          \_GenFor: (work@ibex_pmp.g_addr_exp), line:23:5, endln:29:8
          |vpiName:b
          |vpiFullName:work@ibex_pmp.g_addr_exp.b
        |vpiInternalScope:
        \_Begin: (work@ibex_pmp.g_addr_exp.g_bitmask), line:23:52, endln:29:8
          |vpiParent:
          \_GenFor: (work@ibex_pmp.g_addr_exp), line:23:5, endln:29:8
          |vpiName:g_bitmask
          |vpiFullName:work@ibex_pmp.g_addr_exp.g_bitmask
          |vpiInternalScope:
          \_Begin: (work@ibex_pmp.g_addr_exp.g_bitmask.g_bit0), line:24:34, endln:26:10
            |vpiParent:
            \_Begin: (work@ibex_pmp.g_addr_exp.g_bitmask), line:23:52, endln:29:8
            |vpiName:g_bit0
            |vpiFullName:work@ibex_pmp.g_addr_exp.g_bitmask.g_bit0
          |vpiInternalScope:
          \_Begin: (work@ibex_pmp.g_addr_exp.g_bitmask.g_others), line:26:16, endln:28:10
            |vpiParent:
            \_Begin: (work@ibex_pmp.g_addr_exp.g_bitmask), line:23:52, endln:29:8
            |vpiName:g_others
            |vpiFullName:work@ibex_pmp.g_addr_exp.g_bitmask.g_others
          |vpiImportTypespec:
          \_LogicNet: (work@ibex_pmp.g_addr_exp.g_bitmask.b), line:24:11, endln:24:12
            |vpiParent:
            \_Begin: (work@ibex_pmp.g_addr_exp.g_bitmask), line:23:52, endln:29:8
            |vpiName:b
            |vpiFullName:work@ibex_pmp.g_addr_exp.g_bitmask.b
            |vpiNetType:1
          |vpiStmt:
          \_GenIfElse: , line:24:7, endln:28:10
            |vpiParent:
            \_Begin: (work@ibex_pmp.g_addr_exp.g_bitmask), line:23:52, endln:29:8
            |vpiCondition:
            \_Operation: , line:24:11, endln:24:32
              |vpiParent:
              \_GenIfElse: , line:24:7, endln:28:10
              |vpiOpType:14
              |vpiOperand:
              \_RefObj: (work@ibex_pmp.g_addr_exp.g_bitmask.b), line:24:11, endln:24:12
                |vpiParent:
                \_Operation: , line:24:11, endln:24:32
                |vpiName:b
                |vpiFullName:work@ibex_pmp.g_addr_exp.g_bitmask.b
                |vpiActual:
                \_LogicNet: (work@ibex_pmp.g_addr_exp.g_bitmask.b), line:24:11, endln:24:12
              |vpiOperand:
              \_Operation: , line:24:16, endln:24:32
                |vpiParent:
                \_Operation: , line:24:11, endln:24:32
                |vpiOpType:24
                |vpiOperand:
                \_RefObj: (work@ibex_pmp.g_addr_exp.g_bitmask.PMPGranularity), line:24:16, endln:24:30
                  |vpiParent:
                  \_Operation: , line:24:16, endln:24:32
                  |vpiName:PMPGranularity
                  |vpiFullName:work@ibex_pmp.g_addr_exp.g_bitmask.PMPGranularity
                  |vpiActual:
                  \_Parameter: (work@ibex_pmp.PMPGranularity), line:5:28, endln:5:46
                |vpiOperand:
                \_Constant: , line:24:31, endln:24:32
                  |vpiParent:
                  \_Operation: , line:24:16, endln:24:32
                  |vpiDecompile:2
                  |vpiSize:64
                  |UINT:2
                  |vpiConstType:9
            |vpiStmt:
            \_Begin: (work@ibex_pmp.g_addr_exp.g_bitmask.g_bit0), line:24:34, endln:26:10
            |vpiElseStmt:
            \_Begin: (work@ibex_pmp.g_addr_exp.g_bitmask.g_others), line:26:16, endln:28:10
        |vpiImportTypespec:
        \_RefVar: (work@ibex_pmp.g_addr_exp.b), line:23:17, endln:23:18
        |vpiImportTypespec:
        \_LogicNet: (work@ibex_pmp.g_addr_exp.b), line:23:39, endln:23:40
          |vpiParent:
          \_GenFor: (work@ibex_pmp.g_addr_exp), line:23:5, endln:29:8
          |vpiName:b
          |vpiFullName:work@ibex_pmp.g_addr_exp.b
          |vpiNetType:1
        |vpiImportTypespec:
        \_LogicNet: (work@ibex_pmp.g_addr_exp.b), line:23:47, endln:23:48
          |vpiParent:
          \_GenFor: (work@ibex_pmp.g_addr_exp), line:23:5, endln:29:8
          |vpiName:b
          |vpiFullName:work@ibex_pmp.g_addr_exp.b
          |vpiNetType:1
        |vpiForInitStmt:
        \_Assignment: , line:23:10, endln:23:37
          |vpiParent:
          \_GenFor: (work@ibex_pmp.g_addr_exp), line:23:5, endln:29:8
          |vpiRhs:
          \_Operation: , line:23:21, endln:23:37
            |vpiParent:
            \_Assignment: , line:23:10, endln:23:37
            |vpiOpType:24
            |vpiOperand:
            \_RefObj: (work@ibex_pmp.g_addr_exp.PMPGranularity), line:23:21, endln:23:35
              |vpiParent:
              \_Operation: , line:23:21, endln:23:37
              |vpiName:PMPGranularity
              |vpiFullName:work@ibex_pmp.g_addr_exp.PMPGranularity
              |vpiActual:
              \_Parameter: (work@ibex_pmp.PMPGranularity), line:5:28, endln:5:46
            |vpiOperand:
            \_Constant: , line:23:36, endln:23:37
              |vpiParent:
              \_Operation: , line:23:21, endln:23:37
              |vpiDecompile:2
              |vpiSize:64
              |UINT:2
              |vpiConstType:9
          |vpiLhs:
          \_RefVar: (work@ibex_pmp.g_addr_exp.b), line:23:17, endln:23:18
        |vpiCondition:
        \_Operation: , line:23:39, endln:23:45
          |vpiParent:
          \_GenFor: (work@ibex_pmp.g_addr_exp), line:23:5, endln:29:8
          |vpiOpType:20
          |vpiOperand:
          \_RefObj: (work@ibex_pmp.g_addr_exp.b), line:23:39, endln:23:40
            |vpiParent:
            \_Operation: , line:23:39, endln:23:45
            |vpiName:b
            |vpiFullName:work@ibex_pmp.g_addr_exp.b
            |vpiActual:
            \_LogicNet: (work@ibex_pmp.g_addr_exp.b), line:23:39, endln:23:40
          |vpiOperand:
          \_Constant: , line:23:43, endln:23:45
            |vpiParent:
            \_Operation: , line:23:39, endln:23:45
            |vpiDecompile:34
            |vpiSize:64
            |UINT:34
            |vpiConstType:9
        |vpiForIncStmt:
        \_Operation: , line:23:47, endln:23:50
          |vpiParent:
          \_GenFor: (work@ibex_pmp.g_addr_exp), line:23:5, endln:29:8
          |vpiOpType:62
          |vpiOperand:
          \_RefObj: (work@ibex_pmp.g_addr_exp.b), line:23:47, endln:23:48
            |vpiParent:
            \_Operation: , line:23:47, endln:23:50
            |vpiName:b
            |vpiFullName:work@ibex_pmp.g_addr_exp.b
            |vpiActual:
            \_LogicNet: (work@ibex_pmp.g_addr_exp.b), line:23:47, endln:23:48
        |vpiStmt:
        \_Begin: (work@ibex_pmp.g_addr_exp.g_bitmask), line:23:52, endln:29:8
      |vpiStmt:
      \_GenFor: (work@ibex_pmp.g_addr_exp), line:23:5, endln:29:8
    |vpiImportTypespec:
    \_RefVar: (work@ibex_pmp.r), line:20:15, endln:20:16
    |vpiImportTypespec:
    \_LogicNet: (work@ibex_pmp.r), line:20:22, endln:20:23
      |vpiParent:
      \_GenFor: (work@ibex_pmp), line:20:3, endln:30:6
      |vpiName:r
      |vpiFullName:work@ibex_pmp.r
      |vpiNetType:1
    |vpiImportTypespec:
    \_LogicNet: (work@ibex_pmp.r), line:20:41, endln:20:42
      |vpiParent:
      \_GenFor: (work@ibex_pmp), line:20:3, endln:30:6
      |vpiName:r
      |vpiFullName:work@ibex_pmp.r
      |vpiNetType:1
    |vpiForInitStmt:
    \_Assignment: , line:20:8, endln:20:20
      |vpiParent:
      \_GenFor: (work@ibex_pmp), line:20:3, endln:30:6
      |vpiRhs:
      \_Constant: , line:20:19, endln:20:20
        |vpiParent:
        \_Assignment: , line:20:8, endln:20:20
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_RefVar: (work@ibex_pmp.r), line:20:15, endln:20:16
    |vpiCondition:
    \_Operation: , line:20:22, endln:20:39
      |vpiParent:
      \_GenFor: (work@ibex_pmp), line:20:3, endln:30:6
      |vpiOpType:20
      |vpiOperand:
      \_RefObj: (work@ibex_pmp.r), line:20:22, endln:20:23
        |vpiParent:
        \_Operation: , line:20:22, endln:20:39
        |vpiName:r
        |vpiFullName:work@ibex_pmp.r
        |vpiActual:
        \_LogicNet: (work@ibex_pmp.r), line:20:22, endln:20:23
      |vpiOperand:
      \_RefObj: (work@ibex_pmp.PMPNumRegions), line:20:26, endln:20:39
        |vpiParent:
        \_Operation: , line:20:22, endln:20:39
        |vpiName:PMPNumRegions
        |vpiFullName:work@ibex_pmp.PMPNumRegions
        |vpiActual:
        \_Parameter: (work@ibex_pmp.PMPNumRegions), line:9:28, endln:9:46
    |vpiForIncStmt:
    \_Operation: , line:20:41, endln:20:44
      |vpiParent:
      \_GenFor: (work@ibex_pmp), line:20:3, endln:30:6
      |vpiOpType:62
      |vpiOperand:
      \_RefObj: (work@ibex_pmp.r), line:20:41, endln:20:42
        |vpiParent:
        \_Operation: , line:20:41, endln:20:44
        |vpiName:r
        |vpiFullName:work@ibex_pmp.r
        |vpiActual:
        \_LogicNet: (work@ibex_pmp.r), line:20:41, endln:20:42
    |vpiStmt:
    \_Begin: (work@ibex_pmp.g_addr_exp), line:20:46, endln:30:6
  |vpiTypedef:
  \_IntTypespec: , line:5:15, endln:5:27
    |vpiParent:
    \_Module: work@ibex_pmp (work@ibex_pmp), file:${SURELOG_DIR}/tests/ParamOverload4/dut.sv, line:2:1, endln:34:10
  |vpiTypedef:
  \_IntTypespec: , line:7:15, endln:7:27
    |vpiParent:
    \_Module: work@ibex_pmp (work@ibex_pmp), file:${SURELOG_DIR}/tests/ParamOverload4/dut.sv, line:2:1, endln:34:10
  |vpiTypedef:
  \_IntTypespec: , line:9:15, endln:9:27
    |vpiParent:
    \_Module: work@ibex_pmp (work@ibex_pmp), file:${SURELOG_DIR}/tests/ParamOverload4/dut.sv, line:2:1, endln:34:10
  |vpiImportTypespec:
  \_IntTypespec: , line:5:15, endln:5:27
  |vpiImportTypespec:
  \_IntTypespec: , line:7:15, endln:7:27
  |vpiImportTypespec:
  \_IntTypespec: , line:9:15, endln:9:27
  |vpiDefName:work@ibex_pmp
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
