DelayAndSum_mul_32s_32s_63_1_1
DelayAndSum_mul_63s_11s_73_3_1
DelayAndSum_mul_73s_32s_89_3_1
DelayAndSum_mul_12ns_17ns_28_1_1
DelayAndSum_sparsemux_9_3_11_1_1
DelayAndSum_mul_16ns_19ns_34_1_1
DelayAndSum_sparsemux_7_2_17_1_1
DelayAndSum_mul_16s_16s_31_1_1
DelayAndSum_mac_muladd_12ns_3ns_14ns_14_4_1
DelayAndSum_mac_muladd_16s_16s_31s_31_4_1
DelayAndSum_mac_mulsub_16s_16s_31s_31_4_1
DelayAndSum_mac_muladd_16s_16s_31ns_31_4_1
DelayAndSum_mac_mulsub_16s_16s_31ns_31_4_1
DelayAndSum_frp_fifoout
DelayAndSum_control_s_axi
DelayAndSum_frp_pipeline_valid
DelayAndSum_regslice_both
DelayAndSum_regslice_both
DelayAndSum_regslice_both
DelayAndSum_regslice_both
DelayAndSum_regslice_both
DelayAndSum_regslice_both
DelayAndSum_regslice_both
DelayAndSum_regslice_both
DelayAndSum
