-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/HDLTx/full_tx_ip_src_constellation_scrambler.vhd
-- Created: 2024-06-30 19:38:40
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: full_tx_ip_src_constellation_scrambler
-- Source Path: HDLTx/full_tx/full_ofdm_modulator/enabled_qam_and_scrambler/constellation_scrambler
-- Hierarchy Level: 3
-- Model version: 4.75
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.full_tx_ip_src_full_tx_pac.ALL;

ENTITY full_tx_ip_src_constellation_scrambler IS
  PORT( clk                               :   IN    std_logic;
        reset_x                           :   IN    std_logic;
        enb_1_2_0                         :   IN    std_logic;
        data_in_re                        :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
        data_in_im                        :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
        valid_in                          :   IN    std_logic;
        s1_in                             :   IN    std_logic;
        s2_in                             :   IN    std_logic;
        ready_out                         :   IN    std_logic;
        data_out_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
        data_out_im                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
        valid_out                         :   OUT   std_logic
        );
END full_tx_ip_src_constellation_scrambler;


ARCHITECTURE rtl OF full_tx_ip_src_constellation_scrambler IS

  -- Component Declarations
  COMPONENT full_tx_ip_src_rotate
    PORT( s2                              :   IN    std_logic;
          s1                              :   IN    std_logic;
          data_in_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          data_in_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          data_out_re                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          data_out_im                     :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : full_tx_ip_src_rotate
    USE ENTITY work.full_tx_ip_src_rotate(rtl);

  -- Signals
  SIGNAL en                               : std_logic;
  SIGNAL s1                               : std_logic;
  SIGNAL s2                               : std_logic;
  SIGNAL enb_1_2_0_gated                  : std_logic;
  SIGNAL data_in_re_signed                : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL data_in_im_signed                : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL enb_1_2_0_gated_1                : std_logic;
  SIGNAL Delay_reg_re                     : vector_of_signed16(0 TO 1);  -- sfix16_En14 [2]
  SIGNAL Delay_reg_im                     : vector_of_signed16(0 TO 1);  -- sfix16_En14 [2]
  SIGNAL data_in_re_1                     : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL data_in_im_1                     : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL data_out_re_1                    : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL data_out_im_1                    : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL data_out_re_signed               : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL data_out_im_signed               : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL data_out_re_2                    : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL data_out_im_2                    : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL data_out_re_tmp                  : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL data_out_im_tmp                  : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL data_out_last_value_re           : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL data_out_last_value_im           : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL enb_1_2_0_gated_2                : std_logic;
  SIGNAL enb_1_2_0_gated_3                : std_logic;
  SIGNAL Delay1_reg                       : std_logic_vector(1 DOWNTO 0);  -- ufix1 [2]
  SIGNAL Delay1_out1                      : std_logic;
  SIGNAL Delay3_out1                      : std_logic;
  SIGNAL Delay3_out1_1                    : std_logic;
  SIGNAL Delay3_out1_last_value           : std_logic;

BEGIN
  u_rotate : full_tx_ip_src_rotate
    PORT MAP( s2 => s2,
              s1 => s1,
              data_in_re => std_logic_vector(data_in_re_1),  -- sfix16_En14
              data_in_im => std_logic_vector(data_in_im_1),  -- sfix16_En14
              data_out_re => data_out_re_1,  -- sfix16_En14
              data_out_im => data_out_im_1  -- sfix16_En14
              );

  en <= valid_in;

  s1 <= s1_in;

  s2 <= s2_in;

  enb_1_2_0_gated <= ready_out AND enb_1_2_0;

  data_in_re_signed <= signed(data_in_re);

  data_in_im_signed <= signed(data_in_im);

  enb_1_2_0_gated_1 <= ready_out AND enb_1_2_0;

  Delay_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay_reg_re <= (OTHERS => to_signed(16#0000#, 16));
        Delay_reg_im <= (OTHERS => to_signed(16#0000#, 16));
      ELSIF enb_1_2_0_gated_1 = '1' THEN
        Delay_reg_im(0) <= data_in_im_signed;
        Delay_reg_im(1) <= Delay_reg_im(0);
        Delay_reg_re(0) <= data_in_re_signed;
        Delay_reg_re(1) <= Delay_reg_re(0);
      END IF;
    END IF;
  END PROCESS Delay_process;

  data_in_re_1 <= Delay_reg_re(1);
  data_in_im_1 <= Delay_reg_im(1);

  data_out_re_signed <= signed(data_out_re_1);

  data_out_im_signed <= signed(data_out_im_1);

  Delay2_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        data_out_re_2 <= to_signed(16#0000#, 16);
        data_out_im_2 <= to_signed(16#0000#, 16);
      ELSIF enb_1_2_0_gated = '1' THEN
        data_out_re_2 <= data_out_re_signed;
        data_out_im_2 <= data_out_im_signed;
      END IF;
    END IF;
  END PROCESS Delay2_process;


  out0_bypass_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        data_out_last_value_re <= to_signed(16#0000#, 16);
        data_out_last_value_im <= to_signed(16#0000#, 16);
      ELSIF enb_1_2_0_gated = '1' THEN
        data_out_last_value_re <= data_out_re_tmp;
        data_out_last_value_im <= data_out_im_tmp;
      END IF;
    END IF;
  END PROCESS out0_bypass_process;


  
  data_out_re_tmp <= data_out_last_value_re WHEN ready_out = '0' ELSE
      data_out_re_2;
  
  data_out_im_tmp <= data_out_last_value_im WHEN ready_out = '0' ELSE
      data_out_im_2;

  data_out_re <= std_logic_vector(data_out_re_tmp);

  data_out_im <= std_logic_vector(data_out_im_tmp);

  enb_1_2_0_gated_2 <= ready_out AND enb_1_2_0;

  enb_1_2_0_gated_3 <= ready_out AND enb_1_2_0;

  Delay1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay1_reg <= (OTHERS => '0');
      ELSIF enb_1_2_0_gated_3 = '1' THEN
        Delay1_reg(0) <= en;
        Delay1_reg(1) <= Delay1_reg(0);
      END IF;
    END IF;
  END PROCESS Delay1_process;

  Delay1_out1 <= Delay1_reg(1);

  Delay3_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay3_out1 <= '0';
      ELSIF enb_1_2_0_gated_2 = '1' THEN
        Delay3_out1 <= Delay1_out1;
      END IF;
    END IF;
  END PROCESS Delay3_process;


  out0_bypass_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay3_out1_last_value <= '0';
      ELSIF enb_1_2_0_gated_2 = '1' THEN
        Delay3_out1_last_value <= Delay3_out1_1;
      END IF;
    END IF;
  END PROCESS out0_bypass_1_process;


  
  Delay3_out1_1 <= Delay3_out1_last_value WHEN ready_out = '0' ELSE
      Delay3_out1;

  valid_out <= Delay3_out1_1;

END rtl;

