[
    {
        "type": "text",
        "text": "4.5.1 Summary ",
        "text_level": 1,
        "page_idx": 171
    },
    {
        "type": "text",
        "text": "Summary 4 ",
        "text_level": 1,
        "page_idx": 171
    },
    {
        "type": "text",
        "text": "1. The ARM ISA is a simple 32-bit RISC ISA. ",
        "page_idx": 171
    },
    {
        "type": "text",
        "text": "(a) It uses 16 registers r0 . . . r15.   \n(b) The return address register is known as lr (link register), and it is r14.   \n(c) The PC is visible to the programmer. It is register r15.   \n(d) All the instructions are encoded using 32 bits. ",
        "page_idx": 171
    },
    {
        "type": "text",
        "text": "2. Data processing instructions accept register operands, and at most one immediate operand. They are 3-address instructions. ",
        "page_idx": 171
    },
    {
        "type": "text",
        "text": "3. ARM has a set of compare instructions that can set flags in the CPSR register. Additionally, it is possible to instruct a standard data processing instruction to set the CPSR flags by adding the suffix \u2018s\u2019 to it. ",
        "page_idx": 171
    },
    {
        "type": "text",
        "text": "4. ARM supports conditional instructions that either execute or not depending upon the values of the CPSR flags. They can be created by appending a condition code to a regular data processing or branch instruction. There are 15 such condition codes. Examples of some condition codes are: gt (greater than), and eq (equal). ",
        "page_idx": 171
    },
    {
        "type": "text",
        "text": "5. ARM has two variants of branch instructions. ",
        "page_idx": 171
    },
    {
        "type": "text",
        "text": "(a) It has simple branch instructions that branch to another instruction. (b) It has branch-and-link instructions that additionally save the return address in the link register lr. ",
        "page_idx": 171
    },
    {
        "type": "text",
        "text": "6. ARM supports both the base-index and base-offset addressing modes for load and store instructions. It has additional support for shifting the index register by treating it as a shifter operand. ",
        "page_idx": 171
    },
    {
        "type": "text",
        "text": "7. ARM supports complex addressing modes such as pre-indexed and post-indexed addressing. These addressing modes update the base register. ",
        "page_idx": 171
    },
    {
        "type": "text",
        "text": "8. ARM also has support for loading and storing bytes and half-words (2 bytes). ",
        "page_idx": 171
    },
    {
        "type": "text",
        "text": "9. The instruction set encoding for data processing instructions is as follows: ",
        "page_idx": 171
    },
    {
        "type": "text",
        "text": "(a) Condition code (4 bits)   \n(b) Instruction type (2 bits)   \n(c) Second operand: immediate or register (1 bit)   \n(d) Opcode (4 bits)   \n(e) S bit (should the CPSR flags be set) (1 bit)   \n(f) Source register1 (4 bits)   \n(g) Destination register (4 bits)   \n(h) Immediate or shifter operand (12 bits) ",
        "page_idx": 171
    },
    {
        "type": "text",
        "text": "",
        "page_idx": 172
    },
    {
        "type": "text",
        "text": "10. The data transfer instructions do not have the S bit. They instead have extra bits to encode the type of load/store instructions, and the addressing mode. ",
        "page_idx": 172
    },
    {
        "type": "text",
        "text": "11. The branch instructions have an L bit to specify if the return address needs to be saved or not. They use PC-relative addressing and have a 24-bit signed offset. Like SimpleRisc , the hardware assumes that instructions are aligned to 4 byte boundaries, and treats this offset as a distance in terms of memory words. It thus left shifts the offset by 2 positions. ",
        "page_idx": 172
    }
]