
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.111864                       # Number of seconds simulated
sim_ticks                                111863878734                       # Number of ticks simulated
final_tick                               636691472271                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 152843                       # Simulator instruction rate (inst/s)
host_op_rate                                   191617                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1934541                       # Simulator tick rate (ticks/s)
host_mem_usage                               67372524                       # Number of bytes of host memory used
host_seconds                                 57824.50                       # Real time elapsed on the host
sim_insts                                  8838064890                       # Number of instructions simulated
sim_ops                                   11080163943                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3104640                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      3096832                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      3101824                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1819776                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      1848704                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       847488                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      3687680                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      1830272                       # Number of bytes read from this memory
system.physmem.bytes_read::total             19377024                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           39808                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      6189312                       # Number of bytes written to this memory
system.physmem.bytes_written::total           6189312                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        24255                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        24194                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        24233                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        14217                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        14443                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         6621                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        28810                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data        14299                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                151383                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           48354                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                48354                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        43481                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     27753731                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        43481                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     27683932                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        43481                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     27728558                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        43481                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     16267771                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        42337                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     16526371                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        44626                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data      7576065                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        46914                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     32965780                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        48058                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     16361600                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               173219669                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        43481                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        43481                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        43481                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        43481                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        42337                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        44626                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        46914                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        48058                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             355861                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          55328959                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               55328959                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          55328959                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        43481                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     27753731                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        43481                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     27683932                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        43481                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     27728558                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        43481                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     16267771                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        42337                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     16526371                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        44626                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data      7576065                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        46914                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     32965780                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        48058                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     16361600                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              228548628                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus0.numCycles               268258703                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        20718522                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     16942199                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2028178                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8654730                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8184526                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2134340                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90253                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    201343120                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             117536620                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20718522                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10318866                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24635327                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5875358                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5515798                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         12380046                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2042209                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    235297189                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.610441                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.959107                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       210661862     89.53%     89.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1330973      0.57%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2110314      0.90%     90.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3362042      1.43%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1390128      0.59%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1562431      0.66%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1659302      0.71%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1092156      0.46%     94.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12127981      5.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    235297189                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.077233                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.438147                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       199485470                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7388482                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24558797                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        61979                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3802458                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3398575                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          473                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     143545547                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         3004                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3802458                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       199781611                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1908357                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      4607259                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24328006                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       869493                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     143465555                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        23554                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        245901                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       325405                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        41962                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    199189769                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    667367143                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    667367143                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170241819                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        28947927                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        36500                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        20036                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2619317                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13677085                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7349997                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       222036                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1668805                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         143289072                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        36605                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        135723355                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       168403                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     17949161                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     39932317                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         3400                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    235297189                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.576817                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.269028                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    178045417     75.67%     75.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22995320      9.77%     85.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12566901      5.34%     90.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8562682      3.64%     94.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7999421      3.40%     97.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2302969      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1795688      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       610798      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       417993      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    235297189                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          31528     12.60%     12.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         96140     38.42%     51.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       122598     48.99%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113704899     83.78%     83.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2142366      1.58%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16461      0.01%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12545913      9.24%     94.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7313716      5.39%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     135723355                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.505942                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             250266                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001844                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    507162567                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    161276346                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133544135                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     135973621                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       407659                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2440687                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          381                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1540                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       206980                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         8466                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3802458                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1221924                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       123004                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    143325816                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         9814                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13677085                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7349997                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        20022                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         90806                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           27                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1540                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1188435                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1152413                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2340848                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    133790347                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     11799351                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1933007                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                  139                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19111280                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18834532                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7311929                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.498736                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133545099                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133544135                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         78079689                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        203957347                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.497818                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.382824                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122574596                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     20751619                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33205                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2070947                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    231494731                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.529492                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.382538                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    181731548     78.50%     78.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24100220     10.41%     88.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9383114      4.05%     92.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5052970      2.18%     95.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3786973      1.64%     96.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2115485      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1302430      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1166587      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2855404      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    231494731                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122574596                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18379415                       # Number of memory references committed
system.switch_cpus0.commit.loads             11236398                       # Number of loads committed
system.switch_cpus0.commit.membars              16566                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17595165                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110448789                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2490081                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2855404                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           371964866                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          290455101                       # The number of ROB writes
system.switch_cpus0.timesIdled                3252871                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               32961514                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122574596                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.682587                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.682587                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.372774                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.372774                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       603340302                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      185118939                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      133888621                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33174                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus1.numCycles               268258703                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        20712994                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16937830                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2020360                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8493480                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8161804                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2131999                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        89651                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    201003282                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             117583517                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           20712994                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10293803                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24625677                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5874704                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5508487                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12358581                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2034700                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    234947643                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.611463                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.960925                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       210321966     89.52%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1327660      0.57%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2103378      0.90%     90.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3360066      1.43%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1389839      0.59%     93.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1552024      0.66%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1662726      0.71%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1088417      0.46%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12141567      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    234947643                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.077213                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.438321                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       199140226                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7386146                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24549931                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        61604                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3809733                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3397967                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          468                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     143576230                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         3007                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3809733                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       199439508                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1881364                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      4620575                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         24316197                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       880261                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     143497171                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        25269                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        246463                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       330142                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents        44957                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    199234632                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    667542361                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    667542361                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    170107210                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        29127410                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36335                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        19885                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2640502                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13658341                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7348748                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       221924                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1673712                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         143319766                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36443                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        135658390                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       168626                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     18080079                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     40419305                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         3267                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    234947643                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.577398                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.269826                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    177750074     75.66%     75.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22958738      9.77%     85.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12549232      5.34%     90.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8556913      3.64%     94.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8007942      3.41%     97.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2297430      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1798898      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       609185      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       419231      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    234947643                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          31677     12.65%     12.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         96224     38.43%     51.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       122506     48.92%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    113649122     83.78%     83.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2146912      1.58%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16448      0.01%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12532643      9.24%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7313265      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     135658390                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.505700                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             250407                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001846                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    506683456                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    161437789                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    133486445                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     135908797                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       410375                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2430840                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          398                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1542                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       211395                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         8452                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3809733                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1204746                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       122024                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    143356345                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         8192                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13658341                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7348748                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        19872                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         89873                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           30                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1542                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1180163                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1154322                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2334485                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    133731321                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11786084                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1927069                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  136                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19097569                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18821303                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7311485                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.498516                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             133487347                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            133486445                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         78042674                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        203896473                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.497603                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.382756                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     99920832                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    122477616                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     20878970                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2063016                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    231137910                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.529890                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.383219                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    181422679     78.49%     78.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24076593     10.42%     88.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9372526      4.05%     92.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5050296      2.18%     95.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3778913      1.63%     96.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2111791      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1303553      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1163314      0.50%     98.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2858245      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    231137910                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     99920832                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     122477616                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18364851                       # Number of memory references committed
system.switch_cpus1.commit.loads             11227498                       # Number of loads committed
system.switch_cpus1.commit.membars              16552                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17581275                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        110361380                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2488113                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2858245                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           371635575                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          290523151                       # The number of ROB writes
system.switch_cpus1.timesIdled                3246290                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               33311060                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           99920832                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            122477616                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     99920832                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.684712                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.684712                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.372479                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.372479                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       603051456                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      185036281                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      133925076                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33144                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus2.numCycles               268258699                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        20755414                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     16974044                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2031115                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8715250                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8203703                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2137392                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        90254                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    201610914                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             117727715                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           20755414                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10341095                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             24684672                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5884558                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5506661                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12397619                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2045306                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    235611315                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.610595                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.959260                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       210926643     89.52%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1340015      0.57%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2121004      0.90%     90.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3367387      1.43%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1392197      0.59%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1565013      0.66%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1661581      0.71%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1084189      0.46%     94.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        12153286      5.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    235611315                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.077371                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.438859                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       199752457                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      7379891                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         24608582                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        61780                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3808602                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3402997                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          470                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     143775723                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         3036                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3808602                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       200055252                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1900188                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      4602069                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         24371171                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       874028                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     143688919                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        25470                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        246284                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       325876                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents        45546                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    199499790                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    668414709                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    668414709                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    170487240                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        29012550                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36553                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        20067                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2624427                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     13700020                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7360219                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       221822                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1670548                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         143494768                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36663                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        135909889                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       168815                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     17995067                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     40026858                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         3412                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    235611315                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.576839                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.269035                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    178277550     75.67%     75.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     23028108      9.77%     85.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12590116      5.34%     90.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8574311      3.64%     94.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8007176      3.40%     97.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2304818      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1797925      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       612216      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       419095      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    235611315                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          31620     12.60%     12.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         96442     38.42%     51.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       122974     48.99%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    113859405     83.78%     83.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2144956      1.58%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16484      0.01%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12565478      9.25%     94.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7323566      5.39%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     135909889                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.506637                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             251036                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001847                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    507850944                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    161527991                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    133724011                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     136160925                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       409024                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2447418                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          432                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         1519                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       206939                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         8469                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3808602                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1216848                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       123286                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    143531573                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        58187                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     13700020                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7360219                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        20057                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         91073                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           32                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         1519                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1189649                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1155113                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2344762                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    133972540                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     11817365                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1937349                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                  142                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19139170                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18861263                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7321805                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.499415                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             133724917                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            133724011                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         78191301                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        204241263                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.498489                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.382838                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    100144124                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    122751260                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     20780661                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        33251                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2074011                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    231802713                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.529551                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.382609                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    181968061     78.50%     78.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24133899     10.41%     88.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9397389      4.05%     92.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5061863      2.18%     95.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3790594      1.64%     96.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2118420      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1304950      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1167478      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2860059      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    231802713                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    100144124                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     122751260                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18405882                       # Number of memory references committed
system.switch_cpus2.commit.loads             11252602                       # Number of loads committed
system.switch_cpus2.commit.membars              16589                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17620576                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        110607941                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2493678                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2860059                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           372473899                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          290872658                       # The number of ROB writes
system.switch_cpus2.timesIdled                3258160                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               32647384                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          100144124                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            122751260                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    100144124                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.678726                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.678726                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.373312                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.373312                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       604166815                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      185374920                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      134101610                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         33220                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  53                       # Number of system calls
system.switch_cpus3.numCycles               268258703                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        21143024                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     17337706                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2069344                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      8717267                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8259517                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2167252                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        92156                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    201703872                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             120197992                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           21143024                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10426769                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             26438200                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5883958                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles      10912914                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         12429126                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      2055486                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    242836114                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.605305                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.951788                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       216397914     89.11%     89.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2862612      1.18%     90.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         3309342      1.36%     91.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         1820664      0.75%     92.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2112702      0.87%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1150715      0.47%     93.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          782310      0.32%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2050565      0.84%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12349290      5.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    242836114                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.078816                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.448067                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       200082570                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles     12565513                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         26229272                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       197000                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3761757                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3432933                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred        19366                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     146753478                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        95991                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3761757                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       200391530                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        4213251                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      7478441                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         26128764                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       862369                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     146664102                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          231                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        226344                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       399493                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    203801725                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    682918027                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    682918027                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    173916034                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        29885684                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38375                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        21420                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2317012                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     14007342                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7627439                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       200179                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1694445                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         146432681                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        38453                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        138320841                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       194372                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     18404403                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     42661631                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         4294                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    242836114                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.569606                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.260369                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    184559536     76.00%     76.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     23435220      9.65%     85.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12589090      5.18%     90.84% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8723353      3.59%     94.43% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7623161      3.14%     97.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3908877      1.61%     99.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       933295      0.38%     99.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       608073      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       455509      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    242836114                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          35953     11.96%     11.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        130393     43.39%     55.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       134175     44.65%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    115776818     83.70%     83.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2164577      1.56%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16936      0.01%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12789445      9.25%     94.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7573065      5.47%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     138320841                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.515625                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             300521                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002173                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    519972689                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    164876856                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    136028103                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     138621362                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       347697                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2483604                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          836                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation         1321                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       171452                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads         8470                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked         1274                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3761757                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        3712802                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       150236                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    146471261                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        61684                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     14007342                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7627439                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        21394                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        105132                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents         1321                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1196964                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1165866                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2362830                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    136287478                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12008181                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2033363                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  127                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19579265                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        19067429                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7571084                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.508045                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             136030030                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            136028103                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         80852479                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        211827697                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.507078                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381690                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    102127980                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    125298679                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     21173880                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34159                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2081378                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    239074357                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.524099                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.342394                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    187888730     78.59%     78.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     23738776      9.93%     88.52% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9946875      4.16%     92.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5975312      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4138547      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2669759      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1389298      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1115034      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2212026      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    239074357                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    102127980                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     125298679                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18979725                       # Number of memory references committed
system.switch_cpus3.commit.loads             11523738                       # Number of loads committed
system.switch_cpus3.commit.membars              17042                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17932382                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        112961834                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2549243                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2212026                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           383334201                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          296706961                       # The number of ROB writes
system.switch_cpus3.timesIdled                3091482                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               25422589                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          102127980                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            125298679                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    102127980                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.626692                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.626692                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.380707                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.380707                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       614751116                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      188792707                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      136932562                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34128                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  53                       # Number of system calls
system.switch_cpus4.numCycles               268258703                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        21132700                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     17327235                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      2065010                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      8755070                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         8261592                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         2168813                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        93047                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    201601386                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             120127295                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           21132700                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     10430405                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             26418915                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5864594                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles      10813637                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.CacheLines         12418893                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      2050788                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    242600204                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.605416                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.951866                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       216181289     89.11%     89.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         2861748      1.18%     90.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         3303692      1.36%     91.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         1820186      0.75%     92.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         2111244      0.87%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         1150953      0.47%     93.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          786225      0.32%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7         2051623      0.85%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        12333244      5.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    242600204                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.078777                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.447804                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       199980815                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles     12465044                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         26208843                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles       198565                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3746935                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      3433207                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred        19325                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     146640052                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts        95261                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3746935                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       200290756                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        4391151                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      7196246                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         26108966                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       866148                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     146551691                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          245                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        230012                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       398849                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    203650748                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    682373670                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    682373670                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    173917975                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        29732711                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        38137                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        21165                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          2314767                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     13981446                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      7625245                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads       201435                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1693772                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         146329872                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        38210                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        138281316                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued       193524                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     18294039                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     42305621                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         4048                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    242600204                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.569997                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.260697                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    184337898     75.98%     75.98% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     23432634      9.66%     85.64% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     12585595      5.19%     90.83% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      8718523      3.59%     94.42% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      7619842      3.14%     97.57% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      3908282      1.61%     99.18% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       935563      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       607169      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       454698      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    242600204                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          36386     12.24%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead        126921     42.71%     54.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       133885     45.05%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    115746059     83.70%     83.70% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      2164120      1.57%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        16937      0.01%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     12783934      9.24%     94.53% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      7570266      5.47%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     138281316                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.515477                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             297192                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002149                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    519653552                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    164663437                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    135999043                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     138578508                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       349893                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2457616                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          843                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation         1319                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       169173                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads         8470                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked         1368                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3746935                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        3879750                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       152844                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    146368213                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        60508                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     13981446                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      7625245                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        21149                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents        106781                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents         1319                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1195909                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1160342                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2356251                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    136254991                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     12006021                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      2026325                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                  131                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            19574571                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        19064930                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           7568550                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.507924                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             136000963                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            135999043                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         80830665                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        211720977                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.506970                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.381779                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts    102129132                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    125299990                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     21069373                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        34162                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      2076827                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    238853269                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.524590                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.342881                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    187668048     78.57%     78.57% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     23735427      9.94%     88.51% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      9946168      4.16%     92.67% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      5980309      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      4136588      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      2674218      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      1385473      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7      1115284      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2211754      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    238853269                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts    102129132                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     125299990                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              18979888                       # Number of memory references committed
system.switch_cpus4.commit.loads             11523823                       # Number of loads committed
system.switch_cpus4.commit.membars              17044                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          17932538                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        112963025                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2549259                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2211754                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           383010189                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          296485794                       # The number of ROB writes
system.switch_cpus4.timesIdled                3087288                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               25658499                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts          102129132                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            125299990                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total    102129132                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.626662                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.626662                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.380711                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.380711                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       614632971                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      188746692                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      136860608                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         34130                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  58                       # Number of system calls
system.switch_cpus5.numCycles               268258703                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        24055034                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     20028184                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      2185299                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      9220303                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         8800420                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         2588506                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect       101961                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    209356235                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             131984400                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           24055034                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     11388926                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             27507091                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        6072097                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles      10241593                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         12998468                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      2088741                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    250971935                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.646150                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     2.017874                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       223464844     89.04%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         1686836      0.67%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         2124349      0.85%     90.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         3387818      1.35%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         1422571      0.57%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         1823589      0.73%     93.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6         2131560      0.85%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          974049      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        13956319      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    250971935                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.089671                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.492004                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       208126633                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles     11589760                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         27376101                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        12974                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3866466                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      3661265                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          550                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     161291894                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         2669                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3866466                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       208337407                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         671861                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles     10330589                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         27178517                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       587087                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     160295873                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          149                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         84823                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       409708                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands    223907836                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    745424734                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    745424734                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    187501311                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        36406525                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        39057                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        20462                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          2064932                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     14982045                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      7850857                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        88503                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      1775131                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         156508520                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        39194                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        150227984                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued       150330                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     18867550                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     38256819                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         1690                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    250971935                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.598585                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.320465                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    187313568     74.64%     74.64% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     29037758     11.57%     86.21% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     11873605      4.73%     90.94% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      6646523      2.65%     93.58% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      9011908      3.59%     97.18% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      2774021      1.11%     98.28% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      2731712      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7      1467282      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       115558      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    250971935                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu        1035798     79.14%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead        139033     10.62%     89.76% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       133968     10.24%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    126562503     84.25%     84.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      2054331      1.37%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc        18595      0.01%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     13765288      9.16%     94.79% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      7827267      5.21%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     150227984                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.560012                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt            1308799                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.008712                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    552887032                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    175415986                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    146321836                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     151536783                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       112027                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      2795383                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           43                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          723                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       106796                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3866466                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         510705                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        64717                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    156547720                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts       122752                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     14982045                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      7850857                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        20460                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         56655                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           68                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          723                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1297635                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      1224754                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      2522389                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    147612282                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     13541044                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      2615702                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            21367807                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        20877457                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           7826763                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.550261                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             146322155                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            146321836                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         87661429                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        235461748                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.545450                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.372296                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts    109084146                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    134417246                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     22131090                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        37504                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      2204022                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    247105469                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.543967                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.364038                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    190214650     76.98%     76.98% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     28830289     11.67%     88.64% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2     10467322      4.24%     92.88% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      5220406      2.11%     94.99% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      4768255      1.93%     96.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      2005387      0.81%     97.73% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      1979464      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       943212      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      2676484      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    247105469                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts    109084146                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     134417246                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              19930723                       # Number of memory references committed
system.switch_cpus5.commit.loads             12186662                       # Number of loads committed
system.switch_cpus5.commit.membars              18710                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          19483548                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        121019255                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      2775725                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      2676484                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           400976567                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          316963152                       # The number of ROB writes
system.switch_cpus5.timesIdled                3170393                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               17286768                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts          109084146                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            134417246                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total    109084146                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.459191                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.459191                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.406638                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.406638                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       664206590                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      204462730                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      149212871                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         37472                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus6.numCycles               268258703                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        19914603                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     17970086                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      1042390                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      7584911                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         7126349                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         1100598                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        46210                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    211157492                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             125220810                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           19914603                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      8226947                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             24772654                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        3277407                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles      13973875                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         12117208                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1047440                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    252112965                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.582732                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.900405                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       227340311     90.17%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          888493      0.35%     90.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         1807366      0.72%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          762440      0.30%     91.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         4122445      1.64%     93.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         3667865      1.45%     94.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          708757      0.28%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         1480133      0.59%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        11335155      4.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    252112965                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.074237                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.466791                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       209744011                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles     15400416                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         24681719                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        78384                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       2208432                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      1747798                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          512                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     146845148                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         2782                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       2208432                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       209969807                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles       13558230                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      1101215                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         24553908                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       721370                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     146767003                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents         1829                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        330226                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       252065                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents         8822                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands    172283627                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    691284330                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    691284330                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    152900692                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        19382923                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        17031                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         8592                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          1750925                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     34642575                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores     17521518                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       160510                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       851872                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         146482789                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        17082                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        140851034                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        77178                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     11257005                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     26998493                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           84                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    252112965                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.558682                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.353931                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    201876314     80.07%     80.07% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     15143963      6.01%     86.08% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     12370263      4.91%     90.99% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      5352321      2.12%     93.11% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      6739898      2.67%     95.78% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      6484418      2.57%     98.36% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      3673729      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       290946      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       181113      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    252112965                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu         356692     11.18%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead       2752851     86.31%     97.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        79782      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     88350902     62.73%     62.73% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      1230183      0.87%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         8434      0.01%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     33779493     23.98%     87.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite     17482022     12.41%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     140851034                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.525057                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt            3189325                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.022643                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    537081536                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    157760519                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    139653720                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     144040359                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       253860                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      1335908                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          535                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         3652                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       106668                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads        12430                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       2208432                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles       13091448                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       211159                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    146499948                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         1381                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     34642575                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts     17521518                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         8596                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents        140453                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           87                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         3652                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       606809                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       616125                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      1222934                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    139868276                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     33667152                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       982758                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   77                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            51147556                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        18329672                       # Number of branches executed
system.switch_cpus6.iew.exec_stores          17480404                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.521393                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             139657591                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            139653720                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         75437054                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        148729530                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.520593                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.507210                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts    113491136                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    133370613                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     13144972                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        16998                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      1065341                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    249904533                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.533686                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.355874                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    201481290     80.62%     80.62% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     17716288      7.09%     87.71% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      8293373      3.32%     91.03% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      8187365      3.28%     94.31% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      2241113      0.90%     95.20% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      9465798      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       711509      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       519388      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      1288409      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    249904533                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts    113491136                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     133370613                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              50721510                       # Number of memory references committed
system.switch_cpus6.commit.loads             33306660                       # Number of loads committed
system.switch_cpus6.commit.membars               8486                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          17612330                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        118598395                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      1291794                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      1288409                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           395131371                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          295239838                       # The number of ROB writes
system.switch_cpus6.timesIdled                4594294                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               16145738                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts          113491136                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            133370613                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total    113491136                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.363697                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.363697                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.423066                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.423066                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       691492393                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      162152546                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      174868937                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         16972                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  53                       # Number of system calls
system.switch_cpus7.numCycles               268258703                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        21137897                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     17333846                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      2071800                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      8805605                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         8267146                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         2170549                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        92855                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    201890094                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             120127183                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           21137897                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     10437695                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             26431762                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        5870077                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles      10855676                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.CacheLines         12437705                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      2057566                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    242942588                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.604678                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.950635                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       216510826     89.12%     89.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         2863068      1.18%     90.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         3310238      1.36%     91.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         1822784      0.75%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         2112491      0.87%     93.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         1156195      0.48%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          784449      0.32%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         2047774      0.84%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        12334763      5.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    242942588                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.078797                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.447803                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       200265446                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles     12511361                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         26222708                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles       197429                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3745642                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3430982                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred        19410                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     146665999                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts        96223                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3745642                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       200575019                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        4335336                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      7302929                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         26122776                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       860884                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     146576426                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          221                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        227091                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       397575                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    203705450                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    682491576                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    682491576                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    174066896                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        29638541                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        38561                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        21590                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          2312078                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     14000677                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      7623541                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads       200405                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1689689                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         146356561                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        38648                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        138356898                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued       194006                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     18212807                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     42077251                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         4458                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    242942588                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.569505                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.260193                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    184636780     76.00%     76.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     23457526      9.66%     85.66% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     12599099      5.19%     90.84% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      8720801      3.59%     94.43% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      7621596      3.14%     97.57% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      3907899      1.61%     99.18% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       934329      0.38%     99.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       609546      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       455012      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    242942588                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          36197     12.12%     12.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead        128376     42.97%     55.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       134150     44.91%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    115812535     83.71%     83.71% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      2163259      1.56%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        16951      0.01%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     12794766      9.25%     94.53% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      7569387      5.47%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     138356898                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.515759                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             298723                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002159                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    520149109                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    164609325                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    136068396                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     138655621                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       349056                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2466968                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          857                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation         1312                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       161087                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads         8475                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked         1051                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3745642                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        3828579                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       150511                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    146395331                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        59136                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     14000677                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      7623541                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        21571                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents        105450                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents         1312                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1201572                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1162549                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2364121                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    136324138                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     12015895                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      2032756                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  122                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            19583480                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        19077284                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           7567585                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.508182                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             136070259                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            136068396                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         80882365                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        211837015                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.507228                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.381814                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts    102216611                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    125407365                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     20989121                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        34190                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      2083748                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    239196946                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.524285                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.342532                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    187965757     78.58%     78.58% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     23759465      9.93%     88.52% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      9954128      4.16%     92.68% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      5982342      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      4143220      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      2675082      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1387446      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7      1116396      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2213110      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    239196946                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    102216611                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     125407365                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              18996158                       # Number of memory references committed
system.switch_cpus7.commit.loads             11533707                       # Number of loads committed
system.switch_cpus7.commit.membars              17058                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          17947929                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        113059795                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2551440                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2213110                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           383379633                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          296538713                       # The number of ROB writes
system.switch_cpus7.timesIdled                3094217                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               25316115                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts          102216611                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            125407365                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total    102216611                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.624414                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.624414                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.381037                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.381037                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       614954804                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      188860561                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      136867274                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         34158                       # number of misc regfile writes
system.l20.replacements                         24295                       # number of replacements
system.l20.tagsinuse                      4095.562671                       # Cycle average of tags in use
system.l20.total_refs                          384176                       # Total number of references to valid blocks.
system.l20.sampled_refs                         28391                       # Sample count of references to valid blocks.
system.l20.avg_refs                         13.531612                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           37.287375                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    10.053132                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2654.156415                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1394.065748                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.009103                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.002454                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.647987                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.340348                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999893                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data        48689                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  48690                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           14779                       # number of Writeback hits
system.l20.Writeback_hits::total                14779                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data          137                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                  137                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data        48826                       # number of demand (read+write) hits
system.l20.demand_hits::total                   48827                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data        48826                       # number of overall hits
system.l20.overall_hits::total                  48827                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           38                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        24254                       # number of ReadReq misses
system.l20.ReadReq_misses::total                24292                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            1                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           38                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        24255                       # number of demand (read+write) misses
system.l20.demand_misses::total                 24293                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           38                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        24255                       # number of overall misses
system.l20.overall_misses::total                24293                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     32196920                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data  12645090368                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total    12677287288                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data       310371                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total       310371                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     32196920                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data  12645400739                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total     12677597659                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     32196920                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data  12645400739                       # number of overall miss cycles
system.l20.overall_miss_latency::total    12677597659                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           39                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        72943                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              72982                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        14779                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            14779                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data          138                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total              138                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           39                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        73081                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               73120                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           39                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        73081                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              73120                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.974359                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.332506                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.332849                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data     0.007246                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total        0.007246                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.974359                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.331892                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.332235                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.974359                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.331892                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.332235                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 847287.368421                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 521361.027789                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 521870.874691                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data       310371                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total       310371                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 847287.368421                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 521352.328963                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 521862.168485                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 847287.368421                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 521352.328963                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 521862.168485                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4413                       # number of writebacks
system.l20.writebacks::total                     4413                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           38                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        24254                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           24292                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            1                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           38                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        24255                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            24293                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           38                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        24255                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           24293                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     29466167                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data  10902847488                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total  10932313655                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data       238571                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total       238571                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     29466167                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data  10903086059                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total  10932552226                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     29466167                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data  10903086059                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total  10932552226                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.332506                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.332849                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.007246                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total     0.007246                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.974359                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.331892                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.332235                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.974359                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.331892                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.332235                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 775425.447368                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 449527.809351                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 450037.611354                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data       238571                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total       238571                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 775425.447368                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 449519.111894                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 450028.906516                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 775425.447368                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 449519.111894                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 450028.906516                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         24234                       # number of replacements
system.l21.tagsinuse                      4095.562419                       # Cycle average of tags in use
system.l21.total_refs                          384130                       # Total number of references to valid blocks.
system.l21.sampled_refs                         28330                       # Sample count of references to valid blocks.
system.l21.avg_refs                         13.559125                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           37.286349                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    10.327037                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2656.838248                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1391.110785                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.009103                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.002521                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.648642                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.339627                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999893                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        48639                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  48640                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           14783                       # number of Writeback hits
system.l21.Writeback_hits::total                14783                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data          137                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                  137                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        48776                       # number of demand (read+write) hits
system.l21.demand_hits::total                   48777                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        48776                       # number of overall hits
system.l21.overall_hits::total                  48777                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           38                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        24193                       # number of ReadReq misses
system.l21.ReadReq_misses::total                24231                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           38                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        24194                       # number of demand (read+write) misses
system.l21.demand_misses::total                 24232                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           38                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        24194                       # number of overall misses
system.l21.overall_misses::total                24232                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     29864559                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data  12847454791                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total    12877319350                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       329654                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       329654                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     29864559                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data  12847784445                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total     12877649004                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     29864559                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data  12847784445                       # number of overall miss cycles
system.l21.overall_miss_latency::total    12877649004                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           39                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        72832                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              72871                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        14783                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            14783                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data          138                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total              138                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           39                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        72970                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               73009                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           39                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        72970                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              73009                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.332175                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.332519                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.007246                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.007246                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.331561                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.331904                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.331561                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.331904                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 785909.447368                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 531040.168272                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 531439.864224                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data       329654                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total       329654                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 785909.447368                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 531031.844466                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 531431.536976                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 785909.447368                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 531031.844466                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 531431.536976                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4413                       # number of writebacks
system.l21.writebacks::total                     4413                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           38                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        24193                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           24231                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           38                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        24194                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            24232                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           38                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        24194                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           24232                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     27124820                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data  11107989392                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total  11135114212                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       257854                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       257854                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     27124820                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data  11108247246                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total  11135372066                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     27124820                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data  11108247246                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total  11135372066                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.332175                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.332519                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.007246                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.007246                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.331561                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.331904                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.331561                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.331904                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 713811.052632                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 459140.635390                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 459540.019479                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       257854                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total       257854                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 713811.052632                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 459132.315698                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 459531.696352                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 713811.052632                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 459132.315698                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 459531.696352                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         24273                       # number of replacements
system.l22.tagsinuse                      4095.562944                       # Cycle average of tags in use
system.l22.total_refs                          384342                       # Total number of references to valid blocks.
system.l22.sampled_refs                         28369                       # Sample count of references to valid blocks.
system.l22.avg_refs                         13.547957                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           37.287356                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    10.049815                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2656.429786                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1391.795987                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.009103                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.002454                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.648542                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.339794                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999893                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data        48786                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  48787                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           14848                       # number of Writeback hits
system.l22.Writeback_hits::total                14848                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data          137                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                  137                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data        48923                       # number of demand (read+write) hits
system.l22.demand_hits::total                   48924                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data        48923                       # number of overall hits
system.l22.overall_hits::total                  48924                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           38                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        24232                       # number of ReadReq misses
system.l22.ReadReq_misses::total                24270                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data            1                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           38                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        24233                       # number of demand (read+write) misses
system.l22.demand_misses::total                 24271                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           38                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        24233                       # number of overall misses
system.l22.overall_misses::total                24271                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     29494212                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data  12403102210                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total    12432596422                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data       265019                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total       265019                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     29494212                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data  12403367229                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total     12432861441                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     29494212                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data  12403367229                       # number of overall miss cycles
system.l22.overall_miss_latency::total    12432861441                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           39                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        73018                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              73057                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        14848                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            14848                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data          138                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total              138                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           39                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        73156                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               73195                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           39                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        73156                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              73195                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.331863                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.332206                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data     0.007246                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total        0.007246                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.331251                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.331594                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.331251                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.331594                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 776163.473684                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 511848.060829                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 512261.904491                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data       265019                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total       265019                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 776163.473684                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 511837.875170                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 512251.717729                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 776163.473684                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 511837.875170                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 512251.717729                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4414                       # number of writebacks
system.l22.writebacks::total                     4414                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           38                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        24232                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           24270                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data            1                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           38                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        24233                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            24271                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           38                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        24233                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           24271                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     26765812                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data  10662735488                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total  10689501300                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data       193219                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total       193219                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     26765812                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data  10662928707                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total  10689694519                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     26765812                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data  10662928707                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total  10689694519                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.331863                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.332206                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.007246                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total     0.007246                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.331251                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.331594                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.331251                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.331594                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 704363.473684                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 440027.050512                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 440440.927070                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data       193219                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total       193219                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 704363.473684                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 440016.865720                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 440430.741173                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 704363.473684                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 440016.865720                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 440430.741173                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         14259                       # number of replacements
system.l23.tagsinuse                      4095.459515                       # Cycle average of tags in use
system.l23.total_refs                          406560                       # Total number of references to valid blocks.
system.l23.sampled_refs                         18352                       # Sample count of references to valid blocks.
system.l23.avg_refs                         22.153444                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           84.315331                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     8.015329                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2797.843301                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1205.285553                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.020585                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001957                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.683067                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.294259                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999868                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data        42758                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  42759                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           24238                       # number of Writeback hits
system.l23.Writeback_hits::total                24238                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data          159                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                  159                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data        42917                       # number of demand (read+write) hits
system.l23.demand_hits::total                   42918                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data        42917                       # number of overall hits
system.l23.overall_hits::total                  42918                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           38                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        14209                       # number of ReadReq misses
system.l23.ReadReq_misses::total                14247                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            8                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  8                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           38                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        14217                       # number of demand (read+write) misses
system.l23.demand_misses::total                 14255                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           38                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        14217                       # number of overall misses
system.l23.overall_misses::total                14255                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     38035705                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   7153201693                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     7191237398                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data      3636545                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total      3636545                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     38035705                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   7156838238                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      7194873943                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     38035705                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   7156838238                       # number of overall miss cycles
system.l23.overall_miss_latency::total     7194873943                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           39                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        56967                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              57006                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        24238                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            24238                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data          167                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total              167                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           39                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        57134                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               57173                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           39                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        57134                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              57173                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.974359                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.249425                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.249921                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data     0.047904                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total        0.047904                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.974359                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.248836                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.249331                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.974359                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.248836                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.249331                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 1000939.605263                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 503427.524316                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 504754.502562                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 454568.125000                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 454568.125000                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 1000939.605263                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 503400.030808                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 504726.337636                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 1000939.605263                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 503400.030808                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 504726.337636                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                8627                       # number of writebacks
system.l23.writebacks::total                     8627                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           38                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        14209                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           14247                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            8                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             8                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           38                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        14217                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            14255                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           38                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        14217                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           14255                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     35304330                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   6132153549                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   6167457879                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data      3060896                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total      3060896                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     35304330                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   6135214445                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   6170518775                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     35304330                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   6135214445                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   6170518775                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.249425                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.249921                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.047904                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total     0.047904                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.974359                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.248836                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.249331                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.974359                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.248836                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.249331                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 929061.315789                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 431568.270040                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 432895.197515                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       382612                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total       382612                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 929061.315789                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 431540.722023                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 432866.978253                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 929061.315789                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 431540.722023                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 432866.978253                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                         14485                       # number of replacements
system.l24.tagsinuse                      4095.485129                       # Cycle average of tags in use
system.l24.total_refs                          406697                       # Total number of references to valid blocks.
system.l24.sampled_refs                         18578                       # Sample count of references to valid blocks.
system.l24.avg_refs                         21.891323                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           82.467099                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst     7.526110                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data  2812.317645                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          1193.174276                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.020134                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.001837                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.686601                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.291302                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999874                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data        42943                       # number of ReadReq hits
system.l24.ReadReq_hits::total                  42944                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks           24188                       # number of Writeback hits
system.l24.Writeback_hits::total                24188                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data          159                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                  159                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data        43102                       # number of demand (read+write) hits
system.l24.demand_hits::total                   43103                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data        43102                       # number of overall hits
system.l24.overall_hits::total                  43103                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           37                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data        14438                       # number of ReadReq misses
system.l24.ReadReq_misses::total                14475                       # number of ReadReq misses
system.l24.ReadExReq_misses::switch_cpus4.data            5                       # number of ReadExReq misses
system.l24.ReadExReq_misses::total                  5                       # number of ReadExReq misses
system.l24.demand_misses::switch_cpus4.inst           37                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data        14443                       # number of demand (read+write) misses
system.l24.demand_misses::total                 14480                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           37                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data        14443                       # number of overall misses
system.l24.overall_misses::total                14480                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     32213161                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data   7293236301                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total     7325449462                       # number of ReadReq miss cycles
system.l24.ReadExReq_miss_latency::switch_cpus4.data      2905265                       # number of ReadExReq miss cycles
system.l24.ReadExReq_miss_latency::total      2905265                       # number of ReadExReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     32213161                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data   7296141566                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total      7328354727                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     32213161                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data   7296141566                       # number of overall miss cycles
system.l24.overall_miss_latency::total     7328354727                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           38                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data        57381                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total              57419                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks        24188                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total            24188                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data          164                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total              164                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           38                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data        57545                       # number of demand (read+write) accesses
system.l24.demand_accesses::total               57583                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           38                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data        57545                       # number of overall (read+write) accesses
system.l24.overall_accesses::total              57583                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.973684                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.251616                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.252094                       # miss rate for ReadReq accesses
system.l24.ReadExReq_miss_rate::switch_cpus4.data     0.030488                       # miss rate for ReadExReq accesses
system.l24.ReadExReq_miss_rate::total        0.030488                       # miss rate for ReadExReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.973684                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.250986                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.251463                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.973684                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.250986                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.251463                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 870625.972973                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 505141.730226                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 506075.955924                       # average ReadReq miss latency
system.l24.ReadExReq_avg_miss_latency::switch_cpus4.data       581053                       # average ReadExReq miss latency
system.l24.ReadExReq_avg_miss_latency::total       581053                       # average ReadExReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 870625.972973                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 505168.009832                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 506101.845787                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 870625.972973                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 505168.009832                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 506101.845787                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                8693                       # number of writebacks
system.l24.writebacks::total                     8693                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           37                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data        14438                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total           14475                       # number of ReadReq MSHR misses
system.l24.ReadExReq_mshr_misses::switch_cpus4.data            5                       # number of ReadExReq MSHR misses
system.l24.ReadExReq_mshr_misses::total             5                       # number of ReadExReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           37                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data        14443                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total            14480                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           37                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data        14443                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total           14480                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     29555898                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data   6256010879                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total   6285566777                       # number of ReadReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::switch_cpus4.data      2546265                       # number of ReadExReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::total      2546265                       # number of ReadExReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     29555898                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data   6258557144                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total   6288113042                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     29555898                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data   6258557144                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total   6288113042                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.251616                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.252094                       # mshr miss rate for ReadReq accesses
system.l24.ReadExReq_mshr_miss_rate::switch_cpus4.data     0.030488                       # mshr miss rate for ReadExReq accesses
system.l24.ReadExReq_mshr_miss_rate::total     0.030488                       # mshr miss rate for ReadExReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.973684                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.250986                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.251463                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.973684                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.250986                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.251463                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 798808.054054                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 433301.764718                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 434236.046770                       # average ReadReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data       509253                       # average ReadExReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::total       509253                       # average ReadExReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 798808.054054                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 433328.058160                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 434261.950414                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 798808.054054                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 433328.058160                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 434261.950414                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                          6660                       # number of replacements
system.l25.tagsinuse                      4095.189164                       # Cycle average of tags in use
system.l25.total_refs                          289835                       # Total number of references to valid blocks.
system.l25.sampled_refs                         10756                       # Sample count of references to valid blocks.
system.l25.avg_refs                         26.946356                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks          121.078657                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    17.622643                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data  2288.240088                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          1668.247776                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.029560                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.004302                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.558652                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.407287                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999802                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data        31599                       # number of ReadReq hits
system.l25.ReadReq_hits::total                  31601                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks           10030                       # number of Writeback hits
system.l25.Writeback_hits::total                10030                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data          221                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                  221                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data        31820                       # number of demand (read+write) hits
system.l25.demand_hits::total                   31822                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data        31820                       # number of overall hits
system.l25.overall_hits::total                  31822                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           39                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data         6621                       # number of ReadReq misses
system.l25.ReadReq_misses::total                 6660                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           39                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data         6621                       # number of demand (read+write) misses
system.l25.demand_misses::total                  6660                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           39                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data         6621                       # number of overall misses
system.l25.overall_misses::total                 6660                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     52297866                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data   2989007465                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total     3041305331                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     52297866                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data   2989007465                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total      3041305331                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     52297866                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data   2989007465                       # number of overall miss cycles
system.l25.overall_miss_latency::total     3041305331                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           41                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data        38220                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total              38261                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks        10030                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total            10030                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data          221                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total              221                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           41                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data        38441                       # number of demand (read+write) accesses
system.l25.demand_accesses::total               38482                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           41                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data        38441                       # number of overall (read+write) accesses
system.l25.overall_accesses::total              38482                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.951220                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.173234                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.174068                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.951220                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.172238                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.173068                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.951220                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.172238                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.173068                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 1340970.923077                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 451443.507778                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 456652.452102                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 1340970.923077                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 451443.507778                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 456652.452102                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 1340970.923077                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 451443.507778                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 456652.452102                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                3881                       # number of writebacks
system.l25.writebacks::total                     3881                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           39                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data         6621                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total            6660                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           39                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data         6621                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total             6660                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           39                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data         6621                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total            6660                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     49497066                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data   2513423484                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total   2562920550                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     49497066                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data   2513423484                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total   2562920550                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     49497066                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data   2513423484                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total   2562920550                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.173234                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.174068                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.951220                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.172238                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.173068                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.951220                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.172238                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.173068                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1269155.538462                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 379613.877662                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 384822.905405                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 1269155.538462                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 379613.877662                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 384822.905405                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 1269155.538462                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 379613.877662                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 384822.905405                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                         28851                       # number of replacements
system.l26.tagsinuse                      4095.909644                       # Cycle average of tags in use
system.l26.total_refs                          391234                       # Total number of references to valid blocks.
system.l26.sampled_refs                         32947                       # Sample count of references to valid blocks.
system.l26.avg_refs                         11.874647                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           10.245373                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst     4.676941                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data  3339.154150                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data           741.833180                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.002501                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.001142                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.815223                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.181112                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999978                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data        53123                       # number of ReadReq hits
system.l26.ReadReq_hits::total                  53124                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks           21747                       # number of Writeback hits
system.l26.Writeback_hits::total                21747                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data           79                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                   79                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data        53202                       # number of demand (read+write) hits
system.l26.demand_hits::total                   53203                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data        53202                       # number of overall hits
system.l26.overall_hits::total                  53203                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           41                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data        28810                       # number of ReadReq misses
system.l26.ReadReq_misses::total                28851                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           41                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data        28810                       # number of demand (read+write) misses
system.l26.demand_misses::total                 28851                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           41                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data        28810                       # number of overall misses
system.l26.overall_misses::total                28851                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     38257171                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data  15202019315                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total    15240276486                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     38257171                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data  15202019315                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total     15240276486                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     38257171                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data  15202019315                       # number of overall miss cycles
system.l26.overall_miss_latency::total    15240276486                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           42                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data        81933                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total              81975                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks        21747                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total            21747                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data           79                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total               79                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           42                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data        82012                       # number of demand (read+write) accesses
system.l26.demand_accesses::total               82054                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           42                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data        82012                       # number of overall (read+write) accesses
system.l26.overall_accesses::total              82054                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.976190                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.351629                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.351949                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.976190                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.351290                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.351610                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.976190                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.351290                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.351610                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 933101.731707                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 527664.675981                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 528240.840387                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 933101.731707                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 527664.675981                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 528240.840387                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 933101.731707                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 527664.675981                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 528240.840387                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                5253                       # number of writebacks
system.l26.writebacks::total                     5253                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           41                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data        28810                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total           28851                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           41                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data        28810                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total            28851                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           41                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data        28810                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total           28851                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     35310894                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data  13132330440                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total  13167641334                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     35310894                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data  13132330440                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total  13167641334                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     35310894                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data  13132330440                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total  13167641334                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.351629                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.351949                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.976190                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.351290                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.351610                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.976190                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.351290                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.351610                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 861241.317073                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 455825.423117                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 456401.557450                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 861241.317073                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 455825.423117                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 456401.557450                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 861241.317073                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 455825.423117                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 456401.557450                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                         14346                       # number of replacements
system.l27.tagsinuse                      4095.472313                       # Cycle average of tags in use
system.l27.total_refs                          406593                       # Total number of references to valid blocks.
system.l27.sampled_refs                         18439                       # Sample count of references to valid blocks.
system.l27.avg_refs                         22.050708                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           83.053188                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst     8.508438                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data  2808.225909                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          1195.684780                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.020277                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.002077                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.685602                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.291915                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999871                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data        42799                       # number of ReadReq hits
system.l27.ReadReq_hits::total                  42800                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks           24227                       # number of Writeback hits
system.l27.Writeback_hits::total                24227                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data          159                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                  159                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data        42958                       # number of demand (read+write) hits
system.l27.demand_hits::total                   42959                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data        42958                       # number of overall hits
system.l27.overall_hits::total                  42959                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           42                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data        14295                       # number of ReadReq misses
system.l27.ReadReq_misses::total                14337                       # number of ReadReq misses
system.l27.ReadExReq_misses::switch_cpus7.data            4                       # number of ReadExReq misses
system.l27.ReadExReq_misses::total                  4                       # number of ReadExReq misses
system.l27.demand_misses::switch_cpus7.inst           42                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data        14299                       # number of demand (read+write) misses
system.l27.demand_misses::total                 14341                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           42                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data        14299                       # number of overall misses
system.l27.overall_misses::total                14341                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     39222431                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data   7082481094                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total     7121703525                       # number of ReadReq miss cycles
system.l27.ReadExReq_miss_latency::switch_cpus7.data      2261985                       # number of ReadExReq miss cycles
system.l27.ReadExReq_miss_latency::total      2261985                       # number of ReadExReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     39222431                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data   7084743079                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total      7123965510                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     39222431                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data   7084743079                       # number of overall miss cycles
system.l27.overall_miss_latency::total     7123965510                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           43                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data        57094                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total              57137                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks        24227                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total            24227                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data          163                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total              163                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           43                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data        57257                       # number of demand (read+write) accesses
system.l27.demand_accesses::total               57300                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           43                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data        57257                       # number of overall (read+write) accesses
system.l27.overall_accesses::total              57300                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.976744                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.250377                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.250923                       # miss rate for ReadReq accesses
system.l27.ReadExReq_miss_rate::switch_cpus7.data     0.024540                       # miss rate for ReadExReq accesses
system.l27.ReadExReq_miss_rate::total        0.024540                       # miss rate for ReadExReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.976744                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.249734                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.250279                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.976744                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.249734                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.250279                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 933867.404762                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 495451.633019                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 496735.964637                       # average ReadReq miss latency
system.l27.ReadExReq_avg_miss_latency::switch_cpus7.data 565496.250000                       # average ReadExReq miss latency
system.l27.ReadExReq_avg_miss_latency::total 565496.250000                       # average ReadExReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 933867.404762                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 495471.227289                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 496755.143295                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 933867.404762                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 495471.227289                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 496755.143295                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                8660                       # number of writebacks
system.l27.writebacks::total                     8660                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           42                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data        14295                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total           14337                       # number of ReadReq MSHR misses
system.l27.ReadExReq_mshr_misses::switch_cpus7.data            4                       # number of ReadExReq MSHR misses
system.l27.ReadExReq_mshr_misses::total             4                       # number of ReadExReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           42                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data        14299                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total            14341                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           42                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data        14299                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total           14341                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     36205918                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data   6055810095                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total   6092016013                       # number of ReadReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::switch_cpus7.data      1974785                       # number of ReadExReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::total      1974785                       # number of ReadExReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     36205918                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data   6057784880                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total   6093990798                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     36205918                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data   6057784880                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total   6093990798                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.976744                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.250377                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.250923                       # mshr miss rate for ReadReq accesses
system.l27.ReadExReq_mshr_miss_rate::switch_cpus7.data     0.024540                       # mshr miss rate for ReadExReq accesses
system.l27.ReadExReq_mshr_miss_rate::total     0.024540                       # mshr miss rate for ReadExReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.976744                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.249734                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.250279                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.976744                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.249734                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.250279                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 862045.666667                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 423631.346275                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 424915.673642                       # average ReadReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data 493696.250000                       # average ReadExReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::total 493696.250000                       # average ReadExReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 862045.666667                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 423650.946220                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 424934.857960                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 862045.666667                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 423650.946220                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 424934.857960                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               527.398753                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012388040                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1913777.013233                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    37.398753                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          490                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.059934                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.785256                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.845190                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12379991                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12379991                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12379991                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12379991                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12379991                       # number of overall hits
system.cpu0.icache.overall_hits::total       12379991                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           55                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           55                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           55                       # number of overall misses
system.cpu0.icache.overall_misses::total           55                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     40333475                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     40333475                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     40333475                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     40333475                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     40333475                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     40333475                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12380046                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12380046                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12380046                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12380046                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12380046                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12380046                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 733335.909091                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 733335.909091                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 733335.909091                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 733335.909091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 733335.909091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 733335.909091                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           16                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           16                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     32626851                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     32626851                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     32626851                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     32626851                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     32626851                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     32626851                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 836585.923077                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 836585.923077                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 836585.923077                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 836585.923077                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 836585.923077                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 836585.923077                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73081                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180703237                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73337                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2464.011849                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.195697                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.804303                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.914827                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.085173                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8580649                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8580649                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7108664                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7108664                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        19835                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        19835                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16587                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16587                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15689313                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15689313                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15689313                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15689313                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       187576                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       187576                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          837                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          837                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       188413                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        188413                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       188413                       # number of overall misses
system.cpu0.dcache.overall_misses::total       188413                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  43266653615                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  43266653615                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     72526520                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     72526520                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  43339180135                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  43339180135                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  43339180135                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  43339180135                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8768225                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8768225                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7109501                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7109501                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        19835                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        19835                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16587                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16587                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     15877726                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     15877726                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     15877726                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     15877726                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021393                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021393                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000118                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000118                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.011866                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.011866                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.011866                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.011866                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 230661.990953                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 230661.990953                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 86650.561529                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 86650.561529                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 230022.239097                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 230022.239097                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 230022.239097                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 230022.239097                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        14779                       # number of writebacks
system.cpu0.dcache.writebacks::total            14779                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       114633                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       114633                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          699                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          699                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       115332                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       115332                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       115332                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       115332                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72943                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72943                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          138                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          138                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73081                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73081                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73081                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73081                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  16045365928                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  16045365928                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      9215203                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      9215203                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  16054581131                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  16054581131                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  16054581131                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  16054581131                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008319                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008319                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004603                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004603                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004603                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004603                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 219971.291666                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 219971.291666                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 66776.833333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 66776.833333                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 219682.012165                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 219682.012165                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 219682.012165                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 219682.012165                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               527.652262                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1012366574                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1913736.434783                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    37.652262                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          490                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.060340                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.785256                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.845597                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12358525                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12358525                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12358525                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12358525                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12358525                       # number of overall hits
system.cpu1.icache.overall_hits::total       12358525                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           56                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           56                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           56                       # number of overall misses
system.cpu1.icache.overall_misses::total           56                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     37787095                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     37787095                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     37787095                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     37787095                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     37787095                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     37787095                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12358581                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12358581                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12358581                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12358581                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12358581                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12358581                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 674769.553571                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 674769.553571                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 674769.553571                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 674769.553571                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 674769.553571                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 674769.553571                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           17                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           17                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           17                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     30290521                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     30290521                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     30290521                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     30290521                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     30290521                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     30290521                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 776680.025641                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 776680.025641                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 776680.025641                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 776680.025641                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 776680.025641                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 776680.025641                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 72970                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180684749                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 73226                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2467.494456                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.170027                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.829973                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.914727                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.085273                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8567959                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8567959                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7103024                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7103024                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        19692                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        19692                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16572                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16572                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15670983                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15670983                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15670983                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15670983                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       186504                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       186504                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          841                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          841                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       187345                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        187345                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       187345                       # number of overall misses
system.cpu1.dcache.overall_misses::total       187345                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  43250321912                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  43250321912                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     73240253                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     73240253                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  43323562165                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  43323562165                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  43323562165                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  43323562165                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8754463                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8754463                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7103865                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7103865                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        19692                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        19692                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16572                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16572                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15858328                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15858328                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15858328                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15858328                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021304                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021304                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000118                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000118                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.011814                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011814                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.011814                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011814                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 231900.237593                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 231900.237593                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 87087.102259                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 87087.102259                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 231250.165016                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 231250.165016                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 231250.165016                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 231250.165016                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        14783                       # number of writebacks
system.cpu1.dcache.writebacks::total            14783                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       113672                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       113672                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          703                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          703                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       114375                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       114375                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       114375                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       114375                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        72832                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        72832                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          138                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          138                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        72970                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        72970                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        72970                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        72970                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  16243963135                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  16243963135                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      9245829                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      9245829                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  16253208964                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  16253208964                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  16253208964                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  16253208964                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008319                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008319                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004601                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004601                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004601                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004601                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 223033.325118                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 223033.325118                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 66998.760870                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 66998.760870                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 222738.234398                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 222738.234398                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 222738.234398                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 222738.234398                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               527.304834                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1012405611                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1913810.228733                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    37.304834                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          490                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.059783                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.785256                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.845040                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12397562                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12397562                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12397562                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12397562                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12397562                       # number of overall hits
system.cpu2.icache.overall_hits::total       12397562                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           57                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           57                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           57                       # number of overall misses
system.cpu2.icache.overall_misses::total           57                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     37363687                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     37363687                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     37363687                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     37363687                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     37363687                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     37363687                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12397619                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12397619                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12397619                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12397619                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12397619                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12397619                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 655503.280702                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 655503.280702                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 655503.280702                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 655503.280702                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 655503.280702                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 655503.280702                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           18                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           18                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           18                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           39                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           39                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           39                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     29925631                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     29925631                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     29925631                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     29925631                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     29925631                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     29925631                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 767323.871795                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 767323.871795                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 767323.871795                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 767323.871795                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 767323.871795                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 767323.871795                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 73156                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               180726251                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 73412                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2461.808029                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.172133                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.827867                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.914735                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.085265                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      8593376                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8593376                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7118880                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7118880                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        19883                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        19883                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16610                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16610                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     15712256                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        15712256                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     15712256                       # number of overall hits
system.cpu2.dcache.overall_hits::total       15712256                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       187713                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       187713                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          838                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          838                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       188551                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        188551                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       188551                       # number of overall misses
system.cpu2.dcache.overall_misses::total       188551                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  42900307707                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  42900307707                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     72232188                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     72232188                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  42972539895                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  42972539895                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  42972539895                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  42972539895                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      8781089                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8781089                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7119718                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7119718                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        19883                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        19883                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16610                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16610                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     15900807                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     15900807                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     15900807                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     15900807                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.021377                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021377                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000118                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000118                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.011858                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.011858                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.011858                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.011858                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 228542.017372                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 228542.017372                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 86195.928401                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 86195.928401                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 227909.371443                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 227909.371443                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 227909.371443                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 227909.371443                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        14848                       # number of writebacks
system.cpu2.dcache.writebacks::total            14848                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       114695                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       114695                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          700                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          700                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       115395                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       115395                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       115395                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       115395                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        73018                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        73018                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          138                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          138                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        73156                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        73156                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        73156                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        73156                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  15810431069                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  15810431069                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      9176143                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      9176143                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data  15819607212                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  15819607212                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data  15819607212                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  15819607212                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008315                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008315                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004601                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004601                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004601                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004601                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 216527.857090                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 216527.857090                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 66493.789855                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 66493.789855                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 216244.835858                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 216244.835858                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 216244.835858                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 216244.835858                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               520.124504                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1007991522                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   521                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1934724.610365                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    38.124504                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.061097                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.833533                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12429076                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12429076                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12429076                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12429076                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12429076                       # number of overall hits
system.cpu3.icache.overall_hits::total       12429076                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           50                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           50                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           50                       # number of overall misses
system.cpu3.icache.overall_misses::total           50                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     52126119                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     52126119                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     52126119                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     52126119                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     52126119                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     52126119                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12429126                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12429126                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12429126                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12429126                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12429126                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12429126                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 1042522.380000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 1042522.380000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 1042522.380000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 1042522.380000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 1042522.380000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 1042522.380000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           11                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           11                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           39                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           39                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           39                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     38448294                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     38448294                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     38448294                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     38448294                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     38448294                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     38448294                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 985853.692308                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 985853.692308                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 985853.692308                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 985853.692308                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 985853.692308                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 985853.692308                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 57134                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               172310638                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 57390                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3002.450566                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.896964                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.103036                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.913660                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.086340                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8767029                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8767029                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7413709                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7413709                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        18002                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        18002                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17064                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17064                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16180738                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16180738                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16180738                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16180738                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       195017                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       195017                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         5738                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         5738                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       200755                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        200755                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       200755                       # number of overall misses
system.cpu3.dcache.overall_misses::total       200755                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  45633259065                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  45633259065                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data   2211874542                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   2211874542                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  47845133607                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  47845133607                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  47845133607                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  47845133607                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      8962046                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8962046                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7419447                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7419447                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        18002                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        18002                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17064                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17064                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16381493                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16381493                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16381493                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16381493                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021760                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021760                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000773                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000773                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.012255                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012255                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.012255                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012255                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 233996.313475                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 233996.313475                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 385478.309864                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 385478.309864                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 238325.987432                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 238325.987432                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 238325.987432                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 238325.987432                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets     14606609                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             88                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 165984.193182                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        24238                       # number of writebacks
system.cpu3.dcache.writebacks::total            24238                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       138050                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       138050                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         5571                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         5571                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       143621                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       143621                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       143621                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       143621                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        56967                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        56967                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          167                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          167                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        57134                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        57134                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        57134                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        57134                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data  10079153921                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  10079153921                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     14029648                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     14029648                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data  10093183569                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  10093183569                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data  10093183569                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  10093183569                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006356                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006356                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003488                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003488                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003488                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003488                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 176929.694753                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 176929.694753                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 84009.868263                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 84009.868263                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 176658.094462                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 176658.094462                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 176658.094462                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 176658.094462                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               519.251102                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1007981291                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1938425.559615                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    37.251102                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          482                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.059697                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.772436                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.832133                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     12418845                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       12418845                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     12418845                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        12418845                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     12418845                       # number of overall hits
system.cpu4.icache.overall_hits::total       12418845                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           48                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           48                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           48                       # number of overall misses
system.cpu4.icache.overall_misses::total           48                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     37669290                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     37669290                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     37669290                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     37669290                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     37669290                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     37669290                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     12418893                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     12418893                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     12418893                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     12418893                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     12418893                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     12418893                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 784776.875000                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 784776.875000                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 784776.875000                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 784776.875000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 784776.875000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 784776.875000                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           10                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           10                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           10                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           38                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           38                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           38                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     32636943                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     32636943                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     32636943                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     32636943                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     32636943                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     32636943                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 858866.921053                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 858866.921053                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 858866.921053                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 858866.921053                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 858866.921053                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 858866.921053                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 57544                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               172305645                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 57800                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               2981.066522                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   233.895842                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    22.104158                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.913656                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.086344                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      8761916                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        8761916                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      7413794                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       7413794                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        18036                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        18036                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        17065                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        17065                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     16175710                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        16175710                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     16175710                       # number of overall hits
system.cpu4.dcache.overall_hits::total       16175710                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       195647                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       195647                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         5729                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         5729                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       201376                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        201376                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       201376                       # number of overall misses
system.cpu4.dcache.overall_misses::total       201376                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  45847629668                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  45847629668                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data   2251868548                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total   2251868548                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  48099498216                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  48099498216                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  48099498216                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  48099498216                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      8957563                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      8957563                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      7419523                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      7419523                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        18036                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        18036                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        17065                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        17065                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     16377086                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     16377086                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     16377086                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     16377086                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.021842                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.021842                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000772                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000772                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.012296                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.012296                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.012296                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.012296                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 234338.526366                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 234338.526366                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 393064.853901                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 393064.853901                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 238854.174360                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 238854.174360                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 238854.174360                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 238854.174360                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets     15662882                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets             84                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets 186462.880952                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        24188                       # number of writebacks
system.cpu4.dcache.writebacks::total            24188                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       138266                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       138266                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data         5565                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total         5565                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       143831                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       143831                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       143831                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       143831                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        57381                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        57381                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          164                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          164                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        57545                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        57545                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        57545                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        57545                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data  10234065373                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total  10234065373                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data     13321761                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     13321761                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data  10247387134                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total  10247387134                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data  10247387134                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total  10247387134                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.006406                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.006406                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.003514                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.003514                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.003514                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.003514                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 178352.858490                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 178352.858490                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 81230.250000                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 81230.250000                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 178076.064541                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 178076.064541                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 178076.064541                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 178076.064541                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               495.193241                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1010360935                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              2037018.014113                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    40.193241                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          455                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.064412                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.729167                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.793579                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     12998415                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       12998415                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     12998415                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        12998415                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     12998415                       # number of overall hits
system.cpu5.icache.overall_hits::total       12998415                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           53                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           53                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           53                       # number of overall misses
system.cpu5.icache.overall_misses::total           53                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     77936096                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     77936096                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     77936096                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     77936096                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     77936096                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     77936096                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     12998468                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     12998468                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     12998468                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     12998468                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     12998468                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     12998468                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 1470492.377358                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 1470492.377358                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 1470492.377358                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 1470492.377358                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 1470492.377358                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 1470492.377358                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           12                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           12                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           41                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           41                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           41                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     52754348                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     52754348                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     52754348                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     52754348                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     52754348                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     52754348                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1286691.414634                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 1286691.414634                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 1286691.414634                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 1286691.414634                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 1286691.414634                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 1286691.414634                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 38441                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               164473289                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 38697                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               4250.285268                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   233.230434                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    22.769566                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.911056                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.088944                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data     10367110                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       10367110                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      7703953                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       7703953                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        20154                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        20154                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        18736                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        18736                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     18071063                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        18071063                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     18071063                       # number of overall hits
system.cpu5.dcache.overall_hits::total       18071063                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        99045                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        99045                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data         2255                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         2255                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       101300                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        101300                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       101300                       # number of overall misses
system.cpu5.dcache.overall_misses::total       101300                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  13460351590                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  13460351590                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data    145437827                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total    145437827                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  13605789417                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  13605789417                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  13605789417                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  13605789417                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     10466155                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     10466155                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      7706208                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      7706208                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        20154                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        20154                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        18736                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        18736                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     18172363                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     18172363                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     18172363                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     18172363                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009463                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009463                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000293                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000293                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005574                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005574                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005574                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005574                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 135901.374022                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 135901.374022                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 64495.710421                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 64495.710421                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 134311.840247                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 134311.840247                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 134311.840247                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 134311.840247                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets           18                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets            9                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        10030                       # number of writebacks
system.cpu5.dcache.writebacks::total            10030                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        60825                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        60825                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data         2034                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total         2034                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        62859                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        62859                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        62859                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        62859                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        38220                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        38220                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data          221                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          221                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        38441                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        38441                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        38441                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        38441                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   5100286284                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   5100286284                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data     16156490                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     16156490                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   5116442774                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   5116442774                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   5116442774                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   5116442774                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003652                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003652                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002115                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002115                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002115                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002115                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 133445.481005                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 133445.481005                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 73106.289593                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 73106.289593                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 133098.586769                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 133098.586769                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 133098.586769                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 133098.586769                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     3                       # number of replacements
system.cpu6.icache.tagsinuse               580.451572                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1037058479                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   585                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1772749.536752                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    40.313642                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   540.137930                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.064605                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.865606                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.930211                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     12117153                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       12117153                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     12117153                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        12117153                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     12117153                       # number of overall hits
system.cpu6.icache.overall_hits::total       12117153                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           55                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           55                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           55                       # number of overall misses
system.cpu6.icache.overall_misses::total           55                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     49472933                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     49472933                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     49472933                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     49472933                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     49472933                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     49472933                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     12117208                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     12117208                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     12117208                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     12117208                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     12117208                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     12117208                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 899507.872727                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 899507.872727                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 899507.872727                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 899507.872727                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 899507.872727                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 899507.872727                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           13                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           13                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           42                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           42                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           42                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     38711931                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     38711931                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     38711931                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     38711931                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     38711931                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     38711931                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 921712.642857                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 921712.642857                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 921712.642857                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 921712.642857                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 921712.642857                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 921712.642857                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 82012                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               448719062                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 82268                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               5454.357247                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   111.908103                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   144.091897                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.437141                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.562859                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data     31766682                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       31766682                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data     17397345                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total      17397345                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         8500                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         8500                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         8486                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         8486                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     49164027                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        49164027                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     49164027                       # number of overall hits
system.cpu6.dcache.overall_hits::total       49164027                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       295374                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       295374                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          285                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          285                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       295659                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        295659                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       295659                       # number of overall misses
system.cpu6.dcache.overall_misses::total       295659                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  74150921283                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  74150921283                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     28610672                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     28610672                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  74179531955                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  74179531955                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  74179531955                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  74179531955                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data     32062056                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     32062056                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data     17397630                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total     17397630                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         8500                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         8500                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         8486                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         8486                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     49459686                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     49459686                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     49459686                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     49459686                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009213                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009213                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000016                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005978                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005978                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005978                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005978                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 251040.786538                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 251040.786538                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 100388.322807                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 100388.322807                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 250895.565347                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 250895.565347                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 250895.565347                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 250895.565347                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        21747                       # number of writebacks
system.cpu6.dcache.writebacks::total            21747                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       213441                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       213441                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          206                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          206                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       213647                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       213647                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       213647                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       213647                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        81933                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        81933                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           79                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           79                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        82012                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        82012                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        82012                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        82012                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data  19079246888                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total  19079246888                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      5442977                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      5442977                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data  19084689865                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total  19084689865                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data  19084689865                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total  19084689865                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002555                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002555                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.001658                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.001658                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.001658                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.001658                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 232864.009471                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 232864.009471                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 68898.443038                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 68898.443038                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 232706.065759                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 232706.065759                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 232706.065759                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 232706.065759                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     1                       # number of replacements
system.cpu7.icache.tagsinuse               521.860582                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1008000095                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   525                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1920000.180952                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    40.751498                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   481.109084                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.065307                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.771008                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.836315                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     12437649                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       12437649                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     12437649                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        12437649                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     12437649                       # number of overall hits
system.cpu7.icache.overall_hits::total       12437649                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           56                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           56                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           56                       # number of overall misses
system.cpu7.icache.overall_misses::total           56                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     52209661                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     52209661                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     52209661                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     52209661                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     52209661                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     52209661                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     12437705                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     12437705                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     12437705                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     12437705                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     12437705                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     12437705                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 932315.375000                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 932315.375000                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 932315.375000                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 932315.375000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 932315.375000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 932315.375000                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           13                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           13                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           13                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           43                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           43                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           43                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     39663756                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     39663756                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     39663756                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     39663756                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     39663756                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     39663756                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 922412.930233                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 922412.930233                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 922412.930233                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 922412.930233                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 922412.930233                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 922412.930233                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 57257                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               172320668                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 57513                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               2996.203780                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   233.895815                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    22.104185                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.913656                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.086344                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      8770422                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        8770422                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      7420070                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       7420070                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        18263                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        18263                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        17079                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        17079                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     16190492                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        16190492                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     16190492                       # number of overall hits
system.cpu7.dcache.overall_hits::total       16190492                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       195589                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       195589                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data         5809                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         5809                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       201398                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        201398                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       201398                       # number of overall misses
system.cpu7.dcache.overall_misses::total       201398                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  45607242589                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  45607242589                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data   2202123762                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total   2202123762                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  47809366351                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  47809366351                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  47809366351                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  47809366351                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      8966011                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      8966011                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      7425879                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      7425879                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        18263                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        18263                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        17079                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        17079                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     16391890                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     16391890                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     16391890                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     16391890                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021814                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021814                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000782                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000782                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.012286                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.012286                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.012286                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.012286                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 233178.975244                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 233178.975244                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 379088.270270                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 379088.270270                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 237387.493178                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 237387.493178                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 237387.493178                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 237387.493178                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets     11919461                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets             87                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets 137005.298851                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        24227                       # number of writebacks
system.cpu7.dcache.writebacks::total            24227                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data       138495                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       138495                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data         5646                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total         5646                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       144141                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       144141                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       144141                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       144141                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        57094                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        57094                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          163                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          163                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        57257                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        57257                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        57257                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        57257                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data  10012018387                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total  10012018387                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data     12619659                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     12619659                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data  10024638046                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total  10024638046                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data  10024638046                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total  10024638046                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.006368                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.006368                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.003493                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.003493                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.003493                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.003493                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 175360.254790                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 175360.254790                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 77421.220859                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 77421.220859                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 175081.440627                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 175081.440627                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 175081.440627                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 175081.440627                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
