// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel2005\sampleModel2005_3_sub\Mysubsystem_4.v
// Created: 2024-06-10 20:11:54
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_4
// Source Path: sampleModel2005_3_sub/Subsystem/Mysubsystem_4
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_4
          (clk,
           reset,
           enb,
           In1,
           U,
           Y,
           Out2);


  input   clk;
  input   reset;
  input   enb;
  input   [7:0] In1;  // uint8
  input   [7:0] U;  // uint8
  output  Y;
  output  [7:0] Out2;  // uint8


  wire cfblk2_out1;


  cfblk2 u_cfblk2 (.clk(clk),
                   .reset(reset),
                   .enb(enb),
                   .U(U),  // uint8
                   .Y(cfblk2_out1)
                   );

  assign Y = cfblk2_out1;

  assign Out2 = In1;

endmodule  // Mysubsystem_4

