

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-c8c883f82f149f8a735f810bff4b4328d99c95c2_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            1GB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        0 # Select page eviction policy
-invalidate_clean                       0 # Should directly invalidate clean pages
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_dma                             1 # Enable direct access to CPU memory
-multiply_dma_penalty                    2 # Oversubscription Multiplicative Penalty Factor for Adaptive DMA
-migrate_threshold                      8 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     1 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
74c5737c297eaf7460f010f32b7bccc0  /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
Running md5sum using "md5sum /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs "
Parsing file _cuobjdump_complete_output_cYz9JL
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x401649, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (_1.ptx:42) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (_1.ptx:49) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (_1.ptx:59) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x160 (_1.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:93) mov.u32 %r24, %r25;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:98) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x240 (_1.ptx:129) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x270 (_1.ptx:136) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_GwjXDH"
Running: cat _ptx_GwjXDH | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_eS6LxD
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_eS6LxD --output-file  /dev/null 2> _ptx_GwjXDHinfo"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_GwjXDH _ptx2_eS6LxD _ptx_GwjXDHinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x401519, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 184798
gpu_sim_insn = 4970238
gpu_ipc =      26.8955
gpu_tot_sim_cycle = 409484
gpu_tot_sim_insn = 4970238
gpu_tot_ipc =      12.1378
gpu_tot_issued_cta = 511
max_total_param_size = 0
gpu_stall_dramfull = 87
gpu_stall_icnt2sh    = 5713
partiton_reqs_in_parallel = 4065469
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.9995
partiton_level_parallism_total  =       9.9283
partiton_reqs_in_parallel_util = 4065469
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 184798
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.9995
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 8336
partiton_replys_in_parallel_total    = 0
L2_BW  =       4.2756 GB/Sec
L2_BW_total  =       1.9295 GB/Sec
gpu_total_sim_rate=29584

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 90013
	L1I_total_cache_misses = 2778
	L1I_total_cache_miss_rate = 0.0309
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 57232
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0313
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 55440
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 87235
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2778
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 57232
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 90013
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
115, 115, 114, 115, 114, 115, 114, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 
gpgpu_n_tot_thrd_icount = 5237440
gpgpu_n_tot_w_icount = 163670
gpgpu_n_stall_shd_mem = 5731
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8208
gpgpu_n_mem_write_global = 15
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 261481
gpgpu_n_store_insn = 15
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1831424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 845
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:33925	W0_Idle:7738305	W0_Scoreboard:2430278	W1:180	W2:0	W3:0	W4:6	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:163484
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65664 {8:8208,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 600 {40:15,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 328320 {40:8208,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 120 {8:15,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 83 
maxdqlatency = 0 
maxmflatency = 32067 
averagemflatency = 7389 
max_icnt2mem_latency = 31815 
max_icnt2sh_latency = 367098 
mrq_lat_table:983 	145 	158 	258 	208 	283 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1042 	2426 	0 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1116 	29 	24 	0 	2384 	0 	0 	0 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3274 	3543 	1400 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	3 	0 	0 	5 	2 	11 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0        10         0         0         2         0         0         0 
dram[1]:         0         0         0         0         0         1         0         0         0         0        11         0         0         0         0         2 
dram[2]:         0         0         1         0         0         0         0         0         0        10         0         0         0         0         0         0 
dram[3]:         0         0         1         0         0         0         0         0         0         0         0        10         0         0         0         0 
dram[4]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         2         0         0         0 
dram[7]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0        11         0         0         0         2         0         0         0 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659         0         0      4581    137814     11447     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670         0      4580      4581    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714         0         0      4580     76138     11447     11452    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714         0         0      4580      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670         0         0      4580      4584     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652         0         0      4580      4584     11455     11459    164840    164843    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972         0      4580      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730         0         0      4580      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    102622    184728     65672         0      4580      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735         0         0      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683         0         0    125355      4582     11468     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  9.000000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000  6.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
dram[1]: 16.000000 16.000000 16.000000 16.000000  3.000000  2.000000  2.000000      -nan 10.000000 10.000000  4.500000 16.000000 16.000000 16.000000 16.000000  9.000000 
dram[2]: 16.000000 16.000000  8.500000 16.000000  3.000000  3.000000      -nan      -nan 10.000000  5.500000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[3]: 16.000000 16.000000  8.500000 16.000000  5.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000  6.000000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  8.500000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000  8.500000  8.500000 
dram[5]: 16.000000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000  8.500000  8.500000 
dram[6]: 16.000000 16.000000 16.000000 16.000000  3.000000  3.000000  2.000000      -nan 10.000000 10.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
dram[7]: 16.000000 16.000000  8.500000 16.000000  3.000000  2.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000  2.000000  2.000000  2.000000      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[9]: 16.000000 16.000000  8.500000 16.000000  2.000000  2.000000      -nan      -nan 11.000000 11.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[10]: 16.000000 16.000000 16.000000 16.000000  4.000000  2.000000      -nan      -nan  6.500000 11.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
average row locality = 2084/181 = 11.513812
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        18        16        16        16         3         3         0         0        10        11        16        16        17        16        16        16 
dram[1]:        16        16        16        16         3         4         1         0        10        10        18        16        16        16        16        17 
dram[2]:        16        16        17        16         3         3         0         0        10        11        16        16        16        16        16        16 
dram[3]:        16        16        17        16         4         3         0         0        10        10        16        17        16        16        16        16 
dram[4]:        17        16        16        16         3         3         0         0        10        10        16        16        16        16        17        17 
dram[5]:        16        16        16        16         3         3         0         0        10        10        16        16        16        16        17        17 
dram[6]:        16        16        16        16         3         3         1         0        10        10        16        16        17        16        16        16 
dram[7]:        16        16        17        16         3         2         0         0        10        10        16        16        16        16        16        16 
dram[8]:        16        16        16        16         3         2         1         0        10        10        16        16        16        16        16        16 
dram[9]:        16        16        17        16         2         2         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16        16        16        16         3         2         0         0        12        11        16        16        17        16        16        16 
total reads: 2071
min_bank_accesses = 0!
chip skew: 191/186 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         1         0         0         1         0         0         0 
dram[1]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         0         0         0         1         0         0         0         1         0         0         0 
total reads: 13
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21825     23414      1185      1153      1202      1160    none      none       25935     23921     31411     31468     45104     49521     38979     38966
dram[1]:      23443     23395      1171      1119      1169      8885      9089    none       25930     26005     29729     32077     49363     49476     38959     35730
dram[2]:      23415     23382      1099      1100      1258      1255    none      none       25928     26534     29428     29483     49335     49438     38862     38851
dram[3]:      23432     23388      1776      1107       802      1217    none      none       25939     25987     29441     26833     49324     49425     42670     42702
dram[4]:      22059     23396      1156      1124      1242      1183    none      none       25920     25971     29420     29464     49324     49402     40833     40830
dram[5]:      23410     23371      1156      1136      1191      1133    none      none       25917     25979     29420     29475     49268     49398     40787     40806
dram[6]:      23430     23380      1159      1141      1213      1178       170    none       25901     25970     30053     30098     42576     46207     43364     43361
dram[7]:      23434     23413      1144      1156      1135      1217    none      none       28645     28708     30075     30127     46107     46193     43349     43339
dram[8]:      18981     18983      1106      1081       731      1200      8662    none       28665     28754     30088     30126     46088     46189     43399     43378
dram[9]:      19004     18969      1082      1086      1275      1247    none      none       27488     27531     30085     30126     46079     46175     43375     43364
dram[10]:      18984     18934      1165      1136      3297      1162    none      none       24364     27509     30080     30130     41016     46287     43386     43381
maximum mf latency per bank:
dram[0]:      18192     18205       356       368       353       354         0         0     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163       360       364       352     31869     18179         0     10616     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363       359       372         0         0     10607     32067     10648     10682     13306     13318     18268     18283
dram[3]:      18164     18198     10825       371       360       362         0         0     10612     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     18181       365       371       352       355         0         0     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360       353       352         0         0     10607     10623     10640     10678     13300     13310     18268     18300
dram[6]:      18170     18183       360       373       352       350       341         0     10601     10618     10644     10682     27745     13322     18274     18306
dram[7]:      18158     18197       363       367       352       353         0         0     10616     10646     10643     10679     13300     13316     18256     18268
dram[8]:      18166     18213       365       366       362       352     17325         0     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       363       366         0         0     10643     10643     10680     10705     13300     13316     18328     18353
dram[10]:      18175     18207       357       364     10795       367         0         0     14952     10662     10672     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342357 n_act=18 n_pre=4 n_req=192 n_rd=760 n_write=2 bw_util=0.004441
n_activity=2182 dram_eff=0.6984
bk0: 72a 342892i bk1: 64a 342893i bk2: 64a 343009i bk3: 64a 342961i bk4: 12a 343105i bk5: 12a 343103i bk6: 0a 343142i bk7: 0a 343146i bk8: 40a 343048i bk9: 44a 342946i bk10: 64a 342950i bk11: 64a 342854i bk12: 68a 342962i bk13: 64a 342881i bk14: 64a 342994i bk15: 64a 342886i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0145684
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342350 n_act=20 n_pre=5 n_req=193 n_rd=764 n_write=2 bw_util=0.004465
n_activity=2195 dram_eff=0.6979
bk0: 64a 342959i bk1: 64a 342912i bk2: 64a 343000i bk3: 64a 342974i bk4: 12a 343107i bk5: 16a 343073i bk6: 4a 343115i bk7: 0a 343142i bk8: 40a 343052i bk9: 40a 342980i bk10: 72a 342887i bk11: 64a 342858i bk12: 64a 342997i bk13: 64a 342889i bk14: 64a 342997i bk15: 68a 342862i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0124905
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342371 n_act=16 n_pre=2 n_req=188 n_rd=752 n_write=0 bw_util=0.004383
n_activity=2034 dram_eff=0.7394
bk0: 64a 342962i bk1: 64a 342913i bk2: 68a 342935i bk3: 64a 342966i bk4: 12a 343106i bk5: 12a 343090i bk6: 0a 343141i bk7: 0a 343143i bk8: 40a 343052i bk9: 44a 342950i bk10: 64a 342952i bk11: 64a 342860i bk12: 64a 342997i bk13: 64a 342889i bk14: 64a 343005i bk15: 64a 342914i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0113831
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342363 n_act=17 n_pre=3 n_req=191 n_rd=756 n_write=2 bw_util=0.004418
n_activity=2083 dram_eff=0.7278
bk0: 64a 342927i bk1: 64a 342888i bk2: 68a 342974i bk3: 64a 342969i bk4: 16a 343094i bk5: 12a 343099i bk6: 0a 343142i bk7: 0a 343143i bk8: 40a 343053i bk9: 40a 342984i bk10: 64a 342975i bk11: 68a 342820i bk12: 64a 342992i bk13: 64a 342885i bk14: 64a 342985i bk15: 64a 342905i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0127236
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342365 n_act=17 n_pre=3 n_req=189 n_rd=756 n_write=0 bw_util=0.004406
n_activity=2098 dram_eff=0.7207
bk0: 68a 342916i bk1: 64a 342892i bk2: 64a 343010i bk3: 64a 342959i bk4: 12a 343107i bk5: 12a 343104i bk6: 0a 343142i bk7: 0a 343142i bk8: 40a 343051i bk9: 40a 342985i bk10: 64a 342956i bk11: 64a 342853i bk12: 64a 342995i bk13: 64a 342889i bk14: 68a 342952i bk15: 68a 342862i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0126916
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342371 n_act=16 n_pre=2 n_req=188 n_rd=752 n_write=0 bw_util=0.004383
n_activity=2054 dram_eff=0.7322
bk0: 64a 342942i bk1: 64a 342893i bk2: 64a 343007i bk3: 64a 342970i bk4: 12a 343106i bk5: 12a 343108i bk6: 0a 343142i bk7: 0a 343142i bk8: 40a 343050i bk9: 40a 342981i bk10: 64a 342964i bk11: 64a 342870i bk12: 64a 343005i bk13: 64a 342890i bk14: 68a 342961i bk15: 68a 342872i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0118785
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342370 n_act=16 n_pre=1 n_req=190 n_rd=752 n_write=2 bw_util=0.004395
n_activity=2036 dram_eff=0.7407
bk0: 64a 342925i bk1: 64a 342877i bk2: 64a 342986i bk3: 64a 342938i bk4: 12a 343105i bk5: 12a 343105i bk6: 4a 343117i bk7: 0a 343142i bk8: 40a 343053i bk9: 40a 342988i bk10: 64a 342950i bk11: 64a 342854i bk12: 68a 342962i bk13: 64a 342887i bk14: 64a 342990i bk15: 64a 342858i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0134435
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342381 n_act=15 n_pre=1 n_req=186 n_rd=744 n_write=0 bw_util=0.004336
n_activity=1962 dram_eff=0.7584
bk0: 64a 342936i bk1: 64a 342884i bk2: 68a 342976i bk3: 64a 342942i bk4: 12a 343106i bk5: 8a 343112i bk6: 0a 343138i bk7: 0a 343139i bk8: 40a 343050i bk9: 40a 342979i bk10: 64a 342951i bk11: 64a 342856i bk12: 64a 343006i bk13: 64a 342898i bk14: 64a 342996i bk15: 64a 342898i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0131753
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342378 n_act=16 n_pre=1 n_req=188 n_rd=744 n_write=2 bw_util=0.004348
n_activity=1998 dram_eff=0.7467
bk0: 64a 342927i bk1: 64a 342877i bk2: 64a 343001i bk3: 64a 342962i bk4: 12a 343071i bk5: 8a 343106i bk6: 4a 343114i bk7: 0a 343140i bk8: 40a 343050i bk9: 40a 342981i bk10: 64a 342994i bk11: 64a 342890i bk12: 64a 342996i bk13: 64a 342900i bk14: 64a 342990i bk15: 64a 342888i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0128402
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342377 n_act=15 n_pre=1 n_req=187 n_rd=748 n_write=0 bw_util=0.00436
n_activity=2001 dram_eff=0.7476
bk0: 64a 342942i bk1: 64a 342890i bk2: 68a 342983i bk3: 64a 342969i bk4: 8a 343113i bk5: 8a 343105i bk6: 0a 343140i bk7: 0a 343141i bk8: 44a 343035i bk9: 44a 342967i bk10: 64a 342980i bk11: 64a 342882i bk12: 64a 343006i bk13: 64a 342898i bk14: 64a 343004i bk15: 64a 342909i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0116133
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342364 n_act=16 n_pre=2 n_req=192 n_rd=756 n_write=3 bw_util=0.004424
n_activity=2063 dram_eff=0.7358
bk0: 64a 342944i bk1: 64a 342919i bk2: 64a 343011i bk3: 64a 342969i bk4: 12a 343102i bk5: 8a 343102i bk6: 0a 343139i bk7: 0a 343142i bk8: 48a 343000i bk9: 44a 342965i bk10: 64a 342981i bk11: 64a 342877i bk12: 68a 342961i bk13: 64a 342890i bk14: 64a 342989i bk15: 64a 342899i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0125021

========= L2 cache stats =========
L2_cache_bank[0]: Access = 402, Miss = 96, Miss_rate = 0.239, Pending_hits = 305, Reservation_fails = 0
L2_cache_bank[1]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 275, Reservation_fails = 0
L2_cache_bank[2]: Access = 396, Miss = 96, Miss_rate = 0.242, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[3]: Access = 374, Miss = 95, Miss_rate = 0.254, Pending_hits = 275, Reservation_fails = 0
L2_cache_bank[4]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[5]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[6]: Access = 381, Miss = 95, Miss_rate = 0.249, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[7]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[8]: Access = 401, Miss = 95, Miss_rate = 0.237, Pending_hits = 304, Reservation_fails = 0
L2_cache_bank[9]: Access = 400, Miss = 94, Miss_rate = 0.235, Pending_hits = 301, Reservation_fails = 0
L2_cache_bank[10]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[11]: Access = 400, Miss = 94, Miss_rate = 0.235, Pending_hits = 303, Reservation_fails = 0
L2_cache_bank[12]: Access = 374, Miss = 95, Miss_rate = 0.254, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[13]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[14]: Access = 372, Miss = 94, Miss_rate = 0.253, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[15]: Access = 368, Miss = 92, Miss_rate = 0.250, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[16]: Access = 370, Miss = 94, Miss_rate = 0.254, Pending_hits = 272, Reservation_fails = 0
L2_cache_bank[17]: Access = 368, Miss = 92, Miss_rate = 0.250, Pending_hits = 269, Reservation_fails = 0
L2_cache_bank[18]: Access = 374, Miss = 94, Miss_rate = 0.251, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[19]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[20]: Access = 375, Miss = 96, Miss_rate = 0.256, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[21]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 276, Reservation_fails = 0
L2_total_cache_accesses = 8336
L2_total_cache_misses = 2071
L2_total_cache_miss_rate = 0.2484
L2_total_cache_pending_hits = 6164
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 99
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6056
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2053
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 81
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8208
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 85
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=16940
icnt_total_pkts_simt_to_mem=8351
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 21.511
	minimum = 6
	maximum = 96
Network latency average = 15.5411
	minimum = 6
	maximum = 60
Slowest packet = 27
Flit latency average = 14.4738
	minimum = 6
	maximum = 60
Slowest flit = 27
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000902179
	minimum = 0.000746765 (at node 10)
	maximum = 0.00108768 (at node 28)
Accepted packet rate average = 0.000902179
	minimum = 0.000746765 (at node 10)
	maximum = 0.00108768 (at node 28)
Injected flit rate average = 0.00136858
	minimum = 0.000746765 (at node 10)
	maximum = 0.00239723 (at node 36)
Accepted flit rate average= 0.00136858
	minimum = 0.000995687 (at node 43)
	maximum = 0.00194808 (at node 1)
Injected packet length average = 1.51697
Accepted packet length average = 1.51697
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.511 (1 samples)
	minimum = 6 (1 samples)
	maximum = 96 (1 samples)
Network latency average = 15.5411 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Flit latency average = 14.4738 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000902179 (1 samples)
	minimum = 0.000746765 (1 samples)
	maximum = 0.00108768 (1 samples)
Accepted packet rate average = 0.000902179 (1 samples)
	minimum = 0.000746765 (1 samples)
	maximum = 0.00108768 (1 samples)
Injected flit rate average = 0.00136858 (1 samples)
	minimum = 0.000746765 (1 samples)
	maximum = 0.00239723 (1 samples)
Accepted flit rate average = 0.00136858 (1 samples)
	minimum = 0.000995687 (1 samples)
	maximum = 0.00194808 (1 samples)
Injected packet size average = 1.51697 (1 samples)
Accepted packet size average = 1.51697 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 48 sec (168 sec)
gpgpu_simulation_rate = 29584 (inst/sec)
gpgpu_simulation_rate = 2437 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 4197
gpu_sim_insn = 4446874
gpu_ipc =    1059.5364
gpu_tot_sim_cycle = 635831
gpu_tot_sim_insn = 9417112
gpu_tot_ipc =      14.8107
gpu_tot_issued_cta = 1022
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14384
partiton_reqs_in_parallel = 92222
partiton_reqs_in_parallel_total    = 4065469
partiton_level_parallism =      21.9733
partiton_level_parallism_total  =       6.5390
partiton_reqs_in_parallel_util = 92222
partiton_reqs_in_parallel_util_total    = 4065469
gpu_sim_cycle_parition_util = 4197
gpu_tot_sim_cycle_parition_util    = 184798
partiton_level_parallism_util =      21.9733
partiton_level_parallism_util_total  =      21.9989
partiton_replys_in_parallel = 8255
partiton_replys_in_parallel_total    = 8336
L2_BW  =     186.4289 GB/Sec
L2_BW_total  =       2.4732 GB/Sec
gpu_total_sim_rate=52028

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 171793
	L1I_total_cache_misses = 5466
	L1I_total_cache_miss_rate = 0.0318
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 98112
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0183
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 96320
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 166327
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5466
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 98112
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 171793
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
220, 220, 219, 220, 219, 220, 219, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 191, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 
gpgpu_n_tot_thrd_icount = 9948320
gpgpu_n_tot_w_icount = 310885
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16379
gpgpu_n_mem_write_global = 43
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 522925
gpgpu_n_store_insn = 43
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3139584
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:51482	W0_Idle:7762351	W0_Scoreboard:2492463	W1:257	W2:0	W3:0	W4:12	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:310616
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 131032 {8:16379,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1720 {40:43,}
traffic_breakdown_coretomem[INST_ACC_R] = 1128 {8:141,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 655160 {40:16379,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 344 {8:43,}
traffic_breakdown_memtocore[INST_ACC_R] = 19176 {136:141,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 32067 
averagemflatency = 3673 
max_icnt2mem_latency = 31815 
max_icnt2sh_latency = 635602 
mrq_lat_table:2437 	267 	270 	377 	299 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2585 	9046 	36 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3028 	229 	109 	3 	8388 	51 	0 	0 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	6136 	6218 	3692 	361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	28 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	10 	0 	0 	5 	2 	11 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[1]:         0         0         0         0         0         1         0         0        10        10        11        16        16        16        16        16 
dram[2]:         0         0         1         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[3]:         0         0         1         0         0         0         0         0        10        10        16        10        16        16        16        16 
dram[4]:         1         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[5]:         0         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[6]:         0         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[7]:         0         0         1         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[8]:         0         0         0         0         2         0         0         0        10        10        16        16        16        16        16        16 
dram[9]:         0         0         1         0         0         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:         0         0         0         0         0         0         0         0        11        11        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659       971       975      4581    137814     11447     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670      1018      4580      4581    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714      1018      1024      4580     76138     11447     11452    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714      1019      1021      4580      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670      1021      1028      4580      4584     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652      1022      1024      4580      4584     11455     11459    164840    164843    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972       987      4580      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730       991       995      4580      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    102622    184728     65672       984      4580      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735       987       990      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683       903       966    125355      4582     11468     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  9.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.500000 16.000000 16.000000 11.333333 16.000000 16.000000 16.000000 
dram[1]: 16.000000 16.000000 16.000000 16.000000 16.000000  8.500000 17.000000 16.000000 13.000000 13.000000  6.800000 16.000000 16.000000 16.000000 16.000000 11.000000 
dram[2]: 16.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[3]: 16.000000 16.000000  8.500000 16.000000 17.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  8.500000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[6]: 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 17.000000 16.000000 13.000000 13.000000 16.000000 16.000000 11.333333 16.000000 11.000000 11.000000 
dram[7]: 16.000000 16.000000  8.500000 16.000000 16.000000 15.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000  8.500000 15.000000 17.000000 16.000000 13.000000 13.000000 16.000000 16.000000 12.333333 16.000000 16.000000 15.500000 
dram[9]: 16.000000 16.000000  8.500000 16.000000 15.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 16.000000 16.000000 15.500000 15.500000 
dram[10]: 16.000000 16.000000 16.000000 16.000000 17.000000 16.000000 16.000000 16.000000  9.666667 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4127/290 = 14.231034
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        18        16        16        16        16        16        16        16        26        26        32        32        33        32        32        32 
dram[1]:        16        16        16        16        16        17        16        16        26        26        34        32        32        32        32        32 
dram[2]:        16        16        17        16        16        16        16        16        26        27        32        32        32        32        32        32 
dram[3]:        16        16        17        16        16        16        16        16        26        26        32        33        32        32        32        32 
dram[4]:        17        16        16        16        16        16        16        16        26        26        32        32        32        32        33        33 
dram[5]:        16        16        16        16        16        16        16        16        26        26        32        32        32        32        33        33 
dram[6]:        16        16        16        16        16        16        16        16        26        26        32        32        33        32        33        33 
dram[7]:        16        16        17        16        16        15        16        16        26        26        32        32        32        32        32        32 
dram[8]:        16        16        16        16        16        15        16        16        26        26        32        32        33        32        32        31 
dram[9]:        16        16        17        16        15        15        16        16        27        27        32        32        32        32        31        31 
dram[10]:        16        16        16        16        16        16        16        16        28        27        32        32        33        32        31        31 
total reads: 4110
bank skew: 34/15 = 2.27
chip skew: 375/371 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         1         0         0         1         0         0         0 
dram[1]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         1         0         1         0         0         0         0         0         4         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         0         0         0         1         0         0         0         1         0         0         0 
total reads: 17
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21838     23414      1185      1168      1326      1322      1350      1378     10741     11352     16359     16380     24458     25345     20130     20120
dram[1]:      23443     23395      1171      1119      1325      3168      2293      1404     10683     10719     16356     16709     25291     25325     20115     20088
dram[2]:      23415     23382      1113      1100      1435      1331      1412      1378     10717     11519     15398     15408     25277     25302     20057     20035
dram[3]:      23432     23388      1776      1107      1365      1467      1295      1419     10707     10731     15372     14816     25274     25315     21976     21980
dram[4]:      22072     23396      1156      1124      1450      1405      1427      1467     10751     10736     15371     15390     25293     25311     21682     21666
dram[5]:      23410     23371      1156      1136      1332      1405      1372      1408     10691     10726     15365     15385     25259     25309     21651     21641
dram[6]:      23430     23380      1159      1141      1313      1407      1202      1294     10674     10709     15678     15710     23119     23701     21643     21643
dram[7]:      23434     23413      1158      1156      1281      1389      1273      1253     11745     11785     15704     15721     23662     23669     22317     22307
dram[8]:      18981     18983      1106      1081      1249      1368      2282      1329     11740     11777     15697     15713     20494     23696     22321     22980
dram[9]:      19004     18969      1096      1086      1321      1330      1298      1334     11943     11910     15707     15714     23656     23689     22999     22973
dram[10]:      18984     18934      1165      1136      1848      1338      1220      1283     11601     11932     15692     15711     22308     23754     23026     23016
maximum mf latency per bank:
dram[0]:      18192     18205       356       368       412       423       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163       360       364       407     31869     18179       492     10616     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363       458       410       496       474     10607     32067     10648     10682     13306     13318     18268     18283
dram[3]:      18164     18198     10825       371       479       499       491       556     10612     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     18181       365       371       497       463       548       526     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360       411       441       480       518     10607     10623     10640     10678     13300     13310     18268     18300
dram[6]:      18170     18183       360       373       412       444       463       512     10601     10618     10644     10682     27745     13322     18274     18306
dram[7]:      18158     18197       363       367       405       413       473       437     10616     10646     10643     10679     13300     13316     18256     18268
dram[8]:      18166     18213       365       366       460       441     17325       489     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       402       418       440       501     10643     10643     10680     10705     13300     13316     18328     18353
dram[10]:      18175     18207       357       364     10795       430       472       489     14952     10662     10672     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349393 n_act=27 n_pre=11 n_req=377 n_rd=1500 n_write=2 bw_util=0.00856
n_activity=4275 dram_eff=0.7027
bk0: 72a 350682i bk1: 64a 350685i bk2: 64a 350801i bk3: 64a 350754i bk4: 64a 350781i bk5: 64a 350669i bk6: 64a 350606i bk7: 64a 350522i bk8: 104a 350679i bk9: 104a 350547i bk10: 128a 350599i bk11: 128a 350442i bk12: 132a 350611i bk13: 128a 350510i bk14: 128a 350648i bk15: 128a 350506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0206564
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349389 n_act=29 n_pre=13 n_req=377 n_rd=1500 n_write=2 bw_util=0.00856
n_activity=4320 dram_eff=0.6954
bk0: 64a 350748i bk1: 64a 350704i bk2: 64a 350792i bk3: 64a 350767i bk4: 64a 350779i bk5: 68a 350665i bk6: 64a 350620i bk7: 64a 350553i bk8: 104a 350660i bk9: 104a 350540i bk10: 136a 350523i bk11: 128a 350435i bk12: 128a 350650i bk13: 128a 350516i bk14: 128a 350648i bk15: 128a 350474i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0194425
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349401 n_act=26 n_pre=10 n_req=374 n_rd=1496 n_write=0 bw_util=0.008526
n_activity=4129 dram_eff=0.7246
bk0: 64a 350752i bk1: 64a 350706i bk2: 68a 350728i bk3: 64a 350760i bk4: 64a 350778i bk5: 64a 350681i bk6: 64a 350637i bk7: 64a 350553i bk8: 104a 350646i bk9: 108a 350475i bk10: 128a 350592i bk11: 128a 350464i bk12: 128a 350648i bk13: 128a 350500i bk14: 128a 350655i bk15: 128a 350517i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0184822
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349397 n_act=27 n_pre=11 n_req=376 n_rd=1496 n_write=2 bw_util=0.008537
n_activity=4230 dram_eff=0.7083
bk0: 64a 350717i bk1: 64a 350680i bk2: 68a 350766i bk3: 64a 350761i bk4: 64a 350780i bk5: 64a 350730i bk6: 64a 350682i bk7: 64a 350577i bk8: 104a 350694i bk9: 104a 350518i bk10: 128a 350627i bk11: 132a 350438i bk12: 128a 350633i bk13: 128a 350497i bk14: 128a 350619i bk15: 128a 350526i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0171115
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349395 n_act=27 n_pre=11 n_req=375 n_rd=1500 n_write=0 bw_util=0.008549
n_activity=4208 dram_eff=0.7129
bk0: 68a 350705i bk1: 64a 350684i bk2: 64a 350802i bk3: 64a 350754i bk4: 64a 350775i bk5: 64a 350714i bk6: 64a 350622i bk7: 64a 350541i bk8: 104a 350621i bk9: 104a 350502i bk10: 128a 350594i bk11: 128a 350442i bk12: 128a 350646i bk13: 128a 350504i bk14: 132a 350600i bk15: 132a 350452i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0191176
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349401 n_act=26 n_pre=10 n_req=374 n_rd=1496 n_write=0 bw_util=0.008526
n_activity=4149 dram_eff=0.7211
bk0: 64a 350730i bk1: 64a 350684i bk2: 64a 350799i bk3: 64a 350763i bk4: 64a 350781i bk5: 64a 350682i bk6: 64a 350590i bk7: 64a 350530i bk8: 104a 350681i bk9: 104a 350546i bk10: 128a 350613i bk11: 128a 350468i bk12: 128a 350656i bk13: 128a 350501i bk14: 132a 350608i bk15: 132a 350483i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0204426
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349393 n_act=27 n_pre=11 n_req=377 n_rd=1500 n_write=2 bw_util=0.00856
n_activity=4268 dram_eff=0.7038
bk0: 64a 350711i bk1: 64a 350667i bk2: 64a 350776i bk3: 64a 350730i bk4: 64a 350778i bk5: 64a 350689i bk6: 64a 350638i bk7: 64a 350577i bk8: 104a 350688i bk9: 104a 350525i bk10: 128a 350602i bk11: 128a 350438i bk12: 132a 350610i bk13: 128a 350506i bk14: 132a 350608i bk15: 132a 350375i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.01928
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349411 n_act=25 n_pre=9 n_req=372 n_rd=1488 n_write=0 bw_util=0.00848
n_activity=4041 dram_eff=0.7365
bk0: 64a 350724i bk1: 64a 350676i bk2: 68a 350768i bk3: 64a 350734i bk4: 64a 350790i bk5: 60a 350688i bk6: 64a 350605i bk7: 64a 350640i bk8: 104a 350682i bk9: 104a 350528i bk10: 128a 350600i bk11: 128a 350437i bk12: 128a 350649i bk13: 128a 350496i bk14: 128a 350645i bk15: 128a 350508i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0179778
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349407 n_act=26 n_pre=10 n_req=377 n_rd=1484 n_write=6 bw_util=0.008492
n_activity=4183 dram_eff=0.7124
bk0: 64a 350716i bk1: 64a 350668i bk2: 64a 350793i bk3: 64a 350754i bk4: 64a 350740i bk5: 60a 350668i bk6: 64a 350579i bk7: 64a 350539i bk8: 104a 350664i bk9: 104a 350540i bk10: 128a 350635i bk11: 128a 350485i bk12: 132a 350598i bk13: 128a 350515i bk14: 128a 350637i bk15: 124a 350505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0185933
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349415 n_act=25 n_pre=9 n_req=371 n_rd=1484 n_write=0 bw_util=0.008457
n_activity=4093 dram_eff=0.7251
bk0: 64a 350732i bk1: 64a 350682i bk2: 68a 350775i bk3: 64a 350762i bk4: 60a 350807i bk5: 60a 350707i bk6: 64a 350615i bk7: 64a 350519i bk8: 108a 350629i bk9: 108a 350524i bk10: 128a 350628i bk11: 128a 350467i bk12: 128a 350656i bk13: 128a 350516i bk14: 124a 350662i bk15: 124a 350550i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0156953
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349398 n_act=26 n_pre=10 n_req=377 n_rd=1496 n_write=3 bw_util=0.008543
n_activity=4230 dram_eff=0.7087
bk0: 64a 350734i bk1: 64a 350710i bk2: 64a 350804i bk3: 64a 350763i bk4: 64a 350785i bk5: 64a 350674i bk6: 64a 350599i bk7: 64a 350540i bk8: 112a 350635i bk9: 108a 350552i bk10: 128a 350631i bk11: 128a 350448i bk12: 132a 350614i bk13: 128a 350510i bk14: 124a 350635i bk15: 124a 350497i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0164932

========= L2 cache stats =========
L2_cache_bank[0]: Access = 776, Miss = 189, Miss_rate = 0.244, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 747, Miss = 186, Miss_rate = 0.249, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 769, Miss = 188, Miss_rate = 0.244, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 748, Miss = 187, Miss_rate = 0.250, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 747, Miss = 187, Miss_rate = 0.250, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 754, Miss = 187, Miss_rate = 0.248, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 745, Miss = 187, Miss_rate = 0.251, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 774, Miss = 188, Miss_rate = 0.243, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 775, Miss = 188, Miss_rate = 0.243, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 740, Miss = 185, Miss_rate = 0.250, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 749, Miss = 187, Miss_rate = 0.250, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 736, Miss = 184, Miss_rate = 0.250, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 744, Miss = 186, Miss_rate = 0.250, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 740, Miss = 185, Miss_rate = 0.250, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 748, Miss = 188, Miss_rate = 0.251, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 745, Miss = 186, Miss_rate = 0.250, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 16591
L2_total_cache_misses = 4110
L2_total_cache_miss_rate = 0.2477
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4089
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16379
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 43
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 141
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=33590
icnt_total_pkts_simt_to_mem=16634
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.7335
	minimum = 6
	maximum = 113
Network latency average = 13.295
	minimum = 6
	maximum = 80
Slowest packet = 16689
Flit latency average = 14.2378
	minimum = 6
	maximum = 79
Slowest flit = 30257
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.039347
	minimum = 0.0326501 (at node 9)
	maximum = 0.0477836 (at node 40)
Accepted packet rate average = 0.039347
	minimum = 0.0326501 (at node 9)
	maximum = 0.0477836 (at node 40)
Injected flit rate average = 0.0594209
	minimum = 0.0326501 (at node 9)
	maximum = 0.105458 (at node 40)
Accepted flit rate average= 0.0594209
	minimum = 0.0438513 (at node 45)
	maximum = 0.0774547 (at node 1)
Injected packet length average = 1.51018
Accepted packet length average = 1.51018
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.1222 (2 samples)
	minimum = 6 (2 samples)
	maximum = 104.5 (2 samples)
Network latency average = 14.418 (2 samples)
	minimum = 6 (2 samples)
	maximum = 70 (2 samples)
Flit latency average = 14.3558 (2 samples)
	minimum = 6 (2 samples)
	maximum = 69.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0201246 (2 samples)
	minimum = 0.0166985 (2 samples)
	maximum = 0.0244356 (2 samples)
Accepted packet rate average = 0.0201246 (2 samples)
	minimum = 0.0166985 (2 samples)
	maximum = 0.0244356 (2 samples)
Injected flit rate average = 0.0303947 (2 samples)
	minimum = 0.0166985 (2 samples)
	maximum = 0.0539274 (2 samples)
Accepted flit rate average = 0.0303947 (2 samples)
	minimum = 0.0224235 (2 samples)
	maximum = 0.0397014 (2 samples)
Injected packet size average = 1.51033 (2 samples)
Accepted packet size average = 1.51033 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 1 sec (181 sec)
gpgpu_simulation_rate = 52028 (inst/sec)
gpgpu_simulation_rate = 3512 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 221982
gpu_sim_insn = 4971019
gpu_ipc =      22.3938
gpu_tot_sim_cycle = 1085035
gpu_tot_sim_insn = 14388131
gpu_tot_ipc =      13.2605
gpu_tot_issued_cta = 1533
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14384
partiton_reqs_in_parallel = 4883604
partiton_reqs_in_parallel_total    = 4157691
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.3327
partiton_reqs_in_parallel_util = 4883604
partiton_reqs_in_parallel_util_total    = 4157691
gpu_sim_cycle_parition_util = 221982
gpu_tot_sim_cycle_parition_util    = 188995
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 8451
partiton_replys_in_parallel_total    = 16591
L2_BW  =       3.6085 GB/Sec
L2_BW_total  =       2.1876 GB/Sec
gpu_total_sim_rate=40416

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 262234
	L1I_total_cache_misses = 5473
	L1I_total_cache_miss_rate = 0.0209
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 155344
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0115
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 153552
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 256761
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5473
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 155344
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 262234
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
358, 358, 357, 358, 357, 358, 357, 358, 358, 358, 358, 358, 358, 358, 358, 358, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 457, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 
gpgpu_n_tot_thrd_icount = 15212192
gpgpu_n_tot_w_icount = 475381
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 24748
gpgpu_n_mem_write_global = 118
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 784567
gpgpu_n_store_insn = 118
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4971008
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:74464	W0_Idle:19530948	W0_Scoreboard:2933263	W1:1263	W2:0	W3:0	W4:18	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:474100
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 197984 {8:24748,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4720 {40:118,}
traffic_breakdown_coretomem[INST_ACC_R] = 1184 {8:148,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 989920 {40:24748,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 944 {8:118,}
traffic_breakdown_memtocore[INST_ACC_R] = 20128 {136:148,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 128582 
averagemflatency = 2509 
max_icnt2mem_latency = 128341 
max_icnt2sh_latency = 1085034 
mrq_lat_table:2514 	267 	270 	410 	301 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10951 	9095 	36 	0 	899 	128 	2570 	1197 	4 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8049 	237 	109 	3 	11781 	51 	0 	0 	0 	899 	128 	2570 	1197 	4 	14 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	14100 	6622 	3693 	361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	17 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	70 	21 	1 	3 	5 	3 	15 	9 	3 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16         0         0        16         0        16         0        16        10        17        16        16        16        16        16        16 
dram[1]:         0         0        16         0         0        16         0         0        16        16        11        16        16        16        16        16 
dram[2]:         0        16         1         0        16         0         0         0        16        10        16        16        16        16        16        16 
dram[3]:         0        16         1         0        17        16        16        16        16        16        16        10        16        16        16        16 
dram[4]:        16        16         0         0         0         0        16         0        10        16        16        16        16        16        16        16 
dram[5]:         0        16         0         0        16         0        16         0        16        10        16        16        16        16        16        16 
dram[6]:         0        16        16         0        16         0         0        16        16        10        16        16        16        16        16        16 
dram[7]:         0        16         1        16         0         0         0         0        16        10        16        16        16        16        16        16 
dram[8]:         0        16         0         0        15         0         0         0        16        10        16        16        16        16        16        16 
dram[9]:        16         0         1        16        15         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16         0         0         0         0        16        16         0        11        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659       971    198350      4581    137814    217900     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670      1018    127965    109967    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714      1018      1024    105242     76138    201991     89399    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714     92204    220942    127933      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670    181522      1028      4580     92129     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652    115552      1024     47801      4584     31553     11459    196814    175486    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972    110085     98670      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730       991       995     49625      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    171335    184728     65672       984    198246      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735       987       990      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683     96221       966    125355     89487    175851     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  6.333333 16.000000 16.000000  6.666667 16.000000  9.000000 16.000000  8.500000 13.000000  6.400000 11.000000 16.000000 11.333333 16.000000 11.000000 16.000000 
dram[1]: 16.000000 16.000000  9.000000 16.000000 16.000000  6.000000 17.000000 16.000000  9.333333  9.000000  6.800000 16.000000 16.000000 16.000000 16.000000 11.000000 
dram[2]: 16.000000  8.500000  8.500000 16.000000  7.000000 16.000000 16.000000 16.000000  7.250000  9.000000 11.000000 11.333333 16.000000 11.000000 16.000000 16.000000 
dram[3]: 16.000000  9.000000  8.500000 16.000000  9.500000  8.500000  8.500000  9.000000  7.250000  9.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  6.000000  6.000000 16.000000 16.000000 16.000000 16.000000  8.500000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000  8.500000 16.000000 16.000000  9.000000 16.000000  9.000000 16.000000  9.000000 13.000000 11.333333 16.000000 11.333333 11.333333 11.000000 11.000000 
dram[6]: 16.000000  8.500000  5.000000 16.000000  9.000000 16.000000 17.000000  6.333333  7.250000 13.000000 11.000000 16.000000  8.750000 16.000000  8.750000 11.000000 
dram[7]: 16.000000  8.500000  8.500000  6.333333 16.000000 15.000000 16.000000 16.000000  9.333333 13.000000 11.000000 11.333333 16.000000 16.000000 11.000000 16.000000 
dram[8]: 16.000000  8.500000 16.000000 16.000000  5.000000 15.000000 17.000000 16.000000  9.000000 13.000000 16.000000 16.000000 12.333333 11.333333 16.000000 15.500000 
dram[9]:  8.500000 16.000000  8.500000  8.500000  6.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 11.000000 
dram[10]:  8.500000 16.000000 16.000000 16.000000 17.000000  8.500000  8.500000 16.000000  9.666667  9.333333 11.333333 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4239/367 = 11.550408
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        16        16        18        16        17        16        17        26        29        33        32        33        32        33        32 
dram[1]:        16        16        17        16        16        18        16        16        27        27        34        32        32        32        32        32 
dram[2]:        16        17        17        16        19        16        16        16        28        27        33        33        32        33        32        32 
dram[3]:        16        17        17        16        17        17        17        17        28        27        32        33        32        32        32        32 
dram[4]:        18        18        16        16        16        16        17        16        26        27        32        32        32        32        33        33 
dram[5]:        16        17        16        16        17        16        17        16        27        26        33        32        33        33        33        33 
dram[6]:        16        17        19        16        17        16        16        18        28        26        33        32        34        32        34        33 
dram[7]:        16        17        17        18        16        15        16        16        27        26        33        33        32        32        33        32 
dram[8]:        16        17        16        16        18        15        16        16        27        26        32        32        33        33        32        31 
dram[9]:        17        16        17        17        17        15        16        16        27        27        32        32        33        32        31        32 
dram[10]:        17        16        16        16        16        17        17        16        28        28        33        32        33        32        31        31 
total reads: 4188
bank skew: 34/15 = 2.27
chip skew: 387/376 = 1.03
number of total write accesses:
dram[0]:         0         0         0         2         0         1         0         0         0         3         0         0         1         0         0         0 
dram[1]:         0         0         1         0         0         0         1         0         1         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         2         0         0         0         1         0         0         1         0         0         0         0 
dram[3]:         0         1         0         0         2         0         0         1         1         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         0         1         0         0         0         1         0         1         1         0         0 
dram[6]:         0         0         1         0         1         0         1         1         1         0         0         0         1         0         1         0 
dram[7]:         0         0         0         1         0         0         0         0         1         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         2         0         1         0         0         0         0         0         4         1         0         0 
dram[9]:         0         0         0         0         1         0         0         0         0         0         0         0         1         0         0         1 
dram[10]:         0         0         0         0         1         0         0         0         1         0         1         0         1         0         0         0 
total reads: 51
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21363     24071      1837      4080      1482      5978      1350      1318     11051      9858     16216     16726     24806     25681     19972     20439
dram[1]:      24152     24085      8762      1764      1461      3141      2293      1404     11597     10613     16797     17073     25630     25654     20444     20401
dram[2]:      24143     22678      1736      1764     10251      1455      1412      1378      9918     11812     15433     14839     25613     27301     20409     20386
dram[3]:      24175     21434      2452      1764      1361      1532      1240      1280     11462     10627     15745     15164     25600     25642     22309     22314
dram[4]:      21514     22955      1847      1813      1579      1543      1630      1467     11062     10635     15748     15751     25626     25627     21993     21977
dram[5]:      24126     22668      1806      1780      5672      1542      5030      1408     10602     11015     15699     15735     24110     26637     21982     21964
dram[6]:      24147     23458      9079      1792      5116      1545      1209      1127      9873     11007     15574     16068     23241     24032     21516     21948
dram[7]:      24115     22684      1851      5134      1409      1488      1273      1253     11210     12072     15586     15134     23997     23993     22619     22624
dram[8]:      19672     18518      1814      1756      1197      1451      2282      1343     11624     12072     16052     16058     20784     22618     22646     23310
dram[9]:      18599     19672      1738      1648      1222      1413      1298      1334     12281     12231     16058     16056     22586     24017     23329     24010
dram[10]:      18532     19612      1828      1787      1953      1366      5609      1283     11929     11814     17623     16054     22646     24095     23366     23351
maximum mf latency per bank:
dram[0]:      18192     18205       356     52123       412     84262       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364       407     31869     18179       492     39113     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363     98251       410       496       474     10607     32067     10648     10682     13306     79960     18268     18283
dram[3]:      18164     18198     10825       371       479       499       491       556     31713     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     25583       365       371       497       463      3445       526     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721       373     69001       444       463       512     10601     10618     10644     10682     27745     13322     28241     18306
dram[7]:      18158     18197       363     67274       405       413       473       437     10616     10646     10643     10679     13300     13316     20756     18268
dram[8]:      18166     18213       365       366       460       441     17325       489     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       402       418       440       501     10643     10643     10680     10705     13300     13316     18328     69677
dram[10]:      18175     18207       357       364     10795       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761515 n_act=37 n_pre=21 n_req=392 n_rd=1540 n_write=7 bw_util=0.004054
n_activity=4795 dram_eff=0.6453
bk0: 76a 762840i bk1: 64a 762873i bk2: 64a 762990i bk3: 72a 762867i bk4: 64a 762967i bk5: 68a 762817i bk6: 64a 762793i bk7: 68a 762677i bk8: 104a 762866i bk9: 116a 762628i bk10: 132a 762750i bk11: 128a 762624i bk12: 132a 762797i bk13: 128a 762697i bk14: 132a 762805i bk15: 128a 762694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00961841
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761550 n_act=33 n_pre=17 n_req=383 n_rd=1516 n_write=4 bw_util=0.003984
n_activity=4528 dram_eff=0.6714
bk0: 64a 762937i bk1: 64a 762893i bk2: 68a 762943i bk3: 64a 762954i bk4: 64a 762966i bk5: 72a 762820i bk6: 64a 762805i bk7: 64a 762740i bk8: 108a 762809i bk9: 108a 762693i bk10: 136a 762706i bk11: 128a 762621i bk12: 128a 762836i bk13: 128a 762703i bk14: 128a 762837i bk15: 128a 762663i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0089881
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761532 n_act=34 n_pre=18 n_req=387 n_rd=1532 n_write=4 bw_util=0.004026
n_activity=4570 dram_eff=0.6722
bk0: 64a 762940i bk1: 68a 762862i bk2: 68a 762915i bk3: 64a 762949i bk4: 76a 762868i bk5: 64a 762866i bk6: 64a 762823i bk7: 64a 762740i bk8: 112a 762764i bk9: 108a 762660i bk10: 132a 762748i bk11: 132a 762614i bk12: 128a 762834i bk13: 132a 762655i bk14: 128a 762841i bk15: 128a 762705i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0086736
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0xc08d6080, atomic=0 1 entries : 0x7f78eb45d7b0 :  mf: uid=463971, sid23:w63, part=3, addr=0xc08d60e0, load , size=32, unknown  status = IN_PARTITION_DRAM (1085034), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761533 n_act=35 n_pre=19 n_req=388 n_rd=1527 n_write=6 bw_util=0.004018
n_activity=4629 dram_eff=0.6623
bk0: 64a 762904i bk1: 68a 762831i bk2: 68a 762954i bk3: 64a 762951i bk4: 68a 762933i bk5: 68a 762887i bk6: 68a 762837i bk7: 67a 762728i bk8: 112a 762810i bk9: 108a 762668i bk10: 128a 762809i bk11: 132a 762624i bk12: 128a 762820i bk13: 128a 762684i bk14: 128a 762806i bk15: 128a 762713i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00796336
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761552 n_act=32 n_pre=16 n_req=380 n_rd=1520 n_write=0 bw_util=0.003984
n_activity=4468 dram_eff=0.6804
bk0: 72a 762861i bk1: 72a 762808i bk2: 64a 762986i bk3: 64a 762942i bk4: 64a 762963i bk5: 64a 762902i bk6: 68a 762778i bk7: 64a 762727i bk8: 104a 762808i bk9: 108a 762657i bk10: 128a 762779i bk11: 128a 762628i bk12: 128a 762833i bk13: 128a 762691i bk14: 132a 762787i bk15: 132a 762640i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00879154
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761541 n_act=33 n_pre=17 n_req=386 n_rd=1524 n_write=5 bw_util=0.004007
n_activity=4471 dram_eff=0.684
bk0: 64a 762917i bk1: 68a 762839i bk2: 64a 762985i bk3: 64a 762951i bk4: 68a 762918i bk5: 64a 762868i bk6: 68a 762738i bk7: 64a 762715i bk8: 108a 762836i bk9: 104a 762732i bk10: 132a 762763i bk11: 128a 762656i bk12: 132a 762807i bk13: 132a 762644i bk14: 132a 762794i bk15: 132a 762670i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00952668
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761503 n_act=39 n_pre=23 n_req=394 n_rd=1548 n_write=7 bw_util=0.004075
n_activity=4850 dram_eff=0.6412
bk0: 64a 762900i bk1: 68a 762826i bk2: 76a 762856i bk3: 64a 762913i bk4: 68a 762916i bk5: 64a 762874i bk6: 64a 762824i bk7: 72a 762695i bk8: 112a 762805i bk9: 104a 762709i bk10: 132a 762756i bk11: 128a 762622i bk12: 136a 762766i bk13: 128a 762693i bk14: 136a 762760i bk15: 132a 762564i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00898679
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761553 n_act=32 n_pre=16 n_req=382 n_rd=1516 n_write=3 bw_util=0.003981
n_activity=4405 dram_eff=0.6897
bk0: 64a 762911i bk1: 68a 762832i bk2: 68a 762956i bk3: 72a 762853i bk4: 64a 762975i bk5: 60a 762875i bk6: 64a 762792i bk7: 64a 762827i bk8: 108a 762831i bk9: 104a 762715i bk10: 132a 762756i bk11: 132a 762586i bk12: 128a 762835i bk13: 128a 762682i bk14: 132a 762800i bk15: 128a 762694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00833945
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761562 n_act=31 n_pre=15 n_req=384 n_rd=1504 n_write=8 bw_util=0.003963
n_activity=4443 dram_eff=0.6806
bk0: 64a 762905i bk1: 68a 762825i bk2: 64a 762980i bk3: 64a 762942i bk4: 72a 762859i bk5: 60a 762853i bk6: 64a 762765i bk7: 64a 762726i bk8: 108a 762819i bk9: 104a 762725i bk10: 128a 762821i bk11: 128a 762671i bk12: 132a 762785i bk13: 132a 762665i bk14: 128a 762824i bk15: 124a 762692i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0085976
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761563 n_act=31 n_pre=15 n_req=380 n_rd=1508 n_write=3 bw_util=0.00396
n_activity=4405 dram_eff=0.686
bk0: 68a 762888i bk1: 64a 762868i bk2: 68a 762962i bk3: 68a 762917i bk4: 68a 762922i bk5: 60a 762890i bk6: 64a 762799i bk7: 64a 762704i bk8: 108a 762815i bk9: 108a 762710i bk10: 128a 762815i bk11: 128a 762657i bk12: 132a 762808i bk13: 128a 762705i bk14: 124a 762851i bk15: 128a 762702i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0072885
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761554 n_act=31 n_pre=15 n_req=383 n_rd=1516 n_write=4 bw_util=0.003984
n_activity=4490 dram_eff=0.6771
bk0: 68a 762889i bk1: 64a 762895i bk2: 64a 762991i bk3: 64a 762951i bk4: 64a 762975i bk5: 68a 762832i bk6: 68a 762755i bk7: 64a 762727i bk8: 112a 762823i bk9: 112a 762708i bk10: 132a 762779i bk11: 128a 762633i bk12: 132a 762799i bk13: 128a 762695i bk14: 124a 762821i bk15: 124a 762684i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00760824

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1174, Miss = 192, Miss_rate = 0.164, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 1130, Miss = 193, Miss_rate = 0.171, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 1165, Miss = 190, Miss_rate = 0.163, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 1123, Miss = 189, Miss_rate = 0.168, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 1138, Miss = 193, Miss_rate = 0.170, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 1129, Miss = 190, Miss_rate = 0.168, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1140, Miss = 191, Miss_rate = 0.168, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 1126, Miss = 191, Miss_rate = 0.170, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 1160, Miss = 190, Miss_rate = 0.164, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 1161, Miss = 190, Miss_rate = 0.164, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 1134, Miss = 192, Miss_rate = 0.169, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 1147, Miss = 189, Miss_rate = 0.165, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 1181, Miss = 197, Miss_rate = 0.167, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 1154, Miss = 190, Miss_rate = 0.165, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 1133, Miss = 190, Miss_rate = 0.168, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 1113, Miss = 189, Miss_rate = 0.170, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 1126, Miss = 190, Miss_rate = 0.169, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 1107, Miss = 186, Miss_rate = 0.168, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 1122, Miss = 190, Miss_rate = 0.169, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 1116, Miss = 187, Miss_rate = 0.168, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 1140, Miss = 191, Miss_rate = 0.168, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 1123, Miss = 188, Miss_rate = 0.167, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 25042
L2_total_cache_misses = 4188
L2_total_cache_miss_rate = 0.1672
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8486
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 24748
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 118
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=50438
icnt_total_pkts_simt_to_mem=25160
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.4419
	minimum = 6
	maximum = 30
Network latency average = 7.42918
	minimum = 6
	maximum = 26
Slowest packet = 42240
Flit latency average = 7.08867
	minimum = 6
	maximum = 25
Slowest flit = 63700
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000761417
	minimum = 0.000648704 (at node 1)
	maximum = 0.000914493 (at node 40)
Accepted packet rate average = 0.000761417
	minimum = 0.000648704 (at node 1)
	maximum = 0.000914493 (at node 40)
Injected flit rate average = 0.00114307
	minimum = 0.000648704 (at node 1)
	maximum = 0.00181547 (at node 40)
Accepted flit rate average= 0.00114307
	minimum = 0.000840162 (at node 45)
	maximum = 0.00149112 (at node 0)
Injected packet length average = 1.50124
Accepted packet length average = 1.50124
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.2288 (3 samples)
	minimum = 6 (3 samples)
	maximum = 79.6667 (3 samples)
Network latency average = 12.0884 (3 samples)
	minimum = 6 (3 samples)
	maximum = 55.3333 (3 samples)
Flit latency average = 11.9334 (3 samples)
	minimum = 6 (3 samples)
	maximum = 54.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0136702 (3 samples)
	minimum = 0.0113485 (3 samples)
	maximum = 0.0165953 (3 samples)
Accepted packet rate average = 0.0136702 (3 samples)
	minimum = 0.0113485 (3 samples)
	maximum = 0.0165953 (3 samples)
Injected flit rate average = 0.0206442 (3 samples)
	minimum = 0.0113485 (3 samples)
	maximum = 0.0365568 (3 samples)
Accepted flit rate average = 0.0206442 (3 samples)
	minimum = 0.015229 (3 samples)
	maximum = 0.0269646 (3 samples)
Injected packet size average = 1.51016 (3 samples)
Accepted packet size average = 1.51016 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 56 sec (356 sec)
gpgpu_simulation_rate = 40416 (inst/sec)
gpgpu_simulation_rate = 3047 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 3406
gpu_sim_insn = 4447144
gpu_ipc =    1305.6794
gpu_tot_sim_cycle = 1310591
gpu_tot_sim_insn = 18835275
gpu_tot_ipc =      14.3716
gpu_tot_issued_cta = 2044
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14446
partiton_reqs_in_parallel = 74932
partiton_reqs_in_parallel_total    = 9041295
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.9558
partiton_reqs_in_parallel_util = 74932
partiton_reqs_in_parallel_util_total    = 9041295
gpu_sim_cycle_parition_util = 3406
gpu_tot_sim_cycle_parition_util    = 410977
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 8307
partiton_replys_in_parallel_total    = 25042
L2_BW  =     231.1717 GB/Sec
L2_BW_total  =       2.4119 GB/Sec
gpu_total_sim_rate=51182

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 344149
	L1I_total_cache_misses = 5473
	L1I_total_cache_miss_rate = 0.0159
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 196224
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 194432
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 338676
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5473
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196224
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 344149
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
463, 463, 462, 463, 462, 463, 462, 463, 463, 463, 463, 463, 463, 463, 463, 463, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 541, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 
gpgpu_n_tot_thrd_icount = 19932576
gpgpu_n_tot_w_icount = 622893
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 32919
gpgpu_n_mem_write_global = 254
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1046011
gpgpu_n_store_insn = 254
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6279168
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:90937	W0_Idle:19534447	W0_Scoreboard:2966224	W1:1637	W2:0	W3:0	W4:24	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:621232
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 263352 {8:32919,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10160 {40:254,}
traffic_breakdown_coretomem[INST_ACC_R] = 1184 {8:148,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1316760 {40:32919,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2032 {8:254,}
traffic_breakdown_memtocore[INST_ACC_R] = 20128 {136:148,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 128582 
averagemflatency = 1952 
max_icnt2mem_latency = 128341 
max_icnt2sh_latency = 1310590 
mrq_lat_table:2514 	267 	270 	410 	301 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19249 	9104 	36 	0 	899 	128 	2570 	1197 	4 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	11926 	352 	109 	3 	16096 	51 	0 	0 	0 	899 	128 	2570 	1197 	4 	14 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	20992 	7804 	3788 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	153 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	77 	21 	1 	3 	5 	3 	15 	9 	3 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16         0         0        16         0        16         0        16        10        17        16        16        16        16        16        16 
dram[1]:         0         0        16         0         0        16         0         0        16        16        11        16        16        16        16        16 
dram[2]:         0        16         1         0        16         0         0         0        16        10        16        16        16        16        16        16 
dram[3]:         0        16         1         0        17        16        16        16        16        16        16        10        16        16        16        16 
dram[4]:        16        16         0         0         0         0        16         0        10        16        16        16        16        16        16        16 
dram[5]:         0        16         0         0        16         0        16         0        16        10        16        16        16        16        16        16 
dram[6]:         0        16        16         0        16         0         0        16        16        10        16        16        16        16        16        16 
dram[7]:         0        16         1        16         0         0         0         0        16        10        16        16        16        16        16        16 
dram[8]:         0        16         0         0        15         0         0         0        16        10        16        16        16        16        16        16 
dram[9]:        16         0         1        16        15         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16         0         0         0         0        16        16         0        11        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659       971    198350      4581    137814    217900     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670      1018    127965    109967    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714      1018      1024    105242     76138    201991     89399    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714     92204    220942    127933      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670    181522      1028      4580     92129     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652    115552      1024     47801      4584     31553     11459    196814    175486    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972    110085     98670      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730       991       995     49625      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    171335    184728     65672       984    198246      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735       987       990      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683     96221       966    125355     89487    175851     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  6.333333 16.000000 16.000000  6.666667 16.000000  9.000000 16.000000  8.500000 13.000000  6.400000 11.000000 16.000000 11.333333 16.000000 11.000000 16.000000 
dram[1]: 16.000000 16.000000  9.000000 16.000000 16.000000  6.000000 17.000000 16.000000  9.333333  9.000000  6.800000 16.000000 16.000000 16.000000 16.000000 11.000000 
dram[2]: 16.000000  8.500000  8.500000 16.000000  7.000000 16.000000 16.000000 16.000000  7.250000  9.000000 11.000000 11.333333 16.000000 11.000000 16.000000 16.000000 
dram[3]: 16.000000  9.000000  8.500000 16.000000  9.500000  8.500000  8.500000  9.000000  7.250000  9.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  6.000000  6.000000 16.000000 16.000000 16.000000 16.000000  8.500000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000  8.500000 16.000000 16.000000  9.000000 16.000000  9.000000 16.000000  9.000000 13.000000 11.333333 16.000000 11.333333 11.333333 11.000000 11.000000 
dram[6]: 16.000000  8.500000  5.000000 16.000000  9.000000 16.000000 17.000000  6.333333  7.250000 13.000000 11.000000 16.000000  8.750000 16.000000  8.750000 11.000000 
dram[7]: 16.000000  8.500000  8.500000  6.333333 16.000000 15.000000 16.000000 16.000000  9.333333 13.000000 11.000000 11.333333 16.000000 16.000000 11.000000 16.000000 
dram[8]: 16.000000  8.500000 16.000000 16.000000  5.000000 15.000000 17.000000 16.000000  9.000000 13.000000 16.000000 16.000000 12.333333 11.333333 16.000000 15.500000 
dram[9]:  8.500000 16.000000  8.500000  8.500000  6.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 11.000000 
dram[10]:  8.500000 16.000000 16.000000 16.000000 17.000000  8.500000  8.500000 16.000000  9.666667  9.333333 11.333333 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4239/367 = 11.550408
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        16        16        18        16        17        16        17        26        29        33        32        33        32        33        32 
dram[1]:        16        16        17        16        16        18        16        16        27        27        34        32        32        32        32        32 
dram[2]:        16        17        17        16        19        16        16        16        28        27        33        33        32        33        32        32 
dram[3]:        16        17        17        16        17        17        17        17        28        27        32        33        32        32        32        32 
dram[4]:        18        18        16        16        16        16        17        16        26        27        32        32        32        32        33        33 
dram[5]:        16        17        16        16        17        16        17        16        27        26        33        32        33        33        33        33 
dram[6]:        16        17        19        16        17        16        16        18        28        26        33        32        34        32        34        33 
dram[7]:        16        17        17        18        16        15        16        16        27        26        33        33        32        32        33        32 
dram[8]:        16        17        16        16        18        15        16        16        27        26        32        32        33        33        32        31 
dram[9]:        17        16        17        17        17        15        16        16        27        27        32        32        33        32        31        32 
dram[10]:        17        16        16        16        16        17        17        16        28        28        33        32        33        32        31        31 
total reads: 4188
bank skew: 34/15 = 2.27
chip skew: 387/376 = 1.03
number of total write accesses:
dram[0]:         0         0         0         2         0         1         0         0         0         3         0         0         1         0         0         0 
dram[1]:         0         0         1         0         0         0         1         0         1         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         2         0         0         0         1         0         0         1         0         0         0         0 
dram[3]:         0         1         0         0         2         0         0         1         1         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         0         1         0         0         0         1         0         1         1         0         0 
dram[6]:         0         0         1         0         1         0         1         1         1         0         0         0         1         0         1         0 
dram[7]:         0         0         0         1         0         0         0         0         1         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         2         0         1         0         0         0         0         0         4         1         0         0 
dram[9]:         0         0         0         0         1         0         0         0         0         0         0         0         1         0         0         1 
dram[10]:         0         0         0         0         1         0         0         0         1         0         1         0         1         0         0         0 
total reads: 51
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21375     24071      1852      4080      2047      6466      2094      1988     11508     10241     16609     17123     25146     26032     20372     20842
dram[1]:      24152     24085      8762      1778      2028      3652      2919      2025     12025     11058     17189     17480     25992     26014     20870     20796
dram[2]:      24143     22700      1736      1764     10673      1995      2123      2069     10353     12265     15833     15210     26013     27676     20809     20788
dram[3]:      24183     21434      2452      1764      1844      2088      1950      1901     11873     11057     16122     15509     26004     26036     22680     22681
dram[4]:      21534     22975      1862      1813      2126      2090      2368      2235     11495     11060     16150     16138     26007     25986     22354     22325
dram[5]:      24126     22676      1814      1780      6160      2089      5710      2127     11011     11428     16086     16139     24463     26985     22358     22321
dram[6]:      24147     23458      9102      1792      5615      2096      1898      1728     10263     11431     15950     16435     23593     24386     21868     22301
dram[7]:      24115     22698      1864      5141      1945      2062      2035      1991     11657     12529     15943     15470     24407     24381     22982     22978
dram[8]:      19672     18532      1814      1771      1658      2037      3000      2063     12109     12542     16443     16436     21270     23009     23019     23669
dram[9]:      18613     19689      1738      1662      1753      2009      2065      2083     12747     12685     16450     16432     22934     24358     23742     24392
dram[10]:      18540     19626      1828      1787      2511      1927      6360      2047     12371     12255     17981     16424     22987     24463     23771     23747
maximum mf latency per bank:
dram[0]:      18192     18205       356     52123       412     84262       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364       407     31869     18179       492     39113     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363     98251       410       496       474     10607     32067     10648     10682     13306     79960     18268     18283
dram[3]:      18164     18198     10825       371       479       499       491       556     31713     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     25583       365       371       497       463      3445       526     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721       373     69001       444       463       512     10601     10618     10644     10682     27745     13322     28241     18306
dram[7]:      18158     18197       363     67274       405       413       473       437     10616     10646     10643     10679     13300     13316     20756     18268
dram[8]:      18166     18213       365       366       460       441     17325       489     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       402       418       440       501     10643     10643     10680     10705     13300     13316     18328     69677
dram[10]:      18175     18207       357       364     10795       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767838 n_act=37 n_pre=21 n_req=392 n_rd=1540 n_write=7 bw_util=0.004021
n_activity=4795 dram_eff=0.6453
bk0: 76a 769163i bk1: 64a 769196i bk2: 64a 769313i bk3: 72a 769190i bk4: 64a 769290i bk5: 68a 769140i bk6: 64a 769116i bk7: 68a 769000i bk8: 104a 769189i bk9: 116a 768951i bk10: 132a 769073i bk11: 128a 768947i bk12: 132a 769120i bk13: 128a 769020i bk14: 132a 769128i bk15: 128a 769017i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00953937
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767873 n_act=33 n_pre=17 n_req=383 n_rd=1516 n_write=4 bw_util=0.003951
n_activity=4528 dram_eff=0.6714
bk0: 64a 769260i bk1: 64a 769216i bk2: 68a 769266i bk3: 64a 769277i bk4: 64a 769289i bk5: 72a 769143i bk6: 64a 769128i bk7: 64a 769063i bk8: 108a 769132i bk9: 108a 769016i bk10: 136a 769029i bk11: 128a 768944i bk12: 128a 769159i bk13: 128a 769026i bk14: 128a 769160i bk15: 128a 768986i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00891424
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767855 n_act=34 n_pre=18 n_req=387 n_rd=1532 n_write=4 bw_util=0.003992
n_activity=4570 dram_eff=0.6722
bk0: 64a 769263i bk1: 68a 769185i bk2: 68a 769238i bk3: 64a 769272i bk4: 76a 769191i bk5: 64a 769189i bk6: 64a 769146i bk7: 64a 769063i bk8: 112a 769087i bk9: 108a 768983i bk10: 132a 769071i bk11: 132a 768937i bk12: 128a 769157i bk13: 132a 768978i bk14: 128a 769164i bk15: 128a 769028i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00860233
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767855 n_act=35 n_pre=19 n_req=388 n_rd=1528 n_write=6 bw_util=0.003987
n_activity=4646 dram_eff=0.6604
bk0: 64a 769227i bk1: 68a 769154i bk2: 68a 769277i bk3: 64a 769274i bk4: 68a 769256i bk5: 68a 769210i bk6: 68a 769160i bk7: 68a 769049i bk8: 112a 769133i bk9: 108a 768991i bk10: 128a 769132i bk11: 132a 768947i bk12: 128a 769143i bk13: 128a 769007i bk14: 128a 769129i bk15: 128a 769036i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00789792
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767875 n_act=32 n_pre=16 n_req=380 n_rd=1520 n_write=0 bw_util=0.003951
n_activity=4468 dram_eff=0.6804
bk0: 72a 769184i bk1: 72a 769131i bk2: 64a 769309i bk3: 64a 769265i bk4: 64a 769286i bk5: 64a 769225i bk6: 68a 769101i bk7: 64a 769050i bk8: 104a 769131i bk9: 108a 768980i bk10: 128a 769102i bk11: 128a 768951i bk12: 128a 769156i bk13: 128a 769014i bk14: 132a 769110i bk15: 132a 768963i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00871929
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767864 n_act=33 n_pre=17 n_req=386 n_rd=1524 n_write=5 bw_util=0.003974
n_activity=4471 dram_eff=0.684
bk0: 64a 769240i bk1: 68a 769162i bk2: 64a 769308i bk3: 64a 769274i bk4: 68a 769241i bk5: 64a 769191i bk6: 68a 769061i bk7: 64a 769038i bk8: 108a 769159i bk9: 104a 769055i bk10: 132a 769086i bk11: 128a 768979i bk12: 132a 769130i bk13: 132a 768967i bk14: 132a 769117i bk15: 132a 768993i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00944839
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767826 n_act=39 n_pre=23 n_req=394 n_rd=1548 n_write=7 bw_util=0.004042
n_activity=4850 dram_eff=0.6412
bk0: 64a 769223i bk1: 68a 769149i bk2: 76a 769179i bk3: 64a 769236i bk4: 68a 769239i bk5: 64a 769197i bk6: 64a 769147i bk7: 72a 769018i bk8: 112a 769128i bk9: 104a 769032i bk10: 132a 769079i bk11: 128a 768945i bk12: 136a 769089i bk13: 128a 769016i bk14: 136a 769083i bk15: 132a 768887i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00891294
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767876 n_act=32 n_pre=16 n_req=382 n_rd=1516 n_write=3 bw_util=0.003948
n_activity=4405 dram_eff=0.6897
bk0: 64a 769234i bk1: 68a 769155i bk2: 68a 769279i bk3: 72a 769176i bk4: 64a 769298i bk5: 60a 769198i bk6: 64a 769115i bk7: 64a 769150i bk8: 108a 769154i bk9: 104a 769038i bk10: 132a 769079i bk11: 132a 768909i bk12: 128a 769158i bk13: 128a 769005i bk14: 132a 769123i bk15: 128a 769017i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00827092
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767885 n_act=31 n_pre=15 n_req=384 n_rd=1504 n_write=8 bw_util=0.00393
n_activity=4443 dram_eff=0.6806
bk0: 64a 769228i bk1: 68a 769148i bk2: 64a 769303i bk3: 64a 769265i bk4: 72a 769182i bk5: 60a 769176i bk6: 64a 769088i bk7: 64a 769049i bk8: 108a 769142i bk9: 104a 769048i bk10: 128a 769144i bk11: 128a 768994i bk12: 132a 769108i bk13: 132a 768988i bk14: 128a 769147i bk15: 124a 769015i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00852695
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767886 n_act=31 n_pre=15 n_req=380 n_rd=1508 n_write=3 bw_util=0.003928
n_activity=4405 dram_eff=0.686
bk0: 68a 769211i bk1: 64a 769191i bk2: 68a 769285i bk3: 68a 769240i bk4: 68a 769245i bk5: 60a 769213i bk6: 64a 769122i bk7: 64a 769027i bk8: 108a 769138i bk9: 108a 769033i bk10: 128a 769138i bk11: 128a 768980i bk12: 132a 769131i bk13: 128a 769028i bk14: 124a 769174i bk15: 128a 769025i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00722861
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767877 n_act=31 n_pre=15 n_req=383 n_rd=1516 n_write=4 bw_util=0.003951
n_activity=4490 dram_eff=0.6771
bk0: 68a 769212i bk1: 64a 769218i bk2: 64a 769314i bk3: 64a 769274i bk4: 64a 769298i bk5: 68a 769155i bk6: 68a 769078i bk7: 64a 769050i bk8: 112a 769146i bk9: 112a 769031i bk10: 132a 769102i bk11: 128a 768956i bk12: 132a 769122i bk13: 128a 769018i bk14: 124a 769144i bk15: 124a 769007i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00754572

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1549, Miss = 192, Miss_rate = 0.124, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 1508, Miss = 193, Miss_rate = 0.128, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 1539, Miss = 190, Miss_rate = 0.123, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 1500, Miss = 189, Miss_rate = 0.126, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 1513, Miss = 193, Miss_rate = 0.128, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 1506, Miss = 190, Miss_rate = 0.126, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1515, Miss = 191, Miss_rate = 0.126, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 1503, Miss = 191, Miss_rate = 0.127, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 1537, Miss = 190, Miss_rate = 0.124, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 1537, Miss = 190, Miss_rate = 0.124, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 1512, Miss = 192, Miss_rate = 0.127, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 1523, Miss = 189, Miss_rate = 0.124, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 1560, Miss = 197, Miss_rate = 0.126, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 1530, Miss = 190, Miss_rate = 0.124, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 1511, Miss = 190, Miss_rate = 0.126, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 1489, Miss = 189, Miss_rate = 0.127, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 1536, Miss = 190, Miss_rate = 0.124, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 1479, Miss = 186, Miss_rate = 0.126, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 1495, Miss = 190, Miss_rate = 0.127, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 1490, Miss = 187, Miss_rate = 0.126, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 1515, Miss = 191, Miss_rate = 0.126, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 1502, Miss = 188, Miss_rate = 0.125, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 33349
L2_total_cache_misses = 4188
L2_total_cache_miss_rate = 0.1256
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16657
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32919
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 254
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=66916
icnt_total_pkts_simt_to_mem=33603
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.45793
	minimum = 6
	maximum = 66
Network latency average = 8.32888
	minimum = 6
	maximum = 50
Slowest packet = 51514
Flit latency average = 8.18603
	minimum = 6
	maximum = 49
Slowest flit = 85037
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.048793
	minimum = 0.0422907 (at node 0)
	maximum = 0.0602056 (at node 44)
Accepted packet rate average = 0.048793
	minimum = 0.0422907 (at node 0)
	maximum = 0.0602056 (at node 44)
Injected flit rate average = 0.0731894
	minimum = 0.0422907 (at node 0)
	maximum = 0.114684 (at node 44)
Accepted flit rate average= 0.0731894
	minimum = 0.0552129 (at node 30)
	maximum = 0.09163 (at node 11)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.5361 (4 samples)
	minimum = 6 (4 samples)
	maximum = 76.25 (4 samples)
Network latency average = 11.1485 (4 samples)
	minimum = 6 (4 samples)
	maximum = 54 (4 samples)
Flit latency average = 10.9966 (4 samples)
	minimum = 6 (4 samples)
	maximum = 53.25 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0224509 (4 samples)
	minimum = 0.0190841 (4 samples)
	maximum = 0.0274978 (4 samples)
Accepted packet rate average = 0.0224509 (4 samples)
	minimum = 0.0190841 (4 samples)
	maximum = 0.0274978 (4 samples)
Injected flit rate average = 0.0337805 (4 samples)
	minimum = 0.0190841 (4 samples)
	maximum = 0.0560886 (4 samples)
Accepted flit rate average = 0.0337805 (4 samples)
	minimum = 0.025225 (4 samples)
	maximum = 0.043131 (4 samples)
Injected packet size average = 1.50464 (4 samples)
Accepted packet size average = 1.50464 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 8 sec (368 sec)
gpgpu_simulation_rate = 51182 (inst/sec)
gpgpu_simulation_rate = 3561 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 754207
gpu_sim_insn = 4974794
gpu_ipc =       6.5961
gpu_tot_sim_cycle = 2292020
gpu_tot_sim_insn = 23810069
gpu_tot_ipc =      10.3882
gpu_tot_issued_cta = 2555
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14446
partiton_reqs_in_parallel = 16592554
partiton_reqs_in_parallel_total    = 9116227
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.2166
partiton_reqs_in_parallel_util = 16592554
partiton_reqs_in_parallel_util_total    = 9116227
gpu_sim_cycle_parition_util = 754207
gpu_tot_sim_cycle_parition_util    = 414383
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 9545
partiton_replys_in_parallel_total    = 33349
L2_BW  =       1.1996 GB/Sec
L2_BW_total  =       1.7738 GB/Sec
gpu_total_sim_rate=26633

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 436654
	L1I_total_cache_misses = 5487
	L1I_total_cache_miss_rate = 0.0126
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 253456
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0071
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 251664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 431167
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5487
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 253456
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 436654
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
601, 601, 600, 601, 600, 601, 849, 601, 601, 601, 601, 601, 601, 601, 601, 601, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 465, 465, 465, 465, 465, 465, 714, 465, 465, 465, 465, 465, 465, 465, 465, 465, 633, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 
gpgpu_n_tot_thrd_icount = 25324192
gpgpu_n_tot_w_icount = 791381
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 42076
gpgpu_n_mem_write_global = 628
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1308441
gpgpu_n_store_insn = 628
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8110592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:113885	W0_Idle:53145591	W0_Scoreboard:7901050	W1:6635	W2:0	W3:0	W4:30	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:784716
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 336608 {8:42076,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 25120 {40:628,}
traffic_breakdown_coretomem[INST_ACC_R] = 1296 {8:162,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1683040 {40:42076,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5024 {8:628,}
traffic_breakdown_memtocore[INST_ACC_R] = 22032 {136:162,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1658 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 2292019 
mrq_lat_table:2933 	267 	270 	562 	302 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	28389 	9458 	36 	0 	899 	129 	2571 	1205 	6 	17 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	18792 	365 	109 	3 	18725 	51 	0 	0 	0 	899 	129 	2571 	1205 	6 	17 	22 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	29959 	7994 	3788 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	62 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	301 	64 	1 	3 	6 	4 	15 	13 	7 	11 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16         0        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16         0        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    184656    184659    468563    198350    278201    431495    332834    513748     96084    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    202531    263728    219296      4511    127965    181665    246719    496733    164840    164843    212028    746041 
dram[2]:    428347    183504    260748    336633    184709    184714    266664    216360    105242    275627    201991    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    172398    306908    271712    301586    184663    184670    181522    293141    349571     92129    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    115552    387904    402845    267494    184045    216411    196814    265856    471366    160206 
dram[6]:    183490    307636    308929    184152    268224    329934    301590    233602    254644    387833     11447    251938    421221    363717    165056    289203 
dram[7]:    477618    183499    206112    184209    184694    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    183492    183496    211781    184123    171335    267354     65672    217263    198246    579987    584718    248614    164840    250109    278163    165044 
dram[9]:    183500    210163    135990    184165    335491    471074    291452       990    516484    496384     11470    503333    164840    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    184683    246211    289556    276797    290418    175851    281505     82958    281056    473219    548809 
average row accesses per activate:
dram[0]:  3.571429  8.500000  6.333333  5.250000  9.000000  6.666667  9.500000  8.500000  7.750000  4.625000  8.750000  7.400000 11.333333  9.000000  9.000000 11.333333 
dram[1]:  4.200000  5.000000  6.333333  5.000000  8.500000  4.400000  6.666667  9.000000  9.333333  3.888889  4.555555  9.000000 16.000000 11.000000 11.333333  9.250000 
dram[2]:  3.833333  9.000000  3.125000  4.600000  5.500000  6.333333  4.600000  9.500000  6.200000  6.600000  7.200000  7.400000 16.000000  9.250000 11.333333  8.500000 
dram[3]:  4.400000  5.400000  6.000000  8.500000  5.250000  4.600000  7.000000  9.000000  6.000000  4.571429 11.333333  6.166667  9.250000  8.750000 11.333333 12.000000 
dram[4]:  3.571429  3.833333  4.600000  6.333333 16.000000  8.500000  4.333333  9.500000  7.500000  9.333333  8.500000 11.000000  9.000000 16.000000  5.857143  7.400000 
dram[5]:  6.333333  4.400000  3.833333  6.666667  5.250000  9.000000  9.000000  9.500000  6.400000  5.000000  5.857143  7.400000 12.000000  7.400000  7.200000 11.000000 
dram[6]: 10.000000  6.333333  4.200000  8.500000  5.750000  6.000000  7.000000  5.750000  5.428571  7.500000 11.000000  8.750000  7.200000  8.750000  9.250000  6.166667 
dram[7]:  6.666667 10.000000  5.250000  6.333333  8.500000  6.333333  5.250000  4.166667  7.250000  9.333333  6.166667  5.000000  5.714286  8.750000  6.333333  8.500000 
dram[8]:  8.500000  9.500000  5.200000 11.500000  4.400000  8.000000  9.000000  4.400000  9.000000  9.333333 11.000000 11.333333 12.333333  6.500000  8.750000 15.500000 
dram[9]:  9.000000  6.333333  6.000000  9.500000  4.750000  5.000000  4.750000 16.000000  9.333333  7.250000 11.333333 11.000000 11.333333 11.333333 11.000000  6.333333 
dram[10]:  5.500000  6.333333  4.600000  6.000000  6.666667  5.250000  5.500000  6.333333  4.857143  4.857143  8.750000  7.600000 11.333333  7.600000  8.500000 11.000000 
average row locality = 4811/690 = 6.972464
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        17        19        19        17        19        19        17        30        32        34        35        33        34        35        33 
dram[1]:        20        19        18        19        17        21        18        17        27        33        38        35        32        33        33        34 
dram[2]:        21        18        23        22        20        18        21        19        30        30        35        35        32        35        33        34 
dram[3]:        20        23        18        17        19        21        20        17        29        31        33        35        35        34        33        34 
dram[4]:        22        21        21        18        16        17        22        19        28        28        34        33        34        32        37        35 
dram[5]:        18        21        21        19        19        17        17        19        30        32        37        36        34        35        35        33 
dram[6]:        20        18        20        17        20        18        20        20        34        29        33        34        35        34        35        36 
dram[7]:        19        20        19        18        17        18        19        22        28        27        37        38        37        34        36        34 
dram[8]:        17        19        23        23        19        16        17        20        27        28        33        34        33        36        34        31 
dram[9]:        18        18        18        19        18        18        19        16        28        29        33        33        33        33        32        35 
dram[10]:        22        19        20        18        18        20        20        18        32        32        34        35        33        35        33        32 
total reads: 4592
bank skew: 38/16 = 2.38
chip skew: 426/400 = 1.07
number of total write accesses:
dram[0]:         2         0         0         2         1         1         0         0         1         5         1         2         1         2         1         1 
dram[1]:         1         1         1         1         0         1         2         1         1         2         3         1         0         0         1         3 
dram[2]:         2         0         2         1         2         1         2         0         1         3         1         2         0         2         1         0 
dram[3]:         2         4         0         0         2         2         1         1         1         1         1         2         2         1         1         2 
dram[4]:         3         2         2         1         0         0         4         0         2         0         0         0         2         0         4         2 
dram[5]:         1         1         2         1         2         1         1         0         2         3         4         1         2         2         1         0 
dram[6]:         0         1         1         0         3         0         1         3         4         1         0         1         1         1         2         1 
dram[7]:         1         0         2         1         0         1         2         3         1         1         0         2         3         1         2         0 
dram[8]:         0         0         3         0         3         0         1         2         0         0         0         0         4         3         1         0 
dram[9]:         0         1         0         0         1         2         0         0         0         0         1         0         1         1         1         3 
dram[10]:         0         0         3         0         2         1         2         1         2         2         1         3         1         3         1         1 
total reads: 219
min_bank_accesses = 0!
chip skew: 24/11 = 2.18
average mf latency per bank:
dram[0]:      26028     23302      2159      4456      1963      5985      1838      2025      9903      9087     15954     15127     25436     23433     19003     19919
dram[1]:      19113     19887      8892      1983      2058      3189      2553      1847     12277     12326     20615     15858     26320     25566     19961     18840
dram[2]:      17441     22057     10268      3258     10395      1875      1632      1793      9925     10259     14813     14272     26328     24975     19895     26688
dram[3]:      29871     14786      2925      2287     11038      3170      1640      1983     11699     14924     15452     14527     27051     30090     21650     20459
dram[4]:      16050     18501     12355      2156      2295      2150      1629      1944     10195     10894     20021     15942     23412     26311     18286     20226
dram[5]:      20937     18146      2186      2014      5485      2009      5779      1841      9510      8717     13643     14261     23420     25135     20841     22645
dram[6]:      19941     21556      9234     14873      6972      2051      4556      1507      8057     10143     16256     15333     27229     26141     21011     22029
dram[7]:      19875     19855      2085      5717      2090      1767     12084      4119     11491     11856     18307     24708     19860     22620     20300     29571
dram[8]:      19248     17150      1611      1791      1611      2006      4757      1572     12324     11875     16247     15762     21531     20408     28460     24002
dram[9]:      18206     17168      2263      2044      1833      1643      3567      2098     12558     20023     15784     16255     23246     23233     22651     26262
dram[10]:      15630     17349      1777     16580      3889      1681      4983      1768     10838     10375     17834     14103     23296     20892     22005     22632
maximum mf latency per bank:
dram[0]:     230680     18205       358     52123       412     84262       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364       407     31869     18179       492     39113     90833    248804     10689     13300     13318     18301     20137
dram[2]:      18149     18175    213550     32738     98251       410       496       474     10607     32067     10648     10682     13306     79960     18268    230279
dram[3]:     257915     18198     10825       371    193082     32575       491       556     31713    171042     10645     11297    157904    208804     18309     18339
dram[4]:      18159     25583    240381       371       497       463      3445       526     10603     10616    151099     10691     13300     13301     18277     18308
dram[5]:      18169     18189      6771       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721    213540     69001       444     61562       512     10601     10618     10644     10682    143804    124249     28241     66251
dram[7]:      18158     18197       363     67274       405       413    219375     32761     10616     10646    137045    248157     13300     13316     20756    257910
dram[8]:      18166     18213       365       366       460       441     32701       489     10633     10673     10670     10703     13300     13301    248288     18242
dram[9]:      18177     18204       359       359       402       418     32618       501     10643    230458     10680     10705     13300     13316     18328    180433
dram[10]:      18175     18207       359    258751     32574       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168104 n_act=61 n_pre=45 n_req=436 n_rd=1664 n_write=20 bw_util=0.001552
n_activity=6169 dram_eff=0.546
bk0: 92a 2169472i bk1: 68a 2169610i bk2: 76a 2169689i bk3: 76a 2169608i bk4: 68a 2169703i bk5: 76a 2169554i bk6: 76a 2169521i bk7: 68a 2169455i bk8: 120a 2169561i bk9: 128a 2169297i bk10: 136a 2169486i bk11: 140a 2169294i bk12: 132a 2169570i bk13: 136a 2169396i bk14: 140a 2169533i bk15: 132a 2169428i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00349049
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168105 n_act=65 n_pre=49 n_req=433 n_rd=1656 n_write=19 bw_util=0.001544
n_activity=6242 dram_eff=0.5367
bk0: 80a 2169578i bk1: 76a 2169561i bk2: 72a 2169682i bk3: 76a 2169628i bk4: 68a 2169708i bk5: 84a 2169519i bk6: 72a 2169512i bk7: 68a 2169478i bk8: 108a 2169587i bk9: 132a 2169271i bk10: 152a 2169332i bk11: 140a 2169314i bk12: 128a 2169605i bk13: 132a 2169444i bk14: 132a 2169573i bk15: 136a 2169383i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00327804
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168050 n_act=68 n_pre=52 n_req=446 n_rd=1704 n_write=20 bw_util=0.001589
n_activity=6522 dram_eff=0.5287
bk0: 84a 2169546i bk1: 72a 2169627i bk2: 92a 2169488i bk3: 88a 2169571i bk4: 80a 2169604i bk5: 72a 2169569i bk6: 84a 2169453i bk7: 76a 2169464i bk8: 120a 2169497i bk9: 120a 2169340i bk10: 140a 2169453i bk11: 140a 2169317i bk12: 128a 2169608i bk13: 140a 2169377i bk14: 132a 2169582i bk15: 136a 2169420i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00316744
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168083 n_act=64 n_pre=48 n_req=442 n_rd=1676 n_write=23 bw_util=0.001566
n_activity=6342 dram_eff=0.5358
bk0: 80a 2169541i bk1: 92a 2169464i bk2: 72a 2169692i bk3: 68a 2169692i bk4: 76a 2169641i bk5: 84a 2169540i bk6: 80a 2169557i bk7: 68a 2169501i bk8: 116a 2169557i bk9: 124a 2169312i bk10: 132a 2169544i bk11: 140a 2169329i bk12: 140a 2169507i bk13: 136a 2169388i bk14: 132a 2169542i bk15: 136a 2169434i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0029089
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168092 n_act=64 n_pre=48 n_req=439 n_rd=1668 n_write=22 bw_util=0.001558
n_activity=6229 dram_eff=0.5426
bk0: 88a 2169488i bk1: 84a 2169472i bk2: 84a 2169606i bk3: 72a 2169638i bk4: 64a 2169734i bk5: 68a 2169646i bk6: 88a 2169391i bk7: 76a 2169451i bk8: 112a 2169504i bk9: 112a 2169425i bk10: 136a 2169492i bk11: 132a 2169372i bk12: 136a 2169536i bk13: 128a 2169468i bk14: 148a 2169412i bk15: 140a 2169340i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00325822
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168060 n_act=67 n_pre=51 n_req=447 n_rd=1692 n_write=24 bw_util=0.001582
n_activity=6394 dram_eff=0.5368
bk0: 72a 2169628i bk1: 84a 2169508i bk2: 84a 2169589i bk3: 76a 2169645i bk4: 76a 2169621i bk5: 68a 2169604i bk6: 68a 2169513i bk7: 76a 2169446i bk8: 120a 2169532i bk9: 128a 2169323i bk10: 148a 2169385i bk11: 144a 2169315i bk12: 136a 2169557i bk13: 140a 2169347i bk14: 140a 2169498i bk15: 132a 2169446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00350063
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168072 n_act=63 n_pre=47 n_req=443 n_rd=1692 n_write=20 bw_util=0.001578
n_activity=6369 dram_eff=0.5376
bk0: 80a 2169616i bk1: 72a 2169562i bk2: 80a 2169597i bk3: 68a 2169654i bk4: 80a 2169604i bk5: 72a 2169587i bk6: 80a 2169522i bk7: 80a 2169416i bk8: 136a 2169439i bk9: 116a 2169405i bk10: 132a 2169527i bk11: 136a 2169330i bk12: 140a 2169509i bk13: 136a 2169397i bk14: 140a 2169514i bk15: 144a 2169236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00322735
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168060 n_act=69 n_pre=53 n_req=443 n_rd=1692 n_write=20 bw_util=0.001578
n_activity=6437 dram_eff=0.5319
bk0: 76a 2169603i bk1: 80a 2169586i bk2: 76a 2169658i bk3: 72a 2169629i bk4: 68a 2169720i bk5: 72a 2169577i bk6: 76a 2169465i bk7: 88a 2169420i bk8: 112a 2169570i bk9: 108a 2169451i bk10: 148a 2169429i bk11: 152a 2169197i bk12: 148a 2169429i bk13: 136a 2169379i bk14: 144a 2169459i bk15: 136a 2169399i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00308771
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168149 n_act=52 n_pre=36 n_req=427 n_rd=1640 n_write=17 bw_util=0.001527
n_activity=5769 dram_eff=0.5744
bk0: 68a 2169648i bk1: 76a 2169586i bk2: 92a 2169590i bk3: 92a 2169637i bk4: 76a 2169592i bk5: 64a 2169593i bk6: 68a 2169507i bk7: 80a 2169363i bk8: 108a 2169589i bk9: 112a 2169460i bk10: 132a 2169565i bk11: 136a 2169410i bk12: 132a 2169562i bk13: 144a 2169335i bk14: 136a 2169526i bk15: 124a 2169464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00309831
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168197 n_act=51 n_pre=35 n_req=411 n_rd=1600 n_write=11 bw_util=0.001485
n_activity=5499 dram_eff=0.5859
bk0: 72a 2169651i bk1: 72a 2169571i bk2: 72a 2169705i bk3: 76a 2169678i bk4: 72a 2169667i bk5: 72a 2169559i bk6: 76a 2169475i bk7: 64a 2169472i bk8: 112a 2169556i bk9: 116a 2169421i bk10: 132a 2169549i bk11: 132a 2169399i bk12: 132a 2169583i bk13: 132a 2169445i bk14: 128a 2169589i bk15: 140a 2169369i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00262962
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents
MSHR: tag=0xc08dbf00, atomic=0 1 entries : 0x7f78ea158f70 :  mf: uid=754509, sid09:w17, part=10, addr=0xc08dbf20, load , size=32, unknown  status = IN_PARTITION_DRAM (2292019), 

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168070 n_act=67 n_pre=51 n_req=444 n_rd=1683 n_write=23 bw_util=0.001572
n_activity=6457 dram_eff=0.5284
bk0: 88a 2169577i bk1: 76a 2169599i bk2: 80a 2169621i bk3: 72a 2169660i bk4: 72a 2169677i bk5: 80a 2169529i bk6: 79a 2169444i bk7: 72a 2169433i bk8: 128a 2169466i bk9: 128a 2169343i bk10: 136a 2169518i bk11: 140a 2169295i bk12: 132a 2169573i bk13: 140a 2169357i bk14: 132a 2169525i bk15: 128a 2169417i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00282548

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1967, Miss = 210, Miss_rate = 0.107, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 1934, Miss = 206, Miss_rate = 0.107, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 1966, Miss = 203, Miss_rate = 0.103, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 1935, Miss = 211, Miss_rate = 0.109, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 1968, Miss = 215, Miss_rate = 0.109, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 1942, Miss = 211, Miss_rate = 0.109, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1925, Miss = 207, Miss_rate = 0.108, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 1947, Miss = 212, Miss_rate = 0.109, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 1978, Miss = 214, Miss_rate = 0.108, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 1936, Miss = 203, Miss_rate = 0.105, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 1972, Miss = 211, Miss_rate = 0.107, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 1952, Miss = 212, Miss_rate = 0.109, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 1995, Miss = 217, Miss_rate = 0.109, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 1953, Miss = 206, Miss_rate = 0.105, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 1992, Miss = 212, Miss_rate = 0.106, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 1966, Miss = 211, Miss_rate = 0.107, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 1958, Miss = 203, Miss_rate = 0.104, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 1895, Miss = 207, Miss_rate = 0.109, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 1909, Miss = 199, Miss_rate = 0.104, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 1898, Miss = 201, Miss_rate = 0.106, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 1961, Miss = 212, Miss_rate = 0.108, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 1945, Miss = 209, Miss_rate = 0.107, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 42894
L2_total_cache_misses = 4592
L2_total_cache_miss_rate = 0.1071
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25578
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 409
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 35
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 42076
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 628
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 162
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=85674
icnt_total_pkts_simt_to_mem=43522
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.11414
	minimum = 6
	maximum = 29
Network latency average = 7.11016
	minimum = 6
	maximum = 29
Slowest packet = 81016
Flit latency average = 6.70876
	minimum = 6
	maximum = 28
Slowest flit = 121795
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000253114
	minimum = 0.000190929 (at node 18)
	maximum = 0.000318878 (at node 42)
Accepted packet rate average = 0.000253114
	minimum = 0.000190929 (at node 18)
	maximum = 0.000318878 (at node 42)
Injected flit rate average = 0.000380228
	minimum = 0.000190929 (at node 18)
	maximum = 0.000625824 (at node 42)
Accepted flit rate average= 0.000380228
	minimum = 0.000277113 (at node 37)
	maximum = 0.000546933 (at node 21)
Injected packet length average = 1.5022
Accepted packet length average = 1.5022
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.2517 (5 samples)
	minimum = 6 (5 samples)
	maximum = 66.8 (5 samples)
Network latency average = 10.3409 (5 samples)
	minimum = 6 (5 samples)
	maximum = 49 (5 samples)
Flit latency average = 10.139 (5 samples)
	minimum = 6 (5 samples)
	maximum = 48.2 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0180113 (5 samples)
	minimum = 0.0153055 (5 samples)
	maximum = 0.022062 (5 samples)
Accepted packet rate average = 0.0180113 (5 samples)
	minimum = 0.0153055 (5 samples)
	maximum = 0.022062 (5 samples)
Injected flit rate average = 0.0271004 (5 samples)
	minimum = 0.0153055 (5 samples)
	maximum = 0.0449961 (5 samples)
Accepted flit rate average = 0.0271004 (5 samples)
	minimum = 0.0202354 (5 samples)
	maximum = 0.0346142 (5 samples)
Injected packet size average = 1.50463 (5 samples)
Accepted packet size average = 1.50463 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 14 min, 54 sec (894 sec)
gpgpu_simulation_rate = 26633 (inst/sec)
gpgpu_simulation_rate = 2563 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 3560
gpu_sim_insn = 4448504
gpu_ipc =    1249.5798
gpu_tot_sim_cycle = 2517730
gpu_tot_sim_insn = 28258573
gpu_tot_ipc =      11.2238
gpu_tot_issued_cta = 3066
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14463
partiton_reqs_in_parallel = 78320
partiton_reqs_in_parallel_total    = 25708781
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.2422
partiton_reqs_in_parallel_util = 78320
partiton_reqs_in_parallel_util_total    = 25708781
gpu_sim_cycle_parition_util = 3560
gpu_tot_sim_cycle_parition_util    = 1168590
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 8843
partiton_replys_in_parallel_total    = 42894
L2_BW  =     235.4424 GB/Sec
L2_BW_total  =       1.9477 GB/Sec
gpu_total_sim_rate=31190

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 519239
	L1I_total_cache_misses = 5487
	L1I_total_cache_miss_rate = 0.0106
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 294336
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0061
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 292544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 513752
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5487
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 294336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 519239
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
706, 706, 705, 706, 705, 706, 954, 706, 706, 721, 706, 706, 706, 706, 706, 721, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 570, 570, 570, 570, 570, 570, 819, 570, 570, 570, 570, 570, 570, 570, 570, 570, 717, 505, 505, 505, 505, 505, 520, 505, 505, 505, 505, 505, 505, 505, 505, 505, 
gpgpu_n_tot_thrd_icount = 30091744
gpgpu_n_tot_w_icount = 940367
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 50247
gpgpu_n_mem_write_global = 1300
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1569885
gpgpu_n_store_insn = 1308
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 9418752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:130440	W0_Idle:53152913	W0_Scoreboard:7936318	W1:8461	W2:22	W3:0	W4:36	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:931848
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 401976 {8:50247,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 52000 {40:1300,}
traffic_breakdown_coretomem[INST_ACC_R] = 1296 {8:162,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2009880 {40:50247,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10400 {8:1300,}
traffic_breakdown_memtocore[INST_ACC_R] = 22032 {136:162,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1403 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 2517729 
mrq_lat_table:2933 	267 	270 	562 	302 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	37229 	9461 	36 	0 	899 	129 	2571 	1205 	6 	17 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	24242 	423 	109 	3 	22060 	51 	0 	0 	0 	899 	129 	2571 	1205 	6 	17 	22 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	37165 	8933 	3814 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	734 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	309 	64 	1 	3 	6 	4 	15 	13 	7 	11 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16         0        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16         0        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    184656    184659    468563    198350    278201    431495    332834    513748     96084    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    202531    263728    219296      4511    127965    181665    246719    496733    164840    164843    212028    746041 
dram[2]:    428347    183504    260748    336633    184709    184714    266664    216360    105242    275627    201991    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    172398    306908    271712    301586    184663    184670    181522    293141    349571     92129    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    115552    387904    402845    267494    184045    216411    196814    265856    471366    160206 
dram[6]:    183490    307636    308929    184152    268224    329934    301590    233602    254644    387833     11447    251938    421221    363717    165056    289203 
dram[7]:    477618    183499    206112    184209    184694    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    183492    183496    211781    184123    171335    267354     65672    217263    198246    579987    584718    248614    164840    250109    278163    165044 
dram[9]:    183500    210163    135990    184165    335491    471074    291452       990    516484    496384     11470    503333    164840    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    184683    246211    289556    276797    290418    175851    281505     82958    281056    473219    548809 
average row accesses per activate:
dram[0]:  3.571429  8.500000  6.333333  5.250000  9.000000  6.666667  9.500000  8.500000  7.750000  4.625000  8.750000  7.400000 11.333333  9.000000  9.000000 11.333333 
dram[1]:  4.200000  5.000000  6.333333  5.000000  8.500000  4.400000  6.666667  9.000000  9.333333  3.888889  4.555555  9.000000 16.000000 11.000000 11.333333  9.250000 
dram[2]:  3.833333  9.000000  3.125000  4.600000  5.500000  6.333333  4.600000  9.500000  6.200000  6.600000  7.200000  7.400000 16.000000  9.250000 11.333333  8.500000 
dram[3]:  4.400000  5.400000  6.000000  8.500000  5.250000  4.600000  7.000000  9.000000  6.000000  4.571429 11.333333  6.166667  9.250000  8.750000 11.333333 12.000000 
dram[4]:  3.571429  3.833333  4.600000  6.333333 16.000000  8.500000  4.333333  9.500000  7.500000  9.333333  8.500000 11.000000  9.000000 16.000000  5.857143  7.400000 
dram[5]:  6.333333  4.400000  3.833333  6.666667  5.250000  9.000000  9.000000  9.500000  6.400000  5.000000  5.857143  7.400000 12.000000  7.400000  7.200000 11.000000 
dram[6]: 10.000000  6.333333  4.200000  8.500000  5.750000  6.000000  7.000000  5.750000  5.428571  7.500000 11.000000  8.750000  7.200000  8.750000  9.250000  6.166667 
dram[7]:  6.666667 10.000000  5.250000  6.333333  8.500000  6.333333  5.250000  4.166667  7.250000  9.333333  6.166667  5.000000  5.714286  8.750000  6.333333  8.500000 
dram[8]:  8.500000  9.500000  5.200000 11.500000  4.400000  8.000000  9.000000  4.400000  9.000000  9.333333 11.000000 11.333333 12.333333  6.500000  8.750000 15.500000 
dram[9]:  9.000000  6.333333  6.000000  9.500000  4.750000  5.000000  4.750000 16.000000  9.333333  7.250000 11.333333 11.000000 11.333333 11.333333 11.000000  6.333333 
dram[10]:  5.500000  6.333333  4.600000  6.000000  6.666667  5.250000  5.500000  6.333333  4.857143  4.857143  8.750000  7.600000 11.333333  7.600000  8.500000 11.000000 
average row locality = 4811/690 = 6.972464
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        17        19        19        17        19        19        17        30        32        34        35        33        34        35        33 
dram[1]:        20        19        18        19        17        21        18        17        27        33        38        35        32        33        33        34 
dram[2]:        21        18        23        22        20        18        21        19        30        30        35        35        32        35        33        34 
dram[3]:        20        23        18        17        19        21        20        17        29        31        33        35        35        34        33        34 
dram[4]:        22        21        21        18        16        17        22        19        28        28        34        33        34        32        37        35 
dram[5]:        18        21        21        19        19        17        17        19        30        32        37        36        34        35        35        33 
dram[6]:        20        18        20        17        20        18        20        20        34        29        33        34        35        34        35        36 
dram[7]:        19        20        19        18        17        18        19        22        28        27        37        38        37        34        36        34 
dram[8]:        17        19        23        23        19        16        17        20        27        28        33        34        33        36        34        31 
dram[9]:        18        18        18        19        18        18        19        16        28        29        33        33        33        33        32        35 
dram[10]:        22        19        20        18        18        20        20        18        32        32        34        35        33        35        33        32 
total reads: 4592
bank skew: 38/16 = 2.38
chip skew: 426/400 = 1.07
number of total write accesses:
dram[0]:         2         0         0         2         1         1         0         0         1         5         1         2         1         2         1         1 
dram[1]:         1         1         1         1         0         1         2         1         1         2         3         1         0         0         1         3 
dram[2]:         2         0         2         1         2         1         2         0         1         3         1         2         0         2         1         0 
dram[3]:         2         4         0         0         2         2         1         1         1         1         1         2         2         1         1         2 
dram[4]:         3         2         2         1         0         0         4         0         2         0         0         0         2         0         4         2 
dram[5]:         1         1         2         1         2         1         1         0         2         3         4         1         2         2         1         0 
dram[6]:         0         1         1         0         3         0         1         3         4         1         0         1         1         1         2         1 
dram[7]:         1         0         2         1         0         1         2         3         1         1         0         2         3         1         2         0 
dram[8]:         0         0         3         0         3         0         1         2         0         0         0         0         4         3         1         0 
dram[9]:         0         1         0         0         1         2         0         0         0         0         1         0         1         1         1         3 
dram[10]:         0         0         3         0         2         1         2         1         2         2         1         3         1         3         1         1 
total reads: 219
min_bank_accesses = 0!
chip skew: 24/11 = 2.18
average mf latency per bank:
dram[0]:      26057     23323      2203      4467      2440      6440      2430      2649     10284      9389     16260     15423     25735     23721     19341     20281
dram[1]:      19142     19934      8905      2007      2568      3595      3134      2461     12706     12685     20911     16205     26695     25922     20312     19156
dram[2]:      17451     22083     10296      3295     10770      2320      2148      2395     10329     10608     15166     14591     26694     25275     20236     27038
dram[3]:      29887     14839      2951      2336     11442      3533      2215      2600     12113     15298     15782     14839     27351     30405     21986     20774
dram[4]:      16070     18517     12397      2187      2811      2654      2100      2576     10620     11329     20383     16305     23731     26672     18575     20546
dram[5]:      20956     18162      2212      2038      5920      2463      6453      2477      9887      9062     13935     14585     23740     25429     21157     22985
dram[6]:      19989     21568      9257     14896      7331      2521      5173      2018      8400     10582     16573     15645     27546     26466     21300     22331
dram[7]:      19899     19891      2085      5724      2594      2231     12659      4602     11954     12313     18619     25008     20126     22919     20582     29879
dram[8]:      19256     17174      1661      1863      1996      2550      5420      2128     12787     12304     16623     16103     22409     20682     28765     24342
dram[9]:      18259     17180      2270      2076      2302      2067      4148      2748     12974     20431     16141     16624     23549     23536     22962     26514
dram[10]:      15672     17375      1787     16613      4337      2130      5463      2308     11197     10710     18161     14391     23589     21155     22321     22951
maximum mf latency per bank:
dram[0]:     230680     18205       358     52123       412     84262       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364       407     31869     18179       492     39113     90833    248804     10689     13300     13318     18301     20137
dram[2]:      18149     18175    213550     32738     98251       410       496       474     10607     32067     10648     10682     13306     79960     18268    230279
dram[3]:     257915     18198     10825       371    193082     32575       491       556     31713    171042     10645     11297    157904    208804     18309     18339
dram[4]:      18159     25583    240381       371       497       463      3445       526     10603     10616    151099     10691     13300     13301     18277     18308
dram[5]:      18169     18189      6771       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721    213540     69001       444     61562       512     10601     10618     10644     10682    143804    124249     28241     66251
dram[7]:      18158     18197       363     67274       405       413    219375     32761     10616     10646    137045    248157     13300     13316     20756    257910
dram[8]:      18166     18213       365       366       460       441     32701       489     10633     10673     10670     10703     13300     13301    248288     18242
dram[9]:      18177     18204       359       359       402       418     32618       501     10643    230458     10680     10705     13300     13316     18328    180433
dram[10]:      18175     18207       359    258751     32574       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174713 n_act=61 n_pre=45 n_req=436 n_rd=1664 n_write=20 bw_util=0.001547
n_activity=6169 dram_eff=0.546
bk0: 92a 2176081i bk1: 68a 2176219i bk2: 76a 2176298i bk3: 76a 2176217i bk4: 68a 2176312i bk5: 76a 2176163i bk6: 76a 2176130i bk7: 68a 2176064i bk8: 120a 2176170i bk9: 128a 2175906i bk10: 136a 2176095i bk11: 140a 2175903i bk12: 132a 2176179i bk13: 136a 2176005i bk14: 140a 2176142i bk15: 132a 2176037i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00347989
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174714 n_act=65 n_pre=49 n_req=433 n_rd=1656 n_write=19 bw_util=0.001539
n_activity=6242 dram_eff=0.5367
bk0: 80a 2176187i bk1: 76a 2176170i bk2: 72a 2176291i bk3: 76a 2176237i bk4: 68a 2176317i bk5: 84a 2176128i bk6: 72a 2176121i bk7: 68a 2176087i bk8: 108a 2176196i bk9: 132a 2175880i bk10: 152a 2175941i bk11: 140a 2175923i bk12: 128a 2176214i bk13: 132a 2176053i bk14: 132a 2176182i bk15: 136a 2175992i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00326809
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174659 n_act=68 n_pre=52 n_req=446 n_rd=1704 n_write=20 bw_util=0.001584
n_activity=6522 dram_eff=0.5287
bk0: 84a 2176155i bk1: 72a 2176236i bk2: 92a 2176097i bk3: 88a 2176180i bk4: 80a 2176213i bk5: 72a 2176178i bk6: 84a 2176062i bk7: 76a 2176073i bk8: 120a 2176106i bk9: 120a 2175949i bk10: 140a 2176062i bk11: 140a 2175926i bk12: 128a 2176217i bk13: 140a 2175986i bk14: 132a 2176191i bk15: 136a 2176029i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00315782
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174692 n_act=64 n_pre=48 n_req=442 n_rd=1676 n_write=23 bw_util=0.001561
n_activity=6342 dram_eff=0.5358
bk0: 80a 2176150i bk1: 92a 2176073i bk2: 72a 2176301i bk3: 68a 2176301i bk4: 76a 2176250i bk5: 84a 2176149i bk6: 80a 2176166i bk7: 68a 2176110i bk8: 116a 2176166i bk9: 124a 2175921i bk10: 132a 2176153i bk11: 140a 2175938i bk12: 140a 2176116i bk13: 136a 2175997i bk14: 132a 2176151i bk15: 136a 2176043i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00290006
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174701 n_act=64 n_pre=48 n_req=439 n_rd=1668 n_write=22 bw_util=0.001553
n_activity=6229 dram_eff=0.5426
bk0: 88a 2176097i bk1: 84a 2176081i bk2: 84a 2176215i bk3: 72a 2176247i bk4: 64a 2176343i bk5: 68a 2176255i bk6: 88a 2176000i bk7: 76a 2176060i bk8: 112a 2176113i bk9: 112a 2176034i bk10: 136a 2176101i bk11: 132a 2175981i bk12: 136a 2176145i bk13: 128a 2176077i bk14: 148a 2176021i bk15: 140a 2175949i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00324833
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174669 n_act=67 n_pre=51 n_req=447 n_rd=1692 n_write=24 bw_util=0.001577
n_activity=6394 dram_eff=0.5368
bk0: 72a 2176237i bk1: 84a 2176117i bk2: 84a 2176198i bk3: 76a 2176254i bk4: 76a 2176230i bk5: 68a 2176213i bk6: 68a 2176122i bk7: 76a 2176055i bk8: 120a 2176141i bk9: 128a 2175932i bk10: 148a 2175994i bk11: 144a 2175924i bk12: 136a 2176166i bk13: 140a 2175956i bk14: 140a 2176107i bk15: 132a 2176055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00349
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174681 n_act=63 n_pre=47 n_req=443 n_rd=1692 n_write=20 bw_util=0.001573
n_activity=6369 dram_eff=0.5376
bk0: 80a 2176225i bk1: 72a 2176171i bk2: 80a 2176206i bk3: 68a 2176263i bk4: 80a 2176213i bk5: 72a 2176196i bk6: 80a 2176131i bk7: 80a 2176025i bk8: 136a 2176048i bk9: 116a 2176014i bk10: 132a 2176136i bk11: 136a 2175939i bk12: 140a 2176118i bk13: 136a 2176006i bk14: 140a 2176123i bk15: 144a 2175845i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00321755
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174669 n_act=69 n_pre=53 n_req=443 n_rd=1692 n_write=20 bw_util=0.001573
n_activity=6437 dram_eff=0.5319
bk0: 76a 2176212i bk1: 80a 2176195i bk2: 76a 2176267i bk3: 72a 2176238i bk4: 68a 2176329i bk5: 72a 2176186i bk6: 76a 2176074i bk7: 88a 2176029i bk8: 112a 2176179i bk9: 108a 2176060i bk10: 148a 2176038i bk11: 152a 2175806i bk12: 148a 2176038i bk13: 136a 2175988i bk14: 144a 2176068i bk15: 136a 2176008i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00307833
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174758 n_act=52 n_pre=36 n_req=427 n_rd=1640 n_write=17 bw_util=0.001523
n_activity=5769 dram_eff=0.5744
bk0: 68a 2176257i bk1: 76a 2176195i bk2: 92a 2176199i bk3: 92a 2176246i bk4: 76a 2176201i bk5: 64a 2176202i bk6: 68a 2176116i bk7: 80a 2175972i bk8: 108a 2176198i bk9: 112a 2176069i bk10: 132a 2176174i bk11: 136a 2176019i bk12: 132a 2176171i bk13: 144a 2175944i bk14: 136a 2176135i bk15: 124a 2176073i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0030889
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174806 n_act=51 n_pre=35 n_req=411 n_rd=1600 n_write=11 bw_util=0.00148
n_activity=5499 dram_eff=0.5859
bk0: 72a 2176260i bk1: 72a 2176180i bk2: 72a 2176314i bk3: 76a 2176287i bk4: 72a 2176276i bk5: 72a 2176168i bk6: 76a 2176084i bk7: 64a 2176081i bk8: 112a 2176165i bk9: 116a 2176030i bk10: 132a 2176158i bk11: 132a 2176008i bk12: 132a 2176192i bk13: 132a 2176054i bk14: 128a 2176198i bk15: 140a 2175978i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00262164
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174678 n_act=67 n_pre=51 n_req=444 n_rd=1684 n_write=23 bw_util=0.001569
n_activity=6470 dram_eff=0.5277
bk0: 88a 2176186i bk1: 76a 2176208i bk2: 80a 2176230i bk3: 72a 2176269i bk4: 72a 2176286i bk5: 80a 2176138i bk6: 80a 2176051i bk7: 72a 2176042i bk8: 128a 2176075i bk9: 128a 2175952i bk10: 136a 2176127i bk11: 140a 2175904i bk12: 132a 2176182i bk13: 140a 2175966i bk14: 132a 2176134i bk15: 128a 2176026i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0028169

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2363, Miss = 210, Miss_rate = 0.089, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 2330, Miss = 206, Miss_rate = 0.088, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 2359, Miss = 203, Miss_rate = 0.086, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 2334, Miss = 211, Miss_rate = 0.090, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 2360, Miss = 215, Miss_rate = 0.091, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 2339, Miss = 211, Miss_rate = 0.090, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 2313, Miss = 207, Miss_rate = 0.089, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 2348, Miss = 212, Miss_rate = 0.090, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 2373, Miss = 214, Miss_rate = 0.090, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 2333, Miss = 203, Miss_rate = 0.087, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 2368, Miss = 211, Miss_rate = 0.089, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 2348, Miss = 212, Miss_rate = 0.090, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 2391, Miss = 217, Miss_rate = 0.091, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 2352, Miss = 206, Miss_rate = 0.088, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 2379, Miss = 212, Miss_rate = 0.089, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 2367, Miss = 211, Miss_rate = 0.089, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 2515, Miss = 203, Miss_rate = 0.081, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 2291, Miss = 207, Miss_rate = 0.090, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 2298, Miss = 199, Miss_rate = 0.087, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 2283, Miss = 201, Miss_rate = 0.088, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 2355, Miss = 212, Miss_rate = 0.090, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 2338, Miss = 209, Miss_rate = 0.089, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 51737
L2_total_cache_misses = 4592
L2_total_cache_miss_rate = 0.0888
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 33749
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1081
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 35
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 50247
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1300
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 162
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=102688
icnt_total_pkts_simt_to_mem=53037
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.97863
	minimum = 6
	maximum = 46
Network latency average = 7.93243
	minimum = 6
	maximum = 39
Slowest packet = 87629
Flit latency average = 7.70643
	minimum = 6
	maximum = 38
Slowest flit = 154042
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0496937
	minimum = 0.0410228 (at node 25)
	maximum = 0.0782523 (at node 44)
Accepted packet rate average = 0.0496937
	minimum = 0.0410228 (at node 25)
	maximum = 0.0782523 (at node 44)
Injected flit rate average = 0.0745406
	minimum = 0.0415847 (at node 25)
	maximum = 0.130374 (at node 44)
Accepted flit rate average= 0.0745406
	minimum = 0.0564765 (at node 42)
	maximum = 0.104383 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.5395 (6 samples)
	minimum = 6 (6 samples)
	maximum = 63.3333 (6 samples)
Network latency average = 9.93945 (6 samples)
	minimum = 6 (6 samples)
	maximum = 47.3333 (6 samples)
Flit latency average = 9.73358 (6 samples)
	minimum = 6 (6 samples)
	maximum = 46.5 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0232917 (6 samples)
	minimum = 0.0195917 (6 samples)
	maximum = 0.0314271 (6 samples)
Accepted packet rate average = 0.0232917 (6 samples)
	minimum = 0.0195917 (6 samples)
	maximum = 0.0314271 (6 samples)
Injected flit rate average = 0.0350071 (6 samples)
	minimum = 0.0196853 (6 samples)
	maximum = 0.0592257 (6 samples)
Accepted flit rate average = 0.0350071 (6 samples)
	minimum = 0.0262756 (6 samples)
	maximum = 0.0462423 (6 samples)
Injected packet size average = 1.50299 (6 samples)
Accepted packet size average = 1.50299 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 15 min, 6 sec (906 sec)
gpgpu_simulation_rate = 31190 (inst/sec)
gpgpu_simulation_rate = 2778 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 202348
gpu_sim_insn = 4995458
gpu_ipc =      24.6875
gpu_tot_sim_cycle = 2947300
gpu_tot_sim_insn = 33254031
gpu_tot_ipc =      11.2829
gpu_tot_issued_cta = 3577
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14463
partiton_reqs_in_parallel = 4451656
partiton_reqs_in_parallel_total    = 25787101
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.2598
partiton_reqs_in_parallel_util = 4451656
partiton_reqs_in_parallel_util_total    = 25787101
gpu_sim_cycle_parition_util = 202348
gpu_tot_sim_cycle_parition_util    = 1172150
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 15509
partiton_replys_in_parallel_total    = 51737
L2_BW  =       7.2647 GB/Sec
L2_BW_total  =       2.1626 GB/Sec
gpu_total_sim_rate=31195

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 622936
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0088
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 351568
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0051
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 349776
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 617440
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 351568
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 622936
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
844, 844, 843, 844, 843, 844, 1092, 844, 844, 859, 844, 844, 1106, 844, 844, 859, 1076, 775, 775, 775, 775, 775, 775, 775, 775, 775, 775, 775, 775, 775, 775, 775, 662, 662, 662, 662, 662, 662, 911, 662, 662, 884, 662, 825, 655, 655, 655, 655, 1003, 620, 620, 620, 620, 620, 635, 620, 620, 620, 620, 620, 620, 620, 620, 620, 
gpgpu_n_tot_thrd_icount = 36175520
gpgpu_n_tot_w_icount = 1130485
gpgpu_n_stall_shd_mem = 5762
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 63722
gpgpu_n_mem_write_global = 3328
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1836659
gpgpu_n_store_insn = 3338
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 11250176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 28
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:153065	W0_Idle:62633127	W0_Scoreboard:9466228	W1:34887	W2:224	W3:0	W4:42	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1095332
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 509776 {8:63722,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 133120 {40:3328,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2549808 {40:63709,72:5,136:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 26624 {8:3328,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1135 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 2947299 
mrq_lat_table:4962 	269 	279 	1254 	356 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	51020 	11158 	36 	0 	899 	131 	2571 	1206 	7 	28 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	35304 	437 	109 	3 	26476 	51 	0 	0 	0 	899 	131 	2571 	1206 	7 	28 	22 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	50373 	9200 	3814 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	2762 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	404 	69 	1 	3 	6 	4 	16 	15 	8 	12 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    188368    184659    468563    198350    278201    431495    332834    513748    110400    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    202531    263728    219296    190218    127965    189457    246719    496733    190664    187976    212028    746041 
dram[2]:    428347    188360    260748    336633    184709    184714    266664    216360    115348    275627    201991    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    172398    306908    271712    301586    184663    187904    181522    293141    349571    195609    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    191572    387904    402845    267494    186436    216411    196814    265856    471366    160206 
dram[6]:    183490    307636    308929    191144    268224    329934    301590    233602    254644    387833    191601    251938    421221    363717    185687    289203 
dram[7]:    477618    183499    206112    190397    185119    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    191800    187356    211781    190313    188978    267354    114815    217263    198246    579987    584718    248614    164840    250109    278163    190408 
dram[9]:    194163    210163    135990    184165    335491    471074    291452    115643    516484    496384    107731    503333    188989    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    184683    246211    289556    276797    290418    193448    281505    172812    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.687500  2.583333  3.500000  4.250000  3.416667  2.722222  2.238095  2.727273  3.642857  2.789474  3.588235  4.000000  4.800000  4.666667  4.700000  8.800000 
dram[1]:  2.500000  2.642857  3.363636  3.100000  2.916667  3.363636  2.666667  3.000000  3.400000  2.823529  3.916667  5.000000  7.333333  5.571429  4.818182  5.200000 
dram[2]:  2.181818  3.777778  2.437500  2.933333  2.923077  2.642857  2.714286  3.181818  2.894737  3.294118  4.142857  3.500000  6.666667  5.875000  7.400000  5.375000 
dram[3]:  2.500000  3.000000  3.500000  2.846154  2.647059  3.000000  3.181818  2.500000  3.571429  2.736842  5.111111  4.250000  4.700000  5.875000  5.714286  4.818182 
dram[4]:  2.866667  3.000000  3.363636  3.333333  3.333333  3.200000  2.928571  3.285714  3.333333  4.500000  4.153846  4.166667  5.200000  7.000000  5.222222  4.888889 
dram[5]:  2.687500  2.625000  2.444444  3.636364  2.600000  3.444444  3.714286  3.222222  3.357143  3.166667  3.388889  3.769231  6.142857  3.285714  4.454545  4.166667 
dram[6]:  3.142857  3.875000  2.846154  3.222222  3.454545  3.100000  2.900000  2.533333  3.277778  2.842105  3.916667  3.250000  3.666667  5.444445  4.454545  4.090909 
dram[7]:  3.545455  3.333333  3.714286  3.200000  2.500000  3.100000  2.600000  3.416667  4.200000  4.888889  3.470588  3.375000  4.250000  7.800000  4.250000  4.666667 
dram[8]:  3.375000  3.666667  3.250000  3.900000  2.916667  3.500000  3.000000  2.466667  4.600000  3.727273  3.642857  3.666667  4.333333  4.363636  4.333333  5.125000 
dram[9]:  3.625000  3.125000  2.533333  3.083333  2.411765  3.500000  3.090909  3.875000  3.285714  4.000000  4.000000  4.363636  5.222222  4.900000  4.636364  3.846154 
dram[10]:  4.125000  3.500000  2.687500  3.625000  3.416667  3.230769  3.133333  2.409091  2.842105  3.111111  4.600000  4.000000  7.142857  5.000000  4.000000  6.833333 
average row locality = 7597/2145 = 3.541725
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        34        28        29        29        33        36        39        27        43        43        50        47        42        39        42        38 
dram[1]:        34        31        29        28        29        33        31        32        42        45        44        43        38        37        43        42 
dram[2]:        39        31        33        36        31        32        32        31        47        48        50        44        37        41        35        40 
dram[3]:        38        32        32        30        37        33        32        35        43        44        41        45        41        40        37        44 
dram[4]:        32        34        33        26        26        30        33        35        42        41        46        45        43        37        40        39 
dram[5]:        35        34        35        32        31        26        24        27        41        47        53        45        39        54        43        44 
dram[6]:        36        28        32        27        32        28        28        32        48        45        43        47        47        41        42        41 
dram[7]:        34        34        23        26        36        27        33        34        37        37        51        48        43        36        43        39 
dram[8]:        25        31        32        35        29        24        31        31        41        38        47        47        43        41        43        37 
dram[9]:        26        24        33        32        34        30        28        27        41        37        46        44        40        41        42        42 
dram[10]:        29        33        37        26        32        33        35        40        47        48        41        44        41        39        43        36 
total reads: 6507
bank skew: 54/23 = 2.35
chip skew: 610/567 = 1.08
number of total write accesses:
dram[0]:         9         3         6         5         8        13         8         3         8        10        11         5         6         3         5         6 
dram[1]:         6         6         8         3         6         4         9         7         9         3         3         2         6         2        10        10 
dram[2]:         9         3         6         8         7         5         6         4         8         8         8         5         3         6         2         3 
dram[3]:        12         7         3         7         8         9         3        10         7         8         5         6         6         7         3         9 
dram[4]:        11         5         4         4         4         2         8        11         8         4         8         5         9         5         7         5 
dram[5]:         8         8         9         8         8         5         2         2         6        10         8         4         4        15         6         6 
dram[6]:         8         3         5         2         6         3         1         6        11         9         4         5         8         8         7         4 
dram[7]:         5         6         3         6         9         4         6         7         5         7         8         6         8         3         8         3 
dram[8]:         2         2         7         4         6         4         5         6         5         3         4         8         9         7         9         4 
dram[9]:         3         1         5         5         7         5         6         4         5         3         6         4         7         8         9         8 
dram[10]:         4         9         6         3         9         9        12        13         7         8         5         8         9         6         9         5 
total reads: 1090
bank skew: 15/1 = 15.00
chip skew: 122/85 = 1.44
average mf latency per bank:
dram[0]:      15556     13344      1570      3144      1354      2818      1268      4209      6538      6902      9667     12796     20990     20964     15203     16021
dram[1]:      10536     11178      4967      1797      2794      2470      1746      1370      7275      9627     18598     13353     19727     22306     13398     13980
dram[2]:       8785     12157      7093      2092      6410      1507      1525      4063      6101      6569      9741     13741     21797     20249     18991     21808
dram[3]:      13521     10737      2073      1552      5703      2280      1644      1297      7566      9723     11993     11101     21939     22991     19028     14467
dram[4]:       9729     11450      8210      1920      1835      1783      1566      1234      6700      7394     13173     11062     16841     20661     16537     17609
dram[5]:       9669     10442      1670      1379      3438      1648      4713      1887      7106      5893      9769     11376     20318     14068     15925     15583
dram[6]:       9550     13734      5696      9281      4743      1704      6612      1503      5680      6230     11992     12347     18380     19221     16396     18684
dram[7]:      10656     10382      2198      3884      1301      4047      7049      3043      8540      8152     12025     18881     16141     20901     15673     24558
dram[8]:      12601     10427      1551      1579      1511      4898      2986      1547      7855      8749     11135     10271     18487     17109     19677     18766
dram[9]:      11815     13658      1547      1592      1409      1466      2457      1576      8255     15200     13081     11800     17398     16694     15202     20447
dram[10]:      10861      8231      1541     10747      2352      1321      2746      1056      7417      6849     14136     10871     16352     18225     14969     18808
maximum mf latency per bank:
dram[0]:     230680     18205       358     52123       412     84262       502     73682     10608     27397     10680     73384    112927     13337     18334     18365
dram[1]:      18152     18163    128582       364     42733     31869     18179       492     39113     90833    248804     10689     13300     13318     18301     20137
dram[2]:      18149     18175    213550     32738     98251       410       496     89547     10607     32067     10648    112938     13306     79960     18268    230279
dram[3]:     257915     18198     10825       371    193082     32575       491       556     31713    171042     10645     11297    157904    208804     18309     18339
dram[4]:      18159     25583    240381       371       497       463      3445       526     10603     10616    151099     10691     13300     13301     18277     18308
dram[5]:      18169     19090      6771       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721    213540     69001       444     73658       512     10601     10618     10644     73470    143804    124249     28241     66251
dram[7]:      18158     18197       363     67274       405     73585    219375     32761     10616     10646    137045    248157     13300     13316     20756    257910
dram[8]:      18166     18213       365       366       460     89441     32701       489     10633     10673     10670     10703    112958     13301    248288     18242
dram[9]:      18177     18204       359       359       402       418     32618       501     10643    230458    112944     10705     13300     13316     18328    180433
dram[10]:      18175     18207       362    258751     32574       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2552232 n_nop=2549331 n_act=206 n_pre=190 n_req=708 n_rd=2396 n_write=109 bw_util=0.001963
n_activity=13381 dram_eff=0.3744
bk0: 136a 2551469i bk1: 112a 2551604i bk2: 116a 2551726i bk3: 116a 2551766i bk4: 132a 2551624i bk5: 144a 2551325i bk6: 156a 2551194i bk7: 108a 2551458i bk8: 172a 2551493i bk9: 172a 2551207i bk10: 200a 2551298i bk11: 188a 2551289i bk12: 168a 2551618i bk13: 156a 2551561i bk14: 168a 2551603i bk15: 152a 2551625i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00355924
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2552232 n_nop=2549452 n_act=189 n_pre=173 n_req=675 n_rd=2324 n_write=94 bw_util=0.001895
n_activity=12897 dram_eff=0.375
bk0: 136a 2551516i bk1: 124a 2551531i bk2: 116a 2551682i bk3: 112a 2551724i bk4: 116a 2551636i bk5: 132a 2551602i bk6: 124a 2551389i bk7: 128a 2551372i bk8: 168a 2551452i bk9: 180a 2551293i bk10: 176a 2551539i bk11: 172a 2551460i bk12: 152a 2551749i bk13: 148a 2551654i bk14: 172a 2551582i bk15: 168a 2551479i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00328849
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2552232 n_nop=2549319 n_act=205 n_pre=189 n_req=698 n_rd=2428 n_write=91 bw_util=0.001974
n_activity=13749 dram_eff=0.3664
bk0: 156a 2551307i bk1: 124a 2551648i bk2: 132a 2551530i bk3: 144a 2551495i bk4: 124a 2551613i bk5: 128a 2551510i bk6: 128a 2551461i bk7: 124a 2551468i bk8: 188a 2551324i bk9: 192a 2551175i bk10: 200a 2551389i bk11: 176a 2551337i bk12: 148a 2551782i bk13: 164a 2551545i bk14: 140a 2551853i bk15: 160a 2551609i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00315449
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2552232 n_nop=2549310 n_act=206 n_pre=190 n_req=714 n_rd=2416 n_write=110 bw_util=0.001979
n_activity=13677 dram_eff=0.3694
bk0: 152a 2551301i bk1: 128a 2551491i bk2: 128a 2551722i bk3: 120a 2551604i bk4: 148a 2551489i bk5: 132a 2551497i bk6: 128a 2551587i bk7: 140a 2551240i bk8: 172a 2551502i bk9: 176a 2551189i bk10: 164a 2551634i bk11: 180a 2551425i bk12: 164a 2551635i bk13: 160a 2551546i bk14: 148a 2551751i bk15: 176a 2551453i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00305105
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc08e4800, atomic=0 1 entries : 0x7f78dd4ac270 :  mf: uid=1064115, sid06:w40, part=4, addr=0xc08e4860, load , size=32, unknown  status = IN_PARTITION_DRAM (2947299), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2552232 n_nop=2549464 n_act=179 n_pre=163 n_req=682 n_rd=2326 n_write=100 bw_util=0.001901
n_activity=12443 dram_eff=0.3899
bk0: 128a 2551483i bk1: 136a 2551510i bk2: 132a 2551702i bk3: 104a 2551755i bk4: 104a 2551787i bk5: 120a 2551673i bk6: 132a 2551415i bk7: 140a 2551293i bk8: 166a 2551421i bk9: 164a 2551419i bk10: 184a 2551430i bk11: 180a 2551357i bk12: 172a 2551576i bk13: 148a 2551622i bk14: 160a 2551640i bk15: 156a 2551532i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0032834
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2552232 n_nop=2549269 n_act=215 n_pre=199 n_req=719 n_rd=2440 n_write=109 bw_util=0.001997
n_activity=14177 dram_eff=0.3596
bk0: 140a 2551485i bk1: 136a 2551413i bk2: 140a 2551470i bk3: 128a 2551630i bk4: 124a 2551544i bk5: 104a 2551658i bk6: 96a 2551664i bk7: 108a 2551549i bk8: 164a 2551553i bk9: 188a 2551238i bk10: 212a 2551307i bk11: 180a 2551357i bk12: 156a 2551746i bk13: 216a 2551074i bk14: 172a 2551564i bk15: 176a 2551440i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0035036
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2552232 n_nop=2549368 n_act=201 n_pre=185 n_req=687 n_rd=2388 n_write=90 bw_util=0.001942
n_activity=13585 dram_eff=0.3648
bk0: 144a 2551480i bk1: 112a 2551692i bk2: 128a 2551631i bk3: 108a 2551733i bk4: 128a 2551651i bk5: 112a 2551670i bk6: 112a 2551637i bk7: 128a 2551384i bk8: 192a 2551331i bk9: 180a 2551193i bk10: 172a 2551529i bk11: 188a 2551228i bk12: 188a 2551444i bk13: 164a 2551494i bk14: 168a 2551587i bk15: 164a 2551401i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00320073
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2552232 n_nop=2549460 n_act=185 n_pre=169 n_req=675 n_rd=2324 n_write=94 bw_util=0.001895
n_activity=12686 dram_eff=0.3812
bk0: 136a 2551622i bk1: 136a 2551507i bk2: 92a 2551892i bk3: 104a 2551702i bk4: 144a 2551456i bk5: 108a 2551635i bk6: 132a 2551361i bk7: 136a 2551471i bk8: 148a 2551653i bk9: 148a 2551513i bk10: 204a 2551335i bk11: 192a 2551212i bk12: 172a 2551541i bk13: 144a 2551646i bk14: 172a 2551515i bk15: 156a 2551565i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00311375
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2552232 n_nop=2549505 n_act=179 n_pre=163 n_req=660 n_rd=2300 n_write=85 bw_util=0.001869
n_activity=12169 dram_eff=0.392
bk0: 100a 2551776i bk1: 124a 2551647i bk2: 128a 2551663i bk3: 140a 2551651i bk4: 116a 2551660i bk5: 96a 2551700i bk6: 124a 2551450i bk7: 124a 2551345i bk8: 164a 2551613i bk9: 152a 2551508i bk10: 188a 2551480i bk11: 188a 2551260i bk12: 172a 2551546i bk13: 164a 2551477i bk14: 172a 2551545i bk15: 148a 2551591i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00308358
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2552232 n_nop=2549534 n_act=180 n_pre=164 n_req=653 n_rd=2268 n_write=86 bw_util=0.001845
n_activity=12236 dram_eff=0.3848
bk0: 104a 2551754i bk1: 96a 2551744i bk2: 132a 2551592i bk3: 128a 2551637i bk4: 136a 2551507i bk5: 120a 2551636i bk6: 112a 2551535i bk7: 108a 2551514i bk8: 164a 2551502i bk9: 148a 2551530i bk10: 184a 2551494i bk11: 176a 2551385i bk12: 160a 2551680i bk13: 164a 2551502i bk14: 168a 2551600i bk15: 168a 2551453i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00274622
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2552232 n_nop=2549308 n_act=201 n_pre=185 n_req=726 n_rd=2416 n_write=122 bw_util=0.001989
n_activity=13484 dram_eff=0.3764
bk0: 116a 2551717i bk1: 132a 2551528i bk2: 148a 2551554i bk3: 104a 2551784i bk4: 128a 2551657i bk5: 132a 2551473i bk6: 140a 2551284i bk7: 160a 2551039i bk8: 188a 2551340i bk9: 192a 2551181i bk10: 164a 2551586i bk11: 176a 2551294i bk12: 164a 2551681i bk13: 156a 2551522i bk14: 172a 2551514i bk15: 144a 2551626i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00304518

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3090, Miss = 312, Miss_rate = 0.101, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 3052, Miss = 287, Miss_rate = 0.094, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[2]: Access = 3024, Miss = 290, Miss_rate = 0.096, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 3040, Miss = 291, Miss_rate = 0.096, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 3040, Miss = 304, Miss_rate = 0.100, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 3058, Miss = 303, Miss_rate = 0.099, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[6]: Access = 3044, Miss = 301, Miss_rate = 0.099, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[7]: Access = 3104, Miss = 303, Miss_rate = 0.098, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 3109, Miss = 295, Miss_rate = 0.095, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 3007, Miss = 287, Miss_rate = 0.095, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 3164, Miss = 301, Miss_rate = 0.095, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 3093, Miss = 309, Miss_rate = 0.100, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 3101, Miss = 308, Miss_rate = 0.099, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 3048, Miss = 289, Miss_rate = 0.095, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 3072, Miss = 300, Miss_rate = 0.098, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 3030, Miss = 281, Miss_rate = 0.093, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 3196, Miss = 291, Miss_rate = 0.091, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 2957, Miss = 284, Miss_rate = 0.096, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 2977, Miss = 290, Miss_rate = 0.097, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 2961, Miss = 277, Miss_rate = 0.094, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 3069, Miss = 305, Miss_rate = 0.099, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[21]: Access = 3010, Miss = 299, Miss_rate = 0.099, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 67246
L2_total_cache_misses = 6507
L2_total_cache_miss_rate = 0.0968
L2_total_cache_pending_hits = 12285
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12132
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5415
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2238
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1085
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 63722
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3328
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=131725
icnt_total_pkts_simt_to_mem=70574
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.00906
	minimum = 6
	maximum = 28
Network latency average = 7.00139
	minimum = 6
	maximum = 27
Slowest packet = 103721
Flit latency average = 6.56428
	minimum = 6
	maximum = 26
Slowest flit = 193694
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00153291
	minimum = 0.00103288 (at node 2)
	maximum = 0.00196692 (at node 38)
Accepted packet rate average = 0.00153291
	minimum = 0.00103288 (at node 2)
	maximum = 0.00196692 (at node 38)
Injected flit rate average = 0.00230169
	minimum = 0.00107736 (at node 2)
	maximum = 0.00377322 (at node 38)
Accepted flit rate average= 0.00230169
	minimum = 0.00184584 (at node 43)
	maximum = 0.00308381 (at node 4)
Injected packet length average = 1.50152
Accepted packet length average = 1.50152
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.8923 (7 samples)
	minimum = 6 (7 samples)
	maximum = 58.2857 (7 samples)
Network latency average = 9.51973 (7 samples)
	minimum = 6 (7 samples)
	maximum = 44.4286 (7 samples)
Flit latency average = 9.28083 (7 samples)
	minimum = 6 (7 samples)
	maximum = 43.5714 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0201833 (7 samples)
	minimum = 0.0169404 (7 samples)
	maximum = 0.0272185 (7 samples)
Accepted packet rate average = 0.0201833 (7 samples)
	minimum = 0.0169404 (7 samples)
	maximum = 0.0272185 (7 samples)
Injected flit rate average = 0.0303349 (7 samples)
	minimum = 0.0170271 (7 samples)
	maximum = 0.0513039 (7 samples)
Accepted flit rate average = 0.0303349 (7 samples)
	minimum = 0.0227856 (7 samples)
	maximum = 0.0400768 (7 samples)
Injected packet size average = 1.50297 (7 samples)
Accepted packet size average = 1.50297 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 17 min, 46 sec (1066 sec)
gpgpu_simulation_rate = 31195 (inst/sec)
gpgpu_simulation_rate = 2764 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 3897
gpu_sim_insn = 4456084
gpu_ipc =    1143.4652
gpu_tot_sim_cycle = 3173347
gpu_tot_sim_insn = 37710115
gpu_tot_ipc =      11.8834
gpu_tot_issued_cta = 4088
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14463
partiton_reqs_in_parallel = 85734
partiton_reqs_in_parallel_total    = 30238757
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.5560
partiton_reqs_in_parallel_util = 85734
partiton_reqs_in_parallel_util_total    = 30238757
gpu_sim_cycle_parition_util = 3897
gpu_tot_sim_cycle_parition_util    = 1374498
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 11731
partiton_replys_in_parallel_total    = 67246
L2_BW  =     285.3249 GB/Sec
L2_BW_total  =       2.3589 GB/Sec
gpu_total_sim_rate=34916

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 709131
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0078
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 392448
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0046
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 390656
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 703635
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 392448
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 709131
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
949, 949, 948, 949, 948, 949, 1212, 949, 949, 964, 949, 964, 1241, 949, 949, 979, 1181, 880, 895, 895, 880, 880, 880, 895, 880, 880, 880, 880, 880, 880, 880, 895, 767, 767, 797, 767, 767, 767, 1016, 767, 797, 989, 767, 930, 760, 760, 760, 760, 1087, 704, 719, 704, 704, 704, 719, 734, 719, 704, 704, 704, 734, 734, 704, 704, 
gpgpu_n_tot_thrd_icount = 41197216
gpgpu_n_tot_w_icount = 1287413
gpgpu_n_stall_shd_mem = 8090
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 71893
gpgpu_n_mem_write_global = 6888
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2098103
gpgpu_n_store_insn = 7050
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 12558336
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2239
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 965
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:171080	W0_Idle:62647763	W0_Scoreboard:9509550	W1:44259	W2:642	W3:0	W4:48	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1242464
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 575144 {8:71893,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 275520 {40:6888,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2876648 {40:71880,72:5,136:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 55104 {8:6888,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 992 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 3173346 
mrq_lat_table:4962 	269 	279 	1254 	356 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	62700 	11209 	36 	0 	899 	131 	2571 	1206 	7 	28 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	44321 	978 	308 	277 	28125 	95 	7 	0 	0 	899 	131 	2571 	1206 	7 	28 	22 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	57801 	9915 	3842 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	6322 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	412 	69 	1 	3 	6 	4 	16 	15 	8 	12 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    188368    184659    468563    198350    278201    431495    332834    513748    110400    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    202531    263728    219296    190218    127965    189457    246719    496733    190664    187976    212028    746041 
dram[2]:    428347    188360    260748    336633    184709    184714    266664    216360    115348    275627    201991    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    172398    306908    271712    301586    184663    187904    181522    293141    349571    195609    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    191572    387904    402845    267494    186436    216411    196814    265856    471366    160206 
dram[6]:    183490    307636    308929    191144    268224    329934    301590    233602    254644    387833    191601    251938    421221    363717    185687    289203 
dram[7]:    477618    183499    206112    190397    185119    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    191800    187356    211781    190313    188978    267354    114815    217263    198246    579987    584718    248614    164840    250109    278163    190408 
dram[9]:    194163    210163    135990    184165    335491    471074    291452    115643    516484    496384    107731    503333    188989    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    184683    246211    289556    276797    290418    193448    281505    172812    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.687500  2.583333  3.500000  4.250000  3.416667  2.722222  2.238095  2.727273  3.642857  2.789474  3.588235  4.000000  4.800000  4.666667  4.700000  8.800000 
dram[1]:  2.500000  2.642857  3.363636  3.100000  2.916667  3.363636  2.666667  3.000000  3.400000  2.823529  3.916667  5.000000  7.333333  5.571429  4.818182  5.200000 
dram[2]:  2.181818  3.777778  2.437500  2.933333  2.923077  2.642857  2.714286  3.181818  2.894737  3.294118  4.142857  3.500000  6.666667  5.875000  7.400000  5.375000 
dram[3]:  2.500000  3.000000  3.500000  2.846154  2.647059  3.000000  3.181818  2.500000  3.571429  2.736842  5.111111  4.250000  4.700000  5.875000  5.714286  4.818182 
dram[4]:  2.866667  3.000000  3.363636  3.333333  3.333333  3.200000  2.928571  3.285714  3.333333  4.500000  4.153846  4.166667  5.200000  7.000000  5.222222  4.888889 
dram[5]:  2.687500  2.625000  2.444444  3.636364  2.600000  3.444444  3.714286  3.222222  3.357143  3.166667  3.388889  3.769231  6.142857  3.285714  4.454545  4.166667 
dram[6]:  3.142857  3.875000  2.846154  3.222222  3.454545  3.100000  2.900000  2.533333  3.277778  2.842105  3.916667  3.250000  3.666667  5.444445  4.454545  4.090909 
dram[7]:  3.545455  3.333333  3.714286  3.200000  2.500000  3.100000  2.600000  3.416667  4.200000  4.888889  3.470588  3.375000  4.250000  7.800000  4.250000  4.666667 
dram[8]:  3.375000  3.666667  3.250000  3.900000  2.916667  3.500000  3.000000  2.466667  4.600000  3.727273  3.642857  3.666667  4.333333  4.363636  4.333333  5.125000 
dram[9]:  3.625000  3.125000  2.533333  3.083333  2.411765  3.500000  3.090909  3.875000  3.285714  4.000000  4.000000  4.363636  5.222222  4.900000  4.636364  3.846154 
dram[10]:  4.125000  3.500000  2.687500  3.625000  3.416667  3.230769  3.133333  2.409091  2.842105  3.111111  4.600000  4.000000  7.142857  5.000000  4.000000  6.833333 
average row locality = 7597/2145 = 3.541725
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        34        28        29        29        33        36        39        27        43        43        50        47        42        39        42        38 
dram[1]:        34        31        29        28        29        33        31        32        42        45        44        43        38        37        43        42 
dram[2]:        39        31        33        36        31        32        32        31        47        48        50        44        37        41        35        40 
dram[3]:        38        32        32        30        37        33        32        35        43        44        41        45        41        40        37        44 
dram[4]:        32        34        33        26        26        30        33        35        42        41        46        45        43        37        40        39 
dram[5]:        35        34        35        32        31        26        24        27        41        47        53        45        39        54        43        44 
dram[6]:        36        28        32        27        32        28        28        32        48        45        43        47        47        41        42        41 
dram[7]:        34        34        23        26        36        27        33        34        37        37        51        48        43        36        43        39 
dram[8]:        25        31        32        35        29        24        31        31        41        38        47        47        43        41        43        37 
dram[9]:        26        24        33        32        34        30        28        27        41        37        46        44        40        41        42        42 
dram[10]:        29        33        37        26        32        33        35        40        47        48        41        44        41        39        43        36 
total reads: 6507
bank skew: 54/23 = 2.35
chip skew: 610/567 = 1.08
number of total write accesses:
dram[0]:         9         3         6         5         8        13         8         3         8        10        11         5         6         3         5         6 
dram[1]:         6         6         8         3         6         4         9         7         9         3         3         2         6         2        10        10 
dram[2]:         9         3         6         8         7         5         6         4         8         8         8         5         3         6         2         3 
dram[3]:        12         7         3         7         8         9         3        10         7         8         5         6         6         7         3         9 
dram[4]:        11         5         4         4         4         2         8        11         8         4         8         5         9         5         7         5 
dram[5]:         8         8         9         8         8         5         2         2         6        10         8         4         4        15         6         6 
dram[6]:         8         3         5         2         6         3         1         6        11         9         4         5         8         8         7         4 
dram[7]:         5         6         3         6         9         4         6         7         5         7         8         6         8         3         8         3 
dram[8]:         2         2         7         4         6         4         5         6         5         3         4         8         9         7         9         4 
dram[9]:         3         1         5         5         7         5         6         4         5         3         6         4         7         8         9         8 
dram[10]:         4         9         6         3         9         9        12        13         7         8         5         8         9         6         9         5 
total reads: 1090
bank skew: 15/1 = 15.00
chip skew: 122/85 = 1.44
average mf latency per bank:
dram[0]:      15600     13420      1627      3214      1608      2992      1519      4568      6751      7129      9880     13052     21205     21233     15417     16280
dram[1]:      10637     11222      5021      1872      3038      2780      2024      1639      7489      9872     18864     13639     19999     22590     13616     14191
dram[2]:       8844     12271      7141      2154      6644      1754      1838      4396      6326      6789      9968     13980     22112     20497     19288     22087
dram[3]:      13565     10790      2154      1588      5918      2488      2024      1575      7826      9952     12240     11357     22168     23235     19309     14686
dram[4]:       9778     11524      8290      1970      2160      2085      1824      1473      6932      7671     13374     11318     17068     20933     16788     17858
dram[5]:       9735     10483      1706      1441      3672      1941      5120      2270      7400      6116      9958     11596     20587     14242     16152     15785
dram[6]:       9620     13816      5766      9347      5031      2027      6983      1795      5886      6469     12245     12579     18588     19451     16649     18922
dram[7]:      10744     10465      2257      3938      1497      4357      7357      3330      8845      8420     12248     19102     16388     21193     15920     24866
dram[8]:      12718     10557      1598      1637      1764      5199      3324      1859      8198      9080     11373     10481     21147     17340     19897     19036
dram[9]:      11910     13729      1613      1664      1645      1736      2777      1931      8531     15489     13299     12054     17657     16936     15405     20638
dram[10]:      10937      8290      1613     10827      2586      1531      2975      1294      7653      7062     14388     11071     16548     18463     15178     19076
maximum mf latency per bank:
dram[0]:     230680     18205       358     52123       412     84262       502     73682     10608     27397     10680     73384    112927     13337     18334     18365
dram[1]:      18152     18163    128582       364     42733     31869     18179       492     39113     90833    248804     10689     13300     13318     18301     20137
dram[2]:      18149     18175    213550     32738     98251       410       496     89547     10607     32067     10648    112938     13306     79960     18268    230279
dram[3]:     257915     18198     10825       371    193082     32575       491       556     31713    171042     10645     11297    157904    208804     18309     18339
dram[4]:      18159     25583    240381       371       497       463      3445       526     10603     10616    151099     10691     13300     13301     18277     18308
dram[5]:      18169     19090      6771       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721    213540     69001       444     73658       512     10601     10618     10644     73470    143804    124249     28241     66251
dram[7]:      18158     18197       363     67274       405     73585    219375     32761     10616     10646    137045    248157     13300     13316     20756    257910
dram[8]:      18166     18213       365       366       460     89441     32701       489     10633     10673     10670     10703    112958     13301    248288     18242
dram[9]:      18177     18204       359       359       402       418     32618       501     10643    230458    112944     10705     13300     13316     18328    180433
dram[10]:      18175     18207       362    258751     32574       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2559467 n_nop=2556566 n_act=206 n_pre=190 n_req=708 n_rd=2396 n_write=109 bw_util=0.001957
n_activity=13381 dram_eff=0.3744
bk0: 136a 2558704i bk1: 112a 2558839i bk2: 116a 2558961i bk3: 116a 2559001i bk4: 132a 2558859i bk5: 144a 2558560i bk6: 156a 2558429i bk7: 108a 2558693i bk8: 172a 2558728i bk9: 172a 2558442i bk10: 200a 2558533i bk11: 188a 2558524i bk12: 168a 2558853i bk13: 156a 2558796i bk14: 168a 2558838i bk15: 152a 2558860i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00354918
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2559467 n_nop=2556687 n_act=189 n_pre=173 n_req=675 n_rd=2324 n_write=94 bw_util=0.001889
n_activity=12897 dram_eff=0.375
bk0: 136a 2558751i bk1: 124a 2558766i bk2: 116a 2558917i bk3: 112a 2558959i bk4: 116a 2558871i bk5: 132a 2558837i bk6: 124a 2558624i bk7: 128a 2558607i bk8: 168a 2558687i bk9: 180a 2558528i bk10: 176a 2558774i bk11: 172a 2558695i bk12: 152a 2558984i bk13: 148a 2558889i bk14: 172a 2558817i bk15: 168a 2558714i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0032792
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2559467 n_nop=2556554 n_act=205 n_pre=189 n_req=698 n_rd=2428 n_write=91 bw_util=0.001968
n_activity=13749 dram_eff=0.3664
bk0: 156a 2558542i bk1: 124a 2558883i bk2: 132a 2558765i bk3: 144a 2558730i bk4: 124a 2558848i bk5: 128a 2558745i bk6: 128a 2558696i bk7: 124a 2558703i bk8: 188a 2558559i bk9: 192a 2558410i bk10: 200a 2558624i bk11: 176a 2558572i bk12: 148a 2559017i bk13: 164a 2558780i bk14: 140a 2559088i bk15: 160a 2558844i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00314558
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2559467 n_nop=2556545 n_act=206 n_pre=190 n_req=714 n_rd=2416 n_write=110 bw_util=0.001974
n_activity=13677 dram_eff=0.3694
bk0: 152a 2558536i bk1: 128a 2558726i bk2: 128a 2558957i bk3: 120a 2558839i bk4: 148a 2558724i bk5: 132a 2558732i bk6: 128a 2558822i bk7: 140a 2558475i bk8: 172a 2558737i bk9: 176a 2558424i bk10: 164a 2558869i bk11: 180a 2558660i bk12: 164a 2558870i bk13: 160a 2558781i bk14: 148a 2558986i bk15: 176a 2558688i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00304243
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2559467 n_nop=2556697 n_act=179 n_pre=163 n_req=682 n_rd=2328 n_write=100 bw_util=0.001897
n_activity=12461 dram_eff=0.3897
bk0: 128a 2558718i bk1: 136a 2558745i bk2: 132a 2558937i bk3: 104a 2558990i bk4: 104a 2559022i bk5: 120a 2558908i bk6: 132a 2558650i bk7: 140a 2558528i bk8: 168a 2558653i bk9: 164a 2558654i bk10: 184a 2558665i bk11: 180a 2558592i bk12: 172a 2558811i bk13: 148a 2558857i bk14: 160a 2558875i bk15: 156a 2558767i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00327412
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2559467 n_nop=2556504 n_act=215 n_pre=199 n_req=719 n_rd=2440 n_write=109 bw_util=0.001992
n_activity=14177 dram_eff=0.3596
bk0: 140a 2558720i bk1: 136a 2558648i bk2: 140a 2558705i bk3: 128a 2558865i bk4: 124a 2558779i bk5: 104a 2558893i bk6: 96a 2558899i bk7: 108a 2558784i bk8: 164a 2558788i bk9: 188a 2558473i bk10: 212a 2558542i bk11: 180a 2558592i bk12: 156a 2558981i bk13: 216a 2558309i bk14: 172a 2558799i bk15: 176a 2558675i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0034937
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2559467 n_nop=2556603 n_act=201 n_pre=185 n_req=687 n_rd=2388 n_write=90 bw_util=0.001936
n_activity=13585 dram_eff=0.3648
bk0: 144a 2558715i bk1: 112a 2558927i bk2: 128a 2558866i bk3: 108a 2558968i bk4: 128a 2558886i bk5: 112a 2558905i bk6: 112a 2558872i bk7: 128a 2558619i bk8: 192a 2558566i bk9: 180a 2558428i bk10: 172a 2558764i bk11: 188a 2558463i bk12: 188a 2558679i bk13: 164a 2558729i bk14: 168a 2558822i bk15: 164a 2558636i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00319168
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2559467 n_nop=2556695 n_act=185 n_pre=169 n_req=675 n_rd=2324 n_write=94 bw_util=0.001889
n_activity=12686 dram_eff=0.3812
bk0: 136a 2558857i bk1: 136a 2558742i bk2: 92a 2559127i bk3: 104a 2558937i bk4: 144a 2558691i bk5: 108a 2558870i bk6: 132a 2558596i bk7: 136a 2558706i bk8: 148a 2558888i bk9: 148a 2558748i bk10: 204a 2558570i bk11: 192a 2558447i bk12: 172a 2558776i bk13: 144a 2558881i bk14: 172a 2558750i bk15: 156a 2558800i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00310494
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2559467 n_nop=2556740 n_act=179 n_pre=163 n_req=660 n_rd=2300 n_write=85 bw_util=0.001864
n_activity=12169 dram_eff=0.392
bk0: 100a 2559011i bk1: 124a 2558882i bk2: 128a 2558898i bk3: 140a 2558886i bk4: 116a 2558895i bk5: 96a 2558935i bk6: 124a 2558685i bk7: 124a 2558580i bk8: 164a 2558848i bk9: 152a 2558743i bk10: 188a 2558715i bk11: 188a 2558495i bk12: 172a 2558781i bk13: 164a 2558712i bk14: 172a 2558780i bk15: 148a 2558826i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00307486
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2559467 n_nop=2556769 n_act=180 n_pre=164 n_req=653 n_rd=2268 n_write=86 bw_util=0.001839
n_activity=12236 dram_eff=0.3848
bk0: 104a 2558989i bk1: 96a 2558979i bk2: 132a 2558827i bk3: 128a 2558872i bk4: 136a 2558742i bk5: 120a 2558871i bk6: 112a 2558770i bk7: 108a 2558749i bk8: 164a 2558737i bk9: 148a 2558765i bk10: 184a 2558729i bk11: 176a 2558620i bk12: 160a 2558915i bk13: 164a 2558737i bk14: 168a 2558835i bk15: 168a 2558688i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00273846
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2559467 n_nop=2556543 n_act=201 n_pre=185 n_req=726 n_rd=2416 n_write=122 bw_util=0.001983
n_activity=13484 dram_eff=0.3764
bk0: 116a 2558952i bk1: 132a 2558763i bk2: 148a 2558789i bk3: 104a 2559019i bk4: 128a 2558892i bk5: 132a 2558708i bk6: 140a 2558519i bk7: 160a 2558274i bk8: 188a 2558575i bk9: 192a 2558416i bk10: 164a 2558821i bk11: 176a 2558529i bk12: 164a 2558916i bk13: 156a 2558757i bk14: 172a 2558749i bk15: 144a 2558861i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00303657

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3578, Miss = 312, Miss_rate = 0.087, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 3559, Miss = 287, Miss_rate = 0.081, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[2]: Access = 3524, Miss = 290, Miss_rate = 0.082, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 3548, Miss = 291, Miss_rate = 0.082, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 3540, Miss = 304, Miss_rate = 0.086, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 3566, Miss = 303, Miss_rate = 0.085, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[6]: Access = 3539, Miss = 301, Miss_rate = 0.085, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[7]: Access = 3590, Miss = 303, Miss_rate = 0.084, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 3590, Miss = 295, Miss_rate = 0.082, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 3498, Miss = 287, Miss_rate = 0.082, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 3653, Miss = 301, Miss_rate = 0.082, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 3573, Miss = 309, Miss_rate = 0.086, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 3600, Miss = 308, Miss_rate = 0.086, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 3538, Miss = 289, Miss_rate = 0.082, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 3571, Miss = 300, Miss_rate = 0.084, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 3518, Miss = 281, Miss_rate = 0.080, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 4586, Miss = 291, Miss_rate = 0.063, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 3440, Miss = 284, Miss_rate = 0.083, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 3466, Miss = 290, Miss_rate = 0.084, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 3437, Miss = 277, Miss_rate = 0.081, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 3560, Miss = 305, Miss_rate = 0.086, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[21]: Access = 3503, Miss = 299, Miss_rate = 0.085, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 78977
L2_total_cache_misses = 6507
L2_total_cache_miss_rate = 0.0824
L2_total_cache_pending_hits = 12285
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54346
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12132
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5415
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5798
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1085
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 71893
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6888
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=151627
icnt_total_pkts_simt_to_mem=85865
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.3545
	minimum = 6
	maximum = 291
Network latency average = 9.8582
	minimum = 6
	maximum = 213
Slowest packet = 137009
Flit latency average = 9.73714
	minimum = 6
	maximum = 212
Slowest flit = 206477
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0602207
	minimum = 0.0477413 (at node 11)
	maximum = 0.178388 (at node 44)
Accepted packet rate average = 0.0602207
	minimum = 0.0477413 (at node 11)
	maximum = 0.178388 (at node 44)
Injected flit rate average = 0.0903311
	minimum = 0.0595483 (at node 24)
	maximum = 0.226001 (at node 44)
Accepted flit rate average= 0.0903311
	minimum = 0.0749487 (at node 47)
	maximum = 0.309163 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.9501 (8 samples)
	minimum = 6 (8 samples)
	maximum = 87.375 (8 samples)
Network latency average = 9.56204 (8 samples)
	minimum = 6 (8 samples)
	maximum = 65.5 (8 samples)
Flit latency average = 9.33786 (8 samples)
	minimum = 6 (8 samples)
	maximum = 64.625 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.025188 (8 samples)
	minimum = 0.0207905 (8 samples)
	maximum = 0.0461147 (8 samples)
Accepted packet rate average = 0.025188 (8 samples)
	minimum = 0.0207905 (8 samples)
	maximum = 0.0461147 (8 samples)
Injected flit rate average = 0.0378344 (8 samples)
	minimum = 0.0223422 (8 samples)
	maximum = 0.073141 (8 samples)
Accepted flit rate average = 0.0378344 (8 samples)
	minimum = 0.029306 (8 samples)
	maximum = 0.0737126 (8 samples)
Injected packet size average = 1.50208 (8 samples)
Accepted packet size average = 1.50208 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 18 min, 0 sec (1080 sec)
gpgpu_simulation_rate = 34916 (inst/sec)
gpgpu_simulation_rate = 2938 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 29870
gpu_sim_insn = 5111858
gpu_ipc =     171.1369
gpu_tot_sim_cycle = 3430439
gpu_tot_sim_insn = 42821973
gpu_tot_ipc =      12.4829
gpu_tot_issued_cta = 4599
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14463
partiton_reqs_in_parallel = 657140
partiton_reqs_in_parallel_total    = 30324491
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.0314
partiton_reqs_in_parallel_util = 657140
partiton_reqs_in_parallel_util_total    = 30324491
gpu_sim_cycle_parition_util = 29870
gpu_tot_sim_cycle_parition_util    = 1378395
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 48888
partiton_replys_in_parallel_total    = 78977
L2_BW  =     155.1322 GB/Sec
L2_BW_total  =       3.5329 GB/Sec
gpu_total_sim_rate=38268

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 874044
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 449680
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0040
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 447888
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 868548
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 449680
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 874044
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1064, 1064, 1286, 1260, 1235, 1313, 1327, 1338, 1064, 1525, 1261, 1079, 1356, 1064, 1209, 1290, 1649, 995, 1155, 1102, 1192, 995, 995, 1010, 1192, 995, 995, 995, 1166, 1218, 995, 1010, 859, 1108, 1086, 951, 859, 859, 1108, 1083, 889, 1225, 859, 1167, 1023, 1022, 852, 852, 1422, 1065, 857, 987, 842, 842, 1002, 872, 976, 961, 842, 842, 1016, 872, 842, 1039, 
gpgpu_n_tot_thrd_icount = 51067424
gpgpu_n_tot_w_icount = 1595857
gpgpu_n_stall_shd_mem = 8881
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 109457
gpgpu_n_mem_write_global = 18212
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2389360
gpgpu_n_store_insn = 18412
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 14389760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3030
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 965
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:198427	W0_Idle:62718824	W0_Scoreboard:10626244	W1:184376	W2:5479	W3:0	W4:54	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1405948
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 875656 {8:109457,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 728480 {40:18212,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4400648 {40:109138,72:129,136:190,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 145696 {8:18212,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 671 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 3430171 
mrq_lat_table:11685 	320 	364 	3736 	779 	403 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	106705 	16092 	36 	0 	899 	131 	2571 	1206 	7 	28 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	86192 	1027 	308 	277 	35093 	95 	7 	0 	0 	899 	131 	2571 	1206 	7 	28 	22 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	95221 	10059 	3842 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	17646 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	472 	69 	1 	3 	6 	4 	16 	15 	8 	12 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    188368    184659    468563    198350    278201    431495    332834    513748    110400    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    202531    263728    219296    190218    127965    189457    246719    496733    190664    187976    212028    746041 
dram[2]:    428347    188360    260748    336633    184709    184714    266664    216360    115348    275627    201991    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    172398    306908    271712    301586    184663    187904    181522    293141    349571    195609    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    191572    387904    402845    267494    186436    216411    196814    265856    471366    160206 
dram[6]:    183490    307636    308929    191144    268224    329934    301590    233602    254644    387833    191601    251938    421221    363717    185687    289203 
dram[7]:    477618    183499    206112    190397    185119    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    191800    187356    211781    190313    188978    267354    114815    217263    198246    579987    584718    248614    164840    250109    278163    190408 
dram[9]:    194163    210163    135990    184165    335491    471074    291452    115643    516484    496384    107731    503333    188989    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    184683    246211    289556    276797    290418    193448    281505    172812    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.195652  2.289474  2.302325  2.827586  2.250000  2.020000  1.960784  2.113636  2.355556  2.300000  2.384615  2.565217  2.675676  2.585366  2.875000  3.266667 
dram[1]:  2.146342  2.045455  2.256410  2.378378  2.142857  2.263158  2.538461  2.232558  2.369565  2.409091  2.404255  2.818182  3.062500  2.852941  3.088235  2.909091 
dram[2]:  1.924528  2.484848  2.200000  2.214286  2.275000  2.106383  2.187500  2.307692  2.418605  2.176471  2.690476  2.333333  2.969697  2.848485  2.758621  3.518518 
dram[3]:  2.102041  2.352941  2.105263  2.048780  1.870370  2.166667  2.113636  2.175000  2.571429  2.196429  2.500000  2.380952  2.564103  2.666667  2.700000  2.771429 
dram[4]:  2.181818  2.270270  2.085106  2.179487  2.468750  2.238095  2.238095  2.666667  2.487180  2.204545  2.428571  2.413043  3.520000  3.031250  2.888889  2.628572 
dram[5]:  2.139535  2.170213  2.000000  2.696970  2.000000  2.340909  2.212766  2.128205  2.230769  2.214286  2.360000  2.463415  2.638889  2.547619  2.720930  2.864865 
dram[6]:  2.628572  2.093023  2.463415  2.052632  2.325000  2.333333  2.090909  2.111111  2.230769  2.326923  2.386364  2.244898  2.690476  3.241379  2.878049  2.800000 
dram[7]:  2.264706  2.365854  2.285714  2.166667  1.983607  2.277778  2.097561  2.085106  2.542857  2.441860  2.346939  2.361702  2.600000  3.448276  2.743590  2.410256 
dram[8]:  2.000000  2.410256  2.069767  2.411765  1.977273  2.173913  2.191489  2.111111  2.564103  2.468085  2.534884  2.769231  3.031250  2.631579  2.942857  2.942857 
dram[9]:  2.444444  2.065217  2.043478  1.959184  2.019608  2.232558  2.361111  2.388889  2.187500  2.525000  2.589744  3.281250  3.172414  3.121212  2.650000  3.088235 
dram[10]:  2.838710  2.162791  2.135135  2.146342  2.302325  2.363636  2.382979  2.125000  2.163265  2.380000  2.395349  2.434783  3.428571  2.848485  3.137931  2.939394 
average row locality = 17383/7237 = 2.401962
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        74        63        72        61        70        72        72        67        80        83        90        88        73        78        69        72 
dram[1]:        64        68        64        64        68        65        72        70        81        81        85        72        70        72        73        68 
dram[2]:        76        62        67        73        67        75        75        68        81        84        86        77        73        71        64        73 
dram[3]:        76        61        64        66        75        77        69        63        79        93        82        79        75        80        77        74 
dram[4]:        72        64        75        68        59        73        68        72        73        75        92        85        65        70        76        68 
dram[5]:        67        74        73        66        76        69        75        64        88        73        90        79        70        79        84        77 
dram[6]:        69        68        72        61        69        76        69        83        85        89        83        86        82        69        85        72 
dram[7]:        58        71        61        67        88        63        66        71        69        79        89        85        75        72        78        74 
dram[8]:        73        71        67        62        67        71        74        72        76        87        81        79        71        73        73        73 
dram[9]:        66        71        70        72        73        69        61        63        82        76        78        78        68        74        75        74 
dram[10]:        62        69        63        67        70        72        82        72        82        89        78        84        70        68        67        70 
total reads: 12911
bank skew: 93/58 = 1.60
chip skew: 1218/1137 = 1.07
number of total write accesses:
dram[0]:        27        24        27        21        29        29        28        26        26        32        34        30        26        28        23        26 
dram[1]:        24        22        24        24        22        21        27        26        28        25        28        21        28        25        32        28 
dram[2]:        26        20        21        20        24        24        30        22        23        27        27        21        25        23        16        22 
dram[3]:        27        19        16        18        26        27        24        24        29        30        28        21        25        32        31        23 
dram[4]:        24        20        23        17        20        21        26        32        24        22        27        26        23        27        28        24 
dram[5]:        25        28        25        23        26        34        29        19        28        20        28        22        25        28        33        29 
dram[6]:        23        22        29        17        24        29        23        31        31        32        22        24        31        25        33        26 
dram[7]:        19        26        19        24        33        19        20        27        20        26        26        26        29        28        29        20 
dram[8]:        23        23        22        20        20        29        29        23        24        29        28        29        26        27        30        30 
dram[9]:        22        24        24        24        30        27        24        23        23        25        23        27        24        29        31        31 
dram[10]:        26        24        16        21        29        32        30        30        24        30        25        28        26        26        24        27 
total reads: 4472
bank skew: 34/16 = 2.12
chip skew: 436/371 = 1.18
average mf latency per bank:
dram[0]:       7123      5174      1064      1817      1080      1915      1144      1847      3757      3672      5281      6180     10717      8835      8252      7788
dram[1]:       5256      5189      2614      1126      1590      1550      1334      1044      3954      4887      8254      7023      9454      9531      7319      8077
dram[2]:       4655      5576      3707      1635      3199      1120      1047      2177      3816      3835      5628      7410      9494     10724      9482     10468
dram[3]:       7125      5761      1433      1285      3044      1446      1166      1218      4018      4673      5542      6249     10873     10190      7525      8531
dram[4]:       4965      5804      3638      1334      1204      1232      1180      1058      4016      4002      6533      5562     10524      9532      8049      8928
dram[5]:       4978      4754      1252      1235      1946       919      1677      1252      3480      4227      5606      6063      9727      9615      7164      7864
dram[6]:       5187      5270      2512      3920      2501       991      2713      1068      3424      3342      5958      6388      9453     10637      7373      9102
dram[7]:       5918      4814      1177      1856       967      2143      3758      1760      4623      3924      6760      9738      8471      8677      8048     11623
dram[8]:       4095      4193      1272      1308      1170      1866      1587      1232      4212      3604      5698      5742     11832      8780     10524      8004
dram[9]:       4376      4076      1162      1179      1009      1042      1496      1138      4208      6511      7314      5871      9460      8503      7858     10219
dram[10]:       4541      4262      1349      4101      1461       991      1782      1112      4344      3727      6863      5598      9081      9314      9141      8513
maximum mf latency per bank:
dram[0]:     230680     18205       372     52123       412     84262       502     73682     10608     27397     10680     73384    112927     13337     18334     18365
dram[1]:      18152     18163    128582       364     42733     31869     18179       492     39113     90833    248804     10689     13300     13318     18301     20137
dram[2]:      18149     18175    213550     32738     98251       410       496     89547     10607     32067     10648    112938     13306     79960     18268    230279
dram[3]:     257915     18198     10825       371    193082     32575       491       556     31713    171042     10645     11297    157904    208804     18309     18339
dram[4]:      18159     25583    240381       371       497       463      3445       526     10603     10616    151099     10691     13300     13301     18277     18308
dram[5]:      18169     19090      6771       362     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721    213540     69001       444     73658       512     10601     10618     10644     73470    143804    124249     28241     66251
dram[7]:      18158     18197       368     67274       405     73585    219375     32761     10616     10646    137045    248157     13300     13316     20756    257910
dram[8]:      18166     18213       365       366       460     89441     32701       489     10633     10673     10670     10703    112958     13301    248288     18242
dram[9]:      18177     18204       371       395       402       418     32618       501     10643    230458    112944     10705     13300     13316     18328    180433
dram[10]:      18175     18207       368    258751     32574       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2614930 n_nop=2608416 n_act=679 n_pre=663 n_req=1620 n_rd=4736 n_write=436 bw_util=0.003956
n_activity=34065 dram_eff=0.3037
bk0: 296a 2612886i bk1: 252a 2613215i bk2: 288a 2613021i bk3: 244a 2613449i bk4: 280a 2612937i bk5: 288a 2612800i bk6: 288a 2612636i bk7: 268a 2612779i bk8: 320a 2612889i bk9: 332a 2612599i bk10: 360a 2612553i bk11: 352a 2612562i bk12: 292a 2613156i bk13: 312a 2612824i bk14: 276a 2613375i bk15: 288a 2613142i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00603458
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2614930 n_nop=2608741 n_act=626 n_pre=610 n_req=1542 n_rd=4548 n_write=405 bw_util=0.003788
n_activity=32431 dram_eff=0.3054
bk0: 256a 2613215i bk1: 272a 2613061i bk2: 256a 2613241i bk3: 256a 2613215i bk4: 272a 2613069i bk5: 260a 2613179i bk6: 288a 2612945i bk7: 280a 2612868i bk8: 324a 2612882i bk9: 324a 2612772i bk10: 340a 2612660i bk11: 288a 2613088i bk12: 280a 2613311i bk13: 288a 2613073i bk14: 292a 2613255i bk15: 272a 2613254i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00554661
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2614930 n_nop=2608603 n_act=642 n_pre=626 n_req=1543 n_rd=4688 n_write=371 bw_util=0.003869
n_activity=33406 dram_eff=0.3029
bk0: 304a 2612765i bk1: 248a 2613302i bk2: 268a 2613181i bk3: 292a 2613099i bk4: 268a 2613139i bk5: 300a 2612878i bk6: 300a 2612727i bk7: 272a 2612979i bk8: 324a 2612970i bk9: 336a 2612466i bk10: 344a 2612853i bk11: 308a 2612876i bk12: 292a 2613278i bk13: 284a 2613180i bk14: 256a 2613541i bk15: 292a 2613350i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00508503
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2614930 n_nop=2608410 n_act=688 n_pre=672 n_req=1590 n_rd=4760 n_write=400 bw_util=0.003947
n_activity=34645 dram_eff=0.2979
bk0: 304a 2612827i bk1: 244a 2613313i bk2: 256a 2613335i bk3: 264a 2613233i bk4: 300a 2612743i bk5: 308a 2612782i bk6: 276a 2612913i bk7: 252a 2613024i bk8: 316a 2613021i bk9: 372a 2612355i bk10: 328a 2612770i bk11: 316a 2612947i bk12: 300a 2613049i bk13: 320a 2612814i bk14: 308a 2613039i bk15: 296a 2613074i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00524221
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2614930 n_nop=2608686 n_act=628 n_pre=612 n_req=1539 n_rd=4620 n_write=384 bw_util=0.003827
n_activity=32523 dram_eff=0.3077
bk0: 288a 2612965i bk1: 256a 2613240i bk2: 300a 2613003i bk3: 272a 2613255i bk4: 236a 2613459i bk5: 292a 2613015i bk6: 272a 2612944i bk7: 288a 2612697i bk8: 292a 2613111i bk9: 300a 2612841i bk10: 368a 2612706i bk11: 340a 2612681i bk12: 260a 2613585i bk13: 280a 2613233i bk14: 304a 2613202i bk15: 272a 2613210i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00513054
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2614930 n_nop=2608316 n_act=696 n_pre=680 n_req=1626 n_rd=4816 n_write=422 bw_util=0.004006
n_activity=34787 dram_eff=0.3011
bk0: 268a 2613100i bk1: 296a 2612850i bk2: 292a 2612961i bk3: 264a 2613331i bk4: 304a 2612801i bk5: 276a 2612814i bk6: 300a 2612626i bk7: 256a 2612981i bk8: 352a 2612717i bk9: 292a 2613033i bk10: 360a 2612675i bk11: 316a 2612877i bk12: 280a 2613288i bk13: 316a 2612929i bk14: 336a 2612915i bk15: 308a 2613080i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00586058
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2614930 n_nop=2608284 n_act=684 n_pre=668 n_req=1640 n_rd=4872 n_write=422 bw_util=0.004049
n_activity=34771 dram_eff=0.3045
bk0: 276a 2613206i bk1: 272a 2613006i bk2: 288a 2613049i bk3: 244a 2613286i bk4: 276a 2613168i bk5: 304a 2612711i bk6: 276a 2612930i bk7: 332a 2612393i bk8: 340a 2612677i bk9: 356a 2612478i bk10: 332a 2612887i bk11: 344a 2612537i bk12: 328a 2612956i bk13: 276a 2613289i bk14: 340a 2612928i bk15: 288a 2613033i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00554202
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2614930 n_nop=2608575 n_act=658 n_pre=642 n_req=1557 n_rd=4664 n_write=391 bw_util=0.003866
n_activity=33236 dram_eff=0.3042
bk0: 232a 2613323i bk1: 284a 2612993i bk2: 244a 2613385i bk3: 268a 2613155i bk4: 352a 2612377i bk5: 252a 2613198i bk6: 264a 2613034i bk7: 284a 2612818i bk8: 276a 2613370i bk9: 316a 2612805i bk10: 356a 2612763i bk11: 340a 2612596i bk12: 300a 2613075i bk13: 288a 2613161i bk14: 312a 2613038i bk15: 296a 2613053i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00538217
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2614930 n_nop=2608546 n_act=654 n_pre=638 n_req=1582 n_rd=4680 n_write=412 bw_util=0.003895
n_activity=33694 dram_eff=0.3022
bk0: 292a 2612897i bk1: 284a 2613082i bk2: 268a 2613171i bk3: 248a 2613385i bk4: 268a 2613114i bk5: 284a 2612841i bk6: 296a 2612660i bk7: 288a 2612821i bk8: 304a 2613122i bk9: 348a 2612695i bk10: 324a 2612941i bk11: 316a 2612857i bk12: 284a 2613357i bk13: 292a 2613094i bk14: 292a 2613263i bk15: 292a 2613103i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00517222
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2614930 n_nop=2608659 n_act=638 n_pre=622 n_req=1561 n_rd=4600 n_write=411 bw_util=0.003833
n_activity=33225 dram_eff=0.3016
bk0: 264a 2613234i bk1: 284a 2612905i bk2: 280a 2613100i bk3: 288a 2612919i bk4: 292a 2612835i bk5: 276a 2612999i bk6: 244a 2613179i bk7: 252a 2613035i bk8: 328a 2612823i bk9: 304a 2612929i bk10: 312a 2613098i bk11: 312a 2613064i bk12: 272a 2613527i bk13: 296a 2613213i bk14: 300a 2613190i bk15: 296a 2613161i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00483722
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2614930 n_nop=2608578 n_act=645 n_pre=629 n_req=1583 n_rd=4660 n_write=418 bw_util=0.003884
n_activity=33003 dram_eff=0.3077
bk0: 248a 2613336i bk1: 276a 2613022i bk2: 252a 2613410i bk3: 268a 2613141i bk4: 280a 2613107i bk5: 288a 2612858i bk6: 328a 2612627i bk7: 288a 2612670i bk8: 328a 2612798i bk9: 356a 2612511i bk10: 312a 2612906i bk11: 336a 2612658i bk12: 280a 2613426i bk13: 272a 2613230i bk14: 268a 2613523i bk15: 280a 2613174i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00509918

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5846, Miss = 600, Miss_rate = 0.103, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 5673, Miss = 584, Miss_rate = 0.103, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[2]: Access = 5765, Miss = 577, Miss_rate = 0.100, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[3]: Access = 5544, Miss = 560, Miss_rate = 0.101, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[4]: Access = 5883, Miss = 589, Miss_rate = 0.100, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[5]: Access = 5849, Miss = 583, Miss_rate = 0.100, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[6]: Access = 5696, Miss = 597, Miss_rate = 0.105, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[7]: Access = 5939, Miss = 593, Miss_rate = 0.100, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[8]: Access = 5845, Miss = 580, Miss_rate = 0.099, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[9]: Access = 5747, Miss = 575, Miss_rate = 0.100, Pending_hits = 580, Reservation_fails = 0
L2_cache_bank[10]: Access = 5990, Miss = 623, Miss_rate = 0.104, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[11]: Access = 5749, Miss = 581, Miss_rate = 0.101, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[12]: Access = 5978, Miss = 614, Miss_rate = 0.103, Pending_hits = 578, Reservation_fails = 0
L2_cache_bank[13]: Access = 5799, Miss = 604, Miss_rate = 0.104, Pending_hits = 566, Reservation_fails = 0
L2_cache_bank[14]: Access = 5720, Miss = 584, Miss_rate = 0.102, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[15]: Access = 5671, Miss = 582, Miss_rate = 0.103, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[16]: Access = 6874, Miss = 582, Miss_rate = 0.085, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[17]: Access = 5655, Miss = 588, Miss_rate = 0.104, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 5582, Miss = 573, Miss_rate = 0.103, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[19]: Access = 5517, Miss = 577, Miss_rate = 0.105, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[20]: Access = 5761, Miss = 574, Miss_rate = 0.100, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[21]: Access = 5782, Miss = 591, Miss_rate = 0.102, Pending_hits = 560, Reservation_fails = 0
L2_total_cache_accesses = 127865
L2_total_cache_misses = 12911
L2_total_cache_miss_rate = 0.1010
L2_total_cache_pending_hits = 12326
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 88847
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12156
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8454
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13740
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4450
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 109457
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18212
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=238749
icnt_total_pkts_simt_to_mem=146077
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.95768
	minimum = 6
	maximum = 21
Network latency average = 6.95332
	minimum = 6
	maximum = 21
Slowest packet = 221308
Flit latency average = 6.44575
	minimum = 6
	maximum = 20
Slowest flit = 332932
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0327349
	minimum = 0.0242057 (at node 18)
	maximum = 0.0398072 (at node 40)
Accepted packet rate average = 0.0327349
	minimum = 0.0242057 (at node 18)
	maximum = 0.0398072 (at node 40)
Injected flit rate average = 0.0493267
	minimum = 0.0295457 (at node 18)
	maximum = 0.0718303 (at node 35)
Accepted flit rate average= 0.0493267
	minimum = 0.0411631 (at node 31)
	maximum = 0.0633935 (at node 23)
Injected packet length average = 1.50685
Accepted packet length average = 1.50685
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.5065 (9 samples)
	minimum = 6 (9 samples)
	maximum = 80 (9 samples)
Network latency average = 9.27218 (9 samples)
	minimum = 6 (9 samples)
	maximum = 60.5556 (9 samples)
Flit latency average = 9.01652 (9 samples)
	minimum = 6 (9 samples)
	maximum = 59.6667 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.0260266 (9 samples)
	minimum = 0.02117 (9 samples)
	maximum = 0.0454139 (9 samples)
Accepted packet rate average = 0.0260266 (9 samples)
	minimum = 0.02117 (9 samples)
	maximum = 0.0454139 (9 samples)
Injected flit rate average = 0.0391114 (9 samples)
	minimum = 0.0231426 (9 samples)
	maximum = 0.0729954 (9 samples)
Accepted flit rate average = 0.0391114 (9 samples)
	minimum = 0.0306235 (9 samples)
	maximum = 0.0725661 (9 samples)
Injected packet size average = 1.50275 (9 samples)
Accepted packet size average = 1.50275 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 18 min, 39 sec (1119 sec)
gpgpu_simulation_rate = 38268 (inst/sec)
gpgpu_simulation_rate = 3065 (cycle/sec)
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 7786
gpu_sim_insn = 4498644
gpu_ipc =     577.7863
gpu_tot_sim_cycle = 3660375
gpu_tot_sim_insn = 47320617
gpu_tot_ipc =      12.9278
gpu_tot_issued_cta = 5110
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14473
partiton_reqs_in_parallel = 171292
partiton_reqs_in_parallel_total    = 30981631
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.5109
partiton_reqs_in_parallel_util = 171292
partiton_reqs_in_parallel_util_total    = 30981631
gpu_sim_cycle_parition_util = 7786
gpu_tot_sim_cycle_parition_util    = 1408265
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 23703
partiton_replys_in_parallel_total    = 127865
L2_BW  =     288.5519 GB/Sec
L2_BW_total  =       3.9248 GB/Sec
gpu_total_sim_rate=41436

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 975204
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0056
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 490560
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0037
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 488768
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 969708
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 490560
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 975204
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1214, 1214, 1436, 1395, 1355, 1448, 1462, 1458, 1229, 1660, 1366, 1199, 1491, 1229, 1359, 1440, 1769, 1115, 1290, 1237, 1342, 1130, 1115, 1160, 1312, 1145, 1145, 1130, 1286, 1368, 1145, 1130, 958, 1207, 1185, 1065, 988, 988, 1237, 1197, 1003, 1339, 973, 1281, 1122, 1121, 981, 951, 1536, 1149, 956, 1131, 956, 986, 1131, 971, 1090, 1060, 956, 926, 1130, 986, 971, 1168, 
gpgpu_n_tot_thrd_icount = 57142656
gpgpu_n_tot_w_icount = 1785708
gpgpu_n_stall_shd_mem = 127088
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 117628
gpgpu_n_mem_write_global = 33744
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2650804
gpgpu_n_store_insn = 39148
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 15697920
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 120283
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1919
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:387428	W0_Idle:62753750	W0_Scoreboard:10670768	W1:215187	W2:15236	W3:1881	W4:324	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1553080
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 941024 {8:117628,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1349760 {40:33744,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4727488 {40:117309,72:129,136:190,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 269952 {8:33744,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 597 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 3660374 
mrq_lat_table:11685 	320 	364 	3736 	779 	403 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	128672 	17749 	109 	6 	899 	131 	2571 	1206 	7 	28 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	90193 	2018 	1798 	5614 	45160 	1762 	119 	35 	3 	899 	131 	2571 	1206 	7 	28 	22 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	102588 	10851 	3854 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	33178 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	488 	69 	1 	3 	6 	4 	16 	15 	8 	12 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    188368    184659    468563    198350    278201    431495    332834    513748    110400    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    202531    263728    219296    190218    127965    189457    246719    496733    190664    187976    212028    746041 
dram[2]:    428347    188360    260748    336633    184709    184714    266664    216360    115348    275627    201991    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    172398    306908    271712    301586    184663    187904    181522    293141    349571    195609    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    191572    387904    402845    267494    186436    216411    196814    265856    471366    160206 
dram[6]:    183490    307636    308929    191144    268224    329934    301590    233602    254644    387833    191601    251938    421221    363717    185687    289203 
dram[7]:    477618    183499    206112    190397    185119    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    191800    187356    211781    190313    188978    267354    114815    217263    198246    579987    584718    248614    164840    250109    278163    190408 
dram[9]:    194163    210163    135990    184165    335491    471074    291452    115643    516484    496384    107731    503333    188989    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    184683    246211    289556    276797    290418    193448    281505    172812    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.195652  2.289474  2.302325  2.827586  2.250000  2.020000  1.960784  2.113636  2.355556  2.300000  2.384615  2.565217  2.675676  2.585366  2.875000  3.266667 
dram[1]:  2.146342  2.045455  2.256410  2.378378  2.142857  2.263158  2.538461  2.232558  2.369565  2.409091  2.404255  2.818182  3.062500  2.852941  3.088235  2.909091 
dram[2]:  1.924528  2.484848  2.200000  2.214286  2.275000  2.106383  2.187500  2.307692  2.418605  2.176471  2.690476  2.333333  2.969697  2.848485  2.758621  3.518518 
dram[3]:  2.102041  2.352941  2.105263  2.048780  1.870370  2.166667  2.113636  2.175000  2.571429  2.196429  2.500000  2.380952  2.564103  2.666667  2.700000  2.771429 
dram[4]:  2.181818  2.270270  2.085106  2.179487  2.468750  2.238095  2.238095  2.666667  2.487180  2.204545  2.428571  2.413043  3.520000  3.031250  2.888889  2.628572 
dram[5]:  2.139535  2.170213  2.000000  2.696970  2.000000  2.340909  2.212766  2.128205  2.230769  2.214286  2.360000  2.463415  2.638889  2.547619  2.720930  2.864865 
dram[6]:  2.628572  2.093023  2.463415  2.052632  2.325000  2.333333  2.090909  2.111111  2.230769  2.326923  2.386364  2.244898  2.690476  3.241379  2.878049  2.800000 
dram[7]:  2.264706  2.365854  2.285714  2.166667  1.983607  2.277778  2.097561  2.085106  2.542857  2.441860  2.346939  2.361702  2.600000  3.448276  2.743590  2.410256 
dram[8]:  2.000000  2.410256  2.069767  2.411765  1.977273  2.173913  2.191489  2.111111  2.564103  2.468085  2.534884  2.769231  3.031250  2.631579  2.942857  2.942857 
dram[9]:  2.444444  2.065217  2.043478  1.959184  2.019608  2.232558  2.361111  2.388889  2.187500  2.525000  2.589744  3.281250  3.172414  3.121212  2.650000  3.088235 
dram[10]:  2.838710  2.162791  2.135135  2.146342  2.302325  2.363636  2.382979  2.125000  2.163265  2.380000  2.395349  2.434783  3.428571  2.848485  3.137931  2.939394 
average row locality = 17383/7237 = 2.401962
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        74        63        72        61        70        72        72        67        80        83        90        88        73        78        69        72 
dram[1]:        64        68        64        64        68        65        72        70        81        81        85        72        70        72        73        68 
dram[2]:        76        62        67        73        67        75        75        68        81        84        86        77        73        71        64        73 
dram[3]:        76        61        64        66        75        77        69        63        79        93        82        79        75        80        77        74 
dram[4]:        72        64        75        68        59        73        68        72        73        75        92        85        65        70        76        68 
dram[5]:        67        74        73        66        76        69        75        64        88        73        90        79        70        79        84        77 
dram[6]:        69        68        72        61        69        76        69        83        85        89        83        86        82        69        85        72 
dram[7]:        58        71        61        67        88        63        66        71        69        79        89        85        75        72        78        74 
dram[8]:        73        71        67        62        67        71        74        72        76        87        81        79        71        73        73        73 
dram[9]:        66        71        70        72        73        69        61        63        82        76        78        78        68        74        75        74 
dram[10]:        62        69        63        67        70        72        82        72        82        89        78        84        70        68        67        70 
total reads: 12911
bank skew: 93/58 = 1.60
chip skew: 1218/1137 = 1.07
number of total write accesses:
dram[0]:        27        24        27        21        29        29        28        26        26        32        34        30        26        28        23        26 
dram[1]:        24        22        24        24        22        21        27        26        28        25        28        21        28        25        32        28 
dram[2]:        26        20        21        20        24        24        30        22        23        27        27        21        25        23        16        22 
dram[3]:        27        19        16        18        26        27        24        24        29        30        28        21        25        32        31        23 
dram[4]:        24        20        23        17        20        21        26        32        24        22        27        26        23        27        28        24 
dram[5]:        25        28        25        23        26        34        29        19        28        20        28        22        25        28        33        29 
dram[6]:        23        22        29        17        24        29        23        31        31        32        22        24        31        25        33        26 
dram[7]:        19        26        19        24        33        19        20        27        20        26        26        26        29        28        29        20 
dram[8]:        23        23        22        20        20        29        29        23        24        29        28        29        26        27        30        30 
dram[9]:        22        24        24        24        30        27        24        23        23        25        23        27        24        29        31        31 
dram[10]:        26        24        16        21        29        32        30        30        24        30        25        28        26        26        24        27 
total reads: 4472
bank skew: 34/16 = 2.12
chip skew: 436/371 = 1.18
average mf latency per bank:
dram[0]:       7237      5305      1163      1952      1269      2126      1369      2083      3983      3888      5510      6405     10966      9051      8492      8033
dram[1]:       5385      5336      2754      1265      1795      1742      1564      1269      4190      5157      8481      7316      9710      9782      7524      8288
dram[2]:       4772      5700      3825      1751      3406      1335      1252      2427      4065      4064      5869      7658      9741     10979      9741     10698
dram[3]:       7239      5905      1561      1436      3223      1620      1411      1452      4254      4894      5769      6532     11110     10409      7734      8783
dram[4]:       5095      5919      3749      1467      1443      1439      1392      1275      4308      4299      6752      5806     10778      9761      8263      9184
dram[5]:       5110      4880      1360      1380      2149      1097      1880      1507      3712      4517      5832      6346      9997      9814      7340      8081
dram[6]:       5321      5408      2623      4076      2695      1177      2960      1281      3663      3547      6202      6643      9659     10884      7549      9332
dram[7]:       6099      4971      1347      1982      1126      2369      4020      1993      4930      4170      7014     10000      8712      8904      8285     11889
dram[8]:       4242      4345      1436      1468      1394      2062      1831      1484      4530      3877      6025      6059     20636      9050     10789      8230
dram[9]:       4493      4227      1304      1299      1204      1254      1785      1433      4496      6798      7617      6135      9730      8741      8072     10433
dram[10]:       4691      4400      1519      4265      1664      1189      1971      1329      4607      3969      7148      5845      9302      9571      9400      8749
maximum mf latency per bank:
dram[0]:     230680     18205       372     52123       530     84262       502     73682     10608     27397     10680     73384    112927     13337     18334     18365
dram[1]:      18152     18163    128582       364     42733     31869     18179       492     39113     90833    248804     10689     13300     13318     18301     20137
dram[2]:      18149     18175    213550     32738     98251       456       496     89547     10607     32067     10648    112938     13306     79960     18268    230279
dram[3]:     257915     18198     10825       371    193082     32575       491       556     31713    171042     10645     11297    157904    208804     18309     18339
dram[4]:      18159     25583    240381       390       497       463      3445       526     10603     10616    151099     10691     13300     13301     18277     18308
dram[5]:      18169     19090      6771       362     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721    213540     69001       444     73658       512     10601     10618     10644     73470    143804    124249     28241     66251
dram[7]:      18158     18197       695     67274       431     73585    219375     32761     10616     10646    137045    248157     13300     13316     20756    257910
dram[8]:      18166     18213       365       366       538     89441     32701       489     10633     10673     10670     10703    112958     13301    248288     18242
dram[9]:      18177     18204       529       494       402       418     32618       501     10643    230458    112944     10705     13300     13316     18328    180433
dram[10]:      18175     18207       368    258751     32574       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2629386 n_nop=2622872 n_act=679 n_pre=663 n_req=1620 n_rd=4736 n_write=436 bw_util=0.003934
n_activity=34065 dram_eff=0.3037
bk0: 296a 2627342i bk1: 252a 2627671i bk2: 288a 2627477i bk3: 244a 2627905i bk4: 280a 2627393i bk5: 288a 2627256i bk6: 288a 2627092i bk7: 268a 2627235i bk8: 320a 2627345i bk9: 332a 2627055i bk10: 360a 2627009i bk11: 352a 2627018i bk12: 292a 2627612i bk13: 312a 2627280i bk14: 276a 2627831i bk15: 288a 2627598i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0060014
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2629386 n_nop=2623197 n_act=626 n_pre=610 n_req=1542 n_rd=4548 n_write=405 bw_util=0.003767
n_activity=32431 dram_eff=0.3054
bk0: 256a 2627671i bk1: 272a 2627517i bk2: 256a 2627697i bk3: 256a 2627671i bk4: 272a 2627525i bk5: 260a 2627635i bk6: 288a 2627401i bk7: 280a 2627324i bk8: 324a 2627338i bk9: 324a 2627228i bk10: 340a 2627116i bk11: 288a 2627544i bk12: 280a 2627767i bk13: 288a 2627529i bk14: 292a 2627711i bk15: 272a 2627710i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00551612
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2629386 n_nop=2623059 n_act=642 n_pre=626 n_req=1543 n_rd=4688 n_write=371 bw_util=0.003848
n_activity=33406 dram_eff=0.3029
bk0: 304a 2627221i bk1: 248a 2627758i bk2: 268a 2627637i bk3: 292a 2627555i bk4: 268a 2627595i bk5: 300a 2627334i bk6: 300a 2627183i bk7: 272a 2627435i bk8: 324a 2627426i bk9: 336a 2626922i bk10: 344a 2627309i bk11: 308a 2627332i bk12: 292a 2627734i bk13: 284a 2627636i bk14: 256a 2627997i bk15: 292a 2627806i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00505707
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2629386 n_nop=2622866 n_act=688 n_pre=672 n_req=1590 n_rd=4760 n_write=400 bw_util=0.003925
n_activity=34645 dram_eff=0.2979
bk0: 304a 2627283i bk1: 244a 2627769i bk2: 256a 2627791i bk3: 264a 2627689i bk4: 300a 2627199i bk5: 308a 2627238i bk6: 276a 2627369i bk7: 252a 2627480i bk8: 316a 2627477i bk9: 372a 2626811i bk10: 328a 2627226i bk11: 316a 2627403i bk12: 300a 2627505i bk13: 320a 2627270i bk14: 308a 2627495i bk15: 296a 2627530i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00521338
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2629386 n_nop=2623142 n_act=628 n_pre=612 n_req=1539 n_rd=4620 n_write=384 bw_util=0.003806
n_activity=32523 dram_eff=0.3077
bk0: 288a 2627421i bk1: 256a 2627696i bk2: 300a 2627459i bk3: 272a 2627711i bk4: 236a 2627915i bk5: 292a 2627471i bk6: 272a 2627400i bk7: 288a 2627153i bk8: 292a 2627567i bk9: 300a 2627297i bk10: 368a 2627162i bk11: 340a 2627137i bk12: 260a 2628041i bk13: 280a 2627689i bk14: 304a 2627658i bk15: 272a 2627666i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00510233
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2629386 n_nop=2622772 n_act=696 n_pre=680 n_req=1626 n_rd=4816 n_write=422 bw_util=0.003984
n_activity=34787 dram_eff=0.3011
bk0: 268a 2627556i bk1: 296a 2627306i bk2: 292a 2627417i bk3: 264a 2627787i bk4: 304a 2627257i bk5: 276a 2627270i bk6: 300a 2627082i bk7: 256a 2627437i bk8: 352a 2627173i bk9: 292a 2627489i bk10: 360a 2627131i bk11: 316a 2627333i bk12: 280a 2627744i bk13: 316a 2627385i bk14: 336a 2627371i bk15: 308a 2627536i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00582836
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2629386 n_nop=2622740 n_act=684 n_pre=668 n_req=1640 n_rd=4872 n_write=422 bw_util=0.004027
n_activity=34771 dram_eff=0.3045
bk0: 276a 2627662i bk1: 272a 2627462i bk2: 288a 2627505i bk3: 244a 2627742i bk4: 276a 2627624i bk5: 304a 2627167i bk6: 276a 2627386i bk7: 332a 2626849i bk8: 340a 2627133i bk9: 356a 2626934i bk10: 332a 2627343i bk11: 344a 2626993i bk12: 328a 2627412i bk13: 276a 2627745i bk14: 340a 2627384i bk15: 288a 2627489i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00551155
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2629386 n_nop=2623031 n_act=658 n_pre=642 n_req=1557 n_rd=4664 n_write=391 bw_util=0.003845
n_activity=33236 dram_eff=0.3042
bk0: 232a 2627779i bk1: 284a 2627449i bk2: 244a 2627841i bk3: 268a 2627611i bk4: 352a 2626833i bk5: 252a 2627654i bk6: 264a 2627490i bk7: 284a 2627274i bk8: 276a 2627826i bk9: 316a 2627261i bk10: 356a 2627219i bk11: 340a 2627052i bk12: 300a 2627531i bk13: 288a 2627617i bk14: 312a 2627494i bk15: 296a 2627509i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00535258
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2629386 n_nop=2623002 n_act=654 n_pre=638 n_req=1582 n_rd=4680 n_write=412 bw_util=0.003873
n_activity=33694 dram_eff=0.3022
bk0: 292a 2627353i bk1: 284a 2627538i bk2: 268a 2627627i bk3: 248a 2627841i bk4: 268a 2627570i bk5: 284a 2627297i bk6: 296a 2627116i bk7: 288a 2627277i bk8: 304a 2627578i bk9: 348a 2627151i bk10: 324a 2627397i bk11: 316a 2627313i bk12: 284a 2627813i bk13: 292a 2627550i bk14: 292a 2627719i bk15: 292a 2627559i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00514379
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2629386 n_nop=2623115 n_act=638 n_pre=622 n_req=1561 n_rd=4600 n_write=411 bw_util=0.003812
n_activity=33225 dram_eff=0.3016
bk0: 264a 2627690i bk1: 284a 2627361i bk2: 280a 2627556i bk3: 288a 2627375i bk4: 292a 2627291i bk5: 276a 2627455i bk6: 244a 2627635i bk7: 252a 2627491i bk8: 328a 2627279i bk9: 304a 2627385i bk10: 312a 2627554i bk11: 312a 2627520i bk12: 272a 2627983i bk13: 296a 2627669i bk14: 300a 2627646i bk15: 296a 2627617i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00481063
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2629386 n_nop=2623034 n_act=645 n_pre=629 n_req=1583 n_rd=4660 n_write=418 bw_util=0.003862
n_activity=33003 dram_eff=0.3077
bk0: 248a 2627792i bk1: 276a 2627478i bk2: 252a 2627866i bk3: 268a 2627597i bk4: 280a 2627563i bk5: 288a 2627314i bk6: 328a 2627083i bk7: 288a 2627126i bk8: 328a 2627254i bk9: 356a 2626967i bk10: 312a 2627362i bk11: 336a 2627114i bk12: 280a 2627882i bk13: 272a 2627686i bk14: 268a 2627979i bk15: 280a 2627630i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00507115

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6746, Miss = 600, Miss_rate = 0.089, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 6582, Miss = 584, Miss_rate = 0.089, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[2]: Access = 6669, Miss = 577, Miss_rate = 0.087, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[3]: Access = 6461, Miss = 560, Miss_rate = 0.087, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[4]: Access = 6773, Miss = 589, Miss_rate = 0.087, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[5]: Access = 6745, Miss = 583, Miss_rate = 0.086, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[6]: Access = 6578, Miss = 597, Miss_rate = 0.091, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[7]: Access = 6858, Miss = 593, Miss_rate = 0.086, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[8]: Access = 6733, Miss = 580, Miss_rate = 0.086, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[9]: Access = 6644, Miss = 575, Miss_rate = 0.087, Pending_hits = 580, Reservation_fails = 0
L2_cache_bank[10]: Access = 6886, Miss = 623, Miss_rate = 0.090, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[11]: Access = 6654, Miss = 581, Miss_rate = 0.087, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[12]: Access = 6861, Miss = 614, Miss_rate = 0.089, Pending_hits = 578, Reservation_fails = 0
L2_cache_bank[13]: Access = 6689, Miss = 604, Miss_rate = 0.090, Pending_hits = 566, Reservation_fails = 0
L2_cache_bank[14]: Access = 6618, Miss = 584, Miss_rate = 0.088, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[15]: Access = 6563, Miss = 582, Miss_rate = 0.089, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[16]: Access = 11663, Miss = 582, Miss_rate = 0.050, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[17]: Access = 6549, Miss = 588, Miss_rate = 0.090, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 6485, Miss = 573, Miss_rate = 0.088, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[19]: Access = 6429, Miss = 577, Miss_rate = 0.090, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[20]: Access = 6664, Miss = 574, Miss_rate = 0.086, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[21]: Access = 6718, Miss = 591, Miss_rate = 0.088, Pending_hits = 560, Reservation_fails = 0
L2_total_cache_accesses = 151568
L2_total_cache_misses = 12911
L2_total_cache_miss_rate = 0.0852
L2_total_cache_pending_hits = 12326
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 97018
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12156
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8454
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 29272
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4450
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 117628
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33744
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=270623
icnt_total_pkts_simt_to_mem=185312
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 64.6707
	minimum = 6
	maximum = 587
Network latency average = 36.2256
	minimum = 6
	maximum = 373
Slowest packet = 258501
Flit latency average = 40.9242
	minimum = 6
	maximum = 372
Slowest flit = 414374
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0608901
	minimum = 0.0467536 (at node 2)
	maximum = 0.307559 (at node 44)
Accepted packet rate average = 0.0608901
	minimum = 0.0467536 (at node 2)
	maximum = 0.307559 (at node 44)
Injected flit rate average = 0.0913352
	minimum = 0.0780939 (at node 2)
	maximum = 0.331385 (at node 44)
Accepted flit rate average= 0.0913352
	minimum = 0.0621668 (at node 2)
	maximum = 0.591292 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.9229 (10 samples)
	minimum = 6 (10 samples)
	maximum = 130.7 (10 samples)
Network latency average = 11.9675 (10 samples)
	minimum = 6 (10 samples)
	maximum = 91.8 (10 samples)
Flit latency average = 12.2073 (10 samples)
	minimum = 6 (10 samples)
	maximum = 90.9 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.0295129 (10 samples)
	minimum = 0.0237283 (10 samples)
	maximum = 0.0716284 (10 samples)
Accepted packet rate average = 0.0295129 (10 samples)
	minimum = 0.0237283 (10 samples)
	maximum = 0.0716284 (10 samples)
Injected flit rate average = 0.0443337 (10 samples)
	minimum = 0.0286377 (10 samples)
	maximum = 0.0988344 (10 samples)
Accepted flit rate average = 0.0443337 (10 samples)
	minimum = 0.0337778 (10 samples)
	maximum = 0.124439 (10 samples)
Injected packet size average = 1.50218 (10 samples)
Accepted packet size average = 1.50218 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 19 min, 2 sec (1142 sec)
gpgpu_simulation_rate = 41436 (inst/sec)
gpgpu_simulation_rate = 3205 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 39523
gpu_sim_insn = 5750033
gpu_ipc =     145.4857
gpu_tot_sim_cycle = 3927120
gpu_tot_sim_insn = 53070650
gpu_tot_ipc =      13.5139
gpu_tot_issued_cta = 5621
max_total_param_size = 0
gpu_stall_dramfull = 4670
gpu_stall_icnt2sh    = 71783
partiton_reqs_in_parallel = 865035
partiton_reqs_in_parallel_total    = 31152923
partiton_level_parallism =      21.8869
partiton_level_parallism_total  =       8.1530
partiton_reqs_in_parallel_util = 865035
partiton_reqs_in_parallel_util_total    = 31152923
gpu_sim_cycle_parition_util = 39523
gpu_tot_sim_cycle_parition_util    = 1416051
partiton_level_parallism_util =      21.8869
partiton_level_parallism_util_total  =      21.9968
partiton_replys_in_parallel = 218704
partiton_replys_in_parallel_total    = 151568
L2_BW  =     524.4956 GB/Sec
L2_BW_total  =       8.9368 GB/Sec
gpu_total_sim_rate=43358

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1401869
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0039
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 547792
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0033
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 546000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1396373
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 547792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1401869
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2235, 2032, 1699, 1934, 1566, 1905, 1698, 1747, 1871, 1949, 1681, 1771, 1926, 2129, 1829, 2108, 2054, 1650, 1773, 1352, 1706, 1966, 1939, 1472, 1822, 1927, 1966, 1830, 1884, 1964, 1680, 1440, 1073, 1821, 1902, 1403, 1969, 1326, 2166, 1948, 1315, 1725, 1365, 1925, 1791, 1740, 1580, 1523, 2174, 1472, 1466, 1755, 1504, 1625, 1588, 1718, 2006, 1746, 1071, 1041, 1889, 1101, 1640, 1770, 
gpgpu_n_tot_thrd_icount = 83218880
gpgpu_n_tot_w_icount = 2600590
gpgpu_n_stall_shd_mem = 185478
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 275821
gpgpu_n_mem_write_global = 94255
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3075588
gpgpu_n_store_insn = 100960
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 17529344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 177796
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 2796
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:441702	W0_Idle:62785465	W0_Scoreboard:11991357	W1:720464	W2:137593	W3:23073	W4:2896	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1716564
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2206568 {8:275821,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3770200 {40:94255,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 11798888 {40:265690,72:3227,136:6904,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 754040 {8:94255,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 217 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 334 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 3927082 
mrq_lat_table:25752 	686 	767 	6737 	2187 	726 	184 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	334216 	30846 	172 	6 	899 	131 	2571 	1206 	7 	28 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	253846 	23756 	17371 	9139 	58227 	2798 	227 	35 	3 	899 	131 	2571 	1206 	7 	28 	22 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	204542 	47332 	23120 	855 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	93689 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	568 	69 	1 	3 	6 	4 	16 	15 	8 	12 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    188368    184659    468563    198350    278201    431495    332834    513748    110400    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    202531    263728    219296    190218    127965    189457    246719    496733    190664    187976    212028    746041 
dram[2]:    428347    188360    260748    336633    184709    184714    266664    216360    115348    275627    201991    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    172398    306908    271712    301586    184663    187904    181522    293141    349571    195609    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    191572    387904    402845    267494    186436    216411    196814    265856    471366    160206 
dram[6]:    183490    307636    308929    191144    268224    329934    301590    233602    254644    387833    191601    251938    421221    363717    185687    289203 
dram[7]:    477618    183499    206112    190397    185119    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    191800    187356    211781    190313    188978    267354    114815    217263    198246    579987    584718    248614    164840    250109    278163    190408 
dram[9]:    194163    210163    135990    184165    335491    471074    291452    115643    516484    496384    107731    503333    188989    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    184683    246211    289556    276797    290418    193448    281505    172812    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.021277  2.168421  1.980198  2.284091  2.145833  1.981132  1.914286  2.247312  2.274725  2.018518  2.193877  2.163636  2.382022  2.438202  2.313953  2.523809 
dram[1]:  1.827586  2.046729  2.111111  2.138298  2.117021  2.400000  2.159091  2.145833  2.083333  2.254902  2.138614  2.395604  2.575342  2.488095  2.494118  2.375000 
dram[2]:  2.120000  2.252747  2.078652  2.116505  2.277778  2.104762  2.214286  2.303371  2.329670  2.008403  2.231579  2.119266  2.227273  2.505747  2.274725  2.589744 
dram[3]:  1.991597  2.000000  2.166667  1.894231  1.973451  2.232558  2.231579  1.877358  2.196262  2.170000  2.209524  2.202020  2.380952  2.345238  2.608108  2.641975 
dram[4]:  2.020202  2.137500  2.063830  2.153846  2.392857  2.140000  2.190000  2.333333  2.264368  2.092783  2.126316  2.164948  2.705128  2.340909  2.471910  2.237624 
dram[5]:  1.979798  2.117021  1.990000  2.481928  2.009174  2.241758  2.097826  2.072165  2.063636  2.220000  2.217822  2.087379  2.358696  2.494382  2.512500  2.550562 
dram[6]:  2.421053  1.886179  2.307692  2.028302  2.063830  2.238095  2.071429  2.116505  2.174312  2.127273  2.081081  2.173077  2.295455  2.666667  2.440476  2.305263 
dram[7]:  2.131868  2.083333  2.031915  2.110000  2.057692  2.255319  2.072165  2.154639  2.155340  2.150943  2.229167  2.245283  2.206522  2.382979  2.662500  2.409639 
dram[8]:  1.951456  2.221053  2.084112  2.157303  2.056075  2.102041  2.151515  2.099010  2.272727  2.150943  2.100917  2.279570  2.404255  2.206186  2.404494  2.539474 
dram[9]:  2.358025  1.942308  2.072917  2.011111  2.076190  2.065421  2.588235  2.225806  2.060606  2.173469  2.344086  2.402299  2.364583  2.558140  2.336957  2.627907 
dram[10]:  2.361446  2.064516  2.155555  2.009901  2.138298  2.235294  2.307692  2.237113  2.064220  2.260417  2.208333  2.301075  2.684932  2.262626  2.471264  2.363636 
average row locality = 37055/16771 = 2.209469
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       142       151       147       150       152       154       148       154       153       156       157       170       156       158       146       157 
dram[1]:       156       165       143       150       150       162       139       154       161       165       159       158       137       153       158       150 
dram[2]:       161       156       141       160       152       166       160       157       152       173       157       169       144       159       157       152 
dram[3]:       177       141       168       149       169       142       160       142       167       163       171       159       149       145       141       158 
dram[4]:       150       129       148       152       144       160       160       148       142       149       150       153       159       150       162       168 
dram[5]:       149       153       149       157       163       151       143       153       168       160       163       153       156       166       152       169 
dram[6]:       175       172       159       161       140       138       172       164       168       168       170       164       151       159       150       161 
dram[7]:       144       148       142       158       161       158       152       157       164       168       160       171       151       166       158       149 
dram[8]:       152       159       168       146       167       155       157       159       169       164       162       152       163       156       158       142 
dram[9]:       147       151       148       135       164       165       162       153       146       155       161       154       164       162       161       163 
dram[10]:       148       145       144       153       148       140       158       162       164       160       154       157       146       159       157       151 
total reads: 27402
bank skew: 177/129 = 1.37
chip skew: 2572/2424 = 1.06
number of total write accesses:
dram[0]:        48        55        53        51        54        56        53        55        54        62        58        68        56        59        53        55 
dram[1]:        56        54        47        51        49        54        51        52        64        65        57        60        51        56        54        59 
dram[2]:        51        49        44        58        53        55        57        48        60        66        55        62        52        59        50        50 
dram[3]:        60        49        53        48        54        50        52        57        68        54        61        59        51        52        52        56 
dram[4]:        50        42        46        44        57        54        59        55        55        54        52        57        52        56        58        58 
dram[5]:        47        46        50        49        56        53        50        48        59        62        61        62        61        56        49        58 
dram[6]:        55        60        51        54        54        50        60        54        69        66        61        62        51        57        55        58 
dram[7]:        50        52        49        53        53        54        49        52        58        60        54        67        52        58        55        51 
dram[8]:        49        52        55        46        53        51        56        53        56        64        67        60        63        58        56        51 
dram[9]:        44        51        51        46        54        56        58        54        58        58        57        55        63        58        54        63 
dram[10]:        48        47        50        50        53        50        52        55        61        57        58        57        50        65        58        57 
total reads: 9653
bank skew: 69/42 = 1.64
chip skew: 917/849 = 1.08
average mf latency per bank:
dram[0]:       4731      3159      1473      1692      1540      1933      1616      1937      2994      2945      4111      4022      5971      5240      4697      4550
dram[1]:       3107      3054      2169      1480      1747      1693      1759      1606      2931      3294      5347      4011      5887      5379      4678      4658
dram[2]:       3169      3233      2695      1547      2520      1593      1551      2103      2865      2767      4043      4145      5680      5594      4595      5848
dram[3]:       4030      3354      1484      1419      2457      1760      1656      1608      2950      3749      3662      3897      6455      6787      5242      4830
dram[4]:       3293      3867      2787      1501      1497      1609      1542      1624      3122      3029      4848      3985      5405      5493      4672      4559
dram[5]:       3320      3410      1500      1615      1941      1618      1938      1663      2827      2790      3932      3822      5179      5591      5144      4667
dram[6]:       3005      2976      2201      2316      2186      1612      2129      1646      2684      2766      3689      4119      6246      5583      5116      5044
dram[7]:       3299      3307      1380      1724      1606      1945      2750      1987      2959      2828      4626      5527      5349      4850      5046      6404
dram[8]:       2969      2837      1501      1584      1500      1968      1983      1542      2999      2882      3767      4039      9685      5056      6067      5264
dram[9]:       2993      2870      1609      1538      1601      1497      1712      1578      3195      4100      4450      4007      4764      4955      4881      5690
dram[10]:       3103      3016      1529      2714      1817      1626      1960      1639      3060      3174      4355      3963      5346      4825      4784      4908
maximum mf latency per bank:
dram[0]:     230680     18205       479     52123       530     84262       502     73682     10608     27397     10680     73384    112927     13337     18334     18365
dram[1]:      18152     18163    128582       521     42733     31869     18179       492     39113     90833    248804     10689     13300     13318     18301     20137
dram[2]:      18149     18175    213550     32738     98251       490       496     89547     10607     32067     10648    112938     13306     79960     18268    230279
dram[3]:     257915     18198     10825       420    193082     32575       491       556     31713    171042     10645     11297    157904    208804     18309     18339
dram[4]:      18159     25583    240381       476       538       539      3445       565     10603     10616    151099     10691     13300     13301     18277     18308
dram[5]:      18169     19090      6771       547     78590       524     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721    213540     69001       533     73658       512     10601     10618     10644     73470    143804    124249     28241     66251
dram[7]:      18158     18197       695     67274       475     73585    219375     32761     10616     10646    137045    248157     13300     13316     20756    257910
dram[8]:      18166     18213       566       413       544     89441     32701       489     10633     10673     10670     10703    112958     13301    248288     18242
dram[9]:      18177     18204       529       494       541       522     32618       531     10643    230458    112944     10705     13300     13316     18328    180433
dram[10]:      18175     18207       537    258751     32574       439     75319       601     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2702773 n_nop=2688697 n_act=1534 n_pre=1518 n_req=3341 n_rd=9804 n_write=1220 bw_util=0.008158
n_activity=67056 dram_eff=0.3288
bk0: 568a 2698424i bk1: 604a 2698083i bk2: 588a 2698289i bk3: 600a 2698196i bk4: 608a 2697958i bk5: 616a 2697628i bk6: 592a 2697625i bk7: 616a 2697564i bk8: 612a 2698014i bk9: 624a 2697620i bk10: 628a 2697818i bk11: 680a 2696948i bk12: 624a 2697889i bk13: 632a 2697793i bk14: 584a 2698242i bk15: 628a 2698109i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0122119
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2702773 n_nop=2688722 n_act=1507 n_pre=1491 n_req=3340 n_rd=9840 n_write=1213 bw_util=0.008179
n_activity=66732 dram_eff=0.3313
bk0: 624a 2697699i bk1: 660a 2697557i bk2: 572a 2698498i bk3: 600a 2697964i bk4: 600a 2698543i bk5: 648a 2697926i bk6: 556a 2698600i bk7: 616a 2697817i bk8: 644a 2697566i bk9: 660a 2697593i bk10: 636a 2697735i bk11: 632a 2697923i bk12: 548a 2698989i bk13: 612a 2698359i bk14: 632a 2698345i bk15: 600a 2698067i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0101918
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2702773 n_nop=2688531 n_act=1523 n_pre=1507 n_req=3385 n_rd=10064 n_write=1148 bw_util=0.008297
n_activity=67521 dram_eff=0.3321
bk0: 644a 2697942i bk1: 624a 2698193i bk2: 564a 2698442i bk3: 640a 2697945i bk4: 608a 2698217i bk5: 664a 2697528i bk6: 640a 2697839i bk7: 628a 2698133i bk8: 608a 2698228i bk9: 692a 2697230i bk10: 628a 2698040i bk11: 676a 2697238i bk12: 576a 2698550i bk13: 636a 2698155i bk14: 628a 2698158i bk15: 608a 2698432i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0103989
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2702773 n_nop=2688495 n_act=1554 n_pre=1538 n_req=3377 n_rd=10004 n_write=1182 bw_util=0.008277
n_activity=68211 dram_eff=0.328
bk0: 708a 2697220i bk1: 564a 2698252i bk2: 672a 2697915i bk3: 596a 2698021i bk4: 676a 2697519i bk5: 568a 2698434i bk6: 640a 2698230i bk7: 568a 2697821i bk8: 668a 2697702i bk9: 652a 2697790i bk10: 684a 2697633i bk11: 636a 2697984i bk12: 596a 2698600i bk13: 580a 2698492i bk14: 564a 2699058i bk15: 632a 2698331i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0105333
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2702773 n_nop=2689064 n_act=1467 n_pre=1451 n_req=3273 n_rd=9696 n_write=1095 bw_util=0.007985
n_activity=64882 dram_eff=0.3326
bk0: 600a 2698301i bk1: 516a 2698914i bk2: 592a 2698635i bk3: 608a 2698385i bk4: 576a 2698351i bk5: 640a 2697952i bk6: 640a 2697994i bk7: 592a 2698116i bk8: 568a 2698417i bk9: 596a 2698231i bk10: 600a 2698463i bk11: 612a 2698035i bk12: 636a 2698804i bk13: 600a 2698421i bk14: 648a 2698383i bk15: 672a 2697817i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00937112
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2702773 n_nop=2688550 n_act=1529 n_pre=1513 n_req=3372 n_rd=10020 n_write=1161 bw_util=0.008274
n_activity=68166 dram_eff=0.3281
bk0: 596a 2698299i bk1: 612a 2698315i bk2: 596a 2698295i bk3: 628a 2698626i bk4: 652a 2697916i bk5: 604a 2698349i bk6: 572a 2698393i bk7: 612a 2697924i bk8: 672a 2697909i bk9: 640a 2697977i bk10: 652a 2697981i bk11: 612a 2697712i bk12: 624a 2698336i bk13: 664a 2698109i bk14: 608a 2698849i bk15: 676a 2698217i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00989687
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2702773 n_nop=2688029 n_act=1590 n_pre=1574 n_req=3489 n_rd=10288 n_write=1292 bw_util=0.008569
n_activity=69530 dram_eff=0.3331
bk0: 700a 2697500i bk1: 688a 2697162i bk2: 636a 2698151i bk3: 644a 2697757i bk4: 560a 2698572i bk5: 552a 2698338i bk6: 688a 2697265i bk7: 656a 2697692i bk8: 672a 2697496i bk9: 672a 2697424i bk10: 680a 2697332i bk11: 656a 2697512i bk12: 604a 2698402i bk13: 636a 2698313i bk14: 600a 2698369i bk15: 644a 2697819i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0107183
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2702773 n_nop=2688540 n_act=1533 n_pre=1517 n_req=3374 n_rd=10028 n_write=1155 bw_util=0.008275
n_activity=67357 dram_eff=0.3321
bk0: 576a 2698221i bk1: 592a 2698216i bk2: 568a 2698443i bk3: 632a 2698304i bk4: 644a 2698048i bk5: 632a 2698200i bk6: 608a 2698288i bk7: 628a 2698052i bk8: 656a 2697786i bk9: 672a 2697660i bk10: 640a 2698105i bk11: 684a 2697352i bk12: 604a 2698173i bk13: 664a 2697773i bk14: 632a 2698338i bk15: 596a 2698474i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0103039
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2702773 n_nop=2688350 n_act=1562 n_pre=1546 n_req=3419 n_rd=10116 n_write=1199 bw_util=0.008373
n_activity=67953 dram_eff=0.333
bk0: 608a 2697857i bk1: 636a 2697911i bk2: 672a 2697623i bk3: 584a 2698184i bk4: 668a 2697517i bk5: 620a 2697666i bk6: 628a 2697821i bk7: 636a 2697446i bk8: 676a 2697727i bk9: 656a 2697550i bk10: 648a 2697486i bk11: 608a 2697825i bk12: 652a 2697824i bk13: 624a 2697769i bk14: 632a 2698124i bk15: 568a 2698423i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0117979
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2702773 n_nop=2688664 n_act=1498 n_pre=1482 n_req=3371 n_rd=9964 n_write=1165 bw_util=0.008235
n_activity=66903 dram_eff=0.3327
bk0: 588a 2698333i bk1: 604a 2697767i bk2: 592a 2698215i bk3: 540a 2698398i bk4: 656a 2697400i bk5: 660a 2697327i bk6: 648a 2697990i bk7: 612a 2697544i bk8: 584a 2698060i bk9: 620a 2697547i bk10: 644a 2698153i bk11: 616a 2698205i bk12: 656a 2697846i bk13: 648a 2698295i bk14: 644a 2698320i bk15: 652a 2697778i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0112991
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2702773 n_nop=2688902 n_act=1475 n_pre=1459 n_req=3314 n_rd=9784 n_write=1153 bw_util=0.008093
n_activity=65795 dram_eff=0.3325
bk0: 592a 2698714i bk1: 580a 2698467i bk2: 576a 2698412i bk3: 612a 2697714i bk4: 592a 2698310i bk5: 560a 2698388i bk6: 632a 2698306i bk7: 648a 2698096i bk8: 656a 2697639i bk9: 640a 2697962i bk10: 616a 2698143i bk11: 628a 2698123i bk12: 584a 2698908i bk13: 636a 2697975i bk14: 628a 2698516i bk15: 604a 2698167i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00957535

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16317, Miss = 1201, Miss_rate = 0.074, Pending_hits = 626, Reservation_fails = 0
L2_cache_bank[1]: Access = 16506, Miss = 1250, Miss_rate = 0.076, Pending_hits = 604, Reservation_fails = 0
L2_cache_bank[2]: Access = 16389, Miss = 1203, Miss_rate = 0.073, Pending_hits = 595, Reservation_fails = 0
L2_cache_bank[3]: Access = 16534, Miss = 1257, Miss_rate = 0.076, Pending_hits = 609, Reservation_fails = 1
L2_cache_bank[4]: Access = 16391, Miss = 1224, Miss_rate = 0.075, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[5]: Access = 16844, Miss = 1292, Miss_rate = 0.077, Pending_hits = 595, Reservation_fails = 0
L2_cache_bank[6]: Access = 17014, Miss = 1302, Miss_rate = 0.077, Pending_hits = 621, Reservation_fails = 0
L2_cache_bank[7]: Access = 16424, Miss = 1199, Miss_rate = 0.073, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[8]: Access = 16401, Miss = 1215, Miss_rate = 0.074, Pending_hits = 618, Reservation_fails = 0
L2_cache_bank[9]: Access = 16510, Miss = 1209, Miss_rate = 0.073, Pending_hits = 602, Reservation_fails = 0
L2_cache_bank[10]: Access = 16697, Miss = 1243, Miss_rate = 0.074, Pending_hits = 591, Reservation_fails = 0
L2_cache_bank[11]: Access = 16975, Miss = 1262, Miss_rate = 0.074, Pending_hits = 623, Reservation_fails = 0
L2_cache_bank[12]: Access = 16863, Miss = 1285, Miss_rate = 0.076, Pending_hits = 636, Reservation_fails = 0
L2_cache_bank[13]: Access = 16931, Miss = 1287, Miss_rate = 0.076, Pending_hits = 617, Reservation_fails = 0
L2_cache_bank[14]: Access = 16578, Miss = 1232, Miss_rate = 0.074, Pending_hits = 596, Reservation_fails = 0
L2_cache_bank[15]: Access = 16670, Miss = 1275, Miss_rate = 0.076, Pending_hits = 600, Reservation_fails = 0
L2_cache_bank[16]: Access = 22051, Miss = 1296, Miss_rate = 0.059, Pending_hits = 602, Reservation_fails = 0
L2_cache_bank[17]: Access = 16380, Miss = 1233, Miss_rate = 0.075, Pending_hits = 591, Reservation_fails = 0
L2_cache_bank[18]: Access = 16627, Miss = 1253, Miss_rate = 0.075, Pending_hits = 599, Reservation_fails = 0
L2_cache_bank[19]: Access = 16195, Miss = 1238, Miss_rate = 0.076, Pending_hits = 584, Reservation_fails = 1
L2_cache_bank[20]: Access = 16350, Miss = 1219, Miss_rate = 0.075, Pending_hits = 589, Reservation_fails = 0
L2_cache_bank[21]: Access = 16625, Miss = 1227, Miss_rate = 0.074, Pending_hits = 602, Reservation_fails = 0
L2_total_cache_accesses = 370272
L2_total_cache_misses = 27402
L2_total_cache_miss_rate = 0.0740
L2_total_cache_pending_hits = 13268
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 243849
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13016
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18956
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 85712
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 104
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8439
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 275821
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 94255
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=670760
icnt_total_pkts_simt_to_mem=464527
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.9406
	minimum = 6
	maximum = 380
Network latency average = 12.1874
	minimum = 6
	maximum = 378
Slowest packet = 341123
Flit latency average = 11.517
	minimum = 6
	maximum = 378
Slowest flit = 514647
Fragmentation average = 0.00500448
	minimum = 0
	maximum = 285
Injected packet rate average = 0.110675
	minimum = 0.0871413 (at node 15)
	maximum = 0.132028 (at node 34)
Accepted packet rate average = 0.110675
	minimum = 0.0871413 (at node 15)
	maximum = 0.132028 (at node 34)
Injected flit rate average = 0.171892
	minimum = 0.110786 (at node 15)
	maximum = 0.245711 (at node 34)
Accepted flit rate average= 0.171892
	minimum = 0.155812 (at node 28)
	maximum = 0.191817 (at node 2)
Injected packet length average = 1.55313
Accepted packet length average = 1.55313
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.8336 (11 samples)
	minimum = 6 (11 samples)
	maximum = 153.364 (11 samples)
Network latency average = 11.9875 (11 samples)
	minimum = 6 (11 samples)
	maximum = 117.818 (11 samples)
Flit latency average = 12.1445 (11 samples)
	minimum = 6 (11 samples)
	maximum = 117 (11 samples)
Fragmentation average = 0.000454953 (11 samples)
	minimum = 0 (11 samples)
	maximum = 25.9091 (11 samples)
Injected packet rate average = 0.0368912 (11 samples)
	minimum = 0.0294932 (11 samples)
	maximum = 0.0771192 (11 samples)
Accepted packet rate average = 0.0368912 (11 samples)
	minimum = 0.0294932 (11 samples)
	maximum = 0.0771192 (11 samples)
Injected flit rate average = 0.05593 (11 samples)
	minimum = 0.0361058 (11 samples)
	maximum = 0.112187 (11 samples)
Accepted flit rate average = 0.05593 (11 samples)
	minimum = 0.0448718 (11 samples)
	maximum = 0.130564 (11 samples)
Injected packet size average = 1.51608 (11 samples)
Accepted packet size average = 1.51608 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 20 min, 24 sec (1224 sec)
gpgpu_simulation_rate = 43358 (inst/sec)
gpgpu_simulation_rate = 3208 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 14696
gpu_sim_insn = 4715414
gpu_ipc =     320.8638
gpu_tot_sim_cycle = 4163966
gpu_tot_sim_insn = 57786064
gpu_tot_ipc =      13.8777
gpu_tot_issued_cta = 6132
max_total_param_size = 0
gpu_stall_dramfull = 4806
gpu_stall_icnt2sh    = 72000
partiton_reqs_in_parallel = 323176
partiton_reqs_in_parallel_total    = 32017958
partiton_level_parallism =      21.9907
partiton_level_parallism_total  =       7.7669
partiton_reqs_in_parallel_util = 323176
partiton_reqs_in_parallel_util_total    = 32017958
gpu_sim_cycle_parition_util = 14696
gpu_tot_sim_cycle_parition_util    = 1455574
partiton_level_parallism_util =      21.9907
partiton_level_parallism_util_total  =      21.9967
partiton_replys_in_parallel = 39739
partiton_replys_in_parallel_total    = 370272
L2_BW  =     256.3025 GB/Sec
L2_BW_total  =       9.3330 GB/Sec
gpu_total_sim_rate=45500

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1523074
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0036
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 588672
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0030
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 586880
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1517578
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 588672
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1523074
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2379, 2176, 1843, 2078, 1710, 2049, 1842, 1876, 2000, 2093, 1825, 1915, 2070, 2273, 1973, 2252, 2183, 1794, 1917, 1496, 1850, 2110, 2068, 1616, 1966, 2071, 2110, 1974, 2013, 2108, 1824, 1584, 1217, 1965, 2046, 1547, 2113, 1470, 2310, 2092, 1459, 1869, 1509, 2069, 1935, 1884, 1724, 1667, 2318, 1616, 1610, 1899, 1648, 1769, 1732, 1862, 2150, 1890, 1215, 1185, 2033, 1245, 1784, 1914, 
gpgpu_n_tot_thrd_icount = 90705280
gpgpu_n_tot_w_icount = 2834540
gpgpu_n_stall_shd_mem = 479034
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 283992
gpgpu_n_mem_write_global = 125823
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3337032
gpgpu_n_store_insn = 208404
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 18837504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 470725
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 3423
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:933350	W0_Idle:62860464	W0_Scoreboard:12048791	W1:730221	W2:156150	W3:44314	W4:19336	W5:11264	W6:5808	W7:2431	W8:1034	W9:209	W10:44	W11:33	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1863696
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2271936 {8:283992,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5032920 {40:125823,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 12125728 {40:273861,72:3227,136:6904,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1006584 {8:125823,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 217 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 322 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 4163965 
mrq_lat_table:26392 	695 	815 	6959 	2314 	862 	334 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	369334 	35346 	231 	68 	899 	131 	2571 	1206 	7 	28 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	257672 	25140 	18753 	16947 	79395 	6644 	461 	76 	53 	899 	131 	2571 	1206 	7 	28 	22 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	211849 	48167 	23149 	855 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	125257 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	596 	70 	1 	3 	6 	4 	16 	15 	8 	12 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        25        21        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        31        16        25        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        18        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        21        16        20        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        80        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        20        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    188368    184659    468563    198350    278201    431495    332834    513748    110400    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    202531    263728    219296    190218    127965    189457    246719    496733    190664    187976    212028    746041 
dram[2]:    428347    188360    260748    336633    184709    184714    266664    216360    115348    275627    201991    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    172398    306908    271712    301586    184663    187904    181522    293141    349571    195609    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    191572    387904    402845    267494    186436    216411    196814    265856    471366    160206 
dram[6]:    183490    307636    308929    191144    268224    329934    301590    233602    254644    387833    191601    251938    421221    363717    185687    289203 
dram[7]:    477618    183499    206112    190397    185119    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    191800    187356    211781    190313    188978    267354    114815    217263    198246    579987    584718    248614    164840    250109    278163    190408 
dram[9]:    194163    210163    135990    184165    335491    471074    291452    115643    516484    496384    107731    503333    188989    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    184683    246211    289556    276797    290418    193448    281505    172812    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.021277  2.177083  1.980198  2.295455  2.134021  1.981132  1.914286  2.247312  2.406593  2.157408  2.353535  2.371681  2.433333  2.577778  2.321839  2.529412 
dram[1]:  1.837607  2.046729  2.122222  2.126316  2.117021  2.400000  2.146067  2.134021  2.281818  2.442308  2.250000  2.619565  2.581081  2.581395  2.500000  2.404494 
dram[2]:  2.120000  2.239130  2.066667  2.116505  2.277778  2.104762  2.202020  2.303371  2.521739  2.208333  2.395833  2.318182  2.318182  2.560440  2.282609  2.589744 
dram[3]:  1.991597  2.000000  2.166667  1.894231  1.973451  2.232558  2.231579  1.877358  2.462963  2.290000  2.378378  2.430000  2.435294  2.447059  2.613333  2.634146 
dram[4]:  2.020202  2.137500  2.063830  2.141304  2.376471  2.140000  2.190000  2.318182  2.438202  2.247423  2.170000  2.367347  2.810127  2.449438  2.466667  2.303921 
dram[5]:  1.979798  2.117021  1.990000  2.464286  2.000000  2.228261  2.097826  2.061224  2.261261  2.313725  2.405941  2.307692  2.516129  2.577778  2.512500  2.555556 
dram[6]:  2.427083  1.887097  2.307692  2.028302  2.063830  2.223529  2.071429  2.116505  2.333333  2.288288  2.280702  2.380952  2.325843  2.773809  2.435294  2.333333 
dram[7]:  2.164835  2.083333  2.031915  2.110000  2.057692  2.242105  2.072165  2.142857  2.269231  2.289720  2.346939  2.476635  2.301075  2.553191  2.654321  2.416667 
dram[8]:  1.951456  2.229167  2.074074  2.157303  2.046296  2.102041  2.140000  2.099010  2.420000  2.266055  2.324324  2.436170  3.387755  2.290000  2.411111  2.539474 
dram[9]:  2.358025  1.952381  2.061856  2.000000  2.076190  2.065421  2.588235  2.225806  2.250000  2.333333  2.458333  2.522222  2.505155  2.629214  2.344086  2.632184 
dram[10]:  2.345238  2.064516  2.155555  2.009901  2.114583  2.220930  2.307692  2.237113  2.216216  2.422680  2.343434  2.489362  2.756757  2.360000  2.477273  2.370786 
average row locality = 38428/16925 = 2.270488
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       142       152       147       150       152       154       148       154       157       161       164       180       159       163       147       158 
dram[1]:       157       165       143       150       150       162       139       154       170       173       166       166       138       157       159       152 
dram[2]:       161       156       141       160       152       166       160       157       159       182       164       178       147       164       158       152 
dram[3]:       177       141       168       149       169       142       160       142       177       167       182       168       152       149       142       159 
dram[4]:       150       129       148       152       144       160       160       148       148       154       155       161       163       154       163       171 
dram[5]:       149       153       149       157       163       151       143       153       176       165       170       164       162       170       152       170 
dram[6]:       176       173       159       161       140       138       172       164       175       175       180       174       153       165       151       163 
dram[7]:       145       148       142       158       161       158       152       157       169       174       165       181       155       172       159       150 
dram[8]:       152       160       168       146       167       155       157       159       175       170       173       159       170       161       159       142 
dram[9]:       147       152       148       135       164       165       162       153       153       161       167       160       170       167       162       164 
dram[10]:       148       145       144       153       148       140       158       162       171       166       161       164       149       163       158       152 
total reads: 27847
bank skew: 182/129 = 1.41
chip skew: 2619/2460 = 1.06
number of total write accesses:
dram[0]:        48        57        53        52        55        56        53        55        62        72        69        88        60        69        55        57 
dram[1]:        58        54        48        52        49        54        52        53        81        81        68        75        53        65        56        62 
dram[2]:        51        50        45        58        53        55        58        48        73        83        66        77        57        69        52        50 
dram[3]:        60        49        53        48        54        50        52        57        89        62        82        75        55        59        54        57 
dram[4]:        50        42        46        45        58        54        59        56        69        64        62        71        59        64        59        64 
dram[5]:        47        46        50        50        57        54        50        49        75        71        73        76        72        62        49        60 
dram[6]:        57        61        51        54        54        51        60        54        84        79        80        76        54        68        56        61 
dram[7]:        52        52        49        53        53        55        49        53        67        71        65        84        59        68        56        53 
dram[8]:        49        54        56        46        54        51        57        53        67        77        85        70       162        68        58        51 
dram[9]:        44        53        52        47        54        56        58        54        72        70        69        67        73        67        56        65 
dram[10]:        49        47        50        50        55        51        52        55        75        69        71        70        55        73        60        59 
total reads: 10581
bank skew: 162/42 = 3.86
chip skew: 1058/922 = 1.15
average mf latency per bank:
dram[0]:       4871      3237      1592      1799      1684      2087      1792      2114      3031      2943      4002      3757      5950      5062      4804      4660
dram[1]:       3182      3169      2279      1592      1914      1842      1933      1770      2810      3167      5137      3830      5985      5229      4791      4726
dram[2]:       3284      3338      2818      1664      2674      1737      1707      2281      2813      2669      3933      3947      5640      5396      4706      6031
dram[3]:       4132      3487      1604      1554      2600      1921      1822      1787      2788      3750      3404      3691      6423      6612      5346      4955
dram[4]:       3417      4016      2907      1613      1651      1759      1706      1788      3041      3025      4727      3810      5319      5377      4795      4542
dram[5]:       3465      3545      1620      1724      2082      1766      2120      1836      2743      2815      3811      3618      4983      5532      5326      4770
dram[6]:       3093      3078      2323      2449      2355      1774      2280      1809      2630      2733      3466      3923      6281      5347      5241      5101
dram[7]:       3393      3443      1526      1836      1761      2084      2941      2150      2984      2822      4540      5166      5264      4697      5194      6511
dram[8]:       3125      2924      1626      1723      1665      2141      2179      1747      3015      2872      3583      3989     12208      4914      6196      5487
dram[9]:       3128      2962      1728      1674      1755      1649      1887      1771      3117      3994      4314      3893      4618      4822      4994      5786
dram[10]:       3223      3159      1662      2833      1973      1797      2141      1802      2995      3133      4185      3830      5324      4745      4877      4998
maximum mf latency per bank:
dram[0]:     230680     18205       560     52123       530     84262       502     73682     10608     27397     10680     73384    112927     13337     18334     18365
dram[1]:      18152     18163    128582       521     42733     31869     18179       492     39113     90833    248804     10689     13300     13318     18301     20137
dram[2]:      18149     18175    213550     32738     98251       490       496     89547     10607     32067     10648    112938     13306     79960     18268    230279
dram[3]:     257915     18198     10825      1036    193082     32575       491       556     31713    171042     10645     11297    157904    208804     18309     18339
dram[4]:      18159     25583    240381       476       538       539      3445       565     10603     10616    151099     10691     13300     13301     18277     18308
dram[5]:      18169     19090      6771       547     78590       524     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721    213540     69001       533     73658       512     10601     10618     10644     73470    143804    124249     28241     66251
dram[7]:      18158     18197      1444     67274       475     73585    219375     32761     10616     10646    137045    248157     13300     13316     20756    257910
dram[8]:      18166     18213       684       413       544     89441     32701       489     10633     10673     10670     10703    112958     13301    248288     18242
dram[9]:      18177     18204       529       494       541       522     32618       531     10643    230458    112944     10705     13300     13316     18328    180433
dram[10]:      18175     18207       537    258751     32574       439     75319       601     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2730060 n_nop=2715736 n_act=1544 n_pre=1528 n_req=3449 n_rd=9952 n_write=1300 bw_util=0.008243
n_activity=68463 dram_eff=0.3287
bk0: 568a 2725708i bk1: 608a 2725330i bk2: 588a 2725574i bk3: 600a 2725477i bk4: 608a 2725194i bk5: 616a 2724912i bk6: 592a 2724909i bk7: 616a 2724850i bk8: 628a 2725147i bk9: 644a 2724707i bk10: 656a 2724869i bk11: 720a 2723854i bk12: 636a 2725077i bk13: 652a 2724915i bk14: 588a 2725489i bk15: 632a 2725356i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0128594
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2730060 n_nop=2715703 n_act=1524 n_pre=1508 n_req=3462 n_rd=10004 n_write=1321 bw_util=0.008297
n_activity=68323 dram_eff=0.3315
bk0: 628a 2724935i bk1: 660a 2724846i bk2: 572a 2725780i bk3: 600a 2725218i bk4: 600a 2725831i bk5: 648a 2725215i bk6: 556a 2725861i bk7: 616a 2725077i bk8: 680a 2724432i bk9: 692a 2724504i bk10: 664a 2724784i bk11: 664a 2724951i bk12: 552a 2726232i bk13: 628a 2725502i bk14: 636a 2725579i bk15: 608a 2725273i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.0127484
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2730060 n_nop=2715539 n_act=1535 n_pre=1519 n_req=3502 n_rd=10228 n_write=1239 bw_util=0.008401
n_activity=68991 dram_eff=0.3324
bk0: 644a 2725227i bk1: 624a 2725435i bk2: 564a 2725693i bk3: 640a 2725232i bk4: 608a 2725505i bk5: 664a 2724817i bk6: 640a 2725099i bk7: 628a 2725420i bk8: 636a 2725191i bk9: 728a 2724137i bk10: 656a 2725121i bk11: 712a 2724264i bk12: 588a 2725772i bk13: 656a 2725204i bk14: 632a 2725379i bk15: 608a 2725716i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0125177
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2730060 n_nop=2715494 n_act=1566 n_pre=1550 n_req=3500 n_rd=10176 n_write=1274 bw_util=0.008388
n_activity=69841 dram_eff=0.3279
bk0: 708a 2724502i bk1: 564a 2725536i bk2: 672a 2725201i bk3: 596a 2725307i bk4: 676a 2724806i bk5: 568a 2725723i bk6: 640a 2725519i bk7: 568a 2725110i bk8: 708a 2724593i bk9: 668a 2724897i bk10: 728a 2724467i bk11: 672a 2724992i bk12: 608a 2725800i bk13: 596a 2725654i bk14: 568a 2726294i bk15: 636a 2725577i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.0128481
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2730060 n_nop=2716083 n_act=1482 n_pre=1466 n_req=3382 n_rd=9840 n_write=1189 bw_util=0.00808
n_activity=66453 dram_eff=0.3319
bk0: 600a 2725586i bk1: 516a 2726201i bk2: 592a 2725922i bk3: 608a 2725638i bk4: 576a 2725604i bk5: 640a 2725239i bk6: 640a 2725283i bk7: 592a 2725378i bk8: 592a 2725404i bk9: 616a 2725317i bk10: 620a 2725464i bk11: 644a 2725074i bk12: 652a 2725963i bk13: 616a 2725588i bk14: 652a 2725631i bk15: 684a 2724983i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.0105888
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2730060 n_nop=2715558 n_act=1540 n_pre=1524 n_req=3488 n_rd=10188 n_write=1250 bw_util=0.008379
n_activity=69582 dram_eff=0.3288
bk0: 596a 2725587i bk1: 612a 2725604i bk2: 596a 2725584i bk3: 628a 2725882i bk4: 652a 2725170i bk5: 604a 2725602i bk6: 572a 2725680i bk7: 612a 2725182i bk8: 704a 2724849i bk9: 660a 2725019i bk10: 680a 2725073i bk11: 656a 2724742i bk12: 648a 2725424i bk13: 680a 2725274i bk14: 608a 2726135i bk15: 680a 2725443i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.011754
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2730060 n_nop=2715001 n_act=1606 n_pre=1590 n_req=3619 n_rd=10476 n_write=1387 bw_util=0.008691
n_activity=71308 dram_eff=0.3327
bk0: 704a 2724715i bk1: 692a 2724403i bk2: 636a 2725438i bk3: 644a 2725044i bk4: 560a 2725860i bk5: 552a 2725593i bk6: 688a 2724554i bk7: 656a 2724982i bk8: 700a 2724420i bk9: 700a 2724398i bk10: 720a 2724215i bk11: 696a 2724508i bk12: 612a 2725618i bk13: 660a 2725358i bk14: 604a 2725612i bk15: 652a 2725034i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.0129385
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2730060 n_nop=2715570 n_act=1543 n_pre=1527 n_req=3485 n_rd=10184 n_write=1236 bw_util=0.008366
n_activity=68813 dram_eff=0.3319
bk0: 580a 2725486i bk1: 592a 2725500i bk2: 568a 2725729i bk3: 632a 2725591i bk4: 644a 2725336i bk5: 632a 2725454i bk6: 608a 2725575i bk7: 628a 2725310i bk8: 676a 2724838i bk9: 696a 2724705i bk10: 660a 2725198i bk11: 724a 2724376i bk12: 620a 2725320i bk13: 688a 2724877i bk14: 636a 2725585i bk15: 600a 2725697i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.0113653
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2730060 n_nop=2715234 n_act=1581 n_pre=1565 n_req=3631 n_rd=10292 n_write=1388 bw_util=0.008557
n_activity=69887 dram_eff=0.3343
bk0: 608a 2725140i bk1: 640a 2725146i bk2: 672a 2724875i bk3: 584a 2725470i bk4: 668a 2724777i bk5: 620a 2724953i bk6: 628a 2725081i bk7: 636a 2724737i bk8: 700a 2724580i bk9: 680a 2724380i bk10: 692a 2724518i bk11: 636a 2724949i bk12: 680a 2724629i bk13: 644a 2724841i bk14: 636a 2725350i bk15: 568a 2725704i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.0146118
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2730060 n_nop=2715669 n_act=1515 n_pre=1499 n_req=3487 n_rd=10120 n_write=1257 bw_util=0.008335
n_activity=68514 dram_eff=0.3321
bk0: 588a 2725615i bk1: 608a 2725001i bk2: 592a 2725467i bk3: 540a 2725647i bk4: 656a 2724685i bk5: 660a 2724614i bk6: 648a 2725277i bk7: 612a 2724834i bk8: 612a 2725037i bk9: 644a 2724569i bk10: 668a 2725189i bk11: 640a 2725265i bk12: 680a 2724955i bk13: 668a 2725392i bk14: 648a 2725563i bk15: 656a 2725023i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.0132909
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2730060 n_nop=2715924 n_act=1490 n_pre=1474 n_req=3423 n_rd=9928 n_write=1244 bw_util=0.008184
n_activity=67312 dram_eff=0.3319
bk0: 592a 2725945i bk1: 580a 2725751i bk2: 576a 2725698i bk3: 612a 2725002i bk4: 592a 2725535i bk5: 560a 2725644i bk6: 632a 2725590i bk7: 648a 2725385i bk8: 684a 2724577i bk9: 664a 2724980i bk10: 644a 2725197i bk11: 656a 2725212i bk12: 596a 2726097i bk13: 652a 2725122i bk14: 632a 2725765i bk15: 608a 2725416i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.0110093

========= L2 cache stats =========
L2_cache_bank[0]: Access = 17761, Miss = 1216, Miss_rate = 0.068, Pending_hits = 636, Reservation_fails = 1
L2_cache_bank[1]: Access = 17956, Miss = 1272, Miss_rate = 0.071, Pending_hits = 625, Reservation_fails = 1
L2_cache_bank[2]: Access = 17835, Miss = 1222, Miss_rate = 0.069, Pending_hits = 608, Reservation_fails = 0
L2_cache_bank[3]: Access = 17995, Miss = 1279, Miss_rate = 0.071, Pending_hits = 627, Reservation_fails = 2
L2_cache_bank[4]: Access = 17836, Miss = 1242, Miss_rate = 0.070, Pending_hits = 598, Reservation_fails = 0
L2_cache_bank[5]: Access = 18302, Miss = 1315, Miss_rate = 0.072, Pending_hits = 612, Reservation_fails = 0
L2_cache_bank[6]: Access = 18466, Miss = 1327, Miss_rate = 0.072, Pending_hits = 640, Reservation_fails = 5
L2_cache_bank[7]: Access = 17880, Miss = 1217, Miss_rate = 0.068, Pending_hits = 597, Reservation_fails = 0
L2_cache_bank[8]: Access = 17847, Miss = 1231, Miss_rate = 0.069, Pending_hits = 630, Reservation_fails = 4
L2_cache_bank[9]: Access = 17963, Miss = 1229, Miss_rate = 0.068, Pending_hits = 620, Reservation_fails = 1
L2_cache_bank[10]: Access = 18144, Miss = 1264, Miss_rate = 0.070, Pending_hits = 609, Reservation_fails = 0
L2_cache_bank[11]: Access = 18430, Miss = 1283, Miss_rate = 0.070, Pending_hits = 632, Reservation_fails = 1
L2_cache_bank[12]: Access = 18308, Miss = 1306, Miss_rate = 0.071, Pending_hits = 653, Reservation_fails = 1
L2_cache_bank[13]: Access = 18389, Miss = 1313, Miss_rate = 0.071, Pending_hits = 632, Reservation_fails = 1
L2_cache_bank[14]: Access = 18022, Miss = 1248, Miss_rate = 0.069, Pending_hits = 609, Reservation_fails = 0
L2_cache_bank[15]: Access = 18115, Miss = 1298, Miss_rate = 0.072, Pending_hits = 617, Reservation_fails = 1
L2_cache_bank[16]: Access = 31380, Miss = 1321, Miss_rate = 0.042, Pending_hits = 705, Reservation_fails = 1
L2_cache_bank[17]: Access = 17821, Miss = 1252, Miss_rate = 0.070, Pending_hits = 605, Reservation_fails = 1
L2_cache_bank[18]: Access = 18062, Miss = 1273, Miss_rate = 0.070, Pending_hits = 616, Reservation_fails = 1
L2_cache_bank[19]: Access = 17630, Miss = 1257, Miss_rate = 0.071, Pending_hits = 600, Reservation_fails = 5
L2_cache_bank[20]: Access = 17795, Miss = 1237, Miss_rate = 0.070, Pending_hits = 603, Reservation_fails = 1
L2_cache_bank[21]: Access = 18074, Miss = 1245, Miss_rate = 0.069, Pending_hits = 619, Reservation_fails = 0
L2_total_cache_accesses = 410011
L2_total_cache_misses = 27847
L2_total_cache_miss_rate = 0.0679
L2_total_cache_pending_hits = 13693
L2_total_cache_reservation_fails = 27
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 252020
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13016
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18956
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 116410
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 529
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8884
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 27
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 283992
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 125823
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.012
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=718670
icnt_total_pkts_simt_to_mem=535834
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 80.2621
	minimum = 6
	maximum = 832
Network latency average = 43.3398
	minimum = 6
	maximum = 587
Slowest packet = 744163
Flit latency average = 51.8413
	minimum = 6
	maximum = 586
Slowest flit = 1141026
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0540851
	minimum = 0.0425995 (at node 23)
	maximum = 0.317421 (at node 44)
Accepted packet rate average = 0.0540851
	minimum = 0.0425995 (at node 23)
	maximum = 0.317421 (at node 44)
Injected flit rate average = 0.0811276
	minimum = 0.0613474 (at node 46)
	maximum = 0.330044 (at node 44)
Accepted flit rate average= 0.0811276
	minimum = 0.05131 (at node 23)
	maximum = 0.622218 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.2026 (12 samples)
	minimum = 6 (12 samples)
	maximum = 209.917 (12 samples)
Network latency average = 14.6002 (12 samples)
	minimum = 6 (12 samples)
	maximum = 156.917 (12 samples)
Flit latency average = 15.4526 (12 samples)
	minimum = 6 (12 samples)
	maximum = 156.083 (12 samples)
Fragmentation average = 0.00041704 (12 samples)
	minimum = 0 (12 samples)
	maximum = 23.75 (12 samples)
Injected packet rate average = 0.0383241 (12 samples)
	minimum = 0.0305854 (12 samples)
	maximum = 0.0971444 (12 samples)
Accepted packet rate average = 0.0383241 (12 samples)
	minimum = 0.0305854 (12 samples)
	maximum = 0.0971444 (12 samples)
Injected flit rate average = 0.0580298 (12 samples)
	minimum = 0.0382092 (12 samples)
	maximum = 0.130342 (12 samples)
Accepted flit rate average = 0.0580298 (12 samples)
	minimum = 0.0454083 (12 samples)
	maximum = 0.171535 (12 samples)
Injected packet size average = 1.51419 (12 samples)
Accepted packet size average = 1.51419 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 21 min, 10 sec (1270 sec)
gpgpu_simulation_rate = 45500 (inst/sec)
gpgpu_simulation_rate = 3278 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 127160
gpu_sim_insn = 8878634
gpu_ipc =      69.8225
gpu_tot_sim_cycle = 4518348
gpu_tot_sim_insn = 66664698
gpu_tot_ipc =      14.7542
gpu_tot_issued_cta = 6643
max_total_param_size = 0
gpu_stall_dramfull = 532338
gpu_stall_icnt2sh    = 1994820
partiton_reqs_in_parallel = 2269988
partiton_reqs_in_parallel_total    = 32341134
partiton_level_parallism =      17.8514
partiton_level_parallism_total  =       7.6601
partiton_reqs_in_parallel_util = 2269988
partiton_reqs_in_parallel_util_total    = 32341134
gpu_sim_cycle_parition_util = 127160
gpu_tot_sim_cycle_parition_util    = 1470270
partiton_level_parallism_util =      17.8514
partiton_level_parallism_util_total  =      21.6668
partiton_replys_in_parallel = 863039
partiton_replys_in_parallel_total    = 410011
L2_BW  =     643.3020 GB/Sec
L2_BW_total  =      26.7055 GB/Sec
gpu_total_sim_rate=37706

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2428815
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0023
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 645904
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0028
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 644112
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2423319
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 645904
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2428815
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3338, 3514, 3068, 3346, 3002, 3343, 3034, 3077, 2977, 2636, 2942, 3305, 3396, 3565, 3299, 3565, 3522, 3140, 2962, 2593, 2988, 3427, 3287, 2749, 3309, 3240, 3403, 3257, 3061, 3198, 2944, 2846, 2274, 3026, 2983, 2525, 3092, 2511, 3295, 2865, 2539, 2888, 2549, 3158, 3061, 2881, 2735, 2625, 3282, 2527, 2592, 2778, 2448, 2742, 2834, 2724, 2973, 2837, 2130, 1987, 2923, 2157, 2673, 2849, 
gpgpu_n_tot_thrd_icount = 146538752
gpgpu_n_tot_w_icount = 4579336
gpgpu_n_stall_shd_mem = 3185294
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 873325
gpgpu_n_mem_write_global = 399529
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4402136
gpgpu_n_store_insn = 501133
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 20668928
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3168441
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 11967
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4698163	W0_Idle:62937682	W0_Scoreboard:13625877	W1:1194393	W2:561744	W3:361284	W4:219292	W5:124758	W6:57488	W7:22291	W8:8621	W9:1678	W10:348	W11:259	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2027180
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6986600 {8:873325,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15982664 {40:399508,72:8,136:13,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 45942184 {40:734240,72:36609,136:102476,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3196232 {8:399529,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1334 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 273 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 4518310 
mrq_lat_table:70264 	2033 	1876 	13678 	7949 	2427 	1616 	2155 	2826 	1280 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1041283 	209444 	9062 	5287 	2524 	723 	3161 	1341 	7 	28 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	286574 	48130 	411286 	227070 	162409 	117157 	7585 	3023 	2536 	2119 	618 	3166 	1314 	7 	28 	22 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	301909 	206012 	345792 	19447 	193 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	125257 	273706 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	811 	104 	7 	3 	6 	4 	16 	15 	8 	12 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        18        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        25        21        16        23        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        20        26        18        24        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        31        16        25        25        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        18        16        16        22        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        24        16        20        25        17        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        21        20        20        24        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        17        16        27        16        17        16        16 
dram[8]:        16        16        16        16        15        15        17        16        17        16        26        17        80        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        21        18        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        20        18        16        20        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    188368    184659    468563    198350    278201    431495    332834    513748    110400    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    202531    263728    219296    190218    127965    189457    246719    496733    190664    187976    212028    746041 
dram[2]:    428347    188360    260748    336633    184709    184714    266664    216360    115348    275627    201991    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    172398    306908    271712    301586    184663    187904    181522    293141    349571    195609    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    191572    387904    402845    267494    186436    216411    196814    265856    471366    160206 
dram[6]:    183490    307636    308929    191144    268224    329934    301590    233602    254644    387833    191601    251938    421221    363717    185687    289203 
dram[7]:    477618    183499    206112    190397    185119    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    191800    187356    211781    190313    188978    267354    114815    217263    198246    579987    584718    248614    164840    250109    278163    190408 
dram[9]:    194163    210163    135990    184165    335491    471074    291452    115643    516484    496384    107731    503333    188989    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    184683    246211    289556    276797    290418    193448    281505    172812    281056    473219    548809 
average row accesses per activate:
dram[0]:  1.793750  1.880000  1.765625  1.859016  1.989399  2.031746  1.925566  2.057348  1.915584  1.840841  1.958904  1.977124  1.901685  1.935657  1.875000  1.875691 
dram[1]:  1.728022  1.757925  1.743507  1.871711  2.024735  1.898305  1.957597  2.031915  1.913846  1.859813  1.950704  2.061434  1.955975  2.025478  1.901198  1.926901 
dram[2]:  1.829912  1.864078  1.845361  1.888158  1.953333  1.952830  1.961403  1.980198  2.030509  1.982143  1.927586  2.063291  1.887538  2.023952  1.825959  1.924471 
dram[3]:  1.878049  1.775168  1.790274  1.810811  1.937126  1.973333  2.024138  1.912621  2.036304  1.969582  1.954545  1.967213  1.909348  1.964602  1.900293  1.932353 
dram[4]:  1.783708  1.874598  1.818792  1.742424  2.139860  2.046263  1.879310  2.172161  2.031359  1.970803  1.837061  1.986254  2.043614  1.951807  1.894260  1.971609 
dram[5]:  1.864197  1.845902  1.753943  1.927835  1.946708  2.003484  1.919192  2.073684  1.971246  1.873333  1.986348  1.901235  1.974359  2.015674  1.861027  1.856397 
dram[6]:  1.906061  1.811634  1.824926  1.760736  1.880399  1.983165  1.939873  1.971698  2.057047  1.889590  1.990446  1.947368  1.906061  2.050296  1.877907  1.905983 
dram[7]:  1.891608  1.831832  1.800000  1.845161  1.916129  1.940625  1.953795  2.050360  1.896667  1.964630  1.930000  2.050505  1.920354  2.074766  1.895775  1.925926 
dram[8]:  1.830721  1.886792  1.788856  1.827119  1.870432  1.905724  2.134100  2.013029  2.048611  2.013937  1.966565  2.024911  2.327217  1.934328  1.845272  1.887931 
dram[9]:  1.879479  1.747126  1.845070  1.753571  1.976667  1.986928  2.191336  1.973856  2.058594  1.940789  2.023809  1.891525  2.005988  2.082803  1.861190  1.928994 
dram[10]:  1.842767  1.736842  1.880282  1.918089  1.925424  1.947020  2.183908  1.996785  1.842623  1.923077  2.060714  2.011278  1.993485  1.868946  1.982143  1.888579 
average row locality = 106133/55061 = 1.927553
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       417       426       416       424       410       460       430       426       413       435       409       417       467       486       445       464 
dram[1]:       447       445       409       422       420       413       402       419       434       413       398       422       424       440       447       453 
dram[2]:       445       418       403       434       428       448       419       437       414       409       406       453       433       473       437       447 
dram[3]:       450       398       442       405       466       428       426       425       426       384       431       423       462       455       446       457 
dram[4]:       451       417       407       432       433       429       400       420       407       394       417       416       451       440       448       445 
dram[5]:       437       418       419       422       446       414       419       431       435       398       407       422       463       455       434       484 
dram[6]:       463       473       445       423       410       418       450       460       427       425       441       428       445       472       447       460 
dram[7]:       397       431       435       418       437       454       425       425       416       434       412       429       460       454       469       431 
dram[8]:       427       442       446       419       421       411       407       448       425       409       440       401       463       450       452       444 
dram[9]:       427       437       396       375       433       446       443       437       377       412       425       402       459       448       462       444 
dram[10]:       430       432       403       430       422       417       424       452       397       432       413       380       424       449       448       465 
total reads: 75852
bank skew: 486/375 = 1.30
chip skew: 7087/6807 = 1.04
number of total write accesses:
dram[0]:       157       185       149       143       153       180       165       148       177       178       163       188       210       236       215       215 
dram[1]:       182       165       128       147       153       147       152       154       188       184       156       182       198       196       188       206 
dram[2]:       179       158       134       140       158       173       140       163       185       146       153       199       188       203       182       190 
dram[3]:       166       131       147       131       181       164       161       166       191       134       171       177       212       211       202       200 
dram[4]:       184       166       135       143       179       146       145       173       176       146       158       162       205       208       179       180 
dram[5]:       167       145       137       139       175       161       151       160       182       164       175       194       230       188       182       227 
dram[6]:       166       181       170       151       156       171       163       167       186       174       184       164       184       221       199       209 
dram[7]:       144       179       150       154       157       167       167       145       153       177       167       180       191       212       204       193 
dram[8]:       157       158       164       120       142       155       150       170       165       169       207       168       298       198       192       213 
dram[9]:       150       171       128       116       160       162       164       167       150       178       170       156       211       206       195       208 
dram[10]:       156       162       131       132       146       171       146       169       165       168       164       155       188       207       218       213 
total reads: 30281
bank skew: 298/116 = 2.57
chip skew: 2862/2685 = 1.07
average mf latency per bank:
dram[0]:       3663      2970      2683      2884      2999      2909      2896      3130      3362      3538      3934      3719      3595      3160      3105      3046
dram[1]:       2920      3053      2970      2573      2936      2900      3055      2888      3227      3426      4546      3612      3474      3462      3374      3184
dram[2]:       2944      3092      3072      2602      3144      2685      2968      3016      3419      3662      3824      3519      3537      3434      3270      3613
dram[3]:       3448      3324      2683      2770      2926      2854      2849      2938      3336      4105      3717      3708      3570      3669      3359      3275
dram[4]:       2917      3234      3328      2745      2781      3042      3188      2925      3499      3743      4117      3866      3421      3440      3452      3481
dram[5]:       3160      3313      2725      2710      3012      2918      3130      2883      3343      3486      3763      3510      3168      3595      3530      3119
dram[6]:       3134      3125      2854      3031      3071      2946      3124      3019      3337      3415      3492      4025      3746      3381      3371      3367
dram[7]:       3304      3068      2685      2750      2936      2911      3338      3157      3641      3216      4004      4266      3413      3321      3309      3790
dram[8]:       3128      3079      2520      2770      2861      3025      3142      2800      3484      3531      3310      3702      6685      3369      3690      3137
dram[9]:       2974      3055      2960      2976      2845      2726      2904      2860      3753      3816      3887      3781      3233      3305      3296      3607
dram[10]:       3277      3021      2876      3214      3094      2790      3142      2782      3611      3460      3884      3937      3428      3300      3150      3175
maximum mf latency per bank:
dram[0]:     230680     18736     18281     52123     18072     84262     11085     73682     15177     27397     15513     73384    112927     13337     18334     18365
dram[1]:      18683     18692    128582     16796     42733     31869     18179     14794     39113     90833    248804     15511     14711     14720     18442     20137
dram[2]:      18684     18175    213550     32738     98251     11297     14500     89547     15400     32067     14698    112938     15474     79960     18268    230279
dram[3]:     257915     18707     18255     18401    193082     32575      9337     14483     31713    171042     15546     15602    157904    208804     18460     18339
dram[4]:      18697     25583    240381     18327     18392     18458     18144     18152     19472     19778    151099     15576     13300     14769     18277     18308
dram[5]:      18687     19090     16286     18300     78590     15534     68354     18169     19443     11062     30159     15533     13300     85125     18268     18300
dram[6]:      18304     18745     77721    213540     69001     17957     73658     18236     19594     15799     15517     73470    143804    124249     28241     66251
dram[7]:      18275     18197     15660     67274     15595     73585    219375     32761     15879     10821    137045    248157     13300     17690     20756    257910
dram[8]:      18166     18706     18534     18490     18075     89441     32701     14998     15885     15797     15571     13858    112958     17584    248288     18242
dram[9]:      18177     18638     18545     18409     18069     18070     32618     14888     13323    230458    112944     15252     17554     13316     18328    180433
dram[10]:      18726     18731     18463    258751     32574     18143     75319     14915     19457     14980     85985     15523     15341     18416     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2966176 n_nop=2921702 n_act=5139 n_pre=5123 n_req=9807 n_rd=27780 n_write=6432 bw_util=0.02307
n_activity=184533 dram_eff=0.3708
bk0: 1668a 2946840i bk1: 1704a 2946510i bk2: 1664a 2946630i bk3: 1696a 2946037i bk4: 1640a 2946870i bk5: 1840a 2944528i bk6: 1720a 2945823i bk7: 1704a 2947635i bk8: 1652a 2946977i bk9: 1740a 2945495i bk10: 1636a 2947685i bk11: 1668a 2946622i bk12: 1868a 2943389i bk13: 1944a 2942219i bk14: 1780a 2943660i bk15: 1856a 2943166i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.171659
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2966176 n_nop=2922844 n_act=4997 n_pre=4981 n_req=9534 n_rd=27232 n_write=6122 bw_util=0.02249
n_activity=182721 dram_eff=0.3651
bk0: 1788a 2945007i bk1: 1780a 2945469i bk2: 1636a 2948995i bk3: 1688a 2946579i bk4: 1680a 2947799i bk5: 1652a 2946882i bk6: 1608a 2947880i bk7: 1676a 2946355i bk8: 1736a 2945765i bk9: 1652a 2946769i bk10: 1592a 2950027i bk11: 1688a 2947548i bk12: 1696a 2946195i bk13: 1760a 2945403i bk14: 1788a 2945474i bk15: 1812a 2943844i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.162866
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2966176 n_nop=2922694 n_act=4965 n_pre=4949 n_req=9595 n_rd=27616 n_write=5952 bw_util=0.02263
n_activity=181107 dram_eff=0.3707
bk0: 1780a 2944533i bk1: 1672a 2945887i bk2: 1612a 2947456i bk3: 1736a 2946532i bk4: 1712a 2945980i bk5: 1792a 2944781i bk6: 1676a 2947675i bk7: 1748a 2945572i bk8: 1656a 2947091i bk9: 1636a 2948324i bk10: 1624a 2948229i bk11: 1812a 2945398i bk12: 1732a 2945936i bk13: 1892a 2944050i bk14: 1748a 2944656i bk15: 1788a 2944854i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.165361
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2966176 n_nop=2922319 n_act=5036 n_pre=5020 n_req=9669 n_rd=27696 n_write=6105 bw_util=0.02279
n_activity=184635 dram_eff=0.3661
bk0: 1800a 2946236i bk1: 1592a 2947077i bk2: 1768a 2946244i bk3: 1620a 2947934i bk4: 1864a 2945117i bk5: 1712a 2946084i bk6: 1704a 2947019i bk7: 1700a 2945880i bk8: 1704a 2945754i bk9: 1536a 2951279i bk10: 1724a 2948839i bk11: 1692a 2947820i bk12: 1848a 2943570i bk13: 1820a 2944648i bk14: 1784a 2944935i bk15: 1828a 2944390i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.169422
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2966176 n_nop=2923248 n_act=4891 n_pre=4875 n_req=9492 n_rd=27228 n_write=5934 bw_util=0.02236
n_activity=181504 dram_eff=0.3654
bk0: 1804a 2945334i bk1: 1668a 2947255i bk2: 1628a 2948627i bk3: 1728a 2947443i bk4: 1732a 2945845i bk5: 1716a 2946554i bk6: 1600a 2947229i bk7: 1680a 2946362i bk8: 1628a 2948198i bk9: 1576a 2949993i bk10: 1668a 2947585i bk11: 1664a 2948933i bk12: 1804a 2945951i bk13: 1760a 2944935i bk14: 1792a 2945705i bk15: 1780a 2945783i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.163534
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2966176 n_nop=2922292 n_act=5039 n_pre=5023 n_req=9681 n_rd=27616 n_write=6206 bw_util=0.02281
n_activity=183700 dram_eff=0.3682
bk0: 1748a 2946577i bk1: 1672a 2948117i bk2: 1676a 2948884i bk3: 1688a 2948935i bk4: 1784a 2945576i bk5: 1656a 2947752i bk6: 1676a 2946765i bk7: 1724a 2946104i bk8: 1740a 2945700i bk9: 1592a 2949029i bk10: 1628a 2947757i bk11: 1688a 2946162i bk12: 1852a 2944511i bk13: 1820a 2945531i bk14: 1736a 2946249i bk15: 1936a 2942789i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.156352
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2966176 n_nop=2921088 n_act=5182 n_pre=5166 n_req=9933 n_rd=28348 n_write=6392 bw_util=0.02342
n_activity=187500 dram_eff=0.3706
bk0: 1852a 2946812i bk1: 1892a 2944694i bk2: 1780a 2946603i bk3: 1692a 2947230i bk4: 1640a 2947745i bk5: 1672a 2945976i bk6: 1800a 2945399i bk7: 1840a 2944941i bk8: 1708a 2947579i bk9: 1700a 2946500i bk10: 1764a 2946450i bk11: 1712a 2946053i bk12: 1780a 2945484i bk13: 1888a 2944471i bk14: 1788a 2944295i bk15: 1840a 2943322i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.166553
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2966176 n_nop=2922330 n_act=5012 n_pre=4996 n_req=9667 n_rd=27708 n_write=6130 bw_util=0.02282
n_activity=183993 dram_eff=0.3678
bk0: 1588a 2948519i bk1: 1724a 2946435i bk2: 1740a 2947397i bk3: 1672a 2947034i bk4: 1748a 2946238i bk5: 1816a 2945398i bk6: 1700a 2945723i bk7: 1700a 2946362i bk8: 1664a 2947102i bk9: 1736a 2947083i bk10: 1648a 2946737i bk11: 1716a 2945739i bk12: 1840a 2944769i bk13: 1816a 2944330i bk14: 1876a 2943071i bk15: 1724a 2944262i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.176575
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2966176 n_nop=2922417 n_act=4983 n_pre=4967 n_req=9731 n_rd=27620 n_write=6189 bw_util=0.0228
n_activity=183064 dram_eff=0.3694
bk0: 1708a 2948011i bk1: 1768a 2948178i bk2: 1784a 2945947i bk3: 1676a 2948910i bk4: 1684a 2946942i bk5: 1644a 2946927i bk6: 1628a 2947470i bk7: 1792a 2945675i bk8: 1700a 2947373i bk9: 1636a 2949300i bk10: 1760a 2945884i bk11: 1604a 2947399i bk12: 1852a 2944670i bk13: 1800a 2944635i bk14: 1808a 2945096i bk15: 1776a 2944563i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.156314
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2966176 n_nop=2923155 n_act=4896 n_pre=4880 n_req=9515 n_rd=27292 n_write=5953 bw_util=0.02242
n_activity=180869 dram_eff=0.3676
bk0: 1708a 2947762i bk1: 1748a 2945646i bk2: 1584a 2949210i bk3: 1500a 2948551i bk4: 1732a 2946016i bk5: 1784a 2945693i bk6: 1772a 2946481i bk7: 1748a 2945897i bk8: 1508a 2948005i bk9: 1648a 2946264i bk10: 1700a 2947891i bk11: 1608a 2947024i bk12: 1836a 2944820i bk13: 1792a 2944903i bk14: 1848a 2944976i bk15: 1776a 2943822i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.158942
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2966176 n_nop=2923085 n_act=4922 n_pre=4906 n_req=9509 n_rd=27272 n_write=5991 bw_util=0.02243
n_activity=180627 dram_eff=0.3683
bk0: 1720a 2947266i bk1: 1728a 2945839i bk2: 1612a 2947494i bk3: 1720a 2946596i bk4: 1688a 2947752i bk5: 1668a 2945772i bk6: 1696a 2948049i bk7: 1808a 2945432i bk8: 1588a 2947596i bk9: 1728a 2947753i bk10: 1652a 2949137i bk11: 1520a 2950129i bk12: 1696a 2946439i bk13: 1796a 2944435i bk14: 1792a 2944992i bk15: 1860a 2943708i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.163454

========= L2 cache stats =========
L2_cache_bank[0]: Access = 56962, Miss = 3407, Miss_rate = 0.060, Pending_hits = 719, Reservation_fails = 3
L2_cache_bank[1]: Access = 57563, Miss = 3538, Miss_rate = 0.061, Pending_hits = 704, Reservation_fails = 2
L2_cache_bank[2]: Access = 56961, Miss = 3381, Miss_rate = 0.059, Pending_hits = 690, Reservation_fails = 1
L2_cache_bank[3]: Access = 57114, Miss = 3427, Miss_rate = 0.060, Pending_hits = 712, Reservation_fails = 5
L2_cache_bank[4]: Access = 56785, Miss = 3385, Miss_rate = 0.060, Pending_hits = 681, Reservation_fails = 0
L2_cache_bank[5]: Access = 57687, Miss = 3519, Miss_rate = 0.061, Pending_hits = 700, Reservation_fails = 3
L2_cache_bank[6]: Access = 57935, Miss = 3549, Miss_rate = 0.061, Pending_hits = 725, Reservation_fails = 7
L2_cache_bank[7]: Access = 57130, Miss = 3375, Miss_rate = 0.059, Pending_hits = 682, Reservation_fails = 1
L2_cache_bank[8]: Access = 57418, Miss = 3414, Miss_rate = 0.059, Pending_hits = 717, Reservation_fails = 5
L2_cache_bank[9]: Access = 57604, Miss = 3393, Miss_rate = 0.059, Pending_hits = 702, Reservation_fails = 2
L2_cache_bank[10]: Access = 57578, Miss = 3460, Miss_rate = 0.060, Pending_hits = 688, Reservation_fails = 2
L2_cache_bank[11]: Access = 57727, Miss = 3444, Miss_rate = 0.060, Pending_hits = 713, Reservation_fails = 3
L2_cache_bank[12]: Access = 57590, Miss = 3528, Miss_rate = 0.061, Pending_hits = 733, Reservation_fails = 2
L2_cache_bank[13]: Access = 58054, Miss = 3559, Miss_rate = 0.061, Pending_hits = 708, Reservation_fails = 5
L2_cache_bank[14]: Access = 57323, Miss = 3451, Miss_rate = 0.060, Pending_hits = 693, Reservation_fails = 1
L2_cache_bank[15]: Access = 57214, Miss = 3476, Miss_rate = 0.061, Pending_hits = 697, Reservation_fails = 5
L2_cache_bank[16]: Access = 70240, Miss = 3481, Miss_rate = 0.050, Pending_hits = 780, Reservation_fails = 4
L2_cache_bank[17]: Access = 56879, Miss = 3424, Miss_rate = 0.060, Pending_hits = 684, Reservation_fails = 4
L2_cache_bank[18]: Access = 56869, Miss = 3422, Miss_rate = 0.060, Pending_hits = 694, Reservation_fails = 2
L2_cache_bank[19]: Access = 56598, Miss = 3401, Miss_rate = 0.060, Pending_hits = 677, Reservation_fails = 9
L2_cache_bank[20]: Access = 56661, Miss = 3361, Miss_rate = 0.059, Pending_hits = 686, Reservation_fails = 6
L2_cache_bank[21]: Access = 57158, Miss = 3457, Miss_rate = 0.060, Pending_hits = 707, Reservation_fails = 5
L2_total_cache_accesses = 1273050
L2_total_cache_misses = 75852
L2_total_cache_miss_rate = 0.0596
L2_total_cache_pending_hits = 15492
L2_total_cache_reservation_fails = 77
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 800045
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 14602
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58678
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 381620
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 742
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17167
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 74
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 873325
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 399529
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.044
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=2491140
icnt_total_pkts_simt_to_mem=1672626
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 64.9351
	minimum = 6
	maximum = 1440
Network latency average = 35.6768
	minimum = 6
	maximum = 1432
Slowest packet = 838712
Flit latency average = 30.2104
	minimum = 6
	maximum = 1432
Slowest flit = 1286939
Fragmentation average = 0.0602777
	minimum = 0
	maximum = 466
Injected packet rate average = 0.135742
	minimum = 0.115741 (at node 26)
	maximum = 0.155966 (at node 41)
Accepted packet rate average = 0.135742
	minimum = 0.115741 (at node 26)
	maximum = 0.155966 (at node 41)
Injected flit rate average = 0.228789
	minimum = 0.152195 (at node 26)
	maximum = 0.323662 (at node 37)
Accepted flit rate average= 0.228789
	minimum = 0.200882 (at node 46)
	maximum = 0.26045 (at node 3)
Injected packet length average = 1.68548
Accepted packet length average = 1.68548
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.5667 (13 samples)
	minimum = 6 (13 samples)
	maximum = 304.538 (13 samples)
Network latency average = 16.2215 (13 samples)
	minimum = 6 (13 samples)
	maximum = 255 (13 samples)
Flit latency average = 16.5878 (13 samples)
	minimum = 6 (13 samples)
	maximum = 254.231 (13 samples)
Fragmentation average = 0.00502171 (13 samples)
	minimum = 0 (13 samples)
	maximum = 57.7692 (13 samples)
Injected packet rate average = 0.0458177 (13 samples)
	minimum = 0.0371358 (13 samples)
	maximum = 0.101669 (13 samples)
Accepted packet rate average = 0.0458177 (13 samples)
	minimum = 0.0371358 (13 samples)
	maximum = 0.101669 (13 samples)
Injected flit rate average = 0.0711651 (13 samples)
	minimum = 0.0469774 (13 samples)
	maximum = 0.145212 (13 samples)
Accepted flit rate average = 0.0711651 (13 samples)
	minimum = 0.0573679 (13 samples)
	maximum = 0.178375 (13 samples)
Injected packet size average = 1.55322 (13 samples)
Accepted packet size average = 1.55322 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 29 min, 28 sec (1768 sec)
gpgpu_simulation_rate = 37706 (inst/sec)
gpgpu_simulation_rate = 2555 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 15247
gpu_sim_insn = 5472444
gpu_ipc =     358.9194
gpu_tot_sim_cycle = 4755745
gpu_tot_sim_insn = 72137142
gpu_tot_ipc =      15.1684
gpu_tot_issued_cta = 7154
max_total_param_size = 0
gpu_stall_dramfull = 532493
gpu_stall_icnt2sh    = 1995034
partiton_reqs_in_parallel = 335279
partiton_reqs_in_parallel_total    = 34611122
partiton_level_parallism =      21.9898
partiton_level_parallism_total  =       7.3482
partiton_reqs_in_parallel_util = 335279
partiton_reqs_in_parallel_util_total    = 34611122
gpu_sim_cycle_parition_util = 15247
gpu_tot_sim_cycle_parition_util    = 1597430
partiton_level_parallism_util =      21.9898
partiton_level_parallism_util_total  =      21.6698
partiton_replys_in_parallel = 40855
partiton_replys_in_parallel_total    = 1273050
L2_BW  =     253.9779 GB/Sec
L2_BW_total  =      26.1867 GB/Sec
gpu_total_sim_rate=39635

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2551415
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0022
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 686784
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0026
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 684992
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2545919
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 686784
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2551415
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3518, 3694, 3248, 3526, 3182, 3523, 3214, 3257, 3157, 2816, 3122, 3485, 3576, 3745, 3479, 3745, 3702, 3320, 3142, 2773, 3168, 3607, 3467, 2929, 3489, 3420, 3583, 3437, 3241, 3378, 3124, 3026, 2454, 3206, 3163, 2705, 3272, 2691, 3475, 3045, 2719, 3068, 2729, 3338, 3241, 3061, 2915, 2805, 3426, 2671, 2736, 2922, 2592, 2886, 2978, 2868, 3117, 2981, 2274, 2131, 3067, 2301, 2817, 2993, 
gpgpu_n_tot_thrd_icount = 154123360
gpgpu_n_tot_w_icount = 4816355
gpgpu_n_stall_shd_mem = 3492474
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 881496
gpgpu_n_mem_write_global = 432213
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4663580
gpgpu_n_store_insn = 911389
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 21977088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3475402
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 12186
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5215505	W0_Idle:63009817	W0_Scoreboard:13688200	W1:1194393	W2:561755	W3:361284	W4:219353	W5:124978	W6:58203	W7:24007	W8:12163	W9:7068	W10:9247	W11:11094	W12:13211	W13:13244	W14:11165	W15:8140	W16:5720	W17:3630	W18:1991	W19:891	W20:308	W21:110	W22:66	W23:22	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2174312
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7051968 {8:881496,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17290024 {40:432192,72:8,136:13,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 46269024 {40:742411,72:36609,136:102476,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3457704 {8:432213,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1334 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 271 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 4755744 
mrq_lat_table:73474 	2089 	2084 	14409 	8226 	2568 	1821 	2355 	2839 	1280 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1075557 	215937 	9131 	5306 	2524 	723 	3161 	1341 	7 	28 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	290181 	49646 	412731 	235073 	184443 	121093 	7867 	3043 	2548 	2119 	618 	3166 	1314 	7 	28 	22 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	309240 	206841 	345803 	19447 	193 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	125257 	306390 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	841 	105 	7 	3 	6 	4 	16 	15 	8 	12 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        30        30        18        16        16        16        18        26 
dram[1]:        16        20        16        16        16        16        17        16        30        21        16        43        16        16        29        16 
dram[2]:        16        18        16        16        16        16        16        16        30        30        18        24        16        16        43        16 
dram[3]:        16        16        16        16        17        16        16        16        32        24        25        25        16        17        16        16 
dram[4]:        16        17        16        16        16        16        16        16        18        31        16        42        16        16        16        16 
dram[5]:        35        16        16        16        16        16        16        16        30        16        20        44        17        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        30        30        20        27        16        16        42        16 
dram[7]:        27        16        16        16        16        15        16        16        30        17        16        27        16        29        16        16 
dram[8]:        39        16        16        16        15        15        17        16        30        30        36        17        87        16        16        16 
dram[9]:        16        23        16        16        15        15        16        16        35        28        28        44        35        27        16        26 
dram[10]:        30        16        16        16        17        16        16        16        33        24        16        20        16        18        16        26 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    188368    184659    468563    198350    278201    431495    332834    513748    110400    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    202531    263728    219296    190218    127965    189457    246719    496733    190664    187976    212028    746041 
dram[2]:    428347    188360    260748    336633    184709    184714    266664    216360    115348    275627    201991    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    172398    306908    271712    301586    184663    187904    181522    293141    349571    195609    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    191572    387904    402845    267494    186436    216411    196814    265856    471366    160206 
dram[6]:    183490    307636    308929    191144    268224    329934    301590    233602    254644    387833    191601    251938    421221    363717    185687    289203 
dram[7]:    477618    183499    206112    190397    185119    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    191800    187356    211781    190313    188978    267354    114815    217263    198246    579987    584718    248614    164840    250109    278163    190408 
dram[9]:    194163    210163    135990    184165    335491    471074    291452    115643    516484    496384    107731    503333    188989    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    184683    246211    289556    276797    290418    193448    281505    172812    281056    473219    548809 
average row accesses per activate:
dram[0]:  1.915888  2.012308  1.806854  1.899351  1.992933  2.034921  1.919614  2.057348  2.003226  1.914201  2.098976  2.110749  2.022409  2.045455  1.977591  1.983562 
dram[1]:  1.830137  1.882857  1.764516  1.912052  2.021127  1.898305  1.957597  2.031915  1.993902  1.947205  2.087108  2.196610  2.090909  2.158730  2.020772  2.049563 
dram[2]:  1.944444  1.955696  1.860544  1.901639  1.953333  1.946875  1.961403  1.980198  2.127946  2.078014  2.075601  2.192429  2.012121  2.139466  1.944282  2.051205 
dram[3]:  2.012158  1.893333  1.833333  1.898990  1.934328  1.976667  2.020618  1.912621  2.131579  2.059925  2.086817  2.100649  2.019663  2.084795  2.032164  2.061584 
dram[4]:  1.896648  1.977848  1.860000  1.773134  2.139860  2.046263  1.879725  2.172161  2.125000  2.076364  1.968153  2.119454  2.180124  2.078078  2.033133  2.103774 
dram[5]:  1.984710  1.977124  1.830189  1.982877  1.946708  2.000000  1.916107  2.069930  2.057143  1.973333  2.121622  2.027607  2.099432  2.127329  1.993976  1.968750 
dram[6]:  2.039275  1.919889  1.834319  1.775076  1.880795  1.979866  1.943038  1.965625  2.150000  1.974922  2.104101  2.058252  2.036254  2.171092  1.991354  2.025568 
dram[7]:  2.024306  1.943620  1.835366  1.890675  1.916399  1.940625  1.953795  2.050360  1.983498  2.054487  2.066445  2.194631  2.026471  2.191358  2.002809  2.048930 
dram[8]:  1.947205  2.000000  1.830409  1.850000  1.870432  1.905724  2.129771  2.009740  2.136986  2.107266  2.078078  2.170213  2.694864  2.053254  1.954286  2.002865 
dram[9]:  2.006431  1.855114  1.878049  1.798587  1.976667  1.990196  2.182796  1.973856  2.186770  2.039216  2.136667  2.030303  2.115044  2.193146  1.983051  2.043988 
dram[10]:  1.971963  1.845930  1.887324  1.945946  1.925424  1.943894  2.183908  1.993590  1.941368  2.009494  2.213523  2.168539  2.133117  1.971910  2.115727  2.000000 
average row locality = 111174/55367 = 2.007947
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       432       441       421       429       410       460       430       426       423       445       425       433       483       502       461       480 
dram[1]:       462       461       412       427       420       413       402       419       444       423       414       438       440       456       463       469 
dram[2]:       459       432       406       436       428       448       419       437       424       419       422       469       449       489       453       463 
dram[3]:       466       412       447       413       466       428       426       425       436       394       447       439       478       471       462       473 
dram[4]:       466       431       412       437       433       429       400       420       417       404       433       432       467       456       464       461 
dram[5]:       452       433       426       427       446       414       419       431       445       408       423       438       479       471       450       500 
dram[6]:       479       489       447       427       410       418       450       460       437       435       457       444       461       488       463       476 
dram[7]:       413       446       440       423       437       454       425       425       426       444       428       445       476       470       485       447 
dram[8]:       443       456       452       423       421       411       407       448       435       419       456       417       480       466       468       460 
dram[9]:       443       452       401       380       433       446       443       437       388       423       441       418       475       464       478       460 
dram[10]:       445       447       404       434       422       417       424       452       408       443       429       396       440       465       464       481 
total reads: 77564
bank skew: 502/380 = 1.32
chip skew: 7241/6962 = 1.04
number of total write accesses:
dram[0]:       183       213       159       156       154       181       167       148       198       202       190       215       239       263       245       244 
dram[1]:       206       198       135       160       154       147       152       154       210       204       185       210       227       224       218       234 
dram[2]:       206       186       141       144       158       175       140       163       208       167       182       226       215       232       210       218 
dram[3]:       196       156       158       151       182       165       162       166       212       156       202       208       241       242       233       230 
dram[4]:       213       194       146       157       179       146       147       173       195       167       185       189       235       236       211       208 
dram[5]:       197       172       156       152       175       162       152       161       203       184       205       223       260       214       212       256 
dram[6]:       196       206       173       157       158       172       164       169       208       195       210       192       213       248       228       237 
dram[7]:       170       209       162       165       159       167       167       145       175       197       194       209       213       240       228       223 
dram[8]:       184       182       174       132       142       155       151       171       189       190       236       195       412       228       216       239 
dram[9]:       181       201       138       129       160       163       166       167       174       201       200       185       242       240       224       237 
dram[10]:       188       188       132       142       146       172       146       170       188       192       193       183       217       237       249       243 
total reads: 33610
bank skew: 412/129 = 3.19
chip skew: 3196/2971 = 1.08
average mf latency per bank:
dram[0]:       3467      2820      2658      2839      3052      2957      2947      3196      3272      3426      3741      3549      3427      3036      2958      2911
dram[1]:       2792      2869      2961      2536      2990      2959      3120      2952      3144      3340      4288      3443      3301      3298      3205      3043
dram[2]:       2805      2929      3059      2618      3200      2729      3034      3077      3318      3551      3621      3373      3371      3275      3113      3438
dram[3]:       3252      3145      2654      2678      2973      2906      2906      3000      3251      3955      3525      3516      3410      3491      3191      3119
dram[4]:       2770      3063      3278      2700      2834      3098      3243      2988      3412      3625      3911      3680      3261      3283      3266      3312
dram[5]:       2984      3131      2647      2669      3065      2970      3188      2939      3259      3392      3568      3347      3028      3435      3344      2986
dram[6]:       2964      2984      2873      3024      3117      2996      3179      3069      3247      3325      3348      3828      3561      3242      3210      3217
dram[7]:       3118      2905      2654      2723      2985      2964      3404      3223      3532      3143      3815      4055      3289      3176      3185      3595
dram[8]:       2971      2947      2508      2743      2931      3090      3219      2866      3391      3444      3184      3537      7877      3217      3547      3014
dram[9]:       2800      2894      2926      2925      2904      2778      2960      2927      3616      3693      3691      3584      3084      3131      3144      3431
dram[10]:       3084      2873      2915      3182      3157      2844      3211      2839      3494      3348      3691      3727      3256      3142      2996      3026
maximum mf latency per bank:
dram[0]:     230680     18736     18281     52123     18072     84262     11085     73682     15177     27397     15513     73384    112927     13337     18334     18365
dram[1]:      18683     18692    128582     16796     42733     31869     18179     14794     39113     90833    248804     15511     14711     14720     18442     20137
dram[2]:      18684     18175    213550     32738     98251     11297     14500     89547     15400     32067     14698    112938     15474     79960     18268    230279
dram[3]:     257915     18707     18255     18401    193082     32575      9337     14483     31713    171042     15546     15602    157904    208804     18460     18339
dram[4]:      18697     25583    240381     18327     18392     18458     18144     18152     19472     19778    151099     15576     13300     14769     18277     18308
dram[5]:      18687     19090     16286     18300     78590     15534     68354     18169     19443     11062     30159     15533     13300     85125     18268     18300
dram[6]:      18304     18745     77721    213540     69001     17957     73658     18236     19594     15799     15517     73470    143804    124249     28241     66251
dram[7]:      18275     18197     15660     67274     15595     73585    219375     32761     15879     10821    137045    248157     13300     17690     20756    257910
dram[8]:      18166     18706     18534     18490     18075     89441     32701     14998     15885     15797     15571     13858    112958     17584    248288     18242
dram[9]:      18177     18638     18545     18409     18069     18070     32618     14888     13323    230458    112944     15252     17554     13316     18328    180433
dram[10]:      18726     18731     18463    258751     32574     18143     75319     14915     19457     14980     85985     15523     15341     18416     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2994486 n_nop=2948996 n_act=5165 n_pre=5149 n_req=10258 n_rd=28404 n_write=6772 bw_util=0.02349
n_activity=190143 dram_eff=0.37
bk0: 1728a 2974764i bk1: 1764a 2974405i bk2: 1684a 2974804i bk3: 1716a 2974164i bk4: 1640a 2975166i bk5: 1840a 2972827i bk6: 1720a 2974061i bk7: 1704a 2975947i bk8: 1692a 2974844i bk9: 1780a 2973220i bk10: 1700a 2975469i bk11: 1732a 2974387i bk12: 1932a 2971236i bk13: 2008a 2970111i bk14: 1844a 2971320i bk15: 1920a 2970890i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.173386
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2994486 n_nop=2950144 n_act=5022 n_pre=5006 n_req=9981 n_rd=27852 n_write=6462 bw_util=0.02292
n_activity=188234 dram_eff=0.3646
bk0: 1848a 2972914i bk1: 1844a 2973182i bk2: 1648a 2977156i bk3: 1708a 2974629i bk4: 1680a 2976066i bk5: 1652a 2975187i bk6: 1608a 2976190i bk7: 1676a 2974669i bk8: 1776a 2973556i bk9: 1692a 2974573i bk10: 1656a 2977721i bk11: 1752a 2975289i bk12: 1760a 2974067i bk13: 1824a 2973278i bk14: 1852a 2973297i bk15: 1876a 2971710i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.165768
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2994486 n_nop=2950029 n_act=4992 n_pre=4976 n_req=10024 n_rd=28212 n_write=6277 bw_util=0.02304
n_activity=186298 dram_eff=0.3703
bk0: 1836a 2972408i bk1: 1728a 2973629i bk2: 1624a 2975602i bk3: 1744a 2974756i bk4: 1712a 2974282i bk5: 1792a 2972996i bk6: 1676a 2975980i bk7: 1748a 2973879i bk8: 1696a 2974920i bk9: 1676a 2976141i bk10: 1688a 2975921i bk11: 1876a 2973223i bk12: 1796a 2973742i bk13: 1956a 2971849i bk14: 1812a 2972541i bk15: 1852a 2972723i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.167674
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2994486 n_nop=2949572 n_act=5062 n_pre=5046 n_req=10143 n_rd=28332 n_write=6474 bw_util=0.02325
n_activity=190220 dram_eff=0.366
bk0: 1864a 2974022i bk1: 1648a 2974848i bk2: 1788a 2974364i bk3: 1652a 2975931i bk4: 1864a 2973390i bk5: 1712a 2974387i bk6: 1704a 2975279i bk7: 1700a 2974192i bk8: 1744a 2973617i bk9: 1576a 2979032i bk10: 1788a 2976512i bk11: 1756a 2975537i bk12: 1912a 2971355i bk13: 1884a 2972470i bk14: 1848a 2972734i bk15: 1892a 2972195i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.172039
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2994486 n_nop=2950552 n_act=4915 n_pre=4899 n_req=9943 n_rd=27848 n_write=6272 bw_util=0.02279
n_activity=186872 dram_eff=0.3652
bk0: 1864a 2973144i bk1: 1724a 2975004i bk2: 1648a 2976744i bk3: 1748a 2975420i bk4: 1732a 2974143i bk5: 1716a 2974859i bk6: 1600a 2975496i bk7: 1680a 2974672i bk8: 1668a 2976092i bk9: 1616a 2977814i bk10: 1732a 2975396i bk11: 1728a 2976718i bk12: 1868a 2973749i bk13: 1824a 2972759i bk14: 1856a 2973516i bk15: 1844a 2973579i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.165596
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2994486 n_nop=2949562 n_act=5061 n_pre=5045 n_req=10146 n_rd=28248 n_write=6570 bw_util=0.02325
n_activity=189222 dram_eff=0.368
bk0: 1808a 2974374i bk1: 1732a 2975992i bk2: 1704a 2976971i bk3: 1708a 2977078i bk4: 1784a 2973886i bk5: 1656a 2976027i bk6: 1676a 2975022i bk7: 1724a 2974371i bk8: 1780a 2973518i bk9: 1632a 2976899i bk10: 1692a 2975396i bk11: 1752a 2973903i bk12: 1916a 2972400i bk13: 1884a 2973386i bk14: 1800a 2974046i bk15: 2000a 2970616i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.158807
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2994486 n_nop=2948404 n_act=5210 n_pre=5194 n_req=10367 n_rd=28964 n_write=6714 bw_util=0.02383
n_activity=192744 dram_eff=0.3702
bk0: 1916a 2974614i bk1: 1956a 2972508i bk2: 1788a 2974831i bk3: 1708a 2975388i bk4: 1640a 2976013i bk5: 1672a 2974258i bk6: 1800a 2973704i bk7: 1840a 2973169i bk8: 1748a 2975440i bk9: 1740a 2974311i bk10: 1828a 2974215i bk11: 1776a 2973804i bk12: 1844a 2973338i bk13: 1952a 2972309i bk14: 1852a 2972027i bk15: 1904a 2971156i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.168735
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2994486 n_nop=2949631 n_act=5037 n_pre=5021 n_req=10107 n_rd=28336 n_write=6461 bw_util=0.02324
n_activity=189364 dram_eff=0.3675
bk0: 1652a 2976351i bk1: 1784a 2974146i bk2: 1760a 2975444i bk3: 1692a 2975127i bk4: 1748a 2974491i bk5: 1816a 2973701i bk6: 1700a 2974029i bk7: 1700a 2974675i bk8: 1704a 2974874i bk9: 1776a 2974907i bk10: 1712a 2974524i bk11: 1780a 2973487i bk12: 1904a 2972743i bk13: 1880a 2972147i bk14: 1940a 2970987i bk15: 1788a 2972045i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.179352
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2994486 n_nop=2949605 n_act=5015 n_pre=4999 n_req=10258 n_rd=28248 n_write=6619 bw_util=0.02329
n_activity=189152 dram_eff=0.3687
bk0: 1772a 2975854i bk1: 1824a 2976082i bk2: 1808a 2974119i bk3: 1692a 2976966i bk4: 1684a 2975246i bk5: 1644a 2975234i bk6: 1628a 2975748i bk7: 1792a 2973955i bk8: 1740a 2974931i bk9: 1676a 2976969i bk10: 1824a 2973754i bk11: 1668a 2975289i bk12: 1920a 2972367i bk13: 1864a 2972452i bk14: 1872a 2973071i bk15: 1840a 2972460i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.161803
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2994486 n_nop=2950343 n_act=4939 n_pre=4923 n_req=9990 n_rd=27928 n_write=6353 bw_util=0.0229
n_activity=186866 dram_eff=0.3669
bk0: 1772a 2975517i bk1: 1808a 2973381i bk2: 1604a 2977246i bk3: 1520a 2976579i bk4: 1732a 2974317i bk5: 1784a 2973992i bk6: 1772a 2974722i bk7: 1748a 2974205i bk8: 1552a 2975783i bk9: 1692a 2974000i bk10: 1764a 2975450i bk11: 1672a 2974811i bk12: 1900a 2972560i bk13: 1856a 2972548i bk14: 1912a 2972840i bk15: 1840a 2971598i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.162319
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2994486 n_nop=2950387 n_act=4950 n_pre=4934 n_req=9957 n_rd=27884 n_write=6331 bw_util=0.02285
n_activity=185924 dram_eff=0.3681
bk0: 1780a 2975059i bk1: 1788a 2973700i bk2: 1616a 2975779i bk3: 1736a 2974688i bk4: 1688a 2976057i bk5: 1668a 2974046i bk6: 1696a 2976357i bk7: 1808a 2973711i bk8: 1632a 2975361i bk9: 1772a 2975424i bk10: 1716a 2976907i bk11: 1584a 2977883i bk12: 1760a 2974279i bk13: 1860a 2972232i bk14: 1856a 2972817i bk15: 1924a 2971464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.166655

========= L2 cache stats =========
L2_cache_bank[0]: Access = 58450, Miss = 3485, Miss_rate = 0.060, Pending_hits = 781, Reservation_fails = 3
L2_cache_bank[1]: Access = 59051, Miss = 3616, Miss_rate = 0.061, Pending_hits = 766, Reservation_fails = 4
L2_cache_bank[2]: Access = 58449, Miss = 3457, Miss_rate = 0.059, Pending_hits = 749, Reservation_fails = 4
L2_cache_bank[3]: Access = 58602, Miss = 3506, Miss_rate = 0.060, Pending_hits = 774, Reservation_fails = 10
L2_cache_bank[4]: Access = 58273, Miss = 3460, Miss_rate = 0.059, Pending_hits = 741, Reservation_fails = 1
L2_cache_bank[5]: Access = 59175, Miss = 3593, Miss_rate = 0.061, Pending_hits = 756, Reservation_fails = 4
L2_cache_bank[6]: Access = 59423, Miss = 3628, Miss_rate = 0.061, Pending_hits = 794, Reservation_fails = 8
L2_cache_bank[7]: Access = 58618, Miss = 3455, Miss_rate = 0.059, Pending_hits = 751, Reservation_fails = 6
L2_cache_bank[8]: Access = 58906, Miss = 3492, Miss_rate = 0.059, Pending_hits = 784, Reservation_fails = 5
L2_cache_bank[9]: Access = 59092, Miss = 3470, Miss_rate = 0.059, Pending_hits = 762, Reservation_fails = 3
L2_cache_bank[10]: Access = 59066, Miss = 3540, Miss_rate = 0.060, Pending_hits = 759, Reservation_fails = 4
L2_cache_bank[11]: Access = 59215, Miss = 3522, Miss_rate = 0.059, Pending_hits = 772, Reservation_fails = 7
L2_cache_bank[12]: Access = 59078, Miss = 3604, Miss_rate = 0.061, Pending_hits = 792, Reservation_fails = 3
L2_cache_bank[13]: Access = 59542, Miss = 3637, Miss_rate = 0.061, Pending_hits = 761, Reservation_fails = 5
L2_cache_bank[14]: Access = 58810, Miss = 3530, Miss_rate = 0.060, Pending_hits = 740, Reservation_fails = 4
L2_cache_bank[15]: Access = 58698, Miss = 3554, Miss_rate = 0.061, Pending_hits = 760, Reservation_fails = 8
L2_cache_bank[16]: Access = 79893, Miss = 3562, Miss_rate = 0.045, Pending_hits = 915, Reservation_fails = 7
L2_cache_bank[17]: Access = 58355, Miss = 3500, Miss_rate = 0.060, Pending_hits = 742, Reservation_fails = 7
L2_cache_bank[18]: Access = 58348, Miss = 3502, Miss_rate = 0.060, Pending_hits = 756, Reservation_fails = 11
L2_cache_bank[19]: Access = 58074, Miss = 3480, Miss_rate = 0.060, Pending_hits = 744, Reservation_fails = 13
L2_cache_bank[20]: Access = 58145, Miss = 3436, Miss_rate = 0.059, Pending_hits = 752, Reservation_fails = 9
L2_cache_bank[21]: Access = 58642, Miss = 3535, Miss_rate = 0.060, Pending_hits = 768, Reservation_fails = 11
L2_total_cache_accesses = 1313905
L2_total_cache_misses = 77564
L2_total_cache_miss_rate = 0.0590
L2_total_cache_pending_hits = 16919
L2_total_cache_reservation_fails = 137
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 808216
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 14602
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58678
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 411165
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2169
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18879
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 134
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 881496
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 432213
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.044
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=2540166
icnt_total_pkts_simt_to_mem=1746165
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 81.4222
	minimum = 6
	maximum = 869
Network latency average = 43.9436
	minimum = 6
	maximum = 619
Slowest packet = 2549010
Flit latency average = 52.591
	minimum = 6
	maximum = 618
Slowest flit = 4169318
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0535944
	minimum = 0.0419782 (at node 24)
	maximum = 0.316575 (at node 44)
Accepted packet rate average = 0.0535944
	minimum = 0.0419782 (at node 24)
	maximum = 0.316575 (at node 44)
Injected flit rate average = 0.0803916
	minimum = 0.0604749 (at node 45)
	maximum = 0.328742 (at node 44)
Accepted flit rate average= 0.0803916
	minimum = 0.0503739 (at node 24)
	maximum = 0.620983 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 28.6278 (14 samples)
	minimum = 6 (14 samples)
	maximum = 344.857 (14 samples)
Network latency average = 18.2016 (14 samples)
	minimum = 6 (14 samples)
	maximum = 281 (14 samples)
Flit latency average = 19.1595 (14 samples)
	minimum = 6 (14 samples)
	maximum = 280.214 (14 samples)
Fragmentation average = 0.00466301 (14 samples)
	minimum = 0 (14 samples)
	maximum = 53.6429 (14 samples)
Injected packet rate average = 0.0463732 (14 samples)
	minimum = 0.0374817 (14 samples)
	maximum = 0.11702 (14 samples)
Accepted packet rate average = 0.0463732 (14 samples)
	minimum = 0.0374817 (14 samples)
	maximum = 0.11702 (14 samples)
Injected flit rate average = 0.0718241 (14 samples)
	minimum = 0.0479415 (14 samples)
	maximum = 0.158322 (14 samples)
Accepted flit rate average = 0.0718241 (14 samples)
	minimum = 0.0568683 (14 samples)
	maximum = 0.20999 (14 samples)
Injected packet size average = 1.54883 (14 samples)
Accepted packet size average = 1.54883 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 30 min, 20 sec (1820 sec)
gpgpu_simulation_rate = 39635 (inst/sec)
gpgpu_simulation_rate = 2613 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 305045
gpu_sim_insn = 17757560
gpu_ipc =      58.2129
gpu_tot_sim_cycle = 5288012
gpu_tot_sim_insn = 89894702
gpu_tot_ipc =      16.9997
gpu_tot_issued_cta = 7665
max_total_param_size = 0
gpu_stall_dramfull = 2316275
gpu_stall_icnt2sh    = 7455996
partiton_reqs_in_parallel = 4927208
partiton_reqs_in_parallel_total    = 34946401
partiton_level_parallism =      16.1524
partiton_level_parallism_total  =       7.5404
partiton_reqs_in_parallel_util = 4927208
partiton_reqs_in_parallel_util_total    = 34946401
gpu_sim_cycle_parition_util = 304405
gpu_tot_sim_cycle_parition_util    = 1612677
partiton_level_parallism_util =      16.1864
partiton_level_parallism_util_total  =      20.7991
partiton_replys_in_parallel = 1970440
partiton_replys_in_parallel_total    = 1313905
L2_BW  =     612.2578 GB/Sec
L2_BW_total  =      58.8696 GB/Sec
gpu_total_sim_rate=27591

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3624972
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 744016
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 742224
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3619476
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 744016
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3624972
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
4969, 5085, 4699, 4793, 4606, 4842, 4498, 4620, 4575, 4207, 4492, 4900, 4956, 5110, 4856, 5223, 4825, 4351, 4237, 3979, 4340, 4690, 4513, 4232, 4673, 4509, 4669, 4530, 4311, 4449, 4265, 4119, 3621, 4303, 4340, 3889, 4331, 3895, 4550, 4125, 3856, 4181, 3852, 4374, 4335, 4183, 3965, 3890, 4833, 4091, 4163, 4361, 3996, 4244, 4381, 4312, 4449, 4386, 3726, 3466, 4373, 3809, 4139, 4434, 
gpgpu_n_tot_thrd_icount = 220107936
gpgpu_n_tot_w_icount = 6878373
gpgpu_n_stall_shd_mem = 11107628
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2246519
gpgpu_n_mem_write_global = 1037630
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7327570
gpgpu_n_store_insn = 1611429
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 23808512
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11078381
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 24361
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16895703	W0_Idle:63183759	W0_Scoreboard:16793646	W1:1436475	W2:730017	W3:514168	W4:369114	W5:266777	W6:185257	W7:134898	W8:110132	W9:99973	W10:108427	W11:112779	W12:118319	W13:110590	W14:87958	W15:63275	W16:42390	W17:26514	W18:13906	W19:6135	W20:2140	W21:755	W22:440	W23:138	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2337796
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17972152 {8:2246519,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 41513712 {40:1037516,72:38,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 136691096 {40:1683569,72:112701,136:450249,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8301040 {8:1037630,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1442 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 296 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 5287973 
mrq_lat_table:154069 	3688 	3569 	26834 	18091 	4940 	3828 	5717 	7047 	3334 	94 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2465219 	764773 	19480 	11688 	5586 	5430 	9206 	2349 	396 	28 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	310703 	96353 	1253048 	755380 	368441 	436600 	32044 	4779 	5121 	4930 	5210 	9072 	2214 	394 	28 	22 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	474779 	602760 	1093855 	73921 	1232 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	125257 	911807 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1002 	541 	19 	5 	6 	4 	16 	15 	8 	12 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        41        44        16        16        16        16        16        16        30        30        43        43        45        43        18        26 
dram[1]:        39        28        16        16        16        16        17        16        30        30        32        43        45        44        29        44 
dram[2]:        41        18        16        16        16        16        16        16        30        30        45        43        43        29        43        44 
dram[3]:        46        38        16        28        17        16        16        16        32        24        33        42        37        29        47        46 
dram[4]:        43        17        16        16        16        16        16        16        29        31        43        42        46        44        48        44 
dram[5]:        35        41        26        18        16        16        16        16        30        31        26        44        46        31        46        45 
dram[6]:        46        41        16        16        16        16        17        16        30        30        23        27        45        43        42        44 
dram[7]:        27        39        16        16        16        15        16        16        30        30        43        45        38        29        40        31 
dram[8]:        39        38        16        16        15        15        17        16        30        30        36        43        87        32        40        42 
dram[9]:        43        23        16        16        15        16        17        16        35        28        28        44        35        27        45        26 
dram[10]:        30        40        16        16        17        16        16        16        33        24        45        44        45        18        47        26 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    188368    184659    468563    198350    278201    431495    332834    513748    110400    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    202531    263728    219296    190218    127965    189457    246719    496733    190664    187976    212028    746041 
dram[2]:    428347    188360    260748    336633    184709    184714    266664    216360    115348    275627    201991    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    172398    306908    271712    301586    184663    187904    181522    293141    349571    195609    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    191572    387904    402845    267494    186436    216411    196814    265856    471366    160206 
dram[6]:    183490    307636    308929    191144    268224    329934    301590    233602    254644    387833    191601    251938    421221    363717    185687    289203 
dram[7]:    477618    183499    206112    190397    185119    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    191800    187356    211781    190313    188978    267354    114815    217263    198246    579987    584718    248614    164840    250109    278163    190408 
dram[9]:    194163    210163    135990    184165    335491    471074    291452    115643    516484    496384    107731    503333    188989    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    184683    246211    289556    276797    290418    193448    281505    172812    281056    473219    548809 
average row accesses per activate:
dram[0]:  1.696382  1.737813  1.673499  1.729690  1.781250  1.780293  1.803815  1.837719  1.763411  1.761838  1.744526  1.765468  1.742515  1.771001  1.718535  1.735828 
dram[1]:  1.679151  1.707535  1.654303  1.747774  1.795422  1.730663  1.820438  1.851485  1.786932  1.762295  1.805389  1.866864  1.774595  1.830235  1.750303  1.758139 
dram[2]:  1.709046  1.717278  1.676301  1.681366  1.748336  1.797784  1.797432  1.829371  1.807092  1.805175  1.773256  1.838428  1.759748  1.782864  1.712753  1.760000 
dram[3]:  1.706649  1.683646  1.652980  1.722144  1.782548  1.866953  1.833085  1.788051  1.856528  1.779104  1.836207  1.818054  1.737514  1.773090  1.788578  1.750000 
dram[4]:  1.705955  1.702381  1.670043  1.651226  1.858974  1.807299  1.771429  1.912593  1.760602  1.792398  1.728814  1.853731  1.797590  1.777363  1.811613  1.797330 
dram[5]:  1.732000  1.693506  1.730044  1.804615  1.795231  1.831361  1.819858  1.868148  1.835556  1.743363  1.777622  1.745787  1.802439  1.790262  1.754491  1.755608 
dram[6]:  1.733249  1.716096  1.697051  1.641667  1.752420  1.789029  1.805517  1.817568  1.856083  1.727901  1.790345  1.800582  1.787313  1.874365  1.718245  1.717833 
dram[7]:  1.724432  1.733766  1.716066  1.747489  1.745602  1.778859  1.777159  1.856278  1.776657  1.795129  1.796322  1.835037  1.762774  1.787805  1.786232  1.731343 
dram[8]:  1.708497  1.700000  1.680272  1.692420  1.757310  1.742627  1.841737  1.792553  1.835556  1.803254  1.786611  1.827381  2.040640  1.757541  1.718213  1.745995 
dram[9]:  1.757618  1.697823  1.768760  1.709265  1.757953  1.810959  1.877168  1.805213  1.803328  1.784483  1.819364  1.755725  1.786845  1.809466  1.704918  1.785542 
dram[10]:  1.741602  1.662879  1.723502  1.799058  1.760163  1.729877  1.864307  1.824684  1.742297  1.882609  1.818991  1.832543  1.839599  1.710112  1.796069  1.756944 
average row locality = 231211/130629 = 1.769982
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       924       920       856       875       892       948       929       900       882       884       844       857       996      1028       995      1026 
dram[1]:       941       942       846       868       901       896       883       909       883       883       850       878       955       989       984      1012 
dram[2]:       963       918       865       882       923       925       902       929       873       853       859       888       954      1025       976      1001 
dram[3]:       942       906       911       885       927       918       886       895       887       845       895       886      1007      1024       986       989 
dram[4]:       960       909       865       896       916       898       885       903       881       853       871       868       995       969       974      1003 
dram[5]:       924       921       880       873       906       883       909       901       876       831       871       869       991       989       986      1007 
dram[6]:       964       964       911       878       895       891       936       951       873       872       903       878       977       996       992      1018 
dram[7]:       876       932       909       884       919       922       903       891       872       876       882       875       994       994      1004       951 
dram[8]:       924       935       894       873       881       904       914       941       879       858       888       850       997      1015      1013      1007 
dram[9]:       910       931       852       809       903       931       927       924       834       862       880       824       990       996       990       992 
dram[10]:       937       935       849       868       914       897       911       930       860       897       860       822       982      1010       974      1014 
total reads: 161735
bank skew: 1028/809 = 1.27
chip skew: 14899/14555 = 1.02
number of total write accesses:
dram[0]:       389       399       287       296       362       389       395       357       400       381       351       370       459       511       507       505 
dram[1]:       404       395       269       310       354       357       364       400       375       407       356       384       470       488       460       500 
dram[2]:       435       394       295       300       390       373       358       379       401       333       361       375       445       494       461       495 
dram[3]:       367       350       337       336       360       387       344       362       407       347       383       403       489       531       486       488 
dram[4]:       415       378       289       316       389       340       355       388       406       373       353       374       497       460       430       478 
dram[5]:       375       383       312       300       374       355       374       360       363       351       400       374       487       445       479       480 
dram[6]:       407       390       355       304       372       381       373       394       378       379       395       359       460       481       496       504 
dram[7]:       338       403       330       334       371       357       373       336       361       377       388       382       455       472       475       441 
dram[8]:       383       374       341       288       321       396       401       407       360       361       393       378       660       500       487       519 
dram[9]:       359       395       303       261       368       391       372       392       358       380       379       326       477       495       466       490 
dram[10]:       411       382       273       278       385       371       353       371       384       402       366       338       486       512       488       504 
total reads: 69476
bank skew: 660/261 = 2.53
chip skew: 6569/6193 = 1.06
average mf latency per bank:
dram[0]:       4222      4085      4509      4442      4424      4366      4179      4498      4513      4655      4972      5005      3676      3332      3219      3200
dram[1]:       3952      4072      4512      4355      4535      4496      4522      4270      4781      4647      5372      4820      3551      3407      3386      3265
dram[2]:       3911      4088      4397      4145      4408      4282      4315      4349      4743      5116      4772      4662      3576      3346      3355      3419
dram[3]:       4309      4228      4112      4176      4538      4306      4441      4472      4651      5200      4652      4624      3567      3457      3445      3374
dram[4]:       3930      4228      4640      4273      4431      4621      4527      4398      4679      4901      5043      4794      3508      3640      3506      3432
dram[5]:       4142      4145      4342      4409      4574      4658      4465      4524      4923      5036      4649      4777      3494      3735      3462      3376
dram[6]:       3960      4032      4239      4573      4534      4455      4496      4244      4759      4756      4581      5010      3665      3523      3296      3324
dram[7]:       4337      3985      4313      4228      4453      4494      4597      4553      4935      4712      4763      5040      3563      3465      3465      3725
dram[8]:       4077      4168      4086      4496      4714      4447      4157      4122      4802      4927      4618      4809      5972      3370      3490      3251
dram[9]:       4081      4040      4414      4697      4338      4219      4290      4204      4814      4894      4672      4939      3432      3430      3396      3485
dram[10]:       4011      3967      4576      4691      4344      4555      4481      4288      4742      4605      4868      5058      3434      3328      3313      3181
maximum mf latency per bank:
dram[0]:     230680     51162     57699     58415     51483     84262     17545     73682     16088     27397     51444     73384    112927     54253     49184     27447
dram[1]:      48504     48563    128582     58320     51483     51488     51639     51674     47325     90833    248804     54728     55492     55521     53089     53080
dram[2]:      50809     50908    213550     51742     98251     51601     51617     89547     51989     60913     51516    112938     56079     79960     50981    230279
dram[3]:     257915     50873     51732     51720    193082     52420     54283     54527     60932    171042     50069     37054    157904    208804     54754     54720
dram[4]:      51330     51209    240381     51939     53982     53971     54401     54403     60917     60919    151099     50693     54302     54304     49565     54657
dram[5]:      51190     53272     51932     51964     78590     54020     68354     54423     46374     46423     50667     50695     52584     85125     54641     29564
dram[6]:      53226     53216     77721    213540     69001     53989     73658     18236     46814     48848     50087     73470    143804    124249     54618     66251
dram[7]:      53234     53392     54574     67274     34507     73585    219375     32761     48756     48139    137045    248157     55191     55196     54664    257910
dram[8]:      36305     55108     54575     53951     48374     89441     32701     18258     48116     48126     30998     30209    112958     55191    248288     54714
dram[9]:      55160     55165     53934     53981     52135     52138     32618     17228     48116    230458    112944     36480     55237     53314     54707    180433
dram[10]:      55132     51125     57661    258751     32574     52210     75319     22983     48128     46911     85985     51394     53272     53564     54686     18972
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3560909 n_nop=3462646 n_act=12052 n_pre=12036 n_req=21114 n_rd=59024 n_write=15151 bw_util=0.04166
n_activity=415189 dram_eff=0.3573
bk0: 3696a 3516236i bk1: 3680a 3515802i bk2: 3424a 3518892i bk3: 3500a 3517763i bk4: 3568a 3516083i bk5: 3792a 3512513i bk6: 3716a 3513650i bk7: 3600a 3516414i bk8: 3528a 3516551i bk9: 3536a 3515771i bk10: 3376a 3518704i bk11: 3428a 3517819i bk12: 3984a 3510395i bk13: 4112a 3508134i bk14: 3980a 3509394i bk15: 4104a 3507177i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.326213
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3560909 n_nop=3463744 n_act=11822 n_pre=11806 n_req=20913 n_rd=58480 n_write=15057 bw_util=0.0413
n_activity=415501 dram_eff=0.354
bk0: 3764a 3512867i bk1: 3768a 3513932i bk2: 3384a 3519557i bk3: 3472a 3516234i bk4: 3604a 3515686i bk5: 3584a 3514012i bk6: 3532a 3515401i bk7: 3636a 3513648i bk8: 3532a 3515497i bk9: 3532a 3514994i bk10: 3400a 3519692i bk11: 3512a 3517660i bk12: 3820a 3512317i bk13: 3956a 3509925i bk14: 3936a 3511341i bk15: 4048a 3508373i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.341387
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3560909 n_nop=3463159 n_act=11939 n_pre=11923 n_req=21025 n_rd=58944 n_write=14944 bw_util=0.0415
n_activity=411851 dram_eff=0.3588
bk0: 3852a 3510486i bk1: 3672a 3513990i bk2: 3460a 3518043i bk3: 3528a 3517337i bk4: 3692a 3512318i bk5: 3700a 3512748i bk6: 3608a 3515269i bk7: 3716a 3514191i bk8: 3492a 3515715i bk9: 3412a 3519087i bk10: 3436a 3519248i bk11: 3552a 3518839i bk12: 3816a 3512572i bk13: 4100a 3508550i bk14: 3904a 3509653i bk15: 4004a 3508588i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.326406
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3560909 n_nop=3462710 n_act=11949 n_pre=11933 n_req=21166 n_rd=59156 n_write=15161 bw_util=0.04174
n_activity=418101 dram_eff=0.3555
bk0: 3768a 3514831i bk1: 3624a 3515559i bk2: 3644a 3514625i bk3: 3540a 3517253i bk4: 3708a 3514945i bk5: 3672a 3514491i bk6: 3544a 3515725i bk7: 3580a 3514434i bk8: 3548a 3514746i bk9: 3380a 3519295i bk10: 3580a 3517570i bk11: 3544a 3516474i bk12: 4028a 3507382i bk13: 4096a 3506741i bk14: 3944a 3510922i bk15: 3956a 3510277i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.347982
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3560909 n_nop=3463973 n_act=11775 n_pre=11759 n_req=20887 n_rd=58584 n_write=14818 bw_util=0.04123
n_activity=414513 dram_eff=0.3542
bk0: 3840a 3513517i bk1: 3636a 3516545i bk2: 3460a 3518296i bk3: 3584a 3516069i bk4: 3664a 3513502i bk5: 3592a 3515512i bk6: 3540a 3514394i bk7: 3612a 3513655i bk8: 3524a 3515149i bk9: 3412a 3517803i bk10: 3484a 3517644i bk11: 3472a 3518003i bk12: 3980a 3510941i bk13: 3876a 3511050i bk14: 3896a 3512605i bk15: 4012a 3510237i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.352708
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3560909 n_nop=3464213 n_act=11711 n_pre=11695 n_req=20829 n_rd=58468 n_write=14822 bw_util=0.04116
n_activity=413893 dram_eff=0.3541
bk0: 3696a 3514798i bk1: 3684a 3515677i bk2: 3520a 3519619i bk3: 3492a 3521518i bk4: 3624a 3515637i bk5: 3532a 3516855i bk6: 3636a 3514560i bk7: 3604a 3514484i bk8: 3504a 3516519i bk9: 3324a 3518999i bk10: 3484a 3517434i bk11: 3476a 3516663i bk12: 3964a 3511895i bk13: 3956a 3511708i bk14: 3944a 3510048i bk15: 4028a 3508934i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.329614
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3560909 n_nop=3461775 n_act=12099 n_pre=12083 n_req=21327 n_rd=59596 n_write=15356 bw_util=0.0421
n_activity=418710 dram_eff=0.358
bk0: 3856a 3513026i bk1: 3856a 3513584i bk2: 3644a 3517229i bk3: 3512a 3518157i bk4: 3580a 3515504i bk5: 3564a 3512965i bk6: 3744a 3512620i bk7: 3804a 3513099i bk8: 3492a 3516241i bk9: 3488a 3514687i bk10: 3612a 3514295i bk11: 3512a 3515291i bk12: 3908a 3511770i bk13: 3984a 3511696i bk14: 3968a 3509555i bk15: 4072a 3506249i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.355601
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3560909 n_nop=3463836 n_act=11788 n_pre=11772 n_req=20877 n_rd=58736 n_write=14777 bw_util=0.04129
n_activity=411802 dram_eff=0.357
bk0: 3504a 3516893i bk1: 3728a 3516475i bk2: 3636a 3517359i bk3: 3536a 3516243i bk4: 3676a 3514079i bk5: 3688a 3514452i bk6: 3612a 3514187i bk7: 3564a 3515617i bk8: 3488a 3517458i bk9: 3504a 3517663i bk10: 3528a 3516791i bk11: 3500a 3515881i bk12: 3976a 3510222i bk13: 3976a 3509463i bk14: 4016a 3509595i bk15: 3804a 3512282i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.345952
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3560909 n_nop=3462340 n_act=12013 n_pre=11997 n_req=21342 n_rd=59092 n_write=15467 bw_util=0.04188
n_activity=419577 dram_eff=0.3554
bk0: 3696a 3516591i bk1: 3740a 3516226i bk2: 3576a 3516335i bk3: 3492a 3518431i bk4: 3524a 3515982i bk5: 3616a 3513338i bk6: 3656a 3513358i bk7: 3764a 3512009i bk8: 3516a 3516814i bk9: 3432a 3519537i bk10: 3552a 3517110i bk11: 3400a 3517946i bk12: 3988a 3509688i bk13: 4060a 3508401i bk14: 4052a 3508220i bk15: 4028a 3508393i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.336525
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3560909 n_nop=3464534 n_act=11689 n_pre=11673 n_req=20767 n_rd=58220 n_write=14793 bw_util=0.04101
n_activity=410899 dram_eff=0.3554
bk0: 3640a 3516589i bk1: 3724a 3514335i bk2: 3408a 3519732i bk3: 3236a 3521536i bk4: 3612a 3514980i bk5: 3724a 3513255i bk6: 3708a 3514727i bk7: 3696a 3513717i bk8: 3336a 3517326i bk9: 3448a 3516301i bk10: 3520a 3518240i bk11: 3296a 3519418i bk12: 3960a 3510588i bk13: 3984a 3509430i bk14: 3960a 3510831i bk15: 3968a 3508228i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.333354
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3560909 n_nop=3463691 n_act=11793 n_pre=11777 n_req=20964 n_rd=58640 n_write=15008 bw_util=0.04136
n_activity=412126 dram_eff=0.3574
bk0: 3748a 3512497i bk1: 3740a 3514087i bk2: 3396a 3519140i bk3: 3472a 3517195i bk4: 3656a 3513508i bk5: 3588a 3512615i bk6: 3644a 3514808i bk7: 3720a 3513480i bk8: 3440a 3516046i bk9: 3588a 3515740i bk10: 3440a 3518929i bk11: 3288a 3520121i bk12: 3928a 3510001i bk13: 4040a 3508135i bk14: 3896a 3510492i bk15: 4056a 3507564i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.360578

========= L2 cache stats =========
L2_cache_bank[0]: Access = 147498, Miss = 7318, Miss_rate = 0.050, Pending_hits = 896, Reservation_fails = 9
L2_cache_bank[1]: Access = 148856, Miss = 7438, Miss_rate = 0.050, Pending_hits = 864, Reservation_fails = 16
L2_cache_bank[2]: Access = 147823, Miss = 7243, Miss_rate = 0.049, Pending_hits = 850, Reservation_fails = 11
L2_cache_bank[3]: Access = 148284, Miss = 7377, Miss_rate = 0.050, Pending_hits = 890, Reservation_fails = 15
L2_cache_bank[4]: Access = 147672, Miss = 7315, Miss_rate = 0.050, Pending_hits = 844, Reservation_fails = 6
L2_cache_bank[5]: Access = 148430, Miss = 7421, Miss_rate = 0.050, Pending_hits = 856, Reservation_fails = 6
L2_cache_bank[6]: Access = 149351, Miss = 7441, Miss_rate = 0.050, Pending_hits = 893, Reservation_fails = 9
L2_cache_bank[7]: Access = 148038, Miss = 7348, Miss_rate = 0.050, Pending_hits = 844, Reservation_fails = 16
L2_cache_bank[8]: Access = 148602, Miss = 7347, Miss_rate = 0.049, Pending_hits = 886, Reservation_fails = 11
L2_cache_bank[9]: Access = 148850, Miss = 7299, Miss_rate = 0.049, Pending_hits = 848, Reservation_fails = 19
L2_cache_bank[10]: Access = 148576, Miss = 7343, Miss_rate = 0.049, Pending_hits = 857, Reservation_fails = 9
L2_cache_bank[11]: Access = 148852, Miss = 7274, Miss_rate = 0.049, Pending_hits = 871, Reservation_fails = 12
L2_cache_bank[12]: Access = 148563, Miss = 7451, Miss_rate = 0.050, Pending_hits = 891, Reservation_fails = 11
L2_cache_bank[13]: Access = 149723, Miss = 7448, Miss_rate = 0.050, Pending_hits = 862, Reservation_fails = 14
L2_cache_bank[14]: Access = 148753, Miss = 7359, Miss_rate = 0.049, Pending_hits = 844, Reservation_fails = 13
L2_cache_bank[15]: Access = 148540, Miss = 7325, Miss_rate = 0.049, Pending_hits = 859, Reservation_fails = 16
L2_cache_bank[16]: Access = 169949, Miss = 7390, Miss_rate = 0.043, Pending_hits = 1003, Reservation_fails = 15
L2_cache_bank[17]: Access = 148545, Miss = 7383, Miss_rate = 0.050, Pending_hits = 846, Reservation_fails = 17
L2_cache_bank[18]: Access = 147151, Miss = 7286, Miss_rate = 0.050, Pending_hits = 859, Reservation_fails = 17
L2_cache_bank[19]: Access = 147135, Miss = 7269, Miss_rate = 0.049, Pending_hits = 850, Reservation_fails = 24
L2_cache_bank[20]: Access = 147085, Miss = 7287, Miss_rate = 0.050, Pending_hits = 861, Reservation_fails = 13
L2_cache_bank[21]: Access = 148069, Miss = 7373, Miss_rate = 0.050, Pending_hits = 874, Reservation_fails = 16
L2_total_cache_accesses = 3284345
L2_total_cache_misses = 161735
L2_total_cache_miss_rate = 0.0492
L2_total_cache_pending_hits = 19148
L2_total_cache_reservation_fails = 295
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2103314
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16478
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 126727
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1000107
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2522
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 35001
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 286
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2246519
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1037630
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.107
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=6995040
icnt_total_pkts_simt_to_mem=4322241
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 72.6207
	minimum = 6
	maximum = 1428
Network latency average = 39.5648
	minimum = 6
	maximum = 1392
Slowest packet = 2641581
Flit latency average = 31.842
	minimum = 6
	maximum = 1392
Slowest flit = 4310896
Fragmentation average = 0.0795023
	minimum = 0
	maximum = 716
Injected packet rate average = 0.129191
	minimum = 0.109581 (at node 25)
	maximum = 0.147831 (at node 45)
Accepted packet rate average = 0.129191
	minimum = 0.109581 (at node 25)
	maximum = 0.147831 (at node 45)
Injected flit rate average = 0.23049
	minimum = 0.143276 (at node 25)
	maximum = 0.335522 (at node 45)
Accepted flit rate average= 0.23049
	minimum = 0.189917 (at node 46)
	maximum = 0.272285 (at node 9)
Injected packet length average = 1.78411
Accepted packet length average = 1.78411
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.5607 (15 samples)
	minimum = 6 (15 samples)
	maximum = 417.067 (15 samples)
Network latency average = 19.6259 (15 samples)
	minimum = 6 (15 samples)
	maximum = 355.067 (15 samples)
Flit latency average = 20.005 (15 samples)
	minimum = 6 (15 samples)
	maximum = 354.333 (15 samples)
Fragmentation average = 0.0096523 (15 samples)
	minimum = 0 (15 samples)
	maximum = 97.8 (15 samples)
Injected packet rate average = 0.0518944 (15 samples)
	minimum = 0.0422883 (15 samples)
	maximum = 0.119074 (15 samples)
Accepted packet rate average = 0.0518944 (15 samples)
	minimum = 0.0422883 (15 samples)
	maximum = 0.119074 (15 samples)
Injected flit rate average = 0.0824019 (15 samples)
	minimum = 0.0542971 (15 samples)
	maximum = 0.170135 (15 samples)
Accepted flit rate average = 0.0824019 (15 samples)
	minimum = 0.0657382 (15 samples)
	maximum = 0.214143 (15 samples)
Injected packet size average = 1.58788 (15 samples)
Accepted packet size average = 1.58788 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 54 min, 18 sec (3258 sec)
gpgpu_simulation_rate = 27591 (inst/sec)
gpgpu_simulation_rate = 1623 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 15166
gpu_sim_insn = 5617924
gpu_ipc =     370.4289
gpu_tot_sim_cycle = 5525328
gpu_tot_sim_insn = 95512626
gpu_tot_ipc =      17.2863
gpu_tot_issued_cta = 8176
max_total_param_size = 0
gpu_stall_dramfull = 2316416
gpu_stall_icnt2sh    = 7456186
partiton_reqs_in_parallel = 333511
partiton_reqs_in_parallel_total    = 39873609
partiton_level_parallism =      21.9907
partiton_level_parallism_total  =       7.2769
partiton_reqs_in_parallel_util = 333511
partiton_reqs_in_parallel_util_total    = 39873609
gpu_sim_cycle_parition_util = 15166
gpu_tot_sim_cycle_parition_util    = 1917082
partiton_level_parallism_util =      21.9907
partiton_level_parallism_util_total  =      20.8085
partiton_replys_in_parallel = 40855
partiton_replys_in_parallel_total    = 3284345
L2_BW  =     255.3343 GB/Sec
L2_BW_total  =      57.0420 GB/Sec
gpu_total_sim_rate=28786

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3747572
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 784896
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0023
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 783104
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3742076
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 784896
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3747572
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
5149, 5265, 4879, 4973, 4786, 5022, 4678, 4800, 4755, 4387, 4672, 5080, 5136, 5290, 5036, 5403, 5005, 4531, 4417, 4159, 4520, 4870, 4693, 4412, 4853, 4689, 4849, 4710, 4491, 4629, 4445, 4299, 3765, 4447, 4484, 4033, 4475, 4039, 4694, 4269, 4000, 4325, 3996, 4518, 4479, 4327, 4109, 4034, 4977, 4235, 4307, 4505, 4140, 4388, 4525, 4456, 4593, 4530, 3870, 3610, 4517, 3953, 4283, 4578, 
gpgpu_n_tot_thrd_icount = 227692544
gpgpu_n_tot_w_icount = 7115392
gpgpu_n_stall_shd_mem = 11415327
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2254690
gpgpu_n_mem_write_global = 1070314
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7589014
gpgpu_n_store_insn = 2079877
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 25116672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11385974
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 24467
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:17411354	W0_Idle:63260416	W0_Scoreboard:16852282	W1:1436475	W2:730028	W3:514168	W4:369131	W5:266799	W6:185411	W7:135371	W8:111067	W9:102151	W10:112541	W11:119214	W12:127130	W13:122041	W14:100322	W15:76024	W16:52763	W17:34467	W18:19230	W19:9512	W20:4131	W21:1514	W22:671	W23:237	W24:44	W25:22	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2484928
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18037520 {8:2254690,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 42821072 {40:1070200,72:38,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 137017936 {40:1691740,72:112701,136:450249,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8562512 {8:1070314,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1442 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 295 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 5525327 
mrq_lat_table:157499 	3738 	3789 	27625 	18360 	5117 	4026 	5905 	7051 	3334 	94 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2499450 	771361 	19514 	11690 	5586 	5430 	9206 	2349 	396 	28 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	314085 	97814 	1254578 	763617 	390469 	440574 	32271 	4795 	5121 	4930 	5210 	9072 	2214 	394 	28 	22 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	482086 	603608 	1093871 	73921 	1232 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	125257 	944491 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1032 	542 	19 	5 	6 	4 	16 	15 	8 	12 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        41        44        16        16        16        16        16        16        31        30        43        43        45        43        18        26 
dram[1]:        41        28        19        16        16        16        17        16        30        30        42        43        45        44        43        44 
dram[2]:        41        18        20        16        16        16        16        16        31        30        45        43        43        29        43        44 
dram[3]:        46        38        16        28        17        16        16        16        32        30        33        42        37        29        47        46 
dram[4]:        43        17        16        16        16        16        16        16        29        31        43        42        46        44        48        44 
dram[5]:        35        41        26        18        16        16        16        16        31        31        26        44        46        31        46        45 
dram[6]:        46        41        16        16        16        16        17        16        30        30        44        27        45        43        42        44 
dram[7]:        27        39        24        16        16        15        16        16        32        30        43        45        38        29        40        31 
dram[8]:        39        38        16        16        15        15        17        16        31        30        36        43        95        42        40        42 
dram[9]:        43        23        24        16        15        16        17        16        35        28        44        44        35        27        45        46 
dram[10]:        30        40        18        16        17        16        16        16        34        24        46        44        45        18        47        26 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    188368    184659    468563    198350    278201    431495    332834    513748    110400    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    202531    263728    219296    190218    127965    189457    246719    496733    190664    187976    212028    746041 
dram[2]:    428347    188360    260748    336633    184709    184714    266664    216360    115348    275627    201991    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    172398    306908    271712    301586    184663    187904    181522    293141    349571    195609    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    191572    387904    402845    267494    186436    216411    196814    265856    471366    160206 
dram[6]:    183490    307636    308929    191144    268224    329934    301590    233602    254644    387833    191601    251938    421221    363717    185687    289203 
dram[7]:    477618    183499    206112    190397    185119    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    191800    187356    211781    190313    188978    267354    114815    217263    198246    579987    584718    248614    164840    250109    278163    190408 
dram[9]:    194163    210163    135990    184165    335491    471074    291452    115643    516484    496384    107731    503333    188989    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    184683    246211    289556    276797    290418    193448    281505    172812    281056    473219    548809 
average row accesses per activate:
dram[0]:  1.753548  1.790026  1.704246  1.756637  1.781250  1.780293  1.804082  1.837719  1.802469  1.803621  1.803493  1.826149  1.789035  1.822989  1.769143  1.784824 
dram[1]:  1.730100  1.762755  1.692762  1.789630  1.795422  1.730663  1.820438  1.851485  1.828125  1.803279  1.865872  1.918998  1.825871  1.883663  1.801932  1.805330 
dram[2]:  1.763415  1.775163  1.726619  1.714489  1.748336  1.797784  1.795164  1.827057  1.849858  1.850837  1.834783  1.899709  1.811558  1.832356  1.761283  1.806565 
dram[3]:  1.760417  1.740294  1.695251  1.755274  1.781466  1.865714  1.833085  1.786932  1.899570  1.819940  1.895265  1.878873  1.786543  1.820046  1.843447  1.793388 
dram[4]:  1.759604  1.759577  1.712230  1.685714  1.858974  1.806122  1.770328  1.909897  1.799180  1.833577  1.791255  1.913562  1.848375  1.828571  1.860256  1.850909 
dram[5]:  1.790945  1.746442  1.764451  1.827692  1.795231  1.831361  1.819858  1.868148  1.878698  1.782673  1.840782  1.797203  1.853837  1.842040  1.802632  1.803529 
dram[6]:  1.785354  1.769620  1.734312  1.664355  1.752420  1.787921  1.805517  1.814266  1.896450  1.763736  1.847318  1.863372  1.843478  1.930292  1.768166  1.758737 
dram[7]:  1.781560  1.787565  1.744828  1.763610  1.744595  1.777778  1.777159  1.855204  1.818705  1.831669  1.851695  1.892128  1.809234  1.840438  1.824730  1.782609 
dram[8]:  1.767624  1.752270  1.714674  1.717613  1.756204  1.742627  1.843137  1.791777  1.877400  1.843658  1.844011  1.878877  2.205160  1.803468  1.761415  1.795429 
dram[9]:  1.816044  1.751276  1.797872  1.739269  1.757953  1.809850  1.878613  1.805213  1.851964  1.829268  1.877698  1.820122  1.838199  1.861818  1.750873  1.837740 
dram[10]:  1.795103  1.713208  1.761832  1.828125  1.760163  1.729877  1.863034  1.824684  1.787413  1.927641  1.883136  1.899054  1.891250  1.762065  1.848225  1.808092 
average row locality = 236538/130885 = 1.807220
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       940       936       863       881       892       948       929       900       892       894       860       873      1012      1044      1011      1042 
dram[1]:       957       958       856       878       901       896       883       909       893       893       866       894       971      1005      1000      1028 
dram[2]:       979       934       877       890       923       925       902       929       883       863       875       904       970      1041       992      1017 
dram[3]:       958       922       923       893       927       918       886       895       897       855       911       902      1023      1040      1002      1005 
dram[4]:       976       925       876       904       916       898       885       903       891       863       887       884      1011       985       990      1019 
dram[5]:       940       937       889       878       906       883       909       901       886       841       887       885      1007      1005      1002      1023 
dram[6]:       980       980       921       884       895       891       936       951       883       882       919       894       993      1012      1008      1034 
dram[7]:       892       948       918       889       919       922       903       891       882       886       898       891      1010      1010      1020       967 
dram[8]:       940       951       904       880       881       904       914       941       889       868       904       866      1014      1031      1029      1023 
dram[9]:       926       947       861       817       903       931       927       924       845       873       896       840      1006      1012      1006      1008 
dram[10]:       953       951       859       875       914       897       911       930       871       908       876       838       998      1026       990      1030 
total reads: 163555
bank skew: 1044/817 = 1.28
chip skew: 15063/14722 = 1.02
number of total write accesses:
dram[0]:       419       428       301       310       362       389       397       357       422       401       379       398       489       542       537       534 
dram[1]:       434       424       290       330       354       357       364       400       394       427       386       409       497       517       492       530 
dram[2]:       467       424       323       317       390       373       360       381       423       353       391       403       472       522       491       524 
dram[3]:       394       378       362       355       361       388       344       363       427       368       410       432       517       558       517       514 
dram[4]:       444       407       314       335       389       341       356       390       426       393       383       400       525       487       461       508 
dram[5]:       405       413       332       310       374       355       374       360       384       373       431       400       515       476       505       510 
dram[6]:       434       418       378       316       372       382       373       397       399       402       424       388       491       511       525       526 
dram[7]:       364       432       347       342       372       358       373       339       382       398       413       407       479       501       500       468 
dram[8]:       414       400       358       300       322       396       402       410       382       382       420       406       781       529       514       548 
dram[9]:       387       426       322       277       368       392       373       392       381       402       409       354       505       524       498       521 
dram[10]:       440       411       295       295       385       371       354       371       407       424       397       366       515       544       520       534 
total reads: 72983
bank skew: 781/277 = 2.82
chip skew: 6964/6475 = 1.08
average mf latency per bank:
dram[0]:       4101      3972      4449      4389      4450      4390      4202      4527      4440      4584      4836      4872      3590      3259      3150      3134
dram[1]:       3844      3961      4413      4269      4562      4523      4551      4298      4710      4577      5215      4707      3475      3333      3304      3194
dram[2]:       3801      3971      4272      4081      4434      4307      4339      4371      4664      5031      4638      4544      3497      3277      3277      3345
dram[3]:       4194      4108      4016      4106      4560      4328      4471      4498      4582      5107      4538      4505      3492      3390      3365      3307
dram[4]:       3826      4107      4522      4201      4456      4644      4554      4420      4610      4823      4900      4677      3435      3561      3420      3355
dram[5]:       4021      4025      4260      4375      4600      4686      4493      4553      4841      4943      4522      4661      3420      3644      3392      3301
dram[6]:       3861      3927      4152      4527      4560      4478      4524      4262      4681      4672      4466      4875      3578      3445      3226      3270
dram[7]:       4216      3877      4247      4206      4476      4516      4628      4573      4855      4637      4656      4921      3497      3392      3399      3644
dram[8]:       3963      4063      4025      4449      4742      4475      4188      4145      4728      4851      4514      4690      6595      3304      3424      3187
dram[9]:       3969      3925      4333      4621      4365      4243      4318      4235      4724      4808      4549      4801      3360      3356      3316      3405
dram[10]:       3904      3857      4474      4618      4371      4581      4509      4318      4658      4530      4729      4915      3358      3253      3233      3112
maximum mf latency per bank:
dram[0]:     230680     51162     57699     58415     51483     84262     17545     73682     16088     27397     51444     73384    112927     54253     49184     27447
dram[1]:      48504     48563    128582     58320     51483     51488     51639     51674     47325     90833    248804     54728     55492     55521     53089     53080
dram[2]:      50809     50908    213550     51742     98251     51601     51617     89547     51989     60913     51516    112938     56079     79960     50981    230279
dram[3]:     257915     50873     51732     51720    193082     52420     54283     54527     60932    171042     50069     37054    157904    208804     54754     54720
dram[4]:      51330     51209    240381     51939     53982     53971     54401     54403     60917     60919    151099     50693     54302     54304     49565     54657
dram[5]:      51190     53272     51932     51964     78590     54020     68354     54423     46374     46423     50667     50695     52584     85125     54641     29564
dram[6]:      53226     53216     77721    213540     69001     53989     73658     18236     46814     48848     50087     73470    143804    124249     54618     66251
dram[7]:      53234     53392     54574     67274     34507     73585    219375     32761     48756     48139    137045    248157     55191     55196     54664    257910
dram[8]:      36305     55108     54575     53951     48374     89441     32701     18258     48116     48126     30998     30209    112958     55191    248288     54714
dram[9]:      55160     55165     53934     53981     52135     52138     32618     17228     48116    230458    112944     36480     55237     53314     54707    180433
dram[10]:      55132     51125     57661    258751     32574     52210     75319     22983     48128     46911     85985     51394     53272     53564     54686     18972
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3589069 n_nop=3489783 n_act=12070 n_pre=12054 n_req=21582 n_rd=59668 n_write=15494 bw_util=0.04188
n_activity=420830 dram_eff=0.3572
bk0: 3760a 3543982i bk1: 3744a 3543437i bk2: 3452a 3546845i bk3: 3524a 3545718i bk4: 3568a 3544240i bk5: 3792a 3540672i bk6: 3716a 3541769i bk7: 3600a 3544574i bk8: 3568a 3544226i bk9: 3576a 3543481i bk10: 3440a 3546293i bk11: 3492a 3545504i bk12: 4048a 3538033i bk13: 4176a 3535853i bk14: 4044a 3537024i bk15: 4168a 3534851i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.326619
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3589069 n_nop=3490843 n_act=11844 n_pre=11828 n_req=21393 n_rd=59152 n_write=15402 bw_util=0.04155
n_activity=421349 dram_eff=0.3539
bk0: 3828a 3540534i bk1: 3832a 3541669i bk2: 3424a 3547317i bk3: 3512a 3544061i bk4: 3604a 3543841i bk5: 3584a 3542169i bk6: 3532a 3543560i bk7: 3636a 3541809i bk8: 3572a 3543252i bk9: 3572a 3542689i bk10: 3464a 3547248i bk11: 3576a 3545262i bk12: 3884a 3540053i bk13: 4020a 3537664i bk14: 4000a 3538946i bk15: 4112a 3536041i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.3418
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3589069 n_nop=3490222 n_act=11962 n_pre=11946 n_req=21518 n_rd=59616 n_write=15323 bw_util=0.04176
n_activity=417594 dram_eff=0.3589
bk0: 3916a 3538095i bk1: 3736a 3541610i bk2: 3508a 3545754i bk3: 3560a 3545245i bk4: 3692a 3540475i bk5: 3700a 3540912i bk6: 3608a 3543362i bk7: 3716a 3542254i bk8: 3532a 3543429i bk9: 3452a 3546749i bk10: 3500a 3546791i bk11: 3616a 3546406i bk12: 3880a 3540339i bk13: 4164a 3536276i bk14: 3968a 3537279i bk15: 4068a 3536142i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.327069
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3589069 n_nop=3489817 n_act=11969 n_pre=11953 n_req=21645 n_rd=59828 n_write=15502 bw_util=0.04198
n_activity=423965 dram_eff=0.3554
bk0: 3832a 3542565i bk1: 3688a 3543259i bk2: 3692a 3542385i bk3: 3572a 3545084i bk4: 3708a 3543064i bk5: 3672a 3542613i bk6: 3544a 3543882i bk7: 3580a 3542560i bk8: 3588a 3542502i bk9: 3420a 3546958i bk10: 3644a 3545258i bk11: 3608a 3544185i bk12: 4092a 3535077i bk13: 4160a 3534478i bk14: 4008a 3538599i bk15: 4020a 3538000i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.348067
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3589069 n_nop=3491053 n_act=11798 n_pre=11782 n_req=21372 n_rd=59252 n_write=15184 bw_util=0.04148
n_activity=420509 dram_eff=0.354
bk0: 3904a 3541268i bk1: 3700a 3544240i bk2: 3504a 3546056i bk3: 3616a 3543891i bk4: 3664a 3541657i bk5: 3592a 3543637i bk6: 3540a 3542519i bk7: 3612a 3541736i bk8: 3564a 3542895i bk9: 3452a 3545476i bk10: 3548a 3545219i bk11: 3536a 3545617i bk12: 4044a 3538626i bk13: 3940a 3538794i bk14: 3960a 3540166i bk15: 4076a 3537921i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.353067
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3589069 n_nop=3491344 n_act=11734 n_pre=11718 n_req=21296 n_rd=59116 n_write=15157 bw_util=0.04139
n_activity=419589 dram_eff=0.354
bk0: 3760a 3542482i bk1: 3748a 3543255i bk2: 3556a 3547396i bk3: 3512a 3549522i bk4: 3624a 3543792i bk5: 3532a 3545011i bk6: 3636a 3542720i bk7: 3604a 3542647i bk8: 3544a 3544227i bk9: 3364a 3546630i bk10: 3548a 3545031i bk11: 3540a 3544270i bk12: 4028a 3539575i bk13: 4020a 3539364i bk14: 4008a 3537789i bk15: 4092a 3536579i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.330378
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3589069 n_nop=3488880 n_act=12122 n_pre=12106 n_req=21799 n_rd=60252 n_write=15709 bw_util=0.04233
n_activity=424264 dram_eff=0.3581
bk0: 3920a 3540709i bk1: 3920a 3541252i bk2: 3684a 3544996i bk3: 3536a 3546122i bk4: 3580a 3543661i bk5: 3564a 3541093i bk6: 3744a 3540782i bk7: 3804a 3541144i bk8: 3532a 3543953i bk9: 3528a 3542289i bk10: 3676a 3541852i bk11: 3576a 3542913i bk12: 3972a 3539423i bk13: 4048a 3539343i bk14: 4032a 3537183i bk15: 4136a 3533987i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.355817
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3589069 n_nop=3490974 n_act=11813 n_pre=11797 n_req=21321 n_rd=59384 n_write=15101 bw_util=0.04151
n_activity=417411 dram_eff=0.3569
bk0: 3568a 3544710i bk1: 3792a 3544071i bk2: 3672a 3545244i bk3: 3556a 3544246i bk4: 3676a 3542206i bk5: 3688a 3542577i bk6: 3612a 3542348i bk7: 3564a 3543701i bk8: 3528a 3545174i bk9: 3544a 3545324i bk10: 3592a 3544453i bk11: 3564a 3543583i bk12: 4040a 3537996i bk13: 4040a 3537174i bk14: 4080a 3537263i bk15: 3868a 3539996i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.34629
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3589069 n_nop=3489344 n_act=12039 n_pre=12023 n_req=21903 n_rd=59756 n_write=15907 bw_util=0.04216
n_activity=425769 dram_eff=0.3554
bk0: 3760a 3544374i bk1: 3804a 3543974i bk2: 3616a 3544254i bk3: 3520a 3546423i bk4: 3524a 3544097i bk5: 3616a 3541501i bk6: 3656a 3541516i bk7: 3764a 3540091i bk8: 3556a 3544312i bk9: 3472a 3547039i bk10: 3616a 3544933i bk11: 3464a 3545571i bk12: 4056a 3537239i bk13: 4124a 3536059i bk14: 4116a 3535961i bk15: 4092a 3536088i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.33946
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3589069 n_nop=3491609 n_act=11717 n_pre=11701 n_req=21253 n_rd=58888 n_write=15154 bw_util=0.04126
n_activity=416776 dram_eff=0.3553
bk0: 3704a 3544275i bk1: 3788a 3541995i bk2: 3444a 3547509i bk3: 3268a 3549412i bk4: 3612a 3543134i bk5: 3724a 3541378i bk6: 3708a 3542876i bk7: 3696a 3541876i bk8: 3380a 3545002i bk9: 3492a 3543938i bk10: 3584a 3545770i bk11: 3360a 3547064i bk12: 4024a 3538315i bk13: 4048a 3537147i bk14: 4024a 3538358i bk15: 4032a 3535863i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.33473
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3589069 n_nop=3490763 n_act=11818 n_pre=11802 n_req=21456 n_rd=59308 n_write=15378 bw_util=0.04162
n_activity=417898 dram_eff=0.3574
bk0: 3812a 3540184i bk1: 3804a 3541762i bk2: 3436a 3546909i bk3: 3500a 3545057i bk4: 3656a 3541661i bk5: 3588a 3540771i bk6: 3644a 3542932i bk7: 3720a 3541638i bk8: 3484a 3543714i bk9: 3632a 3543379i bk10: 3504a 3546521i bk11: 3352a 3547751i bk12: 3992a 3537604i bk13: 4104a 3535740i bk14: 3960a 3538092i bk15: 4120a 3535183i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.361637

========= L2 cache stats =========
L2_cache_bank[0]: Access = 148986, Miss = 7399, Miss_rate = 0.050, Pending_hits = 962, Reservation_fails = 10
L2_cache_bank[1]: Access = 150344, Miss = 7518, Miss_rate = 0.050, Pending_hits = 932, Reservation_fails = 17
L2_cache_bank[2]: Access = 149311, Miss = 7327, Miss_rate = 0.049, Pending_hits = 918, Reservation_fails = 12
L2_cache_bank[3]: Access = 149772, Miss = 7461, Miss_rate = 0.050, Pending_hits = 955, Reservation_fails = 17
L2_cache_bank[4]: Access = 149160, Miss = 7401, Miss_rate = 0.050, Pending_hits = 916, Reservation_fails = 7
L2_cache_bank[5]: Access = 149918, Miss = 7503, Miss_rate = 0.050, Pending_hits = 923, Reservation_fails = 7
L2_cache_bank[6]: Access = 150839, Miss = 7527, Miss_rate = 0.050, Pending_hits = 963, Reservation_fails = 11
L2_cache_bank[7]: Access = 149526, Miss = 7430, Miss_rate = 0.050, Pending_hits = 907, Reservation_fails = 17
L2_cache_bank[8]: Access = 150090, Miss = 7432, Miss_rate = 0.050, Pending_hits = 956, Reservation_fails = 13
L2_cache_bank[9]: Access = 150338, Miss = 7381, Miss_rate = 0.049, Pending_hits = 913, Reservation_fails = 22
L2_cache_bank[10]: Access = 150064, Miss = 7426, Miss_rate = 0.049, Pending_hits = 926, Reservation_fails = 12
L2_cache_bank[11]: Access = 150340, Miss = 7353, Miss_rate = 0.049, Pending_hits = 935, Reservation_fails = 15
L2_cache_bank[12]: Access = 150051, Miss = 7535, Miss_rate = 0.050, Pending_hits = 961, Reservation_fails = 14
L2_cache_bank[13]: Access = 151211, Miss = 7528, Miss_rate = 0.050, Pending_hits = 921, Reservation_fails = 16
L2_cache_bank[14]: Access = 150240, Miss = 7442, Miss_rate = 0.050, Pending_hits = 893, Reservation_fails = 16
L2_cache_bank[15]: Access = 150024, Miss = 7404, Miss_rate = 0.049, Pending_hits = 916, Reservation_fails = 22
L2_cache_bank[16]: Access = 179602, Miss = 7475, Miss_rate = 0.042, Pending_hits = 1157, Reservation_fails = 15
L2_cache_bank[17]: Access = 150021, Miss = 7464, Miss_rate = 0.050, Pending_hits = 906, Reservation_fails = 18
L2_cache_bank[18]: Access = 148630, Miss = 7370, Miss_rate = 0.050, Pending_hits = 927, Reservation_fails = 21
L2_cache_bank[19]: Access = 148611, Miss = 7352, Miss_rate = 0.049, Pending_hits = 920, Reservation_fails = 25
L2_cache_bank[20]: Access = 148569, Miss = 7372, Miss_rate = 0.050, Pending_hits = 933, Reservation_fails = 17
L2_cache_bank[21]: Access = 149553, Miss = 7455, Miss_rate = 0.050, Pending_hits = 945, Reservation_fails = 16
L2_total_cache_accesses = 3325200
L2_total_cache_misses = 163555
L2_total_cache_miss_rate = 0.0492
L2_total_cache_pending_hits = 20685
L2_total_cache_reservation_fails = 340
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2111485
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16478
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 126727
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1029434
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4059
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 36821
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 331
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2254690
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1070314
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.107
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=7044066
icnt_total_pkts_simt_to_mem=4395780
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 81.7647
	minimum = 6
	maximum = 841
Network latency average = 44.1635
	minimum = 6
	maximum = 588
Slowest packet = 6571757
Flit latency average = 52.8312
	minimum = 6
	maximum = 587
Slowest flit = 11323737
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0538806
	minimum = 0.0422024 (at node 16)
	maximum = 0.318266 (at node 44)
Accepted packet rate average = 0.0538806
	minimum = 0.0422024 (at node 16)
	maximum = 0.318266 (at node 44)
Injected flit rate average = 0.080821
	minimum = 0.0607979 (at node 45)
	maximum = 0.330498 (at node 44)
Accepted flit rate average= 0.080821
	minimum = 0.0506429 (at node 16)
	maximum = 0.624299 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.6984 (16 samples)
	minimum = 6 (16 samples)
	maximum = 443.562 (16 samples)
Network latency average = 21.1595 (16 samples)
	minimum = 6 (16 samples)
	maximum = 369.625 (16 samples)
Flit latency average = 22.0566 (16 samples)
	minimum = 6 (16 samples)
	maximum = 368.875 (16 samples)
Fragmentation average = 0.00904903 (16 samples)
	minimum = 0 (16 samples)
	maximum = 91.6875 (16 samples)
Injected packet rate average = 0.0520185 (16 samples)
	minimum = 0.0422829 (16 samples)
	maximum = 0.131523 (16 samples)
Accepted packet rate average = 0.0520185 (16 samples)
	minimum = 0.0422829 (16 samples)
	maximum = 0.131523 (16 samples)
Injected flit rate average = 0.082303 (16 samples)
	minimum = 0.0547034 (16 samples)
	maximum = 0.180158 (16 samples)
Accepted flit rate average = 0.082303 (16 samples)
	minimum = 0.0647948 (16 samples)
	maximum = 0.239777 (16 samples)
Injected packet size average = 1.58219 (16 samples)
Accepted packet size average = 1.58219 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 55 min, 18 sec (3318 sec)
gpgpu_simulation_rate = 28786 (inst/sec)
gpgpu_simulation_rate = 1665 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 187903
gpu_sim_insn = 15785486
gpu_ipc =      84.0087
gpu_tot_sim_cycle = 5940453
gpu_tot_sim_insn = 111298112
gpu_tot_ipc =      18.7356
gpu_tot_issued_cta = 8687
max_total_param_size = 0
gpu_stall_dramfull = 3854537
gpu_stall_icnt2sh    = 11470704
partiton_reqs_in_parallel = 2595745
partiton_reqs_in_parallel_total    = 40207120
partiton_level_parallism =      13.8143
partiton_level_parallism_total  =       7.2053
partiton_reqs_in_parallel_util = 2595745
partiton_reqs_in_parallel_util_total    = 40207120
gpu_sim_cycle_parition_util = 181827
gpu_tot_sim_cycle_parition_util    = 1932248
partiton_level_parallism_util =      14.2759
partiton_level_parallism_util_total  =      20.2466
partiton_replys_in_parallel = 1198721
partiton_replys_in_parallel_total    = 3325200
L2_BW  =     604.6714 GB/Sec
L2_BW_total  =      72.1823 GB/Sec
gpu_total_sim_rate=25751

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4593533
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 842128
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0021
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 840336
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4588037
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 842128
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4593533
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6163, 6347, 5919, 6019, 5964, 6134, 5745, 5846, 5859, 5440, 5778, 6038, 6234, 6329, 6091, 6536, 6063, 5617, 5469, 5244, 5551, 5938, 5772, 5397, 5979, 5829, 5842, 5795, 5496, 5601, 5479, 5370, 4659, 5256, 5355, 4850, 5298, 4921, 5577, 5086, 4980, 5169, 4921, 5329, 5316, 5128, 4869, 4878, 5880, 5140, 5088, 5356, 4991, 5297, 5377, 5308, 5414, 5395, 4764, 4315, 5387, 4775, 5111, 5411, 
gpgpu_n_tot_thrd_icount = 276623712
gpgpu_n_tot_w_icount = 8644491
gpgpu_n_stall_shd_mem = 16090397
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3379928
gpgpu_n_mem_write_global = 1143797
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9513072
gpgpu_n_store_insn = 2262305
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 26948096
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16033876
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 51635
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:24038404	W0_Idle:63333082	W0_Scoreboard:19188145	W1:1745557	W2:848221	W3:574685	W4:412540	W5:306322	W6:222520	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2648412
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27039424 {8:3379928,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45760488 {40:1143682,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 200902336 {40:2590974,72:156787,136:632167,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9150376 {8:1143797,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1442 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 339 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 5940084 
mrq_lat_table:234075 	5349 	5543 	37981 	29063 	8425 	5795 	8196 	9392 	4225 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3101546 	1325345 	32351 	18640 	11852 	12412 	14220 	6844 	493 	28 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	329273 	103429 	1642611 	1134197 	517341 	633467 	102310 	7921 	10278 	10304 	11809 	13808 	6637 	480 	28 	22 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	584790 	932158 	1742201 	118592 	2210 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	125257 	1017974 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1049 	839 	53 	31 	8 	4 	16 	15 	8 	12 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        46        44        23        20        16        16        16        16        31        31        43        44        45        47        46        45 
dram[1]:        41        45        19        30        16        16        17        16        31        32        42        43        45        45        43        44 
dram[2]:        47        46        20        25        16        16        16        16        31        31        45        44        43        44        43        44 
dram[3]:        46        44        27        28        17        16        16        16        32        30        43        45        44        43        47        46 
dram[4]:        45        45        16        27        16        16        16        16        30        31        46        42        46        44        48        46 
dram[5]:        46        41        26        18        16        16        16        16        31        31        47        44        46        32        46        45 
dram[6]:        46        44        29        18        16        16        17        16        30        30        44        45        47        46        45        44 
dram[7]:        42        44        24        16        16        15        16        16        32        30        43        45        40        45        40        43 
dram[8]:        47        42        27        19        15        15        17        16        31        30        43        43        95        42        40        45 
dram[9]:        44        41        24        16        16        16        17        16        35        33        44        44        44        45        45        46 
dram[10]:        44        40        18        20        17        16        16        16        34        33        46        44        45        48        47        46 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    188368    184659    468563    198350    278201    431495    332834    513748    110400    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    202531    263728    219296    190218    127965    189457    246719    496733    190664    187976    212028    746041 
dram[2]:    428347    188360    260748    336633    184709    184714    266664    216360    115348    275627    201991    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    172398    306908    271712    301586    184663    187904    181522    293141    349571    195609    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    191572    387904    402845    267494    186436    216411    196814    265856    471366    160206 
dram[6]:    183490    307636    308929    191144    268224    329934    301590    233602    254644    387833    191601    251938    421221    363717    185687    289203 
dram[7]:    477618    183499    206112    190397    185119    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    191800    187356    211781    190313    188978    267354    114815    217263    198246    579987    584718    248614    164840    250109    278163    190408 
dram[9]:    194163    210163    135990    184165    335491    471074    291452    115643    516484    496384    107731    503333    188989    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    184683    246211    289556    276797    290418    193448    281505    172812    281056    473219    548809 
average row accesses per activate:
dram[0]:  1.670628  1.678328  1.657744  1.690500  1.692722  1.691499  1.737077  1.736940  1.726465  1.697552  1.706704  1.702338  1.684890  1.732666  1.673319  1.681181 
dram[1]:  1.651786  1.671617  1.649663  1.692012  1.700935  1.666667  1.715837  1.741964  1.713504  1.692375  1.731684  1.745732  1.707103  1.761600  1.689970  1.697130 
dram[2]:  1.647202  1.659414  1.631431  1.616576  1.643220  1.688438  1.689469  1.736014  1.747511  1.728765  1.709302  1.723887  1.694422  1.692989  1.670213  1.711027 
dram[3]:  1.697208  1.650602  1.639608  1.673993  1.697695  1.746812  1.712825  1.725561  1.760770  1.686691  1.737778  1.726465  1.663440  1.706497  1.738077  1.692366 
dram[4]:  1.666944  1.659464  1.631530  1.623878  1.745763  1.701950  1.698370  1.770146  1.728471  1.741966  1.667544  1.736939  1.723372  1.704368  1.726400  1.740170 
dram[5]:  1.669237  1.635452  1.668831  1.693580  1.702629  1.692864  1.725561  1.740402  1.755739  1.684545  1.682884  1.673989  1.699007  1.699149  1.700763  1.724537 
dram[6]:  1.690025  1.667502  1.642170  1.580214  1.668750  1.686151  1.696444  1.722127  1.720930  1.673111  1.699402  1.704036  1.712050  1.763680  1.694839  1.670118 
dram[7]:  1.686501  1.654772  1.638373  1.679666  1.653345  1.675844  1.677620  1.742804  1.730627  1.759746  1.720280  1.735398  1.697233  1.739936  1.704755  1.682700 
dram[8]:  1.661074  1.652659  1.630590  1.636196  1.672614  1.663993  1.713274  1.709402  1.750687  1.736455  1.708225  1.729186  1.920769  1.684091  1.649485  1.683161 
dram[9]:  1.674847  1.662712  1.686582  1.670061  1.679510  1.721724  1.793327  1.729391  1.753259  1.726691  1.717584  1.695009  1.709048  1.729118  1.675940  1.722484 
dram[10]:  1.678808  1.623140  1.683902  1.749248  1.659445  1.653949  1.727435  1.714414  1.700000  1.781934  1.736554  1.733146  1.730709  1.648415  1.742745  1.710466 
average row locality = 348146/204915 = 1.698978
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1406      1400      1312      1312      1354      1399      1391      1357      1340      1357      1296      1321      1523      1532      1515      1545 
dram[1]:      1438      1437      1298      1313      1339      1360      1356      1371      1330      1335      1294      1351      1459      1501      1515      1533 
dram[2]:      1436      1404      1307      1330      1387      1386      1362      1410      1329      1297      1332      1341      1458      1559      1497      1523 
dram[3]:      1418      1390      1359      1340      1387      1372      1348      1373      1331      1300      1366      1346      1521      1535      1509      1504 
dram[4]:      1434      1382      1312      1349      1388      1349      1349      1371      1351      1302      1338      1327      1520      1488      1493      1529 
dram[5]:      1402      1397      1333      1313      1357      1348      1377      1372      1342      1298      1333      1331      1504      1511      1510      1528 
dram[6]:      1458      1440      1370      1330      1345      1342      1398      1424      1338      1337      1377      1342      1494      1517      1518      1533 
dram[7]:      1373      1417      1371      1338      1377      1375      1359      1367      1327      1346      1356      1359      1497      1493      1523      1480 
dram[8]:      1414      1401      1346      1332      1361      1344      1373      1407      1348      1326      1364      1315      1520      1522      1534      1530 
dram[9]:      1389      1401      1294      1251      1371      1379      1396      1379      1309      1317      1344      1297      1499      1508      1521      1494 
dram[10]:      1433      1412      1303      1321      1371      1346      1393      1389      1327      1353      1334      1294      1494      1534      1500      1524 
total reads: 245720
bank skew: 1559/1251 = 1.25
chip skew: 22563/22149 = 1.02
number of total write accesses:
dram[0]:       562       567       422       414       530       531       558       505       604       585       537       572       696       717       749       733 
dram[1]:       597       589       416       445       481       525       540       580       548       596       526       592       680       701       709       714 
dram[2]:       595       579       437       445       552       527       515       576       602       494       579       557       638       735       701       727 
dram[3]:       527       528       479       488       528       546       495       551       590       525       589       598       713       750       714       713 
dram[4]:       568       538       437       460       569       484       526       562       616       541       563       568       729       697       665       728 
dram[5]:       546       559       466       428       521       526       547       532       570       555       604       574       720       686       718       707 
dram[6]:       592       556       507       443       524       533       558       584       586       567       613       558       694       707       748       725 
dram[7]:       526       577       482       471       526       512       530       510       549       595       612       602       650       668       700       689 
dram[8]:       566       526       477       440       514       523       563       593       562       565       609       575       977       701       706       749 
dram[9]:       522       561       428       389       547       539       539       551       574       572       590       537       692       707       708       697 
dram[10]:       595       552       423       423       544       518       540       514       577       600       571       557       704       754       722       715 
total reads: 102426
bank skew: 977/389 = 2.51
chip skew: 9646/9153 = 1.05
average mf latency per bank:
dram[0]:       4617      4517      5173      4987      4825      4866      4655      4972      4736      4782      5062      4970      3438      3319      3069      3124
dram[1]:       4359      4429      5063      4923      5072      4930      4865      4752      5055      4872      5335      4849      3418      3295      3194      3149
dram[2]:       4475      4592      4863      4720      4913      4873      4858      4663      4872      5273      4774      4866      3430      3161      3162      3296
dram[3]:       4725      4671      4578      4655      4952      4835      4913      4795      4849      5239      4701      4712      3404      3337      3247      3242
dram[4]:       4468      4708      5017      4760      4775      5000      4886      4817      4764      5072      4967      4813      3363      3410      3365      3253
dram[5]:       4625      4637      4825      4951      5004      4979      4930      4852      4997      5026      4768      4801      3356      3472      3280      3261
dram[6]:       4409      4455      4730      5038      5017      4917      4935      4641      4949      4906      4669      4980      3476      3338      3154      3177
dram[7]:       4692      4535      4770      4918      4900      5052      4994      4966      5062      4901      4729      4952      3460      3366      3300      3425
dram[8]:       4542      4763      4673      4958      4964      5036      4683      4638      4866      4974      4610      4871      5621      3342      3325      3169
dram[9]:       4657      4665      5037      5299      4814      4835      4754      4709      4822      5070      4685      4860      3323      3421      3278      3418
dram[10]:       4446      4433      5065      5146      4742      4979      4784      4781      4809      4799      4806      4896      3353      3251      3257      3151
maximum mf latency per bank:
dram[0]:     230680     51162     57699     58415     51483     84262     31529     73682     31364     27691     51444     73384    112927     54253     49184     34470
dram[1]:      48504     48563    128582     58320     51483     51488     51639     51674     47325     90833    248804     54728     55492     55521     53089     53080
dram[2]:      50809     50908    213550     51742     98251     51601     51617     89547     51989     60913     51516    112938     56079     79960     50981    230279
dram[3]:     257915     50873     51732     51720    193082     52420     54283     54527     60932    171042     50069     37054    157904    208804     54754     54720
dram[4]:      51330     51209    240381     51939     53982     53971     54401     54403     60917     60919    151099     50693     54302     54304     49565     54657
dram[5]:      51190     53272     51932     51964     78590     54020     68354     54423     46374     46423     50667     50695     52584     85125     54641     31698
dram[6]:      53226     53216     77721    213540     69001     53989     73658     34053     46814     48848     50087     73470    143804    124249     54618     66251
dram[7]:      53234     53392     54574     67274     34507     73585    219375     32761     48756     48139    137045    248157     55191     55196     54664    257910
dram[8]:      36305     55108     54575     53951     48374     89441     32837     31162     48116     48126     30998     30516    112958     55191    248288     54714
dram[9]:      55160     55165     53934     53981     52135     52138     33457     33447     48116    230458    112944     36480     55237     53314     54707    180433
dram[10]:      55132     51125     57661    258751     32574     52210     75319     31671     48128     46911     85985     51394     53272     53564     54686     34242
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3937976 n_nop=3788486 n_act=18645 n_pre=18629 n_req=31642 n_rd=89440 n_write=22776 bw_util=0.05699
n_activity=611717 dram_eff=0.3669
bk0: 5624a 3869805i bk1: 5600a 3869675i bk2: 5248a 3875558i bk3: 5248a 3875675i bk4: 5416a 3870212i bk5: 5596a 3866660i bk6: 5564a 3868155i bk7: 5428a 3870028i bk8: 5360a 3869322i bk9: 5428a 3868284i bk10: 5184a 3874258i bk11: 5284a 3871576i bk12: 6092a 3860750i bk13: 6128a 3860578i bk14: 6060a 3859726i bk15: 6180a 3857393i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.403891
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3937976 n_nop=3789285 n_act=18492 n_pre=18476 n_req=31469 n_rd=88920 n_write=22803 bw_util=0.05674
n_activity=610760 dram_eff=0.3658
bk0: 5752a 3866675i bk1: 5748a 3866259i bk2: 5192a 3874423i bk3: 5252a 3870748i bk4: 5356a 3870715i bk5: 5440a 3866202i bk6: 5424a 3868417i bk7: 5484a 3867217i bk8: 5320a 3868103i bk9: 5340a 3867808i bk10: 5176a 3874670i bk11: 5404a 3869288i bk12: 5836a 3863229i bk13: 6004a 3861391i bk14: 6060a 3860108i bk15: 6132a 3859085i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.423312
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3937976 n_nop=3788345 n_act=18746 n_pre=18730 n_req=31617 n_rd=89432 n_write=22723 bw_util=0.05696
n_activity=607891 dram_eff=0.369
bk0: 5744a 3864423i bk1: 5616a 3865549i bk2: 5228a 3874003i bk3: 5320a 3872291i bk4: 5548a 3864576i bk5: 5544a 3865551i bk6: 5448a 3869351i bk7: 5640a 3866099i bk8: 5316a 3868846i bk9: 5188a 3872175i bk10: 5328a 3871471i bk11: 5364a 3871736i bk12: 5832a 3865163i bk13: 6236a 3857690i bk14: 5988a 3859850i bk15: 6092a 3859494i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.406078
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3937976 n_nop=3788272 n_act=18633 n_pre=18617 n_req=31733 n_rd=89596 n_write=22858 bw_util=0.05711
n_activity=614220 dram_eff=0.3662
bk0: 5672a 3868845i bk1: 5560a 3868826i bk2: 5436a 3870195i bk3: 5360a 3872047i bk4: 5548a 3868507i bk5: 5488a 3868215i bk6: 5392a 3868982i bk7: 5492a 3865883i bk8: 5324a 3868717i bk9: 5200a 3872131i bk10: 5464a 3870762i bk11: 5384a 3870072i bk12: 6084a 3857128i bk13: 6140a 3857204i bk14: 6036a 3861353i bk15: 6016a 3860667i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.437307
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3937976 n_nop=3789205 n_act=18499 n_pre=18483 n_req=31533 n_rd=89128 n_write=22661 bw_util=0.05677
n_activity=609832 dram_eff=0.3666
bk0: 5736a 3866391i bk1: 5528a 3869300i bk2: 5248a 3873881i bk3: 5396a 3870515i bk4: 5552a 3865585i bk5: 5396a 3868628i bk6: 5396a 3866895i bk7: 5484a 3865974i bk8: 5404a 3867906i bk9: 5208a 3872688i bk10: 5352a 3870161i bk11: 5308a 3871757i bk12: 6080a 3860662i bk13: 5952a 3860985i bk14: 5972a 3861319i bk15: 6116a 3860290i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.42662
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3937976 n_nop=3789055 n_act=18574 n_pre=18558 n_req=31515 n_rd=89024 n_write=22765 bw_util=0.05677
n_activity=611801 dram_eff=0.3654
bk0: 5608a 3868581i bk1: 5588a 3869137i bk2: 5332a 3873077i bk3: 5252a 3876344i bk4: 5428a 3871238i bk5: 5392a 3869034i bk6: 5508a 3867088i bk7: 5488a 3867279i bk8: 5368a 3868684i bk9: 5192a 3870891i bk10: 5332a 3871710i bk11: 5324a 3869930i bk12: 6016a 3862420i bk13: 6044a 3862540i bk14: 6040a 3860110i bk15: 6112a 3860718i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.401349
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3937976 n_nop=3786447 n_act=18996 n_pre=18980 n_req=32058 n_rd=90252 n_write=23301 bw_util=0.05767
n_activity=615200 dram_eff=0.3692
bk0: 5832a 3865699i bk1: 5760a 3866639i bk2: 5480a 3872552i bk3: 5320a 3872193i bk4: 5380a 3868789i bk5: 5368a 3866039i bk6: 5592a 3864420i bk7: 5696a 3865522i bk8: 5352a 3866909i bk9: 5348a 3868389i bk10: 5508a 3866655i bk11: 5368a 3867649i bk12: 5976a 3861486i bk13: 6068a 3862035i bk14: 6072a 3859654i bk15: 6132a 3857105i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.428998
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3937976 n_nop=3788808 n_act=18580 n_pre=18564 n_req=31557 n_rd=89432 n_write=22592 bw_util=0.05689
n_activity=607750 dram_eff=0.3687
bk0: 5492a 3868646i bk1: 5668a 3869831i bk2: 5484a 3872027i bk3: 5352a 3872677i bk4: 5508a 3867583i bk5: 5500a 3867688i bk6: 5436a 3867692i bk7: 5468a 3869535i bk8: 5308a 3871516i bk9: 5384a 3870986i bk10: 5424a 3868975i bk11: 5436a 3868592i bk12: 5988a 3861914i bk13: 5972a 3862503i bk14: 6092a 3858663i bk15: 5920a 3861938i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.41561
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3937976 n_nop=3787212 n_act=18862 n_pre=18846 n_req=32083 n_rd=89748 n_write=23308 bw_util=0.05742
n_activity=616433 dram_eff=0.3668
bk0: 5656a 3870440i bk1: 5604a 3870499i bk2: 5384a 3873072i bk3: 5328a 3874568i bk4: 5444a 3868126i bk5: 5376a 3867552i bk6: 5492a 3867249i bk7: 5628a 3864785i bk8: 5392a 3869906i bk9: 5304a 3871209i bk10: 5456a 3869484i bk11: 5260a 3870979i bk12: 6080a 3859883i bk13: 6088a 3859842i bk14: 6136a 3858947i bk15: 6120a 3859294i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.400664
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3937976 n_nop=3790341 n_act=18316 n_pre=18300 n_req=31302 n_rd=88596 n_write=22423 bw_util=0.05638
n_activity=606193 dram_eff=0.3663
bk0: 5556a 3869282i bk1: 5604a 3867496i bk2: 5176a 3876386i bk3: 5004a 3878303i bk4: 5484a 3867220i bk5: 5516a 3867645i bk6: 5584a 3868387i bk7: 5516a 3867713i bk8: 5236a 3869538i bk9: 5268a 3870106i bk10: 5376a 3871315i bk11: 5188a 3871937i bk12: 5996a 3862001i bk13: 6032a 3860947i bk14: 6084a 3860248i bk15: 5976a 3860344i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.41758
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3937976 n_nop=3788691 n_act=18573 n_pre=18557 n_req=31637 n_rd=89312 n_write=22843 bw_util=0.05696
n_activity=606117 dram_eff=0.3701
bk0: 5732a 3865068i bk1: 5648a 3867554i bk2: 5212a 3874857i bk3: 5284a 3873557i bk4: 5484a 3865735i bk5: 5384a 3865811i bk6: 5572a 3865951i bk7: 5556a 3866878i bk8: 5308a 3869428i bk9: 5412a 3868852i bk10: 5336a 3871523i bk11: 5176a 3872500i bk12: 5976a 3860646i bk13: 6136a 3857058i bk14: 6000a 3860306i bk15: 6096a 3857764i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.438507

========= L2 cache stats =========
L2_cache_bank[0]: Access = 203494, Miss = 11137, Miss_rate = 0.055, Pending_hits = 1032, Reservation_fails = 11
L2_cache_bank[1]: Access = 204825, Miss = 11223, Miss_rate = 0.055, Pending_hits = 1004, Reservation_fails = 19
L2_cache_bank[2]: Access = 203921, Miss = 11029, Miss_rate = 0.054, Pending_hits = 985, Reservation_fails = 14
L2_cache_bank[3]: Access = 204543, Miss = 11201, Miss_rate = 0.055, Pending_hits = 1027, Reservation_fails = 17
L2_cache_bank[4]: Access = 203926, Miss = 11108, Miss_rate = 0.054, Pending_hits = 992, Reservation_fails = 10
L2_cache_bank[5]: Access = 205028, Miss = 11250, Miss_rate = 0.055, Pending_hits = 997, Reservation_fails = 7
L2_cache_bank[6]: Access = 205141, Miss = 11239, Miss_rate = 0.055, Pending_hits = 1039, Reservation_fails = 12
L2_cache_bank[7]: Access = 204015, Miss = 11160, Miss_rate = 0.055, Pending_hits = 977, Reservation_fails = 19
L2_cache_bank[8]: Access = 204756, Miss = 11185, Miss_rate = 0.055, Pending_hits = 1022, Reservation_fails = 15
L2_cache_bank[9]: Access = 204618, Miss = 11097, Miss_rate = 0.054, Pending_hits = 962, Reservation_fails = 26
L2_cache_bank[10]: Access = 204736, Miss = 11158, Miss_rate = 0.054, Pending_hits = 992, Reservation_fails = 16
L2_cache_bank[11]: Access = 204819, Miss = 11098, Miss_rate = 0.054, Pending_hits = 999, Reservation_fails = 17
L2_cache_bank[12]: Access = 204923, Miss = 11298, Miss_rate = 0.055, Pending_hits = 1035, Reservation_fails = 16
L2_cache_bank[13]: Access = 205297, Miss = 11265, Miss_rate = 0.055, Pending_hits = 997, Reservation_fails = 19
L2_cache_bank[14]: Access = 204654, Miss = 11183, Miss_rate = 0.055, Pending_hits = 959, Reservation_fails = 17
L2_cache_bank[15]: Access = 205078, Miss = 11175, Miss_rate = 0.054, Pending_hits = 992, Reservation_fails = 23
L2_cache_bank[16]: Access = 233916, Miss = 11260, Miss_rate = 0.048, Pending_hits = 1227, Reservation_fails = 16
L2_cache_bank[17]: Access = 204248, Miss = 11177, Miss_rate = 0.055, Pending_hits = 978, Reservation_fails = 23
L2_cache_bank[18]: Access = 203028, Miss = 11123, Miss_rate = 0.055, Pending_hits = 997, Reservation_fails = 23
L2_cache_bank[19]: Access = 202820, Miss = 11026, Miss_rate = 0.054, Pending_hits = 984, Reservation_fails = 27
L2_cache_bank[20]: Access = 202456, Miss = 11155, Miss_rate = 0.055, Pending_hits = 1016, Reservation_fails = 17
L2_cache_bank[21]: Access = 203679, Miss = 11173, Miss_rate = 0.055, Pending_hits = 1018, Reservation_fails = 19
L2_total_cache_accesses = 4523921
L2_total_cache_misses = 245720
L2_total_cache_miss_rate = 0.0543
L2_total_cache_pending_hits = 22231
L2_total_cache_reservation_fails = 383
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3165022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17960
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 196946
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1090907
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4123
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48767
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 372
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3379928
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1143797
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.132
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=9957865
icnt_total_pkts_simt_to_mem=5667987
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 86.1322
	minimum = 6
	maximum = 1284
Network latency average = 45.4695
	minimum = 6
	maximum = 1039
Slowest packet = 6659886
Flit latency average = 33.7351
	minimum = 6
	maximum = 1039
Slowest flit = 11453685
Fragmentation average = 0.0281317
	minimum = 0
	maximum = 771
Injected packet rate average = 0.12759
	minimum = 0.107205 (at node 18)
	maximum = 0.146646 (at node 33)
Accepted packet rate average = 0.12759
	minimum = 0.107205 (at node 18)
	maximum = 0.146646 (at node 33)
Injected flit rate average = 0.222776
	minimum = 0.113857 (at node 18)
	maximum = 0.3568 (at node 33)
Accepted flit rate average= 0.222776
	minimum = 0.151701 (at node 48)
	maximum = 0.289321 (at node 10)
Injected packet length average = 1.74603
Accepted packet length average = 1.74603
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.7239 (17 samples)
	minimum = 6 (17 samples)
	maximum = 493 (17 samples)
Network latency average = 22.5895 (17 samples)
	minimum = 6 (17 samples)
	maximum = 409 (17 samples)
Flit latency average = 22.7436 (17 samples)
	minimum = 6 (17 samples)
	maximum = 408.294 (17 samples)
Fragmentation average = 0.0101715 (17 samples)
	minimum = 0 (17 samples)
	maximum = 131.647 (17 samples)
Injected packet rate average = 0.0564639 (17 samples)
	minimum = 0.0461019 (17 samples)
	maximum = 0.132413 (17 samples)
Accepted packet rate average = 0.0564639 (17 samples)
	minimum = 0.0461019 (17 samples)
	maximum = 0.132413 (17 samples)
Injected flit rate average = 0.0905662 (17 samples)
	minimum = 0.0581831 (17 samples)
	maximum = 0.190548 (17 samples)
Accepted flit rate average = 0.0905662 (17 samples)
	minimum = 0.0699069 (17 samples)
	maximum = 0.242692 (17 samples)
Injected packet size average = 1.60397 (17 samples)
Accepted packet size average = 1.60397 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 12 min, 2 sec (4322 sec)
gpgpu_simulation_rate = 25751 (inst/sec)
gpgpu_simulation_rate = 1374 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 10377
gpu_sim_insn = 4532584
gpu_ipc =     436.7914
gpu_tot_sim_cycle = 6172980
gpu_tot_sim_insn = 115830696
gpu_tot_ipc =      18.7641
gpu_tot_issued_cta = 9198
max_total_param_size = 0
gpu_stall_dramfull = 3854684
gpu_stall_icnt2sh    = 11470934
partiton_reqs_in_parallel = 228147
partiton_reqs_in_parallel_total    = 42802865
partiton_level_parallism =      21.9858
partiton_level_parallism_total  =       6.9709
partiton_reqs_in_parallel_util = 228147
partiton_reqs_in_parallel_util_total    = 42802865
gpu_sim_cycle_parition_util = 10377
gpu_tot_sim_cycle_parition_util    = 2114075
partiton_level_parallism_util =      21.9858
partiton_level_parallism_util_total  =      20.2551
partiton_replys_in_parallel = 29483
partiton_replys_in_parallel_total    = 4523921
L2_BW  =     269.2991 GB/Sec
L2_BW_total  =      69.9160 GB/Sec
gpu_total_sim_rate=26499

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4701918
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 883008
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 881216
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4696422
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 883008
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4701918
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6313, 6482, 6084, 6154, 6099, 6254, 5895, 5996, 6024, 5560, 5943, 6158, 6399, 6494, 6256, 6656, 6183, 5797, 5649, 5394, 5716, 6103, 5937, 5547, 6129, 5979, 5992, 5945, 5661, 5751, 5644, 5550, 4773, 5400, 5499, 4964, 5412, 5050, 5721, 5185, 5109, 5313, 5035, 5473, 5430, 5272, 4983, 4992, 5979, 5284, 5202, 5470, 5120, 5411, 5506, 5437, 5543, 5494, 4893, 4414, 5501, 4904, 5240, 5540, 
gpgpu_n_tot_thrd_icount = 283207584
gpgpu_n_tot_w_icount = 8850237
gpgpu_n_stall_shd_mem = 16274047
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3388099
gpgpu_n_mem_write_global = 1165109
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9774516
gpgpu_n_store_insn = 2296617
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 28256256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16217485
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 51676
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:24345176	W0_Idle:63378458	W0_Scoreboard:19237146	W1:1778480	W2:866041	W3:580680	W4:414130	W5:306564	W6:222564	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2795544
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27104792 {8:3388099,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46612968 {40:1164994,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 201229176 {40:2599145,72:156787,136:632167,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9320872 {8:1165109,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1442 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 339 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 6172979 
mrq_lat_table:237191 	5426 	5746 	38559 	29351 	8581 	5953 	8281 	9392 	4225 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3126235 	1330116 	32374 	18640 	11852 	12412 	14220 	6844 	493 	28 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	333265 	104524 	1643795 	1140406 	531775 	635858 	102488 	7921 	10278 	10304 	11809 	13808 	6637 	480 	28 	22 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	592043 	933045 	1742232 	118592 	2210 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	125257 	1039286 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1069 	840 	53 	31 	8 	4 	16 	15 	8 	12 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        46        44        23        20        16        16        16        16        31        31        43        44        45        47        46        45 
dram[1]:        41        45        19        30        16        16        17        16        31        32        42        43        45        45        43        44 
dram[2]:        47        46        20        25        16        16        16        16        31        31        45        44        43        44        43        44 
dram[3]:        46        44        27        28        17        16        16        16        32        30        43        45        44        43        47        46 
dram[4]:        45        45        16        27        16        16        16        16        30        31        46        42        46        44        48        46 
dram[5]:        46        41        26        18        16        16        16        16        31        31        47        44        46        38        46        45 
dram[6]:        46        44        29        18        16        16        17        16        30        30        44        45        47        46        45        44 
dram[7]:        42        44        24        16        16        15        16        16        32        30        43        45        40        45        40        43 
dram[8]:        47        42        27        19        15        15        17        16        31        30        43        43        95        42        40        45 
dram[9]:        44        41        24        16        16        16        17        16        35        33        44        44        44        45        45        46 
dram[10]:        44        40        18        20        17        16        16        16        34        33        46        44        45        48        47        46 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    188368    184659    468563    198350    278201    431495    332834    513748    110400    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    202531    263728    219296    190218    127965    189457    246719    496733    190664    187976    212028    746041 
dram[2]:    428347    188360    260748    336633    184709    184714    266664    216360    115348    275627    201991    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    172398    306908    271712    301586    184663    187904    181522    293141    349571    195609    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    191572    387904    402845    267494    186436    216411    196814    265856    471366    160206 
dram[6]:    183490    307636    308929    191144    268224    329934    301590    233602    254644    387833    191601    251938    421221    363717    185687    289203 
dram[7]:    477618    183499    206112    190397    185119    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    191800    187356    211781    190313    188978    267354    114815    217263    198246    579987    584718    248614    164840    250109    278163    190408 
dram[9]:    194163    210163    135990    184165    335491    471074    291452    115643    516484    496384    107731    503333    188989    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    184683    246211    289556    276797    290418    193448    281505    172812    281056    473219    548809 
average row accesses per activate:
dram[0]:  1.697970  1.708440  1.670162  1.704790  1.691480  1.690893  1.737968  1.736253  1.744907  1.718150  1.740465  1.731839  1.714936  1.758833  1.695203  1.704930 
dram[1]:  1.677733  1.702391  1.660269  1.699234  1.700560  1.667549  1.716998  1.743979  1.732727  1.709677  1.768281  1.775090  1.731688  1.789474  1.715909  1.721804 
dram[2]:  1.673403  1.691729  1.641122  1.623636  1.643824  1.687500  1.688789  1.736014  1.765077  1.750482  1.739518  1.753846  1.721998  1.714706  1.697269  1.737680 
dram[3]:  1.728858  1.679828  1.641459  1.677302  1.697077  1.747723  1.712430  1.725402  1.778285  1.708487  1.769708  1.757979  1.690423  1.733035  1.766771  1.719939 
dram[4]:  1.698254  1.689061  1.641193  1.631390  1.744435  1.700649  1.698011  1.770567  1.749123  1.759887  1.699038  1.765782  1.749236  1.733645  1.756390  1.765157 
dram[5]:  1.705480  1.663621  1.678108  1.698737  1.704442  1.691892  1.724261  1.741552  1.774931  1.704340  1.715278  1.707895  1.728659  1.726641  1.723744  1.756549 
dram[6]:  1.719342  1.695254  1.650960  1.581333  1.667558  1.685535  1.695765  1.723222  1.741103  1.691769  1.729753  1.737030  1.736719  1.794933  1.721973  1.693667 
dram[7]:  1.719610  1.684909  1.646384  1.682746  1.652513  1.676732  1.675819  1.742115  1.751838  1.777277  1.752182  1.764758  1.726914  1.768675  1.729502  1.705019 
dram[8]:  1.691213  1.682635  1.635147  1.645161  1.672614  1.664292  1.713151  1.710256  1.767548  1.758937  1.742215  1.759817  2.016858  1.711044  1.679176  1.709440 
dram[9]:  1.710780  1.688608  1.699609  1.678499  1.680944  1.721326  1.792784  1.728086  1.776230  1.748863  1.749778  1.728611  1.735614  1.761868  1.700450  1.754317 
dram[10]:  1.706028  1.652927  1.691262  1.760000  1.658304  1.653369  1.728571  1.713130  1.727029  1.802906  1.765880  1.767507  1.759245  1.672414  1.772122  1.737605 
average row locality = 352807/205384 = 1.717792
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1421      1416      1319      1318      1354      1400      1392      1358      1351      1370      1311      1337      1541      1549      1530      1561 
dram[1]:      1453      1453      1304      1318      1340      1363      1357      1375      1341      1348      1314      1367      1475      1521      1533      1551 
dram[2]:      1451      1420      1311      1333      1390      1388      1365      1410      1342      1308      1350      1359      1475      1575      1515      1543 
dram[3]:      1434      1406      1361      1343      1388      1373      1350      1376      1342      1313      1383      1363      1541      1552      1528      1523 
dram[4]:      1450      1398      1316      1352      1389      1350      1350      1374      1362      1313      1356      1343      1536      1507      1510      1546 
dram[5]:      1418      1413      1337      1316      1359      1350      1378      1375      1353      1309      1348      1351      1523      1528      1527      1547 
dram[6]:      1473      1455      1374      1332      1346      1342      1401      1427      1351      1348      1396      1360      1510      1536      1534      1552 
dram[7]:      1389      1433      1375      1340      1379      1375      1360      1367      1339      1358      1374      1376      1516      1509      1539      1497 
dram[8]:      1430      1417      1350      1336      1361      1346      1375      1408      1358      1339      1380      1332      1538      1538      1550      1547 
dram[9]:      1405      1417      1300      1255      1375      1381      1398      1380      1321      1331      1360      1317      1517      1527      1538      1511 
dram[10]:      1449      1428      1309      1326      1372      1346      1396      1390      1340      1366      1351      1310      1510      1553      1517      1541 
total reads: 247641
bank skew: 1575/1255 = 1.25
chip skew: 22737/22333 = 1.02
number of total write accesses:
dram[0]:       586       588       433       426       532       531       558       505       619       599       560       594       721       741       767       756 
dram[1]:       619       612       426       456       483       528       542       580       565       613       548       614       700       723       732       739 
dram[2]:       619       605       445       453       553       529       518       576       619       509       600       579       662       757       722       749 
dram[3]:       549       551       484       497       528       546       496       553       607       539       615       620       736       772       737       737 
dram[4]:       593       563       445       467       570       485       528       563       632       556       586       587       752       719       689       754 
dram[5]:       574       590       472       432       521       528       548       532       587       576       628       596       745       708       738       733 
dram[6]:       616       581       518       447       525       534       561       584       606       584       633       582       713       731       770       748 
dram[7]:       549       599       492       474       528       513       532       511       567       613       634       627       672       693       718       711 
dram[8]:       591       550       483       449       514       523       566       593       581       580       634       595      1094       724       732       771 
dram[9]:       547       584       437       400       548       540       540       552       592       591       612       562       715       737       727       724 
dram[10]:       617       577       433       434       545       519       540       515       596       619       595       583       726       775       746       737 
total reads: 105166
bank skew: 1094/400 = 2.73
chip skew: 9980/9408 = 1.06
average mf latency per bank:
dram[0]:       4536      4443      5129      4946      4833      4877      4666      4984      4693      4734      4978      4891      3386      3274      3037      3085
dram[1]:       4292      4355      5026      4888      5077      4926      4871      4756      5000      4816      5234      4776      3375      3247      3150      3103
dram[2]:       4400      4505      4839      4700      4916      4875      4856      4676      4815      5216      4698      4784      3379      3122      3120      3249
dram[3]:       4644      4587      4570      4635      4962      4845      4919      4798      4798      5181      4618      4636      3354      3294      3200      3193
dram[4]:       4388      4617      4992      4743      4782      5007      4894      4820      4717      5020      4881      4744      3320      3360      3317      3205
dram[5]:       4533      4539      4809      4940      5012      4981      4939      4858      4944      4960      4694      4716      3304      3425      3240      3210
dram[6]:       4336      4377      4701      5029      5025      4928      4934      4647      4884      4853      4598      4891      3435      3289      3115      3134
dram[7]:       4608      4461      4743      4914      4902      5062      5001      4978      5002      4846      4654      4868      3410      3319      3265      3379
dram[8]:       4461      4677      4657      4931      4978      5046      4687      4652      4815      4922      4540      4800      5804      3301      3280      3131
dram[9]:       4570      4584      5004      5262      4814      4841      4762      4719      4766      5004      4615      4765      3275      3361      3240      3365
dram[10]:       4374      4352      5029      5109      4750      4989      4792      4792      4748      4740      4724      4808      3311      3207      3211      3109
maximum mf latency per bank:
dram[0]:     230680     51162     57699     58415     51483     84262     31529     73682     31364     27691     51444     73384    112927     54253     49184     34470
dram[1]:      48504     48563    128582     58320     51483     51488     51639     51674     47325     90833    248804     54728     55492     55521     53089     53080
dram[2]:      50809     50908    213550     51742     98251     51601     51617     89547     51989     60913     51516    112938     56079     79960     50981    230279
dram[3]:     257915     50873     51732     51720    193082     52420     54283     54527     60932    171042     50069     37054    157904    208804     54754     54720
dram[4]:      51330     51209    240381     51939     53982     53971     54401     54403     60917     60919    151099     50693     54302     54304     49565     54657
dram[5]:      51190     53272     51932     51964     78590     54020     68354     54423     46374     46423     50667     50695     52584     85125     54641     31698
dram[6]:      53226     53216     77721    213540     69001     53989     73658     34053     46814     48848     50087     73470    143804    124249     54618     66251
dram[7]:      53234     53392     54574     67274     34507     73585    219375     32761     48756     48139    137045    248157     55191     55196     54664    257910
dram[8]:      36305     55108     54575     53951     48374     89441     32837     31162     48116     48126     30998     30516    112958     55191    248288     54714
dram[9]:      55160     55165     53934     53981     52135     52138     33457     33447     48116    230458    112944     36480     55237     53314     54707    180433
dram[10]:      55132     51125     57661    258751     32574     52210     75319     31671     48128     46911     85985     51394     53272     53564     54686     34242
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3957243 n_nop=3806726 n_act=18680 n_pre=18664 n_req=32044 n_rd=90112 n_write=23061 bw_util=0.0572
n_activity=616982 dram_eff=0.3669
bk0: 5684a 3888563i bk1: 5664a 3888515i bk2: 5276a 3894543i bk3: 5272a 3894687i bk4: 5416a 3889404i bk5: 5600a 3885888i bk6: 5568a 3887414i bk7: 5432a 3889267i bk8: 5404a 3888160i bk9: 5480a 3887110i bk10: 5244a 3892997i bk11: 5348a 3890298i bk12: 6164a 3879463i bk13: 6196a 3879275i bk14: 6120a 3878631i bk15: 6244a 3876207i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.40364
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3957243 n_nop=3807405 n_act=18543 n_pre=18527 n_req=31893 n_rd=89652 n_write=23116 bw_util=0.05699
n_activity=616657 dram_eff=0.3657
bk0: 5812a 3885387i bk1: 5812a 3885051i bk2: 5216a 3893471i bk3: 5272a 3889696i bk4: 5360a 3889874i bk5: 5452a 3885344i bk6: 5428a 3887623i bk7: 5500a 3886426i bk8: 5364a 3886893i bk9: 5392a 3886531i bk10: 5256a 3893410i bk11: 5468a 3887920i bk12: 5900a 3882033i bk13: 6084a 3880072i bk14: 6132a 3878877i bk15: 6204a 3877735i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.42287
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3957243 n_nop=3806491 n_act=18794 n_pre=18778 n_req=32030 n_rd=90140 n_write=23040 bw_util=0.0572
n_activity=613709 dram_eff=0.3688
bk0: 5804a 3883204i bk1: 5680a 3884250i bk2: 5244a 3893122i bk3: 5332a 3891409i bk4: 5560a 3883748i bk5: 5552a 3884722i bk6: 5460a 3888464i bk7: 5640a 3885363i bk8: 5368a 3887505i bk9: 5232a 3891047i bk10: 5400a 3890174i bk11: 5436a 3890414i bk12: 5900a 3883875i bk13: 6300a 3876472i bk14: 6060a 3878685i bk15: 6172a 3878198i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.406037
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3957243 n_nop=3806456 n_act=18677 n_pre=18661 n_req=32143 n_rd=90304 n_write=23145 bw_util=0.05734
n_activity=619613 dram_eff=0.3662
bk0: 5736a 3887669i bk1: 5624a 3887569i bk2: 5444a 3889305i bk3: 5372a 3891055i bk4: 5552a 3887735i bk5: 5492a 3887470i bk6: 5400a 3888164i bk7: 5504a 3885051i bk8: 5368a 3887469i bk9: 5252a 3891002i bk10: 5532a 3889400i bk11: 5452a 3888743i bk12: 6164a 3875869i bk13: 6208a 3875952i bk14: 6112a 3880104i bk15: 6092a 3879348i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.437222
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3957243 n_nop=3807417 n_act=18539 n_pre=18523 n_req=31941 n_rd=89808 n_write=22956 bw_util=0.05699
n_activity=615158 dram_eff=0.3666
bk0: 5800a 3885171i bk1: 5592a 3888002i bk2: 5264a 3892978i bk3: 5408a 3889678i bk4: 5556a 3884773i bk5: 5400a 3887828i bk6: 5400a 3886092i bk7: 5496a 3885165i bk8: 5448a 3886720i bk9: 5252a 3891516i bk10: 5424a 3888917i bk11: 5372a 3890518i bk12: 6144a 3879455i bk13: 6028a 3879767i bk14: 6040a 3880076i bk15: 6184a 3878942i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.425989
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3957243 n_nop=3807238 n_act=18614 n_pre=18598 n_req=31940 n_rd=89728 n_write=23065 bw_util=0.05701
n_activity=617494 dram_eff=0.3653
bk0: 5672a 3887359i bk1: 5652a 3887761i bk2: 5348a 3892231i bk3: 5264a 3895519i bk4: 5436a 3890489i bk5: 5400a 3888185i bk6: 5512a 3886285i bk7: 5500a 3886498i bk8: 5412a 3887413i bk9: 5236a 3889541i bk10: 5392a 3890500i bk11: 5404a 3888697i bk12: 6092a 3881168i bk13: 6112a 3881362i bk14: 6108a 3878942i bk15: 6188a 3879479i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.401697
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3957243 n_nop=3804616 n_act=19042 n_pre=19026 n_req=32470 n_rd=90948 n_write=23611 bw_util=0.0579
n_activity=620818 dram_eff=0.3691
bk0: 5892a 3884481i bk1: 5820a 3885319i bk2: 5496a 3891627i bk3: 5328a 3891309i bk4: 5384a 3887983i bk5: 5368a 3885270i bk6: 5604a 3883543i bk7: 5708a 3884727i bk8: 5404a 3885598i bk9: 5392a 3887170i bk10: 5584a 3885330i bk11: 5440a 3886375i bk12: 6040a 3880347i bk13: 6144a 3880814i bk14: 6136a 3878468i bk15: 6208a 3875823i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.428661
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3957243 n_nop=3807022 n_act=18622 n_pre=18606 n_req=31959 n_rd=90104 n_write=22889 bw_util=0.05711
n_activity=613264 dram_eff=0.3685
bk0: 5556a 3887533i bk1: 5732a 3888713i bk2: 5500a 3891080i bk3: 5360a 3891854i bk4: 5516a 3886713i bk5: 5500a 3886943i bk6: 5440a 3886858i bk7: 5468a 3888774i bk8: 5356a 3890261i bk9: 5432a 3889659i bk10: 5496a 3887747i bk11: 5504a 3887255i bk12: 6064a 3880712i bk13: 6036a 3881204i bk14: 6156a 3877567i bk15: 5988a 3880657i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.416194
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3957243 n_nop=3805347 n_act=18898 n_pre=18882 n_req=32585 n_rd=90420 n_write=23696 bw_util=0.05767
n_activity=622225 dram_eff=0.3668
bk0: 5720a 3889233i bk1: 5668a 3889297i bk2: 5400a 3892167i bk3: 5344a 3893662i bk4: 5444a 3887393i bk5: 5384a 3886781i bk6: 5500a 3886412i bk7: 5632a 3884046i bk8: 5432a 3888441i bk9: 5356a 3889895i bk10: 5520a 3888322i bk11: 5328a 3889796i bk12: 6152a 3878403i bk13: 6152a 3878632i bk14: 6200a 3877873i bk15: 6188a 3878104i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.401313
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3957243 n_nop=3808469 n_act=18360 n_pre=18344 n_req=31741 n_rd=89332 n_write=22738 bw_util=0.05664
n_activity=612038 dram_eff=0.3662
bk0: 5620a 3888101i bk1: 5668a 3886153i bk2: 5200a 3895483i bk3: 5020a 3897279i bk4: 5500a 3886392i bk5: 5524a 3886797i bk6: 5592a 3887567i bk7: 5520a 3886910i bk8: 5284a 3888313i bk9: 5324a 3888811i bk10: 5440a 3890131i bk11: 5268a 3890601i bk12: 6068a 3880731i bk13: 6108a 3879578i bk14: 6152a 3879065i bk15: 6044a 3879081i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.418089
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3957243 n_nop=3806866 n_act=18616 n_pre=18600 n_req=32061 n_rd=90016 n_write=23145 bw_util=0.05719
n_activity=611854 dram_eff=0.3699
bk0: 5796a 3883889i bk1: 5712a 3886310i bk2: 5236a 3893839i bk3: 5304a 3892556i bk4: 5488a 3884930i bk5: 5384a 3885030i bk6: 5584a 3885174i bk7: 5560a 3886067i bk8: 5360a 3888228i bk9: 5464a 3887584i bk10: 5404a 3890259i bk11: 5240a 3891225i bk12: 6040a 3879482i bk13: 6212a 3875750i bk14: 6068a 3879143i bk15: 6164a 3876564i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.438703

========= L2 cache stats =========
L2_cache_bank[0]: Access = 204589, Miss = 11219, Miss_rate = 0.055, Pending_hits = 1073, Reservation_fails = 11
L2_cache_bank[1]: Access = 205937, Miss = 11309, Miss_rate = 0.055, Pending_hits = 1043, Reservation_fails = 20
L2_cache_bank[2]: Access = 205029, Miss = 11117, Miss_rate = 0.054, Pending_hits = 1025, Reservation_fails = 14
L2_cache_bank[3]: Access = 205636, Miss = 11296, Miss_rate = 0.055, Pending_hits = 1078, Reservation_fails = 18
L2_cache_bank[4]: Access = 205010, Miss = 11199, Miss_rate = 0.055, Pending_hits = 1034, Reservation_fails = 20
L2_cache_bank[5]: Access = 206107, Miss = 11336, Miss_rate = 0.055, Pending_hits = 1036, Reservation_fails = 9
L2_cache_bank[6]: Access = 206240, Miss = 11327, Miss_rate = 0.055, Pending_hits = 1087, Reservation_fails = 16
L2_cache_bank[7]: Access = 205089, Miss = 11249, Miss_rate = 0.055, Pending_hits = 1020, Reservation_fails = 19
L2_cache_bank[8]: Access = 205876, Miss = 11269, Miss_rate = 0.055, Pending_hits = 1064, Reservation_fails = 18
L2_cache_bank[9]: Access = 205691, Miss = 11183, Miss_rate = 0.054, Pending_hits = 1001, Reservation_fails = 27
L2_cache_bank[10]: Access = 205863, Miss = 11243, Miss_rate = 0.055, Pending_hits = 1038, Reservation_fails = 17
L2_cache_bank[11]: Access = 205901, Miss = 11189, Miss_rate = 0.054, Pending_hits = 1057, Reservation_fails = 21
L2_cache_bank[12]: Access = 206031, Miss = 11385, Miss_rate = 0.055, Pending_hits = 1082, Reservation_fails = 19
L2_cache_bank[13]: Access = 206398, Miss = 11352, Miss_rate = 0.055, Pending_hits = 1041, Reservation_fails = 22
L2_cache_bank[14]: Access = 205748, Miss = 11271, Miss_rate = 0.055, Pending_hits = 998, Reservation_fails = 24
L2_cache_bank[15]: Access = 206195, Miss = 11255, Miss_rate = 0.055, Pending_hits = 1029, Reservation_fails = 27
L2_cache_bank[16]: Access = 240327, Miss = 11342, Miss_rate = 0.047, Pending_hits = 1362, Reservation_fails = 18
L2_cache_bank[17]: Access = 205364, Miss = 11263, Miss_rate = 0.055, Pending_hits = 1018, Reservation_fails = 23
L2_cache_bank[18]: Access = 204106, Miss = 11214, Miss_rate = 0.055, Pending_hits = 1044, Reservation_fails = 26
L2_cache_bank[19]: Access = 203935, Miss = 11119, Miss_rate = 0.055, Pending_hits = 1047, Reservation_fails = 31
L2_cache_bank[20]: Access = 203542, Miss = 11244, Miss_rate = 0.055, Pending_hits = 1061, Reservation_fails = 20
L2_cache_bank[21]: Access = 204790, Miss = 11260, Miss_rate = 0.055, Pending_hits = 1059, Reservation_fails = 19
L2_total_cache_accesses = 4553404
L2_total_cache_misses = 247641
L2_total_cache_miss_rate = 0.0544
L2_total_cache_pending_hits = 23297
L2_total_cache_reservation_fails = 439
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3172723
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18210
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 197166
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1109702
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4939
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 50468
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 428
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3388099
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1165109
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.132
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=9995519
icnt_total_pkts_simt_to_mem=5718782
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 73.7922
	minimum = 6
	maximum = 770
Network latency average = 40.4431
	minimum = 6
	maximum = 680
Slowest packet = 9050600
Flit latency average = 47.0116
	minimum = 6
	maximum = 679
Slowest flit = 15631760
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0568265
	minimum = 0.0458247 (at node 19)
	maximum = 0.308919 (at node 44)
Accepted packet rate average = 0.0568265
	minimum = 0.0458247 (at node 19)
	maximum = 0.308919 (at node 44)
Injected flit rate average = 0.0852397
	minimum = 0.0696285 (at node 37)
	maximum = 0.326796 (at node 44)
Accepted flit rate average= 0.0852397
	minimum = 0.0586903 (at node 19)
	maximum = 0.599961 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 39.7277 (18 samples)
	minimum = 6 (18 samples)
	maximum = 508.389 (18 samples)
Network latency average = 23.5813 (18 samples)
	minimum = 6 (18 samples)
	maximum = 424.056 (18 samples)
Flit latency average = 24.0918 (18 samples)
	minimum = 6 (18 samples)
	maximum = 423.333 (18 samples)
Fragmentation average = 0.00960645 (18 samples)
	minimum = 0 (18 samples)
	maximum = 124.333 (18 samples)
Injected packet rate average = 0.056484 (18 samples)
	minimum = 0.0460865 (18 samples)
	maximum = 0.142219 (18 samples)
Accepted packet rate average = 0.056484 (18 samples)
	minimum = 0.0460865 (18 samples)
	maximum = 0.142219 (18 samples)
Injected flit rate average = 0.0902702 (18 samples)
	minimum = 0.0588189 (18 samples)
	maximum = 0.198118 (18 samples)
Accepted flit rate average = 0.0902702 (18 samples)
	minimum = 0.0692838 (18 samples)
	maximum = 0.26254 (18 samples)
Injected packet size average = 1.59816 (18 samples)
Accepted packet size average = 1.59816 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 12 min, 51 sec (4371 sec)
gpgpu_simulation_rate = 26499 (inst/sec)
gpgpu_simulation_rate = 1412 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 20078
gpu_sim_insn = 5569050
gpu_ipc =     277.3708
gpu_tot_sim_cycle = 6420280
gpu_tot_sim_insn = 121399746
gpu_tot_ipc =      18.9088
gpu_tot_issued_cta = 9709
max_total_param_size = 0
gpu_stall_dramfull = 3855303
gpu_stall_icnt2sh    = 11485196
partiton_reqs_in_parallel = 441097
partiton_reqs_in_parallel_total    = 43031012
partiton_level_parallism =      21.9692
partiton_level_parallism_total  =       6.7711
partiton_reqs_in_parallel_util = 441097
partiton_reqs_in_parallel_util_total    = 43031012
gpu_sim_cycle_parition_util = 20078
gpu_tot_sim_cycle_parition_util    = 2124452
partiton_level_parallism_util =      21.9692
partiton_level_parallism_util_total  =      20.2712
partiton_replys_in_parallel = 95938
partiton_replys_in_parallel_total    = 4553404
L2_BW  =     452.9030 GB/Sec
L2_BW_total  =      68.6393 GB/Sec
gpu_total_sim_rate=27379

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5028619
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 940240
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0019
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 938448
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5023123
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 940240
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5028619
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6783, 7096, 6529, 6624, 6284, 6484, 6390, 6409, 6439, 5829, 6458, 6582, 6844, 6849, 6541, 7001, 6498, 6066, 5949, 5924, 5971, 6602, 6377, 6107, 6674, 6364, 6432, 6399, 6306, 6090, 6074, 5933, 5105, 5791, 5981, 5241, 5874, 5412, 6023, 5415, 5556, 5560, 5312, 5719, 5762, 5839, 5260, 5384, 6389, 5742, 5702, 5769, 5690, 5941, 5831, 5837, 5958, 5748, 5108, 4828, 5831, 5189, 5725, 5840, 
gpgpu_n_tot_thrd_icount = 301776256
gpgpu_n_tot_w_icount = 9430508
gpgpu_n_stall_shd_mem = 16297313
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3478683
gpgpu_n_mem_write_global = 1170463
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10124173
gpgpu_n_store_insn = 2305221
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 30087680
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16240751
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 51676
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:24370945	W0_Idle:63394724	W0_Scoreboard:19772602	W1:2041774	W2:976277	W3:614292	W4:422397	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2959028
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27829464 {8:3478683,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46827128 {40:1170348,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205172664 {40:2685497,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363704 {8:1170463,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1442 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 335 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 6417764 
mrq_lat_table:247014 	5860 	6341 	39516 	30918 	9976 	7207 	9159 	10090 	4346 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3208401 	1342728 	33514 	18660 	11852 	12412 	14220 	6844 	493 	28 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	9 	417726 	106259 	1644144 	1140658 	540900 	635871 	102488 	7921 	10278 	10304 	11809 	13808 	6637 	480 	28 	22 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	653882 	954944 	1749009 	118661 	2210 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	125257 	1044640 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1108 	842 	53 	31 	8 	4 	16 	15 	8 	12 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        46        44        23        20        16        16        16        16        31        31        43        44        45        47        46        45 
dram[1]:        41        45        19        30        16        16        17        16        31        32        42        43        45        45        43        44 
dram[2]:        47        46        20        25        16        16        16        16        31        31        45        44        43        44        43        44 
dram[3]:        46        44        27        28        17        16        16        16        32        30        43        45        44        43        47        46 
dram[4]:        45        45        16        27        16        16        16        16        30        31        46        42        46        44        48        46 
dram[5]:        46        41        26        18        16        16        16        16        31        31        47        44        46        38        46        45 
dram[6]:        46        44        29        18        16        16        17        16        30        30        44        45        47        46        45        44 
dram[7]:        42        44        24        16        16        15        16        16        32        30        43        45        40        45        40        43 
dram[8]:        47        42        27        19        15        15        17        16        31        30        43        43        95        42        42        45 
dram[9]:        44        41        24        16        16        16        17        16        35        33        44        44        44        45        45        46 
dram[10]:        44        40        18        20        17        16        16        16        34        33        46        44        45        48        47        46 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    188368    184659    468563    198350    278201    431495    332834    513748    110400    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    202531    263728    219296    190218    127965    189457    246719    496733    190664    187976    212028    746041 
dram[2]:    428347    188360    260748    336633    184709    184714    266664    216360    115348    275627    201991    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    172398    306908    271712    301586    184663    187904    181522    293141    349571    195609    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    191572    387904    402845    267494    186436    216411    196814    265856    471366    160206 
dram[6]:    183490    307636    308929    191144    268224    329934    301590    233602    254644    387833    191601    251938    421221    363717    185687    289203 
dram[7]:    477618    183499    206112    190397    185119    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    191800    187356    211781    190313    188978    267354    114815    217263    198246    579987    584718    248614    164840    250109    278163    190408 
dram[9]:    194163    210163    135990    184165    335491    471074    291452    115643    516484    496384    107731    503333    188989    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    184683    246211    289556    276797    290418    193448    281505    172812    281056    473219    548809 
average row accesses per activate:
dram[0]:  1.711057  1.722951  1.683105  1.727700  1.715762  1.702748  1.751931  1.744700  1.742857  1.713928  1.735216  1.727350  1.737537  1.761414  1.715004  1.720765 
dram[1]:  1.705560  1.721116  1.680734  1.714022  1.714920  1.683544  1.736522  1.751912  1.738528  1.713689  1.781391  1.787435  1.748273  1.803861  1.728006  1.736766 
dram[2]:  1.695956  1.709003  1.662478  1.634699  1.657235  1.701277  1.709153  1.741235  1.766781  1.749770  1.735319  1.759036  1.747295  1.726047  1.719273  1.754231 
dram[3]:  1.743953  1.693388  1.662671  1.693112  1.698816  1.761988  1.723894  1.729915  1.784111  1.729706  1.775891  1.750634  1.701215  1.742940  1.782609  1.731672 
dram[4]:  1.716335  1.695940  1.656278  1.653184  1.756826  1.713652  1.707692  1.765066  1.750209  1.769991  1.699254  1.765883  1.754565  1.746079  1.774442  1.767356 
dram[5]:  1.729909  1.680097  1.697133  1.712806  1.720971  1.700256  1.731229  1.745660  1.784777  1.712544  1.729685  1.715365  1.739606  1.745902  1.737729  1.774721 
dram[6]:  1.724843  1.722978  1.663900  1.605802  1.681664  1.683135  1.710853  1.742015  1.752325  1.704073  1.734300  1.748932  1.740658  1.809924  1.736842  1.706050 
dram[7]:  1.732143  1.710843  1.651321  1.700441  1.669732  1.688081  1.677665  1.763042  1.754355  1.778821  1.758159  1.766332  1.739297  1.769589  1.742772  1.723214 
dram[8]:  1.705314  1.699588  1.648485  1.659894  1.688679  1.680961  1.735369  1.732348  1.786713  1.777092  1.745196  1.762402  2.020059  1.725291  1.684211  1.732906 
dram[9]:  1.740928  1.701554  1.712687  1.712745  1.694816  1.729684  1.805286  1.742295  1.787798  1.758471  1.739967  1.728947  1.750376  1.777612  1.724238  1.763595 
dram[10]:  1.713604  1.676680  1.714286  1.774349  1.680067  1.667519  1.744482  1.724587  1.748508  1.809028  1.773356  1.758407  1.776772  1.689463  1.782186  1.748525 
average row locality = 370529/214165 = 1.730110
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1521      1507      1398      1406      1442      1496      1472      1450      1431      1436      1389      1420      1634      1637      1614      1652 
dram[1]:      1553      1534      1397      1392      1430      1445      1441      1463      1418      1421      1400      1447      1563      1601      1613      1646 
dram[2]:      1551      1515      1399      1412      1475      1455      1460      1493      1415      1373      1417      1445      1583      1665      1620      1621 
dram[3]:      1532      1489      1451      1433      1464      1460      1434      1454      1435      1388      1462      1431      1629      1626      1624      1613 
dram[4]:      1551      1476      1402      1443      1472      1433      1451      1442      1439      1395      1441      1419      1629      1600      1599      1629 
dram[5]:      1507      1488      1412      1383      1449      1444      1465      1459      1433      1377      1439      1428      1621      1621      1617      1639 
dram[6]:      1565      1563      1475      1423      1438      1425      1487      1528      1442      1439      1486      1445      1595      1625      1620      1638 
dram[7]:      1474      1522      1436      1441      1456      1467      1431      1462      1426      1442      1454      1454      1595      1579      1620      1588 
dram[8]:      1519      1508      1416      1419      1442      1423      1466      1493      1443      1414      1444      1413      1614      1630      1621      1648 
dram[9]:      1504      1492      1387      1338      1463      1466      1491      1467      1409      1414      1444      1395      1599      1626      1631      1596 
dram[10]:      1526      1533      1398      1401      1450      1426      1495      1458      1432      1442      1435      1379      1609      1634      1613      1622 
total reads: 262625
bank skew: 1665/1338 = 1.24
chip skew: 24194/23722 = 1.02
number of total write accesses:
dram[0]:       599       595       445       434       550       549       569       525       643       619       577       620       736       755       775       776 
dram[1]:       625       626       435       466       501       550       556       599       590       632       572       630       715       735       744       749 
dram[2]:       630       611       453       463       575       544       538       593       638       529       622       599       678       767       744       763 
dram[3]:       559       560       491       509       544       561       514       570       631       551       630       640       751       781       754       749 
dram[4]:       603       571       458       478       587       500       547       579       656       575       610       610       773       738       706       764 
dram[5]:       581       597       482       436       537       547       564       552       607       589       647       615       764       722       755       748 
dram[6]:       629       589       530       459       543       551       578       599       631       611       668       603       734       746       789       759 
dram[7]:       563       608       501       489       541       530       552       532       588       641       647       655       680       702       731       728 
dram[8]:       599       557       488       460       527       537       580       617       601       603       645       612      1105       744       747       785 
dram[9]:       559       589       449       409       564       556       558       568       613       610       637       576       729       756       745       739 
dram[10]:       628       588       438       439       556       530       560       527       619       642       615       608       747       787       768       749 
total reads: 107904
bank skew: 1105/409 = 2.70
chip skew: 10207/9657 = 1.06
average mf latency per bank:
dram[0]:       4351      4288      4931      4745      4630      4657      4502      4752      4506      4583      4786      4677      3264      3164      2949      2975
dram[1]:       4137      4213      4808      4723      4845      4714      4681      4555      4794      4647      4994      4600      3254      3148      3054      2998
dram[2]:       4231      4345      4648      4529      4707      4720      4630      4494      4644      5029      4534      4588      3231      3023      2989      3151
dram[3]:       4459      4430      4398      4448      4780      4648      4710      4616      4577      4997      4457      4482      3237      3205      3078      3085
dram[4]:       4214      4474      4786      4551      4594      4804      4651      4659      4534      4813      4671      4558      3194      3231      3194      3109
dram[5]:       4381      4406      4645      4796      4793      4747      4735      4654      4749      4801      4494      4538      3175      3298      3125      3098
dram[6]:       4178      4199      4494      4813      4795      4728      4735      4440      4662      4624      4383      4687      3307      3176      3007      3038
dram[7]:       4436      4308      4618      4675      4724      4834      4813      4737      4787      4637      4495      4669      3307      3229      3160      3252
dram[8]:       4308      4509      4536      4741      4790      4858      4498      4458      4619      4730      4418      4613      5640      3177      3186      3015
dram[9]:       4381      4457      4793      5047      4615      4644      4554      4529      4563      4804      4421      4595      3167      3230      3121      3253
dram[10]:       4244      4171      4831      4938      4584      4804      4564      4643      4538      4564      4532      4624      3176      3109      3085      3017
maximum mf latency per bank:
dram[0]:     230680     51162     57699     58415     51483     84262     31529     73682     31364     27691     51444     73384    112927     54253     49184     34470
dram[1]:      48504     48563    128582     58320     51483     51488     51639     51674     47325     90833    248804     54728     55492     55521     53089     53080
dram[2]:      50809     50908    213550     51742     98251     51601     51617     89547     51989     60913     51516    112938     56079     79960     50981    230279
dram[3]:     257915     50873     51732     51720    193082     52420     54283     54527     60932    171042     50069     37054    157904    208804     54754     54720
dram[4]:      51330     51209    240381     51939     53982     53971     54401     54403     60917     60919    151099     50693     54302     54304     49565     54657
dram[5]:      51190     53272     51932     51964     78590     54020     68354     54423     46374     46423     50667     50695     52584     85125     54641     31698
dram[6]:      53226     53216     77721    213540     69001     53989     73658     34053     46814     48848     50087     73470    143804    124249     54618     66251
dram[7]:      53234     53392     54574     67274     34507     73585    219375     32761     48756     48139    137045    248157     55191     55196     54664    257910
dram[8]:      36305     55108     54575     53951     48374     89441     32837     31162     48116     48126     30998     30516    112958     55191    248288     54714
dram[9]:      55160     55165     53934     53981     52135     52138     33457     33447     48116    230458    112944     36480     55237     53314     54707    180433
dram[10]:      55132     51125     57661    258751     32574     52210     75319     31671     48128     46911     85985     51394     53272     53564     54686     34242
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3994524 n_nop=3835839 n_act=19508 n_pre=19492 n_req=33672 n_rd=95620 n_write=24065 bw_util=0.05992
n_activity=637411 dram_eff=0.3755
bk0: 6084a 3919732i bk1: 6028a 3921104i bk2: 5592a 3926100i bk3: 5624a 3927215i bk4: 5768a 3919949i bk5: 5984a 3916261i bk6: 5888a 3918535i bk7: 5800a 3919881i bk8: 5724a 3919749i bk9: 5744a 3919531i bk10: 5556a 3924700i bk11: 5680a 3921845i bk12: 6536a 3910667i bk13: 6548a 3910990i bk14: 6456a 3910638i bk15: 6608a 3906126i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.439866
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3994524 n_nop=3836774 n_act=19307 n_pre=19291 n_req=33489 n_rd=95056 n_write=24096 bw_util=0.05966
n_activity=636392 dram_eff=0.3745
bk0: 6212a 3917516i bk1: 6136a 3917218i bk2: 5588a 3926302i bk3: 5568a 3922766i bk4: 5720a 3921788i bk5: 5780a 3916738i bk6: 5764a 3919251i bk7: 5852a 3917534i bk8: 5672a 3917735i bk9: 5684a 3917505i bk10: 5600a 3924679i bk11: 5788a 3920540i bk12: 6252a 3913538i bk13: 6404a 3912499i bk14: 6452a 3911453i bk15: 6584a 3909975i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.449161
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3994524 n_nop=3835713 n_act=19593 n_pre=19577 n_req=33646 n_rd=95596 n_write=24045 bw_util=0.0599
n_activity=634174 dram_eff=0.3773
bk0: 6204a 3914944i bk1: 6060a 3916406i bk2: 5596a 3926167i bk3: 5648a 3924812i bk4: 5900a 3915878i bk5: 5820a 3916631i bk6: 5840a 3919927i bk7: 5972a 3917850i bk8: 5660a 3919328i bk9: 5492a 3923323i bk10: 5668a 3921770i bk11: 5780a 3921500i bk12: 6332a 3915745i bk13: 6660a 3908584i bk14: 6480a 3909838i bk15: 6484a 3909950i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.432062
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3994524 n_nop=3835841 n_act=19471 n_pre=19455 n_req=33720 n_rd=95700 n_write=24057 bw_util=0.05996
n_activity=639519 dram_eff=0.3745
bk0: 6128a 3920014i bk1: 5956a 3920262i bk2: 5804a 3922395i bk3: 5732a 3923097i bk4: 5856a 3920095i bk5: 5840a 3918971i bk6: 5736a 3920458i bk7: 5816a 3916595i bk8: 5740a 3918616i bk9: 5552a 3924197i bk10: 5848a 3921706i bk11: 5724a 3920730i bk12: 6516a 3908409i bk13: 6504a 3909620i bk14: 6496a 3912222i bk15: 6452a 3912046i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.453354
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3994524 n_nop=3836458 n_act=19389 n_pre=19373 n_req=33576 n_rd=95284 n_write=24020 bw_util=0.05973
n_activity=635397 dram_eff=0.3755
bk0: 6204a 3917654i bk1: 5904a 3920856i bk2: 5608a 3925307i bk3: 5772a 3921455i bk4: 5888a 3916633i bk5: 5732a 3918368i bk6: 5804a 3916636i bk7: 5768a 3916151i bk8: 5756a 3917160i bk9: 5580a 3922688i bk10: 5764a 3918763i bk11: 5676a 3921918i bk12: 6516a 3910152i bk13: 6400a 3910548i bk14: 6396a 3912276i bk15: 6516a 3911047i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.450146
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3994524 n_nop=3836635 n_act=19386 n_pre=19370 n_req=33525 n_rd=95128 n_write=24005 bw_util=0.05965
n_activity=637493 dram_eff=0.3738
bk0: 6028a 3920405i bk1: 5952a 3921363i bk2: 5648a 3924833i bk3: 5532a 3929805i bk4: 5796a 3922895i bk5: 5776a 3920187i bk6: 5860a 3918739i bk7: 5836a 3918083i bk8: 5732a 3920449i bk9: 5508a 3922960i bk10: 5756a 3922808i bk11: 5712a 3921373i bk12: 6484a 3913002i bk13: 6484a 3913200i bk14: 6468a 3911299i bk15: 6556a 3911759i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.421283
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3994524 n_nop=3833175 n_act=19917 n_pre=19901 n_req=34213 n_rd=96776 n_write=24755 bw_util=0.06085
n_activity=642215 dram_eff=0.3785
bk0: 6260a 3915227i bk1: 6252a 3917022i bk2: 5900a 3923012i bk3: 5692a 3923213i bk4: 5752a 3919808i bk5: 5700a 3916726i bk6: 5948a 3915404i bk7: 6112a 3916155i bk8: 5768a 3917050i bk9: 5756a 3917440i bk10: 5944a 3914409i bk11: 5780a 3917547i bk12: 6380a 3912791i bk13: 6500a 3912764i bk14: 6480a 3910594i bk15: 6552a 3907610i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.462828
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3994524 n_nop=3836405 n_act=19419 n_pre=19403 n_req=33535 n_rd=95388 n_write=23909 bw_util=0.05973
n_activity=633193 dram_eff=0.3768
bk0: 5896a 3920119i bk1: 6088a 3921722i bk2: 5744a 3925691i bk3: 5764a 3923881i bk4: 5824a 3919927i bk5: 5868a 3919369i bk6: 5724a 3919420i bk7: 5848a 3920803i bk8: 5704a 3921718i bk9: 5768a 3920748i bk10: 5816a 3920414i bk11: 5816a 3919554i bk12: 6380a 3914709i bk13: 6316a 3915600i bk14: 6480a 3910938i bk15: 6352a 3913226i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.429929
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3994524 n_nop=3835024 n_act=19630 n_pre=19614 n_req=34120 n_rd=95652 n_write=24604 bw_util=0.06021
n_activity=641533 dram_eff=0.3749
bk0: 6076a 3922553i bk1: 6032a 3921537i bk2: 5664a 3926142i bk3: 5676a 3926280i bk4: 5768a 3919918i bk5: 5692a 3918889i bk6: 5864a 3918289i bk7: 5972a 3915034i bk8: 5772a 3920172i bk9: 5656a 3921671i bk10: 5776a 3921013i bk11: 5652a 3923131i bk12: 6456a 3911707i bk13: 6520a 3910461i bk14: 6484a 3910196i bk15: 6592a 3910607i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.424585
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3994524 n_nop=3837605 n_act=19158 n_pre=19142 n_req=33379 n_rd=94888 n_write=23731 bw_util=0.05939
n_activity=632796 dram_eff=0.3749
bk0: 6016a 3920462i bk1: 5968a 3919623i bk2: 5548a 3927668i bk3: 5352a 3929446i bk4: 5852a 3918450i bk5: 5864a 3918500i bk6: 5964a 3919515i bk7: 5868a 3917696i bk8: 5636a 3919484i bk9: 5656a 3919836i bk10: 5776a 3920556i bk11: 5580a 3921808i bk12: 6396a 3913823i bk13: 6504a 3909879i bk14: 6524a 3909413i bk15: 6384a 3910604i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.454163
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3994524 n_nop=3836234 n_act=19388 n_pre=19372 n_req=33654 n_rd=95412 n_write=24118 bw_util=0.05985
n_activity=632176 dram_eff=0.3782
bk0: 6104a 3916344i bk1: 6132a 3918192i bk2: 5592a 3926633i bk3: 5604a 3925245i bk4: 5800a 3917672i bk5: 5704a 3916883i bk6: 5980a 3915805i bk7: 5832a 3919027i bk8: 5728a 3919006i bk9: 5768a 3919301i bk10: 5740a 3922354i bk11: 5516a 3922625i bk12: 6436a 3911174i bk13: 6536a 3908066i bk14: 6452a 3910624i bk15: 6488a 3908429i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.465923

========= L2 cache stats =========
L2_cache_bank[0]: Access = 208936, Miss = 11901, Miss_rate = 0.057, Pending_hits = 1083, Reservation_fails = 11
L2_cache_bank[1]: Access = 210322, Miss = 12004, Miss_rate = 0.057, Pending_hits = 1059, Reservation_fails = 20
L2_cache_bank[2]: Access = 209466, Miss = 11815, Miss_rate = 0.056, Pending_hits = 1033, Reservation_fails = 14
L2_cache_bank[3]: Access = 209934, Miss = 11949, Miss_rate = 0.057, Pending_hits = 1087, Reservation_fails = 18
L2_cache_bank[4]: Access = 209540, Miss = 11920, Miss_rate = 0.057, Pending_hits = 1046, Reservation_fails = 20
L2_cache_bank[5]: Access = 210392, Miss = 11979, Miss_rate = 0.057, Pending_hits = 1045, Reservation_fails = 9
L2_cache_bank[6]: Access = 210689, Miss = 12031, Miss_rate = 0.057, Pending_hits = 1096, Reservation_fails = 16
L2_cache_bank[7]: Access = 209302, Miss = 11894, Miss_rate = 0.057, Pending_hits = 1028, Reservation_fails = 19
L2_cache_bank[8]: Access = 210327, Miss = 11984, Miss_rate = 0.057, Pending_hits = 1074, Reservation_fails = 18
L2_cache_bank[9]: Access = 209957, Miss = 11837, Miss_rate = 0.056, Pending_hits = 1012, Reservation_fails = 27
L2_cache_bank[10]: Access = 210261, Miss = 11943, Miss_rate = 0.057, Pending_hits = 1049, Reservation_fails = 17
L2_cache_bank[11]: Access = 210055, Miss = 11839, Miss_rate = 0.056, Pending_hits = 1058, Reservation_fails = 21
L2_cache_bank[12]: Access = 210465, Miss = 12108, Miss_rate = 0.058, Pending_hits = 1101, Reservation_fails = 19
L2_cache_bank[13]: Access = 210869, Miss = 12086, Miss_rate = 0.057, Pending_hits = 1049, Reservation_fails = 22
L2_cache_bank[14]: Access = 209940, Miss = 11892, Miss_rate = 0.057, Pending_hits = 1002, Reservation_fails = 24
L2_cache_bank[15]: Access = 210618, Miss = 11955, Miss_rate = 0.057, Pending_hits = 1045, Reservation_fails = 27
L2_cache_bank[16]: Access = 244634, Miss = 11965, Miss_rate = 0.049, Pending_hits = 1363, Reservation_fails = 18
L2_cache_bank[17]: Access = 209736, Miss = 11948, Miss_rate = 0.057, Pending_hits = 1027, Reservation_fails = 23
L2_cache_bank[18]: Access = 208560, Miss = 11928, Miss_rate = 0.057, Pending_hits = 1069, Reservation_fails = 26
L2_cache_bank[19]: Access = 208272, Miss = 11794, Miss_rate = 0.057, Pending_hits = 1050, Reservation_fails = 31
L2_cache_bank[20]: Access = 208064, Miss = 11958, Miss_rate = 0.057, Pending_hits = 1069, Reservation_fails = 20
L2_cache_bank[21]: Access = 209003, Miss = 11895, Miss_rate = 0.057, Pending_hits = 1060, Reservation_fails = 19
L2_total_cache_accesses = 4649342
L2_total_cache_misses = 262625
L2_total_cache_miss_rate = 0.0565
L2_total_cache_pending_hits = 23505
L2_total_cache_reservation_fails = 439
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3248118
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18418
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 212147
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1115053
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4939
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 50471
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 428
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3478683
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170463
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.133
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=10192045
icnt_total_pkts_simt_to_mem=5820074
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.288
	minimum = 6
	maximum = 200
Network latency average = 9.4755
	minimum = 6
	maximum = 200
Slowest packet = 9136234
Flit latency average = 9.45201
	minimum = 6
	maximum = 200
Slowest flit = 15759923
Fragmentation average = 1.56351e-05
	minimum = 0
	maximum = 1
Injected packet rate average = 0.0955701
	minimum = 0.0725208 (at node 4)
	maximum = 0.112816 (at node 32)
Accepted packet rate average = 0.0955701
	minimum = 0.0725208 (at node 4)
	maximum = 0.112816 (at node 32)
Injected flit rate average = 0.148338
	minimum = 0.0766798 (at node 4)
	maximum = 0.231085 (at node 32)
Accepted flit rate average= 0.148338
	minimum = 0.109379 (at node 39)
	maximum = 0.204463 (at node 18)
Injected packet length average = 1.55214
Accepted packet length average = 1.55214
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 38.1783 (19 samples)
	minimum = 6 (19 samples)
	maximum = 492.158 (19 samples)
Network latency average = 22.8389 (19 samples)
	minimum = 6 (19 samples)
	maximum = 412.263 (19 samples)
Flit latency average = 23.3213 (19 samples)
	minimum = 6 (19 samples)
	maximum = 411.579 (19 samples)
Fragmentation average = 0.00910167 (19 samples)
	minimum = 0 (19 samples)
	maximum = 117.842 (19 samples)
Injected packet rate average = 0.0585412 (19 samples)
	minimum = 0.0474777 (19 samples)
	maximum = 0.140671 (19 samples)
Accepted packet rate average = 0.0585412 (19 samples)
	minimum = 0.0474777 (19 samples)
	maximum = 0.140671 (19 samples)
Injected flit rate average = 0.0933264 (19 samples)
	minimum = 0.059759 (19 samples)
	maximum = 0.199853 (19 samples)
Accepted flit rate average = 0.0933264 (19 samples)
	minimum = 0.071394 (19 samples)
	maximum = 0.259483 (19 samples)
Injected packet size average = 1.5942 (19 samples)
Accepted packet size average = 1.5942 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 13 min, 54 sec (4434 sec)
gpgpu_simulation_rate = 27379 (inst/sec)
gpgpu_simulation_rate = 1447 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 3273
gpu_sim_insn = 4446854
gpu_ipc =    1358.6477
gpu_tot_sim_cycle = 6645703
gpu_tot_sim_insn = 125846600
gpu_tot_ipc =      18.9365
gpu_tot_issued_cta = 10220
max_total_param_size = 0
gpu_stall_dramfull = 3855303
gpu_stall_icnt2sh    = 11485391
partiton_reqs_in_parallel = 72006
partiton_reqs_in_parallel_total    = 43472109
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.5522
partiton_reqs_in_parallel_util = 72006
partiton_reqs_in_parallel_util_total    = 43472109
gpu_sim_cycle_parition_util = 3273
gpu_tot_sim_cycle_parition_util    = 2144530
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      20.2738
partiton_replys_in_parallel = 8191
partiton_replys_in_parallel_total    = 4649342
L2_BW  =     237.2062 GB/Sec
L2_BW_total  =      66.4278 GB/Sec
gpu_total_sim_rate=28280

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5110389
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 981120
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0018
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 979328
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5104893
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 981120
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5110389
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6888, 7201, 6634, 6729, 6389, 6589, 6495, 6514, 6544, 5934, 6563, 6687, 6949, 6954, 6646, 7106, 6603, 6171, 6054, 6029, 6076, 6707, 6482, 6212, 6779, 6469, 6537, 6504, 6411, 6195, 6179, 6038, 5189, 5875, 6065, 5325, 5958, 5496, 6107, 5499, 5640, 5644, 5396, 5803, 5846, 5923, 5344, 5468, 6473, 5826, 5786, 5853, 5774, 6025, 5915, 5921, 6042, 5832, 5192, 4912, 5915, 5273, 5809, 5924, 
gpgpu_n_tot_thrd_icount = 306486432
gpgpu_n_tot_w_icount = 9577701
gpgpu_n_stall_shd_mem = 16297313
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3486854
gpgpu_n_mem_write_global = 1170483
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10385617
gpgpu_n_store_insn = 2305241
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 31395840
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16240751
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 51676
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:24387226	W0_Idle:63396042	W0_Scoreboard:19805631	W1:2041829	W2:976277	W3:614292	W4:422403	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3106160
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27894832 {8:3486854,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46827928 {40:1170368,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205499504 {40:2693668,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363864 {8:1170483,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1442 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 335 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 6645702 
mrq_lat_table:247652 	5906 	6367 	39555 	30951 	9985 	7207 	9159 	10090 	4346 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3216172 	1343148 	33514 	18660 	11852 	12412 	14220 	6844 	493 	28 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	9 	425762 	106414 	1644144 	1140658 	540900 	635871 	102488 	7921 	10278 	10304 	11809 	13808 	6637 	480 	28 	22 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	660400 	956382 	1749224 	118661 	2210 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	125257 	1044660 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1115 	842 	53 	31 	8 	4 	16 	15 	8 	12 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        46        44        23        20        16        16        16        16        31        31        43        44        45        47        46        45 
dram[1]:        41        45        19        30        16        16        17        16        31        32        42        43        45        45        43        44 
dram[2]:        47        46        20        25        16        16        16        16        31        31        45        44        43        44        43        44 
dram[3]:        46        44        27        28        17        16        16        16        32        30        43        45        44        43        47        46 
dram[4]:        45        45        16        27        16        16        16        16        30        31        46        42        46        44        48        46 
dram[5]:        46        41        26        18        16        16        16        16        31        31        47        44        46        38        46        45 
dram[6]:        46        44        29        18        16        16        17        16        30        30        44        45        47        46        45        44 
dram[7]:        42        44        24        16        16        15        16        16        32        30        43        45        40        45        40        43 
dram[8]:        47        42        27        19        15        15        17        16        31        30        43        43        95        42        42        45 
dram[9]:        44        41        24        16        16        16        17        16        35        33        44        44        44        45        45        46 
dram[10]:        44        40        18        20        17        16        16        16        34        33        46        44        45        48        47        46 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    188368    184659    468563    198350    278201    431495    332834    513748    110400    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    202531    263728    219296    190218    127965    189457    246719    496733    190664    187976    212028    746041 
dram[2]:    428347    188360    260748    336633    184709    184714    266664    216360    115348    275627    201991    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    172398    306908    271712    301586    184663    187904    181522    293141    349571    195609    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    191572    387904    402845    267494    186436    216411    196814    265856    471366    160206 
dram[6]:    183490    307636    308929    191144    268224    329934    301590    233602    254644    387833    191601    251938    421221    363717    185687    289203 
dram[7]:    477618    183499    206112    190397    185119    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    191800    187356    211781    190313    188978    267354    114815    217263    198246    579987    584718    248614    164840    250109    278163    190408 
dram[9]:    194163    210163    135990    184165    335491    471074    291452    115643    516484    496384    107731    503333    188989    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    184683    246211    289556    276797    290418    193448    281505    172812    281056    473219    548809 
average row accesses per activate:
dram[0]:  1.711057  1.722951  1.683105  1.727700  1.719449  1.705491  1.753002  1.747573  1.744342  1.712978  1.736564  1.727656  1.739576  1.766740  1.716643  1.725212 
dram[1]:  1.705560  1.721116  1.680734  1.714022  1.719361  1.685232  1.738488  1.756160  1.740069  1.714762  1.780970  1.784919  1.753834  1.804784  1.730403  1.740580 
dram[2]:  1.695956  1.709003  1.662478  1.634699  1.663974  1.702381  1.713675  1.743953  1.768900  1.750916  1.737245  1.760103  1.755590  1.728369  1.723110  1.760118 
dram[3]:  1.743953  1.693388  1.662671  1.693112  1.700508  1.764603  1.727675  1.730999  1.786575  1.730187  1.778626  1.749578  1.703571  1.745297  1.787266  1.734066 
dram[4]:  1.716335  1.695940  1.656278  1.653184  1.759591  1.717199  1.711358  1.766143  1.753128  1.770815  1.698845  1.766493  1.757841  1.750000  1.778462  1.770310 
dram[5]:  1.729909  1.680097  1.697133  1.712806  1.727036  1.707088  1.735495  1.748482  1.786213  1.711923  1.730579  1.714765  1.747813  1.752232  1.742313  1.777860 
dram[6]:  1.724843  1.722978  1.663900  1.605802  1.685327  1.686542  1.715824  1.744681  1.758446  1.707539  1.740145  1.747449  1.748132  1.813883  1.740634  1.708393 
dram[7]:  1.732143  1.710843  1.651321  1.700441  1.672241  1.690878  1.681049  1.768551  1.753686  1.781756  1.757525  1.769874  1.741788  1.773643  1.745926  1.730855 
dram[8]:  1.705314  1.699588  1.648485  1.659894  1.692110  1.682091  1.737288  1.737490  1.789015  1.776801  1.744574  1.762153  2.022980  1.726943  1.687278  1.738790 
dram[9]:  1.740928  1.701554  1.712687  1.712745  1.696742  1.731624  1.808099  1.742515  1.790821  1.758442  1.743526  1.729185  1.753569  1.783744  1.726614  1.763774 
dram[10]:  1.713604  1.676680  1.714286  1.774349  1.685092  1.667802  1.748092  1.725694  1.750000  1.811255  1.772610  1.758164  1.778947  1.689679  1.785340  1.749447 
average row locality = 371320/214369 = 1.732153
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1521      1507      1398      1406      1448      1501      1475      1455      1437      1439      1393      1427      1640      1643      1617      1657 
dram[1]:      1553      1534      1397      1392      1435      1447      1445      1468      1424      1424      1409      1451      1569      1603      1617      1651 
dram[2]:      1551      1515      1399      1412      1485      1458      1467      1498      1419      1380      1421      1448      1593      1669      1627      1626 
dram[3]:      1532      1489      1451      1433      1466      1463      1440      1457      1443      1391      1467      1434      1633      1629      1630      1616 
dram[4]:      1551      1476      1402      1443      1477      1437      1457      1445      1445      1401      1447      1424      1636      1605      1605      1632 
dram[5]:      1507      1488      1412      1383      1456      1452      1470      1464      1439      1378      1445      1429      1629      1629      1622      1644 
dram[6]:      1565      1563      1475      1423      1444      1429      1493      1533      1450      1448      1495      1450      1603      1630      1626      1643 
dram[7]:      1474      1522      1436      1441      1459      1472      1435      1470      1432      1448      1455      1460      1598      1584      1624      1596 
dram[8]:      1519      1508      1416      1419      1446      1426      1470      1501      1450      1418      1445      1417      1619      1634      1625      1656 
dram[9]:      1504      1492      1387      1338      1467      1470      1496      1469      1415      1419      1450      1397      1604      1633      1636      1598 
dram[10]:      1526      1533      1398      1401      1456      1428      1501      1461      1438      1449      1441      1383      1615      1636      1618      1625 
total reads: 263284
bank skew: 1669/1338 = 1.25
chip skew: 24270/23775 = 1.02
number of total write accesses:
dram[0]:       599       595       445       434       550       549       569       525       644       620       578       622       738       758       776       779 
dram[1]:       625       626       435       466       501       550       556       599       591       632       575       632       718       736       745       751 
dram[2]:       630       611       453       463       575       544       538       593       640       532       622       599       684       768       744       766 
dram[3]:       559       560       491       509       544       561       514       570       633       552       630       641       752       783       756       751 
dram[4]:       603       571       458       478       587       500       547       579       657       577       612       611       774       740       707       765 
dram[5]:       581       597       482       436       537       547       564       552       608       589       649       615       769       726       758       749 
dram[6]:       629       589       530       459       543       551       578       599       632       613       668       605       736       748       790       759 
dram[7]:       563       608       501       489       541       530       552       532       590       642       647       655       682       704       733       732 
dram[8]:       599       557       488       460       527       537       580       617       602       604       645       613      1110       744       749       787 
dram[9]:       559       589       449       409       564       556       558       568       614       612       637       576       730       759       745       739 
dram[10]:       628       588       438       439       556       530       560       527       620       643       617       609       751       787       769       749 
total reads: 108036
bank skew: 1110/409 = 2.71
chip skew: 10219/9664 = 1.06
average mf latency per bank:
dram[0]:       4351      4288      4931      4745      4621      4650      4500      4745      4496      4579      4779      4662      3258      3157      2948      2969
dram[1]:       4137      4213      4808      4723      4836      4713      4677      4548      4783      4645      4970      4592      3246      3148      3052      2993
dram[2]:       4231      4345      4648      4529      4689      4717      4619      4488      4635      5008      4530      4586      3213      3021      2985      3145
dram[3]:       4459      4430      4398      4448      4779      4645      4701      4614      4561      4992      4451      4478      3235      3203      3072      3082
dram[4]:       4214      4474      4786      4551      4587      4798      4642      4657      4524      4799      4658      4550      3188      3225      3189      3108
dram[5]:       4381      4407      4645      4796      4781      4732      4729      4648      4738      4803      4482      4540      3162      3286      3119      3095
dram[6]:       4178      4199      4494      4813      4785      4723      4726      4435      4647      4605      4370      4676      3297      3171      3003      3036
dram[7]:       4436      4308      4618      4675      4720      4826      4808      4724      4773      4627      4497      4661      3303      3224      3156      3241
dram[8]:       4308      4509      4536      4741      4784      4854      4494      4446      4606      4724      4420      4606      5623      3176      3182      3007
dram[9]:       4381      4457      4793      5047      4610      4639      4547      4529      4553      4793      4414      4595      3163      3221      3119      3254
dram[10]:       4244      4171      4831      4938      4575      4803      4555      4640      4528      4551      4520      4617      3167      3110      3081      3017
maximum mf latency per bank:
dram[0]:     230680     51162     57699     58415     51483     84262     31529     73682     31364     27691     51444     73384    112927     54253     49184     34470
dram[1]:      48504     48563    128582     58320     51483     51488     51639     51674     47325     90833    248804     54728     55492     55521     53089     53080
dram[2]:      50809     50908    213550     51742     98251     51601     51617     89547     51989     60913     51516    112938     56079     79960     50981    230279
dram[3]:     257915     50873     51732     51720    193082     52420     54283     54527     60932    171042     50069     37054    157904    208804     54754     54720
dram[4]:      51330     51209    240381     51939     53982     53971     54401     54403     60917     60919    151099     50693     54302     54304     49565     54657
dram[5]:      51190     53272     51932     51964     78590     54020     68354     54423     46374     46423     50667     50695     52584     85125     54641     31698
dram[6]:      53226     53216     77721    213540     69001     53989     73658     34053     46814     48848     50087     73470    143804    124249     54618     66251
dram[7]:      53234     53392     54574     67274     34507     73585    219375     32761     48756     48139    137045    248157     55191     55196     54664    257910
dram[8]:      36305     55108     54575     53951     48374     89441     32837     31162     48116     48126     30998     30516    112958     55191    248288     54714
dram[9]:      55160     55165     53934     53981     52135     52138     33457     33447     48116    230458    112944     36480     55237     53314     54707    180433
dram[10]:      55132     51125     57661    258751     32574     52210     75319     31671     48128     46911     85985     51394     53272     53564     54686     34242
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4000600 n_nop=3841577 n_act=19531 n_pre=19515 n_req=33745 n_rd=95856 n_write=24121 bw_util=0.05998
n_activity=638799 dram_eff=0.3756
bk0: 6084a 3925805i bk1: 6028a 3927177i bk2: 5592a 3932173i bk3: 5624a 3933291i bk4: 5792a 3925956i bk5: 6004a 3922233i bk6: 5900a 3924555i bk7: 5820a 3925883i bk8: 5748a 3925708i bk9: 5756a 3925481i bk10: 5572a 3930698i bk11: 5708a 3927719i bk12: 6560a 3916570i bk13: 6572a 3916905i bk14: 6468a 3916642i bk15: 6628a 3912050i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.439305
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4000600 n_nop=3842536 n_act=19328 n_pre=19312 n_req=33557 n_rd=95276 n_write=24148 bw_util=0.0597
n_activity=637729 dram_eff=0.3745
bk0: 6212a 3923589i bk1: 6136a 3923293i bk2: 5588a 3932377i bk3: 5568a 3928841i bk4: 5740a 3927794i bk5: 5788a 3922801i bk6: 5780a 3925276i bk7: 5872a 3923577i bk8: 5696a 3923695i bk9: 5696a 3923533i bk10: 5636a 3930491i bk11: 5804a 3926418i bk12: 6276a 3919510i bk13: 6412a 3918509i bk14: 6468a 3917465i bk15: 6604a 3915959i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.44855
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4000600 n_nop=3841417 n_act=19611 n_pre=19595 n_req=33730 n_rd=95872 n_write=24105 bw_util=0.05998
n_activity=635625 dram_eff=0.3775
bk0: 6204a 3921018i bk1: 6060a 3922481i bk2: 5596a 3932242i bk3: 5648a 3930887i bk4: 5940a 3921853i bk5: 5832a 3922623i bk6: 5868a 3925930i bk7: 5992a 3923864i bk8: 5676a 3925292i bk9: 5520a 3929174i bk10: 5684a 3927786i bk11: 5792a 3927520i bk12: 6372a 3921504i bk13: 6676a 3914496i bk14: 6508a 3915836i bk15: 6504a 3915902i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.431561
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4000600 n_nop=3841645 n_act=19487 n_pre=19471 n_req=33780 n_rd=95896 n_write=24101 bw_util=0.05999
n_activity=640699 dram_eff=0.3746
bk0: 6128a 3926088i bk1: 5956a 3926337i bk2: 5804a 3928471i bk3: 5732a 3929173i bk4: 5864a 3926157i bk5: 5852a 3925010i bk6: 5760a 3926467i bk7: 5828a 3922625i bk8: 5772a 3924516i bk9: 5564a 3930189i bk10: 5868a 3927724i bk11: 5736a 3926701i bk12: 6532a 3914415i bk13: 6516a 3915604i bk14: 6520a 3918150i bk15: 6464a 3918017i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.452707
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4000600 n_nop=3842200 n_act=19410 n_pre=19394 n_req=33649 n_rd=95532 n_write=24064 bw_util=0.05979
n_activity=636758 dram_eff=0.3756
bk0: 6204a 3923727i bk1: 5904a 3926931i bk2: 5608a 3931383i bk3: 5772a 3927534i bk4: 5908a 3922644i bk5: 5748a 3924386i bk6: 5828a 3922635i bk7: 5780a 3922157i bk8: 5780a 3923118i bk9: 5604a 3928607i bk10: 5788a 3924643i bk11: 5696a 3927862i bk12: 6544a 3916095i bk13: 6420a 3916467i bk14: 6420a 3918244i bk15: 6528a 3917092i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.44952
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4000600 n_nop=3842357 n_act=19401 n_pre=19385 n_req=33606 n_rd=95388 n_write=24069 bw_util=0.05972
n_activity=638874 dram_eff=0.374
bk0: 6028a 3926478i bk1: 5952a 3927436i bk2: 5648a 3930906i bk3: 5532a 3935879i bk4: 5824a 3928877i bk5: 5808a 3926123i bk6: 5880a 3924768i bk7: 5856a 3924079i bk8: 5756a 3926390i bk9: 5512a 3929004i bk10: 5780a 3928740i bk11: 5716a 3927415i bk12: 6516a 3918879i bk13: 6516a 3919017i bk14: 6488a 3917250i bk15: 6576a 3917756i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.42077
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4000600 n_nop=3838875 n_act=19933 n_pre=19917 n_req=34299 n_rd=97080 n_write=24795 bw_util=0.06093
n_activity=643718 dram_eff=0.3787
bk0: 6260a 3921299i bk1: 6252a 3923096i bk2: 5900a 3929086i bk3: 5692a 3929288i bk4: 5776a 3925816i bk5: 5716a 3922727i bk6: 5972a 3921440i bk7: 6132a 3922164i bk8: 5800a 3923034i bk9: 5792a 3923336i bk10: 5980a 3920394i bk11: 5800a 3923432i bk12: 6412a 3918739i bk13: 6520a 3918716i bk14: 6504a 3916571i bk15: 6572a 3913620i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.462156
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4000600 n_nop=3842163 n_act=19434 n_pre=19418 n_req=33607 n_rd=95624 n_write=23961 bw_util=0.05978
n_activity=634417 dram_eff=0.377
bk0: 5896a 3926193i bk1: 6088a 3927797i bk2: 5744a 3931767i bk3: 5764a 3929958i bk4: 5836a 3925982i bk5: 5888a 3925363i bk6: 5740a 3925444i bk7: 5880a 3926771i bk8: 5728a 3927622i bk9: 5792a 3926701i bk10: 5820a 3926454i bk11: 5840a 3925561i bk12: 6392a 3920692i bk13: 6336a 3921564i bk14: 6496a 3916944i bk15: 6384a 3919161i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.429319
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4000600 n_nop=3840796 n_act=19649 n_pre=19633 n_req=34188 n_rd=95876 n_write=24646 bw_util=0.06025
n_activity=642878 dram_eff=0.3749
bk0: 6076a 3928624i bk1: 6032a 3927612i bk2: 5664a 3932218i bk3: 5676a 3932358i bk4: 5784a 3925966i bk5: 5704a 3924903i bk6: 5880a 3924314i bk7: 6004a 3921029i bk8: 5800a 3926113i bk9: 5672a 3927640i bk10: 5780a 3927054i bk11: 5668a 3929091i bk12: 6476a 3917566i bk13: 6536a 3916469i bk14: 6500a 3916151i bk15: 6624a 3916557i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.423988
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4000600 n_nop=3843409 n_act=19174 n_pre=19158 n_req=33439 n_rd=95100 n_write=23759 bw_util=0.05942
n_activity=633946 dram_eff=0.375
bk0: 6016a 3926535i bk1: 5968a 3925699i bk2: 5548a 3933744i bk3: 5352a 3935523i bk4: 5868a 3924472i bk5: 5880a 3924494i bk6: 5984a 3925532i bk7: 5876a 3923737i bk8: 5660a 3925466i bk9: 5676a 3925768i bk10: 5800a 3926560i bk11: 5588a 3927838i bk12: 6416a 3919793i bk13: 6532a 3915816i bk14: 6544a 3915427i bk15: 6392a 3916639i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.45352
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4000600 n_nop=3841998 n_act=19412 n_pre=19396 n_req=33720 n_rd=95636 n_write=24158 bw_util=0.05989
n_activity=633596 dram_eff=0.3781
bk0: 6104a 3922420i bk1: 6132a 3924269i bk2: 5592a 3932710i bk3: 5604a 3931323i bk4: 5824a 3923707i bk5: 5712a 3922892i bk6: 6004a 3921815i bk7: 5844a 3925057i bk8: 5752a 3924951i bk9: 5796a 3925225i bk10: 5764a 3928236i bk11: 5532a 3928574i bk12: 6460a 3917001i bk13: 6544a 3914098i bk14: 6472a 3916591i bk15: 6500a 3914455i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.465281

========= L2 cache stats =========
L2_cache_bank[0]: Access = 209308, Miss = 11929, Miss_rate = 0.057, Pending_hits = 1148, Reservation_fails = 11
L2_cache_bank[1]: Access = 210694, Miss = 12035, Miss_rate = 0.057, Pending_hits = 1135, Reservation_fails = 20
L2_cache_bank[2]: Access = 209838, Miss = 11849, Miss_rate = 0.056, Pending_hits = 1122, Reservation_fails = 14
L2_cache_bank[3]: Access = 210306, Miss = 11970, Miss_rate = 0.057, Pending_hits = 1135, Reservation_fails = 18
L2_cache_bank[4]: Access = 209912, Miss = 11962, Miss_rate = 0.057, Pending_hits = 1148, Reservation_fails = 20
L2_cache_bank[5]: Access = 210764, Miss = 12006, Miss_rate = 0.057, Pending_hits = 1113, Reservation_fails = 9
L2_cache_bank[6]: Access = 211062, Miss = 12062, Miss_rate = 0.057, Pending_hits = 1178, Reservation_fails = 16
L2_cache_bank[7]: Access = 209674, Miss = 11912, Miss_rate = 0.057, Pending_hits = 1076, Reservation_fails = 19
L2_cache_bank[8]: Access = 210700, Miss = 12020, Miss_rate = 0.057, Pending_hits = 1172, Reservation_fails = 18
L2_cache_bank[9]: Access = 210329, Miss = 11863, Miss_rate = 0.056, Pending_hits = 1070, Reservation_fails = 27
L2_cache_bank[10]: Access = 210637, Miss = 11980, Miss_rate = 0.057, Pending_hits = 1143, Reservation_fails = 17
L2_cache_bank[11]: Access = 210428, Miss = 11867, Miss_rate = 0.056, Pending_hits = 1129, Reservation_fails = 21
L2_cache_bank[12]: Access = 210840, Miss = 12151, Miss_rate = 0.058, Pending_hits = 1215, Reservation_fails = 19
L2_cache_bank[13]: Access = 211242, Miss = 12119, Miss_rate = 0.057, Pending_hits = 1132, Reservation_fails = 22
L2_cache_bank[14]: Access = 210315, Miss = 11913, Miss_rate = 0.057, Pending_hits = 1053, Reservation_fails = 24
L2_cache_bank[15]: Access = 210991, Miss = 11993, Miss_rate = 0.057, Pending_hits = 1142, Reservation_fails = 27
L2_cache_bank[16]: Access = 245010, Miss = 11990, Miss_rate = 0.049, Pending_hits = 1418, Reservation_fails = 18
L2_cache_bank[17]: Access = 210104, Miss = 11979, Miss_rate = 0.057, Pending_hits = 1098, Reservation_fails = 23
L2_cache_bank[18]: Access = 208928, Miss = 11959, Miss_rate = 0.057, Pending_hits = 1150, Reservation_fails = 26
L2_cache_bank[19]: Access = 208640, Miss = 11816, Miss_rate = 0.057, Pending_hits = 1102, Reservation_fails = 31
L2_cache_bank[20]: Access = 208436, Miss = 11993, Miss_rate = 0.058, Pending_hits = 1157, Reservation_fails = 20
L2_cache_bank[21]: Access = 209375, Miss = 11916, Miss_rate = 0.057, Pending_hits = 1117, Reservation_fails = 19
L2_total_cache_accesses = 4657533
L2_total_cache_misses = 263284
L2_total_cache_miss_rate = 0.0565
L2_total_cache_pending_hits = 25153
L2_total_cache_reservation_fails = 439
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3253984
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20065
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 212805
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1115071
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4940
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 50472
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 428
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3486854
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170483
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.133
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=10208407
icnt_total_pkts_simt_to_mem=5828285
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.82835
	minimum = 6
	maximum = 56
Network latency average = 8.51264
	minimum = 6
	maximum = 45
Slowest packet = 9304430
Flit latency average = 8.45778
	minimum = 6
	maximum = 44
Slowest flit = 16020465
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0500672
	minimum = 0.0440098 (at node 0)
	maximum = 0.0574572 (at node 38)
Accepted packet rate average = 0.0500672
	minimum = 0.0440098 (at node 0)
	maximum = 0.0574572 (at node 38)
Injected flit rate average = 0.0751009
	minimum = 0.0440098 (at node 0)
	maximum = 0.114303 (at node 38)
Accepted flit rate average= 0.0751009
	minimum = 0.0562347 (at node 45)
	maximum = 0.094132 (at node 15)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 36.7108 (20 samples)
	minimum = 6 (20 samples)
	maximum = 470.35 (20 samples)
Network latency average = 22.1226 (20 samples)
	minimum = 6 (20 samples)
	maximum = 393.9 (20 samples)
Flit latency average = 22.5781 (20 samples)
	minimum = 6 (20 samples)
	maximum = 393.2 (20 samples)
Fragmentation average = 0.00864659 (20 samples)
	minimum = 0 (20 samples)
	maximum = 111.95 (20 samples)
Injected packet rate average = 0.0581175 (20 samples)
	minimum = 0.0473043 (20 samples)
	maximum = 0.13651 (20 samples)
Accepted packet rate average = 0.0581175 (20 samples)
	minimum = 0.0473043 (20 samples)
	maximum = 0.13651 (20 samples)
Injected flit rate average = 0.0924152 (20 samples)
	minimum = 0.0589715 (20 samples)
	maximum = 0.195575 (20 samples)
Accepted flit rate average = 0.0924152 (20 samples)
	minimum = 0.0706361 (20 samples)
	maximum = 0.251216 (20 samples)
Injected packet size average = 1.59014 (20 samples)
Accepted packet size average = 1.59014 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 14 min, 10 sec (4450 sec)
gpgpu_simulation_rate = 28280 (inst/sec)
gpgpu_simulation_rate = 1493 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 21: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 21 
gpu_sim_cycle = 5001
gpu_sim_insn = 4970317
gpu_ipc =     993.8646
gpu_tot_sim_cycle = 6877926
gpu_tot_sim_insn = 130816917
gpu_tot_ipc =      19.0198
gpu_tot_issued_cta = 10731
max_total_param_size = 0
gpu_stall_dramfull = 3855303
gpu_stall_icnt2sh    = 11485441
partiton_reqs_in_parallel = 110022
partiton_reqs_in_parallel_total    = 43544115
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.3470
partiton_reqs_in_parallel_util = 110022
partiton_reqs_in_parallel_util_total    = 43544115
gpu_sim_cycle_parition_util = 5001
gpu_tot_sim_cycle_parition_util    = 2147803
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      20.2778
partiton_replys_in_parallel = 8212
partiton_replys_in_parallel_total    = 4657533
L2_BW  =     155.6421 GB/Sec
L2_BW_total  =      64.2982 GB/Sec
gpu_total_sim_rate=29278

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5200454
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1038352
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0017
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1036560
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5194958
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1038352
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5200454
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7003, 7316, 6749, 6844, 6504, 6704, 6610, 6629, 6659, 6049, 6678, 6802, 7064, 7069, 6761, 7221, 6718, 6286, 6169, 6144, 6191, 6822, 6597, 6327, 6894, 6584, 6652, 6619, 6526, 6310, 6294, 6153, 5281, 5967, 6157, 5417, 6050, 5588, 6199, 5591, 5732, 5736, 5488, 5895, 5938, 6015, 5436, 5560, 6565, 5918, 5878, 5945, 5866, 6117, 6007, 6013, 6134, 5924, 5284, 5004, 6007, 5365, 5901, 6016, 
gpgpu_n_tot_thrd_icount = 311726560
gpgpu_n_tot_w_icount = 9741455
gpgpu_n_stall_shd_mem = 16297313
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3495061
gpgpu_n_mem_write_global = 1170488
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10647097
gpgpu_n_store_insn = 2305246
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 33227264
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16240751
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 51676
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:24408566	W0_Idle:63403851	W0_Scoreboard:19833965	W1:2042093	W2:976277	W3:614292	W4:422409	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3269644
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27960488 {8:3495061,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46828128 {40:1170373,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205827784 {40:2701875,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363904 {8:1170488,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1442 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 334 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 6876384 
mrq_lat_table:247803 	5917 	6370 	39568 	30957 	9985 	7207 	9159 	10090 	4346 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3224257 	1343275 	33514 	18660 	11852 	12412 	14220 	6844 	493 	28 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	9 	433917 	106454 	1644144 	1140658 	540917 	635871 	102488 	7921 	10278 	10304 	11809 	13808 	6637 	480 	28 	22 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	668273 	956702 	1749238 	118661 	2210 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	125257 	1044665 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1126 	842 	53 	31 	8 	4 	16 	15 	8 	12 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        46        44        23        20        16        16        16        16        31        31        43        44        45        47        46        45 
dram[1]:        41        45        19        30        16        16        17        16        31        32        42        43        45        45        43        44 
dram[2]:        47        46        20        25        16        16        16        16        31        31        45        44        43        44        43        44 
dram[3]:        46        44        27        28        17        16        16        16        32        30        43        45        44        43        47        46 
dram[4]:        45        45        16        27        16        16        16        16        30        31        46        42        46        44        48        46 
dram[5]:        46        41        26        18        16        16        16        16        31        31        47        44        46        38        46        45 
dram[6]:        46        44        29        18        16        16        17        16        30        30        44        45        47        46        45        44 
dram[7]:        42        44        24        16        16        15        16        16        32        30        43        45        40        45        40        43 
dram[8]:        47        42        27        19        15        15        17        16        31        30        43        43        95        42        42        45 
dram[9]:        44        41        24        16        16        16        17        16        35        33        44        44        44        45        45        46 
dram[10]:        44        40        18        20        17        16        16        16        34        33        46        44        45        48        47        46 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    188368    184659    468563    198350    278201    431495    332834    513748    110400    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    202531    263728    219296    190218    127965    189457    246719    496733    190664    187976    212028    746041 
dram[2]:    428347    188360    260748    336633    184709    184714    266664    216360    115348    275627    201991    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    172398    306908    271712    301586    184663    187904    181522    293141    349571    195609    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    191572    387904    402845    267494    186436    216411    196814    265856    471366    160206 
dram[6]:    183490    307636    308929    191144    268224    329934    301590    233602    254644    387833    191601    251938    421221    363717    185687    289203 
dram[7]:    477618    183499    206112    190397    185119    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    191800    187356    211781    190313    188978    267354    114815    217263    198246    579987    584718    248614    164840    250109    278163    190408 
dram[9]:    194163    210163    135990    184165    335491    471074    291452    115643    516484    496384    107731    503333    188989    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    184683    246211    289556    276797    290418    193448    281505    172812    281056    473219    548809 
average row accesses per activate:
dram[0]:  1.711057  1.722951  1.683105  1.727700  1.719449  1.705491  1.753002  1.747573  1.746231  1.713217  1.740088  1.729570  1.739035  1.766176  1.716643  1.725212 
dram[1]:  1.705560  1.721116  1.680734  1.714022  1.719361  1.685232  1.738488  1.756160  1.742882  1.715833  1.786547  1.785959  1.753834  1.804784  1.730403  1.740580 
dram[2]:  1.695416  1.709003  1.662478  1.634699  1.663974  1.702381  1.713066  1.743953  1.770154  1.753888  1.737468  1.760309  1.755008  1.727853  1.723110  1.760118 
dram[3]:  1.743953  1.693388  1.662671  1.693112  1.700508  1.764603  1.727675  1.730999  1.790198  1.731077  1.780509  1.748947  1.703571  1.745297  1.786677  1.734066 
dram[4]:  1.716335  1.695940  1.656278  1.653184  1.759591  1.717199  1.711358  1.766143  1.754167  1.774396  1.701566  1.769297  1.757289  1.750000  1.778462  1.770310 
dram[5]:  1.729909  1.680097  1.697133  1.712806  1.727036  1.706485  1.735495  1.748482  1.788143  1.711923  1.734711  1.714166  1.747813  1.751673  1.742313  1.777860 
dram[6]:  1.724843  1.722978  1.663900  1.605802  1.685327  1.686542  1.715824  1.744681  1.763514  1.712510  1.743569  1.750212  1.747573  1.813883  1.740634  1.707889 
dram[7]:  1.732143  1.710843  1.651321  1.700441  1.672241  1.690878  1.681049  1.768551  1.755633  1.785349  1.756892  1.772575  1.741788  1.773643  1.745926  1.730855 
dram[8]:  1.705314  1.699588  1.648485  1.659894  1.692110  1.682091  1.737288  1.737490  1.790941  1.777875  1.743953  1.764094  2.022980  1.726943  1.687278  1.738790 
dram[9]:  1.740928  1.701554  1.712687  1.712745  1.696742  1.731624  1.808099  1.742515  1.792769  1.761905  1.746244  1.729422  1.753569  1.783744  1.726614  1.763774 
dram[10]:  1.713037  1.676680  1.714286  1.774349  1.685092  1.667802  1.748092  1.725694  1.752761  1.813310  1.774527  1.758377  1.779113  1.689679  1.785340  1.749447 
average row locality = 371504/214421 = 1.732592
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1521      1507      1398      1406      1448      1501      1475      1455      1441      1441      1397      1431      1641      1644      1617      1657 
dram[1]:      1553      1534      1397      1392      1435      1447      1445      1468      1429      1427      1417      1454      1569      1603      1617      1651 
dram[2]:      1551      1515      1399      1412      1485      1458      1468      1498      1424      1385      1423      1450      1594      1670      1627      1626 
dram[3]:      1532      1489      1451      1433      1466      1463      1440      1457      1449      1392      1471      1435      1633      1629      1631      1616 
dram[4]:      1551      1476      1402      1443      1477      1437      1457      1445      1448      1405      1452      1429      1637      1605      1605      1632 
dram[5]:      1507      1488      1412      1383      1456      1453      1470      1464      1443      1378      1450      1430      1629      1630      1622      1644 
dram[6]:      1565      1563      1475      1423      1444      1429      1493      1533      1456      1454      1501      1455      1604      1630      1626      1644 
dram[7]:      1474      1522      1436      1441      1459      1472      1435      1470      1436      1454      1456      1465      1598      1584      1624      1596 
dram[8]:      1519      1508      1416      1419      1446      1426      1470      1501      1454      1421      1446      1421      1619      1634      1625      1656 
dram[9]:      1504      1492      1387      1338      1467      1470      1496      1469      1419      1423      1455      1399      1604      1633      1636      1598 
dram[10]:      1527      1533      1398      1401      1456      1428      1501      1461      1443      1455      1445      1385      1617      1636      1618      1625 
total reads: 263467
bank skew: 1670/1338 = 1.25
chip skew: 24295/23790 = 1.02
number of total write accesses:
dram[0]:       599       595       445       434       550       549       569       525       644       620       578       622       738       758       776       779 
dram[1]:       625       626       435       466       501       550       556       599       591       632       575       632       718       736       745       751 
dram[2]:       631       611       453       463       575       544       538       593       640       532       622       599       684       768       744       766 
dram[3]:       559       560       491       509       544       561       514       570       633       552       630       641       752       783       756       751 
dram[4]:       603       571       458       478       587       500       547       579       657       577       612       611       774       740       707       765 
dram[5]:       581       597       482       436       537       547       564       552       608       589       649       615       769       726       758       749 
dram[6]:       629       589       530       459       543       551       578       599       632       613       668       605       736       748       790       759 
dram[7]:       563       608       501       489       541       530       552       532       590       642       647       655       682       704       733       732 
dram[8]:       599       557       488       460       527       537       580       617       602       604       645       613      1110       744       749       787 
dram[9]:       559       589       449       409       564       556       558       568       614       612       637       576       730       759       745       739 
dram[10]:       628       588       438       439       556       530       560       527       620       643       617       609       751       787       769       749 
total reads: 108037
bank skew: 1110/409 = 2.71
chip skew: 10219/9664 = 1.06
average mf latency per bank:
dram[0]:       4355      4292      4935      4750      4621      4650      4500      4745      4490      4577      4774      4658      3260      3159      2951      2973
dram[1]:       4141      4217      4813      4728      4837      4713      4677      4548      4774      4641      4955      4589      3249      3152      3056      2996
dram[2]:       4233      4349      4652      4534      4690      4718      4617      4488      4628      4999      4530      4586      3216      3023      2989      3148
dram[3]:       4463      4434      4403      4453      4780      4645      4701      4614      4551      4992      4447      4480      3238      3206      3075      3086
dram[4]:       4218      4478      4791      4555      4588      4799      4642      4657      4521      4792      4651      4543      3191      3229      3192      3111
dram[5]:       4385      4411      4650      4801      4782      4731      4729      4648      4732      4806      4476      4542      3166      3289      3123      3098
dram[6]:       4181      4203      4498      4817      4786      4724      4726      4435      4637      4595      4362      4670      3300      3174      3006      3038
dram[7]:       4440      4312      4622      4680      4721      4827      4808      4724      4767      4617      4499      4654      3307      3227      3160      3244
dram[8]:       4312      4513      4540      4745      4784      4855      4494      4446      4600      4720      4422      4602      5626      3180      3186      3010
dram[9]:       4385      4461      4797      5052      4610      4640      4547      4529      4547      4787      4408      4595      3167      3225      3122      3257
dram[10]:       4246      4175      4835      4943      4576      4803      4555      4640      4520      4542      4516      4617      3168      3114      3085      3021
maximum mf latency per bank:
dram[0]:     230680     51162     57699     58415     51483     84262     31529     73682     31364     27691     51444     73384    112927     54253     49184     34470
dram[1]:      48504     48563    128582     58320     51483     51488     51639     51674     47325     90833    248804     54728     55492     55521     53089     53080
dram[2]:      50809     50908    213550     51742     98251     51601     51617     89547     51989     60913     51516    112938     56079     79960     50981    230279
dram[3]:     257915     50873     51732     51720    193082     52420     54283     54527     60932    171042     50069     37054    157904    208804     54754     54720
dram[4]:      51330     51209    240381     51939     53982     53971     54401     54403     60917     60919    151099     50693     54302     54304     49565     54657
dram[5]:      51190     53272     51932     51964     78590     54020     68354     54423     46374     46423     50667     50695     52584     85125     54641     31698
dram[6]:      53226     53216     77721    213540     69001     53989     73658     34053     46814     48848     50087     73470    143804    124249     54618     66251
dram[7]:      53234     53392     54574     67274     34507     73585    219375     32761     48756     48139    137045    248157     55191     55196     54664    257910
dram[8]:      36305     55108     54575     53951     48374     89441     32837     31162     48116     48126     30998     30516    112958     55191    248288     54714
dram[9]:      55160     55165     53934     53981     52135     52138     33457     33447     48116    230458    112944     36480     55237     53314     54707    180433
dram[10]:      55132     51125     57661    258751     32574     52210     75319     31671     48128     46911     85985     51394     53272     53564     54686     34242
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4009885 n_nop=3850788 n_act=19536 n_pre=19520 n_req=33761 n_rd=95920 n_write=24121 bw_util=0.05987
n_activity=639158 dram_eff=0.3756
bk0: 6084a 3935089i bk1: 6028a 3936461i bk2: 5592a 3941457i bk3: 5624a 3942576i bk4: 5792a 3935241i bk5: 6004a 3931519i bk6: 5900a 3933841i bk7: 5820a 3935170i bk8: 5764a 3934941i bk9: 5764a 3934721i bk10: 5588a 3939955i bk11: 5724a 3936947i bk12: 6564a 3925822i bk13: 6576a 3926157i bk14: 6468a 3925925i bk15: 6628a 3921333i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.438302
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4009885 n_nop=3851737 n_act=19332 n_pre=19316 n_req=33576 n_rd=95352 n_write=24148 bw_util=0.0596
n_activity=638087 dram_eff=0.3746
bk0: 6212a 3932874i bk1: 6136a 3932578i bk2: 5588a 3941662i bk3: 5568a 3938126i bk4: 5740a 3937080i bk5: 5788a 3932087i bk6: 5780a 3934562i bk7: 5872a 3932864i bk8: 5716a 3932919i bk9: 5708a 3932771i bk10: 5668a 3939693i bk11: 5816a 3935648i bk12: 6276a 3928792i bk13: 6412a 3927792i bk14: 6468a 3926749i bk15: 6604a 3925244i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.447522
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4009885 n_nop=3850612 n_act=19620 n_pre=19604 n_req=33748 n_rd=95940 n_write=24109 bw_util=0.05988
n_activity=636059 dram_eff=0.3775
bk0: 6204a 3930255i bk1: 6060a 3931764i bk2: 5596a 3941527i bk3: 5648a 3940173i bk4: 5940a 3931140i bk5: 5832a 3931910i bk6: 5872a 3935185i bk7: 5992a 3933149i bk8: 5696a 3934492i bk9: 5540a 3938385i bk10: 5692a 3937030i bk11: 5800a 3936765i bk12: 6376a 3930756i bk13: 6680a 3923747i bk14: 6508a 3925120i bk15: 6504a 3925187i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.430589
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4009885 n_nop=3850870 n_act=19491 n_pre=19475 n_req=33793 n_rd=95948 n_write=24101 bw_util=0.05988
n_activity=641021 dram_eff=0.3746
bk0: 6128a 3935372i bk1: 5956a 3935622i bk2: 5804a 3937756i bk3: 5732a 3938458i bk4: 5864a 3935443i bk5: 5852a 3934296i bk6: 5760a 3935754i bk7: 5828a 3931912i bk8: 5796a 3933733i bk9: 5568a 3939468i bk10: 5884a 3936957i bk11: 5740a 3935953i bk12: 6532a 3923697i bk13: 6516a 3924887i bk14: 6524a 3927402i bk15: 6464a 3927300i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.451667
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4009885 n_nop=3851405 n_act=19414 n_pre=19398 n_req=33667 n_rd=95604 n_write=24064 bw_util=0.05969
n_activity=637160 dram_eff=0.3756
bk0: 6204a 3933011i bk1: 5904a 3936215i bk2: 5608a 3940668i bk3: 5772a 3936819i bk4: 5908a 3931930i bk5: 5748a 3933672i bk6: 5828a 3931922i bk7: 5780a 3931445i bk8: 5792a 3932360i bk9: 5620a 3937864i bk10: 5808a 3933869i bk11: 5716a 3937087i bk12: 6548a 3925346i bk13: 6420a 3925749i bk14: 6420a 3927526i bk15: 6528a 3926375i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.44848
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4009885 n_nop=3851586 n_act=19405 n_pre=19389 n_req=33618 n_rd=95436 n_write=24069 bw_util=0.05961
n_activity=639195 dram_eff=0.3739
bk0: 6028a 3935762i bk1: 5952a 3936721i bk2: 5648a 3940191i bk3: 5532a 3945164i bk4: 5824a 3938163i bk5: 5812a 3935377i bk6: 5880a 3934053i bk7: 5856a 3933365i bk8: 5772a 3935623i bk9: 5512a 3938289i bk10: 5800a 3937990i bk11: 5720a 3936668i bk12: 6516a 3928163i bk13: 6520a 3928270i bk14: 6488a 3926533i bk15: 6576a 3927040i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.419799
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4009885 n_nop=3848052 n_act=19937 n_pre=19921 n_req=34324 n_rd=97180 n_write=24795 bw_util=0.06084
n_activity=644206 dram_eff=0.3787
bk0: 6260a 3930582i bk1: 6252a 3932379i bk2: 5900a 3938370i bk3: 5692a 3938572i bk4: 5776a 3935100i bk5: 5716a 3932013i bk6: 5972a 3930726i bk7: 6132a 3931450i bk8: 5824a 3932276i bk9: 5816a 3932561i bk10: 6004a 3929613i bk11: 5820a 3932658i bk12: 6416a 3927991i bk13: 6520a 3927999i bk14: 6504a 3925856i bk15: 6576a 3922873i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.461105
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4009885 n_nop=3851376 n_act=19438 n_pre=19422 n_req=33623 n_rd=95688 n_write=23961 bw_util=0.05968
n_activity=634740 dram_eff=0.377
bk0: 5896a 3935476i bk1: 6088a 3937081i bk2: 5744a 3941052i bk3: 5764a 3939244i bk4: 5836a 3935268i bk5: 5888a 3934651i bk6: 5740a 3934732i bk7: 5880a 3936059i bk8: 5744a 3936856i bk9: 5816a 3935911i bk10: 5824a 3935707i bk11: 5860a 3934784i bk12: 6392a 3929974i bk13: 6336a 3930846i bk14: 6496a 3926226i bk15: 6384a 3928443i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.428337
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4009885 n_nop=3850025 n_act=19653 n_pre=19637 n_req=34200 n_rd=95924 n_write=24646 bw_util=0.06014
n_activity=643158 dram_eff=0.3749
bk0: 6076a 3937909i bk1: 6032a 3936897i bk2: 5664a 3941503i bk3: 5676a 3941644i bk4: 5784a 3935252i bk5: 5704a 3934189i bk6: 5880a 3933601i bk7: 6004a 3930316i bk8: 5816a 3935346i bk9: 5684a 3936879i bk10: 5784a 3936306i bk11: 5684a 3938322i bk12: 6476a 3926849i bk13: 6536a 3925752i bk14: 6500a 3925434i bk15: 6624a 3925841i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.423011
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4009885 n_nop=3852628 n_act=19177 n_pre=19161 n_req=33454 n_rd=95160 n_write=23759 bw_util=0.05931
n_activity=634237 dram_eff=0.375
bk0: 6016a 3935820i bk1: 5968a 3934984i bk2: 5548a 3943029i bk3: 5352a 3944808i bk4: 5868a 3933758i bk5: 5880a 3933780i bk6: 5984a 3934819i bk7: 5876a 3933024i bk8: 5676a 3934698i bk9: 5692a 3935006i bk10: 5820a 3935786i bk11: 5596a 3937083i bk12: 6416a 3929075i bk13: 6532a 3925098i bk14: 6544a 3924711i bk15: 6392a 3925923i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.452479
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4009885 n_nop=3851189 n_act=19419 n_pre=19403 n_req=33740 n_rd=95716 n_write=24158 bw_util=0.05979
n_activity=634082 dram_eff=0.3781
bk0: 6108a 3931672i bk1: 6132a 3933552i bk2: 5592a 3941994i bk3: 5604a 3940607i bk4: 5824a 3932992i bk5: 5712a 3932178i bk6: 6004a 3931101i bk7: 5844a 3934345i bk8: 5772a 3934177i bk9: 5820a 3934410i bk10: 5780a 3937467i bk11: 5540a 3937820i bk12: 6468a 3926247i bk13: 6544a 3923381i bk14: 6472a 3925874i bk15: 6500a 3923739i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.464222

========= L2 cache stats =========
L2_cache_bank[0]: Access = 209683, Miss = 11938, Miss_rate = 0.057, Pending_hits = 1161, Reservation_fails = 11
L2_cache_bank[1]: Access = 211067, Miss = 12042, Miss_rate = 0.057, Pending_hits = 1146, Reservation_fails = 20
L2_cache_bank[2]: Access = 210211, Miss = 11862, Miss_rate = 0.056, Pending_hits = 1139, Reservation_fails = 14
L2_cache_bank[3]: Access = 210680, Miss = 11976, Miss_rate = 0.057, Pending_hits = 1142, Reservation_fails = 18
L2_cache_bank[4]: Access = 210288, Miss = 11971, Miss_rate = 0.057, Pending_hits = 1158, Reservation_fails = 20
L2_cache_bank[5]: Access = 211136, Miss = 12014, Miss_rate = 0.057, Pending_hits = 1126, Reservation_fails = 9
L2_cache_bank[6]: Access = 211440, Miss = 12073, Miss_rate = 0.057, Pending_hits = 1192, Reservation_fails = 16
L2_cache_bank[7]: Access = 210047, Miss = 11914, Miss_rate = 0.057, Pending_hits = 1078, Reservation_fails = 19
L2_cache_bank[8]: Access = 211072, Miss = 12029, Miss_rate = 0.057, Pending_hits = 1182, Reservation_fails = 18
L2_cache_bank[9]: Access = 210701, Miss = 11872, Miss_rate = 0.056, Pending_hits = 1079, Reservation_fails = 27
L2_cache_bank[10]: Access = 211012, Miss = 11989, Miss_rate = 0.057, Pending_hits = 1155, Reservation_fails = 17
L2_cache_bank[11]: Access = 210803, Miss = 11870, Miss_rate = 0.056, Pending_hits = 1131, Reservation_fails = 21
L2_cache_bank[12]: Access = 211213, Miss = 12164, Miss_rate = 0.058, Pending_hits = 1232, Reservation_fails = 19
L2_cache_bank[13]: Access = 211616, Miss = 12131, Miss_rate = 0.057, Pending_hits = 1147, Reservation_fails = 22
L2_cache_bank[14]: Access = 210687, Miss = 11918, Miss_rate = 0.057, Pending_hits = 1062, Reservation_fails = 24
L2_cache_bank[15]: Access = 211362, Miss = 12004, Miss_rate = 0.057, Pending_hits = 1155, Reservation_fails = 27
L2_cache_bank[16]: Access = 245379, Miss = 11995, Miss_rate = 0.049, Pending_hits = 1425, Reservation_fails = 18
L2_cache_bank[17]: Access = 210474, Miss = 11986, Miss_rate = 0.057, Pending_hits = 1107, Reservation_fails = 23
L2_cache_bank[18]: Access = 209302, Miss = 11968, Miss_rate = 0.057, Pending_hits = 1163, Reservation_fails = 26
L2_cache_bank[19]: Access = 209012, Miss = 11822, Miss_rate = 0.057, Pending_hits = 1114, Reservation_fails = 31
L2_cache_bank[20]: Access = 208811, Miss = 12005, Miss_rate = 0.057, Pending_hits = 1171, Reservation_fails = 20
L2_cache_bank[21]: Access = 209749, Miss = 11924, Miss_rate = 0.057, Pending_hits = 1128, Reservation_fails = 19
L2_total_cache_accesses = 4665745
L2_total_cache_misses = 263467
L2_total_cache_miss_rate = 0.0565
L2_total_cache_pending_hits = 25393
L2_total_cache_reservation_fails = 439
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3261768
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20305
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 212988
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1115076
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4940
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 50472
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 428
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3495061
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170488
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.133
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=10224826
icnt_total_pkts_simt_to_mem=5836502
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.34772
	minimum = 6
	maximum = 40
Network latency average = 7.29262
	minimum = 6
	maximum = 31
Slowest packet = 9316410
Flit latency average = 6.93185
	minimum = 6
	maximum = 30
Slowest flit = 16038444
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.032848
	minimum = 0.0288 (at node 0)
	maximum = 0.0378 (at node 34)
Accepted packet rate average = 0.032848
	minimum = 0.0288 (at node 0)
	maximum = 0.0378 (at node 34)
Injected flit rate average = 0.049272
	minimum = 0.0288 (at node 0)
	maximum = 0.0755 (at node 34)
Accepted flit rate average= 0.049272
	minimum = 0.0369 (at node 44)
	maximum = 0.0625 (at node 11)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 35.3125 (21 samples)
	minimum = 6 (21 samples)
	maximum = 449.857 (21 samples)
Network latency average = 21.4164 (21 samples)
	minimum = 6 (21 samples)
	maximum = 376.619 (21 samples)
Flit latency average = 21.833 (21 samples)
	minimum = 6 (21 samples)
	maximum = 375.905 (21 samples)
Fragmentation average = 0.00823485 (21 samples)
	minimum = 0 (21 samples)
	maximum = 106.619 (21 samples)
Injected packet rate average = 0.0569142 (21 samples)
	minimum = 0.0464232 (21 samples)
	maximum = 0.13181 (21 samples)
Accepted packet rate average = 0.0569142 (21 samples)
	minimum = 0.0464232 (21 samples)
	maximum = 0.13181 (21 samples)
Injected flit rate average = 0.0903607 (21 samples)
	minimum = 0.0575348 (21 samples)
	maximum = 0.189858 (21 samples)
Accepted flit rate average = 0.0903607 (21 samples)
	minimum = 0.0690296 (21 samples)
	maximum = 0.242229 (21 samples)
Injected packet size average = 1.58767 (21 samples)
Accepted packet size average = 1.58767 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 14 min, 28 sec (4468 sec)
gpgpu_simulation_rate = 29278 (inst/sec)
gpgpu_simulation_rate = 1539 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 22: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 22 
gpu_sim_cycle = 3181
gpu_sim_insn = 4446804
gpu_ipc =    1397.9264
gpu_tot_sim_cycle = 7103257
gpu_tot_sim_insn = 135263721
gpu_tot_ipc =      19.0425
gpu_tot_issued_cta = 11242
max_total_param_size = 0
gpu_stall_dramfull = 3855303
gpu_stall_icnt2sh    = 11485450
partiton_reqs_in_parallel = 69982
partiton_reqs_in_parallel_total    = 43654137
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.1555
partiton_reqs_in_parallel_util = 69982
partiton_reqs_in_parallel_util_total    = 43654137
gpu_sim_cycle_parition_util = 3181
gpu_tot_sim_cycle_parition_util    = 2152804
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      20.2803
partiton_replys_in_parallel = 8171
partiton_replys_in_parallel_total    = 4665745
L2_BW  =     243.4706 GB/Sec
L2_BW_total  =      62.3675 GB/Sec
gpu_total_sim_rate=30165

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5282199
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1079232
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0017
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1077440
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5276703
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1079232
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5282199
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7108, 7421, 6854, 6949, 6609, 6809, 6715, 6734, 6764, 6154, 6783, 6907, 7169, 7174, 6866, 7326, 6823, 6391, 6274, 6249, 6296, 6927, 6702, 6432, 6999, 6689, 6757, 6724, 6631, 6415, 6399, 6258, 5365, 6051, 6241, 5501, 6134, 5672, 6283, 5675, 5816, 5820, 5572, 5979, 6022, 6099, 5520, 5644, 6649, 6002, 5962, 6029, 5950, 6201, 6091, 6097, 6218, 6008, 5368, 5088, 6091, 5449, 5985, 6100, 
gpgpu_n_tot_thrd_icount = 316434976
gpgpu_n_tot_w_icount = 9888593
gpgpu_n_stall_shd_mem = 16297313
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3503232
gpgpu_n_mem_write_global = 1170488
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10908541
gpgpu_n_store_insn = 2305246
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 34535424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16240751
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 51676
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:24424842	W0_Idle:63406442	W0_Scoreboard:19863719	W1:2042093	W2:976277	W3:614292	W4:422415	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3416776
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 28025856 {8:3503232,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46828128 {40:1170373,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 206154624 {40:2710046,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363904 {8:1170488,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1442 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 334 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 6876384 
mrq_lat_table:247803 	5917 	6370 	39568 	30957 	9985 	7207 	9159 	10090 	4346 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3232428 	1343275 	33514 	18660 	11852 	12412 	14220 	6844 	493 	28 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	9 	441775 	106767 	1644144 	1140658 	540917 	635871 	102488 	7921 	10278 	10304 	11809 	13808 	6637 	480 	28 	22 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	675212 	957858 	1749314 	118661 	2210 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	125257 	1044665 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1132 	842 	53 	31 	8 	4 	16 	15 	8 	12 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        46        44        23        20        16        16        16        16        31        31        43        44        45        47        46        45 
dram[1]:        41        45        19        30        16        16        17        16        31        32        42        43        45        45        43        44 
dram[2]:        47        46        20        25        16        16        16        16        31        31        45        44        43        44        43        44 
dram[3]:        46        44        27        28        17        16        16        16        32        30        43        45        44        43        47        46 
dram[4]:        45        45        16        27        16        16        16        16        30        31        46        42        46        44        48        46 
dram[5]:        46        41        26        18        16        16        16        16        31        31        47        44        46        38        46        45 
dram[6]:        46        44        29        18        16        16        17        16        30        30        44        45        47        46        45        44 
dram[7]:        42        44        24        16        16        15        16        16        32        30        43        45        40        45        40        43 
dram[8]:        47        42        27        19        15        15        17        16        31        30        43        43        95        42        42        45 
dram[9]:        44        41        24        16        16        16        17        16        35        33        44        44        44        45        45        46 
dram[10]:        44        40        18        20        17        16        16        16        34        33        46        44        45        48        47        46 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    188368    184659    468563    198350    278201    431495    332834    513748    110400    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    202531    263728    219296    190218    127965    189457    246719    496733    190664    187976    212028    746041 
dram[2]:    428347    188360    260748    336633    184709    184714    266664    216360    115348    275627    201991    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    172398    306908    271712    301586    184663    187904    181522    293141    349571    195609    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    191572    387904    402845    267494    186436    216411    196814    265856    471366    160206 
dram[6]:    183490    307636    308929    191144    268224    329934    301590    233602    254644    387833    191601    251938    421221    363717    185687    289203 
dram[7]:    477618    183499    206112    190397    185119    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    191800    187356    211781    190313    188978    267354    114815    217263    198246    579987    584718    248614    164840    250109    278163    190408 
dram[9]:    194163    210163    135990    184165    335491    471074    291452    115643    516484    496384    107731    503333    188989    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    184683    246211    289556    276797    290418    193448    281505    172812    281056    473219    548809 
average row accesses per activate:
dram[0]:  1.711057  1.722951  1.683105  1.727700  1.719449  1.705491  1.753002  1.747573  1.746231  1.713217  1.740088  1.729570  1.739035  1.766176  1.716643  1.725212 
dram[1]:  1.705560  1.721116  1.680734  1.714022  1.719361  1.685232  1.738488  1.756160  1.742882  1.715833  1.786547  1.785959  1.753834  1.804784  1.730403  1.740580 
dram[2]:  1.695416  1.709003  1.662478  1.634699  1.663974  1.702381  1.713066  1.743953  1.770154  1.753888  1.737468  1.760309  1.755008  1.727853  1.723110  1.760118 
dram[3]:  1.743953  1.693388  1.662671  1.693112  1.700508  1.764603  1.727675  1.730999  1.790198  1.731077  1.780509  1.748947  1.703571  1.745297  1.786677  1.734066 
dram[4]:  1.716335  1.695940  1.656278  1.653184  1.759591  1.717199  1.711358  1.766143  1.754167  1.774396  1.701566  1.769297  1.757289  1.750000  1.778462  1.770310 
dram[5]:  1.729909  1.680097  1.697133  1.712806  1.727036  1.706485  1.735495  1.748482  1.788143  1.711923  1.734711  1.714166  1.747813  1.751673  1.742313  1.777860 
dram[6]:  1.724843  1.722978  1.663900  1.605802  1.685327  1.686542  1.715824  1.744681  1.763514  1.712510  1.743569  1.750212  1.747573  1.813883  1.740634  1.707889 
dram[7]:  1.732143  1.710843  1.651321  1.700441  1.672241  1.690878  1.681049  1.768551  1.755633  1.785349  1.756892  1.772575  1.741788  1.773643  1.745926  1.730855 
dram[8]:  1.705314  1.699588  1.648485  1.659894  1.692110  1.682091  1.737288  1.737490  1.790941  1.777875  1.743953  1.764094  2.022980  1.726943  1.687278  1.738790 
dram[9]:  1.740928  1.701554  1.712687  1.712745  1.696742  1.731624  1.808099  1.742515  1.792769  1.761905  1.746244  1.729422  1.753569  1.783744  1.726614  1.763774 
dram[10]:  1.713037  1.676680  1.714286  1.774349  1.685092  1.667802  1.748092  1.725694  1.752761  1.813310  1.774527  1.758377  1.779113  1.689679  1.785340  1.749447 
average row locality = 371504/214421 = 1.732592
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1521      1507      1398      1406      1448      1501      1475      1455      1441      1441      1397      1431      1641      1644      1617      1657 
dram[1]:      1553      1534      1397      1392      1435      1447      1445      1468      1429      1427      1417      1454      1569      1603      1617      1651 
dram[2]:      1551      1515      1399      1412      1485      1458      1468      1498      1424      1385      1423      1450      1594      1670      1627      1626 
dram[3]:      1532      1489      1451      1433      1466      1463      1440      1457      1449      1392      1471      1435      1633      1629      1631      1616 
dram[4]:      1551      1476      1402      1443      1477      1437      1457      1445      1448      1405      1452      1429      1637      1605      1605      1632 
dram[5]:      1507      1488      1412      1383      1456      1453      1470      1464      1443      1378      1450      1430      1629      1630      1622      1644 
dram[6]:      1565      1563      1475      1423      1444      1429      1493      1533      1456      1454      1501      1455      1604      1630      1626      1644 
dram[7]:      1474      1522      1436      1441      1459      1472      1435      1470      1436      1454      1456      1465      1598      1584      1624      1596 
dram[8]:      1519      1508      1416      1419      1446      1426      1470      1501      1454      1421      1446      1421      1619      1634      1625      1656 
dram[9]:      1504      1492      1387      1338      1467      1470      1496      1469      1419      1423      1455      1399      1604      1633      1636      1598 
dram[10]:      1527      1533      1398      1401      1456      1428      1501      1461      1443      1455      1445      1385      1617      1636      1618      1625 
total reads: 263467
bank skew: 1670/1338 = 1.25
chip skew: 24295/23790 = 1.02
number of total write accesses:
dram[0]:       599       595       445       434       550       549       569       525       644       620       578       622       738       758       776       779 
dram[1]:       625       626       435       466       501       550       556       599       591       632       575       632       718       736       745       751 
dram[2]:       631       611       453       463       575       544       538       593       640       532       622       599       684       768       744       766 
dram[3]:       559       560       491       509       544       561       514       570       633       552       630       641       752       783       756       751 
dram[4]:       603       571       458       478       587       500       547       579       657       577       612       611       774       740       707       765 
dram[5]:       581       597       482       436       537       547       564       552       608       589       649       615       769       726       758       749 
dram[6]:       629       589       530       459       543       551       578       599       632       613       668       605       736       748       790       759 
dram[7]:       563       608       501       489       541       530       552       532       590       642       647       655       682       704       733       732 
dram[8]:       599       557       488       460       527       537       580       617       602       604       645       613      1110       744       749       787 
dram[9]:       559       589       449       409       564       556       558       568       614       612       637       576       730       759       745       739 
dram[10]:       628       588       438       439       556       530       560       527       620       643       617       609       751       787       769       749 
total reads: 108037
bank skew: 1110/409 = 2.71
chip skew: 10219/9664 = 1.06
average mf latency per bank:
dram[0]:       4355      4292      4935      4750      4625      4654      4504      4750      4494      4581      4778      4662      3263      3162      2955      2976
dram[1]:       4141      4217      4813      4728      4841      4717      4681      4553      4779      4645      4960      4594      3253      3155      3059      3000
dram[2]:       4233      4349      4652      4534      4693      4721      4622      4492      4632      5003      4534      4590      3219      3027      2992      3152
dram[3]:       4463      4434      4403      4453      4784      4649      4706      4618      4555      4996      4451      4484      3242      3210      3078      3089
dram[4]:       4218      4478      4791      4555      4591      4802      4647      4661      4525      4797      4656      4548      3194      3232      3196      3115
dram[5]:       4385      4411      4650      4801      4785      4735      4733      4652      4736      4810      4480      4546      3169      3292      3126      3102
dram[6]:       4181      4203      4498      4817      4790      4727      4730      4438      4641      4599      4366      4674      3303      3178      3010      3042
dram[7]:       4440      4312      4622      4680      4725      4830      4812      4728      4771      4621      4503      4658      3311      3231      3164      3248
dram[8]:       4312      4513      4540      4745      4788      4858      4498      4450      4604      4724      4426      4606      5629      3183      3189      3013
dram[9]:       4385      4461      4797      5052      4614      4643      4551      4533      4551      4791      4412      4599      3170      3228      3126      3261
dram[10]:       4246      4175      4835      4943      4579      4807      4559      4645      4525      4546      4520      4622      3172      3117      3088      3024
maximum mf latency per bank:
dram[0]:     230680     51162     57699     58415     51483     84262     31529     73682     31364     27691     51444     73384    112927     54253     49184     34470
dram[1]:      48504     48563    128582     58320     51483     51488     51639     51674     47325     90833    248804     54728     55492     55521     53089     53080
dram[2]:      50809     50908    213550     51742     98251     51601     51617     89547     51989     60913     51516    112938     56079     79960     50981    230279
dram[3]:     257915     50873     51732     51720    193082     52420     54283     54527     60932    171042     50069     37054    157904    208804     54754     54720
dram[4]:      51330     51209    240381     51939     53982     53971     54401     54403     60917     60919    151099     50693     54302     54304     49565     54657
dram[5]:      51190     53272     51932     51964     78590     54020     68354     54423     46374     46423     50667     50695     52584     85125     54641     31698
dram[6]:      53226     53216     77721    213540     69001     53989     73658     34053     46814     48848     50087     73470    143804    124249     54618     66251
dram[7]:      53234     53392     54574     67274     34507     73585    219375     32761     48756     48139    137045    248157     55191     55196     54664    257910
dram[8]:      36305     55108     54575     53951     48374     89441     32837     31162     48116     48126     30998     30516    112958     55191    248288     54714
dram[9]:      55160     55165     53934     53981     52135     52138     33457     33447     48116    230458    112944     36480     55237     53314     54707    180433
dram[10]:      55132     51125     57661    258751     32574     52210     75319     31671     48128     46911     85985     51394     53272     53564     54686     34242
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4015790 n_nop=3856693 n_act=19536 n_pre=19520 n_req=33761 n_rd=95920 n_write=24121 bw_util=0.05978
n_activity=639158 dram_eff=0.3756
bk0: 6084a 3940994i bk1: 6028a 3942366i bk2: 5592a 3947362i bk3: 5624a 3948481i bk4: 5792a 3941146i bk5: 6004a 3937424i bk6: 5900a 3939746i bk7: 5820a 3941075i bk8: 5764a 3940846i bk9: 5764a 3940626i bk10: 5588a 3945860i bk11: 5724a 3942852i bk12: 6564a 3931727i bk13: 6576a 3932062i bk14: 6468a 3931830i bk15: 6628a 3927238i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.437658
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4015790 n_nop=3857642 n_act=19332 n_pre=19316 n_req=33576 n_rd=95352 n_write=24148 bw_util=0.05952
n_activity=638087 dram_eff=0.3746
bk0: 6212a 3938779i bk1: 6136a 3938483i bk2: 5588a 3947567i bk3: 5568a 3944031i bk4: 5740a 3942985i bk5: 5788a 3937992i bk6: 5780a 3940467i bk7: 5872a 3938769i bk8: 5716a 3938824i bk9: 5708a 3938676i bk10: 5668a 3945598i bk11: 5816a 3941553i bk12: 6276a 3934697i bk13: 6412a 3933697i bk14: 6468a 3932654i bk15: 6604a 3931149i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.446864
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4015790 n_nop=3856517 n_act=19620 n_pre=19604 n_req=33748 n_rd=95940 n_write=24109 bw_util=0.05979
n_activity=636059 dram_eff=0.3775
bk0: 6204a 3936160i bk1: 6060a 3937669i bk2: 5596a 3947432i bk3: 5648a 3946078i bk4: 5940a 3937045i bk5: 5832a 3937815i bk6: 5872a 3941090i bk7: 5992a 3939054i bk8: 5696a 3940397i bk9: 5540a 3944290i bk10: 5692a 3942935i bk11: 5800a 3942670i bk12: 6376a 3936661i bk13: 6680a 3929652i bk14: 6508a 3931025i bk15: 6504a 3931092i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.429956
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4015790 n_nop=3856775 n_act=19491 n_pre=19475 n_req=33793 n_rd=95948 n_write=24101 bw_util=0.05979
n_activity=641021 dram_eff=0.3746
bk0: 6128a 3941277i bk1: 5956a 3941527i bk2: 5804a 3943661i bk3: 5732a 3944363i bk4: 5864a 3941348i bk5: 5852a 3940201i bk6: 5760a 3941659i bk7: 5828a 3937817i bk8: 5796a 3939638i bk9: 5568a 3945373i bk10: 5884a 3942862i bk11: 5740a 3941858i bk12: 6532a 3929602i bk13: 6516a 3930792i bk14: 6524a 3933307i bk15: 6464a 3933205i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.451003
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4015790 n_nop=3857310 n_act=19414 n_pre=19398 n_req=33667 n_rd=95604 n_write=24064 bw_util=0.0596
n_activity=637160 dram_eff=0.3756
bk0: 6204a 3938916i bk1: 5904a 3942120i bk2: 5608a 3946573i bk3: 5772a 3942724i bk4: 5908a 3937835i bk5: 5748a 3939577i bk6: 5828a 3937827i bk7: 5780a 3937350i bk8: 5792a 3938265i bk9: 5620a 3943769i bk10: 5808a 3939774i bk11: 5716a 3942992i bk12: 6548a 3931251i bk13: 6420a 3931654i bk14: 6420a 3933431i bk15: 6528a 3932280i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.44782
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4015790 n_nop=3857491 n_act=19405 n_pre=19389 n_req=33618 n_rd=95436 n_write=24069 bw_util=0.05952
n_activity=639195 dram_eff=0.3739
bk0: 6028a 3941667i bk1: 5952a 3942626i bk2: 5648a 3946096i bk3: 5532a 3951069i bk4: 5824a 3944068i bk5: 5812a 3941282i bk6: 5880a 3939958i bk7: 5856a 3939270i bk8: 5772a 3941528i bk9: 5512a 3944194i bk10: 5800a 3943895i bk11: 5720a 3942573i bk12: 6516a 3934068i bk13: 6520a 3934175i bk14: 6488a 3932438i bk15: 6576a 3932945i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.419182
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4015790 n_nop=3853957 n_act=19937 n_pre=19921 n_req=34324 n_rd=97180 n_write=24795 bw_util=0.06075
n_activity=644206 dram_eff=0.3787
bk0: 6260a 3936487i bk1: 6252a 3938284i bk2: 5900a 3944275i bk3: 5692a 3944477i bk4: 5776a 3941005i bk5: 5716a 3937918i bk6: 5972a 3936631i bk7: 6132a 3937355i bk8: 5824a 3938181i bk9: 5816a 3938466i bk10: 6004a 3935518i bk11: 5820a 3938563i bk12: 6416a 3933896i bk13: 6520a 3933904i bk14: 6504a 3931761i bk15: 6576a 3928778i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.460427
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4015790 n_nop=3857281 n_act=19438 n_pre=19422 n_req=33623 n_rd=95688 n_write=23961 bw_util=0.05959
n_activity=634740 dram_eff=0.377
bk0: 5896a 3941381i bk1: 6088a 3942986i bk2: 5744a 3946957i bk3: 5764a 3945149i bk4: 5836a 3941173i bk5: 5888a 3940556i bk6: 5740a 3940637i bk7: 5880a 3941964i bk8: 5744a 3942761i bk9: 5816a 3941816i bk10: 5824a 3941612i bk11: 5860a 3940689i bk12: 6392a 3935879i bk13: 6336a 3936751i bk14: 6496a 3932131i bk15: 6384a 3934348i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.427707
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4015790 n_nop=3855930 n_act=19653 n_pre=19637 n_req=34200 n_rd=95924 n_write=24646 bw_util=0.06005
n_activity=643158 dram_eff=0.3749
bk0: 6076a 3943814i bk1: 6032a 3942802i bk2: 5664a 3947408i bk3: 5676a 3947549i bk4: 5784a 3941157i bk5: 5704a 3940094i bk6: 5880a 3939506i bk7: 6004a 3936221i bk8: 5816a 3941251i bk9: 5684a 3942784i bk10: 5784a 3942211i bk11: 5684a 3944227i bk12: 6476a 3932754i bk13: 6536a 3931657i bk14: 6500a 3931339i bk15: 6624a 3931746i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.422389
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4015790 n_nop=3858533 n_act=19177 n_pre=19161 n_req=33454 n_rd=95160 n_write=23759 bw_util=0.05923
n_activity=634237 dram_eff=0.375
bk0: 6016a 3941725i bk1: 5968a 3940889i bk2: 5548a 3948934i bk3: 5352a 3950713i bk4: 5868a 3939663i bk5: 5880a 3939685i bk6: 5984a 3940724i bk7: 5876a 3938929i bk8: 5676a 3940603i bk9: 5692a 3940911i bk10: 5820a 3941691i bk11: 5596a 3942988i bk12: 6416a 3934980i bk13: 6532a 3931003i bk14: 6544a 3930616i bk15: 6392a 3931828i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.451813
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4015790 n_nop=3857094 n_act=19419 n_pre=19403 n_req=33740 n_rd=95716 n_write=24158 bw_util=0.0597
n_activity=634082 dram_eff=0.3781
bk0: 6108a 3937577i bk1: 6132a 3939457i bk2: 5592a 3947899i bk3: 5604a 3946512i bk4: 5824a 3938897i bk5: 5712a 3938083i bk6: 6004a 3937006i bk7: 5844a 3940250i bk8: 5772a 3940082i bk9: 5820a 3940315i bk10: 5780a 3943372i bk11: 5540a 3943725i bk12: 6468a 3932152i bk13: 6544a 3929286i bk14: 6472a 3931779i bk15: 6500a 3929644i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.46354

========= L2 cache stats =========
L2_cache_bank[0]: Access = 210055, Miss = 11938, Miss_rate = 0.057, Pending_hits = 1161, Reservation_fails = 11
L2_cache_bank[1]: Access = 211439, Miss = 12042, Miss_rate = 0.057, Pending_hits = 1146, Reservation_fails = 20
L2_cache_bank[2]: Access = 210583, Miss = 11862, Miss_rate = 0.056, Pending_hits = 1139, Reservation_fails = 14
L2_cache_bank[3]: Access = 211052, Miss = 11976, Miss_rate = 0.057, Pending_hits = 1142, Reservation_fails = 18
L2_cache_bank[4]: Access = 210660, Miss = 11971, Miss_rate = 0.057, Pending_hits = 1158, Reservation_fails = 20
L2_cache_bank[5]: Access = 211508, Miss = 12014, Miss_rate = 0.057, Pending_hits = 1126, Reservation_fails = 9
L2_cache_bank[6]: Access = 211812, Miss = 12073, Miss_rate = 0.057, Pending_hits = 1192, Reservation_fails = 16
L2_cache_bank[7]: Access = 210419, Miss = 11914, Miss_rate = 0.057, Pending_hits = 1078, Reservation_fails = 19
L2_cache_bank[8]: Access = 211444, Miss = 12029, Miss_rate = 0.057, Pending_hits = 1182, Reservation_fails = 18
L2_cache_bank[9]: Access = 211073, Miss = 11872, Miss_rate = 0.056, Pending_hits = 1079, Reservation_fails = 27
L2_cache_bank[10]: Access = 211384, Miss = 11989, Miss_rate = 0.057, Pending_hits = 1155, Reservation_fails = 17
L2_cache_bank[11]: Access = 211175, Miss = 11870, Miss_rate = 0.056, Pending_hits = 1131, Reservation_fails = 21
L2_cache_bank[12]: Access = 211585, Miss = 12164, Miss_rate = 0.057, Pending_hits = 1232, Reservation_fails = 19
L2_cache_bank[13]: Access = 211988, Miss = 12131, Miss_rate = 0.057, Pending_hits = 1147, Reservation_fails = 22
L2_cache_bank[14]: Access = 211059, Miss = 11918, Miss_rate = 0.056, Pending_hits = 1062, Reservation_fails = 24
L2_cache_bank[15]: Access = 211734, Miss = 12004, Miss_rate = 0.057, Pending_hits = 1155, Reservation_fails = 27
L2_cache_bank[16]: Access = 245750, Miss = 11995, Miss_rate = 0.049, Pending_hits = 1425, Reservation_fails = 18
L2_cache_bank[17]: Access = 210842, Miss = 11986, Miss_rate = 0.057, Pending_hits = 1107, Reservation_fails = 23
L2_cache_bank[18]: Access = 209670, Miss = 11968, Miss_rate = 0.057, Pending_hits = 1163, Reservation_fails = 26
L2_cache_bank[19]: Access = 209380, Miss = 11822, Miss_rate = 0.056, Pending_hits = 1114, Reservation_fails = 31
L2_cache_bank[20]: Access = 209183, Miss = 12005, Miss_rate = 0.057, Pending_hits = 1171, Reservation_fails = 20
L2_cache_bank[21]: Access = 210121, Miss = 11924, Miss_rate = 0.057, Pending_hits = 1128, Reservation_fails = 19
L2_total_cache_accesses = 4673916
L2_total_cache_misses = 263467
L2_total_cache_miss_rate = 0.0564
L2_total_cache_pending_hits = 25393
L2_total_cache_reservation_fails = 439
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3269939
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20305
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 212988
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1115076
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4940
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 50472
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 428
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3503232
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170488
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.133
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=10241168
icnt_total_pkts_simt_to_mem=5844673
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.67066
	minimum = 6
	maximum = 46
Network latency average = 8.57667
	minimum = 6
	maximum = 40
Slowest packet = 9338217
Flit latency average = 8.39196
	minimum = 6
	maximum = 39
Slowest flit = 16071427
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0513899
	minimum = 0.045283 (at node 0)
	maximum = 0.0584906 (at node 28)
Accepted packet rate average = 0.0513899
	minimum = 0.045283 (at node 0)
	maximum = 0.0584906 (at node 28)
Injected flit rate average = 0.0770849
	minimum = 0.045283 (at node 0)
	maximum = 0.116981 (at node 28)
Accepted flit rate average= 0.0770849
	minimum = 0.0578616 (at node 45)
	maximum = 0.0955975 (at node 1)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.1015 (22 samples)
	minimum = 6 (22 samples)
	maximum = 431.5 (22 samples)
Network latency average = 20.8328 (22 samples)
	minimum = 6 (22 samples)
	maximum = 361.318 (22 samples)
Flit latency average = 21.2221 (22 samples)
	minimum = 6 (22 samples)
	maximum = 360.591 (22 samples)
Fragmentation average = 0.00786053 (22 samples)
	minimum = 0 (22 samples)
	maximum = 101.773 (22 samples)
Injected packet rate average = 0.0566631 (22 samples)
	minimum = 0.0463714 (22 samples)
	maximum = 0.128477 (22 samples)
Accepted packet rate average = 0.0566631 (22 samples)
	minimum = 0.0463714 (22 samples)
	maximum = 0.128477 (22 samples)
Injected flit rate average = 0.0897573 (22 samples)
	minimum = 0.0569779 (22 samples)
	maximum = 0.186545 (22 samples)
Accepted flit rate average = 0.0897573 (22 samples)
	minimum = 0.068522 (22 samples)
	maximum = 0.235564 (22 samples)
Injected packet size average = 1.58405 (22 samples)
Accepted packet size average = 1.58405 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 14 min, 44 sec (4484 sec)
gpgpu_simulation_rate = 30165 (inst/sec)
gpgpu_simulation_rate = 1584 (cycle/sec)
Kernel Executed 11 times
Result stored in result.txt
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 164442 Tlb_hit: 159948 Tlb_miss: 4494 Tlb_hit_rate: 0.972671
Shader1: Tlb_access: 166677 Tlb_hit: 161885 Tlb_miss: 4792 Tlb_hit_rate: 0.971250
Shader2: Tlb_access: 168056 Tlb_hit: 163330 Tlb_miss: 4726 Tlb_hit_rate: 0.971878
Shader3: Tlb_access: 165638 Tlb_hit: 161125 Tlb_miss: 4513 Tlb_hit_rate: 0.972754
Shader4: Tlb_access: 164894 Tlb_hit: 160365 Tlb_miss: 4529 Tlb_hit_rate: 0.972534
Shader5: Tlb_access: 165602 Tlb_hit: 161081 Tlb_miss: 4521 Tlb_hit_rate: 0.972700
Shader6: Tlb_access: 164706 Tlb_hit: 160234 Tlb_miss: 4472 Tlb_hit_rate: 0.972849
Shader7: Tlb_access: 167972 Tlb_hit: 163397 Tlb_miss: 4575 Tlb_hit_rate: 0.972763
Shader8: Tlb_access: 165493 Tlb_hit: 160959 Tlb_miss: 4534 Tlb_hit_rate: 0.972603
Shader9: Tlb_access: 169679 Tlb_hit: 164825 Tlb_miss: 4854 Tlb_hit_rate: 0.971393
Shader10: Tlb_access: 167229 Tlb_hit: 162893 Tlb_miss: 4336 Tlb_hit_rate: 0.974072
Shader11: Tlb_access: 166479 Tlb_hit: 162210 Tlb_miss: 4269 Tlb_hit_rate: 0.974357
Shader12: Tlb_access: 166242 Tlb_hit: 161380 Tlb_miss: 4862 Tlb_hit_rate: 0.970753
Shader13: Tlb_access: 166878 Tlb_hit: 162234 Tlb_miss: 4644 Tlb_hit_rate: 0.972171
Shader14: Tlb_access: 165621 Tlb_hit: 161106 Tlb_miss: 4515 Tlb_hit_rate: 0.972739
Shader15: Tlb_access: 169016 Tlb_hit: 164596 Tlb_miss: 4420 Tlb_hit_rate: 0.973849
Shader16: Tlb_access: 163769 Tlb_hit: 159497 Tlb_miss: 4272 Tlb_hit_rate: 0.973915
Shader17: Tlb_access: 166328 Tlb_hit: 161946 Tlb_miss: 4382 Tlb_hit_rate: 0.973654
Shader18: Tlb_access: 161925 Tlb_hit: 157369 Tlb_miss: 4556 Tlb_hit_rate: 0.971864
Shader19: Tlb_access: 164885 Tlb_hit: 160050 Tlb_miss: 4835 Tlb_hit_rate: 0.970677
Shader20: Tlb_access: 164839 Tlb_hit: 159837 Tlb_miss: 5002 Tlb_hit_rate: 0.969655
Shader21: Tlb_access: 164439 Tlb_hit: 159863 Tlb_miss: 4576 Tlb_hit_rate: 0.972172
Shader22: Tlb_access: 166136 Tlb_hit: 161304 Tlb_miss: 4832 Tlb_hit_rate: 0.970915
Shader23: Tlb_access: 167055 Tlb_hit: 162427 Tlb_miss: 4628 Tlb_hit_rate: 0.972297
Shader24: Tlb_access: 164128 Tlb_hit: 159633 Tlb_miss: 4495 Tlb_hit_rate: 0.972613
Shader25: Tlb_access: 160258 Tlb_hit: 155769 Tlb_miss: 4489 Tlb_hit_rate: 0.971989
Shader26: Tlb_access: 164067 Tlb_hit: 159510 Tlb_miss: 4557 Tlb_hit_rate: 0.972225
Shader27: Tlb_access: 166718 Tlb_hit: 161903 Tlb_miss: 4815 Tlb_hit_rate: 0.971119
Tlb_tot_access: 4639171 Tlb_tot_hit: 4510676, Tlb_tot_miss: 128495, Tlb_tot_hit_rate: 0.972302
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 891 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader1: Tlb_validate: 883 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader2: Tlb_validate: 897 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader3: Tlb_validate: 891 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader4: Tlb_validate: 887 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader5: Tlb_validate: 886 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader6: Tlb_validate: 874 Tlb_invalidate: 447 Tlb_evict: 0 Tlb_page_evict: 447
Shader7: Tlb_validate: 882 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader8: Tlb_validate: 867 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader9: Tlb_validate: 892 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader10: Tlb_validate: 864 Tlb_invalidate: 447 Tlb_evict: 0 Tlb_page_evict: 447
Shader11: Tlb_validate: 876 Tlb_invalidate: 447 Tlb_evict: 0 Tlb_page_evict: 447
Shader12: Tlb_validate: 879 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader13: Tlb_validate: 869 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader14: Tlb_validate: 876 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader15: Tlb_validate: 880 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader16: Tlb_validate: 872 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader17: Tlb_validate: 875 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader18: Tlb_validate: 889 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader19: Tlb_validate: 886 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader20: Tlb_validate: 888 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader21: Tlb_validate: 886 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader22: Tlb_validate: 889 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader23: Tlb_validate: 888 Tlb_invalidate: 447 Tlb_evict: 0 Tlb_page_evict: 447
Shader24: Tlb_validate: 863 Tlb_invalidate: 447 Tlb_evict: 0 Tlb_page_evict: 447
Shader25: Tlb_validate: 876 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader26: Tlb_validate: 879 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader27: Tlb_validate: 881 Tlb_invalidate: 447 Tlb_evict: 0 Tlb_page_evict: 447
Tlb_tot_valiate: 24666 Tlb_invalidate: 12538, Tlb_tot_evict: 0, Tlb_tot_evict page: 12538
========================================TLB statistics(thrashing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thrash: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:4494 Page_hit: 4308 Page_miss: 186 Page_hit_rate: 0.958611
Shader1: Page_table_access:4792 Page_hit: 4632 Page_miss: 160 Page_hit_rate: 0.966611
Shader2: Page_table_access:4726 Page_hit: 4560 Page_miss: 166 Page_hit_rate: 0.964875
Shader3: Page_table_access:4513 Page_hit: 4369 Page_miss: 144 Page_hit_rate: 0.968092
Shader4: Page_table_access:4529 Page_hit: 4381 Page_miss: 148 Page_hit_rate: 0.967322
Shader5: Page_table_access:4521 Page_hit: 4341 Page_miss: 180 Page_hit_rate: 0.960186
Shader6: Page_table_access:4472 Page_hit: 4295 Page_miss: 177 Page_hit_rate: 0.960420
Shader7: Page_table_access:4575 Page_hit: 4397 Page_miss: 178 Page_hit_rate: 0.961093
Shader8: Page_table_access:4534 Page_hit: 4374 Page_miss: 160 Page_hit_rate: 0.964711
Shader9: Page_table_access:4854 Page_hit: 4684 Page_miss: 170 Page_hit_rate: 0.964977
Shader10: Page_table_access:4336 Page_hit: 4157 Page_miss: 179 Page_hit_rate: 0.958718
Shader11: Page_table_access:4269 Page_hit: 4093 Page_miss: 176 Page_hit_rate: 0.958773
Shader12: Page_table_access:4862 Page_hit: 4696 Page_miss: 166 Page_hit_rate: 0.965858
Shader13: Page_table_access:4644 Page_hit: 4466 Page_miss: 178 Page_hit_rate: 0.961671
Shader14: Page_table_access:4515 Page_hit: 4355 Page_miss: 160 Page_hit_rate: 0.964563
Shader15: Page_table_access:4420 Page_hit: 4257 Page_miss: 163 Page_hit_rate: 0.963122
Shader16: Page_table_access:4272 Page_hit: 4110 Page_miss: 162 Page_hit_rate: 0.962079
Shader17: Page_table_access:4382 Page_hit: 4198 Page_miss: 184 Page_hit_rate: 0.958010
Shader18: Page_table_access:4556 Page_hit: 4378 Page_miss: 178 Page_hit_rate: 0.960931
Shader19: Page_table_access:4835 Page_hit: 4641 Page_miss: 194 Page_hit_rate: 0.959876
Shader20: Page_table_access:5002 Page_hit: 4810 Page_miss: 192 Page_hit_rate: 0.961615
Shader21: Page_table_access:4576 Page_hit: 4397 Page_miss: 179 Page_hit_rate: 0.960883
Shader22: Page_table_access:4832 Page_hit: 4654 Page_miss: 178 Page_hit_rate: 0.963162
Shader23: Page_table_access:4628 Page_hit: 4446 Page_miss: 182 Page_hit_rate: 0.960674
Shader24: Page_table_access:4495 Page_hit: 4318 Page_miss: 177 Page_hit_rate: 0.960623
Shader25: Page_table_access:4489 Page_hit: 4313 Page_miss: 176 Page_hit_rate: 0.960793
Shader26: Page_table_access:4557 Page_hit: 4380 Page_miss: 177 Page_hit_rate: 0.961159
Shader27: Page_table_access:4815 Page_hit: 4621 Page_miss: 194 Page_hit_rate: 0.959709
Page_table_tot_access: 128495 Page_tot_hit: 123631, Page_tot_miss 4864, Page_tot_hit_rate: 0.962146 Page_tot_fault: 53 Page_tot_pending: 4811
Total_memory_access_page_fault: 53, Average_latency: 1204906.375000
========================================Page thrashing statistics==============================
Page_validate: 2496 Page_evict_dirty: 0 Page_evict_not_dirty: 0
Page_tot_thrash: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
dma_read: 0
dma_migration_read 53
dma_migration_write 10
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.994469
[0-25]: 0.015587, [26-50]: 0.004188, [51-75]: 0.040387, [76-100]: 0.939838
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:        0----T:     2535 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   224686----T:   409484 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(124.779205)
F:   225609----T:   229039 	 St: c0200000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   229039----T:   235904 	 St: c0204000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   235904----T:   238509 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   238509----T:   246749 	 St: c0001000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   246749----T:   249354 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   249354----T:   257594 	 St: c02c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   257594----T:   260199 	 St: c0280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   260199----T:   268439 	 St: c0281000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   268439----T:   271044 	 St: c08c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   271044----T:   279284 	 St: c08c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   279284----T:   281889 	 St: c0240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   281889----T:   290129 	 St: c0241000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   290129----T:   293215 	 St: c08f0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   293215----T:   300537 	 St: c08f3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   300537----T:   305178 	 St: c02b0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   305178----T:   310693 	 St: c02b7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   310693----T:   316654 	 St: c0990000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   316654----T:   320873 	 St: c099a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   320873----T:   325514 	 St: c0270000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   325514----T:   331029 	 St: c0277000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   331029----T:   339269 	 St: c0290000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   339269----T:   348433 	 St: c029f000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:   348433----T:   354394 	 St: c0930000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   354394----T:   358613 	 St: c093a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   358613----T:   366853 	 St: c0250000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   366853----T:   376017 	 St: c025f000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:   376309----T:   378914 	 St: c0210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   378914----T:   381519 	 St: c0211000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   381519----T:   389299 	 St: c0212000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   389897----T:   392697 	 St: c0220000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   392697----T:   407923 	 St: c0222000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F:   631634----T:   635831 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(2.833896)
F:   635831----T:   638366 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:   638367----T:   640902 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   863053----T:  1085035 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(149.886566)
F:   863689----T:   866775 	 St: c0010000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   866775----T:   874097 	 St: c0013000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   874097----T:   877909 	 St: c0060000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   877909----T:   884321 	 St: c0065000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   884321----T:   889395 	 St: c0070000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   889395----T:   894469 	 St: c0078000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   894469----T:   897074 	 St: c09a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   897074----T:   905314 	 St: c09a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   905314----T:   910388 	 St: c02f0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   910388----T:   915462 	 St: c02f8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   915462----T:   920536 	 St: c0910000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   920536----T:   925610 	 St: c0918000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   925610----T:   934312 	 St: c0980000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:   934312----T:   938953 	 St: c09b0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   938953----T:   944468 	 St: c09b7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   944468----T:   951790 	 St: c03e0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   951790----T:   954876 	 St: c03ed000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   954876----T:   959950 	 St: c0400000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   959950----T:   965024 	 St: c0408000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   965024----T:   969665 	 St: c0420000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   969665----T:   975180 	 St: c0427000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   975180----T:   979399 	 St: c08d0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   979399----T:   992754 	 St: c08d6000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F:   992754----T:  1001456 	 St: c0900000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1001456----T:  1010158 	 St: c0920000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1010158----T:  1041351 	 St: c0940000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  1042283----T:  1045369 	 St: c00f0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1045369----T:  1052691 	 St: c00f3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1052691----T:  1058652 	 St: c0590000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1058652----T:  1062871 	 St: c059a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1064009----T:  1067439 	 St: c01b0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1067439----T:  1074304 	 St: c01b4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1074304----T:  1081626 	 St: c07d0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1081626----T:  1084712 	 St: c07dd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1307185----T:  1310591 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(2.299798)
F:  1310591----T:  1313126 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1313127----T:  1315662 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  1537813----T:  2292020 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(509.255219)
F:  1538485----T:  1544897 	 St: c0020000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1544897----T:  1570919 	 St: c002b000 Sz: 217088 	 Sm: 0 	 T: memcpy_h2d(17.570560)
F:  1570919----T:  1624695 	 St: c0080000 Sz: 458752 	 Sm: 0 	 T: memcpy_h2d(36.310600)
F:  1624695----T:  1708595 	 St: c0100000 Sz: 720896 	 Sm: 0 	 T: memcpy_h2d(56.650913)
F:  1708595----T:  1739788 	 St: c01c0000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  1739788----T:  1752209 	 St: c02d0000 Sz: 98304 	 Sm: 0 	 T: memcpy_h2d(8.386901)
F:  1752209----T:  1757283 	 St: c02e8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  1757283----T:  1773446 	 St: c03c0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  1773446----T:  1782148 	 St: c03f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1782148----T:  1788109 	 St: c0410000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1788109----T:  1792328 	 St: c041a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1792328----T:  1801030 	 St: c0430000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1801030----T:  1803830 	 St: c0340000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1803830----T:  1811610 	 St: c0342000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1811610----T:  1819390 	 St: c0370000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1819390----T:  1829017 	 St: c037e000 Sz: 73728 	 Sm: 0 	 T: memcpy_h2d(6.500338)
F:  1830169----T:  1861362 	 St: c0300000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  1861362----T:  1877525 	 St: c0350000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  1877525----T:  1901197 	 St: c0390000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  1901197----T:  1920643 	 St: c0440000 Sz: 159744 	 Sm: 0 	 T: memcpy_h2d(13.130318)
F:  1920643----T:  1963596 	 St: c0467000 Sz: 364544 	 Sm: 0 	 T: memcpy_h2d(29.002701)
F:  1963596----T:  1967026 	 St: c0520000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1967026----T:  1973891 	 St: c0524000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1973891----T:  1981213 	 St: c04c0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1981213----T:  1984299 	 St: c04cd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1984299----T:  1988111 	 St: c0580000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  1988111----T:  1994523 	 St: c0585000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1994523----T:  2001388 	 St: c05c0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2001388----T:  2004818 	 St: c05cc000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2004818----T:  2010779 	 St: c0530000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2010779----T:  2014998 	 St: c053a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2014998----T:  2023700 	 St: c0600000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2023700----T:  2031022 	 St: c0620000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2031022----T:  2034108 	 St: c062d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2034108----T:  2039623 	 St: c06e0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  2039623----T:  2044264 	 St: c06e9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2044264----T:  2050225 	 St: c06c0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2050225----T:  2054444 	 St: c06ca000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2055563----T:  2064265 	 St: c06d0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2064265----T:  2070677 	 St: c06f0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  2070677----T:  2074489 	 St: c06fb000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  2074489----T:  2087844 	 St: c0700000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F:  2087844----T:  2106821 	 St: c071a000 Sz: 155648 	 Sm: 0 	 T: memcpy_h2d(12.813640)
F:  2106821----T:  2110251 	 St: c07c0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2110251----T:  2117116 	 St: c07c4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2117116----T:  2121757 	 St: c0740000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2121757----T:  2179769 	 St: c0747000 Sz: 495616 	 Sm: 0 	 T: memcpy_h2d(39.170830)
F:  2179769----T:  2286265 	 St: c07e0000 Sz: 917504 	 Sm: 0 	 T: memcpy_h2d(71.908173)
F:  2514170----T:  2517730 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(2.403781)
F:  2517730----T:  2520265 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  2520266----T:  2522801 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  2744952----T:  2947300 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(136.629303)
F:  2746910----T:  2753322 	 St: c04d0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  2753322----T:  2757134 	 St: c04db000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  2757134----T:  2765836 	 St: c04e0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2765836----T:  2789508 	 St: c04f0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  2789508----T:  2820701 	 St: c0540000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  2820701----T:  2836864 	 St: c05a0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  2836864----T:  2860536 	 St: c05d0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  2860536----T:  2869238 	 St: c0610000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2869238----T:  2938075 	 St: c0630000 Sz: 589824 	 Sm: 0 	 T: memcpy_h2d(46.480080)
F:  3169450----T:  3173347 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(2.631330)
F:  3173347----T:  3175882 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  3175883----T:  3178418 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  3400569----T:  3430439 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(20.168804)
F:  3652589----T:  3660375 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(5.257258)
F:  3660375----T:  3662910 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  3662911----T:  3665446 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  3887597----T:  3927120 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(26.686699)
F:  4149270----T:  4163966 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(9.923025)
F:  4163966----T:  4166501 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  4166502----T:  4169037 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  4391188----T:  4518348 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(85.860909)
F:  4740498----T:  4755745 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(10.295071)
F:  4755745----T:  4758280 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  4758281----T:  4760816 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  4982967----T:  5288012 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(205.972321)
F:  5510162----T:  5525328 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(10.240378)
F:  5525328----T:  5527863 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  5527864----T:  5530399 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  5752550----T:  5940453 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(126.875763)
F:  6162603----T:  6172980 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(7.006752)
F:  6172980----T:  6175515 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  6175516----T:  6178051 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  6400202----T:  6420280 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(13.557056)
F:  6642430----T:  6645703 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(2.209993)
F:  6645703----T:  6648238 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  6648239----T:  6650774 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  6872925----T:  6877926 	 	 	 Kl: 21 	 Sm: 0 	 T: kernel_launch(3.376772)
F:  7100076----T:  7103257 	 	 	 Kl: 22 	 Sm: 0 	 T: kernel_launch(2.147873)
F:  7103257----T:  7105792 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  7105793----T:  7108398 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7105793----T:  7114033 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7116638----T:  7119243 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7116638----T:  7124878 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7127483----T:  7130088 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7127483----T:  7143178 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  7145783----T:  7148388 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7145783----T:  7176506 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  7179111----T:  7181716 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7179111----T:  7239947 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  7242552----T:  7245157 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7242552----T:  7333513 	 St: 0 Sz: 782336 	 Sm: 0 	 T: device_sync(61.418636)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 2162701(cycle), 1460.297729(us)
Tot_kernel_exec_time_and_fault_time: 5694886(cycle), 3845.297852(us)
Tot_memcpy_h2d_time: 1364936(cycle), 921.631348(us)
Tot_memcpy_d2h_time: 27885(cycle), 18.828495(us)
Tot_memcpy_time: 1392821(cycle), 940.459839(us)
Tot_devicesync_time: 230325(cycle), 155.519913(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_dma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 258210(cycle), 174.348419(us)
GPGPU-Sim: *** exit detected ***
