module show(
	input sw0, //æ‹¨åŠ¨å¼€å…?,ç”¨äºæ ‡è®°æ˜¯æ‰‹åŠ¨è°ƒæ—¶é—´è¿˜æ˜¯è‡ªåŠ¨è®¡æ—¶ï¼šä¸º1è‡ªåŠ¨è®¡æ—¶ï¼Œä¸º0æ‰‹åŠ¨è°ƒæ—¶é—?
	input sw1, //æ‹¨åŠ¨å¼€å…?ï¼Œç”¨äºæ ‡è®°æ˜¯æ‰‹åŠ¨è°ƒæ—¶é—´è¿˜æ˜¯æ‰‹åŠ¨è°ƒé—¹é’Ÿ:ä¸?æ‰‹åŠ¨è°ƒæ—¶ï¼Œä¸º0è®¾ç½®é—¹é’Ÿ
	
	input rst_n,//å¤ä½ä¿¡å·
	
	input wire [3:0] secL,//æœ€ç»ˆçš„ç§’çš„ä¸ªä½
	input wire [3:0] secH,//æœ€ç»ˆçš„ç§’çš„åä½
	input wire [3:0] minL,//æœ€ç»ˆçš„åˆ†çš„ä¸ªä½
	input wire [3:0] minH,//æœ€ç»ˆçš„åˆ†çš„åä½
	input wire [3:0] hourL,//æœ€ç»ˆçš„æ—¶çš„ä¸ªä½
	input wire [3:9] hourH,//æœ€ç»ˆçš„æ—¶çš„åä½
	
	output reg [7:0] digital_tube_1,//è¾“å‡ºç”µå­æ•°ç ç®?
	output reg [7:0] digital_tube_2,//è¾“å‡ºç”µå­æ•°ç ç®?
	output reg [7:0] digital_tube_3,//è¾“å‡ºç”µå­æ•°ç ç®?
	output reg [7:0] digital_tube_4,//è¾“å‡ºç”µå­æ•°ç ç®?
	
	output reg led0,//led1çš„è¾“å‡ºç«¯å?
	output reg led1//led0çš„è¾“å‡ºç«¯å?
);

always @ (secL or rst_n) begin
	if(!rst_n)
		led0 <= 1'b0;//led0åˆå§‹åŒ–çŠ¶æ€ä¸ºç­ç¯
	else	
		led0 <= ~led0;//led0å¼€å§‹é—ªçƒï¼Œè¿™é‡Œå…¶å®æ˜¯ä¸¤ç§’æœ‰ä¸€æ¬¡é—ªçƒ?
end
always @ (secH or rst_n) begin
	if(!rst_n)
		led1 <= 1'b0;//led0åˆå§‹åŒ–çŠ¶æ€ä¸ºç­ç¯
	else	
		led1 <= ~led1;//led0å¼€å§‹é—ªçƒï¼Œè¿™é‡Œå…¶å®æ˜¯ä¸¤ç§’æœ‰ä¸€æ¬¡é—ªçƒ?
end

always @ (minL or rst_n) begin
	case(minL)
		4'b0000:digital_tube_1<=8'b1100_0000;//0
		4'b0001:digital_tube_1<=8'b1111_1001;//1
		4'b0010:digital_tube_1<=8'b1010_0100;//2
		4'b0011:digital_tube_1<=8'b1011_0000;//3
		4'b0100:digital_tube_1<=8'b1001_1001;//4
		4'b0101:digital_tube_1<=8'b1001_0010;//5
		4'b0110:digital_tube_1<=8'b1000_0010;//6
		4'b0111:digital_tube_1<=8'b1111_1000;//7
		4'b1000:digital_tube_1<=8'b1000_0000;//8
		4'b1001:digital_tube_1<=8'b1001_0000;//9
	default:digital_tube_1<=8'b1100_0000;
	endcase
end
always @ (minH or rst_n) begin
	case(minH)
		4'b0000:digital_tube_2<=8'b1100_0000;//0
		4'b0001:digital_tube_2<=8'b1111_1001;//1
		4'b0010:digital_tube_2<=8'b1010_0100;//2
		4'b0011:digital_tube_2<=8'b1011_0000;//3
		4'b0100:digital_tube_2<=8'b1001_1001;//4
		4'b0101:digital_tube_2<=8'b1001_0010;//5
		4'b0110:digital_tube_2<=8'b1000_0010;//6
		4'b0111:digital_tube_2<=8'b1111_1000;//7
		4'b1000:digital_tube_2<=8'b1000_0000;//8
		4'b1001:digital_tube_2<=8'b1001_0000;//9
	default:digital_tube_2<=8'b1100_0000;
	endcase
end
always @ (hourL or rst_n) begin
	case(hourL)
		4'b0000:digital_tube_3<=8'b1100_0000;//0
		4'b0001:digital_tube_3<=8'b1111_1001;//1
		4'b0010:digital_tube_3<=8'b1010_0100;//2
		4'b0011:digital_tube_3<=8'b1011_0000;//3
		4'b0100:digital_tube_3<=8'b1001_1001;//4
		4'b0101:digital_tube_3<=8'b1001_0010;//5
		4'b0110:digital_tube_3<=8'b1000_0010;//6
		4'b0111:digital_tube_3<=8'b1111_1000;//7
		4'b1000:digital_tube_3<=8'b1000_0000;//8
		4'b1001:digital_tube_3<=8'b1001_0000;//9
	default:digital_tube_3<=8'b1100_0000;
	endcase
end
always @ (hourH or rst_n) begin
	case(hourH)
		4'b0000:digital_tube_4<=8'b1100_0000;//0
		4'b0001:digital_tube_4<=8'b1111_1001;//1
		4'b0010:digital_tube_4<=8'b1010_0100;//2
		4'b0011:digital_tube_4<=8'b1011_0000;//3
		4'b0100:digital_tube_4<=8'b1001_1001;//4
		4'b0101:digital_tube_4<=8'b1001_0010;//5
		4'b0110:digital_tube_4<=8'b1000_0010;//6
		4'b0111:digital_tube_4<=8'b1111_1000;//7
		4'b1000:digital_tube_4<=8'b1000_0000;//8
		4'b1001:digital_tube_4<=8'b1001_0000;//9
	default:digital_tube_4<=8'b1100_0000;
	endcase
end

endmodule
