#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "F:\iverilog\lib\ivl\system.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "F:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "F:\iverilog\lib\ivl\va_math.vpi";
S_000000000095bcc0 .scope module, "inst_fetch_tb" "inst_fetch_tb" 2 1;
 .timescale 0 0;
v0000000001112ec0_0 .var "clk", 0 0;
v0000000001112f60_0 .net "inst", 31 0, v0000000001148170_0;  1 drivers
v00000000011427a0_0 .var "rst", 0 0;
S_00000000011399c0 .scope module, "inst_fetch0" "inst_fetch" 2 42, 3 1 0, S_000000000095bcc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "inst_o";
v00000000011484c0_0 .net "clk", 0 0, v0000000001112ec0_0;  1 drivers
v0000000001148560_0 .net "inst_o", 31 0, v0000000001148170_0;  alias, 1 drivers
v0000000001112ce0_0 .net "pc", 5 0, v00000000011135a0_0;  1 drivers
v0000000001112d80_0 .net "rom_ce", 0 0, v000000000095bae0_0;  1 drivers
v0000000001112e20_0 .net "rst", 0 0, v00000000011427a0_0;  1 drivers
S_0000000001139b50 .scope module, "pc_reg0" "pc_reg" 3 8, 4 1 0, S_00000000011399c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 6 "pc";
    .port_info 3 /OUTPUT 1 "ce";
v000000000095bae0_0 .var "ce", 0 0;
v0000000001113380_0 .net "clk", 0 0, v0000000001112ec0_0;  alias, 1 drivers
v00000000011135a0_0 .var "pc", 5 0;
v000000000095c8b0_0 .net "rst", 0 0, v00000000011427a0_0;  alias, 1 drivers
E_000000000113a120 .event posedge, v0000000001113380_0;
S_000000000114a690 .scope module, "rom0" "rom" 3 11, 5 1 0, S_00000000011399c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ce";
    .port_info 1 /INPUT 6 "addr";
    .port_info 2 /OUTPUT 32 "inst";
v0000000001139ce0_0 .net "addr", 5 0, v00000000011135a0_0;  alias, 1 drivers
v000000000114aa40_0 .net "ce", 0 0, v000000000095bae0_0;  alias, 1 drivers
v0000000001148170_0 .var "inst", 31 0;
v0000000001148210 .array "rom", 0 63, 31 0;
v0000000001148210_0 .array/port v0000000001148210, 0;
v0000000001148210_1 .array/port v0000000001148210, 1;
E_000000000113a220/0 .event edge, v000000000095bae0_0, v00000000011135a0_0, v0000000001148210_0, v0000000001148210_1;
v0000000001148210_2 .array/port v0000000001148210, 2;
v0000000001148210_3 .array/port v0000000001148210, 3;
v0000000001148210_4 .array/port v0000000001148210, 4;
v0000000001148210_5 .array/port v0000000001148210, 5;
E_000000000113a220/1 .event edge, v0000000001148210_2, v0000000001148210_3, v0000000001148210_4, v0000000001148210_5;
v0000000001148210_6 .array/port v0000000001148210, 6;
v0000000001148210_7 .array/port v0000000001148210, 7;
v0000000001148210_8 .array/port v0000000001148210, 8;
v0000000001148210_9 .array/port v0000000001148210, 9;
E_000000000113a220/2 .event edge, v0000000001148210_6, v0000000001148210_7, v0000000001148210_8, v0000000001148210_9;
v0000000001148210_10 .array/port v0000000001148210, 10;
v0000000001148210_11 .array/port v0000000001148210, 11;
v0000000001148210_12 .array/port v0000000001148210, 12;
v0000000001148210_13 .array/port v0000000001148210, 13;
E_000000000113a220/3 .event edge, v0000000001148210_10, v0000000001148210_11, v0000000001148210_12, v0000000001148210_13;
v0000000001148210_14 .array/port v0000000001148210, 14;
v0000000001148210_15 .array/port v0000000001148210, 15;
v0000000001148210_16 .array/port v0000000001148210, 16;
v0000000001148210_17 .array/port v0000000001148210, 17;
E_000000000113a220/4 .event edge, v0000000001148210_14, v0000000001148210_15, v0000000001148210_16, v0000000001148210_17;
v0000000001148210_18 .array/port v0000000001148210, 18;
v0000000001148210_19 .array/port v0000000001148210, 19;
v0000000001148210_20 .array/port v0000000001148210, 20;
v0000000001148210_21 .array/port v0000000001148210, 21;
E_000000000113a220/5 .event edge, v0000000001148210_18, v0000000001148210_19, v0000000001148210_20, v0000000001148210_21;
v0000000001148210_22 .array/port v0000000001148210, 22;
v0000000001148210_23 .array/port v0000000001148210, 23;
v0000000001148210_24 .array/port v0000000001148210, 24;
v0000000001148210_25 .array/port v0000000001148210, 25;
E_000000000113a220/6 .event edge, v0000000001148210_22, v0000000001148210_23, v0000000001148210_24, v0000000001148210_25;
v0000000001148210_26 .array/port v0000000001148210, 26;
v0000000001148210_27 .array/port v0000000001148210, 27;
v0000000001148210_28 .array/port v0000000001148210, 28;
v0000000001148210_29 .array/port v0000000001148210, 29;
E_000000000113a220/7 .event edge, v0000000001148210_26, v0000000001148210_27, v0000000001148210_28, v0000000001148210_29;
v0000000001148210_30 .array/port v0000000001148210, 30;
v0000000001148210_31 .array/port v0000000001148210, 31;
v0000000001148210_32 .array/port v0000000001148210, 32;
v0000000001148210_33 .array/port v0000000001148210, 33;
E_000000000113a220/8 .event edge, v0000000001148210_30, v0000000001148210_31, v0000000001148210_32, v0000000001148210_33;
v0000000001148210_34 .array/port v0000000001148210, 34;
v0000000001148210_35 .array/port v0000000001148210, 35;
v0000000001148210_36 .array/port v0000000001148210, 36;
v0000000001148210_37 .array/port v0000000001148210, 37;
E_000000000113a220/9 .event edge, v0000000001148210_34, v0000000001148210_35, v0000000001148210_36, v0000000001148210_37;
v0000000001148210_38 .array/port v0000000001148210, 38;
v0000000001148210_39 .array/port v0000000001148210, 39;
v0000000001148210_40 .array/port v0000000001148210, 40;
v0000000001148210_41 .array/port v0000000001148210, 41;
E_000000000113a220/10 .event edge, v0000000001148210_38, v0000000001148210_39, v0000000001148210_40, v0000000001148210_41;
v0000000001148210_42 .array/port v0000000001148210, 42;
v0000000001148210_43 .array/port v0000000001148210, 43;
v0000000001148210_44 .array/port v0000000001148210, 44;
v0000000001148210_45 .array/port v0000000001148210, 45;
E_000000000113a220/11 .event edge, v0000000001148210_42, v0000000001148210_43, v0000000001148210_44, v0000000001148210_45;
v0000000001148210_46 .array/port v0000000001148210, 46;
v0000000001148210_47 .array/port v0000000001148210, 47;
v0000000001148210_48 .array/port v0000000001148210, 48;
v0000000001148210_49 .array/port v0000000001148210, 49;
E_000000000113a220/12 .event edge, v0000000001148210_46, v0000000001148210_47, v0000000001148210_48, v0000000001148210_49;
v0000000001148210_50 .array/port v0000000001148210, 50;
v0000000001148210_51 .array/port v0000000001148210, 51;
v0000000001148210_52 .array/port v0000000001148210, 52;
v0000000001148210_53 .array/port v0000000001148210, 53;
E_000000000113a220/13 .event edge, v0000000001148210_50, v0000000001148210_51, v0000000001148210_52, v0000000001148210_53;
v0000000001148210_54 .array/port v0000000001148210, 54;
v0000000001148210_55 .array/port v0000000001148210, 55;
v0000000001148210_56 .array/port v0000000001148210, 56;
v0000000001148210_57 .array/port v0000000001148210, 57;
E_000000000113a220/14 .event edge, v0000000001148210_54, v0000000001148210_55, v0000000001148210_56, v0000000001148210_57;
v0000000001148210_58 .array/port v0000000001148210, 58;
v0000000001148210_59 .array/port v0000000001148210, 59;
v0000000001148210_60 .array/port v0000000001148210, 60;
v0000000001148210_61 .array/port v0000000001148210, 61;
E_000000000113a220/15 .event edge, v0000000001148210_58, v0000000001148210_59, v0000000001148210_60, v0000000001148210_61;
v0000000001148210_62 .array/port v0000000001148210, 62;
v0000000001148210_63 .array/port v0000000001148210, 63;
E_000000000113a220/16 .event edge, v0000000001148210_62, v0000000001148210_63;
E_000000000113a220 .event/or E_000000000113a220/0, E_000000000113a220/1, E_000000000113a220/2, E_000000000113a220/3, E_000000000113a220/4, E_000000000113a220/5, E_000000000113a220/6, E_000000000113a220/7, E_000000000113a220/8, E_000000000113a220/9, E_000000000113a220/10, E_000000000113a220/11, E_000000000113a220/12, E_000000000113a220/13, E_000000000113a220/14, E_000000000113a220/15, E_000000000113a220/16;
    .scope S_0000000001139b50;
T_0 ;
    %wait E_000000000113a120;
    %load/vec4 v000000000095c8b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000095bae0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000095bae0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000001139b50;
T_1 ;
    %wait E_000000000113a120;
    %load/vec4 v000000000095bae0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000000011135a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000000011135a0_0;
    %addi 1, 0, 6;
    %assign/vec4 v00000000011135a0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000114a690;
T_2 ;
    %vpi_call 5 7 "$readmemh", "../testdata/rom.data", v0000000001148210 {0 0 0};
    %end;
    .thread T_2;
    .scope S_000000000114a690;
T_3 ;
    %wait E_000000000113a220;
    %load/vec4 v000000000114aa40_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000001148170_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000000001139ce0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0000000001148210, 4;
    %assign/vec4 v0000000001148170_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000000000095bcc0;
T_4 ;
    %vpi_call 2 6 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 7 "$dumpvars", 32'sb00000000000000000000000000000000, S_000000000095bcc0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_000000000095bcc0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001112ec0_0, 0, 1;
T_5.0 ;
    %delay 10, 0;
    %load/vec4 v0000000001112ec0_0;
    %inv;
    %store/vec4 v0000000001112ec0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_000000000095bcc0;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011427a0_0, 0, 1;
    %delay 195, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011427a0_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 35 "$stop" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "inst_fetch_tb.v";
    "inst_fetch.v";
    "pc_reg.v";
    "rom.v";
