@regsection Memory map summary
@multitable  @columnfractions .10 .15 .15 .55
@headitem Address @tab Type @tab Prefix @tab Name
@item @code{0x0} @tab
REG @tab
@code{fmc_sta} @tab
Status register
@item @code{0x4} @tab
REG @tab
@code{fmc_ctl} @tab
Control register
@item @code{0x8} @tab
REG @tab
@code{trig_cfg} @tab
Trigger configuration
@item @code{0xc} @tab
REG @tab
@code{adc_sta} @tab
Global ADC Status register
@item @code{0x10} @tab
REG @tab
@code{adc_ctl} @tab
Global ADC Control register
@item @code{0x14} @tab
REG @tab
@code{ch0_sta} @tab
Channel 0 status register
@item @code{0x18} @tab
REG @tab
@code{ch0_ctl} @tab
Channel 0 control register
@item @code{0x1c} @tab
REG @tab
@code{ch1_sta} @tab
Channel 1 status register
@item @code{0x20} @tab
REG @tab
@code{ch1_ctl} @tab
Channel 1 control register
@item @code{0x24} @tab
REG @tab
@code{ch2_sta} @tab
Channel 2 status register
@item @code{0x28} @tab
REG @tab
@code{ch2_ctl} @tab
Channel 2 control register
@item @code{0x2c} @tab
REG @tab
@code{ch3_sta} @tab
Channel 3 status register
@item @code{0x30} @tab
REG @tab
@code{ch3_ctl} @tab
Channel 3 control register
@end multitable 
@regsection @code{fmc_sta} - Status register
@multitable @columnfractions .10 .10 .15 .10 .55
@headitem Bits @tab Access @tab Prefix @tab Default @tab Name
@item @code{0}
@tab R/O @tab
@code{LMK_LOCKED}
@tab @code{X} @tab 
LMK (Clock Distribution CI) locked status
@item @code{1}
@tab R/O @tab
@code{MMCM_LOCKED}
@tab @code{X} @tab 
MMCM locked status
@item @code{2}
@tab R/O @tab
@code{PWR_GOOD}
@tab @code{X} @tab 
FMC power good status
@item @code{3}
@tab R/O @tab
@code{PRST}
@tab @code{X} @tab 
FMC board present status
@item @code{31...4}
@tab R/O @tab
@code{RESERVED}
@tab @code{X} @tab 
Reserved
@end multitable
@multitable @columnfractions 0.15 0.85
@headitem Field @tab Description
@item @code{lmk_locked} @tab LMK locked status. @* read 0: not locked @* read 1: locked
@item @code{mmcm_locked} @tab ADC Clock Chain MMCM locked status. @* read 0: not locked @* read 1: locked
@item @code{pwr_good} @tab FMC power good status. @* read 0: power not good @* read 1: power good
@item @code{prst} @tab FMC board present status.@*0: not present@*1: present
@item @code{reserved} @tab Ignore on write, read as 0's
@end multitable
@regsection @code{fmc_ctl} - Control register
@multitable @columnfractions .10 .10 .15 .10 .55
@headitem Bits @tab Access @tab Prefix @tab Default @tab Name
@item @code{0}
@tab R/W @tab
@code{TEST_DATA_EN}
@tab @code{X} @tab 
Enable test data
@item @code{1}
@tab R/W @tab
@code{LED_0}
@tab @code{X} @tab 
Manual LED 0
@item @code{2}
@tab R/W @tab
@code{LED_1}
@tab @code{X} @tab 
Manual LED 1
@item @code{3}
@tab R/W @tab
@code{CLK_SEL}
@tab @code{X} @tab 
Internal/External clock distribution selection
@item @code{4}
@tab R/W @tab
@code{VCXO_OUT_EN}
@tab @code{X} @tab 
VCXO Ouput enable selection
@item @code{31...5}
@tab R/W @tab
@code{RESERVED}
@tab @code{X} @tab 
Reserved
@end multitable
@multitable @columnfractions 0.15 0.85
@headitem Field @tab Description
@item @code{test_data_en} @tab Write the address counter value instead of ADC data to Wishbone Streaming Interface
@item @code{led_0} @tab Manual control of the front panel LED 0
@item @code{led_1} @tab Manual control of the front panel LED 1
@item @code{clk_sel} @tab Select between internal VCXO or external reference clock @* write 0: internal reference @* write 1: external reference
@item @code{vcxo_out_en} @tab Enable VCXO output @* write 0: disable VCXO output @* write 1: enable VCXO output
@item @code{reserved} @tab Ignore on write, read as 0's
@end multitable
@regsection @code{trig_cfg} - Trigger configuration
@multitable @columnfractions .10 .10 .15 .10 .55
@headitem Bits @tab Access @tab Prefix @tab Default @tab Name
@item @code{0}
@tab R/W @tab
@code{HW_TRIG_POL}
@tab @code{X} @tab 
Hardware trigger polarity
@item @code{1}
@tab R/W @tab
@code{HW_TRIG_EN}
@tab @code{X} @tab 
Hardware trigger enable
@item @code{31...2}
@tab R/W @tab
@code{RESERVED}
@tab @code{X} @tab 
Reserved
@end multitable
@multitable @columnfractions 0.15 0.85
@headitem Field @tab Description
@item @code{hw_trig_pol} @tab write 0: positive edge/slope @* write 1: negative edge/slope
@item @code{hw_trig_en} @tab write 0: disable @* write 1: enable
@item @code{reserved} @tab Ignore on write, read as 0's
@end multitable
@regsection @code{adc_sta} - Global ADC Status register
Global ADC status register.
@multitable @columnfractions .10 .10 .15 .10 .55
@headitem Bits @tab Access @tab Prefix @tab Default @tab Name
@item @code{3...0}
@tab R/O @tab
@code{CLK_CHAINS}
@tab @code{X} @tab 
FMC ADC clock chains
@item @code{7...4}
@tab R/O @tab
@code{RESERVED_CLK_CHAINS}
@tab @code{X} @tab 
Reserved
@item @code{11...8}
@tab R/O @tab
@code{DATA_CHAINS}
@tab @code{X} @tab 
FMC ADC Data chains
@item @code{15...12}
@tab R/O @tab
@code{RESERVED_DATA_CHAINS}
@tab @code{X} @tab 
Reserved
@item @code{31...16}
@tab R/O @tab
@code{ADC_PKT_SIZE}
@tab @code{X} @tab 
FMC ADC packet size
@end multitable
@multitable @columnfractions 0.15 0.85
@headitem Field @tab Description
@item @code{clk_chains} @tab FMC ADC used clock chains. @* read 1: clock chain is used @* read 0: clock chain is not used
@item @code{reserved_clk_chains} @tab Ignore on write, read as 0's
@item @code{data_chains} @tab FMC ADC used clock chains. @* read 1: data chain is used @* read 0: data chain is not used
@item @code{reserved_data_chains} @tab Ignore on write, read as 0's
@item @code{adc_pkt_size} @tab Size of the packet sent to the Wishbone Streaming Interface. @* This will appear as cycles of <packet_size> clock cycles on @* the wishbone interface
@end multitable
@regsection @code{adc_ctl} - Global ADC Control register
Global ADC control register.
@multitable @columnfractions .10 .10 .15 .10 .55
@headitem Bits @tab Access @tab Prefix @tab Default @tab Name
@item @code{0}
@tab R/W @tab
@code{UPDATE_DLY}
@tab @code{X} @tab 
Reset/Update ADC clock/data chains delay
@item @code{1}
@tab R/W @tab
@code{RST_ADCS}
@tab @code{X} @tab 
Reset ADCs
@item @code{2}
@tab R/W @tab
@code{RST_DIV_ADCS}
@tab @code{X} @tab 
Reset Div ADCs
@item @code{31...3}
@tab R/O @tab
@code{RESERVED}
@tab @code{X} @tab 
Reserved
@end multitable
@multitable @columnfractions 0.15 0.85
@headitem Field @tab Description
@item @code{update_dly} @tab write 1: reset/update clock/data chains to its default @* values or from the values in the delay registers.@* write 0: no effect
@item @code{rst_adcs} @tab Reset and recalibrate ADCs@* write 0: no reset @* write 1: enable ADC reset
@item @code{rst_div_adcs} @tab Reset for synchronization between multiple ADCs @* write 0: no reset @* write 1: enable ADC div reset
@item @code{reserved} @tab Ignore on write, read as 0's
@end multitable
@regsection @code{ch0_sta} - Channel 0 status register
@multitable @columnfractions .10 .10 .15 .10 .55
@headitem Bits @tab Access @tab Prefix @tab Default @tab Name
@item @code{15...0}
@tab R/O @tab
@code{VAL}
@tab @code{X} @tab 
Channel 0 current ADC value
@item @code{31...16}
@tab R/O @tab
@code{RESERVED}
@tab @code{X} @tab 
Reserved
@end multitable
@multitable @columnfractions 0.15 0.85
@headitem Field @tab Description
@item @code{val} @tab Current ADC raw value. The format is binary two's complement.
@item @code{reserved} @tab Ignore on write, read as 0's
@end multitable
@regsection @code{ch0_ctl} - Channel 0 control register
@multitable @columnfractions .10 .10 .15 .10 .55
@headitem Bits @tab Access @tab Prefix @tab Default @tab Name
@item @code{4...0}
@tab R/W @tab
@code{CLK_CHAIN_DLY}
@tab @code{X} @tab 
ADC clock chain delay
@item @code{7...5}
@tab R/O @tab
@code{RESERVED_CLK_CHAIN_DLY}
@tab @code{X} @tab 
Reserved
@item @code{12...8}
@tab R/W @tab
@code{DATA_CHAIN_DLY}
@tab @code{X} @tab 
ADC data chain delay
@item @code{15...13}
@tab R/O @tab
@code{RESERVED_DATA_CHAIN_DLY}
@tab @code{X} @tab 
Reserved
@item @code{16}
@tab R/W @tab
@code{INC_CLK_CHAIN_DLY}
@tab @code{X} @tab 
Increment ADC clock chains delay
@item @code{17}
@tab R/W @tab
@code{DEC_CLK_CHAIN_DLY}
@tab @code{X} @tab 
Decrement ADC clock chains delay
@item @code{23...18}
@tab R/W @tab
@code{RESERVED_CLK_INCDEC_DLY}
@tab @code{X} @tab 
Reserved
@item @code{24}
@tab R/W @tab
@code{INC_DATA_CHAIN_DLY}
@tab @code{X} @tab 
Increment ADC data chains delay
@item @code{25}
@tab R/W @tab
@code{DEC_DATA_CHAIN_DLY}
@tab @code{X} @tab 
Decrement ADC data chains delay
@item @code{31...26}
@tab R/W @tab
@code{RESERVED_DATA_INCDEC_DLY}
@tab @code{X} @tab 
Reserved
@end multitable
@multitable @columnfractions 0.15 0.85
@headitem Field @tab Description
@item @code{clk_chain_dly} @tab ADC clock chain delay
@item @code{reserved_clk_chain_dly} @tab Ignore on write, read as 0's
@item @code{data_chain_dly} @tab ADC data chain delay
@item @code{reserved_data_chain_dly} @tab Ignore on write, read as 0's
@item @code{inc_clk_chain_dly} @tab write 1: increment clock chains delay.@* write 0: no effect
@item @code{dec_clk_chain_dly} @tab write 1: decrement clock chains delay.@* write 0: no effect
@item @code{reserved_clk_incdec_dly} @tab Ignore on write, read as 0's
@item @code{inc_data_chain_dly} @tab write 1: increment clock chains delay.@* write 0: no effect
@item @code{dec_data_chain_dly} @tab write 1: decrement clock chains delay.@* write 0: no effect
@item @code{reserved_data_incdec_dly} @tab Ignore on write, read as 0's
@end multitable
@regsection @code{ch1_sta} - Channel 1 status register
@multitable @columnfractions .10 .10 .15 .10 .55
@headitem Bits @tab Access @tab Prefix @tab Default @tab Name
@item @code{15...0}
@tab R/O @tab
@code{VAL}
@tab @code{X} @tab 
Channel 1 current ADC value
@item @code{31...16}
@tab R/O @tab
@code{RESERVED}
@tab @code{X} @tab 
Reserved
@end multitable
@multitable @columnfractions 0.15 0.85
@headitem Field @tab Description
@item @code{val} @tab Current ADC raw value. The format is binary two's complement.
@item @code{reserved} @tab Ignore on write, read as 0's
@end multitable
@regsection @code{ch1_ctl} - Channel 1 control register
@multitable @columnfractions .10 .10 .15 .10 .55
@headitem Bits @tab Access @tab Prefix @tab Default @tab Name
@item @code{4...0}
@tab R/W @tab
@code{CLK_CHAIN_DLY}
@tab @code{X} @tab 
ADC clock chain delay
@item @code{7...5}
@tab R/O @tab
@code{RESERVED_CLK_CHAIN_DLY}
@tab @code{X} @tab 
Reserved
@item @code{12...8}
@tab R/W @tab
@code{DATA_CHAIN_DLY}
@tab @code{X} @tab 
ADC data chain delay
@item @code{15...13}
@tab R/O @tab
@code{RESERVED_DATA_CHAIN_DLY}
@tab @code{X} @tab 
Reserved
@item @code{16}
@tab R/W @tab
@code{INC_CLK_CHAIN_DLY}
@tab @code{X} @tab 
Increment ADC clock chains delay
@item @code{17}
@tab R/W @tab
@code{DEC_CLK_CHAIN_DLY}
@tab @code{X} @tab 
Decrement ADC clock chains delay
@item @code{23...18}
@tab R/W @tab
@code{RESERVED_CLK_INCDEC_DLY}
@tab @code{X} @tab 
Reserved
@item @code{24}
@tab R/W @tab
@code{INC_DATA_CHAIN_DLY}
@tab @code{X} @tab 
Increment ADC data chains delay
@item @code{25}
@tab R/W @tab
@code{DEC_DATA_CHAIN_DLY}
@tab @code{X} @tab 
Decrement ADC data chains delay
@item @code{31...26}
@tab R/W @tab
@code{RESERVED_DATA_INCDEC_DLY}
@tab @code{X} @tab 
Reserved
@end multitable
@multitable @columnfractions 0.15 0.85
@headitem Field @tab Description
@item @code{clk_chain_dly} @tab ADC clock chain delay
@item @code{reserved_clk_chain_dly} @tab Ignore on write, read as 0's
@item @code{data_chain_dly} @tab ADC data chain delay
@item @code{reserved_data_chain_dly} @tab Ignore on write, read as 0's
@item @code{inc_clk_chain_dly} @tab write 1: increment clock chains delay.@* write 0: no effect
@item @code{dec_clk_chain_dly} @tab write 1: decrement clock chains delay.@* write 0: no effect
@item @code{reserved_clk_incdec_dly} @tab Ignore on write, read as 0's
@item @code{inc_data_chain_dly} @tab write 1: increment clock chains delay.@* write 0: no effect
@item @code{dec_data_chain_dly} @tab write 1: decrement clock chains delay.@* write 0: no effect
@item @code{reserved_data_incdec_dly} @tab Ignore on write, read as 0's
@end multitable
@regsection @code{ch2_sta} - Channel 2 status register
@multitable @columnfractions .10 .10 .15 .10 .55
@headitem Bits @tab Access @tab Prefix @tab Default @tab Name
@item @code{15...0}
@tab R/O @tab
@code{VAL}
@tab @code{X} @tab 
Channel 2 current ADC value
@item @code{31...16}
@tab R/O @tab
@code{RESERVED}
@tab @code{X} @tab 
Reserved
@end multitable
@multitable @columnfractions 0.15 0.85
@headitem Field @tab Description
@item @code{val} @tab Current ADC raw value. The format is binary two's complement.
@item @code{reserved} @tab Ignore on write, read as 0's
@end multitable
@regsection @code{ch2_ctl} - Channel 2 control register
@multitable @columnfractions .10 .10 .15 .10 .55
@headitem Bits @tab Access @tab Prefix @tab Default @tab Name
@item @code{4...0}
@tab R/W @tab
@code{CLK_CHAIN_DLY}
@tab @code{X} @tab 
ADC clock chain delay
@item @code{7...5}
@tab R/O @tab
@code{RESERVED_CLK_CHAIN_DLY}
@tab @code{X} @tab 
Reserved
@item @code{12...8}
@tab R/W @tab
@code{DATA_CHAIN_DLY}
@tab @code{X} @tab 
ADC data chain delay
@item @code{15...13}
@tab R/O @tab
@code{RESERVED_DATA_CHAIN_DLY}
@tab @code{X} @tab 
Reserved
@item @code{16}
@tab R/W @tab
@code{INC_CLK_CHAIN_DLY}
@tab @code{X} @tab 
Increment ADC clock chains delay
@item @code{17}
@tab R/W @tab
@code{DEC_CLK_CHAIN_DLY}
@tab @code{X} @tab 
Decrement ADC clock chains delay
@item @code{23...18}
@tab R/W @tab
@code{RESERVED_CLK_INCDEC_DLY}
@tab @code{X} @tab 
Reserved
@item @code{24}
@tab R/W @tab
@code{INC_DATA_CHAIN_DLY}
@tab @code{X} @tab 
Increment ADC data chains delay
@item @code{25}
@tab R/W @tab
@code{DEC_DATA_CHAIN_DLY}
@tab @code{X} @tab 
Decrement ADC data chains delay
@item @code{31...26}
@tab R/W @tab
@code{RESERVED_DATA_INCDEC_DLY}
@tab @code{X} @tab 
Reserved
@end multitable
@multitable @columnfractions 0.15 0.85
@headitem Field @tab Description
@item @code{clk_chain_dly} @tab ADC clock chain delay
@item @code{reserved_clk_chain_dly} @tab Ignore on write, read as 0's
@item @code{data_chain_dly} @tab ADC data chain delay
@item @code{reserved_data_chain_dly} @tab Ignore on write, read as 0's
@item @code{inc_clk_chain_dly} @tab write 1: increment clock chains delay.@* write 0: no effect
@item @code{dec_clk_chain_dly} @tab write 1: decrement clock chains delay.@* write 0: no effect
@item @code{reserved_clk_incdec_dly} @tab Ignore on write, read as 0's
@item @code{inc_data_chain_dly} @tab write 1: increment clock chains delay.@* write 0: no effect
@item @code{dec_data_chain_dly} @tab write 1: decrement clock chains delay.@* write 0: no effect
@item @code{reserved_data_incdec_dly} @tab Ignore on write, read as 0's
@end multitable
@regsection @code{ch3_sta} - Channel 3 status register
@multitable @columnfractions .10 .10 .15 .10 .55
@headitem Bits @tab Access @tab Prefix @tab Default @tab Name
@item @code{15...0}
@tab R/O @tab
@code{VAL}
@tab @code{X} @tab 
Channel 3 current ADC value
@item @code{31...16}
@tab R/O @tab
@code{RESERVED}
@tab @code{X} @tab 
Reserved
@end multitable
@multitable @columnfractions 0.15 0.85
@headitem Field @tab Description
@item @code{val} @tab Current ADC raw value. The format is binary two's complement.
@item @code{reserved} @tab Ignore on write, read as 0's
@end multitable
@regsection @code{ch3_ctl} - Channel 3 control register
@multitable @columnfractions .10 .10 .15 .10 .55
@headitem Bits @tab Access @tab Prefix @tab Default @tab Name
@item @code{4...0}
@tab R/W @tab
@code{CLK_CHAIN_DLY}
@tab @code{X} @tab 
ADC clock chain delay
@item @code{7...5}
@tab R/O @tab
@code{RESERVED_CLK_CHAIN_DLY}
@tab @code{X} @tab 
Reserved
@item @code{12...8}
@tab R/W @tab
@code{DATA_CHAIN_DLY}
@tab @code{X} @tab 
ADC data chain delay
@item @code{15...13}
@tab R/O @tab
@code{RESERVED_DATA_CHAIN_DLY}
@tab @code{X} @tab 
Reserved
@item @code{16}
@tab R/W @tab
@code{INC_CLK_CHAIN_DLY}
@tab @code{X} @tab 
Increment ADC clock chains delay
@item @code{17}
@tab R/W @tab
@code{DEC_CLK_CHAIN_DLY}
@tab @code{X} @tab 
Decrement ADC clock chains delay
@item @code{23...18}
@tab R/W @tab
@code{RESERVED_CLK_INCDEC_DLY}
@tab @code{X} @tab 
Reserved
@item @code{24}
@tab R/W @tab
@code{INC_DATA_CHAIN_DLY}
@tab @code{X} @tab 
Increment ADC data chains delay
@item @code{25}
@tab R/W @tab
@code{DEC_DATA_CHAIN_DLY}
@tab @code{X} @tab 
Decrement ADC data chains delay
@item @code{31...26}
@tab R/W @tab
@code{RESERVED_DATA_INCDEC_DLY}
@tab @code{X} @tab 
Reserved
@end multitable
@multitable @columnfractions 0.15 0.85
@headitem Field @tab Description
@item @code{clk_chain_dly} @tab ADC clock chain delay
@item @code{reserved_clk_chain_dly} @tab Ignore on write, read as 0's
@item @code{data_chain_dly} @tab ADC data chain delay
@item @code{reserved_data_chain_dly} @tab Ignore on write, read as 0's
@item @code{inc_clk_chain_dly} @tab write 1: increment clock chains delay.@* write 0: no effect
@item @code{dec_clk_chain_dly} @tab write 1: decrement clock chains delay.@* write 0: no effect
@item @code{reserved_clk_incdec_dly} @tab Ignore on write, read as 0's
@item @code{inc_data_chain_dly} @tab write 1: increment clock chains delay.@* write 0: no effect
@item @code{dec_data_chain_dly} @tab write 1: decrement clock chains delay.@* write 0: no effect
@item @code{reserved_data_incdec_dly} @tab Ignore on write, read as 0's
@end multitable
