

================================================================
== Vitis HLS Report for 'exo1'
================================================================
* Date:           Fri Feb 28 11:59:36 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        exo1_prj
* Solution:       solution7 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  3.871 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       12|       12|  46.452 ns|  46.452 ns|   13|   13|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     32|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    9|     449|     72|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     65|    -|
|Register         |        -|    -|     142|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    9|     591|    169|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    4|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+----+-----+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP|  FF | LUT| URAM|
    +-------------------------+----------------------+---------+----+-----+----+-----+
    |icmp_32s_32s_1_2_1_U4    |icmp_32s_32s_1_2_1    |        0|   0|  148|  36|    0|
    |mul_32s_32s_32_5_1_U1    |mul_32s_32s_32_5_1    |        0|   3|   51|   0|    0|
    |mul_32s_32s_32_5_1_U2    |mul_32s_32s_32_5_1    |        0|   3|   51|   0|    0|
    |mul_32s_32s_32_5_1_U3    |mul_32s_32s_32_5_1    |        0|   3|   51|   0|    0|
    |sub_32ns_32ns_32_2_1_U5  |sub_32ns_32ns_32_2_1  |        0|   0|  148|  36|    0|
    +-------------------------+----------------------+---------+----+-----+----+-----+
    |Total                    |                      |        0|   9|  449|  72|    0|
    +-------------------------+----------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------+----------+----+---+----+------------+------------+
    | Variable Name| Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+----+---+----+------------+------------+
    |res           |    select|   0|  0|  32|           1|          32|
    +--------------+----------+----+---+----+------------+------------+
    |Total         |          |   0|  0|  32|           1|          32|
    +--------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  65|         14|    1|         14|
    +-----------+----+-----------+-----+-----------+
    |Total      |  65|         14|    1|         14|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |  13|   0|   13|          0|
    |icmp_ln18_reg_124  |   1|   0|    1|          0|
    |temp1_reg_112      |  32|   0|   32|          0|
    |temp2_reg_118      |  32|   0|   32|          0|
    |temp3_reg_129      |  32|   0|   32|          0|
    |temp4_reg_135      |  32|   0|   32|          0|
    +-------------------+----+----+-----+-----------+
    |Total              | 142|   0|  142|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|          exo1|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|          exo1|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|          exo1|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|          exo1|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|          exo1|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|          exo1|  return value|
|res         |  out|   32|      ap_vld|           res|       pointer|
|res_ap_vld  |  out|    1|      ap_vld|           res|       pointer|
|c1          |   in|   32|     ap_none|            c1|        scalar|
|c2          |   in|   32|     ap_none|            c2|        scalar|
|in1         |   in|   32|     ap_none|           in1|        scalar|
|in2         |   in|   32|     ap_none|           in2|        scalar|
+------------+-----+-----+------------+--------------+--------------+

