
10_UART2_Interrupt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000271c  0800018c  0800018c  0000118c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  080028a8  080028a8  000038a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080028e0  080028e0  00004018  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080028e0  080028e0  000038e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080028e8  080028e8  00004018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080028e8  080028e8  000038e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080028ec  080028ec  000038ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000018  20000000  080028f0  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .sram2        00000000  10000000  10000000  00004018  2**0
                  CONTENTS
 10 .bss          000000bc  20000018  20000018  00004018  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200000d4  200000d4  00004018  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00004018  2**0
                  CONTENTS, READONLY
 13 .debug_info   00008b86  00000000  00000000  00004048  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001460  00000000  00000000  0000cbce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000006e0  00000000  00000000  0000e030  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000543  00000000  00000000  0000e710  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00001cf3  00000000  00000000  0000ec53  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000923d  00000000  00000000  00010946  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e8aae  00000000  00000000  00019b83  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00102631  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001bf8  00000000  00000000  00102674  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000007c  00000000  00000000  0010426c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800018c <__do_global_dtors_aux>:
 800018c:	b510      	push	{r4, lr}
 800018e:	4c05      	ldr	r4, [pc, #20]	@ (80001a4 <__do_global_dtors_aux+0x18>)
 8000190:	7823      	ldrb	r3, [r4, #0]
 8000192:	b933      	cbnz	r3, 80001a2 <__do_global_dtors_aux+0x16>
 8000194:	4b04      	ldr	r3, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x1c>)
 8000196:	b113      	cbz	r3, 800019e <__do_global_dtors_aux+0x12>
 8000198:	4804      	ldr	r0, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x20>)
 800019a:	f3af 8000 	nop.w
 800019e:	2301      	movs	r3, #1
 80001a0:	7023      	strb	r3, [r4, #0]
 80001a2:	bd10      	pop	{r4, pc}
 80001a4:	20000018 	.word	0x20000018
 80001a8:	00000000 	.word	0x00000000
 80001ac:	08002890 	.word	0x08002890

080001b0 <frame_dummy>:
 80001b0:	b508      	push	{r3, lr}
 80001b2:	4b03      	ldr	r3, [pc, #12]	@ (80001c0 <frame_dummy+0x10>)
 80001b4:	b11b      	cbz	r3, 80001be <frame_dummy+0xe>
 80001b6:	4903      	ldr	r1, [pc, #12]	@ (80001c4 <frame_dummy+0x14>)
 80001b8:	4803      	ldr	r0, [pc, #12]	@ (80001c8 <frame_dummy+0x18>)
 80001ba:	f3af 8000 	nop.w
 80001be:	bd08      	pop	{r3, pc}
 80001c0:	00000000 	.word	0x00000000
 80001c4:	2000001c 	.word	0x2000001c
 80001c8:	08002890 	.word	0x08002890

080001cc <__aeabi_uldivmod>:
 80001cc:	b953      	cbnz	r3, 80001e4 <__aeabi_uldivmod+0x18>
 80001ce:	b94a      	cbnz	r2, 80001e4 <__aeabi_uldivmod+0x18>
 80001d0:	2900      	cmp	r1, #0
 80001d2:	bf08      	it	eq
 80001d4:	2800      	cmpeq	r0, #0
 80001d6:	bf1c      	itt	ne
 80001d8:	f04f 31ff 	movne.w	r1, #4294967295
 80001dc:	f04f 30ff 	movne.w	r0, #4294967295
 80001e0:	f000 b988 	b.w	80004f4 <__aeabi_idiv0>
 80001e4:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001ec:	f000 f806 	bl	80001fc <__udivmoddi4>
 80001f0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f8:	b004      	add	sp, #16
 80001fa:	4770      	bx	lr

080001fc <__udivmoddi4>:
 80001fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000200:	9d08      	ldr	r5, [sp, #32]
 8000202:	468e      	mov	lr, r1
 8000204:	4604      	mov	r4, r0
 8000206:	4688      	mov	r8, r1
 8000208:	2b00      	cmp	r3, #0
 800020a:	d14a      	bne.n	80002a2 <__udivmoddi4+0xa6>
 800020c:	428a      	cmp	r2, r1
 800020e:	4617      	mov	r7, r2
 8000210:	d962      	bls.n	80002d8 <__udivmoddi4+0xdc>
 8000212:	fab2 f682 	clz	r6, r2
 8000216:	b14e      	cbz	r6, 800022c <__udivmoddi4+0x30>
 8000218:	f1c6 0320 	rsb	r3, r6, #32
 800021c:	fa01 f806 	lsl.w	r8, r1, r6
 8000220:	fa20 f303 	lsr.w	r3, r0, r3
 8000224:	40b7      	lsls	r7, r6
 8000226:	ea43 0808 	orr.w	r8, r3, r8
 800022a:	40b4      	lsls	r4, r6
 800022c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000230:	fa1f fc87 	uxth.w	ip, r7
 8000234:	fbb8 f1fe 	udiv	r1, r8, lr
 8000238:	0c23      	lsrs	r3, r4, #16
 800023a:	fb0e 8811 	mls	r8, lr, r1, r8
 800023e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000242:	fb01 f20c 	mul.w	r2, r1, ip
 8000246:	429a      	cmp	r2, r3
 8000248:	d909      	bls.n	800025e <__udivmoddi4+0x62>
 800024a:	18fb      	adds	r3, r7, r3
 800024c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000250:	f080 80ea 	bcs.w	8000428 <__udivmoddi4+0x22c>
 8000254:	429a      	cmp	r2, r3
 8000256:	f240 80e7 	bls.w	8000428 <__udivmoddi4+0x22c>
 800025a:	3902      	subs	r1, #2
 800025c:	443b      	add	r3, r7
 800025e:	1a9a      	subs	r2, r3, r2
 8000260:	b2a3      	uxth	r3, r4
 8000262:	fbb2 f0fe 	udiv	r0, r2, lr
 8000266:	fb0e 2210 	mls	r2, lr, r0, r2
 800026a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800026e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000272:	459c      	cmp	ip, r3
 8000274:	d909      	bls.n	800028a <__udivmoddi4+0x8e>
 8000276:	18fb      	adds	r3, r7, r3
 8000278:	f100 32ff 	add.w	r2, r0, #4294967295
 800027c:	f080 80d6 	bcs.w	800042c <__udivmoddi4+0x230>
 8000280:	459c      	cmp	ip, r3
 8000282:	f240 80d3 	bls.w	800042c <__udivmoddi4+0x230>
 8000286:	443b      	add	r3, r7
 8000288:	3802      	subs	r0, #2
 800028a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028e:	eba3 030c 	sub.w	r3, r3, ip
 8000292:	2100      	movs	r1, #0
 8000294:	b11d      	cbz	r5, 800029e <__udivmoddi4+0xa2>
 8000296:	40f3      	lsrs	r3, r6
 8000298:	2200      	movs	r2, #0
 800029a:	e9c5 3200 	strd	r3, r2, [r5]
 800029e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d905      	bls.n	80002b2 <__udivmoddi4+0xb6>
 80002a6:	b10d      	cbz	r5, 80002ac <__udivmoddi4+0xb0>
 80002a8:	e9c5 0100 	strd	r0, r1, [r5]
 80002ac:	2100      	movs	r1, #0
 80002ae:	4608      	mov	r0, r1
 80002b0:	e7f5      	b.n	800029e <__udivmoddi4+0xa2>
 80002b2:	fab3 f183 	clz	r1, r3
 80002b6:	2900      	cmp	r1, #0
 80002b8:	d146      	bne.n	8000348 <__udivmoddi4+0x14c>
 80002ba:	4573      	cmp	r3, lr
 80002bc:	d302      	bcc.n	80002c4 <__udivmoddi4+0xc8>
 80002be:	4282      	cmp	r2, r0
 80002c0:	f200 8105 	bhi.w	80004ce <__udivmoddi4+0x2d2>
 80002c4:	1a84      	subs	r4, r0, r2
 80002c6:	eb6e 0203 	sbc.w	r2, lr, r3
 80002ca:	2001      	movs	r0, #1
 80002cc:	4690      	mov	r8, r2
 80002ce:	2d00      	cmp	r5, #0
 80002d0:	d0e5      	beq.n	800029e <__udivmoddi4+0xa2>
 80002d2:	e9c5 4800 	strd	r4, r8, [r5]
 80002d6:	e7e2      	b.n	800029e <__udivmoddi4+0xa2>
 80002d8:	2a00      	cmp	r2, #0
 80002da:	f000 8090 	beq.w	80003fe <__udivmoddi4+0x202>
 80002de:	fab2 f682 	clz	r6, r2
 80002e2:	2e00      	cmp	r6, #0
 80002e4:	f040 80a4 	bne.w	8000430 <__udivmoddi4+0x234>
 80002e8:	1a8a      	subs	r2, r1, r2
 80002ea:	0c03      	lsrs	r3, r0, #16
 80002ec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f0:	b280      	uxth	r0, r0
 80002f2:	b2bc      	uxth	r4, r7
 80002f4:	2101      	movs	r1, #1
 80002f6:	fbb2 fcfe 	udiv	ip, r2, lr
 80002fa:	fb0e 221c 	mls	r2, lr, ip, r2
 80002fe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000302:	fb04 f20c 	mul.w	r2, r4, ip
 8000306:	429a      	cmp	r2, r3
 8000308:	d907      	bls.n	800031a <__udivmoddi4+0x11e>
 800030a:	18fb      	adds	r3, r7, r3
 800030c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000310:	d202      	bcs.n	8000318 <__udivmoddi4+0x11c>
 8000312:	429a      	cmp	r2, r3
 8000314:	f200 80e0 	bhi.w	80004d8 <__udivmoddi4+0x2dc>
 8000318:	46c4      	mov	ip, r8
 800031a:	1a9b      	subs	r3, r3, r2
 800031c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000320:	fb0e 3312 	mls	r3, lr, r2, r3
 8000324:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000328:	fb02 f404 	mul.w	r4, r2, r4
 800032c:	429c      	cmp	r4, r3
 800032e:	d907      	bls.n	8000340 <__udivmoddi4+0x144>
 8000330:	18fb      	adds	r3, r7, r3
 8000332:	f102 30ff 	add.w	r0, r2, #4294967295
 8000336:	d202      	bcs.n	800033e <__udivmoddi4+0x142>
 8000338:	429c      	cmp	r4, r3
 800033a:	f200 80ca 	bhi.w	80004d2 <__udivmoddi4+0x2d6>
 800033e:	4602      	mov	r2, r0
 8000340:	1b1b      	subs	r3, r3, r4
 8000342:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000346:	e7a5      	b.n	8000294 <__udivmoddi4+0x98>
 8000348:	f1c1 0620 	rsb	r6, r1, #32
 800034c:	408b      	lsls	r3, r1
 800034e:	fa22 f706 	lsr.w	r7, r2, r6
 8000352:	431f      	orrs	r7, r3
 8000354:	fa0e f401 	lsl.w	r4, lr, r1
 8000358:	fa20 f306 	lsr.w	r3, r0, r6
 800035c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000360:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000364:	4323      	orrs	r3, r4
 8000366:	fa00 f801 	lsl.w	r8, r0, r1
 800036a:	fa1f fc87 	uxth.w	ip, r7
 800036e:	fbbe f0f9 	udiv	r0, lr, r9
 8000372:	0c1c      	lsrs	r4, r3, #16
 8000374:	fb09 ee10 	mls	lr, r9, r0, lr
 8000378:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 800037c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000380:	45a6      	cmp	lr, r4
 8000382:	fa02 f201 	lsl.w	r2, r2, r1
 8000386:	d909      	bls.n	800039c <__udivmoddi4+0x1a0>
 8000388:	193c      	adds	r4, r7, r4
 800038a:	f100 3aff 	add.w	sl, r0, #4294967295
 800038e:	f080 809c 	bcs.w	80004ca <__udivmoddi4+0x2ce>
 8000392:	45a6      	cmp	lr, r4
 8000394:	f240 8099 	bls.w	80004ca <__udivmoddi4+0x2ce>
 8000398:	3802      	subs	r0, #2
 800039a:	443c      	add	r4, r7
 800039c:	eba4 040e 	sub.w	r4, r4, lr
 80003a0:	fa1f fe83 	uxth.w	lr, r3
 80003a4:	fbb4 f3f9 	udiv	r3, r4, r9
 80003a8:	fb09 4413 	mls	r4, r9, r3, r4
 80003ac:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003b0:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b4:	45a4      	cmp	ip, r4
 80003b6:	d908      	bls.n	80003ca <__udivmoddi4+0x1ce>
 80003b8:	193c      	adds	r4, r7, r4
 80003ba:	f103 3eff 	add.w	lr, r3, #4294967295
 80003be:	f080 8082 	bcs.w	80004c6 <__udivmoddi4+0x2ca>
 80003c2:	45a4      	cmp	ip, r4
 80003c4:	d97f      	bls.n	80004c6 <__udivmoddi4+0x2ca>
 80003c6:	3b02      	subs	r3, #2
 80003c8:	443c      	add	r4, r7
 80003ca:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ce:	eba4 040c 	sub.w	r4, r4, ip
 80003d2:	fba0 ec02 	umull	lr, ip, r0, r2
 80003d6:	4564      	cmp	r4, ip
 80003d8:	4673      	mov	r3, lr
 80003da:	46e1      	mov	r9, ip
 80003dc:	d362      	bcc.n	80004a4 <__udivmoddi4+0x2a8>
 80003de:	d05f      	beq.n	80004a0 <__udivmoddi4+0x2a4>
 80003e0:	b15d      	cbz	r5, 80003fa <__udivmoddi4+0x1fe>
 80003e2:	ebb8 0203 	subs.w	r2, r8, r3
 80003e6:	eb64 0409 	sbc.w	r4, r4, r9
 80003ea:	fa04 f606 	lsl.w	r6, r4, r6
 80003ee:	fa22 f301 	lsr.w	r3, r2, r1
 80003f2:	431e      	orrs	r6, r3
 80003f4:	40cc      	lsrs	r4, r1
 80003f6:	e9c5 6400 	strd	r6, r4, [r5]
 80003fa:	2100      	movs	r1, #0
 80003fc:	e74f      	b.n	800029e <__udivmoddi4+0xa2>
 80003fe:	fbb1 fcf2 	udiv	ip, r1, r2
 8000402:	0c01      	lsrs	r1, r0, #16
 8000404:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000408:	b280      	uxth	r0, r0
 800040a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800040e:	463b      	mov	r3, r7
 8000410:	4638      	mov	r0, r7
 8000412:	463c      	mov	r4, r7
 8000414:	46b8      	mov	r8, r7
 8000416:	46be      	mov	lr, r7
 8000418:	2620      	movs	r6, #32
 800041a:	fbb1 f1f7 	udiv	r1, r1, r7
 800041e:	eba2 0208 	sub.w	r2, r2, r8
 8000422:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000426:	e766      	b.n	80002f6 <__udivmoddi4+0xfa>
 8000428:	4601      	mov	r1, r0
 800042a:	e718      	b.n	800025e <__udivmoddi4+0x62>
 800042c:	4610      	mov	r0, r2
 800042e:	e72c      	b.n	800028a <__udivmoddi4+0x8e>
 8000430:	f1c6 0220 	rsb	r2, r6, #32
 8000434:	fa2e f302 	lsr.w	r3, lr, r2
 8000438:	40b7      	lsls	r7, r6
 800043a:	40b1      	lsls	r1, r6
 800043c:	fa20 f202 	lsr.w	r2, r0, r2
 8000440:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000444:	430a      	orrs	r2, r1
 8000446:	fbb3 f8fe 	udiv	r8, r3, lr
 800044a:	b2bc      	uxth	r4, r7
 800044c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000450:	0c11      	lsrs	r1, r2, #16
 8000452:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000456:	fb08 f904 	mul.w	r9, r8, r4
 800045a:	40b0      	lsls	r0, r6
 800045c:	4589      	cmp	r9, r1
 800045e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000462:	b280      	uxth	r0, r0
 8000464:	d93e      	bls.n	80004e4 <__udivmoddi4+0x2e8>
 8000466:	1879      	adds	r1, r7, r1
 8000468:	f108 3cff 	add.w	ip, r8, #4294967295
 800046c:	d201      	bcs.n	8000472 <__udivmoddi4+0x276>
 800046e:	4589      	cmp	r9, r1
 8000470:	d81f      	bhi.n	80004b2 <__udivmoddi4+0x2b6>
 8000472:	eba1 0109 	sub.w	r1, r1, r9
 8000476:	fbb1 f9fe 	udiv	r9, r1, lr
 800047a:	fb09 f804 	mul.w	r8, r9, r4
 800047e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000482:	b292      	uxth	r2, r2
 8000484:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000488:	4542      	cmp	r2, r8
 800048a:	d229      	bcs.n	80004e0 <__udivmoddi4+0x2e4>
 800048c:	18ba      	adds	r2, r7, r2
 800048e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000492:	d2c4      	bcs.n	800041e <__udivmoddi4+0x222>
 8000494:	4542      	cmp	r2, r8
 8000496:	d2c2      	bcs.n	800041e <__udivmoddi4+0x222>
 8000498:	f1a9 0102 	sub.w	r1, r9, #2
 800049c:	443a      	add	r2, r7
 800049e:	e7be      	b.n	800041e <__udivmoddi4+0x222>
 80004a0:	45f0      	cmp	r8, lr
 80004a2:	d29d      	bcs.n	80003e0 <__udivmoddi4+0x1e4>
 80004a4:	ebbe 0302 	subs.w	r3, lr, r2
 80004a8:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004ac:	3801      	subs	r0, #1
 80004ae:	46e1      	mov	r9, ip
 80004b0:	e796      	b.n	80003e0 <__udivmoddi4+0x1e4>
 80004b2:	eba7 0909 	sub.w	r9, r7, r9
 80004b6:	4449      	add	r1, r9
 80004b8:	f1a8 0c02 	sub.w	ip, r8, #2
 80004bc:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c0:	fb09 f804 	mul.w	r8, r9, r4
 80004c4:	e7db      	b.n	800047e <__udivmoddi4+0x282>
 80004c6:	4673      	mov	r3, lr
 80004c8:	e77f      	b.n	80003ca <__udivmoddi4+0x1ce>
 80004ca:	4650      	mov	r0, sl
 80004cc:	e766      	b.n	800039c <__udivmoddi4+0x1a0>
 80004ce:	4608      	mov	r0, r1
 80004d0:	e6fd      	b.n	80002ce <__udivmoddi4+0xd2>
 80004d2:	443b      	add	r3, r7
 80004d4:	3a02      	subs	r2, #2
 80004d6:	e733      	b.n	8000340 <__udivmoddi4+0x144>
 80004d8:	f1ac 0c02 	sub.w	ip, ip, #2
 80004dc:	443b      	add	r3, r7
 80004de:	e71c      	b.n	800031a <__udivmoddi4+0x11e>
 80004e0:	4649      	mov	r1, r9
 80004e2:	e79c      	b.n	800041e <__udivmoddi4+0x222>
 80004e4:	eba1 0109 	sub.w	r1, r1, r9
 80004e8:	46c4      	mov	ip, r8
 80004ea:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ee:	fb09 f804 	mul.w	r8, r9, r4
 80004f2:	e7c4      	b.n	800047e <__udivmoddi4+0x282>

080004f4 <__aeabi_idiv0>:
 80004f4:	4770      	bx	lr
 80004f6:	bf00      	nop

080004f8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80004f8:	b580      	push	{r7, lr}
 80004fa:	b082      	sub	sp, #8
 80004fc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80004fe:	2300      	movs	r3, #0
 8000500:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000502:	2003      	movs	r0, #3
 8000504:	f000 f944 	bl	8000790 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000508:	200f      	movs	r0, #15
 800050a:	f000 f815 	bl	8000538 <HAL_InitTick>
 800050e:	4603      	mov	r3, r0
 8000510:	2b00      	cmp	r3, #0
 8000512:	d002      	beq.n	800051a <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000514:	2301      	movs	r3, #1
 8000516:	71fb      	strb	r3, [r7, #7]
 8000518:	e001      	b.n	800051e <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800051a:	f000 f805 	bl	8000528 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800051e:	79fb      	ldrb	r3, [r7, #7]
}
 8000520:	4618      	mov	r0, r3
 8000522:	3708      	adds	r7, #8
 8000524:	46bd      	mov	sp, r7
 8000526:	bd80      	pop	{r7, pc}

08000528 <HAL_MspInit>:
/**
  * @brief  Initialize the MSP.
  * @retval None
  */
__weak void HAL_MspInit(void)
{
 8000528:	b480      	push	{r7}
 800052a:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 800052c:	bf00      	nop
 800052e:	46bd      	mov	sp, r7
 8000530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000534:	4770      	bx	lr
	...

08000538 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000538:	b580      	push	{r7, lr}
 800053a:	b084      	sub	sp, #16
 800053c:	af00      	add	r7, sp, #0
 800053e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000540:	2300      	movs	r3, #0
 8000542:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000544:	4b17      	ldr	r3, [pc, #92]	@ (80005a4 <HAL_InitTick+0x6c>)
 8000546:	781b      	ldrb	r3, [r3, #0]
 8000548:	2b00      	cmp	r3, #0
 800054a:	d023      	beq.n	8000594 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800054c:	4b16      	ldr	r3, [pc, #88]	@ (80005a8 <HAL_InitTick+0x70>)
 800054e:	681a      	ldr	r2, [r3, #0]
 8000550:	4b14      	ldr	r3, [pc, #80]	@ (80005a4 <HAL_InitTick+0x6c>)
 8000552:	781b      	ldrb	r3, [r3, #0]
 8000554:	4619      	mov	r1, r3
 8000556:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800055a:	fbb3 f3f1 	udiv	r3, r3, r1
 800055e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000562:	4618      	mov	r0, r3
 8000564:	f000 f949 	bl	80007fa <HAL_SYSTICK_Config>
 8000568:	4603      	mov	r3, r0
 800056a:	2b00      	cmp	r3, #0
 800056c:	d10f      	bne.n	800058e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	2b0f      	cmp	r3, #15
 8000572:	d809      	bhi.n	8000588 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000574:	2200      	movs	r2, #0
 8000576:	6879      	ldr	r1, [r7, #4]
 8000578:	f04f 30ff 	mov.w	r0, #4294967295
 800057c:	f000 f913 	bl	80007a6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000580:	4a0a      	ldr	r2, [pc, #40]	@ (80005ac <HAL_InitTick+0x74>)
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	6013      	str	r3, [r2, #0]
 8000586:	e007      	b.n	8000598 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000588:	2301      	movs	r3, #1
 800058a:	73fb      	strb	r3, [r7, #15]
 800058c:	e004      	b.n	8000598 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800058e:	2301      	movs	r3, #1
 8000590:	73fb      	strb	r3, [r7, #15]
 8000592:	e001      	b.n	8000598 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000594:	2301      	movs	r3, #1
 8000596:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000598:	7bfb      	ldrb	r3, [r7, #15]
}
 800059a:	4618      	mov	r0, r3
 800059c:	3710      	adds	r7, #16
 800059e:	46bd      	mov	sp, r7
 80005a0:	bd80      	pop	{r7, pc}
 80005a2:	bf00      	nop
 80005a4:	20000004 	.word	0x20000004
 80005a8:	20000014 	.word	0x20000014
 80005ac:	20000000 	.word	0x20000000

080005b0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80005b0:	b480      	push	{r7}
 80005b2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80005b4:	4b06      	ldr	r3, [pc, #24]	@ (80005d0 <HAL_IncTick+0x20>)
 80005b6:	781b      	ldrb	r3, [r3, #0]
 80005b8:	461a      	mov	r2, r3
 80005ba:	4b06      	ldr	r3, [pc, #24]	@ (80005d4 <HAL_IncTick+0x24>)
 80005bc:	681b      	ldr	r3, [r3, #0]
 80005be:	4413      	add	r3, r2
 80005c0:	4a04      	ldr	r2, [pc, #16]	@ (80005d4 <HAL_IncTick+0x24>)
 80005c2:	6013      	str	r3, [r2, #0]
}
 80005c4:	bf00      	nop
 80005c6:	46bd      	mov	sp, r7
 80005c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005cc:	4770      	bx	lr
 80005ce:	bf00      	nop
 80005d0:	20000004 	.word	0x20000004
 80005d4:	20000034 	.word	0x20000034

080005d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80005d8:	b480      	push	{r7}
 80005da:	af00      	add	r7, sp, #0
  return uwTick;
 80005dc:	4b03      	ldr	r3, [pc, #12]	@ (80005ec <HAL_GetTick+0x14>)
 80005de:	681b      	ldr	r3, [r3, #0]
}
 80005e0:	4618      	mov	r0, r3
 80005e2:	46bd      	mov	sp, r7
 80005e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop
 80005ec:	20000034 	.word	0x20000034

080005f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80005f0:	b480      	push	{r7}
 80005f2:	b085      	sub	sp, #20
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	f003 0307 	and.w	r3, r3, #7
 80005fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000600:	4b0c      	ldr	r3, [pc, #48]	@ (8000634 <__NVIC_SetPriorityGrouping+0x44>)
 8000602:	68db      	ldr	r3, [r3, #12]
 8000604:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000606:	68ba      	ldr	r2, [r7, #8]
 8000608:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800060c:	4013      	ands	r3, r2
 800060e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000610:	68fb      	ldr	r3, [r7, #12]
 8000612:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000614:	68bb      	ldr	r3, [r7, #8]
 8000616:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000618:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800061c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000620:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000622:	4a04      	ldr	r2, [pc, #16]	@ (8000634 <__NVIC_SetPriorityGrouping+0x44>)
 8000624:	68bb      	ldr	r3, [r7, #8]
 8000626:	60d3      	str	r3, [r2, #12]
}
 8000628:	bf00      	nop
 800062a:	3714      	adds	r7, #20
 800062c:	46bd      	mov	sp, r7
 800062e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000632:	4770      	bx	lr
 8000634:	e000ed00 	.word	0xe000ed00

08000638 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000638:	b480      	push	{r7}
 800063a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800063c:	4b04      	ldr	r3, [pc, #16]	@ (8000650 <__NVIC_GetPriorityGrouping+0x18>)
 800063e:	68db      	ldr	r3, [r3, #12]
 8000640:	0a1b      	lsrs	r3, r3, #8
 8000642:	f003 0307 	and.w	r3, r3, #7
}
 8000646:	4618      	mov	r0, r3
 8000648:	46bd      	mov	sp, r7
 800064a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800064e:	4770      	bx	lr
 8000650:	e000ed00 	.word	0xe000ed00

08000654 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000654:	b480      	push	{r7}
 8000656:	b083      	sub	sp, #12
 8000658:	af00      	add	r7, sp, #0
 800065a:	4603      	mov	r3, r0
 800065c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800065e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000662:	2b00      	cmp	r3, #0
 8000664:	db0b      	blt.n	800067e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000666:	79fb      	ldrb	r3, [r7, #7]
 8000668:	f003 021f 	and.w	r2, r3, #31
 800066c:	4907      	ldr	r1, [pc, #28]	@ (800068c <__NVIC_EnableIRQ+0x38>)
 800066e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000672:	095b      	lsrs	r3, r3, #5
 8000674:	2001      	movs	r0, #1
 8000676:	fa00 f202 	lsl.w	r2, r0, r2
 800067a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800067e:	bf00      	nop
 8000680:	370c      	adds	r7, #12
 8000682:	46bd      	mov	sp, r7
 8000684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000688:	4770      	bx	lr
 800068a:	bf00      	nop
 800068c:	e000e100 	.word	0xe000e100

08000690 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000690:	b480      	push	{r7}
 8000692:	b083      	sub	sp, #12
 8000694:	af00      	add	r7, sp, #0
 8000696:	4603      	mov	r3, r0
 8000698:	6039      	str	r1, [r7, #0]
 800069a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800069c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	db0a      	blt.n	80006ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006a4:	683b      	ldr	r3, [r7, #0]
 80006a6:	b2da      	uxtb	r2, r3
 80006a8:	490c      	ldr	r1, [pc, #48]	@ (80006dc <__NVIC_SetPriority+0x4c>)
 80006aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006ae:	0112      	lsls	r2, r2, #4
 80006b0:	b2d2      	uxtb	r2, r2
 80006b2:	440b      	add	r3, r1
 80006b4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80006b8:	e00a      	b.n	80006d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006ba:	683b      	ldr	r3, [r7, #0]
 80006bc:	b2da      	uxtb	r2, r3
 80006be:	4908      	ldr	r1, [pc, #32]	@ (80006e0 <__NVIC_SetPriority+0x50>)
 80006c0:	79fb      	ldrb	r3, [r7, #7]
 80006c2:	f003 030f 	and.w	r3, r3, #15
 80006c6:	3b04      	subs	r3, #4
 80006c8:	0112      	lsls	r2, r2, #4
 80006ca:	b2d2      	uxtb	r2, r2
 80006cc:	440b      	add	r3, r1
 80006ce:	761a      	strb	r2, [r3, #24]
}
 80006d0:	bf00      	nop
 80006d2:	370c      	adds	r7, #12
 80006d4:	46bd      	mov	sp, r7
 80006d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006da:	4770      	bx	lr
 80006dc:	e000e100 	.word	0xe000e100
 80006e0:	e000ed00 	.word	0xe000ed00

080006e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80006e4:	b480      	push	{r7}
 80006e6:	b089      	sub	sp, #36	@ 0x24
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	60f8      	str	r0, [r7, #12]
 80006ec:	60b9      	str	r1, [r7, #8]
 80006ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80006f0:	68fb      	ldr	r3, [r7, #12]
 80006f2:	f003 0307 	and.w	r3, r3, #7
 80006f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006f8:	69fb      	ldr	r3, [r7, #28]
 80006fa:	f1c3 0307 	rsb	r3, r3, #7
 80006fe:	2b04      	cmp	r3, #4
 8000700:	bf28      	it	cs
 8000702:	2304      	movcs	r3, #4
 8000704:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000706:	69fb      	ldr	r3, [r7, #28]
 8000708:	3304      	adds	r3, #4
 800070a:	2b06      	cmp	r3, #6
 800070c:	d902      	bls.n	8000714 <NVIC_EncodePriority+0x30>
 800070e:	69fb      	ldr	r3, [r7, #28]
 8000710:	3b03      	subs	r3, #3
 8000712:	e000      	b.n	8000716 <NVIC_EncodePriority+0x32>
 8000714:	2300      	movs	r3, #0
 8000716:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000718:	f04f 32ff 	mov.w	r2, #4294967295
 800071c:	69bb      	ldr	r3, [r7, #24]
 800071e:	fa02 f303 	lsl.w	r3, r2, r3
 8000722:	43da      	mvns	r2, r3
 8000724:	68bb      	ldr	r3, [r7, #8]
 8000726:	401a      	ands	r2, r3
 8000728:	697b      	ldr	r3, [r7, #20]
 800072a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800072c:	f04f 31ff 	mov.w	r1, #4294967295
 8000730:	697b      	ldr	r3, [r7, #20]
 8000732:	fa01 f303 	lsl.w	r3, r1, r3
 8000736:	43d9      	mvns	r1, r3
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800073c:	4313      	orrs	r3, r2
         );
}
 800073e:	4618      	mov	r0, r3
 8000740:	3724      	adds	r7, #36	@ 0x24
 8000742:	46bd      	mov	sp, r7
 8000744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000748:	4770      	bx	lr
	...

0800074c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b082      	sub	sp, #8
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	3b01      	subs	r3, #1
 8000758:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800075c:	d301      	bcc.n	8000762 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800075e:	2301      	movs	r3, #1
 8000760:	e00f      	b.n	8000782 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000762:	4a0a      	ldr	r2, [pc, #40]	@ (800078c <SysTick_Config+0x40>)
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	3b01      	subs	r3, #1
 8000768:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800076a:	210f      	movs	r1, #15
 800076c:	f04f 30ff 	mov.w	r0, #4294967295
 8000770:	f7ff ff8e 	bl	8000690 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000774:	4b05      	ldr	r3, [pc, #20]	@ (800078c <SysTick_Config+0x40>)
 8000776:	2200      	movs	r2, #0
 8000778:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800077a:	4b04      	ldr	r3, [pc, #16]	@ (800078c <SysTick_Config+0x40>)
 800077c:	2207      	movs	r2, #7
 800077e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000780:	2300      	movs	r3, #0
}
 8000782:	4618      	mov	r0, r3
 8000784:	3708      	adds	r7, #8
 8000786:	46bd      	mov	sp, r7
 8000788:	bd80      	pop	{r7, pc}
 800078a:	bf00      	nop
 800078c:	e000e010 	.word	0xe000e010

08000790 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b082      	sub	sp, #8
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000798:	6878      	ldr	r0, [r7, #4]
 800079a:	f7ff ff29 	bl	80005f0 <__NVIC_SetPriorityGrouping>
}
 800079e:	bf00      	nop
 80007a0:	3708      	adds	r7, #8
 80007a2:	46bd      	mov	sp, r7
 80007a4:	bd80      	pop	{r7, pc}

080007a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007a6:	b580      	push	{r7, lr}
 80007a8:	b086      	sub	sp, #24
 80007aa:	af00      	add	r7, sp, #0
 80007ac:	4603      	mov	r3, r0
 80007ae:	60b9      	str	r1, [r7, #8]
 80007b0:	607a      	str	r2, [r7, #4]
 80007b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80007b4:	2300      	movs	r3, #0
 80007b6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80007b8:	f7ff ff3e 	bl	8000638 <__NVIC_GetPriorityGrouping>
 80007bc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80007be:	687a      	ldr	r2, [r7, #4]
 80007c0:	68b9      	ldr	r1, [r7, #8]
 80007c2:	6978      	ldr	r0, [r7, #20]
 80007c4:	f7ff ff8e 	bl	80006e4 <NVIC_EncodePriority>
 80007c8:	4602      	mov	r2, r0
 80007ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80007ce:	4611      	mov	r1, r2
 80007d0:	4618      	mov	r0, r3
 80007d2:	f7ff ff5d 	bl	8000690 <__NVIC_SetPriority>
}
 80007d6:	bf00      	nop
 80007d8:	3718      	adds	r7, #24
 80007da:	46bd      	mov	sp, r7
 80007dc:	bd80      	pop	{r7, pc}

080007de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80007de:	b580      	push	{r7, lr}
 80007e0:	b082      	sub	sp, #8
 80007e2:	af00      	add	r7, sp, #0
 80007e4:	4603      	mov	r3, r0
 80007e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80007e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007ec:	4618      	mov	r0, r3
 80007ee:	f7ff ff31 	bl	8000654 <__NVIC_EnableIRQ>
}
 80007f2:	bf00      	nop
 80007f4:	3708      	adds	r7, #8
 80007f6:	46bd      	mov	sp, r7
 80007f8:	bd80      	pop	{r7, pc}

080007fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80007fa:	b580      	push	{r7, lr}
 80007fc:	b082      	sub	sp, #8
 80007fe:	af00      	add	r7, sp, #0
 8000800:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000802:	6878      	ldr	r0, [r7, #4]
 8000804:	f7ff ffa2 	bl	800074c <SysTick_Config>
 8000808:	4603      	mov	r3, r0
}
 800080a:	4618      	mov	r0, r3
 800080c:	3708      	adds	r7, #8
 800080e:	46bd      	mov	sp, r7
 8000810:	bd80      	pop	{r7, pc}

08000812 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000812:	b480      	push	{r7}
 8000814:	b085      	sub	sp, #20
 8000816:	af00      	add	r7, sp, #0
 8000818:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800081a:	2300      	movs	r3, #0
 800081c:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8000824:	b2db      	uxtb	r3, r3
 8000826:	2b02      	cmp	r3, #2
 8000828:	d008      	beq.n	800083c <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	2204      	movs	r2, #4
 800082e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	2200      	movs	r2, #0
 8000834:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8000838:	2301      	movs	r3, #1
 800083a:	e022      	b.n	8000882 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	681b      	ldr	r3, [r3, #0]
 8000840:	681a      	ldr	r2, [r3, #0]
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	681b      	ldr	r3, [r3, #0]
 8000846:	f022 020e 	bic.w	r2, r2, #14
 800084a:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	681a      	ldr	r2, [r3, #0]
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	f022 0201 	bic.w	r2, r2, #1
 800085a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000860:	f003 021c 	and.w	r2, r3, #28
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000868:	2101      	movs	r1, #1
 800086a:	fa01 f202 	lsl.w	r2, r1, r2
 800086e:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	2201      	movs	r2, #1
 8000874:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	2200      	movs	r2, #0
 800087c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8000880:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8000882:	4618      	mov	r0, r3
 8000884:	3714      	adds	r7, #20
 8000886:	46bd      	mov	sp, r7
 8000888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800088c:	4770      	bx	lr

0800088e <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800088e:	b580      	push	{r7, lr}
 8000890:	b084      	sub	sp, #16
 8000892:	af00      	add	r7, sp, #0
 8000894:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000896:	2300      	movs	r3, #0
 8000898:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80008a0:	b2db      	uxtb	r3, r3
 80008a2:	2b02      	cmp	r3, #2
 80008a4:	d005      	beq.n	80008b2 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	2204      	movs	r2, #4
 80008aa:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80008ac:	2301      	movs	r3, #1
 80008ae:	73fb      	strb	r3, [r7, #15]
 80008b0:	e029      	b.n	8000906 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	681b      	ldr	r3, [r3, #0]
 80008b6:	681a      	ldr	r2, [r3, #0]
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	681b      	ldr	r3, [r3, #0]
 80008bc:	f022 020e 	bic.w	r2, r2, #14
 80008c0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	681a      	ldr	r2, [r3, #0]
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	f022 0201 	bic.w	r2, r2, #1
 80008d0:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80008d6:	f003 021c 	and.w	r2, r3, #28
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008de:	2101      	movs	r1, #1
 80008e0:	fa01 f202 	lsl.w	r2, r1, r2
 80008e4:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	2201      	movs	r2, #1
 80008ea:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	2200      	movs	r2, #0
 80008f2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d003      	beq.n	8000906 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000902:	6878      	ldr	r0, [r7, #4]
 8000904:	4798      	blx	r3
    }
  }
  return status;
 8000906:	7bfb      	ldrb	r3, [r7, #15]
}
 8000908:	4618      	mov	r0, r3
 800090a:	3710      	adds	r7, #16
 800090c:	46bd      	mov	sp, r7
 800090e:	bd80      	pop	{r7, pc}

08000910 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000910:	b480      	push	{r7}
 8000912:	b087      	sub	sp, #28
 8000914:	af00      	add	r7, sp, #0
 8000916:	6078      	str	r0, [r7, #4]
 8000918:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800091a:	2300      	movs	r3, #0
 800091c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800091e:	e17f      	b.n	8000c20 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000920:	683b      	ldr	r3, [r7, #0]
 8000922:	681a      	ldr	r2, [r3, #0]
 8000924:	2101      	movs	r1, #1
 8000926:	697b      	ldr	r3, [r7, #20]
 8000928:	fa01 f303 	lsl.w	r3, r1, r3
 800092c:	4013      	ands	r3, r2
 800092e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000930:	68fb      	ldr	r3, [r7, #12]
 8000932:	2b00      	cmp	r3, #0
 8000934:	f000 8171 	beq.w	8000c1a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000938:	683b      	ldr	r3, [r7, #0]
 800093a:	685b      	ldr	r3, [r3, #4]
 800093c:	f003 0303 	and.w	r3, r3, #3
 8000940:	2b01      	cmp	r3, #1
 8000942:	d005      	beq.n	8000950 <HAL_GPIO_Init+0x40>
 8000944:	683b      	ldr	r3, [r7, #0]
 8000946:	685b      	ldr	r3, [r3, #4]
 8000948:	f003 0303 	and.w	r3, r3, #3
 800094c:	2b02      	cmp	r3, #2
 800094e:	d130      	bne.n	80009b2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	689b      	ldr	r3, [r3, #8]
 8000954:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000956:	697b      	ldr	r3, [r7, #20]
 8000958:	005b      	lsls	r3, r3, #1
 800095a:	2203      	movs	r2, #3
 800095c:	fa02 f303 	lsl.w	r3, r2, r3
 8000960:	43db      	mvns	r3, r3
 8000962:	693a      	ldr	r2, [r7, #16]
 8000964:	4013      	ands	r3, r2
 8000966:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000968:	683b      	ldr	r3, [r7, #0]
 800096a:	68da      	ldr	r2, [r3, #12]
 800096c:	697b      	ldr	r3, [r7, #20]
 800096e:	005b      	lsls	r3, r3, #1
 8000970:	fa02 f303 	lsl.w	r3, r2, r3
 8000974:	693a      	ldr	r2, [r7, #16]
 8000976:	4313      	orrs	r3, r2
 8000978:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	693a      	ldr	r2, [r7, #16]
 800097e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	685b      	ldr	r3, [r3, #4]
 8000984:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000986:	2201      	movs	r2, #1
 8000988:	697b      	ldr	r3, [r7, #20]
 800098a:	fa02 f303 	lsl.w	r3, r2, r3
 800098e:	43db      	mvns	r3, r3
 8000990:	693a      	ldr	r2, [r7, #16]
 8000992:	4013      	ands	r3, r2
 8000994:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000996:	683b      	ldr	r3, [r7, #0]
 8000998:	685b      	ldr	r3, [r3, #4]
 800099a:	091b      	lsrs	r3, r3, #4
 800099c:	f003 0201 	and.w	r2, r3, #1
 80009a0:	697b      	ldr	r3, [r7, #20]
 80009a2:	fa02 f303 	lsl.w	r3, r2, r3
 80009a6:	693a      	ldr	r2, [r7, #16]
 80009a8:	4313      	orrs	r3, r2
 80009aa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	693a      	ldr	r2, [r7, #16]
 80009b0:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80009b2:	683b      	ldr	r3, [r7, #0]
 80009b4:	685b      	ldr	r3, [r3, #4]
 80009b6:	f003 0303 	and.w	r3, r3, #3
 80009ba:	2b03      	cmp	r3, #3
 80009bc:	d118      	bne.n	80009f0 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80009c2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80009c4:	2201      	movs	r2, #1
 80009c6:	697b      	ldr	r3, [r7, #20]
 80009c8:	fa02 f303 	lsl.w	r3, r2, r3
 80009cc:	43db      	mvns	r3, r3
 80009ce:	693a      	ldr	r2, [r7, #16]
 80009d0:	4013      	ands	r3, r2
 80009d2:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80009d4:	683b      	ldr	r3, [r7, #0]
 80009d6:	685b      	ldr	r3, [r3, #4]
 80009d8:	08db      	lsrs	r3, r3, #3
 80009da:	f003 0201 	and.w	r2, r3, #1
 80009de:	697b      	ldr	r3, [r7, #20]
 80009e0:	fa02 f303 	lsl.w	r3, r2, r3
 80009e4:	693a      	ldr	r2, [r7, #16]
 80009e6:	4313      	orrs	r3, r2
 80009e8:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	693a      	ldr	r2, [r7, #16]
 80009ee:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80009f0:	683b      	ldr	r3, [r7, #0]
 80009f2:	685b      	ldr	r3, [r3, #4]
 80009f4:	f003 0303 	and.w	r3, r3, #3
 80009f8:	2b03      	cmp	r3, #3
 80009fa:	d017      	beq.n	8000a2c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	68db      	ldr	r3, [r3, #12]
 8000a00:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000a02:	697b      	ldr	r3, [r7, #20]
 8000a04:	005b      	lsls	r3, r3, #1
 8000a06:	2203      	movs	r2, #3
 8000a08:	fa02 f303 	lsl.w	r3, r2, r3
 8000a0c:	43db      	mvns	r3, r3
 8000a0e:	693a      	ldr	r2, [r7, #16]
 8000a10:	4013      	ands	r3, r2
 8000a12:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000a14:	683b      	ldr	r3, [r7, #0]
 8000a16:	689a      	ldr	r2, [r3, #8]
 8000a18:	697b      	ldr	r3, [r7, #20]
 8000a1a:	005b      	lsls	r3, r3, #1
 8000a1c:	fa02 f303 	lsl.w	r3, r2, r3
 8000a20:	693a      	ldr	r2, [r7, #16]
 8000a22:	4313      	orrs	r3, r2
 8000a24:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	693a      	ldr	r2, [r7, #16]
 8000a2a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000a2c:	683b      	ldr	r3, [r7, #0]
 8000a2e:	685b      	ldr	r3, [r3, #4]
 8000a30:	f003 0303 	and.w	r3, r3, #3
 8000a34:	2b02      	cmp	r3, #2
 8000a36:	d123      	bne.n	8000a80 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000a38:	697b      	ldr	r3, [r7, #20]
 8000a3a:	08da      	lsrs	r2, r3, #3
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	3208      	adds	r2, #8
 8000a40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a44:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000a46:	697b      	ldr	r3, [r7, #20]
 8000a48:	f003 0307 	and.w	r3, r3, #7
 8000a4c:	009b      	lsls	r3, r3, #2
 8000a4e:	220f      	movs	r2, #15
 8000a50:	fa02 f303 	lsl.w	r3, r2, r3
 8000a54:	43db      	mvns	r3, r3
 8000a56:	693a      	ldr	r2, [r7, #16]
 8000a58:	4013      	ands	r3, r2
 8000a5a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000a5c:	683b      	ldr	r3, [r7, #0]
 8000a5e:	691a      	ldr	r2, [r3, #16]
 8000a60:	697b      	ldr	r3, [r7, #20]
 8000a62:	f003 0307 	and.w	r3, r3, #7
 8000a66:	009b      	lsls	r3, r3, #2
 8000a68:	fa02 f303 	lsl.w	r3, r2, r3
 8000a6c:	693a      	ldr	r2, [r7, #16]
 8000a6e:	4313      	orrs	r3, r2
 8000a70:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000a72:	697b      	ldr	r3, [r7, #20]
 8000a74:	08da      	lsrs	r2, r3, #3
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	3208      	adds	r2, #8
 8000a7a:	6939      	ldr	r1, [r7, #16]
 8000a7c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000a86:	697b      	ldr	r3, [r7, #20]
 8000a88:	005b      	lsls	r3, r3, #1
 8000a8a:	2203      	movs	r2, #3
 8000a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8000a90:	43db      	mvns	r3, r3
 8000a92:	693a      	ldr	r2, [r7, #16]
 8000a94:	4013      	ands	r3, r2
 8000a96:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000a98:	683b      	ldr	r3, [r7, #0]
 8000a9a:	685b      	ldr	r3, [r3, #4]
 8000a9c:	f003 0203 	and.w	r2, r3, #3
 8000aa0:	697b      	ldr	r3, [r7, #20]
 8000aa2:	005b      	lsls	r3, r3, #1
 8000aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8000aa8:	693a      	ldr	r2, [r7, #16]
 8000aaa:	4313      	orrs	r3, r2
 8000aac:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	693a      	ldr	r2, [r7, #16]
 8000ab2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000ab4:	683b      	ldr	r3, [r7, #0]
 8000ab6:	685b      	ldr	r3, [r3, #4]
 8000ab8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	f000 80ac 	beq.w	8000c1a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ac2:	4b5f      	ldr	r3, [pc, #380]	@ (8000c40 <HAL_GPIO_Init+0x330>)
 8000ac4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ac6:	4a5e      	ldr	r2, [pc, #376]	@ (8000c40 <HAL_GPIO_Init+0x330>)
 8000ac8:	f043 0301 	orr.w	r3, r3, #1
 8000acc:	6613      	str	r3, [r2, #96]	@ 0x60
 8000ace:	4b5c      	ldr	r3, [pc, #368]	@ (8000c40 <HAL_GPIO_Init+0x330>)
 8000ad0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ad2:	f003 0301 	and.w	r3, r3, #1
 8000ad6:	60bb      	str	r3, [r7, #8]
 8000ad8:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000ada:	4a5a      	ldr	r2, [pc, #360]	@ (8000c44 <HAL_GPIO_Init+0x334>)
 8000adc:	697b      	ldr	r3, [r7, #20]
 8000ade:	089b      	lsrs	r3, r3, #2
 8000ae0:	3302      	adds	r3, #2
 8000ae2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ae6:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000ae8:	697b      	ldr	r3, [r7, #20]
 8000aea:	f003 0303 	and.w	r3, r3, #3
 8000aee:	009b      	lsls	r3, r3, #2
 8000af0:	220f      	movs	r2, #15
 8000af2:	fa02 f303 	lsl.w	r3, r2, r3
 8000af6:	43db      	mvns	r3, r3
 8000af8:	693a      	ldr	r2, [r7, #16]
 8000afa:	4013      	ands	r3, r2
 8000afc:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000b04:	d025      	beq.n	8000b52 <HAL_GPIO_Init+0x242>
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	4a4f      	ldr	r2, [pc, #316]	@ (8000c48 <HAL_GPIO_Init+0x338>)
 8000b0a:	4293      	cmp	r3, r2
 8000b0c:	d01f      	beq.n	8000b4e <HAL_GPIO_Init+0x23e>
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	4a4e      	ldr	r2, [pc, #312]	@ (8000c4c <HAL_GPIO_Init+0x33c>)
 8000b12:	4293      	cmp	r3, r2
 8000b14:	d019      	beq.n	8000b4a <HAL_GPIO_Init+0x23a>
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	4a4d      	ldr	r2, [pc, #308]	@ (8000c50 <HAL_GPIO_Init+0x340>)
 8000b1a:	4293      	cmp	r3, r2
 8000b1c:	d013      	beq.n	8000b46 <HAL_GPIO_Init+0x236>
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	4a4c      	ldr	r2, [pc, #304]	@ (8000c54 <HAL_GPIO_Init+0x344>)
 8000b22:	4293      	cmp	r3, r2
 8000b24:	d00d      	beq.n	8000b42 <HAL_GPIO_Init+0x232>
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	4a4b      	ldr	r2, [pc, #300]	@ (8000c58 <HAL_GPIO_Init+0x348>)
 8000b2a:	4293      	cmp	r3, r2
 8000b2c:	d007      	beq.n	8000b3e <HAL_GPIO_Init+0x22e>
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	4a4a      	ldr	r2, [pc, #296]	@ (8000c5c <HAL_GPIO_Init+0x34c>)
 8000b32:	4293      	cmp	r3, r2
 8000b34:	d101      	bne.n	8000b3a <HAL_GPIO_Init+0x22a>
 8000b36:	2306      	movs	r3, #6
 8000b38:	e00c      	b.n	8000b54 <HAL_GPIO_Init+0x244>
 8000b3a:	2307      	movs	r3, #7
 8000b3c:	e00a      	b.n	8000b54 <HAL_GPIO_Init+0x244>
 8000b3e:	2305      	movs	r3, #5
 8000b40:	e008      	b.n	8000b54 <HAL_GPIO_Init+0x244>
 8000b42:	2304      	movs	r3, #4
 8000b44:	e006      	b.n	8000b54 <HAL_GPIO_Init+0x244>
 8000b46:	2303      	movs	r3, #3
 8000b48:	e004      	b.n	8000b54 <HAL_GPIO_Init+0x244>
 8000b4a:	2302      	movs	r3, #2
 8000b4c:	e002      	b.n	8000b54 <HAL_GPIO_Init+0x244>
 8000b4e:	2301      	movs	r3, #1
 8000b50:	e000      	b.n	8000b54 <HAL_GPIO_Init+0x244>
 8000b52:	2300      	movs	r3, #0
 8000b54:	697a      	ldr	r2, [r7, #20]
 8000b56:	f002 0203 	and.w	r2, r2, #3
 8000b5a:	0092      	lsls	r2, r2, #2
 8000b5c:	4093      	lsls	r3, r2
 8000b5e:	693a      	ldr	r2, [r7, #16]
 8000b60:	4313      	orrs	r3, r2
 8000b62:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000b64:	4937      	ldr	r1, [pc, #220]	@ (8000c44 <HAL_GPIO_Init+0x334>)
 8000b66:	697b      	ldr	r3, [r7, #20]
 8000b68:	089b      	lsrs	r3, r3, #2
 8000b6a:	3302      	adds	r3, #2
 8000b6c:	693a      	ldr	r2, [r7, #16]
 8000b6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000b72:	4b3b      	ldr	r3, [pc, #236]	@ (8000c60 <HAL_GPIO_Init+0x350>)
 8000b74:	689b      	ldr	r3, [r3, #8]
 8000b76:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b78:	68fb      	ldr	r3, [r7, #12]
 8000b7a:	43db      	mvns	r3, r3
 8000b7c:	693a      	ldr	r2, [r7, #16]
 8000b7e:	4013      	ands	r3, r2
 8000b80:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000b82:	683b      	ldr	r3, [r7, #0]
 8000b84:	685b      	ldr	r3, [r3, #4]
 8000b86:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d003      	beq.n	8000b96 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000b8e:	693a      	ldr	r2, [r7, #16]
 8000b90:	68fb      	ldr	r3, [r7, #12]
 8000b92:	4313      	orrs	r3, r2
 8000b94:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000b96:	4a32      	ldr	r2, [pc, #200]	@ (8000c60 <HAL_GPIO_Init+0x350>)
 8000b98:	693b      	ldr	r3, [r7, #16]
 8000b9a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000b9c:	4b30      	ldr	r3, [pc, #192]	@ (8000c60 <HAL_GPIO_Init+0x350>)
 8000b9e:	68db      	ldr	r3, [r3, #12]
 8000ba0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ba2:	68fb      	ldr	r3, [r7, #12]
 8000ba4:	43db      	mvns	r3, r3
 8000ba6:	693a      	ldr	r2, [r7, #16]
 8000ba8:	4013      	ands	r3, r2
 8000baa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000bac:	683b      	ldr	r3, [r7, #0]
 8000bae:	685b      	ldr	r3, [r3, #4]
 8000bb0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d003      	beq.n	8000bc0 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8000bb8:	693a      	ldr	r2, [r7, #16]
 8000bba:	68fb      	ldr	r3, [r7, #12]
 8000bbc:	4313      	orrs	r3, r2
 8000bbe:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000bc0:	4a27      	ldr	r2, [pc, #156]	@ (8000c60 <HAL_GPIO_Init+0x350>)
 8000bc2:	693b      	ldr	r3, [r7, #16]
 8000bc4:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000bc6:	4b26      	ldr	r3, [pc, #152]	@ (8000c60 <HAL_GPIO_Init+0x350>)
 8000bc8:	685b      	ldr	r3, [r3, #4]
 8000bca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000bcc:	68fb      	ldr	r3, [r7, #12]
 8000bce:	43db      	mvns	r3, r3
 8000bd0:	693a      	ldr	r2, [r7, #16]
 8000bd2:	4013      	ands	r3, r2
 8000bd4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000bd6:	683b      	ldr	r3, [r7, #0]
 8000bd8:	685b      	ldr	r3, [r3, #4]
 8000bda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d003      	beq.n	8000bea <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8000be2:	693a      	ldr	r2, [r7, #16]
 8000be4:	68fb      	ldr	r3, [r7, #12]
 8000be6:	4313      	orrs	r3, r2
 8000be8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000bea:	4a1d      	ldr	r2, [pc, #116]	@ (8000c60 <HAL_GPIO_Init+0x350>)
 8000bec:	693b      	ldr	r3, [r7, #16]
 8000bee:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8000bf0:	4b1b      	ldr	r3, [pc, #108]	@ (8000c60 <HAL_GPIO_Init+0x350>)
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000bf6:	68fb      	ldr	r3, [r7, #12]
 8000bf8:	43db      	mvns	r3, r3
 8000bfa:	693a      	ldr	r2, [r7, #16]
 8000bfc:	4013      	ands	r3, r2
 8000bfe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000c00:	683b      	ldr	r3, [r7, #0]
 8000c02:	685b      	ldr	r3, [r3, #4]
 8000c04:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d003      	beq.n	8000c14 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8000c0c:	693a      	ldr	r2, [r7, #16]
 8000c0e:	68fb      	ldr	r3, [r7, #12]
 8000c10:	4313      	orrs	r3, r2
 8000c12:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000c14:	4a12      	ldr	r2, [pc, #72]	@ (8000c60 <HAL_GPIO_Init+0x350>)
 8000c16:	693b      	ldr	r3, [r7, #16]
 8000c18:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000c1a:	697b      	ldr	r3, [r7, #20]
 8000c1c:	3301      	adds	r3, #1
 8000c1e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c20:	683b      	ldr	r3, [r7, #0]
 8000c22:	681a      	ldr	r2, [r3, #0]
 8000c24:	697b      	ldr	r3, [r7, #20]
 8000c26:	fa22 f303 	lsr.w	r3, r2, r3
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	f47f ae78 	bne.w	8000920 <HAL_GPIO_Init+0x10>
  }
}
 8000c30:	bf00      	nop
 8000c32:	bf00      	nop
 8000c34:	371c      	adds	r7, #28
 8000c36:	46bd      	mov	sp, r7
 8000c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3c:	4770      	bx	lr
 8000c3e:	bf00      	nop
 8000c40:	40021000 	.word	0x40021000
 8000c44:	40010000 	.word	0x40010000
 8000c48:	48000400 	.word	0x48000400
 8000c4c:	48000800 	.word	0x48000800
 8000c50:	48000c00 	.word	0x48000c00
 8000c54:	48001000 	.word	0x48001000
 8000c58:	48001400 	.word	0x48001400
 8000c5c:	48001800 	.word	0x48001800
 8000c60:	40010400 	.word	0x40010400

08000c64 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000c64:	b480      	push	{r7}
 8000c66:	b089      	sub	sp, #36	@ 0x24
 8000c68:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	61fb      	str	r3, [r7, #28]
 8000c6e:	2300      	movs	r3, #0
 8000c70:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000c72:	4b3e      	ldr	r3, [pc, #248]	@ (8000d6c <HAL_RCC_GetSysClockFreq+0x108>)
 8000c74:	689b      	ldr	r3, [r3, #8]
 8000c76:	f003 030c 	and.w	r3, r3, #12
 8000c7a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000c7c:	4b3b      	ldr	r3, [pc, #236]	@ (8000d6c <HAL_RCC_GetSysClockFreq+0x108>)
 8000c7e:	68db      	ldr	r3, [r3, #12]
 8000c80:	f003 0303 	and.w	r3, r3, #3
 8000c84:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000c86:	693b      	ldr	r3, [r7, #16]
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d005      	beq.n	8000c98 <HAL_RCC_GetSysClockFreq+0x34>
 8000c8c:	693b      	ldr	r3, [r7, #16]
 8000c8e:	2b0c      	cmp	r3, #12
 8000c90:	d121      	bne.n	8000cd6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8000c92:	68fb      	ldr	r3, [r7, #12]
 8000c94:	2b01      	cmp	r3, #1
 8000c96:	d11e      	bne.n	8000cd6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8000c98:	4b34      	ldr	r3, [pc, #208]	@ (8000d6c <HAL_RCC_GetSysClockFreq+0x108>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	f003 0308 	and.w	r3, r3, #8
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d107      	bne.n	8000cb4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8000ca4:	4b31      	ldr	r3, [pc, #196]	@ (8000d6c <HAL_RCC_GetSysClockFreq+0x108>)
 8000ca6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000caa:	0a1b      	lsrs	r3, r3, #8
 8000cac:	f003 030f 	and.w	r3, r3, #15
 8000cb0:	61fb      	str	r3, [r7, #28]
 8000cb2:	e005      	b.n	8000cc0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8000cb4:	4b2d      	ldr	r3, [pc, #180]	@ (8000d6c <HAL_RCC_GetSysClockFreq+0x108>)
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	091b      	lsrs	r3, r3, #4
 8000cba:	f003 030f 	and.w	r3, r3, #15
 8000cbe:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8000cc0:	4a2b      	ldr	r2, [pc, #172]	@ (8000d70 <HAL_RCC_GetSysClockFreq+0x10c>)
 8000cc2:	69fb      	ldr	r3, [r7, #28]
 8000cc4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cc8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000cca:	693b      	ldr	r3, [r7, #16]
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d10d      	bne.n	8000cec <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8000cd0:	69fb      	ldr	r3, [r7, #28]
 8000cd2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000cd4:	e00a      	b.n	8000cec <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8000cd6:	693b      	ldr	r3, [r7, #16]
 8000cd8:	2b04      	cmp	r3, #4
 8000cda:	d102      	bne.n	8000ce2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8000cdc:	4b25      	ldr	r3, [pc, #148]	@ (8000d74 <HAL_RCC_GetSysClockFreq+0x110>)
 8000cde:	61bb      	str	r3, [r7, #24]
 8000ce0:	e004      	b.n	8000cec <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8000ce2:	693b      	ldr	r3, [r7, #16]
 8000ce4:	2b08      	cmp	r3, #8
 8000ce6:	d101      	bne.n	8000cec <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8000ce8:	4b23      	ldr	r3, [pc, #140]	@ (8000d78 <HAL_RCC_GetSysClockFreq+0x114>)
 8000cea:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8000cec:	693b      	ldr	r3, [r7, #16]
 8000cee:	2b0c      	cmp	r3, #12
 8000cf0:	d134      	bne.n	8000d5c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8000cf2:	4b1e      	ldr	r3, [pc, #120]	@ (8000d6c <HAL_RCC_GetSysClockFreq+0x108>)
 8000cf4:	68db      	ldr	r3, [r3, #12]
 8000cf6:	f003 0303 	and.w	r3, r3, #3
 8000cfa:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8000cfc:	68bb      	ldr	r3, [r7, #8]
 8000cfe:	2b02      	cmp	r3, #2
 8000d00:	d003      	beq.n	8000d0a <HAL_RCC_GetSysClockFreq+0xa6>
 8000d02:	68bb      	ldr	r3, [r7, #8]
 8000d04:	2b03      	cmp	r3, #3
 8000d06:	d003      	beq.n	8000d10 <HAL_RCC_GetSysClockFreq+0xac>
 8000d08:	e005      	b.n	8000d16 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8000d0a:	4b1a      	ldr	r3, [pc, #104]	@ (8000d74 <HAL_RCC_GetSysClockFreq+0x110>)
 8000d0c:	617b      	str	r3, [r7, #20]
      break;
 8000d0e:	e005      	b.n	8000d1c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8000d10:	4b19      	ldr	r3, [pc, #100]	@ (8000d78 <HAL_RCC_GetSysClockFreq+0x114>)
 8000d12:	617b      	str	r3, [r7, #20]
      break;
 8000d14:	e002      	b.n	8000d1c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8000d16:	69fb      	ldr	r3, [r7, #28]
 8000d18:	617b      	str	r3, [r7, #20]
      break;
 8000d1a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8000d1c:	4b13      	ldr	r3, [pc, #76]	@ (8000d6c <HAL_RCC_GetSysClockFreq+0x108>)
 8000d1e:	68db      	ldr	r3, [r3, #12]
 8000d20:	091b      	lsrs	r3, r3, #4
 8000d22:	f003 0307 	and.w	r3, r3, #7
 8000d26:	3301      	adds	r3, #1
 8000d28:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8000d2a:	4b10      	ldr	r3, [pc, #64]	@ (8000d6c <HAL_RCC_GetSysClockFreq+0x108>)
 8000d2c:	68db      	ldr	r3, [r3, #12]
 8000d2e:	0a1b      	lsrs	r3, r3, #8
 8000d30:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000d34:	697a      	ldr	r2, [r7, #20]
 8000d36:	fb03 f202 	mul.w	r2, r3, r2
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d40:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8000d42:	4b0a      	ldr	r3, [pc, #40]	@ (8000d6c <HAL_RCC_GetSysClockFreq+0x108>)
 8000d44:	68db      	ldr	r3, [r3, #12]
 8000d46:	0e5b      	lsrs	r3, r3, #25
 8000d48:	f003 0303 	and.w	r3, r3, #3
 8000d4c:	3301      	adds	r3, #1
 8000d4e:	005b      	lsls	r3, r3, #1
 8000d50:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8000d52:	697a      	ldr	r2, [r7, #20]
 8000d54:	683b      	ldr	r3, [r7, #0]
 8000d56:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d5a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8000d5c:	69bb      	ldr	r3, [r7, #24]
}
 8000d5e:	4618      	mov	r0, r3
 8000d60:	3724      	adds	r7, #36	@ 0x24
 8000d62:	46bd      	mov	sp, r7
 8000d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d68:	4770      	bx	lr
 8000d6a:	bf00      	nop
 8000d6c:	40021000 	.word	0x40021000
 8000d70:	080028b0 	.word	0x080028b0
 8000d74:	00f42400 	.word	0x00f42400
 8000d78:	007a1200 	.word	0x007a1200

08000d7c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8000d7c:	b480      	push	{r7}
 8000d7e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8000d80:	4b03      	ldr	r3, [pc, #12]	@ (8000d90 <HAL_RCC_GetHCLKFreq+0x14>)
 8000d82:	681b      	ldr	r3, [r3, #0]
}
 8000d84:	4618      	mov	r0, r3
 8000d86:	46bd      	mov	sp, r7
 8000d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8c:	4770      	bx	lr
 8000d8e:	bf00      	nop
 8000d90:	20000014 	.word	0x20000014

08000d94 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8000d98:	f7ff fff0 	bl	8000d7c <HAL_RCC_GetHCLKFreq>
 8000d9c:	4602      	mov	r2, r0
 8000d9e:	4b06      	ldr	r3, [pc, #24]	@ (8000db8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8000da0:	689b      	ldr	r3, [r3, #8]
 8000da2:	0a1b      	lsrs	r3, r3, #8
 8000da4:	f003 0307 	and.w	r3, r3, #7
 8000da8:	4904      	ldr	r1, [pc, #16]	@ (8000dbc <HAL_RCC_GetPCLK1Freq+0x28>)
 8000daa:	5ccb      	ldrb	r3, [r1, r3]
 8000dac:	f003 031f 	and.w	r3, r3, #31
 8000db0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8000db4:	4618      	mov	r0, r3
 8000db6:	bd80      	pop	{r7, pc}
 8000db8:	40021000 	.word	0x40021000
 8000dbc:	080028a8 	.word	0x080028a8

08000dc0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8000dc4:	f7ff ffda 	bl	8000d7c <HAL_RCC_GetHCLKFreq>
 8000dc8:	4602      	mov	r2, r0
 8000dca:	4b06      	ldr	r3, [pc, #24]	@ (8000de4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8000dcc:	689b      	ldr	r3, [r3, #8]
 8000dce:	0adb      	lsrs	r3, r3, #11
 8000dd0:	f003 0307 	and.w	r3, r3, #7
 8000dd4:	4904      	ldr	r1, [pc, #16]	@ (8000de8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8000dd6:	5ccb      	ldrb	r3, [r1, r3]
 8000dd8:	f003 031f 	and.w	r3, r3, #31
 8000ddc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8000de0:	4618      	mov	r0, r3
 8000de2:	bd80      	pop	{r7, pc}
 8000de4:	40021000 	.word	0x40021000
 8000de8:	080028a8 	.word	0x080028a8

08000dec <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b082      	sub	sp, #8
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d101      	bne.n	8000dfe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8000dfa:	2301      	movs	r3, #1
 8000dfc:	e040      	b.n	8000e80 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d106      	bne.n	8000e14 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	2200      	movs	r2, #0
 8000e0a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8000e0e:	6878      	ldr	r0, [r7, #4]
 8000e10:	f000 f83a 	bl	8000e88 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	2224      	movs	r2, #36	@ 0x24
 8000e18:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	681a      	ldr	r2, [r3, #0]
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	f022 0201 	bic.w	r2, r2, #1
 8000e28:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d002      	beq.n	8000e38 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8000e32:	6878      	ldr	r0, [r7, #4]
 8000e34:	f000 fe94 	bl	8001b60 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8000e38:	6878      	ldr	r0, [r7, #4]
 8000e3a:	f000 fbd9 	bl	80015f0 <UART_SetConfig>
 8000e3e:	4603      	mov	r3, r0
 8000e40:	2b01      	cmp	r3, #1
 8000e42:	d101      	bne.n	8000e48 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8000e44:	2301      	movs	r3, #1
 8000e46:	e01b      	b.n	8000e80 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	685a      	ldr	r2, [r3, #4]
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8000e56:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	689a      	ldr	r2, [r3, #8]
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8000e66:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	681a      	ldr	r2, [r3, #0]
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	f042 0201 	orr.w	r2, r2, #1
 8000e76:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8000e78:	6878      	ldr	r0, [r7, #4]
 8000e7a:	f000 ff13 	bl	8001ca4 <UART_CheckIdleState>
 8000e7e:	4603      	mov	r3, r0
}
 8000e80:	4618      	mov	r0, r3
 8000e82:	3708      	adds	r7, #8
 8000e84:	46bd      	mov	sp, r7
 8000e86:	bd80      	pop	{r7, pc}

08000e88 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8000e88:	b480      	push	{r7}
 8000e8a:	b083      	sub	sp, #12
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8000e90:	bf00      	nop
 8000e92:	370c      	adds	r7, #12
 8000e94:	46bd      	mov	sp, r7
 8000e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9a:	4770      	bx	lr

08000e9c <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	b08b      	sub	sp, #44	@ 0x2c
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	60f8      	str	r0, [r7, #12]
 8000ea4:	60b9      	str	r1, [r7, #8]
 8000ea6:	4613      	mov	r3, r2
 8000ea8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8000eaa:	68fb      	ldr	r3, [r7, #12]
 8000eac:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8000eae:	2b20      	cmp	r3, #32
 8000eb0:	d147      	bne.n	8000f42 <HAL_UART_Transmit_IT+0xa6>
  {
    if ((pData == NULL) || (Size == 0U))
 8000eb2:	68bb      	ldr	r3, [r7, #8]
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d002      	beq.n	8000ebe <HAL_UART_Transmit_IT+0x22>
 8000eb8:	88fb      	ldrh	r3, [r7, #6]
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d101      	bne.n	8000ec2 <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 8000ebe:	2301      	movs	r3, #1
 8000ec0:	e040      	b.n	8000f44 <HAL_UART_Transmit_IT+0xa8>
    }

    huart->pTxBuffPtr  = pData;
 8000ec2:	68fb      	ldr	r3, [r7, #12]
 8000ec4:	68ba      	ldr	r2, [r7, #8]
 8000ec6:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 8000ec8:	68fb      	ldr	r3, [r7, #12]
 8000eca:	88fa      	ldrh	r2, [r7, #6]
 8000ecc:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8000ed0:	68fb      	ldr	r3, [r7, #12]
 8000ed2:	88fa      	ldrh	r2, [r7, #6]
 8000ed4:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    huart->TxISR       = NULL;
 8000ed8:	68fb      	ldr	r3, [r7, #12]
 8000eda:	2200      	movs	r2, #0
 8000edc:	66da      	str	r2, [r3, #108]	@ 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000ede:	68fb      	ldr	r3, [r7, #12]
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8000ee6:	68fb      	ldr	r3, [r7, #12]
 8000ee8:	2221      	movs	r2, #33	@ 0x21
 8000eea:	67da      	str	r2, [r3, #124]	@ 0x7c
      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
    }
#else
    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8000eec:	68fb      	ldr	r3, [r7, #12]
 8000eee:	689b      	ldr	r3, [r3, #8]
 8000ef0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000ef4:	d107      	bne.n	8000f06 <HAL_UART_Transmit_IT+0x6a>
 8000ef6:	68fb      	ldr	r3, [r7, #12]
 8000ef8:	691b      	ldr	r3, [r3, #16]
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d103      	bne.n	8000f06 <HAL_UART_Transmit_IT+0x6a>
    {
      huart->TxISR = UART_TxISR_16BIT;
 8000efe:	68fb      	ldr	r3, [r7, #12]
 8000f00:	4a13      	ldr	r2, [pc, #76]	@ (8000f50 <HAL_UART_Transmit_IT+0xb4>)
 8000f02:	66da      	str	r2, [r3, #108]	@ 0x6c
 8000f04:	e002      	b.n	8000f0c <HAL_UART_Transmit_IT+0x70>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 8000f06:	68fb      	ldr	r3, [r7, #12]
 8000f08:	4a12      	ldr	r2, [pc, #72]	@ (8000f54 <HAL_UART_Transmit_IT+0xb8>)
 8000f0a:	66da      	str	r2, [r3, #108]	@ 0x6c
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8000f0c:	68fb      	ldr	r3, [r7, #12]
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8000f12:	697b      	ldr	r3, [r7, #20]
 8000f14:	e853 3f00 	ldrex	r3, [r3]
 8000f18:	613b      	str	r3, [r7, #16]
   return(result);
 8000f1a:	693b      	ldr	r3, [r7, #16]
 8000f1c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000f20:	627b      	str	r3, [r7, #36]	@ 0x24
 8000f22:	68fb      	ldr	r3, [r7, #12]
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	461a      	mov	r2, r3
 8000f28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f2a:	623b      	str	r3, [r7, #32]
 8000f2c:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8000f2e:	69f9      	ldr	r1, [r7, #28]
 8000f30:	6a3a      	ldr	r2, [r7, #32]
 8000f32:	e841 2300 	strex	r3, r2, [r1]
 8000f36:	61bb      	str	r3, [r7, #24]
   return(result);
 8000f38:	69bb      	ldr	r3, [r7, #24]
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d1e6      	bne.n	8000f0c <HAL_UART_Transmit_IT+0x70>
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 8000f3e:	2300      	movs	r3, #0
 8000f40:	e000      	b.n	8000f44 <HAL_UART_Transmit_IT+0xa8>
  }
  else
  {
    return HAL_BUSY;
 8000f42:	2302      	movs	r3, #2
  }
}
 8000f44:	4618      	mov	r0, r3
 8000f46:	372c      	adds	r7, #44	@ 0x2c
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4e:	4770      	bx	lr
 8000f50:	080021fb 	.word	0x080021fb
 8000f54:	08002145 	.word	0x08002145

08000f58 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b08a      	sub	sp, #40	@ 0x28
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	60f8      	str	r0, [r7, #12]
 8000f60:	60b9      	str	r1, [r7, #8]
 8000f62:	4613      	mov	r3, r2
 8000f64:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8000f66:	68fb      	ldr	r3, [r7, #12]
 8000f68:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000f6c:	2b20      	cmp	r3, #32
 8000f6e:	d137      	bne.n	8000fe0 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8000f70:	68bb      	ldr	r3, [r7, #8]
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d002      	beq.n	8000f7c <HAL_UART_Receive_IT+0x24>
 8000f76:	88fb      	ldrh	r3, [r7, #6]
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d101      	bne.n	8000f80 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8000f7c:	2301      	movs	r3, #1
 8000f7e:	e030      	b.n	8000fe2 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8000f80:	68fb      	ldr	r3, [r7, #12]
 8000f82:	2200      	movs	r2, #0
 8000f84:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8000f86:	68fb      	ldr	r3, [r7, #12]
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	4a18      	ldr	r2, [pc, #96]	@ (8000fec <HAL_UART_Receive_IT+0x94>)
 8000f8c:	4293      	cmp	r3, r2
 8000f8e:	d01f      	beq.n	8000fd0 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	685b      	ldr	r3, [r3, #4]
 8000f96:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d018      	beq.n	8000fd0 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8000f9e:	68fb      	ldr	r3, [r7, #12]
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8000fa4:	697b      	ldr	r3, [r7, #20]
 8000fa6:	e853 3f00 	ldrex	r3, [r3]
 8000faa:	613b      	str	r3, [r7, #16]
   return(result);
 8000fac:	693b      	ldr	r3, [r7, #16]
 8000fae:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000fb2:	627b      	str	r3, [r7, #36]	@ 0x24
 8000fb4:	68fb      	ldr	r3, [r7, #12]
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	461a      	mov	r2, r3
 8000fba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fbc:	623b      	str	r3, [r7, #32]
 8000fbe:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8000fc0:	69f9      	ldr	r1, [r7, #28]
 8000fc2:	6a3a      	ldr	r2, [r7, #32]
 8000fc4:	e841 2300 	strex	r3, r2, [r1]
 8000fc8:	61bb      	str	r3, [r7, #24]
   return(result);
 8000fca:	69bb      	ldr	r3, [r7, #24]
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d1e6      	bne.n	8000f9e <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8000fd0:	88fb      	ldrh	r3, [r7, #6]
 8000fd2:	461a      	mov	r2, r3
 8000fd4:	68b9      	ldr	r1, [r7, #8]
 8000fd6:	68f8      	ldr	r0, [r7, #12]
 8000fd8:	f000 ff74 	bl	8001ec4 <UART_Start_Receive_IT>
 8000fdc:	4603      	mov	r3, r0
 8000fde:	e000      	b.n	8000fe2 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8000fe0:	2302      	movs	r3, #2
  }
}
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	3728      	adds	r7, #40	@ 0x28
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bd80      	pop	{r7, pc}
 8000fea:	bf00      	nop
 8000fec:	40008000 	.word	0x40008000

08000ff0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b0ba      	sub	sp, #232	@ 0xe8
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	69db      	ldr	r3, [r3, #28]
 8000ffe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	689b      	ldr	r3, [r3, #8]
 8001012:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8001016:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800101a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800101e:	4013      	ands	r3, r2
 8001020:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8001024:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8001028:	2b00      	cmp	r3, #0
 800102a:	d115      	bne.n	8001058 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800102c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001030:	f003 0320 	and.w	r3, r3, #32
 8001034:	2b00      	cmp	r3, #0
 8001036:	d00f      	beq.n	8001058 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8001038:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800103c:	f003 0320 	and.w	r3, r3, #32
 8001040:	2b00      	cmp	r3, #0
 8001042:	d009      	beq.n	8001058 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001048:	2b00      	cmp	r3, #0
 800104a:	f000 82ae 	beq.w	80015aa <HAL_UART_IRQHandler+0x5ba>
      {
        huart->RxISR(huart);
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001052:	6878      	ldr	r0, [r7, #4]
 8001054:	4798      	blx	r3
      }
      return;
 8001056:	e2a8      	b.n	80015aa <HAL_UART_IRQHandler+0x5ba>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8001058:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800105c:	2b00      	cmp	r3, #0
 800105e:	f000 8117 	beq.w	8001290 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8001062:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001066:	f003 0301 	and.w	r3, r3, #1
 800106a:	2b00      	cmp	r3, #0
 800106c:	d106      	bne.n	800107c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800106e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8001072:	4b85      	ldr	r3, [pc, #532]	@ (8001288 <HAL_UART_IRQHandler+0x298>)
 8001074:	4013      	ands	r3, r2
 8001076:	2b00      	cmp	r3, #0
 8001078:	f000 810a 	beq.w	8001290 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800107c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001080:	f003 0301 	and.w	r3, r3, #1
 8001084:	2b00      	cmp	r3, #0
 8001086:	d011      	beq.n	80010ac <HAL_UART_IRQHandler+0xbc>
 8001088:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800108c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001090:	2b00      	cmp	r3, #0
 8001092:	d00b      	beq.n	80010ac <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	2201      	movs	r2, #1
 800109a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80010a2:	f043 0201 	orr.w	r2, r3, #1
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80010ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80010b0:	f003 0302 	and.w	r3, r3, #2
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d011      	beq.n	80010dc <HAL_UART_IRQHandler+0xec>
 80010b8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80010bc:	f003 0301 	and.w	r3, r3, #1
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d00b      	beq.n	80010dc <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	2202      	movs	r2, #2
 80010ca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80010d2:	f043 0204 	orr.w	r2, r3, #4
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80010dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80010e0:	f003 0304 	and.w	r3, r3, #4
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d011      	beq.n	800110c <HAL_UART_IRQHandler+0x11c>
 80010e8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80010ec:	f003 0301 	and.w	r3, r3, #1
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d00b      	beq.n	800110c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	2204      	movs	r2, #4
 80010fa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001102:	f043 0202 	orr.w	r2, r3, #2
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 800110c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001110:	f003 0308 	and.w	r3, r3, #8
 8001114:	2b00      	cmp	r3, #0
 8001116:	d017      	beq.n	8001148 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8001118:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800111c:	f003 0320 	and.w	r3, r3, #32
 8001120:	2b00      	cmp	r3, #0
 8001122:	d105      	bne.n	8001130 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8001124:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001128:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800112c:	2b00      	cmp	r3, #0
 800112e:	d00b      	beq.n	8001148 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	2208      	movs	r2, #8
 8001136:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800113e:	f043 0208 	orr.w	r2, r3, #8
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8001148:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800114c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001150:	2b00      	cmp	r3, #0
 8001152:	d012      	beq.n	800117a <HAL_UART_IRQHandler+0x18a>
 8001154:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001158:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800115c:	2b00      	cmp	r3, #0
 800115e:	d00c      	beq.n	800117a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001168:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001170:	f043 0220 	orr.w	r2, r3, #32
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001180:	2b00      	cmp	r3, #0
 8001182:	f000 8214 	beq.w	80015ae <HAL_UART_IRQHandler+0x5be>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8001186:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800118a:	f003 0320 	and.w	r3, r3, #32
 800118e:	2b00      	cmp	r3, #0
 8001190:	d00d      	beq.n	80011ae <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8001192:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001196:	f003 0320 	and.w	r3, r3, #32
 800119a:	2b00      	cmp	r3, #0
 800119c:	d007      	beq.n	80011ae <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d003      	beq.n	80011ae <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80011aa:	6878      	ldr	r0, [r7, #4]
 80011ac:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80011b4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	689b      	ldr	r3, [r3, #8]
 80011be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80011c2:	2b40      	cmp	r3, #64	@ 0x40
 80011c4:	d005      	beq.n	80011d2 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80011c6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80011ca:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d04f      	beq.n	8001272 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80011d2:	6878      	ldr	r0, [r7, #4]
 80011d4:	f000 ff3c 	bl	8002050 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	689b      	ldr	r3, [r3, #8]
 80011de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80011e2:	2b40      	cmp	r3, #64	@ 0x40
 80011e4:	d141      	bne.n	800126a <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	3308      	adds	r3, #8
 80011ec:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80011f0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80011f4:	e853 3f00 	ldrex	r3, [r3]
 80011f8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80011fc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001200:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001204:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	3308      	adds	r3, #8
 800120e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8001212:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8001216:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800121a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800121e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8001222:	e841 2300 	strex	r3, r2, [r1]
 8001226:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800122a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800122e:	2b00      	cmp	r3, #0
 8001230:	d1d9      	bne.n	80011e6 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001236:	2b00      	cmp	r3, #0
 8001238:	d013      	beq.n	8001262 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800123e:	4a13      	ldr	r2, [pc, #76]	@ (800128c <HAL_UART_IRQHandler+0x29c>)
 8001240:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001246:	4618      	mov	r0, r3
 8001248:	f7ff fb21 	bl	800088e <HAL_DMA_Abort_IT>
 800124c:	4603      	mov	r3, r0
 800124e:	2b00      	cmp	r3, #0
 8001250:	d017      	beq.n	8001282 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001256:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001258:	687a      	ldr	r2, [r7, #4]
 800125a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800125c:	4610      	mov	r0, r2
 800125e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001260:	e00f      	b.n	8001282 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8001262:	6878      	ldr	r0, [r7, #4]
 8001264:	f000 f9ae 	bl	80015c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001268:	e00b      	b.n	8001282 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800126a:	6878      	ldr	r0, [r7, #4]
 800126c:	f000 f9aa 	bl	80015c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001270:	e007      	b.n	8001282 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8001272:	6878      	ldr	r0, [r7, #4]
 8001274:	f000 f9a6 	bl	80015c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	2200      	movs	r2, #0
 800127c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8001280:	e195      	b.n	80015ae <HAL_UART_IRQHandler+0x5be>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001282:	bf00      	nop
    return;
 8001284:	e193      	b.n	80015ae <HAL_UART_IRQHandler+0x5be>
 8001286:	bf00      	nop
 8001288:	04000120 	.word	0x04000120
 800128c:	08002119 	.word	0x08002119

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001294:	2b01      	cmp	r3, #1
 8001296:	f040 814e 	bne.w	8001536 <HAL_UART_IRQHandler+0x546>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800129a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800129e:	f003 0310 	and.w	r3, r3, #16
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	f000 8147 	beq.w	8001536 <HAL_UART_IRQHandler+0x546>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80012a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80012ac:	f003 0310 	and.w	r3, r3, #16
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	f000 8140 	beq.w	8001536 <HAL_UART_IRQHandler+0x546>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	2210      	movs	r2, #16
 80012bc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	689b      	ldr	r3, [r3, #8]
 80012c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80012c8:	2b40      	cmp	r3, #64	@ 0x40
 80012ca:	f040 80b8 	bne.w	800143e <HAL_UART_IRQHandler+0x44e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	685b      	ldr	r3, [r3, #4]
 80012d6:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80012da:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80012de:	2b00      	cmp	r3, #0
 80012e0:	f000 8167 	beq.w	80015b2 <HAL_UART_IRQHandler+0x5c2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80012ea:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80012ee:	429a      	cmp	r2, r3
 80012f0:	f080 815f 	bcs.w	80015b2 <HAL_UART_IRQHandler+0x5c2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80012fa:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	f003 0320 	and.w	r3, r3, #32
 800130a:	2b00      	cmp	r3, #0
 800130c:	f040 8086 	bne.w	800141c <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001318:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800131c:	e853 3f00 	ldrex	r3, [r3]
 8001320:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8001324:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001328:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800132c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	461a      	mov	r2, r3
 8001336:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800133a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800133e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001342:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8001346:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800134a:	e841 2300 	strex	r3, r2, [r1]
 800134e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8001352:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001356:	2b00      	cmp	r3, #0
 8001358:	d1da      	bne.n	8001310 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	3308      	adds	r3, #8
 8001360:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001362:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001364:	e853 3f00 	ldrex	r3, [r3]
 8001368:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800136a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800136c:	f023 0301 	bic.w	r3, r3, #1
 8001370:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	3308      	adds	r3, #8
 800137a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800137e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8001382:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001384:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8001386:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800138a:	e841 2300 	strex	r3, r2, [r1]
 800138e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8001390:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001392:	2b00      	cmp	r3, #0
 8001394:	d1e1      	bne.n	800135a <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	3308      	adds	r3, #8
 800139c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800139e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80013a0:	e853 3f00 	ldrex	r3, [r3]
 80013a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80013a6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80013a8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80013ac:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	3308      	adds	r3, #8
 80013b6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80013ba:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80013bc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80013be:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80013c0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80013c2:	e841 2300 	strex	r3, r2, [r1]
 80013c6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80013c8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d1e3      	bne.n	8001396 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	2220      	movs	r2, #32
 80013d2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	2200      	movs	r2, #0
 80013da:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80013e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80013e4:	e853 3f00 	ldrex	r3, [r3]
 80013e8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80013ea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80013ec:	f023 0310 	bic.w	r3, r3, #16
 80013f0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	461a      	mov	r2, r3
 80013fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80013fe:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001400:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001402:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8001404:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001406:	e841 2300 	strex	r3, r2, [r1]
 800140a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800140c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800140e:	2b00      	cmp	r3, #0
 8001410:	d1e4      	bne.n	80013dc <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001416:	4618      	mov	r0, r3
 8001418:	f7ff f9fb 	bl	8000812 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	2202      	movs	r2, #2
 8001420:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800142e:	b29b      	uxth	r3, r3
 8001430:	1ad3      	subs	r3, r2, r3
 8001432:	b29b      	uxth	r3, r3
 8001434:	4619      	mov	r1, r3
 8001436:	6878      	ldr	r0, [r7, #4]
 8001438:	f000 f8ce 	bl	80015d8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800143c:	e0b9      	b.n	80015b2 <HAL_UART_IRQHandler+0x5c2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800144a:	b29b      	uxth	r3, r3
 800144c:	1ad3      	subs	r3, r2, r3
 800144e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8001458:	b29b      	uxth	r3, r3
 800145a:	2b00      	cmp	r3, #0
 800145c:	f000 80ab 	beq.w	80015b6 <HAL_UART_IRQHandler+0x5c6>
          && (nb_rx_data > 0U))
 8001460:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8001464:	2b00      	cmp	r3, #0
 8001466:	f000 80a6 	beq.w	80015b6 <HAL_UART_IRQHandler+0x5c6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001470:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001472:	e853 3f00 	ldrex	r3, [r3]
 8001476:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8001478:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800147a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800147e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	461a      	mov	r2, r3
 8001488:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800148c:	647b      	str	r3, [r7, #68]	@ 0x44
 800148e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001490:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8001492:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001494:	e841 2300 	strex	r3, r2, [r1]
 8001498:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800149a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800149c:	2b00      	cmp	r3, #0
 800149e:	d1e4      	bne.n	800146a <HAL_UART_IRQHandler+0x47a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	3308      	adds	r3, #8
 80014a6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80014a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014aa:	e853 3f00 	ldrex	r3, [r3]
 80014ae:	623b      	str	r3, [r7, #32]
   return(result);
 80014b0:	6a3b      	ldr	r3, [r7, #32]
 80014b2:	f023 0301 	bic.w	r3, r3, #1
 80014b6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	3308      	adds	r3, #8
 80014c0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80014c4:	633a      	str	r2, [r7, #48]	@ 0x30
 80014c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80014c8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80014ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80014cc:	e841 2300 	strex	r3, r2, [r1]
 80014d0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80014d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d1e3      	bne.n	80014a0 <HAL_UART_IRQHandler+0x4b0>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	2220      	movs	r2, #32
 80014dc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	2200      	movs	r2, #0
 80014e4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	2200      	movs	r2, #0
 80014ea:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80014f2:	693b      	ldr	r3, [r7, #16]
 80014f4:	e853 3f00 	ldrex	r3, [r3]
 80014f8:	60fb      	str	r3, [r7, #12]
   return(result);
 80014fa:	68fb      	ldr	r3, [r7, #12]
 80014fc:	f023 0310 	bic.w	r3, r3, #16
 8001500:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	461a      	mov	r2, r3
 800150a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800150e:	61fb      	str	r3, [r7, #28]
 8001510:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001512:	69b9      	ldr	r1, [r7, #24]
 8001514:	69fa      	ldr	r2, [r7, #28]
 8001516:	e841 2300 	strex	r3, r2, [r1]
 800151a:	617b      	str	r3, [r7, #20]
   return(result);
 800151c:	697b      	ldr	r3, [r7, #20]
 800151e:	2b00      	cmp	r3, #0
 8001520:	d1e4      	bne.n	80014ec <HAL_UART_IRQHandler+0x4fc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	2202      	movs	r2, #2
 8001526:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8001528:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800152c:	4619      	mov	r1, r3
 800152e:	6878      	ldr	r0, [r7, #4]
 8001530:	f000 f852 	bl	80015d8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8001534:	e03f      	b.n	80015b6 <HAL_UART_IRQHandler+0x5c6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8001536:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800153a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800153e:	2b00      	cmp	r3, #0
 8001540:	d00e      	beq.n	8001560 <HAL_UART_IRQHandler+0x570>
 8001542:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001546:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800154a:	2b00      	cmp	r3, #0
 800154c:	d008      	beq.n	8001560 <HAL_UART_IRQHandler+0x570>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001556:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8001558:	6878      	ldr	r0, [r7, #4]
 800155a:	f001 f895 	bl	8002688 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800155e:	e02d      	b.n	80015bc <HAL_UART_IRQHandler+0x5cc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8001560:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001564:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001568:	2b00      	cmp	r3, #0
 800156a:	d00e      	beq.n	800158a <HAL_UART_IRQHandler+0x59a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800156c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001570:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001574:	2b00      	cmp	r3, #0
 8001576:	d008      	beq.n	800158a <HAL_UART_IRQHandler+0x59a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800157c:	2b00      	cmp	r3, #0
 800157e:	d01c      	beq.n	80015ba <HAL_UART_IRQHandler+0x5ca>
    {
      huart->TxISR(huart);
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001584:	6878      	ldr	r0, [r7, #4]
 8001586:	4798      	blx	r3
    }
    return;
 8001588:	e017      	b.n	80015ba <HAL_UART_IRQHandler+0x5ca>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800158a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800158e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001592:	2b00      	cmp	r3, #0
 8001594:	d012      	beq.n	80015bc <HAL_UART_IRQHandler+0x5cc>
 8001596:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800159a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d00c      	beq.n	80015bc <HAL_UART_IRQHandler+0x5cc>
  {
    UART_EndTransmit_IT(huart);
 80015a2:	6878      	ldr	r0, [r7, #4]
 80015a4:	f000 fe89 	bl	80022ba <UART_EndTransmit_IT>
    return;
 80015a8:	e008      	b.n	80015bc <HAL_UART_IRQHandler+0x5cc>
      return;
 80015aa:	bf00      	nop
 80015ac:	e006      	b.n	80015bc <HAL_UART_IRQHandler+0x5cc>
    return;
 80015ae:	bf00      	nop
 80015b0:	e004      	b.n	80015bc <HAL_UART_IRQHandler+0x5cc>
      return;
 80015b2:	bf00      	nop
 80015b4:	e002      	b.n	80015bc <HAL_UART_IRQHandler+0x5cc>
      return;
 80015b6:	bf00      	nop
 80015b8:	e000      	b.n	80015bc <HAL_UART_IRQHandler+0x5cc>
    return;
 80015ba:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 80015bc:	37e8      	adds	r7, #232	@ 0xe8
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}
 80015c2:	bf00      	nop

080015c4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80015c4:	b480      	push	{r7}
 80015c6:	b083      	sub	sp, #12
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80015cc:	bf00      	nop
 80015ce:	370c      	adds	r7, #12
 80015d0:	46bd      	mov	sp, r7
 80015d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d6:	4770      	bx	lr

080015d8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80015d8:	b480      	push	{r7}
 80015da:	b083      	sub	sp, #12
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
 80015e0:	460b      	mov	r3, r1
 80015e2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80015e4:	bf00      	nop
 80015e6:	370c      	adds	r7, #12
 80015e8:	46bd      	mov	sp, r7
 80015ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ee:	4770      	bx	lr

080015f0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80015f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80015f4:	b08a      	sub	sp, #40	@ 0x28
 80015f6:	af00      	add	r7, sp, #0
 80015f8:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80015fa:	2300      	movs	r3, #0
 80015fc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	689a      	ldr	r2, [r3, #8]
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	691b      	ldr	r3, [r3, #16]
 8001608:	431a      	orrs	r2, r3
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	695b      	ldr	r3, [r3, #20]
 800160e:	431a      	orrs	r2, r3
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	69db      	ldr	r3, [r3, #28]
 8001614:	4313      	orrs	r3, r2
 8001616:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	681a      	ldr	r2, [r3, #0]
 800161e:	4ba4      	ldr	r3, [pc, #656]	@ (80018b0 <UART_SetConfig+0x2c0>)
 8001620:	4013      	ands	r3, r2
 8001622:	68fa      	ldr	r2, [r7, #12]
 8001624:	6812      	ldr	r2, [r2, #0]
 8001626:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001628:	430b      	orrs	r3, r1
 800162a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	685b      	ldr	r3, [r3, #4]
 8001632:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	68da      	ldr	r2, [r3, #12]
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	430a      	orrs	r2, r1
 8001640:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	699b      	ldr	r3, [r3, #24]
 8001646:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	4a99      	ldr	r2, [pc, #612]	@ (80018b4 <UART_SetConfig+0x2c4>)
 800164e:	4293      	cmp	r3, r2
 8001650:	d004      	beq.n	800165c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	6a1b      	ldr	r3, [r3, #32]
 8001656:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001658:	4313      	orrs	r3, r2
 800165a:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	689b      	ldr	r3, [r3, #8]
 8001662:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800166c:	430a      	orrs	r2, r1
 800166e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	4a90      	ldr	r2, [pc, #576]	@ (80018b8 <UART_SetConfig+0x2c8>)
 8001676:	4293      	cmp	r3, r2
 8001678:	d126      	bne.n	80016c8 <UART_SetConfig+0xd8>
 800167a:	4b90      	ldr	r3, [pc, #576]	@ (80018bc <UART_SetConfig+0x2cc>)
 800167c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001680:	f003 0303 	and.w	r3, r3, #3
 8001684:	2b03      	cmp	r3, #3
 8001686:	d81b      	bhi.n	80016c0 <UART_SetConfig+0xd0>
 8001688:	a201      	add	r2, pc, #4	@ (adr r2, 8001690 <UART_SetConfig+0xa0>)
 800168a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800168e:	bf00      	nop
 8001690:	080016a1 	.word	0x080016a1
 8001694:	080016b1 	.word	0x080016b1
 8001698:	080016a9 	.word	0x080016a9
 800169c:	080016b9 	.word	0x080016b9
 80016a0:	2301      	movs	r3, #1
 80016a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80016a6:	e116      	b.n	80018d6 <UART_SetConfig+0x2e6>
 80016a8:	2302      	movs	r3, #2
 80016aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80016ae:	e112      	b.n	80018d6 <UART_SetConfig+0x2e6>
 80016b0:	2304      	movs	r3, #4
 80016b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80016b6:	e10e      	b.n	80018d6 <UART_SetConfig+0x2e6>
 80016b8:	2308      	movs	r3, #8
 80016ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80016be:	e10a      	b.n	80018d6 <UART_SetConfig+0x2e6>
 80016c0:	2310      	movs	r3, #16
 80016c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80016c6:	e106      	b.n	80018d6 <UART_SetConfig+0x2e6>
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	4a7c      	ldr	r2, [pc, #496]	@ (80018c0 <UART_SetConfig+0x2d0>)
 80016ce:	4293      	cmp	r3, r2
 80016d0:	d138      	bne.n	8001744 <UART_SetConfig+0x154>
 80016d2:	4b7a      	ldr	r3, [pc, #488]	@ (80018bc <UART_SetConfig+0x2cc>)
 80016d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80016d8:	f003 030c 	and.w	r3, r3, #12
 80016dc:	2b0c      	cmp	r3, #12
 80016de:	d82d      	bhi.n	800173c <UART_SetConfig+0x14c>
 80016e0:	a201      	add	r2, pc, #4	@ (adr r2, 80016e8 <UART_SetConfig+0xf8>)
 80016e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016e6:	bf00      	nop
 80016e8:	0800171d 	.word	0x0800171d
 80016ec:	0800173d 	.word	0x0800173d
 80016f0:	0800173d 	.word	0x0800173d
 80016f4:	0800173d 	.word	0x0800173d
 80016f8:	0800172d 	.word	0x0800172d
 80016fc:	0800173d 	.word	0x0800173d
 8001700:	0800173d 	.word	0x0800173d
 8001704:	0800173d 	.word	0x0800173d
 8001708:	08001725 	.word	0x08001725
 800170c:	0800173d 	.word	0x0800173d
 8001710:	0800173d 	.word	0x0800173d
 8001714:	0800173d 	.word	0x0800173d
 8001718:	08001735 	.word	0x08001735
 800171c:	2300      	movs	r3, #0
 800171e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001722:	e0d8      	b.n	80018d6 <UART_SetConfig+0x2e6>
 8001724:	2302      	movs	r3, #2
 8001726:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800172a:	e0d4      	b.n	80018d6 <UART_SetConfig+0x2e6>
 800172c:	2304      	movs	r3, #4
 800172e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001732:	e0d0      	b.n	80018d6 <UART_SetConfig+0x2e6>
 8001734:	2308      	movs	r3, #8
 8001736:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800173a:	e0cc      	b.n	80018d6 <UART_SetConfig+0x2e6>
 800173c:	2310      	movs	r3, #16
 800173e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001742:	e0c8      	b.n	80018d6 <UART_SetConfig+0x2e6>
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	4a5e      	ldr	r2, [pc, #376]	@ (80018c4 <UART_SetConfig+0x2d4>)
 800174a:	4293      	cmp	r3, r2
 800174c:	d125      	bne.n	800179a <UART_SetConfig+0x1aa>
 800174e:	4b5b      	ldr	r3, [pc, #364]	@ (80018bc <UART_SetConfig+0x2cc>)
 8001750:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001754:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8001758:	2b30      	cmp	r3, #48	@ 0x30
 800175a:	d016      	beq.n	800178a <UART_SetConfig+0x19a>
 800175c:	2b30      	cmp	r3, #48	@ 0x30
 800175e:	d818      	bhi.n	8001792 <UART_SetConfig+0x1a2>
 8001760:	2b20      	cmp	r3, #32
 8001762:	d00a      	beq.n	800177a <UART_SetConfig+0x18a>
 8001764:	2b20      	cmp	r3, #32
 8001766:	d814      	bhi.n	8001792 <UART_SetConfig+0x1a2>
 8001768:	2b00      	cmp	r3, #0
 800176a:	d002      	beq.n	8001772 <UART_SetConfig+0x182>
 800176c:	2b10      	cmp	r3, #16
 800176e:	d008      	beq.n	8001782 <UART_SetConfig+0x192>
 8001770:	e00f      	b.n	8001792 <UART_SetConfig+0x1a2>
 8001772:	2300      	movs	r3, #0
 8001774:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001778:	e0ad      	b.n	80018d6 <UART_SetConfig+0x2e6>
 800177a:	2302      	movs	r3, #2
 800177c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001780:	e0a9      	b.n	80018d6 <UART_SetConfig+0x2e6>
 8001782:	2304      	movs	r3, #4
 8001784:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001788:	e0a5      	b.n	80018d6 <UART_SetConfig+0x2e6>
 800178a:	2308      	movs	r3, #8
 800178c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001790:	e0a1      	b.n	80018d6 <UART_SetConfig+0x2e6>
 8001792:	2310      	movs	r3, #16
 8001794:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001798:	e09d      	b.n	80018d6 <UART_SetConfig+0x2e6>
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	4a4a      	ldr	r2, [pc, #296]	@ (80018c8 <UART_SetConfig+0x2d8>)
 80017a0:	4293      	cmp	r3, r2
 80017a2:	d125      	bne.n	80017f0 <UART_SetConfig+0x200>
 80017a4:	4b45      	ldr	r3, [pc, #276]	@ (80018bc <UART_SetConfig+0x2cc>)
 80017a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80017aa:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80017ae:	2bc0      	cmp	r3, #192	@ 0xc0
 80017b0:	d016      	beq.n	80017e0 <UART_SetConfig+0x1f0>
 80017b2:	2bc0      	cmp	r3, #192	@ 0xc0
 80017b4:	d818      	bhi.n	80017e8 <UART_SetConfig+0x1f8>
 80017b6:	2b80      	cmp	r3, #128	@ 0x80
 80017b8:	d00a      	beq.n	80017d0 <UART_SetConfig+0x1e0>
 80017ba:	2b80      	cmp	r3, #128	@ 0x80
 80017bc:	d814      	bhi.n	80017e8 <UART_SetConfig+0x1f8>
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d002      	beq.n	80017c8 <UART_SetConfig+0x1d8>
 80017c2:	2b40      	cmp	r3, #64	@ 0x40
 80017c4:	d008      	beq.n	80017d8 <UART_SetConfig+0x1e8>
 80017c6:	e00f      	b.n	80017e8 <UART_SetConfig+0x1f8>
 80017c8:	2300      	movs	r3, #0
 80017ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80017ce:	e082      	b.n	80018d6 <UART_SetConfig+0x2e6>
 80017d0:	2302      	movs	r3, #2
 80017d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80017d6:	e07e      	b.n	80018d6 <UART_SetConfig+0x2e6>
 80017d8:	2304      	movs	r3, #4
 80017da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80017de:	e07a      	b.n	80018d6 <UART_SetConfig+0x2e6>
 80017e0:	2308      	movs	r3, #8
 80017e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80017e6:	e076      	b.n	80018d6 <UART_SetConfig+0x2e6>
 80017e8:	2310      	movs	r3, #16
 80017ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80017ee:	e072      	b.n	80018d6 <UART_SetConfig+0x2e6>
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	4a35      	ldr	r2, [pc, #212]	@ (80018cc <UART_SetConfig+0x2dc>)
 80017f6:	4293      	cmp	r3, r2
 80017f8:	d12a      	bne.n	8001850 <UART_SetConfig+0x260>
 80017fa:	4b30      	ldr	r3, [pc, #192]	@ (80018bc <UART_SetConfig+0x2cc>)
 80017fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001800:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001804:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8001808:	d01a      	beq.n	8001840 <UART_SetConfig+0x250>
 800180a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800180e:	d81b      	bhi.n	8001848 <UART_SetConfig+0x258>
 8001810:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001814:	d00c      	beq.n	8001830 <UART_SetConfig+0x240>
 8001816:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800181a:	d815      	bhi.n	8001848 <UART_SetConfig+0x258>
 800181c:	2b00      	cmp	r3, #0
 800181e:	d003      	beq.n	8001828 <UART_SetConfig+0x238>
 8001820:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001824:	d008      	beq.n	8001838 <UART_SetConfig+0x248>
 8001826:	e00f      	b.n	8001848 <UART_SetConfig+0x258>
 8001828:	2300      	movs	r3, #0
 800182a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800182e:	e052      	b.n	80018d6 <UART_SetConfig+0x2e6>
 8001830:	2302      	movs	r3, #2
 8001832:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001836:	e04e      	b.n	80018d6 <UART_SetConfig+0x2e6>
 8001838:	2304      	movs	r3, #4
 800183a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800183e:	e04a      	b.n	80018d6 <UART_SetConfig+0x2e6>
 8001840:	2308      	movs	r3, #8
 8001842:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001846:	e046      	b.n	80018d6 <UART_SetConfig+0x2e6>
 8001848:	2310      	movs	r3, #16
 800184a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800184e:	e042      	b.n	80018d6 <UART_SetConfig+0x2e6>
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	4a17      	ldr	r2, [pc, #92]	@ (80018b4 <UART_SetConfig+0x2c4>)
 8001856:	4293      	cmp	r3, r2
 8001858:	d13a      	bne.n	80018d0 <UART_SetConfig+0x2e0>
 800185a:	4b18      	ldr	r3, [pc, #96]	@ (80018bc <UART_SetConfig+0x2cc>)
 800185c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001860:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001864:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8001868:	d01a      	beq.n	80018a0 <UART_SetConfig+0x2b0>
 800186a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800186e:	d81b      	bhi.n	80018a8 <UART_SetConfig+0x2b8>
 8001870:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001874:	d00c      	beq.n	8001890 <UART_SetConfig+0x2a0>
 8001876:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800187a:	d815      	bhi.n	80018a8 <UART_SetConfig+0x2b8>
 800187c:	2b00      	cmp	r3, #0
 800187e:	d003      	beq.n	8001888 <UART_SetConfig+0x298>
 8001880:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001884:	d008      	beq.n	8001898 <UART_SetConfig+0x2a8>
 8001886:	e00f      	b.n	80018a8 <UART_SetConfig+0x2b8>
 8001888:	2300      	movs	r3, #0
 800188a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800188e:	e022      	b.n	80018d6 <UART_SetConfig+0x2e6>
 8001890:	2302      	movs	r3, #2
 8001892:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001896:	e01e      	b.n	80018d6 <UART_SetConfig+0x2e6>
 8001898:	2304      	movs	r3, #4
 800189a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800189e:	e01a      	b.n	80018d6 <UART_SetConfig+0x2e6>
 80018a0:	2308      	movs	r3, #8
 80018a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80018a6:	e016      	b.n	80018d6 <UART_SetConfig+0x2e6>
 80018a8:	2310      	movs	r3, #16
 80018aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80018ae:	e012      	b.n	80018d6 <UART_SetConfig+0x2e6>
 80018b0:	efff69f3 	.word	0xefff69f3
 80018b4:	40008000 	.word	0x40008000
 80018b8:	40013800 	.word	0x40013800
 80018bc:	40021000 	.word	0x40021000
 80018c0:	40004400 	.word	0x40004400
 80018c4:	40004800 	.word	0x40004800
 80018c8:	40004c00 	.word	0x40004c00
 80018cc:	40005000 	.word	0x40005000
 80018d0:	2310      	movs	r3, #16
 80018d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	4a9f      	ldr	r2, [pc, #636]	@ (8001b58 <UART_SetConfig+0x568>)
 80018dc:	4293      	cmp	r3, r2
 80018de:	d17a      	bne.n	80019d6 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80018e0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80018e4:	2b08      	cmp	r3, #8
 80018e6:	d824      	bhi.n	8001932 <UART_SetConfig+0x342>
 80018e8:	a201      	add	r2, pc, #4	@ (adr r2, 80018f0 <UART_SetConfig+0x300>)
 80018ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018ee:	bf00      	nop
 80018f0:	08001915 	.word	0x08001915
 80018f4:	08001933 	.word	0x08001933
 80018f8:	0800191d 	.word	0x0800191d
 80018fc:	08001933 	.word	0x08001933
 8001900:	08001923 	.word	0x08001923
 8001904:	08001933 	.word	0x08001933
 8001908:	08001933 	.word	0x08001933
 800190c:	08001933 	.word	0x08001933
 8001910:	0800192b 	.word	0x0800192b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8001914:	f7ff fa3e 	bl	8000d94 <HAL_RCC_GetPCLK1Freq>
 8001918:	61f8      	str	r0, [r7, #28]
        break;
 800191a:	e010      	b.n	800193e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800191c:	4b8f      	ldr	r3, [pc, #572]	@ (8001b5c <UART_SetConfig+0x56c>)
 800191e:	61fb      	str	r3, [r7, #28]
        break;
 8001920:	e00d      	b.n	800193e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8001922:	f7ff f99f 	bl	8000c64 <HAL_RCC_GetSysClockFreq>
 8001926:	61f8      	str	r0, [r7, #28]
        break;
 8001928:	e009      	b.n	800193e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800192a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800192e:	61fb      	str	r3, [r7, #28]
        break;
 8001930:	e005      	b.n	800193e <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8001932:	2300      	movs	r3, #0
 8001934:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8001936:	2301      	movs	r3, #1
 8001938:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800193c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800193e:	69fb      	ldr	r3, [r7, #28]
 8001940:	2b00      	cmp	r3, #0
 8001942:	f000 80fb 	beq.w	8001b3c <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	685a      	ldr	r2, [r3, #4]
 800194a:	4613      	mov	r3, r2
 800194c:	005b      	lsls	r3, r3, #1
 800194e:	4413      	add	r3, r2
 8001950:	69fa      	ldr	r2, [r7, #28]
 8001952:	429a      	cmp	r2, r3
 8001954:	d305      	bcc.n	8001962 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	685b      	ldr	r3, [r3, #4]
 800195a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800195c:	69fa      	ldr	r2, [r7, #28]
 800195e:	429a      	cmp	r2, r3
 8001960:	d903      	bls.n	800196a <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8001962:	2301      	movs	r3, #1
 8001964:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8001968:	e0e8      	b.n	8001b3c <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800196a:	69fb      	ldr	r3, [r7, #28]
 800196c:	2200      	movs	r2, #0
 800196e:	461c      	mov	r4, r3
 8001970:	4615      	mov	r5, r2
 8001972:	f04f 0200 	mov.w	r2, #0
 8001976:	f04f 0300 	mov.w	r3, #0
 800197a:	022b      	lsls	r3, r5, #8
 800197c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8001980:	0222      	lsls	r2, r4, #8
 8001982:	68f9      	ldr	r1, [r7, #12]
 8001984:	6849      	ldr	r1, [r1, #4]
 8001986:	0849      	lsrs	r1, r1, #1
 8001988:	2000      	movs	r0, #0
 800198a:	4688      	mov	r8, r1
 800198c:	4681      	mov	r9, r0
 800198e:	eb12 0a08 	adds.w	sl, r2, r8
 8001992:	eb43 0b09 	adc.w	fp, r3, r9
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	685b      	ldr	r3, [r3, #4]
 800199a:	2200      	movs	r2, #0
 800199c:	603b      	str	r3, [r7, #0]
 800199e:	607a      	str	r2, [r7, #4]
 80019a0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80019a4:	4650      	mov	r0, sl
 80019a6:	4659      	mov	r1, fp
 80019a8:	f7fe fc10 	bl	80001cc <__aeabi_uldivmod>
 80019ac:	4602      	mov	r2, r0
 80019ae:	460b      	mov	r3, r1
 80019b0:	4613      	mov	r3, r2
 80019b2:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80019b4:	69bb      	ldr	r3, [r7, #24]
 80019b6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80019ba:	d308      	bcc.n	80019ce <UART_SetConfig+0x3de>
 80019bc:	69bb      	ldr	r3, [r7, #24]
 80019be:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80019c2:	d204      	bcs.n	80019ce <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	69ba      	ldr	r2, [r7, #24]
 80019ca:	60da      	str	r2, [r3, #12]
 80019cc:	e0b6      	b.n	8001b3c <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80019ce:	2301      	movs	r3, #1
 80019d0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80019d4:	e0b2      	b.n	8001b3c <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	69db      	ldr	r3, [r3, #28]
 80019da:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80019de:	d15e      	bne.n	8001a9e <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80019e0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80019e4:	2b08      	cmp	r3, #8
 80019e6:	d828      	bhi.n	8001a3a <UART_SetConfig+0x44a>
 80019e8:	a201      	add	r2, pc, #4	@ (adr r2, 80019f0 <UART_SetConfig+0x400>)
 80019ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019ee:	bf00      	nop
 80019f0:	08001a15 	.word	0x08001a15
 80019f4:	08001a1d 	.word	0x08001a1d
 80019f8:	08001a25 	.word	0x08001a25
 80019fc:	08001a3b 	.word	0x08001a3b
 8001a00:	08001a2b 	.word	0x08001a2b
 8001a04:	08001a3b 	.word	0x08001a3b
 8001a08:	08001a3b 	.word	0x08001a3b
 8001a0c:	08001a3b 	.word	0x08001a3b
 8001a10:	08001a33 	.word	0x08001a33
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8001a14:	f7ff f9be 	bl	8000d94 <HAL_RCC_GetPCLK1Freq>
 8001a18:	61f8      	str	r0, [r7, #28]
        break;
 8001a1a:	e014      	b.n	8001a46 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8001a1c:	f7ff f9d0 	bl	8000dc0 <HAL_RCC_GetPCLK2Freq>
 8001a20:	61f8      	str	r0, [r7, #28]
        break;
 8001a22:	e010      	b.n	8001a46 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8001a24:	4b4d      	ldr	r3, [pc, #308]	@ (8001b5c <UART_SetConfig+0x56c>)
 8001a26:	61fb      	str	r3, [r7, #28]
        break;
 8001a28:	e00d      	b.n	8001a46 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8001a2a:	f7ff f91b 	bl	8000c64 <HAL_RCC_GetSysClockFreq>
 8001a2e:	61f8      	str	r0, [r7, #28]
        break;
 8001a30:	e009      	b.n	8001a46 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8001a32:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001a36:	61fb      	str	r3, [r7, #28]
        break;
 8001a38:	e005      	b.n	8001a46 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8001a3e:	2301      	movs	r3, #1
 8001a40:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8001a44:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8001a46:	69fb      	ldr	r3, [r7, #28]
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d077      	beq.n	8001b3c <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8001a4c:	69fb      	ldr	r3, [r7, #28]
 8001a4e:	005a      	lsls	r2, r3, #1
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	685b      	ldr	r3, [r3, #4]
 8001a54:	085b      	lsrs	r3, r3, #1
 8001a56:	441a      	add	r2, r3
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	685b      	ldr	r3, [r3, #4]
 8001a5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a60:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001a62:	69bb      	ldr	r3, [r7, #24]
 8001a64:	2b0f      	cmp	r3, #15
 8001a66:	d916      	bls.n	8001a96 <UART_SetConfig+0x4a6>
 8001a68:	69bb      	ldr	r3, [r7, #24]
 8001a6a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001a6e:	d212      	bcs.n	8001a96 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8001a70:	69bb      	ldr	r3, [r7, #24]
 8001a72:	b29b      	uxth	r3, r3
 8001a74:	f023 030f 	bic.w	r3, r3, #15
 8001a78:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001a7a:	69bb      	ldr	r3, [r7, #24]
 8001a7c:	085b      	lsrs	r3, r3, #1
 8001a7e:	b29b      	uxth	r3, r3
 8001a80:	f003 0307 	and.w	r3, r3, #7
 8001a84:	b29a      	uxth	r2, r3
 8001a86:	8afb      	ldrh	r3, [r7, #22]
 8001a88:	4313      	orrs	r3, r2
 8001a8a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	8afa      	ldrh	r2, [r7, #22]
 8001a92:	60da      	str	r2, [r3, #12]
 8001a94:	e052      	b.n	8001b3c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8001a96:	2301      	movs	r3, #1
 8001a98:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8001a9c:	e04e      	b.n	8001b3c <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8001a9e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001aa2:	2b08      	cmp	r3, #8
 8001aa4:	d827      	bhi.n	8001af6 <UART_SetConfig+0x506>
 8001aa6:	a201      	add	r2, pc, #4	@ (adr r2, 8001aac <UART_SetConfig+0x4bc>)
 8001aa8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001aac:	08001ad1 	.word	0x08001ad1
 8001ab0:	08001ad9 	.word	0x08001ad9
 8001ab4:	08001ae1 	.word	0x08001ae1
 8001ab8:	08001af7 	.word	0x08001af7
 8001abc:	08001ae7 	.word	0x08001ae7
 8001ac0:	08001af7 	.word	0x08001af7
 8001ac4:	08001af7 	.word	0x08001af7
 8001ac8:	08001af7 	.word	0x08001af7
 8001acc:	08001aef 	.word	0x08001aef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8001ad0:	f7ff f960 	bl	8000d94 <HAL_RCC_GetPCLK1Freq>
 8001ad4:	61f8      	str	r0, [r7, #28]
        break;
 8001ad6:	e014      	b.n	8001b02 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8001ad8:	f7ff f972 	bl	8000dc0 <HAL_RCC_GetPCLK2Freq>
 8001adc:	61f8      	str	r0, [r7, #28]
        break;
 8001ade:	e010      	b.n	8001b02 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8001ae0:	4b1e      	ldr	r3, [pc, #120]	@ (8001b5c <UART_SetConfig+0x56c>)
 8001ae2:	61fb      	str	r3, [r7, #28]
        break;
 8001ae4:	e00d      	b.n	8001b02 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8001ae6:	f7ff f8bd 	bl	8000c64 <HAL_RCC_GetSysClockFreq>
 8001aea:	61f8      	str	r0, [r7, #28]
        break;
 8001aec:	e009      	b.n	8001b02 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8001aee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001af2:	61fb      	str	r3, [r7, #28]
        break;
 8001af4:	e005      	b.n	8001b02 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8001af6:	2300      	movs	r3, #0
 8001af8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8001afa:	2301      	movs	r3, #1
 8001afc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8001b00:	bf00      	nop
    }

    if (pclk != 0U)
 8001b02:	69fb      	ldr	r3, [r7, #28]
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d019      	beq.n	8001b3c <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	685b      	ldr	r3, [r3, #4]
 8001b0c:	085a      	lsrs	r2, r3, #1
 8001b0e:	69fb      	ldr	r3, [r7, #28]
 8001b10:	441a      	add	r2, r3
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	685b      	ldr	r3, [r3, #4]
 8001b16:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b1a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001b1c:	69bb      	ldr	r3, [r7, #24]
 8001b1e:	2b0f      	cmp	r3, #15
 8001b20:	d909      	bls.n	8001b36 <UART_SetConfig+0x546>
 8001b22:	69bb      	ldr	r3, [r7, #24]
 8001b24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b28:	d205      	bcs.n	8001b36 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8001b2a:	69bb      	ldr	r3, [r7, #24]
 8001b2c:	b29a      	uxth	r2, r3
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	60da      	str	r2, [r3, #12]
 8001b34:	e002      	b.n	8001b3c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8001b36:	2301      	movs	r3, #1
 8001b38:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	2200      	movs	r2, #0
 8001b40:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	2200      	movs	r2, #0
 8001b46:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8001b48:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	3728      	adds	r7, #40	@ 0x28
 8001b50:	46bd      	mov	sp, r7
 8001b52:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001b56:	bf00      	nop
 8001b58:	40008000 	.word	0x40008000
 8001b5c:	00f42400 	.word	0x00f42400

08001b60 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8001b60:	b480      	push	{r7}
 8001b62:	b083      	sub	sp, #12
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b6c:	f003 0308 	and.w	r3, r3, #8
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d00a      	beq.n	8001b8a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	685b      	ldr	r3, [r3, #4]
 8001b7a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	430a      	orrs	r2, r1
 8001b88:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b8e:	f003 0301 	and.w	r3, r3, #1
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d00a      	beq.n	8001bac <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	685b      	ldr	r3, [r3, #4]
 8001b9c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	430a      	orrs	r2, r1
 8001baa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bb0:	f003 0302 	and.w	r3, r3, #2
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d00a      	beq.n	8001bce <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	685b      	ldr	r3, [r3, #4]
 8001bbe:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	430a      	orrs	r2, r1
 8001bcc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bd2:	f003 0304 	and.w	r3, r3, #4
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d00a      	beq.n	8001bf0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	685b      	ldr	r3, [r3, #4]
 8001be0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	430a      	orrs	r2, r1
 8001bee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bf4:	f003 0310 	and.w	r3, r3, #16
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d00a      	beq.n	8001c12 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	689b      	ldr	r3, [r3, #8]
 8001c02:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	430a      	orrs	r2, r1
 8001c10:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c16:	f003 0320 	and.w	r3, r3, #32
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d00a      	beq.n	8001c34 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	689b      	ldr	r3, [r3, #8]
 8001c24:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	430a      	orrs	r2, r1
 8001c32:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d01a      	beq.n	8001c76 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	685b      	ldr	r3, [r3, #4]
 8001c46:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	430a      	orrs	r2, r1
 8001c54:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c5a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001c5e:	d10a      	bne.n	8001c76 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	685b      	ldr	r3, [r3, #4]
 8001c66:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	430a      	orrs	r2, r1
 8001c74:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d00a      	beq.n	8001c98 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	685b      	ldr	r3, [r3, #4]
 8001c88:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	430a      	orrs	r2, r1
 8001c96:	605a      	str	r2, [r3, #4]
  }
}
 8001c98:	bf00      	nop
 8001c9a:	370c      	adds	r7, #12
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca2:	4770      	bx	lr

08001ca4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b098      	sub	sp, #96	@ 0x60
 8001ca8:	af02      	add	r7, sp, #8
 8001caa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	2200      	movs	r2, #0
 8001cb0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8001cb4:	f7fe fc90 	bl	80005d8 <HAL_GetTick>
 8001cb8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f003 0308 	and.w	r3, r3, #8
 8001cc4:	2b08      	cmp	r3, #8
 8001cc6:	d12e      	bne.n	8001d26 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001cc8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8001ccc:	9300      	str	r3, [sp, #0]
 8001cce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8001cd6:	6878      	ldr	r0, [r7, #4]
 8001cd8:	f000 f88c 	bl	8001df4 <UART_WaitOnFlagUntilTimeout>
 8001cdc:	4603      	mov	r3, r0
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d021      	beq.n	8001d26 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001ce8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001cea:	e853 3f00 	ldrex	r3, [r3]
 8001cee:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8001cf0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001cf2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001cf6:	653b      	str	r3, [r7, #80]	@ 0x50
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	461a      	mov	r2, r3
 8001cfe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001d00:	647b      	str	r3, [r7, #68]	@ 0x44
 8001d02:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001d04:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8001d06:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001d08:	e841 2300 	strex	r3, r2, [r1]
 8001d0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8001d0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d1e6      	bne.n	8001ce2 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	2220      	movs	r2, #32
 8001d18:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8001d22:	2303      	movs	r3, #3
 8001d24:	e062      	b.n	8001dec <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	f003 0304 	and.w	r3, r3, #4
 8001d30:	2b04      	cmp	r3, #4
 8001d32:	d149      	bne.n	8001dc8 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001d34:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8001d38:	9300      	str	r3, [sp, #0]
 8001d3a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8001d42:	6878      	ldr	r0, [r7, #4]
 8001d44:	f000 f856 	bl	8001df4 <UART_WaitOnFlagUntilTimeout>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d03c      	beq.n	8001dc8 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001d54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d56:	e853 3f00 	ldrex	r3, [r3]
 8001d5a:	623b      	str	r3, [r7, #32]
   return(result);
 8001d5c:	6a3b      	ldr	r3, [r7, #32]
 8001d5e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8001d62:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	461a      	mov	r2, r3
 8001d6a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001d6c:	633b      	str	r3, [r7, #48]	@ 0x30
 8001d6e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001d70:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001d72:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001d74:	e841 2300 	strex	r3, r2, [r1]
 8001d78:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8001d7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d1e6      	bne.n	8001d4e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	3308      	adds	r3, #8
 8001d86:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001d88:	693b      	ldr	r3, [r7, #16]
 8001d8a:	e853 3f00 	ldrex	r3, [r3]
 8001d8e:	60fb      	str	r3, [r7, #12]
   return(result);
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	f023 0301 	bic.w	r3, r3, #1
 8001d96:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	3308      	adds	r3, #8
 8001d9e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001da0:	61fa      	str	r2, [r7, #28]
 8001da2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001da4:	69b9      	ldr	r1, [r7, #24]
 8001da6:	69fa      	ldr	r2, [r7, #28]
 8001da8:	e841 2300 	strex	r3, r2, [r1]
 8001dac:	617b      	str	r3, [r7, #20]
   return(result);
 8001dae:	697b      	ldr	r3, [r7, #20]
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d1e5      	bne.n	8001d80 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	2220      	movs	r2, #32
 8001db8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8001dc4:	2303      	movs	r3, #3
 8001dc6:	e011      	b.n	8001dec <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	2220      	movs	r2, #32
 8001dcc:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	2220      	movs	r2, #32
 8001dd2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	2200      	movs	r2, #0
 8001dda:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	2200      	movs	r2, #0
 8001de0:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	2200      	movs	r2, #0
 8001de6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8001dea:	2300      	movs	r3, #0
}
 8001dec:	4618      	mov	r0, r3
 8001dee:	3758      	adds	r7, #88	@ 0x58
 8001df0:	46bd      	mov	sp, r7
 8001df2:	bd80      	pop	{r7, pc}

08001df4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b084      	sub	sp, #16
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	60f8      	str	r0, [r7, #12]
 8001dfc:	60b9      	str	r1, [r7, #8]
 8001dfe:	603b      	str	r3, [r7, #0]
 8001e00:	4613      	mov	r3, r2
 8001e02:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001e04:	e049      	b.n	8001e9a <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001e06:	69bb      	ldr	r3, [r7, #24]
 8001e08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e0c:	d045      	beq.n	8001e9a <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001e0e:	f7fe fbe3 	bl	80005d8 <HAL_GetTick>
 8001e12:	4602      	mov	r2, r0
 8001e14:	683b      	ldr	r3, [r7, #0]
 8001e16:	1ad3      	subs	r3, r2, r3
 8001e18:	69ba      	ldr	r2, [r7, #24]
 8001e1a:	429a      	cmp	r2, r3
 8001e1c:	d302      	bcc.n	8001e24 <UART_WaitOnFlagUntilTimeout+0x30>
 8001e1e:	69bb      	ldr	r3, [r7, #24]
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d101      	bne.n	8001e28 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8001e24:	2303      	movs	r3, #3
 8001e26:	e048      	b.n	8001eba <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f003 0304 	and.w	r3, r3, #4
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d031      	beq.n	8001e9a <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	69db      	ldr	r3, [r3, #28]
 8001e3c:	f003 0308 	and.w	r3, r3, #8
 8001e40:	2b08      	cmp	r3, #8
 8001e42:	d110      	bne.n	8001e66 <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	2208      	movs	r2, #8
 8001e4a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8001e4c:	68f8      	ldr	r0, [r7, #12]
 8001e4e:	f000 f8ff 	bl	8002050 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	2208      	movs	r2, #8
 8001e56:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8001e62:	2301      	movs	r3, #1
 8001e64:	e029      	b.n	8001eba <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	69db      	ldr	r3, [r3, #28]
 8001e6c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001e70:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001e74:	d111      	bne.n	8001e9a <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001e7e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8001e80:	68f8      	ldr	r0, [r7, #12]
 8001e82:	f000 f8e5 	bl	8002050 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	2220      	movs	r2, #32
 8001e8a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	2200      	movs	r2, #0
 8001e92:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8001e96:	2303      	movs	r3, #3
 8001e98:	e00f      	b.n	8001eba <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	69da      	ldr	r2, [r3, #28]
 8001ea0:	68bb      	ldr	r3, [r7, #8]
 8001ea2:	4013      	ands	r3, r2
 8001ea4:	68ba      	ldr	r2, [r7, #8]
 8001ea6:	429a      	cmp	r2, r3
 8001ea8:	bf0c      	ite	eq
 8001eaa:	2301      	moveq	r3, #1
 8001eac:	2300      	movne	r3, #0
 8001eae:	b2db      	uxtb	r3, r3
 8001eb0:	461a      	mov	r2, r3
 8001eb2:	79fb      	ldrb	r3, [r7, #7]
 8001eb4:	429a      	cmp	r2, r3
 8001eb6:	d0a6      	beq.n	8001e06 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001eb8:	2300      	movs	r3, #0
}
 8001eba:	4618      	mov	r0, r3
 8001ebc:	3710      	adds	r7, #16
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bd80      	pop	{r7, pc}
	...

08001ec4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	b097      	sub	sp, #92	@ 0x5c
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	60f8      	str	r0, [r7, #12]
 8001ecc:	60b9      	str	r1, [r7, #8]
 8001ece:	4613      	mov	r3, r2
 8001ed0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	68ba      	ldr	r2, [r7, #8]
 8001ed6:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	88fa      	ldrh	r2, [r7, #6]
 8001edc:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	88fa      	ldrh	r2, [r7, #6]
 8001ee4:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	2200      	movs	r2, #0
 8001eec:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	689b      	ldr	r3, [r3, #8]
 8001ef2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001ef6:	d10e      	bne.n	8001f16 <UART_Start_Receive_IT+0x52>
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	691b      	ldr	r3, [r3, #16]
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d105      	bne.n	8001f0c <UART_Start_Receive_IT+0x48>
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8001f06:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8001f0a:	e02d      	b.n	8001f68 <UART_Start_Receive_IT+0xa4>
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	22ff      	movs	r2, #255	@ 0xff
 8001f10:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8001f14:	e028      	b.n	8001f68 <UART_Start_Receive_IT+0xa4>
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	689b      	ldr	r3, [r3, #8]
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d10d      	bne.n	8001f3a <UART_Start_Receive_IT+0x76>
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	691b      	ldr	r3, [r3, #16]
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d104      	bne.n	8001f30 <UART_Start_Receive_IT+0x6c>
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	22ff      	movs	r2, #255	@ 0xff
 8001f2a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8001f2e:	e01b      	b.n	8001f68 <UART_Start_Receive_IT+0xa4>
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	227f      	movs	r2, #127	@ 0x7f
 8001f34:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8001f38:	e016      	b.n	8001f68 <UART_Start_Receive_IT+0xa4>
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	689b      	ldr	r3, [r3, #8]
 8001f3e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001f42:	d10d      	bne.n	8001f60 <UART_Start_Receive_IT+0x9c>
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	691b      	ldr	r3, [r3, #16]
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d104      	bne.n	8001f56 <UART_Start_Receive_IT+0x92>
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	227f      	movs	r2, #127	@ 0x7f
 8001f50:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8001f54:	e008      	b.n	8001f68 <UART_Start_Receive_IT+0xa4>
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	223f      	movs	r2, #63	@ 0x3f
 8001f5a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8001f5e:	e003      	b.n	8001f68 <UART_Start_Receive_IT+0xa4>
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	2200      	movs	r2, #0
 8001f64:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	2222      	movs	r2, #34	@ 0x22
 8001f74:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	3308      	adds	r3, #8
 8001f7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001f80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001f82:	e853 3f00 	ldrex	r3, [r3]
 8001f86:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8001f88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001f8a:	f043 0301 	orr.w	r3, r3, #1
 8001f8e:	657b      	str	r3, [r7, #84]	@ 0x54
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	3308      	adds	r3, #8
 8001f96:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8001f98:	64ba      	str	r2, [r7, #72]	@ 0x48
 8001f9a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001f9c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8001f9e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001fa0:	e841 2300 	strex	r3, r2, [r1]
 8001fa4:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8001fa6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d1e5      	bne.n	8001f78 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	689b      	ldr	r3, [r3, #8]
 8001fb0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001fb4:	d107      	bne.n	8001fc6 <UART_Start_Receive_IT+0x102>
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	691b      	ldr	r3, [r3, #16]
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d103      	bne.n	8001fc6 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	4a21      	ldr	r2, [pc, #132]	@ (8002048 <UART_Start_Receive_IT+0x184>)
 8001fc2:	669a      	str	r2, [r3, #104]	@ 0x68
 8001fc4:	e002      	b.n	8001fcc <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	4a20      	ldr	r2, [pc, #128]	@ (800204c <UART_Start_Receive_IT+0x188>)
 8001fca:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	691b      	ldr	r3, [r3, #16]
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d019      	beq.n	8002008 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001fda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001fdc:	e853 3f00 	ldrex	r3, [r3]
 8001fe0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8001fe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fe4:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8001fe8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	461a      	mov	r2, r3
 8001ff0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001ff2:	637b      	str	r3, [r7, #52]	@ 0x34
 8001ff4:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001ff6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001ff8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001ffa:	e841 2300 	strex	r3, r2, [r1]
 8001ffe:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8002000:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002002:	2b00      	cmp	r3, #0
 8002004:	d1e6      	bne.n	8001fd4 <UART_Start_Receive_IT+0x110>
 8002006:	e018      	b.n	800203a <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800200e:	697b      	ldr	r3, [r7, #20]
 8002010:	e853 3f00 	ldrex	r3, [r3]
 8002014:	613b      	str	r3, [r7, #16]
   return(result);
 8002016:	693b      	ldr	r3, [r7, #16]
 8002018:	f043 0320 	orr.w	r3, r3, #32
 800201c:	653b      	str	r3, [r7, #80]	@ 0x50
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	461a      	mov	r2, r3
 8002024:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002026:	623b      	str	r3, [r7, #32]
 8002028:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800202a:	69f9      	ldr	r1, [r7, #28]
 800202c:	6a3a      	ldr	r2, [r7, #32]
 800202e:	e841 2300 	strex	r3, r2, [r1]
 8002032:	61bb      	str	r3, [r7, #24]
   return(result);
 8002034:	69bb      	ldr	r3, [r7, #24]
 8002036:	2b00      	cmp	r3, #0
 8002038:	d1e6      	bne.n	8002008 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 800203a:	2300      	movs	r3, #0
}
 800203c:	4618      	mov	r0, r3
 800203e:	375c      	adds	r7, #92	@ 0x5c
 8002040:	46bd      	mov	sp, r7
 8002042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002046:	4770      	bx	lr
 8002048:	080024cd 	.word	0x080024cd
 800204c:	08002311 	.word	0x08002311

08002050 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002050:	b480      	push	{r7}
 8002052:	b095      	sub	sp, #84	@ 0x54
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800205e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002060:	e853 3f00 	ldrex	r3, [r3]
 8002064:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002066:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002068:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800206c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	461a      	mov	r2, r3
 8002074:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002076:	643b      	str	r3, [r7, #64]	@ 0x40
 8002078:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800207a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800207c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800207e:	e841 2300 	strex	r3, r2, [r1]
 8002082:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002084:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002086:	2b00      	cmp	r3, #0
 8002088:	d1e6      	bne.n	8002058 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	3308      	adds	r3, #8
 8002090:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002092:	6a3b      	ldr	r3, [r7, #32]
 8002094:	e853 3f00 	ldrex	r3, [r3]
 8002098:	61fb      	str	r3, [r7, #28]
   return(result);
 800209a:	69fb      	ldr	r3, [r7, #28]
 800209c:	f023 0301 	bic.w	r3, r3, #1
 80020a0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	3308      	adds	r3, #8
 80020a8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80020aa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80020ac:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80020ae:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80020b0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80020b2:	e841 2300 	strex	r3, r2, [r1]
 80020b6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80020b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d1e5      	bne.n	800208a <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020c2:	2b01      	cmp	r3, #1
 80020c4:	d118      	bne.n	80020f8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	e853 3f00 	ldrex	r3, [r3]
 80020d2:	60bb      	str	r3, [r7, #8]
   return(result);
 80020d4:	68bb      	ldr	r3, [r7, #8]
 80020d6:	f023 0310 	bic.w	r3, r3, #16
 80020da:	647b      	str	r3, [r7, #68]	@ 0x44
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	461a      	mov	r2, r3
 80020e2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80020e4:	61bb      	str	r3, [r7, #24]
 80020e6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80020e8:	6979      	ldr	r1, [r7, #20]
 80020ea:	69ba      	ldr	r2, [r7, #24]
 80020ec:	e841 2300 	strex	r3, r2, [r1]
 80020f0:	613b      	str	r3, [r7, #16]
   return(result);
 80020f2:	693b      	ldr	r3, [r7, #16]
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d1e6      	bne.n	80020c6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	2220      	movs	r2, #32
 80020fc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	2200      	movs	r2, #0
 8002104:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	2200      	movs	r2, #0
 800210a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800210c:	bf00      	nop
 800210e:	3754      	adds	r7, #84	@ 0x54
 8002110:	46bd      	mov	sp, r7
 8002112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002116:	4770      	bx	lr

08002118 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b084      	sub	sp, #16
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002124:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	2200      	movs	r2, #0
 800212a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	2200      	movs	r2, #0
 8002132:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002136:	68f8      	ldr	r0, [r7, #12]
 8002138:	f7ff fa44 	bl	80015c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800213c:	bf00      	nop
 800213e:	3710      	adds	r7, #16
 8002140:	46bd      	mov	sp, r7
 8002142:	bd80      	pop	{r7, pc}

08002144 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8002144:	b480      	push	{r7}
 8002146:	b08f      	sub	sp, #60	@ 0x3c
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002150:	2b21      	cmp	r3, #33	@ 0x21
 8002152:	d14c      	bne.n	80021ee <UART_TxISR_8BIT+0xaa>
  {
    if (huart->TxXferCount == 0U)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800215a:	b29b      	uxth	r3, r3
 800215c:	2b00      	cmp	r3, #0
 800215e:	d132      	bne.n	80021c6 <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002166:	6a3b      	ldr	r3, [r7, #32]
 8002168:	e853 3f00 	ldrex	r3, [r3]
 800216c:	61fb      	str	r3, [r7, #28]
   return(result);
 800216e:	69fb      	ldr	r3, [r7, #28]
 8002170:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002174:	637b      	str	r3, [r7, #52]	@ 0x34
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	461a      	mov	r2, r3
 800217c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800217e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002180:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002182:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002184:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002186:	e841 2300 	strex	r3, r2, [r1]
 800218a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800218c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800218e:	2b00      	cmp	r3, #0
 8002190:	d1e6      	bne.n	8002160 <UART_TxISR_8BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	e853 3f00 	ldrex	r3, [r3]
 800219e:	60bb      	str	r3, [r7, #8]
   return(result);
 80021a0:	68bb      	ldr	r3, [r7, #8]
 80021a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80021a6:	633b      	str	r3, [r7, #48]	@ 0x30
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	461a      	mov	r2, r3
 80021ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021b0:	61bb      	str	r3, [r7, #24]
 80021b2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80021b4:	6979      	ldr	r1, [r7, #20]
 80021b6:	69ba      	ldr	r2, [r7, #24]
 80021b8:	e841 2300 	strex	r3, r2, [r1]
 80021bc:	613b      	str	r3, [r7, #16]
   return(result);
 80021be:	693b      	ldr	r3, [r7, #16]
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d1e6      	bne.n	8002192 <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 80021c4:	e013      	b.n	80021ee <UART_TxISR_8BIT+0xaa>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021ca:	781a      	ldrb	r2, [r3, #0]
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	851a      	strh	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021d6:	1c5a      	adds	r2, r3, #1
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80021e2:	b29b      	uxth	r3, r3
 80021e4:	3b01      	subs	r3, #1
 80021e6:	b29a      	uxth	r2, r3
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
}
 80021ee:	bf00      	nop
 80021f0:	373c      	adds	r7, #60	@ 0x3c
 80021f2:	46bd      	mov	sp, r7
 80021f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f8:	4770      	bx	lr

080021fa <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 80021fa:	b480      	push	{r7}
 80021fc:	b091      	sub	sp, #68	@ 0x44
 80021fe:	af00      	add	r7, sp, #0
 8002200:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002206:	2b21      	cmp	r3, #33	@ 0x21
 8002208:	d151      	bne.n	80022ae <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002210:	b29b      	uxth	r3, r3
 8002212:	2b00      	cmp	r3, #0
 8002214:	d132      	bne.n	800227c <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800221c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800221e:	e853 3f00 	ldrex	r3, [r3]
 8002222:	623b      	str	r3, [r7, #32]
   return(result);
 8002224:	6a3b      	ldr	r3, [r7, #32]
 8002226:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800222a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	461a      	mov	r2, r3
 8002232:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002234:	633b      	str	r3, [r7, #48]	@ 0x30
 8002236:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002238:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800223a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800223c:	e841 2300 	strex	r3, r2, [r1]
 8002240:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002242:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002244:	2b00      	cmp	r3, #0
 8002246:	d1e6      	bne.n	8002216 <UART_TxISR_16BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800224e:	693b      	ldr	r3, [r7, #16]
 8002250:	e853 3f00 	ldrex	r3, [r3]
 8002254:	60fb      	str	r3, [r7, #12]
   return(result);
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800225c:	637b      	str	r3, [r7, #52]	@ 0x34
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	461a      	mov	r2, r3
 8002264:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002266:	61fb      	str	r3, [r7, #28]
 8002268:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800226a:	69b9      	ldr	r1, [r7, #24]
 800226c:	69fa      	ldr	r2, [r7, #28]
 800226e:	e841 2300 	strex	r3, r2, [r1]
 8002272:	617b      	str	r3, [r7, #20]
   return(result);
 8002274:	697b      	ldr	r3, [r7, #20]
 8002276:	2b00      	cmp	r3, #0
 8002278:	d1e6      	bne.n	8002248 <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800227a:	e018      	b.n	80022ae <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002280:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8002282:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002284:	881a      	ldrh	r2, [r3, #0]
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800228e:	b292      	uxth	r2, r2
 8002290:	851a      	strh	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002296:	1c9a      	adds	r2, r3, #2
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80022a2:	b29b      	uxth	r3, r3
 80022a4:	3b01      	subs	r3, #1
 80022a6:	b29a      	uxth	r2, r3
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
}
 80022ae:	bf00      	nop
 80022b0:	3744      	adds	r7, #68	@ 0x44
 80022b2:	46bd      	mov	sp, r7
 80022b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b8:	4770      	bx	lr

080022ba <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80022ba:	b580      	push	{r7, lr}
 80022bc:	b088      	sub	sp, #32
 80022be:	af00      	add	r7, sp, #0
 80022c0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	e853 3f00 	ldrex	r3, [r3]
 80022ce:	60bb      	str	r3, [r7, #8]
   return(result);
 80022d0:	68bb      	ldr	r3, [r7, #8]
 80022d2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80022d6:	61fb      	str	r3, [r7, #28]
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	461a      	mov	r2, r3
 80022de:	69fb      	ldr	r3, [r7, #28]
 80022e0:	61bb      	str	r3, [r7, #24]
 80022e2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80022e4:	6979      	ldr	r1, [r7, #20]
 80022e6:	69ba      	ldr	r2, [r7, #24]
 80022e8:	e841 2300 	strex	r3, r2, [r1]
 80022ec:	613b      	str	r3, [r7, #16]
   return(result);
 80022ee:	693b      	ldr	r3, [r7, #16]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d1e6      	bne.n	80022c2 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	2220      	movs	r2, #32
 80022f8:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	2200      	movs	r2, #0
 80022fe:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002300:	6878      	ldr	r0, [r7, #4]
 8002302:	f000 f9cb 	bl	800269c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002306:	bf00      	nop
 8002308:	3720      	adds	r7, #32
 800230a:	46bd      	mov	sp, r7
 800230c:	bd80      	pop	{r7, pc}
	...

08002310 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b09c      	sub	sp, #112	@ 0x70
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800231e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002328:	2b22      	cmp	r3, #34	@ 0x22
 800232a:	f040 80be 	bne.w	80024aa <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8002334:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8002338:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800233c:	b2d9      	uxtb	r1, r3
 800233e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8002342:	b2da      	uxtb	r2, r3
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002348:	400a      	ands	r2, r1
 800234a:	b2d2      	uxtb	r2, r2
 800234c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002352:	1c5a      	adds	r2, r3, #1
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800235e:	b29b      	uxth	r3, r3
 8002360:	3b01      	subs	r3, #1
 8002362:	b29a      	uxth	r2, r3
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8002370:	b29b      	uxth	r3, r3
 8002372:	2b00      	cmp	r3, #0
 8002374:	f040 80a3 	bne.w	80024be <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800237e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002380:	e853 3f00 	ldrex	r3, [r3]
 8002384:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8002386:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002388:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800238c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	461a      	mov	r2, r3
 8002394:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002396:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002398:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800239a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800239c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800239e:	e841 2300 	strex	r3, r2, [r1]
 80023a2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80023a4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d1e6      	bne.n	8002378 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	3308      	adds	r3, #8
 80023b0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80023b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80023b4:	e853 3f00 	ldrex	r3, [r3]
 80023b8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80023ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80023bc:	f023 0301 	bic.w	r3, r3, #1
 80023c0:	667b      	str	r3, [r7, #100]	@ 0x64
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	3308      	adds	r3, #8
 80023c8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80023ca:	647a      	str	r2, [r7, #68]	@ 0x44
 80023cc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80023ce:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80023d0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80023d2:	e841 2300 	strex	r3, r2, [r1]
 80023d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80023d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d1e5      	bne.n	80023aa <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	2220      	movs	r2, #32
 80023e2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	2200      	movs	r2, #0
 80023ea:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	2200      	movs	r2, #0
 80023f0:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	4a34      	ldr	r2, [pc, #208]	@ (80024c8 <UART_RxISR_8BIT+0x1b8>)
 80023f8:	4293      	cmp	r3, r2
 80023fa:	d01f      	beq.n	800243c <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	685b      	ldr	r3, [r3, #4]
 8002402:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002406:	2b00      	cmp	r3, #0
 8002408:	d018      	beq.n	800243c <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002410:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002412:	e853 3f00 	ldrex	r3, [r3]
 8002416:	623b      	str	r3, [r7, #32]
   return(result);
 8002418:	6a3b      	ldr	r3, [r7, #32]
 800241a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800241e:	663b      	str	r3, [r7, #96]	@ 0x60
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	461a      	mov	r2, r3
 8002426:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002428:	633b      	str	r3, [r7, #48]	@ 0x30
 800242a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800242c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800242e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002430:	e841 2300 	strex	r3, r2, [r1]
 8002434:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002436:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002438:	2b00      	cmp	r3, #0
 800243a:	d1e6      	bne.n	800240a <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002440:	2b01      	cmp	r3, #1
 8002442:	d12e      	bne.n	80024a2 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	2200      	movs	r2, #0
 8002448:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002450:	693b      	ldr	r3, [r7, #16]
 8002452:	e853 3f00 	ldrex	r3, [r3]
 8002456:	60fb      	str	r3, [r7, #12]
   return(result);
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	f023 0310 	bic.w	r3, r3, #16
 800245e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	461a      	mov	r2, r3
 8002466:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002468:	61fb      	str	r3, [r7, #28]
 800246a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800246c:	69b9      	ldr	r1, [r7, #24]
 800246e:	69fa      	ldr	r2, [r7, #28]
 8002470:	e841 2300 	strex	r3, r2, [r1]
 8002474:	617b      	str	r3, [r7, #20]
   return(result);
 8002476:	697b      	ldr	r3, [r7, #20]
 8002478:	2b00      	cmp	r3, #0
 800247a:	d1e6      	bne.n	800244a <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	69db      	ldr	r3, [r3, #28]
 8002482:	f003 0310 	and.w	r3, r3, #16
 8002486:	2b10      	cmp	r3, #16
 8002488:	d103      	bne.n	8002492 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	2210      	movs	r2, #16
 8002490:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8002498:	4619      	mov	r1, r3
 800249a:	6878      	ldr	r0, [r7, #4]
 800249c:	f7ff f89c 	bl	80015d8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80024a0:	e00d      	b.n	80024be <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 80024a2:	6878      	ldr	r0, [r7, #4]
 80024a4:	f000 f90c 	bl	80026c0 <HAL_UART_RxCpltCallback>
}
 80024a8:	e009      	b.n	80024be <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	8b1b      	ldrh	r3, [r3, #24]
 80024b0:	b29a      	uxth	r2, r3
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f042 0208 	orr.w	r2, r2, #8
 80024ba:	b292      	uxth	r2, r2
 80024bc:	831a      	strh	r2, [r3, #24]
}
 80024be:	bf00      	nop
 80024c0:	3770      	adds	r7, #112	@ 0x70
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bd80      	pop	{r7, pc}
 80024c6:	bf00      	nop
 80024c8:	40008000 	.word	0x40008000

080024cc <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b09c      	sub	sp, #112	@ 0x70
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80024da:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80024e4:	2b22      	cmp	r3, #34	@ 0x22
 80024e6:	f040 80be 	bne.w	8002666 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80024f0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024f8:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80024fa:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80024fe:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8002502:	4013      	ands	r3, r2
 8002504:	b29a      	uxth	r2, r3
 8002506:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002508:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800250e:	1c9a      	adds	r2, r3, #2
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800251a:	b29b      	uxth	r3, r3
 800251c:	3b01      	subs	r3, #1
 800251e:	b29a      	uxth	r2, r3
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800252c:	b29b      	uxth	r3, r3
 800252e:	2b00      	cmp	r3, #0
 8002530:	f040 80a3 	bne.w	800267a <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800253a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800253c:	e853 3f00 	ldrex	r3, [r3]
 8002540:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8002542:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002544:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002548:	667b      	str	r3, [r7, #100]	@ 0x64
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	461a      	mov	r2, r3
 8002550:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002552:	657b      	str	r3, [r7, #84]	@ 0x54
 8002554:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002556:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8002558:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800255a:	e841 2300 	strex	r3, r2, [r1]
 800255e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8002560:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002562:	2b00      	cmp	r3, #0
 8002564:	d1e6      	bne.n	8002534 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	3308      	adds	r3, #8
 800256c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800256e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002570:	e853 3f00 	ldrex	r3, [r3]
 8002574:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002576:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002578:	f023 0301 	bic.w	r3, r3, #1
 800257c:	663b      	str	r3, [r7, #96]	@ 0x60
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	3308      	adds	r3, #8
 8002584:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8002586:	643a      	str	r2, [r7, #64]	@ 0x40
 8002588:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800258a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800258c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800258e:	e841 2300 	strex	r3, r2, [r1]
 8002592:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002594:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002596:	2b00      	cmp	r3, #0
 8002598:	d1e5      	bne.n	8002566 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	2220      	movs	r2, #32
 800259e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	2200      	movs	r2, #0
 80025a6:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2200      	movs	r2, #0
 80025ac:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	4a34      	ldr	r2, [pc, #208]	@ (8002684 <UART_RxISR_16BIT+0x1b8>)
 80025b4:	4293      	cmp	r3, r2
 80025b6:	d01f      	beq.n	80025f8 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	685b      	ldr	r3, [r3, #4]
 80025be:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d018      	beq.n	80025f8 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80025cc:	6a3b      	ldr	r3, [r7, #32]
 80025ce:	e853 3f00 	ldrex	r3, [r3]
 80025d2:	61fb      	str	r3, [r7, #28]
   return(result);
 80025d4:	69fb      	ldr	r3, [r7, #28]
 80025d6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80025da:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	461a      	mov	r2, r3
 80025e2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80025e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80025e6:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80025e8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80025ea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80025ec:	e841 2300 	strex	r3, r2, [r1]
 80025f0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80025f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d1e6      	bne.n	80025c6 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025fc:	2b01      	cmp	r3, #1
 80025fe:	d12e      	bne.n	800265e <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	2200      	movs	r2, #0
 8002604:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	e853 3f00 	ldrex	r3, [r3]
 8002612:	60bb      	str	r3, [r7, #8]
   return(result);
 8002614:	68bb      	ldr	r3, [r7, #8]
 8002616:	f023 0310 	bic.w	r3, r3, #16
 800261a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	461a      	mov	r2, r3
 8002622:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002624:	61bb      	str	r3, [r7, #24]
 8002626:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002628:	6979      	ldr	r1, [r7, #20]
 800262a:	69ba      	ldr	r2, [r7, #24]
 800262c:	e841 2300 	strex	r3, r2, [r1]
 8002630:	613b      	str	r3, [r7, #16]
   return(result);
 8002632:	693b      	ldr	r3, [r7, #16]
 8002634:	2b00      	cmp	r3, #0
 8002636:	d1e6      	bne.n	8002606 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	69db      	ldr	r3, [r3, #28]
 800263e:	f003 0310 	and.w	r3, r3, #16
 8002642:	2b10      	cmp	r3, #16
 8002644:	d103      	bne.n	800264e <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	2210      	movs	r2, #16
 800264c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8002654:	4619      	mov	r1, r3
 8002656:	6878      	ldr	r0, [r7, #4]
 8002658:	f7fe ffbe 	bl	80015d8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800265c:	e00d      	b.n	800267a <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 800265e:	6878      	ldr	r0, [r7, #4]
 8002660:	f000 f82e 	bl	80026c0 <HAL_UART_RxCpltCallback>
}
 8002664:	e009      	b.n	800267a <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	8b1b      	ldrh	r3, [r3, #24]
 800266c:	b29a      	uxth	r2, r3
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f042 0208 	orr.w	r2, r2, #8
 8002676:	b292      	uxth	r2, r2
 8002678:	831a      	strh	r2, [r3, #24]
}
 800267a:	bf00      	nop
 800267c:	3770      	adds	r7, #112	@ 0x70
 800267e:	46bd      	mov	sp, r7
 8002680:	bd80      	pop	{r7, pc}
 8002682:	bf00      	nop
 8002684:	40008000 	.word	0x40008000

08002688 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8002688:	b480      	push	{r7}
 800268a:	b083      	sub	sp, #12
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8002690:	bf00      	nop
 8002692:	370c      	adds	r7, #12
 8002694:	46bd      	mov	sp, r7
 8002696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269a:	4770      	bx	lr

0800269c <HAL_UART_TxCpltCallback>:
uint8_t rx_buffer[10]={0};




void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart){
 800269c:	b480      	push	{r7}
 800269e:	b083      	sub	sp, #12
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
	tx_counter++;
 80026a4:	4b05      	ldr	r3, [pc, #20]	@ (80026bc <HAL_UART_TxCpltCallback+0x20>)
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	3301      	adds	r3, #1
 80026aa:	4a04      	ldr	r2, [pc, #16]	@ (80026bc <HAL_UART_TxCpltCallback+0x20>)
 80026ac:	6013      	str	r3, [r2, #0]
}
 80026ae:	bf00      	nop
 80026b0:	370c      	adds	r7, #12
 80026b2:	46bd      	mov	sp, r7
 80026b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b8:	4770      	bx	lr
 80026ba:	bf00      	nop
 80026bc:	200000c4 	.word	0x200000c4

080026c0 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 80026c0:	b480      	push	{r7}
 80026c2:	b083      	sub	sp, #12
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
	rx_counter++;
 80026c8:	4b05      	ldr	r3, [pc, #20]	@ (80026e0 <HAL_UART_RxCpltCallback+0x20>)
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	3301      	adds	r3, #1
 80026ce:	4a04      	ldr	r2, [pc, #16]	@ (80026e0 <HAL_UART_RxCpltCallback+0x20>)
 80026d0:	6013      	str	r3, [r2, #0]
}
 80026d2:	bf00      	nop
 80026d4:	370c      	adds	r7, #12
 80026d6:	46bd      	mov	sp, r7
 80026d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026dc:	4770      	bx	lr
 80026de:	bf00      	nop
 80026e0:	200000c0 	.word	0x200000c0

080026e4 <main>:
void usart_init(void);

char msg[20] = "Hello from stm32\r\n";

int main(void)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	af00      	add	r7, sp, #0
	HAL_Init();
 80026e8:	f7fd ff06 	bl	80004f8 <HAL_Init>
	usart_init();
 80026ec:	f000 f812 	bl	8002714 <usart_init>

	HAL_UART_Transmit_IT(&huart2, tx_buffer , 10);
 80026f0:	220a      	movs	r2, #10
 80026f2:	4905      	ldr	r1, [pc, #20]	@ (8002708 <main+0x24>)
 80026f4:	4805      	ldr	r0, [pc, #20]	@ (800270c <main+0x28>)
 80026f6:	f7fe fbd1 	bl	8000e9c <HAL_UART_Transmit_IT>
	HAL_UART_Receive_IT(&huart2, rx_buffer, 10);
 80026fa:	220a      	movs	r2, #10
 80026fc:	4904      	ldr	r1, [pc, #16]	@ (8002710 <main+0x2c>)
 80026fe:	4803      	ldr	r0, [pc, #12]	@ (800270c <main+0x28>)
 8002700:	f7fe fc2a 	bl	8000f58 <HAL_UART_Receive_IT>


	while(1){
 8002704:	bf00      	nop
 8002706:	e7fd      	b.n	8002704 <main+0x20>
 8002708:	20000008 	.word	0x20000008
 800270c:	20000038 	.word	0x20000038
 8002710:	200000c8 	.word	0x200000c8

08002714 <usart_init>:
	}
}



void usart_init(void){
 8002714:	b580      	push	{r7, lr}
 8002716:	b088      	sub	sp, #32
 8002718:	af00      	add	r7, sp, #0



	GPIO_InitTypeDef GPIO_InitStruct ={0};
 800271a:	f107 030c 	add.w	r3, r7, #12
 800271e:	2200      	movs	r2, #0
 8002720:	601a      	str	r2, [r3, #0]
 8002722:	605a      	str	r2, [r3, #4]
 8002724:	609a      	str	r2, [r3, #8]
 8002726:	60da      	str	r2, [r3, #12]
 8002728:	611a      	str	r2, [r3, #16]

	//Enable UART pin clock access
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800272a:	4b27      	ldr	r3, [pc, #156]	@ (80027c8 <usart_init+0xb4>)
 800272c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800272e:	4a26      	ldr	r2, [pc, #152]	@ (80027c8 <usart_init+0xb4>)
 8002730:	f043 0301 	orr.w	r3, r3, #1
 8002734:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002736:	4b24      	ldr	r3, [pc, #144]	@ (80027c8 <usart_init+0xb4>)
 8002738:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800273a:	f003 0301 	and.w	r3, r3, #1
 800273e:	60bb      	str	r3, [r7, #8]
 8002740:	68bb      	ldr	r3, [r7, #8]

	//Enable UART module clock access
	__HAL_RCC_USART2_CLK_ENABLE();
 8002742:	4b21      	ldr	r3, [pc, #132]	@ (80027c8 <usart_init+0xb4>)
 8002744:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002746:	4a20      	ldr	r2, [pc, #128]	@ (80027c8 <usart_init+0xb4>)
 8002748:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800274c:	6593      	str	r3, [r2, #88]	@ 0x58
 800274e:	4b1e      	ldr	r3, [pc, #120]	@ (80027c8 <usart_init+0xb4>)
 8002750:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002752:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002756:	607b      	str	r3, [r7, #4]
 8002758:	687b      	ldr	r3, [r7, #4]

	//Configure pins to act as alternate function pins(UART)

	GPIO_InitStruct.Pin  = GPIO_PIN_9|GPIO_PIN_10 ;
 800275a:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800275e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002760:	2302      	movs	r3, #2
 8002762:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF7_USART1 ;
 8002764:	2307      	movs	r3, #7
 8002766:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Pull = GPIO_NOPULL ;
 8002768:	2300      	movs	r3, #0
 800276a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed=GPIO_SPEED_FREQ_HIGH;
 800276c:	2302      	movs	r3, #2
 800276e:	61bb      	str	r3, [r7, #24]

	HAL_GPIO_Init(GPIOA , &GPIO_InitStruct);
 8002770:	f107 030c 	add.w	r3, r7, #12
 8002774:	4619      	mov	r1, r3
 8002776:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800277a:	f7fe f8c9 	bl	8000910 <HAL_GPIO_Init>

	//Configure UART module

	huart2.Instance = USART1 ;
 800277e:	4b13      	ldr	r3, [pc, #76]	@ (80027cc <usart_init+0xb8>)
 8002780:	4a13      	ldr	r2, [pc, #76]	@ (80027d0 <usart_init+0xbc>)
 8002782:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200 ;
 8002784:	4b11      	ldr	r3, [pc, #68]	@ (80027cc <usart_init+0xb8>)
 8002786:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800278a:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B ;
 800278c:	4b0f      	ldr	r3, [pc, #60]	@ (80027cc <usart_init+0xb8>)
 800278e:	2200      	movs	r2, #0
 8002790:	609a      	str	r2, [r3, #8]
	huart2.Init.Parity = UART_PARITY_NONE ;
 8002792:	4b0e      	ldr	r3, [pc, #56]	@ (80027cc <usart_init+0xb8>)
 8002794:	2200      	movs	r2, #0
 8002796:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX ;
 8002798:	4b0c      	ldr	r3, [pc, #48]	@ (80027cc <usart_init+0xb8>)
 800279a:	2208      	movs	r2, #8
 800279c:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE ;
 800279e:	4b0b      	ldr	r3, [pc, #44]	@ (80027cc <usart_init+0xb8>)
 80027a0:	2200      	movs	r2, #0
 80027a2:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16 ;
 80027a4:	4b09      	ldr	r3, [pc, #36]	@ (80027cc <usart_init+0xb8>)
 80027a6:	2200      	movs	r2, #0
 80027a8:	61da      	str	r2, [r3, #28]

	HAL_UART_Init(&huart2);
 80027aa:	4808      	ldr	r0, [pc, #32]	@ (80027cc <usart_init+0xb8>)
 80027ac:	f7fe fb1e 	bl	8000dec <HAL_UART_Init>

	HAL_NVIC_SetPriority(USART1_IRQn ,0,0);
 80027b0:	2200      	movs	r2, #0
 80027b2:	2100      	movs	r1, #0
 80027b4:	2025      	movs	r0, #37	@ 0x25
 80027b6:	f7fd fff6 	bl	80007a6 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(USART1_IRQn);
 80027ba:	2025      	movs	r0, #37	@ 0x25
 80027bc:	f7fe f80f 	bl	80007de <HAL_NVIC_EnableIRQ>



}
 80027c0:	bf00      	nop
 80027c2:	3720      	adds	r7, #32
 80027c4:	46bd      	mov	sp, r7
 80027c6:	bd80      	pop	{r7, pc}
 80027c8:	40021000 	.word	0x40021000
 80027cc:	20000038 	.word	0x20000038
 80027d0:	40013800 	.word	0x40013800

080027d4 <USART1_IRQHandler>:




void USART1_IRQHandler(void){
 80027d4:	b580      	push	{r7, lr}
 80027d6:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&huart2);
 80027d8:	4802      	ldr	r0, [pc, #8]	@ (80027e4 <USART1_IRQHandler+0x10>)
 80027da:	f7fe fc09 	bl	8000ff0 <HAL_UART_IRQHandler>
}
 80027de:	bf00      	nop
 80027e0:	bd80      	pop	{r7, pc}
 80027e2:	bf00      	nop
 80027e4:	20000038 	.word	0x20000038

080027e8 <SysTick_Handler>:


void SysTick_Handler(void)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	af00      	add	r7, sp, #0
	HAL_IncTick();
 80027ec:	f7fd fee0 	bl	80005b0 <HAL_IncTick>
}
 80027f0:	bf00      	nop
 80027f2:	bd80      	pop	{r7, pc}

080027f4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80027f4:	480d      	ldr	r0, [pc, #52]	@ (800282c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80027f6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80027f8:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80027fc:	480c      	ldr	r0, [pc, #48]	@ (8002830 <LoopForever+0x6>)
  ldr r1, =_edata
 80027fe:	490d      	ldr	r1, [pc, #52]	@ (8002834 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002800:	4a0d      	ldr	r2, [pc, #52]	@ (8002838 <LoopForever+0xe>)
  movs r3, #0
 8002802:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002804:	e002      	b.n	800280c <LoopCopyDataInit>

08002806 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002806:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002808:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800280a:	3304      	adds	r3, #4

0800280c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800280c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800280e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002810:	d3f9      	bcc.n	8002806 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002812:	4a0a      	ldr	r2, [pc, #40]	@ (800283c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002814:	4c0a      	ldr	r4, [pc, #40]	@ (8002840 <LoopForever+0x16>)
  movs r3, #0
 8002816:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002818:	e001      	b.n	800281e <LoopFillZerobss>

0800281a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800281a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800281c:	3204      	adds	r2, #4

0800281e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800281e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002820:	d3fb      	bcc.n	800281a <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8002822:	f000 f811 	bl	8002848 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 8002826:	f7ff ff5d 	bl	80026e4 <main>

0800282a <LoopForever>:

LoopForever:
  b LoopForever
 800282a:	e7fe      	b.n	800282a <LoopForever>
  ldr   r0, =_estack
 800282c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002830:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002834:	20000018 	.word	0x20000018
  ldr r2, =_sidata
 8002838:	080028f0 	.word	0x080028f0
  ldr r2, =_sbss
 800283c:	20000018 	.word	0x20000018
  ldr r4, =_ebss
 8002840:	200000d4 	.word	0x200000d4

08002844 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002844:	e7fe      	b.n	8002844 <ADC1_2_IRQHandler>
	...

08002848 <__libc_init_array>:
 8002848:	b570      	push	{r4, r5, r6, lr}
 800284a:	4d0d      	ldr	r5, [pc, #52]	@ (8002880 <__libc_init_array+0x38>)
 800284c:	4c0d      	ldr	r4, [pc, #52]	@ (8002884 <__libc_init_array+0x3c>)
 800284e:	1b64      	subs	r4, r4, r5
 8002850:	10a4      	asrs	r4, r4, #2
 8002852:	2600      	movs	r6, #0
 8002854:	42a6      	cmp	r6, r4
 8002856:	d109      	bne.n	800286c <__libc_init_array+0x24>
 8002858:	4d0b      	ldr	r5, [pc, #44]	@ (8002888 <__libc_init_array+0x40>)
 800285a:	4c0c      	ldr	r4, [pc, #48]	@ (800288c <__libc_init_array+0x44>)
 800285c:	f000 f818 	bl	8002890 <_init>
 8002860:	1b64      	subs	r4, r4, r5
 8002862:	10a4      	asrs	r4, r4, #2
 8002864:	2600      	movs	r6, #0
 8002866:	42a6      	cmp	r6, r4
 8002868:	d105      	bne.n	8002876 <__libc_init_array+0x2e>
 800286a:	bd70      	pop	{r4, r5, r6, pc}
 800286c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002870:	4798      	blx	r3
 8002872:	3601      	adds	r6, #1
 8002874:	e7ee      	b.n	8002854 <__libc_init_array+0xc>
 8002876:	f855 3b04 	ldr.w	r3, [r5], #4
 800287a:	4798      	blx	r3
 800287c:	3601      	adds	r6, #1
 800287e:	e7f2      	b.n	8002866 <__libc_init_array+0x1e>
 8002880:	080028e8 	.word	0x080028e8
 8002884:	080028e8 	.word	0x080028e8
 8002888:	080028e8 	.word	0x080028e8
 800288c:	080028ec 	.word	0x080028ec

08002890 <_init>:
 8002890:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002892:	bf00      	nop
 8002894:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002896:	bc08      	pop	{r3}
 8002898:	469e      	mov	lr, r3
 800289a:	4770      	bx	lr

0800289c <_fini>:
 800289c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800289e:	bf00      	nop
 80028a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80028a2:	bc08      	pop	{r3}
 80028a4:	469e      	mov	lr, r3
 80028a6:	4770      	bx	lr
