
---------- Begin Simulation Statistics ----------
simSeconds                                   1.022216                       # Number of seconds simulated (Second)
simTicks                                 1022215897297                       # Number of ticks simulated (Tick)
finalTick                                1022215897297                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1734.71                       # Real time elapsed on the host (Second)
hostTickRate                                589272856                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8662184                       # Number of bytes of host memory used (Byte)
simInsts                                    118376832                       # Number of instructions simulated (Count)
simOps                                      211456406                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    68240                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     121897                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         76668110                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               0.647661                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               1.544017                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       257271939                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                  1568984                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      242187325                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 519633                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             47384486                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          78304659                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved              132833                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            76624929                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.160686                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.696112                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  20152338     26.30%     26.30% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   8232572     10.74%     37.04% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   6620733      8.64%     45.68% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   7553067      9.86%     55.54% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   7976518     10.41%     65.95% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   7960116     10.39%     76.34% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   6595567      8.61%     84.95% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   5498112      7.18%     92.12% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   6035906      7.88%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              76624929                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                 1460660     20.02%     20.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     20.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     20.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     20.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     20.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     20.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     20.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     20.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     20.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     20.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     20.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      1      0.00%     20.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     20.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                   4134      0.06%     20.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      1      0.00%     20.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                    154      0.00%     20.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    20      0.00%     20.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     20.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     20.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     20.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   37      0.00%     20.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     20.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     20.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     20.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     20.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     20.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     20.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     20.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     20.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     20.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     20.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     20.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     20.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     20.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     20.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     20.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     20.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     20.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     20.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     20.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     20.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     20.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     20.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     20.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     20.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     20.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     20.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     20.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     20.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     20.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     20.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                3090240     42.35%     62.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite               2684324     36.79%     99.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead             45062      0.62%     99.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite            12535      0.17%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      3090497      1.28%      1.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     162510728     67.10%     68.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       893792      0.37%     68.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv        280613      0.12%     68.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       194269      0.08%     68.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     68.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         1242      0.00%     68.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     68.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     68.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     68.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     68.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     68.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         7431      0.00%     68.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     68.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       239937      0.10%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp           11      0.00%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        20422      0.01%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       984661      0.41%     69.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     69.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     69.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     69.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         3920      0.00%     69.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     69.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     69.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     69.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd        16121      0.01%     69.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     69.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     69.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt       116877      0.05%     69.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv         2016      0.00%     69.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     69.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     69.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     69.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     69.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt        14105      0.01%     69.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     69.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     69.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     69.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     69.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     69.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     69.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     69.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     69.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     69.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     69.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     69.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     69.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     69.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     69.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     69.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     69.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     69.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     46716463     19.29%     88.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     26863031     11.09%     99.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead       155932      0.06%     99.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        75257      0.03%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      242187325                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.158906                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             7297168                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.030130                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                564673228                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               304060264                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       235969340                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   4143152                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                  2645434                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses          2030511                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   244291827                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                      2102169                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                   2110465                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                            7750                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           43181                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads       49503195                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      30610847                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads     16945852                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores     11577509                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch         2743      0.01%      0.01% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return       4612464     18.74%     18.75% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect      4624536     18.78%     37.53% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect         1383      0.01%     37.54% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond     14133557     57.41%     94.95% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond       644584      2.62%     97.57% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     97.57% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond       599224      2.43%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total       24618491                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch         2470      0.04%      0.04% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return      1246514     18.83%     18.86% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect      1259185     19.02%     37.88% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          779      0.01%     37.89% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond      3610507     54.53%     92.42% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond       204336      3.09%     95.50% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     95.50% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond       297700      4.50%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total       6621491                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          495      0.11%      0.11% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return         2061      0.45%      0.56% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect        37366      8.17%      8.73% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          243      0.05%      8.78% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond       405159     88.60%     97.38% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond        10743      2.35%     99.73% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.73% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond         1235      0.27%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       457302                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch          273      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return      3365949     18.70%     18.70% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect      3365350     18.70%     37.40% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          604      0.00%     37.41% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond     10523050     58.47%     95.88% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond       440248      2.45%     98.32% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     98.32% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond       301524      1.68%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total     17996998                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch          273      0.08%      0.08% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return         2050      0.59%      0.66% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect        28889      8.27%      8.93% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          209      0.06%      8.99% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond       308304     88.26%     97.25% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond         8431      2.41%     99.66% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.66% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond         1171      0.34%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       349327                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget      8090429     32.86%     32.86% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB     11514494     46.77%     79.63% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS      4612462     18.74%     98.37% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect       401106      1.63%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total     24618491                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch       159202     34.99%     34.99% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return       293630     64.53%     99.51% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect         2061      0.45%     99.97% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect          146      0.03%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total       455039                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted          14136300                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken      6306577                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            457302                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss          50539                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted       183134                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted        274168                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups             24618491                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               179100                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                13776893                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.559616                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted           51463                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups          600607                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits             401106                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses           199501                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch         2743      0.01%      0.01% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return      4612464     18.74%     18.75% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect      4624536     18.78%     37.53% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect         1383      0.01%     37.54% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond     14133557     57.41%     94.95% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond       644584      2.62%     97.57% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     97.57% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond       599224      2.43%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total     24618491                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          434      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return      4612464     42.54%     42.55% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect        30056      0.28%     42.83% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect         1383      0.01%     42.84% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond      5584854     51.51%     94.35% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond        13183      0.12%     94.47% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     94.47% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond       599224      5.53%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total      10841598                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect        37366     20.86%     20.86% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     20.86% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond       130991     73.14%     94.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond        10743      6.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total       179100                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect        37366     20.86%     20.86% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     20.86% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond       130991     73.14%     94.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond        10743      6.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total       179100                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 1022215897297                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups       600607                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits       401106                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses       199501                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords         1478                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords       602085                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes              5872433                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                5872428                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes            2506478                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                3365949                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct             3363899                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect              2050                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts        41227940                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls         1436151                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            399148                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     70607922                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.994797                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.207876                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        24811758     35.14%     35.14% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         9544882     13.52%     48.66% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         5100672      7.22%     55.88% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         8176081     11.58%     67.46% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         1882889      2.67%     70.13% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         1558236      2.21%     72.34% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         1612925      2.28%     74.62% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         1182181      1.67%     76.29% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8        16738298     23.71%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     70607922                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                      956962                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls               3365954                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      2673405      1.26%      1.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu    142064538     67.18%     68.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       759605      0.36%     68.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv       251041      0.12%     68.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       142145      0.07%     68.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     68.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         1232      0.00%     68.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     68.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     68.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     68.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     68.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     68.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         6642      0.00%     69.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     69.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       231106      0.11%     69.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     69.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        17836      0.01%     69.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       656769      0.31%     69.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     69.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     69.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     69.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift         1809      0.00%     69.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     69.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     69.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd        16121      0.01%     69.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     69.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     69.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt       116872      0.06%     69.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv         2016      0.00%     69.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     69.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     69.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     69.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt        14105      0.01%     69.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     69.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     69.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     69.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     69.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     69.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     69.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     69.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     69.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     69.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     69.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     69.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     69.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     69.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     69.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     69.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     69.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     69.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     40282816     19.05%     88.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     24001350     11.35%     99.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead       143035      0.07%     99.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        73957      0.03%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    211456406                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples      16738298                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts            118376832                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              211456406                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP      118376832                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP        211456406                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  0.647661                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  1.544017                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs           64501158                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts            1584978                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts         206613638                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts         40425851                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        24075307                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass      2673405      1.26%      1.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    142064538     67.18%     68.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult       759605      0.36%     68.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv       251041      0.12%     68.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd       142145      0.07%     68.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     68.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         1232      0.00%     68.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     68.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     68.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     68.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     68.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     68.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd         6642      0.00%     69.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     69.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu       231106      0.11%     69.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            6      0.00%     69.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt        17836      0.01%     69.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc       656769      0.31%     69.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     69.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     69.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     69.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift         1809      0.00%     69.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     69.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     69.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     69.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd        16121      0.01%     69.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     69.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     69.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt       116872      0.06%     69.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv         2016      0.00%     69.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     69.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     69.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     69.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     69.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt        14105      0.01%     69.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     69.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     69.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     69.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     69.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     69.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     69.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     69.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     69.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     69.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     69.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     69.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     69.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     69.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     69.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     69.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     69.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     69.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     40282816     19.05%     88.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     24001350     11.35%     99.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead       143035      0.07%     99.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite        73957      0.03%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    211456406                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl     17996998                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     14328648                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl      3668077                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl     10523050                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      7473675                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall      3365954                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn      3365949                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                 12631345                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              24764412                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  31928103                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               6427861                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 873208                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             10893753                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                 58574                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              270957256                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                272003                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts           240076860                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches         20234833                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts        46361461                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       26433952                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            3.131378                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads       76060184                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites      60377655                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads        3324978                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites       1792601                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads     280943395                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites    176585500                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs          72795413                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads    111590543                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          693                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches           16528062                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      66360303                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 1863078                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  211                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          1883                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                  24104660                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 88735                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           76624929                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.778218                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.447199                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 28347069     36.99%     36.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  2441097      3.19%     40.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  3114591      4.06%     44.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  4113047      5.37%     49.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  4866414      6.35%     55.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  3504040      4.57%     60.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  3846320      5.02%     65.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  2706339      3.53%     69.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                 23686012     30.91%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             76624929                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts             164016092                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             2.139300                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches           24618491                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.321105                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles      9330993                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    873208                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    7458185                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   527596                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              258840923                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 2724                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 49503195                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                30610847                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                523486                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                    298558                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    92206                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents         480297                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         309072                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       147648                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               456720                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                239477625                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               237999851                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 168178295                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 272625000                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        3.104287                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.616885                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data          60928540                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total             60928540                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data         60928540                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total            60928540                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data          318684                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total             318684                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data         318684                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total            318684                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data  64142676393                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total   64142676393                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data  64142676393                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total  64142676393                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data      61247224                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total         61247224                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data     61247224                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total        61247224                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.005203                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.005203                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.005203                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.005203                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 201273.601414                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 201273.601414                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 201273.601414                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 201273.601414                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs             26                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs              8                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs          3.250000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks           93858                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total                93858                       # number of writebacks (Count)
system.cpu.l1d.demandMshrHits::cpu.data        116678                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total           116678                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data       116678                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total          116678                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data       202006                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total         202006                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data       202006                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total        202006                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data  38703659051                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total  38703659051                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data  38703659051                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total  38703659051                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.003298                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.003298                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.003298                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.003298                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 191596.581542                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 191596.581542                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 191596.581542                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 191596.581542                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                    201812                       # number of replacements (Count)
system.cpu.l1d.LockedRMWReadReq.hits::cpu.data       478418                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.hits::total       478418                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.misses::cpu.data           63                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.misses::total           63                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.missLatency::cpu.data     13506329                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.missLatency::total     13506329                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.accesses::cpu.data       478481                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.accesses::total       478481                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.missRate::cpu.data     0.000132                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.missRate::total     0.000132                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::cpu.data 214386.174603                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::total 214386.174603                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.mshrMisses::cpu.data           63                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMisses::total           63                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::cpu.data  41126905135                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::total  41126905135                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::cpu.data     0.000132                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::total     0.000132                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::cpu.data 652808018.015873                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::total 652808018.015873                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWWriteReq.hits::cpu.data       478481                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.hits::total       478481                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::cpu.data       478481                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::total       478481                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.hits::cpu.data        37381381                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total           37381381                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data        269006                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total           269006                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data  54367267451                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total  54367267451                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data     37650387                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total       37650387                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.007145                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.007145                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 202104.293031                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 202104.293031                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrHits::cpu.data       116645                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrHits::total         116645                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrMisses::cpu.data       152361                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total       152361                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data  29595366764                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total  29595366764                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.004047                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.004047                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 194245.028347                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 194245.028347                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data       23547159                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total          23547159                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data        49678                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total           49678                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data   9775408942                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total   9775408942                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data     23596837                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total      23596837                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.002105                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.002105                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data 196775.412496                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total 196775.412496                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrHits::cpu.data           33                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrHits::total            33                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrMisses::cpu.data        49645                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total        49645                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data   9108292287                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total   9108292287                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.002104                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.002104                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data 183468.471890                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total 183468.471890                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED 1022215897297                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse              255.982287                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs                 8352165                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs                201812                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs                 41.385869                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                 559986                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data   255.982287                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data        0.999931                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total           0.999931                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1024::0               2                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::1               5                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::2               6                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::3               4                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::4             239                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses             124610440                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses            124610440                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1022215897297                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst          23442145                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total             23442145                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst         23442145                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total            23442145                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst          662515                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total             662515                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst         662515                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total            662515                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst 134164739131                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total  134164739131                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst 134164739131                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total 134164739131                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst      24104660                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total         24104660                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst     24104660                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total        24104660                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.027485                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.027485                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.027485                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.027485                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 202508.228691                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 202508.228691                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 202508.228691                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 202508.228691                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrHits::cpu.inst         37242                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.demandMshrHits::total            37242                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.overallMshrHits::cpu.inst        37242                       # number of overall MSHR hits (Count)
system.cpu.l1i.overallMshrHits::total           37242                       # number of overall MSHR hits (Count)
system.cpu.l1i.demandMshrMisses::cpu.inst       625273                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total         625273                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst       625273                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total        625273                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst 123330476661                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total 123330476661                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst 123330476661                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total 123330476661                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.025940                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.025940                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.025940                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.025940                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 197242.607087                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 197242.607087                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 197242.607087                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 197242.607087                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                    625015                       # number of replacements (Count)
system.cpu.l1i.ReadReq.hits::cpu.inst        23442145                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total           23442145                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst        662515                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total           662515                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst 134164739131                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total 134164739131                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst     24104660                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total       24104660                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.027485                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.027485                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 202508.228691                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 202508.228691                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrHits::cpu.inst        37242                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrHits::total          37242                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst       625273                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total       625273                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst 123330476661                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total 123330476661                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.025940                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.025940                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 197242.607087                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 197242.607087                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED 1022215897297                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse              255.976221                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs                15820998                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs                625016                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs                 25.312949                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                 199995                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst   255.976221                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst        0.999907                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total           0.999907                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1024::0              17                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::1              61                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::2              27                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::4             151                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses              48834592                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses             48834592                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1022215897297                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                     8204667                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 9077341                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                10710                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation              480297                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                6535533                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                26391                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      4                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           40425851                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.410901                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             1.283730                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               40175437     99.38%     99.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               215183      0.53%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                32874      0.08%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 2264      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   91      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                    2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               50                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             40425851                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                46361831                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                26433981                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      3610                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                      9186                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1022215897297                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                24104891                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       659                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1022215897297                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 1022215897297                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 873208                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 15561779                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                12171840                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           9802                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  35147856                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              12860444                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              265755207                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 34356                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                8064055                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                1729928                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                1652018                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents              35                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands           379098179                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   836693098                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                319285109                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   3469557                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps             302124204                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 76973954                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     773                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 758                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  30093115                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        305468405                       # The number of ROB reads (Count)
system.cpu.rob.writes                       511440103                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                118376832                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  211456406                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                 82689                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_writebacks::samples     17745.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples    625271.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples    121447.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.773698476222                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          1009                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          1009                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              1849059                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               16732                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       827339                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                       93858                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                     827339                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                     93858                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                   80621                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                  76113                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.01                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.87                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                 827339                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                 93858                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   734213                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                    12288                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                      194                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                       20                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        3                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                     755                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     818                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                    1010                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    1009                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    1010                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    1010                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    1010                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    1010                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    1010                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    1010                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    1010                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    1010                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    1010                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    1010                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    1009                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    1009                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    1009                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    1009                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         1009                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean      321.789891                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      26.170985                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev    8829.072812                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-16383         1008     99.90%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::278528-294911            1      0.10%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           1009                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         1009                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.557978                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.538498                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.810924                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               199     19.72%     19.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                56      5.55%     25.27% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18               746     73.93%     99.21% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 8      0.79%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           1009                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                  5159744                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 52949696                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys               6006912                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               51798936.15430216                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               5876363.31608989                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   1022215750634                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                     1109660.31                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst     40017344                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data      7772608                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks      1133824                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 39147643.962313719094                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 7603685.308116183616                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 1109182.515159586677                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst       625271                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data       202068                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks        93858                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst  18087342543                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data   4514076764                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 6886909596829                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     28927.21                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     22339.39                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  73375840.07                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst     40017344                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data     12932352                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        52949696                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst     40017344                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total     40017344                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks      6006912                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total      6006912                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst        625271                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data        202068                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           827339                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks        93858                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total           93858                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst        39147644                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        12651292                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           51798936                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst     39147644                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total       39147644                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks      5876363                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total           5876363                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks      5876363                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst       39147644                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       12651292                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total          57675299                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                746718                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                17716                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         43791                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         98493                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         32171                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3        123832                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4        121663                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         74833                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          4528                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         68808                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         72053                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         68410                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         8059                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11         4910                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        11682                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13         4261                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         2076                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         7148                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          1371                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          1123                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           854                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           979                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          1062                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           996                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           950                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          1093                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          1408                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          1173                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10         1168                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11         1092                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         1323                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          976                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         1124                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               8600456807                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             3733590000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         22601419307                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 11517.68                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            30267.68                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               423085                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               15621                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             56.66                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            88.17                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       325722                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   150.199839                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   110.970985                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   150.481697                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127       172396     52.93%     52.93% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255        98281     30.17%     83.10% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383        22939      7.04%     90.14% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511        16741      5.14%     95.28% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         5317      1.63%     96.92% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         7563      2.32%     99.24% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895          890      0.27%     99.51% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023          331      0.10%     99.61% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151         1264      0.39%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       325722                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead           47789952                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten         1133824                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                46.751329                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 1.109183                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.37                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.37                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.01                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                57.39                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1022215897297                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy       1411685100                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        750309450                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      4056369660                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       43994160                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 80692397760.000015                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 196552930140                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 227012647680                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   510520333950                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    499.425156                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 588429435807                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  34133840000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 399652621490                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        914012820                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        485805540                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      1275196860                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       48483360                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 80692397760.000015                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 152849946000                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 263815160640                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   500081002980                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    489.212704                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 683992256922                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  34133840000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 304089800375                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1022215897297                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              777631                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         93858                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            732969                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                 1                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              49709                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             49709                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         777632                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::system.mem_ctrl.port       605949                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::total       605949                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::system.mem_ctrl.port      1875558                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::total      1875558                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 2481507                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.l1d.mem_side_port::system.mem_ctrl.port     18939264                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1d.mem_side_port::total     18939264                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::system.mem_ctrl.port     40017280                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::total     40017280                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 58956544                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                2                       # Total snoops (Count)
system.membus.snoopTraffic                        128                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             827342                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.003295                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.057307                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   824616     99.67%     99.67% # Request fanout histogram (Count)
system.membus.snoopFanout::1                     2726      0.33%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               827342                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1022215897297                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy         27060670133                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy        13862536126                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy        42488250284                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        1654169                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       826831                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests         2722                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000502                       # Number of seconds simulated (Second)
simTicks                                    502360774                       # Number of ticks simulated (Tick)
finalTick                                1022718258071                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      1.06                       # Real time elapsed on the host (Second)
hostTickRate                                472257654                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8662184                       # Number of bytes of host memory used (Byte)
simInsts                                    118434863                       # Number of instructions simulated (Count)
simOps                                      211560044                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                111126517                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                  198503664                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                            37678                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               0.649274                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               1.540183                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                          126004                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      802                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                         118615                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    261                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                23172                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             38505                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  63                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples               37667                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.149043                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.695946                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                      9955     26.43%     26.43% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                      4091     10.86%     37.29% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                      3251      8.63%     45.92% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                      3694      9.81%     55.73% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                      3897     10.35%     66.07% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                      3912     10.39%     76.46% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                      3232      8.58%     85.04% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                      2680      7.11%     92.15% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                      2955      7.85%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                 37667                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                     656     17.88%     17.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     17.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     17.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     17.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     17.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     17.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     17.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     17.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     17.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     17.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     17.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     17.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     17.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      2      0.05%     17.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     17.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     17.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     17.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     17.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     17.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     17.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     17.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     17.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     17.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     17.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     17.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     17.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     17.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     17.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     17.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     17.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     17.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     17.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     17.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     17.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     17.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     17.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     17.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     17.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     17.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     17.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     17.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     17.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     17.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     17.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     17.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     17.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     17.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     17.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     17.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     17.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     17.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                   1606     43.77%     61.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  1377     37.53%     99.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                22      0.60%     99.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                6      0.16%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         1528      1.29%      1.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu         79258     66.82%     68.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult          450      0.38%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv           117      0.10%     68.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd           87      0.07%     68.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     68.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     68.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     68.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     68.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     68.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     68.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     68.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     68.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     68.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu          106      0.09%     68.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     68.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            2      0.00%     68.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc          482      0.41%     69.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     69.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     69.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     69.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     69.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     69.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     69.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     69.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            7      0.01%     69.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     69.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     69.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt           56      0.05%     69.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     69.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     69.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     69.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     69.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     69.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            7      0.01%     69.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     69.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     69.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     69.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     69.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     69.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     69.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     69.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     69.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     69.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     69.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     69.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     69.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     69.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     69.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     69.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     69.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     69.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead        23059     19.44%     88.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite        13370     11.27%     99.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead           58      0.05%     99.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite           28      0.02%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total         118615                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.148124                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                3669                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.030932                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                   276921                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                  149033                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses          115597                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                      1898                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                     1184                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses              934                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                      119792                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                          964                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                      1028                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                               4                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                              11                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads          24397                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores         15275                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads         8411                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores         5916                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return          2294     19.11%     19.11% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect         2311     19.25%     38.37% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect            0      0.00%     38.37% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond         6805     56.69%     95.06% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond          309      2.57%     97.63% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     97.63% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond          284      2.37%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total          12003                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return          613     19.08%     19.08% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect          630     19.61%     38.70% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect            0      0.00%     38.70% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond         1733     53.95%     92.65% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond           97      3.02%     95.67% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     95.67% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond          139      4.33%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total          3212                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            1      0.44%      0.44% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect           20      8.89%      9.33% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect            0      0.00%      9.33% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond          196     87.11%     96.44% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond            7      3.11%     99.56% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.56% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond            1      0.44%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total          225                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return         1681     19.12%     19.12% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect         1681     19.12%     38.25% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect            0      0.00%     38.25% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond         5071     57.69%     95.94% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond          212      2.41%     98.35% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     98.35% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond          145      1.65%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total         8790                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            1      0.58%      0.58% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect           16      9.30%      9.88% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect            0      0.00%      9.88% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond          150     87.21%     97.09% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond            4      2.33%     99.42% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.42% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond            1      0.58%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total          172                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget         3937     32.80%     32.80% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB         5579     46.48%     79.28% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS         2294     19.11%     98.39% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect          193      1.61%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total        12003                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch           82     36.44%     36.44% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return          142     63.11%     99.56% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            1      0.44%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total          225                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted              6805                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken         2991                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect               225                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss             28                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted           93                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted           132                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups                12003                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                   91                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                    6682                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.556694                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted              29                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups             284                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                193                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               91                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return         2294     19.11%     19.11% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect         2311     19.25%     38.37% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect            0      0.00%     38.37% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond         6805     56.69%     95.06% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond          309      2.57%     97.63% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     97.63% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond          284      2.37%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total        12003                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return         2294     43.11%     43.11% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect           16      0.30%     43.41% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect            0      0.00%     43.41% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond         2719     51.10%     94.51% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond            8      0.15%     94.66% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     94.66% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond          284      5.34%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total          5321                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect           20     21.98%     21.98% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     21.98% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond           64     70.33%     92.31% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond            7      7.69%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total           91                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect           20     21.98%     21.98% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     21.98% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond           64     70.33%     92.31% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond            7      7.69%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total           91                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    502360774                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups          284                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits          193                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses           91                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords            1                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords          285                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                 2924                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                   2924                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes               1243                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                   1681                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct                1680                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 1                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts           20205                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             739                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts               193                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples        34721                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.984879                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.206780                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           12277     35.36%     35.36% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1            4650     13.39%     48.75% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2            2524      7.27%     56.02% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3            4021     11.58%     67.60% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4             918      2.64%     70.25% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5             774      2.23%     72.47% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6             791      2.28%     74.75% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7             539      1.55%     76.31% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8            8227     23.69%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total        34721                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         492                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                  1681                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass         1327      1.28%      1.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu        69336     66.90%     68.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult          384      0.37%     68.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv          105      0.10%     68.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd           64      0.06%     68.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     68.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     68.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     68.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     68.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     68.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     68.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     68.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     68.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     68.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu          106      0.10%     68.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     68.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            2      0.00%     68.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc          318      0.31%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            7      0.01%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt           56      0.05%     69.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     69.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     69.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     69.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     69.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            7      0.01%     69.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     69.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     69.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     69.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     69.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     69.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     69.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     69.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     69.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     69.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     69.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     69.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     69.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     69.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     69.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     69.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     69.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     69.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead        19882     19.18%     88.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite        11958     11.54%     99.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead           58      0.06%     99.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite           28      0.03%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total       103638                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples          8227                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts                58031                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                 103638                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP          58031                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP           103638                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  0.649274                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  1.540183                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs              31926                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                724                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts            101256                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts            19940                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts           11986                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass         1327      1.28%      1.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu        69336     66.90%     68.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult          384      0.37%     68.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv          105      0.10%     68.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd           64      0.06%     68.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     68.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     68.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     68.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     68.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     68.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     68.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     68.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     68.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     68.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu          106      0.10%     68.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     68.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            2      0.00%     68.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc          318      0.31%     69.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     69.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     69.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     69.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     69.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     69.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     69.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     69.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            7      0.01%     69.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     69.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     69.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt           56      0.05%     69.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     69.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     69.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     69.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     69.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     69.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            7      0.01%     69.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     69.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     69.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     69.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     69.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     69.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     69.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     69.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     69.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     69.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     69.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     69.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     69.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     69.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     69.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     69.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     69.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     69.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead        19882     19.18%     88.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite        11958     11.54%     99.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead           58      0.06%     99.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite           28      0.03%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total       103638                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl         8790                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl         6964                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl         1826                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl         5071                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl         3719                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall         1681                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn         1681                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                     6261                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 12217                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                     15613                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                  3147                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    429                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                 5280                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                    32                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                 132718                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   140                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts              117579                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches             9885                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts           22865                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts          13138                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            3.120627                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads          36687                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites         29002                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads           1556                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites           830                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads        137497                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites        86375                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs             36003                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads        54906                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches               8066                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                         32578                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                     922                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                     11925                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                    43                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples              37667                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.767993                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.447467                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                    14011     37.20%     37.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                     1170      3.11%     40.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                     1532      4.07%     44.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                     2026      5.38%     49.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                     2364      6.28%     56.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                     1747      4.64%     60.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                     1890      5.02%     65.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                     1330      3.53%     69.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                    11597     30.79%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total                37667                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts                 80534                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             2.137428                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches              12003                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.318568                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles         4628                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                       429                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                       3688                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                      234                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                 126806                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                    0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                    24397                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                   15275                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   268                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                       156                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                       14                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            239                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect            148                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect           71                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                  219                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                   117272                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                  116531                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                     82034                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                    132997                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        3.092813                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.616811                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data             30204                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total                30204                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data            30204                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total               30204                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data             114                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total                114                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data            114                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total               114                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data     21426131                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total      21426131                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data     21426131                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total     21426131                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data         30318                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total            30318                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data        30318                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total           30318                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.003760                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.003760                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.003760                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.003760                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 187948.517544                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 187948.517544                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 187948.517544                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 187948.517544                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks              42                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total                   42                       # number of writebacks (Count)
system.cpu.l1d.demandMshrHits::cpu.data            35                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total               35                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data           35                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total              35                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data           79                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total             79                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data           79                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total            79                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data     14212978                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total     14212978                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data     14212978                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total     14212978                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.002606                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.002606                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.002606                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.002606                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 179911.113924                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 179911.113924                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 179911.113924                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 179911.113924                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                        79                       # number of replacements (Count)
system.cpu.l1d.LockedRMWReadReq.hits::cpu.data          246                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.hits::total          246                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.accesses::cpu.data          246                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.accesses::total          246                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::cpu.data     21079473                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::total     21079473                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::cpu.data          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::total          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWWriteReq.hits::cpu.data          246                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.hits::total          246                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::cpu.data          246                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::total          246                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.hits::cpu.data           18482                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total              18482                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data            96                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total               96                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data     18266210                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total     18266210                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data        18578                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total          18578                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.005167                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.005167                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 190273.020833                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 190273.020833                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrHits::cpu.data           35                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrHits::total             35                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrMisses::cpu.data           61                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total           61                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data     11293051                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total     11293051                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.003283                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.003283                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 185131.983607                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 185131.983607                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data          11722                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total             11722                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data           18                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total              18                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data      3159921                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total      3159921                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data        11740                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total         11740                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.001533                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.001533                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data 175551.166667                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total 175551.166667                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrMisses::cpu.data           18                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total           18                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data      2919927                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total      2919927                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.001533                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.001533                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data 162218.166667                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total 162218.166667                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED    502360774                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse                     256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs                   21258                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs                    79                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs                269.088608                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1024::0               2                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::1               5                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::2               7                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::3               4                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::4             238                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses                 61699                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses                61699                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED    502360774                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst             11601                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total                11601                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst            11601                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total               11601                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst             324                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total                324                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst            324                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total               324                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst     66531670                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total      66531670                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst     66531670                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total     66531670                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst         11925                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total            11925                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst        11925                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total           11925                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.027170                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.027170                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.027170                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.027170                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 205344.660494                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 205344.660494                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 205344.660494                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 205344.660494                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrHits::cpu.inst            16                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.demandMshrHits::total               16                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.overallMshrHits::cpu.inst           16                       # number of overall MSHR hits (Count)
system.cpu.l1i.overallMshrHits::total              16                       # number of overall MSHR hits (Count)
system.cpu.l1i.demandMshrMisses::cpu.inst          308                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total            308                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst          308                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total           308                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst     60905144                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total     60905144                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst     60905144                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total     60905144                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.025828                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.025828                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.025828                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.025828                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 197743.974026                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 197743.974026                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 197743.974026                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 197743.974026                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                       307                       # number of replacements (Count)
system.cpu.l1i.ReadReq.hits::cpu.inst           11601                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total              11601                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst           324                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total              324                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst     66531670                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total     66531670                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst        11925                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total          11925                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.027170                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.027170                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 205344.660494                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 205344.660494                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrHits::cpu.inst           16                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrHits::total             16                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst          308                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total          308                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst     60905144                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total     60905144                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.025828                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.025828                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 197743.974026                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 197743.974026                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED    502360774                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse                     256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs                   24070                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs                   307                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs                 78.403909                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1024::0              15                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::1              59                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::2              33                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::4             149                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses                 24157                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses                24157                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED    502360774                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                        4028                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    4457                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    4                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 239                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   3290                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   13                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples              19940                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.388566                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             1.096786                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                  19847     99.53%     99.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   84      0.42%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                    9      0.05%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               26                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total                19940                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                   22865                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                   13138                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    502360774                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                   11925                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    502360774                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON    502360774                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    429                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                     7701                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    6016                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                     17184                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                  6337                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                 130143                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                     6                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                   4007                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                    860                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                    816                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands              183759                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                      408324                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                   156343                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                      1576                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps                146510                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    37247                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                     14840                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                           149817                       # The number of ROB reads (Count)
system.cpu.rob.writes                          250656                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                    58031                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                     103638                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    40                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_writebacks::samples         1.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples       308.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples        37.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000000416012                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                  862                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                          387                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                          42                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                        387                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                        42                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      42                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                     41                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       29.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                    387                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                    42                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                      342                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        3                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.bytesReadWrQ                     2688                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                    24768                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                  2688                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               49303212.51555361                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               5350736.24199807                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                      502494104                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                     1171314.93                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        19712                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data         2368                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 39238732.441319152713                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 4713743.832236391492                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst          308                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data           79                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks           42                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst      9204102                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data      1243750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     29883.45                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     15743.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        19648                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data         5056                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total           24704                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        19648                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        19648                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks         2688                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total         2688                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst           307                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data            79                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total              386                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks           42                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total              42                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst        39111334                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        10064480                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           49175814                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst     39111334                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total       39111334                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks      5350736                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total           5350736                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks      5350736                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst       39111334                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       10064480                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total          54526550                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                   345                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                    0                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0            18                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1            47                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2            15                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3            61                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4            58                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5            38                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7            33                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8            34                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9            29                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10            3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11            1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12            4                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13            1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15            2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                  3979102                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat                1725000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat            10447852                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 11533.63                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            30283.63                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                  198                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                   0                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             57.39                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate              nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples          148                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   148.324324                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   111.110006                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   135.823426                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::64-127           80     54.05%     54.05% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-191           28     18.92%     72.97% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::192-255           15     10.14%     83.11% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-319            4      2.70%     85.81% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::320-383            4      2.70%     88.51% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-447            6      4.05%     92.57% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::448-511            4      2.70%     95.27% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-575            3      2.03%     97.30% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::576-639            2      1.35%     98.65% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-703            2      1.35%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total          148                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead              22080                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten               0                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                43.952476                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                        0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.34                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.34                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                57.39                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED    502360774                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy           642600                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy           345345                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy         1927800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 39951600.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy     95425410                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    112548480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      250841235                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    499.324884                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    291746976                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     16900000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    193713798                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy           406980                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy           216315                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy          528360                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 39951600.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy     67070760                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    136426080                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      244600095                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    486.901262                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    353817717                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     16900000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    131643057                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED    502360774                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 368                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty            42                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               344                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                 18                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                18                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            369                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::system.mem_ctrl.port          237                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::total          237                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::system.mem_ctrl.port          922                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::total          922                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    1159                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.l1d.mem_side_port::system.mem_ctrl.port         7744                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1d.mem_side_port::total         7744                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::system.mem_ctrl.port        19648                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::total        19648                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                    27392                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples                387                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.005168                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.071795                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                      385     99.48%     99.48% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        2      0.52%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                  387                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    502360774                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy            12546353                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy            5434805                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy           20884163                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests            773                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          385                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000746                       # Number of seconds simulated (Second)
simTicks                                    746301342                       # Number of ticks simulated (Tick)
finalTick                                1023464559413                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.49                       # Real time elapsed on the host (Second)
hostTickRate                               1529867189                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8675496                       # Number of bytes of host memory used (Byte)
simInsts                                    118475802                       # Number of instructions simulated (Count)
simOps                                      211639015                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                240898485                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                  430322408                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                            55974                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.367254                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.731393                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                          120301                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     1478                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                         108819                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    467                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                42784                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             65362                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 591                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples               55405                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.964065                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.480134                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     26873     48.50%     48.50% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                      6037     10.90%     59.40% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                      3958      7.14%     66.54% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                      3723      6.72%     73.26% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                      3803      6.86%     80.13% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                      3510      6.34%     86.46% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                      3289      5.94%     92.40% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                      2495      4.50%     96.90% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                      1717      3.10%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                 55405                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                    1775     59.07%     59.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     59.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     59.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     59.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     59.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     59.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     59.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     59.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     59.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     59.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     59.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                     12      0.40%     59.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     59.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      2      0.07%     59.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     59.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                     10      0.33%     59.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    18      0.60%     60.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     60.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     60.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     60.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     60.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     60.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     60.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     60.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     60.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     60.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     60.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     60.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     60.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     60.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     60.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     60.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     60.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     60.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     60.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     60.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     60.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     60.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     60.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     60.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     60.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     60.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     60.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     60.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     60.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     60.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     60.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     60.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     60.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     60.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     60.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                    617     20.53%     81.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   427     14.21%     95.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               114      3.79%     99.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               30      1.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         3293      3.03%      3.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu         77242     70.98%     74.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           25      0.02%     74.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv           464      0.43%     74.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd          224      0.21%     74.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     74.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt          350      0.32%     74.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     74.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     74.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     74.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     74.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     74.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd          332      0.31%     75.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu          311      0.29%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt          204      0.19%     75.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc          678      0.62%     76.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     76.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     76.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     76.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift           30      0.03%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            1      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            3      0.00%     76.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            1      0.00%     76.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     76.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     76.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     76.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     76.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     76.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     76.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead        16463     15.13%     91.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite         7208      6.62%     98.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead         1104      1.01%     99.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite          886      0.81%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total         108819                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.944099                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                3005                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.027615                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                   266986                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                  158800                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses          100672                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                      9537                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                     5902                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses             4533                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                      103681                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                         4850                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                      2133                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                             165                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                             569                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads          19970                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores          9226                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads         3568                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores         1972                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch           25      0.16%      0.16% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return           967      6.22%      6.39% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect          971      6.25%     12.64% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect          233      1.50%     14.13% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond        10458     67.31%     81.45% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond         1048      6.75%     88.20% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     88.20% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond         1834     11.80%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total          15536                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch           23      0.30%      0.30% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return          418      5.36%      5.66% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect          520      6.67%     12.33% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          135      1.73%     14.06% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond         4491     57.63%     71.69% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond          636      8.16%     79.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     79.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         1570     20.15%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total          7793                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            4      0.31%      0.31% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            5      0.39%      0.71% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          192     15.09%     15.80% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           83      6.53%     22.33% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond          633     49.76%     72.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          155     12.19%     84.28% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     84.28% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          200     15.72%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total         1272                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            2      0.03%      0.03% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return          550      7.11%      7.14% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect          452      5.84%     12.98% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect           98      1.27%     14.25% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond         5957     77.01%     91.26% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond          412      5.33%     96.59% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     96.59% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond          264      3.41%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total         7735                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            2      0.20%      0.20% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            2      0.20%      0.39% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          107     10.54%     10.94% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           79      7.78%     18.72% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond          550     54.19%     72.91% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond           93      9.16%     82.07% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     82.07% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          182     17.93%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total         1015                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget         9661     62.18%     62.18% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB         4737     30.49%     92.68% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS          967      6.22%     98.90% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect          171      1.10%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total        15536                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch         1081     86.76%     86.76% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return          151     12.12%     98.88% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            5      0.40%     99.28% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            9      0.72%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total         1246                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted             10483                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken         3888                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect              1272                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss            450                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted         1123                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted           149                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups                15536                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  831                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                    6694                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.430870                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted             620                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups            2067                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                171                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             1896                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch           25      0.16%      0.16% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return          967      6.22%      6.39% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect          971      6.25%     12.64% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect          233      1.50%     14.13% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond        10458     67.31%     81.45% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond         1048      6.75%     88.20% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     88.20% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond         1834     11.80%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total        15536                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch           10      0.11%      0.11% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return          967     10.94%     11.05% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          284      3.21%     14.26% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect          233      2.64%     16.90% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond         5283     59.75%     76.65% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          231      2.61%     79.26% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     79.26% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond         1834     20.74%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total          8842                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          192     23.10%     23.10% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     23.10% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond          484     58.24%     81.35% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          155     18.65%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total          831                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          192     23.10%     23.10% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     23.10% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond          484     58.24%     81.35% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          155     18.65%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total          831                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    746301342                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups         2067                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits          171                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         1896                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          283                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords         2350                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                 1622                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                   1622                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes               1073                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                    550                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct                 548                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 2                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts           42108                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             887                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              1024                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples        49077                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.609124                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.637261                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           29012     59.12%     59.12% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1            5714     11.64%     70.76% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2            2783      5.67%     76.43% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3            3279      6.68%     83.11% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4            1118      2.28%     85.39% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5             627      1.28%     86.67% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6             622      1.27%     87.93% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7             861      1.75%     89.69% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8            5061     10.31%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total        49077                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         432                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                   550                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass         1080      1.37%      1.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu        56354     71.36%     72.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           23      0.03%     72.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv          340      0.43%     73.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd          194      0.25%     73.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     73.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt          320      0.41%     73.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     73.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     73.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     73.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     73.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     73.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd          324      0.41%     74.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu          222      0.28%     74.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     74.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt          178      0.23%     74.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc          653      0.83%     75.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     75.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     75.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     75.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift           14      0.02%     75.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     75.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     75.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     75.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            1      0.00%     75.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     75.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     75.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            3      0.00%     75.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     75.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     75.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     75.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     75.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     75.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     75.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     75.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     75.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     75.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     75.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead        11934     15.11%     90.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite         5538      7.01%     97.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead          955      1.21%     98.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite          837      1.06%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total        78971                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples          5061                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts                40939                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                  78971                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP          40939                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP            78971                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.367254                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.731393                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs              19264                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts               4228                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts             75495                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts            12889                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts            6375                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass         1080      1.37%      1.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu        56354     71.36%     72.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult           23      0.03%     72.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv          340      0.43%     73.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd          194      0.25%     73.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     73.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          320      0.41%     73.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     73.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     73.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     73.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     73.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     73.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd          324      0.41%     74.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     74.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu          222      0.28%     74.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     74.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt          178      0.23%     74.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc          653      0.83%     75.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     75.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     75.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     75.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift           14      0.02%     75.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     75.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     75.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     75.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            1      0.00%     75.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     75.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     75.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            3      0.00%     75.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            1      0.00%     75.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     75.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     75.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     75.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     75.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     75.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     75.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     75.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     75.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     75.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     75.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     75.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     75.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     75.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     75.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     75.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     75.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     75.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     75.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     75.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     75.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     75.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     75.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead        11934     15.11%     90.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite         5538      7.01%     97.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead          955      1.21%     98.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite          837      1.06%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total        78971                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl         7735                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl         6821                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl          912                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl         5957                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl         1776                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall          550                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn          550                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                    19206                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 15909                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                     15796                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                  3309                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   1185                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                 4675                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   360                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                 132730                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  1767                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts              106694                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches             9713                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts           17136                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts           7862                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            1.906135                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads          40491                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites         31770                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads           5961                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites          3215                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads        111821                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites        75813                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs             24998                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads        47611                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          180                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches               5875                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                         34145                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    3078                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  140                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          1206                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                      8819                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   576                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples              55405                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.670319                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.465206                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                    32088     57.92%     57.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                     1081      1.95%     59.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                     1172      2.12%     61.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                     1633      2.95%     64.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                     2034      3.67%     68.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                      995      1.80%     70.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                     1630      2.94%     73.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                     1442      2.60%     75.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                    13330     24.06%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total                55405                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts                 77056                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             1.376639                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches              15536                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.277557                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles        18375                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                      1185                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                       6054                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                      236                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                 121779                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  131                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                    19970                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                    9226                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   676                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                       111                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                       62                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            139                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect            187                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         1104                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 1291                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                   106007                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                  105205                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                     73669                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                    114912                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.879533                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.641091                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data             19126                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total                19126                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data            19126                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total               19126                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data            2480                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total               2480                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data           2480                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total              2480                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data    560292659                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total     560292659                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data    560292659                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total    560292659                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data         21606                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total            21606                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data        21606                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total           21606                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.114783                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.114783                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.114783                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.114783                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 225924.459274                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 225924.459274                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 225924.459274                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 225924.459274                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks             443                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total                  443                       # number of writebacks (Count)
system.cpu.l1d.demandMshrHits::cpu.data          1245                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total             1245                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data         1245                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total            1245                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data         1235                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total           1235                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data         1235                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total          1235                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data    277779722                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total    277779722                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data    277779722                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total    277779722                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.057160                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.057160                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.057160                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.057160                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 224922.851822                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 224922.851822                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 224922.851822                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 224922.851822                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                      1242                       # number of replacements (Count)
system.cpu.l1d.LockedRMWReadReq.hits::cpu.data          208                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.hits::total          208                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.misses::cpu.data            8                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.misses::total            8                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.missLatency::cpu.data      1626626                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.missLatency::total      1626626                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.accesses::cpu.data          216                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.accesses::total          216                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.missRate::cpu.data     0.037037                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.missRate::total     0.037037                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::cpu.data 203328.250000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::total 203328.250000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.mshrMisses::cpu.data            8                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMisses::total            8                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::cpu.data     20306159                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::total     20306159                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::cpu.data     0.037037                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::total     0.037037                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::cpu.data 2538269.875000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::total 2538269.875000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWWriteReq.hits::cpu.data          216                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.hits::total          216                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::cpu.data          216                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::total          216                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.hits::cpu.data           13052                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total              13052                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data          2389                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total             2389                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data    540293159                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total    540293159                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data        15441                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total          15441                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.154718                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.154718                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 226158.710339                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 226158.710339                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrHits::cpu.data         1244                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrHits::total           1244                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrMisses::cpu.data         1145                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total         1145                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data    259113522                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total    259113522                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.074153                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.074153                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 226300.019214                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 226300.019214                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data           6074                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total              6074                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data           91                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total              91                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data     19999500                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total     19999500                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data         6165                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total          6165                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.014761                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.014761                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data 219774.725275                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total 219774.725275                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrHits::cpu.data            1                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrHits::total             1                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrMisses::cpu.data           90                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total           90                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data     18666200                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total     18666200                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.014599                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.014599                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data 207402.222222                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total 207402.222222                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED    746301342                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse                     256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs                53765655                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs                  1498                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs              35891.625501                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1024::0              12                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::1              99                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::2             142                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::4               3                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses                 45318                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses                45318                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED    746301342                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst              7222                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total                 7222                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst             7222                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total                7222                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst            1597                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total               1597                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst           1597                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total              1597                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst    332698349                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total     332698349                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst    332698349                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total    332698349                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst          8819                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total             8819                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst         8819                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total            8819                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.181086                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.181086                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.181086                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.181086                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 208327.081403                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 208327.081403                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 208327.081403                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 208327.081403                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrHits::cpu.inst           108                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.demandMshrHits::total              108                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.overallMshrHits::cpu.inst          108                       # number of overall MSHR hits (Count)
system.cpu.l1i.overallMshrHits::total             108                       # number of overall MSHR hits (Count)
system.cpu.l1i.demandMshrMisses::cpu.inst         1489                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total           1489                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst         1489                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total          1489                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst    301925785                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total    301925785                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst    301925785                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total    301925785                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.168840                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.168840                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.168840                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.168840                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 202770.842848                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 202770.842848                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 202770.842848                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 202770.842848                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                      1490                       # number of replacements (Count)
system.cpu.l1i.ReadReq.hits::cpu.inst            7222                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total               7222                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst          1597                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total             1597                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst    332698349                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total    332698349                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst         8819                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total           8819                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.181086                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.181086                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 208327.081403                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 208327.081403                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrHits::cpu.inst          108                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrHits::total            108                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst         1489                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total         1489                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst    301925785                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total    301925785                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.168840                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.168840                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 202770.842848                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 202770.842848                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED    746301342                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse              255.811680                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs                 8242970                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs                  1747                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs               4718.357184                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst   255.811680                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst        0.999264                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total           0.999264                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1024::0              27                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::1             113                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::2             116                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses                 19129                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses                19129                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED    746301342                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                        1422                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    7084                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    6                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 139                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   2857                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   18                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples              12889                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              4.423307                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             5.643083                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                  11228     87.11%     87.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 1154      8.95%     96.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  470      3.65%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   29      0.22%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                    4      0.03%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                    4      0.03%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               53                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total                12889                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                   17145                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                    7868                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       337                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        18                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    746301342                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                    8976                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       412                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    746301342                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON    746301342                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   1185                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                    20889                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    7822                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           2469                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                     17245                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                  5795                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                 128593                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                   154                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                   3224                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                    795                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                    889                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands              202625                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                      409714                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                   140262                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                      7197                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps                129798                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    72781                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     186                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 187                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                     13107                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                           164341                       # The number of ROB reads (Count)
system.cpu.rob.writes                          248590                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                    40939                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                      78971                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    12                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_writebacks::samples       412.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      1488.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples      1153.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       1.998222369026                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds            23                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds            23                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                 5895                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                 390                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         2730                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                         443                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       2730                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                       443                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      89                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                     31                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.15                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.13                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                   2730                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                   443                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     2290                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                      307                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                       34                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        8                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                      22                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      23                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                      23                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                      23                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                      23                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                      23                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                      23                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                      23                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                      23                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                      23                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                      23                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                      23                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                      23                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                      23                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                      22                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                      23                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                      23                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                      23                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples           23                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean    18472.565217                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean     139.896876                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev   88053.111270                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-16383           22     95.65%     95.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::409600-425983            1      4.35%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total             23                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples           23                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.956522                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.955323                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.208514                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 1      4.35%      4.35% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                22     95.65%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total             23                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                     5696                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   174720                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                 28352                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               234114546.18555409                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               37990016.10263753                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                      745501362                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      234951.58                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        95232                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data        73792                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks        26432                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 127605291.107730582356                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 98876949.359686389565                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 35417328.781917154789                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         1488                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data         1242                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks          443                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     45814974                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data     44102674                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 20584912980214                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     30789.63                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     35509.40                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks 46467072190.10                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        95296                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data        79488                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          174784                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        95296                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        95296                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks        28352                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total        28352                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          1489                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data          1242                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             2731                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks          443                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total             443                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst       127691047                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       106509255                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          234200302                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst    127691047                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total      127691047                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     37990016                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          37990016                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     37990016                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst      127691047                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      106509255                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         272190319                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                  2641                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                  413                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           224                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           201                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2            83                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           206                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           257                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           128                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           176                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7            88                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           356                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           134                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          169                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          116                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          117                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          121                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14           93                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          172                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0            99                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1            44                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3            11                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4            30                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5            17                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             7                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7            24                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8            72                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9            69                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            4                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            6                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            6                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13           13                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            6                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            5                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 40398898                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               13205000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat            89917648                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 15296.82                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            34046.82                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 1423                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                 294                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             53.88                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            71.19                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         1341                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   146.087994                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   110.160054                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   146.526534                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          702     52.35%     52.35% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          426     31.77%     84.12% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          118      8.80%     92.92% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511           48      3.58%     96.50% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           16      1.19%     97.69% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767            8      0.60%     98.28% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895            9      0.67%     98.96% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023            7      0.52%     99.48% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151            7      0.52%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         1341                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead             169024                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten           26432                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               226.482240                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                35.417329                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     2.05                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 1.77                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.28                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                56.22                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED    746301342                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          4698120                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          2508495                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy         9738960                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy        1211040                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 59005440.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    303601380                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy     30915360                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      411678795                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    551.625425                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE     77709038                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     24960000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    643632304                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          4848060                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          2580600                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy         9124920                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy         944820                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 59005440.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    293957550                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy     39036480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      409497870                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    548.703114                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE     98916304                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     24960000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    622425038                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED    746301342                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                2636                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           443                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              2289                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                 1                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                 97                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                97                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           2634                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::system.mem_ctrl.port         3727                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::total         3727                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::system.mem_ctrl.port         4469                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::total         4469                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    8196                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.l1d.mem_side_port::system.mem_ctrl.port       107840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1d.mem_side_port::total       107840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::system.mem_ctrl.port        95360                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::total        95360                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   203200                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                1                       # Total snoops (Count)
system.membus.snoopTraffic                         64                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               2732                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.006223                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.078652                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     2715     99.38%     99.38% # Request fanout histogram (Count)
system.membus.snoopFanout::1                       17      0.62%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 2732                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    746301342                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy            96477588                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy           84109452                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy          101639068                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           5464                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         2734                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests           15                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
