

================================================================
== Vivado HLS Report for 'inner_proc'
================================================================
* Date:           Sat Feb  8 14:51:54 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Video_Mandelbrot_Generator
* Solution:       solution2_dataflow
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     2.123|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  801|  801|  801|  801|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- inner   |  800|  800|         1|          -|          -|   800|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      -|      0|     70|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|      -|      -|    -|
|Memory           |        -|      -|      -|      -|    -|
|Multiplexer      |        -|      -|      -|     42|    -|
|Register         |        -|      -|     14|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        0|      0|     14|    112|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      100|     90|  41600|  20800|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        0|      0|   ~0  |   ~0  |    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |col_fu_113_p2         |     +    |      0|  0|  17|          10|           1|
    |ap_block_state2_io    |    and   |      0|  0|   2|           1|           1|
    |icmp_ln30_fu_107_p2   |   icmp   |      0|  0|  13|          10|           9|
    |m_axis_video_TUSER    |   icmp   |      0|  0|  13|          10|           1|
    |tmp_last_V_fu_101_p2  |   icmp   |      0|  0|  13|          10|           9|
    |ap_block_state1       |    or    |      0|  0|   2|           1|           1|
    |or_ln33_fu_119_p2     |    or    |      0|  0|  10|          10|          10|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  70|          52|          32|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  15|          3|    1|          3|
    |ap_done                   |   9|          2|    1|          2|
    |m_axis_video_TDATA_blk_n  |   9|          2|    1|          2|
    |tmp_V_reg_90              |   9|          2|   10|         20|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  42|          9|   13|         27|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |   2|   0|    2|          0|
    |ap_done_reg         |   1|   0|    1|          0|
    |tmp_V_reg_90        |  10|   0|   10|          0|
    |tmp_last_V_reg_136  |   1|   0|    1|          0|
    +--------------------+----+----+-----+-----------+
    |Total               |  14|   0|   14|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+---------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |       inner_proc      | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |       inner_proc      | return value |
|ap_start             |  in |    1| ap_ctrl_hs |       inner_proc      | return value |
|ap_done              | out |    1| ap_ctrl_hs |       inner_proc      | return value |
|ap_continue          |  in |    1| ap_ctrl_hs |       inner_proc      | return value |
|ap_idle              | out |    1| ap_ctrl_hs |       inner_proc      | return value |
|ap_ready             | out |    1| ap_ctrl_hs |       inner_proc      | return value |
|i_op_assign_1        |  in |   10|   ap_none  |     i_op_assign_1     |    scalar    |
|m_axis_video_TDATA   | out |   24|    axis    | m_axis_video_V_data_V |    pointer   |
|m_axis_video_TREADY  |  in |    1|    axis    | m_axis_video_V_data_V |    pointer   |
|m_axis_video_TVALID  | out |    1|    axis    | m_axis_video_V_dest_V |    pointer   |
|m_axis_video_TDEST   | out |    1|    axis    | m_axis_video_V_dest_V |    pointer   |
|m_axis_video_TKEEP   | out |    3|    axis    | m_axis_video_V_keep_V |    pointer   |
|m_axis_video_TSTRB   | out |    3|    axis    | m_axis_video_V_strb_V |    pointer   |
|m_axis_video_TUSER   | out |    1|    axis    | m_axis_video_V_user_V |    pointer   |
|m_axis_video_TLAST   | out |    1|    axis    | m_axis_video_V_last_V |    pointer   |
|m_axis_video_TID     | out |    1|    axis    |  m_axis_video_V_id_V  |    pointer   |
+---------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.70>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %m_axis_video_V_data_V, i3* %m_axis_video_V_keep_V, i3* %m_axis_video_V_strb_V, i1* %m_axis_video_V_user_V, i1* %m_axis_video_V_last_V, i1* %m_axis_video_V_id_V, i1* %m_axis_video_V_dest_V, [5 x i8]* @p_str3, i32 0, i32 0, [5 x i8]* @p_str4, i32 0, i32 0, [10 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 3 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i_op_assign_1_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %i_op_assign_1)"   --->   Operation 4 'read' 'i_op_assign_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.70ns)   --->   "%tmp_last_V = icmp eq i10 %i_op_assign_1_read, -225" [src/cpp/video_mandelbrot_generator.cpp:39]   --->   Operation 5 'icmp' 'tmp_last_V' <Predicate = true> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6 [1/1] (1.66ns)   --->   "br label %0"   --->   Operation 6 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 2.12>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_V = phi i10 [ 0, %entry ], [ %col, %_ZN13ap_fixed_baseILi51ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi50ELi35ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i728.i.i ]"   --->   Operation 7 'phi' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (1.70ns)   --->   "%icmp_ln30 = icmp eq i10 %tmp_V, -224" [src/cpp/video_mandelbrot_generator.cpp:30]   --->   Operation 8 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 800, i64 800, i64 800)"   --->   Operation 9 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (2.12ns)   --->   "%col = add i10 %tmp_V, 1" [src/cpp/video_mandelbrot_generator.cpp:30]   --->   Operation 10 'add' 'col' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30, label %inner_proc.exit, label %_ZN13ap_fixed_baseILi51ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi50ELi35ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i728.i.i" [src/cpp/video_mandelbrot_generator.cpp:30]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str7) nounwind" [src/cpp/video_mandelbrot_generator.cpp:31]   --->   Operation 12 'specloopname' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node tmp_user_V)   --->   "%or_ln33 = or i10 %tmp_V, %i_op_assign_1_read" [src/cpp/video_mandelbrot_generator.cpp:33]   --->   Operation 13 'or' 'or_ln33' <Predicate = (!icmp_ln30)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (1.70ns) (out node of the LUT)   --->   "%tmp_user_V = icmp eq i10 %or_ln33, 0" [src/cpp/video_mandelbrot_generator.cpp:33]   --->   Operation 14 'icmp' 'tmp_user_V' <Predicate = (!icmp_ln30)> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %m_axis_video_V_data_V, i3* %m_axis_video_V_keep_V, i3* %m_axis_video_V_strb_V, i1* %m_axis_video_V_user_V, i1* %m_axis_video_V_last_V, i1* %m_axis_video_V_id_V, i1* %m_axis_video_V_dest_V, i24 -1, i3 undef, i3 undef, i1 %tmp_user_V, i1 %tmp_last_V, i1 undef, i1 undef)" [src/cpp/video_mandelbrot_generator.cpp:97]   --->   Operation 15 'write' <Predicate = (!icmp_ln30)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br label %0" [src/cpp/video_mandelbrot_generator.cpp:30]   --->   Operation 16 'br' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 17 'ret' <Predicate = (icmp_ln30)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i_op_assign_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m_axis_video_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface    ) [ 000]
i_op_assign_1_read (read             ) [ 001]
tmp_last_V         (icmp             ) [ 001]
br_ln0             (br               ) [ 011]
tmp_V              (phi              ) [ 001]
icmp_ln30          (icmp             ) [ 001]
empty              (speclooptripcount) [ 000]
col                (add              ) [ 011]
br_ln30            (br               ) [ 000]
specloopname_ln31  (specloopname     ) [ 000]
or_ln33            (or               ) [ 000]
tmp_user_V         (icmp             ) [ 000]
write_ln97         (write            ) [ 000]
br_ln30            (br               ) [ 011]
ret_ln0            (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i_op_assign_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_op_assign_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="m_axis_video_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="m_axis_video_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="m_axis_video_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="m_axis_video_V_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="m_axis_video_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="m_axis_video_V_id_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="m_axis_video_V_dest_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="i_op_assign_1_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="10" slack="0"/>
<pin id="56" dir="0" index="1" bw="10" slack="0"/>
<pin id="57" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_op_assign_1_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="write_ln97_write_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="24" slack="0"/>
<pin id="63" dir="0" index="2" bw="3" slack="0"/>
<pin id="64" dir="0" index="3" bw="3" slack="0"/>
<pin id="65" dir="0" index="4" bw="1" slack="0"/>
<pin id="66" dir="0" index="5" bw="1" slack="0"/>
<pin id="67" dir="0" index="6" bw="1" slack="0"/>
<pin id="68" dir="0" index="7" bw="1" slack="0"/>
<pin id="69" dir="0" index="8" bw="1" slack="0"/>
<pin id="70" dir="0" index="9" bw="1" slack="0"/>
<pin id="71" dir="0" index="10" bw="1" slack="0"/>
<pin id="72" dir="0" index="11" bw="1" slack="0"/>
<pin id="73" dir="0" index="12" bw="1" slack="1"/>
<pin id="74" dir="0" index="13" bw="1" slack="0"/>
<pin id="75" dir="0" index="14" bw="1" slack="0"/>
<pin id="76" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln97/2 "/>
</bind>
</comp>

<comp id="90" class="1005" name="tmp_V_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="10" slack="1"/>
<pin id="92" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V (phireg) "/>
</bind>
</comp>

<comp id="94" class="1004" name="tmp_V_phi_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="1"/>
<pin id="96" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="10" slack="0"/>
<pin id="98" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="tmp_last_V_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="10" slack="0"/>
<pin id="103" dir="0" index="1" bw="10" slack="0"/>
<pin id="104" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_last_V/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="icmp_ln30_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="10" slack="0"/>
<pin id="109" dir="0" index="1" bw="10" slack="0"/>
<pin id="110" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="col_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="10" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="or_ln33_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="10" slack="0"/>
<pin id="121" dir="0" index="1" bw="10" slack="1"/>
<pin id="122" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln33/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_user_V_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="10" slack="0"/>
<pin id="126" dir="0" index="1" bw="10" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_user_V/2 "/>
</bind>
</comp>

<comp id="131" class="1005" name="i_op_assign_1_read_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="10" slack="1"/>
<pin id="133" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign_1_read "/>
</bind>
</comp>

<comp id="136" class="1005" name="tmp_last_V_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="1"/>
<pin id="138" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="144" class="1005" name="col_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="10" slack="0"/>
<pin id="146" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="col "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="58"><net_src comp="28" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="77"><net_src comp="46" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="78"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="80"><net_src comp="6" pin="0"/><net_sink comp="60" pin=3"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="60" pin=4"/></net>

<net id="82"><net_src comp="10" pin="0"/><net_sink comp="60" pin=5"/></net>

<net id="83"><net_src comp="12" pin="0"/><net_sink comp="60" pin=6"/></net>

<net id="84"><net_src comp="14" pin="0"/><net_sink comp="60" pin=7"/></net>

<net id="85"><net_src comp="48" pin="0"/><net_sink comp="60" pin=8"/></net>

<net id="86"><net_src comp="50" pin="0"/><net_sink comp="60" pin=9"/></net>

<net id="87"><net_src comp="50" pin="0"/><net_sink comp="60" pin=10"/></net>

<net id="88"><net_src comp="52" pin="0"/><net_sink comp="60" pin=13"/></net>

<net id="89"><net_src comp="52" pin="0"/><net_sink comp="60" pin=14"/></net>

<net id="93"><net_src comp="32" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="90" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="105"><net_src comp="54" pin="2"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="30" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="111"><net_src comp="94" pin="4"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="34" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="117"><net_src comp="94" pin="4"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="40" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="123"><net_src comp="94" pin="4"/><net_sink comp="119" pin=0"/></net>

<net id="128"><net_src comp="119" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="32" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="130"><net_src comp="124" pin="2"/><net_sink comp="60" pin=11"/></net>

<net id="134"><net_src comp="54" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="139"><net_src comp="101" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="60" pin=12"/></net>

<net id="147"><net_src comp="113" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="94" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m_axis_video_V_data_V | {2 }
	Port: m_axis_video_V_keep_V | {2 }
	Port: m_axis_video_V_strb_V | {2 }
	Port: m_axis_video_V_user_V | {2 }
	Port: m_axis_video_V_last_V | {2 }
	Port: m_axis_video_V_id_V | {2 }
	Port: m_axis_video_V_dest_V | {2 }
 - Input state : 
	Port: inner_proc : i_op_assign_1 | {1 }
	Port: inner_proc : m_axis_video_V_data_V | {}
	Port: inner_proc : m_axis_video_V_keep_V | {}
	Port: inner_proc : m_axis_video_V_strb_V | {}
	Port: inner_proc : m_axis_video_V_user_V | {}
	Port: inner_proc : m_axis_video_V_last_V | {}
	Port: inner_proc : m_axis_video_V_id_V | {}
	Port: inner_proc : m_axis_video_V_dest_V | {}
  - Chain level:
	State 1
	State 2
		icmp_ln30 : 1
		col : 1
		br_ln30 : 2
		or_ln33 : 1
		tmp_user_V : 1
		write_ln97 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |       tmp_last_V_fu_101       |    0    |    13   |
|   icmp   |        icmp_ln30_fu_107       |    0    |    13   |
|          |       tmp_user_V_fu_124       |    0    |    13   |
|----------|-------------------------------|---------|---------|
|    add   |           col_fu_113          |    0    |    17   |
|----------|-------------------------------|---------|---------|
|    or    |         or_ln33_fu_119        |    0    |    10   |
|----------|-------------------------------|---------|---------|
|   read   | i_op_assign_1_read_read_fu_54 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |     write_ln97_write_fu_60    |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |    66   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|        col_reg_144       |   10   |
|i_op_assign_1_read_reg_131|   10   |
|       tmp_V_reg_90       |   10   |
|    tmp_last_V_reg_136    |    1   |
+--------------------------+--------+
|           Total          |   31   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   66   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   31   |    -   |
+-----------+--------+--------+
|   Total   |   31   |   66   |
+-----------+--------+--------+
