<profile>
    <ReportVersion>
        <Version>2023.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu250-figd2104-2L-e</Part>
        <TopModelName>hls_dummy</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>1.35</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.646</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>22</Best-caseLatency>
            <Average-caseLatency>22</Average-caseLatency>
            <Worst-caseLatency>22</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.110 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.110 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.110 us</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>13</DataflowPipelineThroughput>
            <Interval-min>13</Interval-min>
            <Interval-max>13</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <DSP>200</DSP>
            <FF>8225</FF>
            <LUT>27259</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>5376</BRAM_18K>
            <DSP>12288</DSP>
            <FF>3456000</FF>
            <LUT>1728000</LUT>
            <URAM>1280</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>x_in</name>
            <Object>x_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1600</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_in_ap_vld</name>
            <Object>x_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_0</name>
            <Object>layer2_out_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_0_ap_vld</name>
            <Object>layer2_out_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_1</name>
            <Object>layer2_out_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_1_ap_vld</name>
            <Object>layer2_out_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_2</name>
            <Object>layer2_out_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_2_ap_vld</name>
            <Object>layer2_out_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_3</name>
            <Object>layer2_out_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_3_ap_vld</name>
            <Object>layer2_out_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_4</name>
            <Object>layer2_out_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_4_ap_vld</name>
            <Object>layer2_out_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_5</name>
            <Object>layer2_out_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_5_ap_vld</name>
            <Object>layer2_out_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_6</name>
            <Object>layer2_out_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_6_ap_vld</name>
            <Object>layer2_out_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_7</name>
            <Object>layer2_out_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_7_ap_vld</name>
            <Object>layer2_out_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_8</name>
            <Object>layer2_out_8</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_8_ap_vld</name>
            <Object>layer2_out_8</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_9</name>
            <Object>layer2_out_9</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_9_ap_vld</name>
            <Object>layer2_out_9</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_10</name>
            <Object>layer2_out_10</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_10_ap_vld</name>
            <Object>layer2_out_10</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_11</name>
            <Object>layer2_out_11</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_11_ap_vld</name>
            <Object>layer2_out_11</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_12</name>
            <Object>layer2_out_12</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_12_ap_vld</name>
            <Object>layer2_out_12</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_13</name>
            <Object>layer2_out_13</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_13_ap_vld</name>
            <Object>layer2_out_13</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_14</name>
            <Object>layer2_out_14</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_14_ap_vld</name>
            <Object>layer2_out_14</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>hls_dummy</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>hls_dummy</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>hls_dummy</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>hls_dummy</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>hls_dummy</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>hls_dummy</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>hls_dummy</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_5_4_U0</InstName>
                    <ModuleName>sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_5_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>136</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_operator_s_fu_1388</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1388</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_1398</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1398</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_1408</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1408</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_1416</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1416</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_1426</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1426</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_1436</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1436</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_1444</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1444</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_1454</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1454</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_1464</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1464</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_1472</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1472</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_1482</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1482</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_1492</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1492</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_1500</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1500</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_1510</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1510</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_1520</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1520</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_1528</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1528</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_1538</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1538</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_1548</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1548</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_1556</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1556</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_1566</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1566</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_1576</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1576</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_1584</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1584</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_1594</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1594</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_1604</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1604</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret32_operator_s_fu_1612</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1612</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret33_operator_s_fu_1622</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1622</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret34_operator_s_fu_1632</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1632</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret35_operator_s_fu_1640</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1640</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret36_operator_s_fu_1650</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1650</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret37_operator_s_fu_1660</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1660</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret39_operator_s_fu_1668</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1668</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret40_operator_s_fu_1678</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1678</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret41_operator_s_fu_1688</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1688</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret42_operator_s_fu_1696</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1696</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret43_operator_s_fu_1706</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1706</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret44_operator_s_fu_1716</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1716</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret47_operator_s_fu_1724</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1724</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret48_operator_s_fu_1734</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1734</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret49_operator_s_fu_1744</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1744</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret50_operator_s_fu_1752</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1752</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret51_operator_s_fu_1762</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1762</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret52_operator_s_fu_1772</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1772</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret54_operator_s_fu_1780</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1780</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret55_operator_s_fu_1790</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1790</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret56_operator_s_fu_1800</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1800</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret57_operator_s_fu_1808</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1808</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret58_operator_s_fu_1818</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1818</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret59_operator_s_fu_1828</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1828</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret64_operator_s_fu_1836</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1836</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret65_operator_s_fu_1846</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1846</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret66_operator_s_fu_1856</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1856</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret67_operator_s_fu_1864</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1864</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret68_operator_s_fu_1874</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1874</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret69_operator_s_fu_1884</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1884</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret71_operator_s_fu_1892</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1892</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret72_operator_s_fu_1902</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1902</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret73_operator_s_fu_1912</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1912</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret74_operator_s_fu_1920</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1920</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret75_operator_s_fu_1930</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1930</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret76_operator_s_fu_1940</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1940</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret79_operator_s_fu_1948</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1948</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret80_operator_s_fu_1958</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1958</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret81_operator_s_fu_1968</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1968</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret82_operator_s_fu_1976</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1976</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret83_operator_s_fu_1986</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1986</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret84_operator_s_fu_1996</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1996</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret86_operator_s_fu_2004</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2004</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret87_operator_s_fu_2014</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2014</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret88_operator_s_fu_2024</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2024</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret89_operator_s_fu_2032</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2032</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret90_operator_s_fu_2042</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2042</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret91_operator_s_fu_2052</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2052</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret63_operator_s_fu_2064</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2064</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret98_operator_s_fu_2072</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2072</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret_operator_s_fu_2080</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2080</ID>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln94_fu_3870_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_U0</InstName>
                    <ModuleName>sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>142</ID>
                    <BindInstances>mul_16s_15ns_26_1_1_U10 offset_h_fu_771_p2 offset_w_fu_787_p2 add_ln134_fu_797_p2 add_ln134_40_fu_809_p2 row_fu_831_p2 sub_ln138_fu_853_p2 mul_16s_15s_26_1_1_U11 offset_h_20_fu_881_p2 offset_w_20_fu_894_p2 add_ln134_41_fu_904_p2 add_ln134_42_fu_916_p2 row_20_fu_938_p2 sub_ln138_20_fu_960_p2 mul_16s_15s_26_1_1_U12 offset_h_21_fu_988_p2 offset_w_21_fu_1001_p2 add_ln134_43_fu_1011_p2 add_ln134_44_fu_1023_p2 row_21_fu_1045_p2 sub_ln138_21_fu_1067_p2 mul_16s_15s_26_1_1_U13 offset_h_22_fu_1095_p2 offset_w_22_fu_1108_p2 add_ln134_45_fu_1118_p2 add_ln134_46_fu_1130_p2 row_22_fu_1152_p2 sub_ln138_22_fu_1174_p2 mul_16s_15s_26_1_1_U14 acc_152_fu_4449_p2 mul_16s_15s_26_1_1_U15 mul_16s_15s_26_1_1_U16 mul_16s_15s_26_1_1_U17 mul_16s_15s_26_1_1_U18 mul_16s_15s_26_1_1_U19 acc_161_fu_4485_p2 offset_h_23_fu_1249_p2 offset_w_23_fu_1259_p2 add_ln134_47_fu_1269_p2 add_ln134_48_fu_1281_p2 row_23_fu_1303_p2 sub_ln138_23_fu_1325_p2 mul_16s_15s_26_1_1_U20 mul_16s_15ns_26_1_1_U21 offset_h_24_fu_1350_p2 offset_w_24_fu_1360_p2 add_ln134_49_fu_1370_p2 add_ln134_50_fu_1382_p2 row_24_fu_1404_p2 sub_ln138_24_fu_1426_p2 mul_16s_15s_26_1_1_U22 offset_h_25_fu_1451_p2 offset_w_25_fu_1461_p2 add_ln134_51_fu_1471_p2 add_ln134_52_fu_1483_p2 row_25_fu_1505_p2 sub_ln138_25_fu_1527_p2 mul_16s_15s_26_1_1_U23 offset_h_26_fu_1552_p2 offset_w_26_fu_1562_p2 add_ln134_53_fu_1572_p2 add_ln134_54_fu_1584_p2 row_26_fu_1606_p2 sub_ln138_26_fu_1628_p2 mul_16s_15s_26_1_1_U24 acc_171_fu_4521_p2 mul_16s_15s_26_1_1_U25 mul_16s_15s_26_1_1_U26 mul_16s_15s_26_1_1_U27 mul_16s_15s_26_1_1_U28 mul_16s_15s_26_1_1_U29 acc_181_fu_4557_p2 offset_h_27_fu_1703_p2 offset_w_27_fu_1713_p2 add_ln134_55_fu_1723_p2 add_ln134_56_fu_1735_p2 row_27_fu_1757_p2 sub_ln138_27_fu_1779_p2 mul_16s_15s_26_1_1_U30 offset_h_28_fu_1804_p2 offset_w_28_fu_1814_p2 add_ln134_57_fu_1824_p2 add_ln134_58_fu_1836_p2 row_28_fu_1858_p2 sub_ln138_28_fu_1880_p2 mul_16s_15s_26_1_1_U31 mul_16s_15ns_26_1_1_U32 offset_h_29_fu_1905_p2 offset_w_29_fu_1915_p2 add_ln134_59_fu_1925_p2 add_ln134_60_fu_1937_p2 row_29_fu_1959_p2 sub_ln138_29_fu_1981_p2 mul_16s_15s_26_1_1_U33 offset_h_30_fu_2006_p2 offset_w_30_fu_2016_p2 add_ln134_61_fu_2026_p2 add_ln134_62_fu_2038_p2 row_30_fu_2060_p2 sub_ln138_30_fu_2082_p2 mul_16s_15s_26_1_1_U34 acc_191_fu_4593_p2 mul_16s_15s_26_1_1_U35 mul_16s_15s_26_1_1_U36 mul_16s_15s_26_1_1_U37 mul_16s_15s_26_1_1_U38 mul_16s_15s_26_1_1_U39 acc_201_fu_4629_p2 offset_h_31_fu_2157_p2 offset_w_31_fu_2167_p2 add_ln134_63_fu_2177_p2 add_ln134_64_fu_2189_p2 row_31_fu_2211_p2 sub_ln138_31_fu_2233_p2 mul_16s_15s_26_1_1_U40 offset_h_32_fu_2258_p2 offset_w_32_fu_2268_p2 add_ln134_65_fu_2278_p2 add_ln134_66_fu_2290_p2 row_32_fu_2312_p2 sub_ln138_32_fu_2334_p2 mul_16s_15s_26_1_1_U41 offset_h_33_fu_2359_p2 offset_w_33_fu_2369_p2 add_ln134_67_fu_2379_p2 add_ln134_68_fu_2391_p2 row_33_fu_2413_p2 sub_ln138_33_fu_2435_p2 mul_16s_15s_26_1_1_U42 mul_16s_15ns_26_1_1_U43 offset_h_34_fu_2460_p2 offset_w_34_fu_2470_p2 add_ln134_69_fu_2480_p2 add_ln134_70_fu_2492_p2 row_34_fu_2514_p2 sub_ln138_34_fu_2536_p2 mul_16s_15s_26_1_1_U44 acc_211_fu_4665_p2 mul_16s_15s_26_1_1_U45 mul_16s_15s_26_1_1_U46 mul_16s_15s_26_1_1_U47 mul_16s_15s_26_1_1_U48 mul_16s_15s_26_1_1_U49 acc_221_fu_4701_p2 offset_h_35_fu_2611_p2 offset_w_35_fu_2621_p2 add_ln134_71_fu_2631_p2 add_ln134_72_fu_2643_p2 row_35_fu_2665_p2 sub_ln138_35_fu_2687_p2 mul_16s_15s_26_1_1_U50 offset_h_36_fu_2712_p2 offset_w_36_fu_2722_p2 add_ln134_73_fu_2732_p2 add_ln134_74_fu_2744_p2 row_36_fu_2766_p2 sub_ln138_36_fu_2788_p2 mul_16s_15s_26_1_1_U51 offset_h_37_fu_2813_p2 offset_w_37_fu_2823_p2 add_ln134_75_fu_2833_p2 add_ln134_76_fu_2845_p2 row_37_fu_2867_p2 sub_ln138_37_fu_2889_p2 mul_16s_15s_26_1_1_U52 offset_h_38_fu_2914_p2 offset_w_38_fu_2924_p2 add_ln134_77_fu_2934_p2 add_ln134_78_fu_2946_p2 row_38_fu_2968_p2 sub_ln138_38_fu_2990_p2 mul_16s_15s_26_1_1_U53 mul_16s_15ns_26_1_1_U54 acc_231_fu_4737_p2 mul_16s_15s_26_1_1_U55 mul_16s_15s_26_1_1_U56 mul_16s_15s_26_1_1_U57 mul_16s_15s_26_1_1_U58 mul_16s_15s_26_1_1_U59 acc_241_fu_4773_p2 w2_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_3_U0</InstName>
                    <ModuleName>sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_3_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>173</ID>
                    <BindInstances>mul_16s_15ns_26_1_1_U88 mac_muladd_16s_15s_26ns_26_1_1_U163 mac_muladd_16s_15s_26ns_26_1_1_U163 offset_h_fu_1569_p2 offset_w_fu_1587_p2 add_ln134_fu_1597_p2 add_ln134_1_fu_1609_p2 row_fu_2773_p2 col_fu_2778_p2 w_idx_fu_2835_p2 mul_16s_15s_26_1_1_U89 mac_muladd_16s_15s_26ns_26_1_1_U164 mac_muladd_16s_15s_26ns_26_1_1_U164 offset_h_1_fu_1639_p2 offset_w_1_fu_1653_p2 add_ln134_2_fu_1663_p2 add_ln134_3_fu_1675_p2 row_1_fu_2857_p2 col_1_fu_2862_p2 w_idx_1_fu_2919_p2 mul_16s_15s_26_1_1_U90 mac_muladd_16s_15s_26ns_26_1_1_U165 mac_muladd_16s_15s_26ns_26_1_1_U165 offset_h_2_fu_1705_p2 offset_w_2_fu_1719_p2 add_ln134_4_fu_1729_p2 add_ln134_5_fu_1741_p2 row_2_fu_2930_p2 col_2_fu_2935_p2 w_idx_2_fu_2992_p2 mul_16s_15s_26_1_1_U91 mac_muladd_16s_15s_26ns_26_1_1_U166 mac_muladd_16s_15s_26ns_26_1_1_U166 offset_h_3_fu_1771_p2 offset_w_3_fu_1785_p2 add_ln134_6_fu_1795_p2 add_ln134_7_fu_1807_p2 row_3_fu_3003_p2 col_3_fu_3008_p2 w_idx_3_fu_3065_p2 mul_16s_15s_26_1_1_U92 mac_muladd_16s_15s_26ns_26_1_1_U167 mac_muladd_16s_15s_26ns_26_1_1_U167 acc_6_fu_8846_p2 mul_16s_14ns_26_1_1_U93 mac_muladd_16s_15s_26ns_26_1_1_U168 mac_muladd_16s_15s_26ns_26_1_1_U168 w_idx_4_fu_3087_p2 mul_16s_15s_26_1_1_U94 add_ln148_6_fu_3098_p2 mac_muladd_16s_15s_26ns_26_1_1_U169 mac_muladd_16s_15s_26ns_26_1_1_U169 w_idx_5_fu_3109_p2 mul_16s_15s_26_1_1_U95 add_ln148_8_fu_5238_p2 mac_muladd_16s_15s_26ns_26_1_1_U170 mac_muladd_16s_15s_26ns_26_1_1_U170 w_idx_6_fu_3120_p2 mul_16s_15s_26_1_1_U96 add_ln148_10_fu_5268_p2 mac_muladd_16s_15s_26ns_26_1_1_U171 mac_muladd_16s_15s_26ns_26_1_1_U171 w_idx_7_fu_3131_p2 mul_16s_15s_26_1_1_U97 add_ln148_12_fu_3142_p2 mac_muladd_16s_15s_26ns_26_1_1_U172 mac_muladd_16s_15s_26ns_26_1_1_U172 acc_15_fu_8882_p2 mul_16s_14ns_26_1_1_U98 mac_muladd_16s_15s_26ns_26_1_1_U173 mac_muladd_16s_15s_26ns_26_1_1_U173 w_idx_8_fu_3153_p2 mul_16s_15s_26_1_1_U99 add_ln148_15_fu_3164_p2 mac_muladd_16s_15s_26ns_26_1_1_U174 mac_muladd_16s_15s_26ns_26_1_1_U174 w_idx_9_fu_3175_p2 mul_16s_15s_26_1_1_U100 add_ln148_17_fu_5354_p2 mac_muladd_16s_15s_26ns_26_1_1_U175 mac_muladd_16s_15s_26ns_26_1_1_U175 w_idx_10_fu_3186_p2 mul_16s_15s_26_1_1_U101 add_ln148_19_fu_5384_p2 mac_muladd_16s_15s_26ns_26_1_1_U176 mac_muladd_16s_15s_26ns_26_1_1_U176 w_idx_11_fu_3197_p2 mul_16s_15s_26_1_1_U102 add_ln148_21_fu_3208_p2 mac_muladd_16s_15s_26ns_26_1_1_U177 mac_muladd_16s_15s_26ns_26_1_1_U177 acc_24_fu_8918_p2 offset_h_4_fu_1833_p2 offset_w_4_fu_1843_p2 add_ln134_8_fu_1853_p2 add_ln134_9_fu_1865_p2 row_4_fu_3231_p2 col_4_fu_3236_p2 w_idx_12_fu_3293_p2 mul_16s_15s_26_1_1_U103 mac_muladd_16s_15s_26ns_26_1_1_U178 mac_muladd_16s_15s_26ns_26_1_1_U178 mul_16s_15ns_26_1_1_U104 mac_muladd_16s_15s_26ns_26_1_1_U179 mac_muladd_16s_15s_26ns_26_1_1_U179 offset_h_5_fu_1891_p2 offset_w_5_fu_1901_p2 add_ln134_10_fu_1911_p2 add_ln134_11_fu_1923_p2 row_5_fu_3315_p2 col_5_fu_3320_p2 w_idx_13_fu_3377_p2 mul_16s_15s_26_1_1_U105 mac_muladd_16s_15s_26ns_26_1_1_U180 mac_muladd_16s_15s_26ns_26_1_1_U180 offset_h_6_fu_1949_p2 offset_w_6_fu_1959_p2 add_ln134_12_fu_1969_p2 add_ln134_13_fu_1981_p2 row_6_fu_3388_p2 col_6_fu_3393_p2 w_idx_14_fu_3450_p2 mul_16s_15s_26_1_1_U106 mac_muladd_16s_15s_26ns_26_1_1_U181 mac_muladd_16s_15s_26ns_26_1_1_U181 offset_h_7_fu_2007_p2 offset_w_7_fu_2017_p2 add_ln134_14_fu_2027_p2 add_ln134_15_fu_2039_p2 row_7_fu_3461_p2 col_7_fu_3466_p2 w_idx_15_fu_3523_p2 mul_16s_15s_26_1_1_U107 mac_muladd_16s_15s_26ns_26_1_1_U182 mac_muladd_16s_15s_26ns_26_1_1_U182 acc_34_fu_8954_p2 w_idx_16_fu_3545_p2 mul_16s_15s_26_1_1_U108 add_ln148_28_fu_3556_p2 mac_muladd_16s_15s_26ns_26_1_1_U183 mac_muladd_16s_15s_26ns_26_1_1_U183 mul_16s_14ns_26_1_1_U109 mac_muladd_16s_15s_26ns_26_1_1_U184 mac_muladd_16s_15s_26ns_26_1_1_U184 w_idx_17_fu_3567_p2 mul_16s_15s_26_1_1_U110 add_ln148_31_fu_5586_p2 mac_muladd_16s_15s_26ns_26_1_1_U185 mac_muladd_16s_15s_26ns_26_1_1_U185 w_idx_18_fu_3578_p2 mul_16s_15s_26_1_1_U111 add_ln148_33_fu_5616_p2 mac_muladd_16s_15s_26ns_26_1_1_U186 mac_muladd_16s_15s_26ns_26_1_1_U186 w_idx_19_fu_3589_p2 mul_16s_15s_26_1_1_U112 add_ln148_35_fu_3600_p2 mac_muladd_16s_15s_26ns_26_1_1_U187 mac_muladd_16s_15s_26ns_26_1_1_U187 acc_44_fu_8990_p2 w_idx_20_fu_3611_p2 mul_16s_15s_26_1_1_U113 add_ln148_37_fu_3622_p2 mac_muladd_16s_15s_26ns_26_1_1_U188 mac_muladd_16s_15s_26ns_26_1_1_U188 mul_16s_14ns_26_1_1_U114 mac_muladd_16s_15s_26ns_26_1_1_U189 mac_muladd_16s_15s_26ns_26_1_1_U189 w_idx_21_fu_3633_p2 mul_16s_15s_26_1_1_U115 add_ln148_40_fu_5702_p2 mac_muladd_16s_15s_26ns_26_1_1_U190 mac_muladd_16s_15s_26ns_26_1_1_U190 w_idx_22_fu_3644_p2 mul_16s_15s_26_1_1_U116 add_ln148_42_fu_5732_p2 mac_muladd_16s_15s_26ns_26_1_1_U191 mac_muladd_16s_15s_26ns_26_1_1_U191 w_idx_23_fu_3655_p2 mul_16s_15s_26_1_1_U117 add_ln148_44_fu_3666_p2 mac_muladd_16s_15s_26ns_26_1_1_U192 mac_muladd_16s_15s_26ns_26_1_1_U192 acc_54_fu_9026_p2 offset_h_8_fu_2065_p2 offset_w_8_fu_2075_p2 add_ln134_16_fu_2085_p2 add_ln134_17_fu_2097_p2 row_8_fu_3689_p2 col_8_fu_3694_p2 w_idx_24_fu_3751_p2 mul_16s_15s_26_1_1_U118 mac_muladd_16s_15s_26ns_26_1_1_U193 mac_muladd_16s_15s_26ns_26_1_1_U193 offset_h_9_fu_2123_p2 offset_w_9_fu_2133_p2 add_ln134_18_fu_2143_p2 add_ln134_19_fu_2155_p2 row_9_fu_3773_p2 col_9_fu_3778_p2 w_idx_25_fu_3835_p2 mul_16s_15s_26_1_1_U119 mac_muladd_16s_15s_26ns_26_1_1_U194 mac_muladd_16s_15s_26ns_26_1_1_U194 mul_16s_15ns_26_1_1_U120 mac_muladd_16s_15s_26ns_26_1_1_U195 mac_muladd_16s_15s_26ns_26_1_1_U195 offset_h_10_fu_2181_p2 offset_w_10_fu_2191_p2 add_ln134_20_fu_2201_p2 add_ln134_21_fu_2213_p2 row_10_fu_3846_p2 col_10_fu_3851_p2 w_idx_26_fu_3908_p2 mul_16s_15s_26_1_1_U121 mac_muladd_16s_15s_26ns_26_1_1_U196 mac_muladd_16s_15s_26ns_26_1_1_U196 offset_h_11_fu_2239_p2 offset_w_11_fu_2249_p2 add_ln134_22_fu_2259_p2 add_ln134_23_fu_2271_p2 row_11_fu_3919_p2 col_11_fu_3924_p2 w_idx_27_fu_3981_p2 mul_16s_15s_26_1_1_U122 mac_muladd_16s_15s_26ns_26_1_1_U197 mac_muladd_16s_15s_26ns_26_1_1_U197 acc_64_fu_9062_p2 w_idx_28_fu_4003_p2 mul_16s_15s_26_1_1_U123 add_ln148_51_fu_4014_p2 mac_muladd_16s_15s_26ns_26_1_1_U198 mac_muladd_16s_15s_26ns_26_1_1_U198 w_idx_29_fu_4025_p2 mul_16s_15s_26_1_1_U124 add_ln148_53_fu_5918_p2 mac_muladd_16s_15s_26ns_26_1_1_U199 mac_muladd_16s_15s_26ns_26_1_1_U199 mul_16s_14ns_26_1_1_U125 mac_muladd_16s_15s_26ns_26_1_1_U200 mac_muladd_16s_15s_26ns_26_1_1_U200 w_idx_30_fu_4036_p2 mul_16s_15s_26_1_1_U126 add_ln148_56_fu_5964_p2 mac_muladd_16s_15s_26ns_26_1_1_U201 mac_muladd_16s_15s_26ns_26_1_1_U201 w_idx_31_fu_4047_p2 mul_16s_15s_26_1_1_U127 add_ln148_58_fu_4058_p2 mac_muladd_16s_15s_26ns_26_1_1_U202 mac_muladd_16s_15s_26ns_26_1_1_U202 acc_74_fu_9098_p2 w_idx_32_fu_4069_p2 mul_16s_15s_26_1_1_U128 add_ln148_60_fu_4080_p2 mac_muladd_16s_15s_26ns_26_1_1_U203 mac_muladd_16s_15s_26ns_26_1_1_U203 w_idx_33_fu_4091_p2 mul_16s_15s_26_1_1_U129 add_ln148_62_fu_6034_p2 mac_muladd_16s_15s_26ns_26_1_1_U204 mac_muladd_16s_15s_26ns_26_1_1_U204 mul_16s_14ns_26_1_1_U130 mac_muladd_16s_15s_26ns_26_1_1_U205 mac_muladd_16s_15s_26ns_26_1_1_U205 w_idx_34_fu_4102_p2 mul_16s_15s_26_1_1_U131 add_ln148_65_fu_6080_p2 mac_muladd_16s_15s_26ns_26_1_1_U206 mac_muladd_16s_15s_26ns_26_1_1_U206 w_idx_35_fu_4113_p2 mul_16s_15s_26_1_1_U132 add_ln148_67_fu_4124_p2 mac_muladd_16s_15s_26ns_26_1_1_U207 mac_muladd_16s_15s_26ns_26_1_1_U207 acc_84_fu_9134_p2 offset_h_12_fu_2297_p2 offset_w_12_fu_2307_p2 add_ln134_24_fu_2317_p2 add_ln134_25_fu_2329_p2 row_12_fu_4147_p2 col_12_fu_4152_p2 w_idx_36_fu_4209_p2 mul_16s_15s_26_1_1_U133 mac_muladd_16s_15s_26ns_26_1_1_U208 mac_muladd_16s_15s_26ns_26_1_1_U208 offset_h_13_fu_2355_p2 offset_w_13_fu_2365_p2 add_ln134_26_fu_2375_p2 add_ln134_27_fu_2387_p2 row_13_fu_4231_p2 col_13_fu_4236_p2 w_idx_37_fu_4293_p2 mul_16s_15s_26_1_1_U134 mac_muladd_16s_15s_26ns_26_1_1_U209 mac_muladd_16s_15s_26ns_26_1_1_U209 offset_h_14_fu_2413_p2 offset_w_14_fu_2423_p2 add_ln134_28_fu_2433_p2 add_ln134_29_fu_2445_p2 row_14_fu_4304_p2 col_14_fu_4309_p2 w_idx_38_fu_4366_p2 mul_16s_15s_26_1_1_U135 mac_muladd_16s_15s_26ns_26_1_1_U210 mac_muladd_16s_15s_26ns_26_1_1_U210 mul_16s_15ns_26_1_1_U136 mac_muladd_16s_15s_26ns_26_1_1_U211 mac_muladd_16s_15s_26ns_26_1_1_U211 offset_h_15_fu_2471_p2 offset_w_15_fu_2481_p2 add_ln134_30_fu_2491_p2 add_ln134_31_fu_2503_p2 row_15_fu_4377_p2 col_15_fu_4382_p2 w_idx_39_fu_4439_p2 mul_16s_15s_26_1_1_U137 mac_muladd_16s_15s_26ns_26_1_1_U212 mac_muladd_16s_15s_26ns_26_1_1_U212 acc_94_fu_9170_p2 w_idx_40_fu_4461_p2 mul_16s_15s_26_1_1_U138 add_ln148_74_fu_4472_p2 mac_muladd_16s_15s_26ns_26_1_1_U213 mac_muladd_16s_15s_26ns_26_1_1_U213 w_idx_41_fu_4483_p2 mul_16s_15s_26_1_1_U139 add_ln148_76_fu_6266_p2 mac_muladd_16s_15s_26ns_26_1_1_U214 mac_muladd_16s_15s_26ns_26_1_1_U214 w_idx_42_fu_4494_p2 mul_16s_15s_26_1_1_U140 add_ln148_78_fu_6296_p2 mac_muladd_16s_15s_26ns_26_1_1_U215 mac_muladd_16s_15s_26ns_26_1_1_U215 mul_16s_14ns_26_1_1_U141 mac_muladd_16s_15s_26ns_26_1_1_U216 mac_muladd_16s_15s_26ns_26_1_1_U216 w_idx_43_fu_4505_p2 mul_16s_15s_26_1_1_U142 add_ln148_81_fu_4516_p2 mac_muladd_16s_15s_26ns_26_1_1_U217 mac_muladd_16s_15s_26ns_26_1_1_U217 acc_104_fu_9206_p2 w_idx_44_fu_4527_p2 mul_16s_15s_26_1_1_U143 add_ln148_83_fu_4538_p2 mac_muladd_16s_15s_26ns_26_1_1_U218 mac_muladd_16s_15s_26ns_26_1_1_U218 w_idx_45_fu_4549_p2 mul_16s_15s_26_1_1_U144 add_ln148_85_fu_6382_p2 mac_muladd_16s_15s_26ns_26_1_1_U219 mac_muladd_16s_15s_26ns_26_1_1_U219 w_idx_46_fu_4560_p2 mul_16s_15s_26_1_1_U145 add_ln148_87_fu_6412_p2 mac_muladd_16s_15s_26ns_26_1_1_U220 mac_muladd_16s_15s_26ns_26_1_1_U220 mul_16s_14ns_26_1_1_U146 mac_muladd_16s_15s_26ns_26_1_1_U221 mac_muladd_16s_15s_26ns_26_1_1_U221 w_idx_47_fu_4571_p2 mul_16s_15s_26_1_1_U147 add_ln148_90_fu_4582_p2 mac_muladd_16s_15s_26ns_26_1_1_U222 mac_muladd_16s_15s_26ns_26_1_1_U222 acc_114_fu_9242_p2 offset_h_16_fu_2529_p2 offset_w_16_fu_2539_p2 add_ln134_32_fu_2549_p2 add_ln134_33_fu_2561_p2 row_16_fu_4605_p2 col_16_fu_4610_p2 w_idx_48_fu_4667_p2 mul_16s_15s_26_1_1_U148 mac_muladd_16s_15s_26ns_26_1_1_U223 mac_muladd_16s_15s_26ns_26_1_1_U223 offset_h_17_fu_2587_p2 offset_w_17_fu_2597_p2 add_ln134_34_fu_2607_p2 add_ln134_35_fu_2619_p2 row_17_fu_4689_p2 col_17_fu_4694_p2 w_idx_49_fu_4751_p2 mul_16s_15s_26_1_1_U149 mac_muladd_16s_15s_26ns_26_1_1_U224 mac_muladd_16s_15s_26ns_26_1_1_U224 offset_h_18_fu_2645_p2 offset_w_18_fu_2655_p2 add_ln134_36_fu_2665_p2 add_ln134_37_fu_2677_p2 row_18_fu_4762_p2 col_18_fu_4767_p2 w_idx_50_fu_4824_p2 mul_16s_15s_26_1_1_U150 mac_muladd_16s_15s_26ns_26_1_1_U225 mac_muladd_16s_15s_26ns_26_1_1_U225 offset_h_19_fu_2703_p2 offset_w_19_fu_2713_p2 add_ln134_38_fu_2723_p2 add_ln134_39_fu_2735_p2 row_19_fu_4835_p2 col_19_fu_4840_p2 w_idx_51_fu_4897_p2 mul_16s_15s_26_1_1_U151 mac_muladd_16s_15s_26ns_26_1_1_U226 mac_muladd_16s_15s_26ns_26_1_1_U226 mul_16s_15ns_26_1_1_U152 mac_muladd_16s_15s_26ns_26_1_1_U227 mac_muladd_16s_15s_26ns_26_1_1_U227 acc_124_fu_9278_p2 w_idx_52_fu_4919_p2 mul_16s_15s_26_1_1_U153 add_ln148_97_fu_4930_p2 mac_muladd_16s_15s_26ns_26_1_1_U228 mac_muladd_16s_15s_26ns_26_1_1_U228 w_idx_53_fu_4941_p2 mul_16s_15s_26_1_1_U154 add_ln148_99_fu_6614_p2 mac_muladd_16s_15s_26ns_26_1_1_U229 mac_muladd_16s_15s_26ns_26_1_1_U229 w_idx_54_fu_4952_p2 mul_16s_15s_26_1_1_U155 add_ln148_101_fu_6644_p2 mac_muladd_16s_15s_26ns_26_1_1_U230 mac_muladd_16s_15s_26ns_26_1_1_U230 w_idx_55_fu_4963_p2 mul_16s_15s_26_1_1_U156 add_ln148_103_fu_4974_p2 mac_muladd_16s_15s_26ns_26_1_1_U231 mac_muladd_16s_15s_26ns_26_1_1_U231 mul_16s_14ns_26_1_1_U157 mac_muladd_16s_15s_26ns_26_1_1_U232 mac_muladd_16s_15s_26ns_26_1_1_U232 acc_134_fu_9314_p2 w_idx_56_fu_4985_p2 mul_16s_15s_26_1_1_U158 add_ln148_106_fu_4996_p2 mac_muladd_16s_15s_26ns_26_1_1_U233 mac_muladd_16s_15s_26ns_26_1_1_U233 w_idx_57_fu_5007_p2 mul_16s_15s_26_1_1_U159 add_ln148_108_fu_6730_p2 mac_muladd_16s_15s_26ns_26_1_1_U234 mac_muladd_16s_15s_26ns_26_1_1_U234 w_idx_58_fu_5018_p2 mul_16s_15s_26_1_1_U160 add_ln148_110_fu_6760_p2 mac_muladd_16s_15s_26ns_26_1_1_U235 mac_muladd_16s_15s_26ns_26_1_1_U235 w_idx_59_fu_5029_p2 mul_16s_15s_26_1_1_U161 add_ln148_112_fu_5040_p2 mac_muladd_16s_15s_26ns_26_1_1_U236 mac_muladd_16s_15s_26ns_26_1_1_U236 mul_16s_14ns_26_1_1_U162 mac_muladd_16s_15s_26ns_26_1_1_U237 mac_muladd_16s_15s_26ns_26_1_1_U237 acc_144_fu_9350_p2 w4_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>Block_entry28_proc_U0</InstName>
                    <ModuleName>Block_entry28_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>199</ID>
                </Instance>
            </InstancesList>
            <BindInstances>sparse_arr_hash_reduce_out_9_c_U sparse_arr_hash_reduce_out_8_c_U sparse_arr_hash_reduce_out_7_c_U sparse_arr_hash_reduce_out_6_c_U sparse_arr_hash_reduce_out_5_c_U sparse_arr_hash_reduce_out_4_c_U sparse_arr_hash_reduce_out_3_c_U sparse_arr_hash_reduce_out_2_c_U sparse_arr_hash_reduce_out_1_c_U sparse_arr_hash_reduce_out_c_U sparse_arr_feat_reduce_out_U sparse_arr_feat_reduce_out_1_U sparse_arr_feat_reduce_out_2_U sparse_arr_feat_reduce_out_3_U sparse_arr_feat_reduce_out_4_U sparse_arr_hash_reduce_out_c12_channel_U sparse_arr_hash_reduce_out_1_c13_channel_U sparse_arr_hash_reduce_out_2_c14_channel_U sparse_arr_hash_reduce_out_3_c15_channel_U sparse_arr_hash_reduce_out_4_c16_channel_U sparse_arr_hash_reduce_out_5_c17_channel_U sparse_arr_hash_reduce_out_6_c18_channel_U sparse_arr_hash_reduce_out_7_c19_channel_U sparse_arr_hash_reduce_out_8_c20_channel_U sparse_arr_hash_reduce_out_9_c21_channel_U sparse_arr_feat_conv1_out_U sparse_arr_feat_conv1_out_1_U sparse_arr_feat_conv1_out_2_U sparse_arr_feat_conv1_out_3_U sparse_arr_feat_conv1_out_4_U sparse_arr_feat_conv1_out_5_U sparse_arr_feat_conv1_out_6_U sparse_arr_feat_conv1_out_7_U sparse_arr_feat_conv1_out_8_U sparse_arr_feat_conv1_out_9_U sparse_arr_feat_conv2_out_U sparse_arr_feat_conv2_out_1_U sparse_arr_feat_conv2_out_2_U sparse_arr_feat_conv2_out_3_U sparse_arr_feat_conv2_out_4_U sparse_arr_feat_conv2_out_5_U sparse_arr_feat_conv2_out_6_U sparse_arr_feat_conv2_out_7_U sparse_arr_feat_conv2_out_8_U sparse_arr_feat_conv2_out_9_U sparse_arr_feat_conv2_out_10_U sparse_arr_feat_conv2_out_11_U sparse_arr_feat_conv2_out_12_U sparse_arr_feat_conv2_out_13_U sparse_arr_feat_conv2_out_14_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>operator_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>1.084</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>1</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>0</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>0</UTIL_FF>
                    <LUT>100</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_5_4</Name>
            <Loops>
                <MaxPixelsLoop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.252</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <MaxPixelsLoop>
                        <Name>MaxPixelsLoop</Name>
                        <Slack>3.65</Slack>
                        <TripCount>5</TripCount>
                        <Latency>10</Latency>
                        <AbsoluteTimeLatency>50.000 ns</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_operator_s_fu_1388</Instance>
                            <Instance>grp_operator_s_fu_1398</Instance>
                            <Instance>grp_operator_s_fu_1408</Instance>
                            <Instance>grp_operator_s_fu_1416</Instance>
                            <Instance>grp_operator_s_fu_1426</Instance>
                            <Instance>grp_operator_s_fu_1436</Instance>
                            <Instance>grp_operator_s_fu_1444</Instance>
                            <Instance>grp_operator_s_fu_1454</Instance>
                            <Instance>grp_operator_s_fu_1464</Instance>
                            <Instance>grp_operator_s_fu_1472</Instance>
                            <Instance>grp_operator_s_fu_1482</Instance>
                            <Instance>grp_operator_s_fu_1492</Instance>
                            <Instance>grp_operator_s_fu_1500</Instance>
                            <Instance>grp_operator_s_fu_1510</Instance>
                            <Instance>grp_operator_s_fu_1520</Instance>
                            <Instance>grp_operator_s_fu_1528</Instance>
                            <Instance>grp_operator_s_fu_1538</Instance>
                            <Instance>grp_operator_s_fu_1548</Instance>
                            <Instance>grp_operator_s_fu_1556</Instance>
                            <Instance>grp_operator_s_fu_1566</Instance>
                            <Instance>grp_operator_s_fu_1576</Instance>
                            <Instance>grp_operator_s_fu_1584</Instance>
                            <Instance>grp_operator_s_fu_1594</Instance>
                            <Instance>grp_operator_s_fu_1604</Instance>
                            <Instance>call_ret32_operator_s_fu_1612</Instance>
                            <Instance>call_ret33_operator_s_fu_1622</Instance>
                            <Instance>call_ret34_operator_s_fu_1632</Instance>
                            <Instance>call_ret35_operator_s_fu_1640</Instance>
                            <Instance>call_ret36_operator_s_fu_1650</Instance>
                            <Instance>call_ret37_operator_s_fu_1660</Instance>
                            <Instance>call_ret39_operator_s_fu_1668</Instance>
                            <Instance>call_ret40_operator_s_fu_1678</Instance>
                            <Instance>call_ret41_operator_s_fu_1688</Instance>
                            <Instance>call_ret42_operator_s_fu_1696</Instance>
                            <Instance>call_ret43_operator_s_fu_1706</Instance>
                            <Instance>call_ret44_operator_s_fu_1716</Instance>
                            <Instance>call_ret47_operator_s_fu_1724</Instance>
                            <Instance>call_ret48_operator_s_fu_1734</Instance>
                            <Instance>call_ret49_operator_s_fu_1744</Instance>
                            <Instance>call_ret50_operator_s_fu_1752</Instance>
                            <Instance>call_ret51_operator_s_fu_1762</Instance>
                            <Instance>call_ret52_operator_s_fu_1772</Instance>
                            <Instance>call_ret54_operator_s_fu_1780</Instance>
                            <Instance>call_ret55_operator_s_fu_1790</Instance>
                            <Instance>call_ret56_operator_s_fu_1800</Instance>
                            <Instance>call_ret57_operator_s_fu_1808</Instance>
                            <Instance>call_ret58_operator_s_fu_1818</Instance>
                            <Instance>call_ret59_operator_s_fu_1828</Instance>
                            <Instance>call_ret64_operator_s_fu_1836</Instance>
                            <Instance>call_ret65_operator_s_fu_1846</Instance>
                            <Instance>call_ret66_operator_s_fu_1856</Instance>
                            <Instance>call_ret67_operator_s_fu_1864</Instance>
                            <Instance>call_ret68_operator_s_fu_1874</Instance>
                            <Instance>call_ret69_operator_s_fu_1884</Instance>
                            <Instance>call_ret71_operator_s_fu_1892</Instance>
                            <Instance>call_ret72_operator_s_fu_1902</Instance>
                            <Instance>call_ret73_operator_s_fu_1912</Instance>
                            <Instance>call_ret74_operator_s_fu_1920</Instance>
                            <Instance>call_ret75_operator_s_fu_1930</Instance>
                            <Instance>call_ret76_operator_s_fu_1940</Instance>
                            <Instance>call_ret79_operator_s_fu_1948</Instance>
                            <Instance>call_ret80_operator_s_fu_1958</Instance>
                            <Instance>call_ret81_operator_s_fu_1968</Instance>
                            <Instance>call_ret82_operator_s_fu_1976</Instance>
                            <Instance>call_ret83_operator_s_fu_1986</Instance>
                            <Instance>call_ret84_operator_s_fu_1996</Instance>
                            <Instance>call_ret86_operator_s_fu_2004</Instance>
                            <Instance>call_ret87_operator_s_fu_2014</Instance>
                            <Instance>call_ret88_operator_s_fu_2024</Instance>
                            <Instance>call_ret89_operator_s_fu_2032</Instance>
                            <Instance>call_ret90_operator_s_fu_2042</Instance>
                            <Instance>call_ret91_operator_s_fu_2052</Instance>
                            <Instance>call_ret63_operator_s_fu_2064</Instance>
                            <Instance>call_ret98_operator_s_fu_2072</Instance>
                            <Instance>call_ret_operator_s_fu_2080</Instance>
                        </InstanceList>
                    </MaxPixelsLoop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2462</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>11500</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MaxPixelsLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln94_fu_3870_p2" SOURCE="firmware/hls_dummy.cpp:94" URAM="0" VARIABLE="add_ln94"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.541</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>3</Average-caseLatency>
                    <Worst-caseLatency>3</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>15.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>15.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>50</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>830</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5312</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15ns_26_1_1_U10" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_h_fu_771_p2" SOURCE="firmware/hls_dummy.cpp:191" URAM="0" VARIABLE="offset_h"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_w_fu_787_p2" SOURCE="firmware/hls_dummy.cpp:192" URAM="0" VARIABLE="offset_w"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_fu_797_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_40_fu_809_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="row_fu_831_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="row"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln138_fu_853_p2" SOURCE="firmware/hls_dummy.cpp:138" URAM="0" VARIABLE="sub_ln138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U11" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_h_20_fu_881_p2" SOURCE="firmware/hls_dummy.cpp:191" URAM="0" VARIABLE="offset_h_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_w_20_fu_894_p2" SOURCE="firmware/hls_dummy.cpp:192" URAM="0" VARIABLE="offset_w_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_41_fu_904_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_42_fu_916_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="row_20_fu_938_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="row_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln138_20_fu_960_p2" SOURCE="firmware/hls_dummy.cpp:138" URAM="0" VARIABLE="sub_ln138_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U12" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_h_21_fu_988_p2" SOURCE="firmware/hls_dummy.cpp:191" URAM="0" VARIABLE="offset_h_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_w_21_fu_1001_p2" SOURCE="firmware/hls_dummy.cpp:192" URAM="0" VARIABLE="offset_w_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_43_fu_1011_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_44_fu_1023_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="row_21_fu_1045_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="row_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln138_21_fu_1067_p2" SOURCE="firmware/hls_dummy.cpp:138" URAM="0" VARIABLE="sub_ln138_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U13" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_h_22_fu_1095_p2" SOURCE="firmware/hls_dummy.cpp:191" URAM="0" VARIABLE="offset_h_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_w_22_fu_1108_p2" SOURCE="firmware/hls_dummy.cpp:192" URAM="0" VARIABLE="offset_w_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_45_fu_1118_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_46_fu_1130_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="row_22_fu_1152_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="row_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln138_22_fu_1174_p2" SOURCE="firmware/hls_dummy.cpp:138" URAM="0" VARIABLE="sub_ln138_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U14" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="acc_152_fu_4449_p2" SOURCE="firmware/hls_dummy.cpp:198" URAM="0" VARIABLE="acc_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U15" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U16" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U17" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U18" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U19" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="acc_161_fu_4485_p2" SOURCE="firmware/hls_dummy.cpp:198" URAM="0" VARIABLE="acc_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_h_23_fu_1249_p2" SOURCE="firmware/hls_dummy.cpp:191" URAM="0" VARIABLE="offset_h_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_w_23_fu_1259_p2" SOURCE="firmware/hls_dummy.cpp:192" URAM="0" VARIABLE="offset_w_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_47_fu_1269_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_48_fu_1281_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="row_23_fu_1303_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="row_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln138_23_fu_1325_p2" SOURCE="firmware/hls_dummy.cpp:138" URAM="0" VARIABLE="sub_ln138_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U20" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15ns_26_1_1_U21" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_h_24_fu_1350_p2" SOURCE="firmware/hls_dummy.cpp:191" URAM="0" VARIABLE="offset_h_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_w_24_fu_1360_p2" SOURCE="firmware/hls_dummy.cpp:192" URAM="0" VARIABLE="offset_w_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_49_fu_1370_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_50_fu_1382_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="row_24_fu_1404_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="row_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln138_24_fu_1426_p2" SOURCE="firmware/hls_dummy.cpp:138" URAM="0" VARIABLE="sub_ln138_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U22" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_h_25_fu_1451_p2" SOURCE="firmware/hls_dummy.cpp:191" URAM="0" VARIABLE="offset_h_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_w_25_fu_1461_p2" SOURCE="firmware/hls_dummy.cpp:192" URAM="0" VARIABLE="offset_w_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_51_fu_1471_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_52_fu_1483_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="row_25_fu_1505_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="row_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln138_25_fu_1527_p2" SOURCE="firmware/hls_dummy.cpp:138" URAM="0" VARIABLE="sub_ln138_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U23" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_h_26_fu_1552_p2" SOURCE="firmware/hls_dummy.cpp:191" URAM="0" VARIABLE="offset_h_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_w_26_fu_1562_p2" SOURCE="firmware/hls_dummy.cpp:192" URAM="0" VARIABLE="offset_w_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_53_fu_1572_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_54_fu_1584_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="row_26_fu_1606_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="row_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln138_26_fu_1628_p2" SOURCE="firmware/hls_dummy.cpp:138" URAM="0" VARIABLE="sub_ln138_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U24" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="acc_171_fu_4521_p2" SOURCE="firmware/hls_dummy.cpp:198" URAM="0" VARIABLE="acc_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U25" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U26" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U27" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U28" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U29" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="acc_181_fu_4557_p2" SOURCE="firmware/hls_dummy.cpp:198" URAM="0" VARIABLE="acc_181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_h_27_fu_1703_p2" SOURCE="firmware/hls_dummy.cpp:191" URAM="0" VARIABLE="offset_h_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_w_27_fu_1713_p2" SOURCE="firmware/hls_dummy.cpp:192" URAM="0" VARIABLE="offset_w_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_55_fu_1723_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_56_fu_1735_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="row_27_fu_1757_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="row_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln138_27_fu_1779_p2" SOURCE="firmware/hls_dummy.cpp:138" URAM="0" VARIABLE="sub_ln138_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U30" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_h_28_fu_1804_p2" SOURCE="firmware/hls_dummy.cpp:191" URAM="0" VARIABLE="offset_h_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_w_28_fu_1814_p2" SOURCE="firmware/hls_dummy.cpp:192" URAM="0" VARIABLE="offset_w_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_57_fu_1824_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_58_fu_1836_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="row_28_fu_1858_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="row_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln138_28_fu_1880_p2" SOURCE="firmware/hls_dummy.cpp:138" URAM="0" VARIABLE="sub_ln138_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U31" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15ns_26_1_1_U32" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_h_29_fu_1905_p2" SOURCE="firmware/hls_dummy.cpp:191" URAM="0" VARIABLE="offset_h_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_w_29_fu_1915_p2" SOURCE="firmware/hls_dummy.cpp:192" URAM="0" VARIABLE="offset_w_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_59_fu_1925_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_60_fu_1937_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="row_29_fu_1959_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="row_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln138_29_fu_1981_p2" SOURCE="firmware/hls_dummy.cpp:138" URAM="0" VARIABLE="sub_ln138_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U33" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_h_30_fu_2006_p2" SOURCE="firmware/hls_dummy.cpp:191" URAM="0" VARIABLE="offset_h_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_w_30_fu_2016_p2" SOURCE="firmware/hls_dummy.cpp:192" URAM="0" VARIABLE="offset_w_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_61_fu_2026_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_62_fu_2038_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="row_30_fu_2060_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="row_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln138_30_fu_2082_p2" SOURCE="firmware/hls_dummy.cpp:138" URAM="0" VARIABLE="sub_ln138_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U34" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="acc_191_fu_4593_p2" SOURCE="firmware/hls_dummy.cpp:198" URAM="0" VARIABLE="acc_191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U35" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U36" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U37" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U38" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U39" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="acc_201_fu_4629_p2" SOURCE="firmware/hls_dummy.cpp:198" URAM="0" VARIABLE="acc_201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_h_31_fu_2157_p2" SOURCE="firmware/hls_dummy.cpp:191" URAM="0" VARIABLE="offset_h_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_w_31_fu_2167_p2" SOURCE="firmware/hls_dummy.cpp:192" URAM="0" VARIABLE="offset_w_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_63_fu_2177_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_64_fu_2189_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="row_31_fu_2211_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="row_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln138_31_fu_2233_p2" SOURCE="firmware/hls_dummy.cpp:138" URAM="0" VARIABLE="sub_ln138_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U40" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_h_32_fu_2258_p2" SOURCE="firmware/hls_dummy.cpp:191" URAM="0" VARIABLE="offset_h_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_w_32_fu_2268_p2" SOURCE="firmware/hls_dummy.cpp:192" URAM="0" VARIABLE="offset_w_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_65_fu_2278_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_66_fu_2290_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="row_32_fu_2312_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="row_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln138_32_fu_2334_p2" SOURCE="firmware/hls_dummy.cpp:138" URAM="0" VARIABLE="sub_ln138_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U41" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_h_33_fu_2359_p2" SOURCE="firmware/hls_dummy.cpp:191" URAM="0" VARIABLE="offset_h_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_w_33_fu_2369_p2" SOURCE="firmware/hls_dummy.cpp:192" URAM="0" VARIABLE="offset_w_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_67_fu_2379_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_68_fu_2391_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="row_33_fu_2413_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="row_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln138_33_fu_2435_p2" SOURCE="firmware/hls_dummy.cpp:138" URAM="0" VARIABLE="sub_ln138_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U42" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15ns_26_1_1_U43" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_h_34_fu_2460_p2" SOURCE="firmware/hls_dummy.cpp:191" URAM="0" VARIABLE="offset_h_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_w_34_fu_2470_p2" SOURCE="firmware/hls_dummy.cpp:192" URAM="0" VARIABLE="offset_w_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_69_fu_2480_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_70_fu_2492_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="row_34_fu_2514_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="row_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln138_34_fu_2536_p2" SOURCE="firmware/hls_dummy.cpp:138" URAM="0" VARIABLE="sub_ln138_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U44" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="acc_211_fu_4665_p2" SOURCE="firmware/hls_dummy.cpp:198" URAM="0" VARIABLE="acc_211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U45" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U46" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U47" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U48" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U49" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="acc_221_fu_4701_p2" SOURCE="firmware/hls_dummy.cpp:198" URAM="0" VARIABLE="acc_221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_h_35_fu_2611_p2" SOURCE="firmware/hls_dummy.cpp:191" URAM="0" VARIABLE="offset_h_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_w_35_fu_2621_p2" SOURCE="firmware/hls_dummy.cpp:192" URAM="0" VARIABLE="offset_w_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_71_fu_2631_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_72_fu_2643_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="row_35_fu_2665_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="row_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln138_35_fu_2687_p2" SOURCE="firmware/hls_dummy.cpp:138" URAM="0" VARIABLE="sub_ln138_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U50" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_h_36_fu_2712_p2" SOURCE="firmware/hls_dummy.cpp:191" URAM="0" VARIABLE="offset_h_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_w_36_fu_2722_p2" SOURCE="firmware/hls_dummy.cpp:192" URAM="0" VARIABLE="offset_w_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_73_fu_2732_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_74_fu_2744_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="row_36_fu_2766_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="row_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln138_36_fu_2788_p2" SOURCE="firmware/hls_dummy.cpp:138" URAM="0" VARIABLE="sub_ln138_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U51" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_h_37_fu_2813_p2" SOURCE="firmware/hls_dummy.cpp:191" URAM="0" VARIABLE="offset_h_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_w_37_fu_2823_p2" SOURCE="firmware/hls_dummy.cpp:192" URAM="0" VARIABLE="offset_w_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_75_fu_2833_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_76_fu_2845_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="row_37_fu_2867_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="row_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln138_37_fu_2889_p2" SOURCE="firmware/hls_dummy.cpp:138" URAM="0" VARIABLE="sub_ln138_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U52" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_h_38_fu_2914_p2" SOURCE="firmware/hls_dummy.cpp:191" URAM="0" VARIABLE="offset_h_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_w_38_fu_2924_p2" SOURCE="firmware/hls_dummy.cpp:192" URAM="0" VARIABLE="offset_w_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_77_fu_2934_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_78_fu_2946_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="row_38_fu_2968_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="row_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln138_38_fu_2990_p2" SOURCE="firmware/hls_dummy.cpp:138" URAM="0" VARIABLE="sub_ln138_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U53" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15ns_26_1_1_U54" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="acc_231_fu_4737_p2" SOURCE="firmware/hls_dummy.cpp:198" URAM="0" VARIABLE="acc_231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U55" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U56" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U57" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U58" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U59" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="acc_241_fu_4773_p2" SOURCE="firmware/hls_dummy.cpp:198" URAM="0" VARIABLE="acc_241"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="w2_U" SOURCE="" URAM="0" VARIABLE="w2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_3_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.646</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>4</Average-caseLatency>
                    <Worst-caseLatency>4</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>150</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>3331</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>8837</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15ns_26_1_1_U88" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U163" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U163" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_h_fu_1569_p2" SOURCE="firmware/hls_dummy.cpp:191" URAM="0" VARIABLE="offset_h"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_w_fu_1587_p2" SOURCE="firmware/hls_dummy.cpp:192" URAM="0" VARIABLE="offset_w"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_fu_1597_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_1_fu_1609_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="row_fu_2773_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="row"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="col_fu_2778_p2" SOURCE="firmware/hls_dummy.cpp:136" URAM="0" VARIABLE="col"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="w_idx_fu_2835_p2" SOURCE="firmware/hls_dummy.cpp:141" URAM="0" VARIABLE="w_idx"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U89" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U164" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U164" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_h_1_fu_1639_p2" SOURCE="firmware/hls_dummy.cpp:191" URAM="0" VARIABLE="offset_h_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_w_1_fu_1653_p2" SOURCE="firmware/hls_dummy.cpp:192" URAM="0" VARIABLE="offset_w_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_2_fu_1663_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_3_fu_1675_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="row_1_fu_2857_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="row_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="col_1_fu_2862_p2" SOURCE="firmware/hls_dummy.cpp:136" URAM="0" VARIABLE="col_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="w_idx_1_fu_2919_p2" SOURCE="firmware/hls_dummy.cpp:141" URAM="0" VARIABLE="w_idx_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U90" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U165" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U165" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_h_2_fu_1705_p2" SOURCE="firmware/hls_dummy.cpp:191" URAM="0" VARIABLE="offset_h_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_w_2_fu_1719_p2" SOURCE="firmware/hls_dummy.cpp:192" URAM="0" VARIABLE="offset_w_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_4_fu_1729_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_5_fu_1741_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="row_2_fu_2930_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="row_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="col_2_fu_2935_p2" SOURCE="firmware/hls_dummy.cpp:136" URAM="0" VARIABLE="col_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="w_idx_2_fu_2992_p2" SOURCE="firmware/hls_dummy.cpp:141" URAM="0" VARIABLE="w_idx_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U91" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U166" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U166" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_h_3_fu_1771_p2" SOURCE="firmware/hls_dummy.cpp:191" URAM="0" VARIABLE="offset_h_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_w_3_fu_1785_p2" SOURCE="firmware/hls_dummy.cpp:192" URAM="0" VARIABLE="offset_w_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_6_fu_1795_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_7_fu_1807_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="row_3_fu_3003_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="row_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="col_3_fu_3008_p2" SOURCE="firmware/hls_dummy.cpp:136" URAM="0" VARIABLE="col_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="w_idx_3_fu_3065_p2" SOURCE="firmware/hls_dummy.cpp:141" URAM="0" VARIABLE="w_idx_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U92" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U167" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U167" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="acc_6_fu_8846_p2" SOURCE="firmware/hls_dummy.cpp:198" URAM="0" VARIABLE="acc_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_26_1_1_U93" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U168" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U168" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="w_idx_4_fu_3087_p2" SOURCE="firmware/hls_dummy.cpp:141" URAM="0" VARIABLE="w_idx_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U94" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_6_fu_3098_p2" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U169" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U169" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="w_idx_5_fu_3109_p2" SOURCE="firmware/hls_dummy.cpp:141" URAM="0" VARIABLE="w_idx_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U95" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_8_fu_5238_p2" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U170" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U170" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="w_idx_6_fu_3120_p2" SOURCE="firmware/hls_dummy.cpp:141" URAM="0" VARIABLE="w_idx_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U96" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_10_fu_5268_p2" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U171" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U171" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="w_idx_7_fu_3131_p2" SOURCE="firmware/hls_dummy.cpp:141" URAM="0" VARIABLE="w_idx_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U97" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_12_fu_3142_p2" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U172" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U172" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="acc_15_fu_8882_p2" SOURCE="firmware/hls_dummy.cpp:198" URAM="0" VARIABLE="acc_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_26_1_1_U98" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U173" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U173" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="w_idx_8_fu_3153_p2" SOURCE="firmware/hls_dummy.cpp:141" URAM="0" VARIABLE="w_idx_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U99" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_15_fu_3164_p2" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U174" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U174" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="w_idx_9_fu_3175_p2" SOURCE="firmware/hls_dummy.cpp:141" URAM="0" VARIABLE="w_idx_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U100" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_17_fu_5354_p2" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U175" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U175" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="w_idx_10_fu_3186_p2" SOURCE="firmware/hls_dummy.cpp:141" URAM="0" VARIABLE="w_idx_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U101" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_19_fu_5384_p2" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U176" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U176" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="w_idx_11_fu_3197_p2" SOURCE="firmware/hls_dummy.cpp:141" URAM="0" VARIABLE="w_idx_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U102" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_21_fu_3208_p2" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U177" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U177" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="acc_24_fu_8918_p2" SOURCE="firmware/hls_dummy.cpp:198" URAM="0" VARIABLE="acc_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_h_4_fu_1833_p2" SOURCE="firmware/hls_dummy.cpp:191" URAM="0" VARIABLE="offset_h_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_w_4_fu_1843_p2" SOURCE="firmware/hls_dummy.cpp:192" URAM="0" VARIABLE="offset_w_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_8_fu_1853_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_9_fu_1865_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="row_4_fu_3231_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="row_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="col_4_fu_3236_p2" SOURCE="firmware/hls_dummy.cpp:136" URAM="0" VARIABLE="col_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="w_idx_12_fu_3293_p2" SOURCE="firmware/hls_dummy.cpp:141" URAM="0" VARIABLE="w_idx_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U103" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U178" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U178" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15ns_26_1_1_U104" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U179" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U179" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_h_5_fu_1891_p2" SOURCE="firmware/hls_dummy.cpp:191" URAM="0" VARIABLE="offset_h_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_w_5_fu_1901_p2" SOURCE="firmware/hls_dummy.cpp:192" URAM="0" VARIABLE="offset_w_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_10_fu_1911_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_11_fu_1923_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="row_5_fu_3315_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="row_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="col_5_fu_3320_p2" SOURCE="firmware/hls_dummy.cpp:136" URAM="0" VARIABLE="col_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="w_idx_13_fu_3377_p2" SOURCE="firmware/hls_dummy.cpp:141" URAM="0" VARIABLE="w_idx_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U105" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U180" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U180" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_h_6_fu_1949_p2" SOURCE="firmware/hls_dummy.cpp:191" URAM="0" VARIABLE="offset_h_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_w_6_fu_1959_p2" SOURCE="firmware/hls_dummy.cpp:192" URAM="0" VARIABLE="offset_w_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_12_fu_1969_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_13_fu_1981_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="row_6_fu_3388_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="row_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="col_6_fu_3393_p2" SOURCE="firmware/hls_dummy.cpp:136" URAM="0" VARIABLE="col_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="w_idx_14_fu_3450_p2" SOURCE="firmware/hls_dummy.cpp:141" URAM="0" VARIABLE="w_idx_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U106" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U181" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U181" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_h_7_fu_2007_p2" SOURCE="firmware/hls_dummy.cpp:191" URAM="0" VARIABLE="offset_h_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_w_7_fu_2017_p2" SOURCE="firmware/hls_dummy.cpp:192" URAM="0" VARIABLE="offset_w_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_14_fu_2027_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_15_fu_2039_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="row_7_fu_3461_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="row_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="col_7_fu_3466_p2" SOURCE="firmware/hls_dummy.cpp:136" URAM="0" VARIABLE="col_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="w_idx_15_fu_3523_p2" SOURCE="firmware/hls_dummy.cpp:141" URAM="0" VARIABLE="w_idx_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U107" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U182" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U182" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="acc_34_fu_8954_p2" SOURCE="firmware/hls_dummy.cpp:198" URAM="0" VARIABLE="acc_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="w_idx_16_fu_3545_p2" SOURCE="firmware/hls_dummy.cpp:141" URAM="0" VARIABLE="w_idx_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U108" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_28_fu_3556_p2" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U183" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U183" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_26_1_1_U109" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U184" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U184" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="w_idx_17_fu_3567_p2" SOURCE="firmware/hls_dummy.cpp:141" URAM="0" VARIABLE="w_idx_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U110" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_31_fu_5586_p2" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U185" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U185" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="w_idx_18_fu_3578_p2" SOURCE="firmware/hls_dummy.cpp:141" URAM="0" VARIABLE="w_idx_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U111" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_33_fu_5616_p2" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U186" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U186" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="w_idx_19_fu_3589_p2" SOURCE="firmware/hls_dummy.cpp:141" URAM="0" VARIABLE="w_idx_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U112" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_35_fu_3600_p2" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U187" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U187" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="acc_44_fu_8990_p2" SOURCE="firmware/hls_dummy.cpp:198" URAM="0" VARIABLE="acc_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="w_idx_20_fu_3611_p2" SOURCE="firmware/hls_dummy.cpp:141" URAM="0" VARIABLE="w_idx_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U113" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_37_fu_3622_p2" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U188" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U188" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_26_1_1_U114" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U189" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U189" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="w_idx_21_fu_3633_p2" SOURCE="firmware/hls_dummy.cpp:141" URAM="0" VARIABLE="w_idx_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U115" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_40_fu_5702_p2" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U190" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U190" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="w_idx_22_fu_3644_p2" SOURCE="firmware/hls_dummy.cpp:141" URAM="0" VARIABLE="w_idx_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U116" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_42_fu_5732_p2" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U191" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U191" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="w_idx_23_fu_3655_p2" SOURCE="firmware/hls_dummy.cpp:141" URAM="0" VARIABLE="w_idx_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U117" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_44_fu_3666_p2" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U192" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U192" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="acc_54_fu_9026_p2" SOURCE="firmware/hls_dummy.cpp:198" URAM="0" VARIABLE="acc_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_h_8_fu_2065_p2" SOURCE="firmware/hls_dummy.cpp:191" URAM="0" VARIABLE="offset_h_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_w_8_fu_2075_p2" SOURCE="firmware/hls_dummy.cpp:192" URAM="0" VARIABLE="offset_w_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_16_fu_2085_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_17_fu_2097_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="row_8_fu_3689_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="row_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="col_8_fu_3694_p2" SOURCE="firmware/hls_dummy.cpp:136" URAM="0" VARIABLE="col_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="w_idx_24_fu_3751_p2" SOURCE="firmware/hls_dummy.cpp:141" URAM="0" VARIABLE="w_idx_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U118" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U193" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U193" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_h_9_fu_2123_p2" SOURCE="firmware/hls_dummy.cpp:191" URAM="0" VARIABLE="offset_h_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_w_9_fu_2133_p2" SOURCE="firmware/hls_dummy.cpp:192" URAM="0" VARIABLE="offset_w_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_18_fu_2143_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_19_fu_2155_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="row_9_fu_3773_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="row_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="col_9_fu_3778_p2" SOURCE="firmware/hls_dummy.cpp:136" URAM="0" VARIABLE="col_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="w_idx_25_fu_3835_p2" SOURCE="firmware/hls_dummy.cpp:141" URAM="0" VARIABLE="w_idx_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U119" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U194" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U194" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15ns_26_1_1_U120" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U195" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U195" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_h_10_fu_2181_p2" SOURCE="firmware/hls_dummy.cpp:191" URAM="0" VARIABLE="offset_h_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_w_10_fu_2191_p2" SOURCE="firmware/hls_dummy.cpp:192" URAM="0" VARIABLE="offset_w_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_20_fu_2201_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_21_fu_2213_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="row_10_fu_3846_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="row_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="col_10_fu_3851_p2" SOURCE="firmware/hls_dummy.cpp:136" URAM="0" VARIABLE="col_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="w_idx_26_fu_3908_p2" SOURCE="firmware/hls_dummy.cpp:141" URAM="0" VARIABLE="w_idx_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U121" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U196" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U196" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_h_11_fu_2239_p2" SOURCE="firmware/hls_dummy.cpp:191" URAM="0" VARIABLE="offset_h_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_w_11_fu_2249_p2" SOURCE="firmware/hls_dummy.cpp:192" URAM="0" VARIABLE="offset_w_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_22_fu_2259_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_23_fu_2271_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="row_11_fu_3919_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="row_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="col_11_fu_3924_p2" SOURCE="firmware/hls_dummy.cpp:136" URAM="0" VARIABLE="col_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="w_idx_27_fu_3981_p2" SOURCE="firmware/hls_dummy.cpp:141" URAM="0" VARIABLE="w_idx_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U122" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U197" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U197" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="acc_64_fu_9062_p2" SOURCE="firmware/hls_dummy.cpp:198" URAM="0" VARIABLE="acc_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="w_idx_28_fu_4003_p2" SOURCE="firmware/hls_dummy.cpp:141" URAM="0" VARIABLE="w_idx_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U123" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_51_fu_4014_p2" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U198" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U198" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="w_idx_29_fu_4025_p2" SOURCE="firmware/hls_dummy.cpp:141" URAM="0" VARIABLE="w_idx_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U124" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_53_fu_5918_p2" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U199" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U199" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_26_1_1_U125" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U200" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U200" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="w_idx_30_fu_4036_p2" SOURCE="firmware/hls_dummy.cpp:141" URAM="0" VARIABLE="w_idx_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U126" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_56_fu_5964_p2" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U201" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U201" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="w_idx_31_fu_4047_p2" SOURCE="firmware/hls_dummy.cpp:141" URAM="0" VARIABLE="w_idx_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U127" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_58_fu_4058_p2" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U202" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U202" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="acc_74_fu_9098_p2" SOURCE="firmware/hls_dummy.cpp:198" URAM="0" VARIABLE="acc_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="w_idx_32_fu_4069_p2" SOURCE="firmware/hls_dummy.cpp:141" URAM="0" VARIABLE="w_idx_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U128" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_60_fu_4080_p2" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U203" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U203" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="w_idx_33_fu_4091_p2" SOURCE="firmware/hls_dummy.cpp:141" URAM="0" VARIABLE="w_idx_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U129" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_62_fu_6034_p2" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U204" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U204" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_26_1_1_U130" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U205" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U205" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="w_idx_34_fu_4102_p2" SOURCE="firmware/hls_dummy.cpp:141" URAM="0" VARIABLE="w_idx_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U131" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_65_fu_6080_p2" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U206" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U206" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="w_idx_35_fu_4113_p2" SOURCE="firmware/hls_dummy.cpp:141" URAM="0" VARIABLE="w_idx_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U132" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_67_fu_4124_p2" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U207" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U207" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="acc_84_fu_9134_p2" SOURCE="firmware/hls_dummy.cpp:198" URAM="0" VARIABLE="acc_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_h_12_fu_2297_p2" SOURCE="firmware/hls_dummy.cpp:191" URAM="0" VARIABLE="offset_h_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_w_12_fu_2307_p2" SOURCE="firmware/hls_dummy.cpp:192" URAM="0" VARIABLE="offset_w_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_24_fu_2317_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_25_fu_2329_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="row_12_fu_4147_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="row_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="col_12_fu_4152_p2" SOURCE="firmware/hls_dummy.cpp:136" URAM="0" VARIABLE="col_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="w_idx_36_fu_4209_p2" SOURCE="firmware/hls_dummy.cpp:141" URAM="0" VARIABLE="w_idx_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U133" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U208" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U208" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_h_13_fu_2355_p2" SOURCE="firmware/hls_dummy.cpp:191" URAM="0" VARIABLE="offset_h_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_w_13_fu_2365_p2" SOURCE="firmware/hls_dummy.cpp:192" URAM="0" VARIABLE="offset_w_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_26_fu_2375_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_27_fu_2387_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="row_13_fu_4231_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="row_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="col_13_fu_4236_p2" SOURCE="firmware/hls_dummy.cpp:136" URAM="0" VARIABLE="col_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="w_idx_37_fu_4293_p2" SOURCE="firmware/hls_dummy.cpp:141" URAM="0" VARIABLE="w_idx_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U134" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U209" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U209" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_h_14_fu_2413_p2" SOURCE="firmware/hls_dummy.cpp:191" URAM="0" VARIABLE="offset_h_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_w_14_fu_2423_p2" SOURCE="firmware/hls_dummy.cpp:192" URAM="0" VARIABLE="offset_w_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_28_fu_2433_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_29_fu_2445_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="row_14_fu_4304_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="row_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="col_14_fu_4309_p2" SOURCE="firmware/hls_dummy.cpp:136" URAM="0" VARIABLE="col_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="w_idx_38_fu_4366_p2" SOURCE="firmware/hls_dummy.cpp:141" URAM="0" VARIABLE="w_idx_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U135" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U210" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U210" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15ns_26_1_1_U136" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U211" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U211" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_h_15_fu_2471_p2" SOURCE="firmware/hls_dummy.cpp:191" URAM="0" VARIABLE="offset_h_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_w_15_fu_2481_p2" SOURCE="firmware/hls_dummy.cpp:192" URAM="0" VARIABLE="offset_w_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_30_fu_2491_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_31_fu_2503_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="row_15_fu_4377_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="row_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="col_15_fu_4382_p2" SOURCE="firmware/hls_dummy.cpp:136" URAM="0" VARIABLE="col_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="w_idx_39_fu_4439_p2" SOURCE="firmware/hls_dummy.cpp:141" URAM="0" VARIABLE="w_idx_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U137" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U212" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U212" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="acc_94_fu_9170_p2" SOURCE="firmware/hls_dummy.cpp:198" URAM="0" VARIABLE="acc_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="w_idx_40_fu_4461_p2" SOURCE="firmware/hls_dummy.cpp:141" URAM="0" VARIABLE="w_idx_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U138" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_74_fu_4472_p2" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U213" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U213" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="w_idx_41_fu_4483_p2" SOURCE="firmware/hls_dummy.cpp:141" URAM="0" VARIABLE="w_idx_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U139" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_76_fu_6266_p2" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U214" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U214" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="w_idx_42_fu_4494_p2" SOURCE="firmware/hls_dummy.cpp:141" URAM="0" VARIABLE="w_idx_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U140" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_78_fu_6296_p2" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U215" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U215" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_26_1_1_U141" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U216" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U216" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="w_idx_43_fu_4505_p2" SOURCE="firmware/hls_dummy.cpp:141" URAM="0" VARIABLE="w_idx_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U142" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_81_fu_4516_p2" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U217" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U217" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="acc_104_fu_9206_p2" SOURCE="firmware/hls_dummy.cpp:198" URAM="0" VARIABLE="acc_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="w_idx_44_fu_4527_p2" SOURCE="firmware/hls_dummy.cpp:141" URAM="0" VARIABLE="w_idx_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U143" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_83_fu_4538_p2" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U218" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U218" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="w_idx_45_fu_4549_p2" SOURCE="firmware/hls_dummy.cpp:141" URAM="0" VARIABLE="w_idx_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U144" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_85_fu_6382_p2" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U219" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U219" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="w_idx_46_fu_4560_p2" SOURCE="firmware/hls_dummy.cpp:141" URAM="0" VARIABLE="w_idx_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U145" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_87_fu_6412_p2" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U220" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U220" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_26_1_1_U146" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U221" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U221" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="w_idx_47_fu_4571_p2" SOURCE="firmware/hls_dummy.cpp:141" URAM="0" VARIABLE="w_idx_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U147" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_90_fu_4582_p2" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U222" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U222" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="acc_114_fu_9242_p2" SOURCE="firmware/hls_dummy.cpp:198" URAM="0" VARIABLE="acc_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_h_16_fu_2529_p2" SOURCE="firmware/hls_dummy.cpp:191" URAM="0" VARIABLE="offset_h_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_w_16_fu_2539_p2" SOURCE="firmware/hls_dummy.cpp:192" URAM="0" VARIABLE="offset_w_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_32_fu_2549_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_33_fu_2561_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="row_16_fu_4605_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="row_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="col_16_fu_4610_p2" SOURCE="firmware/hls_dummy.cpp:136" URAM="0" VARIABLE="col_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="w_idx_48_fu_4667_p2" SOURCE="firmware/hls_dummy.cpp:141" URAM="0" VARIABLE="w_idx_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U148" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U223" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U223" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_h_17_fu_2587_p2" SOURCE="firmware/hls_dummy.cpp:191" URAM="0" VARIABLE="offset_h_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_w_17_fu_2597_p2" SOURCE="firmware/hls_dummy.cpp:192" URAM="0" VARIABLE="offset_w_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_34_fu_2607_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_35_fu_2619_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="row_17_fu_4689_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="row_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="col_17_fu_4694_p2" SOURCE="firmware/hls_dummy.cpp:136" URAM="0" VARIABLE="col_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="w_idx_49_fu_4751_p2" SOURCE="firmware/hls_dummy.cpp:141" URAM="0" VARIABLE="w_idx_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U149" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U224" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U224" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_h_18_fu_2645_p2" SOURCE="firmware/hls_dummy.cpp:191" URAM="0" VARIABLE="offset_h_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_w_18_fu_2655_p2" SOURCE="firmware/hls_dummy.cpp:192" URAM="0" VARIABLE="offset_w_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_36_fu_2665_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_37_fu_2677_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="row_18_fu_4762_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="row_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="col_18_fu_4767_p2" SOURCE="firmware/hls_dummy.cpp:136" URAM="0" VARIABLE="col_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="w_idx_50_fu_4824_p2" SOURCE="firmware/hls_dummy.cpp:141" URAM="0" VARIABLE="w_idx_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U150" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U225" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U225" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_h_19_fu_2703_p2" SOURCE="firmware/hls_dummy.cpp:191" URAM="0" VARIABLE="offset_h_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_w_19_fu_2713_p2" SOURCE="firmware/hls_dummy.cpp:192" URAM="0" VARIABLE="offset_w_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_38_fu_2723_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_39_fu_2735_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="row_19_fu_4835_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="row_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="col_19_fu_4840_p2" SOURCE="firmware/hls_dummy.cpp:136" URAM="0" VARIABLE="col_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="w_idx_51_fu_4897_p2" SOURCE="firmware/hls_dummy.cpp:141" URAM="0" VARIABLE="w_idx_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U151" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U226" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U226" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15ns_26_1_1_U152" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U227" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U227" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="acc_124_fu_9278_p2" SOURCE="firmware/hls_dummy.cpp:198" URAM="0" VARIABLE="acc_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="w_idx_52_fu_4919_p2" SOURCE="firmware/hls_dummy.cpp:141" URAM="0" VARIABLE="w_idx_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U153" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_97_fu_4930_p2" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U228" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U228" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="w_idx_53_fu_4941_p2" SOURCE="firmware/hls_dummy.cpp:141" URAM="0" VARIABLE="w_idx_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U154" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_99_fu_6614_p2" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U229" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U229" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="w_idx_54_fu_4952_p2" SOURCE="firmware/hls_dummy.cpp:141" URAM="0" VARIABLE="w_idx_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U155" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_101_fu_6644_p2" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U230" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U230" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="w_idx_55_fu_4963_p2" SOURCE="firmware/hls_dummy.cpp:141" URAM="0" VARIABLE="w_idx_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U156" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_103_fu_4974_p2" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U231" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U231" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_26_1_1_U157" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U232" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U232" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="acc_134_fu_9314_p2" SOURCE="firmware/hls_dummy.cpp:198" URAM="0" VARIABLE="acc_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="w_idx_56_fu_4985_p2" SOURCE="firmware/hls_dummy.cpp:141" URAM="0" VARIABLE="w_idx_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U158" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_106_fu_4996_p2" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U233" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U233" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="w_idx_57_fu_5007_p2" SOURCE="firmware/hls_dummy.cpp:141" URAM="0" VARIABLE="w_idx_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U159" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_108_fu_6730_p2" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U234" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U234" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="w_idx_58_fu_5018_p2" SOURCE="firmware/hls_dummy.cpp:141" URAM="0" VARIABLE="w_idx_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U160" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_110_fu_6760_p2" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U235" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U235" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="w_idx_59_fu_5029_p2" SOURCE="firmware/hls_dummy.cpp:141" URAM="0" VARIABLE="w_idx_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_26_1_1_U161" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_112_fu_5040_p2" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U236" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U236" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_26_1_1_U162" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U237" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_26ns_26_1_1_U237" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="add_ln148_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="acc_144_fu_9350_p2" SOURCE="firmware/hls_dummy.cpp:198" URAM="0" VARIABLE="acc_144"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="w4_U" SOURCE="" URAM="0" VARIABLE="w4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Block_entry28_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>1.429</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>242</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>146</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>hls_dummy</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.646</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>22</Best-caseLatency>
                    <Average-caseLatency>22</Average-caseLatency>
                    <Worst-caseLatency>22</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.110 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.110 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.110 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>13</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>13</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>200</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>8225</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>27259</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_9_c_U" SOURCE="" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_9_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_8_c_U" SOURCE="" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_8_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_7_c_U" SOURCE="" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_7_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_6_c_U" SOURCE="" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_6_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_5_c_U" SOURCE="" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_5_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_4_c_U" SOURCE="" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_4_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_3_c_U" SOURCE="" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_3_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_2_c_U" SOURCE="" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_2_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_1_c_U" SOURCE="" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_1_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_c_U" SOURCE="" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_c"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_reduce_out_U" SOURCE="firmware/hls_dummy.cpp:368" URAM="0" VARIABLE="sparse_arr_feat_reduce_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_reduce_out_1_U" SOURCE="firmware/hls_dummy.cpp:368" URAM="0" VARIABLE="sparse_arr_feat_reduce_out_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_reduce_out_2_U" SOURCE="firmware/hls_dummy.cpp:368" URAM="0" VARIABLE="sparse_arr_feat_reduce_out_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_reduce_out_3_U" SOURCE="firmware/hls_dummy.cpp:368" URAM="0" VARIABLE="sparse_arr_feat_reduce_out_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_reduce_out_4_U" SOURCE="firmware/hls_dummy.cpp:368" URAM="0" VARIABLE="sparse_arr_feat_reduce_out_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_c12_channel_U" SOURCE="firmware/hls_dummy.cpp:368" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_c12_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_1_c13_channel_U" SOURCE="firmware/hls_dummy.cpp:368" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_1_c13_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_2_c14_channel_U" SOURCE="firmware/hls_dummy.cpp:368" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_2_c14_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_3_c15_channel_U" SOURCE="firmware/hls_dummy.cpp:368" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_3_c15_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_4_c16_channel_U" SOURCE="firmware/hls_dummy.cpp:368" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_4_c16_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_5_c17_channel_U" SOURCE="firmware/hls_dummy.cpp:368" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_5_c17_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_6_c18_channel_U" SOURCE="firmware/hls_dummy.cpp:368" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_6_c18_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_7_c19_channel_U" SOURCE="firmware/hls_dummy.cpp:368" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_7_c19_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_8_c20_channel_U" SOURCE="firmware/hls_dummy.cpp:368" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_8_c20_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_9_c21_channel_U" SOURCE="firmware/hls_dummy.cpp:368" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_9_c21_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_conv1_out_U" SOURCE="firmware/hls_dummy.cpp:372" URAM="0" VARIABLE="sparse_arr_feat_conv1_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_conv1_out_1_U" SOURCE="firmware/hls_dummy.cpp:372" URAM="0" VARIABLE="sparse_arr_feat_conv1_out_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_conv1_out_2_U" SOURCE="firmware/hls_dummy.cpp:372" URAM="0" VARIABLE="sparse_arr_feat_conv1_out_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_conv1_out_3_U" SOURCE="firmware/hls_dummy.cpp:372" URAM="0" VARIABLE="sparse_arr_feat_conv1_out_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_conv1_out_4_U" SOURCE="firmware/hls_dummy.cpp:372" URAM="0" VARIABLE="sparse_arr_feat_conv1_out_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_conv1_out_5_U" SOURCE="firmware/hls_dummy.cpp:372" URAM="0" VARIABLE="sparse_arr_feat_conv1_out_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_conv1_out_6_U" SOURCE="firmware/hls_dummy.cpp:372" URAM="0" VARIABLE="sparse_arr_feat_conv1_out_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_conv1_out_7_U" SOURCE="firmware/hls_dummy.cpp:372" URAM="0" VARIABLE="sparse_arr_feat_conv1_out_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_conv1_out_8_U" SOURCE="firmware/hls_dummy.cpp:372" URAM="0" VARIABLE="sparse_arr_feat_conv1_out_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_conv1_out_9_U" SOURCE="firmware/hls_dummy.cpp:372" URAM="0" VARIABLE="sparse_arr_feat_conv1_out_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_conv2_out_U" SOURCE="firmware/hls_dummy.cpp:376" URAM="0" VARIABLE="sparse_arr_feat_conv2_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_conv2_out_1_U" SOURCE="firmware/hls_dummy.cpp:376" URAM="0" VARIABLE="sparse_arr_feat_conv2_out_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_conv2_out_2_U" SOURCE="firmware/hls_dummy.cpp:376" URAM="0" VARIABLE="sparse_arr_feat_conv2_out_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_conv2_out_3_U" SOURCE="firmware/hls_dummy.cpp:376" URAM="0" VARIABLE="sparse_arr_feat_conv2_out_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_conv2_out_4_U" SOURCE="firmware/hls_dummy.cpp:376" URAM="0" VARIABLE="sparse_arr_feat_conv2_out_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_conv2_out_5_U" SOURCE="firmware/hls_dummy.cpp:376" URAM="0" VARIABLE="sparse_arr_feat_conv2_out_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_conv2_out_6_U" SOURCE="firmware/hls_dummy.cpp:376" URAM="0" VARIABLE="sparse_arr_feat_conv2_out_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_conv2_out_7_U" SOURCE="firmware/hls_dummy.cpp:376" URAM="0" VARIABLE="sparse_arr_feat_conv2_out_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_conv2_out_8_U" SOURCE="firmware/hls_dummy.cpp:376" URAM="0" VARIABLE="sparse_arr_feat_conv2_out_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_conv2_out_9_U" SOURCE="firmware/hls_dummy.cpp:376" URAM="0" VARIABLE="sparse_arr_feat_conv2_out_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_conv2_out_10_U" SOURCE="firmware/hls_dummy.cpp:376" URAM="0" VARIABLE="sparse_arr_feat_conv2_out_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_conv2_out_11_U" SOURCE="firmware/hls_dummy.cpp:376" URAM="0" VARIABLE="sparse_arr_feat_conv2_out_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_conv2_out_12_U" SOURCE="firmware/hls_dummy.cpp:376" URAM="0" VARIABLE="sparse_arr_feat_conv2_out_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_conv2_out_13_U" SOURCE="firmware/hls_dummy.cpp:376" URAM="0" VARIABLE="sparse_arr_feat_conv2_out_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_conv2_out_14_U" SOURCE="firmware/hls_dummy.cpp:376" URAM="0" VARIABLE="sparse_arr_feat_conv2_out_14"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_schedule enable_dsp_full_reg="0"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="x_in" index="0" direction="in" srcType="ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="x_in" name="x_in" usage="data" direction="in"/>
                <hwRef type="port" interface="x_in_ap_vld" name="x_in_ap_vld" usage="control" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="layer2_out" index="1" direction="out" srcType="ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="layer2_out_0" name="layer2_out_0" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_0_ap_vld" name="layer2_out_0_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_1" name="layer2_out_1" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_1_ap_vld" name="layer2_out_1_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_2" name="layer2_out_2" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_2_ap_vld" name="layer2_out_2_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_3" name="layer2_out_3" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_3_ap_vld" name="layer2_out_3_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_4" name="layer2_out_4" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_4_ap_vld" name="layer2_out_4_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_5" name="layer2_out_5" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_5_ap_vld" name="layer2_out_5_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_6" name="layer2_out_6" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_6_ap_vld" name="layer2_out_6_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_7" name="layer2_out_7" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_7_ap_vld" name="layer2_out_7_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_8" name="layer2_out_8" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_8_ap_vld" name="layer2_out_8_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_9" name="layer2_out_9" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_9_ap_vld" name="layer2_out_9_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_10" name="layer2_out_10" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_10_ap_vld" name="layer2_out_10_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_11" name="layer2_out_11" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_11_ap_vld" name="layer2_out_11_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_12" name="layer2_out_12" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_12_ap_vld" name="layer2_out_12_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_13" name="layer2_out_13" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_13_ap_vld" name="layer2_out_13_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_14" name="layer2_out_14" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_14_ap_vld" name="layer2_out_14_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="x_in" type="data" busTypeName="data" protocol="ap_vld" mode="slave" dataWidth="1600">
            <portMaps>
                <portMap portMapName="x_in">DATA</portMap>
            </portMaps>
            <ports>
                <port>x_in</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="x_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_0" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="layer2_out_0">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_1" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="layer2_out_1">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_2" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="layer2_out_2">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_2</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_3" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="layer2_out_3">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_3</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_4" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="layer2_out_4">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_4</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_5" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="layer2_out_5">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_5</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_6" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="layer2_out_6">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_6</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_7" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="layer2_out_7">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_7</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_8" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="layer2_out_8">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_8</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_9" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="layer2_out_9">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_9</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_10" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="layer2_out_10">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_10</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_11" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="layer2_out_11">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_11</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_12" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="layer2_out_12">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_12</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_13" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="layer2_out_13">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_13</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_14" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="layer2_out_14">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_14</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="layer2_out_0">ap_vld, out, 16</column>
                    <column name="layer2_out_1">ap_vld, out, 16</column>
                    <column name="layer2_out_10">ap_vld, out, 16</column>
                    <column name="layer2_out_11">ap_vld, out, 16</column>
                    <column name="layer2_out_12">ap_vld, out, 16</column>
                    <column name="layer2_out_13">ap_vld, out, 16</column>
                    <column name="layer2_out_14">ap_vld, out, 16</column>
                    <column name="layer2_out_2">ap_vld, out, 16</column>
                    <column name="layer2_out_3">ap_vld, out, 16</column>
                    <column name="layer2_out_4">ap_vld, out, 16</column>
                    <column name="layer2_out_5">ap_vld, out, 16</column>
                    <column name="layer2_out_6">ap_vld, out, 16</column>
                    <column name="layer2_out_7">ap_vld, out, 16</column>
                    <column name="layer2_out_8">ap_vld, out, 16</column>
                    <column name="layer2_out_9">ap_vld, out, 16</column>
                    <column name="x_in">ap_vld, in, 1600</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="x_in">in, ap_fixed&lt;16 6 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="layer2_out">out, ap_fixed&lt;16 6 AP_TRN AP_WRAP 0&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="x_in">x_in, port</column>
                    <column name="x_in">x_in_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_0, port</column>
                    <column name="layer2_out">layer2_out_0_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_1, port</column>
                    <column name="layer2_out">layer2_out_1_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_2, port</column>
                    <column name="layer2_out">layer2_out_2_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_3, port</column>
                    <column name="layer2_out">layer2_out_3_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_4, port</column>
                    <column name="layer2_out">layer2_out_4_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_5, port</column>
                    <column name="layer2_out">layer2_out_5_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_6, port</column>
                    <column name="layer2_out">layer2_out_6_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_7, port</column>
                    <column name="layer2_out">layer2_out_7_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_8, port</column>
                    <column name="layer2_out">layer2_out_8_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_9, port</column>
                    <column name="layer2_out">layer2_out_9_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_10, port</column>
                    <column name="layer2_out">layer2_out_10_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_11, port</column>
                    <column name="layer2_out">layer2_out_11_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_12, port</column>
                    <column name="layer2_out">layer2_out_12_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_13, port</column>
                    <column name="layer2_out">layer2_out_13_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_14, port</column>
                    <column name="layer2_out">layer2_out_14_ap_vld, port</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="inline" location="firmware/hls_dummy.cpp:35" status="valid" parentFunction="find_active" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="firmware/hls_dummy.cpp:68" status="valid" parentFunction="sparse_input_reduce" variable="j_h_arr" isDirective="0" options="variable=j_h_arr type=complete dim=0"/>
        <Pragma type="array_partition" location="firmware/hls_dummy.cpp:69" status="valid" parentFunction="sparse_input_reduce" variable="j_w_arr" isDirective="0" options="variable=j_w_arr type=complete dim=0"/>
        <Pragma type="array_partition" location="firmware/hls_dummy.cpp:70" status="valid" parentFunction="sparse_input_reduce" variable="pair_arr" isDirective="0" options="variable=pair_arr type=complete dim=0"/>
        <Pragma type="unroll" location="firmware/hls_dummy.cpp:75" status="valid" parentFunction="sparse_input_reduce" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/hls_dummy.cpp:95" status="valid" parentFunction="sparse_input_reduce" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/hls_dummy.cpp:105" status="valid" parentFunction="sparse_input_reduce" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/hls_dummy.cpp:130" status="valid" parentFunction="mult_for_sparse_conv_kernel" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/hls_dummy.cpp:147" status="valid" parentFunction="mult_for_sparse_conv_kernel" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/hls_dummy.cpp:171" status="valid" parentFunction="sparse_conv" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/hls_dummy.cpp:175" status="valid" parentFunction="sparse_conv" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/hls_dummy.cpp:182" status="valid" parentFunction="sparse_conv" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/hls_dummy.cpp:188" status="valid" parentFunction="sparse_conv" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/hls_dummy.cpp:207" status="valid" parentFunction="sparse_relu" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="firmware/hls_dummy.cpp:240" status="valid" parentFunction="sparse_pooling_avg" variable="hash_tmp" isDirective="0" options="variable=hash_tmp type=complete dim=0"/>
        <Pragma type="unroll" location="firmware/hls_dummy.cpp:243" status="valid" parentFunction="sparse_pooling_avg" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="firmware/hls_dummy.cpp:253" status="valid" parentFunction="sparse_pooling_avg" variable="sparse_arr_feat_in_copy" isDirective="0" options="variable=sparse_arr_feat_in_copy type=complete dim=0"/>
        <Pragma type="unroll" location="firmware/hls_dummy.cpp:255" status="valid" parentFunction="sparse_pooling_avg" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/hls_dummy.cpp:263" status="valid" parentFunction="sparse_pooling_avg" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/hls_dummy.cpp:271" status="valid" parentFunction="sparse_pooling_avg" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/hls_dummy.cpp:277" status="valid" parentFunction="sparse_pooling_avg" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/hls_dummy.cpp:310" status="valid" parentFunction="sparse_flatten" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/hls_dummy.cpp:316" status="valid" parentFunction="sparse_flatten" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/hls_dummy.cpp:324" status="valid" parentFunction="sparse_flatten" variable="" isDirective="0" options=""/>
        <Pragma type="array_reshape" location="firmware/hls_dummy.cpp:342" status="valid" parentFunction="hls_dummy" variable="x_in" isDirective="0" options="variable=x_in complete dim=0"/>
        <Pragma type="array_partition" location="firmware/hls_dummy.cpp:343" status="valid" parentFunction="hls_dummy" variable="layer2_out" isDirective="0" options="variable=layer2_out complete dim=0"/>
        <Pragma type="interface" location="firmware/hls_dummy.cpp:344" status="valid" parentFunction="hls_dummy" variable="x_in,layer2_out" isDirective="0" options="ap_vld port=x_in,layer2_out"/>
        <Pragma type="dataflow" location="firmware/hls_dummy.cpp:345" status="warning" parentFunction="hls_dummy" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
        </Pragma>
        <Pragma type="array_partition" location="firmware/hls_dummy.cpp:366" status="valid" parentFunction="hls_dummy" variable="sparse_arr_feat_reduce_out" isDirective="0" options="variable=sparse_arr_feat_reduce_out complete dim=0"/>
        <Pragma type="array_partition" location="firmware/hls_dummy.cpp:367" status="valid" parentFunction="hls_dummy" variable="sparse_arr_hash_reduce_out" isDirective="0" options="variable=sparse_arr_hash_reduce_out complete dim=0"/>
        <Pragma type="array_partition" location="firmware/hls_dummy.cpp:371" status="valid" parentFunction="hls_dummy" variable="sparse_arr_feat_conv1_out" isDirective="0" options="variable=sparse_arr_feat_conv1_out complete dim=0"/>
        <Pragma type="array_partition" location="firmware/hls_dummy.cpp:375" status="valid" parentFunction="hls_dummy" variable="sparse_arr_feat_conv2_out" isDirective="0" options="variable=sparse_arr_feat_conv2_out complete dim=0"/>
        <Pragma type="unroll" location="firmware/hls_dummy.cpp:379" status="valid" parentFunction="hls_dummy" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv1d_latency.h:19" status="valid" parentFunction="conv_1d_latency_cl" variable="data_buf" isDirective="0" options="variable=data_buf complete dim=0"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv1d_latency.h:22" status="valid" parentFunction="conv_1d_latency_cl" variable="mult" isDirective="0" options="variable=mult complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv1d_latency.h:25" status="valid" parentFunction="conv_1d_latency_cl" variable="acc" isDirective="0" options="variable=acc complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv1d_latency.h:27" status="valid" parentFunction="conv_1d_latency_cl" variable="weights" isDirective="0" options="variable=weights complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv1d_latency.h:28" status="valid" parentFunction="conv_1d_latency_cl" variable="biases" isDirective="0" options="variable=biases complete"/>
        <Pragma type="allocation" location="firmware/nnet_utils/nnet_conv1d_latency.h:31" status="valid" parentFunction="conv_1d_latency_cl" variable="" isDirective="0" options="operation instances=mul limit=CONFIG_T::mult_config::multiplier_limit"/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_conv1d_latency.h:35" status="valid" parentFunction="conv_1d_latency_cl" variable="" isDirective="0" options="II=CONFIG_T::reuse_factor rewind"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv1d_latency.h:41" status="valid" parentFunction="conv_1d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv1d_latency.h:48" status="valid" parentFunction="conv_1d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv1d_latency.h:52" status="valid" parentFunction="conv_1d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv1d_latency.h:62" status="valid" parentFunction="conv_1d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv1d_latency.h:69" status="valid" parentFunction="conv_1d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv1d_latency.h:72" status="valid" parentFunction="conv_1d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv1d_latency.h:80" status="valid" parentFunction="conv_1d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv1d_latency.h:98" status="valid" parentFunction="pointwise_conv_1d_latency_cl" variable="mult" isDirective="0" options="variable=mult complete dim=0"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv1d_latency.h:99" status="valid" parentFunction="pointwise_conv_1d_latency_cl" variable="acc" isDirective="0" options="variable=acc complete dim=0"/>
        <Pragma type="function_instantiate" location="firmware/nnet_utils/nnet_conv1d_latency.h:102" status="valid" parentFunction="pointwise_conv_1d_latency_cl" variable="weights,biases" isDirective="0" options="variable=weights,biases"/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_conv1d_latency.h:105" status="valid" parentFunction="pointwise_conv_1d_latency_cl" variable="" isDirective="0" options="II=CONFIG_T::reuse_factor"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv1d_latency.h:106" status="valid" parentFunction="pointwise_conv_1d_latency_cl" variable="weights" isDirective="0" options="variable=weights complete dim=0"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv1d_latency.h:107" status="valid" parentFunction="pointwise_conv_1d_latency_cl" variable="biases" isDirective="0" options="variable=biases complete dim=0"/>
        <Pragma type="allocation" location="firmware/nnet_utils/nnet_conv1d_latency.h:110" status="valid" parentFunction="pointwise_conv_1d_latency_cl" variable="" isDirective="0" options="operation instances=mul limit=CONFIG_T::mult_config::multiplier_limit"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv1d_latency.h:119" status="valid" parentFunction="pointwise_conv_1d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv1d_latency.h:138" status="valid" parentFunction="pointwise_conv_1d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv1d_latency.h:160" status="valid" parentFunction="pointwise_conv_1d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv2d_latency.h:20" status="valid" parentFunction="conv_2d_latency_cl" variable="data_buf" isDirective="0" options="variable=data_buf complete dim=0"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv2d_latency.h:23" status="valid" parentFunction="conv_2d_latency_cl" variable="mult" isDirective="0" options="variable=mult complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv2d_latency.h:26" status="valid" parentFunction="conv_2d_latency_cl" variable="acc" isDirective="0" options="variable=acc complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv2d_latency.h:28" status="valid" parentFunction="conv_2d_latency_cl" variable="weights" isDirective="0" options="variable=weights complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv2d_latency.h:29" status="valid" parentFunction="conv_2d_latency_cl" variable="biases" isDirective="0" options="variable=biases complete"/>
        <Pragma type="allocation" location="firmware/nnet_utils/nnet_conv2d_latency.h:32" status="valid" parentFunction="conv_2d_latency_cl" variable="" isDirective="0" options="operation instances=mul limit=CONFIG_T::mult_config::multiplier_limit"/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_conv2d_latency.h:36" status="valid" parentFunction="conv_2d_latency_cl" variable="" isDirective="0" options="II=CONFIG_T::reuse_factor rewind"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv2d_latency.h:42" status="valid" parentFunction="conv_2d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv2d_latency.h:49" status="valid" parentFunction="conv_2d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv2d_latency.h:53" status="valid" parentFunction="conv_2d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv2d_latency.h:63" status="valid" parentFunction="conv_2d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv2d_latency.h:70" status="valid" parentFunction="conv_2d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv2d_latency.h:73" status="valid" parentFunction="conv_2d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv2d_latency.h:81" status="valid" parentFunction="conv_2d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv2d_resource.h:33" status="valid" parentFunction="conv_2d_resource_cl" variable="data_buf" isDirective="0" options="variable=data_buf complete dim=0"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv2d_resource.h:35" status="valid" parentFunction="conv_2d_resource_cl" variable="biases" isDirective="0" options="variable=biases complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv2d_resource.h:38" status="valid" parentFunction="conv_2d_resource_cl" variable="acc" isDirective="0" options="variable=acc complete dim=0"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv2d_resource.h:48" status="valid" parentFunction="conv_2d_resource_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv2d_resource.h:52" status="valid" parentFunction="conv_2d_resource_cl" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_conv2d_resource.h:59" status="valid" parentFunction="conv_2d_resource_cl" variable="" isDirective="0" options="II=1 rewind"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv2d_resource.h:67" status="valid" parentFunction="conv_2d_resource_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv2d_resource.h:71" status="valid" parentFunction="conv_2d_resource_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv2d_resource.h:95" status="valid" parentFunction="conv_2d_resource_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv2d_resource.h:99" status="valid" parentFunction="conv_2d_resource_cl" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv2d_stream.h:21" status="valid" parentFunction="conv_2d_buffer_latency_cl" variable="" isDirective="0" options="variable = line_buffer complete dim = 2"/>
        <Pragma type="loop_flatten" location="firmware/nnet_utils/nnet_conv2d_stream.h:27" status="valid" parentFunction="conv_2d_buffer_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_conv2d_stream.h:28" status="valid" parentFunction="conv_2d_buffer_latency_cl" variable="" isDirective="0" options="II=CONFIG_T::reuse_factor"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv2d_stream.h:48" status="valid" parentFunction="conv_2d_buffer_resource_cl" variable="" isDirective="0" options="variable = line_buffer complete dim = 2"/>
        <Pragma type="loop_flatten" location="firmware/nnet_utils/nnet_conv2d_stream.h:54" status="valid" parentFunction="conv_2d_buffer_resource_cl" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_conv2d_stream.h:73" status="valid" parentFunction="conv_2d_cl" variable="" isDirective="0" options="recursive"/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_conv_stream.h:17" status="valid" parentFunction="scale_index_k_gte_s" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_conv_stream.h:38" status="valid" parentFunction="scale_index_k_lt_s" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_conv_stream.h:61" status="valid" parentFunction="scale_index" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_conv_stream.h:74" status="valid" parentFunction="scale_index" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_conv_stream.h:84" status="valid" parentFunction="mult_buffer" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv_stream.h:87" status="valid" parentFunction="mult_buffer" variable="" isDirective="0" options="variable = data complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv_stream.h:89" status="valid" parentFunction="mult_buffer" variable="" isDirective="0" options="variable = res complete"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv_stream.h:93" status="valid" parentFunction="mult_buffer" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_conv_stream.h:97" status="valid" parentFunction="mult_buffer" variable="" isDirective="0" options="recursive"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv_stream.h:103" status="valid" parentFunction="mult_buffer" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_conv_stream.h:129" status="valid" parentFunction="compute_output_encoded" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_conv_stream.h:133" status="valid" parentFunction="compute_output_encoded" variable="" isDirective="0" options="II = CONFIG_T::reuse_factor"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv_stream.h:136" status="valid" parentFunction="compute_output_encoded" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv_stream.h:139" status="valid" parentFunction="compute_output_encoded" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_conv_stream.h:156" status="valid" parentFunction="kernel_shift_1d" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_conv_stream.h:162" status="valid" parentFunction="kernel_shift_1d" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv_stream.h:165" status="valid" parentFunction="kernel_shift_1d" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv_stream.h:175" status="valid" parentFunction="kernel_shift_1d" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_conv_stream.h:184" status="valid" parentFunction="kernel_shift_2d" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_conv_stream.h:190" status="valid" parentFunction="kernel_shift_2d" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv_stream.h:206" status="valid" parentFunction="kernel_shift_2d" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_conv_stream.h:221" status="valid" parentFunction="shift_line_buffer" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv_stream.h:225" status="valid" parentFunction="shift_line_buffer" variable="" isDirective="0" options="variable = shift_buffer complete dim = 0"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv_stream.h:229" status="valid" parentFunction="shift_line_buffer" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv_stream.h:240" status="valid" parentFunction="shift_line_buffer" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_conv_stream.h:258" status="valid" parentFunction="compute_output_buffer_2d" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv_stream.h:272" status="valid" parentFunction="compute_output_buffer_2d" variable="" isDirective="0" options="variable = kernel_data complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv_stream.h:275" status="valid" parentFunction="compute_output_buffer_2d" variable="" isDirective="0" options="variable = res_out complete dim = 0"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv_stream.h:294" status="valid" parentFunction="compute_output_buffer_2d" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_conv_stream.h:328" status="valid" parentFunction="compute_output_buffer_1d" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv_stream.h:338" status="valid" parentFunction="compute_output_buffer_1d" variable="" isDirective="0" options="variable = kernel_data complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv_stream.h:341" status="valid" parentFunction="compute_output_buffer_1d" variable="" isDirective="0" options="variable = res_out complete dim = 0"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv_stream.h:360" status="valid" parentFunction="compute_output_buffer_1d" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_dense.h:44" status="valid" parentFunction="dense" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_dense.h:53" status="valid" parentFunction="dense" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_dense.h:64" status="valid" parentFunction="dense" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_dense.h:75" status="valid" parentFunction="dense" variable="" isDirective="0" options=""/>
        <Pragma type="function_instantiate" location="firmware/nnet_utils/nnet_dense_latency.h:21" status="valid" parentFunction="dense_latency" variable="weights,biases" isDirective="0" options="variable=weights,biases"/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_dense_latency.h:26" status="valid" parentFunction="dense_latency" variable="" isDirective="0" options="II=CONFIG_T::reuse_factor"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_dense_latency.h:29" status="valid" parentFunction="dense_latency" variable="biases" isDirective="0" options="variable=biases complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_dense_latency.h:30" status="valid" parentFunction="dense_latency" variable="mult" isDirective="0" options="variable=mult complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_dense_latency.h:31" status="valid" parentFunction="dense_latency" variable="acc" isDirective="0" options="variable=acc complete"/>
        <Pragma type="allocation" location="firmware/nnet_utils/nnet_dense_latency.h:33" status="valid" parentFunction="dense_latency" variable="" isDirective="0" options="operation instances=mul limit=CONFIG_T::multiplier_limit"/>
        <Pragma type="function_instantiate" location="firmware/nnet_utils/nnet_dense_resource.h:28" status="valid" parentFunction="dense_resource_rf_leq_nin" variable="weights,biases" isDirective="0" options="variable=weights,biases"/>
        <Pragma type="array_reshape" location="firmware/nnet_utils/nnet_dense_resource.h:29" status="valid" parentFunction="dense_resource_rf_leq_nin" variable="weights" isDirective="0" options="variable=weights block factor=block_factor"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_dense_resource.h:30" status="valid" parentFunction="dense_resource_rf_leq_nin" variable="biases" isDirective="0" options="variable=biases complete"/>
        <Pragma type="resource" location="firmware/nnet_utils/nnet_dense_resource.h:33" status="warning" parentFunction="dense_resource_rf_leq_nin" variable="weights" isDirective="0" options="variable=weights core=ROM_nP_BRAM">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_dense_resource.h:37" status="valid" parentFunction="dense_resource_rf_leq_nin" variable="acc" isDirective="0" options="variable=acc complete"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_resource.h:41" status="valid" parentFunction="dense_resource_rf_leq_nin" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_dense_resource.h:47" status="valid" parentFunction="dense_resource_rf_leq_nin" variable="" isDirective="0" options="II=1 rewind"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_resource.h:56" status="valid" parentFunction="dense_resource_rf_leq_nin" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_resource.h:81" status="valid" parentFunction="dense_resource_rf_leq_nin" variable="" isDirective="0" options=""/>
        <Pragma type="function_instantiate" location="firmware/nnet_utils/nnet_dense_resource.h:102" status="valid" parentFunction="dense_resource_rf_gt_nin_rem0" variable="weights,biases" isDirective="0" options="variable=weights,biases"/>
        <Pragma type="array_reshape" location="firmware/nnet_utils/nnet_dense_resource.h:103" status="valid" parentFunction="dense_resource_rf_gt_nin_rem0" variable="weights" isDirective="0" options="variable=weights block factor=block_factor"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_dense_resource.h:104" status="valid" parentFunction="dense_resource_rf_gt_nin_rem0" variable="biases" isDirective="0" options="variable=biases complete"/>
        <Pragma type="resource" location="firmware/nnet_utils/nnet_dense_resource.h:107" status="warning" parentFunction="dense_resource_rf_gt_nin_rem0" variable="weights" isDirective="0" options="variable=weights core=ROM_nP_BRAM">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_dense_resource.h:111" status="valid" parentFunction="dense_resource_rf_gt_nin_rem0" variable="acc" isDirective="0" options="variable=acc complete"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_resource.h:115" status="valid" parentFunction="dense_resource_rf_gt_nin_rem0" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_dense_resource.h:136" status="valid" parentFunction="dense_resource_rf_gt_nin_rem0" variable="" isDirective="0" options="II=1 rewind"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_resource.h:143" status="valid" parentFunction="dense_resource_rf_gt_nin_rem0" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_resource.h:163" status="valid" parentFunction="dense_resource_rf_gt_nin_rem0" variable="" isDirective="0" options=""/>
        <Pragma type="function_instantiate" location="firmware/nnet_utils/nnet_dense_resource.h:184" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="weights,biases" isDirective="0" options="variable=weights,biases"/>
        <Pragma type="array_reshape" location="firmware/nnet_utils/nnet_dense_resource.h:185" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="weights" isDirective="0" options="variable=weights block factor=block_factor"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_dense_resource.h:186" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="biases" isDirective="0" options="variable=biases complete"/>
        <Pragma type="resource" location="firmware/nnet_utils/nnet_dense_resource.h:189" status="warning" parentFunction="dense_resource_rf_gt_nin" variable="weights" isDirective="0" options="variable=weights core=ROM_nP_BRAM">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_dense_resource.h:193" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="acc" isDirective="0" options="variable=acc complete"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_resource.h:197" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_dense_resource.h:203" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="" isDirective="0" options="II=1 rewind"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_dense_resource.h:205" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="tmpmult" isDirective="0" options="variable=tmpmult complete"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_resource.h:209" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_dense_resource.h:219" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="mult" isDirective="0" options="variable=mult complete"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_resource.h:223" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_resource.h:229" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_resource.h:239" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_resource.h:249" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_dense_resource.h:259" status="valid" parentFunction="dense_resource" variable="" isDirective="0" options="recursive"/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_mult.h:25" status="valid" parentFunction="product" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_mult.h:34" status="valid" parentFunction="product" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_mult.h:46" status="valid" parentFunction="product" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_mult.h:58" status="valid" parentFunction="product" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_mult.h:72" status="valid" parentFunction="product" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_mult.h:82" status="valid" parentFunction="product" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_types.h:28" status="valid" parentFunction="operator=" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

