
---------- Begin Simulation Statistics ----------
final_tick                                  133134000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  23063                       # Simulator instruction rate (inst/s)
host_mem_usage                                 848252                       # Number of bytes of host memory used
host_op_rate                                    24804                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.08                       # Real time elapsed on the host
host_tick_rate                              122796275                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       25001                       # Number of instructions simulated
sim_ops                                         26892                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000133                       # Number of seconds simulated
sim_ticks                                   133134000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.946288                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   37820                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                38613                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               686                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             40299                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  3                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             139                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              136                       # Number of indirect misses.
system.cpu.branchPred.lookups                   41592                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     350                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           44                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     88824                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    88776                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               493                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       5111                       # Number of branches committed
system.cpu.commit.bw_lim_events                   345                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              43                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          129273                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                25020                       # Number of instructions committed
system.cpu.commit.committedOps                  26911                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       214034                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.125732                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.702137                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       203987     95.31%     95.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         4211      1.97%     97.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         1912      0.89%     98.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          389      0.18%     98.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         1294      0.60%     98.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         1670      0.78%     99.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          159      0.07%     99.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           67      0.03%     99.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8          345      0.16%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       214034                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  153                       # Number of function calls committed.
system.cpu.commit.int_insts                     22517                       # Number of committed integer instructions.
system.cpu.commit.loads                          4603                       # Number of loads committed
system.cpu.commit.membars                          22                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            6      0.02%      0.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            17260     64.14%     64.16% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              12      0.04%     64.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.01%     64.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     64.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     64.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     64.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     64.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     64.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     64.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     64.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     64.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              22      0.08%     64.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     64.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              21      0.08%     64.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              24      0.09%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             18      0.07%     64.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     64.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     64.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     64.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     64.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     64.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     64.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     64.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     64.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     64.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     64.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     64.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     64.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     64.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     64.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     64.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     64.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     64.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     64.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     64.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     64.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     64.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     64.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     64.53% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            4603     17.10%     81.64% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           4942     18.36%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             26911                       # Class of committed instruction
system.cpu.commit.refs                           9545                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       159                       # Number of committed Vector instructions.
system.cpu.committedInsts                       25001                       # Number of Instructions Simulated
system.cpu.committedOps                         26892                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              10.650334                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        10.650334                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                189250                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   195                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                30374                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                 168411                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    12638                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     21009                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1292                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   654                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                  6507                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                       41592                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      3223                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        215554                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   422                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           34                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                         205592                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    2970                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.156203                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              13621                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              38173                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.772121                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             230696                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.909370                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.957935                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   186989     81.05%     81.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1845      0.80%     81.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1373      0.60%     82.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1089      0.47%     82.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     2691      1.17%     84.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    33667     14.59%     98.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      582      0.25%     98.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      341      0.15%     99.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                     2119      0.92%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               230696                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           35573                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  610                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    30892                       # Number of branches executed
system.cpu.iew.exec_nop                            30                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.677533                       # Inst execution rate
system.cpu.iew.exec_refs                        84396                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      30549                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   23999                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 30729                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 57                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               161                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                31271                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              160061                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 53847                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               684                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                180406                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     10                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9805                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1292                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  9159                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          1165                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               24                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        26095                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        26298                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             15                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          480                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            130                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    195958                       # num instructions consuming a value
system.cpu.iew.wb_count                        131375                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.451913                       # average fanout of values written-back
system.cpu.iew.wb_producers                     88556                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.493392                       # insts written-back per cycle
system.cpu.iew.wb_sent                         156622                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   248315                       # number of integer regfile reads
system.cpu.int_regfile_writes                   95551                       # number of integer regfile writes
system.cpu.ipc                               0.093894                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.093894                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 7      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 96236     53.14%     53.15% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   12      0.01%     53.15% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     4      0.00%     53.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     53.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     53.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     53.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     53.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     53.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     53.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     53.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     53.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   28      0.02%     53.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     53.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   25      0.01%     53.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   28      0.02%     53.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     53.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  20      0.01%     53.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     53.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     53.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     53.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     53.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     53.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     53.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     53.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     53.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     53.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     53.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     53.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     53.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     53.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     53.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     53.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     53.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     53.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     53.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     53.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     53.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     53.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     53.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     53.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     53.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     53.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     53.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     53.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     53.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     53.21% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                54026     29.83%     83.04% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               30709     16.96%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 181095                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        7964                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.043977                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     110      1.38%      1.38% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      1.38% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      1.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      1.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      1.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      1.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      1.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      1.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      1.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      1.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      1.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      1.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      1.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.01%      1.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.03%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   7001     87.91%     89.33% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   850     10.67%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 188831                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             600574                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       131186                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            292587                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     159974                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    181095                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  57                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          132955                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               185                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             14                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        80257                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        230696                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.784994                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.643421                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              178990     77.59%     77.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                8184      3.55%     81.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                7310      3.17%     84.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                6877      2.98%     87.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               14592      6.33%     93.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               10299      4.46%     98.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                3436      1.49%     99.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 883      0.38%     99.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 125      0.05%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          230696                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.680120                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    221                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                456                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          189                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes               411                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads                 1                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               11                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                30729                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               31271                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  125141                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     89                       # number of misc regfile writes
system.cpu.numCycles                           266269                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   39087                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 30144                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   4287                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    15285                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    733                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   475                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                319655                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 164953                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              193098                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     23937                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 138210                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1292                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                143676                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   162732                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups           225524                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           7419                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                173                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     29749                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             59                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups              388                       # Number of vector rename lookups
system.cpu.rob.rob_reads                       359577                       # The number of ROB reads
system.cpu.rob.rob_writes                      329222                       # The number of ROB writes
system.cpu.timesIdled                             310                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      249                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     119                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    20                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1074                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          5140                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         3278                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           16                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         7358                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             16                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                880                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1066                       # Transaction distribution
system.membus.trans_dist::CleanEvict                8                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3179                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3179                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           880                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             7                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         9199                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   9199                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       328000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  328000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4066                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4066    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4066                       # Request fanout histogram
system.membus.reqLayer0.occupancy             9989500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               7.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           20874250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             15.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    133134000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               890                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         4210                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           87                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              72                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3179                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3179                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           439                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          455                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            7                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            7                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          965                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        10469                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 11434                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        33664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       433472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 467136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1091                       # Total snoops (count)
system.tol2bus.snoopTraffic                     68288                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             5171                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003288                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.057249                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   5154     99.67%     99.67% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     17      0.33%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               5171                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            6909000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           5448500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            658500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    133134000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                    8                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                    3                       # number of demand (read+write) hits
system.l2.demand_hits::total                       11                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   8                       # number of overall hits
system.l2.overall_hits::.cpu.data                   3                       # number of overall hits
system.l2.overall_hits::total                      11                       # number of overall hits
system.l2.demand_misses::.cpu.inst                431                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               3631                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4062                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               431                       # number of overall misses
system.l2.overall_misses::.cpu.data              3631                       # number of overall misses
system.l2.overall_misses::total                  4062                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     34499000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    332939500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        367438500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     34499000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    332939500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       367438500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              439                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             3634                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4073                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             439                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            3634                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4073                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.981777                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999174                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.997299                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.981777                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999174                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.997299                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 80044.083527                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 91693.610576                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90457.533235                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 80044.083527                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 91693.610576                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90457.533235                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1067                       # number of writebacks
system.l2.writebacks::total                      1067                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           431                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          3631                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4062                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          431                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         3631                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4062                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     30189000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    296659500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    326848500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     30189000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    296659500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    326848500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.981777                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999174                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.997299                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.981777                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999174                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.997299                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70044.083527                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 81701.872762                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80464.918759                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70044.083527                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 81701.872762                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80464.918759                       # average overall mshr miss latency
system.l2.replacements                           1091                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         3143                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             3143                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         3143                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         3143                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           87                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               87                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           87                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           87                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data            3179                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3179                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    295339500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     295339500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          3179                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3179                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 92903.271469                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92903.271469                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3179                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3179                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    263549500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    263549500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 82903.271469                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82903.271469                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              8                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  8                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          431                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              431                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     34499000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     34499000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          439                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            439                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.981777                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.981777                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 80044.083527                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80044.083527                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          431                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          431                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     30189000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     30189000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.981777                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.981777                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70044.083527                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70044.083527                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data             3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          452                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             452                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     37600000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     37600000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          455                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           455                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.993407                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.993407                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83185.840708                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83185.840708                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          452                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          452                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     33110000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     33110000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.993407                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.993407                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73252.212389                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73252.212389                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data            7                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               7                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data            7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       133500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       133500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19071.428571                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19071.428571                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    133134000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1704.663108                       # Cycle average of tags in use
system.l2.tags.total_refs                        7347                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4064                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.807825                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.682677                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       317.609762                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1386.370669                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.009693                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.042309                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.052022                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2973                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          409                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2065                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          499                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.090729                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     62920                       # Number of tag accesses
system.l2.tags.data_accesses                    62920                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    133134000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          27584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         232192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             259776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        27584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         27584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        68224                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           68224                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             431                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3628                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4059                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1066                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1066                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         207189749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1744047351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1951237099                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    207189749                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        207189749                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      512446107                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            512446107                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      512446107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        207189749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1744047351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2463683206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1066.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       431.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3628.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000025210500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           65                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           65                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                8274                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                986                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4059                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1066                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4059                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1066                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                65                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                67                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                66                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                63                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                60                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                72                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                67                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               66                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               66                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               64                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.46                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      10.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     82062000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   20295000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               158168250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     20217.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38967.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     3473                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     892                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.56                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.68                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4059                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1066                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1061                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     936                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     854                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          726                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    446.413223                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   389.641062                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   168.903041                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           54      7.44%      7.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           55      7.58%     15.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           40      5.51%     20.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           23      3.17%     23.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          535     73.69%     97.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            3      0.41%     97.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      0.69%     98.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      0.14%     98.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           10      1.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          726                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           65                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      62.323077                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.799904                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    322.889644                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            63     96.92%     96.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      1.54%     98.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      1.54%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            65                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           65                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               65    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            65                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 259776                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   66560                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  259776                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                68224                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1951.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       499.95                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1951.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    512.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        19.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    15.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.91                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     133119500                       # Total gap between requests
system.mem_ctrls.avgGap                      25974.54                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        27584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       232192                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        66560                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 207189748.674268037081                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1744047350.789430141449                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 499947421.394985496998                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          431                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3628                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1066                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     12445500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    145722750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   1118600750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28875.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40166.14                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1049344.04                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              2299080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1206810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            13458900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            2750940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     10448880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         57079230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          3057120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           90300960                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        678.271215                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      7489750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      4420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    121224250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              2941680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1548360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            15522360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            2677860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     10448880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         55617180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          4288320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           93044640                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        698.879625                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     10693250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      4420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    118020750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    133134000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst         2632                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             2632                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         2632                       # number of overall hits
system.cpu.icache.overall_hits::total            2632                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          591                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            591                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          591                       # number of overall misses
system.cpu.icache.overall_misses::total           591                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     45391499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     45391499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     45391499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     45391499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         3223                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         3223                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         3223                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         3223                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.183370                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.183370                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.183370                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.183370                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76804.566836                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76804.566836                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76804.566836                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76804.566836                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          471                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    67.285714                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           87                       # number of writebacks
system.cpu.icache.writebacks::total                87                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          152                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          152                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          152                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          152                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          439                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          439                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          439                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          439                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     35247499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     35247499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     35247499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     35247499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.136209                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.136209                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.136209                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.136209                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 80290.430524                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80290.430524                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 80290.430524                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80290.430524                       # average overall mshr miss latency
system.cpu.icache.replacements                     87                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         2632                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            2632                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          591                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           591                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     45391499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     45391499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         3223                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         3223                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.183370                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.183370                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76804.566836                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76804.566836                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          152                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          152                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          439                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          439                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     35247499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     35247499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.136209                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.136209                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 80290.430524                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80290.430524                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    133134000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           295.616860                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                3071                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               439                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              6.995444                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   295.616860                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.577377                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.577377                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          352                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          270                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              6885                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             6885                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    133134000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    133134000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    133134000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    133134000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    133134000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        31027                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            31027                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        31035                       # number of overall hits
system.cpu.dcache.overall_hits::total           31035                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         4142                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           4142                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         4145                       # number of overall misses
system.cpu.dcache.overall_misses::total          4145                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    374436938                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    374436938                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    374436938                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    374436938                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        35169                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        35169                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        35180                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        35180                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.117774                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.117774                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.117823                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.117823                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 90400.033317                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 90400.033317                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 90334.605066                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 90334.605066                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       147609                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1174                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   125.731687                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3143                       # number of writebacks
system.cpu.dcache.writebacks::total              3143                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          504                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          504                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          504                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          504                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         3638                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3638                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3641                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3641                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    338304988                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    338304988                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    338626988                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    338626988                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.103443                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.103443                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.103496                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.103496                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 92992.025289                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 92992.025289                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 93003.841802                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 93003.841802                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3191                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        29683                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           29683                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          566                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           566                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     46097000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     46097000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        30249                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        30249                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.018711                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018711                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 81443.462898                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81443.462898                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          114                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          114                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          452                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          452                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     37960500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     37960500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014943                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014943                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 83983.407080                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 83983.407080                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1344                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1344                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3569                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3569                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    328117440                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    328117440                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         4913                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         4913                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.726440                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.726440                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 91935.399272                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 91935.399272                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          390                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          390                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3179                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3179                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    300128990                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    300128990                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.647059                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.647059                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 94409.874174                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 94409.874174                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data            8                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             8                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           11                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           11                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.272727                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.272727                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       322000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       322000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.272727                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.272727                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 107333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 107333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           27                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           27                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        71000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        71000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           28                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           28                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.035714                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.035714                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        71000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        71000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           22                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           22                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    133134000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           194.548141                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               34721                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3637                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              9.546604                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   194.548141                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.379977                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.379977                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          446                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          354                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           81                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             74097                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            74097                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    133134000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    133134000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
