
SAMD51.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00007b58  00000000  00000000  00010000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000018c  20000000  00007b58  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bkupram      00000000  47000000  47000000  0002018c  2**0
                  CONTENTS
  3 .qspi         00000000  04000000  04000000  0002018c  2**0
                  CONTENTS
  4 .bss          00003ce8  20000190  00007cf0  00020190  2**4
                  ALLOC
  5 .stack        00010000  20003e78  0000b9d8  00020190  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  0002018c  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000201ba  2**0
                  CONTENTS, READONLY
  8 .debug_info   0005b981  00000000  00000000  00020213  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000093eb  00000000  00000000  0007bb94  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0001ab8d  00000000  00000000  00084f7f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00001b58  00000000  00000000  0009fb0c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000021f0  00000000  00000000  000a1664  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0001b172  00000000  00000000  000a3854  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0002d8db  00000000  00000000  000be9c6  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    001086a7  00000000  00000000  000ec2a1  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  0000492c  00000000  00000000  001f4948  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	78 3e 01 20 29 19 00 00 25 19 00 00 25 19 00 00     x>. )...%...%...
      10:	25 19 00 00 25 19 00 00 25 19 00 00 00 00 00 00     %...%...%.......
	...
      2c:	e1 3d 00 00 25 19 00 00 00 00 00 00 81 3e 00 00     .=..%........>..
      3c:	e5 3e 00 00 25 19 00 00 25 19 00 00 25 19 00 00     .>..%...%...%...
      4c:	25 19 00 00 25 19 00 00 25 19 00 00 25 19 00 00     %...%...%...%...
      5c:	25 19 00 00 25 19 00 00 25 19 00 00 25 19 00 00     %...%...%...%...
      6c:	25 19 00 00 25 19 00 00 25 19 00 00 25 19 00 00     %...%...%...%...
      7c:	25 19 00 00 25 19 00 00 25 19 00 00 25 19 00 00     %...%...%...%...
      8c:	25 19 00 00 25 19 00 00 25 19 00 00 25 19 00 00     %...%...%...%...
      9c:	25 19 00 00 25 19 00 00 25 19 00 00 25 19 00 00     %...%...%...%...
      ac:	25 19 00 00 25 19 00 00 b1 2c 00 00 c5 2c 00 00     %...%....,...,..
      bc:	41 2a 00 00 4d 2a 00 00 59 2a 00 00 65 2a 00 00     A*..M*..Y*..e*..
      cc:	71 2a 00 00 25 19 00 00 25 19 00 00 25 19 00 00     q*..%...%...%...
      dc:	25 19 00 00 25 19 00 00 25 19 00 00 25 19 00 00     %...%...%...%...
      ec:	25 19 00 00 00 00 00 00 c1 2d 00 00 25 19 00 00     %........-..%...
      fc:	25 19 00 00 25 19 00 00 25 19 00 00 25 19 00 00     %...%...%...%...
     10c:	25 19 00 00 25 19 00 00 25 19 00 00 25 19 00 00     %...%...%...%...
     11c:	25 19 00 00 25 19 00 00 25 19 00 00 e9 0e 00 00     %...%...%.......
     12c:	f5 0e 00 00 01 0f 00 00 25 19 00 00 25 19 00 00     ........%...%...
     13c:	25 19 00 00 25 19 00 00 25 19 00 00 25 19 00 00     %...%...%...%...
     14c:	25 19 00 00 0d 18 00 00 25 19 00 00 00 00 00 00     %.......%.......
	...
     180:	25 19 00 00 25 19 00 00 25 19 00 00 25 19 00 00     %...%...%...%...
     190:	00 00 00 00 61 33 00 00 25 19 00 00 25 19 00 00     ....a3..%...%...
     1a0:	25 19 00 00 25 19 00 00 25 19 00 00 25 19 00 00     %...%...%...%...
     1b0:	75 33 00 00 25 19 00 00 25 19 00 00 25 19 00 00     u3..%...%...%...
     1c0:	25 19 00 00 89 33 00 00 25 19 00 00 25 19 00 00     %....3..%...%...
     1d0:	25 19 00 00 9d 33 00 00 25 19 00 00 25 19 00 00     %....3..%...%...
     1e0:	b1 33 00 00 25 19 00 00 25 19 00 00 a5 38 00 00     .3..%...%....8..
     1f0:	b9 38 00 00 cd 38 00 00 e1 38 00 00 f5 38 00 00     .8...8...8...8..
     200:	09 39 00 00 00 00 00 00 00 00 00 00 25 19 00 00     .9..........%...
     210:	25 19 00 00 25 19 00 00 25 19 00 00 25 19 00 00     %...%...%...%...
     220:	25 19 00 00 25 19 00 00 25 19 00 00 25 19 00 00     %...%...%...%...
     230:	25 19 00 00 25 19 00 00 25 19 00 00 25 19 00 00     %...%...%...%...
     240:	25 19 00 00 25 19 00 00 25 19 00 00 25 19 00 00     %...%...%...%...
     250:	25 19 00 00 25 19 00 00 25 19 00 00 25 19 00 00     %...%...%...%...
     260:	00 00 00 00                                         ....

00000264 <__do_global_dtors_aux>:
     264:	b510      	push	{r4, lr}
     266:	4c05      	ldr	r4, [pc, #20]	; (27c <__do_global_dtors_aux+0x18>)
     268:	7823      	ldrb	r3, [r4, #0]
     26a:	b933      	cbnz	r3, 27a <__do_global_dtors_aux+0x16>
     26c:	4b04      	ldr	r3, [pc, #16]	; (280 <__do_global_dtors_aux+0x1c>)
     26e:	b113      	cbz	r3, 276 <__do_global_dtors_aux+0x12>
     270:	4804      	ldr	r0, [pc, #16]	; (284 <__do_global_dtors_aux+0x20>)
     272:	f3af 8000 	nop.w
     276:	2301      	movs	r3, #1
     278:	7023      	strb	r3, [r4, #0]
     27a:	bd10      	pop	{r4, pc}
     27c:	20000190 	.word	0x20000190
     280:	00000000 	.word	0x00000000
     284:	00007b58 	.word	0x00007b58

00000288 <frame_dummy>:
     288:	4b0c      	ldr	r3, [pc, #48]	; (2bc <frame_dummy+0x34>)
     28a:	b143      	cbz	r3, 29e <frame_dummy+0x16>
     28c:	480c      	ldr	r0, [pc, #48]	; (2c0 <frame_dummy+0x38>)
     28e:	490d      	ldr	r1, [pc, #52]	; (2c4 <frame_dummy+0x3c>)
     290:	b510      	push	{r4, lr}
     292:	f3af 8000 	nop.w
     296:	480c      	ldr	r0, [pc, #48]	; (2c8 <frame_dummy+0x40>)
     298:	6803      	ldr	r3, [r0, #0]
     29a:	b923      	cbnz	r3, 2a6 <frame_dummy+0x1e>
     29c:	bd10      	pop	{r4, pc}
     29e:	480a      	ldr	r0, [pc, #40]	; (2c8 <frame_dummy+0x40>)
     2a0:	6803      	ldr	r3, [r0, #0]
     2a2:	b933      	cbnz	r3, 2b2 <frame_dummy+0x2a>
     2a4:	4770      	bx	lr
     2a6:	4b09      	ldr	r3, [pc, #36]	; (2cc <frame_dummy+0x44>)
     2a8:	2b00      	cmp	r3, #0
     2aa:	d0f7      	beq.n	29c <frame_dummy+0x14>
     2ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
     2b0:	4718      	bx	r3
     2b2:	4b06      	ldr	r3, [pc, #24]	; (2cc <frame_dummy+0x44>)
     2b4:	2b00      	cmp	r3, #0
     2b6:	d0f5      	beq.n	2a4 <frame_dummy+0x1c>
     2b8:	4718      	bx	r3
     2ba:	bf00      	nop
     2bc:	00000000 	.word	0x00000000
     2c0:	00007b58 	.word	0x00007b58
     2c4:	20000194 	.word	0x20000194
     2c8:	00007b58 	.word	0x00007b58
     2cc:	00000000 	.word	0x00000000

000002d0 <vApplicationStackOverflowHook>:
 *  Author: anilj
 */ 
#include "Apps/Common/Common.h"

void vApplicationStackOverflowHook(TaskHandle_t xTask, char *pcTaskName)
{
     2d0:	b500      	push	{lr}
     2d2:	b089      	sub	sp, #36	; 0x24
     2d4:	4606      	mov	r6, r0
	uint8_t dbgBuffer[30];
	memset(dbgBuffer,'0',30);
     2d6:	221e      	movs	r2, #30
     2d8:	2130      	movs	r1, #48	; 0x30
     2da:	4668      	mov	r0, sp
     2dc:	4b0c      	ldr	r3, [pc, #48]	; (310 <vApplicationStackOverflowHook+0x40>)
     2de:	4798      	blx	r3

	DEBUG_PRINT("**********************************************************");
     2e0:	4d0c      	ldr	r5, [pc, #48]	; (314 <vApplicationStackOverflowHook+0x44>)
     2e2:	4628      	mov	r0, r5
     2e4:	4c0c      	ldr	r4, [pc, #48]	; (318 <vApplicationStackOverflowHook+0x48>)
     2e6:	47a0      	blx	r4
	DEBUG_PRINT("***************STACK OVERFLOW DETECTED********************");
     2e8:	480c      	ldr	r0, [pc, #48]	; (31c <vApplicationStackOverflowHook+0x4c>)
     2ea:	47a0      	blx	r4
	DEBUG_PRINT("**********************************************************");
     2ec:	4628      	mov	r0, r5
     2ee:	47a0      	blx	r4
	DEBUG_PRINT("\r\n");
     2f0:	480b      	ldr	r0, [pc, #44]	; (320 <vApplicationStackOverflowHook+0x50>)
     2f2:	47a0      	blx	r4

	sprintf((int8_t*)dbgBuffer,"Task Handle - %d\r\n",xTask);
     2f4:	4632      	mov	r2, r6
     2f6:	490b      	ldr	r1, [pc, #44]	; (324 <vApplicationStackOverflowHook+0x54>)
     2f8:	4668      	mov	r0, sp
     2fa:	4b0b      	ldr	r3, [pc, #44]	; (328 <vApplicationStackOverflowHook+0x58>)
     2fc:	4798      	blx	r3
	SerialDebugPrint(dbgBuffer,strlen(dbgBuffer));
     2fe:	4668      	mov	r0, sp
     300:	4b0a      	ldr	r3, [pc, #40]	; (32c <vApplicationStackOverflowHook+0x5c>)
     302:	4798      	blx	r3
     304:	b281      	uxth	r1, r0
     306:	4668      	mov	r0, sp
     308:	4b09      	ldr	r3, [pc, #36]	; (330 <vApplicationStackOverflowHook+0x60>)
     30a:	4798      	blx	r3
     30c:	e7fe      	b.n	30c <vApplicationStackOverflowHook+0x3c>
     30e:	bf00      	nop
     310:	00005d3d 	.word	0x00005d3d
     314:	00006650 	.word	0x00006650
     318:	000017c1 	.word	0x000017c1
     31c:	0000668c 	.word	0x0000668c
     320:	000073fc 	.word	0x000073fc
     324:	000066c8 	.word	0x000066c8
     328:	00005ec5 	.word	0x00005ec5
     32c:	00005f1d 	.word	0x00005f1d
     330:	0000177d 	.word	0x0000177d

00000334 <DispatchTask>:
#include "thirdparty/RTOS/freertos/FreeRTOSV10.0.0/Source/include/queue.h"
#include "Apps/SerialDebug/SerialDebug.h"


void DispatchTask( void *DispatchTaskParam)
{
     334:	b570      	push	{r4, r5, r6, lr}
     336:	b082      	sub	sp, #8
	TickType_t xLastWakeTime;
	const TickType_t xDelayMs = pdMS_TO_TICKS(700UL);
	const TickType_t xDebugPrintDelayMs = pdMS_TO_TICKS(500UL);
	xLastWakeTime = xTaskGetTickCount();
     338:	4b06      	ldr	r3, [pc, #24]	; (354 <DispatchTask+0x20>)
     33a:	4798      	blx	r3
     33c:	ac02      	add	r4, sp, #8
     33e:	f844 0d04 	str.w	r0, [r4, #-4]!

	while(1)
	{
		kickWatchDog();
     342:	4e05      	ldr	r6, [pc, #20]	; (358 <DispatchTask+0x24>)
		vTaskDelayUntil( &xLastWakeTime, xDelayMs);
     344:	4d05      	ldr	r5, [pc, #20]	; (35c <DispatchTask+0x28>)
		kickWatchDog();
     346:	47b0      	blx	r6
		vTaskDelayUntil( &xLastWakeTime, xDelayMs);
     348:	f44f 712f 	mov.w	r1, #700	; 0x2bc
     34c:	4620      	mov	r0, r4
     34e:	47a8      	blx	r5
     350:	e7f9      	b.n	346 <DispatchTask+0x12>
     352:	bf00      	nop
     354:	00004f01 	.word	0x00004f01
     358:	000018f9 	.word	0x000018f9
     35c:	00005141 	.word	0x00005141

00000360 <getModemCommandData>:
**
** Description:        Gets the parsed modem response
**
**===========================================================================*/
void getModemCommandData(AT_CMD_TYPE cmd, MODEM_CMD_DATA* cmdData)
{
     360:	b430      	push	{r4, r5}
	*cmdData = ModemCmdData[cmd];
     362:	eb00 0080 	add.w	r0, r0, r0, lsl #2
     366:	460d      	mov	r5, r1
     368:	4c04      	ldr	r4, [pc, #16]	; (37c <getModemCommandData+0x1c>)
     36a:	eb04 0480 	add.w	r4, r4, r0, lsl #2
     36e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
     370:	c50f      	stmia	r5!, {r0, r1, r2, r3}
     372:	6823      	ldr	r3, [r4, #0]
     374:	602b      	str	r3, [r5, #0]
}
     376:	bc30      	pop	{r4, r5}
     378:	4770      	bx	lr
     37a:	bf00      	nop
     37c:	000066dc 	.word	0x000066dc

00000380 <buildHttpHeaderWithActiveSessionID>:
** Description:        Flushes the Rx Ring Buffer
**
**===========================================================================*/
void buildHttpHeaderWithActiveSessionID(const uint8_t* activeSessionId)
{
	switch (*activeSessionId)
     380:	7803      	ldrb	r3, [r0, #0]
     382:	3b31      	subs	r3, #49	; 0x31
     384:	2b08      	cmp	r3, #8
     386:	d83b      	bhi.n	400 <buildHttpHeaderWithActiveSessionID+0x80>
     388:	e8df f003 	tbb	[pc, r3]
     38c:	17110b05 	.word	0x17110b05
     390:	2f29231d 	.word	0x2f29231d
     394:	35          	.byte	0x35
     395:	00          	.byte	0x00
	{
		case SESSION_ID_1:
		{
			HttpHeaderString[SESSION_ID_POS_IN_HEADER] = '1';
     396:	4b1b      	ldr	r3, [pc, #108]	; (404 <buildHttpHeaderWithActiveSessionID+0x84>)
     398:	2231      	movs	r2, #49	; 0x31
     39a:	73da      	strb	r2, [r3, #15]
			kHttpGetString[SESSION_ID_POS_IN_GET_REQ]  = '1';
     39c:	f883 2020 	strb.w	r2, [r3, #32]
		}
		break;
     3a0:	4770      	bx	lr

		case SESSION_ID_2:
		{
			HttpHeaderString[SESSION_ID_POS_IN_HEADER] = '2';
     3a2:	4b18      	ldr	r3, [pc, #96]	; (404 <buildHttpHeaderWithActiveSessionID+0x84>)
     3a4:	2232      	movs	r2, #50	; 0x32
     3a6:	73da      	strb	r2, [r3, #15]
			kHttpGetString[SESSION_ID_POS_IN_GET_REQ]  = '2';
     3a8:	f883 2020 	strb.w	r2, [r3, #32]
		}
		break;
     3ac:	4770      	bx	lr

		case SESSION_ID_3:
		{
			HttpHeaderString[SESSION_ID_POS_IN_HEADER] = '3';
     3ae:	4b15      	ldr	r3, [pc, #84]	; (404 <buildHttpHeaderWithActiveSessionID+0x84>)
     3b0:	2233      	movs	r2, #51	; 0x33
     3b2:	73da      	strb	r2, [r3, #15]
			kHttpGetString[SESSION_ID_POS_IN_GET_REQ]  = '3';
     3b4:	f883 2020 	strb.w	r2, [r3, #32]
		}
		break;
     3b8:	4770      	bx	lr

		case SESSION_ID_4:
		{
			HttpHeaderString[SESSION_ID_POS_IN_HEADER] = '4';
     3ba:	4b12      	ldr	r3, [pc, #72]	; (404 <buildHttpHeaderWithActiveSessionID+0x84>)
     3bc:	2234      	movs	r2, #52	; 0x34
     3be:	73da      	strb	r2, [r3, #15]
			kHttpGetString[SESSION_ID_POS_IN_GET_REQ]  = '4';
     3c0:	f883 2020 	strb.w	r2, [r3, #32]
		}
		break;
     3c4:	4770      	bx	lr

		case SESSION_ID_5:
		{
			HttpHeaderString[SESSION_ID_POS_IN_HEADER] = '5';
     3c6:	4b0f      	ldr	r3, [pc, #60]	; (404 <buildHttpHeaderWithActiveSessionID+0x84>)
     3c8:	2235      	movs	r2, #53	; 0x35
     3ca:	73da      	strb	r2, [r3, #15]
			kHttpGetString[SESSION_ID_POS_IN_GET_REQ]  = '5';
     3cc:	f883 2020 	strb.w	r2, [r3, #32]
		}
		break;
     3d0:	4770      	bx	lr

		case SESSION_ID_6:
		{
			HttpHeaderString[SESSION_ID_POS_IN_HEADER] = '6';
     3d2:	4b0c      	ldr	r3, [pc, #48]	; (404 <buildHttpHeaderWithActiveSessionID+0x84>)
     3d4:	2236      	movs	r2, #54	; 0x36
     3d6:	73da      	strb	r2, [r3, #15]
			kHttpGetString[SESSION_ID_POS_IN_GET_REQ]  = '6';
     3d8:	f883 2020 	strb.w	r2, [r3, #32]
		}
		break;
     3dc:	4770      	bx	lr

		case SESSION_ID_7:
		{
			HttpHeaderString[SESSION_ID_POS_IN_HEADER] = '7';
     3de:	4b09      	ldr	r3, [pc, #36]	; (404 <buildHttpHeaderWithActiveSessionID+0x84>)
     3e0:	2237      	movs	r2, #55	; 0x37
     3e2:	73da      	strb	r2, [r3, #15]
			kHttpGetString[SESSION_ID_POS_IN_GET_REQ]  = '7';
     3e4:	f883 2020 	strb.w	r2, [r3, #32]
		}
		break;
     3e8:	4770      	bx	lr

		case SESSION_ID_8:
		{
			HttpHeaderString[SESSION_ID_POS_IN_HEADER] = '8';
     3ea:	4b06      	ldr	r3, [pc, #24]	; (404 <buildHttpHeaderWithActiveSessionID+0x84>)
     3ec:	2238      	movs	r2, #56	; 0x38
     3ee:	73da      	strb	r2, [r3, #15]
			kHttpGetString[SESSION_ID_POS_IN_GET_REQ]  = '8';
     3f0:	f883 2020 	strb.w	r2, [r3, #32]
		}
		break;
     3f4:	4770      	bx	lr

		case SESSION_ID_9:
		{
			HttpHeaderString[SESSION_ID_POS_IN_HEADER] = '9';
     3f6:	4b03      	ldr	r3, [pc, #12]	; (404 <buildHttpHeaderWithActiveSessionID+0x84>)
     3f8:	2239      	movs	r2, #57	; 0x39
     3fa:	73da      	strb	r2, [r3, #15]
			kHttpGetString[SESSION_ID_POS_IN_GET_REQ]  = '9';
     3fc:	f883 2020 	strb.w	r2, [r3, #32]
     400:	4770      	bx	lr
     402:	bf00      	nop
     404:	20000000 	.word	0x20000000

00000408 <buildDataPacketsToServer>:
**
** Description:        Flushes the Rx Ring Buffer
**
**===========================================================================*/
void buildDataPacketsToServer(void)
{
     408:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	strncpy(kHttpGetCompleteData,kHttpGetString,15);
     40a:	4c0f      	ldr	r4, [pc, #60]	; (448 <buildDataPacketsToServer+0x40>)
     40c:	220f      	movs	r2, #15
     40e:	490f      	ldr	r1, [pc, #60]	; (44c <buildDataPacketsToServer+0x44>)
     410:	4620      	mov	r0, r4
     412:	4b0f      	ldr	r3, [pc, #60]	; (450 <buildDataPacketsToServer+0x48>)
     414:	4798      	blx	r3
	strncat(kHttpGetCompleteData,"\"?i=359998070228764&d=A1Y52XA2Y36&b=36&s=2\"\r",44);
     416:	4620      	mov	r0, r4
     418:	4b0e      	ldr	r3, [pc, #56]	; (454 <buildDataPacketsToServer+0x4c>)
     41a:	4798      	blx	r3
     41c:	4d0e      	ldr	r5, [pc, #56]	; (458 <buildDataPacketsToServer+0x50>)
     41e:	4404      	add	r4, r0
     420:	f105 0720 	add.w	r7, r5, #32
     424:	462e      	mov	r6, r5
     426:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
     428:	6020      	str	r0, [r4, #0]
     42a:	6061      	str	r1, [r4, #4]
     42c:	60a2      	str	r2, [r4, #8]
     42e:	60e3      	str	r3, [r4, #12]
     430:	4635      	mov	r5, r6
     432:	3410      	adds	r4, #16
     434:	42be      	cmp	r6, r7
     436:	d1f5      	bne.n	424 <buildDataPacketsToServer+0x1c>
     438:	cd07      	ldmia	r5!, {r0, r1, r2}
     43a:	6020      	str	r0, [r4, #0]
     43c:	6061      	str	r1, [r4, #4]
     43e:	60a2      	str	r2, [r4, #8]
     440:	782b      	ldrb	r3, [r5, #0]
     442:	7323      	strb	r3, [r4, #12]
     444:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     446:	bf00      	nop
     448:	200001ac 	.word	0x200001ac
     44c:	20000014 	.word	0x20000014
     450:	00005f51 	.word	0x00005f51
     454:	00005f1d 	.word	0x00005f1d
     458:	00006b8c 	.word	0x00006b8c

0000045c <mdmParser_solicitedCmdParser>:
**
** Description:        Gets the parsed modem response
**
**===========================================================================*/
bool mdmParser_solicitedCmdParser(AT_CMD_TYPE cmd)
{
     45c:	b5f0      	push	{r4, r5, r6, r7, lr}
     45e:	b087      	sub	sp, #28
	uint8_t* responseBuffer = NULL;
	uint8_t* parsedDataBuffer = NULL;
	uint8_t parseCnt=0;
	MODEM_CMD_DATA cmdData;

	getModemCommandData(cmd, &cmdData);
     460:	a901      	add	r1, sp, #4
     462:	4b2e      	ldr	r3, [pc, #184]	; (51c <mdmParser_solicitedCmdParser+0xc0>)
     464:	4798      	blx	r3

	/* command length + /r/n */
	uint8_t dataStartIndex = (cmdData.CmdLength + 2);
     466:	f89d 700c 	ldrb.w	r7, [sp, #12]
	
	responseBuffer = (uint8_t*)pvPortMalloc((cmdData.ResponseLength)*(sizeof(uint8_t)));
     46a:	f8bd 0014 	ldrh.w	r0, [sp, #20]
     46e:	4b2c      	ldr	r3, [pc, #176]	; (520 <mdmParser_solicitedCmdParser+0xc4>)
     470:	4798      	blx	r3

	if(responseBuffer != NULL)
     472:	2800      	cmp	r0, #0
     474:	d04d      	beq.n	512 <mdmParser_solicitedCmdParser+0xb6>
     476:	4604      	mov	r4, r0
	{
		readStatus = mdmCtrlr_ReadResponseFromModem(responseBuffer,cmdData.ResponseLength);
     478:	f8bd 1014 	ldrh.w	r1, [sp, #20]
     47c:	4b29      	ldr	r3, [pc, #164]	; (524 <mdmParser_solicitedCmdParser+0xc8>)
     47e:	4798      	blx	r3

		if(readStatus != false)
     480:	4606      	mov	r6, r0
     482:	2800      	cmp	r0, #0
     484:	d041      	beq.n	50a <mdmParser_solicitedCmdParser+0xae>
		{
			if(VERIFIED_EQUAL == strncmp(cmdData.AtString, responseBuffer, cmdData.CmdLength))
     486:	f89d 200c 	ldrb.w	r2, [sp, #12]
     48a:	4621      	mov	r1, r4
     48c:	9802      	ldr	r0, [sp, #8]
     48e:	4b26      	ldr	r3, [pc, #152]	; (528 <mdmParser_solicitedCmdParser+0xcc>)
     490:	4798      	blx	r3
     492:	bb70      	cbnz	r0, 4f2 <mdmParser_solicitedCmdParser+0x96>
			{
				/* Command response is correctly identified. Allocate memory for parsed data */
				parsedDataBuffer = (uint8_t*)pvPortMalloc((((cmdData.validDataCnt)*(sizeof(uint8_t))) + 1));
     494:	f8bd 000e 	ldrh.w	r0, [sp, #14]
     498:	3001      	adds	r0, #1
     49a:	4b21      	ldr	r3, [pc, #132]	; (520 <mdmParser_solicitedCmdParser+0xc4>)
     49c:	4798      	blx	r3

				if(parsedDataBuffer != NULL)
     49e:	4605      	mov	r5, r0
     4a0:	b310      	cbz	r0, 4e8 <mdmParser_solicitedCmdParser+0x8c>
				{
					/* Extract the data part from modem response */
					while(parseCnt < cmdData.validDataCnt)
     4a2:	f8bd 300e 	ldrh.w	r3, [sp, #14]
     4a6:	b1eb      	cbz	r3, 4e4 <mdmParser_solicitedCmdParser+0x88>
     4a8:	2300      	movs	r3, #0
	uint8_t dataStartIndex = (cmdData.CmdLength + 2);
     4aa:	1cb9      	adds	r1, r7, #2
					{
						parsedDataBuffer[parseCnt] = responseBuffer[dataStartIndex + parseCnt];
     4ac:	b2c9      	uxtb	r1, r1
     4ae:	18e2      	adds	r2, r4, r3
     4b0:	5c52      	ldrb	r2, [r2, r1]
     4b2:	54ea      	strb	r2, [r5, r3]
						parseCnt++;
     4b4:	3301      	adds	r3, #1
     4b6:	b2db      	uxtb	r3, r3
					while(parseCnt < cmdData.validDataCnt)
     4b8:	f8bd 200e 	ldrh.w	r2, [sp, #14]
     4bc:	429a      	cmp	r2, r3
     4be:	d8f6      	bhi.n	4ae <mdmParser_solicitedCmdParser+0x52>
					}
					parsedDataBuffer[parseCnt] = '\0';
     4c0:	2200      	movs	r2, #0
     4c2:	54ea      	strb	r2, [r5, r3]
					cmdData.respHandler(cmdData.AtCmd,parsedDataBuffer,cmdData.validDataCnt+1);
     4c4:	f8bd 200e 	ldrh.w	r2, [sp, #14]
     4c8:	3201      	adds	r2, #1
     4ca:	b292      	uxth	r2, r2
     4cc:	4629      	mov	r1, r5
     4ce:	f89d 0004 	ldrb.w	r0, [sp, #4]
     4d2:	9b04      	ldr	r3, [sp, #16]
     4d4:	4798      	blx	r3
					DEBUG_PRINT("\r\n");
     4d6:	4815      	ldr	r0, [pc, #84]	; (52c <mdmParser_solicitedCmdParser+0xd0>)
     4d8:	4b15      	ldr	r3, [pc, #84]	; (530 <mdmParser_solicitedCmdParser+0xd4>)
     4da:	4798      	blx	r3
					vPortFree(parsedDataBuffer);
     4dc:	4628      	mov	r0, r5
     4de:	4b15      	ldr	r3, [pc, #84]	; (534 <mdmParser_solicitedCmdParser+0xd8>)
     4e0:	4798      	blx	r3
     4e2:	e00a      	b.n	4fa <mdmParser_solicitedCmdParser+0x9e>
					while(parseCnt < cmdData.validDataCnt)
     4e4:	2300      	movs	r3, #0
     4e6:	e7eb      	b.n	4c0 <mdmParser_solicitedCmdParser+0x64>
					parseStatus = true;
				}
				else
				{
					DEBUG_PRINT("Error: Heap allocation for parse data buffer failed");
     4e8:	4813      	ldr	r0, [pc, #76]	; (538 <mdmParser_solicitedCmdParser+0xdc>)
     4ea:	4b11      	ldr	r3, [pc, #68]	; (530 <mdmParser_solicitedCmdParser+0xd4>)
     4ec:	4798      	blx	r3
	bool parseStatus = false;
     4ee:	2600      	movs	r6, #0
     4f0:	e003      	b.n	4fa <mdmParser_solicitedCmdParser+0x9e>
				}
			}
			else
			{
				parseStatus = false;
				DEBUG_PRINT("Error: Not able to verify the command string during parsing");
     4f2:	4812      	ldr	r0, [pc, #72]	; (53c <mdmParser_solicitedCmdParser+0xe0>)
     4f4:	4b0e      	ldr	r3, [pc, #56]	; (530 <mdmParser_solicitedCmdParser+0xd4>)
     4f6:	4798      	blx	r3
				parseStatus = false;
     4f8:	2600      	movs	r6, #0
		else
		{
			parseStatus = false;
			DEBUG_PRINT("Error: Not able to read data from receive ring buffer during parser");
		}
		vPortFree(responseBuffer);
     4fa:	4620      	mov	r0, r4
     4fc:	4b0d      	ldr	r3, [pc, #52]	; (534 <mdmParser_solicitedCmdParser+0xd8>)
     4fe:	4798      	blx	r3
	else
	{
		DEBUG_PRINT("Error: Heap allocation for response data buffer failed");
	}

	mdmCtrlr_FlushRxBuffer();
     500:	4b0f      	ldr	r3, [pc, #60]	; (540 <mdmParser_solicitedCmdParser+0xe4>)
     502:	4798      	blx	r3

	return parseStatus;
}
     504:	4630      	mov	r0, r6
     506:	b007      	add	sp, #28
     508:	bdf0      	pop	{r4, r5, r6, r7, pc}
			DEBUG_PRINT("Error: Not able to read data from receive ring buffer during parser");
     50a:	480e      	ldr	r0, [pc, #56]	; (544 <mdmParser_solicitedCmdParser+0xe8>)
     50c:	4b08      	ldr	r3, [pc, #32]	; (530 <mdmParser_solicitedCmdParser+0xd4>)
     50e:	4798      	blx	r3
     510:	e7f3      	b.n	4fa <mdmParser_solicitedCmdParser+0x9e>
		DEBUG_PRINT("Error: Heap allocation for response data buffer failed");
     512:	480d      	ldr	r0, [pc, #52]	; (548 <mdmParser_solicitedCmdParser+0xec>)
     514:	4b06      	ldr	r3, [pc, #24]	; (530 <mdmParser_solicitedCmdParser+0xd4>)
     516:	4798      	blx	r3
	bool parseStatus = false;
     518:	2600      	movs	r6, #0
     51a:	e7f1      	b.n	500 <mdmParser_solicitedCmdParser+0xa4>
     51c:	00000361 	.word	0x00000361
     520:	000040b5 	.word	0x000040b5
     524:	00000fc9 	.word	0x00000fc9
     528:	00005f2d 	.word	0x00005f2d
     52c:	000073fc 	.word	0x000073fc
     530:	000017c1 	.word	0x000017c1
     534:	00004189 	.word	0x00004189
     538:	00006d98 	.word	0x00006d98
     53c:	00006dcc 	.word	0x00006dcc
     540:	0000101d 	.word	0x0000101d
     544:	00006e08 	.word	0x00006e08
     548:	00006e4c 	.word	0x00006e4c

0000054c <mdmParser_SetLastCmdProcessed>:
** Description:        Gets the parsed modem response
**
**===========================================================================*/
void mdmParser_SetLastCmdProcessed(bool status)
{
	isPrevCmdRespProcessed = status;
     54c:	4b01      	ldr	r3, [pc, #4]	; (554 <mdmParser_SetLastCmdProcessed+0x8>)
     54e:	7018      	strb	r0, [r3, #0]
     550:	4770      	bx	lr
     552:	bf00      	nop
     554:	20000023 	.word	0x20000023

00000558 <mdmParser_SetLastSentAtCommand>:
** Description:        Gets the parsed modem response
**
**===========================================================================*/
void mdmParser_SetLastSentAtCommand(AT_CMD_TYPE cmd)
{
	lastSendATCommand = cmd;
     558:	4b01      	ldr	r3, [pc, #4]	; (560 <mdmParser_SetLastSentAtCommand+0x8>)
     55a:	7018      	strb	r0, [r3, #0]
     55c:	4770      	bx	lr
     55e:	bf00      	nop
     560:	200001e8 	.word	0x200001e8

00000564 <mdmParser_GetLastSentAtCommand>:
**
**===========================================================================*/
AT_CMD_TYPE mdmParser_GetLastSentAtCommand(void)
{
	return lastSendATCommand;
}
     564:	4b01      	ldr	r3, [pc, #4]	; (56c <mdmParser_GetLastSentAtCommand+0x8>)
     566:	7818      	ldrb	r0, [r3, #0]
     568:	4770      	bx	lr
     56a:	bf00      	nop
     56c:	200001e8 	.word	0x200001e8

00000570 <getCloseActiveSessionCmd>:
**===========================================================================*/
static AT_CMD_TYPE getCloseActiveSessionCmd(uint8_t sessionID)
{
	AT_CMD_TYPE sessionCloseCmd;

	switch(sessionID)
     570:	3801      	subs	r0, #1
     572:	2809      	cmp	r0, #9
     574:	d81a      	bhi.n	5ac <getCloseActiveSessionCmd+0x3c>
     576:	e8df f000 	tbb	[pc, r0]
     57a:	0705      	.short	0x0705
     57c:	0f0d0b09 	.word	0x0f0d0b09
     580:	17151311 	.word	0x17151311
	{
		case 1:
		{
			sessionCloseCmd = CMD_AT_KHTTP_CLOSE_1;
     584:	200a      	movs	r0, #10
     586:	4770      	bx	lr
		}
		break;

		case 2:
		{
			sessionCloseCmd = CMD_AT_KHTTP_CLOSE_2;
     588:	200b      	movs	r0, #11
		}
		break;
     58a:	4770      	bx	lr

		case 3:
		{
			sessionCloseCmd = CMD_AT_KHTTP_CLOSE_3;
     58c:	200c      	movs	r0, #12
		}
		break;
     58e:	4770      	bx	lr

		case 4:
		{
			sessionCloseCmd = CMD_AT_KHTTP_CLOSE_4;
     590:	200d      	movs	r0, #13
		}
		break;
     592:	4770      	bx	lr

		case 5:
		{
			sessionCloseCmd = CMD_AT_KHTTP_CLOSE_5;
     594:	200e      	movs	r0, #14
		}
		break;
     596:	4770      	bx	lr

		case 6:
		{
			sessionCloseCmd = CMD_AT_KHTTP_CLOSE_6;
     598:	200f      	movs	r0, #15
		}
		break;
     59a:	4770      	bx	lr

		case 7:
		{
			sessionCloseCmd = CMD_AT_KHTTP_CLOSE_7;
     59c:	2010      	movs	r0, #16
		}
		break;
     59e:	4770      	bx	lr

		case 8:
		{
			sessionCloseCmd = CMD_AT_KHTTP_CLOSE_8;
     5a0:	2011      	movs	r0, #17
		}
		break;
     5a2:	4770      	bx	lr

		case 9:
		{
			sessionCloseCmd = CMD_AT_KHTTP_CLOSE_9;
     5a4:	2012      	movs	r0, #18
		}
		break;
     5a6:	4770      	bx	lr

		case 10:
		{
			sessionCloseCmd = CMD_AT_KHTTP_CLOSE_10;
     5a8:	2013      	movs	r0, #19
		}
		break;
     5aa:	4770      	bx	lr
	switch(sessionID)
     5ac:	2000      	movs	r0, #0
		default:
		break;
	}
	
	return sessionCloseCmd;
}
     5ae:	4770      	bx	lr

000005b0 <MdmConnect_HttpConnectionInit>:
	gHttpConnectionState = MDM_HTTP_DISCONNECTED;
     5b0:	4b06      	ldr	r3, [pc, #24]	; (5cc <MdmConnect_HttpConnectionInit+0x1c>)
     5b2:	2200      	movs	r2, #0
     5b4:	701a      	strb	r2, [r3, #0]
	gHttpConnectionInProgressSubstate = CONNECT_IN_PROGRESS_CLOSE_CONNECTION;
     5b6:	705a      	strb	r2, [r3, #1]
	gHttpConnectOpMode = HTTP_CONNECT_OP_TX_MODE;
     5b8:	709a      	strb	r2, [r3, #2]
	gHttpConnectedSubState = CONNECTED_INITIALIZE_TRANSMISSION;
     5ba:	70da      	strb	r2, [r3, #3]
	sessionIdCount = 10;
     5bc:	210a      	movs	r1, #10
     5be:	7119      	strb	r1, [r3, #4]
	ConnectionResponse.atCmd = CMD_AT_MAX;
     5c0:	721a      	strb	r2, [r3, #8]
	ConnectionResponse.length = 0;
     5c2:	815a      	strh	r2, [r3, #10]
	ConnectionResponse.response = NULL;
     5c4:	60da      	str	r2, [r3, #12]
	currentSessionId = '0';
     5c6:	2230      	movs	r2, #48	; 0x30
     5c8:	741a      	strb	r2, [r3, #16]
     5ca:	4770      	bx	lr
     5cc:	200001ec 	.word	0x200001ec

000005d0 <MdmCnct_ConnectInProgressSubStateMachine>:
{
     5d0:	b530      	push	{r4, r5, lr}
     5d2:	b083      	sub	sp, #12
	switch (gHttpConnectionInProgressSubstate)
     5d4:	4b8e      	ldr	r3, [pc, #568]	; (810 <MdmCnct_ConnectInProgressSubStateMachine+0x240>)
     5d6:	785b      	ldrb	r3, [r3, #1]
     5d8:	2b05      	cmp	r3, #5
     5da:	f200 80b4 	bhi.w	746 <MdmCnct_ConnectInProgressSubStateMachine+0x176>
     5de:	e8df f013 	tbh	[pc, r3, lsl #1]
     5e2:	0006      	.short	0x0006
     5e4:	014700ad 	.word	0x014700ad
     5e8:	021b01b1 	.word	0x021b01b1
     5ec:	02ad      	.short	0x02ad
        	if(gHttpConnectOpMode == HTTP_CONNECT_OP_TX_MODE)
     5ee:	4b88      	ldr	r3, [pc, #544]	; (810 <MdmCnct_ConnectInProgressSubStateMachine+0x240>)
     5f0:	789b      	ldrb	r3, [r3, #2]
     5f2:	2b00      	cmp	r3, #0
     5f4:	d15b      	bne.n	6ae <MdmCnct_ConnectInProgressSubStateMachine+0xde>
        		if(sessionIdCount > 0)
     5f6:	4b86      	ldr	r3, [pc, #536]	; (810 <MdmCnct_ConnectInProgressSubStateMachine+0x240>)
     5f8:	791b      	ldrb	r3, [r3, #4]
     5fa:	2b00      	cmp	r3, #0
     5fc:	d050      	beq.n	6a0 <MdmCnct_ConnectInProgressSubStateMachine+0xd0>
        		    if (uxQueueMessagesWaiting(AtTransmitQueue) == 0)
     5fe:	4b85      	ldr	r3, [pc, #532]	; (814 <MdmCnct_ConnectInProgressSubStateMachine+0x244>)
     600:	6818      	ldr	r0, [r3, #0]
     602:	4b85      	ldr	r3, [pc, #532]	; (818 <MdmCnct_ConnectInProgressSubStateMachine+0x248>)
     604:	4798      	blx	r3
     606:	2800      	cmp	r0, #0
     608:	d146      	bne.n	698 <MdmCnct_ConnectInProgressSubStateMachine+0xc8>
        		        if(pdPASS == xSemaphoreTake(AtTxQueueLoadSemaphore, 0))
     60a:	2100      	movs	r1, #0
     60c:	4b83      	ldr	r3, [pc, #524]	; (81c <MdmCnct_ConnectInProgressSubStateMachine+0x24c>)
     60e:	6818      	ldr	r0, [r3, #0]
     610:	4b83      	ldr	r3, [pc, #524]	; (820 <MdmCnct_ConnectInProgressSubStateMachine+0x250>)
     612:	4798      	blx	r3
     614:	2801      	cmp	r0, #1
     616:	d003      	beq.n	620 <MdmCnct_ConnectInProgressSubStateMachine+0x50>
        		        	DEBUG_PRINT("Error : Not able to obtain Tx Semapahore");
     618:	4882      	ldr	r0, [pc, #520]	; (824 <MdmCnct_ConnectInProgressSubStateMachine+0x254>)
     61a:	4b83      	ldr	r3, [pc, #524]	; (828 <MdmCnct_ConnectInProgressSubStateMachine+0x258>)
     61c:	4798      	blx	r3
     61e:	e092      	b.n	746 <MdmCnct_ConnectInProgressSubStateMachine+0x176>
                            TxMsgQueueData.taskID = MODEM_PROCESS_TASK;
     620:	2301      	movs	r3, #1
     622:	f88d 3000 	strb.w	r3, [sp]
                            TxMsgQueueData.atCmd = getCloseActiveSessionCmd(sessionIdCount);
     626:	4b7a      	ldr	r3, [pc, #488]	; (810 <MdmCnct_ConnectInProgressSubStateMachine+0x240>)
     628:	7918      	ldrb	r0, [r3, #4]
     62a:	4b80      	ldr	r3, [pc, #512]	; (82c <MdmCnct_ConnectInProgressSubStateMachine+0x25c>)
     62c:	4798      	blx	r3
     62e:	f88d 0001 	strb.w	r0, [sp, #1]
                            TxMsgQueueData.pData = NULL;
     632:	2300      	movs	r3, #0
     634:	9301      	str	r3, [sp, #4]
                            TxQueuePushStatus = xQueueSendToBack(AtTransmitQueue, &TxMsgQueueData, QueuePushDelayMs);
     636:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
     63a:	4669      	mov	r1, sp
     63c:	4875      	ldr	r0, [pc, #468]	; (814 <MdmCnct_ConnectInProgressSubStateMachine+0x244>)
     63e:	6800      	ldr	r0, [r0, #0]
     640:	4c7b      	ldr	r4, [pc, #492]	; (830 <MdmCnct_ConnectInProgressSubStateMachine+0x260>)
     642:	47a0      	blx	r4
                            if(TxQueuePushStatus == pdPASS)
     644:	2801      	cmp	r0, #1
     646:	d007      	beq.n	658 <MdmCnct_ConnectInProgressSubStateMachine+0x88>
                                DEBUG_PRINT("Failed to sent the Session Close request to Tx Task");
     648:	487a      	ldr	r0, [pc, #488]	; (834 <MdmCnct_ConnectInProgressSubStateMachine+0x264>)
     64a:	4b77      	ldr	r3, [pc, #476]	; (828 <MdmCnct_ConnectInProgressSubStateMachine+0x258>)
     64c:	4798      	blx	r3
                                vTaskDelay(TransmitDelayMs);
     64e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
     652:	4b79      	ldr	r3, [pc, #484]	; (838 <MdmCnct_ConnectInProgressSubStateMachine+0x268>)
     654:	4798      	blx	r3
     656:	e076      	b.n	746 <MdmCnct_ConnectInProgressSubStateMachine+0x176>
                                xSemaphoreGive(AtTxQueueLoadSemaphore);
     658:	2300      	movs	r3, #0
     65a:	461a      	mov	r2, r3
     65c:	4619      	mov	r1, r3
     65e:	486f      	ldr	r0, [pc, #444]	; (81c <MdmCnct_ConnectInProgressSubStateMachine+0x24c>)
     660:	6800      	ldr	r0, [r0, #0]
     662:	47a0      	blx	r4
                                if( xSemaphoreTake( DebugPrintMutex,portMAX_DELAY) == pdTRUE )
     664:	f04f 31ff 	mov.w	r1, #4294967295
     668:	4b74      	ldr	r3, [pc, #464]	; (83c <MdmCnct_ConnectInProgressSubStateMachine+0x26c>)
     66a:	6818      	ldr	r0, [r3, #0]
     66c:	4b6c      	ldr	r3, [pc, #432]	; (820 <MdmCnct_ConnectInProgressSubStateMachine+0x250>)
     66e:	4798      	blx	r3
     670:	2801      	cmp	r0, #1
     672:	d007      	beq.n	684 <MdmCnct_ConnectInProgressSubStateMachine+0xb4>
                                gHttpConnectOpMode = HTTP_CONNECT_OP_RX_MODE;
     674:	2201      	movs	r2, #1
     676:	4b66      	ldr	r3, [pc, #408]	; (810 <MdmCnct_ConnectInProgressSubStateMachine+0x240>)
     678:	709a      	strb	r2, [r3, #2]
                                vTaskDelay(TransmitDelayMs);
     67a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
     67e:	4b6e      	ldr	r3, [pc, #440]	; (838 <MdmCnct_ConnectInProgressSubStateMachine+0x268>)
     680:	4798      	blx	r3
     682:	e060      	b.n	746 <MdmCnct_ConnectInProgressSubStateMachine+0x176>
                                	DEBUG_PRINT("Sent the Session Close request to Tx Task");
     684:	486e      	ldr	r0, [pc, #440]	; (840 <MdmCnct_ConnectInProgressSubStateMachine+0x270>)
     686:	4b68      	ldr	r3, [pc, #416]	; (828 <MdmCnct_ConnectInProgressSubStateMachine+0x258>)
     688:	4798      	blx	r3
                                	xSemaphoreGive(DebugPrintMutex);
     68a:	2300      	movs	r3, #0
     68c:	461a      	mov	r2, r3
     68e:	4619      	mov	r1, r3
     690:	486a      	ldr	r0, [pc, #424]	; (83c <MdmCnct_ConnectInProgressSubStateMachine+0x26c>)
     692:	6800      	ldr	r0, [r0, #0]
     694:	47a0      	blx	r4
     696:	e7ed      	b.n	674 <MdmCnct_ConnectInProgressSubStateMachine+0xa4>
        		    	DEBUG_PRINT("Transmit Queue is not empty");
     698:	486a      	ldr	r0, [pc, #424]	; (844 <MdmCnct_ConnectInProgressSubStateMachine+0x274>)
     69a:	4b63      	ldr	r3, [pc, #396]	; (828 <MdmCnct_ConnectInProgressSubStateMachine+0x258>)
     69c:	4798      	blx	r3
     69e:	e052      	b.n	746 <MdmCnct_ConnectInProgressSubStateMachine+0x176>
        			DEBUG_PRINT("No More Active Connections to close");
     6a0:	4869      	ldr	r0, [pc, #420]	; (848 <MdmCnct_ConnectInProgressSubStateMachine+0x278>)
     6a2:	4b61      	ldr	r3, [pc, #388]	; (828 <MdmCnct_ConnectInProgressSubStateMachine+0x258>)
     6a4:	4798      	blx	r3
        			gHttpConnectionInProgressSubstate = CONNECT_IN_PROGRESS_SET_EOF_PATTERN;
     6a6:	2201      	movs	r2, #1
     6a8:	4b59      	ldr	r3, [pc, #356]	; (810 <MdmCnct_ConnectInProgressSubStateMachine+0x240>)
     6aa:	705a      	strb	r2, [r3, #1]
     6ac:	e04b      	b.n	746 <MdmCnct_ConnectInProgressSubStateMachine+0x176>
        	else if(gHttpConnectOpMode == HTTP_CONNECT_OP_RX_MODE)
     6ae:	2b01      	cmp	r3, #1
     6b0:	d149      	bne.n	746 <MdmCnct_ConnectInProgressSubStateMachine+0x176>
        		if(pdPASS == xQueueReceive( CmdResponseQueue, &ConnectionResponse, ResponseWaitDelayMs))
     6b2:	f44f 7296 	mov.w	r2, #300	; 0x12c
     6b6:	4965      	ldr	r1, [pc, #404]	; (84c <MdmCnct_ConnectInProgressSubStateMachine+0x27c>)
     6b8:	4b65      	ldr	r3, [pc, #404]	; (850 <MdmCnct_ConnectInProgressSubStateMachine+0x280>)
     6ba:	6818      	ldr	r0, [r3, #0]
     6bc:	4b65      	ldr	r3, [pc, #404]	; (854 <MdmCnct_ConnectInProgressSubStateMachine+0x284>)
     6be:	4798      	blx	r3
     6c0:	2801      	cmp	r0, #1
     6c2:	d140      	bne.n	746 <MdmCnct_ConnectInProgressSubStateMachine+0x176>
	        		if(ConnectionResponse.atCmd == getCloseActiveSessionCmd(sessionIdCount))
     6c4:	4b52      	ldr	r3, [pc, #328]	; (810 <MdmCnct_ConnectInProgressSubStateMachine+0x240>)
     6c6:	7a1c      	ldrb	r4, [r3, #8]
     6c8:	7918      	ldrb	r0, [r3, #4]
     6ca:	4b58      	ldr	r3, [pc, #352]	; (82c <MdmCnct_ConnectInProgressSubStateMachine+0x25c>)
     6cc:	4798      	blx	r3
     6ce:	4284      	cmp	r4, r0
     6d0:	d009      	beq.n	6e6 <MdmCnct_ConnectInProgressSubStateMachine+0x116>
		        		DEBUG_PRINT("Failed to receive connection response in RX mode");
     6d2:	4861      	ldr	r0, [pc, #388]	; (858 <MdmCnct_ConnectInProgressSubStateMachine+0x288>)
     6d4:	4b54      	ldr	r3, [pc, #336]	; (828 <MdmCnct_ConnectInProgressSubStateMachine+0x258>)
     6d6:	4798      	blx	r3
		        		gHttpConnectOpMode = HTTP_CONNECT_OP_TX_MODE;
     6d8:	4b4d      	ldr	r3, [pc, #308]	; (810 <MdmCnct_ConnectInProgressSubStateMachine+0x240>)
     6da:	2200      	movs	r2, #0
     6dc:	709a      	strb	r2, [r3, #2]
		        		vPortFree(ConnectionResponse.response);
     6de:	68d8      	ldr	r0, [r3, #12]
     6e0:	4b5e      	ldr	r3, [pc, #376]	; (85c <MdmCnct_ConnectInProgressSubStateMachine+0x28c>)
     6e2:	4798      	blx	r3
     6e4:	e02f      	b.n	746 <MdmCnct_ConnectInProgressSubStateMachine+0x176>
		        		if( xSemaphoreTake( DebugPrintMutex,portMAX_DELAY) == pdTRUE )
     6e6:	f04f 31ff 	mov.w	r1, #4294967295
     6ea:	4b54      	ldr	r3, [pc, #336]	; (83c <MdmCnct_ConnectInProgressSubStateMachine+0x26c>)
     6ec:	6818      	ldr	r0, [r3, #0]
     6ee:	4b4c      	ldr	r3, [pc, #304]	; (820 <MdmCnct_ConnectInProgressSubStateMachine+0x250>)
     6f0:	4798      	blx	r3
     6f2:	2801      	cmp	r0, #1
     6f4:	d00a      	beq.n	70c <MdmCnct_ConnectInProgressSubStateMachine+0x13c>
		        		if(sessionIdCount > 0)
     6f6:	4b46      	ldr	r3, [pc, #280]	; (810 <MdmCnct_ConnectInProgressSubStateMachine+0x240>)
     6f8:	791b      	ldrb	r3, [r3, #4]
     6fa:	b993      	cbnz	r3, 722 <MdmCnct_ConnectInProgressSubStateMachine+0x152>
			        		gHttpConnectionInProgressSubstate = CONNECT_IN_PROGRESS_SET_EOF_PATTERN;
     6fc:	2201      	movs	r2, #1
     6fe:	4b44      	ldr	r3, [pc, #272]	; (810 <MdmCnct_ConnectInProgressSubStateMachine+0x240>)
     700:	705a      	strb	r2, [r3, #1]
		        		vPortFree(ConnectionResponse.response);
     702:	4b43      	ldr	r3, [pc, #268]	; (810 <MdmCnct_ConnectInProgressSubStateMachine+0x240>)
     704:	68d8      	ldr	r0, [r3, #12]
     706:	4b55      	ldr	r3, [pc, #340]	; (85c <MdmCnct_ConnectInProgressSubStateMachine+0x28c>)
     708:	4798      	blx	r3
     70a:	e01c      	b.n	746 <MdmCnct_ConnectInProgressSubStateMachine+0x176>
			        		DEBUG_PRINT("Received a connection response in RX Mode");
     70c:	4854      	ldr	r0, [pc, #336]	; (860 <MdmCnct_ConnectInProgressSubStateMachine+0x290>)
     70e:	4b46      	ldr	r3, [pc, #280]	; (828 <MdmCnct_ConnectInProgressSubStateMachine+0x258>)
     710:	4798      	blx	r3
			        		xSemaphoreGive(DebugPrintMutex);
     712:	2300      	movs	r3, #0
     714:	461a      	mov	r2, r3
     716:	4619      	mov	r1, r3
     718:	4848      	ldr	r0, [pc, #288]	; (83c <MdmCnct_ConnectInProgressSubStateMachine+0x26c>)
     71a:	6800      	ldr	r0, [r0, #0]
     71c:	4c44      	ldr	r4, [pc, #272]	; (830 <MdmCnct_ConnectInProgressSubStateMachine+0x260>)
     71e:	47a0      	blx	r4
     720:	e7e9      	b.n	6f6 <MdmCnct_ConnectInProgressSubStateMachine+0x126>
			        		sessionIdCount--;
     722:	4a3b      	ldr	r2, [pc, #236]	; (810 <MdmCnct_ConnectInProgressSubStateMachine+0x240>)
     724:	3b01      	subs	r3, #1
     726:	7113      	strb	r3, [r2, #4]
			        		gHttpConnectOpMode = HTTP_CONNECT_OP_TX_MODE;
     728:	2300      	movs	r3, #0
     72a:	7093      	strb	r3, [r2, #2]
			        		SerialDebugPrint(ConnectionResponse.response,ConnectionResponse.length);
     72c:	8951      	ldrh	r1, [r2, #10]
     72e:	68d0      	ldr	r0, [r2, #12]
     730:	4c4c      	ldr	r4, [pc, #304]	; (864 <MdmCnct_ConnectInProgressSubStateMachine+0x294>)
     732:	47a0      	blx	r4
							SerialDebugPrint("\r\n",2);
     734:	2102      	movs	r1, #2
     736:	484c      	ldr	r0, [pc, #304]	; (868 <MdmCnct_ConnectInProgressSubStateMachine+0x298>)
     738:	47a0      	blx	r4
     73a:	e7e2      	b.n	702 <MdmCnct_ConnectInProgressSubStateMachine+0x132>
        	if(gHttpConnectOpMode == HTTP_CONNECT_OP_TX_MODE)
     73c:	4b34      	ldr	r3, [pc, #208]	; (810 <MdmCnct_ConnectInProgressSubStateMachine+0x240>)
     73e:	789b      	ldrb	r3, [r3, #2]
     740:	b11b      	cbz	r3, 74a <MdmCnct_ConnectInProgressSubStateMachine+0x17a>
        	else if(gHttpConnectOpMode == HTTP_CONNECT_OP_RX_MODE)
     742:	2b01      	cmp	r3, #1
     744:	d03d      	beq.n	7c2 <MdmCnct_ConnectInProgressSubStateMachine+0x1f2>
}
     746:	b003      	add	sp, #12
     748:	bd30      	pop	{r4, r5, pc}
    		    if (uxQueueMessagesWaiting(AtTransmitQueue) == 0)
     74a:	4b32      	ldr	r3, [pc, #200]	; (814 <MdmCnct_ConnectInProgressSubStateMachine+0x244>)
     74c:	6818      	ldr	r0, [r3, #0]
     74e:	4b32      	ldr	r3, [pc, #200]	; (818 <MdmCnct_ConnectInProgressSubStateMachine+0x248>)
     750:	4798      	blx	r3
     752:	2800      	cmp	r0, #0
     754:	d131      	bne.n	7ba <MdmCnct_ConnectInProgressSubStateMachine+0x1ea>
    		        if(pdPASS == xSemaphoreTake(AtTxQueueLoadSemaphore, 0))
     756:	2100      	movs	r1, #0
     758:	4b30      	ldr	r3, [pc, #192]	; (81c <MdmCnct_ConnectInProgressSubStateMachine+0x24c>)
     75a:	6818      	ldr	r0, [r3, #0]
     75c:	4b30      	ldr	r3, [pc, #192]	; (820 <MdmCnct_ConnectInProgressSubStateMachine+0x250>)
     75e:	4798      	blx	r3
     760:	2801      	cmp	r0, #1
     762:	d003      	beq.n	76c <MdmCnct_ConnectInProgressSubStateMachine+0x19c>
    		        	DEBUG_PRINT("Error : Not able to obtain Tx Semapahore");
     764:	482f      	ldr	r0, [pc, #188]	; (824 <MdmCnct_ConnectInProgressSubStateMachine+0x254>)
     766:	4b30      	ldr	r3, [pc, #192]	; (828 <MdmCnct_ConnectInProgressSubStateMachine+0x258>)
     768:	4798      	blx	r3
     76a:	e7ec      	b.n	746 <MdmCnct_ConnectInProgressSubStateMachine+0x176>
                        TxMsgQueueData.taskID = MODEM_PROCESS_TASK;
     76c:	2301      	movs	r3, #1
     76e:	f88d 3000 	strb.w	r3, [sp]
                        TxMsgQueueData.atCmd = CMD_AT_KPATTERN;
     772:	2314      	movs	r3, #20
     774:	f88d 3001 	strb.w	r3, [sp, #1]
                        TxMsgQueueData.pData = NULL;
     778:	2300      	movs	r3, #0
     77a:	9301      	str	r3, [sp, #4]
                        TxQueuePushStatus = xQueueSendToBack(AtTransmitQueue, &TxMsgQueueData, QueuePushDelayMs);
     77c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
     780:	4669      	mov	r1, sp
     782:	4824      	ldr	r0, [pc, #144]	; (814 <MdmCnct_ConnectInProgressSubStateMachine+0x244>)
     784:	6800      	ldr	r0, [r0, #0]
     786:	4c2a      	ldr	r4, [pc, #168]	; (830 <MdmCnct_ConnectInProgressSubStateMachine+0x260>)
     788:	47a0      	blx	r4
                        if(TxQueuePushStatus == pdPASS)
     78a:	2801      	cmp	r0, #1
     78c:	d007      	beq.n	79e <MdmCnct_ConnectInProgressSubStateMachine+0x1ce>
                            DEBUG_PRINT("Failed to sent the EOF pattern to Tx Task");
     78e:	4837      	ldr	r0, [pc, #220]	; (86c <MdmCnct_ConnectInProgressSubStateMachine+0x29c>)
     790:	4b25      	ldr	r3, [pc, #148]	; (828 <MdmCnct_ConnectInProgressSubStateMachine+0x258>)
     792:	4798      	blx	r3
                            vTaskDelay(TransmitDelayMs);
     794:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
     798:	4b27      	ldr	r3, [pc, #156]	; (838 <MdmCnct_ConnectInProgressSubStateMachine+0x268>)
     79a:	4798      	blx	r3
     79c:	e7d3      	b.n	746 <MdmCnct_ConnectInProgressSubStateMachine+0x176>
                            xSemaphoreGive(AtTxQueueLoadSemaphore);
     79e:	2300      	movs	r3, #0
     7a0:	461a      	mov	r2, r3
     7a2:	4619      	mov	r1, r3
     7a4:	481d      	ldr	r0, [pc, #116]	; (81c <MdmCnct_ConnectInProgressSubStateMachine+0x24c>)
     7a6:	6800      	ldr	r0, [r0, #0]
     7a8:	47a0      	blx	r4
                            gHttpConnectOpMode = HTTP_CONNECT_OP_RX_MODE;
     7aa:	2201      	movs	r2, #1
     7ac:	4b18      	ldr	r3, [pc, #96]	; (810 <MdmCnct_ConnectInProgressSubStateMachine+0x240>)
     7ae:	709a      	strb	r2, [r3, #2]
                            vTaskDelay(TransmitDelayMs);
     7b0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
     7b4:	4b20      	ldr	r3, [pc, #128]	; (838 <MdmCnct_ConnectInProgressSubStateMachine+0x268>)
     7b6:	4798      	blx	r3
     7b8:	e7c5      	b.n	746 <MdmCnct_ConnectInProgressSubStateMachine+0x176>
    		    	DEBUG_PRINT("Transmit Queue is not empty");
     7ba:	4822      	ldr	r0, [pc, #136]	; (844 <MdmCnct_ConnectInProgressSubStateMachine+0x274>)
     7bc:	4b1a      	ldr	r3, [pc, #104]	; (828 <MdmCnct_ConnectInProgressSubStateMachine+0x258>)
     7be:	4798      	blx	r3
     7c0:	e7c1      	b.n	746 <MdmCnct_ConnectInProgressSubStateMachine+0x176>
        		if(pdPASS == xQueueReceive( CmdResponseQueue, &ConnectionResponse, ResponseWaitDelayMs))
     7c2:	f44f 7296 	mov.w	r2, #300	; 0x12c
     7c6:	4921      	ldr	r1, [pc, #132]	; (84c <MdmCnct_ConnectInProgressSubStateMachine+0x27c>)
     7c8:	4b21      	ldr	r3, [pc, #132]	; (850 <MdmCnct_ConnectInProgressSubStateMachine+0x280>)
     7ca:	6818      	ldr	r0, [r3, #0]
     7cc:	4b21      	ldr	r3, [pc, #132]	; (854 <MdmCnct_ConnectInProgressSubStateMachine+0x284>)
     7ce:	4798      	blx	r3
     7d0:	2801      	cmp	r0, #1
     7d2:	d1b8      	bne.n	746 <MdmCnct_ConnectInProgressSubStateMachine+0x176>
	        		if(ConnectionResponse.atCmd == CMD_AT_KPATTERN)
     7d4:	4b0e      	ldr	r3, [pc, #56]	; (810 <MdmCnct_ConnectInProgressSubStateMachine+0x240>)
     7d6:	7a1b      	ldrb	r3, [r3, #8]
     7d8:	2b14      	cmp	r3, #20
     7da:	d009      	beq.n	7f0 <MdmCnct_ConnectInProgressSubStateMachine+0x220>
		        		DEBUG_PRINT("Failed to receive connection response in RX mode");
     7dc:	481e      	ldr	r0, [pc, #120]	; (858 <MdmCnct_ConnectInProgressSubStateMachine+0x288>)
     7de:	4b12      	ldr	r3, [pc, #72]	; (828 <MdmCnct_ConnectInProgressSubStateMachine+0x258>)
     7e0:	4798      	blx	r3
		        		gHttpConnectOpMode = HTTP_CONNECT_OP_TX_MODE;
     7e2:	4b0b      	ldr	r3, [pc, #44]	; (810 <MdmCnct_ConnectInProgressSubStateMachine+0x240>)
     7e4:	2200      	movs	r2, #0
     7e6:	709a      	strb	r2, [r3, #2]
		        		vPortFree(ConnectionResponse.response);
     7e8:	68d8      	ldr	r0, [r3, #12]
     7ea:	4b1c      	ldr	r3, [pc, #112]	; (85c <MdmCnct_ConnectInProgressSubStateMachine+0x28c>)
     7ec:	4798      	blx	r3
     7ee:	e7aa      	b.n	746 <MdmCnct_ConnectInProgressSubStateMachine+0x176>
		        		SerialDebugPrint(ConnectionResponse.response,ConnectionResponse.length);
     7f0:	4c07      	ldr	r4, [pc, #28]	; (810 <MdmCnct_ConnectInProgressSubStateMachine+0x240>)
     7f2:	8961      	ldrh	r1, [r4, #10]
     7f4:	68e0      	ldr	r0, [r4, #12]
     7f6:	4d1b      	ldr	r5, [pc, #108]	; (864 <MdmCnct_ConnectInProgressSubStateMachine+0x294>)
     7f8:	47a8      	blx	r5
						SerialDebugPrint("\r\n",2);
     7fa:	2102      	movs	r1, #2
     7fc:	481a      	ldr	r0, [pc, #104]	; (868 <MdmCnct_ConnectInProgressSubStateMachine+0x298>)
     7fe:	47a8      	blx	r5
						gHttpConnectionInProgressSubstate = CONNECT_IN_PROGRESS_SET_ACCESS_POINT;
     800:	2302      	movs	r3, #2
     802:	7063      	strb	r3, [r4, #1]
						gHttpConnectOpMode = HTTP_CONNECT_OP_TX_MODE;
     804:	2300      	movs	r3, #0
     806:	70a3      	strb	r3, [r4, #2]
		        		vPortFree(ConnectionResponse.response);
     808:	68e0      	ldr	r0, [r4, #12]
     80a:	4b14      	ldr	r3, [pc, #80]	; (85c <MdmCnct_ConnectInProgressSubStateMachine+0x28c>)
     80c:	4798      	blx	r3
     80e:	e79a      	b.n	746 <MdmCnct_ConnectInProgressSubStateMachine+0x176>
     810:	200001ec 	.word	0x200001ec
     814:	20003484 	.word	0x20003484
     818:	00004b29 	.word	0x00004b29
     81c:	2000348c 	.word	0x2000348c
     820:	00004949 	.word	0x00004949
     824:	00006ee4 	.word	0x00006ee4
     828:	000017c1 	.word	0x000017c1
     82c:	00000571 	.word	0x00000571
     830:	000044b1 	.word	0x000044b1
     834:	00006eb0 	.word	0x00006eb0
     838:	000051ed 	.word	0x000051ed
     83c:	20003488 	.word	0x20003488
     840:	00006e84 	.word	0x00006e84
     844:	00006f10 	.word	0x00006f10
     848:	00006f2c 	.word	0x00006f2c
     84c:	200001f4 	.word	0x200001f4
     850:	20003460 	.word	0x20003460
     854:	000047c1 	.word	0x000047c1
     858:	00006f7c 	.word	0x00006f7c
     85c:	00004189 	.word	0x00004189
     860:	00006f50 	.word	0x00006f50
     864:	0000177d 	.word	0x0000177d
     868:	000073fc 	.word	0x000073fc
     86c:	00006fb0 	.word	0x00006fb0
        	if(gHttpConnectOpMode == HTTP_CONNECT_OP_TX_MODE)
     870:	4b96      	ldr	r3, [pc, #600]	; (acc <MdmCnct_ConnectInProgressSubStateMachine+0x4fc>)
     872:	789b      	ldrb	r3, [r3, #2]
     874:	b1d3      	cbz	r3, 8ac <MdmCnct_ConnectInProgressSubStateMachine+0x2dc>
        	else if(gHttpConnectOpMode == HTTP_CONNECT_OP_RX_MODE)
     876:	2b01      	cmp	r3, #1
     878:	f47f af65 	bne.w	746 <MdmCnct_ConnectInProgressSubStateMachine+0x176>
        		if(pdPASS == xQueueReceive( CmdResponseQueue, &ConnectionResponse, ResponseWaitDelayMs))
     87c:	f44f 7296 	mov.w	r2, #300	; 0x12c
     880:	4993      	ldr	r1, [pc, #588]	; (ad0 <MdmCnct_ConnectInProgressSubStateMachine+0x500>)
     882:	4b94      	ldr	r3, [pc, #592]	; (ad4 <MdmCnct_ConnectInProgressSubStateMachine+0x504>)
     884:	6818      	ldr	r0, [r3, #0]
     886:	4b94      	ldr	r3, [pc, #592]	; (ad8 <MdmCnct_ConnectInProgressSubStateMachine+0x508>)
     888:	4798      	blx	r3
     88a:	2801      	cmp	r0, #1
     88c:	f47f af5b 	bne.w	746 <MdmCnct_ConnectInProgressSubStateMachine+0x176>
	        		if(ConnectionResponse.atCmd == CMD_AT_KCNXCFG)
     890:	4b8e      	ldr	r3, [pc, #568]	; (acc <MdmCnct_ConnectInProgressSubStateMachine+0x4fc>)
     892:	7a1b      	ldrb	r3, [r3, #8]
     894:	2b15      	cmp	r3, #21
     896:	d045      	beq.n	924 <MdmCnct_ConnectInProgressSubStateMachine+0x354>
		        		DEBUG_PRINT("Failed to receive connection response in RX mode");
     898:	4890      	ldr	r0, [pc, #576]	; (adc <MdmCnct_ConnectInProgressSubStateMachine+0x50c>)
     89a:	4b91      	ldr	r3, [pc, #580]	; (ae0 <MdmCnct_ConnectInProgressSubStateMachine+0x510>)
     89c:	4798      	blx	r3
		        		gHttpConnectOpMode = HTTP_CONNECT_OP_TX_MODE;
     89e:	4b8b      	ldr	r3, [pc, #556]	; (acc <MdmCnct_ConnectInProgressSubStateMachine+0x4fc>)
     8a0:	2200      	movs	r2, #0
     8a2:	709a      	strb	r2, [r3, #2]
		        		vPortFree(ConnectionResponse.response);
     8a4:	68d8      	ldr	r0, [r3, #12]
     8a6:	4b8f      	ldr	r3, [pc, #572]	; (ae4 <MdmCnct_ConnectInProgressSubStateMachine+0x514>)
     8a8:	4798      	blx	r3
     8aa:	e74c      	b.n	746 <MdmCnct_ConnectInProgressSubStateMachine+0x176>
    		    if (uxQueueMessagesWaiting(AtTransmitQueue) == 0)
     8ac:	4b8e      	ldr	r3, [pc, #568]	; (ae8 <MdmCnct_ConnectInProgressSubStateMachine+0x518>)
     8ae:	6818      	ldr	r0, [r3, #0]
     8b0:	4b8e      	ldr	r3, [pc, #568]	; (aec <MdmCnct_ConnectInProgressSubStateMachine+0x51c>)
     8b2:	4798      	blx	r3
     8b4:	2800      	cmp	r0, #0
     8b6:	d131      	bne.n	91c <MdmCnct_ConnectInProgressSubStateMachine+0x34c>
    		        if(pdPASS == xSemaphoreTake(AtTxQueueLoadSemaphore, 0))
     8b8:	2100      	movs	r1, #0
     8ba:	4b8d      	ldr	r3, [pc, #564]	; (af0 <MdmCnct_ConnectInProgressSubStateMachine+0x520>)
     8bc:	6818      	ldr	r0, [r3, #0]
     8be:	4b8d      	ldr	r3, [pc, #564]	; (af4 <MdmCnct_ConnectInProgressSubStateMachine+0x524>)
     8c0:	4798      	blx	r3
     8c2:	2801      	cmp	r0, #1
     8c4:	d003      	beq.n	8ce <MdmCnct_ConnectInProgressSubStateMachine+0x2fe>
    		        	DEBUG_PRINT("Error : Not able to obtain Tx Semapahore");
     8c6:	488c      	ldr	r0, [pc, #560]	; (af8 <MdmCnct_ConnectInProgressSubStateMachine+0x528>)
     8c8:	4b85      	ldr	r3, [pc, #532]	; (ae0 <MdmCnct_ConnectInProgressSubStateMachine+0x510>)
     8ca:	4798      	blx	r3
     8cc:	e73b      	b.n	746 <MdmCnct_ConnectInProgressSubStateMachine+0x176>
                        TxMsgQueueData.taskID = MODEM_PROCESS_TASK;
     8ce:	2301      	movs	r3, #1
     8d0:	f88d 3000 	strb.w	r3, [sp]
                        TxMsgQueueData.atCmd = CMD_AT_KCNXCFG;
     8d4:	2315      	movs	r3, #21
     8d6:	f88d 3001 	strb.w	r3, [sp, #1]
                        TxMsgQueueData.pData = NULL;
     8da:	2300      	movs	r3, #0
     8dc:	9301      	str	r3, [sp, #4]
                        TxQueuePushStatus = xQueueSendToBack(AtTransmitQueue, &TxMsgQueueData, QueuePushDelayMs);
     8de:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
     8e2:	4669      	mov	r1, sp
     8e4:	4880      	ldr	r0, [pc, #512]	; (ae8 <MdmCnct_ConnectInProgressSubStateMachine+0x518>)
     8e6:	6800      	ldr	r0, [r0, #0]
     8e8:	4c84      	ldr	r4, [pc, #528]	; (afc <MdmCnct_ConnectInProgressSubStateMachine+0x52c>)
     8ea:	47a0      	blx	r4
                        if(TxQueuePushStatus == pdPASS)
     8ec:	2801      	cmp	r0, #1
     8ee:	d007      	beq.n	900 <MdmCnct_ConnectInProgressSubStateMachine+0x330>
                            DEBUG_PRINT("Failed to sent access point cmd to Tx Task");
     8f0:	4883      	ldr	r0, [pc, #524]	; (b00 <MdmCnct_ConnectInProgressSubStateMachine+0x530>)
     8f2:	4b7b      	ldr	r3, [pc, #492]	; (ae0 <MdmCnct_ConnectInProgressSubStateMachine+0x510>)
     8f4:	4798      	blx	r3
                            vTaskDelay(TransmitDelayMs);
     8f6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
     8fa:	4b82      	ldr	r3, [pc, #520]	; (b04 <MdmCnct_ConnectInProgressSubStateMachine+0x534>)
     8fc:	4798      	blx	r3
     8fe:	e722      	b.n	746 <MdmCnct_ConnectInProgressSubStateMachine+0x176>
                            xSemaphoreGive(AtTxQueueLoadSemaphore);
     900:	2300      	movs	r3, #0
     902:	461a      	mov	r2, r3
     904:	4619      	mov	r1, r3
     906:	487a      	ldr	r0, [pc, #488]	; (af0 <MdmCnct_ConnectInProgressSubStateMachine+0x520>)
     908:	6800      	ldr	r0, [r0, #0]
     90a:	47a0      	blx	r4
                            gHttpConnectOpMode = HTTP_CONNECT_OP_RX_MODE;
     90c:	2201      	movs	r2, #1
     90e:	4b6f      	ldr	r3, [pc, #444]	; (acc <MdmCnct_ConnectInProgressSubStateMachine+0x4fc>)
     910:	709a      	strb	r2, [r3, #2]
                            vTaskDelay(TransmitDelayMs);
     912:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
     916:	4b7b      	ldr	r3, [pc, #492]	; (b04 <MdmCnct_ConnectInProgressSubStateMachine+0x534>)
     918:	4798      	blx	r3
     91a:	e714      	b.n	746 <MdmCnct_ConnectInProgressSubStateMachine+0x176>
    		    	DEBUG_PRINT("Transmit Queue is not empty");
     91c:	487a      	ldr	r0, [pc, #488]	; (b08 <MdmCnct_ConnectInProgressSubStateMachine+0x538>)
     91e:	4b70      	ldr	r3, [pc, #448]	; (ae0 <MdmCnct_ConnectInProgressSubStateMachine+0x510>)
     920:	4798      	blx	r3
     922:	e710      	b.n	746 <MdmCnct_ConnectInProgressSubStateMachine+0x176>
		        		SerialDebugPrint(ConnectionResponse.response,ConnectionResponse.length);
     924:	4c69      	ldr	r4, [pc, #420]	; (acc <MdmCnct_ConnectInProgressSubStateMachine+0x4fc>)
     926:	8961      	ldrh	r1, [r4, #10]
     928:	68e0      	ldr	r0, [r4, #12]
     92a:	4d78      	ldr	r5, [pc, #480]	; (b0c <MdmCnct_ConnectInProgressSubStateMachine+0x53c>)
     92c:	47a8      	blx	r5
						SerialDebugPrint("\r\n",2);
     92e:	2102      	movs	r1, #2
     930:	4877      	ldr	r0, [pc, #476]	; (b10 <MdmCnct_ConnectInProgressSubStateMachine+0x540>)
     932:	47a8      	blx	r5
						gHttpConnectionInProgressSubstate = CONNECT_IN_PROGRESS_SET_CONNECT_TIMERS;
     934:	2303      	movs	r3, #3
     936:	7063      	strb	r3, [r4, #1]
						gHttpConnectOpMode = HTTP_CONNECT_OP_TX_MODE;
     938:	2300      	movs	r3, #0
     93a:	70a3      	strb	r3, [r4, #2]
		        		vPortFree(ConnectionResponse.response);
     93c:	68e0      	ldr	r0, [r4, #12]
     93e:	4b69      	ldr	r3, [pc, #420]	; (ae4 <MdmCnct_ConnectInProgressSubStateMachine+0x514>)
     940:	4798      	blx	r3
     942:	e700      	b.n	746 <MdmCnct_ConnectInProgressSubStateMachine+0x176>
        	if(gHttpConnectOpMode == HTTP_CONNECT_OP_TX_MODE)
     944:	4b61      	ldr	r3, [pc, #388]	; (acc <MdmCnct_ConnectInProgressSubStateMachine+0x4fc>)
     946:	789b      	ldrb	r3, [r3, #2]
     948:	b1d3      	cbz	r3, 980 <MdmCnct_ConnectInProgressSubStateMachine+0x3b0>
        	else if(gHttpConnectOpMode == HTTP_CONNECT_OP_RX_MODE)
     94a:	2b01      	cmp	r3, #1
     94c:	f47f aefb 	bne.w	746 <MdmCnct_ConnectInProgressSubStateMachine+0x176>
        		if(pdPASS == xQueueReceive( CmdResponseQueue, &ConnectionResponse, ResponseWaitDelayMs))
     950:	f44f 7296 	mov.w	r2, #300	; 0x12c
     954:	495e      	ldr	r1, [pc, #376]	; (ad0 <MdmCnct_ConnectInProgressSubStateMachine+0x500>)
     956:	4b5f      	ldr	r3, [pc, #380]	; (ad4 <MdmCnct_ConnectInProgressSubStateMachine+0x504>)
     958:	6818      	ldr	r0, [r3, #0]
     95a:	4b5f      	ldr	r3, [pc, #380]	; (ad8 <MdmCnct_ConnectInProgressSubStateMachine+0x508>)
     95c:	4798      	blx	r3
     95e:	2801      	cmp	r0, #1
     960:	f47f aef1 	bne.w	746 <MdmCnct_ConnectInProgressSubStateMachine+0x176>
	        		if(ConnectionResponse.atCmd == CMD_AT_KCNXTIMER)
     964:	4b59      	ldr	r3, [pc, #356]	; (acc <MdmCnct_ConnectInProgressSubStateMachine+0x4fc>)
     966:	7a1b      	ldrb	r3, [r3, #8]
     968:	2b16      	cmp	r3, #22
     96a:	d045      	beq.n	9f8 <MdmCnct_ConnectInProgressSubStateMachine+0x428>
		        		DEBUG_PRINT("Failed to receive connection response in RX mode");
     96c:	485b      	ldr	r0, [pc, #364]	; (adc <MdmCnct_ConnectInProgressSubStateMachine+0x50c>)
     96e:	4b5c      	ldr	r3, [pc, #368]	; (ae0 <MdmCnct_ConnectInProgressSubStateMachine+0x510>)
     970:	4798      	blx	r3
		        		gHttpConnectOpMode = HTTP_CONNECT_OP_TX_MODE;
     972:	4b56      	ldr	r3, [pc, #344]	; (acc <MdmCnct_ConnectInProgressSubStateMachine+0x4fc>)
     974:	2200      	movs	r2, #0
     976:	709a      	strb	r2, [r3, #2]
		        		vPortFree(ConnectionResponse.response);
     978:	68d8      	ldr	r0, [r3, #12]
     97a:	4b5a      	ldr	r3, [pc, #360]	; (ae4 <MdmCnct_ConnectInProgressSubStateMachine+0x514>)
     97c:	4798      	blx	r3
     97e:	e6e2      	b.n	746 <MdmCnct_ConnectInProgressSubStateMachine+0x176>
    		    if (uxQueueMessagesWaiting(AtTransmitQueue) == 0)
     980:	4b59      	ldr	r3, [pc, #356]	; (ae8 <MdmCnct_ConnectInProgressSubStateMachine+0x518>)
     982:	6818      	ldr	r0, [r3, #0]
     984:	4b59      	ldr	r3, [pc, #356]	; (aec <MdmCnct_ConnectInProgressSubStateMachine+0x51c>)
     986:	4798      	blx	r3
     988:	2800      	cmp	r0, #0
     98a:	d131      	bne.n	9f0 <MdmCnct_ConnectInProgressSubStateMachine+0x420>
    		        if(pdPASS == xSemaphoreTake(AtTxQueueLoadSemaphore, 0))
     98c:	2100      	movs	r1, #0
     98e:	4b58      	ldr	r3, [pc, #352]	; (af0 <MdmCnct_ConnectInProgressSubStateMachine+0x520>)
     990:	6818      	ldr	r0, [r3, #0]
     992:	4b58      	ldr	r3, [pc, #352]	; (af4 <MdmCnct_ConnectInProgressSubStateMachine+0x524>)
     994:	4798      	blx	r3
     996:	2801      	cmp	r0, #1
     998:	d003      	beq.n	9a2 <MdmCnct_ConnectInProgressSubStateMachine+0x3d2>
    		        	DEBUG_PRINT("Error : Not able to obtain Tx Semapahore");
     99a:	4857      	ldr	r0, [pc, #348]	; (af8 <MdmCnct_ConnectInProgressSubStateMachine+0x528>)
     99c:	4b50      	ldr	r3, [pc, #320]	; (ae0 <MdmCnct_ConnectInProgressSubStateMachine+0x510>)
     99e:	4798      	blx	r3
     9a0:	e6d1      	b.n	746 <MdmCnct_ConnectInProgressSubStateMachine+0x176>
                        TxMsgQueueData.taskID = MODEM_PROCESS_TASK;
     9a2:	2301      	movs	r3, #1
     9a4:	f88d 3000 	strb.w	r3, [sp]
                        TxMsgQueueData.atCmd = CMD_AT_KCNXTIMER;
     9a8:	2316      	movs	r3, #22
     9aa:	f88d 3001 	strb.w	r3, [sp, #1]
                        TxMsgQueueData.pData = NULL;
     9ae:	2300      	movs	r3, #0
     9b0:	9301      	str	r3, [sp, #4]
                        TxQueuePushStatus = xQueueSendToBack(AtTransmitQueue, &TxMsgQueueData, QueuePushDelayMs);
     9b2:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
     9b6:	4669      	mov	r1, sp
     9b8:	484b      	ldr	r0, [pc, #300]	; (ae8 <MdmCnct_ConnectInProgressSubStateMachine+0x518>)
     9ba:	6800      	ldr	r0, [r0, #0]
     9bc:	4c4f      	ldr	r4, [pc, #316]	; (afc <MdmCnct_ConnectInProgressSubStateMachine+0x52c>)
     9be:	47a0      	blx	r4
                        if(TxQueuePushStatus == pdPASS)
     9c0:	2801      	cmp	r0, #1
     9c2:	d007      	beq.n	9d4 <MdmCnct_ConnectInProgressSubStateMachine+0x404>
                            DEBUG_PRINT("Failed to sent connection timer cmd to Tx Task");
     9c4:	4853      	ldr	r0, [pc, #332]	; (b14 <MdmCnct_ConnectInProgressSubStateMachine+0x544>)
     9c6:	4b46      	ldr	r3, [pc, #280]	; (ae0 <MdmCnct_ConnectInProgressSubStateMachine+0x510>)
     9c8:	4798      	blx	r3
                            vTaskDelay(TransmitDelayMs);
     9ca:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
     9ce:	4b4d      	ldr	r3, [pc, #308]	; (b04 <MdmCnct_ConnectInProgressSubStateMachine+0x534>)
     9d0:	4798      	blx	r3
     9d2:	e6b8      	b.n	746 <MdmCnct_ConnectInProgressSubStateMachine+0x176>
                            xSemaphoreGive(AtTxQueueLoadSemaphore);
     9d4:	2300      	movs	r3, #0
     9d6:	461a      	mov	r2, r3
     9d8:	4619      	mov	r1, r3
     9da:	4845      	ldr	r0, [pc, #276]	; (af0 <MdmCnct_ConnectInProgressSubStateMachine+0x520>)
     9dc:	6800      	ldr	r0, [r0, #0]
     9de:	47a0      	blx	r4
                            gHttpConnectOpMode = HTTP_CONNECT_OP_RX_MODE;
     9e0:	2201      	movs	r2, #1
     9e2:	4b3a      	ldr	r3, [pc, #232]	; (acc <MdmCnct_ConnectInProgressSubStateMachine+0x4fc>)
     9e4:	709a      	strb	r2, [r3, #2]
                            vTaskDelay(TransmitDelayMs);
     9e6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
     9ea:	4b46      	ldr	r3, [pc, #280]	; (b04 <MdmCnct_ConnectInProgressSubStateMachine+0x534>)
     9ec:	4798      	blx	r3
     9ee:	e6aa      	b.n	746 <MdmCnct_ConnectInProgressSubStateMachine+0x176>
    		    	DEBUG_PRINT("Transmit Queue is not empty");
     9f0:	4845      	ldr	r0, [pc, #276]	; (b08 <MdmCnct_ConnectInProgressSubStateMachine+0x538>)
     9f2:	4b3b      	ldr	r3, [pc, #236]	; (ae0 <MdmCnct_ConnectInProgressSubStateMachine+0x510>)
     9f4:	4798      	blx	r3
     9f6:	e6a6      	b.n	746 <MdmCnct_ConnectInProgressSubStateMachine+0x176>
		        		SerialDebugPrint(ConnectionResponse.response,ConnectionResponse.length);
     9f8:	4c34      	ldr	r4, [pc, #208]	; (acc <MdmCnct_ConnectInProgressSubStateMachine+0x4fc>)
     9fa:	8961      	ldrh	r1, [r4, #10]
     9fc:	68e0      	ldr	r0, [r4, #12]
     9fe:	4d43      	ldr	r5, [pc, #268]	; (b0c <MdmCnct_ConnectInProgressSubStateMachine+0x53c>)
     a00:	47a8      	blx	r5
						SerialDebugPrint("\r\n",2);
     a02:	2102      	movs	r1, #2
     a04:	4842      	ldr	r0, [pc, #264]	; (b10 <MdmCnct_ConnectInProgressSubStateMachine+0x540>)
     a06:	47a8      	blx	r5
						gHttpConnectionInProgressSubstate = CONNECT_IN_PROGRESS_SET_SERVER_ADDRESS;
     a08:	2304      	movs	r3, #4
     a0a:	7063      	strb	r3, [r4, #1]
						gHttpConnectOpMode = HTTP_CONNECT_OP_TX_MODE;
     a0c:	2300      	movs	r3, #0
     a0e:	70a3      	strb	r3, [r4, #2]
		        		vPortFree(ConnectionResponse.response);
     a10:	68e0      	ldr	r0, [r4, #12]
     a12:	4b34      	ldr	r3, [pc, #208]	; (ae4 <MdmCnct_ConnectInProgressSubStateMachine+0x514>)
     a14:	4798      	blx	r3
     a16:	e696      	b.n	746 <MdmCnct_ConnectInProgressSubStateMachine+0x176>
        	if(gHttpConnectOpMode == HTTP_CONNECT_OP_TX_MODE)
     a18:	4b2c      	ldr	r3, [pc, #176]	; (acc <MdmCnct_ConnectInProgressSubStateMachine+0x4fc>)
     a1a:	789b      	ldrb	r3, [r3, #2]
     a1c:	b1d3      	cbz	r3, a54 <MdmCnct_ConnectInProgressSubStateMachine+0x484>
        	else if(gHttpConnectOpMode == HTTP_CONNECT_OP_RX_MODE)
     a1e:	2b01      	cmp	r3, #1
     a20:	f47f ae91 	bne.w	746 <MdmCnct_ConnectInProgressSubStateMachine+0x176>
        		if(pdPASS == xQueueReceive( CmdResponseQueue, &ConnectionResponse, ResponseWaitDelayMs))
     a24:	f44f 7296 	mov.w	r2, #300	; 0x12c
     a28:	4929      	ldr	r1, [pc, #164]	; (ad0 <MdmCnct_ConnectInProgressSubStateMachine+0x500>)
     a2a:	4b2a      	ldr	r3, [pc, #168]	; (ad4 <MdmCnct_ConnectInProgressSubStateMachine+0x504>)
     a2c:	6818      	ldr	r0, [r3, #0]
     a2e:	4b2a      	ldr	r3, [pc, #168]	; (ad8 <MdmCnct_ConnectInProgressSubStateMachine+0x508>)
     a30:	4798      	blx	r3
     a32:	2801      	cmp	r0, #1
     a34:	f47f ae87 	bne.w	746 <MdmCnct_ConnectInProgressSubStateMachine+0x176>
	        		if(ConnectionResponse.atCmd == CMD_AT_KHTTP_CFG)
     a38:	4b24      	ldr	r3, [pc, #144]	; (acc <MdmCnct_ConnectInProgressSubStateMachine+0x4fc>)
     a3a:	7a1b      	ldrb	r3, [r3, #8]
     a3c:	2b09      	cmp	r3, #9
     a3e:	d06b      	beq.n	b18 <MdmCnct_ConnectInProgressSubStateMachine+0x548>
		        		DEBUG_PRINT("Failed to receive connection response in RX mode");
     a40:	4826      	ldr	r0, [pc, #152]	; (adc <MdmCnct_ConnectInProgressSubStateMachine+0x50c>)
     a42:	4b27      	ldr	r3, [pc, #156]	; (ae0 <MdmCnct_ConnectInProgressSubStateMachine+0x510>)
     a44:	4798      	blx	r3
		        		gHttpConnectOpMode = HTTP_CONNECT_OP_TX_MODE;
     a46:	4b21      	ldr	r3, [pc, #132]	; (acc <MdmCnct_ConnectInProgressSubStateMachine+0x4fc>)
     a48:	2200      	movs	r2, #0
     a4a:	709a      	strb	r2, [r3, #2]
		        		vPortFree(ConnectionResponse.response);
     a4c:	68d8      	ldr	r0, [r3, #12]
     a4e:	4b25      	ldr	r3, [pc, #148]	; (ae4 <MdmCnct_ConnectInProgressSubStateMachine+0x514>)
     a50:	4798      	blx	r3
     a52:	e678      	b.n	746 <MdmCnct_ConnectInProgressSubStateMachine+0x176>
    		    if (uxQueueMessagesWaiting(AtTransmitQueue) == 0)
     a54:	4b24      	ldr	r3, [pc, #144]	; (ae8 <MdmCnct_ConnectInProgressSubStateMachine+0x518>)
     a56:	6818      	ldr	r0, [r3, #0]
     a58:	4b24      	ldr	r3, [pc, #144]	; (aec <MdmCnct_ConnectInProgressSubStateMachine+0x51c>)
     a5a:	4798      	blx	r3
     a5c:	2800      	cmp	r0, #0
     a5e:	d131      	bne.n	ac4 <MdmCnct_ConnectInProgressSubStateMachine+0x4f4>
    		        if(pdPASS == xSemaphoreTake(AtTxQueueLoadSemaphore, 0))
     a60:	2100      	movs	r1, #0
     a62:	4b23      	ldr	r3, [pc, #140]	; (af0 <MdmCnct_ConnectInProgressSubStateMachine+0x520>)
     a64:	6818      	ldr	r0, [r3, #0]
     a66:	4b23      	ldr	r3, [pc, #140]	; (af4 <MdmCnct_ConnectInProgressSubStateMachine+0x524>)
     a68:	4798      	blx	r3
     a6a:	2801      	cmp	r0, #1
     a6c:	d003      	beq.n	a76 <MdmCnct_ConnectInProgressSubStateMachine+0x4a6>
    		        	DEBUG_PRINT("Error : Not able to obtain Tx Semapahore");
     a6e:	4822      	ldr	r0, [pc, #136]	; (af8 <MdmCnct_ConnectInProgressSubStateMachine+0x528>)
     a70:	4b1b      	ldr	r3, [pc, #108]	; (ae0 <MdmCnct_ConnectInProgressSubStateMachine+0x510>)
     a72:	4798      	blx	r3
     a74:	e667      	b.n	746 <MdmCnct_ConnectInProgressSubStateMachine+0x176>
                        TxMsgQueueData.taskID = MODEM_PROCESS_TASK;
     a76:	2301      	movs	r3, #1
     a78:	f88d 3000 	strb.w	r3, [sp]
                        TxMsgQueueData.atCmd = CMD_AT_KHTTP_CFG;
     a7c:	2309      	movs	r3, #9
     a7e:	f88d 3001 	strb.w	r3, [sp, #1]
                        TxMsgQueueData.pData = NULL;
     a82:	2300      	movs	r3, #0
     a84:	9301      	str	r3, [sp, #4]
                        TxQueuePushStatus = xQueueSendToBack(AtTransmitQueue, &TxMsgQueueData, QueuePushDelayMs);
     a86:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
     a8a:	4669      	mov	r1, sp
     a8c:	4816      	ldr	r0, [pc, #88]	; (ae8 <MdmCnct_ConnectInProgressSubStateMachine+0x518>)
     a8e:	6800      	ldr	r0, [r0, #0]
     a90:	4c1a      	ldr	r4, [pc, #104]	; (afc <MdmCnct_ConnectInProgressSubStateMachine+0x52c>)
     a92:	47a0      	blx	r4
                        if(TxQueuePushStatus == pdPASS)
     a94:	2801      	cmp	r0, #1
     a96:	d007      	beq.n	aa8 <MdmCnct_ConnectInProgressSubStateMachine+0x4d8>
                            DEBUG_PRINT("Failed to sent connection timer cmd to Tx Task");
     a98:	481e      	ldr	r0, [pc, #120]	; (b14 <MdmCnct_ConnectInProgressSubStateMachine+0x544>)
     a9a:	4b11      	ldr	r3, [pc, #68]	; (ae0 <MdmCnct_ConnectInProgressSubStateMachine+0x510>)
     a9c:	4798      	blx	r3
                            vTaskDelay(TransmitDelayMs);
     a9e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
     aa2:	4b18      	ldr	r3, [pc, #96]	; (b04 <MdmCnct_ConnectInProgressSubStateMachine+0x534>)
     aa4:	4798      	blx	r3
     aa6:	e64e      	b.n	746 <MdmCnct_ConnectInProgressSubStateMachine+0x176>
                            xSemaphoreGive(AtTxQueueLoadSemaphore);
     aa8:	2300      	movs	r3, #0
     aaa:	461a      	mov	r2, r3
     aac:	4619      	mov	r1, r3
     aae:	4810      	ldr	r0, [pc, #64]	; (af0 <MdmCnct_ConnectInProgressSubStateMachine+0x520>)
     ab0:	6800      	ldr	r0, [r0, #0]
     ab2:	47a0      	blx	r4
                            gHttpConnectOpMode = HTTP_CONNECT_OP_RX_MODE;
     ab4:	2201      	movs	r2, #1
     ab6:	4b05      	ldr	r3, [pc, #20]	; (acc <MdmCnct_ConnectInProgressSubStateMachine+0x4fc>)
     ab8:	709a      	strb	r2, [r3, #2]
                            vTaskDelay(TransmitDelayMs);
     aba:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
     abe:	4b11      	ldr	r3, [pc, #68]	; (b04 <MdmCnct_ConnectInProgressSubStateMachine+0x534>)
     ac0:	4798      	blx	r3
     ac2:	e640      	b.n	746 <MdmCnct_ConnectInProgressSubStateMachine+0x176>
    		    	DEBUG_PRINT("Transmit Queue is not empty");
     ac4:	4810      	ldr	r0, [pc, #64]	; (b08 <MdmCnct_ConnectInProgressSubStateMachine+0x538>)
     ac6:	4b06      	ldr	r3, [pc, #24]	; (ae0 <MdmCnct_ConnectInProgressSubStateMachine+0x510>)
     ac8:	4798      	blx	r3
     aca:	e63c      	b.n	746 <MdmCnct_ConnectInProgressSubStateMachine+0x176>
     acc:	200001ec 	.word	0x200001ec
     ad0:	200001f4 	.word	0x200001f4
     ad4:	20003460 	.word	0x20003460
     ad8:	000047c1 	.word	0x000047c1
     adc:	00006f7c 	.word	0x00006f7c
     ae0:	000017c1 	.word	0x000017c1
     ae4:	00004189 	.word	0x00004189
     ae8:	20003484 	.word	0x20003484
     aec:	00004b29 	.word	0x00004b29
     af0:	2000348c 	.word	0x2000348c
     af4:	00004949 	.word	0x00004949
     af8:	00006ee4 	.word	0x00006ee4
     afc:	000044b1 	.word	0x000044b1
     b00:	00006fdc 	.word	0x00006fdc
     b04:	000051ed 	.word	0x000051ed
     b08:	00006f10 	.word	0x00006f10
     b0c:	0000177d 	.word	0x0000177d
     b10:	000073fc 	.word	0x000073fc
     b14:	00007008 	.word	0x00007008
		        		SerialDebugPrint(ConnectionResponse.response,ConnectionResponse.length);
     b18:	4c4a      	ldr	r4, [pc, #296]	; (c44 <MdmCnct_ConnectInProgressSubStateMachine+0x674>)
     b1a:	8961      	ldrh	r1, [r4, #10]
     b1c:	68e0      	ldr	r0, [r4, #12]
     b1e:	4d4a      	ldr	r5, [pc, #296]	; (c48 <MdmCnct_ConnectInProgressSubStateMachine+0x678>)
     b20:	47a8      	blx	r5
						SerialDebugPrint("\r\n",2);
     b22:	2102      	movs	r1, #2
     b24:	4849      	ldr	r0, [pc, #292]	; (c4c <MdmCnct_ConnectInProgressSubStateMachine+0x67c>)
     b26:	47a8      	blx	r5
						MdmCnct_ExtractSessionIdFromConfigResponse(ConnectionResponse.response);
     b28:	68e0      	ldr	r0, [r4, #12]
	currentSessionId = cfgResponse[SESSION_ID_POSITION];
     b2a:	7ac3      	ldrb	r3, [r0, #11]
     b2c:	7423      	strb	r3, [r4, #16]
						gHttpConnectionInProgressSubstate = CONNECT_IN_PROGRESS_SET_HTTP_HEADER;
     b2e:	2305      	movs	r3, #5
     b30:	7063      	strb	r3, [r4, #1]
						gHttpConnectOpMode = HTTP_CONNECT_OP_TX_MODE;
     b32:	2300      	movs	r3, #0
     b34:	70a3      	strb	r3, [r4, #2]
		        		vPortFree(ConnectionResponse.response);
     b36:	4b46      	ldr	r3, [pc, #280]	; (c50 <MdmCnct_ConnectInProgressSubStateMachine+0x680>)
     b38:	4798      	blx	r3
     b3a:	e604      	b.n	746 <MdmCnct_ConnectInProgressSubStateMachine+0x176>
        	if(gHttpConnectOpMode == HTTP_CONNECT_OP_TX_MODE)
     b3c:	4b41      	ldr	r3, [pc, #260]	; (c44 <MdmCnct_ConnectInProgressSubStateMachine+0x674>)
     b3e:	789b      	ldrb	r3, [r3, #2]
     b40:	b1d3      	cbz	r3, b78 <MdmCnct_ConnectInProgressSubStateMachine+0x5a8>
        	else if(gHttpConnectOpMode == HTTP_CONNECT_OP_RX_MODE)
     b42:	2b01      	cmp	r3, #1
     b44:	f47f adff 	bne.w	746 <MdmCnct_ConnectInProgressSubStateMachine+0x176>
        		if(pdPASS == xQueueReceive( CmdResponseQueue, &ConnectionResponse, ResponseWaitDelayMs))
     b48:	f44f 7296 	mov.w	r2, #300	; 0x12c
     b4c:	4941      	ldr	r1, [pc, #260]	; (c54 <MdmCnct_ConnectInProgressSubStateMachine+0x684>)
     b4e:	4b42      	ldr	r3, [pc, #264]	; (c58 <MdmCnct_ConnectInProgressSubStateMachine+0x688>)
     b50:	6818      	ldr	r0, [r3, #0]
     b52:	4b42      	ldr	r3, [pc, #264]	; (c5c <MdmCnct_ConnectInProgressSubStateMachine+0x68c>)
     b54:	4798      	blx	r3
     b56:	2801      	cmp	r0, #1
     b58:	f47f adf5 	bne.w	746 <MdmCnct_ConnectInProgressSubStateMachine+0x176>
	        		if(ConnectionResponse.atCmd == CMD_AT_KHTTP_HEADER)
     b5c:	4b39      	ldr	r3, [pc, #228]	; (c44 <MdmCnct_ConnectInProgressSubStateMachine+0x674>)
     b5e:	7a1b      	ldrb	r3, [r3, #8]
     b60:	2b17      	cmp	r3, #23
     b62:	d048      	beq.n	bf6 <MdmCnct_ConnectInProgressSubStateMachine+0x626>
		        		DEBUG_PRINT("Failed to receive connection response in RX mode");
     b64:	483e      	ldr	r0, [pc, #248]	; (c60 <MdmCnct_ConnectInProgressSubStateMachine+0x690>)
     b66:	4b3f      	ldr	r3, [pc, #252]	; (c64 <MdmCnct_ConnectInProgressSubStateMachine+0x694>)
     b68:	4798      	blx	r3
		        		gHttpConnectOpMode = HTTP_CONNECT_OP_TX_MODE;
     b6a:	4b36      	ldr	r3, [pc, #216]	; (c44 <MdmCnct_ConnectInProgressSubStateMachine+0x674>)
     b6c:	2200      	movs	r2, #0
     b6e:	709a      	strb	r2, [r3, #2]
		        		vPortFree(ConnectionResponse.response);
     b70:	68d8      	ldr	r0, [r3, #12]
     b72:	4b37      	ldr	r3, [pc, #220]	; (c50 <MdmCnct_ConnectInProgressSubStateMachine+0x680>)
     b74:	4798      	blx	r3
}
     b76:	e5e6      	b.n	746 <MdmCnct_ConnectInProgressSubStateMachine+0x176>
        		buildHttpHeaderWithActiveSessionID(&currentSessionId);
     b78:	483b      	ldr	r0, [pc, #236]	; (c68 <MdmCnct_ConnectInProgressSubStateMachine+0x698>)
     b7a:	4b3c      	ldr	r3, [pc, #240]	; (c6c <MdmCnct_ConnectInProgressSubStateMachine+0x69c>)
     b7c:	4798      	blx	r3
    		    if (uxQueueMessagesWaiting(AtTransmitQueue) == 0)
     b7e:	4b3c      	ldr	r3, [pc, #240]	; (c70 <MdmCnct_ConnectInProgressSubStateMachine+0x6a0>)
     b80:	6818      	ldr	r0, [r3, #0]
     b82:	4b3c      	ldr	r3, [pc, #240]	; (c74 <MdmCnct_ConnectInProgressSubStateMachine+0x6a4>)
     b84:	4798      	blx	r3
     b86:	2800      	cmp	r0, #0
     b88:	d131      	bne.n	bee <MdmCnct_ConnectInProgressSubStateMachine+0x61e>
    		        if(pdPASS == xSemaphoreTake(AtTxQueueLoadSemaphore, 0))
     b8a:	2100      	movs	r1, #0
     b8c:	4b3a      	ldr	r3, [pc, #232]	; (c78 <MdmCnct_ConnectInProgressSubStateMachine+0x6a8>)
     b8e:	6818      	ldr	r0, [r3, #0]
     b90:	4b3a      	ldr	r3, [pc, #232]	; (c7c <MdmCnct_ConnectInProgressSubStateMachine+0x6ac>)
     b92:	4798      	blx	r3
     b94:	2801      	cmp	r0, #1
     b96:	d003      	beq.n	ba0 <MdmCnct_ConnectInProgressSubStateMachine+0x5d0>
    		        	DEBUG_PRINT("Error : Not able to obtain Tx Semapahore");
     b98:	4839      	ldr	r0, [pc, #228]	; (c80 <MdmCnct_ConnectInProgressSubStateMachine+0x6b0>)
     b9a:	4b32      	ldr	r3, [pc, #200]	; (c64 <MdmCnct_ConnectInProgressSubStateMachine+0x694>)
     b9c:	4798      	blx	r3
     b9e:	e5d2      	b.n	746 <MdmCnct_ConnectInProgressSubStateMachine+0x176>
                        TxMsgQueueData.taskID = MODEM_PROCESS_TASK;
     ba0:	2301      	movs	r3, #1
     ba2:	f88d 3000 	strb.w	r3, [sp]
                        TxMsgQueueData.atCmd = CMD_AT_KHTTP_HEADER;
     ba6:	2317      	movs	r3, #23
     ba8:	f88d 3001 	strb.w	r3, [sp, #1]
                        TxMsgQueueData.pData = NULL;
     bac:	2300      	movs	r3, #0
     bae:	9301      	str	r3, [sp, #4]
                        TxQueuePushStatus = xQueueSendToBack(AtTransmitQueue, &TxMsgQueueData, QueuePushDelayMs);
     bb0:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
     bb4:	4669      	mov	r1, sp
     bb6:	482e      	ldr	r0, [pc, #184]	; (c70 <MdmCnct_ConnectInProgressSubStateMachine+0x6a0>)
     bb8:	6800      	ldr	r0, [r0, #0]
     bba:	4c32      	ldr	r4, [pc, #200]	; (c84 <MdmCnct_ConnectInProgressSubStateMachine+0x6b4>)
     bbc:	47a0      	blx	r4
                        if(TxQueuePushStatus == pdPASS)
     bbe:	2801      	cmp	r0, #1
     bc0:	d007      	beq.n	bd2 <MdmCnct_ConnectInProgressSubStateMachine+0x602>
                            DEBUG_PRINT("Failed to sent connection timer cmd to Tx Task");
     bc2:	4831      	ldr	r0, [pc, #196]	; (c88 <MdmCnct_ConnectInProgressSubStateMachine+0x6b8>)
     bc4:	4b27      	ldr	r3, [pc, #156]	; (c64 <MdmCnct_ConnectInProgressSubStateMachine+0x694>)
     bc6:	4798      	blx	r3
                            vTaskDelay(TransmitDelayMs);
     bc8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
     bcc:	4b2f      	ldr	r3, [pc, #188]	; (c8c <MdmCnct_ConnectInProgressSubStateMachine+0x6bc>)
     bce:	4798      	blx	r3
     bd0:	e5b9      	b.n	746 <MdmCnct_ConnectInProgressSubStateMachine+0x176>
                            xSemaphoreGive(AtTxQueueLoadSemaphore);
     bd2:	2300      	movs	r3, #0
     bd4:	461a      	mov	r2, r3
     bd6:	4619      	mov	r1, r3
     bd8:	4827      	ldr	r0, [pc, #156]	; (c78 <MdmCnct_ConnectInProgressSubStateMachine+0x6a8>)
     bda:	6800      	ldr	r0, [r0, #0]
     bdc:	47a0      	blx	r4
                            gHttpConnectOpMode = HTTP_CONNECT_OP_RX_MODE;
     bde:	2201      	movs	r2, #1
     be0:	4b18      	ldr	r3, [pc, #96]	; (c44 <MdmCnct_ConnectInProgressSubStateMachine+0x674>)
     be2:	709a      	strb	r2, [r3, #2]
                            vTaskDelay(TransmitDelayMs);
     be4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
     be8:	4b28      	ldr	r3, [pc, #160]	; (c8c <MdmCnct_ConnectInProgressSubStateMachine+0x6bc>)
     bea:	4798      	blx	r3
     bec:	e5ab      	b.n	746 <MdmCnct_ConnectInProgressSubStateMachine+0x176>
    		    	DEBUG_PRINT("Transmit Queue is not empty");
     bee:	4828      	ldr	r0, [pc, #160]	; (c90 <MdmCnct_ConnectInProgressSubStateMachine+0x6c0>)
     bf0:	4b1c      	ldr	r3, [pc, #112]	; (c64 <MdmCnct_ConnectInProgressSubStateMachine+0x694>)
     bf2:	4798      	blx	r3
     bf4:	e5a7      	b.n	746 <MdmCnct_ConnectInProgressSubStateMachine+0x176>
		        		SerialDebugPrint(ConnectionResponse.response,ConnectionResponse.length);
     bf6:	4c13      	ldr	r4, [pc, #76]	; (c44 <MdmCnct_ConnectInProgressSubStateMachine+0x674>)
     bf8:	8961      	ldrh	r1, [r4, #10]
     bfa:	68e0      	ldr	r0, [r4, #12]
     bfc:	4d12      	ldr	r5, [pc, #72]	; (c48 <MdmCnct_ConnectInProgressSubStateMachine+0x678>)
     bfe:	47a8      	blx	r5
						SerialDebugPrint("\r\n",2);
     c00:	2102      	movs	r1, #2
     c02:	4812      	ldr	r0, [pc, #72]	; (c4c <MdmCnct_ConnectInProgressSubStateMachine+0x67c>)
     c04:	47a8      	blx	r5
    if(0==memcmp(response,"CONNECT",7))
     c06:	2207      	movs	r2, #7
     c08:	4922      	ldr	r1, [pc, #136]	; (c94 <MdmCnct_ConnectInProgressSubStateMachine+0x6c4>)
     c0a:	68e0      	ldr	r0, [r4, #12]
     c0c:	4b22      	ldr	r3, [pc, #136]	; (c98 <MdmCnct_ConnectInProgressSubStateMachine+0x6c8>)
     c0e:	4798      	blx	r3
     c10:	b138      	cbz	r0, c22 <MdmCnct_ConnectInProgressSubStateMachine+0x652>
							gHttpConnectOpMode = HTTP_CONNECT_OP_TX_MODE;
     c12:	2200      	movs	r2, #0
     c14:	4b0b      	ldr	r3, [pc, #44]	; (c44 <MdmCnct_ConnectInProgressSubStateMachine+0x674>)
     c16:	709a      	strb	r2, [r3, #2]
		        		vPortFree(ConnectionResponse.response);
     c18:	4b0a      	ldr	r3, [pc, #40]	; (c44 <MdmCnct_ConnectInProgressSubStateMachine+0x674>)
     c1a:	68d8      	ldr	r0, [r3, #12]
     c1c:	4b0c      	ldr	r3, [pc, #48]	; (c50 <MdmCnct_ConnectInProgressSubStateMachine+0x680>)
     c1e:	4798      	blx	r3
     c20:	e591      	b.n	746 <MdmCnct_ConnectInProgressSubStateMachine+0x176>
    	mdmCtrlr_SendDataToModem("--EOF--Pattern--",16);
     c22:	2110      	movs	r1, #16
     c24:	481d      	ldr	r0, [pc, #116]	; (c9c <MdmCnct_ConnectInProgressSubStateMachine+0x6cc>)
     c26:	4b1e      	ldr	r3, [pc, #120]	; (ca0 <MdmCnct_ConnectInProgressSubStateMachine+0x6d0>)
     c28:	4798      	blx	r3
    	mdmCtrlr_FlushRxBuffer();
     c2a:	4b1e      	ldr	r3, [pc, #120]	; (ca4 <MdmCnct_ConnectInProgressSubStateMachine+0x6d4>)
     c2c:	4798      	blx	r3
							gHttpConnectionInProgressSubstate = CONNECT_IN_PROGRESS_CLOSE_CONNECTION;
     c2e:	2200      	movs	r2, #0
     c30:	7062      	strb	r2, [r4, #1]
							gHttpConnectOpMode = HTTP_CONNECT_OP_TX_MODE;
     c32:	70a2      	strb	r2, [r4, #2]
							gHttpConnectionState = MDM_HTTP_CONNECTED;
     c34:	2102      	movs	r1, #2
     c36:	7021      	strb	r1, [r4, #0]
							gHttpConnectedSubState = CONNECTED_INITIALIZE_TRANSMISSION;
     c38:	70e2      	strb	r2, [r4, #3]
							vTaskDelay(PacketTransmitDelayMs);
     c3a:	f240 50dc 	movw	r0, #1500	; 0x5dc
     c3e:	4b13      	ldr	r3, [pc, #76]	; (c8c <MdmCnct_ConnectInProgressSubStateMachine+0x6bc>)
     c40:	4798      	blx	r3
     c42:	e7e9      	b.n	c18 <MdmCnct_ConnectInProgressSubStateMachine+0x648>
     c44:	200001ec 	.word	0x200001ec
     c48:	0000177d 	.word	0x0000177d
     c4c:	000073fc 	.word	0x000073fc
     c50:	00004189 	.word	0x00004189
     c54:	200001f4 	.word	0x200001f4
     c58:	20003460 	.word	0x20003460
     c5c:	000047c1 	.word	0x000047c1
     c60:	00006f7c 	.word	0x00006f7c
     c64:	000017c1 	.word	0x000017c1
     c68:	200001fc 	.word	0x200001fc
     c6c:	00000381 	.word	0x00000381
     c70:	20003484 	.word	0x20003484
     c74:	00004b29 	.word	0x00004b29
     c78:	2000348c 	.word	0x2000348c
     c7c:	00004949 	.word	0x00004949
     c80:	00006ee4 	.word	0x00006ee4
     c84:	000044b1 	.word	0x000044b1
     c88:	00007008 	.word	0x00007008
     c8c:	000051ed 	.word	0x000051ed
     c90:	00006f10 	.word	0x00006f10
     c94:	00007038 	.word	0x00007038
     c98:	00005cd5 	.word	0x00005cd5
     c9c:	00006d64 	.word	0x00006d64
     ca0:	00000fa1 	.word	0x00000fa1
     ca4:	0000101d 	.word	0x0000101d

00000ca8 <MdmConnect_HttpConnectionSchedule>:
{
     ca8:	b530      	push	{r4, r5, lr}
     caa:	b083      	sub	sp, #12
	switch (gHttpConnectionState)
     cac:	4b57      	ldr	r3, [pc, #348]	; (e0c <MdmConnect_HttpConnectionSchedule+0x164>)
     cae:	781b      	ldrb	r3, [r3, #0]
     cb0:	2b01      	cmp	r3, #1
     cb2:	d00f      	beq.n	cd4 <MdmConnect_HttpConnectionSchedule+0x2c>
     cb4:	b11b      	cbz	r3, cbe <MdmConnect_HttpConnectionSchedule+0x16>
     cb6:	2b02      	cmp	r3, #2
     cb8:	d00f      	beq.n	cda <MdmConnect_HttpConnectionSchedule+0x32>
}
     cba:	b003      	add	sp, #12
     cbc:	bd30      	pop	{r4, r5, pc}
			if(isModemDiagDataBaseUpdated() != false)
     cbe:	4b54      	ldr	r3, [pc, #336]	; (e10 <MdmConnect_HttpConnectionSchedule+0x168>)
     cc0:	4798      	blx	r3
     cc2:	2800      	cmp	r0, #0
     cc4:	d0f9      	beq.n	cba <MdmConnect_HttpConnectionSchedule+0x12>
	        	gHttpConnectionState = MDM_HTTP_CONNECTION_IN_PROGRESS;
     cc6:	4b51      	ldr	r3, [pc, #324]	; (e0c <MdmConnect_HttpConnectionSchedule+0x164>)
     cc8:	2201      	movs	r2, #1
     cca:	701a      	strb	r2, [r3, #0]
	        	gHttpConnectionInProgressSubstate = CONNECT_IN_PROGRESS_CLOSE_CONNECTION;
     ccc:	2200      	movs	r2, #0
     cce:	705a      	strb	r2, [r3, #1]
	        	gHttpConnectOpMode = HTTP_CONNECT_OP_TX_MODE;
     cd0:	709a      	strb	r2, [r3, #2]
     cd2:	e7f2      	b.n	cba <MdmConnect_HttpConnectionSchedule+0x12>
        	MdmCnct_ConnectInProgressSubStateMachine();
     cd4:	4b4f      	ldr	r3, [pc, #316]	; (e14 <MdmConnect_HttpConnectionSchedule+0x16c>)
     cd6:	4798      	blx	r3
        break;
     cd8:	e7ef      	b.n	cba <MdmConnect_HttpConnectionSchedule+0x12>
	switch(gHttpConnectedSubState)
     cda:	4b4c      	ldr	r3, [pc, #304]	; (e0c <MdmConnect_HttpConnectionSchedule+0x164>)
     cdc:	78db      	ldrb	r3, [r3, #3]
     cde:	2b05      	cmp	r3, #5
     ce0:	d8eb      	bhi.n	cba <MdmConnect_HttpConnectionSchedule+0x12>
     ce2:	a201      	add	r2, pc, #4	; (adr r2, ce8 <MdmConnect_HttpConnectionSchedule+0x40>)
     ce4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
     ce8:	00000d01 	.word	0x00000d01
     cec:	00000cbb 	.word	0x00000cbb
     cf0:	00000d0d 	.word	0x00000d0d
     cf4:	00000d21 	.word	0x00000d21
     cf8:	00000d99 	.word	0x00000d99
     cfc:	00000dfb 	.word	0x00000dfb
			mdmCtrlr_FlushRxBuffer();
     d00:	4b45      	ldr	r3, [pc, #276]	; (e18 <MdmConnect_HttpConnectionSchedule+0x170>)
     d02:	4798      	blx	r3
			gHttpConnectedSubState = CONNECTED_BUILD_DATA_PACKET_TO_SERVER;
     d04:	2202      	movs	r2, #2
     d06:	4b41      	ldr	r3, [pc, #260]	; (e0c <MdmConnect_HttpConnectionSchedule+0x164>)
     d08:	70da      	strb	r2, [r3, #3]
     d0a:	e7d6      	b.n	cba <MdmConnect_HttpConnectionSchedule+0x12>
			buildDataPacketsToServer();
     d0c:	4b43      	ldr	r3, [pc, #268]	; (e1c <MdmConnect_HttpConnectionSchedule+0x174>)
     d0e:	4798      	blx	r3
			gHttpConnectedSubState = CONNECTED_SEND_DATA_PACKETS_TO_SERVER;
     d10:	2203      	movs	r2, #3
     d12:	4b3e      	ldr	r3, [pc, #248]	; (e0c <MdmConnect_HttpConnectionSchedule+0x164>)
     d14:	70da      	strb	r2, [r3, #3]
			vTaskDelay(BuildPacketDelayMs);
     d16:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
     d1a:	4b41      	ldr	r3, [pc, #260]	; (e20 <MdmConnect_HttpConnectionSchedule+0x178>)
     d1c:	4798      	blx	r3
     d1e:	e7cc      	b.n	cba <MdmConnect_HttpConnectionSchedule+0x12>
		    if (uxQueueMessagesWaiting(AtTransmitQueue) == 0)
     d20:	4b40      	ldr	r3, [pc, #256]	; (e24 <MdmConnect_HttpConnectionSchedule+0x17c>)
     d22:	6818      	ldr	r0, [r3, #0]
     d24:	4b40      	ldr	r3, [pc, #256]	; (e28 <MdmConnect_HttpConnectionSchedule+0x180>)
     d26:	4798      	blx	r3
     d28:	2800      	cmp	r0, #0
     d2a:	d131      	bne.n	d90 <MdmConnect_HttpConnectionSchedule+0xe8>
		        if(pdPASS == xSemaphoreTake(AtTxQueueLoadSemaphore, 0))
     d2c:	2100      	movs	r1, #0
     d2e:	4b3f      	ldr	r3, [pc, #252]	; (e2c <MdmConnect_HttpConnectionSchedule+0x184>)
     d30:	6818      	ldr	r0, [r3, #0]
     d32:	4b3f      	ldr	r3, [pc, #252]	; (e30 <MdmConnect_HttpConnectionSchedule+0x188>)
     d34:	4798      	blx	r3
     d36:	2801      	cmp	r0, #1
     d38:	d003      	beq.n	d42 <MdmConnect_HttpConnectionSchedule+0x9a>
		        	DEBUG_PRINT("Error : Not able to obtain Tx Semapahore");
     d3a:	483e      	ldr	r0, [pc, #248]	; (e34 <MdmConnect_HttpConnectionSchedule+0x18c>)
     d3c:	4b3e      	ldr	r3, [pc, #248]	; (e38 <MdmConnect_HttpConnectionSchedule+0x190>)
     d3e:	4798      	blx	r3
     d40:	e7bb      	b.n	cba <MdmConnect_HttpConnectionSchedule+0x12>
                    TxMsgQueueData.taskID = MODEM_PROCESS_TASK;
     d42:	2301      	movs	r3, #1
     d44:	f88d 3000 	strb.w	r3, [sp]
                    TxMsgQueueData.atCmd = CMD_AT_KHTTP_GET;
     d48:	2318      	movs	r3, #24
     d4a:	f88d 3001 	strb.w	r3, [sp, #1]
                    TxMsgQueueData.pData = NULL;
     d4e:	2300      	movs	r3, #0
     d50:	9301      	str	r3, [sp, #4]
                    TxQueuePushStatus = xQueueSendToBack(AtTransmitQueue, &TxMsgQueueData, QueuePushDelayMs);
     d52:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
     d56:	4669      	mov	r1, sp
     d58:	4832      	ldr	r0, [pc, #200]	; (e24 <MdmConnect_HttpConnectionSchedule+0x17c>)
     d5a:	6800      	ldr	r0, [r0, #0]
     d5c:	4c37      	ldr	r4, [pc, #220]	; (e3c <MdmConnect_HttpConnectionSchedule+0x194>)
     d5e:	47a0      	blx	r4
                    if(TxQueuePushStatus == pdPASS)
     d60:	2801      	cmp	r0, #1
     d62:	d007      	beq.n	d74 <MdmConnect_HttpConnectionSchedule+0xcc>
                        DEBUG_PRINT("Failed to sent connection timer cmd to Tx Task");
     d64:	4836      	ldr	r0, [pc, #216]	; (e40 <MdmConnect_HttpConnectionSchedule+0x198>)
     d66:	4b34      	ldr	r3, [pc, #208]	; (e38 <MdmConnect_HttpConnectionSchedule+0x190>)
     d68:	4798      	blx	r3
                        vTaskDelay(TransmitDelayMs);
     d6a:	f640 10c4 	movw	r0, #2500	; 0x9c4
     d6e:	4b2c      	ldr	r3, [pc, #176]	; (e20 <MdmConnect_HttpConnectionSchedule+0x178>)
     d70:	4798      	blx	r3
     d72:	e7a2      	b.n	cba <MdmConnect_HttpConnectionSchedule+0x12>
                        xSemaphoreGive(AtTxQueueLoadSemaphore);
     d74:	2300      	movs	r3, #0
     d76:	461a      	mov	r2, r3
     d78:	4619      	mov	r1, r3
     d7a:	482c      	ldr	r0, [pc, #176]	; (e2c <MdmConnect_HttpConnectionSchedule+0x184>)
     d7c:	6800      	ldr	r0, [r0, #0]
     d7e:	47a0      	blx	r4
                        gHttpConnectedSubState = CONNECTED_RECEIVE_RESPONSE_FROM_SERVER;
     d80:	2204      	movs	r2, #4
     d82:	4b22      	ldr	r3, [pc, #136]	; (e0c <MdmConnect_HttpConnectionSchedule+0x164>)
     d84:	70da      	strb	r2, [r3, #3]
                        vTaskDelay(TransmitDelayMs);
     d86:	f640 10c4 	movw	r0, #2500	; 0x9c4
     d8a:	4b25      	ldr	r3, [pc, #148]	; (e20 <MdmConnect_HttpConnectionSchedule+0x178>)
     d8c:	4798      	blx	r3
     d8e:	e794      	b.n	cba <MdmConnect_HttpConnectionSchedule+0x12>
		    	DEBUG_PRINT("Transmit Queue is not empty");
     d90:	482c      	ldr	r0, [pc, #176]	; (e44 <MdmConnect_HttpConnectionSchedule+0x19c>)
     d92:	4b29      	ldr	r3, [pc, #164]	; (e38 <MdmConnect_HttpConnectionSchedule+0x190>)
     d94:	4798      	blx	r3
     d96:	e790      	b.n	cba <MdmConnect_HttpConnectionSchedule+0x12>
    		if(pdPASS == xQueueReceive( CmdResponseQueue, &ConnectionResponse, ResponseWaitDelayMs))
     d98:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
     d9c:	492a      	ldr	r1, [pc, #168]	; (e48 <MdmConnect_HttpConnectionSchedule+0x1a0>)
     d9e:	4b2b      	ldr	r3, [pc, #172]	; (e4c <MdmConnect_HttpConnectionSchedule+0x1a4>)
     da0:	6818      	ldr	r0, [r3, #0]
     da2:	4b2b      	ldr	r3, [pc, #172]	; (e50 <MdmConnect_HttpConnectionSchedule+0x1a8>)
     da4:	4798      	blx	r3
     da6:	2801      	cmp	r0, #1
     da8:	d003      	beq.n	db2 <MdmConnect_HttpConnectionSchedule+0x10a>
    			gHttpConnectedSubState = CONNECTED_FAULT_IN_PACKET_TRANSMISSION;
     daa:	2205      	movs	r2, #5
     dac:	4b17      	ldr	r3, [pc, #92]	; (e0c <MdmConnect_HttpConnectionSchedule+0x164>)
     dae:	70da      	strb	r2, [r3, #3]
     db0:	e783      	b.n	cba <MdmConnect_HttpConnectionSchedule+0x12>
        		if(ConnectionResponse.atCmd == CMD_AT_KHTTP_GET)
     db2:	4b16      	ldr	r3, [pc, #88]	; (e0c <MdmConnect_HttpConnectionSchedule+0x164>)
     db4:	7a1b      	ldrb	r3, [r3, #8]
     db6:	2b18      	cmp	r3, #24
     db8:	d00d      	beq.n	dd6 <MdmConnect_HttpConnectionSchedule+0x12e>
	        		DEBUG_PRINT("Failed to receive connection response in RX mode");
     dba:	4826      	ldr	r0, [pc, #152]	; (e54 <MdmConnect_HttpConnectionSchedule+0x1ac>)
     dbc:	4b1e      	ldr	r3, [pc, #120]	; (e38 <MdmConnect_HttpConnectionSchedule+0x190>)
     dbe:	4798      	blx	r3
	        		gHttpConnectedSubState = CONNECTED_SEND_DATA_PACKETS_TO_SERVER;
     dc0:	4b12      	ldr	r3, [pc, #72]	; (e0c <MdmConnect_HttpConnectionSchedule+0x164>)
     dc2:	2203      	movs	r2, #3
     dc4:	70da      	strb	r2, [r3, #3]
	        		vPortFree(ConnectionResponse.response);
     dc6:	68d8      	ldr	r0, [r3, #12]
     dc8:	4b23      	ldr	r3, [pc, #140]	; (e58 <MdmConnect_HttpConnectionSchedule+0x1b0>)
     dca:	4798      	blx	r3
	        		vTaskDelay(reTransmissionDelayMs);
     dcc:	f641 3058 	movw	r0, #7000	; 0x1b58
     dd0:	4b13      	ldr	r3, [pc, #76]	; (e20 <MdmConnect_HttpConnectionSchedule+0x178>)
     dd2:	4798      	blx	r3
     dd4:	e771      	b.n	cba <MdmConnect_HttpConnectionSchedule+0x12>
	        		SerialDebugPrint(ConnectionResponse.response,ConnectionResponse.length);
     dd6:	4c0d      	ldr	r4, [pc, #52]	; (e0c <MdmConnect_HttpConnectionSchedule+0x164>)
     dd8:	8961      	ldrh	r1, [r4, #10]
     dda:	68e0      	ldr	r0, [r4, #12]
     ddc:	4d1f      	ldr	r5, [pc, #124]	; (e5c <MdmConnect_HttpConnectionSchedule+0x1b4>)
     dde:	47a8      	blx	r5
					SerialDebugPrint("\r\n",2);
     de0:	2102      	movs	r1, #2
     de2:	481f      	ldr	r0, [pc, #124]	; (e60 <MdmConnect_HttpConnectionSchedule+0x1b8>)
     de4:	47a8      	blx	r5
					gHttpConnectedSubState = CONNECTED_SEND_DATA_PACKETS_TO_SERVER;
     de6:	2303      	movs	r3, #3
     de8:	70e3      	strb	r3, [r4, #3]
	        		vPortFree(ConnectionResponse.response);
     dea:	68e0      	ldr	r0, [r4, #12]
     dec:	4b1a      	ldr	r3, [pc, #104]	; (e58 <MdmConnect_HttpConnectionSchedule+0x1b0>)
     dee:	4798      	blx	r3
	        		vTaskDelay(reTransmissionDelayMs);
     df0:	f641 3058 	movw	r0, #7000	; 0x1b58
     df4:	4b0a      	ldr	r3, [pc, #40]	; (e20 <MdmConnect_HttpConnectionSchedule+0x178>)
     df6:	4798      	blx	r3
     df8:	e75f      	b.n	cba <MdmConnect_HttpConnectionSchedule+0x12>
			gHttpConnectedSubState = CONNECTED_INITIALIZE_TRANSMISSION;
     dfa:	2200      	movs	r2, #0
     dfc:	4b03      	ldr	r3, [pc, #12]	; (e0c <MdmConnect_HttpConnectionSchedule+0x164>)
     dfe:	70da      	strb	r2, [r3, #3]
			vTaskDelay(reTransmissionDelayMs);
     e00:	f641 3058 	movw	r0, #7000	; 0x1b58
     e04:	4b06      	ldr	r3, [pc, #24]	; (e20 <MdmConnect_HttpConnectionSchedule+0x178>)
     e06:	4798      	blx	r3
}
     e08:	e757      	b.n	cba <MdmConnect_HttpConnectionSchedule+0x12>
     e0a:	bf00      	nop
     e0c:	200001ec 	.word	0x200001ec
     e10:	000012d5 	.word	0x000012d5
     e14:	000005d1 	.word	0x000005d1
     e18:	0000101d 	.word	0x0000101d
     e1c:	00000409 	.word	0x00000409
     e20:	000051ed 	.word	0x000051ed
     e24:	20003484 	.word	0x20003484
     e28:	00004b29 	.word	0x00004b29
     e2c:	2000348c 	.word	0x2000348c
     e30:	00004949 	.word	0x00004949
     e34:	00006ee4 	.word	0x00006ee4
     e38:	000017c1 	.word	0x000017c1
     e3c:	000044b1 	.word	0x000044b1
     e40:	00007008 	.word	0x00007008
     e44:	00006f10 	.word	0x00006f10
     e48:	200001f4 	.word	0x200001f4
     e4c:	20003460 	.word	0x20003460
     e50:	000047c1 	.word	0x000047c1
     e54:	00006f7c 	.word	0x00006f7c
     e58:	00004189 	.word	0x00004189
     e5c:	0000177d 	.word	0x0000177d
     e60:	000073fc 	.word	0x000073fc

00000e64 <mdmCtrlr_DataCommInit>:
**
** Description:        Initializes the SERCOM3 UART Module for Modem Data.
**
**===========================================================================*/
void mdmCtrlr_DataCommInit(void)
{
     e64:	b510      	push	{r4, lr}
	uint32_t initStatus;
	initStatus = _usart_async_init(&MODEM_SERCOM3_UART,SERCOM3);
     e66:	4912      	ldr	r1, [pc, #72]	; (eb0 <mdmCtrlr_DataCommInit+0x4c>)
     e68:	4812      	ldr	r0, [pc, #72]	; (eb4 <mdmCtrlr_DataCommInit+0x50>)
     e6a:	4b13      	ldr	r3, [pc, #76]	; (eb8 <mdmCtrlr_DataCommInit+0x54>)
     e6c:	4798      	blx	r3
	
	if(initStatus == ERR_NONE)
     e6e:	b118      	cbz	r0, e78 <mdmCtrlr_DataCommInit+0x14>
		ConsoleDebugPrint("SERCOM3 PRIORITY", prior);
		
	}
	else
	{
		DEBUG_PRINT("Failed to initialize the MODEM DATA UART");
     e70:	4812      	ldr	r0, [pc, #72]	; (ebc <mdmCtrlr_DataCommInit+0x58>)
     e72:	4b13      	ldr	r3, [pc, #76]	; (ec0 <mdmCtrlr_DataCommInit+0x5c>)
     e74:	4798      	blx	r3
     e76:	bd10      	pop	{r4, pc}
		initStatus = ringbuffer_init(&RxRingBuffer, ModemRxDatabuffer, SIZE_MODEM_RX_DATA_BUF);
     e78:	f44f 6200 	mov.w	r2, #2048	; 0x800
     e7c:	4911      	ldr	r1, [pc, #68]	; (ec4 <mdmCtrlr_DataCommInit+0x60>)
     e7e:	4812      	ldr	r0, [pc, #72]	; (ec8 <mdmCtrlr_DataCommInit+0x64>)
     e80:	4b12      	ldr	r3, [pc, #72]	; (ecc <mdmCtrlr_DataCommInit+0x68>)
     e82:	4798      	blx	r3
	if(initStatus == ERR_NONE)
     e84:	2800      	cmp	r0, #0
     e86:	d1f3      	bne.n	e70 <mdmCtrlr_DataCommInit+0xc>
		_usart_async_set_irq_state(&MODEM_SERCOM3_UART,USART_ASYNC_RX_DONE,true);
     e88:	4c0a      	ldr	r4, [pc, #40]	; (eb4 <mdmCtrlr_DataCommInit+0x50>)
     e8a:	2201      	movs	r2, #1
     e8c:	4611      	mov	r1, r2
     e8e:	4620      	mov	r0, r4
     e90:	4b0f      	ldr	r3, [pc, #60]	; (ed0 <mdmCtrlr_DataCommInit+0x6c>)
     e92:	4798      	blx	r3
		_usart_async_enable(&MODEM_SERCOM3_UART);
     e94:	4620      	mov	r0, r4
     e96:	4b0f      	ldr	r3, [pc, #60]	; (ed4 <mdmCtrlr_DataCommInit+0x70>)
     e98:	4798      	blx	r3
		DEBUG_PRINT("MODEM DATA UART (SERCOM3) initialized");
     e9a:	480f      	ldr	r0, [pc, #60]	; (ed8 <mdmCtrlr_DataCommInit+0x74>)
     e9c:	4b08      	ldr	r3, [pc, #32]	; (ec0 <mdmCtrlr_DataCommInit+0x5c>)
     e9e:	4798      	blx	r3
__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
{

  if ((int32_t)(IRQn) >= 0)
  {
    return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
     ea0:	4b0e      	ldr	r3, [pc, #56]	; (edc <mdmCtrlr_DataCommInit+0x78>)
     ea2:	f893 133c 	ldrb.w	r1, [r3, #828]	; 0x33c
		ConsoleDebugPrint("SERCOM3 PRIORITY", prior);
     ea6:	0949      	lsrs	r1, r1, #5
     ea8:	480d      	ldr	r0, [pc, #52]	; (ee0 <mdmCtrlr_DataCommInit+0x7c>)
     eaa:	4b0e      	ldr	r3, [pc, #56]	; (ee4 <mdmCtrlr_DataCommInit+0x80>)
     eac:	4798      	blx	r3
     eae:	bd10      	pop	{r4, pc}
     eb0:	41014000 	.word	0x41014000
     eb4:	20000024 	.word	0x20000024
     eb8:	00002f3d 	.word	0x00002f3d
     ebc:	0000707c 	.word	0x0000707c
     ec0:	000017c1 	.word	0x000017c1
     ec4:	20003498 	.word	0x20003498
     ec8:	20003c98 	.word	0x20003c98
     ecc:	00002525 	.word	0x00002525
     ed0:	00002fe9 	.word	0x00002fe9
     ed4:	00002fb1 	.word	0x00002fb1
     ed8:	00007040 	.word	0x00007040
     edc:	e000e100 	.word	0xe000e100
     ee0:	00007068 	.word	0x00007068
     ee4:	000017c5 	.word	0x000017c5

00000ee8 <SERCOM3_0_Handler>:
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) >> SERCOM_USART_INTFLAG_DRE_Pos;
}

static inline void hri_sercomusart_clear_interrupt_DRE_bit(const void *const hw)
{
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_DRE;
     ee8:	2201      	movs	r2, #1
     eea:	4b01      	ldr	r3, [pc, #4]	; (ef0 <SERCOM3_0_Handler+0x8>)
     eec:	761a      	strb	r2, [r3, #24]
     eee:	4770      	bx	lr
     ef0:	41014000 	.word	0x41014000

00000ef4 <SERCOM3_1_Handler>:
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) >> SERCOM_USART_INTFLAG_TXC_Pos;
}

static inline void hri_sercomusart_clear_interrupt_TXC_bit(const void *const hw)
{
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_TXC;
     ef4:	2202      	movs	r2, #2
     ef6:	4b01      	ldr	r3, [pc, #4]	; (efc <SERCOM3_1_Handler+0x8>)
     ef8:	761a      	strb	r2, [r3, #24]
     efa:	4770      	bx	lr
     efc:	41014000 	.word	0x41014000

00000f00 <SERCOM3_2_Handler>:
** Description:        RXC : Receive Complete Interrupt
**
**===========================================================================*/

void SERCOM3_2_Handler( void )
{
     f00:	b530      	push	{r4, r5, lr}
     f02:	b089      	sub	sp, #36	; 0x24
	BaseType_t xHigherPriorityTaskWoken;
	uint32_t ulValue;
	MODEM_CMD_DATA cmdData;
	AT_CMD_TYPE lastCmd;
	
	while (!_usart_async_is_byte_received(&MODEM_SERCOM3_UART));
     f04:	4d1a      	ldr	r5, [pc, #104]	; (f70 <SERCOM3_2_Handler+0x70>)
     f06:	4c1b      	ldr	r4, [pc, #108]	; (f74 <SERCOM3_2_Handler+0x74>)
     f08:	4628      	mov	r0, r5
     f0a:	47a0      	blx	r4
     f0c:	2800      	cmp	r0, #0
     f0e:	d0fb      	beq.n	f08 <SERCOM3_2_Handler+0x8>
	rcvdChar[0] = _usart_async_read_byte(&MODEM_SERCOM3_UART);
     f10:	4817      	ldr	r0, [pc, #92]	; (f70 <SERCOM3_2_Handler+0x70>)
     f12:	4b19      	ldr	r3, [pc, #100]	; (f78 <SERCOM3_2_Handler+0x78>)
     f14:	4798      	blx	r3
	rcvdChar[1] = '\0';
	sprintf((char*)rxPrint,"%s",rcvdChar);
	SerialDebugPrint(rxPrint,sizeof(rxPrint));
#endif
	
	ringbuffer_put(&RxRingBuffer, rcvdChar[0]);
     f16:	4601      	mov	r1, r0
     f18:	4818      	ldr	r0, [pc, #96]	; (f7c <SERCOM3_2_Handler+0x7c>)
     f1a:	4b19      	ldr	r3, [pc, #100]	; (f80 <SERCOM3_2_Handler+0x80>)
     f1c:	4798      	blx	r3
	lastCmd = mdmParser_GetLastSentAtCommand();
     f1e:	4b19      	ldr	r3, [pc, #100]	; (f84 <SERCOM3_2_Handler+0x84>)
     f20:	4798      	blx	r3
     f22:	4604      	mov	r4, r0

	if(lastCmd != CMD_AT_MAX)
     f24:	f010 00ff 	ands.w	r0, r0, #255	; 0xff
     f28:	d101      	bne.n	f2e <SERCOM3_2_Handler+0x2e>

			mdmParser_SetLastSentAtCommand(CMD_AT_MAX);
		}
	}

}
     f2a:	b009      	add	sp, #36	; 0x24
     f2c:	bd30      	pop	{r4, r5, pc}
		getModemCommandData(lastCmd, &cmdData);
     f2e:	a902      	add	r1, sp, #8
     f30:	4b15      	ldr	r3, [pc, #84]	; (f88 <SERCOM3_2_Handler+0x88>)
     f32:	4798      	blx	r3
		if(ringbuffer_num(&RxRingBuffer) >= cmdData.ResponseLength)
     f34:	4811      	ldr	r0, [pc, #68]	; (f7c <SERCOM3_2_Handler+0x7c>)
     f36:	4b15      	ldr	r3, [pc, #84]	; (f8c <SERCOM3_2_Handler+0x8c>)
     f38:	4798      	blx	r3
     f3a:	f8bd 3018 	ldrh.w	r3, [sp, #24]
     f3e:	4298      	cmp	r0, r3
     f40:	d3f3      	bcc.n	f2a <SERCOM3_2_Handler+0x2a>
		    xTaskNotifyFromISR( xModemRxTaskHandle, lastCmd, eSetValueWithOverwrite, &xHigherPriorityTaskWoken );
     f42:	4b13      	ldr	r3, [pc, #76]	; (f90 <SERCOM3_2_Handler+0x90>)
     f44:	6818      	ldr	r0, [r3, #0]
     f46:	ab07      	add	r3, sp, #28
     f48:	9300      	str	r3, [sp, #0]
     f4a:	2300      	movs	r3, #0
     f4c:	2203      	movs	r2, #3
     f4e:	b2e1      	uxtb	r1, r4
     f50:	4c10      	ldr	r4, [pc, #64]	; (f94 <SERCOM3_2_Handler+0x94>)
     f52:	47a0      	blx	r4
			portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
     f54:	9b07      	ldr	r3, [sp, #28]
     f56:	b13b      	cbz	r3, f68 <SERCOM3_2_Handler+0x68>
     f58:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
     f5c:	4b0e      	ldr	r3, [pc, #56]	; (f98 <SERCOM3_2_Handler+0x98>)
     f5e:	601a      	str	r2, [r3, #0]
     f60:	f3bf 8f4f 	dsb	sy
     f64:	f3bf 8f6f 	isb	sy
			mdmParser_SetLastSentAtCommand(CMD_AT_MAX);
     f68:	2000      	movs	r0, #0
     f6a:	4b0c      	ldr	r3, [pc, #48]	; (f9c <SERCOM3_2_Handler+0x9c>)
     f6c:	4798      	blx	r3
}
     f6e:	e7dc      	b.n	f2a <SERCOM3_2_Handler+0x2a>
     f70:	20000024 	.word	0x20000024
     f74:	00002fdd 	.word	0x00002fdd
     f78:	00002fcb 	.word	0x00002fcb
     f7c:	20003c98 	.word	0x20003c98
     f80:	000025b9 	.word	0x000025b9
     f84:	00000565 	.word	0x00000565
     f88:	00000361 	.word	0x00000361
     f8c:	000025f9 	.word	0x000025f9
     f90:	20003478 	.word	0x20003478
     f94:	000057a1 	.word	0x000057a1
     f98:	e000ed04 	.word	0xe000ed04
     f9c:	00000559 	.word	0x00000559

00000fa0 <mdmCtrlr_SendDataToModem>:
**
** Description:        Transmits Data to Modem
**
**===========================================================================*/
uint32_t mdmCtrlr_SendDataToModem(const uint8_t *const TxData,const uint16_t length)
{
     fa0:	b570      	push	{r4, r5, r6, lr}
     fa2:	4605      	mov	r5, r0
     fa4:	460e      	mov	r6, r1
	_usart_async_enable(&MODEM_SERCOM3_UART);
     fa6:	4c05      	ldr	r4, [pc, #20]	; (fbc <mdmCtrlr_SendDataToModem+0x1c>)
     fa8:	4620      	mov	r0, r4
     faa:	4b05      	ldr	r3, [pc, #20]	; (fc0 <mdmCtrlr_SendDataToModem+0x20>)
     fac:	4798      	blx	r3
	return usart_async_write(&MODEM_SERCOM3_UART, TxData, length);
     fae:	4632      	mov	r2, r6
     fb0:	4629      	mov	r1, r5
     fb2:	4620      	mov	r0, r4
     fb4:	4b03      	ldr	r3, [pc, #12]	; (fc4 <mdmCtrlr_SendDataToModem+0x24>)
     fb6:	4798      	blx	r3
}
     fb8:	bd70      	pop	{r4, r5, r6, pc}
     fba:	bf00      	nop
     fbc:	20000024 	.word	0x20000024
     fc0:	00002fb1 	.word	0x00002fb1
     fc4:	000016f9 	.word	0x000016f9

00000fc8 <mdmCtrlr_ReadResponseFromModem>:
**
** Description:        Transmits Data to Modem
**
**===========================================================================*/
bool mdmCtrlr_ReadResponseFromModem(uint8_t *const buf, const uint16_t length)
{
     fc8:	b5f0      	push	{r4, r5, r6, r7, lr}
     fca:	b083      	sub	sp, #12
     fcc:	4605      	mov	r5, r0
     fce:	460e      	mov	r6, r1
	bool status = false;
	
	uint16_t readCnt = 0;
	if (ringbuffer_num(&RxRingBuffer) >= length)
     fd0:	480d      	ldr	r0, [pc, #52]	; (1008 <mdmCtrlr_ReadResponseFromModem+0x40>)
     fd2:	4b0e      	ldr	r3, [pc, #56]	; (100c <mdmCtrlr_ReadResponseFromModem+0x44>)
     fd4:	4798      	blx	r3
     fd6:	42b0      	cmp	r0, r6
     fd8:	d201      	bcs.n	fde <mdmCtrlr_ReadResponseFromModem+0x16>
	else
	{
		/* Data is not available at Rx Buffer */
		status = false;
	}	
}
     fda:	b003      	add	sp, #12
     fdc:	bdf0      	pop	{r4, r5, r6, r7, pc}
		CRITICAL_SECTION_ENTER()
     fde:	a801      	add	r0, sp, #4
     fe0:	4b0b      	ldr	r3, [pc, #44]	; (1010 <mdmCtrlr_ReadResponseFromModem+0x48>)
     fe2:	4798      	blx	r3
		while (readCnt < length)
     fe4:	b166      	cbz	r6, 1000 <mdmCtrlr_ReadResponseFromModem+0x38>
     fe6:	462c      	mov	r4, r5
     fe8:	3e01      	subs	r6, #1
     fea:	b2b6      	uxth	r6, r6
     fec:	3601      	adds	r6, #1
     fee:	4435      	add	r5, r6
			ringbuffer_get(&RxRingBuffer, &buf[readCnt++]);
     ff0:	4f05      	ldr	r7, [pc, #20]	; (1008 <mdmCtrlr_ReadResponseFromModem+0x40>)
     ff2:	4e08      	ldr	r6, [pc, #32]	; (1014 <mdmCtrlr_ReadResponseFromModem+0x4c>)
     ff4:	4621      	mov	r1, r4
     ff6:	4638      	mov	r0, r7
     ff8:	47b0      	blx	r6
     ffa:	3401      	adds	r4, #1
		while (readCnt < length)
     ffc:	42ac      	cmp	r4, r5
     ffe:	d1f9      	bne.n	ff4 <mdmCtrlr_ReadResponseFromModem+0x2c>
		CRITICAL_SECTION_LEAVE()
    1000:	a801      	add	r0, sp, #4
    1002:	4b05      	ldr	r3, [pc, #20]	; (1018 <mdmCtrlr_ReadResponseFromModem+0x50>)
    1004:	4798      	blx	r3
    1006:	e7e8      	b.n	fda <mdmCtrlr_ReadResponseFromModem+0x12>
    1008:	20003c98 	.word	0x20003c98
    100c:	000025f9 	.word	0x000025f9
    1010:	000021f5 	.word	0x000021f5
    1014:	00002575 	.word	0x00002575
    1018:	00002203 	.word	0x00002203

0000101c <mdmCtrlr_FlushRxBuffer>:
**
** Description:        Flushes the Rx Ring Buffer
**
**===========================================================================*/
void mdmCtrlr_FlushRxBuffer(void)
{
    101c:	b508      	push	{r3, lr}
	ringbuffer_flush(&RxRingBuffer);
    101e:	4802      	ldr	r0, [pc, #8]	; (1028 <mdmCtrlr_FlushRxBuffer+0xc>)
    1020:	4b02      	ldr	r3, [pc, #8]	; (102c <mdmCtrlr_FlushRxBuffer+0x10>)
    1022:	4798      	blx	r3
    1024:	bd08      	pop	{r3, pc}
    1026:	bf00      	nop
    1028:	20003c98 	.word	0x20003c98
    102c:	0000261d 	.word	0x0000261d

00001030 <ModemDiagTask>:
*
* DESCRIPTION: Gets the current Modem Power State.
*
********************************************************************************/
void ModemDiagTask( void *ModemTaskParam)
{
    1030:	b5f0      	push	{r4, r5, r6, r7, lr}
    1032:	b083      	sub	sp, #12
* DESCRIPTION: Gets the current Modem Power State.
*
********************************************************************************/
static void ModemDiagInit(void)
{
    ModemDiagState = MODEM_DIAG_TEST_AT;
    1034:	2300      	movs	r3, #0
    1036:	4a6c      	ldr	r2, [pc, #432]	; (11e8 <ModemDiagTask+0x1b8>)
    1038:	7013      	strb	r3, [r2, #0]
	bModemDiagDataBaseUpdated = false;
    103a:	4a6c      	ldr	r2, [pc, #432]	; (11ec <ModemDiagTask+0x1bc>)
    103c:	4611      	mov	r1, r2
    103e:	f801 3b04 	strb.w	r3, [r1], #4
	
    memset(atResponseData,0,sizeof(atResponseData));
    1042:	8093      	strh	r3, [r2, #4]
    1044:	708b      	strb	r3, [r1, #2]
    memset(atCgsnResponseData,0,sizeof(atCgsnResponseData));
    1046:	6093      	str	r3, [r2, #8]
    1048:	60d3      	str	r3, [r2, #12]
    104a:	6113      	str	r3, [r2, #16]
    104c:	6153      	str	r3, [r2, #20]
    memset(atKgsnResponseData,0,sizeof(atKgsnResponseData));
    104e:	6193      	str	r3, [r2, #24]
    1050:	61d3      	str	r3, [r2, #28]
    1052:	6213      	str	r3, [r2, #32]
    1054:	f8c2 3023 	str.w	r3, [r2, #35]	; 0x23
    memset(atCarrierResponseData,0,sizeof(atCarrierResponseData));
    1058:	6293      	str	r3, [r2, #40]	; 0x28
        if(getModemPowerStatus() == MDM_PWR_OPERATIONAL_READY_FOR_AT_CMDS)
    105a:	4c65      	ldr	r4, [pc, #404]	; (11f0 <ModemDiagTask+0x1c0>)
    const TickType_t powerUpDelayMs = pdMS_TO_TICKS(7000UL);
    BaseType_t TxQueuePushStatus;
    AtTxMsgType TxMsgQueueData;
    CmdResponseType cmdResponse;

    if (uxQueueMessagesWaiting(AtTransmitQueue) == 0)
    105c:	4e65      	ldr	r6, [pc, #404]	; (11f4 <ModemDiagTask+0x1c4>)
                        ModemDiagState = 100;
                    }
                    else
                    {
                        DEBUG_PRINT("Failed to sent the Diag data to Tx Task");
                        vTaskDelay(DiagDelayMs);
    105e:	4d66      	ldr	r5, [pc, #408]	; (11f8 <ModemDiagTask+0x1c8>)
    1060:	e0a3      	b.n	11aa <ModemDiagTask+0x17a>
                    TxMsgQueueData.taskID = MODEM_DIAG_TASK;
    1062:	2304      	movs	r3, #4
    1064:	f88d 3000 	strb.w	r3, [sp]
                    TxMsgQueueData.atCmd = CMD_AT;
    1068:	2301      	movs	r3, #1
    106a:	f88d 3001 	strb.w	r3, [sp, #1]
                    TxMsgQueueData.pData = NULL;
    106e:	2300      	movs	r3, #0
    1070:	9301      	str	r3, [sp, #4]
                    TxQueuePushStatus = xQueueSendToBack(AtTransmitQueue, &TxMsgQueueData, QueuePushDelayMs);
    1072:	2264      	movs	r2, #100	; 0x64
    1074:	4669      	mov	r1, sp
    1076:	6830      	ldr	r0, [r6, #0]
    1078:	4f60      	ldr	r7, [pc, #384]	; (11fc <ModemDiagTask+0x1cc>)
    107a:	47b8      	blx	r7
                    if(TxQueuePushStatus == pdPASS)
    107c:	2801      	cmp	r0, #1
    107e:	d006      	beq.n	108e <ModemDiagTask+0x5e>
                        DEBUG_PRINT("Failed to sent the Diag data to Tx Task");
    1080:	485f      	ldr	r0, [pc, #380]	; (1200 <ModemDiagTask+0x1d0>)
    1082:	4b60      	ldr	r3, [pc, #384]	; (1204 <ModemDiagTask+0x1d4>)
    1084:	4798      	blx	r3
                        vTaskDelay(DiagDelayMs);
    1086:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
    108a:	47a8      	blx	r5
    108c:	e088      	b.n	11a0 <ModemDiagTask+0x170>
                        DEBUG_PRINT("Sent the Diag data to Tx Task");
    108e:	485e      	ldr	r0, [pc, #376]	; (1208 <ModemDiagTask+0x1d8>)
    1090:	4b5c      	ldr	r3, [pc, #368]	; (1204 <ModemDiagTask+0x1d4>)
    1092:	4798      	blx	r3
                        xSemaphoreGive(AtTxQueueLoadSemaphore);
    1094:	2300      	movs	r3, #0
    1096:	461a      	mov	r2, r3
    1098:	4619      	mov	r1, r3
    109a:	485c      	ldr	r0, [pc, #368]	; (120c <ModemDiagTask+0x1dc>)
    109c:	6800      	ldr	r0, [r0, #0]
    109e:	47b8      	blx	r7
                        vTaskDelay(DiagDelayMs);
    10a0:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
    10a4:	47a8      	blx	r5
                        ModemDiagState = MODEM_DIAG_GET_IMEI;
    10a6:	2201      	movs	r2, #1
    10a8:	4b4f      	ldr	r3, [pc, #316]	; (11e8 <ModemDiagTask+0x1b8>)
    10aa:	701a      	strb	r2, [r3, #0]
    10ac:	e078      	b.n	11a0 <ModemDiagTask+0x170>
                    TxMsgQueueData.taskID = MODEM_DIAG_TASK;
    10ae:	2304      	movs	r3, #4
    10b0:	f88d 3000 	strb.w	r3, [sp]
                    TxMsgQueueData.atCmd = CMD_AT_CGSN;
    10b4:	2302      	movs	r3, #2
    10b6:	f88d 3001 	strb.w	r3, [sp, #1]
                    TxMsgQueueData.pData = NULL;
    10ba:	2300      	movs	r3, #0
    10bc:	9301      	str	r3, [sp, #4]
                    TxQueuePushStatus = xQueueSendToBack(AtTransmitQueue, &TxMsgQueueData, QueuePushDelayMs);
    10be:	2264      	movs	r2, #100	; 0x64
    10c0:	4669      	mov	r1, sp
    10c2:	6830      	ldr	r0, [r6, #0]
    10c4:	4f4d      	ldr	r7, [pc, #308]	; (11fc <ModemDiagTask+0x1cc>)
    10c6:	47b8      	blx	r7
                    if(TxQueuePushStatus == pdPASS)
    10c8:	2801      	cmp	r0, #1
    10ca:	d006      	beq.n	10da <ModemDiagTask+0xaa>
                        DEBUG_PRINT("Failed to sent the Diag data to Tx Task");
    10cc:	484c      	ldr	r0, [pc, #304]	; (1200 <ModemDiagTask+0x1d0>)
    10ce:	4b4d      	ldr	r3, [pc, #308]	; (1204 <ModemDiagTask+0x1d4>)
    10d0:	4798      	blx	r3
                        vTaskDelay(DiagDelayMs);
    10d2:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
    10d6:	47a8      	blx	r5
    10d8:	e062      	b.n	11a0 <ModemDiagTask+0x170>
                        DEBUG_PRINT("Sent the Diag data to Tx Task");
    10da:	484b      	ldr	r0, [pc, #300]	; (1208 <ModemDiagTask+0x1d8>)
    10dc:	4b49      	ldr	r3, [pc, #292]	; (1204 <ModemDiagTask+0x1d4>)
    10de:	4798      	blx	r3
                        xSemaphoreGive(AtTxQueueLoadSemaphore);
    10e0:	2300      	movs	r3, #0
    10e2:	461a      	mov	r2, r3
    10e4:	4619      	mov	r1, r3
    10e6:	4849      	ldr	r0, [pc, #292]	; (120c <ModemDiagTask+0x1dc>)
    10e8:	6800      	ldr	r0, [r0, #0]
    10ea:	47b8      	blx	r7
                        vTaskDelay(DiagDelayMs);
    10ec:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
    10f0:	47a8      	blx	r5
                        ModemDiagState = MODEM_DIAG_GET_SERIAL;
    10f2:	2202      	movs	r2, #2
    10f4:	4b3c      	ldr	r3, [pc, #240]	; (11e8 <ModemDiagTask+0x1b8>)
    10f6:	701a      	strb	r2, [r3, #0]
    10f8:	e052      	b.n	11a0 <ModemDiagTask+0x170>
                    TxMsgQueueData.taskID = MODEM_DIAG_TASK;
    10fa:	2304      	movs	r3, #4
    10fc:	f88d 3000 	strb.w	r3, [sp]
                    TxMsgQueueData.atCmd = CMD_AT_KGSN;
    1100:	2307      	movs	r3, #7
    1102:	f88d 3001 	strb.w	r3, [sp, #1]
                    TxMsgQueueData.pData = NULL;
    1106:	2300      	movs	r3, #0
    1108:	9301      	str	r3, [sp, #4]
                    TxQueuePushStatus = xQueueSendToBack(AtTransmitQueue, &TxMsgQueueData, QueuePushDelayMs);
    110a:	2264      	movs	r2, #100	; 0x64
    110c:	4669      	mov	r1, sp
    110e:	6830      	ldr	r0, [r6, #0]
    1110:	4f3a      	ldr	r7, [pc, #232]	; (11fc <ModemDiagTask+0x1cc>)
    1112:	47b8      	blx	r7
                    if(TxQueuePushStatus == pdPASS)
    1114:	2801      	cmp	r0, #1
    1116:	d006      	beq.n	1126 <ModemDiagTask+0xf6>
                        DEBUG_PRINT("Failed to sent the Diag data to Tx Task");
    1118:	4839      	ldr	r0, [pc, #228]	; (1200 <ModemDiagTask+0x1d0>)
    111a:	4b3a      	ldr	r3, [pc, #232]	; (1204 <ModemDiagTask+0x1d4>)
    111c:	4798      	blx	r3
                        vTaskDelay(DiagDelayMs);
    111e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
    1122:	47a8      	blx	r5
    1124:	e03c      	b.n	11a0 <ModemDiagTask+0x170>
                        DEBUG_PRINT("Sent the Diag data to Tx Task");
    1126:	4838      	ldr	r0, [pc, #224]	; (1208 <ModemDiagTask+0x1d8>)
    1128:	4b36      	ldr	r3, [pc, #216]	; (1204 <ModemDiagTask+0x1d4>)
    112a:	4798      	blx	r3
                        xSemaphoreGive(AtTxQueueLoadSemaphore);
    112c:	2300      	movs	r3, #0
    112e:	461a      	mov	r2, r3
    1130:	4619      	mov	r1, r3
    1132:	4836      	ldr	r0, [pc, #216]	; (120c <ModemDiagTask+0x1dc>)
    1134:	6800      	ldr	r0, [r0, #0]
    1136:	47b8      	blx	r7
                        vTaskDelay(DiagDelayMs);
    1138:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
    113c:	47a8      	blx	r5
                        ModemDiagState = MODEM_DIAG_MAX_STATE;
    113e:	2204      	movs	r2, #4
    1140:	4b29      	ldr	r3, [pc, #164]	; (11e8 <ModemDiagTask+0x1b8>)
    1142:	701a      	strb	r2, [r3, #0]
    1144:	e02c      	b.n	11a0 <ModemDiagTask+0x170>
                    TxMsgQueueData.taskID = MODEM_DIAG_TASK;
    1146:	2304      	movs	r3, #4
    1148:	f88d 3000 	strb.w	r3, [sp]
                    TxMsgQueueData.atCmd = CMD_AT_WCARRIER;
    114c:	2303      	movs	r3, #3
    114e:	f88d 3001 	strb.w	r3, [sp, #1]
                    TxMsgQueueData.pData = NULL;
    1152:	2300      	movs	r3, #0
    1154:	9301      	str	r3, [sp, #4]
                    TxQueuePushStatus = xQueueSendToBack(AtTransmitQueue, &TxMsgQueueData, QueuePushDelayMs);
    1156:	2264      	movs	r2, #100	; 0x64
    1158:	4669      	mov	r1, sp
    115a:	6830      	ldr	r0, [r6, #0]
    115c:	4f27      	ldr	r7, [pc, #156]	; (11fc <ModemDiagTask+0x1cc>)
    115e:	47b8      	blx	r7
                    if(TxQueuePushStatus == pdPASS)
    1160:	2801      	cmp	r0, #1
    1162:	d006      	beq.n	1172 <ModemDiagTask+0x142>
                        DEBUG_PRINT("Failed to sent the Diag data to Tx Task");
    1164:	4826      	ldr	r0, [pc, #152]	; (1200 <ModemDiagTask+0x1d0>)
    1166:	4b27      	ldr	r3, [pc, #156]	; (1204 <ModemDiagTask+0x1d4>)
    1168:	4798      	blx	r3
                        vTaskDelay(DiagDelayMs);
    116a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
    116e:	47a8      	blx	r5
    1170:	e016      	b.n	11a0 <ModemDiagTask+0x170>
                        DEBUG_PRINT("Sent the Diag data to Tx Task");
    1172:	4825      	ldr	r0, [pc, #148]	; (1208 <ModemDiagTask+0x1d8>)
    1174:	4b23      	ldr	r3, [pc, #140]	; (1204 <ModemDiagTask+0x1d4>)
    1176:	4798      	blx	r3
                        xSemaphoreGive(AtTxQueueLoadSemaphore);
    1178:	2300      	movs	r3, #0
    117a:	461a      	mov	r2, r3
    117c:	4619      	mov	r1, r3
    117e:	4823      	ldr	r0, [pc, #140]	; (120c <ModemDiagTask+0x1dc>)
    1180:	6800      	ldr	r0, [r0, #0]
    1182:	47b8      	blx	r7
                        vTaskDelay(DiagDelayMs);
    1184:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
    1188:	47a8      	blx	r5
                        ModemDiagState = 100;
    118a:	2264      	movs	r2, #100	; 0x64
    118c:	4b16      	ldr	r3, [pc, #88]	; (11e8 <ModemDiagTask+0x1b8>)
    118e:	701a      	strb	r2, [r3, #0]
    1190:	e006      	b.n	11a0 <ModemDiagTask+0x170>
                }
                break;

                default:
                {
                	xSemaphoreGive(AtTxQueueLoadSemaphore);
    1192:	2300      	movs	r3, #0
    1194:	461a      	mov	r2, r3
    1196:	4619      	mov	r1, r3
    1198:	481c      	ldr	r0, [pc, #112]	; (120c <ModemDiagTask+0x1dc>)
    119a:	6800      	ldr	r0, [r0, #0]
    119c:	4f17      	ldr	r7, [pc, #92]	; (11fc <ModemDiagTask+0x1cc>)
    119e:	47b8      	blx	r7
            kickWatchDog();
    11a0:	4b1b      	ldr	r3, [pc, #108]	; (1210 <ModemDiagTask+0x1e0>)
    11a2:	4798      	blx	r3
            vTaskDelay(xDelayMs);
    11a4:	f44f 7016 	mov.w	r0, #600	; 0x258
    11a8:	47a8      	blx	r5
        if(getModemPowerStatus() == MDM_PWR_OPERATIONAL_READY_FOR_AT_CMDS)
    11aa:	47a0      	blx	r4
    11ac:	2804      	cmp	r0, #4
    11ae:	d1fc      	bne.n	11aa <ModemDiagTask+0x17a>
    if (uxQueueMessagesWaiting(AtTransmitQueue) == 0)
    11b0:	6830      	ldr	r0, [r6, #0]
    11b2:	4b18      	ldr	r3, [pc, #96]	; (1214 <ModemDiagTask+0x1e4>)
    11b4:	4798      	blx	r3
    11b6:	2800      	cmp	r0, #0
    11b8:	d1f2      	bne.n	11a0 <ModemDiagTask+0x170>
        if(pdPASS == xSemaphoreTake(AtTxQueueLoadSemaphore, 0))
    11ba:	2100      	movs	r1, #0
    11bc:	4b13      	ldr	r3, [pc, #76]	; (120c <ModemDiagTask+0x1dc>)
    11be:	6818      	ldr	r0, [r3, #0]
    11c0:	4b15      	ldr	r3, [pc, #84]	; (1218 <ModemDiagTask+0x1e8>)
    11c2:	4798      	blx	r3
    11c4:	2801      	cmp	r0, #1
    11c6:	d1eb      	bne.n	11a0 <ModemDiagTask+0x170>
            switch(ModemDiagState)
    11c8:	4b07      	ldr	r3, [pc, #28]	; (11e8 <ModemDiagTask+0x1b8>)
    11ca:	781b      	ldrb	r3, [r3, #0]
    11cc:	2b03      	cmp	r3, #3
    11ce:	d8e0      	bhi.n	1192 <ModemDiagTask+0x162>
    11d0:	a201      	add	r2, pc, #4	; (adr r2, 11d8 <ModemDiagTask+0x1a8>)
    11d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    11d6:	bf00      	nop
    11d8:	00001063 	.word	0x00001063
    11dc:	000010af 	.word	0x000010af
    11e0:	000010fb 	.word	0x000010fb
    11e4:	00001147 	.word	0x00001147
    11e8:	20003ca8 	.word	0x20003ca8
    11ec:	20000200 	.word	0x20000200
    11f0:	000012e1 	.word	0x000012e1
    11f4:	20003484 	.word	0x20003484
    11f8:	000051ed 	.word	0x000051ed
    11fc:	000044b1 	.word	0x000044b1
    1200:	000070c8 	.word	0x000070c8
    1204:	000017c1 	.word	0x000017c1
    1208:	000070a8 	.word	0x000070a8
    120c:	2000348c 	.word	0x2000348c
    1210:	000018f9 	.word	0x000018f9
    1214:	00004b29 	.word	0x00004b29
    1218:	00004949 	.word	0x00004949

0000121c <ModemDiagUpdateDataBase>:
{
    121c:	b570      	push	{r4, r5, r6, lr}
    121e:	4604      	mov	r4, r0
    switch(cmd)
    1220:	780b      	ldrb	r3, [r1, #0]
    1222:	3b01      	subs	r3, #1
    1224:	2b06      	cmp	r3, #6
    1226:	d827      	bhi.n	1278 <ModemDiagUpdateDataBase+0x5c>
    1228:	e8df f003 	tbb	[pc, r3]
    122c:	26253326 	.word	0x26253326
    1230:	2626      	.short	0x2626
    1232:	04          	.byte	0x04
    1233:	00          	.byte	0x00
			while(parseCnt <= (cmdResponse->length - startIndex))
    1234:	884b      	ldrh	r3, [r1, #2]
    1236:	2b07      	cmp	r3, #7
    1238:	d40d      	bmi.n	1256 <ModemDiagUpdateDataBase+0x3a>
    123a:	2200      	movs	r2, #0
    123c:	4613      	mov	r3, r2
				atKgsnResponseData[parseCnt] = buffer[startIndex + parseCnt];
    123e:	4d1f      	ldr	r5, [pc, #124]	; (12bc <ModemDiagUpdateDataBase+0xa0>)
    1240:	18a0      	adds	r0, r4, r2
    1242:	79c0      	ldrb	r0, [r0, #7]
    1244:	442a      	add	r2, r5
    1246:	7610      	strb	r0, [r2, #24]
				parseCnt++;
    1248:	3301      	adds	r3, #1
    124a:	b2db      	uxtb	r3, r3
			while(parseCnt <= (cmdResponse->length - startIndex))
    124c:	461a      	mov	r2, r3
    124e:	8848      	ldrh	r0, [r1, #2]
    1250:	3807      	subs	r0, #7
    1252:	4283      	cmp	r3, r0
    1254:	ddf4      	ble.n	1240 <ModemDiagUpdateDataBase+0x24>
			bModemDiagDataBaseUpdated = true;
    1256:	4d19      	ldr	r5, [pc, #100]	; (12bc <ModemDiagUpdateDataBase+0xa0>)
    1258:	2601      	movs	r6, #1
    125a:	462c      	mov	r4, r5
    125c:	f804 6b18 	strb.w	r6, [r4], #24
			DEBUG_PRINT("Retrieved the Modem serial Number");
    1260:	4817      	ldr	r0, [pc, #92]	; (12c0 <ModemDiagUpdateDataBase+0xa4>)
    1262:	4b18      	ldr	r3, [pc, #96]	; (12c4 <ModemDiagUpdateDataBase+0xa8>)
    1264:	4798      	blx	r3
			SerialDebugPrint(atKgsnResponseData,sizeof(atKgsnResponseData));
    1266:	210f      	movs	r1, #15
    1268:	4620      	mov	r0, r4
    126a:	4c17      	ldr	r4, [pc, #92]	; (12c8 <ModemDiagUpdateDataBase+0xac>)
    126c:	47a0      	blx	r4
			SerialDebugPrint("\r\n",2);
    126e:	2102      	movs	r1, #2
    1270:	4816      	ldr	r0, [pc, #88]	; (12cc <ModemDiagUpdateDataBase+0xb0>)
    1272:	47a0      	blx	r4
			bModemDiagDataBaseUpdated = true;
    1274:	702e      	strb	r6, [r5, #0]
    1276:	bd70      	pop	{r4, r5, r6, pc}
        	memcpy(atResponseData,buffer,sizeof(atResponseData));
    1278:	4b10      	ldr	r3, [pc, #64]	; (12bc <ModemDiagUpdateDataBase+0xa0>)
    127a:	1d18      	adds	r0, r3, #4
    127c:	8821      	ldrh	r1, [r4, #0]
    127e:	78a2      	ldrb	r2, [r4, #2]
    1280:	8099      	strh	r1, [r3, #4]
    1282:	7082      	strb	r2, [r0, #2]
        	SerialDebugPrint(atResponseData,sizeof(atResponseData));
    1284:	2103      	movs	r1, #3
    1286:	4c10      	ldr	r4, [pc, #64]	; (12c8 <ModemDiagUpdateDataBase+0xac>)
    1288:	47a0      	blx	r4
			SerialDebugPrint("\r\n",2);
    128a:	2102      	movs	r1, #2
    128c:	480f      	ldr	r0, [pc, #60]	; (12cc <ModemDiagUpdateDataBase+0xb0>)
    128e:	47a0      	blx	r4
        break;
    1290:	bd70      	pop	{r4, r5, r6, pc}
        	memcpy(atCgsnResponseData,buffer,sizeof(atCgsnResponseData));
    1292:	4e0a      	ldr	r6, [pc, #40]	; (12bc <ModemDiagUpdateDataBase+0xa0>)
    1294:	f106 0508 	add.w	r5, r6, #8
    1298:	6800      	ldr	r0, [r0, #0]
    129a:	6861      	ldr	r1, [r4, #4]
    129c:	68a2      	ldr	r2, [r4, #8]
    129e:	68e3      	ldr	r3, [r4, #12]
    12a0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
        	DEBUG_PRINT("Retrieved the Modem IMEI Number");
    12a2:	480b      	ldr	r0, [pc, #44]	; (12d0 <ModemDiagUpdateDataBase+0xb4>)
    12a4:	4b07      	ldr	r3, [pc, #28]	; (12c4 <ModemDiagUpdateDataBase+0xa8>)
    12a6:	4798      	blx	r3
        	SerialDebugPrint(atCgsnResponseData,sizeof(atCgsnResponseData));
    12a8:	2110      	movs	r1, #16
    12aa:	f106 0008 	add.w	r0, r6, #8
    12ae:	4c06      	ldr	r4, [pc, #24]	; (12c8 <ModemDiagUpdateDataBase+0xac>)
    12b0:	47a0      	blx	r4
			SerialDebugPrint("\r\n",2);
    12b2:	2102      	movs	r1, #2
    12b4:	4805      	ldr	r0, [pc, #20]	; (12cc <ModemDiagUpdateDataBase+0xb0>)
    12b6:	47a0      	blx	r4
        break;
    12b8:	bd70      	pop	{r4, r5, r6, pc}
    12ba:	bf00      	nop
    12bc:	20000200 	.word	0x20000200
    12c0:	00007110 	.word	0x00007110
    12c4:	000017c1 	.word	0x000017c1
    12c8:	0000177d 	.word	0x0000177d
    12cc:	000073fc 	.word	0x000073fc
    12d0:	000070f0 	.word	0x000070f0

000012d4 <isModemDiagDataBaseUpdated>:
*
********************************************************************************/
bool isModemDiagDataBaseUpdated(void)
{
	return bModemDiagDataBaseUpdated;
}
    12d4:	4b01      	ldr	r3, [pc, #4]	; (12dc <isModemDiagDataBaseUpdated+0x8>)
    12d6:	7818      	ldrb	r0, [r3, #0]
    12d8:	4770      	bx	lr
    12da:	bf00      	nop
    12dc:	20000200 	.word	0x20000200

000012e0 <getModemPowerStatus>:
*
********************************************************************************/
MODEM_POWER_STATES_T getModemPowerStatus(void)
{
    return ModemPwrState;
}
    12e0:	4b01      	ldr	r3, [pc, #4]	; (12e8 <getModemPowerStatus+0x8>)
    12e2:	7818      	ldrb	r0, [r3, #0]
    12e4:	4770      	bx	lr
    12e6:	bf00      	nop
    12e8:	2000022c 	.word	0x2000022c

000012ec <modemPowerStateInit>:
* DESCRIPTION: Initializes the Modem Power State Machines
*
********************************************************************************/
void modemPowerStateInit(void)
{
    ModemPwrState = MDM_PWR_SHUTDOWN;
    12ec:	4b03      	ldr	r3, [pc, #12]	; (12fc <modemPowerStateInit+0x10>)
    12ee:	2200      	movs	r2, #0
    12f0:	701a      	strb	r2, [r3, #0]
    ModemPwrOnSubState = MDM_PWR_ALL_SIG_INIT;
    12f2:	705a      	strb	r2, [r3, #1]
    ModemResetSubState = MDM_PWR_RESET_DEASSERT;
    12f4:	2201      	movs	r2, #1
    12f6:	709a      	strb	r2, [r3, #2]
    ModemForcedOffSubState = MDM_PWR_FORCED_OFF_CMPLTD;
    12f8:	70da      	strb	r2, [r3, #3]
    12fa:	4770      	bx	lr
    12fc:	2000022c 	.word	0x2000022c

00001300 <modemPowerSchedule>:
*
* DESCRIPTION: Modem Power - Main State Machine Function
*
********************************************************************************/
void modemPowerSchedule(void)
{
    1300:	b538      	push	{r3, r4, r5, lr}
    const TickType_t ModemSigInitDelay = pdMS_TO_TICKS(500UL);
    const TickType_t ModemOnBurstDelay = pdMS_TO_TICKS(50UL);
    const TickType_t ModemOnWaitDelay = pdMS_TO_TICKS(3000UL);
    const TickType_t ModemResetWaitDelay = pdMS_TO_TICKS(25UL);

    switch(ModemPwrState)
    1302:	4b5d      	ldr	r3, [pc, #372]	; (1478 <modemPowerSchedule+0x178>)
    1304:	781b      	ldrb	r3, [r3, #0]
    1306:	2b06      	cmp	r3, #6
    1308:	f000 8089 	beq.w	141e <modemPowerSchedule+0x11e>
    130c:	2b07      	cmp	r3, #7
    130e:	d054      	beq.n	13ba <modemPowerSchedule+0xba>
    1310:	b103      	cbz	r3, 1314 <modemPowerSchedule+0x14>
    1312:	bd38      	pop	{r3, r4, r5, pc}
        case MDM_PWR_SHUTDOWN:
        {
            /* Turn on the HL7588 modem by providing an active low 
             * signal at POWER_ON_N pin of modem.
             */
            switch(ModemPwrOnSubState)
    1314:	4b58      	ldr	r3, [pc, #352]	; (1478 <modemPowerSchedule+0x178>)
    1316:	785b      	ldrb	r3, [r3, #1]
    1318:	2b03      	cmp	r3, #3
    131a:	d8fa      	bhi.n	1312 <modemPowerSchedule+0x12>
    131c:	e8df f003 	tbb	[pc, r3]
    1320:	49413502 	.word	0x49413502
	((Port *)hw)->Group[submodule_index].DIRTGL.reg = PORT_DIR_DIR(mask);
}

static inline void hri_port_set_DIR_reg(const void *const hw, uint8_t submodule_index, hri_port_dir_reg_t mask)
{
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    1324:	4b55      	ldr	r3, [pc, #340]	; (147c <modemPowerSchedule+0x17c>)
    1326:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    132a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

static inline void hri_port_write_WRCONFIG_reg(const void *const hw, uint8_t submodule_index,
                                               hri_port_wrconfig_reg_t data)
{
	PORT_CRITICAL_SECTION_ENTER();
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    132e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
    1332:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
    1336:	4c52      	ldr	r4, [pc, #328]	; (1480 <modemPowerSchedule+0x180>)
    1338:	f8c3 40a8 	str.w	r4, [r3, #168]	; 0xa8
static inline void hri_port_write_PINCFG_PMUXEN_bit(const void *const hw, uint8_t submodule_index, uint8_t index,
                                                    bool value)
{
	uint8_t tmp;
	PORT_CRITICAL_SECTION_ENTER();
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    133c:	f893 00d0 	ldrb.w	r0, [r3, #208]	; 0xd0
	tmp &= ~PORT_PINCFG_PMUXEN;
    1340:	f000 00fe 	and.w	r0, r0, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    1344:	f883 00d0 	strb.w	r0, [r3, #208]	; 0xd0
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    1348:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    134c:	f44f 2500 	mov.w	r5, #524288	; 0x80000
    1350:	609d      	str	r5, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    1352:	6299      	str	r1, [r3, #40]	; 0x28
    1354:	484b      	ldr	r0, [pc, #300]	; (1484 <modemPowerSchedule+0x184>)
    1356:	6298      	str	r0, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    1358:	f893 0053 	ldrb.w	r0, [r3, #83]	; 0x53
	tmp &= ~PORT_PINCFG_PMUXEN;
    135c:	f000 00fe 	and.w	r0, r0, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    1360:	f883 0053 	strb.w	r0, [r3, #83]	; 0x53
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    1364:	615d      	str	r5, [r3, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    1366:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    1368:	6299      	str	r1, [r3, #40]	; 0x28
    136a:	629c      	str	r4, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    136c:	f893 1050 	ldrb.w	r1, [r3, #80]	; 0x50
	tmp &= ~PORT_PINCFG_PMUXEN;
    1370:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    1374:	f883 1050 	strb.w	r1, [r3, #80]	; 0x50
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    1378:	615a      	str	r2, [r3, #20]

                    gpio_set_pin_direction(MODEM_DTR, GPIO_DIRECTION_OUT);
                    gpio_set_pin_function(MODEM_DTR, GPIO_PIN_FUNCTION_OFF);
                    gpio_set_pin_level(MODEM_DTR,false);

                    ModemPwrOnSubState = MDM_PWR_MDM_ON_SIG_LOW;
    137a:	2201      	movs	r2, #1
    137c:	4b3e      	ldr	r3, [pc, #248]	; (1478 <modemPowerSchedule+0x178>)
    137e:	705a      	strb	r2, [r3, #1]
                    vTaskDelay(ModemSigInitDelay);
    1380:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
    1384:	4b40      	ldr	r3, [pc, #256]	; (1488 <modemPowerSchedule+0x188>)
    1386:	4798      	blx	r3
                }
                break;
    1388:	bd38      	pop	{r3, r4, r5, pc}
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    138a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    138e:	4b3b      	ldr	r3, [pc, #236]	; (147c <modemPowerSchedule+0x17c>)
    1390:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

                case MDM_PWR_MDM_ON_SIG_LOW:
                {
                    /* Give a short 50 ms positive pulse on MODEM ON Pin */
                    gpio_set_pin_level(MODEM_ON,true);
                    ModemPwrOnSubState = MDM_PWR_MDM_ON_SIG_HIGH;
    1394:	2202      	movs	r2, #2
    1396:	4b38      	ldr	r3, [pc, #224]	; (1478 <modemPowerSchedule+0x178>)
    1398:	705a      	strb	r2, [r3, #1]
                    vTaskDelay(ModemOnBurstDelay);
    139a:	2032      	movs	r0, #50	; 0x32
    139c:	4b3a      	ldr	r3, [pc, #232]	; (1488 <modemPowerSchedule+0x188>)
    139e:	4798      	blx	r3
                }
                break;
    13a0:	bd38      	pop	{r3, r4, r5, pc}

                case MDM_PWR_MDM_ON_SIG_HIGH:
                {
                    /* Wait untill the modem is powered on */
                    ModemPwrOnSubState = MDM_PWR_ON_COMPLETED;
    13a2:	2203      	movs	r2, #3
    13a4:	4b34      	ldr	r3, [pc, #208]	; (1478 <modemPowerSchedule+0x178>)
    13a6:	705a      	strb	r2, [r3, #1]
                    vTaskDelay(ModemOnWaitDelay);
    13a8:	f640 30b8 	movw	r0, #3000	; 0xbb8
    13ac:	4b36      	ldr	r3, [pc, #216]	; (1488 <modemPowerSchedule+0x188>)
    13ae:	4798      	blx	r3
                }
                break;
    13b0:	bd38      	pop	{r3, r4, r5, pc}

                case MDM_PWR_ON_COMPLETED:
                {
                    //DEBUG_PRINT("Modem Powered On");
                    ModemPwrState = MDM_PWR_OPERATIONAL_READY_FOR_AT_CMDS;
    13b2:	2204      	movs	r2, #4
    13b4:	4b30      	ldr	r3, [pc, #192]	; (1478 <modemPowerSchedule+0x178>)
    13b6:	701a      	strb	r2, [r3, #0]
                }
                break;
    13b8:	bd38      	pop	{r3, r4, r5, pc}
        }
        break;
                
        case MDM_PWR_RESET_MODEM:
        {
            switch(ModemResetSubState)
    13ba:	4b2f      	ldr	r3, [pc, #188]	; (1478 <modemPowerSchedule+0x178>)
    13bc:	789b      	ldrb	r3, [r3, #2]
    13be:	b113      	cbz	r3, 13c6 <modemPowerSchedule+0xc6>
    13c0:	2b01      	cmp	r3, #1
    13c2:	d017      	beq.n	13f4 <modemPowerSchedule+0xf4>
    13c4:	bd38      	pop	{r3, r4, r5, pc}
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    13c6:	4b2d      	ldr	r3, [pc, #180]	; (147c <modemPowerSchedule+0x17c>)
    13c8:	f44f 2100 	mov.w	r1, #524288	; 0x80000
    13cc:	6099      	str	r1, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    13ce:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    13d2:	629a      	str	r2, [r3, #40]	; 0x28
    13d4:	4a2b      	ldr	r2, [pc, #172]	; (1484 <modemPowerSchedule+0x184>)
    13d6:	629a      	str	r2, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    13d8:	f893 2053 	ldrb.w	r2, [r3, #83]	; 0x53
	tmp &= ~PORT_PINCFG_PMUXEN;
    13dc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    13e0:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    13e4:	6199      	str	r1, [r3, #24]
                case MDM_PWR_RESET_ASSERT:
                {
                    gpio_set_pin_direction(MODEM_RESET, GPIO_DIRECTION_OUT);
                    gpio_set_pin_function(MODEM_RESET, GPIO_PIN_FUNCTION_OFF);
                    gpio_set_pin_level(MODEM_RESET,true);
                    ModemResetSubState = MDM_PWR_RESET_DEASSERT;
    13e6:	2201      	movs	r2, #1
    13e8:	4b23      	ldr	r3, [pc, #140]	; (1478 <modemPowerSchedule+0x178>)
    13ea:	709a      	strb	r2, [r3, #2]
                    vTaskDelay(ModemResetWaitDelay);
    13ec:	2019      	movs	r0, #25
    13ee:	4b26      	ldr	r3, [pc, #152]	; (1488 <modemPowerSchedule+0x188>)
    13f0:	4798      	blx	r3
                }
                break;
    13f2:	bd38      	pop	{r3, r4, r5, pc}
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    13f4:	4b21      	ldr	r3, [pc, #132]	; (147c <modemPowerSchedule+0x17c>)
    13f6:	f44f 2100 	mov.w	r1, #524288	; 0x80000
    13fa:	6099      	str	r1, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    13fc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    1400:	629a      	str	r2, [r3, #40]	; 0x28
    1402:	4a20      	ldr	r2, [pc, #128]	; (1484 <modemPowerSchedule+0x184>)
    1404:	629a      	str	r2, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    1406:	f893 2053 	ldrb.w	r2, [r3, #83]	; 0x53
	tmp &= ~PORT_PINCFG_PMUXEN;
    140a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    140e:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    1412:	6159      	str	r1, [r3, #20]
                    gpio_set_pin_direction(MODEM_RESET, GPIO_DIRECTION_OUT);
                    gpio_set_pin_function(MODEM_RESET, GPIO_PIN_FUNCTION_OFF);
                    gpio_set_pin_level(MODEM_RESET,false);

                    /* Power On the Modem after reset */
                    ModemPwrState = MDM_PWR_SHUTDOWN;
    1414:	4b18      	ldr	r3, [pc, #96]	; (1478 <modemPowerSchedule+0x178>)
    1416:	2200      	movs	r2, #0
    1418:	701a      	strb	r2, [r3, #0]
                    ModemPwrOnSubState = MDM_PWR_ALL_SIG_INIT;
    141a:	705a      	strb	r2, [r3, #1]
                }
                break;
    141c:	bd38      	pop	{r3, r4, r5, pc}
        }
        break;

        case MDM_PWR_FORCED_POWER_OFF:
        {
            switch(ModemForcedOffSubState)
    141e:	4b16      	ldr	r3, [pc, #88]	; (1478 <modemPowerSchedule+0x178>)
    1420:	78db      	ldrb	r3, [r3, #3]
    1422:	2b00      	cmp	r3, #0
    1424:	f47f af75 	bne.w	1312 <modemPowerSchedule+0x12>
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    1428:	4b14      	ldr	r3, [pc, #80]	; (147c <modemPowerSchedule+0x17c>)
    142a:	f44f 3180 	mov.w	r1, #65536	; 0x10000
    142e:	f8c3 1088 	str.w	r1, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    1432:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
    1436:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
    143a:	4a11      	ldr	r2, [pc, #68]	; (1480 <modemPowerSchedule+0x180>)
    143c:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    1440:	f893 20d0 	ldrb.w	r2, [r3, #208]	; 0xd0
	tmp &= ~PORT_PINCFG_PMUXEN;
    1444:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    1448:	f883 20d0 	strb.w	r2, [r3, #208]	; 0xd0
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    144c:	f8c3 1094 	str.w	r1, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    1450:	f44f 2100 	mov.w	r1, #524288	; 0x80000
    1454:	6099      	str	r1, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    1456:	6298      	str	r0, [r3, #40]	; 0x28
    1458:	4a0a      	ldr	r2, [pc, #40]	; (1484 <modemPowerSchedule+0x184>)
    145a:	629a      	str	r2, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    145c:	f893 2053 	ldrb.w	r2, [r3, #83]	; 0x53
	tmp &= ~PORT_PINCFG_PMUXEN;
    1460:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    1464:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    1468:	6199      	str	r1, [r3, #24]
                    gpio_set_pin_level(MODEM_ON,false);

                    gpio_set_pin_direction(MODEM_RESET, GPIO_DIRECTION_OUT);
                    gpio_set_pin_function(MODEM_RESET, GPIO_PIN_FUNCTION_OFF);
                    gpio_set_pin_level(MODEM_RESET,true);
                    ModemForcedOffSubState = MDM_PWR_FORCED_OFF_CMPLTD;
    146a:	2201      	movs	r2, #1
    146c:	4b02      	ldr	r3, [pc, #8]	; (1478 <modemPowerSchedule+0x178>)
    146e:	70da      	strb	r2, [r3, #3]
                    vTaskDelay(ModemResetWaitDelay);
    1470:	2019      	movs	r0, #25
    1472:	4b05      	ldr	r3, [pc, #20]	; (1488 <modemPowerSchedule+0x188>)
    1474:	4798      	blx	r3
        break;
        
        default:
        break;
    }
}
    1476:	e74c      	b.n	1312 <modemPowerSchedule+0x12>
    1478:	2000022c 	.word	0x2000022c
    147c:	41008000 	.word	0x41008000
    1480:	c0000001 	.word	0xc0000001
    1484:	c0000008 	.word	0xc0000008
    1488:	000051ed 	.word	0x000051ed

0000148c <ModemProcessTask>:
* DESCRIPTION: This function converts a given signed integer(16-bit or 32-bit)
*               into a string and returns the string.
*
********************************************************************************/
void ModemProcessTask( void *ModemTaskParam)
{
    148c:	b570      	push	{r4, r5, r6, lr}
    const TickType_t xDelayMs = pdMS_TO_TICKS(400UL);
    const TickType_t xDebugPrintDelayMs = pdMS_TO_TICKS(500UL);

    modemPowerStateInit();
    148e:	4b09      	ldr	r3, [pc, #36]	; (14b4 <ModemProcessTask+0x28>)
    1490:	4798      	blx	r3
    MdmConnect_HttpConnectionInit();
    1492:	4b09      	ldr	r3, [pc, #36]	; (14b8 <ModemProcessTask+0x2c>)
    1494:	4798      	blx	r3

    while(1)
    {
        modemPowerSchedule();
    1496:	4d09      	ldr	r5, [pc, #36]	; (14bc <ModemProcessTask+0x30>)

        if(getModemPowerStatus() == MDM_PWR_OPERATIONAL_READY_FOR_AT_CMDS)
    1498:	4c09      	ldr	r4, [pc, #36]	; (14c0 <ModemProcessTask+0x34>)
        {
            MdmConnect_HttpConnectionSchedule();
    149a:	4e0a      	ldr	r6, [pc, #40]	; (14c4 <ModemProcessTask+0x38>)
        modemPowerSchedule();
    149c:	47a8      	blx	r5
        if(getModemPowerStatus() == MDM_PWR_OPERATIONAL_READY_FOR_AT_CMDS)
    149e:	47a0      	blx	r4
    14a0:	2804      	cmp	r0, #4
    14a2:	d1fb      	bne.n	149c <ModemProcessTask+0x10>
            MdmConnect_HttpConnectionSchedule();
    14a4:	47b0      	blx	r6
			kickWatchDog();
    14a6:	4b08      	ldr	r3, [pc, #32]	; (14c8 <ModemProcessTask+0x3c>)
    14a8:	4798      	blx	r3
            vTaskDelay(xDelayMs);
    14aa:	f44f 70c8 	mov.w	r0, #400	; 0x190
    14ae:	4b07      	ldr	r3, [pc, #28]	; (14cc <ModemProcessTask+0x40>)
    14b0:	4798      	blx	r3
    14b2:	e7f3      	b.n	149c <ModemProcessTask+0x10>
    14b4:	000012ed 	.word	0x000012ed
    14b8:	000005b1 	.word	0x000005b1
    14bc:	00001301 	.word	0x00001301
    14c0:	000012e1 	.word	0x000012e1
    14c4:	00000ca9 	.word	0x00000ca9
    14c8:	000018f9 	.word	0x000018f9
    14cc:	000051ed 	.word	0x000051ed

000014d0 <modemResponseHandler>:
**
** Description:        Gets the parsed modem response
**
**===========================================================================*/
void modemResponseHandler(AT_CMD_TYPE cmd,uint8_t* response, uint16_t length)
{
    14d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    14d2:	4607      	mov	r7, r0
    14d4:	460c      	mov	r4, r1
    14d6:	4615      	mov	r5, r2
	BaseType_t CmdResponseQueuePushStatus;
	const TickType_t QueuePushDelayMs = pdMS_TO_TICKS(100UL);
    getModemCommandData(cmd,&cmdData);
    14d8:	492d      	ldr	r1, [pc, #180]	; (1590 <modemResponseHandler+0xc0>)
    14da:	4b2e      	ldr	r3, [pc, #184]	; (1594 <modemResponseHandler+0xc4>)
    14dc:	4798      	blx	r3

    if(response != NULL)
    14de:	2c00      	cmp	r4, #0
    14e0:	d052      	beq.n	1588 <modemResponseHandler+0xb8>
    {
        switch (cmdData.cmdSet)
    14e2:	4b2b      	ldr	r3, [pc, #172]	; (1590 <modemResponseHandler+0xc0>)
    14e4:	785b      	ldrb	r3, [r3, #1]
    14e6:	b113      	cbz	r3, 14ee <modemResponseHandler+0x1e>
    14e8:	2b01      	cmp	r3, #1
    14ea:	d016      	beq.n	151a <modemResponseHandler+0x4a>
    14ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        {
            case AT_CMD_SET_DIAGNOSTICS:
            {
            	cmdResponse.atCmd = cmd;
    14ee:	4e28      	ldr	r6, [pc, #160]	; (1590 <modemResponseHandler+0xc0>)
    14f0:	7537      	strb	r7, [r6, #20]
            	cmdResponse.length = length;
    14f2:	82f5      	strh	r5, [r6, #22]
            	memset(responseBuffer,0,700);
    14f4:	f106 071c 	add.w	r7, r6, #28
    14f8:	f44f 722f 	mov.w	r2, #700	; 0x2bc
    14fc:	2100      	movs	r1, #0
    14fe:	4638      	mov	r0, r7
    1500:	4b25      	ldr	r3, [pc, #148]	; (1598 <modemResponseHandler+0xc8>)
    1502:	4798      	blx	r3
            	memcpy(responseBuffer,response,length);
    1504:	462a      	mov	r2, r5
    1506:	4621      	mov	r1, r4
    1508:	4638      	mov	r0, r7
    150a:	4b24      	ldr	r3, [pc, #144]	; (159c <modemResponseHandler+0xcc>)
    150c:	4798      	blx	r3
            	ModemDiagUpdateDataBase(responseBuffer,&cmdResponse);
    150e:	f106 0114 	add.w	r1, r6, #20
    1512:	4638      	mov	r0, r7
    1514:	4b22      	ldr	r3, [pc, #136]	; (15a0 <modemResponseHandler+0xd0>)
    1516:	4798      	blx	r3
				cmd = CMD_AT_MAX;
            }
            break;
    1518:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

            case AT_CMD_SET_CONNECTION:
            {
                if( xSemaphoreTake( DebugPrintMutex,portMAX_DELAY) == pdTRUE )
    151a:	f04f 31ff 	mov.w	r1, #4294967295
    151e:	4b21      	ldr	r3, [pc, #132]	; (15a4 <modemResponseHandler+0xd4>)
    1520:	6818      	ldr	r0, [r3, #0]
    1522:	4b21      	ldr	r3, [pc, #132]	; (15a8 <modemResponseHandler+0xd8>)
    1524:	4798      	blx	r3
    1526:	2801      	cmp	r0, #1
    1528:	d01f      	beq.n	156a <modemResponseHandler+0x9a>
                {
                	DEBUG_PRINT("Received Connection response in handle");
                	xSemaphoreGive(DebugPrintMutex);
                }

                if (uxQueueMessagesWaiting(CmdResponseQueue) == 0)
    152a:	4b20      	ldr	r3, [pc, #128]	; (15ac <modemResponseHandler+0xdc>)
    152c:	6818      	ldr	r0, [r3, #0]
    152e:	4b20      	ldr	r3, [pc, #128]	; (15b0 <modemResponseHandler+0xe0>)
    1530:	4798      	blx	r3
    1532:	bb28      	cbnz	r0, 1580 <modemResponseHandler+0xb0>
                {
                	cmdResponse.atCmd = cmd;
    1534:	4e16      	ldr	r6, [pc, #88]	; (1590 <modemResponseHandler+0xc0>)
    1536:	7537      	strb	r7, [r6, #20]
                	cmdResponse.length = length;
    1538:	82f5      	strh	r5, [r6, #22]
                	cmdResponse.response = (uint8_t*)pvPortMalloc((length)*(sizeof(uint8_t)));
    153a:	4628      	mov	r0, r5
    153c:	4b1d      	ldr	r3, [pc, #116]	; (15b4 <modemResponseHandler+0xe4>)
    153e:	4798      	blx	r3
    1540:	61b0      	str	r0, [r6, #24]

                	if(cmdResponse.response != NULL)
    1542:	b320      	cbz	r0, 158e <modemResponseHandler+0xbe>
                	{
                		memcpy(cmdResponse.response,response,length);
    1544:	462a      	mov	r2, r5
    1546:	4621      	mov	r1, r4
    1548:	4b14      	ldr	r3, [pc, #80]	; (159c <modemResponseHandler+0xcc>)
    154a:	4798      	blx	r3
                		CmdResponseQueuePushStatus = xQueueSendToBack(CmdResponseQueue, &cmdResponse, QueuePushDelayMs);
    154c:	2300      	movs	r3, #0
    154e:	2264      	movs	r2, #100	; 0x64
    1550:	f106 0114 	add.w	r1, r6, #20
    1554:	4815      	ldr	r0, [pc, #84]	; (15ac <modemResponseHandler+0xdc>)
    1556:	6800      	ldr	r0, [r0, #0]
    1558:	4c17      	ldr	r4, [pc, #92]	; (15b8 <modemResponseHandler+0xe8>)
    155a:	47a0      	blx	r4

                		if(CmdResponseQueuePushStatus == pdPASS)
    155c:	2801      	cmp	r0, #1
                		{
                			DEBUG_PRINT("Successfully posted connection Response to Queue");
    155e:	bf0c      	ite	eq
    1560:	4816      	ldreq	r0, [pc, #88]	; (15bc <modemResponseHandler+0xec>)
                		}
                		else
                		{
                			DEBUG_PRINT("Failed to post the connection Response to Queue");
    1562:	4817      	ldrne	r0, [pc, #92]	; (15c0 <modemResponseHandler+0xf0>)
    1564:	4b17      	ldr	r3, [pc, #92]	; (15c4 <modemResponseHandler+0xf4>)
    1566:	4798      	blx	r3
    1568:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
                	DEBUG_PRINT("Received Connection response in handle");
    156a:	4817      	ldr	r0, [pc, #92]	; (15c8 <modemResponseHandler+0xf8>)
    156c:	4b15      	ldr	r3, [pc, #84]	; (15c4 <modemResponseHandler+0xf4>)
    156e:	4798      	blx	r3
                	xSemaphoreGive(DebugPrintMutex);
    1570:	2300      	movs	r3, #0
    1572:	461a      	mov	r2, r3
    1574:	4619      	mov	r1, r3
    1576:	480b      	ldr	r0, [pc, #44]	; (15a4 <modemResponseHandler+0xd4>)
    1578:	6800      	ldr	r0, [r0, #0]
    157a:	4e0f      	ldr	r6, [pc, #60]	; (15b8 <modemResponseHandler+0xe8>)
    157c:	47b0      	blx	r6
    157e:	e7d4      	b.n	152a <modemResponseHandler+0x5a>
                		}
                	}
                }
                else
                {
                	DEBUG_PRINT("Error : Command Response Queue is not empty");
    1580:	4812      	ldr	r0, [pc, #72]	; (15cc <modemResponseHandler+0xfc>)
    1582:	4b10      	ldr	r3, [pc, #64]	; (15c4 <modemResponseHandler+0xf4>)
    1584:	4798      	blx	r3
    1586:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
                break;
        }
    }
    else
    {
    	DEBUG_PRINT("ERROR: Received an empty response string in command response handler");
    1588:	4811      	ldr	r0, [pc, #68]	; (15d0 <modemResponseHandler+0x100>)
    158a:	4b0e      	ldr	r3, [pc, #56]	; (15c4 <modemResponseHandler+0xf4>)
    158c:	4798      	blx	r3
    158e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1590:	20000230 	.word	0x20000230
    1594:	00000361 	.word	0x00000361
    1598:	00005d3d 	.word	0x00005d3d
    159c:	00005cf3 	.word	0x00005cf3
    15a0:	0000121d 	.word	0x0000121d
    15a4:	20003488 	.word	0x20003488
    15a8:	00004949 	.word	0x00004949
    15ac:	20003460 	.word	0x20003460
    15b0:	00004b29 	.word	0x00004b29
    15b4:	000040b5 	.word	0x000040b5
    15b8:	000044b1 	.word	0x000044b1
    15bc:	0000715c 	.word	0x0000715c
    15c0:	00007190 	.word	0x00007190
    15c4:	000017c1 	.word	0x000017c1
    15c8:	00007134 	.word	0x00007134
    15cc:	000071c0 	.word	0x000071c0
    15d0:	000071ec 	.word	0x000071ec

000015d4 <ModemRxTask>:
#include "thirdparty/RTOS/freertos/FreeRTOSV10.0.0/Source/include/queue.h"
#include "thirdparty/RTOS/freertos/FreeRTOSV10.0.0/Source/include/projdefs.h"
#include "Apps/Tasks/ModemTask/include/ModemCmdParser.h"

void ModemRxTask( void *ModemTaskParam)
{
    15d4:	b570      	push	{r4, r5, r6, lr}
    15d6:	b086      	sub	sp, #24

	while(1)
	{
		/* Wait to receive a notification sent directly to this task from the
		interrupt handler. */
		xResult = xTaskNotifyWait(0,ULONG_MAX,&atCmd,portMAX_DELAY);
    15d8:	4c0f      	ldr	r4, [pc, #60]	; (1618 <ModemRxTask+0x44>)
		
		if(xResult == pdPASS)
		{
			getModemCommandData(atCmd, &cmdData);
    15da:	4e10      	ldr	r6, [pc, #64]	; (161c <ModemRxTask+0x48>)
			DEBUG_PRINT("Notification Received to Rx Task from ISR");
    15dc:	4d10      	ldr	r5, [pc, #64]	; (1620 <ModemRxTask+0x4c>)
    15de:	e001      	b.n	15e4 <ModemRxTask+0x10>
		{
			/* If this part of the function is reached then an interrupt did not
			arrive within the expected time, and (in a real application) it may
			be necessary to perform some error recovery operations. */
		}
		kickWatchDog();
    15e0:	4b10      	ldr	r3, [pc, #64]	; (1624 <ModemRxTask+0x50>)
    15e2:	4798      	blx	r3
		xResult = xTaskNotifyWait(0,ULONG_MAX,&atCmd,portMAX_DELAY);
    15e4:	f04f 33ff 	mov.w	r3, #4294967295
    15e8:	f10d 0217 	add.w	r2, sp, #23
    15ec:	4619      	mov	r1, r3
    15ee:	2000      	movs	r0, #0
    15f0:	47a0      	blx	r4
		if(xResult == pdPASS)
    15f2:	2801      	cmp	r0, #1
    15f4:	d1f4      	bne.n	15e0 <ModemRxTask+0xc>
			getModemCommandData(atCmd, &cmdData);
    15f6:	4669      	mov	r1, sp
    15f8:	f89d 0017 	ldrb.w	r0, [sp, #23]
    15fc:	47b0      	blx	r6
			DEBUG_PRINT("Notification Received to Rx Task from ISR");
    15fe:	4628      	mov	r0, r5
    1600:	4b09      	ldr	r3, [pc, #36]	; (1628 <ModemRxTask+0x54>)
    1602:	4798      	blx	r3
			if(false != mdmParser_solicitedCmdParser(cmdData.AtCmd))
    1604:	f89d 0000 	ldrb.w	r0, [sp]
    1608:	4b08      	ldr	r3, [pc, #32]	; (162c <ModemRxTask+0x58>)
    160a:	4798      	blx	r3
    160c:	2800      	cmp	r0, #0
    160e:	d1e7      	bne.n	15e0 <ModemRxTask+0xc>
				DEBUG_PRINT("ERROR: Command Parsing Failed");
    1610:	4807      	ldr	r0, [pc, #28]	; (1630 <ModemRxTask+0x5c>)
    1612:	4b05      	ldr	r3, [pc, #20]	; (1628 <ModemRxTask+0x54>)
    1614:	4798      	blx	r3
    1616:	e7e3      	b.n	15e0 <ModemRxTask+0xc>
    1618:	000056ed 	.word	0x000056ed
    161c:	00000361 	.word	0x00000361
    1620:	00007384 	.word	0x00007384
    1624:	000018f9 	.word	0x000018f9
    1628:	000017c1 	.word	0x000017c1
    162c:	0000045d 	.word	0x0000045d
    1630:	000073b0 	.word	0x000073b0

00001634 <ModemTxTask>:
*
* DESCRIPTION: Gets the current Modem Power State.
*
********************************************************************************/
void ModemTxTask( void *ModemTaskParam)
{
    1634:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	const TickType_t xDelayMs = pdMS_TO_TICKS(100UL);
	xSemaphoreGive(AtTxQueueLoadSemaphore);
    1636:	2300      	movs	r3, #0
    1638:	461a      	mov	r2, r3
    163a:	4619      	mov	r1, r3
    163c:	481f      	ldr	r0, [pc, #124]	; (16bc <ModemTxTask+0x88>)
    163e:	6800      	ldr	r0, [r0, #0]
    1640:	4c1f      	ldr	r4, [pc, #124]	; (16c0 <ModemTxTask+0x8c>)
    1642:	47a0      	blx	r4
	while(1)
	{
		if(getModemPowerStatus() == MDM_PWR_OPERATIONAL_READY_FOR_AT_CMDS)
    1644:	4c1f      	ldr	r4, [pc, #124]	; (16c4 <ModemTxTask+0x90>)
	
	if (uxQueueMessagesWaiting(AtTransmitQueue) != 0)
	{
		if(pdPASS == xSemaphoreTake(AtTxQueueLoadSemaphore, 0))
		{
			xResult = xQueueReceive( AtTransmitQueue, &AtTxQueueReceivedData, xMaxExpectedBlockTime);
    1646:	4d20      	ldr	r5, [pc, #128]	; (16c8 <ModemTxTask+0x94>)
** Description:        Transmits Data to Modem
**
**===========================================================================*/
static void ModemTx_SendCommandToModem(AT_CMD_TYPE atCmd)
{
	getModemCommandData(atCmd, &ModemCmdData);
    1648:	f105 0608 	add.w	r6, r5, #8
    164c:	e004      	b.n	1658 <ModemTxTask+0x24>
			kickWatchDog();
    164e:	4b1f      	ldr	r3, [pc, #124]	; (16cc <ModemTxTask+0x98>)
    1650:	4798      	blx	r3
			vTaskDelay(xDelayMs);
    1652:	2064      	movs	r0, #100	; 0x64
    1654:	4b1e      	ldr	r3, [pc, #120]	; (16d0 <ModemTxTask+0x9c>)
    1656:	4798      	blx	r3
		if(getModemPowerStatus() == MDM_PWR_OPERATIONAL_READY_FOR_AT_CMDS)
    1658:	47a0      	blx	r4
    165a:	2804      	cmp	r0, #4
    165c:	d1fc      	bne.n	1658 <ModemTxTask+0x24>
	if (uxQueueMessagesWaiting(AtTransmitQueue) != 0)
    165e:	4b1d      	ldr	r3, [pc, #116]	; (16d4 <ModemTxTask+0xa0>)
    1660:	6818      	ldr	r0, [r3, #0]
    1662:	4b1d      	ldr	r3, [pc, #116]	; (16d8 <ModemTxTask+0xa4>)
    1664:	4798      	blx	r3
    1666:	2800      	cmp	r0, #0
    1668:	d0f1      	beq.n	164e <ModemTxTask+0x1a>
		if(pdPASS == xSemaphoreTake(AtTxQueueLoadSemaphore, 0))
    166a:	2100      	movs	r1, #0
    166c:	4b13      	ldr	r3, [pc, #76]	; (16bc <ModemTxTask+0x88>)
    166e:	6818      	ldr	r0, [r3, #0]
    1670:	4b1a      	ldr	r3, [pc, #104]	; (16dc <ModemTxTask+0xa8>)
    1672:	4798      	blx	r3
    1674:	2801      	cmp	r0, #1
    1676:	d1ea      	bne.n	164e <ModemTxTask+0x1a>
			xResult = xQueueReceive( AtTransmitQueue, &AtTxQueueReceivedData, xMaxExpectedBlockTime);
    1678:	2264      	movs	r2, #100	; 0x64
    167a:	4629      	mov	r1, r5
    167c:	4b15      	ldr	r3, [pc, #84]	; (16d4 <ModemTxTask+0xa0>)
    167e:	6818      	ldr	r0, [r3, #0]
    1680:	4b17      	ldr	r3, [pc, #92]	; (16e0 <ModemTxTask+0xac>)
    1682:	4798      	blx	r3
			if(xResult == pdPASS)
    1684:	2801      	cmp	r0, #1
    1686:	d1e2      	bne.n	164e <ModemTxTask+0x1a>
				ModemTx_SendCommandToModem(AtTxQueueReceivedData.atCmd);
    1688:	786f      	ldrb	r7, [r5, #1]
	getModemCommandData(atCmd, &ModemCmdData);
    168a:	4631      	mov	r1, r6
    168c:	4638      	mov	r0, r7
    168e:	4b15      	ldr	r3, [pc, #84]	; (16e4 <ModemTxTask+0xb0>)
    1690:	4798      	blx	r3
	mdmCtrlr_FlushRxBuffer();
    1692:	4b15      	ldr	r3, [pc, #84]	; (16e8 <ModemTxTask+0xb4>)
    1694:	4798      	blx	r3
	mdmCtrlr_SendDataToModem(ModemCmdData.AtString,ModemCmdData.CmdLength);
    1696:	7c29      	ldrb	r1, [r5, #16]
    1698:	68e8      	ldr	r0, [r5, #12]
    169a:	4b14      	ldr	r3, [pc, #80]	; (16ec <ModemTxTask+0xb8>)
    169c:	4798      	blx	r3
	mdmParser_SetLastSentAtCommand(atCmd);
    169e:	4638      	mov	r0, r7
    16a0:	4b13      	ldr	r3, [pc, #76]	; (16f0 <ModemTxTask+0xbc>)
    16a2:	4798      	blx	r3
	mdmParser_SetLastCmdProcessed(false);
    16a4:	2000      	movs	r0, #0
    16a6:	4b13      	ldr	r3, [pc, #76]	; (16f4 <ModemTxTask+0xc0>)
    16a8:	4798      	blx	r3
				xSemaphoreGive(AtTxQueueLoadSemaphore);				
    16aa:	2300      	movs	r3, #0
    16ac:	461a      	mov	r2, r3
    16ae:	4619      	mov	r1, r3
    16b0:	4802      	ldr	r0, [pc, #8]	; (16bc <ModemTxTask+0x88>)
    16b2:	6800      	ldr	r0, [r0, #0]
    16b4:	4f02      	ldr	r7, [pc, #8]	; (16c0 <ModemTxTask+0x8c>)
    16b6:	47b8      	blx	r7
    16b8:	e7c9      	b.n	164e <ModemTxTask+0x1a>
    16ba:	bf00      	nop
    16bc:	2000348c 	.word	0x2000348c
    16c0:	000044b1 	.word	0x000044b1
    16c4:	000012e1 	.word	0x000012e1
    16c8:	2000050c 	.word	0x2000050c
    16cc:	000018f9 	.word	0x000018f9
    16d0:	000051ed 	.word	0x000051ed
    16d4:	20003484 	.word	0x20003484
    16d8:	00004b29 	.word	0x00004b29
    16dc:	00004949 	.word	0x00004949
    16e0:	000047c1 	.word	0x000047c1
    16e4:	00000361 	.word	0x00000361
    16e8:	0000101d 	.word	0x0000101d
    16ec:	00000fa1 	.word	0x00000fa1
    16f0:	00000559 	.word	0x00000559
    16f4:	0000054d 	.word	0x0000054d

000016f8 <usart_async_write>:
 *  Author: anilj
 */ 
#include "Apps/UartDriver/include/UartDriver.h"
uint8_t TxBuf[10] = {0};
int32_t usart_async_write(struct _usart_async_device *const device,const uint8_t *const buf, const uint16_t length)
{
    16f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    16fc:	4604      	mov	r4, r0
    16fe:	460e      	mov	r6, r1
    1700:	4691      	mov	r9, r2
	uint32_t offset = 0;
	
	while (!_usart_async_is_byte_sent(device));
    1702:	4d0e      	ldr	r5, [pc, #56]	; (173c <usart_async_write+0x44>)
    1704:	4620      	mov	r0, r4
    1706:	47a8      	blx	r5
    1708:	2800      	cmp	r0, #0
    170a:	d0fb      	beq.n	1704 <usart_async_write+0xc>
    170c:	3e01      	subs	r6, #1
    170e:	f8df 8030 	ldr.w	r8, [pc, #48]	; 1740 <usart_async_write+0x48>
    1712:	2700      	movs	r7, #0
	
	do {
		TxBuf[offset] = buf[offset];
		_usart_async_write_byte(device, buf[offset]);
    1714:	f8df a02c 	ldr.w	sl, [pc, #44]	; 1744 <usart_async_write+0x4c>
		while (!_usart_async_is_byte_sent(device))
    1718:	4d08      	ldr	r5, [pc, #32]	; (173c <usart_async_write+0x44>)
		TxBuf[offset] = buf[offset];
    171a:	7873      	ldrb	r3, [r6, #1]
    171c:	f808 3b01 	strb.w	r3, [r8], #1
		_usart_async_write_byte(device, buf[offset]);
    1720:	f816 1f01 	ldrb.w	r1, [r6, #1]!
    1724:	4620      	mov	r0, r4
    1726:	47d0      	blx	sl
		while (!_usart_async_is_byte_sent(device))
    1728:	4620      	mov	r0, r4
    172a:	47a8      	blx	r5
    172c:	2800      	cmp	r0, #0
    172e:	d0fb      	beq.n	1728 <usart_async_write+0x30>
		;
	} while (++offset < length);
    1730:	3701      	adds	r7, #1
    1732:	454f      	cmp	r7, r9
    1734:	d3f1      	bcc.n	171a <usart_async_write+0x22>

	return (int32_t)offset;
}
    1736:	4638      	mov	r0, r7
    1738:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    173c:	00002fd3 	.word	0x00002fd3
    1740:	20000528 	.word	0x20000528
    1744:	00002fc5 	.word	0x00002fc5

00001748 <SerialDebugTxByteSentCallBack>:
    1748:	2302      	movs	r3, #2
    174a:	7603      	strb	r3, [r0, #24]
    174c:	4770      	bx	lr

0000174e <SerialDebugErrorCallBack>:
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_ERROR;
    174e:	2380      	movs	r3, #128	; 0x80
    1750:	7603      	strb	r3, [r0, #24]
    1752:	4770      	bx	lr

00001754 <SerialDebugPrintInit>:
	.usart_cb.rx_done_cb = NULL,
	.usart_cb.error_cb = SerialDebugErrorCallBack,
};

void SerialDebugPrintInit(void)
{
    1754:	b510      	push	{r4, lr}
	uint32_t initStatus;
	
	initStatus = _usart_async_init(&SERIAL_DEBUG_PRINT,SERCOM5);
    1756:	4c05      	ldr	r4, [pc, #20]	; (176c <SerialDebugPrintInit+0x18>)
    1758:	4905      	ldr	r1, [pc, #20]	; (1770 <SerialDebugPrintInit+0x1c>)
    175a:	4620      	mov	r0, r4
    175c:	4b05      	ldr	r3, [pc, #20]	; (1774 <SerialDebugPrintInit+0x20>)
    175e:	4798      	blx	r3
	{
		/* SERCOM5 initialization failed */	
	}
	
	/* Enable only the UART RX Interrupt */
	_usart_async_set_irq_state(&SERIAL_DEBUG_PRINT,USART_ASYNC_RX_DONE,true);
    1760:	2201      	movs	r2, #1
    1762:	4611      	mov	r1, r2
    1764:	4620      	mov	r0, r4
    1766:	4b04      	ldr	r3, [pc, #16]	; (1778 <SerialDebugPrintInit+0x24>)
    1768:	4798      	blx	r3
    176a:	bd10      	pop	{r4, pc}
    176c:	20000040 	.word	0x20000040
    1770:	43000400 	.word	0x43000400
    1774:	00002f3d 	.word	0x00002f3d
    1778:	00002fe9 	.word	0x00002fe9

0000177c <SerialDebugPrint>:
}


void SerialDebugPrint(const uint8_t *const dataToPrint,const uint16_t length)
{
    177c:	b570      	push	{r4, r5, r6, lr}
    177e:	4605      	mov	r5, r0
    1780:	460e      	mov	r6, r1
	_usart_async_enable(&SERIAL_DEBUG_PRINT);
    1782:	4c05      	ldr	r4, [pc, #20]	; (1798 <SerialDebugPrint+0x1c>)
    1784:	4620      	mov	r0, r4
    1786:	4b05      	ldr	r3, [pc, #20]	; (179c <SerialDebugPrint+0x20>)
    1788:	4798      	blx	r3
	
	usart_async_write(&SERIAL_DEBUG_PRINT, dataToPrint, length);
    178a:	4632      	mov	r2, r6
    178c:	4629      	mov	r1, r5
    178e:	4620      	mov	r0, r4
    1790:	4b03      	ldr	r3, [pc, #12]	; (17a0 <SerialDebugPrint+0x24>)
    1792:	4798      	blx	r3
    1794:	bd70      	pop	{r4, r5, r6, pc}
    1796:	bf00      	nop
    1798:	20000040 	.word	0x20000040
    179c:	00002fb1 	.word	0x00002fb1
    17a0:	000016f9 	.word	0x000016f9

000017a4 <SerialDebugTxDoneCallBack>:
{
    17a4:	b510      	push	{r4, lr}
    17a6:	4604      	mov	r4, r0
	SerialDebugPrint((uint8_t*)"Tx serial Debug Done\r\n",22);
    17a8:	2116      	movs	r1, #22
    17aa:	4803      	ldr	r0, [pc, #12]	; (17b8 <SerialDebugTxDoneCallBack+0x14>)
    17ac:	4b03      	ldr	r3, [pc, #12]	; (17bc <SerialDebugTxDoneCallBack+0x18>)
    17ae:	4798      	blx	r3
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_DRE;
    17b0:	2301      	movs	r3, #1
    17b2:	7623      	strb	r3, [r4, #24]
    17b4:	bd10      	pop	{r4, pc}
    17b6:	bf00      	nop
    17b8:	000073d0 	.word	0x000073d0
    17bc:	0000177d 	.word	0x0000177d

000017c0 <SerialStringPrint>:
}


void SerialStringPrint(const uint8_t *const dataToPrint)
{
    17c0:	4770      	bx	lr
	...

000017c4 <ConsoleDebugPrint>:
	
	#endif
}

void ConsoleDebugPrint(const uint8_t *const txt, uint32_t intData)
{
    17c4:	b530      	push	{r4, r5, lr}
    17c6:	b09b      	sub	sp, #108	; 0x6c
    17c8:	4605      	mov	r5, r0
    17ca:	460c      	mov	r4, r1
	uint8_t dbgBuffer[100];
	memset(dbgBuffer,'\0',100);
    17cc:	2264      	movs	r2, #100	; 0x64
    17ce:	2100      	movs	r1, #0
    17d0:	a801      	add	r0, sp, #4
    17d2:	4b09      	ldr	r3, [pc, #36]	; (17f8 <ConsoleDebugPrint+0x34>)
    17d4:	4798      	blx	r3

	if(intData != 0)
    17d6:	b90c      	cbnz	r4, 17dc <ConsoleDebugPrint+0x18>
	{
		sprintf((int8_t*)dbgBuffer,"%s - %d \r\n",txt,intData);
		SerialDebugPrint(dbgBuffer,strlen(dbgBuffer));
	}
}
    17d8:	b01b      	add	sp, #108	; 0x6c
    17da:	bd30      	pop	{r4, r5, pc}
		sprintf((int8_t*)dbgBuffer,"%s - %d \r\n",txt,intData);
    17dc:	4623      	mov	r3, r4
    17de:	462a      	mov	r2, r5
    17e0:	4906      	ldr	r1, [pc, #24]	; (17fc <ConsoleDebugPrint+0x38>)
    17e2:	a801      	add	r0, sp, #4
    17e4:	4c06      	ldr	r4, [pc, #24]	; (1800 <ConsoleDebugPrint+0x3c>)
    17e6:	47a0      	blx	r4
		SerialDebugPrint(dbgBuffer,strlen(dbgBuffer));
    17e8:	a801      	add	r0, sp, #4
    17ea:	4b06      	ldr	r3, [pc, #24]	; (1804 <ConsoleDebugPrint+0x40>)
    17ec:	4798      	blx	r3
    17ee:	b281      	uxth	r1, r0
    17f0:	a801      	add	r0, sp, #4
    17f2:	4b05      	ldr	r3, [pc, #20]	; (1808 <ConsoleDebugPrint+0x44>)
    17f4:	4798      	blx	r3
}
    17f6:	e7ef      	b.n	17d8 <ConsoleDebugPrint+0x14>
    17f8:	00005d3d 	.word	0x00005d3d
    17fc:	000073f4 	.word	0x000073f4
    1800:	00005ec5 	.word	0x00005ec5
    1804:	00005f1d 	.word	0x00005f1d
    1808:	0000177d 	.word	0x0000177d

0000180c <SERCOM5_2_Handler>:
/* UART Rx Interrupt Handler */ 
/*
 **** Just echo back the char entered on the serial terminal****
 */
void SERCOM5_2_Handler( void )
{
    180c:	b538      	push	{r3, r4, r5, lr}
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) >> SERCOM_USART_INTFLAG_RXC_Pos;
}

static inline void hri_sercomusart_clear_interrupt_RXC_bit(const void *const hw)
{
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_RXC;
    180e:	2204      	movs	r2, #4
    1810:	4b0b      	ldr	r3, [pc, #44]	; (1840 <SERCOM5_2_Handler+0x34>)
    1812:	761a      	strb	r2, [r3, #24]
	//SerialDebugPrint((uint8_t*)"Serial Rx Complete CallBack\r\n",19);
	hri_sercomusart_clear_interrupt_RXC_bit(SERCOM5);
	
	while (!_usart_async_is_byte_received(&SERIAL_DEBUG_PRINT));
    1814:	4d0b      	ldr	r5, [pc, #44]	; (1844 <SERCOM5_2_Handler+0x38>)
    1816:	4c0c      	ldr	r4, [pc, #48]	; (1848 <SERCOM5_2_Handler+0x3c>)
    1818:	4628      	mov	r0, r5
    181a:	47a0      	blx	r4
    181c:	2800      	cmp	r0, #0
    181e:	d0fb      	beq.n	1818 <SERCOM5_2_Handler+0xc>
	
	rcvdChar[0] = _usart_async_read_byte(&SERIAL_DEBUG_PRINT);
    1820:	4808      	ldr	r0, [pc, #32]	; (1844 <SERCOM5_2_Handler+0x38>)
    1822:	4b0a      	ldr	r3, [pc, #40]	; (184c <SERCOM5_2_Handler+0x40>)
    1824:	4798      	blx	r3
    1826:	490a      	ldr	r1, [pc, #40]	; (1850 <SERCOM5_2_Handler+0x44>)
    1828:	7008      	strb	r0, [r1, #0]
	rcvdChar[1] = '\0';
    182a:	2300      	movs	r3, #0
    182c:	704b      	strb	r3, [r1, #1]
	sprintf((char*)printBuf,"%s",rcvdChar);
    182e:	4c09      	ldr	r4, [pc, #36]	; (1854 <SERCOM5_2_Handler+0x48>)
    1830:	4620      	mov	r0, r4
    1832:	4b09      	ldr	r3, [pc, #36]	; (1858 <SERCOM5_2_Handler+0x4c>)
    1834:	4798      	blx	r3
	SerialDebugPrint(printBuf,sizeof(printBuf));
    1836:	2105      	movs	r1, #5
    1838:	4620      	mov	r0, r4
    183a:	4b08      	ldr	r3, [pc, #32]	; (185c <SERCOM5_2_Handler+0x50>)
    183c:	4798      	blx	r3
    183e:	bd38      	pop	{r3, r4, r5, pc}
    1840:	43000400 	.word	0x43000400
    1844:	20000040 	.word	0x20000040
    1848:	00002fdd 	.word	0x00002fdd
    184c:	00002fcb 	.word	0x00002fcb
    1850:	20003cac 	.word	0x20003cac
    1854:	20003cb0 	.word	0x20003cb0
    1858:	00005f0d 	.word	0x00005f0d
    185c:	0000177d 	.word	0x0000177d

00001860 <configureWatchDogTimeOut>:
*
* DESCRIPTION: Configure the system watch dog timout.
*
********************************************************************************/
void configureWatchDogTimeOut(WDT_TIMEOUT_TYPE type)
{
    1860:	b538      	push	{r3, r4, r5, lr}
	int32_t cfgstatus;
	
	cfgstatus =  wdt_set_timeout_period(&WDT_0, WDT_FREQ, cfgSystemWdt[type].timeOutValue);
    1862:	4b0a      	ldr	r3, [pc, #40]	; (188c <configureWatchDogTimeOut+0x2c>)
    1864:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    1868:	8845      	ldrh	r5, [r0, #2]
 * \retval -2 Invalid timeout period.
 */
static inline int32_t wdt_set_timeout_period(struct wdt_descriptor *const wdt, const uint32_t clk_rate,
                                             const uint16_t timeout_period)
{
	ASSERT(wdt && wdt->dev.hw);
    186a:	4c09      	ldr	r4, [pc, #36]	; (1890 <configureWatchDogTimeOut+0x30>)
    186c:	6820      	ldr	r0, [r4, #0]
    186e:	2279      	movs	r2, #121	; 0x79
    1870:	4908      	ldr	r1, [pc, #32]	; (1894 <configureWatchDogTimeOut+0x34>)
    1872:	3000      	adds	r0, #0
    1874:	bf18      	it	ne
    1876:	2001      	movne	r0, #1
    1878:	4b07      	ldr	r3, [pc, #28]	; (1898 <configureWatchDogTimeOut+0x38>)
    187a:	4798      	blx	r3

	return _wdt_set_timeout_period(&wdt->dev, clk_rate, timeout_period);
    187c:	462a      	mov	r2, r5
    187e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
    1882:	4620      	mov	r0, r4
    1884:	4b05      	ldr	r3, [pc, #20]	; (189c <configureWatchDogTimeOut+0x3c>)
    1886:	4798      	blx	r3
    1888:	bd38      	pop	{r3, r4, r5, pc}
    188a:	bf00      	nop
    188c:	2000005c 	.word	0x2000005c
    1890:	20003d8c 	.word	0x20003d8c
    1894:	00007400 	.word	0x00007400
    1898:	000024bd 	.word	0x000024bd
    189c:	00003989 	.word	0x00003989

000018a0 <enableWatchDogTimer>:
*
* DESCRIPTION: Enable the WDT
*
********************************************************************************/
void enableWatchDogTimer(void)
{
    18a0:	b510      	push	{r4, lr}
	configureWatchDogTimeOut(WDT_TIMEOUT_DELAYED);
    18a2:	2002      	movs	r0, #2
    18a4:	4b07      	ldr	r3, [pc, #28]	; (18c4 <enableWatchDogTimer+0x24>)
    18a6:	4798      	blx	r3
 * \return Operation status of init
 * \retval 0  Completed sucessfully.
 */
static inline int32_t wdt_enable(struct wdt_descriptor *const wdt)
{
	ASSERT(wdt && wdt->dev.hw);
    18a8:	4c07      	ldr	r4, [pc, #28]	; (18c8 <enableWatchDogTimer+0x28>)
    18aa:	6820      	ldr	r0, [r4, #0]
    18ac:	2296      	movs	r2, #150	; 0x96
    18ae:	4907      	ldr	r1, [pc, #28]	; (18cc <enableWatchDogTimer+0x2c>)
    18b0:	3000      	adds	r0, #0
    18b2:	bf18      	it	ne
    18b4:	2001      	movne	r0, #1
    18b6:	4b06      	ldr	r3, [pc, #24]	; (18d0 <enableWatchDogTimer+0x30>)
    18b8:	4798      	blx	r3

	return _wdt_enable(&wdt->dev);
    18ba:	4620      	mov	r0, r4
    18bc:	4b05      	ldr	r3, [pc, #20]	; (18d4 <enableWatchDogTimer+0x34>)
    18be:	4798      	blx	r3
    18c0:	bd10      	pop	{r4, pc}
    18c2:	bf00      	nop
    18c4:	00001861 	.word	0x00001861
    18c8:	20003d8c 	.word	0x20003d8c
    18cc:	00007400 	.word	0x00007400
    18d0:	000024bd 	.word	0x000024bd
    18d4:	00003aa5 	.word	0x00003aa5

000018d8 <atmel_start_init>:
{
    18d8:	b508      	push	{r3, lr}
    system_init();
    18da:	4b04      	ldr	r3, [pc, #16]	; (18ec <atmel_start_init+0x14>)
    18dc:	4798      	blx	r3
    delay_ms(1000);
    18de:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
    18e2:	4b03      	ldr	r3, [pc, #12]	; (18f0 <atmel_start_init+0x18>)
    18e4:	4798      	blx	r3
    enableWatchDogTimer();
    18e6:	4b03      	ldr	r3, [pc, #12]	; (18f4 <atmel_start_init+0x1c>)
    18e8:	4798      	blx	r3
    18ea:	bd08      	pop	{r3, pc}
    18ec:	00002075 	.word	0x00002075
    18f0:	00002265 	.word	0x00002265
    18f4:	000018a1 	.word	0x000018a1

000018f8 <kickWatchDog>:
*
* DESCRIPTION: Restart the WDT
*
********************************************************************************/
int32_t kickWatchDog(void)
{	
    18f8:	b510      	push	{r4, lr}
 * \return Operation status of init
 * \retval 0 Completed sucessfully.
 */
static inline int32_t wdt_feed(struct wdt_descriptor *const wdt)
{
	ASSERT(wdt && wdt->dev.hw);
    18fa:	4c06      	ldr	r4, [pc, #24]	; (1914 <kickWatchDog+0x1c>)
    18fc:	6820      	ldr	r0, [r4, #0]
    18fe:	22b3      	movs	r2, #179	; 0xb3
    1900:	4905      	ldr	r1, [pc, #20]	; (1918 <kickWatchDog+0x20>)
    1902:	3000      	adds	r0, #0
    1904:	bf18      	it	ne
    1906:	2001      	movne	r0, #1
    1908:	4b04      	ldr	r3, [pc, #16]	; (191c <kickWatchDog+0x24>)
    190a:	4798      	blx	r3

	return _wdt_feed(&wdt->dev);
    190c:	4620      	mov	r0, r4
    190e:	4b04      	ldr	r3, [pc, #16]	; (1920 <kickWatchDog+0x28>)
    1910:	4798      	blx	r3
		status = ERR_DENIED;
		//DEBUG_PRINT("Not able to Kick WDT");
	}

	return status;
}
    1912:	bd10      	pop	{r4, pc}
    1914:	20003d8c 	.word	0x20003d8c
    1918:	00007400 	.word	0x00007400
    191c:	000024bd 	.word	0x000024bd
    1920:	00003ae1 	.word	0x00003ae1

00001924 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    1924:	e7fe      	b.n	1924 <Dummy_Handler>
	...

00001928 <Reset_Handler>:
{
    1928:	b508      	push	{r3, lr}
        if (pSrc != pDest) {
    192a:	4b1c      	ldr	r3, [pc, #112]	; (199c <Reset_Handler+0x74>)
    192c:	4a1c      	ldr	r2, [pc, #112]	; (19a0 <Reset_Handler+0x78>)
    192e:	429a      	cmp	r2, r3
    1930:	d010      	beq.n	1954 <Reset_Handler+0x2c>
                for (; pDest < &_erelocate;) {
    1932:	4b1c      	ldr	r3, [pc, #112]	; (19a4 <Reset_Handler+0x7c>)
    1934:	4a19      	ldr	r2, [pc, #100]	; (199c <Reset_Handler+0x74>)
    1936:	429a      	cmp	r2, r3
    1938:	d20c      	bcs.n	1954 <Reset_Handler+0x2c>
    193a:	3b01      	subs	r3, #1
    193c:	1a9b      	subs	r3, r3, r2
    193e:	f023 0303 	bic.w	r3, r3, #3
    1942:	3304      	adds	r3, #4
    1944:	4413      	add	r3, r2
    1946:	4916      	ldr	r1, [pc, #88]	; (19a0 <Reset_Handler+0x78>)
                        *pDest++ = *pSrc++;
    1948:	f851 0b04 	ldr.w	r0, [r1], #4
    194c:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
    1950:	429a      	cmp	r2, r3
    1952:	d1f9      	bne.n	1948 <Reset_Handler+0x20>
        for (pDest = &_szero; pDest < &_ezero;) {
    1954:	4b14      	ldr	r3, [pc, #80]	; (19a8 <Reset_Handler+0x80>)
    1956:	4a15      	ldr	r2, [pc, #84]	; (19ac <Reset_Handler+0x84>)
    1958:	429a      	cmp	r2, r3
    195a:	d20a      	bcs.n	1972 <Reset_Handler+0x4a>
    195c:	3b01      	subs	r3, #1
    195e:	1a9b      	subs	r3, r3, r2
    1960:	f023 0303 	bic.w	r3, r3, #3
    1964:	3304      	adds	r3, #4
    1966:	4413      	add	r3, r2
                *pDest++ = 0;
    1968:	2100      	movs	r1, #0
    196a:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
    196e:	4293      	cmp	r3, r2
    1970:	d1fb      	bne.n	196a <Reset_Handler+0x42>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    1972:	4b0f      	ldr	r3, [pc, #60]	; (19b0 <Reset_Handler+0x88>)
    1974:	4a0f      	ldr	r2, [pc, #60]	; (19b4 <Reset_Handler+0x8c>)
    1976:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
    197a:	609a      	str	r2, [r3, #8]
        SCB->CPACR |=  (0xFu << 20);
    197c:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    1980:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
    1984:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
    1988:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    198c:	f3bf 8f6f 	isb	sy
        __libc_init_array();
    1990:	4b09      	ldr	r3, [pc, #36]	; (19b8 <Reset_Handler+0x90>)
    1992:	4798      	blx	r3
        main();
    1994:	4b09      	ldr	r3, [pc, #36]	; (19bc <Reset_Handler+0x94>)
    1996:	4798      	blx	r3
    1998:	e7fe      	b.n	1998 <Reset_Handler+0x70>
    199a:	bf00      	nop
    199c:	20000000 	.word	0x20000000
    19a0:	00007b58 	.word	0x00007b58
    19a4:	2000018c 	.word	0x2000018c
    19a8:	20003e78 	.word	0x20003e78
    19ac:	20000190 	.word	0x20000190
    19b0:	e000ed00 	.word	0xe000ed00
    19b4:	00000000 	.word	0x00000000
    19b8:	00005c8d 	.word	0x00005c8d
    19bc:	00003b99 	.word	0x00003b99

000019c0 <AC_0_CLOCK_init>:
}

static inline void hri_mclk_set_APBCMASK_AC_bit(const void *const hw)
{
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBCMASK.reg |= MCLK_APBCMASK_AC;
    19c0:	4a04      	ldr	r2, [pc, #16]	; (19d4 <AC_0_CLOCK_init+0x14>)
    19c2:	69d3      	ldr	r3, [r2, #28]
    19c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    19c8:	61d3      	str	r3, [r2, #28]
}

static inline void hri_gclk_write_PCHCTRL_reg(const void *const hw, uint8_t index, hri_gclk_pchctrl_reg_t data)
{
	GCLK_CRITICAL_SECTION_ENTER();
	((Gclk *)hw)->PCHCTRL[index].reg = data;
    19ca:	2240      	movs	r2, #64	; 0x40
    19cc:	4b02      	ldr	r3, [pc, #8]	; (19d8 <AC_0_CLOCK_init+0x18>)
    19ce:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    19d2:	4770      	bx	lr
    19d4:	40000800 	.word	0x40000800
    19d8:	40001c00 	.word	0x40001c00

000019dc <AC_0_init>:
	hri_mclk_set_APBCMASK_AC_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, AC_GCLK_ID, CONF_GCLK_AC_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
}

void AC_0_init(void)
{
    19dc:	b508      	push	{r3, lr}
	AC_0_CLOCK_init();
    19de:	4b03      	ldr	r3, [pc, #12]	; (19ec <AC_0_init+0x10>)
    19e0:	4798      	blx	r3
	ac_sync_init(&AC_0, AC);
    19e2:	4903      	ldr	r1, [pc, #12]	; (19f0 <AC_0_init+0x14>)
    19e4:	4803      	ldr	r0, [pc, #12]	; (19f4 <AC_0_init+0x18>)
    19e6:	4b04      	ldr	r3, [pc, #16]	; (19f8 <AC_0_init+0x1c>)
    19e8:	4798      	blx	r3
    19ea:	bd08      	pop	{r3, pc}
    19ec:	000019c1 	.word	0x000019c1
    19f0:	42002000 	.word	0x42002000
    19f4:	20003d58 	.word	0x20003d58
    19f8:	00002195 	.word	0x00002195

000019fc <ADC_0_PORT_init>:
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    19fc:	4b5d      	ldr	r3, [pc, #372]	; (1b74 <ADC_0_PORT_init+0x178>)
    19fe:	2204      	movs	r2, #4
    1a00:	605a      	str	r2, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    1a02:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    1a06:	629a      	str	r2, [r3, #40]	; 0x28
    1a08:	f04f 4240 	mov.w	r2, #3221225472	; 0xc0000000
    1a0c:	629a      	str	r2, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    1a0e:	f893 1042 	ldrb.w	r1, [r3, #66]	; 0x42
	tmp &= ~PORT_PINCFG_PMUXEN;
    1a12:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    1a16:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    1a1a:	f883 1042 	strb.w	r1, [r3, #66]	; 0x42
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    1a1e:	f893 1031 	ldrb.w	r1, [r3, #49]	; 0x31
	tmp &= ~PORT_PMUX_PMUXE_Msk;
    1a22:	f001 01f0 	and.w	r1, r1, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
    1a26:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    1a2a:	f883 1031 	strb.w	r1, [r3, #49]	; 0x31
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    1a2e:	2108      	movs	r1, #8
    1a30:	6059      	str	r1, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    1a32:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
    1a36:	6299      	str	r1, [r3, #40]	; 0x28
    1a38:	629a      	str	r2, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    1a3a:	f893 1043 	ldrb.w	r1, [r3, #67]	; 0x43
	tmp &= ~PORT_PINCFG_PMUXEN;
    1a3e:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    1a42:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    1a46:	f883 1043 	strb.w	r1, [r3, #67]	; 0x43
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    1a4a:	f893 1031 	ldrb.w	r1, [r3, #49]	; 0x31
	tmp &= ~PORT_PMUX_PMUXO_Msk;
    1a4e:	f001 010f 	and.w	r1, r1, #15
	tmp |= PORT_PMUX_PMUXO(data);
    1a52:	f041 0110 	orr.w	r1, r1, #16
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    1a56:	f883 1031 	strb.w	r1, [r3, #49]	; 0x31
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    1a5a:	f44f 7180 	mov.w	r1, #256	; 0x100
    1a5e:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    1a62:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
    1a66:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
    1a6a:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    1a6e:	f893 10c8 	ldrb.w	r1, [r3, #200]	; 0xc8
	tmp &= ~PORT_PINCFG_PMUXEN;
    1a72:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    1a76:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    1a7a:	f883 10c8 	strb.w	r1, [r3, #200]	; 0xc8
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    1a7e:	f893 10b4 	ldrb.w	r1, [r3, #180]	; 0xb4
	tmp &= ~PORT_PMUX_PMUXE_Msk;
    1a82:	f001 01f0 	and.w	r1, r1, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
    1a86:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    1a8a:	f883 10b4 	strb.w	r1, [r3, #180]	; 0xb4
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    1a8e:	f44f 7100 	mov.w	r1, #512	; 0x200
    1a92:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    1a96:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
    1a9a:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
    1a9e:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    1aa2:	f893 10c9 	ldrb.w	r1, [r3, #201]	; 0xc9
	tmp &= ~PORT_PINCFG_PMUXEN;
    1aa6:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    1aaa:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    1aae:	f883 10c9 	strb.w	r1, [r3, #201]	; 0xc9
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    1ab2:	f893 10b4 	ldrb.w	r1, [r3, #180]	; 0xb4
	tmp &= ~PORT_PMUX_PMUXO_Msk;
    1ab6:	f001 010f 	and.w	r1, r1, #15
	tmp |= PORT_PMUX_PMUXO(data);
    1aba:	f041 0110 	orr.w	r1, r1, #16
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    1abe:	f883 10b4 	strb.w	r1, [r3, #180]	; 0xb4
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    1ac2:	2110      	movs	r1, #16
    1ac4:	6059      	str	r1, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    1ac6:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
    1aca:	6299      	str	r1, [r3, #40]	; 0x28
    1acc:	629a      	str	r2, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    1ace:	f893 1044 	ldrb.w	r1, [r3, #68]	; 0x44
	tmp &= ~PORT_PINCFG_PMUXEN;
    1ad2:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    1ad6:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    1ada:	f883 1044 	strb.w	r1, [r3, #68]	; 0x44
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    1ade:	f893 1032 	ldrb.w	r1, [r3, #50]	; 0x32
	tmp &= ~PORT_PMUX_PMUXE_Msk;
    1ae2:	f001 01f0 	and.w	r1, r1, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
    1ae6:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    1aea:	f883 1032 	strb.w	r1, [r3, #50]	; 0x32
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    1aee:	2120      	movs	r1, #32
    1af0:	6059      	str	r1, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    1af2:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
    1af6:	6299      	str	r1, [r3, #40]	; 0x28
    1af8:	629a      	str	r2, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    1afa:	f893 1045 	ldrb.w	r1, [r3, #69]	; 0x45
	tmp &= ~PORT_PINCFG_PMUXEN;
    1afe:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    1b02:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    1b06:	f883 1045 	strb.w	r1, [r3, #69]	; 0x45
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    1b0a:	f893 1032 	ldrb.w	r1, [r3, #50]	; 0x32
	tmp &= ~PORT_PMUX_PMUXO_Msk;
    1b0e:	f001 010f 	and.w	r1, r1, #15
	tmp |= PORT_PMUX_PMUXO(data);
    1b12:	f041 0110 	orr.w	r1, r1, #16
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    1b16:	f883 1032 	strb.w	r1, [r3, #50]	; 0x32
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    1b1a:	2140      	movs	r1, #64	; 0x40
    1b1c:	6059      	str	r1, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    1b1e:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
    1b22:	6299      	str	r1, [r3, #40]	; 0x28
    1b24:	629a      	str	r2, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    1b26:	f893 1046 	ldrb.w	r1, [r3, #70]	; 0x46
	tmp &= ~PORT_PINCFG_PMUXEN;
    1b2a:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    1b2e:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    1b32:	f883 1046 	strb.w	r1, [r3, #70]	; 0x46
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    1b36:	f893 1033 	ldrb.w	r1, [r3, #51]	; 0x33
	tmp &= ~PORT_PMUX_PMUXE_Msk;
    1b3a:	f001 01f0 	and.w	r1, r1, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
    1b3e:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    1b42:	f883 1033 	strb.w	r1, [r3, #51]	; 0x33
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    1b46:	2180      	movs	r1, #128	; 0x80
    1b48:	6059      	str	r1, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    1b4a:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
    1b4e:	6299      	str	r1, [r3, #40]	; 0x28
    1b50:	629a      	str	r2, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    1b52:	f893 2047 	ldrb.w	r2, [r3, #71]	; 0x47
	tmp &= ~PORT_PINCFG_PMUXEN;
    1b56:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    1b5a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    1b5e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    1b62:	f893 2033 	ldrb.w	r2, [r3, #51]	; 0x33
	tmp &= ~PORT_PMUX_PMUXO_Msk;
    1b66:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
    1b6a:	f042 0210 	orr.w	r2, r2, #16
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    1b6e:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
    1b72:	4770      	bx	lr
    1b74:	41008000 	.word	0x41008000

00001b78 <ADC_0_CLOCK_init>:
}

static inline void hri_mclk_set_APBDMASK_ADC0_bit(const void *const hw)
{
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_ADC0;
    1b78:	4a04      	ldr	r2, [pc, #16]	; (1b8c <ADC_0_CLOCK_init+0x14>)
    1b7a:	6a13      	ldr	r3, [r2, #32]
    1b7c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    1b80:	6213      	str	r3, [r2, #32]
    1b82:	2241      	movs	r2, #65	; 0x41
    1b84:	4b02      	ldr	r3, [pc, #8]	; (1b90 <ADC_0_CLOCK_init+0x18>)
    1b86:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
    1b8a:	4770      	bx	lr
    1b8c:	40000800 	.word	0x40000800
    1b90:	40001c00 	.word	0x40001c00

00001b94 <ADC_0_init>:
	hri_mclk_set_APBDMASK_ADC0_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, ADC0_GCLK_ID, CONF_GCLK_ADC0_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
}

void ADC_0_init(void)
{
    1b94:	b508      	push	{r3, lr}
	ADC_0_CLOCK_init();
    1b96:	4b05      	ldr	r3, [pc, #20]	; (1bac <ADC_0_init+0x18>)
    1b98:	4798      	blx	r3
	ADC_0_PORT_init();
    1b9a:	4b05      	ldr	r3, [pc, #20]	; (1bb0 <ADC_0_init+0x1c>)
    1b9c:	4798      	blx	r3
	adc_sync_init(&ADC_0, ADC0, (void *)NULL);
    1b9e:	2200      	movs	r2, #0
    1ba0:	4904      	ldr	r1, [pc, #16]	; (1bb4 <ADC_0_init+0x20>)
    1ba2:	4805      	ldr	r0, [pc, #20]	; (1bb8 <ADC_0_init+0x24>)
    1ba4:	4b05      	ldr	r3, [pc, #20]	; (1bbc <ADC_0_init+0x28>)
    1ba6:	4798      	blx	r3
    1ba8:	bd08      	pop	{r3, pc}
    1baa:	bf00      	nop
    1bac:	00001b79 	.word	0x00001b79
    1bb0:	000019fd 	.word	0x000019fd
    1bb4:	43001c00 	.word	0x43001c00
    1bb8:	20003d68 	.word	0x20003d68
    1bbc:	000021c5 	.word	0x000021c5

00001bc0 <ADC_1_CLOCK_init>:
}

static inline void hri_mclk_set_APBDMASK_ADC1_bit(const void *const hw)
{
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_ADC1;
    1bc0:	4a04      	ldr	r2, [pc, #16]	; (1bd4 <ADC_1_CLOCK_init+0x14>)
    1bc2:	6a13      	ldr	r3, [r2, #32]
    1bc4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    1bc8:	6213      	str	r3, [r2, #32]
    1bca:	2240      	movs	r2, #64	; 0x40
    1bcc:	4b02      	ldr	r3, [pc, #8]	; (1bd8 <ADC_1_CLOCK_init+0x18>)
    1bce:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
    1bd2:	4770      	bx	lr
    1bd4:	40000800 	.word	0x40000800
    1bd8:	40001c00 	.word	0x40001c00

00001bdc <ADC_1_init>:
	hri_mclk_set_APBDMASK_ADC1_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, ADC1_GCLK_ID, CONF_GCLK_ADC1_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
}

void ADC_1_init(void)
{
    1bdc:	b508      	push	{r3, lr}
	ADC_1_CLOCK_init();
    1bde:	4b04      	ldr	r3, [pc, #16]	; (1bf0 <ADC_1_init+0x14>)
    1be0:	4798      	blx	r3
	ADC_1_PORT_init();
	adc_sync_init(&ADC_1, ADC1, (void *)NULL);
    1be2:	2200      	movs	r2, #0
    1be4:	4903      	ldr	r1, [pc, #12]	; (1bf4 <ADC_1_init+0x18>)
    1be6:	4804      	ldr	r0, [pc, #16]	; (1bf8 <ADC_1_init+0x1c>)
    1be8:	4b04      	ldr	r3, [pc, #16]	; (1bfc <ADC_1_init+0x20>)
    1bea:	4798      	blx	r3
    1bec:	bd08      	pop	{r3, pc}
    1bee:	bf00      	nop
    1bf0:	00001bc1 	.word	0x00001bc1
    1bf4:	43002000 	.word	0x43002000
    1bf8:	20003e20 	.word	0x20003e20
    1bfc:	000021c5 	.word	0x000021c5

00001c00 <DAC_0_CLOCK_init>:
}

static inline void hri_mclk_set_APBDMASK_DAC_bit(const void *const hw)
{
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_DAC;
    1c00:	4a04      	ldr	r2, [pc, #16]	; (1c14 <DAC_0_CLOCK_init+0x14>)
    1c02:	6a13      	ldr	r3, [r2, #32]
    1c04:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    1c08:	6213      	str	r3, [r2, #32]
    1c0a:	2240      	movs	r2, #64	; 0x40
    1c0c:	4b02      	ldr	r3, [pc, #8]	; (1c18 <DAC_0_CLOCK_init+0x18>)
    1c0e:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
    1c12:	4770      	bx	lr
    1c14:	40000800 	.word	0x40000800
    1c18:	40001c00 	.word	0x40001c00

00001c1c <DAC_0_init>:
	hri_mclk_set_APBDMASK_DAC_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, DAC_GCLK_ID, CONF_GCLK_DAC_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
}

void DAC_0_init(void)
{
    1c1c:	b508      	push	{r3, lr}
	DAC_0_CLOCK_init();
    1c1e:	4b03      	ldr	r3, [pc, #12]	; (1c2c <DAC_0_init+0x10>)
    1c20:	4798      	blx	r3
	dac_sync_init(&DAC_0, DAC);
    1c22:	4903      	ldr	r1, [pc, #12]	; (1c30 <DAC_0_init+0x14>)
    1c24:	4803      	ldr	r0, [pc, #12]	; (1c34 <DAC_0_init+0x18>)
    1c26:	4b04      	ldr	r3, [pc, #16]	; (1c38 <DAC_0_init+0x1c>)
    1c28:	4798      	blx	r3
    1c2a:	bd08      	pop	{r3, pc}
    1c2c:	00001c01 	.word	0x00001c01
    1c30:	43002400 	.word	0x43002400
    1c34:	20003d90 	.word	0x20003d90
    1c38:	00002211 	.word	0x00002211

00001c3c <EXTERNAL_IRQ_0_init>:
	DAC_0_PORT_init();
}

void EXTERNAL_IRQ_0_init(void)
{
    1c3c:	b508      	push	{r3, lr}
    1c3e:	2240      	movs	r2, #64	; 0x40
    1c40:	4b05      	ldr	r3, [pc, #20]	; (1c58 <EXTERNAL_IRQ_0_init+0x1c>)
    1c42:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_EIC;
    1c46:	4a05      	ldr	r2, [pc, #20]	; (1c5c <EXTERNAL_IRQ_0_init+0x20>)
    1c48:	6953      	ldr	r3, [r2, #20]
    1c4a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
    1c4e:	6153      	str	r3, [r2, #20]
	hri_gclk_write_PCHCTRL_reg(GCLK, EIC_GCLK_ID, CONF_GCLK_EIC_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	hri_mclk_set_APBAMASK_EIC_bit(MCLK);

	ext_irq_init();
    1c50:	4b03      	ldr	r3, [pc, #12]	; (1c60 <EXTERNAL_IRQ_0_init+0x24>)
    1c52:	4798      	blx	r3
    1c54:	bd08      	pop	{r3, pc}
    1c56:	bf00      	nop
    1c58:	40001c00 	.word	0x40001c00
    1c5c:	40000800 	.word	0x40000800
    1c60:	000022c9 	.word	0x000022c9

00001c64 <EVENT_SYSTEM_0_init>:
}

void EVENT_SYSTEM_0_init(void)
{
    1c64:	b508      	push	{r3, lr}
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_EVSYS;
    1c66:	4a04      	ldr	r2, [pc, #16]	; (1c78 <EVENT_SYSTEM_0_init+0x14>)
    1c68:	6993      	ldr	r3, [r2, #24]
    1c6a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    1c6e:	6193      	str	r3, [r2, #24]

	hri_mclk_set_APBBMASK_EVSYS_bit(MCLK);
	event_system_init();
    1c70:	4b02      	ldr	r3, [pc, #8]	; (1c7c <EVENT_SYSTEM_0_init+0x18>)
    1c72:	4798      	blx	r3
    1c74:	bd08      	pop	{r3, pc}
    1c76:	bf00      	nop
    1c78:	40000800 	.word	0x40000800
    1c7c:	00002285 	.word	0x00002285

00001c80 <FLASH_0_CLOCK_init>:
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_NVMCTRL;
    1c80:	4a02      	ldr	r2, [pc, #8]	; (1c8c <FLASH_0_CLOCK_init+0xc>)
    1c82:	6913      	ldr	r3, [r2, #16]
    1c84:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    1c88:	6113      	str	r3, [r2, #16]
    1c8a:	4770      	bx	lr
    1c8c:	40000800 	.word	0x40000800

00001c90 <FLASH_0_init>:

	hri_mclk_set_AHBMASK_NVMCTRL_bit(MCLK);
}

void FLASH_0_init(void)
{
    1c90:	b508      	push	{r3, lr}
	FLASH_0_CLOCK_init();
    1c92:	4b03      	ldr	r3, [pc, #12]	; (1ca0 <FLASH_0_init+0x10>)
    1c94:	4798      	blx	r3
	flash_init(&FLASH_0, NVMCTRL);
    1c96:	4903      	ldr	r1, [pc, #12]	; (1ca4 <FLASH_0_init+0x14>)
    1c98:	4803      	ldr	r0, [pc, #12]	; (1ca8 <FLASH_0_init+0x18>)
    1c9a:	4b04      	ldr	r3, [pc, #16]	; (1cac <FLASH_0_init+0x1c>)
    1c9c:	4798      	blx	r3
    1c9e:	bd08      	pop	{r3, pc}
    1ca0:	00001c81 	.word	0x00001c81
    1ca4:	41004000 	.word	0x41004000
    1ca8:	20003d1c 	.word	0x20003d1c
    1cac:	00002301 	.word	0x00002301

00001cb0 <ModemData_PORT_init>:
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    1cb0:	4b10      	ldr	r3, [pc, #64]	; (1cf4 <ModemData_PORT_init+0x44>)
    1cb2:	f893 2051 	ldrb.w	r2, [r3, #81]	; 0x51
	tmp &= ~PORT_PINCFG_PMUXEN;
    1cb6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    1cba:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    1cbe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    1cc2:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
	tmp &= ~PORT_PMUX_PMUXO_Msk;
    1cc6:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
    1cca:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    1cce:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    1cd2:	f893 2052 	ldrb.w	r2, [r3, #82]	; 0x52
	tmp &= ~PORT_PINCFG_PMUXEN;
    1cd6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    1cda:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    1cde:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    1ce2:	f893 2039 	ldrb.w	r2, [r3, #57]	; 0x39
	tmp &= ~PORT_PMUX_PMUXE_Msk;
    1ce6:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
    1cea:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    1cee:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    1cf2:	4770      	bx	lr
    1cf4:	41008000 	.word	0x41008000

00001cf8 <ModemData_CLOCK_init>:
    1cf8:	4b06      	ldr	r3, [pc, #24]	; (1d14 <ModemData_CLOCK_init+0x1c>)
    1cfa:	2240      	movs	r2, #64	; 0x40
    1cfc:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    1d00:	224a      	movs	r2, #74	; 0x4a
    1d02:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_SERCOM3;
    1d06:	4a04      	ldr	r2, [pc, #16]	; (1d18 <ModemData_CLOCK_init+0x20>)
    1d08:	6993      	ldr	r3, [r2, #24]
    1d0a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
    1d0e:	6193      	str	r3, [r2, #24]
    1d10:	4770      	bx	lr
    1d12:	bf00      	nop
    1d14:	40001c00 	.word	0x40001c00
    1d18:	40000800 	.word	0x40000800

00001d1c <ModemData_init>:

	hri_mclk_set_APBBMASK_SERCOM3_bit(MCLK);
}

void ModemData_init(void)
{
    1d1c:	b508      	push	{r3, lr}
	ModemData_CLOCK_init();
    1d1e:	4b03      	ldr	r3, [pc, #12]	; (1d2c <ModemData_init+0x10>)
    1d20:	4798      	blx	r3
	mdmCtrlr_DataCommInit();
    1d22:	4b03      	ldr	r3, [pc, #12]	; (1d30 <ModemData_init+0x14>)
    1d24:	4798      	blx	r3
	//usart_sync_init(&USART_3, SERCOM3, (void *)NULL);
	//ModemUsartOsInit();
	ModemData_PORT_init();
    1d26:	4b03      	ldr	r3, [pc, #12]	; (1d34 <ModemData_init+0x18>)
    1d28:	4798      	blx	r3
    1d2a:	bd08      	pop	{r3, pc}
    1d2c:	00001cf9 	.word	0x00001cf9
    1d30:	00000e65 	.word	0x00000e65
    1d34:	00001cb1 	.word	0x00001cb1

00001d38 <SerialDebug_PORT_init>:
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    1d38:	4b10      	ldr	r3, [pc, #64]	; (1d7c <SerialDebug_PORT_init+0x44>)
    1d3a:	f893 2057 	ldrb.w	r2, [r3, #87]	; 0x57
	tmp &= ~PORT_PINCFG_PMUXEN;
    1d3e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    1d42:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    1d46:	f883 2057 	strb.w	r2, [r3, #87]	; 0x57
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    1d4a:	f893 203b 	ldrb.w	r2, [r3, #59]	; 0x3b
	tmp &= ~PORT_PMUX_PMUXO_Msk;
    1d4e:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
    1d52:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    1d56:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    1d5a:	f893 20d7 	ldrb.w	r2, [r3, #215]	; 0xd7
	tmp &= ~PORT_PINCFG_PMUXEN;
    1d5e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    1d62:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    1d66:	f883 20d7 	strb.w	r2, [r3, #215]	; 0xd7
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    1d6a:	f893 20bb 	ldrb.w	r2, [r3, #187]	; 0xbb
	tmp &= ~PORT_PMUX_PMUXO_Msk;
    1d6e:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
    1d72:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    1d76:	f883 20bb 	strb.w	r2, [r3, #187]	; 0xbb
    1d7a:	4770      	bx	lr
    1d7c:	41008000 	.word	0x41008000

00001d80 <SerialDebug_CLOCK_init>:
    1d80:	4b06      	ldr	r3, [pc, #24]	; (1d9c <SerialDebug_CLOCK_init+0x1c>)
    1d82:	2240      	movs	r2, #64	; 0x40
    1d84:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
    1d88:	224a      	movs	r2, #74	; 0x4a
    1d8a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_SERCOM5;
    1d8e:	4a04      	ldr	r2, [pc, #16]	; (1da0 <SerialDebug_CLOCK_init+0x20>)
    1d90:	6a13      	ldr	r3, [r2, #32]
    1d92:	f043 0302 	orr.w	r3, r3, #2
    1d96:	6213      	str	r3, [r2, #32]
    1d98:	4770      	bx	lr
    1d9a:	bf00      	nop
    1d9c:	40001c00 	.word	0x40001c00
    1da0:	40000800 	.word	0x40000800

00001da4 <SerialDebug_init>:

	hri_mclk_set_APBDMASK_SERCOM5_bit(MCLK);
}

void SerialDebug_init(void)
{
    1da4:	b508      	push	{r3, lr}
	SerialDebug_CLOCK_init();
    1da6:	4b03      	ldr	r3, [pc, #12]	; (1db4 <SerialDebug_init+0x10>)
    1da8:	4798      	blx	r3
	SerialDebugPrintInit();
    1daa:	4b03      	ldr	r3, [pc, #12]	; (1db8 <SerialDebug_init+0x14>)
    1dac:	4798      	blx	r3
	SerialDebug_PORT_init();
    1dae:	4b03      	ldr	r3, [pc, #12]	; (1dbc <SerialDebug_init+0x18>)
    1db0:	4798      	blx	r3
    1db2:	bd08      	pop	{r3, pc}
    1db4:	00001d81 	.word	0x00001d81
    1db8:	00001755 	.word	0x00001755
    1dbc:	00001d39 	.word	0x00001d39

00001dc0 <delay_driver_init>:
}

void delay_driver_init(void)
{
    1dc0:	b508      	push	{r3, lr}
	delay_init(SysTick);
    1dc2:	4802      	ldr	r0, [pc, #8]	; (1dcc <delay_driver_init+0xc>)
    1dc4:	4b02      	ldr	r3, [pc, #8]	; (1dd0 <delay_driver_init+0x10>)
    1dc6:	4798      	blx	r3
    1dc8:	bd08      	pop	{r3, pc}
    1dca:	bf00      	nop
    1dcc:	e000e010 	.word	0xe000e010
    1dd0:	00002251 	.word	0x00002251

00001dd4 <PWM_0_CLOCK_init>:
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_TC0;
    1dd4:	4a04      	ldr	r2, [pc, #16]	; (1de8 <PWM_0_CLOCK_init+0x14>)
    1dd6:	6953      	ldr	r3, [r2, #20]
    1dd8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    1ddc:	6153      	str	r3, [r2, #20]
    1dde:	2240      	movs	r2, #64	; 0x40
    1de0:	4b02      	ldr	r3, [pc, #8]	; (1dec <PWM_0_CLOCK_init+0x18>)
    1de2:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
    1de6:	4770      	bx	lr
    1de8:	40000800 	.word	0x40000800
    1dec:	40001c00 	.word	0x40001c00

00001df0 <PWM_0_init>:
	hri_mclk_set_APBAMASK_TC0_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, TC0_GCLK_ID, CONF_GCLK_TC0_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
}

void PWM_0_init(void)
{
    1df0:	b508      	push	{r3, lr}
	PWM_0_CLOCK_init();
    1df2:	4b05      	ldr	r3, [pc, #20]	; (1e08 <PWM_0_init+0x18>)
    1df4:	4798      	blx	r3
	PWM_0_PORT_init();
	pwm_init(&PWM_0, TC0, _tc_get_pwm());
    1df6:	4b05      	ldr	r3, [pc, #20]	; (1e0c <PWM_0_init+0x1c>)
    1df8:	4798      	blx	r3
    1dfa:	4602      	mov	r2, r0
    1dfc:	4904      	ldr	r1, [pc, #16]	; (1e10 <PWM_0_init+0x20>)
    1dfe:	4805      	ldr	r0, [pc, #20]	; (1e14 <PWM_0_init+0x24>)
    1e00:	4b05      	ldr	r3, [pc, #20]	; (1e18 <PWM_0_init+0x28>)
    1e02:	4798      	blx	r3
    1e04:	bd08      	pop	{r3, pc}
    1e06:	bf00      	nop
    1e08:	00001dd5 	.word	0x00001dd5
    1e0c:	000038a1 	.word	0x000038a1
    1e10:	40003800 	.word	0x40003800
    1e14:	20003ce4 	.word	0x20003ce4
    1e18:	0000235d 	.word	0x0000235d

00001e1c <PWM_1_CLOCK_init>:
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_TC1;
    1e1c:	4a04      	ldr	r2, [pc, #16]	; (1e30 <PWM_1_CLOCK_init+0x14>)
    1e1e:	6953      	ldr	r3, [r2, #20]
    1e20:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
    1e24:	6153      	str	r3, [r2, #20]
    1e26:	2240      	movs	r2, #64	; 0x40
    1e28:	4b02      	ldr	r3, [pc, #8]	; (1e34 <PWM_1_CLOCK_init+0x18>)
    1e2a:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
    1e2e:	4770      	bx	lr
    1e30:	40000800 	.word	0x40000800
    1e34:	40001c00 	.word	0x40001c00

00001e38 <PWM_1_init>:
	hri_mclk_set_APBAMASK_TC1_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, TC1_GCLK_ID, CONF_GCLK_TC1_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
}

void PWM_1_init(void)
{
    1e38:	b508      	push	{r3, lr}
	PWM_1_CLOCK_init();
    1e3a:	4b05      	ldr	r3, [pc, #20]	; (1e50 <PWM_1_init+0x18>)
    1e3c:	4798      	blx	r3
	PWM_1_PORT_init();
	pwm_init(&PWM_1, TC1, _tc_get_pwm());
    1e3e:	4b05      	ldr	r3, [pc, #20]	; (1e54 <PWM_1_init+0x1c>)
    1e40:	4798      	blx	r3
    1e42:	4602      	mov	r2, r0
    1e44:	4904      	ldr	r1, [pc, #16]	; (1e58 <PWM_1_init+0x20>)
    1e46:	4805      	ldr	r0, [pc, #20]	; (1e5c <PWM_1_init+0x24>)
    1e48:	4b05      	ldr	r3, [pc, #20]	; (1e60 <PWM_1_init+0x28>)
    1e4a:	4798      	blx	r3
    1e4c:	bd08      	pop	{r3, pc}
    1e4e:	bf00      	nop
    1e50:	00001e1d 	.word	0x00001e1d
    1e54:	000038a1 	.word	0x000038a1
    1e58:	40003c00 	.word	0x40003c00
    1e5c:	20003e04 	.word	0x20003e04
    1e60:	0000235d 	.word	0x0000235d

00001e64 <PWM_2_CLOCK_init>:
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_TC2;
    1e64:	4a04      	ldr	r2, [pc, #16]	; (1e78 <PWM_2_CLOCK_init+0x14>)
    1e66:	6993      	ldr	r3, [r2, #24]
    1e68:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
    1e6c:	6193      	str	r3, [r2, #24]
    1e6e:	2240      	movs	r2, #64	; 0x40
    1e70:	4b02      	ldr	r3, [pc, #8]	; (1e7c <PWM_2_CLOCK_init+0x18>)
    1e72:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
    1e76:	4770      	bx	lr
    1e78:	40000800 	.word	0x40000800
    1e7c:	40001c00 	.word	0x40001c00

00001e80 <PWM_2_init>:
	hri_mclk_set_APBBMASK_TC2_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, TC2_GCLK_ID, CONF_GCLK_TC2_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
}

void PWM_2_init(void)
{
    1e80:	b508      	push	{r3, lr}
	PWM_2_CLOCK_init();
    1e82:	4b05      	ldr	r3, [pc, #20]	; (1e98 <PWM_2_init+0x18>)
    1e84:	4798      	blx	r3
	PWM_2_PORT_init();
	pwm_init(&PWM_2, TC2, _tc_get_pwm());
    1e86:	4b05      	ldr	r3, [pc, #20]	; (1e9c <PWM_2_init+0x1c>)
    1e88:	4798      	blx	r3
    1e8a:	4602      	mov	r2, r0
    1e8c:	4904      	ldr	r1, [pc, #16]	; (1ea0 <PWM_2_init+0x20>)
    1e8e:	4805      	ldr	r0, [pc, #20]	; (1ea4 <PWM_2_init+0x24>)
    1e90:	4b05      	ldr	r3, [pc, #20]	; (1ea8 <PWM_2_init+0x28>)
    1e92:	4798      	blx	r3
    1e94:	bd08      	pop	{r3, pc}
    1e96:	bf00      	nop
    1e98:	00001e65 	.word	0x00001e65
    1e9c:	000038a1 	.word	0x000038a1
    1ea0:	4101a000 	.word	0x4101a000
    1ea4:	20003d00 	.word	0x20003d00
    1ea8:	0000235d 	.word	0x0000235d

00001eac <TIMER_3_CLOCK_init>:
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_TCC0;
    1eac:	4a04      	ldr	r2, [pc, #16]	; (1ec0 <TIMER_3_CLOCK_init+0x14>)
    1eae:	6993      	ldr	r3, [r2, #24]
    1eb0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    1eb4:	6193      	str	r3, [r2, #24]
    1eb6:	2240      	movs	r2, #64	; 0x40
    1eb8:	4b02      	ldr	r3, [pc, #8]	; (1ec4 <TIMER_3_CLOCK_init+0x18>)
    1eba:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
    1ebe:	4770      	bx	lr
    1ec0:	40000800 	.word	0x40000800
    1ec4:	40001c00 	.word	0x40001c00

00001ec8 <TIMER_3_init>:
	hri_mclk_set_APBBMASK_TCC0_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, TCC0_GCLK_ID, CONF_GCLK_TCC0_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
}

void TIMER_3_init(void)
{
    1ec8:	b508      	push	{r3, lr}
	TIMER_3_CLOCK_init();
    1eca:	4b05      	ldr	r3, [pc, #20]	; (1ee0 <TIMER_3_init+0x18>)
    1ecc:	4798      	blx	r3
	timer_init(&TIMER_3, TCC0, _tcc_get_timer());
    1ece:	4b05      	ldr	r3, [pc, #20]	; (1ee4 <TIMER_3_init+0x1c>)
    1ed0:	4798      	blx	r3
    1ed2:	4602      	mov	r2, r0
    1ed4:	4904      	ldr	r1, [pc, #16]	; (1ee8 <TIMER_3_init+0x20>)
    1ed6:	4805      	ldr	r0, [pc, #20]	; (1eec <TIMER_3_init+0x24>)
    1ed8:	4b05      	ldr	r3, [pc, #20]	; (1ef0 <TIMER_3_init+0x28>)
    1eda:	4798      	blx	r3
    1edc:	bd08      	pop	{r3, pc}
    1ede:	bf00      	nop
    1ee0:	00001ead 	.word	0x00001ead
    1ee4:	00003359 	.word	0x00003359
    1ee8:	41016000 	.word	0x41016000
    1eec:	20003e24 	.word	0x20003e24
    1ef0:	00002479 	.word	0x00002479

00001ef4 <TIMER_4_CLOCK_init>:
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_TCC1;
    1ef4:	4a04      	ldr	r2, [pc, #16]	; (1f08 <TIMER_4_CLOCK_init+0x14>)
    1ef6:	6993      	ldr	r3, [r2, #24]
    1ef8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
    1efc:	6193      	str	r3, [r2, #24]
    1efe:	2240      	movs	r2, #64	; 0x40
    1f00:	4b02      	ldr	r3, [pc, #8]	; (1f0c <TIMER_4_CLOCK_init+0x18>)
    1f02:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
    1f06:	4770      	bx	lr
    1f08:	40000800 	.word	0x40000800
    1f0c:	40001c00 	.word	0x40001c00

00001f10 <TIMER_4_init>:
	hri_mclk_set_APBBMASK_TCC1_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, TCC1_GCLK_ID, CONF_GCLK_TCC1_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
}

void TIMER_4_init(void)
{
    1f10:	b508      	push	{r3, lr}
	TIMER_4_CLOCK_init();
    1f12:	4b05      	ldr	r3, [pc, #20]	; (1f28 <TIMER_4_init+0x18>)
    1f14:	4798      	blx	r3
	timer_init(&TIMER_4, TCC1, _tcc_get_timer());
    1f16:	4b05      	ldr	r3, [pc, #20]	; (1f2c <TIMER_4_init+0x1c>)
    1f18:	4798      	blx	r3
    1f1a:	4602      	mov	r2, r0
    1f1c:	4904      	ldr	r1, [pc, #16]	; (1f30 <TIMER_4_init+0x20>)
    1f1e:	4805      	ldr	r0, [pc, #20]	; (1f34 <TIMER_4_init+0x24>)
    1f20:	4b05      	ldr	r3, [pc, #20]	; (1f38 <TIMER_4_init+0x28>)
    1f22:	4798      	blx	r3
    1f24:	bd08      	pop	{r3, pc}
    1f26:	bf00      	nop
    1f28:	00001ef5 	.word	0x00001ef5
    1f2c:	00003359 	.word	0x00003359
    1f30:	41018000 	.word	0x41018000
    1f34:	20003d6c 	.word	0x20003d6c
    1f38:	00002479 	.word	0x00002479

00001f3c <TIMER_5_CLOCK_init>:
	((Mclk *)hw)->APBCMASK.reg |= MCLK_APBCMASK_TCC2;
    1f3c:	4a04      	ldr	r2, [pc, #16]	; (1f50 <TIMER_5_CLOCK_init+0x14>)
    1f3e:	69d3      	ldr	r3, [r2, #28]
    1f40:	f043 0308 	orr.w	r3, r3, #8
    1f44:	61d3      	str	r3, [r2, #28]
    1f46:	2240      	movs	r2, #64	; 0x40
    1f48:	4b02      	ldr	r3, [pc, #8]	; (1f54 <TIMER_5_CLOCK_init+0x18>)
    1f4a:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
    1f4e:	4770      	bx	lr
    1f50:	40000800 	.word	0x40000800
    1f54:	40001c00 	.word	0x40001c00

00001f58 <TIMER_5_init>:
	hri_mclk_set_APBCMASK_TCC2_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, TCC2_GCLK_ID, CONF_GCLK_TCC2_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
}

void TIMER_5_init(void)
{
    1f58:	b508      	push	{r3, lr}
	TIMER_5_CLOCK_init();
    1f5a:	4b05      	ldr	r3, [pc, #20]	; (1f70 <TIMER_5_init+0x18>)
    1f5c:	4798      	blx	r3
	timer_init(&TIMER_5, TCC2, _tcc_get_timer());
    1f5e:	4b05      	ldr	r3, [pc, #20]	; (1f74 <TIMER_5_init+0x1c>)
    1f60:	4798      	blx	r3
    1f62:	4602      	mov	r2, r0
    1f64:	4904      	ldr	r1, [pc, #16]	; (1f78 <TIMER_5_init+0x20>)
    1f66:	4805      	ldr	r0, [pc, #20]	; (1f7c <TIMER_5_init+0x24>)
    1f68:	4b05      	ldr	r3, [pc, #20]	; (1f80 <TIMER_5_init+0x28>)
    1f6a:	4798      	blx	r3
    1f6c:	bd08      	pop	{r3, pc}
    1f6e:	bf00      	nop
    1f70:	00001f3d 	.word	0x00001f3d
    1f74:	00003359 	.word	0x00003359
    1f78:	42000c00 	.word	0x42000c00
    1f7c:	20003dc4 	.word	0x20003dc4
    1f80:	00002479 	.word	0x00002479

00001f84 <TIMER_6_CLOCK_init>:
	((Mclk *)hw)->APBCMASK.reg |= MCLK_APBCMASK_TCC3;
    1f84:	4a04      	ldr	r2, [pc, #16]	; (1f98 <TIMER_6_CLOCK_init+0x14>)
    1f86:	69d3      	ldr	r3, [r2, #28]
    1f88:	f043 0310 	orr.w	r3, r3, #16
    1f8c:	61d3      	str	r3, [r2, #28]
    1f8e:	2240      	movs	r2, #64	; 0x40
    1f90:	4b02      	ldr	r3, [pc, #8]	; (1f9c <TIMER_6_CLOCK_init+0x18>)
    1f92:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
    1f96:	4770      	bx	lr
    1f98:	40000800 	.word	0x40000800
    1f9c:	40001c00 	.word	0x40001c00

00001fa0 <TIMER_6_init>:
	hri_mclk_set_APBCMASK_TCC3_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, TCC3_GCLK_ID, CONF_GCLK_TCC3_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
}

void TIMER_6_init(void)
{
    1fa0:	b508      	push	{r3, lr}
	TIMER_6_CLOCK_init();
    1fa2:	4b05      	ldr	r3, [pc, #20]	; (1fb8 <TIMER_6_init+0x18>)
    1fa4:	4798      	blx	r3
	timer_init(&TIMER_6, TCC3, _tcc_get_timer());
    1fa6:	4b05      	ldr	r3, [pc, #20]	; (1fbc <TIMER_6_init+0x1c>)
    1fa8:	4798      	blx	r3
    1faa:	4602      	mov	r2, r0
    1fac:	4904      	ldr	r1, [pc, #16]	; (1fc0 <TIMER_6_init+0x20>)
    1fae:	4805      	ldr	r0, [pc, #20]	; (1fc4 <TIMER_6_init+0x24>)
    1fb0:	4b05      	ldr	r3, [pc, #20]	; (1fc8 <TIMER_6_init+0x28>)
    1fb2:	4798      	blx	r3
    1fb4:	bd08      	pop	{r3, pc}
    1fb6:	bf00      	nop
    1fb8:	00001f85 	.word	0x00001f85
    1fbc:	00003359 	.word	0x00003359
    1fc0:	42001000 	.word	0x42001000
    1fc4:	20003de4 	.word	0x20003de4
    1fc8:	00002479 	.word	0x00002479

00001fcc <TIMER_7_CLOCK_init>:
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_TCC4;
    1fcc:	4a04      	ldr	r2, [pc, #16]	; (1fe0 <TIMER_7_CLOCK_init+0x14>)
    1fce:	6a13      	ldr	r3, [r2, #32]
    1fd0:	f043 0310 	orr.w	r3, r3, #16
    1fd4:	6213      	str	r3, [r2, #32]
    1fd6:	2240      	movs	r2, #64	; 0x40
    1fd8:	4b02      	ldr	r3, [pc, #8]	; (1fe4 <TIMER_7_CLOCK_init+0x18>)
    1fda:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
    1fde:	4770      	bx	lr
    1fe0:	40000800 	.word	0x40000800
    1fe4:	40001c00 	.word	0x40001c00

00001fe8 <TIMER_7_init>:
	hri_mclk_set_APBDMASK_TCC4_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, TCC4_GCLK_ID, CONF_GCLK_TCC4_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
}

void TIMER_7_init(void)
{
    1fe8:	b508      	push	{r3, lr}
	TIMER_7_CLOCK_init();
    1fea:	4b05      	ldr	r3, [pc, #20]	; (2000 <TIMER_7_init+0x18>)
    1fec:	4798      	blx	r3
	timer_init(&TIMER_7, TCC4, _tcc_get_timer());
    1fee:	4b05      	ldr	r3, [pc, #20]	; (2004 <TIMER_7_init+0x1c>)
    1ff0:	4798      	blx	r3
    1ff2:	4602      	mov	r2, r0
    1ff4:	4904      	ldr	r1, [pc, #16]	; (2008 <TIMER_7_init+0x20>)
    1ff6:	4805      	ldr	r0, [pc, #20]	; (200c <TIMER_7_init+0x24>)
    1ff8:	4b05      	ldr	r3, [pc, #20]	; (2010 <TIMER_7_init+0x28>)
    1ffa:	4798      	blx	r3
    1ffc:	bd08      	pop	{r3, pc}
    1ffe:	bf00      	nop
    2000:	00001fcd 	.word	0x00001fcd
    2004:	00003359 	.word	0x00003359
    2008:	43001000 	.word	0x43001000
    200c:	20003d38 	.word	0x20003d38
    2010:	00002479 	.word	0x00002479

00002014 <WDT_0_CLOCK_init>:
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_WDT;
    2014:	4a02      	ldr	r2, [pc, #8]	; (2020 <WDT_0_CLOCK_init+0xc>)
    2016:	6953      	ldr	r3, [r2, #20]
    2018:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    201c:	6153      	str	r3, [r2, #20]
    201e:	4770      	bx	lr
    2020:	40000800 	.word	0x40000800

00002024 <WDT_0_init>:
{
	hri_mclk_set_APBAMASK_WDT_bit(MCLK);
}

void WDT_0_init(void)
{
    2024:	b508      	push	{r3, lr}
	WDT_0_CLOCK_init();
    2026:	4b0a      	ldr	r3, [pc, #40]	; (2050 <WDT_0_init+0x2c>)
    2028:	4798      	blx	r3
	ASSERT(wdt && hw);
    202a:	2252      	movs	r2, #82	; 0x52
    202c:	4909      	ldr	r1, [pc, #36]	; (2054 <WDT_0_init+0x30>)
    202e:	2001      	movs	r0, #1
    2030:	4b09      	ldr	r3, [pc, #36]	; (2058 <WDT_0_init+0x34>)
    2032:	4798      	blx	r3
	wdt->dev.hw = (void *)hw;
    2034:	4809      	ldr	r0, [pc, #36]	; (205c <WDT_0_init+0x38>)
    2036:	4b0a      	ldr	r3, [pc, #40]	; (2060 <WDT_0_init+0x3c>)
    2038:	6003      	str	r3, [r0, #0]
	return _wdt_init(&wdt->dev);
    203a:	4b0a      	ldr	r3, [pc, #40]	; (2064 <WDT_0_init+0x40>)
    203c:	4798      	blx	r3

	if(0 == wdt_init(&WDT_0, WDT))
    203e:	b118      	cbz	r0, 2048 <WDT_0_init+0x24>
	{
		DEBUG_PRINT("WDT Initialised");
	}
	else
	{
		DEBUG_PRINT("WDT Failed to initialize");
    2040:	4809      	ldr	r0, [pc, #36]	; (2068 <WDT_0_init+0x44>)
    2042:	4b0a      	ldr	r3, [pc, #40]	; (206c <WDT_0_init+0x48>)
    2044:	4798      	blx	r3
    2046:	bd08      	pop	{r3, pc}
		DEBUG_PRINT("WDT Initialised");
    2048:	4809      	ldr	r0, [pc, #36]	; (2070 <WDT_0_init+0x4c>)
    204a:	4b08      	ldr	r3, [pc, #32]	; (206c <WDT_0_init+0x48>)
    204c:	4798      	blx	r3
    204e:	bd08      	pop	{r3, pc}
    2050:	00002015 	.word	0x00002015
    2054:	00007400 	.word	0x00007400
    2058:	000024bd 	.word	0x000024bd
    205c:	20003d8c 	.word	0x20003d8c
    2060:	40002000 	.word	0x40002000
    2064:	0000391d 	.word	0x0000391d
    2068:	0000742c 	.word	0x0000742c
    206c:	000017c1 	.word	0x000017c1
    2070:	0000741c 	.word	0x0000741c

00002074 <system_init>:
	}
}

void system_init(void)
{
    2074:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 * Currently the following initialization functions are supported:
 *  - System clock initialization
 */
static inline void init_mcu(void)
{
	_init_chip();
    2078:	4b28      	ldr	r3, [pc, #160]	; (211c <system_init+0xa8>)
    207a:	4798      	blx	r3
	init_mcu();

	delay_driver_init();
    207c:	4b28      	ldr	r3, [pc, #160]	; (2120 <system_init+0xac>)
    207e:	4798      	blx	r3

	AC_0_init();
    2080:	4b28      	ldr	r3, [pc, #160]	; (2124 <system_init+0xb0>)
    2082:	4798      	blx	r3

	ADC_0_init();
    2084:	4b28      	ldr	r3, [pc, #160]	; (2128 <system_init+0xb4>)
    2086:	4798      	blx	r3

	ADC_1_init();
    2088:	4b28      	ldr	r3, [pc, #160]	; (212c <system_init+0xb8>)
    208a:	4798      	blx	r3

	DAC_0_init();
    208c:	4b28      	ldr	r3, [pc, #160]	; (2130 <system_init+0xbc>)
    208e:	4798      	blx	r3

	EXTERNAL_IRQ_0_init();
    2090:	4b28      	ldr	r3, [pc, #160]	; (2134 <system_init+0xc0>)
    2092:	4798      	blx	r3

	EVENT_SYSTEM_0_init();
    2094:	4b28      	ldr	r3, [pc, #160]	; (2138 <system_init+0xc4>)
    2096:	4798      	blx	r3

	FLASH_0_init();
    2098:	4b28      	ldr	r3, [pc, #160]	; (213c <system_init+0xc8>)
    209a:	4798      	blx	r3

	SerialDebug_init();
    209c:	4b28      	ldr	r3, [pc, #160]	; (2140 <system_init+0xcc>)
    209e:	4798      	blx	r3
	
	ModemData_init();
    20a0:	4b28      	ldr	r3, [pc, #160]	; (2144 <system_init+0xd0>)
    20a2:	4798      	blx	r3

	PWM_0_init();
    20a4:	4b28      	ldr	r3, [pc, #160]	; (2148 <system_init+0xd4>)
    20a6:	4798      	blx	r3

	PWM_1_init();
    20a8:	4b28      	ldr	r3, [pc, #160]	; (214c <system_init+0xd8>)
    20aa:	4798      	blx	r3

	PWM_2_init();
    20ac:	4b28      	ldr	r3, [pc, #160]	; (2150 <system_init+0xdc>)
    20ae:	4798      	blx	r3
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_TC3;
    20b0:	4c28      	ldr	r4, [pc, #160]	; (2154 <system_init+0xe0>)
    20b2:	69a3      	ldr	r3, [r4, #24]
    20b4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    20b8:	61a3      	str	r3, [r4, #24]
    20ba:	4f27      	ldr	r7, [pc, #156]	; (2158 <system_init+0xe4>)
    20bc:	f04f 0840 	mov.w	r8, #64	; 0x40
    20c0:	f8c7 80e8 	str.w	r8, [r7, #232]	; 0xe8
	timer_init(&TIMER_0, TC3, _tc_get_timer());
    20c4:	4e25      	ldr	r6, [pc, #148]	; (215c <system_init+0xe8>)
    20c6:	47b0      	blx	r6
    20c8:	4602      	mov	r2, r0
    20ca:	4925      	ldr	r1, [pc, #148]	; (2160 <system_init+0xec>)
    20cc:	4825      	ldr	r0, [pc, #148]	; (2164 <system_init+0xf0>)
    20ce:	4d26      	ldr	r5, [pc, #152]	; (2168 <system_init+0xf4>)
    20d0:	47a8      	blx	r5
	((Mclk *)hw)->APBCMASK.reg |= MCLK_APBCMASK_TC4;
    20d2:	69e3      	ldr	r3, [r4, #28]
    20d4:	f043 0320 	orr.w	r3, r3, #32
    20d8:	61e3      	str	r3, [r4, #28]
    20da:	f8c7 80f8 	str.w	r8, [r7, #248]	; 0xf8
	timer_init(&TIMER_1, TC4, _tc_get_timer());
    20de:	47b0      	blx	r6
    20e0:	4602      	mov	r2, r0
    20e2:	4922      	ldr	r1, [pc, #136]	; (216c <system_init+0xf8>)
    20e4:	4822      	ldr	r0, [pc, #136]	; (2170 <system_init+0xfc>)
    20e6:	47a8      	blx	r5
	((Mclk *)hw)->APBCMASK.reg |= MCLK_APBCMASK_TC5;
    20e8:	69e3      	ldr	r3, [r4, #28]
    20ea:	ea43 0308 	orr.w	r3, r3, r8
    20ee:	61e3      	str	r3, [r4, #28]
    20f0:	f8c7 80f8 	str.w	r8, [r7, #248]	; 0xf8
	timer_init(&TIMER_2, TC5, _tc_get_timer());
    20f4:	47b0      	blx	r6
    20f6:	4602      	mov	r2, r0
    20f8:	491e      	ldr	r1, [pc, #120]	; (2174 <system_init+0x100>)
    20fa:	481f      	ldr	r0, [pc, #124]	; (2178 <system_init+0x104>)
    20fc:	47a8      	blx	r5

	TIMER_0_init();
	TIMER_1_init();
	TIMER_2_init();
	TIMER_3_init();
    20fe:	4b1f      	ldr	r3, [pc, #124]	; (217c <system_init+0x108>)
    2100:	4798      	blx	r3

	TIMER_4_init();
    2102:	4b1f      	ldr	r3, [pc, #124]	; (2180 <system_init+0x10c>)
    2104:	4798      	blx	r3

	TIMER_5_init();
    2106:	4b1f      	ldr	r3, [pc, #124]	; (2184 <system_init+0x110>)
    2108:	4798      	blx	r3

	TIMER_6_init();
    210a:	4b1f      	ldr	r3, [pc, #124]	; (2188 <system_init+0x114>)
    210c:	4798      	blx	r3

	TIMER_7_init();
    210e:	4b1f      	ldr	r3, [pc, #124]	; (218c <system_init+0x118>)
    2110:	4798      	blx	r3
	
	WDT_0_init();
    2112:	4b1f      	ldr	r3, [pc, #124]	; (2190 <system_init+0x11c>)
    2114:	4798      	blx	r3
    2116:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    211a:	bf00      	nop
    211c:	00002809 	.word	0x00002809
    2120:	00001dc1 	.word	0x00001dc1
    2124:	000019dd 	.word	0x000019dd
    2128:	00001b95 	.word	0x00001b95
    212c:	00001bdd 	.word	0x00001bdd
    2130:	00001c1d 	.word	0x00001c1d
    2134:	00001c3d 	.word	0x00001c3d
    2138:	00001c65 	.word	0x00001c65
    213c:	00001c91 	.word	0x00001c91
    2140:	00001da5 	.word	0x00001da5
    2144:	00001d1d 	.word	0x00001d1d
    2148:	00001df1 	.word	0x00001df1
    214c:	00001e39 	.word	0x00001e39
    2150:	00001e81 	.word	0x00001e81
    2154:	40000800 	.word	0x40000800
    2158:	40001c00 	.word	0x40001c00
    215c:	00003899 	.word	0x00003899
    2160:	4101c000 	.word	0x4101c000
    2164:	20003e44 	.word	0x20003e44
    2168:	00002479 	.word	0x00002479
    216c:	42001400 	.word	0x42001400
    2170:	20003da4 	.word	0x20003da4
    2174:	42001800 	.word	0x42001800
    2178:	20003cc4 	.word	0x20003cc4
    217c:	00001ec9 	.word	0x00001ec9
    2180:	00001f11 	.word	0x00001f11
    2184:	00001f59 	.word	0x00001f59
    2188:	00001fa1 	.word	0x00001fa1
    218c:	00001fe9 	.word	0x00001fe9
    2190:	00002025 	.word	0x00002025

00002194 <ac_sync_init>:

/**
 * \brief Initialize the AC HAL instance and hardware.
 */
int32_t ac_sync_init(struct ac_sync_descriptor *const descr, void *const hw)
{
    2194:	b538      	push	{r3, r4, r5, lr}
    2196:	460c      	mov	r4, r1
	ASSERT(descr && hw);
    2198:	4605      	mov	r5, r0
    219a:	b158      	cbz	r0, 21b4 <ac_sync_init+0x20>
    219c:	1c08      	adds	r0, r1, #0
    219e:	bf18      	it	ne
    21a0:	2001      	movne	r0, #1
    21a2:	223b      	movs	r2, #59	; 0x3b
    21a4:	4904      	ldr	r1, [pc, #16]	; (21b8 <ac_sync_init+0x24>)
    21a6:	4b05      	ldr	r3, [pc, #20]	; (21bc <ac_sync_init+0x28>)
    21a8:	4798      	blx	r3

	return _ac_sync_init(&descr->device, hw);
    21aa:	4621      	mov	r1, r4
    21ac:	4628      	mov	r0, r5
    21ae:	4b04      	ldr	r3, [pc, #16]	; (21c0 <ac_sync_init+0x2c>)
    21b0:	4798      	blx	r3
}
    21b2:	bd38      	pop	{r3, r4, r5, pc}
    21b4:	2000      	movs	r0, #0
    21b6:	e7f4      	b.n	21a2 <ac_sync_init+0xe>
    21b8:	00007448 	.word	0x00007448
    21bc:	000024bd 	.word	0x000024bd
    21c0:	000026d1 	.word	0x000026d1

000021c4 <adc_sync_init>:

/**
 * \brief Initialize ADC
 */
int32_t adc_sync_init(struct adc_sync_descriptor *const descr, void *const hw, void *const func)
{
    21c4:	b538      	push	{r3, r4, r5, lr}
    21c6:	460c      	mov	r4, r1
	ASSERT(descr && hw);
    21c8:	4605      	mov	r5, r0
    21ca:	b158      	cbz	r0, 21e4 <adc_sync_init+0x20>
    21cc:	1c08      	adds	r0, r1, #0
    21ce:	bf18      	it	ne
    21d0:	2001      	movne	r0, #1
    21d2:	2243      	movs	r2, #67	; 0x43
    21d4:	4904      	ldr	r1, [pc, #16]	; (21e8 <adc_sync_init+0x24>)
    21d6:	4b05      	ldr	r3, [pc, #20]	; (21ec <adc_sync_init+0x28>)
    21d8:	4798      	blx	r3

	return _adc_sync_init(&descr->device, hw);
    21da:	4621      	mov	r1, r4
    21dc:	4628      	mov	r0, r5
    21de:	4b04      	ldr	r3, [pc, #16]	; (21f0 <adc_sync_init+0x2c>)
    21e0:	4798      	blx	r3
}
    21e2:	bd38      	pop	{r3, r4, r5, pc}
    21e4:	2000      	movs	r0, #0
    21e6:	e7f4      	b.n	21d2 <adc_sync_init+0xe>
    21e8:	00007464 	.word	0x00007464
    21ec:	000024bd 	.word	0x000024bd
    21f0:	000027a9 	.word	0x000027a9

000021f4 <atomic_enter_critical>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    21f4:	f3ef 8310 	mrs	r3, PRIMASK
/**
 * \brief Disable interrupts, enter critical section
 */
void atomic_enter_critical(hal_atomic_t volatile *atomic)
{
	*atomic = __get_PRIMASK();
    21f8:	6003      	str	r3, [r0, #0]
  __ASM volatile ("cpsid i" : : : "memory");
    21fa:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
    21fc:	f3bf 8f5f 	dmb	sy
    2200:	4770      	bx	lr

00002202 <atomic_leave_critical>:
    2202:	f3bf 8f5f 	dmb	sy
 * \brief Exit atomic section
 */
void atomic_leave_critical(hal_atomic_t volatile *atomic)
{
	__DMB();
	__set_PRIMASK(*atomic);
    2206:	6803      	ldr	r3, [r0, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
    2208:	f383 8810 	msr	PRIMASK, r3
    220c:	4770      	bx	lr
	...

00002210 <dac_sync_init>:

/**
 * \brief Initialize the DAC HAL instance and hardware.
 */
int32_t dac_sync_init(struct dac_sync_descriptor *const descr, void *const hw)
{
    2210:	b538      	push	{r3, r4, r5, lr}
    2212:	460d      	mov	r5, r1
	uint8_t i;
	int32_t rc;

	ASSERT(descr && hw);
    2214:	4604      	mov	r4, r0
    2216:	b198      	cbz	r0, 2240 <dac_sync_init+0x30>
    2218:	1c08      	adds	r0, r1, #0
    221a:	bf18      	it	ne
    221c:	2001      	movne	r0, #1
    221e:	223c      	movs	r2, #60	; 0x3c
    2220:	4908      	ldr	r1, [pc, #32]	; (2244 <dac_sync_init+0x34>)
    2222:	4b09      	ldr	r3, [pc, #36]	; (2248 <dac_sync_init+0x38>)
    2224:	4798      	blx	r3

	rc = _dac_sync_init(&descr->device, hw);
    2226:	4629      	mov	r1, r5
    2228:	4620      	mov	r0, r4
    222a:	4b08      	ldr	r3, [pc, #32]	; (224c <dac_sync_init+0x3c>)
    222c:	4798      	blx	r3
	if (rc) {
    222e:	4602      	mov	r2, r0
    2230:	b920      	cbnz	r0, 223c <dac_sync_init+0x2c>
		return rc;
	}

	for (i = 0; i < CHANNEL_NUM; i++) {
		descr->sel_ch[i].buffer = NULL;
    2232:	2300      	movs	r3, #0
    2234:	6063      	str	r3, [r4, #4]
		descr->sel_ch[i].length = 0;
    2236:	60a3      	str	r3, [r4, #8]
		descr->sel_ch[i].buffer = NULL;
    2238:	60e3      	str	r3, [r4, #12]
		descr->sel_ch[i].length = 0;
    223a:	6123      	str	r3, [r4, #16]
	}

	return ERR_NONE;
}
    223c:	4610      	mov	r0, r2
    223e:	bd38      	pop	{r3, r4, r5, pc}
    2240:	2000      	movs	r0, #0
    2242:	e7ec      	b.n	221e <dac_sync_init+0xe>
    2244:	00007480 	.word	0x00007480
    2248:	000024bd 	.word	0x000024bd
    224c:	000028c1 	.word	0x000028c1

00002250 <delay_init>:

/**
 * \brief Initialize Delay driver
 */
void delay_init(void *const hw)
{
    2250:	b508      	push	{r3, lr}
	_delay_init(hardware = hw);
    2252:	4b02      	ldr	r3, [pc, #8]	; (225c <delay_init+0xc>)
    2254:	6018      	str	r0, [r3, #0]
    2256:	4b02      	ldr	r3, [pc, #8]	; (2260 <delay_init+0x10>)
    2258:	4798      	blx	r3
    225a:	bd08      	pop	{r3, pc}
    225c:	20000534 	.word	0x20000534
    2260:	00003055 	.word	0x00003055

00002264 <delay_ms>:

/**
 * \brief Perform delay in ms
 */
void delay_ms(const uint16_t ms)
{
    2264:	b510      	push	{r4, lr}
	_delay_cycles(hardware, _get_cycles_for_ms(ms));
    2266:	4b04      	ldr	r3, [pc, #16]	; (2278 <delay_ms+0x14>)
    2268:	681c      	ldr	r4, [r3, #0]
    226a:	4b04      	ldr	r3, [pc, #16]	; (227c <delay_ms+0x18>)
    226c:	4798      	blx	r3
    226e:	4601      	mov	r1, r0
    2270:	4620      	mov	r0, r4
    2272:	4b03      	ldr	r3, [pc, #12]	; (2280 <delay_ms+0x1c>)
    2274:	4798      	blx	r3
    2276:	bd10      	pop	{r4, pc}
    2278:	20000534 	.word	0x20000534
    227c:	000027fd 	.word	0x000027fd
    2280:	00003069 	.word	0x00003069

00002284 <event_system_init>:

/**
 * \brief Initialize event system.
 */
int32_t event_system_init(void)
{
    2284:	b508      	push	{r3, lr}
	return _event_system_init();
    2286:	4b01      	ldr	r3, [pc, #4]	; (228c <event_system_init+0x8>)
    2288:	4798      	blx	r3
}
    228a:	bd08      	pop	{r3, pc}
    228c:	00002afd 	.word	0x00002afd

00002290 <process_ext_irq>:
 * \brief Interrupt processing routine
 *
 * \param[in] pin The pin which triggered the interrupt
 */
static void process_ext_irq(const uint32_t pin)
{
    2290:	b570      	push	{r4, r5, r6, lr}
		middle = (upper + lower) >> 1;
		if (middle >= EXT_IRQ_AMOUNT) {
			return;
		}

		if (ext_irqs[middle].pin == pin) {
    2292:	4b0c      	ldr	r3, [pc, #48]	; (22c4 <process_ext_irq+0x34>)
    2294:	685c      	ldr	r4, [r3, #4]
    2296:	42a0      	cmp	r0, r4
    2298:	d00e      	beq.n	22b8 <process_ext_irq+0x28>
    229a:	2301      	movs	r3, #1
    229c:	2100      	movs	r1, #0
			}
			return;
		}

		if (ext_irqs[middle].pin < pin) {
			lower = middle + 1;
    229e:	461e      	mov	r6, r3
		} else {
			upper = middle - 1;
    22a0:	25ff      	movs	r5, #255	; 0xff
    22a2:	e003      	b.n	22ac <process_ext_irq+0x1c>
    22a4:	462b      	mov	r3, r5
		if (middle >= EXT_IRQ_AMOUNT) {
    22a6:	185a      	adds	r2, r3, r1
    22a8:	0852      	lsrs	r2, r2, #1
    22aa:	d104      	bne.n	22b6 <process_ext_irq+0x26>
		if (ext_irqs[middle].pin < pin) {
    22ac:	42a0      	cmp	r0, r4
    22ae:	d9f9      	bls.n	22a4 <process_ext_irq+0x14>
	while (upper >= lower) {
    22b0:	b13b      	cbz	r3, 22c2 <process_ext_irq+0x32>
			lower = middle + 1;
    22b2:	4631      	mov	r1, r6
    22b4:	e7f7      	b.n	22a6 <process_ext_irq+0x16>
    22b6:	bd70      	pop	{r4, r5, r6, pc}
			if (ext_irqs[middle].cb) {
    22b8:	4b02      	ldr	r3, [pc, #8]	; (22c4 <process_ext_irq+0x34>)
    22ba:	681b      	ldr	r3, [r3, #0]
    22bc:	b10b      	cbz	r3, 22c2 <process_ext_irq+0x32>
				ext_irqs[middle].cb();
    22be:	4798      	blx	r3
    22c0:	bd70      	pop	{r4, r5, r6, pc}
    22c2:	bd70      	pop	{r4, r5, r6, pc}
    22c4:	20000538 	.word	0x20000538

000022c8 <ext_irq_init>:
{
    22c8:	b508      	push	{r3, lr}
		ext_irqs[i].pin = 0xFFFFFFFF;
    22ca:	4b05      	ldr	r3, [pc, #20]	; (22e0 <ext_irq_init+0x18>)
    22cc:	f04f 32ff 	mov.w	r2, #4294967295
    22d0:	605a      	str	r2, [r3, #4]
		ext_irqs[i].cb  = NULL;
    22d2:	2200      	movs	r2, #0
    22d4:	601a      	str	r2, [r3, #0]
	return _ext_irq_init(process_ext_irq);
    22d6:	4803      	ldr	r0, [pc, #12]	; (22e4 <ext_irq_init+0x1c>)
    22d8:	4b03      	ldr	r3, [pc, #12]	; (22e8 <ext_irq_init+0x20>)
    22da:	4798      	blx	r3
}
    22dc:	bd08      	pop	{r3, pc}
    22de:	bf00      	nop
    22e0:	20000538 	.word	0x20000538
    22e4:	00002291 	.word	0x00002291
    22e8:	00002a7d 	.word	0x00002a7d

000022ec <flash_ready>:
 * \internal Ready for a new flash command
 *
 * \param[in] device The pointer to flash device structure
 */
static void flash_ready(struct _flash_device *device)
{
    22ec:	b508      	push	{r3, lr}
	struct flash_descriptor *const descr = CONTAINER_OF(device, struct flash_descriptor, dev);
	if (descr->callbacks.cb_ready) {
    22ee:	6943      	ldr	r3, [r0, #20]
    22f0:	b103      	cbz	r3, 22f4 <flash_ready+0x8>
		descr->callbacks.cb_ready(descr);
    22f2:	4798      	blx	r3
    22f4:	bd08      	pop	{r3, pc}

000022f6 <flash_error>:
 * \internal Error occurs in flash command
 *
 * \param[in] device The pointer to flash device structure
 */
static void flash_error(struct _flash_device *device)
{
    22f6:	b508      	push	{r3, lr}
	struct flash_descriptor *const descr = CONTAINER_OF(device, struct flash_descriptor, dev);
	if (descr->callbacks.cb_error) {
    22f8:	6983      	ldr	r3, [r0, #24]
    22fa:	b103      	cbz	r3, 22fe <flash_error+0x8>
		descr->callbacks.cb_error(descr);
    22fc:	4798      	blx	r3
    22fe:	bd08      	pop	{r3, pc}

00002300 <flash_init>:
{
    2300:	b538      	push	{r3, r4, r5, lr}
    2302:	460d      	mov	r5, r1
	ASSERT(flash && hw);
    2304:	4604      	mov	r4, r0
    2306:	b190      	cbz	r0, 232e <flash_init+0x2e>
    2308:	1c08      	adds	r0, r1, #0
    230a:	bf18      	it	ne
    230c:	2001      	movne	r0, #1
    230e:	2242      	movs	r2, #66	; 0x42
    2310:	4908      	ldr	r1, [pc, #32]	; (2334 <flash_init+0x34>)
    2312:	4b09      	ldr	r3, [pc, #36]	; (2338 <flash_init+0x38>)
    2314:	4798      	blx	r3
	rc = _flash_init(&flash->dev, hw);
    2316:	4629      	mov	r1, r5
    2318:	4620      	mov	r0, r4
    231a:	4b08      	ldr	r3, [pc, #32]	; (233c <flash_init+0x3c>)
    231c:	4798      	blx	r3
	if (rc) {
    231e:	4603      	mov	r3, r0
    2320:	b918      	cbnz	r0, 232a <flash_init+0x2a>
	flash->dev.flash_cb.ready_cb = flash_ready;
    2322:	4a07      	ldr	r2, [pc, #28]	; (2340 <flash_init+0x40>)
    2324:	6022      	str	r2, [r4, #0]
	flash->dev.flash_cb.error_cb = flash_error;
    2326:	4a07      	ldr	r2, [pc, #28]	; (2344 <flash_init+0x44>)
    2328:	6062      	str	r2, [r4, #4]
}
    232a:	4618      	mov	r0, r3
    232c:	bd38      	pop	{r3, r4, r5, pc}
    232e:	2000      	movs	r0, #0
    2330:	e7ed      	b.n	230e <flash_init+0xe>
    2332:	bf00      	nop
    2334:	0000749c 	.word	0x0000749c
    2338:	000024bd 	.word	0x000024bd
    233c:	00002c39 	.word	0x00002c39
    2340:	000022ed 	.word	0x000022ed
    2344:	000022f7 	.word	0x000022f7

00002348 <pwm_period_expired>:

/**
 * \internal Process interrupts caused by period experied
 */
static void pwm_period_expired(struct _pwm_device *device)
{
    2348:	b508      	push	{r3, lr}
	struct pwm_descriptor *const descr = CONTAINER_OF(device, struct pwm_descriptor, device);

	if (descr->pwm_cb.period) {
    234a:	6943      	ldr	r3, [r0, #20]
    234c:	b103      	cbz	r3, 2350 <pwm_period_expired+0x8>
		descr->pwm_cb.period(descr);
    234e:	4798      	blx	r3
    2350:	bd08      	pop	{r3, pc}

00002352 <pwm_detect_fault>:

/**
 * \internal Process interrupts caused by pwm fault
 */
static void pwm_detect_fault(struct _pwm_device *device)
{
    2352:	b508      	push	{r3, lr}
	struct pwm_descriptor *const descr = CONTAINER_OF(device, struct pwm_descriptor, device);

	if (descr->pwm_cb.error) {
    2354:	6983      	ldr	r3, [r0, #24]
    2356:	b103      	cbz	r3, 235a <pwm_detect_fault+0x8>
		descr->pwm_cb.error(descr);
    2358:	4798      	blx	r3
    235a:	bd08      	pop	{r3, pc}

0000235c <pwm_init>:
{
    235c:	b538      	push	{r3, r4, r5, lr}
    235e:	460d      	mov	r5, r1
	ASSERT(descr && hw);
    2360:	4604      	mov	r4, r0
    2362:	b180      	cbz	r0, 2386 <pwm_init+0x2a>
    2364:	1c08      	adds	r0, r1, #0
    2366:	bf18      	it	ne
    2368:	2001      	movne	r0, #1
    236a:	223d      	movs	r2, #61	; 0x3d
    236c:	4907      	ldr	r1, [pc, #28]	; (238c <pwm_init+0x30>)
    236e:	4b08      	ldr	r3, [pc, #32]	; (2390 <pwm_init+0x34>)
    2370:	4798      	blx	r3
	_pwm_init(&descr->device, hw);
    2372:	4629      	mov	r1, r5
    2374:	4620      	mov	r0, r4
    2376:	4b07      	ldr	r3, [pc, #28]	; (2394 <pwm_init+0x38>)
    2378:	4798      	blx	r3
	descr->device.callback.pwm_period_cb = pwm_period_expired;
    237a:	4b07      	ldr	r3, [pc, #28]	; (2398 <pwm_init+0x3c>)
    237c:	6023      	str	r3, [r4, #0]
	descr->device.callback.pwm_error_cb  = pwm_detect_fault;
    237e:	4b07      	ldr	r3, [pc, #28]	; (239c <pwm_init+0x40>)
    2380:	6063      	str	r3, [r4, #4]
}
    2382:	2000      	movs	r0, #0
    2384:	bd38      	pop	{r3, r4, r5, pc}
    2386:	2000      	movs	r0, #0
    2388:	e7ef      	b.n	236a <pwm_init+0xe>
    238a:	bf00      	nop
    238c:	000074b4 	.word	0x000074b4
    2390:	000024bd 	.word	0x000024bd
    2394:	00003781 	.word	0x00003781
    2398:	00002349 	.word	0x00002349
    239c:	00002353 	.word	0x00002353

000023a0 <timer_add_timer_task>:
 * \param[in] head The pointer to the head of timer task list
 * \param[in] task The pointer to task to add
 * \param[in] time Current timer time
 */
static void timer_add_timer_task(struct list_descriptor *list, struct timer_task *const new_task, const uint32_t time)
{
    23a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    23a2:	4684      	mov	ip, r0
 * \return A pointer to the head of the given list or NULL if the list is
 * empty
 */
static inline void *list_get_head(const struct list_descriptor *const list)
{
	return (void *)list->head;
    23a4:	6807      	ldr	r7, [r0, #0]
	struct timer_task *it, *prev = NULL, *head = (struct timer_task *)list_get_head(list);

	if (!head) {
    23a6:	b12f      	cbz	r7, 23b4 <timer_add_timer_task+0x14>
		if (it->time_label <= time) {
			time_left = it->interval - (time - it->time_label);
		} else {
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
		}
		if (time_left >= new_task->interval)
    23a8:	688d      	ldr	r5, [r1, #8]
    23aa:	463c      	mov	r4, r7
    23ac:	2600      	movs	r6, #0
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
    23ae:	f1c2 0e01 	rsb	lr, r2, #1
    23b2:	e00b      	b.n	23cc <timer_add_timer_task+0x2c>
		list_insert_as_head(list, new_task);
    23b4:	4b0e      	ldr	r3, [pc, #56]	; (23f0 <timer_add_timer_task+0x50>)
    23b6:	4798      	blx	r3
		return;
    23b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
    23ba:	4473      	add	r3, lr
    23bc:	68a0      	ldr	r0, [r4, #8]
    23be:	4403      	add	r3, r0
		if (time_left >= new_task->interval)
    23c0:	42ab      	cmp	r3, r5
    23c2:	d20a      	bcs.n	23da <timer_add_timer_task+0x3a>
 * \return A pointer to the next list element or NULL if there is not next
 * element
 */
static inline void *list_get_next_element(const void *const element)
{
	return element ? ((struct list_element *)element)->next : NULL;
    23c4:	6823      	ldr	r3, [r4, #0]
    23c6:	4626      	mov	r6, r4
	for (it = head; it; it = (struct timer_task *)list_get_next_element(it)) {
    23c8:	b153      	cbz	r3, 23e0 <timer_add_timer_task+0x40>
    23ca:	461c      	mov	r4, r3
		if (it->time_label <= time) {
    23cc:	6863      	ldr	r3, [r4, #4]
    23ce:	4293      	cmp	r3, r2
    23d0:	d8f3      	bhi.n	23ba <timer_add_timer_task+0x1a>
			time_left = it->interval - (time - it->time_label);
    23d2:	68a0      	ldr	r0, [r4, #8]
    23d4:	4403      	add	r3, r0
    23d6:	1a9b      	subs	r3, r3, r2
    23d8:	e7f2      	b.n	23c0 <timer_add_timer_task+0x20>
			break;
		prev = it;
	}

	if (it == head) {
    23da:	42a7      	cmp	r7, r4
    23dc:	d004      	beq.n	23e8 <timer_add_timer_task+0x48>
    23de:	4634      	mov	r4, r6
		list_insert_as_head(list, new_task);
	} else {
		list_insert_after(prev, new_task);
    23e0:	4620      	mov	r0, r4
    23e2:	4b04      	ldr	r3, [pc, #16]	; (23f4 <timer_add_timer_task+0x54>)
    23e4:	4798      	blx	r3
    23e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		list_insert_as_head(list, new_task);
    23e8:	4660      	mov	r0, ip
    23ea:	4b01      	ldr	r3, [pc, #4]	; (23f0 <timer_add_timer_task+0x50>)
    23ec:	4798      	blx	r3
    23ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    23f0:	000024e5 	.word	0x000024e5
    23f4:	00002511 	.word	0x00002511

000023f8 <timer_process_counted>:

/**
 * \internal Process interrupts
 */
static void timer_process_counted(struct _timer_device *device)
{
    23f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	return (void *)list->head;
    23fc:	6944      	ldr	r4, [r0, #20]
	struct timer_descriptor *timer = CONTAINER_OF(device, struct timer_descriptor, device);
	struct timer_task *      it    = (struct timer_task *)list_get_head(&timer->tasks);
	uint32_t                 time  = ++timer->time;
    23fe:	6907      	ldr	r7, [r0, #16]
    2400:	3701      	adds	r7, #1
    2402:	6107      	str	r7, [r0, #16]

	if ((timer->flags & TIMER_FLAG_QUEUE_IS_TAKEN) || (timer->flags & TIMER_FLAG_INTERRUPT_TRIGERRED)) {
    2404:	7e03      	ldrb	r3, [r0, #24]
    2406:	f013 0f01 	tst.w	r3, #1
    240a:	d113      	bne.n	2434 <timer_process_counted+0x3c>
    240c:	7e03      	ldrb	r3, [r0, #24]
    240e:	f013 0f02 	tst.w	r3, #2
    2412:	d10f      	bne.n	2434 <timer_process_counted+0x3c>
		timer->flags |= TIMER_FLAG_INTERRUPT_TRIGERRED;
		return;
	}

	while (it && ((time - it->time_label) >= it->interval)) {
    2414:	b354      	cbz	r4, 246c <timer_process_counted+0x74>
    2416:	6863      	ldr	r3, [r4, #4]
    2418:	1afb      	subs	r3, r7, r3
    241a:	68a2      	ldr	r2, [r4, #8]
    241c:	4293      	cmp	r3, r2
    241e:	d307      	bcc.n	2430 <timer_process_counted+0x38>
    2420:	4606      	mov	r6, r0
		struct timer_task *tmp = it;

		list_remove_head(&timer->tasks);
    2422:	f100 0814 	add.w	r8, r0, #20
    2426:	f8df 9048 	ldr.w	r9, [pc, #72]	; 2470 <timer_process_counted+0x78>
		if (TIMER_TASK_REPEAT == tmp->mode) {
			tmp->time_label = time;
			timer_add_timer_task(&timer->tasks, tmp, time);
    242a:	f8df a048 	ldr.w	sl, [pc, #72]	; 2474 <timer_process_counted+0x7c>
    242e:	e012      	b.n	2456 <timer_process_counted+0x5e>
    2430:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		timer->flags |= TIMER_FLAG_INTERRUPT_TRIGERRED;
    2434:	7e03      	ldrb	r3, [r0, #24]
    2436:	f043 0302 	orr.w	r3, r3, #2
    243a:	7603      	strb	r3, [r0, #24]
		return;
    243c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    2440:	6975      	ldr	r5, [r6, #20]
		}
		it = (struct timer_task *)list_get_head(&timer->tasks);

		tmp->cb(tmp);
    2442:	68e3      	ldr	r3, [r4, #12]
    2444:	4620      	mov	r0, r4
    2446:	4798      	blx	r3
	while (it && ((time - it->time_label) >= it->interval)) {
    2448:	b185      	cbz	r5, 246c <timer_process_counted+0x74>
		it = (struct timer_task *)list_get_head(&timer->tasks);
    244a:	462c      	mov	r4, r5
	while (it && ((time - it->time_label) >= it->interval)) {
    244c:	686b      	ldr	r3, [r5, #4]
    244e:	1afb      	subs	r3, r7, r3
    2450:	68aa      	ldr	r2, [r5, #8]
    2452:	4293      	cmp	r3, r2
    2454:	d30a      	bcc.n	246c <timer_process_counted+0x74>
		list_remove_head(&timer->tasks);
    2456:	4640      	mov	r0, r8
    2458:	47c8      	blx	r9
		if (TIMER_TASK_REPEAT == tmp->mode) {
    245a:	7c23      	ldrb	r3, [r4, #16]
    245c:	2b01      	cmp	r3, #1
    245e:	d1ef      	bne.n	2440 <timer_process_counted+0x48>
			tmp->time_label = time;
    2460:	6067      	str	r7, [r4, #4]
			timer_add_timer_task(&timer->tasks, tmp, time);
    2462:	463a      	mov	r2, r7
    2464:	4621      	mov	r1, r4
    2466:	4640      	mov	r0, r8
    2468:	47d0      	blx	sl
    246a:	e7e9      	b.n	2440 <timer_process_counted+0x48>
    246c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    2470:	00002519 	.word	0x00002519
    2474:	000023a1 	.word	0x000023a1

00002478 <timer_init>:
{
    2478:	b570      	push	{r4, r5, r6, lr}
    247a:	460e      	mov	r6, r1
    247c:	4615      	mov	r5, r2
	ASSERT(descr && hw && func);
    247e:	4604      	mov	r4, r0
    2480:	b190      	cbz	r0, 24a8 <timer_init+0x30>
    2482:	b199      	cbz	r1, 24ac <timer_init+0x34>
    2484:	1c10      	adds	r0, r2, #0
    2486:	bf18      	it	ne
    2488:	2001      	movne	r0, #1
    248a:	2245      	movs	r2, #69	; 0x45
    248c:	4908      	ldr	r1, [pc, #32]	; (24b0 <timer_init+0x38>)
    248e:	4b09      	ldr	r3, [pc, #36]	; (24b4 <timer_init+0x3c>)
    2490:	4798      	blx	r3
	descr->func = func;
    2492:	4620      	mov	r0, r4
    2494:	f840 5b04 	str.w	r5, [r0], #4
	descr->func->init(&descr->device, hw);
    2498:	682b      	ldr	r3, [r5, #0]
    249a:	4631      	mov	r1, r6
    249c:	4798      	blx	r3
	descr->time                           = 0;
    249e:	2000      	movs	r0, #0
    24a0:	6160      	str	r0, [r4, #20]
	descr->device.timer_cb.period_expired = timer_process_counted;
    24a2:	4b05      	ldr	r3, [pc, #20]	; (24b8 <timer_init+0x40>)
    24a4:	6063      	str	r3, [r4, #4]
}
    24a6:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(descr && hw && func);
    24a8:	2000      	movs	r0, #0
    24aa:	e7ee      	b.n	248a <timer_init+0x12>
    24ac:	2000      	movs	r0, #0
    24ae:	e7ec      	b.n	248a <timer_init+0x12>
    24b0:	000074cc 	.word	0x000074cc
    24b4:	000024bd 	.word	0x000024bd
    24b8:	000023f9 	.word	0x000023f9

000024bc <assert>:
/**
 * \brief Assert function
 */
void assert(const bool condition, const char *const file, const int line)
{
	if (!(condition)) {
    24bc:	b900      	cbnz	r0, 24c0 <assert+0x4>
		__asm("BKPT #0");
    24be:	be00      	bkpt	0x0000
    24c0:	4770      	bx	lr

000024c2 <is_list_element>:
 * \brief Check whether element belongs to list
 */
bool is_list_element(const struct list_descriptor *const list, const void *const element)
{
	struct list_element *it;
	for (it = list->head; it; it = it->next) {
    24c2:	6803      	ldr	r3, [r0, #0]
    24c4:	b14b      	cbz	r3, 24da <is_list_element+0x18>
		if (it == element) {
    24c6:	428b      	cmp	r3, r1
    24c8:	d009      	beq.n	24de <is_list_element+0x1c>
	for (it = list->head; it; it = it->next) {
    24ca:	681b      	ldr	r3, [r3, #0]
    24cc:	b11b      	cbz	r3, 24d6 <is_list_element+0x14>
		if (it == element) {
    24ce:	4299      	cmp	r1, r3
    24d0:	d1fb      	bne.n	24ca <is_list_element+0x8>
			return true;
    24d2:	2001      	movs	r0, #1
		}
	}

	return false;
}
    24d4:	4770      	bx	lr
	return false;
    24d6:	2000      	movs	r0, #0
    24d8:	4770      	bx	lr
    24da:	2000      	movs	r0, #0
    24dc:	4770      	bx	lr
			return true;
    24de:	2001      	movs	r0, #1
    24e0:	4770      	bx	lr
	...

000024e4 <list_insert_as_head>:

/**
 * \brief Insert an element as list head
 */
void list_insert_as_head(struct list_descriptor *const list, void *const element)
{
    24e4:	b538      	push	{r3, r4, r5, lr}
    24e6:	4604      	mov	r4, r0
    24e8:	460d      	mov	r5, r1
	ASSERT(!is_list_element(list, element));
    24ea:	4b06      	ldr	r3, [pc, #24]	; (2504 <list_insert_as_head+0x20>)
    24ec:	4798      	blx	r3
    24ee:	f080 0001 	eor.w	r0, r0, #1
    24f2:	2243      	movs	r2, #67	; 0x43
    24f4:	4904      	ldr	r1, [pc, #16]	; (2508 <list_insert_as_head+0x24>)
    24f6:	b2c0      	uxtb	r0, r0
    24f8:	4b04      	ldr	r3, [pc, #16]	; (250c <list_insert_as_head+0x28>)
    24fa:	4798      	blx	r3

	((struct list_element *)element)->next = list->head;
    24fc:	6823      	ldr	r3, [r4, #0]
    24fe:	602b      	str	r3, [r5, #0]
	list->head                             = (struct list_element *)element;
    2500:	6025      	str	r5, [r4, #0]
    2502:	bd38      	pop	{r3, r4, r5, pc}
    2504:	000024c3 	.word	0x000024c3
    2508:	000074e4 	.word	0x000074e4
    250c:	000024bd 	.word	0x000024bd

00002510 <list_insert_after>:
/**
 * \brief Insert an element after the given list element
 */
void list_insert_after(void *const after, void *const element)
{
	((struct list_element *)element)->next = ((struct list_element *)after)->next;
    2510:	6803      	ldr	r3, [r0, #0]
    2512:	600b      	str	r3, [r1, #0]
	((struct list_element *)after)->next   = (struct list_element *)element;
    2514:	6001      	str	r1, [r0, #0]
    2516:	4770      	bx	lr

00002518 <list_remove_head>:
/**
 * \brief Removes list head
 */
void *list_remove_head(struct list_descriptor *const list)
{
	if (list->head) {
    2518:	6803      	ldr	r3, [r0, #0]
    251a:	b10b      	cbz	r3, 2520 <list_remove_head+0x8>
		struct list_element *tmp = list->head;

		list->head = list->head->next;
    251c:	681a      	ldr	r2, [r3, #0]
    251e:	6002      	str	r2, [r0, #0]
		return (void *)tmp;
	}

	return NULL;
}
    2520:	4618      	mov	r0, r3
    2522:	4770      	bx	lr

00002524 <ringbuffer_init>:

/**
 * \brief Ringbuffer init
 */
int32_t ringbuffer_init(struct ringbuffer *const rb, void *buf, uint32_t size)
{
    2524:	b570      	push	{r4, r5, r6, lr}
    2526:	460e      	mov	r6, r1
    2528:	4615      	mov	r5, r2
	ASSERT(rb && buf && size);
    252a:	4604      	mov	r4, r0
    252c:	b178      	cbz	r0, 254e <ringbuffer_init+0x2a>
    252e:	b181      	cbz	r1, 2552 <ringbuffer_init+0x2e>
    2530:	b1a2      	cbz	r2, 255c <ringbuffer_init+0x38>
    2532:	2001      	movs	r0, #1
    2534:	2232      	movs	r2, #50	; 0x32
    2536:	490d      	ldr	r1, [pc, #52]	; (256c <ringbuffer_init+0x48>)
    2538:	4b0d      	ldr	r3, [pc, #52]	; (2570 <ringbuffer_init+0x4c>)
    253a:	4798      	blx	r3

	/*
	 * buf size must be aligned to power of 2
	 */
	if ((size & (size - 1)) != 0) {
    253c:	1e6b      	subs	r3, r5, #1
    253e:	421d      	tst	r5, r3
    2540:	d109      	bne.n	2556 <ringbuffer_init+0x32>
		return ERR_INVALID_ARG;
	}

	/* size - 1 is faster in calculation */
	rb->size        = size - 1;
    2542:	6063      	str	r3, [r4, #4]
	rb->read_index  = 0;
    2544:	2000      	movs	r0, #0
    2546:	60a0      	str	r0, [r4, #8]
	rb->write_index = rb->read_index;
    2548:	60e0      	str	r0, [r4, #12]
	rb->buf         = (uint8_t *)buf;
    254a:	6026      	str	r6, [r4, #0]

	return ERR_NONE;
    254c:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(rb && buf && size);
    254e:	2000      	movs	r0, #0
    2550:	e7f0      	b.n	2534 <ringbuffer_init+0x10>
    2552:	2000      	movs	r0, #0
    2554:	e7ee      	b.n	2534 <ringbuffer_init+0x10>
		return ERR_INVALID_ARG;
    2556:	f06f 000c 	mvn.w	r0, #12
    255a:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(rb && buf && size);
    255c:	2232      	movs	r2, #50	; 0x32
    255e:	4903      	ldr	r1, [pc, #12]	; (256c <ringbuffer_init+0x48>)
    2560:	2000      	movs	r0, #0
    2562:	4b03      	ldr	r3, [pc, #12]	; (2570 <ringbuffer_init+0x4c>)
    2564:	4798      	blx	r3
	if ((size & (size - 1)) != 0) {
    2566:	1e6b      	subs	r3, r5, #1
    2568:	e7eb      	b.n	2542 <ringbuffer_init+0x1e>
    256a:	bf00      	nop
    256c:	00007504 	.word	0x00007504
    2570:	000024bd 	.word	0x000024bd

00002574 <ringbuffer_get>:
/**
 * \brief Get one byte from ringbuffer
 *
 */
int32_t ringbuffer_get(struct ringbuffer *const rb, uint8_t *data)
{
    2574:	b538      	push	{r3, r4, r5, lr}
    2576:	460d      	mov	r5, r1
	ASSERT(rb && data);
    2578:	4604      	mov	r4, r0
    257a:	b1a0      	cbz	r0, 25a6 <ringbuffer_get+0x32>
    257c:	1c08      	adds	r0, r1, #0
    257e:	bf18      	it	ne
    2580:	2001      	movne	r0, #1
    2582:	224a      	movs	r2, #74	; 0x4a
    2584:	490a      	ldr	r1, [pc, #40]	; (25b0 <ringbuffer_get+0x3c>)
    2586:	4b0b      	ldr	r3, [pc, #44]	; (25b4 <ringbuffer_get+0x40>)
    2588:	4798      	blx	r3

	if (rb->write_index != rb->read_index) {
    258a:	68a3      	ldr	r3, [r4, #8]
    258c:	68e2      	ldr	r2, [r4, #12]
    258e:	429a      	cmp	r2, r3
    2590:	d00b      	beq.n	25aa <ringbuffer_get+0x36>
		*data = rb->buf[rb->read_index & rb->size];
    2592:	6862      	ldr	r2, [r4, #4]
    2594:	4013      	ands	r3, r2
    2596:	6822      	ldr	r2, [r4, #0]
    2598:	5cd3      	ldrb	r3, [r2, r3]
    259a:	702b      	strb	r3, [r5, #0]
		rb->read_index++;
    259c:	68a3      	ldr	r3, [r4, #8]
    259e:	3301      	adds	r3, #1
    25a0:	60a3      	str	r3, [r4, #8]
		return ERR_NONE;
    25a2:	2000      	movs	r0, #0
    25a4:	bd38      	pop	{r3, r4, r5, pc}
    25a6:	2000      	movs	r0, #0
    25a8:	e7eb      	b.n	2582 <ringbuffer_get+0xe>
	}

	return ERR_NOT_FOUND;
    25aa:	f06f 0009 	mvn.w	r0, #9
}
    25ae:	bd38      	pop	{r3, r4, r5, pc}
    25b0:	00007504 	.word	0x00007504
    25b4:	000024bd 	.word	0x000024bd

000025b8 <ringbuffer_put>:
/**
 * \brief Put one byte to ringbuffer
 *
 */
int32_t ringbuffer_put(struct ringbuffer *const rb, uint8_t data)
{
    25b8:	b538      	push	{r3, r4, r5, lr}
    25ba:	460d      	mov	r5, r1
	ASSERT(rb);
    25bc:	4604      	mov	r4, r0
    25be:	225b      	movs	r2, #91	; 0x5b
    25c0:	490b      	ldr	r1, [pc, #44]	; (25f0 <ringbuffer_put+0x38>)
    25c2:	3000      	adds	r0, #0
    25c4:	bf18      	it	ne
    25c6:	2001      	movne	r0, #1
    25c8:	4b0a      	ldr	r3, [pc, #40]	; (25f4 <ringbuffer_put+0x3c>)
    25ca:	4798      	blx	r3

	rb->buf[rb->write_index & rb->size] = data;
    25cc:	68e3      	ldr	r3, [r4, #12]
    25ce:	6862      	ldr	r2, [r4, #4]
    25d0:	4013      	ands	r3, r2
    25d2:	6822      	ldr	r2, [r4, #0]
    25d4:	54d5      	strb	r5, [r2, r3]

	/*
	 * buffer full strategy: new data will overwrite the oldest data in
	 * the buffer
	 */
	if ((rb->write_index - rb->read_index) > rb->size) {
    25d6:	68e3      	ldr	r3, [r4, #12]
    25d8:	6861      	ldr	r1, [r4, #4]
    25da:	68a2      	ldr	r2, [r4, #8]
    25dc:	1a9a      	subs	r2, r3, r2
    25de:	428a      	cmp	r2, r1
		rb->read_index = rb->write_index - rb->size;
    25e0:	bf84      	itt	hi
    25e2:	1a59      	subhi	r1, r3, r1
    25e4:	60a1      	strhi	r1, [r4, #8]
	}

	rb->write_index++;
    25e6:	3301      	adds	r3, #1
    25e8:	60e3      	str	r3, [r4, #12]

	return ERR_NONE;
}
    25ea:	2000      	movs	r0, #0
    25ec:	bd38      	pop	{r3, r4, r5, pc}
    25ee:	bf00      	nop
    25f0:	00007504 	.word	0x00007504
    25f4:	000024bd 	.word	0x000024bd

000025f8 <ringbuffer_num>:

/**
 * \brief Return the element number of ringbuffer
 */
uint32_t ringbuffer_num(const struct ringbuffer *const rb)
{
    25f8:	b510      	push	{r4, lr}
	ASSERT(rb);
    25fa:	4604      	mov	r4, r0
    25fc:	2271      	movs	r2, #113	; 0x71
    25fe:	4905      	ldr	r1, [pc, #20]	; (2614 <ringbuffer_num+0x1c>)
    2600:	3000      	adds	r0, #0
    2602:	bf18      	it	ne
    2604:	2001      	movne	r0, #1
    2606:	4b04      	ldr	r3, [pc, #16]	; (2618 <ringbuffer_num+0x20>)
    2608:	4798      	blx	r3

	return rb->write_index - rb->read_index;
    260a:	68e0      	ldr	r0, [r4, #12]
    260c:	68a3      	ldr	r3, [r4, #8]
}
    260e:	1ac0      	subs	r0, r0, r3
    2610:	bd10      	pop	{r4, pc}
    2612:	bf00      	nop
    2614:	00007504 	.word	0x00007504
    2618:	000024bd 	.word	0x000024bd

0000261c <ringbuffer_flush>:

/**
 * \brief Flush ringbuffer
 */
uint32_t ringbuffer_flush(struct ringbuffer *const rb)
{
    261c:	b510      	push	{r4, lr}
	ASSERT(rb);
    261e:	4604      	mov	r4, r0
    2620:	227b      	movs	r2, #123	; 0x7b
    2622:	4905      	ldr	r1, [pc, #20]	; (2638 <ringbuffer_flush+0x1c>)
    2624:	3000      	adds	r0, #0
    2626:	bf18      	it	ne
    2628:	2001      	movne	r0, #1
    262a:	4b04      	ldr	r3, [pc, #16]	; (263c <ringbuffer_flush+0x20>)
    262c:	4798      	blx	r3

	rb->read_index = rb->write_index;
    262e:	68e3      	ldr	r3, [r4, #12]
    2630:	60a3      	str	r3, [r4, #8]

	return ERR_NONE;
}
    2632:	2000      	movs	r0, #0
    2634:	bd10      	pop	{r4, pc}
    2636:	bf00      	nop
    2638:	00007504 	.word	0x00007504
    263c:	000024bd 	.word	0x000024bd

00002640 <_sbrk>:

/**
 * \brief Replacement of C library of _sbrk
 */
extern caddr_t _sbrk(int incr)
{
    2640:	4603      	mov	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *       prev_heap;

	if (heap == NULL) {
    2642:	4a06      	ldr	r2, [pc, #24]	; (265c <_sbrk+0x1c>)
    2644:	6812      	ldr	r2, [r2, #0]
    2646:	b122      	cbz	r2, 2652 <_sbrk+0x12>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    2648:	4a04      	ldr	r2, [pc, #16]	; (265c <_sbrk+0x1c>)
    264a:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    264c:	4403      	add	r3, r0
    264e:	6013      	str	r3, [r2, #0]

	return (caddr_t)prev_heap;
}
    2650:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    2652:	4903      	ldr	r1, [pc, #12]	; (2660 <_sbrk+0x20>)
    2654:	4a01      	ldr	r2, [pc, #4]	; (265c <_sbrk+0x1c>)
    2656:	6011      	str	r1, [r2, #0]
    2658:	e7f6      	b.n	2648 <_sbrk+0x8>
    265a:	bf00      	nop
    265c:	20000540 	.word	0x20000540
    2660:	20013e78 	.word	0x20013e78

00002664 <_ac_init>:
 * \brief Initialize AC
 *
 * \param[in] hw The pointer to hardware instance
 */
static int32_t _ac_init(void *const hw)
{
    2664:	b510      	push	{r4, lr}
    2666:	4604      	mov	r4, r0
	ASSERT(hw == AC);
    2668:	f44f 7281 	mov.w	r2, #258	; 0x102
    266c:	4915      	ldr	r1, [pc, #84]	; (26c4 <_ac_init+0x60>)
    266e:	4816      	ldr	r0, [pc, #88]	; (26c8 <_ac_init+0x64>)
    2670:	4284      	cmp	r4, r0
    2672:	bf14      	ite	ne
    2674:	2000      	movne	r0, #0
    2676:	2001      	moveq	r0, #1
    2678:	4b14      	ldr	r3, [pc, #80]	; (26cc <_ac_init+0x68>)
    267a:	4798      	blx	r3
typedef uint8_t  hri_ac_statusb_reg_t;
typedef uint8_t  hri_ac_winctrl_reg_t;

static inline void hri_ac_wait_for_sync(const void *const hw, hri_ac_syncbusy_reg_t reg)
{
	while (((Ac *)hw)->SYNCBUSY.reg & reg) {
    267c:	6a23      	ldr	r3, [r4, #32]
    267e:	f013 0f01 	tst.w	r3, #1
    2682:	d1fb      	bne.n	267c <_ac_init+0x18>
    2684:	6a23      	ldr	r3, [r4, #32]
    2686:	f013 0f03 	tst.w	r3, #3
    268a:	d1fb      	bne.n	2684 <_ac_init+0x20>

static inline bool hri_ac_get_CTRLA_ENABLE_bit(const void *const hw)
{
	uint8_t tmp;
	hri_ac_wait_for_sync(hw, AC_SYNCBUSY_SWRST | AC_SYNCBUSY_ENABLE);
	tmp = ((Ac *)hw)->CTRLA.reg;
    268c:	7823      	ldrb	r3, [r4, #0]

	hri_ac_wait_for_sync(hw, AC_SYNCBUSY_SWRST);
	if (hri_ac_get_CTRLA_ENABLE_bit(hw)) {
    268e:	f013 0f02 	tst.w	r3, #2
    2692:	d114      	bne.n	26be <_ac_init+0x5a>
	while (((Ac *)hw)->SYNCBUSY.reg & reg) {
    2694:	6a23      	ldr	r3, [r4, #32]
    2696:	f013 0f01 	tst.w	r3, #1
    269a:	d1fb      	bne.n	2694 <_ac_init+0x30>
	((Ac *)hw)->CTRLA.reg |= AC_CTRLA_SWRST;
    269c:	7823      	ldrb	r3, [r4, #0]
    269e:	f043 0301 	orr.w	r3, r3, #1
    26a2:	7023      	strb	r3, [r4, #0]
	while (((Ac *)hw)->SYNCBUSY.reg & reg) {
    26a4:	6a23      	ldr	r3, [r4, #32]
    26a6:	f013 0f01 	tst.w	r3, #1
    26aa:	d1fb      	bne.n	26a4 <_ac_init+0x40>
}

static inline void hri_ac_write_COMPCTRL_reg(const void *const hw, uint8_t index, hri_ac_compctrl_reg_t data)
{
	AC_CRITICAL_SECTION_ENTER();
	((Ac *)hw)->COMPCTRL[index].reg = data;
    26ac:	f44f 63c0 	mov.w	r3, #1536	; 0x600
    26b0:	6123      	str	r3, [r4, #16]
	((Ac *)hw)->SCALER[index].reg = data;
    26b2:	2000      	movs	r0, #0
    26b4:	7320      	strb	r0, [r4, #12]
	((Ac *)hw)->COMPCTRL[index].reg = data;
    26b6:	6163      	str	r3, [r4, #20]
	((Ac *)hw)->SCALER[index].reg = data;
    26b8:	7360      	strb	r0, [r4, #13]
	((Ac *)hw)->EVCTRL.reg = data;
    26ba:	8060      	strh	r0, [r4, #2]
	hri_ac_write_SCALER_reg(hw, 0, _ac.comp_scaler0);
	hri_ac_write_COMPCTRL_reg(hw, 1, _ac.comp_ctrl1);
	hri_ac_write_SCALER_reg(hw, 1, _ac.comp_scaler1);
	hri_ac_write_EVCTRL_reg(hw, _ac.ev_ctrl);

	return ERR_NONE;
    26bc:	bd10      	pop	{r4, pc}
		return ERR_DENIED;
    26be:	f06f 0010 	mvn.w	r0, #16
}
    26c2:	bd10      	pop	{r4, pc}
    26c4:	00007528 	.word	0x00007528
    26c8:	42002000 	.word	0x42002000
    26cc:	000024bd 	.word	0x000024bd

000026d0 <_ac_sync_init>:
{
    26d0:	b538      	push	{r3, r4, r5, lr}
    26d2:	460c      	mov	r4, r1
	ASSERT(device);
    26d4:	4605      	mov	r5, r0
    26d6:	226c      	movs	r2, #108	; 0x6c
    26d8:	4905      	ldr	r1, [pc, #20]	; (26f0 <_ac_sync_init+0x20>)
    26da:	3000      	adds	r0, #0
    26dc:	bf18      	it	ne
    26de:	2001      	movne	r0, #1
    26e0:	4b04      	ldr	r3, [pc, #16]	; (26f4 <_ac_sync_init+0x24>)
    26e2:	4798      	blx	r3
	device->hw = hw;
    26e4:	602c      	str	r4, [r5, #0]
	return _ac_init(hw);
    26e6:	4620      	mov	r0, r4
    26e8:	4b03      	ldr	r3, [pc, #12]	; (26f8 <_ac_sync_init+0x28>)
    26ea:	4798      	blx	r3
}
    26ec:	bd38      	pop	{r3, r4, r5, pc}
    26ee:	bf00      	nop
    26f0:	00007528 	.word	0x00007528
    26f4:	000024bd 	.word	0x000024bd
    26f8:	00002665 	.word	0x00002665

000026fc <_adc_init>:
typedef uint8_t  hri_adc_status_reg_t;
typedef uint8_t  hri_adc_swtrig_reg_t;

static inline void hri_adc_wait_for_sync(const void *const hw, hri_adc_syncbusy_reg_t reg)
{
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    26fc:	6b03      	ldr	r3, [r0, #48]	; 0x30
    26fe:	f013 0f01 	tst.w	r3, #1
    2702:	d1fb      	bne.n	26fc <_adc_init>
    2704:	6b03      	ldr	r3, [r0, #48]	; 0x30
    2706:	f013 0f03 	tst.w	r3, #3
    270a:	d1fb      	bne.n	2704 <_adc_init+0x8>

static inline bool hri_adc_get_CTRLA_ENABLE_bit(const void *const hw)
{
	uint16_t tmp;
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_SWRST | ADC_SYNCBUSY_ENABLE);
	tmp = ((Adc *)hw)->CTRLA.reg;
    270c:	8803      	ldrh	r3, [r0, #0]
 */
static int32_t _adc_init(void *const hw, const uint8_t i)
{

	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_SWRST);
	if (hri_adc_get_CTRLA_ENABLE_bit(hw)) {
    270e:	f013 0f02 	tst.w	r3, #2
    2712:	d12a      	bne.n	276a <_adc_init+0x6e>
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    2714:	6b03      	ldr	r3, [r0, #48]	; 0x30
    2716:	f013 0f01 	tst.w	r3, #1
    271a:	d1fb      	bne.n	2714 <_adc_init+0x18>
	((Adc *)hw)->CTRLA.reg |= ADC_CTRLA_SWRST;
    271c:	8803      	ldrh	r3, [r0, #0]
    271e:	b29b      	uxth	r3, r3
    2720:	f043 0301 	orr.w	r3, r3, #1
    2724:	8003      	strh	r3, [r0, #0]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    2726:	6b03      	ldr	r3, [r0, #48]	; 0x30
    2728:	f013 0f01 	tst.w	r3, #1
    272c:	d1fb      	bne.n	2726 <_adc_init+0x2a>
		return ERR_DENIED;
	}
	hri_adc_set_CTRLA_SWRST_bit(hw);
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_SWRST);

	hri_adc_write_CTRLB_reg(hw, _adcs[i].ctrl_b);
    272e:	2216      	movs	r2, #22
    2730:	4b0f      	ldr	r3, [pc, #60]	; (2770 <_adc_init+0x74>)
    2732:	fb02 3101 	mla	r1, r2, r1, r3
    2736:	888b      	ldrh	r3, [r1, #4]
}

static inline void hri_adc_write_CTRLB_reg(const void *const hw, hri_adc_ctrlb_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->CTRLB.reg = data;
    2738:	80c3      	strh	r3, [r0, #6]
	hri_adc_write_REFCTRL_reg(hw, _adcs[i].ref_ctrl);
    273a:	798b      	ldrb	r3, [r1, #6]
}

static inline void hri_adc_write_REFCTRL_reg(const void *const hw, hri_adc_refctrl_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->REFCTRL.reg = data;
    273c:	7203      	strb	r3, [r0, #8]
	hri_adc_write_EVCTRL_reg(hw, _adcs[i].ev_ctrl);
    273e:	79cb      	ldrb	r3, [r1, #7]
	((Adc *)hw)->EVCTRL.reg = data;
    2740:	7083      	strb	r3, [r0, #2]
	hri_adc_write_INPUTCTRL_reg(hw, _adcs[i].input_ctrl);
    2742:	890b      	ldrh	r3, [r1, #8]
	((Adc *)hw)->INPUTCTRL.reg = data;
    2744:	8083      	strh	r3, [r0, #4]
	hri_adc_write_AVGCTRL_reg(hw, _adcs[i].avg_ctrl);
    2746:	7a8b      	ldrb	r3, [r1, #10]
}

static inline void hri_adc_write_AVGCTRL_reg(const void *const hw, hri_adc_avgctrl_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->AVGCTRL.reg = data;
    2748:	7283      	strb	r3, [r0, #10]
	hri_adc_write_SAMPCTRL_reg(hw, _adcs[i].samp_ctrl);
    274a:	7acb      	ldrb	r3, [r1, #11]
}

static inline void hri_adc_write_SAMPCTRL_reg(const void *const hw, hri_adc_sampctrl_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->SAMPCTRL.reg = data;
    274c:	72c3      	strb	r3, [r0, #11]
	hri_adc_write_WINLT_reg(hw, _adcs[i].win_lt);
    274e:	898b      	ldrh	r3, [r1, #12]
}

static inline void hri_adc_write_WINLT_reg(const void *const hw, hri_adc_winlt_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->WINLT.reg = data;
    2750:	8183      	strh	r3, [r0, #12]
	hri_adc_write_WINUT_reg(hw, _adcs[i].win_ut);
    2752:	89cb      	ldrh	r3, [r1, #14]
}

static inline void hri_adc_write_WINUT_reg(const void *const hw, hri_adc_winut_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->WINUT.reg = data;
    2754:	81c3      	strh	r3, [r0, #14]
	hri_adc_write_GAINCORR_reg(hw, _adcs[i].gain_corr);
    2756:	8a0b      	ldrh	r3, [r1, #16]
}

static inline void hri_adc_write_GAINCORR_reg(const void *const hw, hri_adc_gaincorr_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->GAINCORR.reg = data;
    2758:	8203      	strh	r3, [r0, #16]
	hri_adc_write_OFFSETCORR_reg(hw, _adcs[i].offset_corr);
    275a:	8a4b      	ldrh	r3, [r1, #18]
}

static inline void hri_adc_write_OFFSETCORR_reg(const void *const hw, hri_adc_offsetcorr_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->OFFSETCORR.reg = data;
    275c:	8243      	strh	r3, [r0, #18]
	hri_adc_write_DBGCTRL_reg(hw, _adcs[i].dbg_ctrl);
    275e:	7d0b      	ldrb	r3, [r1, #20]
	((Adc *)hw)->DBGCTRL.reg = data;
    2760:	70c3      	strb	r3, [r0, #3]
	hri_adc_write_CTRLA_reg(hw, _adcs[i].ctrl_a);
    2762:	884b      	ldrh	r3, [r1, #2]
	((Adc *)hw)->CTRLA.reg = data;
    2764:	8003      	strh	r3, [r0, #0]

	return ERR_NONE;
    2766:	2000      	movs	r0, #0
    2768:	4770      	bx	lr
		return ERR_DENIED;
    276a:	f06f 0010 	mvn.w	r0, #16
}
    276e:	4770      	bx	lr
    2770:	0000753c 	.word	0x0000753c

00002774 <_adc_get_regs>:
	return ((uint32_t)hw - (uint32_t)ADC0) >> 10;
    2774:	f100 403d 	add.w	r0, r0, #3170893824	; 0xbd000000
    2778:	f5a0 50e0 	sub.w	r0, r0, #7168	; 0x1c00
    277c:	f3c0 2087 	ubfx	r0, r0, #10, #8
		if (_adcs[i].number == n) {
    2780:	b148      	cbz	r0, 2796 <_adc_get_regs+0x22>
    2782:	2801      	cmp	r0, #1
    2784:	d009      	beq.n	279a <_adc_get_regs+0x26>
{
    2786:	b508      	push	{r3, lr}
	ASSERT(false);
    2788:	2291      	movs	r2, #145	; 0x91
    278a:	4905      	ldr	r1, [pc, #20]	; (27a0 <_adc_get_regs+0x2c>)
    278c:	2000      	movs	r0, #0
    278e:	4b05      	ldr	r3, [pc, #20]	; (27a4 <_adc_get_regs+0x30>)
    2790:	4798      	blx	r3
	return 0;
    2792:	2000      	movs	r0, #0
    2794:	bd08      	pop	{r3, pc}
	for (i = 0; i < sizeof(_adcs) / sizeof(struct adc_configuration); i++) {
    2796:	2000      	movs	r0, #0
    2798:	4770      	bx	lr
    279a:	2001      	movs	r0, #1
    279c:	4770      	bx	lr
    279e:	bf00      	nop
    27a0:	00007568 	.word	0x00007568
    27a4:	000024bd 	.word	0x000024bd

000027a8 <_adc_sync_init>:

/**
 * \brief Initialize ADC
 */
int32_t _adc_sync_init(struct _adc_sync_device *const device, void *const hw)
{
    27a8:	b538      	push	{r3, r4, r5, lr}
    27aa:	460c      	mov	r4, r1
	ASSERT(device);
    27ac:	4605      	mov	r5, r0
    27ae:	22d5      	movs	r2, #213	; 0xd5
    27b0:	4907      	ldr	r1, [pc, #28]	; (27d0 <_adc_sync_init+0x28>)
    27b2:	3000      	adds	r0, #0
    27b4:	bf18      	it	ne
    27b6:	2001      	movne	r0, #1
    27b8:	4b06      	ldr	r3, [pc, #24]	; (27d4 <_adc_sync_init+0x2c>)
    27ba:	4798      	blx	r3

	device->hw = hw;
    27bc:	602c      	str	r4, [r5, #0]

	return _adc_init(hw, _adc_get_regs((uint32_t)hw));
    27be:	4620      	mov	r0, r4
    27c0:	4b05      	ldr	r3, [pc, #20]	; (27d8 <_adc_sync_init+0x30>)
    27c2:	4798      	blx	r3
    27c4:	4601      	mov	r1, r0
    27c6:	4620      	mov	r0, r4
    27c8:	4b04      	ldr	r3, [pc, #16]	; (27dc <_adc_sync_init+0x34>)
    27ca:	4798      	blx	r3
}
    27cc:	bd38      	pop	{r3, r4, r5, pc}
    27ce:	bf00      	nop
    27d0:	00007568 	.word	0x00007568
    27d4:	000024bd 	.word	0x000024bd
    27d8:	00002775 	.word	0x00002775
    27dc:	000026fd 	.word	0x000026fd

000027e0 <_irq_set>:
    NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    27e0:	0943      	lsrs	r3, r0, #5
    27e2:	f000 001f 	and.w	r0, r0, #31
    27e6:	2201      	movs	r2, #1
    27e8:	fa02 f000 	lsl.w	r0, r2, r0
    27ec:	3340      	adds	r3, #64	; 0x40
    27ee:	4a02      	ldr	r2, [pc, #8]	; (27f8 <_irq_set+0x18>)
    27f0:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
    27f4:	4770      	bx	lr
    27f6:	bf00      	nop
    27f8:	e000e100 	.word	0xe000e100

000027fc <_get_cycles_for_ms>:
 * \brief Retrieve the amount of cycles to delay for the given amount of ms
 */
uint32_t _get_cycles_for_ms(const uint16_t ms)
{
	return _get_cycles_for_ms_internal(ms, CONF_CPU_FREQUENCY, CPU_FREQ_POWER);
}
    27fc:	f64b 3380 	movw	r3, #48000	; 0xbb80
    2800:	fb03 f000 	mul.w	r0, r3, r0
    2804:	4770      	bx	lr
	...

00002808 <_init_chip>:

/**
 * \brief Initialize the hardware abstraction layer
 */
void _init_chip(void)
{
    2808:	b510      	push	{r4, lr}
}

static inline void hri_nvmctrl_set_CTRLA_RWS_bf(const void *const hw, hri_nvmctrl_ctrla_reg_t mask)
{
	NVMCTRL_CRITICAL_SECTION_ENTER();
	((Nvmctrl *)hw)->CTRLA.reg |= NVMCTRL_CTRLA_RWS(mask);
    280a:	4a0c      	ldr	r2, [pc, #48]	; (283c <_init_chip+0x34>)
    280c:	8813      	ldrh	r3, [r2, #0]
    280e:	b29b      	uxth	r3, r3
    2810:	8013      	strh	r3, [r2, #0]
	hri_nvmctrl_set_CTRLA_RWS_bf(NVMCTRL, CONF_NVM_WAIT_STATE);

	_osc32kctrl_init_sources();
    2812:	4b0b      	ldr	r3, [pc, #44]	; (2840 <_init_chip+0x38>)
    2814:	4798      	blx	r3
	//_oscctrl_init_sources();
	_mclk_init();
    2816:	4b0b      	ldr	r3, [pc, #44]	; (2844 <_init_chip+0x3c>)
    2818:	4798      	blx	r3
#if _GCLK_INIT_1ST
	_gclk_init_generators_by_fref(_GCLK_INIT_1ST);
    281a:	f44f 6000 	mov.w	r0, #2048	; 0x800
    281e:	4c0a      	ldr	r4, [pc, #40]	; (2848 <_init_chip+0x40>)
    2820:	47a0      	blx	r4
#endif
	_oscctrl_init_referenced_generators();
    2822:	4b0a      	ldr	r3, [pc, #40]	; (284c <_init_chip+0x44>)
    2824:	4798      	blx	r3
	_gclk_init_generators_by_fref(_GCLK_INIT_LAST);
    2826:	f240 70ff 	movw	r0, #2047	; 0x7ff
    282a:	47a0      	blx	r4
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_DMAC;
    282c:	4a08      	ldr	r2, [pc, #32]	; (2850 <_init_chip+0x48>)
    282e:	6913      	ldr	r3, [r2, #16]
    2830:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    2834:	6113      	str	r3, [r2, #16]

#if CONF_DMAC_ENABLE
	hri_mclk_set_AHBMASK_DMAC_bit(MCLK);
	_dma_init();
    2836:	4b07      	ldr	r3, [pc, #28]	; (2854 <_init_chip+0x4c>)
    2838:	4798      	blx	r3
    283a:	bd10      	pop	{r4, pc}
    283c:	41004000 	.word	0x41004000
    2840:	00002cd9 	.word	0x00002cd9
    2844:	00002c01 	.word	0x00002c01
    2848:	00002b59 	.word	0x00002b59
    284c:	00002d05 	.word	0x00002d05
    2850:	40000800 	.word	0x40000800
    2854:	00002961 	.word	0x00002961

00002858 <_dac_init>:
 * \param[in] hw The pointer to DAC hardware instance
 *
 * \return The status of initialization
 */
static int32_t _dac_init(void *const hw)
{
    2858:	b510      	push	{r4, lr}
    285a:	4604      	mov	r4, r0
	ASSERT(hw == DAC);
    285c:	22f3      	movs	r2, #243	; 0xf3
    285e:	4915      	ldr	r1, [pc, #84]	; (28b4 <_dac_init+0x5c>)
    2860:	4815      	ldr	r0, [pc, #84]	; (28b8 <_dac_init+0x60>)
    2862:	4284      	cmp	r4, r0
    2864:	bf14      	ite	ne
    2866:	2000      	movne	r0, #0
    2868:	2001      	moveq	r0, #1
    286a:	4b14      	ldr	r3, [pc, #80]	; (28bc <_dac_init+0x64>)
    286c:	4798      	blx	r3
typedef uint8_t  hri_dac_intflag_reg_t;
typedef uint8_t  hri_dac_status_reg_t;

static inline void hri_dac_wait_for_sync(const void *const hw, hri_dac_syncbusy_reg_t reg)
{
	while (((Dac *)hw)->SYNCBUSY.reg & reg) {
    286e:	68a3      	ldr	r3, [r4, #8]
    2870:	f013 0f01 	tst.w	r3, #1
    2874:	d1fb      	bne.n	286e <_dac_init+0x16>
    2876:	68a3      	ldr	r3, [r4, #8]
    2878:	f013 0f03 	tst.w	r3, #3
    287c:	d1fb      	bne.n	2876 <_dac_init+0x1e>

static inline bool hri_dac_get_CTRLA_ENABLE_bit(const void *const hw)
{
	uint8_t tmp;
	hri_dac_wait_for_sync(hw, DAC_SYNCBUSY_SWRST | DAC_SYNCBUSY_ENABLE);
	tmp = ((Dac *)hw)->CTRLA.reg;
    287e:	7823      	ldrb	r3, [r4, #0]

	hri_dac_wait_for_sync(hw, DAC_SYNCBUSY_SWRST);
	if (hri_dac_get_CTRLA_ENABLE_bit(hw)) {
    2880:	f013 0f02 	tst.w	r3, #2
    2884:	d113      	bne.n	28ae <_dac_init+0x56>
	while (((Dac *)hw)->SYNCBUSY.reg & reg) {
    2886:	68a3      	ldr	r3, [r4, #8]
    2888:	f013 0f01 	tst.w	r3, #1
    288c:	d1fb      	bne.n	2886 <_dac_init+0x2e>
	((Dac *)hw)->CTRLA.reg |= DAC_CTRLA_SWRST;
    288e:	7823      	ldrb	r3, [r4, #0]
    2890:	f043 0301 	orr.w	r3, r3, #1
    2894:	7023      	strb	r3, [r4, #0]
	while (((Dac *)hw)->SYNCBUSY.reg & reg) {
    2896:	68a3      	ldr	r3, [r4, #8]
    2898:	f013 0f01 	tst.w	r3, #1
    289c:	d1fb      	bne.n	2896 <_dac_init+0x3e>
}

static inline void hri_dac_write_CTRLB_reg(const void *const hw, hri_dac_ctrlb_reg_t data)
{
	DAC_CRITICAL_SECTION_ENTER();
	((Dac *)hw)->CTRLB.reg = data;
    289e:	2000      	movs	r0, #0
    28a0:	7060      	strb	r0, [r4, #1]
}

static inline void hri_dac_write_EVCTRL_reg(const void *const hw, hri_dac_evctrl_reg_t data)
{
	DAC_CRITICAL_SECTION_ENTER();
	((Dac *)hw)->EVCTRL.reg = data;
    28a2:	70a0      	strb	r0, [r4, #2]
}

static inline void hri_dac_write_DACCTRL_reg(const void *const hw, uint8_t index, hri_dac_dacctrl_reg_t data)
{
	DAC_CRITICAL_SECTION_ENTER();
	((Dac *)hw)->DACCTRL[index].reg = data;
    28a4:	81a0      	strh	r0, [r4, #12]
    28a6:	81e0      	strh	r0, [r4, #14]
}

static inline void hri_dac_write_DBGCTRL_reg(const void *const hw, hri_dac_dbgctrl_reg_t data)
{
	DAC_CRITICAL_SECTION_ENTER();
	((Dac *)hw)->DBGCTRL.reg = data;
    28a8:	2301      	movs	r3, #1
    28aa:	7623      	strb	r3, [r4, #24]
	hri_dac_write_EVCTRL_reg(hw, _dac.ev_ctrl);
	hri_dac_write_DACCTRL_reg(hw, 0, _dac.dac_ctrl0);
	hri_dac_write_DACCTRL_reg(hw, 1, _dac.dac_ctrl1);
	hri_dac_write_DBGCTRL_reg(hw, _dac.dbg_ctrl);

	return ERR_NONE;
    28ac:	bd10      	pop	{r4, pc}
		return ERR_BUSY;
    28ae:	f06f 0003 	mvn.w	r0, #3
}
    28b2:	bd10      	pop	{r4, pc}
    28b4:	00007580 	.word	0x00007580
    28b8:	43002400 	.word	0x43002400
    28bc:	000024bd 	.word	0x000024bd

000028c0 <_dac_sync_init>:
{
    28c0:	b538      	push	{r3, r4, r5, lr}
    28c2:	460c      	mov	r4, r1
	ASSERT(device);
    28c4:	4605      	mov	r5, r0
    28c6:	2261      	movs	r2, #97	; 0x61
    28c8:	4905      	ldr	r1, [pc, #20]	; (28e0 <_dac_sync_init+0x20>)
    28ca:	3000      	adds	r0, #0
    28cc:	bf18      	it	ne
    28ce:	2001      	movne	r0, #1
    28d0:	4b04      	ldr	r3, [pc, #16]	; (28e4 <_dac_sync_init+0x24>)
    28d2:	4798      	blx	r3
	device->hw = hw;
    28d4:	602c      	str	r4, [r5, #0]
	return _dac_init(device->hw);
    28d6:	4620      	mov	r0, r4
    28d8:	4b03      	ldr	r3, [pc, #12]	; (28e8 <_dac_sync_init+0x28>)
    28da:	4798      	blx	r3
}
    28dc:	bd38      	pop	{r3, r4, r5, pc}
    28de:	bf00      	nop
    28e0:	00007580 	.word	0x00007580
    28e4:	000024bd 	.word	0x000024bd
    28e8:	00002859 	.word	0x00002859

000028ec <_dmac_handler>:

/**
 * \internal DMAC interrupt handler
 */
static void _dmac_handler(void)
{
    28ec:	b508      	push	{r3, lr}
}

static inline hri_dmac_intpend_reg_t hri_dmac_get_INTPEND_reg(const void *const hw, hri_dmac_intpend_reg_t mask)
{
	uint16_t tmp;
	tmp = ((Dmac *)hw)->INTPEND.reg;
    28ee:	4a1a      	ldr	r2, [pc, #104]	; (2958 <_dmac_handler+0x6c>)
    28f0:	8c13      	ldrh	r3, [r2, #32]
	uint8_t               channel      = hri_dmac_get_INTPEND_reg(DMAC, DMAC_INTPEND_ID_Msk);
    28f2:	f003 031f 	and.w	r3, r3, #31
	struct _dma_resource *tmp_resource = &_resources[channel];
    28f6:	eb03 0143 	add.w	r1, r3, r3, lsl #1
    28fa:	4818      	ldr	r0, [pc, #96]	; (295c <_dmac_handler+0x70>)
    28fc:	eb00 0081 	add.w	r0, r0, r1, lsl #2
	((Dmac *)hw)->Channel[submodule_index].CHINTENCLR.reg = mask;
}

static inline bool hri_dmac_get_CHINTFLAG_TERR_bit(const void *const hw, uint8_t submodule_index)
{
	return (((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg & DMAC_CHINTFLAG_TERR) >> DMAC_CHINTFLAG_TERR_Pos;
    2900:	eb02 1203 	add.w	r2, r2, r3, lsl #4
    2904:	f892 204e 	ldrb.w	r2, [r2, #78]	; 0x4e

	if (hri_dmac_get_CHINTFLAG_TERR_bit(DMAC, channel)) {
    2908:	f012 0f01 	tst.w	r2, #1
    290c:	d10a      	bne.n	2924 <_dmac_handler+0x38>
	((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg = DMAC_CHINTFLAG_TERR;
}

static inline bool hri_dmac_get_CHINTFLAG_TCMPL_bit(const void *const hw, uint8_t submodule_index)
{
	return (((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg & DMAC_CHINTFLAG_TCMPL) >> DMAC_CHINTFLAG_TCMPL_Pos;
    290e:	011a      	lsls	r2, r3, #4
    2910:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    2914:	f502 4220 	add.w	r2, r2, #40960	; 0xa000
    2918:	f892 204e 	ldrb.w	r2, [r2, #78]	; 0x4e
		hri_dmac_clear_CHINTFLAG_TERR_bit(DMAC, channel);
		tmp_resource->dma_cb.error(tmp_resource);
	} else if (hri_dmac_get_CHINTFLAG_TCMPL_bit(DMAC, channel)) {
    291c:	f012 0f02 	tst.w	r2, #2
    2920:	d10b      	bne.n	293a <_dmac_handler+0x4e>
    2922:	bd08      	pop	{r3, pc}
	((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg = DMAC_CHINTFLAG_TERR;
    2924:	011a      	lsls	r2, r3, #4
    2926:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    292a:	f502 4220 	add.w	r2, r2, #40960	; 0xa000
    292e:	2101      	movs	r1, #1
    2930:	f882 104e 	strb.w	r1, [r2, #78]	; 0x4e
		tmp_resource->dma_cb.error(tmp_resource);
    2934:	6843      	ldr	r3, [r0, #4]
    2936:	4798      	blx	r3
    2938:	bd08      	pop	{r3, pc}
}

static inline void hri_dmac_clear_CHINTFLAG_TCMPL_bit(const void *const hw, uint8_t submodule_index)
{
	((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg = DMAC_CHINTFLAG_TCMPL;
    293a:	011a      	lsls	r2, r3, #4
    293c:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    2940:	f502 4220 	add.w	r2, r2, #40960	; 0xa000
    2944:	2102      	movs	r1, #2
    2946:	f882 104e 	strb.w	r1, [r2, #78]	; 0x4e
		hri_dmac_clear_CHINTFLAG_TCMPL_bit(DMAC, channel);
		tmp_resource->dma_cb.transfer_done(tmp_resource);
    294a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    294e:	4a03      	ldr	r2, [pc, #12]	; (295c <_dmac_handler+0x70>)
    2950:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    2954:	4798      	blx	r3
	}
}
    2956:	e7e4      	b.n	2922 <_dmac_handler+0x36>
    2958:	4100a000 	.word	0x4100a000
    295c:	20000550 	.word	0x20000550

00002960 <_dma_init>:
{
    2960:	b430      	push	{r4, r5}
	((Dmac *)hw)->CTRL.reg &= ~DMAC_CTRL_DMAENABLE;
    2962:	4a33      	ldr	r2, [pc, #204]	; (2a30 <_dma_init+0xd0>)
    2964:	8813      	ldrh	r3, [r2, #0]
    2966:	f023 0302 	bic.w	r3, r3, #2
    296a:	041b      	lsls	r3, r3, #16
    296c:	0c1b      	lsrs	r3, r3, #16
    296e:	8013      	strh	r3, [r2, #0]
	((Dmac *)hw)->CRCCTRL.reg &= ~mask;
    2970:	8853      	ldrh	r3, [r2, #2]
    2972:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
    2976:	041b      	lsls	r3, r3, #16
    2978:	0c1b      	lsrs	r3, r3, #16
    297a:	8053      	strh	r3, [r2, #2]
	((Dmac *)hw)->CTRL.reg |= DMAC_CTRL_SWRST;
    297c:	8813      	ldrh	r3, [r2, #0]
    297e:	b29b      	uxth	r3, r3
    2980:	f043 0301 	orr.w	r3, r3, #1
    2984:	8013      	strh	r3, [r2, #0]
	tmp = ((Dmac *)hw)->CTRL.reg;
    2986:	8813      	ldrh	r3, [r2, #0]
	while (hri_dmac_get_CTRL_SWRST_bit(DMAC))
    2988:	f013 0f01 	tst.w	r3, #1
    298c:	d1fb      	bne.n	2986 <_dma_init+0x26>
	((Dmac *)hw)->CTRL.reg = data;
    298e:	4b28      	ldr	r3, [pc, #160]	; (2a30 <_dma_init+0xd0>)
    2990:	f44f 6270 	mov.w	r2, #3840	; 0xf00
    2994:	801a      	strh	r2, [r3, #0]
	tmp = ((Dmac *)hw)->DBGCTRL.reg;
    2996:	7b5a      	ldrb	r2, [r3, #13]
	tmp &= ~DMAC_DBGCTRL_DBGRUN;
    2998:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	((Dmac *)hw)->DBGCTRL.reg = tmp;
    299c:	735a      	strb	r2, [r3, #13]
	((Dmac *)hw)->PRICTRL0.reg = data;
    299e:	2000      	movs	r0, #0
    29a0:	6158      	str	r0, [r3, #20]
	hri_dmac_write_BASEADDR_reg(DMAC, (uint32_t)_descriptor_section);
    29a2:	4a24      	ldr	r2, [pc, #144]	; (2a34 <_dma_init+0xd4>)
    29a4:	f502 71c0 	add.w	r1, r2, #384	; 0x180
	((Dmac *)hw)->BASEADDR.reg = data;
    29a8:	6359      	str	r1, [r3, #52]	; 0x34
	hri_dmac_write_WRBADDR_reg(DMAC, (uint32_t)_write_back_section);
    29aa:	f502 7260 	add.w	r2, r2, #896	; 0x380
	((Dmac *)hw)->WRBADDR.reg = data;
    29ae:	639a      	str	r2, [r3, #56]	; 0x38
    29b0:	4b21      	ldr	r3, [pc, #132]	; (2a38 <_dma_init+0xd8>)
	((DmacDescriptor *)hw)->BTCTRL.reg = data;
    29b2:	f5a1 75c0 	sub.w	r5, r1, #384	; 0x180
		hri_dmac_write_CHCTRLA_reg(DMAC, i, _cfgs[i].ctrla);
    29b6:	681c      	ldr	r4, [r3, #0]
    29b8:	0101      	lsls	r1, r0, #4
    29ba:	f101 4282 	add.w	r2, r1, #1090519040	; 0x41000000
    29be:	f502 4220 	add.w	r2, r2, #40960	; 0xa000

static inline void hri_dmac_write_CHCTRLA_reg(const void *const hw, uint8_t submodule_index,
                                              hri_dmac_chctrla_reg_t data)
{
	DMAC_CRITICAL_SECTION_ENTER();
	((Dmac *)hw)->Channel[submodule_index].CHCTRLA.reg = data;
    29c2:	6414      	str	r4, [r2, #64]	; 0x40
		hri_dmac_write_CHPRILVL_reg(DMAC, i, _cfgs[i].prilvl);
    29c4:	791c      	ldrb	r4, [r3, #4]

static inline void hri_dmac_write_CHPRILVL_reg(const void *const hw, uint8_t submodule_index,
                                               hri_dmac_chprilvl_reg_t data)
{
	DMAC_CRITICAL_SECTION_ENTER();
	((Dmac *)hw)->Channel[submodule_index].CHPRILVL.reg = data;
    29c6:	f882 4045 	strb.w	r4, [r2, #69]	; 0x45
		hri_dmac_write_CHEVCTRL_reg(DMAC, i, _cfgs[i].evctrl);
    29ca:	795c      	ldrb	r4, [r3, #5]

static inline void hri_dmac_write_CHEVCTRL_reg(const void *const hw, uint8_t submodule_index,
                                               hri_dmac_chevctrl_reg_t data)
{
	DMAC_CRITICAL_SECTION_ENTER();
	((Dmac *)hw)->Channel[submodule_index].CHEVCTRL.reg = data;
    29cc:	f882 4046 	strb.w	r4, [r2, #70]	; 0x46
		hri_dmacdescriptor_write_BTCTRL_reg(&_descriptor_section[i], _cfgs[i].btctrl);
    29d0:	88da      	ldrh	r2, [r3, #6]
	((DmacDescriptor *)hw)->BTCTRL.reg = data;
    29d2:	4429      	add	r1, r5
    29d4:	f8a1 2180 	strh.w	r2, [r1, #384]	; 0x180
    29d8:	3001      	adds	r0, #1
    29da:	3308      	adds	r3, #8
	for (i = 0; i < DMAC_CH_NUM; i++) {
    29dc:	2820      	cmp	r0, #32
    29de:	d1ea      	bne.n	29b6 <_dma_init+0x56>
    29e0:	231f      	movs	r3, #31
    NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    29e2:	2001      	movs	r0, #1
    29e4:	4915      	ldr	r1, [pc, #84]	; (2a3c <_dma_init+0xdc>)
		NVIC_DisableIRQ(DMAC_0_IRQn + i);
    29e6:	b29a      	uxth	r2, r3
  if ((int32_t)(IRQn) >= 0)
    29e8:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    29ec:	d00b      	beq.n	2a06 <_dma_init+0xa6>
    29ee:	3301      	adds	r3, #1
	for (i = 0; i < 5; i++) {
    29f0:	2b24      	cmp	r3, #36	; 0x24
    29f2:	d1f8      	bne.n	29e6 <_dma_init+0x86>
	((Dmac *)hw)->CTRL.reg |= DMAC_CTRL_DMAENABLE;
    29f4:	4a0e      	ldr	r2, [pc, #56]	; (2a30 <_dma_init+0xd0>)
    29f6:	8813      	ldrh	r3, [r2, #0]
    29f8:	b29b      	uxth	r3, r3
    29fa:	f043 0302 	orr.w	r3, r3, #2
    29fe:	8013      	strh	r3, [r2, #0]
}
    2a00:	2000      	movs	r0, #0
    2a02:	bc30      	pop	{r4, r5}
    2a04:	4770      	bx	lr
    NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    2a06:	095c      	lsrs	r4, r3, #5
    2a08:	f002 021f 	and.w	r2, r2, #31
    2a0c:	fa00 f202 	lsl.w	r2, r0, r2
    2a10:	f104 0520 	add.w	r5, r4, #32
    2a14:	f841 2025 	str.w	r2, [r1, r5, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    2a18:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2a1c:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    2a20:	f104 0560 	add.w	r5, r4, #96	; 0x60
    2a24:	f841 2025 	str.w	r2, [r1, r5, lsl #2]
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    2a28:	f841 2024 	str.w	r2, [r1, r4, lsl #2]
    2a2c:	e7df      	b.n	29ee <_dma_init+0x8e>
    2a2e:	bf00      	nop
    2a30:	4100a000 	.word	0x4100a000
    2a34:	20000550 	.word	0x20000550
    2a38:	00007598 	.word	0x00007598
    2a3c:	e000e100 	.word	0xe000e100

00002a40 <DMAC_0_Handler>:
/**
* \brief DMAC interrupt handler
*/
void DMAC_0_Handler(void)
{
    2a40:	b508      	push	{r3, lr}
	_dmac_handler();
    2a42:	4b01      	ldr	r3, [pc, #4]	; (2a48 <DMAC_0_Handler+0x8>)
    2a44:	4798      	blx	r3
    2a46:	bd08      	pop	{r3, pc}
    2a48:	000028ed 	.word	0x000028ed

00002a4c <DMAC_1_Handler>:
}
/**
* \brief DMAC interrupt handler
*/
void DMAC_1_Handler(void)
{
    2a4c:	b508      	push	{r3, lr}
	_dmac_handler();
    2a4e:	4b01      	ldr	r3, [pc, #4]	; (2a54 <DMAC_1_Handler+0x8>)
    2a50:	4798      	blx	r3
    2a52:	bd08      	pop	{r3, pc}
    2a54:	000028ed 	.word	0x000028ed

00002a58 <DMAC_2_Handler>:
}
/**
* \brief DMAC interrupt handler
*/
void DMAC_2_Handler(void)
{
    2a58:	b508      	push	{r3, lr}
	_dmac_handler();
    2a5a:	4b01      	ldr	r3, [pc, #4]	; (2a60 <DMAC_2_Handler+0x8>)
    2a5c:	4798      	blx	r3
    2a5e:	bd08      	pop	{r3, pc}
    2a60:	000028ed 	.word	0x000028ed

00002a64 <DMAC_3_Handler>:
}
/**
* \brief DMAC interrupt handler
*/
void DMAC_3_Handler(void)
{
    2a64:	b508      	push	{r3, lr}
	_dmac_handler();
    2a66:	4b01      	ldr	r3, [pc, #4]	; (2a6c <DMAC_3_Handler+0x8>)
    2a68:	4798      	blx	r3
    2a6a:	bd08      	pop	{r3, pc}
    2a6c:	000028ed 	.word	0x000028ed

00002a70 <DMAC_4_Handler>:
}
/**
* \brief DMAC interrupt handler
*/
void DMAC_4_Handler(void)
{
    2a70:	b508      	push	{r3, lr}
	_dmac_handler();
    2a72:	4b01      	ldr	r3, [pc, #4]	; (2a78 <DMAC_4_Handler+0x8>)
    2a74:	4798      	blx	r3
    2a76:	bd08      	pop	{r3, pc}
    2a78:	000028ed 	.word	0x000028ed

00002a7c <_ext_irq_init>:
typedef uint8_t  hri_eic_ctrla_reg_t;
typedef uint8_t  hri_eic_nmictrl_reg_t;

static inline void hri_eic_wait_for_sync(const void *const hw, hri_eic_syncbusy_reg_t reg)
{
	while (((Eic *)hw)->SYNCBUSY.reg & reg) {
    2a7c:	4a1e      	ldr	r2, [pc, #120]	; (2af8 <_ext_irq_init+0x7c>)
    2a7e:	6853      	ldr	r3, [r2, #4]
    2a80:	f013 0f01 	tst.w	r3, #1
    2a84:	d1fb      	bne.n	2a7e <_ext_irq_init+0x2>
    2a86:	4a1c      	ldr	r2, [pc, #112]	; (2af8 <_ext_irq_init+0x7c>)
    2a88:	6853      	ldr	r3, [r2, #4]
    2a8a:	f013 0f03 	tst.w	r3, #3
    2a8e:	d1fb      	bne.n	2a88 <_ext_irq_init+0xc>

static inline bool hri_eic_get_CTRLA_ENABLE_bit(const void *const hw)
{
	uint8_t tmp;
	hri_eic_wait_for_sync(hw, EIC_SYNCBUSY_SWRST | EIC_SYNCBUSY_ENABLE);
	tmp = ((Eic *)hw)->CTRLA.reg;
    2a90:	4b19      	ldr	r3, [pc, #100]	; (2af8 <_ext_irq_init+0x7c>)
    2a92:	781b      	ldrb	r3, [r3, #0]
 * \brief Initialize external interrupt module
 */
int32_t _ext_irq_init(void (*cb)(const uint32_t pin))
{
	hri_eic_wait_for_sync(EIC, EIC_SYNCBUSY_SWRST);
	if (hri_eic_get_CTRLA_ENABLE_bit(EIC)) {
    2a94:	f013 0f02 	tst.w	r3, #2
    2a98:	d12b      	bne.n	2af2 <_ext_irq_init+0x76>
	while (((Eic *)hw)->SYNCBUSY.reg & reg) {
    2a9a:	4a17      	ldr	r2, [pc, #92]	; (2af8 <_ext_irq_init+0x7c>)
    2a9c:	6853      	ldr	r3, [r2, #4]
    2a9e:	f013 0f01 	tst.w	r3, #1
    2aa2:	d1fb      	bne.n	2a9c <_ext_irq_init+0x20>
	((Eic *)hw)->CTRLA.reg |= EIC_CTRLA_SWRST;
    2aa4:	4a14      	ldr	r2, [pc, #80]	; (2af8 <_ext_irq_init+0x7c>)
    2aa6:	7813      	ldrb	r3, [r2, #0]
    2aa8:	f043 0301 	orr.w	r3, r3, #1
    2aac:	7013      	strb	r3, [r2, #0]
	while (((Eic *)hw)->SYNCBUSY.reg & reg) {
    2aae:	6853      	ldr	r3, [r2, #4]
    2ab0:	f013 0f01 	tst.w	r3, #1
    2ab4:	d1fb      	bne.n	2aae <_ext_irq_init+0x32>
    2ab6:	4a10      	ldr	r2, [pc, #64]	; (2af8 <_ext_irq_init+0x7c>)
    2ab8:	6853      	ldr	r3, [r2, #4]
    2aba:	f013 0f03 	tst.w	r3, #3
    2abe:	d1fb      	bne.n	2ab8 <_ext_irq_init+0x3c>
static inline void hri_eic_write_CTRLA_CKSEL_bit(const void *const hw, bool value)
{
	uint8_t tmp;
	EIC_CRITICAL_SECTION_ENTER();
	hri_eic_wait_for_sync(hw, EIC_SYNCBUSY_MASK);
	tmp = ((Eic *)hw)->CTRLA.reg;
    2ac0:	4b0d      	ldr	r3, [pc, #52]	; (2af8 <_ext_irq_init+0x7c>)
    2ac2:	781a      	ldrb	r2, [r3, #0]
	tmp &= ~EIC_CTRLA_CKSEL;
    2ac4:	f002 02ef 	and.w	r2, r2, #239	; 0xef
	tmp |= value << EIC_CTRLA_CKSEL_Pos;
	((Eic *)hw)->CTRLA.reg = tmp;
    2ac8:	701a      	strb	r2, [r3, #0]
}

static inline void hri_eic_write_NMICTRL_reg(const void *const hw, hri_eic_nmictrl_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->NMICTRL.reg = data;
    2aca:	2200      	movs	r2, #0
    2acc:	705a      	strb	r2, [r3, #1]
}

static inline void hri_eic_write_EVCTRL_reg(const void *const hw, hri_eic_evctrl_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->EVCTRL.reg = data;
    2ace:	609a      	str	r2, [r3, #8]
}

static inline void hri_eic_write_ASYNCH_reg(const void *const hw, hri_eic_asynch_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->ASYNCH.reg = data;
    2ad0:	619a      	str	r2, [r3, #24]
}

static inline void hri_eic_write_DEBOUNCEN_reg(const void *const hw, hri_eic_debouncen_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->DEBOUNCEN.reg = data;
    2ad2:	631a      	str	r2, [r3, #48]	; 0x30
}

static inline void hri_eic_write_DPRESCALER_reg(const void *const hw, hri_eic_dprescaler_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->DPRESCALER.reg = data;
    2ad4:	635a      	str	r2, [r3, #52]	; 0x34
	((Eic *)hw)->CONFIG[index].reg = data;
    2ad6:	61da      	str	r2, [r3, #28]
    2ad8:	621a      	str	r2, [r3, #32]
	while (((Eic *)hw)->SYNCBUSY.reg & reg) {
    2ada:	461a      	mov	r2, r3
    2adc:	6853      	ldr	r3, [r2, #4]
    2ade:	f013 0f03 	tst.w	r3, #3
    2ae2:	d1fb      	bne.n	2adc <_ext_irq_init+0x60>
	((Eic *)hw)->CTRLA.reg |= EIC_CTRLA_ENABLE;
    2ae4:	4a04      	ldr	r2, [pc, #16]	; (2af8 <_ext_irq_init+0x7c>)
    2ae6:	7813      	ldrb	r3, [r2, #0]
    2ae8:	f043 0302 	orr.w	r3, r3, #2
    2aec:	7013      	strb	r3, [r2, #0]

	hri_eic_set_CTRLA_ENABLE_bit(EIC);

	callback = cb;

	return ERR_NONE;
    2aee:	2000      	movs	r0, #0
    2af0:	4770      	bx	lr
		return ERR_DENIED;
    2af2:	f06f 0010 	mvn.w	r0, #16
}
    2af6:	4770      	bx	lr
    2af8:	40002800 	.word	0x40002800

00002afc <_event_system_init>:

/**
 * \brief Initialize event system
 */
int32_t _event_system_init(void)
{
    2afc:	b430      	push	{r4, r5}
    2afe:	4814      	ldr	r0, [pc, #80]	; (2b50 <_event_system_init+0x54>)
    2b00:	f100 0543 	add.w	r5, r0, #67	; 0x43
    2b04:	4603      	mov	r3, r0
}

static inline void hri_evsys_write_USER_reg(const void *const hw, uint8_t index, hri_evsys_user_reg_t data)
{
	EVSYS_CRITICAL_SECTION_ENTER();
	((Evsys *)hw)->USER[index].reg = data;
    2b06:	4c13      	ldr	r4, [pc, #76]	; (2b54 <_event_system_init+0x58>)
    2b08:	1a1a      	subs	r2, r3, r0
	uint8_t i;

	/* configure user multiplexers */
	for (i = 0; i < EVSYS_USERS; i++) {
		hri_evsys_write_USER_reg(EVSYS, i, user_mux_confs[i]);
    2b0a:	f813 1b01 	ldrb.w	r1, [r3], #1
    2b0e:	3248      	adds	r2, #72	; 0x48
    2b10:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
	for (i = 0; i < EVSYS_USERS; i++) {
    2b14:	42ab      	cmp	r3, r5
    2b16:	d1f7      	bne.n	2b08 <_event_system_init+0xc>
    2b18:	480d      	ldr	r0, [pc, #52]	; (2b50 <_event_system_init+0x54>)
    2b1a:	f100 0442 	add.w	r4, r0, #66	; 0x42
    2b1e:	3080      	adds	r0, #128	; 0x80
    2b20:	2100      	movs	r1, #0
	}

	/* configure channels */
	for (i = 0; i < EVSYS_CHANNELS; i++) {
		hri_evsys_write_CHANNEL_reg(EVSYS, i, channel_confs[i]);
    2b22:	f834 3f02 	ldrh.w	r3, [r4, #2]!
    2b26:	00ca      	lsls	r2, r1, #3
    2b28:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    2b2c:	f502 4260 	add.w	r2, r2, #57344	; 0xe000

static inline void hri_evsys_write_CHANNEL_reg(const void *const hw, uint8_t submodule_index,
                                               hri_evsys_channel_reg_t data)
{
	EVSYS_CRITICAL_SECTION_ENTER();
	((Evsys *)hw)->Channel[submodule_index].CHANNEL.reg = data;
    2b30:	6213      	str	r3, [r2, #32]
		hri_evsys_write_CHINTEN_reg(EVSYS, i, interrupt_cfg[i]);
    2b32:	f850 3f04 	ldr.w	r3, [r0, #4]!
    2b36:	b2db      	uxtb	r3, r3
	((Evsys *)hw)->Channel[submodule_index].CHINTENSET.reg = data;
    2b38:	f882 3025 	strb.w	r3, [r2, #37]	; 0x25
	((Evsys *)hw)->Channel[submodule_index].CHINTENCLR.reg = ~data;
    2b3c:	43db      	mvns	r3, r3
    2b3e:	b2db      	uxtb	r3, r3
    2b40:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
    2b44:	3101      	adds	r1, #1
	for (i = 0; i < EVSYS_CHANNELS; i++) {
    2b46:	2920      	cmp	r1, #32
    2b48:	d1eb      	bne.n	2b22 <_event_system_init+0x26>
	}

	return ERR_NONE;
}
    2b4a:	2000      	movs	r0, #0
    2b4c:	bc30      	pop	{r4, r5}
    2b4e:	4770      	bx	lr
    2b50:	00007698 	.word	0x00007698
    2b54:	4100e000 	.word	0x4100e000

00002b58 <_gclk_init_generators_by_fref>:
}

void _gclk_init_generators_by_fref(uint32_t bm)
{
#if CONF_GCLK_GEN_0_GENEN == 1
	if (bm & (1ul << 0)) {
    2b58:	f010 0f01 	tst.w	r0, #1
    2b5c:	d002      	beq.n	2b64 <_gclk_init_generators_by_fref+0xc>
	((Gclk *)hw)->GENCTRL[index].reg = data;
    2b5e:	4a23      	ldr	r2, [pc, #140]	; (2bec <_gclk_init_generators_by_fref+0x94>)
    2b60:	4b23      	ldr	r3, [pc, #140]	; (2bf0 <_gclk_init_generators_by_fref+0x98>)
    2b62:	621a      	str	r2, [r3, #32]
		                               | (CONF_GCLK_GEN_0_GENEN << GCLK_GENCTRL_GENEN_Pos)
		                               | CONF_GCLK_GEN_0_SOURCE);
	}
#endif
#if CONF_GCLK_GEN_1_GENEN == 1
	if (bm & (1ul << 1)) {
    2b64:	f010 0f02 	tst.w	r0, #2
    2b68:	d002      	beq.n	2b70 <_gclk_init_generators_by_fref+0x18>
    2b6a:	4a22      	ldr	r2, [pc, #136]	; (2bf4 <_gclk_init_generators_by_fref+0x9c>)
    2b6c:	4b20      	ldr	r3, [pc, #128]	; (2bf0 <_gclk_init_generators_by_fref+0x98>)
    2b6e:	625a      	str	r2, [r3, #36]	; 0x24
		                               | (CONF_GCLK_GEN_1_GENEN << GCLK_GENCTRL_GENEN_Pos)
		                               | CONF_GCLK_GEN_1_SOURCE);
	}
#endif
#if CONF_GCLK_GEN_2_GENEN == 1
	if (bm & (1ul << 2)) {
    2b70:	f010 0f04 	tst.w	r0, #4
    2b74:	d002      	beq.n	2b7c <_gclk_init_generators_by_fref+0x24>
    2b76:	4a1d      	ldr	r2, [pc, #116]	; (2bec <_gclk_init_generators_by_fref+0x94>)
    2b78:	4b1d      	ldr	r3, [pc, #116]	; (2bf0 <_gclk_init_generators_by_fref+0x98>)
    2b7a:	629a      	str	r2, [r3, #40]	; 0x28
		                               | (CONF_GCLK_GEN_2_GENEN << GCLK_GENCTRL_GENEN_Pos)
		                               | CONF_GCLK_GEN_2_SOURCE);
	}
#endif
#if CONF_GCLK_GEN_3_GENEN == 1
	if (bm & (1ul << 3)) {
    2b7c:	f010 0f08 	tst.w	r0, #8
    2b80:	d002      	beq.n	2b88 <_gclk_init_generators_by_fref+0x30>
    2b82:	4a1a      	ldr	r2, [pc, #104]	; (2bec <_gclk_init_generators_by_fref+0x94>)
    2b84:	4b1a      	ldr	r3, [pc, #104]	; (2bf0 <_gclk_init_generators_by_fref+0x98>)
    2b86:	62da      	str	r2, [r3, #44]	; 0x2c
		                               | (CONF_GCLK_GEN_3_GENEN << GCLK_GENCTRL_GENEN_Pos)
		                               | CONF_GCLK_GEN_3_SOURCE);
	}
#endif
#if CONF_GCLK_GEN_4_GENEN == 1
	if (bm & (1ul << 4)) {
    2b88:	f010 0f10 	tst.w	r0, #16
    2b8c:	d002      	beq.n	2b94 <_gclk_init_generators_by_fref+0x3c>
    2b8e:	4a17      	ldr	r2, [pc, #92]	; (2bec <_gclk_init_generators_by_fref+0x94>)
    2b90:	4b17      	ldr	r3, [pc, #92]	; (2bf0 <_gclk_init_generators_by_fref+0x98>)
    2b92:	631a      	str	r2, [r3, #48]	; 0x30
		                               | (CONF_GCLK_GEN_4_GENEN << GCLK_GENCTRL_GENEN_Pos)
		                               | CONF_GCLK_GEN_4_SOURCE);
	}
#endif
#if CONF_GCLK_GEN_5_GENEN == 1
	if (bm & (1ul << 5)) {
    2b94:	f010 0f20 	tst.w	r0, #32
    2b98:	d002      	beq.n	2ba0 <_gclk_init_generators_by_fref+0x48>
    2b9a:	4a14      	ldr	r2, [pc, #80]	; (2bec <_gclk_init_generators_by_fref+0x94>)
    2b9c:	4b14      	ldr	r3, [pc, #80]	; (2bf0 <_gclk_init_generators_by_fref+0x98>)
    2b9e:	635a      	str	r2, [r3, #52]	; 0x34
		                               | (CONF_GCLK_GEN_5_GENEN << GCLK_GENCTRL_GENEN_Pos)
		                               | CONF_GCLK_GEN_5_SOURCE);
	}
#endif
#if CONF_GCLK_GEN_6_GENEN == 1
	if (bm & (1ul << 6)) {
    2ba0:	f010 0f40 	tst.w	r0, #64	; 0x40
    2ba4:	d002      	beq.n	2bac <_gclk_init_generators_by_fref+0x54>
    2ba6:	4a11      	ldr	r2, [pc, #68]	; (2bec <_gclk_init_generators_by_fref+0x94>)
    2ba8:	4b11      	ldr	r3, [pc, #68]	; (2bf0 <_gclk_init_generators_by_fref+0x98>)
    2baa:	639a      	str	r2, [r3, #56]	; 0x38
		                               | (CONF_GCLK_GEN_6_GENEN << GCLK_GENCTRL_GENEN_Pos)
		                               | CONF_GCLK_GEN_6_SOURCE);
	}
#endif
#if CONF_GCLK_GEN_7_GENEN == 1
	if (bm & (1ul << 7)) {
    2bac:	f010 0f80 	tst.w	r0, #128	; 0x80
    2bb0:	d002      	beq.n	2bb8 <_gclk_init_generators_by_fref+0x60>
    2bb2:	4a0e      	ldr	r2, [pc, #56]	; (2bec <_gclk_init_generators_by_fref+0x94>)
    2bb4:	4b0e      	ldr	r3, [pc, #56]	; (2bf0 <_gclk_init_generators_by_fref+0x98>)
    2bb6:	63da      	str	r2, [r3, #60]	; 0x3c
		                               | (CONF_GCLK_GEN_7_GENEN << GCLK_GENCTRL_GENEN_Pos)
		                               | CONF_GCLK_GEN_7_SOURCE);
	}
#endif
#if CONF_GCLK_GEN_8_GENEN == 1
	if (bm & (1ul << 8)) {
    2bb8:	f410 7f80 	tst.w	r0, #256	; 0x100
    2bbc:	d002      	beq.n	2bc4 <_gclk_init_generators_by_fref+0x6c>
    2bbe:	4a0b      	ldr	r2, [pc, #44]	; (2bec <_gclk_init_generators_by_fref+0x94>)
    2bc0:	4b0b      	ldr	r3, [pc, #44]	; (2bf0 <_gclk_init_generators_by_fref+0x98>)
    2bc2:	641a      	str	r2, [r3, #64]	; 0x40
		                               | (CONF_GCLK_GEN_8_GENEN << GCLK_GENCTRL_GENEN_Pos)
		                               | CONF_GCLK_GEN_8_SOURCE);
	}
#endif
#if CONF_GCLK_GEN_9_GENEN == 1
	if (bm & (1ul << 9)) {
    2bc4:	f410 7f00 	tst.w	r0, #512	; 0x200
    2bc8:	d002      	beq.n	2bd0 <_gclk_init_generators_by_fref+0x78>
    2bca:	4a08      	ldr	r2, [pc, #32]	; (2bec <_gclk_init_generators_by_fref+0x94>)
    2bcc:	4b08      	ldr	r3, [pc, #32]	; (2bf0 <_gclk_init_generators_by_fref+0x98>)
    2bce:	645a      	str	r2, [r3, #68]	; 0x44
		                               | (CONF_GCLK_GEN_9_GENEN << GCLK_GENCTRL_GENEN_Pos)
		                               | CONF_GCLK_GEN_9_SOURCE);
	}
#endif
#if CONF_GCLK_GEN_10_GENEN == 1
	if (bm & (1ul << 10)) {
    2bd0:	f410 6f80 	tst.w	r0, #1024	; 0x400
    2bd4:	d002      	beq.n	2bdc <_gclk_init_generators_by_fref+0x84>
    2bd6:	4a08      	ldr	r2, [pc, #32]	; (2bf8 <_gclk_init_generators_by_fref+0xa0>)
    2bd8:	4b05      	ldr	r3, [pc, #20]	; (2bf0 <_gclk_init_generators_by_fref+0x98>)
    2bda:	649a      	str	r2, [r3, #72]	; 0x48
		                               | (CONF_GCLK_GEN_10_GENEN << GCLK_GENCTRL_GENEN_Pos)
		                               | CONF_GCLK_GEN_10_SOURCE);
	}
#endif
#if CONF_GCLK_GEN_11_GENEN == 1
	if (bm & (1ul << 11)) {
    2bdc:	f410 6f00 	tst.w	r0, #2048	; 0x800
    2be0:	d002      	beq.n	2be8 <_gclk_init_generators_by_fref+0x90>
    2be2:	4a06      	ldr	r2, [pc, #24]	; (2bfc <_gclk_init_generators_by_fref+0xa4>)
    2be4:	4b02      	ldr	r3, [pc, #8]	; (2bf0 <_gclk_init_generators_by_fref+0x98>)
    2be6:	64da      	str	r2, [r3, #76]	; 0x4c
    2be8:	4770      	bx	lr
    2bea:	bf00      	nop
    2bec:	00012b06 	.word	0x00012b06
    2bf0:	40001c00 	.word	0x40001c00
    2bf4:	00012306 	.word	0x00012306
    2bf8:	00012b05 	.word	0x00012b05
    2bfc:	00013b05 	.word	0x00013b05

00002c00 <_mclk_init>:
	((Mclk *)hw)->CPUDIV.reg = data;
    2c00:	2201      	movs	r2, #1
    2c02:	4b01      	ldr	r3, [pc, #4]	; (2c08 <_mclk_init+0x8>)
    2c04:	715a      	strb	r2, [r3, #5]
    2c06:	4770      	bx	lr
    2c08:	40000800 	.word	0x40000800

00002c0c <_nvm_interrupt_handler>:
 * \internal NVM interrupt handler
 *
 * \param[in] p The pointer to interrupt parameter
 */
static void _nvm_interrupt_handler(struct _flash_device *device)
{
    2c0c:	b508      	push	{r3, lr}
	void *const hw = device->hw;
    2c0e:	6903      	ldr	r3, [r0, #16]
	return (((Nvmctrl *)hw)->INTFLAG.reg & NVMCTRL_INTFLAG_DONE) >> NVMCTRL_INTFLAG_DONE_Pos;
    2c10:	8a1a      	ldrh	r2, [r3, #16]

	if (hri_nvmctrl_get_INTFLAG_DONE_bit(hw)) {
    2c12:	f012 0f01 	tst.w	r2, #1
    2c16:	d005      	beq.n	2c24 <_nvm_interrupt_handler+0x18>
	((Nvmctrl *)hw)->INTFLAG.reg = NVMCTRL_INTFLAG_DONE;
    2c18:	2201      	movs	r2, #1
    2c1a:	821a      	strh	r2, [r3, #16]
		hri_nvmctrl_clear_INTFLAG_DONE_bit(hw);

		if (NULL != device->flash_cb.ready_cb) {
    2c1c:	6803      	ldr	r3, [r0, #0]
    2c1e:	b153      	cbz	r3, 2c36 <_nvm_interrupt_handler+0x2a>
			device->flash_cb.ready_cb(device);
    2c20:	4798      	blx	r3
    2c22:	bd08      	pop	{r3, pc}
	return ((Nvmctrl *)hw)->INTFLAG.reg;
    2c24:	8a1a      	ldrh	r2, [r3, #16]
    2c26:	b292      	uxth	r2, r2
		}
	} else if (hri_nvmctrl_read_INTFLAG_reg(hw) && ~NVMCTRL_INTFLAG_ERR) {
    2c28:	b12a      	cbz	r2, 2c36 <_nvm_interrupt_handler+0x2a>
	((Nvmctrl *)hw)->INTFLAG.reg = mask;
    2c2a:	f240 225e 	movw	r2, #606	; 0x25e
    2c2e:	821a      	strh	r2, [r3, #16]
		hri_nvmctrl_clear_INTFLAG_reg(hw, NVMCTRL_INTFLAG_ERR);

		if (NULL != device->flash_cb.error_cb) {
    2c30:	6843      	ldr	r3, [r0, #4]
    2c32:	b103      	cbz	r3, 2c36 <_nvm_interrupt_handler+0x2a>
			device->flash_cb.error_cb(device);
    2c34:	4798      	blx	r3
    2c36:	bd08      	pop	{r3, pc}

00002c38 <_flash_init>:
{
    2c38:	b538      	push	{r3, r4, r5, lr}
    2c3a:	460c      	mov	r4, r1
	ASSERT(device && (hw == NVMCTRL));
    2c3c:	4605      	mov	r5, r0
    2c3e:	b350      	cbz	r0, 2c96 <_flash_init+0x5e>
    2c40:	4816      	ldr	r0, [pc, #88]	; (2c9c <_flash_init+0x64>)
    2c42:	4281      	cmp	r1, r0
    2c44:	bf14      	ite	ne
    2c46:	2000      	movne	r0, #0
    2c48:	2001      	moveq	r0, #1
    2c4a:	2256      	movs	r2, #86	; 0x56
    2c4c:	4914      	ldr	r1, [pc, #80]	; (2ca0 <_flash_init+0x68>)
    2c4e:	4b15      	ldr	r3, [pc, #84]	; (2ca4 <_flash_init+0x6c>)
    2c50:	4798      	blx	r3
	device->hw = hw;
    2c52:	612c      	str	r4, [r5, #16]
	NVMCTRL_CRITICAL_SECTION_LEAVE();
}

static inline hri_nvmctrl_ctrla_reg_t hri_nvmctrl_read_CTRLA_reg(const void *const hw)
{
	return ((Nvmctrl *)hw)->CTRLA.reg;
    2c54:	8823      	ldrh	r3, [r4, #0]
	hri_nvmctrl_write_CTRLA_reg(hw, ctrla);
    2c56:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
    2c5a:	049b      	lsls	r3, r3, #18
    2c5c:	0c9b      	lsrs	r3, r3, #18
	((Nvmctrl *)hw)->CTRLA.reg = data;
    2c5e:	8023      	strh	r3, [r4, #0]
	_nvm_dev = device;
    2c60:	4b11      	ldr	r3, [pc, #68]	; (2ca8 <_flash_init+0x70>)
    2c62:	601d      	str	r5, [r3, #0]
    NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    2c64:	4b11      	ldr	r3, [pc, #68]	; (2cac <_flash_init+0x74>)
    2c66:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
    2c6a:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    2c6e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2c72:	f3bf 8f6f 	isb	sy
    2c76:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    2c7a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    2c7e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2c82:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    2c86:	f8c3 1180 	str.w	r1, [r3, #384]	; 0x180
    2c8a:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    2c8e:	6019      	str	r1, [r3, #0]
    2c90:	601a      	str	r2, [r3, #0]
}
    2c92:	2000      	movs	r0, #0
    2c94:	bd38      	pop	{r3, r4, r5, pc}
    2c96:	2000      	movs	r0, #0
    2c98:	e7d7      	b.n	2c4a <_flash_init+0x12>
    2c9a:	bf00      	nop
    2c9c:	41004000 	.word	0x41004000
    2ca0:	0000779c 	.word	0x0000779c
    2ca4:	000024bd 	.word	0x000024bd
    2ca8:	20000ad0 	.word	0x20000ad0
    2cac:	e000e100 	.word	0xe000e100

00002cb0 <NVMCTRL_0_Handler>:

/**
 * \internal NVM 0 interrupt handler
 */
void NVMCTRL_0_Handler(void)
{
    2cb0:	b508      	push	{r3, lr}
	_nvm_interrupt_handler(_nvm_dev);
    2cb2:	4b02      	ldr	r3, [pc, #8]	; (2cbc <NVMCTRL_0_Handler+0xc>)
    2cb4:	6818      	ldr	r0, [r3, #0]
    2cb6:	4b02      	ldr	r3, [pc, #8]	; (2cc0 <NVMCTRL_0_Handler+0x10>)
    2cb8:	4798      	blx	r3
    2cba:	bd08      	pop	{r3, pc}
    2cbc:	20000ad0 	.word	0x20000ad0
    2cc0:	00002c0d 	.word	0x00002c0d

00002cc4 <NVMCTRL_1_Handler>:

/**
 * \internal NVM 1 interrupt handler
 */
void NVMCTRL_1_Handler(void)
{
    2cc4:	b508      	push	{r3, lr}
	_nvm_interrupt_handler(_nvm_dev);
    2cc6:	4b02      	ldr	r3, [pc, #8]	; (2cd0 <NVMCTRL_1_Handler+0xc>)
    2cc8:	6818      	ldr	r0, [r3, #0]
    2cca:	4b02      	ldr	r3, [pc, #8]	; (2cd4 <NVMCTRL_1_Handler+0x10>)
    2ccc:	4798      	blx	r3
    2cce:	bd08      	pop	{r3, pc}
    2cd0:	20000ad0 	.word	0x20000ad0
    2cd4:	00002c0d 	.word	0x00002c0d

00002cd8 <_osc32kctrl_init_sources>:
}

static inline void hri_osc32kctrl_write_XOSC32K_reg(const void *const hw, hri_osc32kctrl_xosc32k_reg_t data)
{
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->XOSC32K.reg = data;
    2cd8:	4b09      	ldr	r3, [pc, #36]	; (2d00 <_osc32kctrl_init_sources+0x28>)
    2cda:	f242 024e 	movw	r2, #8270	; 0x204e
    2cde:	829a      	strh	r2, [r3, #20]
}

static inline void hri_osc32kctrl_write_CFDCTRL_reg(const void *const hw, hri_osc32kctrl_cfdctrl_reg_t data)
{
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->CFDCTRL.reg = data;
    2ce0:	2201      	movs	r2, #1
    2ce2:	759a      	strb	r2, [r3, #22]
}

static inline void hri_osc32kctrl_write_EVCTRL_reg(const void *const hw, hri_osc32kctrl_evctrl_reg_t data)
{
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->EVCTRL.reg = data;
    2ce4:	75da      	strb	r2, [r3, #23]
}

static inline hri_osc32kctrl_osculp32k_reg_t hri_osc32kctrl_read_OSCULP32K_CALIB_bf(const void *const hw)
{
	uint32_t tmp;
	tmp = ((Osc32kctrl *)hw)->OSCULP32K.reg;
    2ce6:	69da      	ldr	r2, [r3, #28]
}

static inline void hri_osc32kctrl_write_OSCULP32K_reg(const void *const hw, hri_osc32kctrl_osculp32k_reg_t data)
{
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->OSCULP32K.reg = data;
    2ce8:	2200      	movs	r2, #0
    2cea:	61da      	str	r2, [r3, #28]
	return ((Osc32kctrl *)hw)->OSCULP32K.reg;
}

static inline bool hri_osc32kctrl_get_STATUS_XOSC32KRDY_bit(const void *const hw)
{
	return (((Osc32kctrl *)hw)->STATUS.reg & OSC32KCTRL_STATUS_XOSC32KRDY) >> OSC32KCTRL_STATUS_XOSC32KRDY_Pos;
    2cec:	461a      	mov	r2, r3
    2cee:	68d3      	ldr	r3, [r2, #12]
	                                       );
#endif

#if CONF_XOSC32K_CONFIG
#if CONF_XOSC32K_ENABLE == 1 && CONF_XOSC32K_ONDEMAND == 0
	while (!hri_osc32kctrl_get_STATUS_XOSC32KRDY_bit(hw))
    2cf0:	f013 0f01 	tst.w	r3, #1
    2cf4:	d0fb      	beq.n	2cee <_osc32kctrl_init_sources+0x16>
	((Osc32kctrl *)hw)->RTCCTRL.reg = data;
    2cf6:	2204      	movs	r2, #4
    2cf8:	4b01      	ldr	r3, [pc, #4]	; (2d00 <_osc32kctrl_init_sources+0x28>)
    2cfa:	741a      	strb	r2, [r3, #16]
    2cfc:	4770      	bx	lr
    2cfe:	bf00      	nop
    2d00:	40001400 	.word	0x40001400

00002d04 <_oscctrl_init_referenced_generators>:
	tmp = ((Gclk *)hw)->GENCTRL[index].reg;
    2d04:	4a2b      	ldr	r2, [pc, #172]	; (2db4 <_oscctrl_init_referenced_generators+0xb0>)
    2d06:	6a13      	ldr	r3, [r2, #32]
	tmp &= ~GCLK_GENCTRL_SRC_Msk;
    2d08:	f023 030f 	bic.w	r3, r3, #15
	tmp |= GCLK_GENCTRL_SRC(data);
    2d0c:	f043 0304 	orr.w	r3, r3, #4
	((Gclk *)hw)->GENCTRL[index].reg = tmp;
    2d10:	6213      	str	r3, [r2, #32]
}

static inline void hri_oscctrl_write_DFLLCTRLA_reg(const void *const hw, hri_oscctrl_dfllctrla_reg_t data)
{
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->DFLLCTRLA.reg = data;
    2d12:	4b29      	ldr	r3, [pc, #164]	; (2db8 <_oscctrl_init_referenced_generators+0xb4>)
    2d14:	2200      	movs	r2, #0
    2d16:	771a      	strb	r2, [r3, #28]
}

static inline void hri_oscctrl_write_DFLLMUL_reg(const void *const hw, hri_oscctrl_dfllmul_reg_t data)
{
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->DFLLMUL.reg = data;
    2d18:	4a28      	ldr	r2, [pc, #160]	; (2dbc <_oscctrl_init_referenced_generators+0xb8>)
    2d1a:	629a      	str	r2, [r3, #40]	; 0x28
}

static inline bool hri_oscctrl_get_DFLLSYNC_DFLLMUL_bit(const void *const hw)
{
	uint8_t tmp;
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    2d1c:	461a      	mov	r2, r3
    2d1e:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c
#endif

	hri_oscctrl_write_DFLLMUL_reg(hw,
	                              OSCCTRL_DFLLMUL_CSTEP(CONF_DFLL_CSTEP) | OSCCTRL_DFLLMUL_FSTEP(CONF_DFLL_FSTEP)
	                                  | OSCCTRL_DFLLMUL_MUL(CONF_DFLL_MUL));
	while (hri_oscctrl_get_DFLLSYNC_DFLLMUL_bit(hw))
    2d22:	f013 0f10 	tst.w	r3, #16
    2d26:	d1fa      	bne.n	2d1e <_oscctrl_init_referenced_generators+0x1a>
	((Oscctrl *)hw)->DFLLCTRLB.reg = data;
    2d28:	2200      	movs	r2, #0
    2d2a:	4b23      	ldr	r3, [pc, #140]	; (2db8 <_oscctrl_init_referenced_generators+0xb4>)
    2d2c:	f883 2020 	strb.w	r2, [r3, #32]
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    2d30:	461a      	mov	r2, r3
    2d32:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c
		;

	hri_oscctrl_write_DFLLCTRLB_reg(hw, 0);
	while (hri_oscctrl_get_DFLLSYNC_DFLLCTRLB_bit(hw))
    2d36:	f013 0f04 	tst.w	r3, #4
    2d3a:	d1fa      	bne.n	2d32 <_oscctrl_init_referenced_generators+0x2e>
	((Oscctrl *)hw)->DFLLCTRLA.reg = data;
    2d3c:	2242      	movs	r2, #66	; 0x42
    2d3e:	4b1e      	ldr	r3, [pc, #120]	; (2db8 <_oscctrl_init_referenced_generators+0xb4>)
    2d40:	771a      	strb	r2, [r3, #28]
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    2d42:	461a      	mov	r2, r3
    2d44:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c
		;

	tmp = (CONF_DFLL_RUNSTDBY << OSCCTRL_DFLLCTRLA_RUNSTDBY_Pos) | OSCCTRL_DFLLCTRLA_ENABLE;
	hri_oscctrl_write_DFLLCTRLA_reg(hw, tmp);
	while (hri_oscctrl_get_DFLLSYNC_ENABLE_bit(hw))
    2d48:	f013 0f02 	tst.w	r3, #2
    2d4c:	d1fa      	bne.n	2d44 <_oscctrl_init_referenced_generators+0x40>
	return ((Oscctrl *)hw)->DFLLVAL.reg;
    2d4e:	4b1a      	ldr	r3, [pc, #104]	; (2db8 <_oscctrl_init_referenced_generators+0xb4>)
    2d50:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	((Oscctrl *)hw)->DFLLVAL.reg = data;
    2d52:	625a      	str	r2, [r3, #36]	; 0x24
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    2d54:	461a      	mov	r2, r3
    2d56:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c

#if CONF_DFLL_OVERWRITE_CALIBRATION == 1
	hri_oscctrl_write_DFLLVAL_reg(hw, OSCCTRL_DFLLVAL_COARSE(CONF_DFLL_COARSE) | OSCCTRL_DFLLVAL_FINE(CONF_DFLL_FINE));
#endif
	hri_oscctrl_write_DFLLVAL_reg(hw, hri_oscctrl_read_DFLLVAL_reg(hw));
	while (hri_oscctrl_get_DFLLSYNC_DFLLVAL_bit(hw))
    2d5a:	f013 0f08 	tst.w	r3, #8
    2d5e:	d1fa      	bne.n	2d56 <_oscctrl_init_referenced_generators+0x52>
	((Oscctrl *)hw)->DFLLCTRLB.reg = data;
    2d60:	2282      	movs	r2, #130	; 0x82
    2d62:	4b15      	ldr	r3, [pc, #84]	; (2db8 <_oscctrl_init_referenced_generators+0xb4>)
    2d64:	f883 2020 	strb.w	r2, [r3, #32]
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    2d68:	461a      	mov	r2, r3
    2d6a:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c
	tmp = (CONF_DFLL_WAITLOCK << OSCCTRL_DFLLCTRLB_WAITLOCK_Pos) | (CONF_DFLL_BPLCKC << OSCCTRL_DFLLCTRLB_BPLCKC_Pos)
	      | (CONF_DFLL_QLDIS << OSCCTRL_DFLLCTRLB_QLDIS_Pos) | (CONF_DFLL_CCDIS << OSCCTRL_DFLLCTRLB_CCDIS_Pos)
	      | (CONF_DFLL_USBCRM << OSCCTRL_DFLLCTRLB_USBCRM_Pos) | (CONF_DFLL_LLAW << OSCCTRL_DFLLCTRLB_LLAW_Pos)
	      | (CONF_DFLL_STABLE << OSCCTRL_DFLLCTRLB_STABLE_Pos) | (CONF_DFLL_MODE << OSCCTRL_DFLLCTRLB_MODE_Pos) | 0;
	hri_oscctrl_write_DFLLCTRLB_reg(hw, tmp);
	while (hri_oscctrl_get_DFLLSYNC_DFLLCTRLB_bit(hw))
    2d6e:	f013 0f04 	tst.w	r3, #4
    2d72:	d1fa      	bne.n	2d6a <_oscctrl_init_referenced_generators+0x66>
	tmp = ((Oscctrl *)hw)->DFLLCTRLB.reg;
    2d74:	4b10      	ldr	r3, [pc, #64]	; (2db8 <_oscctrl_init_referenced_generators+0xb4>)
    2d76:	f893 3020 	ldrb.w	r3, [r3, #32]
	                                (CONF_FDPLL1_RUNSTDBY << OSCCTRL_DPLLCTRLA_RUNSTDBY_Pos)
	                                    | (CONF_FDPLL1_ENABLE << OSCCTRL_DPLLCTRLA_ENABLE_Pos));
#endif

#if CONF_DFLL_CONFIG == 1
	if (hri_oscctrl_get_DFLLCTRLB_MODE_bit(hw)) {
    2d7a:	f013 0f01 	tst.w	r3, #1
    2d7e:	d012      	beq.n	2da6 <_oscctrl_init_referenced_generators+0xa2>
}

static inline hri_oscctrl_status_reg_t hri_oscctrl_get_STATUS_reg(const void *const hw, hri_oscctrl_status_reg_t mask)
{
	uint32_t tmp;
	tmp = ((Oscctrl *)hw)->STATUS.reg;
    2d80:	4a0d      	ldr	r2, [pc, #52]	; (2db8 <_oscctrl_init_referenced_generators+0xb4>)
    2d82:	6913      	ldr	r3, [r2, #16]
	tmp &= mask;
    2d84:	f403 6310 	and.w	r3, r3, #2304	; 0x900
		hri_oscctrl_status_reg_t status_mask = OSCCTRL_STATUS_DFLLRDY | OSCCTRL_STATUS_DFLLLCKC;

		while (hri_oscctrl_get_STATUS_reg(hw, status_mask) != status_mask)
    2d88:	f5b3 6f10 	cmp.w	r3, #2304	; 0x900
    2d8c:	d1f9      	bne.n	2d82 <_oscctrl_init_referenced_generators+0x7e>
	return tmp;
}

static inline hri_gclk_syncbusy_reg_t hri_gclk_read_SYNCBUSY_reg(const void *const hw)
{
	return ((Gclk *)hw)->SYNCBUSY.reg;
    2d8e:	4a09      	ldr	r2, [pc, #36]	; (2db4 <_oscctrl_init_referenced_generators+0xb0>)
    2d90:	6853      	ldr	r3, [r2, #4]
	hri_oscctrl_set_DPLLCTRLA_ONDEMAND_bit(hw, 1);
#endif
#endif

#if CONF_DFLL_CONFIG == 1
	while (hri_gclk_read_SYNCBUSY_reg(GCLK))
    2d92:	2b00      	cmp	r3, #0
    2d94:	d1fc      	bne.n	2d90 <_oscctrl_init_referenced_generators+0x8c>
	tmp = ((Gclk *)hw)->GENCTRL[index].reg;
    2d96:	4a07      	ldr	r2, [pc, #28]	; (2db4 <_oscctrl_init_referenced_generators+0xb0>)
    2d98:	6a13      	ldr	r3, [r2, #32]
	tmp &= ~GCLK_GENCTRL_SRC_Msk;
    2d9a:	f023 030f 	bic.w	r3, r3, #15
	tmp |= GCLK_GENCTRL_SRC(data);
    2d9e:	f043 0306 	orr.w	r3, r3, #6
	((Gclk *)hw)->GENCTRL[index].reg = tmp;
    2da2:	6213      	str	r3, [r2, #32]
    2da4:	4770      	bx	lr
	return (((Oscctrl *)hw)->STATUS.reg & OSCCTRL_STATUS_DFLLRDY) >> OSCCTRL_STATUS_DFLLRDY_Pos;
    2da6:	4a04      	ldr	r2, [pc, #16]	; (2db8 <_oscctrl_init_referenced_generators+0xb4>)
    2da8:	6913      	ldr	r3, [r2, #16]
		while (!hri_oscctrl_get_STATUS_DFLLRDY_bit(hw))
    2daa:	f413 7f80 	tst.w	r3, #256	; 0x100
    2dae:	d0fb      	beq.n	2da8 <_oscctrl_init_referenced_generators+0xa4>
    2db0:	e7ed      	b.n	2d8e <_oscctrl_init_referenced_generators+0x8a>
    2db2:	bf00      	nop
    2db4:	40001c00 	.word	0x40001c00
    2db8:	40001000 	.word	0x40001000
    2dbc:	04010000 	.word	0x04010000

00002dc0 <RAMECC_Handler>:

/**
 * \internal RAMECC interrupt handler
 */
void RAMECC_Handler(void)
{
    2dc0:	b500      	push	{lr}
    2dc2:	b083      	sub	sp, #12
	return tmp;
}

static inline hri_ramecc_intflag_reg_t hri_ramecc_read_INTFLAG_reg(const void *const hw)
{
	return ((Ramecc *)hw)->INTFLAG.reg;
    2dc4:	4b0d      	ldr	r3, [pc, #52]	; (2dfc <RAMECC_Handler+0x3c>)
    2dc6:	789b      	ldrb	r3, [r3, #2]
    2dc8:	b2db      	uxtb	r3, r3
	struct _ramecc_device *dev      = (struct _ramecc_device *)&device;
	volatile uint32_t      int_mask = hri_ramecc_read_INTFLAG_reg(RAMECC);
    2dca:	9301      	str	r3, [sp, #4]

	if (int_mask & RAMECC_INTFLAG_DUALE && dev->ramecc_cb.dual_bit_err) {
    2dcc:	9b01      	ldr	r3, [sp, #4]
    2dce:	f013 0f02 	tst.w	r3, #2
    2dd2:	d006      	beq.n	2de2 <RAMECC_Handler+0x22>
    2dd4:	4b0a      	ldr	r3, [pc, #40]	; (2e00 <RAMECC_Handler+0x40>)
    2dd6:	681b      	ldr	r3, [r3, #0]
    2dd8:	b11b      	cbz	r3, 2de2 <RAMECC_Handler+0x22>
	return tmp;
}

static inline hri_ramecc_erraddr_reg_t hri_ramecc_read_ERRADDR_reg(const void *const hw)
{
	return ((Ramecc *)hw)->ERRADDR.reg;
    2dda:	4a08      	ldr	r2, [pc, #32]	; (2dfc <RAMECC_Handler+0x3c>)
    2ddc:	6850      	ldr	r0, [r2, #4]
		dev->ramecc_cb.dual_bit_err((uint32_t)hri_ramecc_read_ERRADDR_reg(RAMECC));
    2dde:	4798      	blx	r3
    2de0:	e009      	b.n	2df6 <RAMECC_Handler+0x36>
	} else if (int_mask & RAMECC_INTFLAG_SINGLEE && dev->ramecc_cb.single_bit_err) {
    2de2:	9b01      	ldr	r3, [sp, #4]
    2de4:	f013 0f01 	tst.w	r3, #1
    2de8:	d005      	beq.n	2df6 <RAMECC_Handler+0x36>
    2dea:	4b05      	ldr	r3, [pc, #20]	; (2e00 <RAMECC_Handler+0x40>)
    2dec:	685b      	ldr	r3, [r3, #4]
    2dee:	b113      	cbz	r3, 2df6 <RAMECC_Handler+0x36>
    2df0:	4a02      	ldr	r2, [pc, #8]	; (2dfc <RAMECC_Handler+0x3c>)
    2df2:	6850      	ldr	r0, [r2, #4]
		dev->ramecc_cb.single_bit_err((uint32_t)hri_ramecc_read_ERRADDR_reg(RAMECC));
    2df4:	4798      	blx	r3
	} else {
		return;
	}
}
    2df6:	b003      	add	sp, #12
    2df8:	f85d fb04 	ldr.w	pc, [sp], #4
    2dfc:	41020000 	.word	0x41020000
    2e00:	20003e64 	.word	0x20003e64

00002e04 <_sercom_get_hardware_index>:

/**
 * \brief Retrieve ordinal number of the given sercom hardware instance
 */
static uint8_t _sercom_get_hardware_index(const void *const hw)
{
    2e04:	b470      	push	{r4, r5, r6}
    2e06:	b087      	sub	sp, #28
    2e08:	4606      	mov	r6, r0
	Sercom *const sercom_modules[] = SERCOM_INSTS;
    2e0a:	466c      	mov	r4, sp
    2e0c:	4d0c      	ldr	r5, [pc, #48]	; (2e40 <_sercom_get_hardware_index+0x3c>)
    2e0e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    2e10:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    2e12:	e895 0003 	ldmia.w	r5, {r0, r1}
    2e16:	e884 0003 	stmia.w	r4, {r0, r1}
	/* Find index for SERCOM instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uint32_t)hw == (uint32_t)sercom_modules[i]) {
    2e1a:	9b00      	ldr	r3, [sp, #0]
    2e1c:	42b3      	cmp	r3, r6
    2e1e:	d00c      	beq.n	2e3a <_sercom_get_hardware_index+0x36>
    2e20:	4632      	mov	r2, r6
    2e22:	2001      	movs	r0, #1
    2e24:	f85d 3020 	ldr.w	r3, [sp, r0, lsl #2]
    2e28:	4293      	cmp	r3, r2
    2e2a:	d007      	beq.n	2e3c <_sercom_get_hardware_index+0x38>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    2e2c:	3001      	adds	r0, #1
    2e2e:	2806      	cmp	r0, #6
    2e30:	d1f8      	bne.n	2e24 <_sercom_get_hardware_index+0x20>
			return i;
		}
	}
	return 0;
    2e32:	2000      	movs	r0, #0
}
    2e34:	b007      	add	sp, #28
    2e36:	bc70      	pop	{r4, r5, r6}
    2e38:	4770      	bx	lr
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    2e3a:	2000      	movs	r0, #0
			return i;
    2e3c:	b2c0      	uxtb	r0, r0
    2e3e:	e7f9      	b.n	2e34 <_sercom_get_hardware_index+0x30>
    2e40:	000077bc 	.word	0x000077bc

00002e44 <_sercom_get_irq_num>:

/**
 * \brief Retrieve IRQ number for the given hardware instance
 */
static uint8_t _sercom_get_irq_num(const void *const hw)
{
    2e44:	b508      	push	{r3, lr}
	return SERCOM0_0_IRQn + (_sercom_get_hardware_index(hw) << 2);
    2e46:	4b03      	ldr	r3, [pc, #12]	; (2e54 <_sercom_get_irq_num+0x10>)
    2e48:	4798      	blx	r3
    2e4a:	0080      	lsls	r0, r0, #2
    2e4c:	302e      	adds	r0, #46	; 0x2e
}
    2e4e:	f000 00fe 	and.w	r0, r0, #254	; 0xfe
    2e52:	bd08      	pop	{r3, pc}
    2e54:	00002e05 	.word	0x00002e05

00002e58 <_usart_init>:
{
    2e58:	b538      	push	{r3, r4, r5, lr}
    2e5a:	4604      	mov	r4, r0
	uint8_t sercom_offset = _sercom_get_hardware_index(hw);
    2e5c:	4b33      	ldr	r3, [pc, #204]	; (2f2c <_usart_init+0xd4>)
    2e5e:	4798      	blx	r3
		if (_usarts[i].number == sercom_offset) {
    2e60:	2803      	cmp	r0, #3
    2e62:	d056      	beq.n	2f12 <_usart_init+0xba>
    2e64:	2804      	cmp	r0, #4
    2e66:	d052      	beq.n	2f0e <_usart_init+0xb6>
    2e68:	2805      	cmp	r0, #5
	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
    2e6a:	bf08      	it	eq
    2e6c:	2202      	moveq	r2, #2
		if (_usarts[i].number == sercom_offset) {
    2e6e:	d006      	beq.n	2e7e <_usart_init+0x26>
	ASSERT(false);
    2e70:	f240 2263 	movw	r2, #611	; 0x263
    2e74:	492e      	ldr	r1, [pc, #184]	; (2f30 <_usart_init+0xd8>)
    2e76:	2000      	movs	r0, #0
    2e78:	4b2e      	ldr	r3, [pc, #184]	; (2f34 <_usart_init+0xdc>)
    2e7a:	4798      	blx	r3
	return 0;
    2e7c:	2200      	movs	r2, #0
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    2e7e:	69e3      	ldr	r3, [r4, #28]
    2e80:	f013 0f01 	tst.w	r3, #1
    2e84:	d1fb      	bne.n	2e7e <_usart_init+0x26>
    2e86:	69e3      	ldr	r3, [r4, #28]
    2e88:	f013 0f03 	tst.w	r3, #3
    2e8c:	d1fb      	bne.n	2e86 <_usart_init+0x2e>

static inline bool hri_sercomusart_get_CTRLA_ENABLE_bit(const void *const hw)
{
	uint32_t tmp;
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
	tmp = ((Sercom *)hw)->USART.CTRLA.reg;
    2e8e:	6823      	ldr	r3, [r4, #0]
	if (hri_sercomusart_get_CTRLA_ENABLE_bit(hw)) {
    2e90:	f013 0f02 	tst.w	r3, #2
    2e94:	d147      	bne.n	2f26 <_usart_init+0xce>
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    2e96:	69e3      	ldr	r3, [r4, #28]
    2e98:	f013 0f01 	tst.w	r3, #1
    2e9c:	d1fb      	bne.n	2e96 <_usart_init+0x3e>
	((Sercom *)hw)->USART.CTRLA.reg |= SERCOM_USART_CTRLA_SWRST;
    2e9e:	6823      	ldr	r3, [r4, #0]
    2ea0:	f043 0301 	orr.w	r3, r3, #1
    2ea4:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    2ea6:	69e3      	ldr	r3, [r4, #28]
    2ea8:	f013 0f01 	tst.w	r3, #1
    2eac:	d1fb      	bne.n	2ea6 <_usart_init+0x4e>
	hri_sercomusart_write_CTRLA_reg(hw, _usarts[i].ctrl_a);
    2eae:	4610      	mov	r0, r2
    2eb0:	eb02 0342 	add.w	r3, r2, r2, lsl #1
    2eb4:	4920      	ldr	r1, [pc, #128]	; (2f38 <_usart_init+0xe0>)
    2eb6:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
    2eba:	69d9      	ldr	r1, [r3, #28]
}

static inline void hri_sercomusart_write_CTRLA_reg(const void *const hw, hri_sercomusart_ctrla_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.CTRLA.reg = data;
    2ebc:	6021      	str	r1, [r4, #0]
	hri_sercomusart_write_CTRLB_reg(hw, _usarts[i].ctrl_b);
    2ebe:	6a1d      	ldr	r5, [r3, #32]
}

static inline void hri_sercomusart_write_CTRLB_reg(const void *const hw, hri_sercomusart_ctrlb_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.CTRLB.reg = data;
    2ec0:	6065      	str	r5, [r4, #4]
	hri_sercomusart_write_CTRLC_reg(hw, _usarts[i].ctrl_c);
    2ec2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}

static inline void hri_sercomusart_write_CTRLC_reg(const void *const hw, hri_sercomusart_ctrlc_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.CTRLC.reg = data;
    2ec4:	60a3      	str	r3, [r4, #8]
	if ((_usarts[i].ctrl_a & SERCOM_USART_CTRLA_SAMPR(0x1)) || (_usarts[i].ctrl_a & SERCOM_USART_CTRLA_SAMPR(0x3))) {
    2ec6:	f411 4fc0 	tst.w	r1, #24576	; 0x6000
    2eca:	d024      	beq.n	2f16 <_usart_init+0xbe>
		((Sercom *)hw)->USART.BAUD.FRAC.BAUD = _usarts[i].baud;
    2ecc:	eb02 0242 	add.w	r2, r2, r2, lsl #1
    2ed0:	4b19      	ldr	r3, [pc, #100]	; (2f38 <_usart_init+0xe0>)
    2ed2:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
    2ed6:	8d11      	ldrh	r1, [r2, #40]	; 0x28
    2ed8:	89a3      	ldrh	r3, [r4, #12]
    2eda:	f361 030c 	bfi	r3, r1, #0, #13
    2ede:	81a3      	strh	r3, [r4, #12]
		((Sercom *)hw)->USART.BAUD.FRAC.FP   = _usarts[i].fractional;
    2ee0:	f892 202a 	ldrb.w	r2, [r2, #42]	; 0x2a
    2ee4:	89a3      	ldrh	r3, [r4, #12]
    2ee6:	f362 334f 	bfi	r3, r2, #13, #3
    2eea:	81a3      	strh	r3, [r4, #12]
	hri_sercomusart_write_RXPL_reg(hw, _usarts[i].rxpl);
    2eec:	4b12      	ldr	r3, [pc, #72]	; (2f38 <_usart_init+0xe0>)
    2eee:	0042      	lsls	r2, r0, #1
    2ef0:	1811      	adds	r1, r2, r0
    2ef2:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
    2ef6:	f891 102b 	ldrb.w	r1, [r1, #43]	; 0x2b
}

static inline void hri_sercomusart_write_RXPL_reg(const void *const hw, hri_sercomusart_rxpl_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.RXPL.reg = data;
    2efa:	73a1      	strb	r1, [r4, #14]
	hri_sercomusart_write_DBGCTRL_reg(hw, _usarts[i].debug_ctrl);
    2efc:	4402      	add	r2, r0
    2efe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    2f02:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
}

static inline void hri_sercomusart_write_DBGCTRL_reg(const void *const hw, hri_sercomusart_dbgctrl_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.DBGCTRL.reg = data;
    2f06:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
	return ERR_NONE;
    2f0a:	2000      	movs	r0, #0
    2f0c:	bd38      	pop	{r3, r4, r5, pc}
	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
    2f0e:	2201      	movs	r2, #1
    2f10:	e7b5      	b.n	2e7e <_usart_init+0x26>
    2f12:	2200      	movs	r2, #0
    2f14:	e7b3      	b.n	2e7e <_usart_init+0x26>
		hri_sercomusart_write_BAUD_reg(hw, _usarts[i].baud);
    2f16:	eb02 0242 	add.w	r2, r2, r2, lsl #1
    2f1a:	4b07      	ldr	r3, [pc, #28]	; (2f38 <_usart_init+0xe0>)
    2f1c:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
    2f20:	8d13      	ldrh	r3, [r2, #40]	; 0x28
	((Sercom *)hw)->USART.BAUD.reg = data;
    2f22:	81a3      	strh	r3, [r4, #12]
    2f24:	e7e2      	b.n	2eec <_usart_init+0x94>
		return ERR_DENIED;
    2f26:	f06f 0010 	mvn.w	r0, #16
}
    2f2a:	bd38      	pop	{r3, r4, r5, pc}
    2f2c:	00002e05 	.word	0x00002e05
    2f30:	00007848 	.word	0x00007848
    2f34:	000024bd 	.word	0x000024bd
    2f38:	000077bc 	.word	0x000077bc

00002f3c <_usart_async_init>:
{
    2f3c:	b570      	push	{r4, r5, r6, lr}
    2f3e:	460d      	mov	r5, r1
	ASSERT(device);
    2f40:	4606      	mov	r6, r0
    2f42:	22da      	movs	r2, #218	; 0xda
    2f44:	4916      	ldr	r1, [pc, #88]	; (2fa0 <_usart_async_init+0x64>)
    2f46:	3000      	adds	r0, #0
    2f48:	bf18      	it	ne
    2f4a:	2001      	movne	r0, #1
    2f4c:	4b15      	ldr	r3, [pc, #84]	; (2fa4 <_usart_async_init+0x68>)
    2f4e:	4798      	blx	r3
	init_status = _usart_init(hw);
    2f50:	4628      	mov	r0, r5
    2f52:	4b15      	ldr	r3, [pc, #84]	; (2fa8 <_usart_async_init+0x6c>)
    2f54:	4798      	blx	r3
	if (init_status) {
    2f56:	4604      	mov	r4, r0
    2f58:	b9f8      	cbnz	r0, 2f9a <_usart_async_init+0x5e>
	device->hw = hw;
    2f5a:	61b5      	str	r5, [r6, #24]
	uint8_t irq = _sercom_get_irq_num(hw);
    2f5c:	4628      	mov	r0, r5
    2f5e:	4b13      	ldr	r3, [pc, #76]	; (2fac <_usart_async_init+0x70>)
    2f60:	4798      	blx	r3
		irq = irq +2;
    2f62:	3002      	adds	r0, #2
    2f64:	b2c0      	uxtb	r0, r0
    NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    2f66:	f000 031f 	and.w	r3, r0, #31
    2f6a:	2201      	movs	r2, #1
    2f6c:	409a      	lsls	r2, r3
    2f6e:	0943      	lsrs	r3, r0, #5
    2f70:	009b      	lsls	r3, r3, #2
    2f72:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    2f76:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    2f7a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    2f7e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2f82:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    2f86:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    2f8a:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
    2f8e:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
    2f92:	21e0      	movs	r1, #224	; 0xe0
    2f94:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    2f98:	601a      	str	r2, [r3, #0]
}
    2f9a:	4620      	mov	r0, r4
    2f9c:	bd70      	pop	{r4, r5, r6, pc}
    2f9e:	bf00      	nop
    2fa0:	00007848 	.word	0x00007848
    2fa4:	000024bd 	.word	0x000024bd
    2fa8:	00002e59 	.word	0x00002e59
    2fac:	00002e45 	.word	0x00002e45

00002fb0 <_usart_async_enable>:
	hri_sercomusart_set_CTRLA_ENABLE_bit(device->hw);
    2fb0:	6982      	ldr	r2, [r0, #24]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    2fb2:	69d3      	ldr	r3, [r2, #28]
    2fb4:	f013 0f03 	tst.w	r3, #3
    2fb8:	d1fb      	bne.n	2fb2 <_usart_async_enable+0x2>
	((Sercom *)hw)->USART.CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    2fba:	6813      	ldr	r3, [r2, #0]
    2fbc:	f043 0302 	orr.w	r3, r3, #2
    2fc0:	6013      	str	r3, [r2, #0]
    2fc2:	4770      	bx	lr

00002fc4 <_usart_async_write_byte>:
	hri_sercomusart_write_DATA_reg(device->hw, data);
    2fc4:	6983      	ldr	r3, [r0, #24]
	((Sercom *)hw)->USART.DATA.reg = data;
    2fc6:	6299      	str	r1, [r3, #40]	; 0x28
    2fc8:	4770      	bx	lr

00002fca <_usart_async_read_byte>:
	return hri_sercomusart_read_DATA_reg(device->hw);
    2fca:	6983      	ldr	r3, [r0, #24]
	return ((Sercom *)hw)->USART.DATA.reg;
    2fcc:	6a98      	ldr	r0, [r3, #40]	; 0x28
}
    2fce:	b2c0      	uxtb	r0, r0
    2fd0:	4770      	bx	lr

00002fd2 <_usart_async_is_byte_sent>:
	return hri_sercomusart_get_interrupt_DRE_bit(device->hw);
    2fd2:	6983      	ldr	r3, [r0, #24]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) >> SERCOM_USART_INTFLAG_DRE_Pos;
    2fd4:	7e18      	ldrb	r0, [r3, #24]
}
    2fd6:	f000 0001 	and.w	r0, r0, #1
    2fda:	4770      	bx	lr

00002fdc <_usart_async_is_byte_received>:
	return hri_sercomusart_get_interrupt_RXC_bit(device->hw);
    2fdc:	6983      	ldr	r3, [r0, #24]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) >> SERCOM_USART_INTFLAG_RXC_Pos;
    2fde:	7e18      	ldrb	r0, [r3, #24]
}
    2fe0:	f3c0 0080 	ubfx	r0, r0, #2, #1
    2fe4:	4770      	bx	lr
	...

00002fe8 <_usart_async_set_irq_state>:
{
    2fe8:	b570      	push	{r4, r5, r6, lr}
    2fea:	460c      	mov	r4, r1
    2fec:	4616      	mov	r6, r2
	ASSERT(device);
    2fee:	4605      	mov	r5, r0
    2ff0:	f240 2245 	movw	r2, #581	; 0x245
    2ff4:	4915      	ldr	r1, [pc, #84]	; (304c <_usart_async_set_irq_state+0x64>)
    2ff6:	3000      	adds	r0, #0
    2ff8:	bf18      	it	ne
    2ffa:	2001      	movne	r0, #1
    2ffc:	4b14      	ldr	r3, [pc, #80]	; (3050 <_usart_async_set_irq_state+0x68>)
    2ffe:	4798      	blx	r3
	if (USART_ASYNC_BYTE_SENT == type || USART_ASYNC_TX_DONE == type) {
    3000:	f014 0ffd 	tst.w	r4, #253	; 0xfd
    3004:	d10d      	bne.n	3022 <_usart_async_set_irq_state+0x3a>
		hri_sercomusart_write_INTEN_DRE_bit(device->hw, state);
    3006:	69ab      	ldr	r3, [r5, #24]
	if (value == 0x0) {
    3008:	b92e      	cbnz	r6, 3016 <_usart_async_set_irq_state+0x2e>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_DRE;
    300a:	2201      	movs	r2, #1
    300c:	751a      	strb	r2, [r3, #20]
		hri_sercomusart_write_INTEN_TXC_bit(device->hw, state);
    300e:	69ab      	ldr	r3, [r5, #24]
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_TXC;
    3010:	2202      	movs	r2, #2
    3012:	751a      	strb	r2, [r3, #20]
    3014:	bd70      	pop	{r4, r5, r6, pc}
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_DRE;
    3016:	2201      	movs	r2, #1
    3018:	759a      	strb	r2, [r3, #22]
    301a:	69ab      	ldr	r3, [r5, #24]
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_TXC;
    301c:	2202      	movs	r2, #2
    301e:	759a      	strb	r2, [r3, #22]
    3020:	bd70      	pop	{r4, r5, r6, pc}
	} else if (USART_ASYNC_RX_DONE == type) {
    3022:	2c01      	cmp	r4, #1
    3024:	d002      	beq.n	302c <_usart_async_set_irq_state+0x44>
	} else if (USART_ASYNC_ERROR == type) {
    3026:	2c03      	cmp	r4, #3
    3028:	d008      	beq.n	303c <_usart_async_set_irq_state+0x54>
    302a:	bd70      	pop	{r4, r5, r6, pc}
		hri_sercomusart_write_INTEN_RXC_bit(device->hw, state);
    302c:	69ab      	ldr	r3, [r5, #24]
	if (value == 0x0) {
    302e:	b916      	cbnz	r6, 3036 <_usart_async_set_irq_state+0x4e>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_RXC;
    3030:	2204      	movs	r2, #4
    3032:	751a      	strb	r2, [r3, #20]
    3034:	bd70      	pop	{r4, r5, r6, pc}
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_RXC;
    3036:	2204      	movs	r2, #4
    3038:	759a      	strb	r2, [r3, #22]
    303a:	bd70      	pop	{r4, r5, r6, pc}
		hri_sercomusart_write_INTEN_ERROR_bit(device->hw, state);
    303c:	69ab      	ldr	r3, [r5, #24]
	if (value == 0x0) {
    303e:	b116      	cbz	r6, 3046 <_usart_async_set_irq_state+0x5e>
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_ERROR;
    3040:	2280      	movs	r2, #128	; 0x80
    3042:	759a      	strb	r2, [r3, #22]
}
    3044:	e7f1      	b.n	302a <_usart_async_set_irq_state+0x42>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_ERROR;
    3046:	2280      	movs	r2, #128	; 0x80
    3048:	751a      	strb	r2, [r3, #20]
    304a:	bd70      	pop	{r4, r5, r6, pc}
    304c:	00007848 	.word	0x00007848
    3050:	000024bd 	.word	0x000024bd

00003054 <_delay_init>:
 * \brief Initialize system time module
 */
void _system_time_init(void *const hw)
{
	(void)hw;
	SysTick->LOAD = (0xFFFFFF << SysTick_LOAD_RELOAD_Pos);
    3054:	4b03      	ldr	r3, [pc, #12]	; (3064 <_delay_init+0x10>)
    3056:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
    305a:	605a      	str	r2, [r3, #4]
	SysTick->CTRL = (1 << SysTick_CTRL_ENABLE_Pos) | (CONF_SYSTICK_TICKINT << SysTick_CTRL_TICKINT_Pos)
    305c:	2205      	movs	r2, #5
    305e:	601a      	str	r2, [r3, #0]
    3060:	4770      	bx	lr
    3062:	bf00      	nop
    3064:	e000e010 	.word	0xe000e010

00003068 <_delay_cycles>:
 * \brief Delay loop to delay n number of cycles
 */
void _delay_cycles(void *const hw, uint32_t cycles)
{
	(void)hw;
	uint8_t  n   = cycles >> 24;
    3068:	0e0b      	lsrs	r3, r1, #24
	uint32_t buf = cycles;

	while (n--) {
    306a:	b303      	cbz	r3, 30ae <_delay_cycles+0x46>
{
    306c:	b430      	push	{r4, r5}
    306e:	1e5d      	subs	r5, r3, #1
    3070:	b2ed      	uxtb	r5, r5
	while (n--) {
    3072:	4628      	mov	r0, r5
		SysTick->LOAD = 0xFFFFFF;
    3074:	4a12      	ldr	r2, [pc, #72]	; (30c0 <_delay_cycles+0x58>)
    3076:	f06f 447f 	mvn.w	r4, #4278190080	; 0xff000000
    307a:	6054      	str	r4, [r2, #4]
		SysTick->VAL  = 0xFFFFFF;
    307c:	6094      	str	r4, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
    307e:	6813      	ldr	r3, [r2, #0]
    3080:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    3084:	d0fb      	beq.n	307e <_delay_cycles+0x16>
	while (n--) {
    3086:	3801      	subs	r0, #1
    3088:	b2c0      	uxtb	r0, r0
    308a:	28ff      	cmp	r0, #255	; 0xff
    308c:	d1f5      	bne.n	307a <_delay_cycles+0x12>
    308e:	eba5 6505 	sub.w	r5, r5, r5, lsl #24
    3092:	f101 417f 	add.w	r1, r1, #4278190080	; 0xff000000
    3096:	3101      	adds	r1, #1
    3098:	4429      	add	r1, r5
			;
		buf -= 0xFFFFFF;
	}

	SysTick->LOAD = buf;
    309a:	4b09      	ldr	r3, [pc, #36]	; (30c0 <_delay_cycles+0x58>)
    309c:	6059      	str	r1, [r3, #4]
	SysTick->VAL  = buf;
    309e:	6099      	str	r1, [r3, #8]
	while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
    30a0:	461a      	mov	r2, r3
    30a2:	6813      	ldr	r3, [r2, #0]
    30a4:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    30a8:	d0fb      	beq.n	30a2 <_delay_cycles+0x3a>
		;
}
    30aa:	bc30      	pop	{r4, r5}
    30ac:	4770      	bx	lr
	SysTick->LOAD = buf;
    30ae:	4b04      	ldr	r3, [pc, #16]	; (30c0 <_delay_cycles+0x58>)
    30b0:	6059      	str	r1, [r3, #4]
	SysTick->VAL  = buf;
    30b2:	6099      	str	r1, [r3, #8]
	while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
    30b4:	461a      	mov	r2, r3
    30b6:	6813      	ldr	r3, [r2, #0]
    30b8:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    30bc:	d0fb      	beq.n	30b6 <_delay_cycles+0x4e>
    30be:	4770      	bx	lr
    30c0:	e000e010 	.word	0xe000e010

000030c4 <_get_irq_num>:
static uint8_t _get_irq_num(const void *const hw);
/**
 * \brief Retrieve IRQ number for the given hardware instance
 */
static uint8_t _get_irq_num(const void *const hw)
{
    30c4:	b470      	push	{r4, r5, r6}
    30c6:	b087      	sub	sp, #28
    30c8:	4606      	mov	r6, r0
}

static inline uint8_t _get_hardware_offset(const void *const hw)
{
	/* List of available TC modules. */
	Tcc *const tcc_modules[TCC_INST_NUM] = TCC_INSTS;
    30ca:	ac01      	add	r4, sp, #4
    30cc:	4d14      	ldr	r5, [pc, #80]	; (3120 <_get_irq_num+0x5c>)
    30ce:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    30d0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    30d2:	682b      	ldr	r3, [r5, #0]
    30d4:	6023      	str	r3, [r4, #0]

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TCC_INST_NUM; i++) {
		if ((uint32_t)hw == (uint32_t)tcc_modules[i]) {
    30d6:	42b0      	cmp	r0, r6
    30d8:	d017      	beq.n	310a <_get_irq_num+0x46>
    30da:	4631      	mov	r1, r6
    30dc:	2301      	movs	r3, #1
    30de:	a801      	add	r0, sp, #4
    30e0:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
    30e4:	428a      	cmp	r2, r1
    30e6:	d006      	beq.n	30f6 <_get_irq_num+0x32>
	for (uint32_t i = 0; i < TCC_INST_NUM; i++) {
    30e8:	3301      	adds	r3, #1
    30ea:	2b05      	cmp	r3, #5
    30ec:	d1f8      	bne.n	30e0 <_get_irq_num+0x1c>
		return TCC0_0_IRQn;
    30ee:	2055      	movs	r0, #85	; 0x55
}
    30f0:	b007      	add	sp, #28
    30f2:	bc70      	pop	{r4, r5, r6}
    30f4:	4770      	bx	lr
	switch (_get_hardware_offset(hw)) {
    30f6:	b2db      	uxtb	r3, r3
    30f8:	2b04      	cmp	r3, #4
    30fa:	d80c      	bhi.n	3116 <_get_irq_num+0x52>
    30fc:	e8df f003 	tbb	[pc, r3]
    3100:	070d0305 	.word	0x070d0305
    3104:	09          	.byte	0x09
    3105:	00          	.byte	0x00
		return TCC1_0_IRQn;
    3106:	205c      	movs	r0, #92	; 0x5c
    3108:	e7f2      	b.n	30f0 <_get_irq_num+0x2c>
		return TCC0_0_IRQn;
    310a:	2055      	movs	r0, #85	; 0x55
    310c:	e7f0      	b.n	30f0 <_get_irq_num+0x2c>
		return TCC3_0_IRQn;
    310e:	2065      	movs	r0, #101	; 0x65
    3110:	e7ee      	b.n	30f0 <_get_irq_num+0x2c>
		return TCC4_0_IRQn;
    3112:	2068      	movs	r0, #104	; 0x68
    3114:	e7ec      	b.n	30f0 <_get_irq_num+0x2c>
		return PERIPH_COUNT_IRQn;
    3116:	2089      	movs	r0, #137	; 0x89
    3118:	e7ea      	b.n	30f0 <_get_irq_num+0x2c>
		return TCC2_0_IRQn;
    311a:	2061      	movs	r0, #97	; 0x61
    311c:	e7e8      	b.n	30f0 <_get_irq_num+0x2c>
    311e:	bf00      	nop
    3120:	00007864 	.word	0x00007864

00003124 <_tcc_timer_deinit>:
{
    3124:	b510      	push	{r4, lr}
	void *const hw = device->hw;
    3126:	68c4      	ldr	r4, [r0, #12]
	NVIC_DisableIRQ((IRQn_Type)_get_irq_num(hw));
    3128:	4620      	mov	r0, r4
    312a:	4b10      	ldr	r3, [pc, #64]	; (316c <_tcc_timer_deinit+0x48>)
    312c:	4798      	blx	r3
    NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    312e:	0943      	lsrs	r3, r0, #5
    3130:	f000 001f 	and.w	r0, r0, #31
    3134:	2201      	movs	r2, #1
    3136:	fa02 f000 	lsl.w	r0, r2, r0
    313a:	3320      	adds	r3, #32
    313c:	4a0c      	ldr	r2, [pc, #48]	; (3170 <_tcc_timer_deinit+0x4c>)
    313e:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    3142:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    3146:	f3bf 8f6f 	isb	sy
typedef uint8_t  hri_tcc_ctrlbset_reg_t;
typedef uint8_t  hri_tcc_dbgctrl_reg_t;

static inline void hri_tcc_wait_for_sync(const void *const hw, hri_tcc_syncbusy_reg_t reg)
{
	while (((Tcc *)hw)->SYNCBUSY.reg & reg) {
    314a:	68a3      	ldr	r3, [r4, #8]
    314c:	f013 0f03 	tst.w	r3, #3
    3150:	d1fb      	bne.n	314a <_tcc_timer_deinit+0x26>

static inline void hri_tcc_clear_CTRLA_ENABLE_bit(const void *const hw)
{
	TCC_CRITICAL_SECTION_ENTER();
	hri_tcc_wait_for_sync(hw, TCC_SYNCBUSY_SWRST | TCC_SYNCBUSY_ENABLE);
	((Tcc *)hw)->CTRLA.reg &= ~TCC_CTRLA_ENABLE;
    3152:	6823      	ldr	r3, [r4, #0]
    3154:	f023 0302 	bic.w	r3, r3, #2
    3158:	6023      	str	r3, [r4, #0]
	while (((Tcc *)hw)->SYNCBUSY.reg & reg) {
    315a:	68a3      	ldr	r3, [r4, #8]
    315c:	f013 0f01 	tst.w	r3, #1
    3160:	d1fb      	bne.n	315a <_tcc_timer_deinit+0x36>
	((Tcc *)hw)->CTRLA.reg |= TCC_CTRLA_SWRST;
    3162:	6823      	ldr	r3, [r4, #0]
    3164:	f043 0301 	orr.w	r3, r3, #1
    3168:	6023      	str	r3, [r4, #0]
    316a:	bd10      	pop	{r4, pc}
    316c:	000030c5 	.word	0x000030c5
    3170:	e000e100 	.word	0xe000e100

00003174 <_tcc_timer_start>:
	hri_tcc_set_CTRLA_ENABLE_bit(device->hw);
    3174:	68c2      	ldr	r2, [r0, #12]
	while (((Tcc *)hw)->SYNCBUSY.reg & reg) {
    3176:	6893      	ldr	r3, [r2, #8]
    3178:	f013 0f03 	tst.w	r3, #3
    317c:	d1fb      	bne.n	3176 <_tcc_timer_start+0x2>
	((Tcc *)hw)->CTRLA.reg |= TCC_CTRLA_ENABLE;
    317e:	6813      	ldr	r3, [r2, #0]
    3180:	f043 0302 	orr.w	r3, r3, #2
    3184:	6013      	str	r3, [r2, #0]
    3186:	4770      	bx	lr

00003188 <_tcc_timer_stop>:
	hri_tcc_clear_CTRLA_ENABLE_bit(device->hw);
    3188:	68c2      	ldr	r2, [r0, #12]
	while (((Tcc *)hw)->SYNCBUSY.reg & reg) {
    318a:	6893      	ldr	r3, [r2, #8]
    318c:	f013 0f03 	tst.w	r3, #3
    3190:	d1fb      	bne.n	318a <_tcc_timer_stop+0x2>
	((Tcc *)hw)->CTRLA.reg &= ~TCC_CTRLA_ENABLE;
    3192:	6813      	ldr	r3, [r2, #0]
    3194:	f023 0302 	bic.w	r3, r3, #2
    3198:	6013      	str	r3, [r2, #0]
    319a:	4770      	bx	lr

0000319c <_tcc_timer_set_period>:
	hri_tcc_write_PER_reg(device->hw, clock_cycles);
    319c:	68c3      	ldr	r3, [r0, #12]
	((Tcc *)hw)->PER.reg = data;
    319e:	6419      	str	r1, [r3, #64]	; 0x40
    31a0:	4770      	bx	lr

000031a2 <_tcc_timer_get_period>:
	return hri_tcc_read_PER_reg(device->hw);
    31a2:	68c3      	ldr	r3, [r0, #12]
	return ((Tcc *)hw)->PER.reg;
    31a4:	6c18      	ldr	r0, [r3, #64]	; 0x40
}
    31a6:	4770      	bx	lr

000031a8 <_tcc_timer_is_started>:
	return hri_tcc_get_CTRLA_ENABLE_bit(device->hw);
    31a8:	68c2      	ldr	r2, [r0, #12]
	while (((Tcc *)hw)->SYNCBUSY.reg & reg) {
    31aa:	6893      	ldr	r3, [r2, #8]
    31ac:	f013 0f03 	tst.w	r3, #3
    31b0:	d1fb      	bne.n	31aa <_tcc_timer_is_started+0x2>
	tmp = ((Tcc *)hw)->CTRLA.reg;
    31b2:	6810      	ldr	r0, [r2, #0]
}
    31b4:	f3c0 0040 	ubfx	r0, r0, #1, #1
    31b8:	4770      	bx	lr

000031ba <tcc_interrupt_handler>:
{
    31ba:	b508      	push	{r3, lr}
	void *const hw = device->hw;
    31bc:	68c3      	ldr	r3, [r0, #12]
	return (((Tcc *)hw)->INTFLAG.reg & TCC_INTFLAG_OVF) >> TCC_INTFLAG_OVF_Pos;
    31be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
	if (hri_tcc_get_interrupt_OVF_bit(hw)) {
    31c0:	f012 0f01 	tst.w	r2, #1
    31c4:	d100      	bne.n	31c8 <tcc_interrupt_handler+0xe>
    31c6:	bd08      	pop	{r3, pc}
	((Tcc *)hw)->INTFLAG.reg = TCC_INTFLAG_OVF;
    31c8:	2201      	movs	r2, #1
    31ca:	62da      	str	r2, [r3, #44]	; 0x2c
		device->timer_cb.period_expired(device);
    31cc:	6803      	ldr	r3, [r0, #0]
    31ce:	4798      	blx	r3
}
    31d0:	e7f9      	b.n	31c6 <tcc_interrupt_handler+0xc>
	...

000031d4 <_tcc_timer_init>:
{
    31d4:	b5f0      	push	{r4, r5, r6, r7, lr}
    31d6:	b087      	sub	sp, #28
    31d8:	4605      	mov	r5, r0
    31da:	460c      	mov	r4, r1
	Tcc *const tcc_modules[TCC_INST_NUM] = TCC_INSTS;
    31dc:	ae01      	add	r6, sp, #4
    31de:	4f4e      	ldr	r7, [pc, #312]	; (3318 <_tcc_timer_init+0x144>)
    31e0:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
    31e2:	c60f      	stmia	r6!, {r0, r1, r2, r3}
    31e4:	683b      	ldr	r3, [r7, #0]
    31e6:	6033      	str	r3, [r6, #0]
		if ((uint32_t)hw == (uint32_t)tcc_modules[i]) {
    31e8:	42a0      	cmp	r0, r4
    31ea:	d00c      	beq.n	3206 <_tcc_timer_init+0x32>
    31ec:	4621      	mov	r1, r4
    31ee:	2301      	movs	r3, #1
    31f0:	a801      	add	r0, sp, #4
    31f2:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
    31f6:	428a      	cmp	r2, r1
    31f8:	d006      	beq.n	3208 <_tcc_timer_init+0x34>
	for (uint32_t i = 0; i < TCC_INST_NUM; i++) {
    31fa:	3301      	adds	r3, #1
    31fc:	2b05      	cmp	r3, #5
    31fe:	d1f8      	bne.n	31f2 <_tcc_timer_init+0x1e>
	for (i = 0; i < ARRAY_SIZE(_tccs); i++) {
    3200:	2600      	movs	r6, #0
			return i;
    3202:	b276      	sxtb	r6, r6
    3204:	e015      	b.n	3232 <_tcc_timer_init+0x5e>
	for (uint32_t i = 0; i < TCC_INST_NUM; i++) {
    3206:	2300      	movs	r3, #0
		if (_tccs[i].number == tcc_offset) {
    3208:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
    320c:	d073      	beq.n	32f6 <_tcc_timer_init+0x122>
    320e:	2b01      	cmp	r3, #1
    3210:	d06b      	beq.n	32ea <_tcc_timer_init+0x116>
    3212:	2b02      	cmp	r3, #2
    3214:	d06b      	beq.n	32ee <_tcc_timer_init+0x11a>
    3216:	2b03      	cmp	r3, #3
    3218:	d06b      	beq.n	32f2 <_tcc_timer_init+0x11e>
    321a:	2b04      	cmp	r3, #4
	for (i = 0; i < ARRAY_SIZE(_tccs); i++) {
    321c:	bf08      	it	eq
    321e:	2604      	moveq	r6, #4
		if (_tccs[i].number == tcc_offset) {
    3220:	d0ef      	beq.n	3202 <_tcc_timer_init+0x2e>
	ASSERT(false);
    3222:	f240 128b 	movw	r2, #395	; 0x18b
    3226:	493d      	ldr	r1, [pc, #244]	; (331c <_tcc_timer_init+0x148>)
    3228:	2000      	movs	r0, #0
    322a:	4b3d      	ldr	r3, [pc, #244]	; (3320 <_tcc_timer_init+0x14c>)
    322c:	4798      	blx	r3
	return -1;
    322e:	f04f 36ff 	mov.w	r6, #4294967295
	device->hw = hw;
    3232:	60ec      	str	r4, [r5, #12]
	ASSERT(ARRAY_SIZE(_tccs));
    3234:	22e4      	movs	r2, #228	; 0xe4
    3236:	4939      	ldr	r1, [pc, #228]	; (331c <_tcc_timer_init+0x148>)
    3238:	2001      	movs	r0, #1
    323a:	4b39      	ldr	r3, [pc, #228]	; (3320 <_tcc_timer_init+0x14c>)
    323c:	4798      	blx	r3
	while (((Tcc *)hw)->SYNCBUSY.reg & reg) {
    323e:	68a3      	ldr	r3, [r4, #8]
    3240:	f013 0f01 	tst.w	r3, #1
    3244:	d1fb      	bne.n	323e <_tcc_timer_init+0x6a>
    3246:	68a3      	ldr	r3, [r4, #8]
    3248:	f013 0f03 	tst.w	r3, #3
    324c:	d1fb      	bne.n	3246 <_tcc_timer_init+0x72>
	tmp = ((Tcc *)hw)->CTRLA.reg;
    324e:	6823      	ldr	r3, [r4, #0]
	if (hri_tcc_get_CTRLA_ENABLE_bit(hw)) {
    3250:	f013 0f02 	tst.w	r3, #2
    3254:	d15d      	bne.n	3312 <_tcc_timer_init+0x13e>
	while (((Tcc *)hw)->SYNCBUSY.reg & reg) {
    3256:	68a3      	ldr	r3, [r4, #8]
    3258:	f013 0f01 	tst.w	r3, #1
    325c:	d1fb      	bne.n	3256 <_tcc_timer_init+0x82>
	((Tcc *)hw)->CTRLA.reg |= TCC_CTRLA_SWRST;
    325e:	6823      	ldr	r3, [r4, #0]
    3260:	f043 0301 	orr.w	r3, r3, #1
    3264:	6023      	str	r3, [r4, #0]
	while (((Tcc *)hw)->SYNCBUSY.reg & reg) {
    3266:	68a3      	ldr	r3, [r4, #8]
    3268:	f013 0f01 	tst.w	r3, #1
    326c:	d1fb      	bne.n	3266 <_tcc_timer_init+0x92>
	hri_tcc_write_CTRLA_reg(hw, _tccs[i].ctrl_a);
    326e:	4a2a      	ldr	r2, [pc, #168]	; (3318 <_tcc_timer_init+0x144>)
    3270:	00f1      	lsls	r1, r6, #3
    3272:	198b      	adds	r3, r1, r6
    3274:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    3278:	6998      	ldr	r0, [r3, #24]
}

static inline void hri_tcc_write_CTRLA_reg(const void *const hw, hri_tcc_ctrla_reg_t data)
{
	TCC_CRITICAL_SECTION_ENTER();
	((Tcc *)hw)->CTRLA.reg = data;
    327a:	6020      	str	r0, [r4, #0]
	hri_tcc_set_CTRLB_reg(hw, _tccs[i].ctrl_b);
    327c:	7f18      	ldrb	r0, [r3, #28]
	((Tcc *)hw)->CTRLBSET.reg = mask;
    327e:	7160      	strb	r0, [r4, #5]
	hri_tcc_write_DBGCTRL_reg(hw, _tccs[i].dbg_ctrl);
    3280:	7f58      	ldrb	r0, [r3, #29]
}

static inline void hri_tcc_write_DBGCTRL_reg(const void *const hw, hri_tcc_dbgctrl_reg_t data)
{
	TCC_CRITICAL_SECTION_ENTER();
	((Tcc *)hw)->DBGCTRL.reg = data;
    3282:	77a0      	strb	r0, [r4, #30]
	hri_tcc_write_EVCTRL_reg(hw, _tccs[i].event_ctrl);
    3284:	6a1b      	ldr	r3, [r3, #32]
}

static inline void hri_tcc_write_EVCTRL_reg(const void *const hw, hri_tcc_evctrl_reg_t data)
{
	TCC_CRITICAL_SECTION_ENTER();
	((Tcc *)hw)->EVCTRL.reg = data;
    3286:	6223      	str	r3, [r4, #32]
	hri_tcc_write_PER_reg(hw, _tccs[i].per);
    3288:	440e      	add	r6, r1
    328a:	eb02 0286 	add.w	r2, r2, r6, lsl #2
    328e:	6a53      	ldr	r3, [r2, #36]	; 0x24
	((Tcc *)hw)->PER.reg = data;
    3290:	6423      	str	r3, [r4, #64]	; 0x40
	((Tcc *)hw)->INTENSET.reg = TCC_INTENSET_OVF;
    3292:	2301      	movs	r3, #1
    3294:	62a3      	str	r3, [r4, #40]	; 0x28
	if (hw == TCC0) {
    3296:	4b23      	ldr	r3, [pc, #140]	; (3324 <_tcc_timer_init+0x150>)
    3298:	429c      	cmp	r4, r3
    329a:	d02e      	beq.n	32fa <_tcc_timer_init+0x126>
	if (hw == TCC1) {
    329c:	4b22      	ldr	r3, [pc, #136]	; (3328 <_tcc_timer_init+0x154>)
    329e:	429c      	cmp	r4, r3
    32a0:	d02e      	beq.n	3300 <_tcc_timer_init+0x12c>
	if (hw == TCC2) {
    32a2:	4b22      	ldr	r3, [pc, #136]	; (332c <_tcc_timer_init+0x158>)
    32a4:	429c      	cmp	r4, r3
    32a6:	d02e      	beq.n	3306 <_tcc_timer_init+0x132>
	if (hw == TCC3) {
    32a8:	4b21      	ldr	r3, [pc, #132]	; (3330 <_tcc_timer_init+0x15c>)
    32aa:	429c      	cmp	r4, r3
    32ac:	d02e      	beq.n	330c <_tcc_timer_init+0x138>
	if (hw == TCC4) {
    32ae:	4b21      	ldr	r3, [pc, #132]	; (3334 <_tcc_timer_init+0x160>)
    32b0:	429c      	cmp	r4, r3
		_tcc4_dev = (struct _timer_device *)dev;
    32b2:	bf04      	itt	eq
    32b4:	4b20      	ldreq	r3, [pc, #128]	; (3338 <_tcc_timer_init+0x164>)
    32b6:	611d      	streq	r5, [r3, #16]
	NVIC_DisableIRQ((IRQn_Type)_get_irq_num(hw));
    32b8:	4620      	mov	r0, r4
    32ba:	4b20      	ldr	r3, [pc, #128]	; (333c <_tcc_timer_init+0x168>)
    32bc:	4798      	blx	r3
    32be:	f000 031f 	and.w	r3, r0, #31
    32c2:	2201      	movs	r2, #1
    32c4:	409a      	lsls	r2, r3
    32c6:	0943      	lsrs	r3, r0, #5
    32c8:	009b      	lsls	r3, r3, #2
    32ca:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    32ce:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    32d2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    32d6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    32da:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    32de:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    32e2:	601a      	str	r2, [r3, #0]
	return ERR_NONE;
    32e4:	2000      	movs	r0, #0
}
    32e6:	b007      	add	sp, #28
    32e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	for (i = 0; i < ARRAY_SIZE(_tccs); i++) {
    32ea:	2601      	movs	r6, #1
    32ec:	e789      	b.n	3202 <_tcc_timer_init+0x2e>
    32ee:	2602      	movs	r6, #2
    32f0:	e787      	b.n	3202 <_tcc_timer_init+0x2e>
    32f2:	2603      	movs	r6, #3
    32f4:	e785      	b.n	3202 <_tcc_timer_init+0x2e>
    32f6:	2600      	movs	r6, #0
    32f8:	e783      	b.n	3202 <_tcc_timer_init+0x2e>
		_tcc0_dev = (struct _timer_device *)dev;
    32fa:	4b0f      	ldr	r3, [pc, #60]	; (3338 <_tcc_timer_init+0x164>)
    32fc:	601d      	str	r5, [r3, #0]
    32fe:	e7d3      	b.n	32a8 <_tcc_timer_init+0xd4>
		_tcc1_dev = (struct _timer_device *)dev;
    3300:	4b0d      	ldr	r3, [pc, #52]	; (3338 <_tcc_timer_init+0x164>)
    3302:	605d      	str	r5, [r3, #4]
    3304:	e7d3      	b.n	32ae <_tcc_timer_init+0xda>
		_tcc2_dev = (struct _timer_device *)dev;
    3306:	4b0c      	ldr	r3, [pc, #48]	; (3338 <_tcc_timer_init+0x164>)
    3308:	609d      	str	r5, [r3, #8]
    330a:	e7d5      	b.n	32b8 <_tcc_timer_init+0xe4>
		_tcc3_dev = (struct _timer_device *)dev;
    330c:	4b0a      	ldr	r3, [pc, #40]	; (3338 <_tcc_timer_init+0x164>)
    330e:	60dd      	str	r5, [r3, #12]
    3310:	e7d2      	b.n	32b8 <_tcc_timer_init+0xe4>
		return ERR_DENIED;
    3312:	f06f 0010 	mvn.w	r0, #16
    3316:	e7e6      	b.n	32e6 <_tcc_timer_init+0x112>
    3318:	00007864 	.word	0x00007864
    331c:	0000792c 	.word	0x0000792c
    3320:	000024bd 	.word	0x000024bd
    3324:	41016000 	.word	0x41016000
    3328:	41018000 	.word	0x41018000
    332c:	42000c00 	.word	0x42000c00
    3330:	42001000 	.word	0x42001000
    3334:	43001000 	.word	0x43001000
    3338:	20000ad4 	.word	0x20000ad4
    333c:	000030c5 	.word	0x000030c5

00003340 <_tcc_timer_set_irq>:
{
    3340:	b508      	push	{r3, lr}
	_irq_set((IRQn_Type)_get_irq_num(device->hw));
    3342:	68c0      	ldr	r0, [r0, #12]
    3344:	4b02      	ldr	r3, [pc, #8]	; (3350 <_tcc_timer_set_irq+0x10>)
    3346:	4798      	blx	r3
    3348:	4b02      	ldr	r3, [pc, #8]	; (3354 <_tcc_timer_set_irq+0x14>)
    334a:	4798      	blx	r3
    334c:	bd08      	pop	{r3, pc}
    334e:	bf00      	nop
    3350:	000030c5 	.word	0x000030c5
    3354:	000027e1 	.word	0x000027e1

00003358 <_tcc_get_timer>:
}
    3358:	4800      	ldr	r0, [pc, #0]	; (335c <_tcc_get_timer+0x4>)
    335a:	4770      	bx	lr
    335c:	20000068 	.word	0x20000068

00003360 <TCC0_0_Handler>:
{
    3360:	b508      	push	{r3, lr}
	tcc_interrupt_handler(_tcc0_dev);
    3362:	4b02      	ldr	r3, [pc, #8]	; (336c <TCC0_0_Handler+0xc>)
    3364:	6818      	ldr	r0, [r3, #0]
    3366:	4b02      	ldr	r3, [pc, #8]	; (3370 <TCC0_0_Handler+0x10>)
    3368:	4798      	blx	r3
    336a:	bd08      	pop	{r3, pc}
    336c:	20000ad4 	.word	0x20000ad4
    3370:	000031bb 	.word	0x000031bb

00003374 <TCC1_0_Handler>:
{
    3374:	b508      	push	{r3, lr}
	tcc_interrupt_handler(_tcc1_dev);
    3376:	4b02      	ldr	r3, [pc, #8]	; (3380 <TCC1_0_Handler+0xc>)
    3378:	6858      	ldr	r0, [r3, #4]
    337a:	4b02      	ldr	r3, [pc, #8]	; (3384 <TCC1_0_Handler+0x10>)
    337c:	4798      	blx	r3
    337e:	bd08      	pop	{r3, pc}
    3380:	20000ad4 	.word	0x20000ad4
    3384:	000031bb 	.word	0x000031bb

00003388 <TCC2_0_Handler>:
{
    3388:	b508      	push	{r3, lr}
	tcc_interrupt_handler(_tcc2_dev);
    338a:	4b02      	ldr	r3, [pc, #8]	; (3394 <TCC2_0_Handler+0xc>)
    338c:	6898      	ldr	r0, [r3, #8]
    338e:	4b02      	ldr	r3, [pc, #8]	; (3398 <TCC2_0_Handler+0x10>)
    3390:	4798      	blx	r3
    3392:	bd08      	pop	{r3, pc}
    3394:	20000ad4 	.word	0x20000ad4
    3398:	000031bb 	.word	0x000031bb

0000339c <TCC3_0_Handler>:
{
    339c:	b508      	push	{r3, lr}
	tcc_interrupt_handler(_tcc3_dev);
    339e:	4b02      	ldr	r3, [pc, #8]	; (33a8 <TCC3_0_Handler+0xc>)
    33a0:	68d8      	ldr	r0, [r3, #12]
    33a2:	4b02      	ldr	r3, [pc, #8]	; (33ac <TCC3_0_Handler+0x10>)
    33a4:	4798      	blx	r3
    33a6:	bd08      	pop	{r3, pc}
    33a8:	20000ad4 	.word	0x20000ad4
    33ac:	000031bb 	.word	0x000031bb

000033b0 <TCC4_0_Handler>:
{
    33b0:	b508      	push	{r3, lr}
	tcc_interrupt_handler(_tcc4_dev);
    33b2:	4b02      	ldr	r3, [pc, #8]	; (33bc <TCC4_0_Handler+0xc>)
    33b4:	6918      	ldr	r0, [r3, #16]
    33b6:	4b02      	ldr	r3, [pc, #8]	; (33c0 <TCC4_0_Handler+0x10>)
    33b8:	4798      	blx	r3
    33ba:	bd08      	pop	{r3, pc}
    33bc:	20000ad4 	.word	0x20000ad4
    33c0:	000031bb 	.word	0x000031bb

000033c4 <_tc_timer_start>:
/**
 * \brief Start hardware timer
 */
void _tc_timer_start(struct _timer_device *const device)
{
	hri_tc_set_CTRLA_ENABLE_bit(device->hw);
    33c4:	68c2      	ldr	r2, [r0, #12]
typedef uint8_t  hri_tc_status_reg_t;
typedef uint8_t  hri_tc_wave_reg_t;

static inline void hri_tc_wait_for_sync(const void *const hw, hri_tc_syncbusy_reg_t reg)
{
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    33c6:	6913      	ldr	r3, [r2, #16]
    33c8:	f013 0f03 	tst.w	r3, #3
    33cc:	d1fb      	bne.n	33c6 <_tc_timer_start+0x2>

static inline void hri_tc_set_CTRLA_ENABLE_bit(const void *const hw)
{
	TC_CRITICAL_SECTION_ENTER();
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
	((Tc *)hw)->COUNT8.CTRLA.reg |= TC_CTRLA_ENABLE;
    33ce:	6813      	ldr	r3, [r2, #0]
    33d0:	f043 0302 	orr.w	r3, r3, #2
    33d4:	6013      	str	r3, [r2, #0]
    33d6:	4770      	bx	lr

000033d8 <_tc_timer_stop>:
/**
 * \brief Stop hardware timer
 */
void _tc_timer_stop(struct _timer_device *const device)
{
	hri_tc_clear_CTRLA_ENABLE_bit(device->hw);
    33d8:	68c2      	ldr	r2, [r0, #12]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    33da:	6913      	ldr	r3, [r2, #16]
    33dc:	f013 0f03 	tst.w	r3, #3
    33e0:	d1fb      	bne.n	33da <_tc_timer_stop+0x2>

static inline void hri_tc_clear_CTRLA_ENABLE_bit(const void *const hw)
{
	TC_CRITICAL_SECTION_ENTER();
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
	((Tc *)hw)->COUNT8.CTRLA.reg &= ~TC_CTRLA_ENABLE;
    33e2:	6813      	ldr	r3, [r2, #0]
    33e4:	f023 0302 	bic.w	r3, r3, #2
    33e8:	6013      	str	r3, [r2, #0]
    33ea:	4770      	bx	lr

000033ec <_tc_timer_set_period>:
/**
 * \brief Set timer period
 */
void _tc_timer_set_period(struct _timer_device *const device, const uint32_t clock_cycles)
{
	void *const hw = device->hw;
    33ec:	68c2      	ldr	r2, [r0, #12]
}

static inline hri_tc_ctrla_reg_t hri_tc_read_CTRLA_MODE_bf(const void *const hw)
{
	uint32_t tmp;
	tmp = ((Tc *)hw)->COUNT8.CTRLA.reg;
    33ee:	6813      	ldr	r3, [r2, #0]
	tmp = (tmp & TC_CTRLA_MODE_Msk) >> TC_CTRLA_MODE_Pos;
    33f0:	f3c3 0381 	ubfx	r3, r3, #2, #2

	if (TC_CTRLA_MODE_COUNT32_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    33f4:	2b02      	cmp	r3, #2
    33f6:	d00b      	beq.n	3410 <_tc_timer_set_period+0x24>
	tmp = ((Tc *)hw)->COUNT8.CTRLA.reg;
    33f8:	6813      	ldr	r3, [r2, #0]
		hri_tccount32_write_CC_reg(hw, 0, clock_cycles);
	} else if (TC_CTRLA_MODE_COUNT16_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    33fa:	f013 0f0c 	tst.w	r3, #12
    33fe:	d009      	beq.n	3414 <_tc_timer_set_period+0x28>
    3400:	6813      	ldr	r3, [r2, #0]
	tmp = (tmp & TC_CTRLA_MODE_Msk) >> TC_CTRLA_MODE_Pos;
    3402:	f3c3 0381 	ubfx	r3, r3, #2, #2
		hri_tccount16_write_CC_reg(hw, 0, (uint16_t)clock_cycles);
	} else if (TC_CTRLA_MODE_COUNT8_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    3406:	2b01      	cmp	r3, #1

		hri_tc_write_PER_reg(hw, (hri_tc_per_reg_t)clock_cycles);
    3408:	bf04      	itt	eq
    340a:	b2c9      	uxtbeq	r1, r1
}

static inline void hri_tc_write_PER_reg(const void *const hw, hri_tc_per_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT8.PER.reg = data;
    340c:	76d1      	strbeq	r1, [r2, #27]
    340e:	4770      	bx	lr
	((Tc *)hw)->COUNT32.CC[index].reg = data;
    3410:	61d1      	str	r1, [r2, #28]
    3412:	4770      	bx	lr
		hri_tccount16_write_CC_reg(hw, 0, (uint16_t)clock_cycles);
    3414:	b289      	uxth	r1, r1
	((Tc *)hw)->COUNT16.CC[index].reg = data;
    3416:	8391      	strh	r1, [r2, #28]
    3418:	4770      	bx	lr

0000341a <_tc_timer_get_period>:
/**
 * \brief Retrieve timer period
 */
uint32_t _tc_timer_get_period(const struct _timer_device *const device)
{
	void *const hw = device->hw;
    341a:	68c2      	ldr	r2, [r0, #12]
	tmp = ((Tc *)hw)->COUNT8.CTRLA.reg;
    341c:	6813      	ldr	r3, [r2, #0]
	tmp = (tmp & TC_CTRLA_MODE_Msk) >> TC_CTRLA_MODE_Pos;
    341e:	f3c3 0381 	ubfx	r3, r3, #2, #2

	if (TC_CTRLA_MODE_COUNT32_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    3422:	2b02      	cmp	r3, #2
    3424:	d00c      	beq.n	3440 <_tc_timer_get_period+0x26>
	tmp = ((Tc *)hw)->COUNT8.CTRLA.reg;
    3426:	6813      	ldr	r3, [r2, #0]
		return hri_tccount32_read_CC_reg(hw, 0);
	} else if (TC_CTRLA_MODE_COUNT16_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    3428:	f013 0f0c 	tst.w	r3, #12
    342c:	d00a      	beq.n	3444 <_tc_timer_get_period+0x2a>
    342e:	6813      	ldr	r3, [r2, #0]
	tmp = (tmp & TC_CTRLA_MODE_Msk) >> TC_CTRLA_MODE_Pos;
    3430:	f3c3 0381 	ubfx	r3, r3, #2, #2
		return hri_tccount16_read_CC_reg(hw, 0);
	} else if (TC_CTRLA_MODE_COUNT8_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    3434:	2b01      	cmp	r3, #1
	TC_CRITICAL_SECTION_LEAVE();
}

static inline hri_tc_per_reg_t hri_tc_read_PER_reg(const void *const hw)
{
	return ((Tc *)hw)->COUNT8.PER.reg;
    3436:	bf06      	itte	eq
    3438:	7ed0      	ldrbeq	r0, [r2, #27]
    343a:	b2c0      	uxtbeq	r0, r0

		return hri_tc_read_PER_reg(hw);
	}

	return 0;
    343c:	2000      	movne	r0, #0
}
    343e:	4770      	bx	lr
	return ((Tc *)hw)->COUNT32.CC[index].reg;
    3440:	69d0      	ldr	r0, [r2, #28]
		return hri_tccount32_read_CC_reg(hw, 0);
    3442:	4770      	bx	lr
	return ((Tc *)hw)->COUNT16.CC[index].reg;
    3444:	8b90      	ldrh	r0, [r2, #28]
    3446:	b280      	uxth	r0, r0
		return hri_tccount16_read_CC_reg(hw, 0);
    3448:	4770      	bx	lr

0000344a <_tc_timer_is_started>:
/**
 * \brief Check if timer is running
 */
bool _tc_timer_is_started(const struct _timer_device *const device)
{
	return hri_tc_get_CTRLA_ENABLE_bit(device->hw);
    344a:	68c2      	ldr	r2, [r0, #12]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    344c:	6913      	ldr	r3, [r2, #16]
    344e:	f013 0f03 	tst.w	r3, #3
    3452:	d1fb      	bne.n	344c <_tc_timer_is_started+0x2>
	tmp = ((Tc *)hw)->COUNT8.CTRLA.reg;
    3454:	6810      	ldr	r0, [r2, #0]
}
    3456:	f3c0 0040 	ubfx	r0, r0, #1, #1
    345a:	4770      	bx	lr

0000345c <tc_interrupt_handler>:
 * \internal TC interrupt handler for Timer
 *
 * \param[in] instance TC instance number
 */
static void tc_interrupt_handler(struct _timer_device *device)
{
    345c:	b508      	push	{r3, lr}
	void *const hw = device->hw;
    345e:	68c3      	ldr	r3, [r0, #12]
	return (((Tc *)hw)->COUNT8.INTFLAG.reg & TC_INTFLAG_OVF) >> TC_INTFLAG_OVF_Pos;
    3460:	7a9a      	ldrb	r2, [r3, #10]

	if (hri_tc_get_interrupt_OVF_bit(hw)) {
    3462:	f012 0f01 	tst.w	r2, #1
    3466:	d100      	bne.n	346a <tc_interrupt_handler+0xe>
    3468:	bd08      	pop	{r3, pc}
	((Tc *)hw)->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    346a:	2201      	movs	r2, #1
    346c:	729a      	strb	r2, [r3, #10]
		hri_tc_clear_interrupt_OVF_bit(hw);
		device->timer_cb.period_expired(device);
    346e:	6803      	ldr	r3, [r0, #0]
    3470:	4798      	blx	r3
	}
}
    3472:	e7f9      	b.n	3468 <tc_interrupt_handler+0xc>

00003474 <tc_pwm_interrupt_handler>:
 * \internal TC interrupt handler for PWM
 *
 * \param[in] instance TC instance number
 */
static void tc_pwm_interrupt_handler(struct _pwm_device *device)
{
    3474:	b538      	push	{r3, r4, r5, lr}
    3476:	4605      	mov	r5, r0
	void *const hw = device->hw;
    3478:	6904      	ldr	r4, [r0, #16]
	return (((Tc *)hw)->COUNT8.INTFLAG.reg & TC_INTFLAG_OVF) >> TC_INTFLAG_OVF_Pos;
    347a:	7aa3      	ldrb	r3, [r4, #10]

	if (hri_tc_get_interrupt_OVF_bit(hw)) {
    347c:	f013 0f01 	tst.w	r3, #1
    3480:	d004      	beq.n	348c <tc_pwm_interrupt_handler+0x18>
	((Tc *)hw)->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    3482:	2301      	movs	r3, #1
    3484:	72a3      	strb	r3, [r4, #10]
		hri_tc_clear_interrupt_OVF_bit(hw);
		if (NULL != device->callback.pwm_period_cb) {
    3486:	6803      	ldr	r3, [r0, #0]
    3488:	b103      	cbz	r3, 348c <tc_pwm_interrupt_handler+0x18>
			device->callback.pwm_period_cb(device);
    348a:	4798      	blx	r3
	return (((Tc *)hw)->COUNT8.INTENSET.reg & TC_INTENSET_ERR) >> TC_INTENSET_ERR_Pos;
    348c:	7a63      	ldrb	r3, [r4, #9]
		}
	}
	if (hri_tc_get_INTEN_ERR_bit(hw)) {
    348e:	f013 0f02 	tst.w	r3, #2
    3492:	d005      	beq.n	34a0 <tc_pwm_interrupt_handler+0x2c>
	((Tc *)hw)->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    3494:	2302      	movs	r3, #2
    3496:	72a3      	strb	r3, [r4, #10]
		hri_tc_clear_interrupt_ERR_bit(hw);
		if (NULL != device->callback.pwm_error_cb) {
    3498:	686b      	ldr	r3, [r5, #4]
    349a:	b10b      	cbz	r3, 34a0 <tc_pwm_interrupt_handler+0x2c>
			device->callback.pwm_error_cb(device);
    349c:	4628      	mov	r0, r5
    349e:	4798      	blx	r3
    34a0:	bd38      	pop	{r3, r4, r5, pc}
	...

000034a4 <_tc_init_irq_param>:
/**
 * \brief Init irq param with the given tc hardware instance
 */
static void _tc_init_irq_param(const void *const hw, void *dev)
{
	if (hw == TC0) {
    34a4:	4b11      	ldr	r3, [pc, #68]	; (34ec <_tc_init_irq_param+0x48>)
    34a6:	4298      	cmp	r0, r3
    34a8:	d011      	beq.n	34ce <_tc_init_irq_param+0x2a>
		_tc0_dev = (struct _pwm_device *)dev;
	}
	if (hw == TC1) {
    34aa:	4b11      	ldr	r3, [pc, #68]	; (34f0 <_tc_init_irq_param+0x4c>)
    34ac:	4298      	cmp	r0, r3
    34ae:	d011      	beq.n	34d4 <_tc_init_irq_param+0x30>
		_tc1_dev = (struct _pwm_device *)dev;
	}
	if (hw == TC2) {
    34b0:	4b10      	ldr	r3, [pc, #64]	; (34f4 <_tc_init_irq_param+0x50>)
    34b2:	4298      	cmp	r0, r3
    34b4:	d011      	beq.n	34da <_tc_init_irq_param+0x36>
		_tc2_dev = (struct _pwm_device *)dev;
	}
	if (hw == TC3) {
    34b6:	4b10      	ldr	r3, [pc, #64]	; (34f8 <_tc_init_irq_param+0x54>)
    34b8:	4298      	cmp	r0, r3
    34ba:	d011      	beq.n	34e0 <_tc_init_irq_param+0x3c>
		_tc3_dev = (struct _timer_device *)dev;
	}
	if (hw == TC4) {
    34bc:	4b0f      	ldr	r3, [pc, #60]	; (34fc <_tc_init_irq_param+0x58>)
    34be:	4298      	cmp	r0, r3
    34c0:	d011      	beq.n	34e6 <_tc_init_irq_param+0x42>
		_tc4_dev = (struct _timer_device *)dev;
	}
	if (hw == TC5) {
    34c2:	4b0f      	ldr	r3, [pc, #60]	; (3500 <_tc_init_irq_param+0x5c>)
    34c4:	4298      	cmp	r0, r3
		_tc5_dev = (struct _timer_device *)dev;
    34c6:	bf04      	itt	eq
    34c8:	4b0e      	ldreq	r3, [pc, #56]	; (3504 <_tc_init_irq_param+0x60>)
    34ca:	6159      	streq	r1, [r3, #20]
    34cc:	4770      	bx	lr
		_tc0_dev = (struct _pwm_device *)dev;
    34ce:	4b0d      	ldr	r3, [pc, #52]	; (3504 <_tc_init_irq_param+0x60>)
    34d0:	6019      	str	r1, [r3, #0]
    34d2:	e7f0      	b.n	34b6 <_tc_init_irq_param+0x12>
		_tc1_dev = (struct _pwm_device *)dev;
    34d4:	4b0b      	ldr	r3, [pc, #44]	; (3504 <_tc_init_irq_param+0x60>)
    34d6:	6059      	str	r1, [r3, #4]
    34d8:	e7f0      	b.n	34bc <_tc_init_irq_param+0x18>
		_tc2_dev = (struct _pwm_device *)dev;
    34da:	4b0a      	ldr	r3, [pc, #40]	; (3504 <_tc_init_irq_param+0x60>)
    34dc:	6099      	str	r1, [r3, #8]
    34de:	e7f0      	b.n	34c2 <_tc_init_irq_param+0x1e>
		_tc3_dev = (struct _timer_device *)dev;
    34e0:	4b08      	ldr	r3, [pc, #32]	; (3504 <_tc_init_irq_param+0x60>)
    34e2:	60d9      	str	r1, [r3, #12]
    34e4:	4770      	bx	lr
		_tc4_dev = (struct _timer_device *)dev;
    34e6:	4b07      	ldr	r3, [pc, #28]	; (3504 <_tc_init_irq_param+0x60>)
    34e8:	6119      	str	r1, [r3, #16]
    34ea:	4770      	bx	lr
    34ec:	40003800 	.word	0x40003800
    34f0:	40003c00 	.word	0x40003c00
    34f4:	4101a000 	.word	0x4101a000
    34f8:	4101c000 	.word	0x4101c000
    34fc:	42001400 	.word	0x42001400
    3500:	42001800 	.word	0x42001800
    3504:	20000ae8 	.word	0x20000ae8

00003508 <get_tc_index>:
{
    3508:	b570      	push	{r4, r5, r6, lr}
    350a:	b086      	sub	sp, #24
    350c:	4606      	mov	r6, r0
 * \param[in] hw The pointer to hardware instance
 */
static inline uint8_t _get_hardware_offset(const void *const hw)
{
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    350e:	466c      	mov	r4, sp
    3510:	4d18      	ldr	r5, [pc, #96]	; (3574 <get_tc_index+0x6c>)
    3512:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    3514:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    3516:	e895 0003 	ldmia.w	r5, {r0, r1}
    351a:	e884 0003 	stmia.w	r4, {r0, r1}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if ((uint32_t)hw == (uint32_t)tc_modules[i]) {
    351e:	9b00      	ldr	r3, [sp, #0]
    3520:	42b3      	cmp	r3, r6
    3522:	d021      	beq.n	3568 <get_tc_index+0x60>
    3524:	4631      	mov	r1, r6
    3526:	2301      	movs	r3, #1
    3528:	f85d 2023 	ldr.w	r2, [sp, r3, lsl #2]
    352c:	428a      	cmp	r2, r1
    352e:	d01c      	beq.n	356a <get_tc_index+0x62>
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    3530:	3301      	adds	r3, #1
    3532:	2b06      	cmp	r3, #6
    3534:	d1f8      	bne.n	3528 <get_tc_index+0x20>
			return i;
		}
	}
	return 0;
    3536:	2300      	movs	r3, #0
		if (_tcs[i].number == index) {
    3538:	4a0f      	ldr	r2, [pc, #60]	; (3578 <get_tc_index+0x70>)
    353a:	7812      	ldrb	r2, [r2, #0]
    353c:	429a      	cmp	r2, r3
    353e:	d016      	beq.n	356e <get_tc_index+0x66>
    3540:	4a0d      	ldr	r2, [pc, #52]	; (3578 <get_tc_index+0x70>)
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
    3542:	2001      	movs	r0, #1
		if (_tcs[i].number == index) {
    3544:	7d11      	ldrb	r1, [r2, #20]
    3546:	4299      	cmp	r1, r3
    3548:	d012      	beq.n	3570 <get_tc_index+0x68>
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
    354a:	3001      	adds	r0, #1
    354c:	b2c0      	uxtb	r0, r0
    354e:	3214      	adds	r2, #20
    3550:	2806      	cmp	r0, #6
    3552:	d1f7      	bne.n	3544 <get_tc_index+0x3c>
	ASSERT(false);
    3554:	f240 2227 	movw	r2, #551	; 0x227
    3558:	4908      	ldr	r1, [pc, #32]	; (357c <get_tc_index+0x74>)
    355a:	2000      	movs	r0, #0
    355c:	4b08      	ldr	r3, [pc, #32]	; (3580 <get_tc_index+0x78>)
    355e:	4798      	blx	r3
	return -1;
    3560:	f04f 30ff 	mov.w	r0, #4294967295
}
    3564:	b006      	add	sp, #24
    3566:	bd70      	pop	{r4, r5, r6, pc}
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    3568:	2300      	movs	r3, #0
			return i;
    356a:	b2db      	uxtb	r3, r3
    356c:	e7e4      	b.n	3538 <get_tc_index+0x30>
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
    356e:	2000      	movs	r0, #0
			return i;
    3570:	b240      	sxtb	r0, r0
    3572:	e7f7      	b.n	3564 <get_tc_index+0x5c>
    3574:	00007944 	.word	0x00007944
    3578:	20000088 	.word	0x20000088
    357c:	0000795c 	.word	0x0000795c
    3580:	000024bd 	.word	0x000024bd

00003584 <_tc_timer_init>:
{
    3584:	b570      	push	{r4, r5, r6, lr}
    3586:	4606      	mov	r6, r0
    3588:	460c      	mov	r4, r1
	int8_t i = get_tc_index(hw);
    358a:	4608      	mov	r0, r1
    358c:	4b48      	ldr	r3, [pc, #288]	; (36b0 <_tc_timer_init+0x12c>)
    358e:	4798      	blx	r3
    3590:	4605      	mov	r5, r0
	device->hw = hw;
    3592:	60f4      	str	r4, [r6, #12]
	ASSERT(ARRAY_SIZE(_tcs));
    3594:	22af      	movs	r2, #175	; 0xaf
    3596:	4947      	ldr	r1, [pc, #284]	; (36b4 <_tc_timer_init+0x130>)
    3598:	2001      	movs	r0, #1
    359a:	4b47      	ldr	r3, [pc, #284]	; (36b8 <_tc_timer_init+0x134>)
    359c:	4798      	blx	r3
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    359e:	6923      	ldr	r3, [r4, #16]
    35a0:	f013 0f01 	tst.w	r3, #1
    35a4:	d1fb      	bne.n	359e <_tc_timer_init+0x1a>
    35a6:	6923      	ldr	r3, [r4, #16]
    35a8:	f013 0f03 	tst.w	r3, #3
    35ac:	d1fb      	bne.n	35a6 <_tc_timer_init+0x22>
	tmp = ((Tc *)hw)->COUNT8.CTRLA.reg;
    35ae:	6823      	ldr	r3, [r4, #0]
	if (hri_tc_get_CTRLA_ENABLE_bit(hw)) {
    35b0:	f013 0f02 	tst.w	r3, #2
    35b4:	d175      	bne.n	36a2 <_tc_timer_init+0x11e>
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    35b6:	6923      	ldr	r3, [r4, #16]
    35b8:	f013 0f01 	tst.w	r3, #1
    35bc:	d1fb      	bne.n	35b6 <_tc_timer_init+0x32>
	((Tc *)hw)->COUNT8.CTRLA.reg |= TC_CTRLA_SWRST;
    35be:	6823      	ldr	r3, [r4, #0]
    35c0:	f043 0301 	orr.w	r3, r3, #1
    35c4:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    35c6:	6923      	ldr	r3, [r4, #16]
    35c8:	f013 0f01 	tst.w	r3, #1
    35cc:	d1fb      	bne.n	35c6 <_tc_timer_init+0x42>
	hri_tc_write_CTRLA_reg(hw, _tcs[i].ctrl_a);
    35ce:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    35d2:	4a3a      	ldr	r2, [pc, #232]	; (36bc <_tc_timer_init+0x138>)
    35d4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    35d8:	685a      	ldr	r2, [r3, #4]
	((Tc *)hw)->COUNT8.CTRLA.reg = data;
    35da:	6022      	str	r2, [r4, #0]
	hri_tc_write_DBGCTRL_reg(hw, _tcs[i].dbg_ctrl);
    35dc:	7a9a      	ldrb	r2, [r3, #10]
	((Tc *)hw)->COUNT8.DBGCTRL.reg = data;
    35de:	73e2      	strb	r2, [r4, #15]
	hri_tc_write_EVCTRL_reg(hw, _tcs[i].event_ctrl);
    35e0:	891a      	ldrh	r2, [r3, #8]
	((Tc *)hw)->COUNT8.EVCTRL.reg = data;
    35e2:	80e2      	strh	r2, [r4, #6]
	((Tc *)hw)->COUNT8.WAVE.reg = data;
    35e4:	2201      	movs	r2, #1
    35e6:	7322      	strb	r2, [r4, #12]
	if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT32) {
    35e8:	685b      	ldr	r3, [r3, #4]
    35ea:	f003 030c 	and.w	r3, r3, #12
    35ee:	2b08      	cmp	r3, #8
    35f0:	d03f      	beq.n	3672 <_tc_timer_init+0xee>
	} else if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT16) {
    35f2:	2b00      	cmp	r3, #0
    35f4:	d147      	bne.n	3686 <_tc_timer_init+0x102>
		hri_tccount16_write_CC_reg(hw, 0, (uint16_t)_tcs[i].cc0);
    35f6:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    35fa:	4a30      	ldr	r2, [pc, #192]	; (36bc <_tc_timer_init+0x138>)
    35fc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    3600:	899a      	ldrh	r2, [r3, #12]
	((Tc *)hw)->COUNT16.CC[index].reg = data;
    3602:	83a2      	strh	r2, [r4, #28]
		hri_tccount16_write_CC_reg(hw, 1, (uint16_t)_tcs[i].cc1);
    3604:	8a1b      	ldrh	r3, [r3, #16]
    3606:	83e3      	strh	r3, [r4, #30]
	((Tc *)hw)->COUNT8.INTENSET.reg = TC_INTENSET_OVF;
    3608:	2301      	movs	r3, #1
    360a:	7263      	strb	r3, [r4, #9]
	_tc_init_irq_param(hw, (void *)device);
    360c:	4631      	mov	r1, r6
    360e:	4620      	mov	r0, r4
    3610:	4b2b      	ldr	r3, [pc, #172]	; (36c0 <_tc_timer_init+0x13c>)
    3612:	4798      	blx	r3
	NVIC_DisableIRQ(_tcs[i].irq);
    3614:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    3618:	4a28      	ldr	r2, [pc, #160]	; (36bc <_tc_timer_init+0x138>)
    361a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    361e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
  if ((int32_t)(IRQn) >= 0)
    3622:	2b00      	cmp	r3, #0
    3624:	db40      	blt.n	36a8 <_tc_timer_init+0x124>
    NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    3626:	095a      	lsrs	r2, r3, #5
    3628:	f003 031f 	and.w	r3, r3, #31
    362c:	2101      	movs	r1, #1
    362e:	fa01 f303 	lsl.w	r3, r1, r3
    3632:	3220      	adds	r2, #32
    3634:	4923      	ldr	r1, [pc, #140]	; (36c4 <_tc_timer_init+0x140>)
    3636:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    363a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    363e:	f3bf 8f6f 	isb	sy
	NVIC_ClearPendingIRQ(_tcs[i].irq);
    3642:	eb05 0585 	add.w	r5, r5, r5, lsl #2
    3646:	4b1d      	ldr	r3, [pc, #116]	; (36bc <_tc_timer_init+0x138>)
    3648:	eb03 0585 	add.w	r5, r3, r5, lsl #2
    364c:	f9b5 3002 	ldrsh.w	r3, [r5, #2]
  if ((int32_t)(IRQn) >= 0)
    3650:	2b00      	cmp	r3, #0
    3652:	db2b      	blt.n	36ac <_tc_timer_init+0x128>
    NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    3654:	0959      	lsrs	r1, r3, #5
    3656:	f003 031f 	and.w	r3, r3, #31
    365a:	2201      	movs	r2, #1
    365c:	fa02 f303 	lsl.w	r3, r2, r3
    3660:	4a18      	ldr	r2, [pc, #96]	; (36c4 <_tc_timer_init+0x140>)
    3662:	f101 0060 	add.w	r0, r1, #96	; 0x60
    3666:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    366a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	return ERR_NONE;
    366e:	2000      	movs	r0, #0
    3670:	bd70      	pop	{r4, r5, r6, pc}
		hri_tccount32_write_CC_reg(hw, 0, _tcs[i].cc0);
    3672:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    3676:	4a11      	ldr	r2, [pc, #68]	; (36bc <_tc_timer_init+0x138>)
    3678:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    367c:	68da      	ldr	r2, [r3, #12]
	((Tc *)hw)->COUNT32.CC[index].reg = data;
    367e:	61e2      	str	r2, [r4, #28]
		hri_tccount32_write_CC_reg(hw, 1, _tcs[i].cc1);
    3680:	691b      	ldr	r3, [r3, #16]
    3682:	6223      	str	r3, [r4, #32]
    3684:	e7c0      	b.n	3608 <_tc_timer_init+0x84>
	} else if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT8) {
    3686:	2b04      	cmp	r3, #4
    3688:	d1be      	bne.n	3608 <_tc_timer_init+0x84>
		hri_tccount8_write_CC_reg(hw, 0, (uint8_t)_tcs[i].cc0);
    368a:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    368e:	4a0b      	ldr	r2, [pc, #44]	; (36bc <_tc_timer_init+0x138>)
    3690:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    3694:	7b1a      	ldrb	r2, [r3, #12]
}

static inline void hri_tccount8_write_CC_reg(const void *const hw, uint8_t index, hri_tc_cc8_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT8.CC[index].reg = data;
    3696:	7722      	strb	r2, [r4, #28]
		hri_tccount8_write_CC_reg(hw, 1, (uint8_t)_tcs[i].cc1);
    3698:	7c1a      	ldrb	r2, [r3, #16]
    369a:	7762      	strb	r2, [r4, #29]
		hri_tc_write_PER_reg(hw, _tcs[i].per);
    369c:	7adb      	ldrb	r3, [r3, #11]
	((Tc *)hw)->COUNT8.PER.reg = data;
    369e:	76e3      	strb	r3, [r4, #27]
    36a0:	e7b2      	b.n	3608 <_tc_timer_init+0x84>
		return ERR_DENIED;
    36a2:	f06f 0010 	mvn.w	r0, #16
    36a6:	bd70      	pop	{r4, r5, r6, pc}
	return ERR_NONE;
    36a8:	2000      	movs	r0, #0
    36aa:	bd70      	pop	{r4, r5, r6, pc}
    36ac:	2000      	movs	r0, #0
}
    36ae:	bd70      	pop	{r4, r5, r6, pc}
    36b0:	00003509 	.word	0x00003509
    36b4:	0000795c 	.word	0x0000795c
    36b8:	000024bd 	.word	0x000024bd
    36bc:	20000088 	.word	0x20000088
    36c0:	000034a5 	.word	0x000034a5
    36c4:	e000e100 	.word	0xe000e100

000036c8 <_tc_timer_deinit>:
{
    36c8:	b538      	push	{r3, r4, r5, lr}
	void *const hw = device->hw;
    36ca:	68c4      	ldr	r4, [r0, #12]
	int8_t      i  = get_tc_index(hw);
    36cc:	4620      	mov	r0, r4
    36ce:	4b18      	ldr	r3, [pc, #96]	; (3730 <_tc_timer_deinit+0x68>)
    36d0:	4798      	blx	r3
    36d2:	4605      	mov	r5, r0
	ASSERT(ARRAY_SIZE(_tcs));
    36d4:	f240 1201 	movw	r2, #257	; 0x101
    36d8:	4916      	ldr	r1, [pc, #88]	; (3734 <_tc_timer_deinit+0x6c>)
    36da:	2001      	movs	r0, #1
    36dc:	4b16      	ldr	r3, [pc, #88]	; (3738 <_tc_timer_deinit+0x70>)
    36de:	4798      	blx	r3
	NVIC_DisableIRQ(_tcs[i].irq);
    36e0:	eb05 0585 	add.w	r5, r5, r5, lsl #2
    36e4:	4b15      	ldr	r3, [pc, #84]	; (373c <_tc_timer_deinit+0x74>)
    36e6:	eb03 0585 	add.w	r5, r3, r5, lsl #2
    36ea:	f9b5 3002 	ldrsh.w	r3, [r5, #2]
  if ((int32_t)(IRQn) >= 0)
    36ee:	2b00      	cmp	r3, #0
    36f0:	db0d      	blt.n	370e <_tc_timer_deinit+0x46>
    NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    36f2:	095a      	lsrs	r2, r3, #5
    36f4:	f003 031f 	and.w	r3, r3, #31
    36f8:	2101      	movs	r1, #1
    36fa:	fa01 f303 	lsl.w	r3, r1, r3
    36fe:	3220      	adds	r2, #32
    3700:	490f      	ldr	r1, [pc, #60]	; (3740 <_tc_timer_deinit+0x78>)
    3702:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    3706:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    370a:	f3bf 8f6f 	isb	sy
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    370e:	6923      	ldr	r3, [r4, #16]
    3710:	f013 0f03 	tst.w	r3, #3
    3714:	d1fb      	bne.n	370e <_tc_timer_deinit+0x46>
	((Tc *)hw)->COUNT8.CTRLA.reg &= ~TC_CTRLA_ENABLE;
    3716:	6823      	ldr	r3, [r4, #0]
    3718:	f023 0302 	bic.w	r3, r3, #2
    371c:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    371e:	6923      	ldr	r3, [r4, #16]
    3720:	f013 0f01 	tst.w	r3, #1
    3724:	d1fb      	bne.n	371e <_tc_timer_deinit+0x56>
	((Tc *)hw)->COUNT8.CTRLA.reg |= TC_CTRLA_SWRST;
    3726:	6823      	ldr	r3, [r4, #0]
    3728:	f043 0301 	orr.w	r3, r3, #1
    372c:	6023      	str	r3, [r4, #0]
    372e:	bd38      	pop	{r3, r4, r5, pc}
    3730:	00003509 	.word	0x00003509
    3734:	0000795c 	.word	0x0000795c
    3738:	000024bd 	.word	0x000024bd
    373c:	20000088 	.word	0x20000088
    3740:	e000e100 	.word	0xe000e100

00003744 <_tc_timer_set_irq>:
{
    3744:	b510      	push	{r4, lr}
	int8_t      i  = get_tc_index(hw);
    3746:	68c0      	ldr	r0, [r0, #12]
    3748:	4b08      	ldr	r3, [pc, #32]	; (376c <_tc_timer_set_irq+0x28>)
    374a:	4798      	blx	r3
    374c:	4604      	mov	r4, r0
	ASSERT(ARRAY_SIZE(_tcs));
    374e:	f44f 72de 	mov.w	r2, #444	; 0x1bc
    3752:	4907      	ldr	r1, [pc, #28]	; (3770 <_tc_timer_set_irq+0x2c>)
    3754:	2001      	movs	r0, #1
    3756:	4b07      	ldr	r3, [pc, #28]	; (3774 <_tc_timer_set_irq+0x30>)
    3758:	4798      	blx	r3
	_irq_set(_tcs[i].irq);
    375a:	eb04 0484 	add.w	r4, r4, r4, lsl #2
    375e:	4b06      	ldr	r3, [pc, #24]	; (3778 <_tc_timer_set_irq+0x34>)
    3760:	eb03 0484 	add.w	r4, r3, r4, lsl #2
    3764:	78a0      	ldrb	r0, [r4, #2]
    3766:	4b05      	ldr	r3, [pc, #20]	; (377c <_tc_timer_set_irq+0x38>)
    3768:	4798      	blx	r3
    376a:	bd10      	pop	{r4, pc}
    376c:	00003509 	.word	0x00003509
    3770:	0000795c 	.word	0x0000795c
    3774:	000024bd 	.word	0x000024bd
    3778:	20000088 	.word	0x20000088
    377c:	000027e1 	.word	0x000027e1

00003780 <_pwm_init>:
{
    3780:	b570      	push	{r4, r5, r6, lr}
    3782:	4606      	mov	r6, r0
    3784:	460c      	mov	r4, r1
	int8_t i   = get_tc_index(hw);
    3786:	4608      	mov	r0, r1
    3788:	4b3f      	ldr	r3, [pc, #252]	; (3888 <_pwm_init+0x108>)
    378a:	4798      	blx	r3
    378c:	4605      	mov	r5, r0
	device->hw = hw;
    378e:	6134      	str	r4, [r6, #16]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    3790:	6923      	ldr	r3, [r4, #16]
    3792:	f013 0f01 	tst.w	r3, #1
    3796:	d1fb      	bne.n	3790 <_pwm_init+0x10>
    3798:	6923      	ldr	r3, [r4, #16]
    379a:	f013 0f03 	tst.w	r3, #3
    379e:	d1fb      	bne.n	3798 <_pwm_init+0x18>
	tmp = ((Tc *)hw)->COUNT8.CTRLA.reg;
    37a0:	6823      	ldr	r3, [r4, #0]
	if (hri_tc_get_CTRLA_ENABLE_bit(hw)) {
    37a2:	f013 0f02 	tst.w	r3, #2
    37a6:	d165      	bne.n	3874 <_pwm_init+0xf4>
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    37a8:	6923      	ldr	r3, [r4, #16]
    37aa:	f013 0f01 	tst.w	r3, #1
    37ae:	d1fb      	bne.n	37a8 <_pwm_init+0x28>
	((Tc *)hw)->COUNT8.CTRLA.reg |= TC_CTRLA_SWRST;
    37b0:	6823      	ldr	r3, [r4, #0]
    37b2:	f043 0301 	orr.w	r3, r3, #1
    37b6:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    37b8:	6923      	ldr	r3, [r4, #16]
    37ba:	f013 0f01 	tst.w	r3, #1
    37be:	d1fb      	bne.n	37b8 <_pwm_init+0x38>
	hri_tc_write_CTRLA_reg(hw, _tcs[i].ctrl_a);
    37c0:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    37c4:	4a31      	ldr	r2, [pc, #196]	; (388c <_pwm_init+0x10c>)
    37c6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    37ca:	685a      	ldr	r2, [r3, #4]
	((Tc *)hw)->COUNT8.CTRLA.reg = data;
    37cc:	6022      	str	r2, [r4, #0]
	hri_tc_write_DBGCTRL_reg(hw, _tcs[i].dbg_ctrl);
    37ce:	7a9a      	ldrb	r2, [r3, #10]
	((Tc *)hw)->COUNT8.DBGCTRL.reg = data;
    37d0:	73e2      	strb	r2, [r4, #15]
	hri_tc_write_EVCTRL_reg(hw, _tcs[i].event_ctrl);
    37d2:	891a      	ldrh	r2, [r3, #8]
	((Tc *)hw)->COUNT8.EVCTRL.reg = data;
    37d4:	80e2      	strh	r2, [r4, #6]
	((Tc *)hw)->COUNT8.WAVE.reg = data;
    37d6:	2203      	movs	r2, #3
    37d8:	7322      	strb	r2, [r4, #12]
	if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT32) {
    37da:	685b      	ldr	r3, [r3, #4]
    37dc:	f003 030c 	and.w	r3, r3, #12
    37e0:	2b08      	cmp	r3, #8
    37e2:	d03d      	beq.n	3860 <_pwm_init+0xe0>
	} else if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT16) {
    37e4:	2b00      	cmp	r3, #0
    37e6:	d148      	bne.n	387a <_pwm_init+0xfa>
		hri_tccount16_write_CC_reg(hw, 0, (uint16_t)_tcs[i].cc0);
    37e8:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    37ec:	4a27      	ldr	r2, [pc, #156]	; (388c <_pwm_init+0x10c>)
    37ee:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    37f2:	899a      	ldrh	r2, [r3, #12]
	((Tc *)hw)->COUNT16.CC[index].reg = data;
    37f4:	83a2      	strh	r2, [r4, #28]
		hri_tccount16_write_CC_reg(hw, 1, (uint16_t)_tcs[i].cc1);
    37f6:	8a1b      	ldrh	r3, [r3, #16]
    37f8:	83e3      	strh	r3, [r4, #30]
	_tc_init_irq_param(hw, (void *)device);
    37fa:	4631      	mov	r1, r6
    37fc:	4620      	mov	r0, r4
    37fe:	4b24      	ldr	r3, [pc, #144]	; (3890 <_pwm_init+0x110>)
    3800:	4798      	blx	r3
	NVIC_DisableIRQ(_tcs[i].irq);
    3802:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    3806:	4a21      	ldr	r2, [pc, #132]	; (388c <_pwm_init+0x10c>)
    3808:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    380c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
  if ((int32_t)(IRQn) >= 0)
    3810:	2b00      	cmp	r3, #0
    3812:	db35      	blt.n	3880 <_pwm_init+0x100>
    NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    3814:	095a      	lsrs	r2, r3, #5
    3816:	f003 031f 	and.w	r3, r3, #31
    381a:	2101      	movs	r1, #1
    381c:	fa01 f303 	lsl.w	r3, r1, r3
    3820:	3220      	adds	r2, #32
    3822:	491c      	ldr	r1, [pc, #112]	; (3894 <_pwm_init+0x114>)
    3824:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    3828:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    382c:	f3bf 8f6f 	isb	sy
	NVIC_ClearPendingIRQ(_tcs[i].irq);
    3830:	eb05 0585 	add.w	r5, r5, r5, lsl #2
    3834:	4b15      	ldr	r3, [pc, #84]	; (388c <_pwm_init+0x10c>)
    3836:	eb03 0585 	add.w	r5, r3, r5, lsl #2
    383a:	f9b5 3002 	ldrsh.w	r3, [r5, #2]
  if ((int32_t)(IRQn) >= 0)
    383e:	2b00      	cmp	r3, #0
    3840:	db20      	blt.n	3884 <_pwm_init+0x104>
    NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    3842:	0959      	lsrs	r1, r3, #5
    3844:	f003 031f 	and.w	r3, r3, #31
    3848:	2201      	movs	r2, #1
    384a:	fa02 f303 	lsl.w	r3, r2, r3
    384e:	4a11      	ldr	r2, [pc, #68]	; (3894 <_pwm_init+0x114>)
    3850:	f101 0060 	add.w	r0, r1, #96	; 0x60
    3854:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    3858:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	return 0;
    385c:	2000      	movs	r0, #0
    385e:	bd70      	pop	{r4, r5, r6, pc}
		hri_tccount32_write_CC_reg(hw, 0, _tcs[i].cc0);
    3860:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    3864:	4a09      	ldr	r2, [pc, #36]	; (388c <_pwm_init+0x10c>)
    3866:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    386a:	68da      	ldr	r2, [r3, #12]
	((Tc *)hw)->COUNT32.CC[index].reg = data;
    386c:	61e2      	str	r2, [r4, #28]
		hri_tccount32_write_CC_reg(hw, 1, _tcs[i].cc1);
    386e:	691b      	ldr	r3, [r3, #16]
    3870:	6223      	str	r3, [r4, #32]
    3872:	e7c2      	b.n	37fa <_pwm_init+0x7a>
		return ERR_DENIED;
    3874:	f06f 0010 	mvn.w	r0, #16
    3878:	bd70      	pop	{r4, r5, r6, pc}
		return -1;
    387a:	f04f 30ff 	mov.w	r0, #4294967295
    387e:	bd70      	pop	{r4, r5, r6, pc}
	return 0;
    3880:	2000      	movs	r0, #0
    3882:	bd70      	pop	{r4, r5, r6, pc}
    3884:	2000      	movs	r0, #0
}
    3886:	bd70      	pop	{r4, r5, r6, pc}
    3888:	00003509 	.word	0x00003509
    388c:	20000088 	.word	0x20000088
    3890:	000034a5 	.word	0x000034a5
    3894:	e000e100 	.word	0xe000e100

00003898 <_tc_get_timer>:
}
    3898:	4800      	ldr	r0, [pc, #0]	; (389c <_tc_get_timer+0x4>)
    389a:	4770      	bx	lr
    389c:	20000100 	.word	0x20000100

000038a0 <_tc_get_pwm>:
}
    38a0:	2000      	movs	r0, #0
    38a2:	4770      	bx	lr

000038a4 <TC0_Handler>:
{
    38a4:	b508      	push	{r3, lr}
	tc_pwm_interrupt_handler(_tc0_dev);
    38a6:	4b02      	ldr	r3, [pc, #8]	; (38b0 <TC0_Handler+0xc>)
    38a8:	6818      	ldr	r0, [r3, #0]
    38aa:	4b02      	ldr	r3, [pc, #8]	; (38b4 <TC0_Handler+0x10>)
    38ac:	4798      	blx	r3
    38ae:	bd08      	pop	{r3, pc}
    38b0:	20000ae8 	.word	0x20000ae8
    38b4:	00003475 	.word	0x00003475

000038b8 <TC1_Handler>:
{
    38b8:	b508      	push	{r3, lr}
	tc_pwm_interrupt_handler(_tc1_dev);
    38ba:	4b02      	ldr	r3, [pc, #8]	; (38c4 <TC1_Handler+0xc>)
    38bc:	6858      	ldr	r0, [r3, #4]
    38be:	4b02      	ldr	r3, [pc, #8]	; (38c8 <TC1_Handler+0x10>)
    38c0:	4798      	blx	r3
    38c2:	bd08      	pop	{r3, pc}
    38c4:	20000ae8 	.word	0x20000ae8
    38c8:	00003475 	.word	0x00003475

000038cc <TC2_Handler>:
{
    38cc:	b508      	push	{r3, lr}
	tc_pwm_interrupt_handler(_tc2_dev);
    38ce:	4b02      	ldr	r3, [pc, #8]	; (38d8 <TC2_Handler+0xc>)
    38d0:	6898      	ldr	r0, [r3, #8]
    38d2:	4b02      	ldr	r3, [pc, #8]	; (38dc <TC2_Handler+0x10>)
    38d4:	4798      	blx	r3
    38d6:	bd08      	pop	{r3, pc}
    38d8:	20000ae8 	.word	0x20000ae8
    38dc:	00003475 	.word	0x00003475

000038e0 <TC3_Handler>:
{
    38e0:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc3_dev);
    38e2:	4b02      	ldr	r3, [pc, #8]	; (38ec <TC3_Handler+0xc>)
    38e4:	68d8      	ldr	r0, [r3, #12]
    38e6:	4b02      	ldr	r3, [pc, #8]	; (38f0 <TC3_Handler+0x10>)
    38e8:	4798      	blx	r3
    38ea:	bd08      	pop	{r3, pc}
    38ec:	20000ae8 	.word	0x20000ae8
    38f0:	0000345d 	.word	0x0000345d

000038f4 <TC4_Handler>:
{
    38f4:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc4_dev);
    38f6:	4b02      	ldr	r3, [pc, #8]	; (3900 <TC4_Handler+0xc>)
    38f8:	6918      	ldr	r0, [r3, #16]
    38fa:	4b02      	ldr	r3, [pc, #8]	; (3904 <TC4_Handler+0x10>)
    38fc:	4798      	blx	r3
    38fe:	bd08      	pop	{r3, pc}
    3900:	20000ae8 	.word	0x20000ae8
    3904:	0000345d 	.word	0x0000345d

00003908 <TC5_Handler>:
{
    3908:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc5_dev);
    390a:	4b02      	ldr	r3, [pc, #8]	; (3914 <TC5_Handler+0xc>)
    390c:	6958      	ldr	r0, [r3, #20]
    390e:	4b02      	ldr	r3, [pc, #8]	; (3918 <TC5_Handler+0x10>)
    3910:	4798      	blx	r3
    3912:	bd08      	pop	{r3, pc}
    3914:	20000ae8 	.word	0x20000ae8
    3918:	0000345d 	.word	0x0000345d

0000391c <_wdt_init>:

/**
 * \brief WDT initialization function
 */
int32_t _wdt_init(struct wdt_dev *const dev)
{
    391c:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	ASSERT(dev && dev->hw);
    391e:	4604      	mov	r4, r0
    3920:	b330      	cbz	r0, 3970 <_wdt_init+0x54>
    3922:	6800      	ldr	r0, [r0, #0]
    3924:	3000      	adds	r0, #0
    3926:	bf18      	it	ne
    3928:	2001      	movne	r0, #1
    392a:	225a      	movs	r2, #90	; 0x5a
    392c:	4914      	ldr	r1, [pc, #80]	; (3980 <_wdt_init+0x64>)
    392e:	4b15      	ldr	r3, [pc, #84]	; (3984 <_wdt_init+0x68>)
    3930:	4798      	blx	r3

	if (hri_wdt_get_CTRLA_ALWAYSON_bit(dev->hw) || hri_wdt_get_CTRLA_ENABLE_bit(dev->hw)) {
    3932:	6823      	ldr	r3, [r4, #0]
typedef uint8_t  hri_wdt_intenset_reg_t;
typedef uint8_t  hri_wdt_intflag_reg_t;

static inline void hri_wdt_wait_for_sync(const void *const hw, hri_wdt_syncbusy_reg_t reg)
{
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
    3934:	689a      	ldr	r2, [r3, #8]
    3936:	f012 0f0e 	tst.w	r2, #14
    393a:	d1fb      	bne.n	3934 <_wdt_init+0x18>

static inline bool hri_wdt_get_CTRLA_ALWAYSON_bit(const void *const hw)
{
	uint8_t tmp;
	hri_wdt_wait_for_sync(hw, WDT_SYNCBUSY_ENABLE | WDT_SYNCBUSY_WEN | WDT_SYNCBUSY_ALWAYSON);
	tmp = ((Wdt *)hw)->CTRLA.reg;
    393c:	781a      	ldrb	r2, [r3, #0]
    393e:	09d2      	lsrs	r2, r2, #7
    3940:	d118      	bne.n	3974 <_wdt_init+0x58>
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
    3942:	689a      	ldr	r2, [r3, #8]
    3944:	f012 0f0e 	tst.w	r2, #14
    3948:	d1fb      	bne.n	3942 <_wdt_init+0x26>
	tmp = ((Wdt *)hw)->CTRLA.reg;
    394a:	781a      	ldrb	r2, [r3, #0]
    394c:	f012 0f02 	tst.w	r2, #2
    3950:	d113      	bne.n	397a <_wdt_init+0x5e>
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
    3952:	689a      	ldr	r2, [r3, #8]
    3954:	f012 0f0e 	tst.w	r2, #14
    3958:	d1fb      	bne.n	3952 <_wdt_init+0x36>
	((Wdt *)hw)->CTRLA.reg &= ~WDT_CTRLA_WEN;
    395a:	781a      	ldrb	r2, [r3, #0]
    395c:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
    3960:	701a      	strb	r2, [r3, #0]
			hri_wdt_write_CONFIG_WINDOW_bf(dev->hw, CONF_WDT_WINDOW);
		} else {
			hri_wdt_clear_CTRLA_WEN_bit(dev->hw);
		}

		hri_wdt_write_CONFIG_PER_bf(dev->hw, CONF_WDT_PER);
    3962:	6822      	ldr	r2, [r4, #0]

static inline void hri_wdt_write_CONFIG_PER_bf(const void *const hw, hri_wdt_config_reg_t data)
{
	uint8_t tmp;
	WDT_CRITICAL_SECTION_ENTER();
	tmp = ((Wdt *)hw)->CONFIG.reg;
    3964:	7853      	ldrb	r3, [r2, #1]
	tmp &= ~WDT_CONFIG_PER_Msk;
    3966:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
	tmp |= WDT_CONFIG_PER(data);
	((Wdt *)hw)->CONFIG.reg = tmp;
    396a:	7053      	strb	r3, [r2, #1]
	}

	return ERR_NONE;
    396c:	2000      	movs	r0, #0
    396e:	bd10      	pop	{r4, pc}
    3970:	2000      	movs	r0, #0
    3972:	e7da      	b.n	392a <_wdt_init+0xe>
		return ERR_DENIED;
    3974:	f06f 0010 	mvn.w	r0, #16
    3978:	bd10      	pop	{r4, pc}
    397a:	f06f 0010 	mvn.w	r0, #16
}
    397e:	bd10      	pop	{r4, pc}
    3980:	00007970 	.word	0x00007970
    3984:	000024bd 	.word	0x000024bd

00003988 <_wdt_set_timeout_period>:

/**
 * \brief set timeout period for WDT instance
 */
int32_t _wdt_set_timeout_period(struct wdt_dev *const dev, const uint32_t clk_rate, const uint16_t timeout_period)
{
    3988:	b570      	push	{r4, r5, r6, lr}
    398a:	460d      	mov	r5, r1
    398c:	4614      	mov	r4, r2
	uint64_t            tmp;
	uint32_t            period_cycles;
	enum wdt_period_reg timeout_period_reg;
	/* Sanity check arguments */
	ASSERT(dev && dev->hw);
    398e:	4606      	mov	r6, r0
    3990:	2800      	cmp	r0, #0
    3992:	d044      	beq.n	3a1e <_wdt_set_timeout_period+0x96>
    3994:	6800      	ldr	r0, [r0, #0]
    3996:	3000      	adds	r0, #0
    3998:	bf18      	it	ne
    399a:	2001      	movne	r0, #1
    399c:	2284      	movs	r2, #132	; 0x84
    399e:	493f      	ldr	r1, [pc, #252]	; (3a9c <_wdt_set_timeout_period+0x114>)
    39a0:	4b3f      	ldr	r3, [pc, #252]	; (3aa0 <_wdt_set_timeout_period+0x118>)
    39a2:	4798      	blx	r3

    hri_wdt_clear_CTRLA_ENABLE_bit(dev->hw);
    39a4:	6832      	ldr	r2, [r6, #0]
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
    39a6:	6893      	ldr	r3, [r2, #8]
    39a8:	f013 0f0e 	tst.w	r3, #14
    39ac:	d1fb      	bne.n	39a6 <_wdt_set_timeout_period+0x1e>
	((Wdt *)hw)->CTRLA.reg &= ~WDT_CTRLA_ENABLE;
    39ae:	7813      	ldrb	r3, [r2, #0]
    39b0:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
    39b4:	7013      	strb	r3, [r2, #0]
	hri_wdt_clear_CTRLA_ALWAYSON_bit(dev->hw);
    39b6:	6831      	ldr	r1, [r6, #0]
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
    39b8:	688b      	ldr	r3, [r1, #8]
    39ba:	f013 0f0e 	tst.w	r3, #14
    39be:	d1fb      	bne.n	39b8 <_wdt_set_timeout_period+0x30>
	((Wdt *)hw)->CTRLA.reg &= ~WDT_CTRLA_ALWAYSON;
    39c0:	780b      	ldrb	r3, [r1, #0]
    39c2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    39c6:	700b      	strb	r3, [r1, #0]
	if (hri_wdt_get_CTRLA_ALWAYSON_bit(dev->hw) || hri_wdt_get_CTRLA_ENABLE_bit(dev->hw)) {
    39c8:	6833      	ldr	r3, [r6, #0]
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
    39ca:	6899      	ldr	r1, [r3, #8]
    39cc:	f011 0f0e 	tst.w	r1, #14
    39d0:	d1fb      	bne.n	39ca <_wdt_set_timeout_period+0x42>
	tmp = ((Wdt *)hw)->CTRLA.reg;
    39d2:	781a      	ldrb	r2, [r3, #0]
    39d4:	09d2      	lsrs	r2, r2, #7
    39d6:	d158      	bne.n	3a8a <_wdt_set_timeout_period+0x102>
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
    39d8:	6899      	ldr	r1, [r3, #8]
    39da:	f011 0f0e 	tst.w	r1, #14
    39de:	d1fb      	bne.n	39d8 <_wdt_set_timeout_period+0x50>
	tmp = ((Wdt *)hw)->CTRLA.reg;
    39e0:	781a      	ldrb	r2, [r3, #0]
    39e2:	f012 0f02 	tst.w	r2, #2
    39e6:	d153      	bne.n	3a90 <_wdt_set_timeout_period+0x108>
		return ERR_DENIED;
	} else {
		/* calc the period cycles corresponding to timeout period */
		tmp = (uint64_t)timeout_period * clk_rate;
    39e8:	fba4 4505 	umull	r4, r5, r4, r5

		/* check whether overflow*/
		if (tmp >> 32) {
    39ec:	4628      	mov	r0, r5
    39ee:	2100      	movs	r1, #0
    39f0:	ea50 0201 	orrs.w	r2, r0, r1
    39f4:	d14f      	bne.n	3a96 <_wdt_set_timeout_period+0x10e>
			return ERR_INVALID_ARG;
		}

		period_cycles = (uint32_t)tmp;
		/* calc the register value corresponding to period cysles */
		switch (period_cycles) {
    39f6:	f5b4 3f7a 	cmp.w	r4, #256000	; 0x3e800
    39fa:	d038      	beq.n	3a6e <_wdt_set_timeout_period+0xe6>
    39fc:	d911      	bls.n	3a22 <_wdt_set_timeout_period+0x9a>
    39fe:	f5b4 1ffa 	cmp.w	r4, #2048000	; 0x1f4000
    3a02:	d038      	beq.n	3a76 <_wdt_set_timeout_period+0xee>
    3a04:	d927      	bls.n	3a56 <_wdt_set_timeout_period+0xce>
    3a06:	f5b4 0ffa 	cmp.w	r4, #8192000	; 0x7d0000
    3a0a:	d038      	beq.n	3a7e <_wdt_set_timeout_period+0xf6>
    3a0c:	f5b4 0f7a 	cmp.w	r4, #16384000	; 0xfa0000
    3a10:	d037      	beq.n	3a82 <_wdt_set_timeout_period+0xfa>
    3a12:	f5b4 1f7a 	cmp.w	r4, #4096000	; 0x3e8000
    3a16:	d030      	beq.n	3a7a <_wdt_set_timeout_period+0xf2>
			break;
		case WDT_CLK_16384CYCLE *WDT_PERIOD_RATE:
			timeout_period_reg = WDT_PERIOD_16384CYCLE;
			break;
		default:
			return ERR_INVALID_ARG;
    3a18:	f06f 000c 	mvn.w	r0, #12
	}

	hri_wdt_write_CONFIG_PER_bf(dev->hw, (uint8_t)timeout_period_reg);

	return ERR_NONE;
}
    3a1c:	bd70      	pop	{r4, r5, r6, pc}
    3a1e:	2000      	movs	r0, #0
    3a20:	e7bc      	b.n	399c <_wdt_set_timeout_period+0x14>
		switch (period_cycles) {
    3a22:	f5b4 4ffa 	cmp.w	r4, #32000	; 0x7d00
    3a26:	d01e      	beq.n	3a66 <_wdt_set_timeout_period+0xde>
    3a28:	d80d      	bhi.n	3a46 <_wdt_set_timeout_period+0xbe>
    3a2a:	f5b4 5ffa 	cmp.w	r4, #8000	; 0x1f40
    3a2e:	d02a      	beq.n	3a86 <_wdt_set_timeout_period+0xfe>
    3a30:	f5b4 5f7a 	cmp.w	r4, #16000	; 0x3e80
    3a34:	d1f0      	bne.n	3a18 <_wdt_set_timeout_period+0x90>
			timeout_period_reg = WDT_PERIOD_16CYCLE;
    3a36:	2101      	movs	r1, #1
	tmp = ((Wdt *)hw)->CONFIG.reg;
    3a38:	785a      	ldrb	r2, [r3, #1]
	tmp &= ~WDT_CONFIG_PER_Msk;
    3a3a:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= WDT_CONFIG_PER(data);
    3a3e:	430a      	orrs	r2, r1
	((Wdt *)hw)->CONFIG.reg = tmp;
    3a40:	705a      	strb	r2, [r3, #1]
	return ERR_NONE;
    3a42:	2000      	movs	r0, #0
    3a44:	bd70      	pop	{r4, r5, r6, pc}
		switch (period_cycles) {
    3a46:	f5b4 4f7a 	cmp.w	r4, #64000	; 0xfa00
    3a4a:	d00e      	beq.n	3a6a <_wdt_set_timeout_period+0xe2>
    3a4c:	f5b4 3ffa 	cmp.w	r4, #128000	; 0x1f400
    3a50:	d1e2      	bne.n	3a18 <_wdt_set_timeout_period+0x90>
			timeout_period_reg = WDT_PERIOD_128CYCLE;
    3a52:	2104      	movs	r1, #4
			break;
    3a54:	e7f0      	b.n	3a38 <_wdt_set_timeout_period+0xb0>
		switch (period_cycles) {
    3a56:	f5b4 2ffa 	cmp.w	r4, #512000	; 0x7d000
    3a5a:	d00a      	beq.n	3a72 <_wdt_set_timeout_period+0xea>
    3a5c:	f5b4 2f7a 	cmp.w	r4, #1024000	; 0xfa000
    3a60:	d1da      	bne.n	3a18 <_wdt_set_timeout_period+0x90>
			timeout_period_reg = WDT_PERIOD_1024CYCLE;
    3a62:	2107      	movs	r1, #7
			break;
    3a64:	e7e8      	b.n	3a38 <_wdt_set_timeout_period+0xb0>
			timeout_period_reg = WDT_PERIOD_32CYCLE;
    3a66:	2102      	movs	r1, #2
			break;
    3a68:	e7e6      	b.n	3a38 <_wdt_set_timeout_period+0xb0>
			timeout_period_reg = WDT_PERIOD_64CYCLE;
    3a6a:	2103      	movs	r1, #3
			break;
    3a6c:	e7e4      	b.n	3a38 <_wdt_set_timeout_period+0xb0>
			timeout_period_reg = WDT_PERIOD_256CYCLE;
    3a6e:	2105      	movs	r1, #5
			break;
    3a70:	e7e2      	b.n	3a38 <_wdt_set_timeout_period+0xb0>
			timeout_period_reg = WDT_PERIOD_512CYCLE;
    3a72:	2106      	movs	r1, #6
			break;
    3a74:	e7e0      	b.n	3a38 <_wdt_set_timeout_period+0xb0>
			timeout_period_reg = WDT_PERIOD_2048CYCLE;
    3a76:	2108      	movs	r1, #8
			break;
    3a78:	e7de      	b.n	3a38 <_wdt_set_timeout_period+0xb0>
			timeout_period_reg = WDT_PERIOD_4096CYCLE;
    3a7a:	2109      	movs	r1, #9
			break;
    3a7c:	e7dc      	b.n	3a38 <_wdt_set_timeout_period+0xb0>
			timeout_period_reg = WDT_PERIOD_8192CYCLE;
    3a7e:	210a      	movs	r1, #10
			break;
    3a80:	e7da      	b.n	3a38 <_wdt_set_timeout_period+0xb0>
			timeout_period_reg = WDT_PERIOD_16384CYCLE;
    3a82:	210b      	movs	r1, #11
			break;
    3a84:	e7d8      	b.n	3a38 <_wdt_set_timeout_period+0xb0>
			timeout_period_reg = WDT_PERIOD_8CYCLE;
    3a86:	2100      	movs	r1, #0
    3a88:	e7d6      	b.n	3a38 <_wdt_set_timeout_period+0xb0>
		return ERR_DENIED;
    3a8a:	f06f 0010 	mvn.w	r0, #16
    3a8e:	bd70      	pop	{r4, r5, r6, pc}
    3a90:	f06f 0010 	mvn.w	r0, #16
    3a94:	bd70      	pop	{r4, r5, r6, pc}
			return ERR_INVALID_ARG;
    3a96:	f06f 000c 	mvn.w	r0, #12
    3a9a:	bd70      	pop	{r4, r5, r6, pc}
    3a9c:	00007970 	.word	0x00007970
    3aa0:	000024bd 	.word	0x000024bd

00003aa4 <_wdt_enable>:

/**
 * \brief enbale watchdog timer
 */
int32_t _wdt_enable(struct wdt_dev *const dev)
{
    3aa4:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	ASSERT(dev && dev->hw);
    3aa6:	4604      	mov	r4, r0
    3aa8:	b198      	cbz	r0, 3ad2 <_wdt_enable+0x2e>
    3aaa:	6800      	ldr	r0, [r0, #0]
    3aac:	3000      	adds	r0, #0
    3aae:	bf18      	it	ne
    3ab0:	2001      	movne	r0, #1
    3ab2:	f240 1207 	movw	r2, #263	; 0x107
    3ab6:	4908      	ldr	r1, [pc, #32]	; (3ad8 <_wdt_enable+0x34>)
    3ab8:	4b08      	ldr	r3, [pc, #32]	; (3adc <_wdt_enable+0x38>)
    3aba:	4798      	blx	r3

	hri_wdt_set_CTRLA_ENABLE_bit(dev->hw);
    3abc:	6822      	ldr	r2, [r4, #0]
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
    3abe:	6893      	ldr	r3, [r2, #8]
    3ac0:	f013 0f0e 	tst.w	r3, #14
    3ac4:	d1fb      	bne.n	3abe <_wdt_enable+0x1a>
	((Wdt *)hw)->CTRLA.reg |= WDT_CTRLA_ENABLE;
    3ac6:	7813      	ldrb	r3, [r2, #0]
    3ac8:	f043 0302 	orr.w	r3, r3, #2
    3acc:	7013      	strb	r3, [r2, #0]

	return ERR_NONE;
}
    3ace:	2000      	movs	r0, #0
    3ad0:	bd10      	pop	{r4, pc}
    3ad2:	2000      	movs	r0, #0
    3ad4:	e7ed      	b.n	3ab2 <_wdt_enable+0xe>
    3ad6:	bf00      	nop
    3ad8:	00007970 	.word	0x00007970
    3adc:	000024bd 	.word	0x000024bd

00003ae0 <_wdt_feed>:

/**
 * \brief reset watchdog timer to make wdt work from start
 */
int32_t _wdt_feed(struct wdt_dev *const dev)
{
    3ae0:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	ASSERT(dev && dev->hw);
    3ae2:	4604      	mov	r4, r0
    3ae4:	b168      	cbz	r0, 3b02 <_wdt_feed+0x22>
    3ae6:	6800      	ldr	r0, [r0, #0]
    3ae8:	3000      	adds	r0, #0
    3aea:	bf18      	it	ne
    3aec:	2001      	movne	r0, #1
    3aee:	f240 1225 	movw	r2, #293	; 0x125
    3af2:	4905      	ldr	r1, [pc, #20]	; (3b08 <_wdt_feed+0x28>)
    3af4:	4b05      	ldr	r3, [pc, #20]	; (3b0c <_wdt_feed+0x2c>)
    3af6:	4798      	blx	r3

	hri_wdt_write_CLEAR_reg(dev->hw, WDT_CLEAR_CLEAR_KEY);
    3af8:	6823      	ldr	r3, [r4, #0]
	((Wdt *)hw)->CLEAR.reg = data;
    3afa:	22a5      	movs	r2, #165	; 0xa5
    3afc:	731a      	strb	r2, [r3, #12]

	return ERR_NONE;
}
    3afe:	2000      	movs	r0, #0
    3b00:	bd10      	pop	{r4, pc}
    3b02:	2000      	movs	r0, #0
    3b04:	e7f3      	b.n	3aee <_wdt_feed+0xe>
    3b06:	bf00      	nop
    3b08:	00007970 	.word	0x00007970
    3b0c:	000024bd 	.word	0x000024bd

00003b10 <createQueuesAndSemaphores>:
*
* DESCRIPTION:  Creats the Queues and Semaphores
*
********************************************************************************/
bool createQueuesAndSemaphores(void)
{
    3b10:	b538      	push	{r3, r4, r5, lr}
	bool status = true;

    /* Create the Message Queues */
    AtTransmitQueue    = xQueueCreate(MAX_TX_QUEUE_SIZE, sizeof(AtTxMsgType));
    3b12:	2200      	movs	r2, #0
    3b14:	2108      	movs	r1, #8
    3b16:	2001      	movs	r0, #1
    3b18:	4c15      	ldr	r4, [pc, #84]	; (3b70 <createQueuesAndSemaphores+0x60>)
    3b1a:	47a0      	blx	r4
    3b1c:	4d15      	ldr	r5, [pc, #84]	; (3b74 <createQueuesAndSemaphores+0x64>)
    3b1e:	6028      	str	r0, [r5, #0]
    AtReceiveQueue     = xQueueCreate(MAX_RX_QUEUE_SIZE, sizeof(AtRxMsgType));
    3b20:	2200      	movs	r2, #0
    3b22:	2101      	movs	r1, #1
    3b24:	4608      	mov	r0, r1
    3b26:	47a0      	blx	r4
    3b28:	4b13      	ldr	r3, [pc, #76]	; (3b78 <createQueuesAndSemaphores+0x68>)
    3b2a:	6018      	str	r0, [r3, #0]
    CmdResponseQueue  = xQueueCreate(MAX_CMD_RESP_QUEUE_SIZE, sizeof(CmdResponseType));
    3b2c:	2200      	movs	r2, #0
    3b2e:	2108      	movs	r1, #8
    3b30:	2001      	movs	r0, #1
    3b32:	47a0      	blx	r4
    3b34:	4b11      	ldr	r3, [pc, #68]	; (3b7c <createQueuesAndSemaphores+0x6c>)
    3b36:	6018      	str	r0, [r3, #0]


    if((AtTransmitQueue != NULL) &&
    3b38:	682b      	ldr	r3, [r5, #0]
    3b3a:	b1bb      	cbz	r3, 3b6c <createQueuesAndSemaphores+0x5c>
       (AtReceiveQueue  != NULL) &&
    3b3c:	4b0e      	ldr	r3, [pc, #56]	; (3b78 <createQueuesAndSemaphores+0x68>)
    if((AtTransmitQueue != NULL) &&
    3b3e:	681b      	ldr	r3, [r3, #0]
    3b40:	b1a3      	cbz	r3, 3b6c <createQueuesAndSemaphores+0x5c>
       (AtReceiveQueue  != NULL) &&
    3b42:	b198      	cbz	r0, 3b6c <createQueuesAndSemaphores+0x5c>
	   (CmdResponseQueue != NULL))
    {
    	DEBUG_PRINT("Tx & Rx Queues are created");
    3b44:	480e      	ldr	r0, [pc, #56]	; (3b80 <createQueuesAndSemaphores+0x70>)
    3b46:	4b0f      	ldr	r3, [pc, #60]	; (3b84 <createQueuesAndSemaphores+0x74>)
    3b48:	4798      	blx	r3

    	AtTxQueueLoadSemaphore = xSemaphoreCreateBinary();
    3b4a:	2203      	movs	r2, #3
    3b4c:	2100      	movs	r1, #0
    3b4e:	2001      	movs	r0, #1
    3b50:	47a0      	blx	r4
    3b52:	4c0d      	ldr	r4, [pc, #52]	; (3b88 <createQueuesAndSemaphores+0x78>)
    3b54:	6020      	str	r0, [r4, #0]
    	DebugPrintMutex        = xSemaphoreCreateMutex();
    3b56:	2001      	movs	r0, #1
    3b58:	4b0c      	ldr	r3, [pc, #48]	; (3b8c <createQueuesAndSemaphores+0x7c>)
    3b5a:	4798      	blx	r3
    3b5c:	4b0c      	ldr	r3, [pc, #48]	; (3b90 <createQueuesAndSemaphores+0x80>)
    3b5e:	6018      	str	r0, [r3, #0]
		
		if((AtTxQueueLoadSemaphore != NULL) &&
    3b60:	6823      	ldr	r3, [r4, #0]
    3b62:	b11b      	cbz	r3, 3b6c <createQueuesAndSemaphores+0x5c>
    3b64:	b110      	cbz	r0, 3b6c <createQueuesAndSemaphores+0x5c>
		   (DebugPrintMutex != NULL))
		{
			DEBUG_PRINT("Semaphores and Mutexes are created");
    3b66:	480b      	ldr	r0, [pc, #44]	; (3b94 <createQueuesAndSemaphores+0x84>)
    3b68:	4b06      	ldr	r3, [pc, #24]	; (3b84 <createQueuesAndSemaphores+0x74>)
    3b6a:	4798      	blx	r3
    }
    else
    {
    	status = false;
    }
}
    3b6c:	bd38      	pop	{r3, r4, r5, pc}
    3b6e:	bf00      	nop
    3b70:	00004459 	.word	0x00004459
    3b74:	20003484 	.word	0x20003484
    3b78:	20003490 	.word	0x20003490
    3b7c:	20003460 	.word	0x20003460
    3b80:	00007988 	.word	0x00007988
    3b84:	000017c1 	.word	0x000017c1
    3b88:	2000348c 	.word	0x2000348c
    3b8c:	0000468d 	.word	0x0000468d
    3b90:	20003488 	.word	0x20003488
    3b94:	000079a4 	.word	0x000079a4

00003b98 <main>:
{
    3b98:	b580      	push	{r7, lr}
    3b9a:	b082      	sub	sp, #8
    atmel_start_init();	
    3b9c:	4b29      	ldr	r3, [pc, #164]	; (3c44 <main+0xac>)
    3b9e:	4798      	blx	r3
    DispatchTaskStatus = xTaskCreate( DispatchTask, "DispatchTask", 150, NULL, 2, &xDispatchTaskHandle );
    3ba0:	4b29      	ldr	r3, [pc, #164]	; (3c48 <main+0xb0>)
    3ba2:	9301      	str	r3, [sp, #4]
    3ba4:	2702      	movs	r7, #2
    3ba6:	9700      	str	r7, [sp, #0]
    3ba8:	2300      	movs	r3, #0
    3baa:	2296      	movs	r2, #150	; 0x96
    3bac:	4927      	ldr	r1, [pc, #156]	; (3c4c <main+0xb4>)
    3bae:	4828      	ldr	r0, [pc, #160]	; (3c50 <main+0xb8>)
    3bb0:	4d28      	ldr	r5, [pc, #160]	; (3c54 <main+0xbc>)
    3bb2:	47a8      	blx	r5
    3bb4:	4c28      	ldr	r4, [pc, #160]	; (3c58 <main+0xc0>)
    3bb6:	6020      	str	r0, [r4, #0]
    ModemTxTaskStatus = xTaskCreate( ModemTxTask, "ModemTask", 150, NULL, 1, &xModemTxTaskHandle );
    3bb8:	4b28      	ldr	r3, [pc, #160]	; (3c5c <main+0xc4>)
    3bba:	9301      	str	r3, [sp, #4]
    3bbc:	2601      	movs	r6, #1
    3bbe:	9600      	str	r6, [sp, #0]
    3bc0:	2300      	movs	r3, #0
    3bc2:	2296      	movs	r2, #150	; 0x96
    3bc4:	4926      	ldr	r1, [pc, #152]	; (3c60 <main+0xc8>)
    3bc6:	4827      	ldr	r0, [pc, #156]	; (3c64 <main+0xcc>)
    3bc8:	47a8      	blx	r5
    3bca:	6060      	str	r0, [r4, #4]
    ModemRxTaskStatus = xTaskCreate( ModemRxTask, "ModemRxTask", 150, NULL, 2, &xModemRxTaskHandle);
    3bcc:	4b26      	ldr	r3, [pc, #152]	; (3c68 <main+0xd0>)
    3bce:	9301      	str	r3, [sp, #4]
    3bd0:	9700      	str	r7, [sp, #0]
    3bd2:	2300      	movs	r3, #0
    3bd4:	2296      	movs	r2, #150	; 0x96
    3bd6:	4925      	ldr	r1, [pc, #148]	; (3c6c <main+0xd4>)
    3bd8:	4825      	ldr	r0, [pc, #148]	; (3c70 <main+0xd8>)
    3bda:	47a8      	blx	r5
    3bdc:	60a0      	str	r0, [r4, #8]
    ModemProcessTaskStatus = xTaskCreate( ModemProcessTask, "ModemProcessTask", 150, NULL, 1, &xModemProcessTaskHandle);
    3bde:	4b25      	ldr	r3, [pc, #148]	; (3c74 <main+0xdc>)
    3be0:	9301      	str	r3, [sp, #4]
    3be2:	9600      	str	r6, [sp, #0]
    3be4:	2300      	movs	r3, #0
    3be6:	2296      	movs	r2, #150	; 0x96
    3be8:	4923      	ldr	r1, [pc, #140]	; (3c78 <main+0xe0>)
    3bea:	4824      	ldr	r0, [pc, #144]	; (3c7c <main+0xe4>)
    3bec:	47a8      	blx	r5
    3bee:	60e0      	str	r0, [r4, #12]
    ModemDiagTaskStatus = xTaskCreate( ModemDiagTask, "ModemDiagTask", 150, NULL, 1, &xModemDiagTaskHandle);
    3bf0:	4b23      	ldr	r3, [pc, #140]	; (3c80 <main+0xe8>)
    3bf2:	9301      	str	r3, [sp, #4]
    3bf4:	9600      	str	r6, [sp, #0]
    3bf6:	2300      	movs	r3, #0
    3bf8:	2296      	movs	r2, #150	; 0x96
    3bfa:	4922      	ldr	r1, [pc, #136]	; (3c84 <main+0xec>)
    3bfc:	4822      	ldr	r0, [pc, #136]	; (3c88 <main+0xf0>)
    3bfe:	47a8      	blx	r5
    if((DispatchTaskStatus == pdPASS) &&
    3c00:	6823      	ldr	r3, [r4, #0]
    3c02:	42b3      	cmp	r3, r6
    3c04:	d006      	beq.n	3c14 <main+0x7c>
    	DEBUG_PRINT("Failed to create tasks");
    3c06:	4821      	ldr	r0, [pc, #132]	; (3c8c <main+0xf4>)
    3c08:	4b21      	ldr	r3, [pc, #132]	; (3c90 <main+0xf8>)
    3c0a:	4798      	blx	r3
    DEBUG_PRINT("Error: Scheduler exited");
    3c0c:	4821      	ldr	r0, [pc, #132]	; (3c94 <main+0xfc>)
    3c0e:	4b20      	ldr	r3, [pc, #128]	; (3c90 <main+0xf8>)
    3c10:	4798      	blx	r3
    3c12:	e7fe      	b.n	3c12 <main+0x7a>
    if((DispatchTaskStatus == pdPASS) &&
    3c14:	68e3      	ldr	r3, [r4, #12]
    3c16:	42b3      	cmp	r3, r6
    3c18:	d1f5      	bne.n	3c06 <main+0x6e>
       (ModemProcessTaskStatus == pdPASS) &&
    3c1a:	6863      	ldr	r3, [r4, #4]
    3c1c:	42b3      	cmp	r3, r6
    3c1e:	d1f2      	bne.n	3c06 <main+0x6e>
       (ModemTxTaskStatus == pdPASS) &&
    3c20:	68a3      	ldr	r3, [r4, #8]
    3c22:	42b3      	cmp	r3, r6
    3c24:	d1ef      	bne.n	3c06 <main+0x6e>
       (ModemRxTaskStatus == pdPASS) &&
    3c26:	42b0      	cmp	r0, r6
    3c28:	d1ed      	bne.n	3c06 <main+0x6e>
    	DEBUG_PRINT("Successfully Created the Tasks");
    3c2a:	481b      	ldr	r0, [pc, #108]	; (3c98 <main+0x100>)
    3c2c:	4b18      	ldr	r3, [pc, #96]	; (3c90 <main+0xf8>)
    3c2e:	4798      	blx	r3
    	if(false != createQueuesAndSemaphores())
    3c30:	4b1a      	ldr	r3, [pc, #104]	; (3c9c <main+0x104>)
    3c32:	4798      	blx	r3
    3c34:	b110      	cbz	r0, 3c3c <main+0xa4>
    		vTaskStartScheduler();
    3c36:	4b1a      	ldr	r3, [pc, #104]	; (3ca0 <main+0x108>)
    3c38:	4798      	blx	r3
    3c3a:	e7e7      	b.n	3c0c <main+0x74>
    		DEBUG_PRINT("Free RTOS Scheduler not started");
    3c3c:	4819      	ldr	r0, [pc, #100]	; (3ca4 <main+0x10c>)
    3c3e:	4b14      	ldr	r3, [pc, #80]	; (3c90 <main+0xf8>)
    3c40:	4798      	blx	r3
    3c42:	e7e3      	b.n	3c0c <main+0x74>
    3c44:	000018d9 	.word	0x000018d9
    3c48:	2000347c 	.word	0x2000347c
    3c4c:	000079c8 	.word	0x000079c8
    3c50:	00000335 	.word	0x00000335
    3c54:	00004c89 	.word	0x00004c89
    3c58:	20000b00 	.word	0x20000b00
    3c5c:	20003464 	.word	0x20003464
    3c60:	000079d8 	.word	0x000079d8
    3c64:	00001635 	.word	0x00001635
    3c68:	20003478 	.word	0x20003478
    3c6c:	000079e4 	.word	0x000079e4
    3c70:	000015d5 	.word	0x000015d5
    3c74:	2000346c 	.word	0x2000346c
    3c78:	000079f0 	.word	0x000079f0
    3c7c:	0000148d 	.word	0x0000148d
    3c80:	20003470 	.word	0x20003470
    3c84:	00007a04 	.word	0x00007a04
    3c88:	00001031 	.word	0x00001031
    3c8c:	00007a54 	.word	0x00007a54
    3c90:	000017c1 	.word	0x000017c1
    3c94:	00007a6c 	.word	0x00007a6c
    3c98:	00007a14 	.word	0x00007a14
    3c9c:	00003b11 	.word	0x00003b11
    3ca0:	00004e65 	.word	0x00004e65
    3ca4:	00007a34 	.word	0x00007a34

00003ca8 <vListInitialise>:
void vListInitialise(List_t *const pxList)
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = (ListItem_t *)&(
    3ca8:	f100 0308 	add.w	r3, r0, #8
    3cac:	6043      	str	r3, [r0, #4]
	    pxList->xListEnd); /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is
	                          checked and valid. */

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
    3cae:	f04f 32ff 	mov.w	r2, #4294967295
    3cb2:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = (ListItem_t *)&(pxList->xListEnd); /*lint !e826 !e740 The mini list structure is used as
    3cb4:	60c3      	str	r3, [r0, #12]
	                                                                the list end to save RAM.  This is checked and
	                                                                valid. */
	pxList->xListEnd.pxPrevious = (ListItem_t *)&(
    3cb6:	6103      	str	r3, [r0, #16]
	    pxList->xListEnd); /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is
	                          checked and valid. */

	pxList->uxNumberOfItems = (UBaseType_t)0U;
    3cb8:	2300      	movs	r3, #0
    3cba:	6003      	str	r3, [r0, #0]
    3cbc:	4770      	bx	lr

00003cbe <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem(ListItem_t *const pxItem)
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
    3cbe:	2300      	movs	r3, #0
    3cc0:	6103      	str	r3, [r0, #16]
    3cc2:	4770      	bx	lr

00003cc4 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd(List_t *const pxList, ListItem_t *const pxNewListItem)
{
	ListItem_t *const pxIndex = pxList->pxIndex;
    3cc4:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY(pxNewListItem);

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext     = pxIndex;
    3cc6:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
    3cc8:	689a      	ldr	r2, [r3, #8]
    3cca:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
    3ccc:	689a      	ldr	r2, [r3, #8]
    3cce:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious         = pxNewListItem;
    3cd0:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = (void *)pxList;
    3cd2:	6108      	str	r0, [r1, #16]

	(pxList->uxNumberOfItems)++;
    3cd4:	6803      	ldr	r3, [r0, #0]
    3cd6:	3301      	adds	r3, #1
    3cd8:	6003      	str	r3, [r0, #0]
    3cda:	4770      	bx	lr

00003cdc <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert(List_t *const pxList, ListItem_t *const pxNewListItem)
{
    3cdc:	b430      	push	{r4, r5}
	ListItem_t *     pxIterator;
	const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
    3cde:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if (xValueOfInsertion == portMAX_DELAY) {
    3ce0:	f1b5 3fff 	cmp.w	r5, #4294967295
    3ce4:	d002      	beq.n	3cec <vListInsert+0x10>
		    4) Using a queue or semaphore before it has been initialised or
		       before the scheduler has been started (are interrupts firing
		       before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for (pxIterator = (ListItem_t *)&(pxList->xListEnd); pxIterator->pxNext->xItemValue <= xValueOfInsertion;
    3ce6:	f100 0208 	add.w	r2, r0, #8
    3cea:	e002      	b.n	3cf2 <vListInsert+0x16>
		pxIterator = pxList->xListEnd.pxPrevious;
    3cec:	6902      	ldr	r2, [r0, #16]
    3cee:	e004      	b.n	3cfa <vListInsert+0x1e>
		     pxIterator
		     = pxIterator
    3cf0:	461a      	mov	r2, r3
		for (pxIterator = (ListItem_t *)&(pxList->xListEnd); pxIterator->pxNext->xItemValue <= xValueOfInsertion;
    3cf2:	6853      	ldr	r3, [r2, #4]
    3cf4:	681c      	ldr	r4, [r3, #0]
    3cf6:	42a5      	cmp	r5, r4
    3cf8:	d2fa      	bcs.n	3cf0 <vListInsert+0x14>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext             = pxIterator->pxNext;
    3cfa:	6853      	ldr	r3, [r2, #4]
    3cfc:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
    3cfe:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious         = pxIterator;
    3d00:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext                = pxNewListItem;
    3d02:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = (void *)pxList;
    3d04:	6108      	str	r0, [r1, #16]

	(pxList->uxNumberOfItems)++;
    3d06:	6803      	ldr	r3, [r0, #0]
    3d08:	3301      	adds	r3, #1
    3d0a:	6003      	str	r3, [r0, #0]
}
    3d0c:	bc30      	pop	{r4, r5}
    3d0e:	4770      	bx	lr

00003d10 <uxListRemove>:

UBaseType_t uxListRemove(ListItem_t *const pxItemToRemove)
{
	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	List_t *const pxList = (List_t *)pxItemToRemove->pvContainer;
    3d10:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
    3d12:	6842      	ldr	r2, [r0, #4]
    3d14:	6881      	ldr	r1, [r0, #8]
    3d16:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
    3d18:	6882      	ldr	r2, [r0, #8]
    3d1a:	6841      	ldr	r1, [r0, #4]
    3d1c:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if (pxList->pxIndex == pxItemToRemove) {
    3d1e:	685a      	ldr	r2, [r3, #4]
    3d20:	4290      	cmp	r0, r2
		pxList->pxIndex = pxItemToRemove->pxPrevious;
    3d22:	bf04      	itt	eq
    3d24:	6882      	ldreq	r2, [r0, #8]
    3d26:	605a      	streq	r2, [r3, #4]
	} else {
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
    3d28:	2200      	movs	r2, #0
    3d2a:	6102      	str	r2, [r0, #16]
	(pxList->uxNumberOfItems)--;
    3d2c:	681a      	ldr	r2, [r3, #0]
    3d2e:	3a01      	subs	r2, #1
    3d30:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
    3d32:	6818      	ldr	r0, [r3, #0]
}
    3d34:	4770      	bx	lr
	...

00003d38 <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError(void)
{
    3d38:	b082      	sub	sp, #8
	volatile uint32_t ulDummy = 0;
    3d3a:	2300      	movs	r3, #0
    3d3c:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT(uxCriticalNesting == ~0UL);
    3d3e:	4b0d      	ldr	r3, [pc, #52]	; (3d74 <prvTaskExitError+0x3c>)
    3d40:	681b      	ldr	r3, [r3, #0]
    3d42:	f1b3 3fff 	cmp.w	r3, #4294967295
    3d46:	d008      	beq.n	3d5a <prvTaskExitError+0x22>

portFORCE_INLINE static void vPortRaiseBASEPRI(void)
{
	uint32_t ulNewBASEPRI;

	__asm volatile("	mov %0, %1												\n"
    3d48:	f04f 0380 	mov.w	r3, #128	; 0x80
    3d4c:	f383 8811 	msr	BASEPRI, r3
    3d50:	f3bf 8f6f 	isb	sy
    3d54:	f3bf 8f4f 	dsb	sy
    3d58:	e7fe      	b.n	3d58 <prvTaskExitError+0x20>
    3d5a:	f04f 0380 	mov.w	r3, #128	; 0x80
    3d5e:	f383 8811 	msr	BASEPRI, r3
    3d62:	f3bf 8f6f 	isb	sy
    3d66:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	while (ulDummy == 0) {
    3d6a:	9b01      	ldr	r3, [sp, #4]
    3d6c:	2b00      	cmp	r3, #0
    3d6e:	d0fc      	beq.n	3d6a <prvTaskExitError+0x32>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
    3d70:	b002      	add	sp, #8
    3d72:	4770      	bx	lr
    3d74:	20000120 	.word	0x20000120

00003d78 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(" ldr r0, =0xE000ED08 	\n" /* Use the NVIC offset register to locate the stack. */
    3d78:	4808      	ldr	r0, [pc, #32]	; (3d9c <prvPortStartFirstTask+0x24>)
    3d7a:	6800      	ldr	r0, [r0, #0]
    3d7c:	6800      	ldr	r0, [r0, #0]
    3d7e:	f380 8808 	msr	MSP, r0
    3d82:	f04f 0000 	mov.w	r0, #0
    3d86:	f380 8814 	msr	CONTROL, r0
    3d8a:	b662      	cpsie	i
    3d8c:	b661      	cpsie	f
    3d8e:	f3bf 8f4f 	dsb	sy
    3d92:	f3bf 8f6f 	isb	sy
    3d96:	df00      	svc	0
    3d98:	bf00      	nop
    3d9a:	0000      	.short	0x0000
    3d9c:	e000ed08 	.word	0xe000ed08

00003da0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP(void)
{
	__asm volatile("	ldr.w r0, =0xE000ED88		\n" /* The FPU enable bits are in the CPACR. */
    3da0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 3db0 <vPortEnableVFP+0x10>
    3da4:	6801      	ldr	r1, [r0, #0]
    3da6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    3daa:	6001      	str	r1, [r0, #0]
    3dac:	4770      	bx	lr
    3dae:	0000      	.short	0x0000
    3db0:	e000ed88 	.word	0xe000ed88

00003db4 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR; /* xPSR */
    3db4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    3db8:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ((StackType_t)pxCode) & portSTART_ADDRESS_MASK; /* PC */
    3dbc:	f021 0101 	bic.w	r1, r1, #1
    3dc0:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = (StackType_t)portTASK_RETURN_ADDRESS; /* LR */
    3dc4:	4b05      	ldr	r3, [pc, #20]	; (3ddc <pxPortInitialiseStack+0x28>)
    3dc6:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = (StackType_t)pvParameters; /* R0 */
    3dca:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
    3dce:	f06f 0302 	mvn.w	r3, #2
    3dd2:	f840 3c24 	str.w	r3, [r0, #-36]
}
    3dd6:	3844      	subs	r0, #68	; 0x44
    3dd8:	4770      	bx	lr
    3dda:	bf00      	nop
    3ddc:	00003d39 	.word	0x00003d39

00003de0 <SVC_Handler>:
	__asm volatile("	ldr	r3, pxCurrentTCBConst2		\n" /* Restore the context. */
    3de0:	4b07      	ldr	r3, [pc, #28]	; (3e00 <pxCurrentTCBConst2>)
    3de2:	6819      	ldr	r1, [r3, #0]
    3de4:	6808      	ldr	r0, [r1, #0]
    3de6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3dea:	f380 8809 	msr	PSP, r0
    3dee:	f3bf 8f6f 	isb	sy
    3df2:	f04f 0000 	mov.w	r0, #0
    3df6:	f380 8811 	msr	BASEPRI, r0
    3dfa:	4770      	bx	lr
    3dfc:	f3af 8000 	nop.w

00003e00 <pxCurrentTCBConst2>:
    3e00:	200033c4 	.word	0x200033c4

00003e04 <vPortEnterCritical>:
    3e04:	f04f 0380 	mov.w	r3, #128	; 0x80
    3e08:	f383 8811 	msr	BASEPRI, r3
    3e0c:	f3bf 8f6f 	isb	sy
    3e10:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
    3e14:	4a0a      	ldr	r2, [pc, #40]	; (3e40 <vPortEnterCritical+0x3c>)
    3e16:	6813      	ldr	r3, [r2, #0]
    3e18:	3301      	adds	r3, #1
    3e1a:	6013      	str	r3, [r2, #0]
	if (uxCriticalNesting == 1) {
    3e1c:	2b01      	cmp	r3, #1
    3e1e:	d10d      	bne.n	3e3c <vPortEnterCritical+0x38>
		configASSERT((portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK) == 0);
    3e20:	4b08      	ldr	r3, [pc, #32]	; (3e44 <vPortEnterCritical+0x40>)
    3e22:	681b      	ldr	r3, [r3, #0]
    3e24:	f013 0fff 	tst.w	r3, #255	; 0xff
    3e28:	d008      	beq.n	3e3c <vPortEnterCritical+0x38>
    3e2a:	f04f 0380 	mov.w	r3, #128	; 0x80
    3e2e:	f383 8811 	msr	BASEPRI, r3
    3e32:	f3bf 8f6f 	isb	sy
    3e36:	f3bf 8f4f 	dsb	sy
    3e3a:	e7fe      	b.n	3e3a <vPortEnterCritical+0x36>
    3e3c:	4770      	bx	lr
    3e3e:	bf00      	nop
    3e40:	20000120 	.word	0x20000120
    3e44:	e000ed04 	.word	0xe000ed04

00003e48 <vPortExitCritical>:
	configASSERT(uxCriticalNesting);
    3e48:	4b09      	ldr	r3, [pc, #36]	; (3e70 <vPortExitCritical+0x28>)
    3e4a:	681b      	ldr	r3, [r3, #0]
    3e4c:	b943      	cbnz	r3, 3e60 <vPortExitCritical+0x18>
    3e4e:	f04f 0380 	mov.w	r3, #128	; 0x80
    3e52:	f383 8811 	msr	BASEPRI, r3
    3e56:	f3bf 8f6f 	isb	sy
    3e5a:	f3bf 8f4f 	dsb	sy
    3e5e:	e7fe      	b.n	3e5e <vPortExitCritical+0x16>
	uxCriticalNesting--;
    3e60:	3b01      	subs	r3, #1
    3e62:	4a03      	ldr	r2, [pc, #12]	; (3e70 <vPortExitCritical+0x28>)
    3e64:	6013      	str	r3, [r2, #0]
	if (uxCriticalNesting == 0) {
    3e66:	b90b      	cbnz	r3, 3e6c <vPortExitCritical+0x24>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI(uint32_t ulNewMaskValue)
{
	__asm volatile("	msr basepri, %0	" ::"r"(ulNewMaskValue) : "memory");
    3e68:	f383 8811 	msr	BASEPRI, r3
    3e6c:	4770      	bx	lr
    3e6e:	bf00      	nop
    3e70:	20000120 	.word	0x20000120
	...

00003e80 <PendSV_Handler>:
	__asm volatile(
    3e80:	f3ef 8009 	mrs	r0, PSP
    3e84:	f3bf 8f6f 	isb	sy
    3e88:	4b15      	ldr	r3, [pc, #84]	; (3ee0 <pxCurrentTCBConst>)
    3e8a:	681a      	ldr	r2, [r3, #0]
    3e8c:	f01e 0f10 	tst.w	lr, #16
    3e90:	bf08      	it	eq
    3e92:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
    3e96:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3e9a:	6010      	str	r0, [r2, #0]
    3e9c:	e92d 0009 	stmdb	sp!, {r0, r3}
    3ea0:	f04f 0080 	mov.w	r0, #128	; 0x80
    3ea4:	f380 8811 	msr	BASEPRI, r0
    3ea8:	f3bf 8f4f 	dsb	sy
    3eac:	f3bf 8f6f 	isb	sy
    3eb0:	f001 f9c8 	bl	5244 <vTaskSwitchContext>
    3eb4:	f04f 0000 	mov.w	r0, #0
    3eb8:	f380 8811 	msr	BASEPRI, r0
    3ebc:	bc09      	pop	{r0, r3}
    3ebe:	6819      	ldr	r1, [r3, #0]
    3ec0:	6808      	ldr	r0, [r1, #0]
    3ec2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3ec6:	f01e 0f10 	tst.w	lr, #16
    3eca:	bf08      	it	eq
    3ecc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
    3ed0:	f380 8809 	msr	PSP, r0
    3ed4:	f3bf 8f6f 	isb	sy
    3ed8:	4770      	bx	lr
    3eda:	bf00      	nop
    3edc:	f3af 8000 	nop.w

00003ee0 <pxCurrentTCBConst>:
    3ee0:	200033c4 	.word	0x200033c4

00003ee4 <SysTick_Handler>:
{
    3ee4:	b508      	push	{r3, lr}
	__asm volatile("	mov %0, %1												\n"
    3ee6:	f04f 0380 	mov.w	r3, #128	; 0x80
    3eea:	f383 8811 	msr	BASEPRI, r3
    3eee:	f3bf 8f6f 	isb	sy
    3ef2:	f3bf 8f4f 	dsb	sy
		if (xTaskIncrementTick() != pdFALSE) {
    3ef6:	4b05      	ldr	r3, [pc, #20]	; (3f0c <SysTick_Handler+0x28>)
    3ef8:	4798      	blx	r3
    3efa:	b118      	cbz	r0, 3f04 <SysTick_Handler+0x20>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
    3efc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    3f00:	4b03      	ldr	r3, [pc, #12]	; (3f10 <SysTick_Handler+0x2c>)
    3f02:	601a      	str	r2, [r3, #0]
	__asm volatile("	msr basepri, %0	" ::"r"(ulNewMaskValue) : "memory");
    3f04:	2300      	movs	r3, #0
    3f06:	f383 8811 	msr	BASEPRI, r3
    3f0a:	bd08      	pop	{r3, pc}
    3f0c:	00004f0d 	.word	0x00004f0d
    3f10:	e000ed04 	.word	0xe000ed04

00003f14 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG          = 0UL;
    3f14:	4b05      	ldr	r3, [pc, #20]	; (3f2c <vPortSetupTimerInterrupt+0x18>)
    3f16:	2200      	movs	r2, #0
    3f18:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
    3f1a:	4905      	ldr	r1, [pc, #20]	; (3f30 <vPortSetupTimerInterrupt+0x1c>)
    3f1c:	600a      	str	r2, [r1, #0]
	portNVIC_SYSTICK_LOAD_REG = (configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ) - 1UL;
    3f1e:	f64b 317f 	movw	r1, #47999	; 0xbb7f
    3f22:	4a04      	ldr	r2, [pc, #16]	; (3f34 <vPortSetupTimerInterrupt+0x20>)
    3f24:	6011      	str	r1, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = (portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT);
    3f26:	2207      	movs	r2, #7
    3f28:	601a      	str	r2, [r3, #0]
    3f2a:	4770      	bx	lr
    3f2c:	e000e010 	.word	0xe000e010
    3f30:	e000e018 	.word	0xe000e018
    3f34:	e000e014 	.word	0xe000e014

00003f38 <xPortStartScheduler>:
	configASSERT(portCPUID != portCORTEX_M7_r0p1_ID);
    3f38:	4b3b      	ldr	r3, [pc, #236]	; (4028 <xPortStartScheduler+0xf0>)
    3f3a:	681a      	ldr	r2, [r3, #0]
    3f3c:	4b3b      	ldr	r3, [pc, #236]	; (402c <xPortStartScheduler+0xf4>)
    3f3e:	429a      	cmp	r2, r3
    3f40:	d108      	bne.n	3f54 <xPortStartScheduler+0x1c>
	__asm volatile("	mov %0, %1												\n"
    3f42:	f04f 0380 	mov.w	r3, #128	; 0x80
    3f46:	f383 8811 	msr	BASEPRI, r3
    3f4a:	f3bf 8f6f 	isb	sy
    3f4e:	f3bf 8f4f 	dsb	sy
    3f52:	e7fe      	b.n	3f52 <xPortStartScheduler+0x1a>
	configASSERT(portCPUID != portCORTEX_M7_r0p0_ID);
    3f54:	4b34      	ldr	r3, [pc, #208]	; (4028 <xPortStartScheduler+0xf0>)
    3f56:	681a      	ldr	r2, [r3, #0]
    3f58:	4b35      	ldr	r3, [pc, #212]	; (4030 <xPortStartScheduler+0xf8>)
    3f5a:	429a      	cmp	r2, r3
    3f5c:	d108      	bne.n	3f70 <xPortStartScheduler+0x38>
    3f5e:	f04f 0380 	mov.w	r3, #128	; 0x80
    3f62:	f383 8811 	msr	BASEPRI, r3
    3f66:	f3bf 8f6f 	isb	sy
    3f6a:	f3bf 8f4f 	dsb	sy
    3f6e:	e7fe      	b.n	3f6e <xPortStartScheduler+0x36>
{
    3f70:	b510      	push	{r4, lr}
    3f72:	b082      	sub	sp, #8
		ulOriginalPriority = *pucFirstUserPriorityRegister;
    3f74:	4b2f      	ldr	r3, [pc, #188]	; (4034 <xPortStartScheduler+0xfc>)
    3f76:	781a      	ldrb	r2, [r3, #0]
    3f78:	b2d2      	uxtb	r2, r2
    3f7a:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
    3f7c:	22ff      	movs	r2, #255	; 0xff
    3f7e:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
    3f80:	781b      	ldrb	r3, [r3, #0]
    3f82:	b2db      	uxtb	r3, r3
    3f84:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
    3f88:	f89d 3003 	ldrb.w	r3, [sp, #3]
    3f8c:	4a2a      	ldr	r2, [pc, #168]	; (4038 <xPortStartScheduler+0x100>)
    3f8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
    3f92:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
    3f94:	2307      	movs	r3, #7
    3f96:	6053      	str	r3, [r2, #4]
		while ((ucMaxPriorityValue & portTOP_BIT_OF_BYTE) == portTOP_BIT_OF_BYTE) {
    3f98:	f89d 3003 	ldrb.w	r3, [sp, #3]
    3f9c:	f013 0f80 	tst.w	r3, #128	; 0x80
    3fa0:	d012      	beq.n	3fc8 <xPortStartScheduler+0x90>
    3fa2:	2306      	movs	r3, #6
    3fa4:	e000      	b.n	3fa8 <xPortStartScheduler+0x70>
    3fa6:	460b      	mov	r3, r1
			ucMaxPriorityValue <<= (uint8_t)0x01;
    3fa8:	f89d 2003 	ldrb.w	r2, [sp, #3]
    3fac:	0052      	lsls	r2, r2, #1
    3fae:	b2d2      	uxtb	r2, r2
    3fb0:	f88d 2003 	strb.w	r2, [sp, #3]
		while ((ucMaxPriorityValue & portTOP_BIT_OF_BYTE) == portTOP_BIT_OF_BYTE) {
    3fb4:	f89d 2003 	ldrb.w	r2, [sp, #3]
    3fb8:	1e59      	subs	r1, r3, #1
    3fba:	f012 0f80 	tst.w	r2, #128	; 0x80
    3fbe:	d1f2      	bne.n	3fa6 <xPortStartScheduler+0x6e>
    3fc0:	4a1d      	ldr	r2, [pc, #116]	; (4038 <xPortStartScheduler+0x100>)
    3fc2:	6053      	str	r3, [r2, #4]
			configASSERT((portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue) == configPRIO_BITS);
    3fc4:	2b04      	cmp	r3, #4
    3fc6:	d008      	beq.n	3fda <xPortStartScheduler+0xa2>
    3fc8:	f04f 0380 	mov.w	r3, #128	; 0x80
    3fcc:	f383 8811 	msr	BASEPRI, r3
    3fd0:	f3bf 8f6f 	isb	sy
    3fd4:	f3bf 8f4f 	dsb	sy
    3fd8:	e7fe      	b.n	3fd8 <xPortStartScheduler+0xa0>
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
    3fda:	021b      	lsls	r3, r3, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
    3fdc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
    3fe0:	4a15      	ldr	r2, [pc, #84]	; (4038 <xPortStartScheduler+0x100>)
    3fe2:	6053      	str	r3, [r2, #4]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
    3fe4:	9b01      	ldr	r3, [sp, #4]
    3fe6:	b2db      	uxtb	r3, r3
    3fe8:	4a12      	ldr	r2, [pc, #72]	; (4034 <xPortStartScheduler+0xfc>)
    3fea:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
    3fec:	4b13      	ldr	r3, [pc, #76]	; (403c <xPortStartScheduler+0x104>)
    3fee:	681a      	ldr	r2, [r3, #0]
    3ff0:	f442 0260 	orr.w	r2, r2, #14680064	; 0xe00000
    3ff4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
    3ff6:	681a      	ldr	r2, [r3, #0]
    3ff8:	f042 4260 	orr.w	r2, r2, #3758096384	; 0xe0000000
    3ffc:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
    3ffe:	4b10      	ldr	r3, [pc, #64]	; (4040 <xPortStartScheduler+0x108>)
    4000:	4798      	blx	r3
	uxCriticalNesting = 0;
    4002:	2400      	movs	r4, #0
    4004:	4b0f      	ldr	r3, [pc, #60]	; (4044 <xPortStartScheduler+0x10c>)
    4006:	601c      	str	r4, [r3, #0]
	vPortEnableVFP();
    4008:	4b0f      	ldr	r3, [pc, #60]	; (4048 <xPortStartScheduler+0x110>)
    400a:	4798      	blx	r3
	*(portFPCCR) |= portASPEN_AND_LSPEN_BITS;
    400c:	4a0f      	ldr	r2, [pc, #60]	; (404c <xPortStartScheduler+0x114>)
    400e:	6813      	ldr	r3, [r2, #0]
    4010:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
    4014:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
    4016:	4b0e      	ldr	r3, [pc, #56]	; (4050 <xPortStartScheduler+0x118>)
    4018:	4798      	blx	r3
	vTaskSwitchContext();
    401a:	4b0e      	ldr	r3, [pc, #56]	; (4054 <xPortStartScheduler+0x11c>)
    401c:	4798      	blx	r3
	prvTaskExitError();
    401e:	4b0e      	ldr	r3, [pc, #56]	; (4058 <xPortStartScheduler+0x120>)
    4020:	4798      	blx	r3
}
    4022:	4620      	mov	r0, r4
    4024:	b002      	add	sp, #8
    4026:	bd10      	pop	{r4, pc}
    4028:	e000ed00 	.word	0xe000ed00
    402c:	410fc271 	.word	0x410fc271
    4030:	410fc270 	.word	0x410fc270
    4034:	e000e400 	.word	0xe000e400
    4038:	20000b10 	.word	0x20000b10
    403c:	e000ed20 	.word	0xe000ed20
    4040:	00003f15 	.word	0x00003f15
    4044:	20000120 	.word	0x20000120
    4048:	00003da1 	.word	0x00003da1
    404c:	e000ef34 	.word	0xe000ef34
    4050:	00003d79 	.word	0x00003d79
    4054:	00005245 	.word	0x00005245
    4058:	00003d39 	.word	0x00003d39

0000405c <vPortValidateInterruptPriority>:
{
	uint32_t ulCurrentInterrupt;
	uint8_t  ucCurrentPriority;

	/* Obtain the number of the currently executing interrupt. */
	__asm volatile("mrs %0, ipsr" : "=r"(ulCurrentInterrupt)::"memory");
    405c:	f3ef 8305 	mrs	r3, IPSR

	/* Is the interrupt number a user defined interrupt? */
	if (ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER) {
    4060:	2b0f      	cmp	r3, #15
    4062:	d90f      	bls.n	4084 <vPortValidateInterruptPriority+0x28>
		/* Look up the interrupt's priority. */
		ucCurrentPriority = pcInterruptPriorityRegisters[ulCurrentInterrupt];
    4064:	4a10      	ldr	r2, [pc, #64]	; (40a8 <vPortValidateInterruptPriority+0x4c>)
    4066:	5c9b      	ldrb	r3, [r3, r2]
    4068:	b2db      	uxtb	r3, r3
		interrupt entry is as fast and simple as possible.

		The following links provide detailed information:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html
		http://www.freertos.org/FAQHelp.html */
		configASSERT(ucCurrentPriority >= ucMaxSysCallPriority);
    406a:	4a10      	ldr	r2, [pc, #64]	; (40ac <vPortValidateInterruptPriority+0x50>)
    406c:	7812      	ldrb	r2, [r2, #0]
    406e:	429a      	cmp	r2, r3
    4070:	d908      	bls.n	4084 <vPortValidateInterruptPriority+0x28>
    4072:	f04f 0380 	mov.w	r3, #128	; 0x80
    4076:	f383 8811 	msr	BASEPRI, r3
    407a:	f3bf 8f6f 	isb	sy
    407e:	f3bf 8f4f 	dsb	sy
    4082:	e7fe      	b.n	4082 <vPortValidateInterruptPriority+0x26>
	configuration then the correct setting can be achieved on all Cortex-M
	devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
	scheduler.  Note however that some vendor specific peripheral libraries
	assume a non-zero priority group setting, in which cases using a value
	of zero will result in unpredictable behaviour. */
	configASSERT((portAIRCR_REG & portPRIORITY_GROUP_MASK) <= ulMaxPRIGROUPValue);
    4084:	4b0a      	ldr	r3, [pc, #40]	; (40b0 <vPortValidateInterruptPriority+0x54>)
    4086:	681b      	ldr	r3, [r3, #0]
    4088:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
    408c:	4a07      	ldr	r2, [pc, #28]	; (40ac <vPortValidateInterruptPriority+0x50>)
    408e:	6852      	ldr	r2, [r2, #4]
    4090:	4293      	cmp	r3, r2
    4092:	d908      	bls.n	40a6 <vPortValidateInterruptPriority+0x4a>
    4094:	f04f 0380 	mov.w	r3, #128	; 0x80
    4098:	f383 8811 	msr	BASEPRI, r3
    409c:	f3bf 8f6f 	isb	sy
    40a0:	f3bf 8f4f 	dsb	sy
    40a4:	e7fe      	b.n	40a4 <vPortValidateInterruptPriority+0x48>
    40a6:	4770      	bx	lr
    40a8:	e000e3f0 	.word	0xe000e3f0
    40ac:	20000b10 	.word	0x20000b10
    40b0:	e000ed0c 	.word	0xe000ed0c

000040b4 <pvPortMalloc>:
	pxIterator->pxNextFreeBlock = pxBlockToInsert;									\
}
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
    40b4:	b570      	push	{r4, r5, r6, lr}
    40b6:	4604      	mov	r4, r0
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
static BaseType_t xHeapHasBeenInitialised = pdFALSE;
void *pvReturn = NULL;

	vTaskSuspendAll();
    40b8:	4b2d      	ldr	r3, [pc, #180]	; (4170 <pvPortMalloc+0xbc>)
    40ba:	4798      	blx	r3
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( xHeapHasBeenInitialised == pdFALSE )
    40bc:	4b2d      	ldr	r3, [pc, #180]	; (4174 <pvPortMalloc+0xc0>)
    40be:	689b      	ldr	r3, [r3, #8]
    40c0:	b183      	cbz	r3, 40e4 <pvPortMalloc+0x30>
			xHeapHasBeenInitialised = pdTRUE;
		}

		/* The wanted size is increased so it can contain a BlockLink_t
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
    40c2:	2c00      	cmp	r4, #0
    40c4:	d04d      	beq.n	4162 <pvPortMalloc+0xae>
		{
			xWantedSize += heapSTRUCT_SIZE;
    40c6:	3408      	adds	r4, #8

			/* Ensure that blocks are always aligned to the required number of bytes. */
			if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0 )
    40c8:	f014 0f07 	tst.w	r4, #7
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
    40cc:	bf1c      	itt	ne
    40ce:	f024 0407 	bicne.w	r4, r4, #7
    40d2:	3408      	addne	r4, #8
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < configADJUSTED_HEAP_SIZE ) )
    40d4:	1e62      	subs	r2, r4, #1
    40d6:	f242 73f6 	movw	r3, #10230	; 0x27f6
    40da:	429a      	cmp	r2, r3
    40dc:	d843      	bhi.n	4166 <pvPortMalloc+0xb2>
		{
			/* Blocks are stored in byte order - traverse the list from the start
			(smallest) block until one of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
    40de:	4925      	ldr	r1, [pc, #148]	; (4174 <pvPortMalloc+0xc0>)
    40e0:	680b      	ldr	r3, [r1, #0]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
    40e2:	e017      	b.n	4114 <pvPortMalloc+0x60>
{
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;

	/* Ensure the heap starts on a correctly aligned boundary. */
	pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
    40e4:	4923      	ldr	r1, [pc, #140]	; (4174 <pvPortMalloc+0xc0>)
    40e6:	f101 0314 	add.w	r3, r1, #20
    40ea:	f023 0307 	bic.w	r3, r3, #7

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
    40ee:	600b      	str	r3, [r1, #0]
	xStart.xBlockSize = ( size_t ) 0;
    40f0:	2500      	movs	r5, #0
    40f2:	604d      	str	r5, [r1, #4]

	/* xEnd is used to mark the end of the list of free blocks. */
	xEnd.xBlockSize = configADJUSTED_HEAP_SIZE;
    40f4:	4a20      	ldr	r2, [pc, #128]	; (4178 <pvPortMalloc+0xc4>)
    40f6:	f242 70f8 	movw	r0, #10232	; 0x27f8
    40fa:	f8c2 0620 	str.w	r0, [r2, #1568]	; 0x620
	xEnd.pxNextFreeBlock = NULL;
    40fe:	f8c2 561c 	str.w	r5, [r2, #1564]	; 0x61c

	/* To start with there is a single free block that is sized to take up the
	entire heap space. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
	pxFirstFreeBlock->xBlockSize = configADJUSTED_HEAP_SIZE;
    4102:	6058      	str	r0, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = &xEnd;
    4104:	f202 621c 	addw	r2, r2, #1564	; 0x61c
    4108:	601a      	str	r2, [r3, #0]
			xHeapHasBeenInitialised = pdTRUE;
    410a:	2301      	movs	r3, #1
    410c:	608b      	str	r3, [r1, #8]
    410e:	e7d8      	b.n	40c2 <pvPortMalloc+0xe>
    4110:	4619      	mov	r1, r3
				pxBlock = pxBlock->pxNextFreeBlock;
    4112:	4613      	mov	r3, r2
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
    4114:	685a      	ldr	r2, [r3, #4]
    4116:	4294      	cmp	r4, r2
    4118:	d902      	bls.n	4120 <pvPortMalloc+0x6c>
    411a:	681a      	ldr	r2, [r3, #0]
    411c:	2a00      	cmp	r2, #0
    411e:	d1f7      	bne.n	4110 <pvPortMalloc+0x5c>
			if( pxBlock != &xEnd )
    4120:	4a16      	ldr	r2, [pc, #88]	; (417c <pvPortMalloc+0xc8>)
    4122:	4293      	cmp	r3, r2
    4124:	d021      	beq.n	416a <pvPortMalloc+0xb6>
				pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
    4126:	680d      	ldr	r5, [r1, #0]
    4128:	3508      	adds	r5, #8
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
    412a:	681a      	ldr	r2, [r3, #0]
    412c:	600a      	str	r2, [r1, #0]
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
    412e:	685a      	ldr	r2, [r3, #4]
    4130:	1b12      	subs	r2, r2, r4
    4132:	2a10      	cmp	r2, #16
    4134:	d90c      	bls.n	4150 <pvPortMalloc+0x9c>
					pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
    4136:	191e      	adds	r6, r3, r4
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
    4138:	6072      	str	r2, [r6, #4]
					pxBlock->xBlockSize = xWantedSize;
    413a:	605c      	str	r4, [r3, #4]
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
    413c:	6874      	ldr	r4, [r6, #4]
    413e:	490d      	ldr	r1, [pc, #52]	; (4174 <pvPortMalloc+0xc0>)
    4140:	e000      	b.n	4144 <pvPortMalloc+0x90>
    4142:	4611      	mov	r1, r2
    4144:	680a      	ldr	r2, [r1, #0]
    4146:	6850      	ldr	r0, [r2, #4]
    4148:	4284      	cmp	r4, r0
    414a:	d8fa      	bhi.n	4142 <pvPortMalloc+0x8e>
    414c:	6032      	str	r2, [r6, #0]
    414e:	600e      	str	r6, [r1, #0]
				xFreeBytesRemaining -= pxBlock->xBlockSize;
    4150:	490b      	ldr	r1, [pc, #44]	; (4180 <pvPortMalloc+0xcc>)
    4152:	680a      	ldr	r2, [r1, #0]
    4154:	685b      	ldr	r3, [r3, #4]
    4156:	1ad2      	subs	r2, r2, r3
    4158:	600a      	str	r2, [r1, #0]
	( void ) xTaskResumeAll();
    415a:	4b0a      	ldr	r3, [pc, #40]	; (4184 <pvPortMalloc+0xd0>)
    415c:	4798      	blx	r3
}
    415e:	4628      	mov	r0, r5
    4160:	bd70      	pop	{r4, r5, r6, pc}
void *pvReturn = NULL;
    4162:	2500      	movs	r5, #0
    4164:	e7f9      	b.n	415a <pvPortMalloc+0xa6>
    4166:	2500      	movs	r5, #0
    4168:	e7f7      	b.n	415a <pvPortMalloc+0xa6>
    416a:	2500      	movs	r5, #0
    416c:	e7f5      	b.n	415a <pvPortMalloc+0xa6>
    416e:	bf00      	nop
    4170:	00004eed 	.word	0x00004eed
    4174:	20000b18 	.word	0x20000b18
    4178:	20002d08 	.word	0x20002d08
    417c:	20003324 	.word	0x20003324
    4180:	20000124 	.word	0x20000124
    4184:	00005035 	.word	0x00005035

00004188 <vPortFree>:
	if( pv != NULL )
    4188:	b1d0      	cbz	r0, 41c0 <vPortFree+0x38>
{
    418a:	b570      	push	{r4, r5, r6, lr}
    418c:	4605      	mov	r5, r0
		puc -= heapSTRUCT_SIZE;
    418e:	f1a0 0608 	sub.w	r6, r0, #8
		vTaskSuspendAll();
    4192:	4b0c      	ldr	r3, [pc, #48]	; (41c4 <vPortFree+0x3c>)
    4194:	4798      	blx	r3
			prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
    4196:	f855 4c04 	ldr.w	r4, [r5, #-4]
    419a:	4a0b      	ldr	r2, [pc, #44]	; (41c8 <vPortFree+0x40>)
    419c:	e000      	b.n	41a0 <vPortFree+0x18>
    419e:	461a      	mov	r2, r3
    41a0:	6813      	ldr	r3, [r2, #0]
    41a2:	6859      	ldr	r1, [r3, #4]
    41a4:	428c      	cmp	r4, r1
    41a6:	d8fa      	bhi.n	419e <vPortFree+0x16>
    41a8:	f845 3c08 	str.w	r3, [r5, #-8]
    41ac:	6016      	str	r6, [r2, #0]
			xFreeBytesRemaining += pxLink->xBlockSize;
    41ae:	4a07      	ldr	r2, [pc, #28]	; (41cc <vPortFree+0x44>)
    41b0:	f855 3c04 	ldr.w	r3, [r5, #-4]
    41b4:	6811      	ldr	r1, [r2, #0]
    41b6:	440b      	add	r3, r1
    41b8:	6013      	str	r3, [r2, #0]
		( void ) xTaskResumeAll();
    41ba:	4b05      	ldr	r3, [pc, #20]	; (41d0 <vPortFree+0x48>)
    41bc:	4798      	blx	r3
    41be:	bd70      	pop	{r4, r5, r6, pc}
    41c0:	4770      	bx	lr
    41c2:	bf00      	nop
    41c4:	00004eed 	.word	0x00004eed
    41c8:	20000b18 	.word	0x20000b18
    41cc:	20000124 	.word	0x20000124
    41d0:	00005035 	.word	0x00005035

000041d4 <prvIsQueueEmpty>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty(const Queue_t *pxQueue)
{
    41d4:	b510      	push	{r4, lr}
    41d6:	4604      	mov	r4, r0
	BaseType_t xReturn;

	taskENTER_CRITICAL();
    41d8:	4b04      	ldr	r3, [pc, #16]	; (41ec <prvIsQueueEmpty+0x18>)
    41da:	4798      	blx	r3
	{
		if (pxQueue->uxMessagesWaiting == (UBaseType_t)0) {
    41dc:	6ba4      	ldr	r4, [r4, #56]	; 0x38
			xReturn = pdTRUE;
		} else {
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
    41de:	4b04      	ldr	r3, [pc, #16]	; (41f0 <prvIsQueueEmpty+0x1c>)
    41e0:	4798      	blx	r3

	return xReturn;
}
    41e2:	fab4 f084 	clz	r0, r4
    41e6:	0940      	lsrs	r0, r0, #5
    41e8:	bd10      	pop	{r4, pc}
    41ea:	bf00      	nop
    41ec:	00003e05 	.word	0x00003e05
    41f0:	00003e49 	.word	0x00003e49

000041f4 <prvCopyDataToQueue>:
{
    41f4:	b570      	push	{r4, r5, r6, lr}
    41f6:	4604      	mov	r4, r0
    41f8:	4616      	mov	r6, r2
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
    41fa:	6b85      	ldr	r5, [r0, #56]	; 0x38
	if (pxQueue->uxItemSize == (UBaseType_t)0) {
    41fc:	6c02      	ldr	r2, [r0, #64]	; 0x40
    41fe:	b952      	cbnz	r2, 4216 <prvCopyDataToQueue+0x22>
			if (pxQueue->uxQueueType == queueQUEUE_IS_MUTEX) {
    4200:	6803      	ldr	r3, [r0, #0]
    4202:	2b00      	cmp	r3, #0
    4204:	d12a      	bne.n	425c <prvCopyDataToQueue+0x68>
				xReturn                = xTaskPriorityDisinherit((void *)pxQueue->pxMutexHolder);
    4206:	6840      	ldr	r0, [r0, #4]
    4208:	4b18      	ldr	r3, [pc, #96]	; (426c <prvCopyDataToQueue+0x78>)
    420a:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
    420c:	2300      	movs	r3, #0
    420e:	6063      	str	r3, [r4, #4]
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + (UBaseType_t)1;
    4210:	3501      	adds	r5, #1
    4212:	63a5      	str	r5, [r4, #56]	; 0x38
}
    4214:	bd70      	pop	{r4, r5, r6, pc}
	} else if (xPosition == queueSEND_TO_BACK) {
    4216:	b96e      	cbnz	r6, 4234 <prvCopyDataToQueue+0x40>
		(void)memcpy((void *)pxQueue->pcWriteTo,
    4218:	6880      	ldr	r0, [r0, #8]
    421a:	4b15      	ldr	r3, [pc, #84]	; (4270 <prvCopyDataToQueue+0x7c>)
    421c:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
    421e:	68a3      	ldr	r3, [r4, #8]
    4220:	6c22      	ldr	r2, [r4, #64]	; 0x40
    4222:	4413      	add	r3, r2
    4224:	60a3      	str	r3, [r4, #8]
		if (pxQueue->pcWriteTo >= pxQueue->pcTail) /*lint !e946 MISRA exception justified as comparison of pointers is
    4226:	6862      	ldr	r2, [r4, #4]
    4228:	4293      	cmp	r3, r2
    422a:	d319      	bcc.n	4260 <prvCopyDataToQueue+0x6c>
			pxQueue->pcWriteTo = pxQueue->pcHead;
    422c:	6823      	ldr	r3, [r4, #0]
    422e:	60a3      	str	r3, [r4, #8]
	BaseType_t  xReturn = pdFALSE;
    4230:	2000      	movs	r0, #0
    4232:	e7ed      	b.n	4210 <prvCopyDataToQueue+0x1c>
		(void)memcpy((void *)pxQueue->u.pcReadFrom,
    4234:	68c0      	ldr	r0, [r0, #12]
    4236:	4b0e      	ldr	r3, [pc, #56]	; (4270 <prvCopyDataToQueue+0x7c>)
    4238:	4798      	blx	r3
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
    423a:	6c23      	ldr	r3, [r4, #64]	; 0x40
    423c:	425b      	negs	r3, r3
    423e:	68e2      	ldr	r2, [r4, #12]
    4240:	441a      	add	r2, r3
    4242:	60e2      	str	r2, [r4, #12]
		if (pxQueue->u.pcReadFrom
    4244:	6821      	ldr	r1, [r4, #0]
    4246:	428a      	cmp	r2, r1
    4248:	d202      	bcs.n	4250 <prvCopyDataToQueue+0x5c>
			pxQueue->u.pcReadFrom = (pxQueue->pcTail - pxQueue->uxItemSize);
    424a:	6862      	ldr	r2, [r4, #4]
    424c:	4413      	add	r3, r2
    424e:	60e3      	str	r3, [r4, #12]
		if (xPosition == queueOVERWRITE) {
    4250:	2e02      	cmp	r6, #2
    4252:	d107      	bne.n	4264 <prvCopyDataToQueue+0x70>
			if (uxMessagesWaiting > (UBaseType_t)0) {
    4254:	b145      	cbz	r5, 4268 <prvCopyDataToQueue+0x74>
				--uxMessagesWaiting;
    4256:	3d01      	subs	r5, #1
	BaseType_t  xReturn = pdFALSE;
    4258:	2000      	movs	r0, #0
    425a:	e7d9      	b.n	4210 <prvCopyDataToQueue+0x1c>
    425c:	2000      	movs	r0, #0
    425e:	e7d7      	b.n	4210 <prvCopyDataToQueue+0x1c>
    4260:	2000      	movs	r0, #0
    4262:	e7d5      	b.n	4210 <prvCopyDataToQueue+0x1c>
    4264:	2000      	movs	r0, #0
    4266:	e7d3      	b.n	4210 <prvCopyDataToQueue+0x1c>
    4268:	2000      	movs	r0, #0
    426a:	e7d1      	b.n	4210 <prvCopyDataToQueue+0x1c>
    426c:	00005585 	.word	0x00005585
    4270:	00005cf3 	.word	0x00005cf3

00004274 <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if (configUSE_QUEUE_SETS == 1)

static BaseType_t prvNotifyQueueSetContainer(const Queue_t *const pxQueue, const BaseType_t xCopyPosition)
{
    4274:	b570      	push	{r4, r5, r6, lr}
    4276:	b082      	sub	sp, #8
    4278:	9001      	str	r0, [sp, #4]
	Queue_t *  pxQueueSetContainer = pxQueue->pxQueueSetContainer;
    427a:	6c84      	ldr	r4, [r0, #72]	; 0x48
	BaseType_t xReturn             = pdFALSE;

	/* This function must be called form a critical section. */

	configASSERT(pxQueueSetContainer);
    427c:	b164      	cbz	r4, 4298 <prvNotifyQueueSetContainer+0x24>
	configASSERT(pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength);
    427e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
    4280:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    4282:	429a      	cmp	r2, r3
    4284:	d311      	bcc.n	42aa <prvNotifyQueueSetContainer+0x36>
    4286:	f04f 0380 	mov.w	r3, #128	; 0x80
    428a:	f383 8811 	msr	BASEPRI, r3
    428e:	f3bf 8f6f 	isb	sy
    4292:	f3bf 8f4f 	dsb	sy
    4296:	e7fe      	b.n	4296 <prvNotifyQueueSetContainer+0x22>
    4298:	f04f 0380 	mov.w	r3, #128	; 0x80
    429c:	f383 8811 	msr	BASEPRI, r3
    42a0:	f3bf 8f6f 	isb	sy
    42a4:	f3bf 8f4f 	dsb	sy
    42a8:	e7fe      	b.n	42a8 <prvNotifyQueueSetContainer+0x34>

	if (pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength) {
    42aa:	6ba2      	ldr	r2, [r4, #56]	; 0x38
    42ac:	4293      	cmp	r3, r2
    42ae:	d803      	bhi.n	42b8 <prvNotifyQueueSetContainer+0x44>
	BaseType_t xReturn             = pdFALSE;
    42b0:	2600      	movs	r6, #0
	} else {
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
}
    42b2:	4630      	mov	r0, r6
    42b4:	b002      	add	sp, #8
    42b6:	bd70      	pop	{r4, r5, r6, pc}
    42b8:	460a      	mov	r2, r1
		const int8_t cTxLock = pxQueueSetContainer->cTxLock;
    42ba:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
    42be:	b26d      	sxtb	r5, r5
		xReturn = prvCopyDataToQueue(pxQueueSetContainer, &pxQueue, xCopyPosition);
    42c0:	a901      	add	r1, sp, #4
    42c2:	4620      	mov	r0, r4
    42c4:	4b0a      	ldr	r3, [pc, #40]	; (42f0 <prvNotifyQueueSetContainer+0x7c>)
    42c6:	4798      	blx	r3
    42c8:	4606      	mov	r6, r0
		if (cTxLock == queueUNLOCKED) {
    42ca:	f1b5 3fff 	cmp.w	r5, #4294967295
    42ce:	d10a      	bne.n	42e6 <prvNotifyQueueSetContainer+0x72>
			if (listLIST_IS_EMPTY(&(pxQueueSetContainer->xTasksWaitingToReceive)) == pdFALSE) {
    42d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
    42d2:	2b00      	cmp	r3, #0
    42d4:	d0ed      	beq.n	42b2 <prvNotifyQueueSetContainer+0x3e>
				if (xTaskRemoveFromEventList(&(pxQueueSetContainer->xTasksWaitingToReceive)) != pdFALSE) {
    42d6:	f104 0024 	add.w	r0, r4, #36	; 0x24
    42da:	4b06      	ldr	r3, [pc, #24]	; (42f4 <prvNotifyQueueSetContainer+0x80>)
    42dc:	4798      	blx	r3
    42de:	2800      	cmp	r0, #0
					xReturn = pdTRUE;
    42e0:	bf18      	it	ne
    42e2:	2601      	movne	r6, #1
    42e4:	e7e5      	b.n	42b2 <prvNotifyQueueSetContainer+0x3e>
			pxQueueSetContainer->cTxLock = (int8_t)(cTxLock + 1);
    42e6:	1c6b      	adds	r3, r5, #1
    42e8:	b25b      	sxtb	r3, r3
    42ea:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
    42ee:	e7e0      	b.n	42b2 <prvNotifyQueueSetContainer+0x3e>
    42f0:	000041f5 	.word	0x000041f5
    42f4:	00005381 	.word	0x00005381

000042f8 <prvCopyDataFromQueue>:
	if (pxQueue->uxItemSize != (UBaseType_t)0) {
    42f8:	6c02      	ldr	r2, [r0, #64]	; 0x40
    42fa:	b172      	cbz	r2, 431a <prvCopyDataFromQueue+0x22>
{
    42fc:	b510      	push	{r4, lr}
    42fe:	4603      	mov	r3, r0
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
    4300:	68c4      	ldr	r4, [r0, #12]
    4302:	4414      	add	r4, r2
    4304:	60c4      	str	r4, [r0, #12]
		if (pxQueue->u.pcReadFrom >= pxQueue->pcTail) /*lint !e946 MISRA exception justified as use of the relational
    4306:	6840      	ldr	r0, [r0, #4]
    4308:	4284      	cmp	r4, r0
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
    430a:	bf24      	itt	cs
    430c:	6818      	ldrcs	r0, [r3, #0]
    430e:	60d8      	strcs	r0, [r3, #12]
    4310:	4608      	mov	r0, r1
		(void)memcpy((void *)pvBuffer,
    4312:	68d9      	ldr	r1, [r3, #12]
    4314:	4b01      	ldr	r3, [pc, #4]	; (431c <prvCopyDataFromQueue+0x24>)
    4316:	4798      	blx	r3
    4318:	bd10      	pop	{r4, pc}
    431a:	4770      	bx	lr
    431c:	00005cf3 	.word	0x00005cf3

00004320 <prvUnlockQueue>:
{
    4320:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4324:	4605      	mov	r5, r0
	taskENTER_CRITICAL();
    4326:	4b23      	ldr	r3, [pc, #140]	; (43b4 <prvUnlockQueue+0x94>)
    4328:	4798      	blx	r3
		int8_t cTxLock = pxQueue->cTxLock;
    432a:	f895 4045 	ldrb.w	r4, [r5, #69]	; 0x45
    432e:	b264      	sxtb	r4, r4
		while (cTxLock > queueLOCKED_UNMODIFIED) {
    4330:	2c00      	cmp	r4, #0
    4332:	dd19      	ble.n	4368 <prvUnlockQueue+0x48>
					if (prvNotifyQueueSetContainer(pxQueue, queueSEND_TO_BACK) != pdFALSE) {
    4334:	4e20      	ldr	r6, [pc, #128]	; (43b8 <prvUnlockQueue+0x98>)
						vTaskMissedYield();
    4336:	f8df 808c 	ldr.w	r8, [pc, #140]	; 43c4 <prvUnlockQueue+0xa4>
						if (xTaskRemoveFromEventList(&(pxQueue->xTasksWaitingToReceive)) != pdFALSE) {
    433a:	4f20      	ldr	r7, [pc, #128]	; (43bc <prvUnlockQueue+0x9c>)
    433c:	e008      	b.n	4350 <prvUnlockQueue+0x30>
					if (listLIST_IS_EMPTY(&(pxQueue->xTasksWaitingToReceive)) == pdFALSE) {
    433e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    4340:	b193      	cbz	r3, 4368 <prvUnlockQueue+0x48>
						if (xTaskRemoveFromEventList(&(pxQueue->xTasksWaitingToReceive)) != pdFALSE) {
    4342:	f105 0024 	add.w	r0, r5, #36	; 0x24
    4346:	47b8      	blx	r7
    4348:	b960      	cbnz	r0, 4364 <prvUnlockQueue+0x44>
    434a:	3c01      	subs	r4, #1
    434c:	b264      	sxtb	r4, r4
		while (cTxLock > queueLOCKED_UNMODIFIED) {
    434e:	b15c      	cbz	r4, 4368 <prvUnlockQueue+0x48>
				if (pxQueue->pxQueueSetContainer != NULL) {
    4350:	6cab      	ldr	r3, [r5, #72]	; 0x48
    4352:	2b00      	cmp	r3, #0
    4354:	d0f3      	beq.n	433e <prvUnlockQueue+0x1e>
					if (prvNotifyQueueSetContainer(pxQueue, queueSEND_TO_BACK) != pdFALSE) {
    4356:	2100      	movs	r1, #0
    4358:	4628      	mov	r0, r5
    435a:	47b0      	blx	r6
    435c:	2800      	cmp	r0, #0
    435e:	d0f4      	beq.n	434a <prvUnlockQueue+0x2a>
						vTaskMissedYield();
    4360:	47c0      	blx	r8
    4362:	e7f2      	b.n	434a <prvUnlockQueue+0x2a>
							vTaskMissedYield();
    4364:	47c0      	blx	r8
    4366:	e7f0      	b.n	434a <prvUnlockQueue+0x2a>
		pxQueue->cTxLock = queueUNLOCKED;
    4368:	23ff      	movs	r3, #255	; 0xff
    436a:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
	taskEXIT_CRITICAL();
    436e:	4b14      	ldr	r3, [pc, #80]	; (43c0 <prvUnlockQueue+0xa0>)
    4370:	4798      	blx	r3
	taskENTER_CRITICAL();
    4372:	4b10      	ldr	r3, [pc, #64]	; (43b4 <prvUnlockQueue+0x94>)
    4374:	4798      	blx	r3
		int8_t cRxLock = pxQueue->cRxLock;
    4376:	f895 4044 	ldrb.w	r4, [r5, #68]	; 0x44
    437a:	b264      	sxtb	r4, r4
		while (cRxLock > queueLOCKED_UNMODIFIED) {
    437c:	2c00      	cmp	r4, #0
    437e:	dd12      	ble.n	43a6 <prvUnlockQueue+0x86>
			if (listLIST_IS_EMPTY(&(pxQueue->xTasksWaitingToSend)) == pdFALSE) {
    4380:	692b      	ldr	r3, [r5, #16]
    4382:	b183      	cbz	r3, 43a6 <prvUnlockQueue+0x86>
				if (xTaskRemoveFromEventList(&(pxQueue->xTasksWaitingToSend)) != pdFALSE) {
    4384:	f105 0710 	add.w	r7, r5, #16
    4388:	4e0c      	ldr	r6, [pc, #48]	; (43bc <prvUnlockQueue+0x9c>)
					vTaskMissedYield();
    438a:	f8df 8038 	ldr.w	r8, [pc, #56]	; 43c4 <prvUnlockQueue+0xa4>
    438e:	e004      	b.n	439a <prvUnlockQueue+0x7a>
    4390:	3c01      	subs	r4, #1
    4392:	b264      	sxtb	r4, r4
		while (cRxLock > queueLOCKED_UNMODIFIED) {
    4394:	b13c      	cbz	r4, 43a6 <prvUnlockQueue+0x86>
			if (listLIST_IS_EMPTY(&(pxQueue->xTasksWaitingToSend)) == pdFALSE) {
    4396:	692b      	ldr	r3, [r5, #16]
    4398:	b12b      	cbz	r3, 43a6 <prvUnlockQueue+0x86>
				if (xTaskRemoveFromEventList(&(pxQueue->xTasksWaitingToSend)) != pdFALSE) {
    439a:	4638      	mov	r0, r7
    439c:	47b0      	blx	r6
    439e:	2800      	cmp	r0, #0
    43a0:	d0f6      	beq.n	4390 <prvUnlockQueue+0x70>
					vTaskMissedYield();
    43a2:	47c0      	blx	r8
    43a4:	e7f4      	b.n	4390 <prvUnlockQueue+0x70>
		pxQueue->cRxLock = queueUNLOCKED;
    43a6:	23ff      	movs	r3, #255	; 0xff
    43a8:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
	taskEXIT_CRITICAL();
    43ac:	4b04      	ldr	r3, [pc, #16]	; (43c0 <prvUnlockQueue+0xa0>)
    43ae:	4798      	blx	r3
    43b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    43b4:	00003e05 	.word	0x00003e05
    43b8:	00004275 	.word	0x00004275
    43bc:	00005381 	.word	0x00005381
    43c0:	00003e49 	.word	0x00003e49
    43c4:	000054b1 	.word	0x000054b1

000043c8 <xQueueGenericReset>:
{
    43c8:	b538      	push	{r3, r4, r5, lr}
	configASSERT(pxQueue);
    43ca:	b330      	cbz	r0, 441a <xQueueGenericReset+0x52>
    43cc:	4604      	mov	r4, r0
    43ce:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
    43d0:	4b1c      	ldr	r3, [pc, #112]	; (4444 <xQueueGenericReset+0x7c>)
    43d2:	4798      	blx	r3
		pxQueue->pcTail            = pxQueue->pcHead + (pxQueue->uxLength * pxQueue->uxItemSize);
    43d4:	6822      	ldr	r2, [r4, #0]
    43d6:	6c21      	ldr	r1, [r4, #64]	; 0x40
    43d8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    43da:	fb03 f301 	mul.w	r3, r3, r1
    43de:	18d0      	adds	r0, r2, r3
    43e0:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = (UBaseType_t)0U;
    43e2:	2000      	movs	r0, #0
    43e4:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo         = pxQueue->pcHead;
    43e6:	60a2      	str	r2, [r4, #8]
		pxQueue->u.pcReadFrom      = pxQueue->pcHead + ((pxQueue->uxLength - (UBaseType_t)1U) * pxQueue->uxItemSize);
    43e8:	1a5b      	subs	r3, r3, r1
    43ea:	4413      	add	r3, r2
    43ec:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock           = queueUNLOCKED;
    43ee:	23ff      	movs	r3, #255	; 0xff
    43f0:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock           = queueUNLOCKED;
    43f4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		if (xNewQueue == pdFALSE) {
    43f8:	b9c5      	cbnz	r5, 442c <xQueueGenericReset+0x64>
			if (listLIST_IS_EMPTY(&(pxQueue->xTasksWaitingToSend)) == pdFALSE) {
    43fa:	6923      	ldr	r3, [r4, #16]
    43fc:	b1eb      	cbz	r3, 443a <xQueueGenericReset+0x72>
				if (xTaskRemoveFromEventList(&(pxQueue->xTasksWaitingToSend)) != pdFALSE) {
    43fe:	f104 0010 	add.w	r0, r4, #16
    4402:	4b11      	ldr	r3, [pc, #68]	; (4448 <xQueueGenericReset+0x80>)
    4404:	4798      	blx	r3
    4406:	b1c0      	cbz	r0, 443a <xQueueGenericReset+0x72>
					queueYIELD_IF_USING_PREEMPTION();
    4408:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    440c:	4b0f      	ldr	r3, [pc, #60]	; (444c <xQueueGenericReset+0x84>)
    440e:	601a      	str	r2, [r3, #0]
    4410:	f3bf 8f4f 	dsb	sy
    4414:	f3bf 8f6f 	isb	sy
    4418:	e00f      	b.n	443a <xQueueGenericReset+0x72>
    441a:	f04f 0380 	mov.w	r3, #128	; 0x80
    441e:	f383 8811 	msr	BASEPRI, r3
    4422:	f3bf 8f6f 	isb	sy
    4426:	f3bf 8f4f 	dsb	sy
    442a:	e7fe      	b.n	442a <xQueueGenericReset+0x62>
			vListInitialise(&(pxQueue->xTasksWaitingToSend));
    442c:	f104 0010 	add.w	r0, r4, #16
    4430:	4d07      	ldr	r5, [pc, #28]	; (4450 <xQueueGenericReset+0x88>)
    4432:	47a8      	blx	r5
			vListInitialise(&(pxQueue->xTasksWaitingToReceive));
    4434:	f104 0024 	add.w	r0, r4, #36	; 0x24
    4438:	47a8      	blx	r5
	taskEXIT_CRITICAL();
    443a:	4b06      	ldr	r3, [pc, #24]	; (4454 <xQueueGenericReset+0x8c>)
    443c:	4798      	blx	r3
}
    443e:	2001      	movs	r0, #1
    4440:	bd38      	pop	{r3, r4, r5, pc}
    4442:	bf00      	nop
    4444:	00003e05 	.word	0x00003e05
    4448:	00005381 	.word	0x00005381
    444c:	e000ed04 	.word	0xe000ed04
    4450:	00003ca9 	.word	0x00003ca9
    4454:	00003e49 	.word	0x00003e49

00004458 <xQueueGenericCreate>:
{
    4458:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT(uxQueueLength > (UBaseType_t)0);
    445a:	b940      	cbnz	r0, 446e <xQueueGenericCreate+0x16>
    445c:	f04f 0380 	mov.w	r3, #128	; 0x80
    4460:	f383 8811 	msr	BASEPRI, r3
    4464:	f3bf 8f6f 	isb	sy
    4468:	f3bf 8f4f 	dsb	sy
    446c:	e7fe      	b.n	446c <xQueueGenericCreate+0x14>
    446e:	4606      	mov	r6, r0
    4470:	4617      	mov	r7, r2
    4472:	460d      	mov	r5, r1
		xQueueSizeInBytes = (size_t)(
    4474:	fb01 f000 	mul.w	r0, r1, r0
	pxNewQueue = (Queue_t *)pvPortMalloc(sizeof(Queue_t) + xQueueSizeInBytes);
    4478:	3054      	adds	r0, #84	; 0x54
    447a:	4b0b      	ldr	r3, [pc, #44]	; (44a8 <xQueueGenericCreate+0x50>)
    447c:	4798      	blx	r3
	if (pxNewQueue != NULL) {
    447e:	4604      	mov	r4, r0
    4480:	b178      	cbz	r0, 44a2 <xQueueGenericCreate+0x4a>
	if (uxItemSize == (UBaseType_t)0) {
    4482:	b11d      	cbz	r5, 448c <xQueueGenericCreate+0x34>
		pucQueueStorage = ((uint8_t *)pxNewQueue) + sizeof(Queue_t);
    4484:	f100 0354 	add.w	r3, r0, #84	; 0x54
		pxNewQueue->pcHead = (int8_t *)pucQueueStorage;
    4488:	6003      	str	r3, [r0, #0]
    448a:	e000      	b.n	448e <xQueueGenericCreate+0x36>
		pxNewQueue->pcHead = (int8_t *)pxNewQueue;
    448c:	6020      	str	r0, [r4, #0]
	pxNewQueue->uxLength   = uxQueueLength;
    448e:	63e6      	str	r6, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
    4490:	6425      	str	r5, [r4, #64]	; 0x40
	(void)xQueueGenericReset(pxNewQueue, pdTRUE);
    4492:	2101      	movs	r1, #1
    4494:	4620      	mov	r0, r4
    4496:	4b05      	ldr	r3, [pc, #20]	; (44ac <xQueueGenericCreate+0x54>)
    4498:	4798      	blx	r3
		pxNewQueue->ucQueueType = ucQueueType;
    449a:	f884 7050 	strb.w	r7, [r4, #80]	; 0x50
		pxNewQueue->pxQueueSetContainer = NULL;
    449e:	2300      	movs	r3, #0
    44a0:	64a3      	str	r3, [r4, #72]	; 0x48
}
    44a2:	4620      	mov	r0, r4
    44a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    44a6:	bf00      	nop
    44a8:	000040b5 	.word	0x000040b5
    44ac:	000043c9 	.word	0x000043c9

000044b0 <xQueueGenericSend>:
{
    44b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    44b4:	b085      	sub	sp, #20
    44b6:	9201      	str	r2, [sp, #4]
	configASSERT(pxQueue);
    44b8:	b198      	cbz	r0, 44e2 <xQueueGenericSend+0x32>
    44ba:	4604      	mov	r4, r0
	configASSERT(!((pvItemToQueue == NULL) && (pxQueue->uxItemSize != (UBaseType_t)0U)));
    44bc:	b1d1      	cbz	r1, 44f4 <xQueueGenericSend+0x44>
	configASSERT(!((xCopyPosition == queueOVERWRITE) && (pxQueue->uxLength != 1)));
    44be:	2b02      	cmp	r3, #2
    44c0:	d024      	beq.n	450c <xQueueGenericSend+0x5c>
    44c2:	461e      	mov	r6, r3
    44c4:	460f      	mov	r7, r1
		configASSERT(!((xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED) && (xTicksToWait != 0)));
    44c6:	4b64      	ldr	r3, [pc, #400]	; (4658 <xQueueGenericSend+0x1a8>)
    44c8:	4798      	blx	r3
    44ca:	bb58      	cbnz	r0, 4524 <xQueueGenericSend+0x74>
    44cc:	9b01      	ldr	r3, [sp, #4]
    44ce:	b38b      	cbz	r3, 4534 <xQueueGenericSend+0x84>
    44d0:	f04f 0380 	mov.w	r3, #128	; 0x80
    44d4:	f383 8811 	msr	BASEPRI, r3
    44d8:	f3bf 8f6f 	isb	sy
    44dc:	f3bf 8f4f 	dsb	sy
    44e0:	e7fe      	b.n	44e0 <xQueueGenericSend+0x30>
    44e2:	f04f 0380 	mov.w	r3, #128	; 0x80
    44e6:	f383 8811 	msr	BASEPRI, r3
    44ea:	f3bf 8f6f 	isb	sy
    44ee:	f3bf 8f4f 	dsb	sy
    44f2:	e7fe      	b.n	44f2 <xQueueGenericSend+0x42>
	configASSERT(!((pvItemToQueue == NULL) && (pxQueue->uxItemSize != (UBaseType_t)0U)));
    44f4:	6c02      	ldr	r2, [r0, #64]	; 0x40
    44f6:	2a00      	cmp	r2, #0
    44f8:	d0e1      	beq.n	44be <xQueueGenericSend+0xe>
    44fa:	f04f 0380 	mov.w	r3, #128	; 0x80
    44fe:	f383 8811 	msr	BASEPRI, r3
    4502:	f3bf 8f6f 	isb	sy
    4506:	f3bf 8f4f 	dsb	sy
    450a:	e7fe      	b.n	450a <xQueueGenericSend+0x5a>
	configASSERT(!((xCopyPosition == queueOVERWRITE) && (pxQueue->uxLength != 1)));
    450c:	6be2      	ldr	r2, [r4, #60]	; 0x3c
    450e:	2a01      	cmp	r2, #1
    4510:	d0d7      	beq.n	44c2 <xQueueGenericSend+0x12>
    4512:	f04f 0380 	mov.w	r3, #128	; 0x80
    4516:	f383 8811 	msr	BASEPRI, r3
    451a:	f3bf 8f6f 	isb	sy
    451e:	f3bf 8f4f 	dsb	sy
    4522:	e7fe      	b.n	4522 <xQueueGenericSend+0x72>
    4524:	2500      	movs	r5, #0
		taskENTER_CRITICAL();
    4526:	f8df 815c 	ldr.w	r8, [pc, #348]	; 4684 <xQueueGenericSend+0x1d4>
					vTaskInternalSetTimeOutState(&xTimeOut);
    452a:	f8df a15c 	ldr.w	sl, [pc, #348]	; 4688 <xQueueGenericSend+0x1d8>
					portYIELD_WITHIN_API();
    452e:	f8df 9134 	ldr.w	r9, [pc, #308]	; 4664 <xQueueGenericSend+0x1b4>
    4532:	e041      	b.n	45b8 <xQueueGenericSend+0x108>
    4534:	2500      	movs	r5, #0
    4536:	e7f6      	b.n	4526 <xQueueGenericSend+0x76>
				xYieldRequired = prvCopyDataToQueue(pxQueue, pvItemToQueue, xCopyPosition);
    4538:	4632      	mov	r2, r6
    453a:	4639      	mov	r1, r7
    453c:	4620      	mov	r0, r4
    453e:	4b47      	ldr	r3, [pc, #284]	; (465c <xQueueGenericSend+0x1ac>)
    4540:	4798      	blx	r3
					if (pxQueue->pxQueueSetContainer != NULL) {
    4542:	6ca3      	ldr	r3, [r4, #72]	; 0x48
    4544:	b193      	cbz	r3, 456c <xQueueGenericSend+0xbc>
						if (prvNotifyQueueSetContainer(pxQueue, xCopyPosition) != pdFALSE) {
    4546:	4631      	mov	r1, r6
    4548:	4620      	mov	r0, r4
    454a:	4b45      	ldr	r3, [pc, #276]	; (4660 <xQueueGenericSend+0x1b0>)
    454c:	4798      	blx	r3
    454e:	b138      	cbz	r0, 4560 <xQueueGenericSend+0xb0>
							queueYIELD_IF_USING_PREEMPTION();
    4550:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    4554:	4b43      	ldr	r3, [pc, #268]	; (4664 <xQueueGenericSend+0x1b4>)
    4556:	601a      	str	r2, [r3, #0]
    4558:	f3bf 8f4f 	dsb	sy
    455c:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
    4560:	4b41      	ldr	r3, [pc, #260]	; (4668 <xQueueGenericSend+0x1b8>)
    4562:	4798      	blx	r3
				return pdPASS;
    4564:	2001      	movs	r0, #1
}
    4566:	b005      	add	sp, #20
    4568:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
						if (listLIST_IS_EMPTY(&(pxQueue->xTasksWaitingToReceive)) == pdFALSE) {
    456c:	6a63      	ldr	r3, [r4, #36]	; 0x24
    456e:	b173      	cbz	r3, 458e <xQueueGenericSend+0xde>
							if (xTaskRemoveFromEventList(&(pxQueue->xTasksWaitingToReceive)) != pdFALSE) {
    4570:	f104 0024 	add.w	r0, r4, #36	; 0x24
    4574:	4b3d      	ldr	r3, [pc, #244]	; (466c <xQueueGenericSend+0x1bc>)
    4576:	4798      	blx	r3
    4578:	2800      	cmp	r0, #0
    457a:	d0f1      	beq.n	4560 <xQueueGenericSend+0xb0>
								queueYIELD_IF_USING_PREEMPTION();
    457c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    4580:	4b38      	ldr	r3, [pc, #224]	; (4664 <xQueueGenericSend+0x1b4>)
    4582:	601a      	str	r2, [r3, #0]
    4584:	f3bf 8f4f 	dsb	sy
    4588:	f3bf 8f6f 	isb	sy
    458c:	e7e8      	b.n	4560 <xQueueGenericSend+0xb0>
						} else if (xYieldRequired != pdFALSE) {
    458e:	2800      	cmp	r0, #0
    4590:	d0e6      	beq.n	4560 <xQueueGenericSend+0xb0>
							queueYIELD_IF_USING_PREEMPTION();
    4592:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    4596:	4b33      	ldr	r3, [pc, #204]	; (4664 <xQueueGenericSend+0x1b4>)
    4598:	601a      	str	r2, [r3, #0]
    459a:	f3bf 8f4f 	dsb	sy
    459e:	f3bf 8f6f 	isb	sy
    45a2:	e7dd      	b.n	4560 <xQueueGenericSend+0xb0>
					taskEXIT_CRITICAL();
    45a4:	4b30      	ldr	r3, [pc, #192]	; (4668 <xQueueGenericSend+0x1b8>)
    45a6:	4798      	blx	r3
					return errQUEUE_FULL;
    45a8:	2000      	movs	r0, #0
    45aa:	e7dc      	b.n	4566 <xQueueGenericSend+0xb6>
				prvUnlockQueue(pxQueue);
    45ac:	4620      	mov	r0, r4
    45ae:	4b30      	ldr	r3, [pc, #192]	; (4670 <xQueueGenericSend+0x1c0>)
    45b0:	4798      	blx	r3
				(void)xTaskResumeAll();
    45b2:	4b30      	ldr	r3, [pc, #192]	; (4674 <xQueueGenericSend+0x1c4>)
    45b4:	4798      	blx	r3
    45b6:	2501      	movs	r5, #1
		taskENTER_CRITICAL();
    45b8:	47c0      	blx	r8
			if ((pxQueue->uxMessagesWaiting < pxQueue->uxLength) || (xCopyPosition == queueOVERWRITE)) {
    45ba:	6ba2      	ldr	r2, [r4, #56]	; 0x38
    45bc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    45be:	429a      	cmp	r2, r3
    45c0:	d3ba      	bcc.n	4538 <xQueueGenericSend+0x88>
    45c2:	2e02      	cmp	r6, #2
    45c4:	d0b8      	beq.n	4538 <xQueueGenericSend+0x88>
				if (xTicksToWait == (TickType_t)0) {
    45c6:	9b01      	ldr	r3, [sp, #4]
    45c8:	2b00      	cmp	r3, #0
    45ca:	d0eb      	beq.n	45a4 <xQueueGenericSend+0xf4>
				} else if (xEntryTimeSet == pdFALSE) {
    45cc:	b90d      	cbnz	r5, 45d2 <xQueueGenericSend+0x122>
					vTaskInternalSetTimeOutState(&xTimeOut);
    45ce:	a802      	add	r0, sp, #8
    45d0:	47d0      	blx	sl
		taskEXIT_CRITICAL();
    45d2:	4b25      	ldr	r3, [pc, #148]	; (4668 <xQueueGenericSend+0x1b8>)
    45d4:	4798      	blx	r3
		vTaskSuspendAll();
    45d6:	4b28      	ldr	r3, [pc, #160]	; (4678 <xQueueGenericSend+0x1c8>)
    45d8:	4798      	blx	r3
		prvLockQueue(pxQueue);
    45da:	47c0      	blx	r8
    45dc:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
    45e0:	b25b      	sxtb	r3, r3
    45e2:	f1b3 3fff 	cmp.w	r3, #4294967295
    45e6:	bf04      	itt	eq
    45e8:	2300      	moveq	r3, #0
    45ea:	f884 3044 	strbeq.w	r3, [r4, #68]	; 0x44
    45ee:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
    45f2:	b25b      	sxtb	r3, r3
    45f4:	f1b3 3fff 	cmp.w	r3, #4294967295
    45f8:	bf04      	itt	eq
    45fa:	2300      	moveq	r3, #0
    45fc:	f884 3045 	strbeq.w	r3, [r4, #69]	; 0x45
    4600:	4b19      	ldr	r3, [pc, #100]	; (4668 <xQueueGenericSend+0x1b8>)
    4602:	4798      	blx	r3
		if (xTaskCheckForTimeOut(&xTimeOut, &xTicksToWait) == pdFALSE) {
    4604:	a901      	add	r1, sp, #4
    4606:	a802      	add	r0, sp, #8
    4608:	4b1c      	ldr	r3, [pc, #112]	; (467c <xQueueGenericSend+0x1cc>)
    460a:	4798      	blx	r3
    460c:	b9e0      	cbnz	r0, 4648 <xQueueGenericSend+0x198>
	taskENTER_CRITICAL();
    460e:	47c0      	blx	r8
		if (pxQueue->uxMessagesWaiting == pxQueue->uxLength) {
    4610:	f8d4 b038 	ldr.w	fp, [r4, #56]	; 0x38
    4614:	6be5      	ldr	r5, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
    4616:	4b14      	ldr	r3, [pc, #80]	; (4668 <xQueueGenericSend+0x1b8>)
    4618:	4798      	blx	r3
			if (prvIsQueueFull(pxQueue) != pdFALSE) {
    461a:	45ab      	cmp	fp, r5
    461c:	d1c6      	bne.n	45ac <xQueueGenericSend+0xfc>
				vTaskPlaceOnEventList(&(pxQueue->xTasksWaitingToSend), xTicksToWait);
    461e:	9901      	ldr	r1, [sp, #4]
    4620:	f104 0010 	add.w	r0, r4, #16
    4624:	4b16      	ldr	r3, [pc, #88]	; (4680 <xQueueGenericSend+0x1d0>)
    4626:	4798      	blx	r3
				prvUnlockQueue(pxQueue);
    4628:	4620      	mov	r0, r4
    462a:	4b11      	ldr	r3, [pc, #68]	; (4670 <xQueueGenericSend+0x1c0>)
    462c:	4798      	blx	r3
				if (xTaskResumeAll() == pdFALSE) {
    462e:	4b11      	ldr	r3, [pc, #68]	; (4674 <xQueueGenericSend+0x1c4>)
    4630:	4798      	blx	r3
    4632:	2800      	cmp	r0, #0
    4634:	d1bf      	bne.n	45b6 <xQueueGenericSend+0x106>
					portYIELD_WITHIN_API();
    4636:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    463a:	f8c9 3000 	str.w	r3, [r9]
    463e:	f3bf 8f4f 	dsb	sy
    4642:	f3bf 8f6f 	isb	sy
    4646:	e7b6      	b.n	45b6 <xQueueGenericSend+0x106>
			prvUnlockQueue(pxQueue);
    4648:	4620      	mov	r0, r4
    464a:	4b09      	ldr	r3, [pc, #36]	; (4670 <xQueueGenericSend+0x1c0>)
    464c:	4798      	blx	r3
			(void)xTaskResumeAll();
    464e:	4b09      	ldr	r3, [pc, #36]	; (4674 <xQueueGenericSend+0x1c4>)
    4650:	4798      	blx	r3
			return errQUEUE_FULL;
    4652:	2000      	movs	r0, #0
    4654:	e787      	b.n	4566 <xQueueGenericSend+0xb6>
    4656:	bf00      	nop
    4658:	000054c1 	.word	0x000054c1
    465c:	000041f5 	.word	0x000041f5
    4660:	00004275 	.word	0x00004275
    4664:	e000ed04 	.word	0xe000ed04
    4668:	00003e49 	.word	0x00003e49
    466c:	00005381 	.word	0x00005381
    4670:	00004321 	.word	0x00004321
    4674:	00005035 	.word	0x00005035
    4678:	00004eed 	.word	0x00004eed
    467c:	00005425 	.word	0x00005425
    4680:	00005301 	.word	0x00005301
    4684:	00003e05 	.word	0x00003e05
    4688:	00005411 	.word	0x00005411

0000468c <xQueueCreateMutex>:
{
    468c:	b538      	push	{r3, r4, r5, lr}
	pxNewQueue = (Queue_t *)xQueueGenericCreate(uxMutexLength, uxMutexSize, ucQueueType);
    468e:	4602      	mov	r2, r0
    4690:	2100      	movs	r1, #0
    4692:	2001      	movs	r0, #1
    4694:	4b06      	ldr	r3, [pc, #24]	; (46b0 <xQueueCreateMutex+0x24>)
    4696:	4798      	blx	r3
	if (pxNewQueue != NULL) {
    4698:	4604      	mov	r4, r0
    469a:	b138      	cbz	r0, 46ac <xQueueCreateMutex+0x20>
		pxNewQueue->pxMutexHolder = NULL;
    469c:	2100      	movs	r1, #0
    469e:	6041      	str	r1, [r0, #4]
		pxNewQueue->uxQueueType   = queueQUEUE_IS_MUTEX;
    46a0:	6001      	str	r1, [r0, #0]
		pxNewQueue->u.uxRecursiveCallCount = 0;
    46a2:	60c1      	str	r1, [r0, #12]
		(void)xQueueGenericSend(pxNewQueue, NULL, (TickType_t)0U, queueSEND_TO_BACK);
    46a4:	460b      	mov	r3, r1
    46a6:	460a      	mov	r2, r1
    46a8:	4d02      	ldr	r5, [pc, #8]	; (46b4 <xQueueCreateMutex+0x28>)
    46aa:	47a8      	blx	r5
}
    46ac:	4620      	mov	r0, r4
    46ae:	bd38      	pop	{r3, r4, r5, pc}
    46b0:	00004459 	.word	0x00004459
    46b4:	000044b1 	.word	0x000044b1

000046b8 <xQueueGenericSendFromISR>:
{
    46b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT(pxQueue);
    46bc:	2800      	cmp	r0, #0
    46be:	d036      	beq.n	472e <xQueueGenericSendFromISR+0x76>
    46c0:	4604      	mov	r4, r0
	configASSERT(!((pvItemToQueue == NULL) && (pxQueue->uxItemSize != (UBaseType_t)0U)));
    46c2:	2900      	cmp	r1, #0
    46c4:	d03c      	beq.n	4740 <xQueueGenericSendFromISR+0x88>
	configASSERT(!((xCopyPosition == queueOVERWRITE) && (pxQueue->uxLength != 1)));
    46c6:	2b02      	cmp	r3, #2
    46c8:	d046      	beq.n	4758 <xQueueGenericSendFromISR+0xa0>
    46ca:	461f      	mov	r7, r3
    46cc:	4690      	mov	r8, r2
    46ce:	4689      	mov	r9, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
    46d0:	4b37      	ldr	r3, [pc, #220]	; (47b0 <xQueueGenericSendFromISR+0xf8>)
    46d2:	4798      	blx	r3
	__asm volatile("	mrs %0, basepri											\n"
    46d4:	f3ef 8611 	mrs	r6, BASEPRI
    46d8:	f04f 0380 	mov.w	r3, #128	; 0x80
    46dc:	f383 8811 	msr	BASEPRI, r3
    46e0:	f3bf 8f6f 	isb	sy
    46e4:	f3bf 8f4f 	dsb	sy
		if ((pxQueue->uxMessagesWaiting < pxQueue->uxLength) || (xCopyPosition == queueOVERWRITE)) {
    46e8:	6ba2      	ldr	r2, [r4, #56]	; 0x38
    46ea:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    46ec:	429a      	cmp	r2, r3
    46ee:	d301      	bcc.n	46f4 <xQueueGenericSendFromISR+0x3c>
    46f0:	2f02      	cmp	r7, #2
    46f2:	d151      	bne.n	4798 <xQueueGenericSendFromISR+0xe0>
			const int8_t cTxLock = pxQueue->cTxLock;
    46f4:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
    46f8:	b26d      	sxtb	r5, r5
			(void)prvCopyDataToQueue(pxQueue, pvItemToQueue, xCopyPosition);
    46fa:	463a      	mov	r2, r7
    46fc:	4649      	mov	r1, r9
    46fe:	4620      	mov	r0, r4
    4700:	4b2c      	ldr	r3, [pc, #176]	; (47b4 <xQueueGenericSendFromISR+0xfc>)
    4702:	4798      	blx	r3
			if (cTxLock == queueUNLOCKED) {
    4704:	f1b5 3fff 	cmp.w	r5, #4294967295
    4708:	d140      	bne.n	478c <xQueueGenericSendFromISR+0xd4>
					if (pxQueue->pxQueueSetContainer != NULL) {
    470a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
    470c:	b383      	cbz	r3, 4770 <xQueueGenericSendFromISR+0xb8>
						if (prvNotifyQueueSetContainer(pxQueue, xCopyPosition) != pdFALSE) {
    470e:	4639      	mov	r1, r7
    4710:	4620      	mov	r0, r4
    4712:	4b29      	ldr	r3, [pc, #164]	; (47b8 <xQueueGenericSendFromISR+0x100>)
    4714:	4798      	blx	r3
    4716:	2800      	cmp	r0, #0
    4718:	d040      	beq.n	479c <xQueueGenericSendFromISR+0xe4>
							if (pxHigherPriorityTaskWoken != NULL) {
    471a:	f1b8 0f00 	cmp.w	r8, #0
    471e:	d03f      	beq.n	47a0 <xQueueGenericSendFromISR+0xe8>
								*pxHigherPriorityTaskWoken = pdTRUE;
    4720:	2001      	movs	r0, #1
    4722:	f8c8 0000 	str.w	r0, [r8]
	__asm volatile("	msr basepri, %0	" ::"r"(ulNewMaskValue) : "memory");
    4726:	f386 8811 	msr	BASEPRI, r6
}
    472a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	__asm volatile("	mov %0, %1												\n"
    472e:	f04f 0380 	mov.w	r3, #128	; 0x80
    4732:	f383 8811 	msr	BASEPRI, r3
    4736:	f3bf 8f6f 	isb	sy
    473a:	f3bf 8f4f 	dsb	sy
    473e:	e7fe      	b.n	473e <xQueueGenericSendFromISR+0x86>
	configASSERT(!((pvItemToQueue == NULL) && (pxQueue->uxItemSize != (UBaseType_t)0U)));
    4740:	6c00      	ldr	r0, [r0, #64]	; 0x40
    4742:	2800      	cmp	r0, #0
    4744:	d0bf      	beq.n	46c6 <xQueueGenericSendFromISR+0xe>
    4746:	f04f 0380 	mov.w	r3, #128	; 0x80
    474a:	f383 8811 	msr	BASEPRI, r3
    474e:	f3bf 8f6f 	isb	sy
    4752:	f3bf 8f4f 	dsb	sy
    4756:	e7fe      	b.n	4756 <xQueueGenericSendFromISR+0x9e>
	configASSERT(!((xCopyPosition == queueOVERWRITE) && (pxQueue->uxLength != 1)));
    4758:	6be0      	ldr	r0, [r4, #60]	; 0x3c
    475a:	2801      	cmp	r0, #1
    475c:	d0b5      	beq.n	46ca <xQueueGenericSendFromISR+0x12>
    475e:	f04f 0380 	mov.w	r3, #128	; 0x80
    4762:	f383 8811 	msr	BASEPRI, r3
    4766:	f3bf 8f6f 	isb	sy
    476a:	f3bf 8f4f 	dsb	sy
    476e:	e7fe      	b.n	476e <xQueueGenericSendFromISR+0xb6>
						if (listLIST_IS_EMPTY(&(pxQueue->xTasksWaitingToReceive)) == pdFALSE) {
    4770:	6a63      	ldr	r3, [r4, #36]	; 0x24
    4772:	b1bb      	cbz	r3, 47a4 <xQueueGenericSendFromISR+0xec>
							if (xTaskRemoveFromEventList(&(pxQueue->xTasksWaitingToReceive)) != pdFALSE) {
    4774:	f104 0024 	add.w	r0, r4, #36	; 0x24
    4778:	4b10      	ldr	r3, [pc, #64]	; (47bc <xQueueGenericSendFromISR+0x104>)
    477a:	4798      	blx	r3
    477c:	b1a0      	cbz	r0, 47a8 <xQueueGenericSendFromISR+0xf0>
								if (pxHigherPriorityTaskWoken != NULL) {
    477e:	f1b8 0f00 	cmp.w	r8, #0
    4782:	d013      	beq.n	47ac <xQueueGenericSendFromISR+0xf4>
									*pxHigherPriorityTaskWoken = pdTRUE;
    4784:	2001      	movs	r0, #1
    4786:	f8c8 0000 	str.w	r0, [r8]
    478a:	e7cc      	b.n	4726 <xQueueGenericSendFromISR+0x6e>
				pxQueue->cTxLock = (int8_t)(cTxLock + 1);
    478c:	1c6b      	adds	r3, r5, #1
    478e:	b25b      	sxtb	r3, r3
    4790:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
			xReturn = pdPASS;
    4794:	2001      	movs	r0, #1
    4796:	e7c6      	b.n	4726 <xQueueGenericSendFromISR+0x6e>
			xReturn = errQUEUE_FULL;
    4798:	2000      	movs	r0, #0
    479a:	e7c4      	b.n	4726 <xQueueGenericSendFromISR+0x6e>
			xReturn = pdPASS;
    479c:	2001      	movs	r0, #1
    479e:	e7c2      	b.n	4726 <xQueueGenericSendFromISR+0x6e>
    47a0:	2001      	movs	r0, #1
    47a2:	e7c0      	b.n	4726 <xQueueGenericSendFromISR+0x6e>
    47a4:	2001      	movs	r0, #1
    47a6:	e7be      	b.n	4726 <xQueueGenericSendFromISR+0x6e>
    47a8:	2001      	movs	r0, #1
    47aa:	e7bc      	b.n	4726 <xQueueGenericSendFromISR+0x6e>
    47ac:	2001      	movs	r0, #1
    47ae:	e7ba      	b.n	4726 <xQueueGenericSendFromISR+0x6e>
    47b0:	0000405d 	.word	0x0000405d
    47b4:	000041f5 	.word	0x000041f5
    47b8:	00004275 	.word	0x00004275
    47bc:	00005381 	.word	0x00005381

000047c0 <xQueueReceive>:
{
    47c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    47c4:	b084      	sub	sp, #16
    47c6:	9201      	str	r2, [sp, #4]
	configASSERT((pxQueue));
    47c8:	b180      	cbz	r0, 47ec <xQueueReceive+0x2c>
    47ca:	4604      	mov	r4, r0
	configASSERT(!(((pvBuffer) == NULL) && ((pxQueue)->uxItemSize != (UBaseType_t)0U)));
    47cc:	b1b9      	cbz	r1, 47fe <xQueueReceive+0x3e>
    47ce:	460e      	mov	r6, r1
		configASSERT(!((xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED) && (xTicksToWait != 0)));
    47d0:	4b50      	ldr	r3, [pc, #320]	; (4914 <xQueueReceive+0x154>)
    47d2:	4798      	blx	r3
    47d4:	b9f8      	cbnz	r0, 4816 <xQueueReceive+0x56>
    47d6:	9b01      	ldr	r3, [sp, #4]
    47d8:	b32b      	cbz	r3, 4826 <xQueueReceive+0x66>
    47da:	f04f 0380 	mov.w	r3, #128	; 0x80
    47de:	f383 8811 	msr	BASEPRI, r3
    47e2:	f3bf 8f6f 	isb	sy
    47e6:	f3bf 8f4f 	dsb	sy
    47ea:	e7fe      	b.n	47ea <xQueueReceive+0x2a>
    47ec:	f04f 0380 	mov.w	r3, #128	; 0x80
    47f0:	f383 8811 	msr	BASEPRI, r3
    47f4:	f3bf 8f6f 	isb	sy
    47f8:	f3bf 8f4f 	dsb	sy
    47fc:	e7fe      	b.n	47fc <xQueueReceive+0x3c>
	configASSERT(!(((pvBuffer) == NULL) && ((pxQueue)->uxItemSize != (UBaseType_t)0U)));
    47fe:	6c03      	ldr	r3, [r0, #64]	; 0x40
    4800:	2b00      	cmp	r3, #0
    4802:	d0e4      	beq.n	47ce <xQueueReceive+0xe>
    4804:	f04f 0380 	mov.w	r3, #128	; 0x80
    4808:	f383 8811 	msr	BASEPRI, r3
    480c:	f3bf 8f6f 	isb	sy
    4810:	f3bf 8f4f 	dsb	sy
    4814:	e7fe      	b.n	4814 <xQueueReceive+0x54>
    4816:	2700      	movs	r7, #0
		taskENTER_CRITICAL();
    4818:	f8df 8124 	ldr.w	r8, [pc, #292]	; 4940 <xQueueReceive+0x180>
					vTaskInternalSetTimeOutState(&xTimeOut);
    481c:	f8df a124 	ldr.w	sl, [pc, #292]	; 4944 <xQueueReceive+0x184>
					portYIELD_WITHIN_API();
    4820:	f8df 90fc 	ldr.w	r9, [pc, #252]	; 4920 <xQueueReceive+0x160>
    4824:	e029      	b.n	487a <xQueueReceive+0xba>
    4826:	2700      	movs	r7, #0
    4828:	e7f6      	b.n	4818 <xQueueReceive+0x58>
				prvCopyDataFromQueue(pxQueue, pvBuffer);
    482a:	4631      	mov	r1, r6
    482c:	4620      	mov	r0, r4
    482e:	4b3a      	ldr	r3, [pc, #232]	; (4918 <xQueueReceive+0x158>)
    4830:	4798      	blx	r3
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - (UBaseType_t)1;
    4832:	3d01      	subs	r5, #1
    4834:	63a5      	str	r5, [r4, #56]	; 0x38
				if (listLIST_IS_EMPTY(&(pxQueue->xTasksWaitingToSend)) == pdFALSE) {
    4836:	6923      	ldr	r3, [r4, #16]
    4838:	b163      	cbz	r3, 4854 <xQueueReceive+0x94>
					if (xTaskRemoveFromEventList(&(pxQueue->xTasksWaitingToSend)) != pdFALSE) {
    483a:	f104 0010 	add.w	r0, r4, #16
    483e:	4b37      	ldr	r3, [pc, #220]	; (491c <xQueueReceive+0x15c>)
    4840:	4798      	blx	r3
    4842:	b138      	cbz	r0, 4854 <xQueueReceive+0x94>
						queueYIELD_IF_USING_PREEMPTION();
    4844:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    4848:	4b35      	ldr	r3, [pc, #212]	; (4920 <xQueueReceive+0x160>)
    484a:	601a      	str	r2, [r3, #0]
    484c:	f3bf 8f4f 	dsb	sy
    4850:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
    4854:	4b33      	ldr	r3, [pc, #204]	; (4924 <xQueueReceive+0x164>)
    4856:	4798      	blx	r3
				return pdPASS;
    4858:	2001      	movs	r0, #1
}
    485a:	b004      	add	sp, #16
    485c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
					taskEXIT_CRITICAL();
    4860:	4b30      	ldr	r3, [pc, #192]	; (4924 <xQueueReceive+0x164>)
    4862:	4798      	blx	r3
					return errQUEUE_EMPTY;
    4864:	2000      	movs	r0, #0
    4866:	e7f8      	b.n	485a <xQueueReceive+0x9a>
					vTaskInternalSetTimeOutState(&xTimeOut);
    4868:	a802      	add	r0, sp, #8
    486a:	47d0      	blx	sl
    486c:	e00e      	b.n	488c <xQueueReceive+0xcc>
				prvUnlockQueue(pxQueue);
    486e:	4620      	mov	r0, r4
    4870:	4b2d      	ldr	r3, [pc, #180]	; (4928 <xQueueReceive+0x168>)
    4872:	4798      	blx	r3
				(void)xTaskResumeAll();
    4874:	4b2d      	ldr	r3, [pc, #180]	; (492c <xQueueReceive+0x16c>)
    4876:	4798      	blx	r3
    4878:	2701      	movs	r7, #1
		taskENTER_CRITICAL();
    487a:	47c0      	blx	r8
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
    487c:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if (uxMessagesWaiting > (UBaseType_t)0) {
    487e:	2d00      	cmp	r5, #0
    4880:	d1d3      	bne.n	482a <xQueueReceive+0x6a>
				if (xTicksToWait == (TickType_t)0) {
    4882:	9b01      	ldr	r3, [sp, #4]
    4884:	2b00      	cmp	r3, #0
    4886:	d0eb      	beq.n	4860 <xQueueReceive+0xa0>
				} else if (xEntryTimeSet == pdFALSE) {
    4888:	2f00      	cmp	r7, #0
    488a:	d0ed      	beq.n	4868 <xQueueReceive+0xa8>
		taskEXIT_CRITICAL();
    488c:	4b25      	ldr	r3, [pc, #148]	; (4924 <xQueueReceive+0x164>)
    488e:	4798      	blx	r3
		vTaskSuspendAll();
    4890:	4b27      	ldr	r3, [pc, #156]	; (4930 <xQueueReceive+0x170>)
    4892:	4798      	blx	r3
		prvLockQueue(pxQueue);
    4894:	47c0      	blx	r8
    4896:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
    489a:	b25b      	sxtb	r3, r3
    489c:	f1b3 3fff 	cmp.w	r3, #4294967295
    48a0:	bf04      	itt	eq
    48a2:	2300      	moveq	r3, #0
    48a4:	f884 3044 	strbeq.w	r3, [r4, #68]	; 0x44
    48a8:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
    48ac:	b25b      	sxtb	r3, r3
    48ae:	f1b3 3fff 	cmp.w	r3, #4294967295
    48b2:	bf04      	itt	eq
    48b4:	2300      	moveq	r3, #0
    48b6:	f884 3045 	strbeq.w	r3, [r4, #69]	; 0x45
    48ba:	4b1a      	ldr	r3, [pc, #104]	; (4924 <xQueueReceive+0x164>)
    48bc:	4798      	blx	r3
		if (xTaskCheckForTimeOut(&xTimeOut, &xTicksToWait) == pdFALSE) {
    48be:	a901      	add	r1, sp, #4
    48c0:	a802      	add	r0, sp, #8
    48c2:	4b1c      	ldr	r3, [pc, #112]	; (4934 <xQueueReceive+0x174>)
    48c4:	4798      	blx	r3
    48c6:	b9c8      	cbnz	r0, 48fc <xQueueReceive+0x13c>
			if (prvIsQueueEmpty(pxQueue) != pdFALSE) {
    48c8:	4620      	mov	r0, r4
    48ca:	4b1b      	ldr	r3, [pc, #108]	; (4938 <xQueueReceive+0x178>)
    48cc:	4798      	blx	r3
    48ce:	2800      	cmp	r0, #0
    48d0:	d0cd      	beq.n	486e <xQueueReceive+0xae>
				vTaskPlaceOnEventList(&(pxQueue->xTasksWaitingToReceive), xTicksToWait);
    48d2:	9901      	ldr	r1, [sp, #4]
    48d4:	f104 0024 	add.w	r0, r4, #36	; 0x24
    48d8:	4b18      	ldr	r3, [pc, #96]	; (493c <xQueueReceive+0x17c>)
    48da:	4798      	blx	r3
				prvUnlockQueue(pxQueue);
    48dc:	4620      	mov	r0, r4
    48de:	4b12      	ldr	r3, [pc, #72]	; (4928 <xQueueReceive+0x168>)
    48e0:	4798      	blx	r3
				if (xTaskResumeAll() == pdFALSE) {
    48e2:	4b12      	ldr	r3, [pc, #72]	; (492c <xQueueReceive+0x16c>)
    48e4:	4798      	blx	r3
    48e6:	2800      	cmp	r0, #0
    48e8:	d1c6      	bne.n	4878 <xQueueReceive+0xb8>
					portYIELD_WITHIN_API();
    48ea:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    48ee:	f8c9 3000 	str.w	r3, [r9]
    48f2:	f3bf 8f4f 	dsb	sy
    48f6:	f3bf 8f6f 	isb	sy
    48fa:	e7bd      	b.n	4878 <xQueueReceive+0xb8>
			prvUnlockQueue(pxQueue);
    48fc:	4620      	mov	r0, r4
    48fe:	4b0a      	ldr	r3, [pc, #40]	; (4928 <xQueueReceive+0x168>)
    4900:	4798      	blx	r3
			(void)xTaskResumeAll();
    4902:	4b0a      	ldr	r3, [pc, #40]	; (492c <xQueueReceive+0x16c>)
    4904:	4798      	blx	r3
			if (prvIsQueueEmpty(pxQueue) != pdFALSE) {
    4906:	4620      	mov	r0, r4
    4908:	4b0b      	ldr	r3, [pc, #44]	; (4938 <xQueueReceive+0x178>)
    490a:	4798      	blx	r3
    490c:	2800      	cmp	r0, #0
    490e:	d0b3      	beq.n	4878 <xQueueReceive+0xb8>
				return errQUEUE_EMPTY;
    4910:	2000      	movs	r0, #0
    4912:	e7a2      	b.n	485a <xQueueReceive+0x9a>
    4914:	000054c1 	.word	0x000054c1
    4918:	000042f9 	.word	0x000042f9
    491c:	00005381 	.word	0x00005381
    4920:	e000ed04 	.word	0xe000ed04
    4924:	00003e49 	.word	0x00003e49
    4928:	00004321 	.word	0x00004321
    492c:	00005035 	.word	0x00005035
    4930:	00004eed 	.word	0x00004eed
    4934:	00005425 	.word	0x00005425
    4938:	000041d5 	.word	0x000041d5
    493c:	00005301 	.word	0x00005301
    4940:	00003e05 	.word	0x00003e05
    4944:	00005411 	.word	0x00005411

00004948 <xQueueSemaphoreTake>:
{
    4948:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    494c:	b085      	sub	sp, #20
    494e:	9101      	str	r1, [sp, #4]
	configASSERT((pxQueue));
    4950:	b158      	cbz	r0, 496a <xQueueSemaphoreTake+0x22>
    4952:	4604      	mov	r4, r0
	configASSERT(pxQueue->uxItemSize == 0);
    4954:	6c03      	ldr	r3, [r0, #64]	; 0x40
    4956:	b18b      	cbz	r3, 497c <xQueueSemaphoreTake+0x34>
    4958:	f04f 0380 	mov.w	r3, #128	; 0x80
    495c:	f383 8811 	msr	BASEPRI, r3
    4960:	f3bf 8f6f 	isb	sy
    4964:	f3bf 8f4f 	dsb	sy
    4968:	e7fe      	b.n	4968 <xQueueSemaphoreTake+0x20>
    496a:	f04f 0380 	mov.w	r3, #128	; 0x80
    496e:	f383 8811 	msr	BASEPRI, r3
    4972:	f3bf 8f6f 	isb	sy
    4976:	f3bf 8f4f 	dsb	sy
    497a:	e7fe      	b.n	497a <xQueueSemaphoreTake+0x32>
		configASSERT(!((xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED) && (xTicksToWait != 0)));
    497c:	4b5b      	ldr	r3, [pc, #364]	; (4aec <xQueueSemaphoreTake+0x1a4>)
    497e:	4798      	blx	r3
    4980:	b950      	cbnz	r0, 4998 <xQueueSemaphoreTake+0x50>
    4982:	9b01      	ldr	r3, [sp, #4]
    4984:	b183      	cbz	r3, 49a8 <xQueueSemaphoreTake+0x60>
    4986:	f04f 0380 	mov.w	r3, #128	; 0x80
    498a:	f383 8811 	msr	BASEPRI, r3
    498e:	f3bf 8f6f 	isb	sy
    4992:	f3bf 8f4f 	dsb	sy
    4996:	e7fe      	b.n	4996 <xQueueSemaphoreTake+0x4e>
    4998:	2500      	movs	r5, #0
    499a:	462f      	mov	r7, r5
		taskENTER_CRITICAL();
    499c:	4e54      	ldr	r6, [pc, #336]	; (4af0 <xQueueSemaphoreTake+0x1a8>)
					vTaskInternalSetTimeOutState(&xTimeOut);
    499e:	f8df 9184 	ldr.w	r9, [pc, #388]	; 4b24 <xQueueSemaphoreTake+0x1dc>
					portYIELD_WITHIN_API();
    49a2:	f8df 8158 	ldr.w	r8, [pc, #344]	; 4afc <xQueueSemaphoreTake+0x1b4>
    49a6:	e048      	b.n	4a3a <xQueueSemaphoreTake+0xf2>
    49a8:	2500      	movs	r5, #0
    49aa:	462f      	mov	r7, r5
    49ac:	e7f6      	b.n	499c <xQueueSemaphoreTake+0x54>
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - (UBaseType_t)1;
    49ae:	3b01      	subs	r3, #1
    49b0:	63a3      	str	r3, [r4, #56]	; 0x38
					if (pxQueue->uxQueueType == queueQUEUE_IS_MUTEX) {
    49b2:	6823      	ldr	r3, [r4, #0]
    49b4:	b913      	cbnz	r3, 49bc <xQueueSemaphoreTake+0x74>
						    = (int8_t *)pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as
    49b6:	4b4f      	ldr	r3, [pc, #316]	; (4af4 <xQueueSemaphoreTake+0x1ac>)
    49b8:	4798      	blx	r3
    49ba:	6060      	str	r0, [r4, #4]
				if (listLIST_IS_EMPTY(&(pxQueue->xTasksWaitingToSend)) == pdFALSE) {
    49bc:	6923      	ldr	r3, [r4, #16]
    49be:	b163      	cbz	r3, 49da <xQueueSemaphoreTake+0x92>
					if (xTaskRemoveFromEventList(&(pxQueue->xTasksWaitingToSend)) != pdFALSE) {
    49c0:	f104 0010 	add.w	r0, r4, #16
    49c4:	4b4c      	ldr	r3, [pc, #304]	; (4af8 <xQueueSemaphoreTake+0x1b0>)
    49c6:	4798      	blx	r3
    49c8:	b138      	cbz	r0, 49da <xQueueSemaphoreTake+0x92>
						queueYIELD_IF_USING_PREEMPTION();
    49ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    49ce:	4b4b      	ldr	r3, [pc, #300]	; (4afc <xQueueSemaphoreTake+0x1b4>)
    49d0:	601a      	str	r2, [r3, #0]
    49d2:	f3bf 8f4f 	dsb	sy
    49d6:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
    49da:	4b49      	ldr	r3, [pc, #292]	; (4b00 <xQueueSemaphoreTake+0x1b8>)
    49dc:	4798      	blx	r3
				return pdPASS;
    49de:	2501      	movs	r5, #1
}
    49e0:	4628      	mov	r0, r5
    49e2:	b005      	add	sp, #20
    49e4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
						configASSERT(xInheritanceOccurred == pdFALSE);
    49e8:	b145      	cbz	r5, 49fc <xQueueSemaphoreTake+0xb4>
    49ea:	f04f 0380 	mov.w	r3, #128	; 0x80
    49ee:	f383 8811 	msr	BASEPRI, r3
    49f2:	f3bf 8f6f 	isb	sy
    49f6:	f3bf 8f4f 	dsb	sy
    49fa:	e7fe      	b.n	49fa <xQueueSemaphoreTake+0xb2>
					taskEXIT_CRITICAL();
    49fc:	4b40      	ldr	r3, [pc, #256]	; (4b00 <xQueueSemaphoreTake+0x1b8>)
    49fe:	4798      	blx	r3
					return errQUEUE_EMPTY;
    4a00:	e7ee      	b.n	49e0 <xQueueSemaphoreTake+0x98>
					vTaskInternalSetTimeOutState(&xTimeOut);
    4a02:	a802      	add	r0, sp, #8
    4a04:	47c8      	blx	r9
    4a06:	e021      	b.n	4a4c <xQueueSemaphoreTake+0x104>
						taskENTER_CRITICAL();
    4a08:	47b0      	blx	r6
							xInheritanceOccurred = xTaskPriorityInherit((void *)pxQueue->pxMutexHolder);
    4a0a:	6860      	ldr	r0, [r4, #4]
    4a0c:	4b3d      	ldr	r3, [pc, #244]	; (4b04 <xQueueSemaphoreTake+0x1bc>)
    4a0e:	4798      	blx	r3
    4a10:	4605      	mov	r5, r0
						taskEXIT_CRITICAL();
    4a12:	4b3b      	ldr	r3, [pc, #236]	; (4b00 <xQueueSemaphoreTake+0x1b8>)
    4a14:	4798      	blx	r3
    4a16:	e040      	b.n	4a9a <xQueueSemaphoreTake+0x152>
				prvUnlockQueue(pxQueue);
    4a18:	4620      	mov	r0, r4
    4a1a:	4b3b      	ldr	r3, [pc, #236]	; (4b08 <xQueueSemaphoreTake+0x1c0>)
    4a1c:	4798      	blx	r3
				(void)xTaskResumeAll();
    4a1e:	4b3b      	ldr	r3, [pc, #236]	; (4b0c <xQueueSemaphoreTake+0x1c4>)
    4a20:	4798      	blx	r3
    4a22:	e009      	b.n	4a38 <xQueueSemaphoreTake+0xf0>
			prvUnlockQueue(pxQueue);
    4a24:	4620      	mov	r0, r4
    4a26:	4b38      	ldr	r3, [pc, #224]	; (4b08 <xQueueSemaphoreTake+0x1c0>)
    4a28:	4798      	blx	r3
			(void)xTaskResumeAll();
    4a2a:	4b38      	ldr	r3, [pc, #224]	; (4b0c <xQueueSemaphoreTake+0x1c4>)
    4a2c:	4798      	blx	r3
			if (prvIsQueueEmpty(pxQueue) != pdFALSE) {
    4a2e:	4620      	mov	r0, r4
    4a30:	4b37      	ldr	r3, [pc, #220]	; (4b10 <xQueueSemaphoreTake+0x1c8>)
    4a32:	4798      	blx	r3
    4a34:	2800      	cmp	r0, #0
    4a36:	d145      	bne.n	4ac4 <xQueueSemaphoreTake+0x17c>
    4a38:	2701      	movs	r7, #1
		taskENTER_CRITICAL();
    4a3a:	47b0      	blx	r6
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
    4a3c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
			if (uxSemaphoreCount > (UBaseType_t)0) {
    4a3e:	2b00      	cmp	r3, #0
    4a40:	d1b5      	bne.n	49ae <xQueueSemaphoreTake+0x66>
				if (xTicksToWait == (TickType_t)0) {
    4a42:	9b01      	ldr	r3, [sp, #4]
    4a44:	2b00      	cmp	r3, #0
    4a46:	d0cf      	beq.n	49e8 <xQueueSemaphoreTake+0xa0>
				} else if (xEntryTimeSet == pdFALSE) {
    4a48:	2f00      	cmp	r7, #0
    4a4a:	d0da      	beq.n	4a02 <xQueueSemaphoreTake+0xba>
		taskEXIT_CRITICAL();
    4a4c:	4b2c      	ldr	r3, [pc, #176]	; (4b00 <xQueueSemaphoreTake+0x1b8>)
    4a4e:	4798      	blx	r3
		vTaskSuspendAll();
    4a50:	4b30      	ldr	r3, [pc, #192]	; (4b14 <xQueueSemaphoreTake+0x1cc>)
    4a52:	4798      	blx	r3
		prvLockQueue(pxQueue);
    4a54:	47b0      	blx	r6
    4a56:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
    4a5a:	b25b      	sxtb	r3, r3
    4a5c:	f1b3 3fff 	cmp.w	r3, #4294967295
    4a60:	bf04      	itt	eq
    4a62:	2300      	moveq	r3, #0
    4a64:	f884 3044 	strbeq.w	r3, [r4, #68]	; 0x44
    4a68:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
    4a6c:	b25b      	sxtb	r3, r3
    4a6e:	f1b3 3fff 	cmp.w	r3, #4294967295
    4a72:	bf04      	itt	eq
    4a74:	2300      	moveq	r3, #0
    4a76:	f884 3045 	strbeq.w	r3, [r4, #69]	; 0x45
    4a7a:	4b21      	ldr	r3, [pc, #132]	; (4b00 <xQueueSemaphoreTake+0x1b8>)
    4a7c:	4798      	blx	r3
		if (xTaskCheckForTimeOut(&xTimeOut, &xTicksToWait) == pdFALSE) {
    4a7e:	a901      	add	r1, sp, #4
    4a80:	a802      	add	r0, sp, #8
    4a82:	4b25      	ldr	r3, [pc, #148]	; (4b18 <xQueueSemaphoreTake+0x1d0>)
    4a84:	4798      	blx	r3
    4a86:	2800      	cmp	r0, #0
    4a88:	d1cc      	bne.n	4a24 <xQueueSemaphoreTake+0xdc>
			if (prvIsQueueEmpty(pxQueue) != pdFALSE) {
    4a8a:	4620      	mov	r0, r4
    4a8c:	4b20      	ldr	r3, [pc, #128]	; (4b10 <xQueueSemaphoreTake+0x1c8>)
    4a8e:	4798      	blx	r3
    4a90:	2800      	cmp	r0, #0
    4a92:	d0c1      	beq.n	4a18 <xQueueSemaphoreTake+0xd0>
					if (pxQueue->uxQueueType == queueQUEUE_IS_MUTEX) {
    4a94:	6823      	ldr	r3, [r4, #0]
    4a96:	2b00      	cmp	r3, #0
    4a98:	d0b6      	beq.n	4a08 <xQueueSemaphoreTake+0xc0>
				vTaskPlaceOnEventList(&(pxQueue->xTasksWaitingToReceive), xTicksToWait);
    4a9a:	9901      	ldr	r1, [sp, #4]
    4a9c:	f104 0024 	add.w	r0, r4, #36	; 0x24
    4aa0:	4b1e      	ldr	r3, [pc, #120]	; (4b1c <xQueueSemaphoreTake+0x1d4>)
    4aa2:	4798      	blx	r3
				prvUnlockQueue(pxQueue);
    4aa4:	4620      	mov	r0, r4
    4aa6:	4b18      	ldr	r3, [pc, #96]	; (4b08 <xQueueSemaphoreTake+0x1c0>)
    4aa8:	4798      	blx	r3
				if (xTaskResumeAll() == pdFALSE) {
    4aaa:	4b18      	ldr	r3, [pc, #96]	; (4b0c <xQueueSemaphoreTake+0x1c4>)
    4aac:	4798      	blx	r3
    4aae:	2800      	cmp	r0, #0
    4ab0:	d1c2      	bne.n	4a38 <xQueueSemaphoreTake+0xf0>
					portYIELD_WITHIN_API();
    4ab2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    4ab6:	f8c8 3000 	str.w	r3, [r8]
    4aba:	f3bf 8f4f 	dsb	sy
    4abe:	f3bf 8f6f 	isb	sy
    4ac2:	e7b9      	b.n	4a38 <xQueueSemaphoreTake+0xf0>
					if (xInheritanceOccurred != pdFALSE) {
    4ac4:	2d00      	cmp	r5, #0
    4ac6:	d08b      	beq.n	49e0 <xQueueSemaphoreTake+0x98>
						taskENTER_CRITICAL();
    4ac8:	4b09      	ldr	r3, [pc, #36]	; (4af0 <xQueueSemaphoreTake+0x1a8>)
    4aca:	4798      	blx	r3
	if (listCURRENT_LIST_LENGTH(&(pxQueue->xTasksWaitingToReceive)) > 0) {
    4acc:	6a63      	ldr	r3, [r4, #36]	; 0x24
    4ace:	b153      	cbz	r3, 4ae6 <xQueueSemaphoreTake+0x19e>
		    = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY(&(pxQueue->xTasksWaitingToReceive));
    4ad0:	6b23      	ldr	r3, [r4, #48]	; 0x30
    4ad2:	6819      	ldr	r1, [r3, #0]
    4ad4:	f1c1 0105 	rsb	r1, r1, #5
							vTaskPriorityDisinheritAfterTimeout((void *)pxQueue->pxMutexHolder,
    4ad8:	6860      	ldr	r0, [r4, #4]
    4ada:	4b11      	ldr	r3, [pc, #68]	; (4b20 <xQueueSemaphoreTake+0x1d8>)
    4adc:	4798      	blx	r3
						taskEXIT_CRITICAL();
    4ade:	4b08      	ldr	r3, [pc, #32]	; (4b00 <xQueueSemaphoreTake+0x1b8>)
    4ae0:	4798      	blx	r3
				return errQUEUE_EMPTY;
    4ae2:	2500      	movs	r5, #0
    4ae4:	e77c      	b.n	49e0 <xQueueSemaphoreTake+0x98>
		uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
    4ae6:	2100      	movs	r1, #0
    4ae8:	e7f6      	b.n	4ad8 <xQueueSemaphoreTake+0x190>
    4aea:	bf00      	nop
    4aec:	000054c1 	.word	0x000054c1
    4af0:	00003e05 	.word	0x00003e05
    4af4:	000056cd 	.word	0x000056cd
    4af8:	00005381 	.word	0x00005381
    4afc:	e000ed04 	.word	0xe000ed04
    4b00:	00003e49 	.word	0x00003e49
    4b04:	000054e1 	.word	0x000054e1
    4b08:	00004321 	.word	0x00004321
    4b0c:	00005035 	.word	0x00005035
    4b10:	000041d5 	.word	0x000041d5
    4b14:	00004eed 	.word	0x00004eed
    4b18:	00005425 	.word	0x00005425
    4b1c:	00005301 	.word	0x00005301
    4b20:	00005621 	.word	0x00005621
    4b24:	00005411 	.word	0x00005411

00004b28 <uxQueueMessagesWaiting>:
	configASSERT(xQueue);
    4b28:	b940      	cbnz	r0, 4b3c <uxQueueMessagesWaiting+0x14>
    4b2a:	f04f 0380 	mov.w	r3, #128	; 0x80
    4b2e:	f383 8811 	msr	BASEPRI, r3
    4b32:	f3bf 8f6f 	isb	sy
    4b36:	f3bf 8f4f 	dsb	sy
    4b3a:	e7fe      	b.n	4b3a <uxQueueMessagesWaiting+0x12>
{
    4b3c:	b510      	push	{r4, lr}
    4b3e:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
    4b40:	4b03      	ldr	r3, [pc, #12]	; (4b50 <uxQueueMessagesWaiting+0x28>)
    4b42:	4798      	blx	r3
		uxReturn = ((Queue_t *)xQueue)->uxMessagesWaiting;
    4b44:	6ba4      	ldr	r4, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
    4b46:	4b03      	ldr	r3, [pc, #12]	; (4b54 <uxQueueMessagesWaiting+0x2c>)
    4b48:	4798      	blx	r3
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    4b4a:	4620      	mov	r0, r4
    4b4c:	bd10      	pop	{r4, pc}
    4b4e:	bf00      	nop
    4b50:	00003e05 	.word	0x00003e05
    4b54:	00003e49 	.word	0x00003e49

00004b58 <vQueueWaitForMessageRestricted>:
{
    4b58:	b570      	push	{r4, r5, r6, lr}
    4b5a:	4604      	mov	r4, r0
    4b5c:	460d      	mov	r5, r1
    4b5e:	4616      	mov	r6, r2
	prvLockQueue(pxQueue);
    4b60:	4b11      	ldr	r3, [pc, #68]	; (4ba8 <vQueueWaitForMessageRestricted+0x50>)
    4b62:	4798      	blx	r3
    4b64:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
    4b68:	b25b      	sxtb	r3, r3
    4b6a:	f1b3 3fff 	cmp.w	r3, #4294967295
    4b6e:	bf04      	itt	eq
    4b70:	2300      	moveq	r3, #0
    4b72:	f884 3044 	strbeq.w	r3, [r4, #68]	; 0x44
    4b76:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
    4b7a:	b25b      	sxtb	r3, r3
    4b7c:	f1b3 3fff 	cmp.w	r3, #4294967295
    4b80:	bf04      	itt	eq
    4b82:	2300      	moveq	r3, #0
    4b84:	f884 3045 	strbeq.w	r3, [r4, #69]	; 0x45
    4b88:	4b08      	ldr	r3, [pc, #32]	; (4bac <vQueueWaitForMessageRestricted+0x54>)
    4b8a:	4798      	blx	r3
	if (pxQueue->uxMessagesWaiting == (UBaseType_t)0U) {
    4b8c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    4b8e:	b11b      	cbz	r3, 4b98 <vQueueWaitForMessageRestricted+0x40>
	prvUnlockQueue(pxQueue);
    4b90:	4620      	mov	r0, r4
    4b92:	4b07      	ldr	r3, [pc, #28]	; (4bb0 <vQueueWaitForMessageRestricted+0x58>)
    4b94:	4798      	blx	r3
    4b96:	bd70      	pop	{r4, r5, r6, pc}
		vTaskPlaceOnEventListRestricted(&(pxQueue->xTasksWaitingToReceive), xTicksToWait, xWaitIndefinitely);
    4b98:	4632      	mov	r2, r6
    4b9a:	4629      	mov	r1, r5
    4b9c:	f104 0024 	add.w	r0, r4, #36	; 0x24
    4ba0:	4b04      	ldr	r3, [pc, #16]	; (4bb4 <vQueueWaitForMessageRestricted+0x5c>)
    4ba2:	4798      	blx	r3
    4ba4:	e7f4      	b.n	4b90 <vQueueWaitForMessageRestricted+0x38>
    4ba6:	bf00      	nop
    4ba8:	00003e05 	.word	0x00003e05
    4bac:	00003e49 	.word	0x00003e49
    4bb0:	00004321 	.word	0x00004321
    4bb4:	0000533d 	.word	0x0000533d

00004bb8 <prvIdleTask>:

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if (listCURRENT_LIST_LENGTH(&(pxReadyTasksLists[tskIDLE_PRIORITY])) > (UBaseType_t)1) {
    4bb8:	4a06      	ldr	r2, [pc, #24]	; (4bd4 <prvIdleTask+0x1c>)
				taskYIELD();
    4bba:	4807      	ldr	r0, [pc, #28]	; (4bd8 <prvIdleTask+0x20>)
    4bbc:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
			if (listCURRENT_LIST_LENGTH(&(pxReadyTasksLists[tskIDLE_PRIORITY])) > (UBaseType_t)1) {
    4bc0:	6a93      	ldr	r3, [r2, #40]	; 0x28
    4bc2:	2b01      	cmp	r3, #1
    4bc4:	d9fc      	bls.n	4bc0 <prvIdleTask+0x8>
				taskYIELD();
    4bc6:	6001      	str	r1, [r0, #0]
    4bc8:	f3bf 8f4f 	dsb	sy
    4bcc:	f3bf 8f6f 	isb	sy
    4bd0:	e7f6      	b.n	4bc0 <prvIdleTask+0x8>
    4bd2:	bf00      	nop
    4bd4:	2000332c 	.word	0x2000332c
    4bd8:	e000ed04 	.word	0xe000ed04

00004bdc <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime(void)
{
	TCB_t *pxTCB;

	if (listLIST_IS_EMPTY(pxDelayedTaskList) != pdFALSE) {
    4bdc:	4b09      	ldr	r3, [pc, #36]	; (4c04 <prvResetNextTaskUnblockTime+0x28>)
    4bde:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
    4be2:	681b      	ldr	r3, [r3, #0]
    4be4:	b143      	cbz	r3, 4bf8 <prvResetNextTaskUnblockTime+0x1c>
	} else {
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		(pxTCB)              = (TCB_t *)listGET_OWNER_OF_HEAD_ENTRY(pxDelayedTaskList);
    4be6:	4b07      	ldr	r3, [pc, #28]	; (4c04 <prvResetNextTaskUnblockTime+0x28>)
    4be8:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
    4bec:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE(&((pxTCB)->xStateListItem));
    4bee:	68d2      	ldr	r2, [r2, #12]
    4bf0:	6852      	ldr	r2, [r2, #4]
    4bf2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    4bf6:	4770      	bx	lr
		xNextTaskUnblockTime = portMAX_DELAY;
    4bf8:	f04f 32ff 	mov.w	r2, #4294967295
    4bfc:	4b01      	ldr	r3, [pc, #4]	; (4c04 <prvResetNextTaskUnblockTime+0x28>)
    4bfe:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    4c02:	4770      	bx	lr
    4c04:	2000332c 	.word	0x2000332c

00004c08 <prvAddCurrentTaskToDelayedList>:

#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList(TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely)
{
    4c08:	b570      	push	{r4, r5, r6, lr}
    4c0a:	4604      	mov	r4, r0
    4c0c:	460e      	mov	r6, r1
	TickType_t       xTimeToWake;
	const TickType_t xConstTickCount = xTickCount;
    4c0e:	4b1a      	ldr	r3, [pc, #104]	; (4c78 <prvAddCurrentTaskToDelayedList+0x70>)
    4c10:	f8d3 5094 	ldr.w	r5, [r3, #148]	; 0x94
	}
#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if (uxListRemove(&(pxCurrentTCB->xStateListItem)) == (UBaseType_t)0) {
    4c14:	f8d3 0098 	ldr.w	r0, [r3, #152]	; 0x98
    4c18:	3004      	adds	r0, #4
    4c1a:	4b18      	ldr	r3, [pc, #96]	; (4c7c <prvAddCurrentTaskToDelayedList+0x74>)
    4c1c:	4798      	blx	r3
		mtCOVERAGE_TEST_MARKER();
	}

#if (INCLUDE_vTaskSuspend == 1)
	{
		if ((xTicksToWait == portMAX_DELAY) && (xCanBlockIndefinitely != pdFALSE)) {
    4c1e:	f1b4 3fff 	cmp.w	r4, #4294967295
    4c22:	d016      	beq.n	4c52 <prvAddCurrentTaskToDelayedList+0x4a>
			vListInsertEnd(&xSuspendedTaskList, &(pxCurrentTCB->xStateListItem));
		} else {
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
    4c24:	442c      	add	r4, r5

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE(&(pxCurrentTCB->xStateListItem), xTimeToWake);
    4c26:	4b14      	ldr	r3, [pc, #80]	; (4c78 <prvAddCurrentTaskToDelayedList+0x70>)
    4c28:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    4c2c:	605c      	str	r4, [r3, #4]

			if (xTimeToWake < xConstTickCount) {
    4c2e:	42a5      	cmp	r5, r4
    4c30:	d818      	bhi.n	4c64 <prvAddCurrentTaskToDelayedList+0x5c>
				list. */
				vListInsert(pxOverflowDelayedTaskList, &(pxCurrentTCB->xStateListItem));
			} else {
				/* The wake time has not overflowed, so the current block list
				is used. */
				vListInsert(pxDelayedTaskList, &(pxCurrentTCB->xStateListItem));
    4c32:	4d11      	ldr	r5, [pc, #68]	; (4c78 <prvAddCurrentTaskToDelayedList+0x70>)
    4c34:	f8d5 008c 	ldr.w	r0, [r5, #140]	; 0x8c
    4c38:	f8d5 1098 	ldr.w	r1, [r5, #152]	; 0x98
    4c3c:	3104      	adds	r1, #4
    4c3e:	4b10      	ldr	r3, [pc, #64]	; (4c80 <prvAddCurrentTaskToDelayedList+0x78>)
    4c40:	4798      	blx	r3

				/* If the task entering the blocked state was placed at the
				head of the list of blocked tasks then xNextTaskUnblockTime
				needs to be updated too. */
				if (xTimeToWake < xNextTaskUnblockTime) {
    4c42:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
    4c46:	429c      	cmp	r4, r3
					xNextTaskUnblockTime = xTimeToWake;
    4c48:	bf3c      	itt	cc
    4c4a:	462b      	movcc	r3, r5
    4c4c:	f8c3 4090 	strcc.w	r4, [r3, #144]	; 0x90
    4c50:	bd70      	pop	{r4, r5, r6, pc}
		if ((xTicksToWait == portMAX_DELAY) && (xCanBlockIndefinitely != pdFALSE)) {
    4c52:	2e00      	cmp	r6, #0
    4c54:	d0e6      	beq.n	4c24 <prvAddCurrentTaskToDelayedList+0x1c>
			vListInsertEnd(&xSuspendedTaskList, &(pxCurrentTCB->xStateListItem));
    4c56:	4808      	ldr	r0, [pc, #32]	; (4c78 <prvAddCurrentTaskToDelayedList+0x70>)
    4c58:	f8d0 1098 	ldr.w	r1, [r0, #152]	; 0x98
    4c5c:	3104      	adds	r1, #4
    4c5e:	4b09      	ldr	r3, [pc, #36]	; (4c84 <prvAddCurrentTaskToDelayedList+0x7c>)
    4c60:	4798      	blx	r3
    4c62:	bd70      	pop	{r4, r5, r6, pc}
				vListInsert(pxOverflowDelayedTaskList, &(pxCurrentTCB->xStateListItem));
    4c64:	4b04      	ldr	r3, [pc, #16]	; (4c78 <prvAddCurrentTaskToDelayedList+0x70>)
    4c66:	f8d3 009c 	ldr.w	r0, [r3, #156]	; 0x9c
    4c6a:	f8d3 1098 	ldr.w	r1, [r3, #152]	; 0x98
    4c6e:	3104      	adds	r1, #4
    4c70:	4b03      	ldr	r3, [pc, #12]	; (4c80 <prvAddCurrentTaskToDelayedList+0x78>)
    4c72:	4798      	blx	r3
    4c74:	bd70      	pop	{r4, r5, r6, pc}
    4c76:	bf00      	nop
    4c78:	2000332c 	.word	0x2000332c
    4c7c:	00003d11 	.word	0x00003d11
    4c80:	00003cdd 	.word	0x00003cdd
    4c84:	00003cc5 	.word	0x00003cc5

00004c88 <xTaskCreate>:
{
    4c88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4c8c:	b083      	sub	sp, #12
    4c8e:	4683      	mov	fp, r0
    4c90:	460d      	mov	r5, r1
    4c92:	9301      	str	r3, [sp, #4]
    4c94:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
		pxStack = (StackType_t *)pvPortMalloc(
    4c98:	0096      	lsls	r6, r2, #2
    4c9a:	4630      	mov	r0, r6
    4c9c:	4b66      	ldr	r3, [pc, #408]	; (4e38 <xTaskCreate+0x1b0>)
    4c9e:	4798      	blx	r3
		if (pxStack != NULL) {
    4ca0:	2800      	cmp	r0, #0
    4ca2:	f000 8096 	beq.w	4dd2 <xTaskCreate+0x14a>
    4ca6:	4607      	mov	r7, r0
			pxNewTCB = (TCB_t *)pvPortMalloc(
    4ca8:	2054      	movs	r0, #84	; 0x54
    4caa:	4b63      	ldr	r3, [pc, #396]	; (4e38 <xTaskCreate+0x1b0>)
    4cac:	4798      	blx	r3
			if (pxNewTCB != NULL) {
    4cae:	4604      	mov	r4, r0
    4cb0:	2800      	cmp	r0, #0
    4cb2:	f000 808b 	beq.w	4dcc <xTaskCreate+0x144>
				pxNewTCB->pxStack = pxStack;
    4cb6:	6307      	str	r7, [r0, #48]	; 0x30
		(void)memset(pxNewTCB->pxStack, (int)tskSTACK_FILL_BYTE, (size_t)ulStackDepth * sizeof(StackType_t));
    4cb8:	4632      	mov	r2, r6
    4cba:	21a5      	movs	r1, #165	; 0xa5
    4cbc:	4638      	mov	r0, r7
    4cbe:	4b5f      	ldr	r3, [pc, #380]	; (4e3c <xTaskCreate+0x1b4>)
    4cc0:	4798      	blx	r3
		pxTopOfStack = pxNewTCB->pxStack + (ulStackDepth - (uint32_t)1);
    4cc2:	3e04      	subs	r6, #4
    4cc4:	6b23      	ldr	r3, [r4, #48]	; 0x30
    4cc6:	441e      	add	r6, r3
		                      & (~(
    4cc8:	f026 0607 	bic.w	r6, r6, #7
		pxNewTCB->pcTaskName[x] = pcName[x];
    4ccc:	782b      	ldrb	r3, [r5, #0]
    4cce:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
		if (pcName[x] == 0x00) {
    4cd2:	782b      	ldrb	r3, [r5, #0]
    4cd4:	b15b      	cbz	r3, 4cee <xTaskCreate+0x66>
    4cd6:	462b      	mov	r3, r5
    4cd8:	f104 0235 	add.w	r2, r4, #53	; 0x35
    4cdc:	1de9      	adds	r1, r5, #7
		pxNewTCB->pcTaskName[x] = pcName[x];
    4cde:	7858      	ldrb	r0, [r3, #1]
    4ce0:	f802 0b01 	strb.w	r0, [r2], #1
		if (pcName[x] == 0x00) {
    4ce4:	f813 0f01 	ldrb.w	r0, [r3, #1]!
    4ce8:	b108      	cbz	r0, 4cee <xTaskCreate+0x66>
	for (x = (UBaseType_t)0; x < (UBaseType_t)configMAX_TASK_NAME_LEN; x++) {
    4cea:	4299      	cmp	r1, r3
    4cec:	d1f7      	bne.n	4cde <xTaskCreate+0x56>
	pxNewTCB->pcTaskName[configMAX_TASK_NAME_LEN - 1] = '\0';
    4cee:	2700      	movs	r7, #0
    4cf0:	f884 703b 	strb.w	r7, [r4, #59]	; 0x3b
    4cf4:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    4cf6:	2d04      	cmp	r5, #4
    4cf8:	bf28      	it	cs
    4cfa:	2504      	movcs	r5, #4
	pxNewTCB->uxPriority = uxPriority;
    4cfc:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
    4cfe:	6465      	str	r5, [r4, #68]	; 0x44
		pxNewTCB->uxMutexesHeld  = 0;
    4d00:	64a7      	str	r7, [r4, #72]	; 0x48
	vListInitialiseItem(&(pxNewTCB->xStateListItem));
    4d02:	f104 0804 	add.w	r8, r4, #4
    4d06:	4640      	mov	r0, r8
    4d08:	f8df 9154 	ldr.w	r9, [pc, #340]	; 4e60 <xTaskCreate+0x1d8>
    4d0c:	47c8      	blx	r9
	vListInitialiseItem(&(pxNewTCB->xEventListItem));
    4d0e:	f104 0018 	add.w	r0, r4, #24
    4d12:	47c8      	blx	r9
	listSET_LIST_ITEM_OWNER(&(pxNewTCB->xStateListItem), pxNewTCB);
    4d14:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE(
    4d16:	f1c5 0505 	rsb	r5, r5, #5
    4d1a:	61a5      	str	r5, [r4, #24]
	listSET_LIST_ITEM_OWNER(&(pxNewTCB->xEventListItem), pxNewTCB);
    4d1c:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ulNotifiedValue = 0;
    4d1e:	64e7      	str	r7, [r4, #76]	; 0x4c
		pxNewTCB->ucNotifyState   = taskNOT_WAITING_NOTIFICATION;
    4d20:	f884 7050 	strb.w	r7, [r4, #80]	; 0x50
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack(pxTopOfStack, pxTaskCode, pvParameters);
    4d24:	9a01      	ldr	r2, [sp, #4]
    4d26:	4659      	mov	r1, fp
    4d28:	4630      	mov	r0, r6
    4d2a:	4b45      	ldr	r3, [pc, #276]	; (4e40 <xTaskCreate+0x1b8>)
    4d2c:	4798      	blx	r3
    4d2e:	6020      	str	r0, [r4, #0]
	if ((void *)pxCreatedTask != NULL) {
    4d30:	f1ba 0f00 	cmp.w	sl, #0
    4d34:	d001      	beq.n	4d3a <xTaskCreate+0xb2>
		*pxCreatedTask = (TaskHandle_t)pxNewTCB;
    4d36:	f8ca 4000 	str.w	r4, [sl]
	taskENTER_CRITICAL();
    4d3a:	4b42      	ldr	r3, [pc, #264]	; (4e44 <xTaskCreate+0x1bc>)
    4d3c:	4798      	blx	r3
		uxCurrentNumberOfTasks++;
    4d3e:	4b42      	ldr	r3, [pc, #264]	; (4e48 <xTaskCreate+0x1c0>)
    4d40:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
    4d44:	3201      	adds	r2, #1
    4d46:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		if (pxCurrentTCB == NULL) {
    4d4a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    4d4e:	2b00      	cmp	r3, #0
    4d50:	d042      	beq.n	4dd8 <xTaskCreate+0x150>
			if (xSchedulerRunning == pdFALSE) {
    4d52:	4b3d      	ldr	r3, [pc, #244]	; (4e48 <xTaskCreate+0x1c0>)
    4d54:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
    4d58:	b94b      	cbnz	r3, 4d6e <xTaskCreate+0xe6>
				if (pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority) {
    4d5a:	4b3b      	ldr	r3, [pc, #236]	; (4e48 <xTaskCreate+0x1c0>)
    4d5c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    4d60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    4d62:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    4d64:	429a      	cmp	r2, r3
					pxCurrentTCB = pxNewTCB;
    4d66:	bf9c      	itt	ls
    4d68:	4b37      	ldrls	r3, [pc, #220]	; (4e48 <xTaskCreate+0x1c0>)
    4d6a:	f8c3 4098 	strls.w	r4, [r3, #152]	; 0x98
		uxTaskNumber++;
    4d6e:	4a36      	ldr	r2, [pc, #216]	; (4e48 <xTaskCreate+0x1c0>)
    4d70:	f8d2 30d0 	ldr.w	r3, [r2, #208]	; 0xd0
    4d74:	3301      	adds	r3, #1
    4d76:	f8c2 30d0 	str.w	r3, [r2, #208]	; 0xd0
			pxNewTCB->uxTCBNumber = uxTaskNumber;
    4d7a:	63e3      	str	r3, [r4, #60]	; 0x3c
		prvAddTaskToReadyList(pxNewTCB);
    4d7c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    4d7e:	f8d2 20d4 	ldr.w	r2, [r2, #212]	; 0xd4
    4d82:	4293      	cmp	r3, r2
    4d84:	bf84      	itt	hi
    4d86:	4a30      	ldrhi	r2, [pc, #192]	; (4e48 <xTaskCreate+0x1c0>)
    4d88:	f8c2 30d4 	strhi.w	r3, [r2, #212]	; 0xd4
    4d8c:	4d2e      	ldr	r5, [pc, #184]	; (4e48 <xTaskCreate+0x1c0>)
    4d8e:	f105 0028 	add.w	r0, r5, #40	; 0x28
    4d92:	eb03 0383 	add.w	r3, r3, r3, lsl #2
    4d96:	4641      	mov	r1, r8
    4d98:	eb00 0083 	add.w	r0, r0, r3, lsl #2
    4d9c:	4b2b      	ldr	r3, [pc, #172]	; (4e4c <xTaskCreate+0x1c4>)
    4d9e:	4798      	blx	r3
	taskEXIT_CRITICAL();
    4da0:	4b2b      	ldr	r3, [pc, #172]	; (4e50 <xTaskCreate+0x1c8>)
    4da2:	4798      	blx	r3
	if (xSchedulerRunning != pdFALSE) {
    4da4:	f8d5 30cc 	ldr.w	r3, [r5, #204]	; 0xcc
    4da8:	2b00      	cmp	r3, #0
    4daa:	d03f      	beq.n	4e2c <xTaskCreate+0x1a4>
		if (pxCurrentTCB->uxPriority < pxNewTCB->uxPriority) {
    4dac:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
    4db0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    4db2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    4db4:	429a      	cmp	r2, r3
    4db6:	d23d      	bcs.n	4e34 <xTaskCreate+0x1ac>
			taskYIELD_IF_USING_PREEMPTION();
    4db8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    4dbc:	4b25      	ldr	r3, [pc, #148]	; (4e54 <xTaskCreate+0x1cc>)
    4dbe:	601a      	str	r2, [r3, #0]
    4dc0:	f3bf 8f4f 	dsb	sy
    4dc4:	f3bf 8f6f 	isb	sy
		xReturn = pdPASS;
    4dc8:	2001      	movs	r0, #1
    4dca:	e030      	b.n	4e2e <xTaskCreate+0x1a6>
				vPortFree(pxStack);
    4dcc:	4638      	mov	r0, r7
    4dce:	4b22      	ldr	r3, [pc, #136]	; (4e58 <xTaskCreate+0x1d0>)
    4dd0:	4798      	blx	r3
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
    4dd2:	f04f 30ff 	mov.w	r0, #4294967295
    4dd6:	e02a      	b.n	4e2e <xTaskCreate+0x1a6>
			pxCurrentTCB = pxNewTCB;
    4dd8:	4b1b      	ldr	r3, [pc, #108]	; (4e48 <xTaskCreate+0x1c0>)
    4dda:	f8c3 4098 	str.w	r4, [r3, #152]	; 0x98
			if (uxCurrentNumberOfTasks == (UBaseType_t)1) {
    4dde:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
    4de2:	2b01      	cmp	r3, #1
    4de4:	d1c3      	bne.n	4d6e <xTaskCreate+0xe6>
		vListInitialise(&(pxReadyTasksLists[uxPriority]));
    4de6:	4d18      	ldr	r5, [pc, #96]	; (4e48 <xTaskCreate+0x1c0>)
    4de8:	f105 0028 	add.w	r0, r5, #40	; 0x28
    4dec:	4e1b      	ldr	r6, [pc, #108]	; (4e5c <xTaskCreate+0x1d4>)
    4dee:	47b0      	blx	r6
    4df0:	f105 003c 	add.w	r0, r5, #60	; 0x3c
    4df4:	47b0      	blx	r6
    4df6:	f105 0050 	add.w	r0, r5, #80	; 0x50
    4dfa:	47b0      	blx	r6
    4dfc:	f105 0064 	add.w	r0, r5, #100	; 0x64
    4e00:	47b0      	blx	r6
    4e02:	f105 0078 	add.w	r0, r5, #120	; 0x78
    4e06:	47b0      	blx	r6
	vListInitialise(&xDelayedTaskList1);
    4e08:	f105 09a4 	add.w	r9, r5, #164	; 0xa4
    4e0c:	4648      	mov	r0, r9
    4e0e:	47b0      	blx	r6
	vListInitialise(&xDelayedTaskList2);
    4e10:	f105 07b8 	add.w	r7, r5, #184	; 0xb8
    4e14:	4638      	mov	r0, r7
    4e16:	47b0      	blx	r6
	vListInitialise(&xPendingReadyList);
    4e18:	f105 0014 	add.w	r0, r5, #20
    4e1c:	47b0      	blx	r6
		vListInitialise(&xSuspendedTaskList);
    4e1e:	4628      	mov	r0, r5
    4e20:	47b0      	blx	r6
	pxDelayedTaskList         = &xDelayedTaskList1;
    4e22:	f8c5 908c 	str.w	r9, [r5, #140]	; 0x8c
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
    4e26:	f8c5 709c 	str.w	r7, [r5, #156]	; 0x9c
    4e2a:	e7a0      	b.n	4d6e <xTaskCreate+0xe6>
		xReturn = pdPASS;
    4e2c:	2001      	movs	r0, #1
}
    4e2e:	b003      	add	sp, #12
    4e30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		xReturn = pdPASS;
    4e34:	2001      	movs	r0, #1
	return xReturn;
    4e36:	e7fa      	b.n	4e2e <xTaskCreate+0x1a6>
    4e38:	000040b5 	.word	0x000040b5
    4e3c:	00005d3d 	.word	0x00005d3d
    4e40:	00003db5 	.word	0x00003db5
    4e44:	00003e05 	.word	0x00003e05
    4e48:	2000332c 	.word	0x2000332c
    4e4c:	00003cc5 	.word	0x00003cc5
    4e50:	00003e49 	.word	0x00003e49
    4e54:	e000ed04 	.word	0xe000ed04
    4e58:	00004189 	.word	0x00004189
    4e5c:	00003ca9 	.word	0x00003ca9
    4e60:	00003cbf 	.word	0x00003cbf

00004e64 <vTaskStartScheduler>:
{
    4e64:	b510      	push	{r4, lr}
    4e66:	b082      	sub	sp, #8
		xReturn = xTaskCreate(prvIdleTask,
    4e68:	4b19      	ldr	r3, [pc, #100]	; (4ed0 <vTaskStartScheduler+0x6c>)
    4e6a:	9301      	str	r3, [sp, #4]
    4e6c:	2300      	movs	r3, #0
    4e6e:	9300      	str	r3, [sp, #0]
    4e70:	2280      	movs	r2, #128	; 0x80
    4e72:	4918      	ldr	r1, [pc, #96]	; (4ed4 <vTaskStartScheduler+0x70>)
    4e74:	4818      	ldr	r0, [pc, #96]	; (4ed8 <vTaskStartScheduler+0x74>)
    4e76:	4c19      	ldr	r4, [pc, #100]	; (4edc <vTaskStartScheduler+0x78>)
    4e78:	47a0      	blx	r4
		if (xReturn == pdPASS) {
    4e7a:	2801      	cmp	r0, #1
    4e7c:	d004      	beq.n	4e88 <vTaskStartScheduler+0x24>
		configASSERT(xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY);
    4e7e:	f1b0 3fff 	cmp.w	r0, #4294967295
    4e82:	d01b      	beq.n	4ebc <vTaskStartScheduler+0x58>
}
    4e84:	b002      	add	sp, #8
    4e86:	bd10      	pop	{r4, pc}
			xReturn = xTimerCreateTimerTask();
    4e88:	4b15      	ldr	r3, [pc, #84]	; (4ee0 <vTaskStartScheduler+0x7c>)
    4e8a:	4798      	blx	r3
	if (xReturn == pdPASS) {
    4e8c:	2801      	cmp	r0, #1
    4e8e:	d1f6      	bne.n	4e7e <vTaskStartScheduler+0x1a>
    4e90:	f04f 0380 	mov.w	r3, #128	; 0x80
    4e94:	f383 8811 	msr	BASEPRI, r3
    4e98:	f3bf 8f6f 	isb	sy
    4e9c:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
    4ea0:	4b10      	ldr	r3, [pc, #64]	; (4ee4 <vTaskStartScheduler+0x80>)
    4ea2:	f04f 32ff 	mov.w	r2, #4294967295
    4ea6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		xSchedulerRunning    = pdTRUE;
    4eaa:	2201      	movs	r2, #1
    4eac:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
		xTickCount           = (TickType_t)0U;
    4eb0:	2200      	movs	r2, #0
    4eb2:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
		if (xPortStartScheduler() != pdFALSE) {
    4eb6:	4b0c      	ldr	r3, [pc, #48]	; (4ee8 <vTaskStartScheduler+0x84>)
    4eb8:	4798      	blx	r3
    4eba:	e7e3      	b.n	4e84 <vTaskStartScheduler+0x20>
    4ebc:	f04f 0380 	mov.w	r3, #128	; 0x80
    4ec0:	f383 8811 	msr	BASEPRI, r3
    4ec4:	f3bf 8f6f 	isb	sy
    4ec8:	f3bf 8f4f 	dsb	sy
    4ecc:	e7fe      	b.n	4ecc <vTaskStartScheduler+0x68>
    4ece:	bf00      	nop
    4ed0:	20003408 	.word	0x20003408
    4ed4:	00007a84 	.word	0x00007a84
    4ed8:	00004bb9 	.word	0x00004bb9
    4edc:	00004c89 	.word	0x00004c89
    4ee0:	00005959 	.word	0x00005959
    4ee4:	2000332c 	.word	0x2000332c
    4ee8:	00003f39 	.word	0x00003f39

00004eec <vTaskSuspendAll>:
	++uxSchedulerSuspended;
    4eec:	4a03      	ldr	r2, [pc, #12]	; (4efc <vTaskSuspendAll+0x10>)
    4eee:	f8d2 30d8 	ldr.w	r3, [r2, #216]	; 0xd8
    4ef2:	3301      	adds	r3, #1
    4ef4:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
    4ef8:	4770      	bx	lr
    4efa:	bf00      	nop
    4efc:	2000332c 	.word	0x2000332c

00004f00 <xTaskGetTickCount>:
		xTicks = xTickCount;
    4f00:	4b01      	ldr	r3, [pc, #4]	; (4f08 <xTaskGetTickCount+0x8>)
    4f02:	f8d3 0094 	ldr.w	r0, [r3, #148]	; 0x94
}
    4f06:	4770      	bx	lr
    4f08:	2000332c 	.word	0x2000332c

00004f0c <xTaskIncrementTick>:
{
    4f0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if (uxSchedulerSuspended == (UBaseType_t)pdFALSE) {
    4f10:	4b44      	ldr	r3, [pc, #272]	; (5024 <xTaskIncrementTick+0x118>)
    4f12:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
    4f16:	2b00      	cmp	r3, #0
    4f18:	d173      	bne.n	5002 <xTaskIncrementTick+0xf6>
		const TickType_t xConstTickCount = xTickCount + (TickType_t)1;
    4f1a:	4b42      	ldr	r3, [pc, #264]	; (5024 <xTaskIncrementTick+0x118>)
    4f1c:	f8d3 6094 	ldr.w	r6, [r3, #148]	; 0x94
    4f20:	3601      	adds	r6, #1
		xTickCount = xConstTickCount;
    4f22:	f8c3 6094 	str.w	r6, [r3, #148]	; 0x94
		if (xConstTickCount
    4f26:	b9e6      	cbnz	r6, 4f62 <xTaskIncrementTick+0x56>
			taskSWITCH_DELAYED_LISTS();
    4f28:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
    4f2c:	681b      	ldr	r3, [r3, #0]
    4f2e:	b143      	cbz	r3, 4f42 <xTaskIncrementTick+0x36>
    4f30:	f04f 0380 	mov.w	r3, #128	; 0x80
    4f34:	f383 8811 	msr	BASEPRI, r3
    4f38:	f3bf 8f6f 	isb	sy
    4f3c:	f3bf 8f4f 	dsb	sy
    4f40:	e7fe      	b.n	4f40 <xTaskIncrementTick+0x34>
    4f42:	4b38      	ldr	r3, [pc, #224]	; (5024 <xTaskIncrementTick+0x118>)
    4f44:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
    4f48:	f8d3 109c 	ldr.w	r1, [r3, #156]	; 0x9c
    4f4c:	f8c3 108c 	str.w	r1, [r3, #140]	; 0x8c
    4f50:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    4f54:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
    4f58:	3201      	adds	r2, #1
    4f5a:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    4f5e:	4b32      	ldr	r3, [pc, #200]	; (5028 <xTaskIncrementTick+0x11c>)
    4f60:	4798      	blx	r3
		if (xConstTickCount >= xNextTaskUnblockTime) {
    4f62:	4b30      	ldr	r3, [pc, #192]	; (5024 <xTaskIncrementTick+0x118>)
    4f64:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
    4f68:	429e      	cmp	r6, r3
    4f6a:	d20d      	bcs.n	4f88 <xTaskIncrementTick+0x7c>
	BaseType_t xSwitchRequired = pdFALSE;
    4f6c:	2400      	movs	r4, #0
			if (listCURRENT_LIST_LENGTH(&(pxReadyTasksLists[pxCurrentTCB->uxPriority])) > (UBaseType_t)1) {
    4f6e:	4b2d      	ldr	r3, [pc, #180]	; (5024 <xTaskIncrementTick+0x118>)
    4f70:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
    4f74:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    4f76:	eb02 0282 	add.w	r2, r2, r2, lsl #2
    4f7a:	eb03 0382 	add.w	r3, r3, r2, lsl #2
    4f7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
				xSwitchRequired = pdTRUE;
    4f80:	2b02      	cmp	r3, #2
    4f82:	bf28      	it	cs
    4f84:	2401      	movcs	r4, #1
    4f86:	e043      	b.n	5010 <xTaskIncrementTick+0x104>
    4f88:	2400      	movs	r4, #0
				if (listLIST_IS_EMPTY(pxDelayedTaskList) != pdFALSE) {
    4f8a:	4d26      	ldr	r5, [pc, #152]	; (5024 <xTaskIncrementTick+0x118>)
					(void)uxListRemove(&(pxTCB->xStateListItem));
    4f8c:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 5030 <xTaskIncrementTick+0x124>
					prvAddTaskToReadyList(pxTCB);
    4f90:	f105 0a28 	add.w	sl, r5, #40	; 0x28
    4f94:	e021      	b.n	4fda <xTaskIncrementTick+0xce>
					    = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    4f96:	f04f 32ff 	mov.w	r2, #4294967295
    4f9a:	4b22      	ldr	r3, [pc, #136]	; (5024 <xTaskIncrementTick+0x118>)
    4f9c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
					break;
    4fa0:	e7e5      	b.n	4f6e <xTaskIncrementTick+0x62>
						xNextTaskUnblockTime = xItemValue;
    4fa2:	4a20      	ldr	r2, [pc, #128]	; (5024 <xTaskIncrementTick+0x118>)
    4fa4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
						break;
    4fa8:	e7e1      	b.n	4f6e <xTaskIncrementTick+0x62>
						(void)uxListRemove(&(pxTCB->xEventListItem));
    4faa:	f107 0018 	add.w	r0, r7, #24
    4fae:	47c0      	blx	r8
					prvAddTaskToReadyList(pxTCB);
    4fb0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
    4fb2:	f8d5 30d4 	ldr.w	r3, [r5, #212]	; 0xd4
    4fb6:	4298      	cmp	r0, r3
    4fb8:	bf88      	it	hi
    4fba:	f8c5 00d4 	strhi.w	r0, [r5, #212]	; 0xd4
    4fbe:	eb00 0080 	add.w	r0, r0, r0, lsl #2
    4fc2:	4649      	mov	r1, r9
    4fc4:	eb0a 0080 	add.w	r0, sl, r0, lsl #2
    4fc8:	4b18      	ldr	r3, [pc, #96]	; (502c <xTaskIncrementTick+0x120>)
    4fca:	4798      	blx	r3
						if (pxTCB->uxPriority >= pxCurrentTCB->uxPriority) {
    4fcc:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
    4fd0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    4fd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
							xSwitchRequired = pdTRUE;
    4fd4:	429a      	cmp	r2, r3
    4fd6:	bf28      	it	cs
    4fd8:	2401      	movcs	r4, #1
				if (listLIST_IS_EMPTY(pxDelayedTaskList) != pdFALSE) {
    4fda:	f8d5 308c 	ldr.w	r3, [r5, #140]	; 0x8c
    4fde:	681b      	ldr	r3, [r3, #0]
    4fe0:	2b00      	cmp	r3, #0
    4fe2:	d0d8      	beq.n	4f96 <xTaskIncrementTick+0x8a>
					pxTCB      = (TCB_t *)listGET_OWNER_OF_HEAD_ENTRY(pxDelayedTaskList);
    4fe4:	f8d5 308c 	ldr.w	r3, [r5, #140]	; 0x8c
    4fe8:	68db      	ldr	r3, [r3, #12]
    4fea:	68df      	ldr	r7, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE(&(pxTCB->xStateListItem));
    4fec:	687b      	ldr	r3, [r7, #4]
					if (xConstTickCount < xItemValue) {
    4fee:	429e      	cmp	r6, r3
    4ff0:	d3d7      	bcc.n	4fa2 <xTaskIncrementTick+0x96>
					(void)uxListRemove(&(pxTCB->xStateListItem));
    4ff2:	f107 0904 	add.w	r9, r7, #4
    4ff6:	4648      	mov	r0, r9
    4ff8:	47c0      	blx	r8
					if (listLIST_ITEM_CONTAINER(&(pxTCB->xEventListItem)) != NULL) {
    4ffa:	6abb      	ldr	r3, [r7, #40]	; 0x28
    4ffc:	2b00      	cmp	r3, #0
    4ffe:	d1d4      	bne.n	4faa <xTaskIncrementTick+0x9e>
    5000:	e7d6      	b.n	4fb0 <xTaskIncrementTick+0xa4>
		++uxPendedTicks;
    5002:	4a08      	ldr	r2, [pc, #32]	; (5024 <xTaskIncrementTick+0x118>)
    5004:	f8d2 30e4 	ldr.w	r3, [r2, #228]	; 0xe4
    5008:	3301      	adds	r3, #1
    500a:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
	BaseType_t xSwitchRequired = pdFALSE;
    500e:	2400      	movs	r4, #0
		if (xYieldPending != pdFALSE) {
    5010:	4b04      	ldr	r3, [pc, #16]	; (5024 <xTaskIncrementTick+0x118>)
    5012:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
			xSwitchRequired = pdTRUE;
    5016:	2b00      	cmp	r3, #0
}
    5018:	bf0c      	ite	eq
    501a:	4620      	moveq	r0, r4
    501c:	2001      	movne	r0, #1
    501e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    5022:	bf00      	nop
    5024:	2000332c 	.word	0x2000332c
    5028:	00004bdd 	.word	0x00004bdd
    502c:	00003cc5 	.word	0x00003cc5
    5030:	00003d11 	.word	0x00003d11

00005034 <xTaskResumeAll>:
	configASSERT(uxSchedulerSuspended);
    5034:	4b3a      	ldr	r3, [pc, #232]	; (5120 <xTaskResumeAll+0xec>)
    5036:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
    503a:	b943      	cbnz	r3, 504e <xTaskResumeAll+0x1a>
    503c:	f04f 0380 	mov.w	r3, #128	; 0x80
    5040:	f383 8811 	msr	BASEPRI, r3
    5044:	f3bf 8f6f 	isb	sy
    5048:	f3bf 8f4f 	dsb	sy
    504c:	e7fe      	b.n	504c <xTaskResumeAll+0x18>
{
    504e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	taskENTER_CRITICAL();
    5052:	4b34      	ldr	r3, [pc, #208]	; (5124 <xTaskResumeAll+0xf0>)
    5054:	4798      	blx	r3
		--uxSchedulerSuspended;
    5056:	4b32      	ldr	r3, [pc, #200]	; (5120 <xTaskResumeAll+0xec>)
    5058:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
    505c:	3a01      	subs	r2, #1
    505e:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
		if (uxSchedulerSuspended == (UBaseType_t)pdFALSE) {
    5062:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
    5066:	2b00      	cmp	r3, #0
    5068:	d155      	bne.n	5116 <xTaskResumeAll+0xe2>
			if (uxCurrentNumberOfTasks > (UBaseType_t)0U) {
    506a:	4b2d      	ldr	r3, [pc, #180]	; (5120 <xTaskResumeAll+0xec>)
    506c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
    5070:	b92b      	cbnz	r3, 507e <xTaskResumeAll+0x4a>
	BaseType_t xAlreadyYielded = pdFALSE;
    5072:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
    5074:	4b2c      	ldr	r3, [pc, #176]	; (5128 <xTaskResumeAll+0xf4>)
    5076:	4798      	blx	r3
}
    5078:	4620      	mov	r0, r4
    507a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    507e:	2500      	movs	r5, #0
				while (listLIST_IS_EMPTY(&xPendingReadyList) == pdFALSE) {
    5080:	4c27      	ldr	r4, [pc, #156]	; (5120 <xTaskResumeAll+0xec>)
					(void)uxListRemove(&(pxTCB->xEventListItem));
    5082:	4e2a      	ldr	r6, [pc, #168]	; (512c <xTaskResumeAll+0xf8>)
					prvAddTaskToReadyList(pxTCB);
    5084:	f104 0828 	add.w	r8, r4, #40	; 0x28
				while (listLIST_IS_EMPTY(&xPendingReadyList) == pdFALSE) {
    5088:	6963      	ldr	r3, [r4, #20]
    508a:	b1fb      	cbz	r3, 50cc <xTaskResumeAll+0x98>
					pxTCB = (TCB_t *)listGET_OWNER_OF_HEAD_ENTRY((&xPendingReadyList));
    508c:	6a23      	ldr	r3, [r4, #32]
    508e:	68dd      	ldr	r5, [r3, #12]
					(void)uxListRemove(&(pxTCB->xEventListItem));
    5090:	f105 0018 	add.w	r0, r5, #24
    5094:	47b0      	blx	r6
					(void)uxListRemove(&(pxTCB->xStateListItem));
    5096:	1d2f      	adds	r7, r5, #4
    5098:	4638      	mov	r0, r7
    509a:	47b0      	blx	r6
					prvAddTaskToReadyList(pxTCB);
    509c:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
    509e:	f8d4 30d4 	ldr.w	r3, [r4, #212]	; 0xd4
    50a2:	4298      	cmp	r0, r3
    50a4:	bf88      	it	hi
    50a6:	f8c4 00d4 	strhi.w	r0, [r4, #212]	; 0xd4
    50aa:	eb00 0080 	add.w	r0, r0, r0, lsl #2
    50ae:	4639      	mov	r1, r7
    50b0:	eb08 0080 	add.w	r0, r8, r0, lsl #2
    50b4:	4b1e      	ldr	r3, [pc, #120]	; (5130 <xTaskResumeAll+0xfc>)
    50b6:	4798      	blx	r3
					if (pxTCB->uxPriority >= pxCurrentTCB->uxPriority) {
    50b8:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
    50bc:	6aea      	ldr	r2, [r5, #44]	; 0x2c
    50be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    50c0:	429a      	cmp	r2, r3
    50c2:	d3e1      	bcc.n	5088 <xTaskResumeAll+0x54>
						xYieldPending = pdTRUE;
    50c4:	2301      	movs	r3, #1
    50c6:	f8c4 30e8 	str.w	r3, [r4, #232]	; 0xe8
    50ca:	e7dd      	b.n	5088 <xTaskResumeAll+0x54>
				if (pxTCB != NULL) {
    50cc:	b10d      	cbz	r5, 50d2 <xTaskResumeAll+0x9e>
					prvResetNextTaskUnblockTime();
    50ce:	4b19      	ldr	r3, [pc, #100]	; (5134 <xTaskResumeAll+0x100>)
    50d0:	4798      	blx	r3
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
    50d2:	4b13      	ldr	r3, [pc, #76]	; (5120 <xTaskResumeAll+0xec>)
    50d4:	f8d3 40e4 	ldr.w	r4, [r3, #228]	; 0xe4
					if (uxPendedCounts > (UBaseType_t)0U) {
    50d8:	b17c      	cbz	r4, 50fa <xTaskResumeAll+0xc6>
							if (xTaskIncrementTick() != pdFALSE) {
    50da:	4f17      	ldr	r7, [pc, #92]	; (5138 <xTaskResumeAll+0x104>)
								xYieldPending = pdTRUE;
    50dc:	461e      	mov	r6, r3
    50de:	2501      	movs	r5, #1
    50e0:	e001      	b.n	50e6 <xTaskResumeAll+0xb2>
						} while (uxPendedCounts > (UBaseType_t)0U);
    50e2:	3c01      	subs	r4, #1
    50e4:	d005      	beq.n	50f2 <xTaskResumeAll+0xbe>
							if (xTaskIncrementTick() != pdFALSE) {
    50e6:	47b8      	blx	r7
    50e8:	2800      	cmp	r0, #0
    50ea:	d0fa      	beq.n	50e2 <xTaskResumeAll+0xae>
								xYieldPending = pdTRUE;
    50ec:	f8c6 50e8 	str.w	r5, [r6, #232]	; 0xe8
    50f0:	e7f7      	b.n	50e2 <xTaskResumeAll+0xae>
						uxPendedTicks = 0;
    50f2:	2200      	movs	r2, #0
    50f4:	4b0a      	ldr	r3, [pc, #40]	; (5120 <xTaskResumeAll+0xec>)
    50f6:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
				if (xYieldPending != pdFALSE) {
    50fa:	4b09      	ldr	r3, [pc, #36]	; (5120 <xTaskResumeAll+0xec>)
    50fc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
    5100:	b15b      	cbz	r3, 511a <xTaskResumeAll+0xe6>
					taskYIELD_IF_USING_PREEMPTION();
    5102:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    5106:	4b0d      	ldr	r3, [pc, #52]	; (513c <xTaskResumeAll+0x108>)
    5108:	601a      	str	r2, [r3, #0]
    510a:	f3bf 8f4f 	dsb	sy
    510e:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
    5112:	2401      	movs	r4, #1
    5114:	e7ae      	b.n	5074 <xTaskResumeAll+0x40>
	BaseType_t xAlreadyYielded = pdFALSE;
    5116:	2400      	movs	r4, #0
    5118:	e7ac      	b.n	5074 <xTaskResumeAll+0x40>
    511a:	2400      	movs	r4, #0
    511c:	e7aa      	b.n	5074 <xTaskResumeAll+0x40>
    511e:	bf00      	nop
    5120:	2000332c 	.word	0x2000332c
    5124:	00003e05 	.word	0x00003e05
    5128:	00003e49 	.word	0x00003e49
    512c:	00003d11 	.word	0x00003d11
    5130:	00003cc5 	.word	0x00003cc5
    5134:	00004bdd 	.word	0x00004bdd
    5138:	00004f0d 	.word	0x00004f0d
    513c:	e000ed04 	.word	0xe000ed04

00005140 <vTaskDelayUntil>:
{
    5140:	b538      	push	{r3, r4, r5, lr}
	configASSERT(pxPreviousWakeTime);
    5142:	b150      	cbz	r0, 515a <vTaskDelayUntil+0x1a>
    5144:	4605      	mov	r5, r0
	configASSERT((xTimeIncrement > 0U));
    5146:	b989      	cbnz	r1, 516c <vTaskDelayUntil+0x2c>
    5148:	f04f 0380 	mov.w	r3, #128	; 0x80
    514c:	f383 8811 	msr	BASEPRI, r3
    5150:	f3bf 8f6f 	isb	sy
    5154:	f3bf 8f4f 	dsb	sy
    5158:	e7fe      	b.n	5158 <vTaskDelayUntil+0x18>
    515a:	f04f 0380 	mov.w	r3, #128	; 0x80
    515e:	f383 8811 	msr	BASEPRI, r3
    5162:	f3bf 8f6f 	isb	sy
    5166:	f3bf 8f4f 	dsb	sy
    516a:	e7fe      	b.n	516a <vTaskDelayUntil+0x2a>
	configASSERT(uxSchedulerSuspended == 0);
    516c:	4b1a      	ldr	r3, [pc, #104]	; (51d8 <vTaskDelayUntil+0x98>)
    516e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
    5172:	b143      	cbz	r3, 5186 <vTaskDelayUntil+0x46>
    5174:	f04f 0380 	mov.w	r3, #128	; 0x80
    5178:	f383 8811 	msr	BASEPRI, r3
    517c:	f3bf 8f6f 	isb	sy
    5180:	f3bf 8f4f 	dsb	sy
    5184:	e7fe      	b.n	5184 <vTaskDelayUntil+0x44>
    5186:	460c      	mov	r4, r1
	vTaskSuspendAll();
    5188:	4b14      	ldr	r3, [pc, #80]	; (51dc <vTaskDelayUntil+0x9c>)
    518a:	4798      	blx	r3
		const TickType_t xConstTickCount = xTickCount;
    518c:	4b12      	ldr	r3, [pc, #72]	; (51d8 <vTaskDelayUntil+0x98>)
    518e:	f8d3 0094 	ldr.w	r0, [r3, #148]	; 0x94
		xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
    5192:	682a      	ldr	r2, [r5, #0]
    5194:	4414      	add	r4, r2
		if (xConstTickCount < *pxPreviousWakeTime) {
    5196:	4290      	cmp	r0, r2
    5198:	d214      	bcs.n	51c4 <vTaskDelayUntil+0x84>
			if ((xTimeToWake < *pxPreviousWakeTime) && (xTimeToWake > xConstTickCount)) {
    519a:	42a2      	cmp	r2, r4
    519c:	d916      	bls.n	51cc <vTaskDelayUntil+0x8c>
		*pxPreviousWakeTime = xTimeToWake;
    519e:	602c      	str	r4, [r5, #0]
		if (xShouldDelay != pdFALSE) {
    51a0:	42a0      	cmp	r0, r4
    51a2:	d203      	bcs.n	51ac <vTaskDelayUntil+0x6c>
			prvAddCurrentTaskToDelayedList(xTimeToWake - xConstTickCount, pdFALSE);
    51a4:	2100      	movs	r1, #0
    51a6:	1a20      	subs	r0, r4, r0
    51a8:	4b0d      	ldr	r3, [pc, #52]	; (51e0 <vTaskDelayUntil+0xa0>)
    51aa:	4798      	blx	r3
	xAlreadyYielded = xTaskResumeAll();
    51ac:	4b0d      	ldr	r3, [pc, #52]	; (51e4 <vTaskDelayUntil+0xa4>)
    51ae:	4798      	blx	r3
	if (xAlreadyYielded == pdFALSE) {
    51b0:	b980      	cbnz	r0, 51d4 <vTaskDelayUntil+0x94>
		portYIELD_WITHIN_API();
    51b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    51b6:	4b0c      	ldr	r3, [pc, #48]	; (51e8 <vTaskDelayUntil+0xa8>)
    51b8:	601a      	str	r2, [r3, #0]
    51ba:	f3bf 8f4f 	dsb	sy
    51be:	f3bf 8f6f 	isb	sy
}
    51c2:	bd38      	pop	{r3, r4, r5, pc}
			if ((xTimeToWake < *pxPreviousWakeTime) || (xTimeToWake > xConstTickCount)) {
    51c4:	42a2      	cmp	r2, r4
    51c6:	d803      	bhi.n	51d0 <vTaskDelayUntil+0x90>
    51c8:	42a0      	cmp	r0, r4
    51ca:	d301      	bcc.n	51d0 <vTaskDelayUntil+0x90>
		*pxPreviousWakeTime = xTimeToWake;
    51cc:	602c      	str	r4, [r5, #0]
    51ce:	e7ed      	b.n	51ac <vTaskDelayUntil+0x6c>
    51d0:	602c      	str	r4, [r5, #0]
    51d2:	e7e7      	b.n	51a4 <vTaskDelayUntil+0x64>
    51d4:	bd38      	pop	{r3, r4, r5, pc}
    51d6:	bf00      	nop
    51d8:	2000332c 	.word	0x2000332c
    51dc:	00004eed 	.word	0x00004eed
    51e0:	00004c09 	.word	0x00004c09
    51e4:	00005035 	.word	0x00005035
    51e8:	e000ed04 	.word	0xe000ed04

000051ec <vTaskDelay>:
{
    51ec:	b510      	push	{r4, lr}
	if (xTicksToDelay > (TickType_t)0U) {
    51ee:	b1b0      	cbz	r0, 521e <vTaskDelay+0x32>
    51f0:	4604      	mov	r4, r0
		configASSERT(uxSchedulerSuspended == 0);
    51f2:	4b0f      	ldr	r3, [pc, #60]	; (5230 <vTaskDelay+0x44>)
    51f4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
    51f8:	b143      	cbz	r3, 520c <vTaskDelay+0x20>
    51fa:	f04f 0380 	mov.w	r3, #128	; 0x80
    51fe:	f383 8811 	msr	BASEPRI, r3
    5202:	f3bf 8f6f 	isb	sy
    5206:	f3bf 8f4f 	dsb	sy
    520a:	e7fe      	b.n	520a <vTaskDelay+0x1e>
		vTaskSuspendAll();
    520c:	4b09      	ldr	r3, [pc, #36]	; (5234 <vTaskDelay+0x48>)
    520e:	4798      	blx	r3
			prvAddCurrentTaskToDelayedList(xTicksToDelay, pdFALSE);
    5210:	2100      	movs	r1, #0
    5212:	4620      	mov	r0, r4
    5214:	4b08      	ldr	r3, [pc, #32]	; (5238 <vTaskDelay+0x4c>)
    5216:	4798      	blx	r3
		xAlreadyYielded = xTaskResumeAll();
    5218:	4b08      	ldr	r3, [pc, #32]	; (523c <vTaskDelay+0x50>)
    521a:	4798      	blx	r3
	if (xAlreadyYielded == pdFALSE) {
    521c:	b938      	cbnz	r0, 522e <vTaskDelay+0x42>
		portYIELD_WITHIN_API();
    521e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    5222:	4b07      	ldr	r3, [pc, #28]	; (5240 <vTaskDelay+0x54>)
    5224:	601a      	str	r2, [r3, #0]
    5226:	f3bf 8f4f 	dsb	sy
    522a:	f3bf 8f6f 	isb	sy
    522e:	bd10      	pop	{r4, pc}
    5230:	2000332c 	.word	0x2000332c
    5234:	00004eed 	.word	0x00004eed
    5238:	00004c09 	.word	0x00004c09
    523c:	00005035 	.word	0x00005035
    5240:	e000ed04 	.word	0xe000ed04

00005244 <vTaskSwitchContext>:
	if (uxSchedulerSuspended != (UBaseType_t)pdFALSE) {
    5244:	4b2c      	ldr	r3, [pc, #176]	; (52f8 <vTaskSwitchContext+0xb4>)
    5246:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
    524a:	bb8b      	cbnz	r3, 52b0 <vTaskSwitchContext+0x6c>
{
    524c:	b510      	push	{r4, lr}
		xYieldPending = pdFALSE;
    524e:	4b2a      	ldr	r3, [pc, #168]	; (52f8 <vTaskSwitchContext+0xb4>)
    5250:	2200      	movs	r2, #0
    5252:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
		taskCHECK_FOR_STACK_OVERFLOW();
    5256:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
    525a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    525e:	6812      	ldr	r2, [r2, #0]
    5260:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    5262:	429a      	cmp	r2, r3
    5264:	d807      	bhi.n	5276 <vTaskSwitchContext+0x32>
    5266:	4b24      	ldr	r3, [pc, #144]	; (52f8 <vTaskSwitchContext+0xb4>)
    5268:	f8d3 0098 	ldr.w	r0, [r3, #152]	; 0x98
    526c:	f8d3 1098 	ldr.w	r1, [r3, #152]	; 0x98
    5270:	3134      	adds	r1, #52	; 0x34
    5272:	4b22      	ldr	r3, [pc, #136]	; (52fc <vTaskSwitchContext+0xb8>)
    5274:	4798      	blx	r3
		taskSELECT_HIGHEST_PRIORITY_TASK();
    5276:	4a20      	ldr	r2, [pc, #128]	; (52f8 <vTaskSwitchContext+0xb4>)
    5278:	f8d2 30d4 	ldr.w	r3, [r2, #212]	; 0xd4
    527c:	eb03 0183 	add.w	r1, r3, r3, lsl #2
    5280:	eb02 0281 	add.w	r2, r2, r1, lsl #2
    5284:	6a92      	ldr	r2, [r2, #40]	; 0x28
    5286:	b9c2      	cbnz	r2, 52ba <vTaskSwitchContext+0x76>
    5288:	b14b      	cbz	r3, 529e <vTaskSwitchContext+0x5a>
    528a:	491b      	ldr	r1, [pc, #108]	; (52f8 <vTaskSwitchContext+0xb4>)
    528c:	3b01      	subs	r3, #1
    528e:	eb03 0283 	add.w	r2, r3, r3, lsl #2
    5292:	eb01 0282 	add.w	r2, r1, r2, lsl #2
    5296:	6a92      	ldr	r2, [r2, #40]	; 0x28
    5298:	b97a      	cbnz	r2, 52ba <vTaskSwitchContext+0x76>
    529a:	2b00      	cmp	r3, #0
    529c:	d1f6      	bne.n	528c <vTaskSwitchContext+0x48>
    529e:	f04f 0380 	mov.w	r3, #128	; 0x80
    52a2:	f383 8811 	msr	BASEPRI, r3
    52a6:	f3bf 8f6f 	isb	sy
    52aa:	f3bf 8f4f 	dsb	sy
    52ae:	e7fe      	b.n	52ae <vTaskSwitchContext+0x6a>
		xYieldPending = pdTRUE;
    52b0:	2201      	movs	r2, #1
    52b2:	4b11      	ldr	r3, [pc, #68]	; (52f8 <vTaskSwitchContext+0xb4>)
    52b4:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
    52b8:	4770      	bx	lr
		taskSELECT_HIGHEST_PRIORITY_TASK();
    52ba:	4a0f      	ldr	r2, [pc, #60]	; (52f8 <vTaskSwitchContext+0xb4>)
    52bc:	0099      	lsls	r1, r3, #2
    52be:	18c8      	adds	r0, r1, r3
    52c0:	eb02 0080 	add.w	r0, r2, r0, lsl #2
    52c4:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
    52c6:	6864      	ldr	r4, [r4, #4]
    52c8:	62c4      	str	r4, [r0, #44]	; 0x2c
    52ca:	4419      	add	r1, r3
    52cc:	4602      	mov	r2, r0
    52ce:	3230      	adds	r2, #48	; 0x30
    52d0:	4294      	cmp	r4, r2
    52d2:	d00b      	beq.n	52ec <vTaskSwitchContext+0xa8>
    52d4:	4a08      	ldr	r2, [pc, #32]	; (52f8 <vTaskSwitchContext+0xb4>)
    52d6:	eb03 0183 	add.w	r1, r3, r3, lsl #2
    52da:	eb02 0181 	add.w	r1, r2, r1, lsl #2
    52de:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
    52e0:	68c9      	ldr	r1, [r1, #12]
    52e2:	f8c2 1098 	str.w	r1, [r2, #152]	; 0x98
    52e6:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
    52ea:	bd10      	pop	{r4, pc}
    52ec:	6860      	ldr	r0, [r4, #4]
    52ee:	4a02      	ldr	r2, [pc, #8]	; (52f8 <vTaskSwitchContext+0xb4>)
    52f0:	eb02 0281 	add.w	r2, r2, r1, lsl #2
    52f4:	62d0      	str	r0, [r2, #44]	; 0x2c
    52f6:	e7ed      	b.n	52d4 <vTaskSwitchContext+0x90>
    52f8:	2000332c 	.word	0x2000332c
    52fc:	000002d1 	.word	0x000002d1

00005300 <vTaskPlaceOnEventList>:
	configASSERT(pxEventList);
    5300:	b940      	cbnz	r0, 5314 <vTaskPlaceOnEventList+0x14>
    5302:	f04f 0380 	mov.w	r3, #128	; 0x80
    5306:	f383 8811 	msr	BASEPRI, r3
    530a:	f3bf 8f6f 	isb	sy
    530e:	f3bf 8f4f 	dsb	sy
    5312:	e7fe      	b.n	5312 <vTaskPlaceOnEventList+0x12>
{
    5314:	b510      	push	{r4, lr}
    5316:	460c      	mov	r4, r1
	vListInsert(pxEventList, &(pxCurrentTCB->xEventListItem));
    5318:	4b05      	ldr	r3, [pc, #20]	; (5330 <vTaskPlaceOnEventList+0x30>)
    531a:	f8d3 1098 	ldr.w	r1, [r3, #152]	; 0x98
    531e:	3118      	adds	r1, #24
    5320:	4b04      	ldr	r3, [pc, #16]	; (5334 <vTaskPlaceOnEventList+0x34>)
    5322:	4798      	blx	r3
	prvAddCurrentTaskToDelayedList(xTicksToWait, pdTRUE);
    5324:	2101      	movs	r1, #1
    5326:	4620      	mov	r0, r4
    5328:	4b03      	ldr	r3, [pc, #12]	; (5338 <vTaskPlaceOnEventList+0x38>)
    532a:	4798      	blx	r3
    532c:	bd10      	pop	{r4, pc}
    532e:	bf00      	nop
    5330:	2000332c 	.word	0x2000332c
    5334:	00003cdd 	.word	0x00003cdd
    5338:	00004c09 	.word	0x00004c09

0000533c <vTaskPlaceOnEventListRestricted>:
{
    533c:	b538      	push	{r3, r4, r5, lr}
	configASSERT(pxEventList);
    533e:	b180      	cbz	r0, 5362 <vTaskPlaceOnEventListRestricted+0x26>
    5340:	4614      	mov	r4, r2
    5342:	460d      	mov	r5, r1
	vListInsertEnd(pxEventList, &(pxCurrentTCB->xEventListItem));
    5344:	4b0b      	ldr	r3, [pc, #44]	; (5374 <vTaskPlaceOnEventListRestricted+0x38>)
    5346:	f8d3 1098 	ldr.w	r1, [r3, #152]	; 0x98
    534a:	3118      	adds	r1, #24
    534c:	4b0a      	ldr	r3, [pc, #40]	; (5378 <vTaskPlaceOnEventListRestricted+0x3c>)
    534e:	4798      	blx	r3
		xTicksToWait = portMAX_DELAY;
    5350:	2c00      	cmp	r4, #0
	prvAddCurrentTaskToDelayedList(xTicksToWait, xWaitIndefinitely);
    5352:	4621      	mov	r1, r4
    5354:	bf0c      	ite	eq
    5356:	4628      	moveq	r0, r5
    5358:	f04f 30ff 	movne.w	r0, #4294967295
    535c:	4b07      	ldr	r3, [pc, #28]	; (537c <vTaskPlaceOnEventListRestricted+0x40>)
    535e:	4798      	blx	r3
    5360:	bd38      	pop	{r3, r4, r5, pc}
    5362:	f04f 0380 	mov.w	r3, #128	; 0x80
    5366:	f383 8811 	msr	BASEPRI, r3
    536a:	f3bf 8f6f 	isb	sy
    536e:	f3bf 8f4f 	dsb	sy
    5372:	e7fe      	b.n	5372 <vTaskPlaceOnEventListRestricted+0x36>
    5374:	2000332c 	.word	0x2000332c
    5378:	00003cc5 	.word	0x00003cc5
    537c:	00004c09 	.word	0x00004c09

00005380 <xTaskRemoveFromEventList>:
{
    5380:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = (TCB_t *)listGET_OWNER_OF_HEAD_ENTRY(pxEventList);
    5382:	68c3      	ldr	r3, [r0, #12]
    5384:	68dc      	ldr	r4, [r3, #12]
	configASSERT(pxUnblockedTCB);
    5386:	2c00      	cmp	r4, #0
    5388:	d02a      	beq.n	53e0 <xTaskRemoveFromEventList+0x60>
	(void)uxListRemove(&(pxUnblockedTCB->xEventListItem));
    538a:	f104 0518 	add.w	r5, r4, #24
    538e:	4628      	mov	r0, r5
    5390:	4b1a      	ldr	r3, [pc, #104]	; (53fc <xTaskRemoveFromEventList+0x7c>)
    5392:	4798      	blx	r3
	if (uxSchedulerSuspended == (UBaseType_t)pdFALSE) {
    5394:	4b1a      	ldr	r3, [pc, #104]	; (5400 <xTaskRemoveFromEventList+0x80>)
    5396:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
    539a:	bb53      	cbnz	r3, 53f2 <xTaskRemoveFromEventList+0x72>
		(void)uxListRemove(&(pxUnblockedTCB->xStateListItem));
    539c:	1d25      	adds	r5, r4, #4
    539e:	4628      	mov	r0, r5
    53a0:	4b16      	ldr	r3, [pc, #88]	; (53fc <xTaskRemoveFromEventList+0x7c>)
    53a2:	4798      	blx	r3
		prvAddTaskToReadyList(pxUnblockedTCB);
    53a4:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
    53a6:	4b16      	ldr	r3, [pc, #88]	; (5400 <xTaskRemoveFromEventList+0x80>)
    53a8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
    53ac:	4298      	cmp	r0, r3
    53ae:	bf84      	itt	hi
    53b0:	4b13      	ldrhi	r3, [pc, #76]	; (5400 <xTaskRemoveFromEventList+0x80>)
    53b2:	f8c3 00d4 	strhi.w	r0, [r3, #212]	; 0xd4
    53b6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
    53ba:	4629      	mov	r1, r5
    53bc:	4b11      	ldr	r3, [pc, #68]	; (5404 <xTaskRemoveFromEventList+0x84>)
    53be:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    53c2:	4b11      	ldr	r3, [pc, #68]	; (5408 <xTaskRemoveFromEventList+0x88>)
    53c4:	4798      	blx	r3
	if (pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority) {
    53c6:	4b0e      	ldr	r3, [pc, #56]	; (5400 <xTaskRemoveFromEventList+0x80>)
    53c8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    53cc:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    53ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    53d0:	429a      	cmp	r2, r3
		xYieldPending = pdTRUE;
    53d2:	bf83      	ittte	hi
    53d4:	2001      	movhi	r0, #1
    53d6:	4b0a      	ldrhi	r3, [pc, #40]	; (5400 <xTaskRemoveFromEventList+0x80>)
    53d8:	f8c3 00e8 	strhi.w	r0, [r3, #232]	; 0xe8
		xReturn = pdFALSE;
    53dc:	2000      	movls	r0, #0
}
    53de:	bd38      	pop	{r3, r4, r5, pc}
    53e0:	f04f 0380 	mov.w	r3, #128	; 0x80
    53e4:	f383 8811 	msr	BASEPRI, r3
    53e8:	f3bf 8f6f 	isb	sy
    53ec:	f3bf 8f4f 	dsb	sy
    53f0:	e7fe      	b.n	53f0 <xTaskRemoveFromEventList+0x70>
		vListInsertEnd(&(xPendingReadyList), &(pxUnblockedTCB->xEventListItem));
    53f2:	4629      	mov	r1, r5
    53f4:	4805      	ldr	r0, [pc, #20]	; (540c <xTaskRemoveFromEventList+0x8c>)
    53f6:	4b04      	ldr	r3, [pc, #16]	; (5408 <xTaskRemoveFromEventList+0x88>)
    53f8:	4798      	blx	r3
    53fa:	e7e4      	b.n	53c6 <xTaskRemoveFromEventList+0x46>
    53fc:	00003d11 	.word	0x00003d11
    5400:	2000332c 	.word	0x2000332c
    5404:	20003354 	.word	0x20003354
    5408:	00003cc5 	.word	0x00003cc5
    540c:	20003340 	.word	0x20003340

00005410 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount  = xNumOfOverflows;
    5410:	4b03      	ldr	r3, [pc, #12]	; (5420 <vTaskInternalSetTimeOutState+0x10>)
    5412:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
    5416:	6002      	str	r2, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
    5418:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
    541c:	6043      	str	r3, [r0, #4]
    541e:	4770      	bx	lr
    5420:	2000332c 	.word	0x2000332c

00005424 <xTaskCheckForTimeOut>:
	configASSERT(pxTimeOut);
    5424:	b1f8      	cbz	r0, 5466 <xTaskCheckForTimeOut+0x42>
{
    5426:	b570      	push	{r4, r5, r6, lr}
    5428:	4605      	mov	r5, r0
	configASSERT(pxTicksToWait);
    542a:	b329      	cbz	r1, 5478 <xTaskCheckForTimeOut+0x54>
    542c:	460c      	mov	r4, r1
	taskENTER_CRITICAL();
    542e:	4b1c      	ldr	r3, [pc, #112]	; (54a0 <xTaskCheckForTimeOut+0x7c>)
    5430:	4798      	blx	r3
		const TickType_t xConstTickCount = xTickCount;
    5432:	4b1c      	ldr	r3, [pc, #112]	; (54a4 <xTaskCheckForTimeOut+0x80>)
    5434:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
		const TickType_t xElapsedTime    = xConstTickCount - pxTimeOut->xTimeOnEntering;
    5438:	6869      	ldr	r1, [r5, #4]
		    if (*pxTicksToWait == portMAX_DELAY) {
    543a:	6823      	ldr	r3, [r4, #0]
    543c:	f1b3 3fff 	cmp.w	r3, #4294967295
    5440:	d02a      	beq.n	5498 <xTaskCheckForTimeOut+0x74>
		    if ((xNumOfOverflows != pxTimeOut->xOverflowCount)
    5442:	4818      	ldr	r0, [pc, #96]	; (54a4 <xTaskCheckForTimeOut+0x80>)
    5444:	f8d0 00e0 	ldr.w	r0, [r0, #224]	; 0xe0
    5448:	682e      	ldr	r6, [r5, #0]
    544a:	4286      	cmp	r6, r0
    544c:	d001      	beq.n	5452 <xTaskCheckForTimeOut+0x2e>
		        && (xConstTickCount >= pxTimeOut->xTimeOnEntering)) /*lint !e525 Indentation preferred as is to make
    544e:	428a      	cmp	r2, r1
    5450:	d224      	bcs.n	549c <xTaskCheckForTimeOut+0x78>
		const TickType_t xElapsedTime    = xConstTickCount - pxTimeOut->xTimeOnEntering;
    5452:	1a52      	subs	r2, r2, r1
		} else if (xElapsedTime < *pxTicksToWait) /*lint !e961 Explicit casting is only redundant with some compilers,
    5454:	429a      	cmp	r2, r3
    5456:	d318      	bcc.n	548a <xTaskCheckForTimeOut+0x66>
			*pxTicksToWait = 0;
    5458:	2300      	movs	r3, #0
    545a:	6023      	str	r3, [r4, #0]
			xReturn        = pdTRUE;
    545c:	2401      	movs	r4, #1
	taskEXIT_CRITICAL();
    545e:	4b12      	ldr	r3, [pc, #72]	; (54a8 <xTaskCheckForTimeOut+0x84>)
    5460:	4798      	blx	r3
}
    5462:	4620      	mov	r0, r4
    5464:	bd70      	pop	{r4, r5, r6, pc}
    5466:	f04f 0380 	mov.w	r3, #128	; 0x80
    546a:	f383 8811 	msr	BASEPRI, r3
    546e:	f3bf 8f6f 	isb	sy
    5472:	f3bf 8f4f 	dsb	sy
    5476:	e7fe      	b.n	5476 <xTaskCheckForTimeOut+0x52>
    5478:	f04f 0380 	mov.w	r3, #128	; 0x80
    547c:	f383 8811 	msr	BASEPRI, r3
    5480:	f3bf 8f6f 	isb	sy
    5484:	f3bf 8f4f 	dsb	sy
    5488:	e7fe      	b.n	5488 <xTaskCheckForTimeOut+0x64>
			*pxTicksToWait -= xElapsedTime;
    548a:	1a9b      	subs	r3, r3, r2
    548c:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState(pxTimeOut);
    548e:	4628      	mov	r0, r5
    5490:	4b06      	ldr	r3, [pc, #24]	; (54ac <xTaskCheckForTimeOut+0x88>)
    5492:	4798      	blx	r3
			xReturn = pdFALSE;
    5494:	2400      	movs	r4, #0
    5496:	e7e2      	b.n	545e <xTaskCheckForTimeOut+0x3a>
			xReturn = pdFALSE;
    5498:	2400      	movs	r4, #0
    549a:	e7e0      	b.n	545e <xTaskCheckForTimeOut+0x3a>
			xReturn = pdTRUE;
    549c:	2401      	movs	r4, #1
    549e:	e7de      	b.n	545e <xTaskCheckForTimeOut+0x3a>
    54a0:	00003e05 	.word	0x00003e05
    54a4:	2000332c 	.word	0x2000332c
    54a8:	00003e49 	.word	0x00003e49
    54ac:	00005411 	.word	0x00005411

000054b0 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
    54b0:	2201      	movs	r2, #1
    54b2:	4b02      	ldr	r3, [pc, #8]	; (54bc <vTaskMissedYield+0xc>)
    54b4:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
    54b8:	4770      	bx	lr
    54ba:	bf00      	nop
    54bc:	2000332c 	.word	0x2000332c

000054c0 <xTaskGetSchedulerState>:
	if (xSchedulerRunning == pdFALSE) {
    54c0:	4b06      	ldr	r3, [pc, #24]	; (54dc <xTaskGetSchedulerState+0x1c>)
    54c2:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
    54c6:	b13b      	cbz	r3, 54d8 <xTaskGetSchedulerState+0x18>
		if (uxSchedulerSuspended == (UBaseType_t)pdFALSE) {
    54c8:	4b04      	ldr	r3, [pc, #16]	; (54dc <xTaskGetSchedulerState+0x1c>)
    54ca:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
			xReturn = taskSCHEDULER_SUSPENDED;
    54ce:	2b00      	cmp	r3, #0
    54d0:	bf0c      	ite	eq
    54d2:	2002      	moveq	r0, #2
    54d4:	2000      	movne	r0, #0
    54d6:	4770      	bx	lr
		xReturn = taskSCHEDULER_NOT_STARTED;
    54d8:	2001      	movs	r0, #1
}
    54da:	4770      	bx	lr
    54dc:	2000332c 	.word	0x2000332c

000054e0 <xTaskPriorityInherit>:
	if (pxMutexHolder != NULL) {
    54e0:	2800      	cmp	r0, #0
    54e2:	d045      	beq.n	5570 <xTaskPriorityInherit+0x90>
{
    54e4:	b538      	push	{r3, r4, r5, lr}
    54e6:	4605      	mov	r5, r0
		if (pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority) {
    54e8:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
    54ea:	4922      	ldr	r1, [pc, #136]	; (5574 <xTaskPriorityInherit+0x94>)
    54ec:	f8d1 1098 	ldr.w	r1, [r1, #152]	; 0x98
    54f0:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
    54f2:	428a      	cmp	r2, r1
    54f4:	d232      	bcs.n	555c <xTaskPriorityInherit+0x7c>
			if ((listGET_LIST_ITEM_VALUE(&(pxMutexHolderTCB->xEventListItem)) & taskEVENT_LIST_ITEM_VALUE_IN_USE)
    54f6:	6981      	ldr	r1, [r0, #24]
    54f8:	2900      	cmp	r1, #0
    54fa:	db06      	blt.n	550a <xTaskPriorityInherit+0x2a>
				listSET_LIST_ITEM_VALUE(
    54fc:	491d      	ldr	r1, [pc, #116]	; (5574 <xTaskPriorityInherit+0x94>)
    54fe:	f8d1 1098 	ldr.w	r1, [r1, #152]	; 0x98
    5502:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
    5504:	f1c1 0105 	rsb	r1, r1, #5
    5508:	6181      	str	r1, [r0, #24]
			if (listIS_CONTAINED_WITHIN(&(pxReadyTasksLists[pxMutexHolderTCB->uxPriority]),
    550a:	eb02 0282 	add.w	r2, r2, r2, lsl #2
    550e:	491a      	ldr	r1, [pc, #104]	; (5578 <xTaskPriorityInherit+0x98>)
    5510:	eb01 0282 	add.w	r2, r1, r2, lsl #2
    5514:	6969      	ldr	r1, [r5, #20]
    5516:	4291      	cmp	r1, r2
    5518:	d006      	beq.n	5528 <xTaskPriorityInherit+0x48>
				pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
    551a:	4a16      	ldr	r2, [pc, #88]	; (5574 <xTaskPriorityInherit+0x94>)
    551c:	f8d2 2098 	ldr.w	r2, [r2, #152]	; 0x98
    5520:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    5522:	62ea      	str	r2, [r5, #44]	; 0x2c
			xReturn = pdTRUE;
    5524:	2001      	movs	r0, #1
    5526:	bd38      	pop	{r3, r4, r5, pc}
				if (uxListRemove(&(pxMutexHolderTCB->xStateListItem)) == (UBaseType_t)0) {
    5528:	1d2c      	adds	r4, r5, #4
    552a:	4620      	mov	r0, r4
    552c:	4b13      	ldr	r3, [pc, #76]	; (557c <xTaskPriorityInherit+0x9c>)
    552e:	4798      	blx	r3
				pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
    5530:	4b10      	ldr	r3, [pc, #64]	; (5574 <xTaskPriorityInherit+0x94>)
    5532:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
    5536:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
    5538:	62e8      	str	r0, [r5, #44]	; 0x2c
				prvAddTaskToReadyList(pxMutexHolderTCB);
    553a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
    553e:	4298      	cmp	r0, r3
    5540:	bf84      	itt	hi
    5542:	4b0c      	ldrhi	r3, [pc, #48]	; (5574 <xTaskPriorityInherit+0x94>)
    5544:	f8c3 00d4 	strhi.w	r0, [r3, #212]	; 0xd4
    5548:	eb00 0080 	add.w	r0, r0, r0, lsl #2
    554c:	4621      	mov	r1, r4
    554e:	4b0a      	ldr	r3, [pc, #40]	; (5578 <xTaskPriorityInherit+0x98>)
    5550:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    5554:	4b0a      	ldr	r3, [pc, #40]	; (5580 <xTaskPriorityInherit+0xa0>)
    5556:	4798      	blx	r3
			xReturn = pdTRUE;
    5558:	2001      	movs	r0, #1
    555a:	bd38      	pop	{r3, r4, r5, pc}
			if (pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority) {
    555c:	4a05      	ldr	r2, [pc, #20]	; (5574 <xTaskPriorityInherit+0x94>)
    555e:	f8d2 2098 	ldr.w	r2, [r2, #152]	; 0x98
    5562:	6c40      	ldr	r0, [r0, #68]	; 0x44
    5564:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    5566:	4298      	cmp	r0, r3
    5568:	bf2c      	ite	cs
    556a:	2000      	movcs	r0, #0
    556c:	2001      	movcc	r0, #1
    556e:	bd38      	pop	{r3, r4, r5, pc}
	BaseType_t   xReturn          = pdFALSE;
    5570:	2000      	movs	r0, #0
	return xReturn;
    5572:	4770      	bx	lr
    5574:	2000332c 	.word	0x2000332c
    5578:	20003354 	.word	0x20003354
    557c:	00003d11 	.word	0x00003d11
    5580:	00003cc5 	.word	0x00003cc5

00005584 <xTaskPriorityDisinherit>:
	if (pxMutexHolder != NULL) {
    5584:	2800      	cmp	r0, #0
    5586:	d03c      	beq.n	5602 <xTaskPriorityDisinherit+0x7e>
{
    5588:	b538      	push	{r3, r4, r5, lr}
    558a:	4604      	mov	r4, r0
		configASSERT(pxTCB == pxCurrentTCB);
    558c:	4a20      	ldr	r2, [pc, #128]	; (5610 <xTaskPriorityDisinherit+0x8c>)
    558e:	f8d2 2098 	ldr.w	r2, [r2, #152]	; 0x98
    5592:	4290      	cmp	r0, r2
    5594:	d008      	beq.n	55a8 <xTaskPriorityDisinherit+0x24>
    5596:	f04f 0380 	mov.w	r3, #128	; 0x80
    559a:	f383 8811 	msr	BASEPRI, r3
    559e:	f3bf 8f6f 	isb	sy
    55a2:	f3bf 8f4f 	dsb	sy
    55a6:	e7fe      	b.n	55a6 <xTaskPriorityDisinherit+0x22>
		configASSERT(pxTCB->uxMutexesHeld);
    55a8:	6c82      	ldr	r2, [r0, #72]	; 0x48
    55aa:	b942      	cbnz	r2, 55be <xTaskPriorityDisinherit+0x3a>
    55ac:	f04f 0380 	mov.w	r3, #128	; 0x80
    55b0:	f383 8811 	msr	BASEPRI, r3
    55b4:	f3bf 8f6f 	isb	sy
    55b8:	f3bf 8f4f 	dsb	sy
    55bc:	e7fe      	b.n	55bc <xTaskPriorityDisinherit+0x38>
		(pxTCB->uxMutexesHeld)--;
    55be:	3a01      	subs	r2, #1
    55c0:	6482      	str	r2, [r0, #72]	; 0x48
		if (pxTCB->uxPriority != pxTCB->uxBasePriority) {
    55c2:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
    55c4:	6c61      	ldr	r1, [r4, #68]	; 0x44
    55c6:	4288      	cmp	r0, r1
    55c8:	d01d      	beq.n	5606 <xTaskPriorityDisinherit+0x82>
			if (pxTCB->uxMutexesHeld == (UBaseType_t)0) {
    55ca:	b9f2      	cbnz	r2, 560a <xTaskPriorityDisinherit+0x86>
				if (uxListRemove(&(pxTCB->xStateListItem)) == (UBaseType_t)0) {
    55cc:	1d25      	adds	r5, r4, #4
    55ce:	4628      	mov	r0, r5
    55d0:	4b10      	ldr	r3, [pc, #64]	; (5614 <xTaskPriorityDisinherit+0x90>)
    55d2:	4798      	blx	r3
				pxTCB->uxPriority = pxTCB->uxBasePriority;
    55d4:	6c60      	ldr	r0, [r4, #68]	; 0x44
    55d6:	62e0      	str	r0, [r4, #44]	; 0x2c
				listSET_LIST_ITEM_VALUE(
    55d8:	f1c0 0305 	rsb	r3, r0, #5
    55dc:	61a3      	str	r3, [r4, #24]
				prvAddTaskToReadyList(pxTCB);
    55de:	4b0c      	ldr	r3, [pc, #48]	; (5610 <xTaskPriorityDisinherit+0x8c>)
    55e0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
    55e4:	4298      	cmp	r0, r3
    55e6:	bf84      	itt	hi
    55e8:	4b09      	ldrhi	r3, [pc, #36]	; (5610 <xTaskPriorityDisinherit+0x8c>)
    55ea:	f8c3 00d4 	strhi.w	r0, [r3, #212]	; 0xd4
    55ee:	eb00 0080 	add.w	r0, r0, r0, lsl #2
    55f2:	4629      	mov	r1, r5
    55f4:	4b08      	ldr	r3, [pc, #32]	; (5618 <xTaskPriorityDisinherit+0x94>)
    55f6:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    55fa:	4b08      	ldr	r3, [pc, #32]	; (561c <xTaskPriorityDisinherit+0x98>)
    55fc:	4798      	blx	r3
				xReturn = pdTRUE;
    55fe:	2001      	movs	r0, #1
    5600:	bd38      	pop	{r3, r4, r5, pc}
	BaseType_t   xReturn = pdFALSE;
    5602:	2000      	movs	r0, #0
    5604:	4770      	bx	lr
    5606:	2000      	movs	r0, #0
    5608:	bd38      	pop	{r3, r4, r5, pc}
    560a:	2000      	movs	r0, #0
}
    560c:	bd38      	pop	{r3, r4, r5, pc}
    560e:	bf00      	nop
    5610:	2000332c 	.word	0x2000332c
    5614:	00003d11 	.word	0x00003d11
    5618:	20003354 	.word	0x20003354
    561c:	00003cc5 	.word	0x00003cc5

00005620 <vTaskPriorityDisinheritAfterTimeout>:
	if (pxMutexHolder != NULL) {
    5620:	2800      	cmp	r0, #0
    5622:	d049      	beq.n	56b8 <vTaskPriorityDisinheritAfterTimeout+0x98>
{
    5624:	b538      	push	{r3, r4, r5, lr}
    5626:	4604      	mov	r4, r0
		configASSERT(pxTCB->uxMutexesHeld);
    5628:	6c80      	ldr	r0, [r0, #72]	; 0x48
    562a:	b940      	cbnz	r0, 563e <vTaskPriorityDisinheritAfterTimeout+0x1e>
    562c:	f04f 0380 	mov.w	r3, #128	; 0x80
    5630:	f383 8811 	msr	BASEPRI, r3
    5634:	f3bf 8f6f 	isb	sy
    5638:	f3bf 8f4f 	dsb	sy
    563c:	e7fe      	b.n	563c <vTaskPriorityDisinheritAfterTimeout+0x1c>
    563e:	6c62      	ldr	r2, [r4, #68]	; 0x44
    5640:	428a      	cmp	r2, r1
    5642:	bf38      	it	cc
    5644:	460a      	movcc	r2, r1
		if (pxTCB->uxPriority != uxPriorityToUse) {
    5646:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
    5648:	4291      	cmp	r1, r2
    564a:	d001      	beq.n	5650 <vTaskPriorityDisinheritAfterTimeout+0x30>
			if (pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld) {
    564c:	2801      	cmp	r0, #1
    564e:	d000      	beq.n	5652 <vTaskPriorityDisinheritAfterTimeout+0x32>
    5650:	bd38      	pop	{r3, r4, r5, pc}
				configASSERT(pxTCB != pxCurrentTCB);
    5652:	481a      	ldr	r0, [pc, #104]	; (56bc <vTaskPriorityDisinheritAfterTimeout+0x9c>)
    5654:	f8d0 0098 	ldr.w	r0, [r0, #152]	; 0x98
    5658:	4284      	cmp	r4, r0
    565a:	d108      	bne.n	566e <vTaskPriorityDisinheritAfterTimeout+0x4e>
    565c:	f04f 0380 	mov.w	r3, #128	; 0x80
    5660:	f383 8811 	msr	BASEPRI, r3
    5664:	f3bf 8f6f 	isb	sy
    5668:	f3bf 8f4f 	dsb	sy
    566c:	e7fe      	b.n	566c <vTaskPriorityDisinheritAfterTimeout+0x4c>
				pxTCB->uxPriority     = uxPriorityToUse;
    566e:	62e2      	str	r2, [r4, #44]	; 0x2c
				if ((listGET_LIST_ITEM_VALUE(&(pxTCB->xEventListItem)) & taskEVENT_LIST_ITEM_VALUE_IN_USE) == 0UL) {
    5670:	69a0      	ldr	r0, [r4, #24]
    5672:	2800      	cmp	r0, #0
					listSET_LIST_ITEM_VALUE(&(pxTCB->xEventListItem),
    5674:	bfa4      	itt	ge
    5676:	f1c2 0205 	rsbge	r2, r2, #5
    567a:	61a2      	strge	r2, [r4, #24]
				if (listIS_CONTAINED_WITHIN(&(pxReadyTasksLists[uxPriorityUsedOnEntry]), &(pxTCB->xStateListItem))
    567c:	eb01 0181 	add.w	r1, r1, r1, lsl #2
    5680:	4a0f      	ldr	r2, [pc, #60]	; (56c0 <vTaskPriorityDisinheritAfterTimeout+0xa0>)
    5682:	eb02 0181 	add.w	r1, r2, r1, lsl #2
    5686:	6962      	ldr	r2, [r4, #20]
    5688:	428a      	cmp	r2, r1
    568a:	d1e1      	bne.n	5650 <vTaskPriorityDisinheritAfterTimeout+0x30>
					if (uxListRemove(&(pxTCB->xStateListItem)) == (UBaseType_t)0) {
    568c:	1d25      	adds	r5, r4, #4
    568e:	4628      	mov	r0, r5
    5690:	4b0c      	ldr	r3, [pc, #48]	; (56c4 <vTaskPriorityDisinheritAfterTimeout+0xa4>)
    5692:	4798      	blx	r3
					prvAddTaskToReadyList(pxTCB);
    5694:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
    5696:	4b09      	ldr	r3, [pc, #36]	; (56bc <vTaskPriorityDisinheritAfterTimeout+0x9c>)
    5698:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
    569c:	4298      	cmp	r0, r3
    569e:	bf84      	itt	hi
    56a0:	4b06      	ldrhi	r3, [pc, #24]	; (56bc <vTaskPriorityDisinheritAfterTimeout+0x9c>)
    56a2:	f8c3 00d4 	strhi.w	r0, [r3, #212]	; 0xd4
    56a6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
    56aa:	4629      	mov	r1, r5
    56ac:	4b04      	ldr	r3, [pc, #16]	; (56c0 <vTaskPriorityDisinheritAfterTimeout+0xa0>)
    56ae:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    56b2:	4b05      	ldr	r3, [pc, #20]	; (56c8 <vTaskPriorityDisinheritAfterTimeout+0xa8>)
    56b4:	4798      	blx	r3
}
    56b6:	e7cb      	b.n	5650 <vTaskPriorityDisinheritAfterTimeout+0x30>
    56b8:	4770      	bx	lr
    56ba:	bf00      	nop
    56bc:	2000332c 	.word	0x2000332c
    56c0:	20003354 	.word	0x20003354
    56c4:	00003d11 	.word	0x00003d11
    56c8:	00003cc5 	.word	0x00003cc5

000056cc <pvTaskIncrementMutexHeldCount>:
	if (pxCurrentTCB != NULL) {
    56cc:	4b06      	ldr	r3, [pc, #24]	; (56e8 <pvTaskIncrementMutexHeldCount+0x1c>)
    56ce:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    56d2:	b12b      	cbz	r3, 56e0 <pvTaskIncrementMutexHeldCount+0x14>
		(pxCurrentTCB->uxMutexesHeld)++;
    56d4:	4b04      	ldr	r3, [pc, #16]	; (56e8 <pvTaskIncrementMutexHeldCount+0x1c>)
    56d6:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
    56da:	6c93      	ldr	r3, [r2, #72]	; 0x48
    56dc:	3301      	adds	r3, #1
    56de:	6493      	str	r3, [r2, #72]	; 0x48
	return pxCurrentTCB;
    56e0:	4b01      	ldr	r3, [pc, #4]	; (56e8 <pvTaskIncrementMutexHeldCount+0x1c>)
    56e2:	f8d3 0098 	ldr.w	r0, [r3, #152]	; 0x98
}
    56e6:	4770      	bx	lr
    56e8:	2000332c 	.word	0x2000332c

000056ec <xTaskNotifyWait>:
{
    56ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    56ee:	4607      	mov	r7, r0
    56f0:	460d      	mov	r5, r1
    56f2:	4614      	mov	r4, r2
    56f4:	461e      	mov	r6, r3
	taskENTER_CRITICAL();
    56f6:	4b25      	ldr	r3, [pc, #148]	; (578c <xTaskNotifyWait+0xa0>)
    56f8:	4798      	blx	r3
		if (pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED) {
    56fa:	4b25      	ldr	r3, [pc, #148]	; (5790 <xTaskNotifyWait+0xa4>)
    56fc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    5700:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
    5704:	b2db      	uxtb	r3, r3
    5706:	2b02      	cmp	r3, #2
    5708:	d00c      	beq.n	5724 <xTaskNotifyWait+0x38>
			pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
    570a:	4b21      	ldr	r3, [pc, #132]	; (5790 <xTaskNotifyWait+0xa4>)
    570c:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
    5710:	6cd0      	ldr	r0, [r2, #76]	; 0x4c
    5712:	ea20 0007 	bic.w	r0, r0, r7
    5716:	64d0      	str	r0, [r2, #76]	; 0x4c
			pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
    5718:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    571c:	2201      	movs	r2, #1
    571e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			if (xTicksToWait > (TickType_t)0) {
    5722:	b9e6      	cbnz	r6, 575e <xTaskNotifyWait+0x72>
	taskEXIT_CRITICAL();
    5724:	4b1b      	ldr	r3, [pc, #108]	; (5794 <xTaskNotifyWait+0xa8>)
    5726:	4798      	blx	r3
	taskENTER_CRITICAL();
    5728:	4b18      	ldr	r3, [pc, #96]	; (578c <xTaskNotifyWait+0xa0>)
    572a:	4798      	blx	r3
		if (pulNotificationValue != NULL) {
    572c:	b124      	cbz	r4, 5738 <xTaskNotifyWait+0x4c>
			*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
    572e:	4b18      	ldr	r3, [pc, #96]	; (5790 <xTaskNotifyWait+0xa4>)
    5730:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    5734:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    5736:	6023      	str	r3, [r4, #0]
		if (pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED) {
    5738:	4b15      	ldr	r3, [pc, #84]	; (5790 <xTaskNotifyWait+0xa4>)
    573a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    573e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
    5742:	b2db      	uxtb	r3, r3
    5744:	2b02      	cmp	r3, #2
    5746:	d017      	beq.n	5778 <xTaskNotifyWait+0x8c>
			xReturn = pdFALSE;
    5748:	2400      	movs	r4, #0
		pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
    574a:	4b11      	ldr	r3, [pc, #68]	; (5790 <xTaskNotifyWait+0xa4>)
    574c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    5750:	2200      	movs	r2, #0
    5752:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	taskEXIT_CRITICAL();
    5756:	4b0f      	ldr	r3, [pc, #60]	; (5794 <xTaskNotifyWait+0xa8>)
    5758:	4798      	blx	r3
}
    575a:	4620      	mov	r0, r4
    575c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				prvAddCurrentTaskToDelayedList(xTicksToWait, pdTRUE);
    575e:	4611      	mov	r1, r2
    5760:	4630      	mov	r0, r6
    5762:	4b0d      	ldr	r3, [pc, #52]	; (5798 <xTaskNotifyWait+0xac>)
    5764:	4798      	blx	r3
				portYIELD_WITHIN_API();
    5766:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    576a:	4b0c      	ldr	r3, [pc, #48]	; (579c <xTaskNotifyWait+0xb0>)
    576c:	601a      	str	r2, [r3, #0]
    576e:	f3bf 8f4f 	dsb	sy
    5772:	f3bf 8f6f 	isb	sy
    5776:	e7d5      	b.n	5724 <xTaskNotifyWait+0x38>
			pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
    5778:	4b05      	ldr	r3, [pc, #20]	; (5790 <xTaskNotifyWait+0xa4>)
    577a:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
    577e:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
    5780:	ea23 0505 	bic.w	r5, r3, r5
    5784:	64d5      	str	r5, [r2, #76]	; 0x4c
			xReturn = pdTRUE;
    5786:	2401      	movs	r4, #1
    5788:	e7df      	b.n	574a <xTaskNotifyWait+0x5e>
    578a:	bf00      	nop
    578c:	00003e05 	.word	0x00003e05
    5790:	2000332c 	.word	0x2000332c
    5794:	00003e49 	.word	0x00003e49
    5798:	00004c09 	.word	0x00004c09
    579c:	e000ed04 	.word	0xe000ed04

000057a0 <xTaskGenericNotifyFromISR>:
{
    57a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    57a4:	9e08      	ldr	r6, [sp, #32]
	configASSERT(xTaskToNotify);
    57a6:	b310      	cbz	r0, 57ee <xTaskGenericNotifyFromISR+0x4e>
    57a8:	4604      	mov	r4, r0
    57aa:	4699      	mov	r9, r3
    57ac:	4617      	mov	r7, r2
    57ae:	4688      	mov	r8, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
    57b0:	4b3e      	ldr	r3, [pc, #248]	; (58ac <xTaskGenericNotifyFromISR+0x10c>)
    57b2:	4798      	blx	r3
	__asm volatile("	mrs %0, basepri											\n"
    57b4:	f3ef 8511 	mrs	r5, BASEPRI
    57b8:	f04f 0380 	mov.w	r3, #128	; 0x80
    57bc:	f383 8811 	msr	BASEPRI, r3
    57c0:	f3bf 8f6f 	isb	sy
    57c4:	f3bf 8f4f 	dsb	sy
		if (pulPreviousNotificationValue != NULL) {
    57c8:	f1b9 0f00 	cmp.w	r9, #0
    57cc:	d002      	beq.n	57d4 <xTaskGenericNotifyFromISR+0x34>
			*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
    57ce:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    57d0:	f8c9 3000 	str.w	r3, [r9]
		ucOriginalNotifyState = pxTCB->ucNotifyState;
    57d4:	f894 3050 	ldrb.w	r3, [r4, #80]	; 0x50
    57d8:	b2db      	uxtb	r3, r3
		pxTCB->ucNotifyState  = taskNOTIFICATION_RECEIVED;
    57da:	2202      	movs	r2, #2
    57dc:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
		switch (eAction) {
    57e0:	1e7a      	subs	r2, r7, #1
    57e2:	2a03      	cmp	r2, #3
    57e4:	d810      	bhi.n	5808 <xTaskGenericNotifyFromISR+0x68>
    57e6:	e8df f002 	tbb	[pc, r2]
    57ea:	1c0b      	.short	0x1c0b
    57ec:	2320      	.short	0x2320
	__asm volatile("	mov %0, %1												\n"
    57ee:	f04f 0380 	mov.w	r3, #128	; 0x80
    57f2:	f383 8811 	msr	BASEPRI, r3
    57f6:	f3bf 8f6f 	isb	sy
    57fa:	f3bf 8f4f 	dsb	sy
    57fe:	e7fe      	b.n	57fe <xTaskGenericNotifyFromISR+0x5e>
			pxTCB->ulNotifiedValue |= ulValue;
    5800:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
    5802:	ea42 0208 	orr.w	r2, r2, r8
    5806:	64e2      	str	r2, [r4, #76]	; 0x4c
		if (ucOriginalNotifyState == taskWAITING_NOTIFICATION) {
    5808:	2b01      	cmp	r3, #1
    580a:	d147      	bne.n	589c <xTaskGenericNotifyFromISR+0xfc>
			configASSERT(listLIST_ITEM_CONTAINER(&(pxTCB->xEventListItem)) == NULL);
    580c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    580e:	b1a3      	cbz	r3, 583a <xTaskGenericNotifyFromISR+0x9a>
    5810:	f04f 0380 	mov.w	r3, #128	; 0x80
    5814:	f383 8811 	msr	BASEPRI, r3
    5818:	f3bf 8f6f 	isb	sy
    581c:	f3bf 8f4f 	dsb	sy
    5820:	e7fe      	b.n	5820 <xTaskGenericNotifyFromISR+0x80>
			(pxTCB->ulNotifiedValue)++;
    5822:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
    5824:	3201      	adds	r2, #1
    5826:	64e2      	str	r2, [r4, #76]	; 0x4c
			break;
    5828:	e7ee      	b.n	5808 <xTaskGenericNotifyFromISR+0x68>
			pxTCB->ulNotifiedValue = ulValue;
    582a:	f8c4 804c 	str.w	r8, [r4, #76]	; 0x4c
			break;
    582e:	e7eb      	b.n	5808 <xTaskGenericNotifyFromISR+0x68>
			if (ucOriginalNotifyState != taskNOTIFICATION_RECEIVED) {
    5830:	2b02      	cmp	r3, #2
    5832:	d031      	beq.n	5898 <xTaskGenericNotifyFromISR+0xf8>
				pxTCB->ulNotifiedValue = ulValue;
    5834:	f8c4 804c 	str.w	r8, [r4, #76]	; 0x4c
    5838:	e7e6      	b.n	5808 <xTaskGenericNotifyFromISR+0x68>
			if (uxSchedulerSuspended == (UBaseType_t)pdFALSE) {
    583a:	4b1d      	ldr	r3, [pc, #116]	; (58b0 <xTaskGenericNotifyFromISR+0x110>)
    583c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
    5840:	b9fb      	cbnz	r3, 5882 <xTaskGenericNotifyFromISR+0xe2>
				(void)uxListRemove(&(pxTCB->xStateListItem));
    5842:	1d27      	adds	r7, r4, #4
    5844:	4638      	mov	r0, r7
    5846:	4b1b      	ldr	r3, [pc, #108]	; (58b4 <xTaskGenericNotifyFromISR+0x114>)
    5848:	4798      	blx	r3
				prvAddTaskToReadyList(pxTCB);
    584a:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
    584c:	4b18      	ldr	r3, [pc, #96]	; (58b0 <xTaskGenericNotifyFromISR+0x110>)
    584e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
    5852:	4298      	cmp	r0, r3
    5854:	bf84      	itt	hi
    5856:	4b16      	ldrhi	r3, [pc, #88]	; (58b0 <xTaskGenericNotifyFromISR+0x110>)
    5858:	f8c3 00d4 	strhi.w	r0, [r3, #212]	; 0xd4
    585c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
    5860:	4639      	mov	r1, r7
    5862:	4b15      	ldr	r3, [pc, #84]	; (58b8 <xTaskGenericNotifyFromISR+0x118>)
    5864:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    5868:	4b14      	ldr	r3, [pc, #80]	; (58bc <xTaskGenericNotifyFromISR+0x11c>)
    586a:	4798      	blx	r3
			if (pxTCB->uxPriority > pxCurrentTCB->uxPriority) {
    586c:	4b10      	ldr	r3, [pc, #64]	; (58b0 <xTaskGenericNotifyFromISR+0x110>)
    586e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    5872:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    5874:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    5876:	429a      	cmp	r2, r3
    5878:	d915      	bls.n	58a6 <xTaskGenericNotifyFromISR+0x106>
				if (pxHigherPriorityTaskWoken != NULL) {
    587a:	b146      	cbz	r6, 588e <xTaskGenericNotifyFromISR+0xee>
					*pxHigherPriorityTaskWoken = pdTRUE;
    587c:	2001      	movs	r0, #1
    587e:	6030      	str	r0, [r6, #0]
    5880:	e00d      	b.n	589e <xTaskGenericNotifyFromISR+0xfe>
				vListInsertEnd(&(xPendingReadyList), &(pxTCB->xEventListItem));
    5882:	f104 0118 	add.w	r1, r4, #24
    5886:	480e      	ldr	r0, [pc, #56]	; (58c0 <xTaskGenericNotifyFromISR+0x120>)
    5888:	4b0c      	ldr	r3, [pc, #48]	; (58bc <xTaskGenericNotifyFromISR+0x11c>)
    588a:	4798      	blx	r3
    588c:	e7ee      	b.n	586c <xTaskGenericNotifyFromISR+0xcc>
					xYieldPending = pdTRUE;
    588e:	2001      	movs	r0, #1
    5890:	4b07      	ldr	r3, [pc, #28]	; (58b0 <xTaskGenericNotifyFromISR+0x110>)
    5892:	f8c3 00e8 	str.w	r0, [r3, #232]	; 0xe8
    5896:	e002      	b.n	589e <xTaskGenericNotifyFromISR+0xfe>
				xReturn = pdFAIL;
    5898:	2000      	movs	r0, #0
    589a:	e000      	b.n	589e <xTaskGenericNotifyFromISR+0xfe>
    589c:	2001      	movs	r0, #1
	__asm volatile("	msr basepri, %0	" ::"r"(ulNewMaskValue) : "memory");
    589e:	f385 8811 	msr	BASEPRI, r5
}
    58a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    58a6:	2001      	movs	r0, #1
    58a8:	e7f9      	b.n	589e <xTaskGenericNotifyFromISR+0xfe>
    58aa:	bf00      	nop
    58ac:	0000405d 	.word	0x0000405d
    58b0:	2000332c 	.word	0x2000332c
    58b4:	00003d11 	.word	0x00003d11
    58b8:	20003354 	.word	0x20003354
    58bc:	00003cc5 	.word	0x00003cc5
    58c0:	20003340 	.word	0x20003340

000058c4 <prvInsertTimerInActiveList>:
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList(Timer_t *const pxTimer, const TickType_t xNextExpiryTime,
                                             const TickType_t xTimeNow, const TickType_t xCommandTime)
{
    58c4:	b508      	push	{r3, lr}
	BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE(&(pxTimer->xTimerListItem), xNextExpiryTime);
    58c6:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER(&(pxTimer->xTimerListItem), pxTimer);
    58c8:	6100      	str	r0, [r0, #16]

	if (xNextExpiryTime <= xTimeNow) {
    58ca:	4291      	cmp	r1, r2
    58cc:	d80c      	bhi.n	58e8 <prvInsertTimerInActiveList+0x24>
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if (((TickType_t)(xTimeNow - xCommandTime))
    58ce:	1ad2      	subs	r2, r2, r3
    58d0:	6983      	ldr	r3, [r0, #24]
    58d2:	429a      	cmp	r2, r3
    58d4:	d301      	bcc.n	58da <prvInsertTimerInActiveList+0x16>
		    >= pxTimer->xTimerPeriodInTicks) /*lint !e961 MISRA exception as the casts are only redundant for some
		                                        ports. */
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
    58d6:	2001      	movs	r0, #1
    58d8:	bd08      	pop	{r3, pc}
		} else {
			vListInsert(pxOverflowTimerList, &(pxTimer->xTimerListItem));
    58da:	1d01      	adds	r1, r0, #4
    58dc:	4b09      	ldr	r3, [pc, #36]	; (5904 <prvInsertTimerInActiveList+0x40>)
    58de:	6818      	ldr	r0, [r3, #0]
    58e0:	4b09      	ldr	r3, [pc, #36]	; (5908 <prvInsertTimerInActiveList+0x44>)
    58e2:	4798      	blx	r3
	BaseType_t xProcessTimerNow = pdFALSE;
    58e4:	2000      	movs	r0, #0
    58e6:	bd08      	pop	{r3, pc}
		}
	} else {
		if ((xTimeNow < xCommandTime) && (xNextExpiryTime >= xCommandTime)) {
    58e8:	429a      	cmp	r2, r3
    58ea:	d201      	bcs.n	58f0 <prvInsertTimerInActiveList+0x2c>
    58ec:	4299      	cmp	r1, r3
    58ee:	d206      	bcs.n	58fe <prvInsertTimerInActiveList+0x3a>
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		} else {
			vListInsert(pxCurrentTimerList, &(pxTimer->xTimerListItem));
    58f0:	1d01      	adds	r1, r0, #4
    58f2:	4b04      	ldr	r3, [pc, #16]	; (5904 <prvInsertTimerInActiveList+0x40>)
    58f4:	6858      	ldr	r0, [r3, #4]
    58f6:	4b04      	ldr	r3, [pc, #16]	; (5908 <prvInsertTimerInActiveList+0x44>)
    58f8:	4798      	blx	r3
	BaseType_t xProcessTimerNow = pdFALSE;
    58fa:	2000      	movs	r0, #0
    58fc:	bd08      	pop	{r3, pc}
			xProcessTimerNow = pdTRUE;
    58fe:	2001      	movs	r0, #1
		}
	}

	return xProcessTimerNow;
}
    5900:	bd08      	pop	{r3, pc}
    5902:	bf00      	nop
    5904:	20003418 	.word	0x20003418
    5908:	00003cdd 	.word	0x00003cdd

0000590c <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue(void)
{
    590c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
    590e:	4b0d      	ldr	r3, [pc, #52]	; (5944 <prvCheckForValidListAndQueue+0x38>)
    5910:	4798      	blx	r3
	{
		if (xTimerQueue == NULL) {
    5912:	4b0d      	ldr	r3, [pc, #52]	; (5948 <prvCheckForValidListAndQueue+0x3c>)
    5914:	689b      	ldr	r3, [r3, #8]
    5916:	b113      	cbz	r3, 591e <prvCheckForValidListAndQueue+0x12>
#endif /* configQUEUE_REGISTRY_SIZE */
		} else {
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
    5918:	4b0c      	ldr	r3, [pc, #48]	; (594c <prvCheckForValidListAndQueue+0x40>)
    591a:	4798      	blx	r3
    591c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			vListInitialise(&xActiveTimerList1);
    591e:	4c0a      	ldr	r4, [pc, #40]	; (5948 <prvCheckForValidListAndQueue+0x3c>)
    5920:	f104 060c 	add.w	r6, r4, #12
    5924:	4630      	mov	r0, r6
    5926:	4f0a      	ldr	r7, [pc, #40]	; (5950 <prvCheckForValidListAndQueue+0x44>)
    5928:	47b8      	blx	r7
			vListInitialise(&xActiveTimerList2);
    592a:	f104 0520 	add.w	r5, r4, #32
    592e:	4628      	mov	r0, r5
    5930:	47b8      	blx	r7
			pxCurrentTimerList  = &xActiveTimerList1;
    5932:	6066      	str	r6, [r4, #4]
			pxOverflowTimerList = &xActiveTimerList2;
    5934:	6025      	str	r5, [r4, #0]
				xTimerQueue = xQueueCreate((UBaseType_t)configTIMER_QUEUE_LENGTH, sizeof(DaemonTaskMessage_t));
    5936:	2200      	movs	r2, #0
    5938:	210c      	movs	r1, #12
    593a:	2014      	movs	r0, #20
    593c:	4b05      	ldr	r3, [pc, #20]	; (5954 <prvCheckForValidListAndQueue+0x48>)
    593e:	4798      	blx	r3
    5940:	60a0      	str	r0, [r4, #8]
    5942:	e7e9      	b.n	5918 <prvCheckForValidListAndQueue+0xc>
    5944:	00003e05 	.word	0x00003e05
    5948:	20003418 	.word	0x20003418
    594c:	00003e49 	.word	0x00003e49
    5950:	00003ca9 	.word	0x00003ca9
    5954:	00004459 	.word	0x00004459

00005958 <xTimerCreateTimerTask>:
{
    5958:	b510      	push	{r4, lr}
    595a:	b082      	sub	sp, #8
	prvCheckForValidListAndQueue();
    595c:	4b0d      	ldr	r3, [pc, #52]	; (5994 <xTimerCreateTimerTask+0x3c>)
    595e:	4798      	blx	r3
	if (xTimerQueue != NULL) {
    5960:	4b0d      	ldr	r3, [pc, #52]	; (5998 <xTimerCreateTimerTask+0x40>)
    5962:	689b      	ldr	r3, [r3, #8]
    5964:	b163      	cbz	r3, 5980 <xTimerCreateTimerTask+0x28>
			xReturn = xTaskCreate(prvTimerTask,
    5966:	4b0d      	ldr	r3, [pc, #52]	; (599c <xTimerCreateTimerTask+0x44>)
    5968:	9301      	str	r3, [sp, #4]
    596a:	2303      	movs	r3, #3
    596c:	9300      	str	r3, [sp, #0]
    596e:	2300      	movs	r3, #0
    5970:	2280      	movs	r2, #128	; 0x80
    5972:	490b      	ldr	r1, [pc, #44]	; (59a0 <xTimerCreateTimerTask+0x48>)
    5974:	480b      	ldr	r0, [pc, #44]	; (59a4 <xTimerCreateTimerTask+0x4c>)
    5976:	4c0c      	ldr	r4, [pc, #48]	; (59a8 <xTimerCreateTimerTask+0x50>)
    5978:	47a0      	blx	r4
	configASSERT(xReturn);
    597a:	b108      	cbz	r0, 5980 <xTimerCreateTimerTask+0x28>
}
    597c:	b002      	add	sp, #8
    597e:	bd10      	pop	{r4, pc}
	__asm volatile("	mov %0, %1												\n"
    5980:	f04f 0380 	mov.w	r3, #128	; 0x80
    5984:	f383 8811 	msr	BASEPRI, r3
    5988:	f3bf 8f6f 	isb	sy
    598c:	f3bf 8f4f 	dsb	sy
    5990:	e7fe      	b.n	5990 <xTimerCreateTimerTask+0x38>
    5992:	bf00      	nop
    5994:	0000590d 	.word	0x0000590d
    5998:	20003418 	.word	0x20003418
    599c:	2000344c 	.word	0x2000344c
    59a0:	00007a9c 	.word	0x00007a9c
    59a4:	00005ac5 	.word	0x00005ac5
    59a8:	00004c89 	.word	0x00004c89

000059ac <xTimerGenericCommand>:
	configASSERT(xTimer);
    59ac:	b1d8      	cbz	r0, 59e6 <xTimerGenericCommand+0x3a>
{
    59ae:	b530      	push	{r4, r5, lr}
    59b0:	b085      	sub	sp, #20
    59b2:	4615      	mov	r5, r2
    59b4:	4604      	mov	r4, r0
	if (xTimerQueue != NULL) {
    59b6:	4a14      	ldr	r2, [pc, #80]	; (5a08 <xTimerGenericCommand+0x5c>)
    59b8:	6890      	ldr	r0, [r2, #8]
    59ba:	b310      	cbz	r0, 5a02 <xTimerGenericCommand+0x56>
    59bc:	461a      	mov	r2, r3
		xMessage.xMessageID                       = xCommandID;
    59be:	9101      	str	r1, [sp, #4]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
    59c0:	9502      	str	r5, [sp, #8]
		xMessage.u.xTimerParameters.pxTimer       = (Timer_t *)xTimer;
    59c2:	9403      	str	r4, [sp, #12]
		if (xCommandID < tmrFIRST_FROM_ISR_COMMAND) {
    59c4:	2905      	cmp	r1, #5
    59c6:	dc17      	bgt.n	59f8 <xTimerGenericCommand+0x4c>
			if (xTaskGetSchedulerState() == taskSCHEDULER_RUNNING) {
    59c8:	4b10      	ldr	r3, [pc, #64]	; (5a0c <xTimerGenericCommand+0x60>)
    59ca:	4798      	blx	r3
    59cc:	2802      	cmp	r0, #2
				xReturn = xQueueSendToBack(xTimerQueue, &xMessage, xTicksToWait);
    59ce:	f04f 0300 	mov.w	r3, #0
    59d2:	bf0c      	ite	eq
    59d4:	9a08      	ldreq	r2, [sp, #32]
				xReturn = xQueueSendToBack(xTimerQueue, &xMessage, tmrNO_DELAY);
    59d6:	461a      	movne	r2, r3
    59d8:	a901      	add	r1, sp, #4
    59da:	480b      	ldr	r0, [pc, #44]	; (5a08 <xTimerGenericCommand+0x5c>)
    59dc:	6880      	ldr	r0, [r0, #8]
    59de:	4c0c      	ldr	r4, [pc, #48]	; (5a10 <xTimerGenericCommand+0x64>)
    59e0:	47a0      	blx	r4
}
    59e2:	b005      	add	sp, #20
    59e4:	bd30      	pop	{r4, r5, pc}
    59e6:	f04f 0380 	mov.w	r3, #128	; 0x80
    59ea:	f383 8811 	msr	BASEPRI, r3
    59ee:	f3bf 8f6f 	isb	sy
    59f2:	f3bf 8f4f 	dsb	sy
    59f6:	e7fe      	b.n	59f6 <xTimerGenericCommand+0x4a>
			xReturn = xQueueSendToBackFromISR(xTimerQueue, &xMessage, pxHigherPriorityTaskWoken);
    59f8:	2300      	movs	r3, #0
    59fa:	a901      	add	r1, sp, #4
    59fc:	4c05      	ldr	r4, [pc, #20]	; (5a14 <xTimerGenericCommand+0x68>)
    59fe:	47a0      	blx	r4
    5a00:	e7ef      	b.n	59e2 <xTimerGenericCommand+0x36>
	BaseType_t          xReturn = pdFAIL;
    5a02:	2000      	movs	r0, #0
	return xReturn;
    5a04:	e7ed      	b.n	59e2 <xTimerGenericCommand+0x36>
    5a06:	bf00      	nop
    5a08:	20003418 	.word	0x20003418
    5a0c:	000054c1 	.word	0x000054c1
    5a10:	000044b1 	.word	0x000044b1
    5a14:	000046b9 	.word	0x000046b9

00005a18 <prvSampleTimeNow>:
{
    5a18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    5a1c:	b082      	sub	sp, #8
    5a1e:	4680      	mov	r8, r0
	xTimeNow = xTaskGetTickCount();
    5a20:	4b23      	ldr	r3, [pc, #140]	; (5ab0 <prvSampleTimeNow+0x98>)
    5a22:	4798      	blx	r3
    5a24:	4607      	mov	r7, r0
	if (xTimeNow < xLastTime) {
    5a26:	4b23      	ldr	r3, [pc, #140]	; (5ab4 <prvSampleTimeNow+0x9c>)
    5a28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    5a2a:	4298      	cmp	r0, r3
    5a2c:	d319      	bcc.n	5a62 <prvSampleTimeNow+0x4a>
		*pxTimerListsWereSwitched = pdFALSE;
    5a2e:	2300      	movs	r3, #0
    5a30:	f8c8 3000 	str.w	r3, [r8]
	xLastTime = xTimeNow;
    5a34:	4b1f      	ldr	r3, [pc, #124]	; (5ab4 <prvSampleTimeNow+0x9c>)
    5a36:	639f      	str	r7, [r3, #56]	; 0x38
}
    5a38:	4638      	mov	r0, r7
    5a3a:	b002      	add	sp, #8
    5a3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				    = xTimerGenericCommand(pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY);
    5a40:	2100      	movs	r1, #0
    5a42:	9100      	str	r1, [sp, #0]
    5a44:	460b      	mov	r3, r1
    5a46:	4652      	mov	r2, sl
    5a48:	4620      	mov	r0, r4
    5a4a:	4c1b      	ldr	r4, [pc, #108]	; (5ab8 <prvSampleTimeNow+0xa0>)
    5a4c:	47a0      	blx	r4
				configASSERT(xResult);
    5a4e:	b950      	cbnz	r0, 5a66 <prvSampleTimeNow+0x4e>
    5a50:	f04f 0380 	mov.w	r3, #128	; 0x80
    5a54:	f383 8811 	msr	BASEPRI, r3
    5a58:	f3bf 8f6f 	isb	sy
    5a5c:	f3bf 8f4f 	dsb	sy
    5a60:	e7fe      	b.n	5a60 <prvSampleTimeNow+0x48>
	while (listLIST_IS_EMPTY(pxCurrentTimerList) == pdFALSE) {
    5a62:	4d14      	ldr	r5, [pc, #80]	; (5ab4 <prvSampleTimeNow+0x9c>)
		(void)uxListRemove(&(pxTimer->xTimerListItem));
    5a64:	4e15      	ldr	r6, [pc, #84]	; (5abc <prvSampleTimeNow+0xa4>)
	while (listLIST_IS_EMPTY(pxCurrentTimerList) == pdFALSE) {
    5a66:	686b      	ldr	r3, [r5, #4]
    5a68:	681a      	ldr	r2, [r3, #0]
    5a6a:	b1c2      	cbz	r2, 5a9e <prvSampleTimeNow+0x86>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY(pxCurrentTimerList);
    5a6c:	68db      	ldr	r3, [r3, #12]
    5a6e:	f8d3 a000 	ldr.w	sl, [r3]
		pxTimer = (Timer_t *)listGET_OWNER_OF_HEAD_ENTRY(pxCurrentTimerList);
    5a72:	68dc      	ldr	r4, [r3, #12]
		(void)uxListRemove(&(pxTimer->xTimerListItem));
    5a74:	f104 0904 	add.w	r9, r4, #4
    5a78:	4648      	mov	r0, r9
    5a7a:	47b0      	blx	r6
		pxTimer->pxCallbackFunction((TimerHandle_t)pxTimer);
    5a7c:	6a63      	ldr	r3, [r4, #36]	; 0x24
    5a7e:	4620      	mov	r0, r4
    5a80:	4798      	blx	r3
		if (pxTimer->uxAutoReload == (UBaseType_t)pdTRUE) {
    5a82:	69e3      	ldr	r3, [r4, #28]
    5a84:	2b01      	cmp	r3, #1
    5a86:	d1ee      	bne.n	5a66 <prvSampleTimeNow+0x4e>
			xReloadTime = (xNextExpireTime + pxTimer->xTimerPeriodInTicks);
    5a88:	69a3      	ldr	r3, [r4, #24]
    5a8a:	4453      	add	r3, sl
			if (xReloadTime > xNextExpireTime) {
    5a8c:	459a      	cmp	sl, r3
    5a8e:	d2d7      	bcs.n	5a40 <prvSampleTimeNow+0x28>
				listSET_LIST_ITEM_VALUE(&(pxTimer->xTimerListItem), xReloadTime);
    5a90:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER(&(pxTimer->xTimerListItem), pxTimer);
    5a92:	6124      	str	r4, [r4, #16]
				vListInsert(pxCurrentTimerList, &(pxTimer->xTimerListItem));
    5a94:	4649      	mov	r1, r9
    5a96:	6868      	ldr	r0, [r5, #4]
    5a98:	4b09      	ldr	r3, [pc, #36]	; (5ac0 <prvSampleTimeNow+0xa8>)
    5a9a:	4798      	blx	r3
    5a9c:	e7e3      	b.n	5a66 <prvSampleTimeNow+0x4e>
	pxCurrentTimerList  = pxOverflowTimerList;
    5a9e:	4a05      	ldr	r2, [pc, #20]	; (5ab4 <prvSampleTimeNow+0x9c>)
    5aa0:	6811      	ldr	r1, [r2, #0]
    5aa2:	6051      	str	r1, [r2, #4]
	pxOverflowTimerList = pxTemp;
    5aa4:	6013      	str	r3, [r2, #0]
		*pxTimerListsWereSwitched = pdTRUE;
    5aa6:	2301      	movs	r3, #1
    5aa8:	f8c8 3000 	str.w	r3, [r8]
    5aac:	e7c2      	b.n	5a34 <prvSampleTimeNow+0x1c>
    5aae:	bf00      	nop
    5ab0:	00004f01 	.word	0x00004f01
    5ab4:	20003418 	.word	0x20003418
    5ab8:	000059ad 	.word	0x000059ad
    5abc:	00003d11 	.word	0x00003d11
    5ac0:	00003cdd 	.word	0x00003cdd

00005ac4 <prvTimerTask>:
{
    5ac4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    5ac8:	b086      	sub	sp, #24
	*pxListWasEmpty = listLIST_IS_EMPTY(pxCurrentTimerList);
    5aca:	4c65      	ldr	r4, [pc, #404]	; (5c60 <prvTimerTask+0x19c>)
			(void)xTaskResumeAll();
    5acc:	4f65      	ldr	r7, [pc, #404]	; (5c64 <prvTimerTask+0x1a0>)
					portYIELD_WITHIN_API();
    5ace:	f8df 91b4 	ldr.w	r9, [pc, #436]	; 5c84 <prvTimerTask+0x1c0>
	(void)uxListRemove(&(pxTimer->xTimerListItem));
    5ad2:	f8df 81b4 	ldr.w	r8, [pc, #436]	; 5c88 <prvTimerTask+0x1c4>
	*pxListWasEmpty = listLIST_IS_EMPTY(pxCurrentTimerList);
    5ad6:	6863      	ldr	r3, [r4, #4]
    5ad8:	681a      	ldr	r2, [r3, #0]
	if (*pxListWasEmpty == pdFALSE) {
    5ada:	b172      	cbz	r2, 5afa <prvTimerTask+0x36>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY(pxCurrentTimerList);
    5adc:	68db      	ldr	r3, [r3, #12]
    5ade:	681d      	ldr	r5, [r3, #0]
	vTaskSuspendAll();
    5ae0:	4b61      	ldr	r3, [pc, #388]	; (5c68 <prvTimerTask+0x1a4>)
    5ae2:	4798      	blx	r3
		xTimeNow = prvSampleTimeNow(&xTimerListsWereSwitched);
    5ae4:	a803      	add	r0, sp, #12
    5ae6:	4b61      	ldr	r3, [pc, #388]	; (5c6c <prvTimerTask+0x1a8>)
    5ae8:	4798      	blx	r3
    5aea:	4606      	mov	r6, r0
		if (xTimerListsWereSwitched == pdFALSE) {
    5aec:	9b03      	ldr	r3, [sp, #12]
    5aee:	2b00      	cmp	r3, #0
    5af0:	d179      	bne.n	5be6 <prvTimerTask+0x122>
			if ((xListWasEmpty == pdFALSE) && (xNextExpireTime <= xTimeNow)) {
    5af2:	42a8      	cmp	r0, r5
    5af4:	d24a      	bcs.n	5b8c <prvTimerTask+0xc8>
    5af6:	2200      	movs	r2, #0
    5af8:	e00e      	b.n	5b18 <prvTimerTask+0x54>
	vTaskSuspendAll();
    5afa:	4b5b      	ldr	r3, [pc, #364]	; (5c68 <prvTimerTask+0x1a4>)
    5afc:	4798      	blx	r3
		xTimeNow = prvSampleTimeNow(&xTimerListsWereSwitched);
    5afe:	a803      	add	r0, sp, #12
    5b00:	4b5a      	ldr	r3, [pc, #360]	; (5c6c <prvTimerTask+0x1a8>)
    5b02:	4798      	blx	r3
    5b04:	4606      	mov	r6, r0
		if (xTimerListsWereSwitched == pdFALSE) {
    5b06:	9b03      	ldr	r3, [sp, #12]
    5b08:	2b00      	cmp	r3, #0
    5b0a:	d16c      	bne.n	5be6 <prvTimerTask+0x122>
					xListWasEmpty = listLIST_IS_EMPTY(pxOverflowTimerList);
    5b0c:	6823      	ldr	r3, [r4, #0]
    5b0e:	681a      	ldr	r2, [r3, #0]
    5b10:	fab2 f282 	clz	r2, r2
    5b14:	0952      	lsrs	r2, r2, #5
    5b16:	2500      	movs	r5, #0
				vQueueWaitForMessageRestricted(xTimerQueue, (xNextExpireTime - xTimeNow), xListWasEmpty);
    5b18:	1ba9      	subs	r1, r5, r6
    5b1a:	68a0      	ldr	r0, [r4, #8]
    5b1c:	4b54      	ldr	r3, [pc, #336]	; (5c70 <prvTimerTask+0x1ac>)
    5b1e:	4798      	blx	r3
				if (xTaskResumeAll() == pdFALSE) {
    5b20:	47b8      	blx	r7
    5b22:	b938      	cbnz	r0, 5b34 <prvTimerTask+0x70>
					portYIELD_WITHIN_API();
    5b24:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    5b28:	f8c9 3000 	str.w	r3, [r9]
    5b2c:	f3bf 8f4f 	dsb	sy
    5b30:	f3bf 8f6f 	isb	sy
	while (xQueueReceive(xTimerQueue, &xMessage, tmrNO_DELAY)
    5b34:	4d4f      	ldr	r5, [pc, #316]	; (5c74 <prvTimerTask+0x1b0>)
    5b36:	2200      	movs	r2, #0
    5b38:	a903      	add	r1, sp, #12
    5b3a:	68a0      	ldr	r0, [r4, #8]
    5b3c:	47a8      	blx	r5
    5b3e:	2800      	cmp	r0, #0
    5b40:	d0c9      	beq.n	5ad6 <prvTimerTask+0x12>
		if (xMessage.xMessageID >= (BaseType_t)0) {
    5b42:	9b03      	ldr	r3, [sp, #12]
    5b44:	2b00      	cmp	r3, #0
    5b46:	dbf6      	blt.n	5b36 <prvTimerTask+0x72>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
    5b48:	9e05      	ldr	r6, [sp, #20]
			if (listIS_CONTAINED_WITHIN(NULL, &(pxTimer->xTimerListItem))
    5b4a:	6973      	ldr	r3, [r6, #20]
    5b4c:	b10b      	cbz	r3, 5b52 <prvTimerTask+0x8e>
				(void)uxListRemove(&(pxTimer->xTimerListItem));
    5b4e:	1d30      	adds	r0, r6, #4
    5b50:	47c0      	blx	r8
			xTimeNow = prvSampleTimeNow(&xTimerListsWereSwitched);
    5b52:	a802      	add	r0, sp, #8
    5b54:	4b45      	ldr	r3, [pc, #276]	; (5c6c <prvTimerTask+0x1a8>)
    5b56:	4798      	blx	r3
			switch (xMessage.xMessageID) {
    5b58:	9b03      	ldr	r3, [sp, #12]
    5b5a:	2b09      	cmp	r3, #9
    5b5c:	d8eb      	bhi.n	5b36 <prvTimerTask+0x72>
    5b5e:	a201      	add	r2, pc, #4	; (adr r2, 5b64 <prvTimerTask+0xa0>)
    5b60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    5b64:	00005beb 	.word	0x00005beb
    5b68:	00005beb 	.word	0x00005beb
    5b6c:	00005beb 	.word	0x00005beb
    5b70:	00005b37 	.word	0x00005b37
    5b74:	00005c33 	.word	0x00005c33
    5b78:	00005c59 	.word	0x00005c59
    5b7c:	00005beb 	.word	0x00005beb
    5b80:	00005beb 	.word	0x00005beb
    5b84:	00005b37 	.word	0x00005b37
    5b88:	00005c33 	.word	0x00005c33
				(void)xTaskResumeAll();
    5b8c:	47b8      	blx	r7
	Timer_t *const pxTimer = (Timer_t *)listGET_OWNER_OF_HEAD_ENTRY(pxCurrentTimerList);
    5b8e:	6863      	ldr	r3, [r4, #4]
    5b90:	68db      	ldr	r3, [r3, #12]
    5b92:	f8d3 a00c 	ldr.w	sl, [r3, #12]
	(void)uxListRemove(&(pxTimer->xTimerListItem));
    5b96:	f10a 0004 	add.w	r0, sl, #4
    5b9a:	47c0      	blx	r8
	if (pxTimer->uxAutoReload == (UBaseType_t)pdTRUE) {
    5b9c:	f8da 301c 	ldr.w	r3, [sl, #28]
    5ba0:	2b01      	cmp	r3, #1
    5ba2:	d004      	beq.n	5bae <prvTimerTask+0xea>
	pxTimer->pxCallbackFunction((TimerHandle_t)pxTimer);
    5ba4:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
    5ba8:	4650      	mov	r0, sl
    5baa:	4798      	blx	r3
    5bac:	e7c2      	b.n	5b34 <prvTimerTask+0x70>
		if (prvInsertTimerInActiveList(
    5bae:	f8da 1018 	ldr.w	r1, [sl, #24]
    5bb2:	462b      	mov	r3, r5
    5bb4:	4632      	mov	r2, r6
    5bb6:	4429      	add	r1, r5
    5bb8:	4650      	mov	r0, sl
    5bba:	4e2f      	ldr	r6, [pc, #188]	; (5c78 <prvTimerTask+0x1b4>)
    5bbc:	47b0      	blx	r6
    5bbe:	2800      	cmp	r0, #0
    5bc0:	d0f0      	beq.n	5ba4 <prvTimerTask+0xe0>
			xResult = xTimerGenericCommand(pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY);
    5bc2:	2100      	movs	r1, #0
    5bc4:	9100      	str	r1, [sp, #0]
    5bc6:	460b      	mov	r3, r1
    5bc8:	462a      	mov	r2, r5
    5bca:	4650      	mov	r0, sl
    5bcc:	4d2b      	ldr	r5, [pc, #172]	; (5c7c <prvTimerTask+0x1b8>)
    5bce:	47a8      	blx	r5
			configASSERT(xResult);
    5bd0:	2800      	cmp	r0, #0
    5bd2:	d1e7      	bne.n	5ba4 <prvTimerTask+0xe0>
    5bd4:	f04f 0380 	mov.w	r3, #128	; 0x80
    5bd8:	f383 8811 	msr	BASEPRI, r3
    5bdc:	f3bf 8f6f 	isb	sy
    5be0:	f3bf 8f4f 	dsb	sy
    5be4:	e7fe      	b.n	5be4 <prvTimerTask+0x120>
			(void)xTaskResumeAll();
    5be6:	47b8      	blx	r7
    5be8:	e7a4      	b.n	5b34 <prvTimerTask+0x70>
				                               xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks,
    5bea:	9d04      	ldr	r5, [sp, #16]
				if (prvInsertTimerInActiveList(pxTimer,
    5bec:	69b1      	ldr	r1, [r6, #24]
    5bee:	462b      	mov	r3, r5
    5bf0:	4602      	mov	r2, r0
    5bf2:	4429      	add	r1, r5
    5bf4:	4630      	mov	r0, r6
    5bf6:	4d20      	ldr	r5, [pc, #128]	; (5c78 <prvTimerTask+0x1b4>)
    5bf8:	47a8      	blx	r5
    5bfa:	2800      	cmp	r0, #0
    5bfc:	d09a      	beq.n	5b34 <prvTimerTask+0x70>
					pxTimer->pxCallbackFunction((TimerHandle_t)pxTimer);
    5bfe:	6a73      	ldr	r3, [r6, #36]	; 0x24
    5c00:	4630      	mov	r0, r6
    5c02:	4798      	blx	r3
					if (pxTimer->uxAutoReload == (UBaseType_t)pdTRUE) {
    5c04:	69f3      	ldr	r3, [r6, #28]
    5c06:	2b01      	cmp	r3, #1
    5c08:	d194      	bne.n	5b34 <prvTimerTask+0x70>
						xResult = xTimerGenericCommand(pxTimer,
    5c0a:	69b2      	ldr	r2, [r6, #24]
    5c0c:	2100      	movs	r1, #0
    5c0e:	9100      	str	r1, [sp, #0]
    5c10:	460b      	mov	r3, r1
    5c12:	9804      	ldr	r0, [sp, #16]
    5c14:	4402      	add	r2, r0
    5c16:	4630      	mov	r0, r6
    5c18:	4d18      	ldr	r5, [pc, #96]	; (5c7c <prvTimerTask+0x1b8>)
    5c1a:	47a8      	blx	r5
						configASSERT(xResult);
    5c1c:	2800      	cmp	r0, #0
    5c1e:	d189      	bne.n	5b34 <prvTimerTask+0x70>
    5c20:	f04f 0380 	mov.w	r3, #128	; 0x80
    5c24:	f383 8811 	msr	BASEPRI, r3
    5c28:	f3bf 8f6f 	isb	sy
    5c2c:	f3bf 8f4f 	dsb	sy
    5c30:	e7fe      	b.n	5c30 <prvTimerTask+0x16c>
				pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
    5c32:	9904      	ldr	r1, [sp, #16]
    5c34:	61b1      	str	r1, [r6, #24]
				configASSERT((pxTimer->xTimerPeriodInTicks > 0));
    5c36:	b131      	cbz	r1, 5c46 <prvTimerTask+0x182>
				(void)prvInsertTimerInActiveList(
    5c38:	4603      	mov	r3, r0
    5c3a:	4602      	mov	r2, r0
    5c3c:	4401      	add	r1, r0
    5c3e:	4630      	mov	r0, r6
    5c40:	4d0d      	ldr	r5, [pc, #52]	; (5c78 <prvTimerTask+0x1b4>)
    5c42:	47a8      	blx	r5
    5c44:	e776      	b.n	5b34 <prvTimerTask+0x70>
    5c46:	f04f 0380 	mov.w	r3, #128	; 0x80
    5c4a:	f383 8811 	msr	BASEPRI, r3
    5c4e:	f3bf 8f6f 	isb	sy
    5c52:	f3bf 8f4f 	dsb	sy
    5c56:	e7fe      	b.n	5c56 <prvTimerTask+0x192>
				vPortFree(pxTimer);
    5c58:	4630      	mov	r0, r6
    5c5a:	4b09      	ldr	r3, [pc, #36]	; (5c80 <prvTimerTask+0x1bc>)
    5c5c:	4798      	blx	r3
    5c5e:	e769      	b.n	5b34 <prvTimerTask+0x70>
    5c60:	20003418 	.word	0x20003418
    5c64:	00005035 	.word	0x00005035
    5c68:	00004eed 	.word	0x00004eed
    5c6c:	00005a19 	.word	0x00005a19
    5c70:	00004b59 	.word	0x00004b59
    5c74:	000047c1 	.word	0x000047c1
    5c78:	000058c5 	.word	0x000058c5
    5c7c:	000059ad 	.word	0x000059ad
    5c80:	00004189 	.word	0x00004189
    5c84:	e000ed04 	.word	0xe000ed04
    5c88:	00003d11 	.word	0x00003d11

00005c8c <__libc_init_array>:
    5c8c:	b570      	push	{r4, r5, r6, lr}
    5c8e:	4e0d      	ldr	r6, [pc, #52]	; (5cc4 <__libc_init_array+0x38>)
    5c90:	4c0d      	ldr	r4, [pc, #52]	; (5cc8 <__libc_init_array+0x3c>)
    5c92:	1ba4      	subs	r4, r4, r6
    5c94:	10a4      	asrs	r4, r4, #2
    5c96:	2500      	movs	r5, #0
    5c98:	42a5      	cmp	r5, r4
    5c9a:	d109      	bne.n	5cb0 <__libc_init_array+0x24>
    5c9c:	4e0b      	ldr	r6, [pc, #44]	; (5ccc <__libc_init_array+0x40>)
    5c9e:	4c0c      	ldr	r4, [pc, #48]	; (5cd0 <__libc_init_array+0x44>)
    5ca0:	f001 ff4a 	bl	7b38 <_init>
    5ca4:	1ba4      	subs	r4, r4, r6
    5ca6:	10a4      	asrs	r4, r4, #2
    5ca8:	2500      	movs	r5, #0
    5caa:	42a5      	cmp	r5, r4
    5cac:	d105      	bne.n	5cba <__libc_init_array+0x2e>
    5cae:	bd70      	pop	{r4, r5, r6, pc}
    5cb0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
    5cb4:	4798      	blx	r3
    5cb6:	3501      	adds	r5, #1
    5cb8:	e7ee      	b.n	5c98 <__libc_init_array+0xc>
    5cba:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
    5cbe:	4798      	blx	r3
    5cc0:	3501      	adds	r5, #1
    5cc2:	e7f2      	b.n	5caa <__libc_init_array+0x1e>
    5cc4:	00007b44 	.word	0x00007b44
    5cc8:	00007b44 	.word	0x00007b44
    5ccc:	00007b44 	.word	0x00007b44
    5cd0:	00007b48 	.word	0x00007b48

00005cd4 <memcmp>:
    5cd4:	b510      	push	{r4, lr}
    5cd6:	3901      	subs	r1, #1
    5cd8:	4402      	add	r2, r0
    5cda:	4290      	cmp	r0, r2
    5cdc:	d101      	bne.n	5ce2 <memcmp+0xe>
    5cde:	2000      	movs	r0, #0
    5ce0:	bd10      	pop	{r4, pc}
    5ce2:	f810 3b01 	ldrb.w	r3, [r0], #1
    5ce6:	f811 4f01 	ldrb.w	r4, [r1, #1]!
    5cea:	42a3      	cmp	r3, r4
    5cec:	d0f5      	beq.n	5cda <memcmp+0x6>
    5cee:	1b18      	subs	r0, r3, r4
    5cf0:	bd10      	pop	{r4, pc}

00005cf2 <memcpy>:
    5cf2:	b510      	push	{r4, lr}
    5cf4:	1e43      	subs	r3, r0, #1
    5cf6:	440a      	add	r2, r1
    5cf8:	4291      	cmp	r1, r2
    5cfa:	d100      	bne.n	5cfe <memcpy+0xc>
    5cfc:	bd10      	pop	{r4, pc}
    5cfe:	f811 4b01 	ldrb.w	r4, [r1], #1
    5d02:	f803 4f01 	strb.w	r4, [r3, #1]!
    5d06:	e7f7      	b.n	5cf8 <memcpy+0x6>

00005d08 <memmove>:
    5d08:	4288      	cmp	r0, r1
    5d0a:	b510      	push	{r4, lr}
    5d0c:	eb01 0302 	add.w	r3, r1, r2
    5d10:	d803      	bhi.n	5d1a <memmove+0x12>
    5d12:	1e42      	subs	r2, r0, #1
    5d14:	4299      	cmp	r1, r3
    5d16:	d10c      	bne.n	5d32 <memmove+0x2a>
    5d18:	bd10      	pop	{r4, pc}
    5d1a:	4298      	cmp	r0, r3
    5d1c:	d2f9      	bcs.n	5d12 <memmove+0xa>
    5d1e:	1881      	adds	r1, r0, r2
    5d20:	1ad2      	subs	r2, r2, r3
    5d22:	42d3      	cmn	r3, r2
    5d24:	d100      	bne.n	5d28 <memmove+0x20>
    5d26:	bd10      	pop	{r4, pc}
    5d28:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
    5d2c:	f801 4d01 	strb.w	r4, [r1, #-1]!
    5d30:	e7f7      	b.n	5d22 <memmove+0x1a>
    5d32:	f811 4b01 	ldrb.w	r4, [r1], #1
    5d36:	f802 4f01 	strb.w	r4, [r2, #1]!
    5d3a:	e7eb      	b.n	5d14 <memmove+0xc>

00005d3c <memset>:
    5d3c:	4402      	add	r2, r0
    5d3e:	4603      	mov	r3, r0
    5d40:	4293      	cmp	r3, r2
    5d42:	d100      	bne.n	5d46 <memset+0xa>
    5d44:	4770      	bx	lr
    5d46:	f803 1b01 	strb.w	r1, [r3], #1
    5d4a:	e7f9      	b.n	5d40 <memset+0x4>

00005d4c <_free_r>:
    5d4c:	b538      	push	{r3, r4, r5, lr}
    5d4e:	4605      	mov	r5, r0
    5d50:	2900      	cmp	r1, #0
    5d52:	d045      	beq.n	5de0 <_free_r+0x94>
    5d54:	f851 3c04 	ldr.w	r3, [r1, #-4]
    5d58:	1f0c      	subs	r4, r1, #4
    5d5a:	2b00      	cmp	r3, #0
    5d5c:	bfb8      	it	lt
    5d5e:	18e4      	addlt	r4, r4, r3
    5d60:	f000 f90b 	bl	5f7a <__malloc_lock>
    5d64:	4a1f      	ldr	r2, [pc, #124]	; (5de4 <_free_r+0x98>)
    5d66:	6813      	ldr	r3, [r2, #0]
    5d68:	4610      	mov	r0, r2
    5d6a:	b933      	cbnz	r3, 5d7a <_free_r+0x2e>
    5d6c:	6063      	str	r3, [r4, #4]
    5d6e:	6014      	str	r4, [r2, #0]
    5d70:	4628      	mov	r0, r5
    5d72:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    5d76:	f000 b901 	b.w	5f7c <__malloc_unlock>
    5d7a:	42a3      	cmp	r3, r4
    5d7c:	d90c      	bls.n	5d98 <_free_r+0x4c>
    5d7e:	6821      	ldr	r1, [r4, #0]
    5d80:	1862      	adds	r2, r4, r1
    5d82:	4293      	cmp	r3, r2
    5d84:	bf04      	itt	eq
    5d86:	681a      	ldreq	r2, [r3, #0]
    5d88:	685b      	ldreq	r3, [r3, #4]
    5d8a:	6063      	str	r3, [r4, #4]
    5d8c:	bf04      	itt	eq
    5d8e:	1852      	addeq	r2, r2, r1
    5d90:	6022      	streq	r2, [r4, #0]
    5d92:	6004      	str	r4, [r0, #0]
    5d94:	e7ec      	b.n	5d70 <_free_r+0x24>
    5d96:	4613      	mov	r3, r2
    5d98:	685a      	ldr	r2, [r3, #4]
    5d9a:	b10a      	cbz	r2, 5da0 <_free_r+0x54>
    5d9c:	42a2      	cmp	r2, r4
    5d9e:	d9fa      	bls.n	5d96 <_free_r+0x4a>
    5da0:	6819      	ldr	r1, [r3, #0]
    5da2:	1858      	adds	r0, r3, r1
    5da4:	42a0      	cmp	r0, r4
    5da6:	d10b      	bne.n	5dc0 <_free_r+0x74>
    5da8:	6820      	ldr	r0, [r4, #0]
    5daa:	4401      	add	r1, r0
    5dac:	1858      	adds	r0, r3, r1
    5dae:	4282      	cmp	r2, r0
    5db0:	6019      	str	r1, [r3, #0]
    5db2:	d1dd      	bne.n	5d70 <_free_r+0x24>
    5db4:	6810      	ldr	r0, [r2, #0]
    5db6:	6852      	ldr	r2, [r2, #4]
    5db8:	605a      	str	r2, [r3, #4]
    5dba:	4401      	add	r1, r0
    5dbc:	6019      	str	r1, [r3, #0]
    5dbe:	e7d7      	b.n	5d70 <_free_r+0x24>
    5dc0:	d902      	bls.n	5dc8 <_free_r+0x7c>
    5dc2:	230c      	movs	r3, #12
    5dc4:	602b      	str	r3, [r5, #0]
    5dc6:	e7d3      	b.n	5d70 <_free_r+0x24>
    5dc8:	6820      	ldr	r0, [r4, #0]
    5dca:	1821      	adds	r1, r4, r0
    5dcc:	428a      	cmp	r2, r1
    5dce:	bf04      	itt	eq
    5dd0:	6811      	ldreq	r1, [r2, #0]
    5dd2:	6852      	ldreq	r2, [r2, #4]
    5dd4:	6062      	str	r2, [r4, #4]
    5dd6:	bf04      	itt	eq
    5dd8:	1809      	addeq	r1, r1, r0
    5dda:	6021      	streq	r1, [r4, #0]
    5ddc:	605c      	str	r4, [r3, #4]
    5dde:	e7c7      	b.n	5d70 <_free_r+0x24>
    5de0:	bd38      	pop	{r3, r4, r5, pc}
    5de2:	bf00      	nop
    5de4:	20003454 	.word	0x20003454

00005de8 <_malloc_r>:
    5de8:	b570      	push	{r4, r5, r6, lr}
    5dea:	1ccd      	adds	r5, r1, #3
    5dec:	f025 0503 	bic.w	r5, r5, #3
    5df0:	3508      	adds	r5, #8
    5df2:	2d0c      	cmp	r5, #12
    5df4:	bf38      	it	cc
    5df6:	250c      	movcc	r5, #12
    5df8:	2d00      	cmp	r5, #0
    5dfa:	4606      	mov	r6, r0
    5dfc:	db01      	blt.n	5e02 <_malloc_r+0x1a>
    5dfe:	42a9      	cmp	r1, r5
    5e00:	d903      	bls.n	5e0a <_malloc_r+0x22>
    5e02:	230c      	movs	r3, #12
    5e04:	6033      	str	r3, [r6, #0]
    5e06:	2000      	movs	r0, #0
    5e08:	bd70      	pop	{r4, r5, r6, pc}
    5e0a:	f000 f8b6 	bl	5f7a <__malloc_lock>
    5e0e:	4a23      	ldr	r2, [pc, #140]	; (5e9c <_malloc_r+0xb4>)
    5e10:	6814      	ldr	r4, [r2, #0]
    5e12:	4621      	mov	r1, r4
    5e14:	b991      	cbnz	r1, 5e3c <_malloc_r+0x54>
    5e16:	4c22      	ldr	r4, [pc, #136]	; (5ea0 <_malloc_r+0xb8>)
    5e18:	6823      	ldr	r3, [r4, #0]
    5e1a:	b91b      	cbnz	r3, 5e24 <_malloc_r+0x3c>
    5e1c:	4630      	mov	r0, r6
    5e1e:	f000 f841 	bl	5ea4 <_sbrk_r>
    5e22:	6020      	str	r0, [r4, #0]
    5e24:	4629      	mov	r1, r5
    5e26:	4630      	mov	r0, r6
    5e28:	f000 f83c 	bl	5ea4 <_sbrk_r>
    5e2c:	1c43      	adds	r3, r0, #1
    5e2e:	d126      	bne.n	5e7e <_malloc_r+0x96>
    5e30:	230c      	movs	r3, #12
    5e32:	6033      	str	r3, [r6, #0]
    5e34:	4630      	mov	r0, r6
    5e36:	f000 f8a1 	bl	5f7c <__malloc_unlock>
    5e3a:	e7e4      	b.n	5e06 <_malloc_r+0x1e>
    5e3c:	680b      	ldr	r3, [r1, #0]
    5e3e:	1b5b      	subs	r3, r3, r5
    5e40:	d41a      	bmi.n	5e78 <_malloc_r+0x90>
    5e42:	2b0b      	cmp	r3, #11
    5e44:	d90f      	bls.n	5e66 <_malloc_r+0x7e>
    5e46:	600b      	str	r3, [r1, #0]
    5e48:	50cd      	str	r5, [r1, r3]
    5e4a:	18cc      	adds	r4, r1, r3
    5e4c:	4630      	mov	r0, r6
    5e4e:	f000 f895 	bl	5f7c <__malloc_unlock>
    5e52:	f104 000b 	add.w	r0, r4, #11
    5e56:	1d23      	adds	r3, r4, #4
    5e58:	f020 0007 	bic.w	r0, r0, #7
    5e5c:	1ac3      	subs	r3, r0, r3
    5e5e:	d01b      	beq.n	5e98 <_malloc_r+0xb0>
    5e60:	425a      	negs	r2, r3
    5e62:	50e2      	str	r2, [r4, r3]
    5e64:	bd70      	pop	{r4, r5, r6, pc}
    5e66:	428c      	cmp	r4, r1
    5e68:	bf0d      	iteet	eq
    5e6a:	6863      	ldreq	r3, [r4, #4]
    5e6c:	684b      	ldrne	r3, [r1, #4]
    5e6e:	6063      	strne	r3, [r4, #4]
    5e70:	6013      	streq	r3, [r2, #0]
    5e72:	bf18      	it	ne
    5e74:	460c      	movne	r4, r1
    5e76:	e7e9      	b.n	5e4c <_malloc_r+0x64>
    5e78:	460c      	mov	r4, r1
    5e7a:	6849      	ldr	r1, [r1, #4]
    5e7c:	e7ca      	b.n	5e14 <_malloc_r+0x2c>
    5e7e:	1cc4      	adds	r4, r0, #3
    5e80:	f024 0403 	bic.w	r4, r4, #3
    5e84:	42a0      	cmp	r0, r4
    5e86:	d005      	beq.n	5e94 <_malloc_r+0xac>
    5e88:	1a21      	subs	r1, r4, r0
    5e8a:	4630      	mov	r0, r6
    5e8c:	f000 f80a 	bl	5ea4 <_sbrk_r>
    5e90:	3001      	adds	r0, #1
    5e92:	d0cd      	beq.n	5e30 <_malloc_r+0x48>
    5e94:	6025      	str	r5, [r4, #0]
    5e96:	e7d9      	b.n	5e4c <_malloc_r+0x64>
    5e98:	bd70      	pop	{r4, r5, r6, pc}
    5e9a:	bf00      	nop
    5e9c:	20003454 	.word	0x20003454
    5ea0:	20003458 	.word	0x20003458

00005ea4 <_sbrk_r>:
    5ea4:	b538      	push	{r3, r4, r5, lr}
    5ea6:	4c06      	ldr	r4, [pc, #24]	; (5ec0 <_sbrk_r+0x1c>)
    5ea8:	2300      	movs	r3, #0
    5eaa:	4605      	mov	r5, r0
    5eac:	4608      	mov	r0, r1
    5eae:	6023      	str	r3, [r4, #0]
    5eb0:	f7fc fbc6 	bl	2640 <_sbrk>
    5eb4:	1c43      	adds	r3, r0, #1
    5eb6:	d102      	bne.n	5ebe <_sbrk_r+0x1a>
    5eb8:	6823      	ldr	r3, [r4, #0]
    5eba:	b103      	cbz	r3, 5ebe <_sbrk_r+0x1a>
    5ebc:	602b      	str	r3, [r5, #0]
    5ebe:	bd38      	pop	{r3, r4, r5, pc}
    5ec0:	20003e74 	.word	0x20003e74

00005ec4 <siprintf>:
    5ec4:	b40e      	push	{r1, r2, r3}
    5ec6:	b500      	push	{lr}
    5ec8:	b09c      	sub	sp, #112	; 0x70
    5eca:	f44f 7102 	mov.w	r1, #520	; 0x208
    5ece:	ab1d      	add	r3, sp, #116	; 0x74
    5ed0:	f8ad 1014 	strh.w	r1, [sp, #20]
    5ed4:	9002      	str	r0, [sp, #8]
    5ed6:	9006      	str	r0, [sp, #24]
    5ed8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    5edc:	480a      	ldr	r0, [pc, #40]	; (5f08 <siprintf+0x44>)
    5ede:	9104      	str	r1, [sp, #16]
    5ee0:	9107      	str	r1, [sp, #28]
    5ee2:	f64f 71ff 	movw	r1, #65535	; 0xffff
    5ee6:	f853 2b04 	ldr.w	r2, [r3], #4
    5eea:	f8ad 1016 	strh.w	r1, [sp, #22]
    5eee:	6800      	ldr	r0, [r0, #0]
    5ef0:	9301      	str	r3, [sp, #4]
    5ef2:	a902      	add	r1, sp, #8
    5ef4:	f000 f89e 	bl	6034 <_svfiprintf_r>
    5ef8:	9b02      	ldr	r3, [sp, #8]
    5efa:	2200      	movs	r2, #0
    5efc:	701a      	strb	r2, [r3, #0]
    5efe:	b01c      	add	sp, #112	; 0x70
    5f00:	f85d eb04 	ldr.w	lr, [sp], #4
    5f04:	b003      	add	sp, #12
    5f06:	4770      	bx	lr
    5f08:	20000128 	.word	0x20000128

00005f0c <strcpy>:
    5f0c:	4603      	mov	r3, r0
    5f0e:	f811 2b01 	ldrb.w	r2, [r1], #1
    5f12:	f803 2b01 	strb.w	r2, [r3], #1
    5f16:	2a00      	cmp	r2, #0
    5f18:	d1f9      	bne.n	5f0e <strcpy+0x2>
    5f1a:	4770      	bx	lr

00005f1c <strlen>:
    5f1c:	4603      	mov	r3, r0
    5f1e:	f813 2b01 	ldrb.w	r2, [r3], #1
    5f22:	2a00      	cmp	r2, #0
    5f24:	d1fb      	bne.n	5f1e <strlen+0x2>
    5f26:	1a18      	subs	r0, r3, r0
    5f28:	3801      	subs	r0, #1
    5f2a:	4770      	bx	lr

00005f2c <strncmp>:
    5f2c:	b510      	push	{r4, lr}
    5f2e:	b16a      	cbz	r2, 5f4c <strncmp+0x20>
    5f30:	3901      	subs	r1, #1
    5f32:	1884      	adds	r4, r0, r2
    5f34:	f810 3b01 	ldrb.w	r3, [r0], #1
    5f38:	f811 2f01 	ldrb.w	r2, [r1, #1]!
    5f3c:	4293      	cmp	r3, r2
    5f3e:	d103      	bne.n	5f48 <strncmp+0x1c>
    5f40:	42a0      	cmp	r0, r4
    5f42:	d001      	beq.n	5f48 <strncmp+0x1c>
    5f44:	2b00      	cmp	r3, #0
    5f46:	d1f5      	bne.n	5f34 <strncmp+0x8>
    5f48:	1a98      	subs	r0, r3, r2
    5f4a:	bd10      	pop	{r4, pc}
    5f4c:	4610      	mov	r0, r2
    5f4e:	bd10      	pop	{r4, pc}

00005f50 <strncpy>:
    5f50:	b570      	push	{r4, r5, r6, lr}
    5f52:	4604      	mov	r4, r0
    5f54:	b902      	cbnz	r2, 5f58 <strncpy+0x8>
    5f56:	bd70      	pop	{r4, r5, r6, pc}
    5f58:	4623      	mov	r3, r4
    5f5a:	f811 5b01 	ldrb.w	r5, [r1], #1
    5f5e:	f803 5b01 	strb.w	r5, [r3], #1
    5f62:	1e56      	subs	r6, r2, #1
    5f64:	b91d      	cbnz	r5, 5f6e <strncpy+0x1e>
    5f66:	4414      	add	r4, r2
    5f68:	42a3      	cmp	r3, r4
    5f6a:	d103      	bne.n	5f74 <strncpy+0x24>
    5f6c:	bd70      	pop	{r4, r5, r6, pc}
    5f6e:	461c      	mov	r4, r3
    5f70:	4632      	mov	r2, r6
    5f72:	e7ef      	b.n	5f54 <strncpy+0x4>
    5f74:	f803 5b01 	strb.w	r5, [r3], #1
    5f78:	e7f6      	b.n	5f68 <strncpy+0x18>

00005f7a <__malloc_lock>:
    5f7a:	4770      	bx	lr

00005f7c <__malloc_unlock>:
    5f7c:	4770      	bx	lr

00005f7e <__ssputs_r>:
    5f7e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    5f82:	688e      	ldr	r6, [r1, #8]
    5f84:	429e      	cmp	r6, r3
    5f86:	4682      	mov	sl, r0
    5f88:	460c      	mov	r4, r1
    5f8a:	4691      	mov	r9, r2
    5f8c:	4698      	mov	r8, r3
    5f8e:	d835      	bhi.n	5ffc <__ssputs_r+0x7e>
    5f90:	898a      	ldrh	r2, [r1, #12]
    5f92:	f412 6f90 	tst.w	r2, #1152	; 0x480
    5f96:	d031      	beq.n	5ffc <__ssputs_r+0x7e>
    5f98:	6825      	ldr	r5, [r4, #0]
    5f9a:	6909      	ldr	r1, [r1, #16]
    5f9c:	1a6f      	subs	r7, r5, r1
    5f9e:	6965      	ldr	r5, [r4, #20]
    5fa0:	2302      	movs	r3, #2
    5fa2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
    5fa6:	fb95 f5f3 	sdiv	r5, r5, r3
    5faa:	f108 0301 	add.w	r3, r8, #1
    5fae:	443b      	add	r3, r7
    5fb0:	429d      	cmp	r5, r3
    5fb2:	bf38      	it	cc
    5fb4:	461d      	movcc	r5, r3
    5fb6:	0553      	lsls	r3, r2, #21
    5fb8:	d531      	bpl.n	601e <__ssputs_r+0xa0>
    5fba:	4629      	mov	r1, r5
    5fbc:	f7ff ff14 	bl	5de8 <_malloc_r>
    5fc0:	4606      	mov	r6, r0
    5fc2:	b950      	cbnz	r0, 5fda <__ssputs_r+0x5c>
    5fc4:	230c      	movs	r3, #12
    5fc6:	f8ca 3000 	str.w	r3, [sl]
    5fca:	89a3      	ldrh	r3, [r4, #12]
    5fcc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    5fd0:	81a3      	strh	r3, [r4, #12]
    5fd2:	f04f 30ff 	mov.w	r0, #4294967295
    5fd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    5fda:	463a      	mov	r2, r7
    5fdc:	6921      	ldr	r1, [r4, #16]
    5fde:	f7ff fe88 	bl	5cf2 <memcpy>
    5fe2:	89a3      	ldrh	r3, [r4, #12]
    5fe4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
    5fe8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    5fec:	81a3      	strh	r3, [r4, #12]
    5fee:	6126      	str	r6, [r4, #16]
    5ff0:	6165      	str	r5, [r4, #20]
    5ff2:	443e      	add	r6, r7
    5ff4:	1bed      	subs	r5, r5, r7
    5ff6:	6026      	str	r6, [r4, #0]
    5ff8:	60a5      	str	r5, [r4, #8]
    5ffa:	4646      	mov	r6, r8
    5ffc:	4546      	cmp	r6, r8
    5ffe:	bf28      	it	cs
    6000:	4646      	movcs	r6, r8
    6002:	4632      	mov	r2, r6
    6004:	4649      	mov	r1, r9
    6006:	6820      	ldr	r0, [r4, #0]
    6008:	f7ff fe7e 	bl	5d08 <memmove>
    600c:	68a3      	ldr	r3, [r4, #8]
    600e:	1b9b      	subs	r3, r3, r6
    6010:	60a3      	str	r3, [r4, #8]
    6012:	6823      	ldr	r3, [r4, #0]
    6014:	441e      	add	r6, r3
    6016:	6026      	str	r6, [r4, #0]
    6018:	2000      	movs	r0, #0
    601a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    601e:	462a      	mov	r2, r5
    6020:	f000 fae6 	bl	65f0 <_realloc_r>
    6024:	4606      	mov	r6, r0
    6026:	2800      	cmp	r0, #0
    6028:	d1e1      	bne.n	5fee <__ssputs_r+0x70>
    602a:	6921      	ldr	r1, [r4, #16]
    602c:	4650      	mov	r0, sl
    602e:	f7ff fe8d 	bl	5d4c <_free_r>
    6032:	e7c7      	b.n	5fc4 <__ssputs_r+0x46>

00006034 <_svfiprintf_r>:
    6034:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6038:	b09d      	sub	sp, #116	; 0x74
    603a:	4680      	mov	r8, r0
    603c:	9303      	str	r3, [sp, #12]
    603e:	898b      	ldrh	r3, [r1, #12]
    6040:	061c      	lsls	r4, r3, #24
    6042:	460d      	mov	r5, r1
    6044:	4616      	mov	r6, r2
    6046:	d50f      	bpl.n	6068 <_svfiprintf_r+0x34>
    6048:	690b      	ldr	r3, [r1, #16]
    604a:	b96b      	cbnz	r3, 6068 <_svfiprintf_r+0x34>
    604c:	2140      	movs	r1, #64	; 0x40
    604e:	f7ff fecb 	bl	5de8 <_malloc_r>
    6052:	6028      	str	r0, [r5, #0]
    6054:	6128      	str	r0, [r5, #16]
    6056:	b928      	cbnz	r0, 6064 <_svfiprintf_r+0x30>
    6058:	230c      	movs	r3, #12
    605a:	f8c8 3000 	str.w	r3, [r8]
    605e:	f04f 30ff 	mov.w	r0, #4294967295
    6062:	e0c5      	b.n	61f0 <_svfiprintf_r+0x1bc>
    6064:	2340      	movs	r3, #64	; 0x40
    6066:	616b      	str	r3, [r5, #20]
    6068:	2300      	movs	r3, #0
    606a:	9309      	str	r3, [sp, #36]	; 0x24
    606c:	2320      	movs	r3, #32
    606e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
    6072:	2330      	movs	r3, #48	; 0x30
    6074:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
    6078:	f04f 0b01 	mov.w	fp, #1
    607c:	4637      	mov	r7, r6
    607e:	463c      	mov	r4, r7
    6080:	f814 3b01 	ldrb.w	r3, [r4], #1
    6084:	2b00      	cmp	r3, #0
    6086:	d13c      	bne.n	6102 <_svfiprintf_r+0xce>
    6088:	ebb7 0a06 	subs.w	sl, r7, r6
    608c:	d00b      	beq.n	60a6 <_svfiprintf_r+0x72>
    608e:	4653      	mov	r3, sl
    6090:	4632      	mov	r2, r6
    6092:	4629      	mov	r1, r5
    6094:	4640      	mov	r0, r8
    6096:	f7ff ff72 	bl	5f7e <__ssputs_r>
    609a:	3001      	adds	r0, #1
    609c:	f000 80a3 	beq.w	61e6 <_svfiprintf_r+0x1b2>
    60a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
    60a2:	4453      	add	r3, sl
    60a4:	9309      	str	r3, [sp, #36]	; 0x24
    60a6:	783b      	ldrb	r3, [r7, #0]
    60a8:	2b00      	cmp	r3, #0
    60aa:	f000 809c 	beq.w	61e6 <_svfiprintf_r+0x1b2>
    60ae:	2300      	movs	r3, #0
    60b0:	f04f 32ff 	mov.w	r2, #4294967295
    60b4:	9304      	str	r3, [sp, #16]
    60b6:	9307      	str	r3, [sp, #28]
    60b8:	9205      	str	r2, [sp, #20]
    60ba:	9306      	str	r3, [sp, #24]
    60bc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
    60c0:	931a      	str	r3, [sp, #104]	; 0x68
    60c2:	2205      	movs	r2, #5
    60c4:	7821      	ldrb	r1, [r4, #0]
    60c6:	4850      	ldr	r0, [pc, #320]	; (6208 <_svfiprintf_r+0x1d4>)
    60c8:	f000 fa42 	bl	6550 <memchr>
    60cc:	1c67      	adds	r7, r4, #1
    60ce:	9b04      	ldr	r3, [sp, #16]
    60d0:	b9d8      	cbnz	r0, 610a <_svfiprintf_r+0xd6>
    60d2:	06d9      	lsls	r1, r3, #27
    60d4:	bf44      	itt	mi
    60d6:	2220      	movmi	r2, #32
    60d8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
    60dc:	071a      	lsls	r2, r3, #28
    60de:	bf44      	itt	mi
    60e0:	222b      	movmi	r2, #43	; 0x2b
    60e2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
    60e6:	7822      	ldrb	r2, [r4, #0]
    60e8:	2a2a      	cmp	r2, #42	; 0x2a
    60ea:	d016      	beq.n	611a <_svfiprintf_r+0xe6>
    60ec:	9a07      	ldr	r2, [sp, #28]
    60ee:	2100      	movs	r1, #0
    60f0:	200a      	movs	r0, #10
    60f2:	4627      	mov	r7, r4
    60f4:	3401      	adds	r4, #1
    60f6:	783b      	ldrb	r3, [r7, #0]
    60f8:	3b30      	subs	r3, #48	; 0x30
    60fa:	2b09      	cmp	r3, #9
    60fc:	d951      	bls.n	61a2 <_svfiprintf_r+0x16e>
    60fe:	b1c9      	cbz	r1, 6134 <_svfiprintf_r+0x100>
    6100:	e011      	b.n	6126 <_svfiprintf_r+0xf2>
    6102:	2b25      	cmp	r3, #37	; 0x25
    6104:	d0c0      	beq.n	6088 <_svfiprintf_r+0x54>
    6106:	4627      	mov	r7, r4
    6108:	e7b9      	b.n	607e <_svfiprintf_r+0x4a>
    610a:	4a3f      	ldr	r2, [pc, #252]	; (6208 <_svfiprintf_r+0x1d4>)
    610c:	1a80      	subs	r0, r0, r2
    610e:	fa0b f000 	lsl.w	r0, fp, r0
    6112:	4318      	orrs	r0, r3
    6114:	9004      	str	r0, [sp, #16]
    6116:	463c      	mov	r4, r7
    6118:	e7d3      	b.n	60c2 <_svfiprintf_r+0x8e>
    611a:	9a03      	ldr	r2, [sp, #12]
    611c:	1d11      	adds	r1, r2, #4
    611e:	6812      	ldr	r2, [r2, #0]
    6120:	9103      	str	r1, [sp, #12]
    6122:	2a00      	cmp	r2, #0
    6124:	db01      	blt.n	612a <_svfiprintf_r+0xf6>
    6126:	9207      	str	r2, [sp, #28]
    6128:	e004      	b.n	6134 <_svfiprintf_r+0x100>
    612a:	4252      	negs	r2, r2
    612c:	f043 0302 	orr.w	r3, r3, #2
    6130:	9207      	str	r2, [sp, #28]
    6132:	9304      	str	r3, [sp, #16]
    6134:	783b      	ldrb	r3, [r7, #0]
    6136:	2b2e      	cmp	r3, #46	; 0x2e
    6138:	d10e      	bne.n	6158 <_svfiprintf_r+0x124>
    613a:	787b      	ldrb	r3, [r7, #1]
    613c:	2b2a      	cmp	r3, #42	; 0x2a
    613e:	f107 0101 	add.w	r1, r7, #1
    6142:	d132      	bne.n	61aa <_svfiprintf_r+0x176>
    6144:	9b03      	ldr	r3, [sp, #12]
    6146:	1d1a      	adds	r2, r3, #4
    6148:	681b      	ldr	r3, [r3, #0]
    614a:	9203      	str	r2, [sp, #12]
    614c:	2b00      	cmp	r3, #0
    614e:	bfb8      	it	lt
    6150:	f04f 33ff 	movlt.w	r3, #4294967295
    6154:	3702      	adds	r7, #2
    6156:	9305      	str	r3, [sp, #20]
    6158:	4c2c      	ldr	r4, [pc, #176]	; (620c <_svfiprintf_r+0x1d8>)
    615a:	7839      	ldrb	r1, [r7, #0]
    615c:	2203      	movs	r2, #3
    615e:	4620      	mov	r0, r4
    6160:	f000 f9f6 	bl	6550 <memchr>
    6164:	b138      	cbz	r0, 6176 <_svfiprintf_r+0x142>
    6166:	2340      	movs	r3, #64	; 0x40
    6168:	1b00      	subs	r0, r0, r4
    616a:	fa03 f000 	lsl.w	r0, r3, r0
    616e:	9b04      	ldr	r3, [sp, #16]
    6170:	4303      	orrs	r3, r0
    6172:	9304      	str	r3, [sp, #16]
    6174:	3701      	adds	r7, #1
    6176:	7839      	ldrb	r1, [r7, #0]
    6178:	4825      	ldr	r0, [pc, #148]	; (6210 <_svfiprintf_r+0x1dc>)
    617a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
    617e:	2206      	movs	r2, #6
    6180:	1c7e      	adds	r6, r7, #1
    6182:	f000 f9e5 	bl	6550 <memchr>
    6186:	2800      	cmp	r0, #0
    6188:	d035      	beq.n	61f6 <_svfiprintf_r+0x1c2>
    618a:	4b22      	ldr	r3, [pc, #136]	; (6214 <_svfiprintf_r+0x1e0>)
    618c:	b9fb      	cbnz	r3, 61ce <_svfiprintf_r+0x19a>
    618e:	9b03      	ldr	r3, [sp, #12]
    6190:	3307      	adds	r3, #7
    6192:	f023 0307 	bic.w	r3, r3, #7
    6196:	3308      	adds	r3, #8
    6198:	9303      	str	r3, [sp, #12]
    619a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    619c:	444b      	add	r3, r9
    619e:	9309      	str	r3, [sp, #36]	; 0x24
    61a0:	e76c      	b.n	607c <_svfiprintf_r+0x48>
    61a2:	fb00 3202 	mla	r2, r0, r2, r3
    61a6:	2101      	movs	r1, #1
    61a8:	e7a3      	b.n	60f2 <_svfiprintf_r+0xbe>
    61aa:	2300      	movs	r3, #0
    61ac:	9305      	str	r3, [sp, #20]
    61ae:	4618      	mov	r0, r3
    61b0:	240a      	movs	r4, #10
    61b2:	460f      	mov	r7, r1
    61b4:	3101      	adds	r1, #1
    61b6:	783a      	ldrb	r2, [r7, #0]
    61b8:	3a30      	subs	r2, #48	; 0x30
    61ba:	2a09      	cmp	r2, #9
    61bc:	d903      	bls.n	61c6 <_svfiprintf_r+0x192>
    61be:	2b00      	cmp	r3, #0
    61c0:	d0ca      	beq.n	6158 <_svfiprintf_r+0x124>
    61c2:	9005      	str	r0, [sp, #20]
    61c4:	e7c8      	b.n	6158 <_svfiprintf_r+0x124>
    61c6:	fb04 2000 	mla	r0, r4, r0, r2
    61ca:	2301      	movs	r3, #1
    61cc:	e7f1      	b.n	61b2 <_svfiprintf_r+0x17e>
    61ce:	ab03      	add	r3, sp, #12
    61d0:	9300      	str	r3, [sp, #0]
    61d2:	462a      	mov	r2, r5
    61d4:	4b10      	ldr	r3, [pc, #64]	; (6218 <_svfiprintf_r+0x1e4>)
    61d6:	a904      	add	r1, sp, #16
    61d8:	4640      	mov	r0, r8
    61da:	f3af 8000 	nop.w
    61de:	f1b0 3fff 	cmp.w	r0, #4294967295
    61e2:	4681      	mov	r9, r0
    61e4:	d1d9      	bne.n	619a <_svfiprintf_r+0x166>
    61e6:	89ab      	ldrh	r3, [r5, #12]
    61e8:	065b      	lsls	r3, r3, #25
    61ea:	f53f af38 	bmi.w	605e <_svfiprintf_r+0x2a>
    61ee:	9809      	ldr	r0, [sp, #36]	; 0x24
    61f0:	b01d      	add	sp, #116	; 0x74
    61f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    61f6:	ab03      	add	r3, sp, #12
    61f8:	9300      	str	r3, [sp, #0]
    61fa:	462a      	mov	r2, r5
    61fc:	4b06      	ldr	r3, [pc, #24]	; (6218 <_svfiprintf_r+0x1e4>)
    61fe:	a904      	add	r1, sp, #16
    6200:	4640      	mov	r0, r8
    6202:	f000 f881 	bl	6308 <_printf_i>
    6206:	e7ea      	b.n	61de <_svfiprintf_r+0x1aa>
    6208:	00007b04 	.word	0x00007b04
    620c:	00007b0a 	.word	0x00007b0a
    6210:	00007b0e 	.word	0x00007b0e
    6214:	00000000 	.word	0x00000000
    6218:	00005f7f 	.word	0x00005f7f

0000621c <_printf_common>:
    621c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    6220:	4691      	mov	r9, r2
    6222:	461f      	mov	r7, r3
    6224:	688a      	ldr	r2, [r1, #8]
    6226:	690b      	ldr	r3, [r1, #16]
    6228:	f8dd 8020 	ldr.w	r8, [sp, #32]
    622c:	4293      	cmp	r3, r2
    622e:	bfb8      	it	lt
    6230:	4613      	movlt	r3, r2
    6232:	f8c9 3000 	str.w	r3, [r9]
    6236:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
    623a:	4606      	mov	r6, r0
    623c:	460c      	mov	r4, r1
    623e:	b112      	cbz	r2, 6246 <_printf_common+0x2a>
    6240:	3301      	adds	r3, #1
    6242:	f8c9 3000 	str.w	r3, [r9]
    6246:	6823      	ldr	r3, [r4, #0]
    6248:	0699      	lsls	r1, r3, #26
    624a:	bf42      	ittt	mi
    624c:	f8d9 3000 	ldrmi.w	r3, [r9]
    6250:	3302      	addmi	r3, #2
    6252:	f8c9 3000 	strmi.w	r3, [r9]
    6256:	6825      	ldr	r5, [r4, #0]
    6258:	f015 0506 	ands.w	r5, r5, #6
    625c:	d107      	bne.n	626e <_printf_common+0x52>
    625e:	f104 0a19 	add.w	sl, r4, #25
    6262:	68e3      	ldr	r3, [r4, #12]
    6264:	f8d9 2000 	ldr.w	r2, [r9]
    6268:	1a9b      	subs	r3, r3, r2
    626a:	429d      	cmp	r5, r3
    626c:	db29      	blt.n	62c2 <_printf_common+0xa6>
    626e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
    6272:	6822      	ldr	r2, [r4, #0]
    6274:	3300      	adds	r3, #0
    6276:	bf18      	it	ne
    6278:	2301      	movne	r3, #1
    627a:	0692      	lsls	r2, r2, #26
    627c:	d42e      	bmi.n	62dc <_printf_common+0xc0>
    627e:	f104 0243 	add.w	r2, r4, #67	; 0x43
    6282:	4639      	mov	r1, r7
    6284:	4630      	mov	r0, r6
    6286:	47c0      	blx	r8
    6288:	3001      	adds	r0, #1
    628a:	d021      	beq.n	62d0 <_printf_common+0xb4>
    628c:	6823      	ldr	r3, [r4, #0]
    628e:	68e5      	ldr	r5, [r4, #12]
    6290:	f8d9 2000 	ldr.w	r2, [r9]
    6294:	f003 0306 	and.w	r3, r3, #6
    6298:	2b04      	cmp	r3, #4
    629a:	bf08      	it	eq
    629c:	1aad      	subeq	r5, r5, r2
    629e:	68a3      	ldr	r3, [r4, #8]
    62a0:	6922      	ldr	r2, [r4, #16]
    62a2:	bf0c      	ite	eq
    62a4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
    62a8:	2500      	movne	r5, #0
    62aa:	4293      	cmp	r3, r2
    62ac:	bfc4      	itt	gt
    62ae:	1a9b      	subgt	r3, r3, r2
    62b0:	18ed      	addgt	r5, r5, r3
    62b2:	f04f 0900 	mov.w	r9, #0
    62b6:	341a      	adds	r4, #26
    62b8:	454d      	cmp	r5, r9
    62ba:	d11b      	bne.n	62f4 <_printf_common+0xd8>
    62bc:	2000      	movs	r0, #0
    62be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    62c2:	2301      	movs	r3, #1
    62c4:	4652      	mov	r2, sl
    62c6:	4639      	mov	r1, r7
    62c8:	4630      	mov	r0, r6
    62ca:	47c0      	blx	r8
    62cc:	3001      	adds	r0, #1
    62ce:	d103      	bne.n	62d8 <_printf_common+0xbc>
    62d0:	f04f 30ff 	mov.w	r0, #4294967295
    62d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    62d8:	3501      	adds	r5, #1
    62da:	e7c2      	b.n	6262 <_printf_common+0x46>
    62dc:	18e1      	adds	r1, r4, r3
    62de:	1c5a      	adds	r2, r3, #1
    62e0:	2030      	movs	r0, #48	; 0x30
    62e2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
    62e6:	4422      	add	r2, r4
    62e8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
    62ec:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
    62f0:	3302      	adds	r3, #2
    62f2:	e7c4      	b.n	627e <_printf_common+0x62>
    62f4:	2301      	movs	r3, #1
    62f6:	4622      	mov	r2, r4
    62f8:	4639      	mov	r1, r7
    62fa:	4630      	mov	r0, r6
    62fc:	47c0      	blx	r8
    62fe:	3001      	adds	r0, #1
    6300:	d0e6      	beq.n	62d0 <_printf_common+0xb4>
    6302:	f109 0901 	add.w	r9, r9, #1
    6306:	e7d7      	b.n	62b8 <_printf_common+0x9c>

00006308 <_printf_i>:
    6308:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    630c:	4617      	mov	r7, r2
    630e:	7e0a      	ldrb	r2, [r1, #24]
    6310:	b085      	sub	sp, #20
    6312:	2a6e      	cmp	r2, #110	; 0x6e
    6314:	4698      	mov	r8, r3
    6316:	4606      	mov	r6, r0
    6318:	460c      	mov	r4, r1
    631a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    631c:	f101 0e43 	add.w	lr, r1, #67	; 0x43
    6320:	f000 80bc 	beq.w	649c <_printf_i+0x194>
    6324:	d81a      	bhi.n	635c <_printf_i+0x54>
    6326:	2a63      	cmp	r2, #99	; 0x63
    6328:	d02e      	beq.n	6388 <_printf_i+0x80>
    632a:	d80a      	bhi.n	6342 <_printf_i+0x3a>
    632c:	2a00      	cmp	r2, #0
    632e:	f000 80c8 	beq.w	64c2 <_printf_i+0x1ba>
    6332:	2a58      	cmp	r2, #88	; 0x58
    6334:	f000 808a 	beq.w	644c <_printf_i+0x144>
    6338:	f104 0542 	add.w	r5, r4, #66	; 0x42
    633c:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
    6340:	e02a      	b.n	6398 <_printf_i+0x90>
    6342:	2a64      	cmp	r2, #100	; 0x64
    6344:	d001      	beq.n	634a <_printf_i+0x42>
    6346:	2a69      	cmp	r2, #105	; 0x69
    6348:	d1f6      	bne.n	6338 <_printf_i+0x30>
    634a:	6821      	ldr	r1, [r4, #0]
    634c:	681a      	ldr	r2, [r3, #0]
    634e:	f011 0f80 	tst.w	r1, #128	; 0x80
    6352:	d023      	beq.n	639c <_printf_i+0x94>
    6354:	1d11      	adds	r1, r2, #4
    6356:	6019      	str	r1, [r3, #0]
    6358:	6813      	ldr	r3, [r2, #0]
    635a:	e027      	b.n	63ac <_printf_i+0xa4>
    635c:	2a73      	cmp	r2, #115	; 0x73
    635e:	f000 80b4 	beq.w	64ca <_printf_i+0x1c2>
    6362:	d808      	bhi.n	6376 <_printf_i+0x6e>
    6364:	2a6f      	cmp	r2, #111	; 0x6f
    6366:	d02a      	beq.n	63be <_printf_i+0xb6>
    6368:	2a70      	cmp	r2, #112	; 0x70
    636a:	d1e5      	bne.n	6338 <_printf_i+0x30>
    636c:	680a      	ldr	r2, [r1, #0]
    636e:	f042 0220 	orr.w	r2, r2, #32
    6372:	600a      	str	r2, [r1, #0]
    6374:	e003      	b.n	637e <_printf_i+0x76>
    6376:	2a75      	cmp	r2, #117	; 0x75
    6378:	d021      	beq.n	63be <_printf_i+0xb6>
    637a:	2a78      	cmp	r2, #120	; 0x78
    637c:	d1dc      	bne.n	6338 <_printf_i+0x30>
    637e:	2278      	movs	r2, #120	; 0x78
    6380:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
    6384:	496e      	ldr	r1, [pc, #440]	; (6540 <_printf_i+0x238>)
    6386:	e064      	b.n	6452 <_printf_i+0x14a>
    6388:	681a      	ldr	r2, [r3, #0]
    638a:	f101 0542 	add.w	r5, r1, #66	; 0x42
    638e:	1d11      	adds	r1, r2, #4
    6390:	6019      	str	r1, [r3, #0]
    6392:	6813      	ldr	r3, [r2, #0]
    6394:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    6398:	2301      	movs	r3, #1
    639a:	e0a3      	b.n	64e4 <_printf_i+0x1dc>
    639c:	f011 0f40 	tst.w	r1, #64	; 0x40
    63a0:	f102 0104 	add.w	r1, r2, #4
    63a4:	6019      	str	r1, [r3, #0]
    63a6:	d0d7      	beq.n	6358 <_printf_i+0x50>
    63a8:	f9b2 3000 	ldrsh.w	r3, [r2]
    63ac:	2b00      	cmp	r3, #0
    63ae:	da03      	bge.n	63b8 <_printf_i+0xb0>
    63b0:	222d      	movs	r2, #45	; 0x2d
    63b2:	425b      	negs	r3, r3
    63b4:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
    63b8:	4962      	ldr	r1, [pc, #392]	; (6544 <_printf_i+0x23c>)
    63ba:	220a      	movs	r2, #10
    63bc:	e017      	b.n	63ee <_printf_i+0xe6>
    63be:	6820      	ldr	r0, [r4, #0]
    63c0:	6819      	ldr	r1, [r3, #0]
    63c2:	f010 0f80 	tst.w	r0, #128	; 0x80
    63c6:	d003      	beq.n	63d0 <_printf_i+0xc8>
    63c8:	1d08      	adds	r0, r1, #4
    63ca:	6018      	str	r0, [r3, #0]
    63cc:	680b      	ldr	r3, [r1, #0]
    63ce:	e006      	b.n	63de <_printf_i+0xd6>
    63d0:	f010 0f40 	tst.w	r0, #64	; 0x40
    63d4:	f101 0004 	add.w	r0, r1, #4
    63d8:	6018      	str	r0, [r3, #0]
    63da:	d0f7      	beq.n	63cc <_printf_i+0xc4>
    63dc:	880b      	ldrh	r3, [r1, #0]
    63de:	4959      	ldr	r1, [pc, #356]	; (6544 <_printf_i+0x23c>)
    63e0:	2a6f      	cmp	r2, #111	; 0x6f
    63e2:	bf14      	ite	ne
    63e4:	220a      	movne	r2, #10
    63e6:	2208      	moveq	r2, #8
    63e8:	2000      	movs	r0, #0
    63ea:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
    63ee:	6865      	ldr	r5, [r4, #4]
    63f0:	60a5      	str	r5, [r4, #8]
    63f2:	2d00      	cmp	r5, #0
    63f4:	f2c0 809c 	blt.w	6530 <_printf_i+0x228>
    63f8:	6820      	ldr	r0, [r4, #0]
    63fa:	f020 0004 	bic.w	r0, r0, #4
    63fe:	6020      	str	r0, [r4, #0]
    6400:	2b00      	cmp	r3, #0
    6402:	d13f      	bne.n	6484 <_printf_i+0x17c>
    6404:	2d00      	cmp	r5, #0
    6406:	f040 8095 	bne.w	6534 <_printf_i+0x22c>
    640a:	4675      	mov	r5, lr
    640c:	2a08      	cmp	r2, #8
    640e:	d10b      	bne.n	6428 <_printf_i+0x120>
    6410:	6823      	ldr	r3, [r4, #0]
    6412:	07da      	lsls	r2, r3, #31
    6414:	d508      	bpl.n	6428 <_printf_i+0x120>
    6416:	6923      	ldr	r3, [r4, #16]
    6418:	6862      	ldr	r2, [r4, #4]
    641a:	429a      	cmp	r2, r3
    641c:	bfde      	ittt	le
    641e:	2330      	movle	r3, #48	; 0x30
    6420:	f805 3c01 	strble.w	r3, [r5, #-1]
    6424:	f105 35ff 	addle.w	r5, r5, #4294967295
    6428:	ebae 0305 	sub.w	r3, lr, r5
    642c:	6123      	str	r3, [r4, #16]
    642e:	f8cd 8000 	str.w	r8, [sp]
    6432:	463b      	mov	r3, r7
    6434:	aa03      	add	r2, sp, #12
    6436:	4621      	mov	r1, r4
    6438:	4630      	mov	r0, r6
    643a:	f7ff feef 	bl	621c <_printf_common>
    643e:	3001      	adds	r0, #1
    6440:	d155      	bne.n	64ee <_printf_i+0x1e6>
    6442:	f04f 30ff 	mov.w	r0, #4294967295
    6446:	b005      	add	sp, #20
    6448:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    644c:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
    6450:	493c      	ldr	r1, [pc, #240]	; (6544 <_printf_i+0x23c>)
    6452:	6822      	ldr	r2, [r4, #0]
    6454:	6818      	ldr	r0, [r3, #0]
    6456:	f012 0f80 	tst.w	r2, #128	; 0x80
    645a:	f100 0504 	add.w	r5, r0, #4
    645e:	601d      	str	r5, [r3, #0]
    6460:	d001      	beq.n	6466 <_printf_i+0x15e>
    6462:	6803      	ldr	r3, [r0, #0]
    6464:	e002      	b.n	646c <_printf_i+0x164>
    6466:	0655      	lsls	r5, r2, #25
    6468:	d5fb      	bpl.n	6462 <_printf_i+0x15a>
    646a:	8803      	ldrh	r3, [r0, #0]
    646c:	07d0      	lsls	r0, r2, #31
    646e:	bf44      	itt	mi
    6470:	f042 0220 	orrmi.w	r2, r2, #32
    6474:	6022      	strmi	r2, [r4, #0]
    6476:	b91b      	cbnz	r3, 6480 <_printf_i+0x178>
    6478:	6822      	ldr	r2, [r4, #0]
    647a:	f022 0220 	bic.w	r2, r2, #32
    647e:	6022      	str	r2, [r4, #0]
    6480:	2210      	movs	r2, #16
    6482:	e7b1      	b.n	63e8 <_printf_i+0xe0>
    6484:	4675      	mov	r5, lr
    6486:	fbb3 f0f2 	udiv	r0, r3, r2
    648a:	fb02 3310 	mls	r3, r2, r0, r3
    648e:	5ccb      	ldrb	r3, [r1, r3]
    6490:	f805 3d01 	strb.w	r3, [r5, #-1]!
    6494:	4603      	mov	r3, r0
    6496:	2800      	cmp	r0, #0
    6498:	d1f5      	bne.n	6486 <_printf_i+0x17e>
    649a:	e7b7      	b.n	640c <_printf_i+0x104>
    649c:	6808      	ldr	r0, [r1, #0]
    649e:	681a      	ldr	r2, [r3, #0]
    64a0:	6949      	ldr	r1, [r1, #20]
    64a2:	f010 0f80 	tst.w	r0, #128	; 0x80
    64a6:	d004      	beq.n	64b2 <_printf_i+0x1aa>
    64a8:	1d10      	adds	r0, r2, #4
    64aa:	6018      	str	r0, [r3, #0]
    64ac:	6813      	ldr	r3, [r2, #0]
    64ae:	6019      	str	r1, [r3, #0]
    64b0:	e007      	b.n	64c2 <_printf_i+0x1ba>
    64b2:	f010 0f40 	tst.w	r0, #64	; 0x40
    64b6:	f102 0004 	add.w	r0, r2, #4
    64ba:	6018      	str	r0, [r3, #0]
    64bc:	6813      	ldr	r3, [r2, #0]
    64be:	d0f6      	beq.n	64ae <_printf_i+0x1a6>
    64c0:	8019      	strh	r1, [r3, #0]
    64c2:	2300      	movs	r3, #0
    64c4:	6123      	str	r3, [r4, #16]
    64c6:	4675      	mov	r5, lr
    64c8:	e7b1      	b.n	642e <_printf_i+0x126>
    64ca:	681a      	ldr	r2, [r3, #0]
    64cc:	1d11      	adds	r1, r2, #4
    64ce:	6019      	str	r1, [r3, #0]
    64d0:	6815      	ldr	r5, [r2, #0]
    64d2:	6862      	ldr	r2, [r4, #4]
    64d4:	2100      	movs	r1, #0
    64d6:	4628      	mov	r0, r5
    64d8:	f000 f83a 	bl	6550 <memchr>
    64dc:	b108      	cbz	r0, 64e2 <_printf_i+0x1da>
    64de:	1b40      	subs	r0, r0, r5
    64e0:	6060      	str	r0, [r4, #4]
    64e2:	6863      	ldr	r3, [r4, #4]
    64e4:	6123      	str	r3, [r4, #16]
    64e6:	2300      	movs	r3, #0
    64e8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
    64ec:	e79f      	b.n	642e <_printf_i+0x126>
    64ee:	6923      	ldr	r3, [r4, #16]
    64f0:	462a      	mov	r2, r5
    64f2:	4639      	mov	r1, r7
    64f4:	4630      	mov	r0, r6
    64f6:	47c0      	blx	r8
    64f8:	3001      	adds	r0, #1
    64fa:	d0a2      	beq.n	6442 <_printf_i+0x13a>
    64fc:	6823      	ldr	r3, [r4, #0]
    64fe:	079b      	lsls	r3, r3, #30
    6500:	d507      	bpl.n	6512 <_printf_i+0x20a>
    6502:	2500      	movs	r5, #0
    6504:	f104 0919 	add.w	r9, r4, #25
    6508:	68e3      	ldr	r3, [r4, #12]
    650a:	9a03      	ldr	r2, [sp, #12]
    650c:	1a9b      	subs	r3, r3, r2
    650e:	429d      	cmp	r5, r3
    6510:	db05      	blt.n	651e <_printf_i+0x216>
    6512:	68e0      	ldr	r0, [r4, #12]
    6514:	9b03      	ldr	r3, [sp, #12]
    6516:	4298      	cmp	r0, r3
    6518:	bfb8      	it	lt
    651a:	4618      	movlt	r0, r3
    651c:	e793      	b.n	6446 <_printf_i+0x13e>
    651e:	2301      	movs	r3, #1
    6520:	464a      	mov	r2, r9
    6522:	4639      	mov	r1, r7
    6524:	4630      	mov	r0, r6
    6526:	47c0      	blx	r8
    6528:	3001      	adds	r0, #1
    652a:	d08a      	beq.n	6442 <_printf_i+0x13a>
    652c:	3501      	adds	r5, #1
    652e:	e7eb      	b.n	6508 <_printf_i+0x200>
    6530:	2b00      	cmp	r3, #0
    6532:	d1a7      	bne.n	6484 <_printf_i+0x17c>
    6534:	780b      	ldrb	r3, [r1, #0]
    6536:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    653a:	f104 0542 	add.w	r5, r4, #66	; 0x42
    653e:	e765      	b.n	640c <_printf_i+0x104>
    6540:	00007b26 	.word	0x00007b26
    6544:	00007b15 	.word	0x00007b15
	...

00006550 <memchr>:
    6550:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6554:	2a10      	cmp	r2, #16
    6556:	db2b      	blt.n	65b0 <memchr+0x60>
    6558:	f010 0f07 	tst.w	r0, #7
    655c:	d008      	beq.n	6570 <memchr+0x20>
    655e:	f810 3b01 	ldrb.w	r3, [r0], #1
    6562:	3a01      	subs	r2, #1
    6564:	428b      	cmp	r3, r1
    6566:	d02d      	beq.n	65c4 <memchr+0x74>
    6568:	f010 0f07 	tst.w	r0, #7
    656c:	b342      	cbz	r2, 65c0 <memchr+0x70>
    656e:	d1f6      	bne.n	655e <memchr+0xe>
    6570:	b4f0      	push	{r4, r5, r6, r7}
    6572:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
    6576:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
    657a:	f022 0407 	bic.w	r4, r2, #7
    657e:	f07f 0700 	mvns.w	r7, #0
    6582:	2300      	movs	r3, #0
    6584:	e8f0 5602 	ldrd	r5, r6, [r0], #8
    6588:	3c08      	subs	r4, #8
    658a:	ea85 0501 	eor.w	r5, r5, r1
    658e:	ea86 0601 	eor.w	r6, r6, r1
    6592:	fa85 f547 	uadd8	r5, r5, r7
    6596:	faa3 f587 	sel	r5, r3, r7
    659a:	fa86 f647 	uadd8	r6, r6, r7
    659e:	faa5 f687 	sel	r6, r5, r7
    65a2:	b98e      	cbnz	r6, 65c8 <memchr+0x78>
    65a4:	d1ee      	bne.n	6584 <memchr+0x34>
    65a6:	bcf0      	pop	{r4, r5, r6, r7}
    65a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    65ac:	f002 0207 	and.w	r2, r2, #7
    65b0:	b132      	cbz	r2, 65c0 <memchr+0x70>
    65b2:	f810 3b01 	ldrb.w	r3, [r0], #1
    65b6:	3a01      	subs	r2, #1
    65b8:	ea83 0301 	eor.w	r3, r3, r1
    65bc:	b113      	cbz	r3, 65c4 <memchr+0x74>
    65be:	d1f8      	bne.n	65b2 <memchr+0x62>
    65c0:	2000      	movs	r0, #0
    65c2:	4770      	bx	lr
    65c4:	3801      	subs	r0, #1
    65c6:	4770      	bx	lr
    65c8:	2d00      	cmp	r5, #0
    65ca:	bf06      	itte	eq
    65cc:	4635      	moveq	r5, r6
    65ce:	3803      	subeq	r0, #3
    65d0:	3807      	subne	r0, #7
    65d2:	f015 0f01 	tst.w	r5, #1
    65d6:	d107      	bne.n	65e8 <memchr+0x98>
    65d8:	3001      	adds	r0, #1
    65da:	f415 7f80 	tst.w	r5, #256	; 0x100
    65de:	bf02      	ittt	eq
    65e0:	3001      	addeq	r0, #1
    65e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
    65e6:	3001      	addeq	r0, #1
    65e8:	bcf0      	pop	{r4, r5, r6, r7}
    65ea:	3801      	subs	r0, #1
    65ec:	4770      	bx	lr
    65ee:	bf00      	nop

000065f0 <_realloc_r>:
    65f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    65f2:	4607      	mov	r7, r0
    65f4:	4614      	mov	r4, r2
    65f6:	460e      	mov	r6, r1
    65f8:	b921      	cbnz	r1, 6604 <_realloc_r+0x14>
    65fa:	4611      	mov	r1, r2
    65fc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    6600:	f7ff bbf2 	b.w	5de8 <_malloc_r>
    6604:	b922      	cbnz	r2, 6610 <_realloc_r+0x20>
    6606:	f7ff fba1 	bl	5d4c <_free_r>
    660a:	4625      	mov	r5, r4
    660c:	4628      	mov	r0, r5
    660e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    6610:	f000 f814 	bl	663c <_malloc_usable_size_r>
    6614:	4284      	cmp	r4, r0
    6616:	d90f      	bls.n	6638 <_realloc_r+0x48>
    6618:	4621      	mov	r1, r4
    661a:	4638      	mov	r0, r7
    661c:	f7ff fbe4 	bl	5de8 <_malloc_r>
    6620:	4605      	mov	r5, r0
    6622:	2800      	cmp	r0, #0
    6624:	d0f2      	beq.n	660c <_realloc_r+0x1c>
    6626:	4631      	mov	r1, r6
    6628:	4622      	mov	r2, r4
    662a:	f7ff fb62 	bl	5cf2 <memcpy>
    662e:	4631      	mov	r1, r6
    6630:	4638      	mov	r0, r7
    6632:	f7ff fb8b 	bl	5d4c <_free_r>
    6636:	e7e9      	b.n	660c <_realloc_r+0x1c>
    6638:	4635      	mov	r5, r6
    663a:	e7e7      	b.n	660c <_realloc_r+0x1c>

0000663c <_malloc_usable_size_r>:
    663c:	f851 0c04 	ldr.w	r0, [r1, #-4]
    6640:	2800      	cmp	r0, #0
    6642:	f1a0 0004 	sub.w	r0, r0, #4
    6646:	bfbc      	itt	lt
    6648:	580b      	ldrlt	r3, [r1, r0]
    664a:	18c0      	addlt	r0, r0, r3
    664c:	4770      	bx	lr
    664e:	0000      	movs	r0, r0
    6650:	2a2a2a2a 	.word	0x2a2a2a2a
    6654:	2a2a2a2a 	.word	0x2a2a2a2a
    6658:	2a2a2a2a 	.word	0x2a2a2a2a
    665c:	2a2a2a2a 	.word	0x2a2a2a2a
    6660:	2a2a2a2a 	.word	0x2a2a2a2a
    6664:	2a2a2a2a 	.word	0x2a2a2a2a
    6668:	2a2a2a2a 	.word	0x2a2a2a2a
    666c:	2a2a2a2a 	.word	0x2a2a2a2a
    6670:	2a2a2a2a 	.word	0x2a2a2a2a
    6674:	2a2a2a2a 	.word	0x2a2a2a2a
    6678:	2a2a2a2a 	.word	0x2a2a2a2a
    667c:	2a2a2a2a 	.word	0x2a2a2a2a
    6680:	2a2a2a2a 	.word	0x2a2a2a2a
    6684:	2a2a2a2a 	.word	0x2a2a2a2a
    6688:	00002a2a 	.word	0x00002a2a
    668c:	2a2a2a2a 	.word	0x2a2a2a2a
    6690:	2a2a2a2a 	.word	0x2a2a2a2a
    6694:	2a2a2a2a 	.word	0x2a2a2a2a
    6698:	532a2a2a 	.word	0x532a2a2a
    669c:	4b434154 	.word	0x4b434154
    66a0:	45564f20 	.word	0x45564f20
    66a4:	4f4c4652 	.word	0x4f4c4652
    66a8:	45442057 	.word	0x45442057
    66ac:	54434554 	.word	0x54434554
    66b0:	2a2a4445 	.word	0x2a2a4445
    66b4:	2a2a2a2a 	.word	0x2a2a2a2a
    66b8:	2a2a2a2a 	.word	0x2a2a2a2a
    66bc:	2a2a2a2a 	.word	0x2a2a2a2a
    66c0:	2a2a2a2a 	.word	0x2a2a2a2a
    66c4:	00002a2a 	.word	0x00002a2a
    66c8:	6b736154 	.word	0x6b736154
    66cc:	6e614820 	.word	0x6e614820
    66d0:	20656c64 	.word	0x20656c64
    66d4:	6425202d 	.word	0x6425202d
    66d8:	00000a0d 	.word	0x00000a0d

000066dc <ModemCmdData>:
    66dc:	00000200 00006bb8 00000000 000014d1     .....k..........
    66ec:	00000000 00000001 00006bbc 00020003     .........k......
    66fc:	000014d1 00000009 00000002 00006bc0     .............k..
    670c:	000f0008 000014d1 0000001b 00000003     ................
    671c:	00006bcc 000e000c 000014d1 0000001e     .k..............
    672c:	00000004 00006bdc 000c0008 000014d1     .....k..........
    673c:	00000018 00000005 00006be8 00080005     .........k......
    674c:	000014d1 00000011 00000006 00006bf4     .............k..
    675c:	000b000a 000014d1 00000019 00000007     ................
    676c:	00006c00 0015000a 000014d1 00000023     .l..........#...
    677c:	00000008 00006c0c 00020005 000014d1     .....l..........
    678c:	0000000b 00000109 00006c14 000c0027     .........l..'...
    679c:	000014d1 00000037 0000010a 00006c3c     ....7.......<l..
    67ac:	00020012 000014d1 00000018 0000010b     ................
    67bc:	00006c50 00020012 000014d1 00000018     Pl..............
    67cc:	0000010c 00006c64 00020012 000014d1     ....dl..........
    67dc:	00000018 0000010d 00006c78 00020012     ........xl......
    67ec:	000014d1 00000018 0000010e 00006c8c     .............l..
    67fc:	00020012 000014d1 00000018 0000010f     ................
    680c:	00006ca0 00020012 000014d1 00000018     .l..............
    681c:	00000110 00006cb4 00020012 000014d1     .....l..........
    682c:	00000018 00000111 00006cc8 00020012     .........l......
    683c:	000014d1 00000018 00000112 00006cdc     .............l..
    684c:	00020012 000014d1 00000018 00000113     ................
    685c:	00006cf0 00020013 000014d1 00000019     .l..............
    686c:	00000114 00006d04 0002001f 000014d1     .....m..........
    687c:	00000025 00000115 00006d24 00020023     %.......$m..#...
    688c:	000014d1 00000029 00000116 00006d48     ....).......Hm..
    689c:	0002001a 000014d1 00000020 00000117     ........ .......
    68ac:	20000000 00070011 000014d1 0000001c     ... ............
    68bc:	00000118 200001ac 00bf003a 000014d1     ....... :.......
    68cc:	000000fd 00000119 00006d64 00020010     ........dm......
    68dc:	000014d1 00000016 0000011a 00006d78     ............xm..
    68ec:	00020010 000014d1 00000016 0000011b     ................
    68fc:	00006d8c 0002000b 000014d1 00000011     .m..............
	...
    6b8c:	3d693f22 39393533 37303839 38323230     "?i=359998070228
    6b9c:	26343637 31413d64 58323559 33593241     764&d=A1Y52XA2Y3
    6bac:	3d622636 73263633 0d22323d 00000000     6&b=36&s=2".....
    6bbc:	000d5441 432b5441 0d4e5347 00000000     AT..AT+CGSN.....
    6bcc:	572b5441 52524143 0d524549 00000000     AT+WCARRIER.....
    6bdc:	492b5441 0d3f5250 00000000 432b5441     AT+IPR?.....AT+C
    6bec:	3f4e4950 0000000d 432b5441 47455247     PIN?....AT+CGREG
    6bfc:	00000d3f 4b2b5441 3d4e5347 00000d33     ?...AT+KGSN=3...
    6c0c:	31455441 0000000d 4b2b5441 50545448     ATE1....AT+KHTTP
    6c1c:	3d474643 69222c33 7365676e 722e3174     CFG=3,"ingest1.r
    6c2c:	6f707365 2e65736e 756f6c63 000d2264     esponse.cloud"..
    6c3c:	4b2b5441 50545448 534f4c43 2c313d45     AT+KHTTPCLOSE=1,
    6c4c:	00000d30 4b2b5441 50545448 534f4c43     0...AT+KHTTPCLOS
    6c5c:	2c323d45 00000d30 4b2b5441 50545448     E=2,0...AT+KHTTP
    6c6c:	534f4c43 2c333d45 00000d30 4b2b5441     CLOSE=3,0...AT+K
    6c7c:	50545448 534f4c43 2c343d45 00000d30     HTTPCLOSE=4,0...
    6c8c:	4b2b5441 50545448 534f4c43 2c353d45     AT+KHTTPCLOSE=5,
    6c9c:	00000d30 4b2b5441 50545448 534f4c43     0...AT+KHTTPCLOS
    6cac:	2c363d45 00000d30 4b2b5441 50545448     E=6,0...AT+KHTTP
    6cbc:	534f4c43 2c373d45 00000d30 4b2b5441     CLOSE=7,0...AT+K
    6ccc:	50545448 534f4c43 2c383d45 00000d30     HTTPCLOSE=8,0...
    6cdc:	4b2b5441 50545448 534f4c43 2c393d45     AT+KHTTPCLOSE=9,
    6cec:	00000d30 4b2b5441 50545448 534f4c43     0...AT+KHTTPCLOS
    6cfc:	30313d45 000d302c 4b2b5441 54544150     E=10,0..AT+KPATT
    6d0c:	3d4e5245 452d2d22 2d2d464f 74746150     ERN="--EOF--Patt
    6d1c:	2d6e7265 000d222d 4b2b5441 43584e43     ern--"..AT+KCNXC
    6d2c:	333d4746 4722202c 22535250 5a56222c     FG=3, "GPRS","VZ
    6d3c:	544e4957 454e5245 000d2254 4b2b5441     WINTERNET"..AT+K
    6d4c:	54584e43 52454d49 362c333d 2c322c30     CNXTIMER=3,60,2,
    6d5c:	362c3037 00000d30 4f452d2d 502d2d46     70,60...--EOF--P
    6d6c:	65747461 2d2d6e72 00000000 4b2b5441     attern--....AT+K
    6d7c:	44584e43 3d4e574f 0d312c33 00000000     CNXDOWN=3,1.....
    6d8c:	432b5441 54544147 000d303d 6f727245     AT+CGATT=0..Erro
    6d9c:	48203a72 20706165 6f6c6c61 69746163     r: Heap allocati
    6dac:	66206e6f 7020726f 65737261 74616420     on for parse dat
    6dbc:	75622061 72656666 69616620 0064656c     a buffer failed.
    6dcc:	6f727245 4e203a72 6120746f 20656c62     Error: Not able 
    6ddc:	76206f74 66697265 68742079 6f632065     to verify the co
    6dec:	6e616d6d 74732064 676e6972 72756420     mmand string dur
    6dfc:	20676e69 73726170 00676e69 6f727245     ing parsing.Erro
    6e0c:	4e203a72 6120746f 20656c62 72206f74     r: Not able to r
    6e1c:	20646165 61746164 6f726620 6572206d     ead data from re
    6e2c:	76696563 69722065 6220676e 65666675     ceive ring buffe
    6e3c:	75642072 676e6972 72617020 00726573     r during parser.
    6e4c:	6f727245 48203a72 20706165 6f6c6c61     Error: Heap allo
    6e5c:	69746163 66206e6f 7220726f 6f707365     cation for respo
    6e6c:	2065736e 61746164 66756220 20726566     nse data buffer 
    6e7c:	6c696166 00006465 746e6553 65687420     failed..Sent the
    6e8c:	73655320 6e6f6973 6f6c4320 72206573      Session Close r
    6e9c:	65757165 74207473 7854206f 73615420     equest to Tx Tas
    6eac:	0000006b 6c696146 74206465 6573206f     k...Failed to se
    6ebc:	7420746e 53206568 69737365 43206e6f     nt the Session C
    6ecc:	65736f6c 71657220 74736575 206f7420     lose request to 
    6edc:	54207854 006b7361 6f727245 203a2072     Tx Task.Error : 
    6eec:	20746f4e 656c6261 206f7420 6174626f     Not able to obta
    6efc:	54206e69 65532078 6170616d 65726f68     in Tx Semapahore
    6f0c:	00000000 6e617254 74696d73 65755120     ....Transmit Que
    6f1c:	69206575 6f6e2073 6d652074 00797470     ue is not empty.
    6f2c:	4d206f4e 2065726f 69746341 43206576     No More Active C
    6f3c:	656e6e6f 6f697463 7420736e 6c63206f     onnections to cl
    6f4c:	0065736f 65636552 64657669 63206120     ose.Received a c
    6f5c:	656e6e6f 6f697463 6572206e 6e6f7073     onnection respon
    6f6c:	69206573 5852206e 646f4d20 00000065     se in RX Mode...
    6f7c:	6c696146 74206465 6572206f 76696563     Failed to receiv
    6f8c:	6f632065 63656e6e 6e6f6974 73657220     e connection res
    6f9c:	736e6f70 6e692065 20585220 65646f6d     ponse in RX mode
    6fac:	00000000 6c696146 74206465 6573206f     ....Failed to se
    6fbc:	7420746e 45206568 7020464f 65747461     nt the EOF patte
    6fcc:	74206e72 7854206f 73615420 0000006b     rn to Tx Task...
    6fdc:	6c696146 74206465 6573206f 6120746e     Failed to sent a
    6fec:	73656363 6f702073 20746e69 20646d63     ccess point cmd 
    6ffc:	54206f74 61542078 00006b73 6c696146     to Tx Task..Fail
    700c:	74206465 6573206f 6320746e 656e6e6f     ed to sent conne
    701c:	6f697463 6974206e 2072656d 20646d63     ction timer cmd 
    702c:	54206f74 61542078 00006b73 4e4e4f43     to Tx Task..CONN
    703c:	00544345 45444f4d 4144204d 55204154     ECT.MODEM DATA U
    704c:	20545241 52455328 334d4f43 6e692029     ART (SERCOM3) in
    705c:	61697469 657a696c 00000064 43524553     itialized...SERC
    706c:	20334d4f 4f495250 59544952 00000000     OM3 PRIORITY....
    707c:	6c696146 74206465 6e69206f 61697469     Failed to initia
    708c:	657a696c 65687420 444f4d20 44204d45     lize the MODEM D
    709c:	20415441 54524155 00000000 746e6553     ATA UART....Sent
    70ac:	65687420 61694420 61642067 74206174      the Diag data t
    70bc:	7854206f 73615420 0000006b 6c696146     o Tx Task...Fail
    70cc:	74206465 6573206f 7420746e 44206568     ed to sent the D
    70dc:	20676169 61746164 206f7420 54207854     iag data to Tx T
    70ec:	006b7361 72746552 65766569 68742064     ask.Retrieved th
    70fc:	6f4d2065 206d6564 49454d49 6d754e20     e Modem IMEI Num
    710c:	00726562 72746552 65766569 68742064     ber.Retrieved th
    711c:	6f4d2065 206d6564 69726573 4e206c61     e Modem serial N
    712c:	65626d75 00000072 65636552 64657669     umber...Received
    713c:	6e6f4320 7463656e 206e6f69 70736572      Connection resp
    714c:	65736e6f 206e6920 646e6168 0000656c     onse in handle..
    715c:	63637553 66737365 796c6c75 736f7020     Successfully pos
    716c:	20646574 6e6e6f63 69746365 52206e6f     ted connection R
    717c:	6f707365 2065736e 51206f74 65756575     esponse to Queue
    718c:	00000000 6c696146 74206465 6f70206f     ....Failed to po
    719c:	74207473 63206568 656e6e6f 6f697463     st the connectio
    71ac:	6552206e 6e6f7073 74206573 7551206f     n Response to Qu
    71bc:	00657565 6f727245 203a2072 6d6d6f43     eue.Error : Comm
    71cc:	20646e61 70736552 65736e6f 65755120     and Response Que
    71dc:	69206575 6f6e2073 6d652074 00797470     ue is not empty.
    71ec:	4f525245 52203a52 69656365 20646576     ERROR: Received 
    71fc:	65206e61 7974706d 73657220 736e6f70     an empty respons
    720c:	74732065 676e6972 206e6920 6d6d6f63     e string in comm
    721c:	20646e61 70736572 65736e6f 6e616820     and response han
    722c:	72656c64 00000000 6c430a0d 6465736f     dler......Closed
    723c:	206e6120 69746361 63206576 656e6e6f      an active conne
    724c:	6f697463 0000006e 72656854 73692065     ction...There is
    725c:	206f6e20 6e6e6f63 69746365 65206e6f      no connection e
    726c:	62617473 6873696c 77206465 20687469     stablished with 
    727c:	73696874 73657320 6e6f6973 2e444920     this session ID.
    728c:	00002e2e 63656843 676e696b 726f6620     ....Checking for
    729c:	206e6120 69746361 63206576 656e6e6f      an active conne
    72ac:	6f697463 6977206e 6e206874 20747865     ction with next 
    72bc:	73736573 206e6f69 2e2e4449 00000a2e     session ID......
    72cc:	4b206e49 54544150 204e5245 646e6168     In KPATTERN hand
    72dc:	0072656c 4b206e49 43584e43 68204746     ler.In KCNXCFG h
    72ec:	6c646e61 00007265 4b206e49 54584e43     andler..In KCNXT
    72fc:	52454d49 6e616820 72656c64 00000000     IMER handler....
    730c:	4b206e49 50545448 20474643 646e6168     In KHTTPCFG hand
    731c:	0072656c 4b206e49 50545448 41454820     ler.In KHTTP HEA
    732c:	20524544 646e6168 0072656c 64616548     DER handler.Head
    733c:	52207265 6f707365 2065736e 00006b4f     er Response Ok..
    734c:	64616548 52207265 6f707365 2065736e     Header Response 
    735c:	20746f4e 00006b4f 000a0a0d 54206e49     Not Ok......In T
    736c:	494d5245 4554414e 41454820 20524544     ERMINATE HEADER 
    737c:	646e6168 0072656c 69746f4e 61636966     handler.Notifica
    738c:	6e6f6974 63655220 65766965 6f742064     tion Received to
    739c:	20785220 6b736154 6f726620 5349206d      Rx Task from IS
    73ac:	00000052 4f525245 43203a52 616d6d6f     R...ERROR: Comma
    73bc:	5020646e 69737261 4620676e 656c6961     nd Parsing Faile
    73cc:	00000064 73207854 61697265 6544206c     d...Tx serial De
    73dc:	20677562 656e6f44 00000a0d 44207852     bug Done....Rx D
    73ec:	0d656e6f 0000000a 2d207325 20642520     one.....%s - %d 
    73fc:	00000a0d 682f2e2e 692f6c61 756c636e     ....../hal/inclu
    740c:	682f6564 775f6c61 682e7464 00000000     de/hal_wdt.h....
    741c:	20544457 74696e49 696c6169 00646573     WDT Initialised.
    742c:	20544457 6c696146 74206465 6e69206f     WDT Failed to in
    743c:	61697469 657a696c 00000000 682f2e2e     itialize....../h
    744c:	732f6c61 682f6372 615f6c61 79735f63     al/src/hal_ac_sy
    745c:	632e636e 00000000 682f2e2e 732f6c61     nc.c....../hal/s
    746c:	682f6372 615f6c61 735f6364 2e636e79     rc/hal_adc_sync.
    747c:	00000063 682f2e2e 732f6c61 682f6372     c...../hal/src/h
    748c:	645f6c61 735f6361 2e636e79 00000063     al_dac_sync.c...
    749c:	682f2e2e 732f6c61 682f6372 665f6c61     ../hal/src/hal_f
    74ac:	6873616c 0000632e 682f2e2e 732f6c61     lash.c..../hal/s
    74bc:	682f6372 705f6c61 632e6d77 00000000     rc/hal_pwm.c....
    74cc:	682f2e2e 732f6c61 682f6372 745f6c61     ../hal/src/hal_t
    74dc:	72656d69 0000632e 682f2e2e 752f6c61     imer.c..../hal/u
    74ec:	736c6974 6372732f 6974752f 6c5f736c     tils/src/utils_l
    74fc:	2e747369 00000063 682f2e2e 752f6c61     ist.c...../hal/u
    750c:	736c6974 6372732f 6974752f 725f736c     tils/src/utils_r
    751c:	62676e69 65666675 00632e72 682f2e2e     ingbuffer.c.../h
    752c:	612f6c70 70682f63 63615f6c 0000632e     pl/ac/hpl_ac.c..

0000753c <_adcs>:
    753c:	00c00000 00830002 00001900 00000000     ................
    754c:	00000000 00010001 00000000 00000000     ................
	...
    7568:	682f2e2e 612f6c70 682f6364 615f6c70     ../hpl/adc/hpl_a
    7578:	632e6364 00000000 682f2e2e 642f6c70     dc.c....../hpl/d
    7588:	682f6361 645f6c70 632e6361 00000000     ac/hpl_dac.c....

00007598 <_cfgs>:
	...

00007698 <user_mux_confs>:
	...

000076dc <channel_confs>:
	...

0000771c <interrupt_cfg>:
	...
    779c:	682f2e2e 6e2f6c70 74636d76 682f6c72     ../hpl/nvmctrl/h
    77ac:	6e5f6c70 74636d76 632e6c72 00000000     pl_nvmctrl.c....
    77bc:	40003000 40003400 41012000 41014000     .0.@.4.@. .A.@.A
    77cc:	43000000 43000400                       ...C...C

000077d4 <_usarts>:
    77d4:	00000003 40200004 00030000 00700002     ...... @......p.
    77e4:	0000f62b 00000000 00000004 40300184     +.............0@
    77f4:	00030300 00700002 0000ff2e 00000000     ......p.........
    7804:	00000005 40300004 00030000 00700002     ......0@......p.
    7814:	0000f62b 00000000                       +.......

0000781c <_i2cms>:
	...

00007834 <sercomspi_regs>:
	...
    7848:	682f2e2e 732f6c70 6f637265 70682f6d     ../hpl/sercom/hp
    7858:	65735f6c 6d6f6372 0000632e 41016000     l_sercom.c...`.A
    7868:	41018000 42000c00 42001000 43001000     ...A...B...B...C

00007878 <_tccs>:
    7878:	00000000 00000300 00000000 00000000     ................
    7888:	00001770 00000000 00000000 00000000     p...............
    7898:	00000000 00000001 00000300 00000000     ................
    78a8:	00000000 00001770 00000000 00000000     ....p...........
	...
    78c0:	00000002 00000300 00000000 00000000     ................
    78d0:	00001770 00000000 00000000 00000000     p...............
    78e0:	00000000 00000003 00000300 00000000     ................
    78f0:	00000000 00001770 00000000 00000000     ....p...........
	...
    7908:	00000004 00000300 00000000 00000000     ................
    7918:	00001770 00000000 00000000 00000000     p...............
    7928:	00000000 682f2e2e 742f6c70 682f6363     ....../hpl/tcc/h
    7938:	745f6c70 632e6363 00000000 40003800     pl_tcc.c.....8.@
    7948:	40003c00 4101a000 4101c000 42001400     .<.@...A...A...B
    7958:	42001800 682f2e2e 742f6c70 70682f63     ...B../hpl/tc/hp
    7968:	63745f6c 0000632e 682f2e2e 772f6c70     l_tc.c..../hpl/w
    7978:	682f7464 775f6c70 632e7464 00000000     dt/hpl_wdt.c....
    7988:	26207854 20785220 75657551 61207365     Tx & Rx Queues a
    7998:	63206572 74616572 00006465 616d6553     re created..Sema
    79a8:	726f6870 61207365 4d20646e 78657475     phores and Mutex
    79b8:	61207365 63206572 74616572 00006465     es are created..
    79c8:	70736944 68637461 6b736154 00000000     DispatchTask....
    79d8:	65646f4d 7361546d 0000006b 65646f4d     ModemTask...Mode
    79e8:	5478526d 006b7361 65646f4d 6f72506d     mRxTask.ModemPro
    79f8:	73736563 6b736154 00000000 65646f4d     cessTask....Mode
    7a08:	6169446d 73615467 0000006b 63637553     mDiagTask...Succ
    7a18:	66737365 796c6c75 65724320 64657461     essfully Created
    7a28:	65687420 73615420 0000736b 65657246      the Tasks..Free
    7a38:	4f545220 63532053 75646568 2072656c      RTOS Scheduler 
    7a48:	20746f6e 72617473 00646574 6c696146     not started.Fail
    7a58:	74206465 7263206f 65746165 73617420     ed to create tas
    7a68:	0000736b 6f727245 53203a72 64656863     ks..Error: Sched
    7a78:	72656c75 69786520 00646574 454c4449     uler exited.IDLE
    7a88:	00000000 09632509 25097525 75250975     .....%c.%u.%u.%u
    7a98:	00000a0d 20726d54 00637653              ....Tmr Svc.

00007aa4 <__sf_fake_stderr>:
	...

00007ac4 <__sf_fake_stdin>:
	...

00007ae4 <__sf_fake_stdout>:
	...
    7b04:	2b302d23 6c680020 6665004c 47464567     #-0+ .hlL.efgEFG
    7b14:	32313000 36353433 41393837 45444342     .0123456789ABCDE
    7b24:	31300046 35343332 39383736 64636261     F.0123456789abcd
    7b34:	00006665                                ef..

00007b38 <_init>:
    7b38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7b3a:	bf00      	nop
    7b3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    7b3e:	bc08      	pop	{r3}
    7b40:	469e      	mov	lr, r3
    7b42:	4770      	bx	lr

00007b44 <__init_array_start>:
    7b44:	00000289 	.word	0x00000289

00007b48 <_fini>:
    7b48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7b4a:	bf00      	nop
    7b4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    7b4e:	bc08      	pop	{r3}
    7b50:	469e      	mov	lr, r3
    7b52:	4770      	bx	lr

00007b54 <__fini_array_start>:
    7b54:	00000265 	.word	0x00000265
