From bf59e1d63939ebddbc4d5e0520d85257f366ab1d Mon Sep 17 00:00:00 2001
From: Prabhjot Khurana <prabhjot.khurana@intel.com>
Date: Thu, 11 Jun 2020 15:06:09 +0100
Subject: [PATCH 014/131] dt-bindings: crypto: Add Keem Bay ECC bindings

The Keem Bay Offload and Crypto Subsystem (OCS) Elliptic Curve
Cryptography (ECC) driver device tree bindings.

Signed-off-by: Prabhjot Khurana <prabhjot.khurana@intel.com>
---
 .../crypto/intel,keembay-ocs-ecc.yaml         | 52 +++++++++++++++++++
 MAINTAINERS                                   |  5 ++
 2 files changed, 57 insertions(+)
 create mode 100644 Documentation/devicetree/bindings/crypto/intel,keembay-ocs-ecc.yaml

diff --git a/Documentation/devicetree/bindings/crypto/intel,keembay-ocs-ecc.yaml b/Documentation/devicetree/bindings/crypto/intel,keembay-ocs-ecc.yaml
new file mode 100644
index 000000000000..22caf6a1edf6
--- /dev/null
+++ b/Documentation/devicetree/bindings/crypto/intel,keembay-ocs-ecc.yaml
@@ -0,0 +1,52 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/crypto/intel,keembay-ocs-ecc.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Keem Bay OCS ECC Device Tree Bindings
+
+maintainers:
+  - Paul Murphy <paul.j.murphy@intel.com>
+
+description: |
+  The Keem Bay Offload and Crypto Subsystem (OCS) ECC driver enables
+  use of the hardware accelerated crypto module, embedded in the
+  Intel Movidius SoC code name Keem Bay, via the kernel crypto API.
+
+properties:
+  compatible:
+    const: intel,keembay-ocs-ecc
+
+  reg:
+    items:
+      - description: The OCS ECC base register address
+
+  interrupts:
+    items:
+      - description: OCS ECC interrupt
+
+  clocks:
+    items:
+      - description: OCS clock
+
+required:
+  - compatible
+  - reg
+  - interrupts
+  - clocks
+
+additionalProperties: false
+
+examples:
+  - |
+    #include <dt-bindings/interrupt-controller/arm-gic.h>
+    #define KEEM_BAY_PSS_AUX_OCS
+    ecc {
+      compatible = "intel,keembay-ocs-ecc";
+      reg = <0x30001000 0x1000>;
+      interrupts = <GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>;
+      clocks = <&scmi_clk KEEM_BAY_PSS_AUX_OCS>;
+    };
+
+...
diff --git a/MAINTAINERS b/MAINTAINERS
index ccf24534e66b..98a87ea10dd6 100644
--- a/MAINTAINERS
+++ b/MAINTAINERS
@@ -8899,6 +8899,11 @@ F:	drivers/soc/keembay/Makefile
 F:	drivers/soc/keembay/keembay-ipc.c
 F:	include/linux/soc/keembay/keembay-ipc.h
 
+KEEMBAY_OCS_ECC
+M:	Prabhjot Khurana<prabhjot.khurana@intel.com>
+S:	Maintained
+F:	Documentation/devicetree/bindings/crypto/intel,keembay-ocs-ecc.yaml
+
 KEEM BAY VPU IPC DRIVER
 M:	Paul Murphy <paul.j.murphy@intel.com>
 S:	Maintained
-- 
2.17.1

