

================================================================
== Vitis HLS Report for 'cordiccart2pol'
================================================================
* Date:           Sun Oct 19 18:43:01 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        cordiccart2pol.comp
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      209|      209|  2.090 us|  2.090 us|  210|  210|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                   |                                         |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                      Instance                     |                  Module                 |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_cordiccart2pol_Pipeline_VITIS_LOOP_31_1_fu_92  |cordiccart2pol_Pipeline_VITIS_LOOP_31_1  |      182|      182|  1.820 us|  1.820 us|  180|  180|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    113|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   21|    1546|   2371|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    314|    -|
|Register         |        -|    -|     318|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   21|    1864|   2798|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    9|       1|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |                      Instance                     |                  Module                 | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_31_1_fu_92  |cordiccart2pol_Pipeline_VITIS_LOOP_31_1  |        0|   2|  713|  753|    0|
    |dmul_64ns_64ns_64_7_max_dsp_1_U20                  |dmul_64ns_64ns_64_7_max_dsp_1            |        0|  11|  342|  586|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U14                 |fadd_32ns_32ns_32_5_full_dsp_1           |        0|   2|  205|  390|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U19                    |fcmp_32ns_32ns_1_2_no_dsp_1              |        0|   0|    0|    0|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U15                  |fmul_32ns_32ns_32_4_max_dsp_1            |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U16                  |fmul_32ns_32ns_32_4_max_dsp_1            |        0|   3|  143|  321|    0|
    |fpext_32ns_64_2_no_dsp_1_U18                       |fpext_32ns_64_2_no_dsp_1                 |        0|   0|    0|    0|    0|
    |fptrunc_64ns_32_2_no_dsp_1_U17                     |fptrunc_64ns_32_2_no_dsp_1               |        0|   0|    0|    0|    0|
    +---------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |Total                                              |                                         |        0|  21| 1546| 2371|    0|
    +---------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |and_ln16_fu_179_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln16_1_fu_167_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln16_fu_161_p2    |      icmp|   0|  0|  15|           8|           2|
    |or_ln16_fu_173_p2      |        or|   0|  0|   2|           1|           1|
    |select_ln25_fu_185_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln26_fu_194_p3  |    select|   0|  0|  32|           1|          30|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 113|          35|          67|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  130|         29|    1|         29|
    |grp_fu_105_ce      |    9|          2|    1|          2|
    |grp_fu_105_p0      |   14|          3|   32|         96|
    |grp_fu_105_p1      |   14|          3|   32|         96|
    |grp_fu_110_ce      |    9|          2|    1|          2|
    |grp_fu_110_p0      |   25|          5|   32|        160|
    |grp_fu_110_p1      |   25|          5|   32|        160|
    |grp_fu_114_ce      |    9|          2|    1|          2|
    |grp_fu_114_p0      |   14|          3|   32|         96|
    |grp_fu_114_p1      |   14|          3|   32|         96|
    |grp_fu_127_ce      |    9|          2|    1|          2|
    |grp_fu_127_opcode  |   14|          3|    5|         15|
    |grp_fu_127_p0      |   14|          3|   32|         96|
    |grp_fu_127_p1      |   14|          3|   32|         96|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  314|         68|  266|        948|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |and_ln16_reg_238                                                |   1|   0|    1|          0|
    |ap_CS_fsm                                                       |  28|   0|   28|          0|
    |conv2_reg_278                                                   |  64|   0|   64|          0|
    |current_theta_reg_270                                           |  32|   0|   32|          0|
    |current_x_reg_250                                               |  32|   0|   32|          0|
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_31_1_fu_92_ap_start_reg  |   1|   0|    1|          0|
    |mul4_reg_255                                                    |  32|   0|   32|          0|
    |mul_reg_283                                                     |  64|   0|   64|          0|
    |reg_138                                                         |  32|   0|   32|          0|
    |y_read_reg_219                                                  |  32|   0|   32|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           | 318|   0|  318|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------+-----+-----+------------+----------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|x             |   in|   32|     ap_none|               x|        scalar|
|y             |   in|   32|     ap_none|               y|        scalar|
|r             |  out|   32|      ap_vld|               r|       pointer|
|r_ap_vld      |  out|    1|      ap_vld|               r|       pointer|
|theta         |  out|   32|      ap_vld|           theta|       pointer|
|theta_ap_vld  |  out|    1|      ap_vld|           theta|       pointer|
+--------------+-----+-----+------------+----------------+--------------+

