
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12832
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1014.219 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [G:/SED/Cronometro/Cronometro.srcs/sources_1/new/top.vhd:16]
INFO: [Synth 8-3491] module 'debouncer' declared at 'G:/SED/Cronometro/Cronometro.srcs/sources_1/new/debouncer.vhd:4' bound to instance 'Inst_debouncer_STARTSTOP' of component 'debouncer' [G:/SED/Cronometro/Cronometro.srcs/sources_1/new/top.vhd:67]
INFO: [Synth 8-638] synthesizing module 'debouncer' [G:/SED/Cronometro/Cronometro.srcs/sources_1/new/debouncer.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (1#1) [G:/SED/Cronometro/Cronometro.srcs/sources_1/new/debouncer.vhd:13]
INFO: [Synth 8-3491] module 'debouncer' declared at 'G:/SED/Cronometro/Cronometro.srcs/sources_1/new/debouncer.vhd:4' bound to instance 'Inst_debouncer_UPDOWN' of component 'debouncer' [G:/SED/Cronometro/Cronometro.srcs/sources_1/new/top.vhd:76]
	Parameter frec bound to: 50000000 - type: integer 
INFO: [Synth 8-3491] module 'Counter' declared at 'G:/SED/Cronometro/Cronometro.srcs/sources_1/new/Counter.vhd:5' bound to instance 'Inst_COUNTER' of component 'Counter' [G:/SED/Cronometro/Cronometro.srcs/sources_1/new/top.vhd:85]
INFO: [Synth 8-638] synthesizing module 'Counter' [G:/SED/Cronometro/Cronometro.srcs/sources_1/new/Counter.vhd:18]
	Parameter frec bound to: 50000000 - type: integer 
WARNING: [Synth 8-614] signal 'stop' is read in the process but is not in the sensitivity list [G:/SED/Cronometro/Cronometro.srcs/sources_1/new/Counter.vhd:43]
WARNING: [Synth 8-614] signal 'cuenta_min_dec' is read in the process but is not in the sensitivity list [G:/SED/Cronometro/Cronometro.srcs/sources_1/new/Counter.vhd:43]
WARNING: [Synth 8-614] signal 'cuenta_min_un' is read in the process but is not in the sensitivity list [G:/SED/Cronometro/Cronometro.srcs/sources_1/new/Counter.vhd:43]
WARNING: [Synth 8-614] signal 'cuenta_seg_dec' is read in the process but is not in the sensitivity list [G:/SED/Cronometro/Cronometro.srcs/sources_1/new/Counter.vhd:43]
WARNING: [Synth 8-614] signal 'cuenta_seg_un' is read in the process but is not in the sensitivity list [G:/SED/Cronometro/Cronometro.srcs/sources_1/new/Counter.vhd:43]
WARNING: [Synth 8-614] signal 'state' is read in the process but is not in the sensitivity list [G:/SED/Cronometro/Cronometro.srcs/sources_1/new/Counter.vhd:129]
WARNING: [Synth 8-614] signal 'cuenta_min_dec' is read in the process but is not in the sensitivity list [G:/SED/Cronometro/Cronometro.srcs/sources_1/new/Counter.vhd:129]
WARNING: [Synth 8-614] signal 'cuenta_min_un' is read in the process but is not in the sensitivity list [G:/SED/Cronometro/Cronometro.srcs/sources_1/new/Counter.vhd:129]
WARNING: [Synth 8-614] signal 'cuenta_seg_dec' is read in the process but is not in the sensitivity list [G:/SED/Cronometro/Cronometro.srcs/sources_1/new/Counter.vhd:129]
WARNING: [Synth 8-614] signal 'cuenta_seg_un' is read in the process but is not in the sensitivity list [G:/SED/Cronometro/Cronometro.srcs/sources_1/new/Counter.vhd:129]
WARNING: [Synth 8-614] signal 'segundos' is read in the process but is not in the sensitivity list [G:/SED/Cronometro/Cronometro.srcs/sources_1/new/Counter.vhd:129]
WARNING: [Synth 8-614] signal 'state' is read in the process but is not in the sensitivity list [G:/SED/Cronometro/Cronometro.srcs/sources_1/new/Counter.vhd:210]
WARNING: [Synth 8-614] signal 'cuenta_min_dec' is read in the process but is not in the sensitivity list [G:/SED/Cronometro/Cronometro.srcs/sources_1/new/Counter.vhd:210]
WARNING: [Synth 8-614] signal 'cuenta_min_un' is read in the process but is not in the sensitivity list [G:/SED/Cronometro/Cronometro.srcs/sources_1/new/Counter.vhd:210]
WARNING: [Synth 8-614] signal 'cuenta_seg_dec' is read in the process but is not in the sensitivity list [G:/SED/Cronometro/Cronometro.srcs/sources_1/new/Counter.vhd:210]
WARNING: [Synth 8-614] signal 'cuenta_seg_un' is read in the process but is not in the sensitivity list [G:/SED/Cronometro/Cronometro.srcs/sources_1/new/Counter.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'Counter' (2#1) [G:/SED/Cronometro/Cronometro.srcs/sources_1/new/Counter.vhd:18]
INFO: [Synth 8-3491] module 'Decoder' declared at 'G:/SED/Cronometro/Cronometro.srcs/sources_1/new/Decoder.vhd:4' bound to instance 'Inst_DECODER' of component 'Decoder' [G:/SED/Cronometro/Cronometro.srcs/sources_1/new/top.vhd:97]
INFO: [Synth 8-638] synthesizing module 'Decoder' [G:/SED/Cronometro/Cronometro.srcs/sources_1/new/Decoder.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'Decoder' (3#1) [G:/SED/Cronometro/Cronometro.srcs/sources_1/new/Decoder.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'top' (4#1) [G:/SED/Cronometro/Cronometro.srcs/sources_1/new/top.vhd:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1014.219 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1014.219 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1014.219 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1014.219 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [G:/SED/Cronometro/Cronometro.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [G:/SED/Cronometro/Cronometro.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [G:/SED/Cronometro/Cronometro.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1070.004 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1070.004 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1070.004 ; gain = 55.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1070.004 ; gain = 55.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1070.004 ; gain = 55.785
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Counter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              s0_initial |                            00001 |                              000
               s1_upward |                            10000 |                              001
               s2_stopup |                            01000 |                              010
             s3_stopdown |                            00100 |                              011
             s4_downward |                            00010 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Counter'
WARNING: [Synth 8-327] inferring latch for variable 'code_reg' [G:/SED/Cronometro/Cronometro.srcs/sources_1/new/Counter.vhd:224]
WARNING: [Synth 8-327] inferring latch for variable 'stop_reg' [G:/SED/Cronometro/Cronometro.srcs/sources_1/new/Counter.vhd:56]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1070.004 ; gain = 55.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 6     
	   2 Input    3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	  16 Input    7 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 14    
	   3 Input    4 Bit        Muxes := 4     
	   4 Input    4 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 25    
	   5 Input    1 Bit        Muxes := 3     
	   8 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1070.004 ; gain = 55.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1070.004 ; gain = 55.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1070.004 ; gain = 55.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1070.004 ; gain = 55.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1070.004 ; gain = 55.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1070.004 ; gain = 55.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1070.004 ; gain = 55.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1070.004 ; gain = 55.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1070.004 ; gain = 55.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1070.004 ; gain = 55.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     5|
|4     |LUT2   |     3|
|5     |LUT3   |     8|
|6     |LUT4   |    26|
|7     |LUT5   |    49|
|8     |LUT6   |    16|
|9     |FDCE   |    43|
|10    |FDPE   |     1|
|11    |FDRE   |    18|
|12    |LD     |     5|
|13    |IBUF   |     4|
|14    |OBUF   |    15|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1070.004 ; gain = 55.785
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1070.004 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1070.004 ; gain = 55.785
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1070.004 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1073.395 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  LD => LDCE: 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 1073.395 ; gain = 59.176
INFO: [Common 17-1381] The checkpoint 'G:/SED/Cronometro/Cronometro.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan 18 18:37:31 2021...
