
LAB3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00015c88  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b70  08015e28  08015e28  00025e28  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08016998  08016998  00026998  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080169a0  080169a0  000269a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080169a4  080169a4  000269a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000450  20000000  080169a8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000da0  20000450  08016df8  00030450  2**2
                  ALLOC
  8 ._user_heap_stack 00008000  200011f0  08016df8  000311f0  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00030450  2**0
                  CONTENTS, READONLY
 10 .debug_info   0004bf8f  00000000  00000000  00030480  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00006bff  00000000  00000000  0007c40f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000037e8  00000000  00000000  00083010  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00003568  00000000  00000000  000867f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0000d10e  00000000  00000000  00089d60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00030406  00000000  00000000  00096e6e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    000b266d  00000000  00000000  000c7274  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  001798e1  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0001080c  00000000  00000000  00179934  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .stab         000000cc  00000000  00000000  0018a140  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stabstr      000001b9  00000000  00000000  0018a20c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000450 	.word	0x20000450
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08015e10 	.word	0x08015e10

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000454 	.word	0x20000454
 80001dc:	08015e10 	.word	0x08015e10

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_ldivmod>:
 8000c58:	b97b      	cbnz	r3, 8000c7a <__aeabi_ldivmod+0x22>
 8000c5a:	b972      	cbnz	r2, 8000c7a <__aeabi_ldivmod+0x22>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bfbe      	ittt	lt
 8000c60:	2000      	movlt	r0, #0
 8000c62:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000c66:	e006      	blt.n	8000c76 <__aeabi_ldivmod+0x1e>
 8000c68:	bf08      	it	eq
 8000c6a:	2800      	cmpeq	r0, #0
 8000c6c:	bf1c      	itt	ne
 8000c6e:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000c72:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c76:	f000 b9a1 	b.w	8000fbc <__aeabi_idiv0>
 8000c7a:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c7e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c82:	2900      	cmp	r1, #0
 8000c84:	db09      	blt.n	8000c9a <__aeabi_ldivmod+0x42>
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	db1a      	blt.n	8000cc0 <__aeabi_ldivmod+0x68>
 8000c8a:	f000 f835 	bl	8000cf8 <__udivmoddi4>
 8000c8e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c92:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c96:	b004      	add	sp, #16
 8000c98:	4770      	bx	lr
 8000c9a:	4240      	negs	r0, r0
 8000c9c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	db1b      	blt.n	8000cdc <__aeabi_ldivmod+0x84>
 8000ca4:	f000 f828 	bl	8000cf8 <__udivmoddi4>
 8000ca8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb0:	b004      	add	sp, #16
 8000cb2:	4240      	negs	r0, r0
 8000cb4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cb8:	4252      	negs	r2, r2
 8000cba:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cbe:	4770      	bx	lr
 8000cc0:	4252      	negs	r2, r2
 8000cc2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cc6:	f000 f817 	bl	8000cf8 <__udivmoddi4>
 8000cca:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cce:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd2:	b004      	add	sp, #16
 8000cd4:	4240      	negs	r0, r0
 8000cd6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cda:	4770      	bx	lr
 8000cdc:	4252      	negs	r2, r2
 8000cde:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000ce2:	f000 f809 	bl	8000cf8 <__udivmoddi4>
 8000ce6:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cea:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cee:	b004      	add	sp, #16
 8000cf0:	4252      	negs	r2, r2
 8000cf2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cf6:	4770      	bx	lr

08000cf8 <__udivmoddi4>:
 8000cf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cfc:	9d08      	ldr	r5, [sp, #32]
 8000cfe:	4604      	mov	r4, r0
 8000d00:	468c      	mov	ip, r1
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	f040 8083 	bne.w	8000e0e <__udivmoddi4+0x116>
 8000d08:	428a      	cmp	r2, r1
 8000d0a:	4617      	mov	r7, r2
 8000d0c:	d947      	bls.n	8000d9e <__udivmoddi4+0xa6>
 8000d0e:	fab2 f282 	clz	r2, r2
 8000d12:	b142      	cbz	r2, 8000d26 <__udivmoddi4+0x2e>
 8000d14:	f1c2 0020 	rsb	r0, r2, #32
 8000d18:	fa24 f000 	lsr.w	r0, r4, r0
 8000d1c:	4091      	lsls	r1, r2
 8000d1e:	4097      	lsls	r7, r2
 8000d20:	ea40 0c01 	orr.w	ip, r0, r1
 8000d24:	4094      	lsls	r4, r2
 8000d26:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d2a:	0c23      	lsrs	r3, r4, #16
 8000d2c:	fbbc f6f8 	udiv	r6, ip, r8
 8000d30:	fa1f fe87 	uxth.w	lr, r7
 8000d34:	fb08 c116 	mls	r1, r8, r6, ip
 8000d38:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d3c:	fb06 f10e 	mul.w	r1, r6, lr
 8000d40:	4299      	cmp	r1, r3
 8000d42:	d909      	bls.n	8000d58 <__udivmoddi4+0x60>
 8000d44:	18fb      	adds	r3, r7, r3
 8000d46:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000d4a:	f080 8119 	bcs.w	8000f80 <__udivmoddi4+0x288>
 8000d4e:	4299      	cmp	r1, r3
 8000d50:	f240 8116 	bls.w	8000f80 <__udivmoddi4+0x288>
 8000d54:	3e02      	subs	r6, #2
 8000d56:	443b      	add	r3, r7
 8000d58:	1a5b      	subs	r3, r3, r1
 8000d5a:	b2a4      	uxth	r4, r4
 8000d5c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d60:	fb08 3310 	mls	r3, r8, r0, r3
 8000d64:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d68:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d6c:	45a6      	cmp	lr, r4
 8000d6e:	d909      	bls.n	8000d84 <__udivmoddi4+0x8c>
 8000d70:	193c      	adds	r4, r7, r4
 8000d72:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d76:	f080 8105 	bcs.w	8000f84 <__udivmoddi4+0x28c>
 8000d7a:	45a6      	cmp	lr, r4
 8000d7c:	f240 8102 	bls.w	8000f84 <__udivmoddi4+0x28c>
 8000d80:	3802      	subs	r0, #2
 8000d82:	443c      	add	r4, r7
 8000d84:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d88:	eba4 040e 	sub.w	r4, r4, lr
 8000d8c:	2600      	movs	r6, #0
 8000d8e:	b11d      	cbz	r5, 8000d98 <__udivmoddi4+0xa0>
 8000d90:	40d4      	lsrs	r4, r2
 8000d92:	2300      	movs	r3, #0
 8000d94:	e9c5 4300 	strd	r4, r3, [r5]
 8000d98:	4631      	mov	r1, r6
 8000d9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d9e:	b902      	cbnz	r2, 8000da2 <__udivmoddi4+0xaa>
 8000da0:	deff      	udf	#255	; 0xff
 8000da2:	fab2 f282 	clz	r2, r2
 8000da6:	2a00      	cmp	r2, #0
 8000da8:	d150      	bne.n	8000e4c <__udivmoddi4+0x154>
 8000daa:	1bcb      	subs	r3, r1, r7
 8000dac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000db0:	fa1f f887 	uxth.w	r8, r7
 8000db4:	2601      	movs	r6, #1
 8000db6:	fbb3 fcfe 	udiv	ip, r3, lr
 8000dba:	0c21      	lsrs	r1, r4, #16
 8000dbc:	fb0e 331c 	mls	r3, lr, ip, r3
 8000dc0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dc4:	fb08 f30c 	mul.w	r3, r8, ip
 8000dc8:	428b      	cmp	r3, r1
 8000dca:	d907      	bls.n	8000ddc <__udivmoddi4+0xe4>
 8000dcc:	1879      	adds	r1, r7, r1
 8000dce:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000dd2:	d202      	bcs.n	8000dda <__udivmoddi4+0xe2>
 8000dd4:	428b      	cmp	r3, r1
 8000dd6:	f200 80e9 	bhi.w	8000fac <__udivmoddi4+0x2b4>
 8000dda:	4684      	mov	ip, r0
 8000ddc:	1ac9      	subs	r1, r1, r3
 8000dde:	b2a3      	uxth	r3, r4
 8000de0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000de4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000de8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000dec:	fb08 f800 	mul.w	r8, r8, r0
 8000df0:	45a0      	cmp	r8, r4
 8000df2:	d907      	bls.n	8000e04 <__udivmoddi4+0x10c>
 8000df4:	193c      	adds	r4, r7, r4
 8000df6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000dfa:	d202      	bcs.n	8000e02 <__udivmoddi4+0x10a>
 8000dfc:	45a0      	cmp	r8, r4
 8000dfe:	f200 80d9 	bhi.w	8000fb4 <__udivmoddi4+0x2bc>
 8000e02:	4618      	mov	r0, r3
 8000e04:	eba4 0408 	sub.w	r4, r4, r8
 8000e08:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e0c:	e7bf      	b.n	8000d8e <__udivmoddi4+0x96>
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	d909      	bls.n	8000e26 <__udivmoddi4+0x12e>
 8000e12:	2d00      	cmp	r5, #0
 8000e14:	f000 80b1 	beq.w	8000f7a <__udivmoddi4+0x282>
 8000e18:	2600      	movs	r6, #0
 8000e1a:	e9c5 0100 	strd	r0, r1, [r5]
 8000e1e:	4630      	mov	r0, r6
 8000e20:	4631      	mov	r1, r6
 8000e22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e26:	fab3 f683 	clz	r6, r3
 8000e2a:	2e00      	cmp	r6, #0
 8000e2c:	d14a      	bne.n	8000ec4 <__udivmoddi4+0x1cc>
 8000e2e:	428b      	cmp	r3, r1
 8000e30:	d302      	bcc.n	8000e38 <__udivmoddi4+0x140>
 8000e32:	4282      	cmp	r2, r0
 8000e34:	f200 80b8 	bhi.w	8000fa8 <__udivmoddi4+0x2b0>
 8000e38:	1a84      	subs	r4, r0, r2
 8000e3a:	eb61 0103 	sbc.w	r1, r1, r3
 8000e3e:	2001      	movs	r0, #1
 8000e40:	468c      	mov	ip, r1
 8000e42:	2d00      	cmp	r5, #0
 8000e44:	d0a8      	beq.n	8000d98 <__udivmoddi4+0xa0>
 8000e46:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e4a:	e7a5      	b.n	8000d98 <__udivmoddi4+0xa0>
 8000e4c:	f1c2 0320 	rsb	r3, r2, #32
 8000e50:	fa20 f603 	lsr.w	r6, r0, r3
 8000e54:	4097      	lsls	r7, r2
 8000e56:	fa01 f002 	lsl.w	r0, r1, r2
 8000e5a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e5e:	40d9      	lsrs	r1, r3
 8000e60:	4330      	orrs	r0, r6
 8000e62:	0c03      	lsrs	r3, r0, #16
 8000e64:	fbb1 f6fe 	udiv	r6, r1, lr
 8000e68:	fa1f f887 	uxth.w	r8, r7
 8000e6c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e70:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e74:	fb06 f108 	mul.w	r1, r6, r8
 8000e78:	4299      	cmp	r1, r3
 8000e7a:	fa04 f402 	lsl.w	r4, r4, r2
 8000e7e:	d909      	bls.n	8000e94 <__udivmoddi4+0x19c>
 8000e80:	18fb      	adds	r3, r7, r3
 8000e82:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000e86:	f080 808d 	bcs.w	8000fa4 <__udivmoddi4+0x2ac>
 8000e8a:	4299      	cmp	r1, r3
 8000e8c:	f240 808a 	bls.w	8000fa4 <__udivmoddi4+0x2ac>
 8000e90:	3e02      	subs	r6, #2
 8000e92:	443b      	add	r3, r7
 8000e94:	1a5b      	subs	r3, r3, r1
 8000e96:	b281      	uxth	r1, r0
 8000e98:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e9c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ea0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ea4:	fb00 f308 	mul.w	r3, r0, r8
 8000ea8:	428b      	cmp	r3, r1
 8000eaa:	d907      	bls.n	8000ebc <__udivmoddi4+0x1c4>
 8000eac:	1879      	adds	r1, r7, r1
 8000eae:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000eb2:	d273      	bcs.n	8000f9c <__udivmoddi4+0x2a4>
 8000eb4:	428b      	cmp	r3, r1
 8000eb6:	d971      	bls.n	8000f9c <__udivmoddi4+0x2a4>
 8000eb8:	3802      	subs	r0, #2
 8000eba:	4439      	add	r1, r7
 8000ebc:	1acb      	subs	r3, r1, r3
 8000ebe:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000ec2:	e778      	b.n	8000db6 <__udivmoddi4+0xbe>
 8000ec4:	f1c6 0c20 	rsb	ip, r6, #32
 8000ec8:	fa03 f406 	lsl.w	r4, r3, r6
 8000ecc:	fa22 f30c 	lsr.w	r3, r2, ip
 8000ed0:	431c      	orrs	r4, r3
 8000ed2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000ed6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eda:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000ede:	fa21 f10c 	lsr.w	r1, r1, ip
 8000ee2:	431f      	orrs	r7, r3
 8000ee4:	0c3b      	lsrs	r3, r7, #16
 8000ee6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eea:	fa1f f884 	uxth.w	r8, r4
 8000eee:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ef2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000ef6:	fb09 fa08 	mul.w	sl, r9, r8
 8000efa:	458a      	cmp	sl, r1
 8000efc:	fa02 f206 	lsl.w	r2, r2, r6
 8000f00:	fa00 f306 	lsl.w	r3, r0, r6
 8000f04:	d908      	bls.n	8000f18 <__udivmoddi4+0x220>
 8000f06:	1861      	adds	r1, r4, r1
 8000f08:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000f0c:	d248      	bcs.n	8000fa0 <__udivmoddi4+0x2a8>
 8000f0e:	458a      	cmp	sl, r1
 8000f10:	d946      	bls.n	8000fa0 <__udivmoddi4+0x2a8>
 8000f12:	f1a9 0902 	sub.w	r9, r9, #2
 8000f16:	4421      	add	r1, r4
 8000f18:	eba1 010a 	sub.w	r1, r1, sl
 8000f1c:	b2bf      	uxth	r7, r7
 8000f1e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f22:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f26:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f2a:	fb00 f808 	mul.w	r8, r0, r8
 8000f2e:	45b8      	cmp	r8, r7
 8000f30:	d907      	bls.n	8000f42 <__udivmoddi4+0x24a>
 8000f32:	19e7      	adds	r7, r4, r7
 8000f34:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000f38:	d22e      	bcs.n	8000f98 <__udivmoddi4+0x2a0>
 8000f3a:	45b8      	cmp	r8, r7
 8000f3c:	d92c      	bls.n	8000f98 <__udivmoddi4+0x2a0>
 8000f3e:	3802      	subs	r0, #2
 8000f40:	4427      	add	r7, r4
 8000f42:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f46:	eba7 0708 	sub.w	r7, r7, r8
 8000f4a:	fba0 8902 	umull	r8, r9, r0, r2
 8000f4e:	454f      	cmp	r7, r9
 8000f50:	46c6      	mov	lr, r8
 8000f52:	4649      	mov	r1, r9
 8000f54:	d31a      	bcc.n	8000f8c <__udivmoddi4+0x294>
 8000f56:	d017      	beq.n	8000f88 <__udivmoddi4+0x290>
 8000f58:	b15d      	cbz	r5, 8000f72 <__udivmoddi4+0x27a>
 8000f5a:	ebb3 020e 	subs.w	r2, r3, lr
 8000f5e:	eb67 0701 	sbc.w	r7, r7, r1
 8000f62:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000f66:	40f2      	lsrs	r2, r6
 8000f68:	ea4c 0202 	orr.w	r2, ip, r2
 8000f6c:	40f7      	lsrs	r7, r6
 8000f6e:	e9c5 2700 	strd	r2, r7, [r5]
 8000f72:	2600      	movs	r6, #0
 8000f74:	4631      	mov	r1, r6
 8000f76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f7a:	462e      	mov	r6, r5
 8000f7c:	4628      	mov	r0, r5
 8000f7e:	e70b      	b.n	8000d98 <__udivmoddi4+0xa0>
 8000f80:	4606      	mov	r6, r0
 8000f82:	e6e9      	b.n	8000d58 <__udivmoddi4+0x60>
 8000f84:	4618      	mov	r0, r3
 8000f86:	e6fd      	b.n	8000d84 <__udivmoddi4+0x8c>
 8000f88:	4543      	cmp	r3, r8
 8000f8a:	d2e5      	bcs.n	8000f58 <__udivmoddi4+0x260>
 8000f8c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f90:	eb69 0104 	sbc.w	r1, r9, r4
 8000f94:	3801      	subs	r0, #1
 8000f96:	e7df      	b.n	8000f58 <__udivmoddi4+0x260>
 8000f98:	4608      	mov	r0, r1
 8000f9a:	e7d2      	b.n	8000f42 <__udivmoddi4+0x24a>
 8000f9c:	4660      	mov	r0, ip
 8000f9e:	e78d      	b.n	8000ebc <__udivmoddi4+0x1c4>
 8000fa0:	4681      	mov	r9, r0
 8000fa2:	e7b9      	b.n	8000f18 <__udivmoddi4+0x220>
 8000fa4:	4666      	mov	r6, ip
 8000fa6:	e775      	b.n	8000e94 <__udivmoddi4+0x19c>
 8000fa8:	4630      	mov	r0, r6
 8000faa:	e74a      	b.n	8000e42 <__udivmoddi4+0x14a>
 8000fac:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fb0:	4439      	add	r1, r7
 8000fb2:	e713      	b.n	8000ddc <__udivmoddi4+0xe4>
 8000fb4:	3802      	subs	r0, #2
 8000fb6:	443c      	add	r4, r7
 8000fb8:	e724      	b.n	8000e04 <__udivmoddi4+0x10c>
 8000fba:	bf00      	nop

08000fbc <__aeabi_idiv0>:
 8000fbc:	4770      	bx	lr
 8000fbe:	bf00      	nop

08000fc0 <myprintf>:

extern UART_HandleTypeDef huart1;

#ifdef DEBUG
int myprintf(const char *format, ...)
{
 8000fc0:	b40f      	push	{r0, r1, r2, r3}
 8000fc2:	b580      	push	{r7, lr}
 8000fc4:	b0c2      	sub	sp, #264	; 0x108
 8000fc6:	af00      	add	r7, sp, #0
    va_list arg;
    va_start(arg, format);
 8000fc8:	f507 738a 	add.w	r3, r7, #276	; 0x114
 8000fcc:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
    char temp[255];
    int len;
    // Limit the length of string to 254
    len = vsnprintf(temp, 254, format, arg);
 8000fd0:	4638      	mov	r0, r7
 8000fd2:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8000fd6:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8000fda:	21fe      	movs	r1, #254	; 0xfe
 8000fdc:	f010 fb2c 	bl	8011638 <vsniprintf>
 8000fe0:	f8c7 0104 	str.w	r0, [r7, #260]	; 0x104
    usart_puts(temp, len);
 8000fe4:	463b      	mov	r3, r7
 8000fe6:	f8d7 1104 	ldr.w	r1, [r7, #260]	; 0x104
 8000fea:	4618      	mov	r0, r3
 8000fec:	f000 f80a 	bl	8001004 <usart_puts>
    return len;
 8000ff0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
}
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001000:	b004      	add	sp, #16
 8001002:	4770      	bx	lr

08001004 <usart_puts>:
    
int usart_puts(const char *str, int len) 
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b082      	sub	sp, #8
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
 800100c:	6039      	str	r1, [r7, #0]
    //putc(*str ++);
    //while (huart1.Lock == HAL_LOCKED);
    HAL_UART_Transmit(&huart1, (uint8_t *)str, len, 1000);
 800100e:	683b      	ldr	r3, [r7, #0]
 8001010:	b29a      	uxth	r2, r3
 8001012:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001016:	6879      	ldr	r1, [r7, #4]
 8001018:	4803      	ldr	r0, [pc, #12]	; (8001028 <usart_puts+0x24>)
 800101a:	f00d f9c2 	bl	800e3a2 <HAL_UART_Transmit>
    return 0;
 800101e:	2300      	movs	r3, #0
}
 8001020:	4618      	mov	r0, r3
 8001022:	3708      	adds	r7, #8
 8001024:	46bd      	mov	sp, r7
 8001026:	bd80      	pop	{r7, pc}
 8001028:	20000950 	.word	0x20000950

0800102c <main>:
float getYaw(AxesRaw_TypeDef mag, float pitch, float roll);

/* USER CODE END 0 */

int main(void)
{
 800102c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001030:	b08c      	sub	sp, #48	; 0x30
 8001032:	af04      	add	r7, sp, #16
	/* USER CODE END 1 */

	/* MCU Configuration----------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001034:	f009 fc52 	bl	800a8dc <HAL_Init>

	/* Configure the system clock */
	SystemClock_Config();
 8001038:	f000 facc 	bl	80015d4 <SystemClock_Config>

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800103c:	f000 fc60 	bl	8001900 <MX_GPIO_Init>
	MX_ADC1_Init();
 8001040:	f000 fb30 	bl	80016a4 <MX_ADC1_Init>
	MX_TIM2_Init();
 8001044:	f000 fb6a 	bl	800171c <MX_TIM2_Init>
	MX_TIM4_Init();
 8001048:	f000 fbbc 	bl	80017c4 <MX_TIM4_Init>
	MX_TIM9_Init();
 800104c:	f000 fc0e 	bl	800186c <MX_TIM9_Init>
	MX_USART1_UART_Init();
 8001050:	f000 fc32 	bl	80018b8 <MX_USART1_UART_Init>
	//MX_USB_DEVICE_Init();

	/* USER CODE BEGIN 2 */

	PRINTF("STEVAL-FCU001V1 FW rev.1.0 - Sep 2017\n\r\n\r");
 8001054:	4857      	ldr	r0, [pc, #348]	; (80011b4 <main+0x188>)
 8001056:	f7ff ffb3 	bl	8000fc0 <myprintf>

	//  Initialize Onboard LED
	BSP_LED_Init(LED1);
 800105a:	2000      	movs	r0, #0
 800105c:	f001 fa28 	bl	80024b0 <BSP_LED_Init>
	BSP_LED_Init(LED2);
 8001060:	2001      	movs	r0, #1
 8001062:	f001 fa25 	bl	80024b0 <BSP_LED_Init>
	BSP_LED_Off(LED1);
 8001066:	2000      	movs	r0, #0
 8001068:	f001 fa82 	bl	8002570 <BSP_LED_Off>
	BSP_LED_Off(LED2);
 800106c:	2001      	movs	r0, #1
 800106e:	f001 fa7f 	bl	8002570 <BSP_LED_Off>

	/* Configure and disable all the Chip Select pins for sensors on SPI*/
	Sensor_IO_SPI_CS_Init_All();
 8001072:	f001 fb1f 	bl	80026b4 <Sensor_IO_SPI_CS_Init_All>

	/* Initialize and Enable the available sensors on SPI*/
	initializeAllSensors();
 8001076:	f000 fcb1 	bl	80019dc <initializeAllSensors>
	enableAllSensors();
 800107a:	f000 fce5 	bl	8001a48 <enableAllSensors>
	/* Initialize General purpose TIM9 */
	/* Timer9 interrupt @ 800Hz */
	/* This timer generates an internal interrupt calling the function
	 * HAL_TIM_PeriodElapsedCallback
	 */
	HAL_TIM_Base_Start_IT(&htim9);
 800107e:	484e      	ldr	r0, [pc, #312]	; (80011b8 <main+0x18c>)
 8001080:	f00c f8f8 	bl	800d274 <HAL_TIM_Base_Start_IT>

	/* BLE communication */
	PRINTF("LAB3 Init...\n\r\n\r");
 8001084:	484d      	ldr	r0, [pc, #308]	; (80011bc <main+0x190>)
 8001086:	f7ff ff9b 	bl	8000fc0 <myprintf>

	/* Read initial value of Pressure and Temperature for Altitude estimation */
	/* Read the Pressure level when arming (0m reference) for altitude calculation */
	BSP_PRESSURE_Get_Press(LPS22HB_P_0_handle, &press_zero_level);
 800108a:	4b4d      	ldr	r3, [pc, #308]	; (80011c0 <main+0x194>)
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	494d      	ldr	r1, [pc, #308]	; (80011c4 <main+0x198>)
 8001090:	4618      	mov	r0, r3
 8001092:	f002 fb19 	bl	80036c8 <BSP_PRESSURE_Get_Press>
	/* Read the Temperature when arming (0m reference) for altitude calculation */
	BSP_TEMPERATURE_Get_Temp(LPS22HB_T_0_handle, &temperature);
 8001096:	4b4c      	ldr	r3, [pc, #304]	; (80011c8 <main+0x19c>)
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	494c      	ldr	r1, [pc, #304]	; (80011cc <main+0x1a0>)
 800109c:	4618      	mov	r0, r3
 800109e:	f002 fc25 	bl	80038ec <BSP_TEMPERATURE_Get_Temp>
		//PRINTF("MAG[x,y,z] %d mg %d mg %d mg \n\r", mag.AXIS_X,mag.AXIS_Y,mag.AXIS_Z);
		//PRINTF("Pre: %f hPa \n\r", press);
		//PRINTF("************************************\n\r\n\r");

		//Calculate altitude
		float alt = getAltitude(press, temperature);
 80010a2:	4b4b      	ldr	r3, [pc, #300]	; (80011d0 <main+0x1a4>)
 80010a4:	edd3 7a00 	vldr	s15, [r3]
 80010a8:	4b48      	ldr	r3, [pc, #288]	; (80011cc <main+0x1a0>)
 80010aa:	ed93 7a00 	vldr	s14, [r3]
 80010ae:	eef0 0a47 	vmov.f32	s1, s14
 80010b2:	eeb0 0a67 	vmov.f32	s0, s15
 80010b6:	f000 f89b 	bl	80011f0 <getAltitude>
 80010ba:	ed87 0a07 	vstr	s0, [r7, #28]

		//Calculate pitch, roll and yaw
		float pitch = getPitch(acc);
 80010be:	4b45      	ldr	r3, [pc, #276]	; (80011d4 <main+0x1a8>)
 80010c0:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80010c4:	f000 f8f8 	bl	80012b8 <getPitch>
 80010c8:	ed87 0a06 	vstr	s0, [r7, #24]
		float roll = getRoll(acc);
 80010cc:	4b41      	ldr	r3, [pc, #260]	; (80011d4 <main+0x1a8>)
 80010ce:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80010d2:	f000 f949 	bl	8001368 <getRoll>
 80010d6:	ed87 0a05 	vstr	s0, [r7, #20]
		float yaw = getYaw(mag, pitch, roll);
 80010da:	4b3f      	ldr	r3, [pc, #252]	; (80011d8 <main+0x1ac>)
 80010dc:	edd7 0a05 	vldr	s1, [r7, #20]
 80010e0:	ed97 0a06 	vldr	s0, [r7, #24]
 80010e4:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80010e8:	f000 f996 	bl	8001418 <getYaw>
 80010ec:	ed87 0a04 	vstr	s0, [r7, #16]

		float pitch_deg = rad_deg_conversion * pitch;
 80010f0:	ed9f 7a3a 	vldr	s14, [pc, #232]	; 80011dc <main+0x1b0>
 80010f4:	edd7 7a06 	vldr	s15, [r7, #24]
 80010f8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010fc:	edc7 7a03 	vstr	s15, [r7, #12]
		float roll_deg = rad_deg_conversion * roll;
 8001100:	ed9f 7a36 	vldr	s14, [pc, #216]	; 80011dc <main+0x1b0>
 8001104:	edd7 7a05 	vldr	s15, [r7, #20]
 8001108:	ee67 7a87 	vmul.f32	s15, s15, s14
 800110c:	edc7 7a02 	vstr	s15, [r7, #8]
		float yaw_deg = rad_deg_conversion * yaw;
 8001110:	ed9f 7a32 	vldr	s14, [pc, #200]	; 80011dc <main+0x1b0>
 8001114:	edd7 7a04 	vldr	s15, [r7, #16]
 8001118:	ee67 7a87 	vmul.f32	s15, s15, s14
 800111c:	edc7 7a01 	vstr	s15, [r7, #4]


		PRINTF("************************************\n\r\n\r");
 8001120:	482f      	ldr	r0, [pc, #188]	; (80011e0 <main+0x1b4>)
 8001122:	f7ff ff4d 	bl	8000fc0 <myprintf>
		PRINTF("Pitch: %f deg, Roll: %f deg, Yaw: %f deg\n\r", pitch_deg, roll_deg, yaw_deg);
 8001126:	68f8      	ldr	r0, [r7, #12]
 8001128:	f7ff fa16 	bl	8000558 <__aeabi_f2d>
 800112c:	4680      	mov	r8, r0
 800112e:	4689      	mov	r9, r1
 8001130:	68b8      	ldr	r0, [r7, #8]
 8001132:	f7ff fa11 	bl	8000558 <__aeabi_f2d>
 8001136:	4604      	mov	r4, r0
 8001138:	460d      	mov	r5, r1
 800113a:	6878      	ldr	r0, [r7, #4]
 800113c:	f7ff fa0c 	bl	8000558 <__aeabi_f2d>
 8001140:	4602      	mov	r2, r0
 8001142:	460b      	mov	r3, r1
 8001144:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001148:	e9cd 4500 	strd	r4, r5, [sp]
 800114c:	4642      	mov	r2, r8
 800114e:	464b      	mov	r3, r9
 8001150:	4824      	ldr	r0, [pc, #144]	; (80011e4 <main+0x1b8>)
 8001152:	f7ff ff35 	bl	8000fc0 <myprintf>
		PRINTF("Altitude: %f m\n\r", alt);
 8001156:	69f8      	ldr	r0, [r7, #28]
 8001158:	f7ff f9fe 	bl	8000558 <__aeabi_f2d>
 800115c:	4602      	mov	r2, r0
 800115e:	460b      	mov	r3, r1
 8001160:	4821      	ldr	r0, [pc, #132]	; (80011e8 <main+0x1bc>)
 8001162:	f7ff ff2d 	bl	8000fc0 <myprintf>
		PRINTF("************************************\n\r\n\r");
 8001166:	481e      	ldr	r0, [pc, #120]	; (80011e0 <main+0x1b4>)
 8001168:	f7ff ff2a 	bl	8000fc0 <myprintf>


		if(pitch_deg > 60){
 800116c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001170:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 80011ec <main+0x1c0>
 8001174:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001178:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800117c:	dd03      	ble.n	8001186 <main+0x15a>
			BSP_LED_On(LED1);
 800117e:	2000      	movs	r0, #0
 8001180:	f001 f9dc 	bl	800253c <BSP_LED_On>
 8001184:	e002      	b.n	800118c <main+0x160>
		} else {
			BSP_LED_Off(LED1);
 8001186:	2000      	movs	r0, #0
 8001188:	f001 f9f2 	bl	8002570 <BSP_LED_Off>
		}

		if(roll_deg > 60){
 800118c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001190:	ed9f 7a16 	vldr	s14, [pc, #88]	; 80011ec <main+0x1c0>
 8001194:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001198:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800119c:	dd03      	ble.n	80011a6 <main+0x17a>
			BSP_LED_On(LED2);
 800119e:	2001      	movs	r0, #1
 80011a0:	f001 f9cc 	bl	800253c <BSP_LED_On>
 80011a4:	e002      	b.n	80011ac <main+0x180>
		} else {
			BSP_LED_Off(LED2);
 80011a6:	2001      	movs	r0, #1
 80011a8:	f001 f9e2 	bl	8002570 <BSP_LED_Off>
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */

		//This function provides accurate delay (in milliseconds)
		HAL_Delay(10);
 80011ac:	200a      	movs	r0, #10
 80011ae:	f009 fbed 	bl	800a98c <HAL_Delay>
	{
 80011b2:	e776      	b.n	80010a2 <main+0x76>
 80011b4:	08015e28 	.word	0x08015e28
 80011b8:	200009e4 	.word	0x200009e4
 80011bc:	08015e54 	.word	0x08015e54
 80011c0:	2000047c 	.word	0x2000047c
 80011c4:	20000900 	.word	0x20000900
 80011c8:	20000480 	.word	0x20000480
 80011cc:	20000828 	.word	0x20000828
 80011d0:	20000a40 	.word	0x20000a40
 80011d4:	200005dc 	.word	0x200005dc
 80011d8:	20000cb4 	.word	0x20000cb4
 80011dc:	4265309c 	.word	0x4265309c
 80011e0:	08015e68 	.word	0x08015e68
 80011e4:	08015e94 	.word	0x08015e94
 80011e8:	08015ec0 	.word	0x08015ec0
 80011ec:	42700000 	.word	0x42700000

080011f0 <getAltitude>:
	}
	/* USER CODE END 3 */

}

float getAltitude(float press, float temperature){
 80011f0:	b5b0      	push	{r4, r5, r7, lr}
 80011f2:	b084      	sub	sp, #16
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	ed87 0a01 	vstr	s0, [r7, #4]
 80011fa:	edc7 0a00 	vstr	s1, [r7]
	float ratio = (press/press_zero_level);
 80011fe:	4b2a      	ldr	r3, [pc, #168]	; (80012a8 <getAltitude+0xb8>)
 8001200:	ed93 7a00 	vldr	s14, [r3]
 8001204:	edd7 6a01 	vldr	s13, [r7, #4]
 8001208:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800120c:	edc7 7a03 	vstr	s15, [r7, #12]
	float power = 1/5.257;
 8001210:	4b26      	ldr	r3, [pc, #152]	; (80012ac <getAltitude+0xbc>)
 8001212:	60bb      	str	r3, [r7, #8]
	return ((pow(ratio, power) - 1) * (temperature + 273.25)/0.0065);
 8001214:	68f8      	ldr	r0, [r7, #12]
 8001216:	f7ff f99f 	bl	8000558 <__aeabi_f2d>
 800121a:	4604      	mov	r4, r0
 800121c:	460d      	mov	r5, r1
 800121e:	68b8      	ldr	r0, [r7, #8]
 8001220:	f7ff f99a 	bl	8000558 <__aeabi_f2d>
 8001224:	4602      	mov	r2, r0
 8001226:	460b      	mov	r3, r1
 8001228:	ec43 2b11 	vmov	d1, r2, r3
 800122c:	ec45 4b10 	vmov	d0, r4, r5
 8001230:	f012 fbf0 	bl	8013a14 <pow>
 8001234:	ec51 0b10 	vmov	r0, r1, d0
 8001238:	f04f 0200 	mov.w	r2, #0
 800123c:	4b1c      	ldr	r3, [pc, #112]	; (80012b0 <getAltitude+0xc0>)
 800123e:	f7ff f82b 	bl	8000298 <__aeabi_dsub>
 8001242:	4602      	mov	r2, r0
 8001244:	460b      	mov	r3, r1
 8001246:	4614      	mov	r4, r2
 8001248:	461d      	mov	r5, r3
 800124a:	6838      	ldr	r0, [r7, #0]
 800124c:	f7ff f984 	bl	8000558 <__aeabi_f2d>
 8001250:	a311      	add	r3, pc, #68	; (adr r3, 8001298 <getAltitude+0xa8>)
 8001252:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001256:	f7ff f821 	bl	800029c <__adddf3>
 800125a:	4602      	mov	r2, r0
 800125c:	460b      	mov	r3, r1
 800125e:	4620      	mov	r0, r4
 8001260:	4629      	mov	r1, r5
 8001262:	f7ff f9d1 	bl	8000608 <__aeabi_dmul>
 8001266:	4602      	mov	r2, r0
 8001268:	460b      	mov	r3, r1
 800126a:	4610      	mov	r0, r2
 800126c:	4619      	mov	r1, r3
 800126e:	a30c      	add	r3, pc, #48	; (adr r3, 80012a0 <getAltitude+0xb0>)
 8001270:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001274:	f7ff faf2 	bl	800085c <__aeabi_ddiv>
 8001278:	4602      	mov	r2, r0
 800127a:	460b      	mov	r3, r1
 800127c:	4610      	mov	r0, r2
 800127e:	4619      	mov	r1, r3
 8001280:	f7ff fc9a 	bl	8000bb8 <__aeabi_d2f>
 8001284:	4603      	mov	r3, r0
 8001286:	ee07 3a90 	vmov	s15, r3
}
 800128a:	eeb0 0a67 	vmov.f32	s0, s15
 800128e:	3710      	adds	r7, #16
 8001290:	46bd      	mov	sp, r7
 8001292:	bdb0      	pop	{r4, r5, r7, pc}
 8001294:	f3af 8000 	nop.w
 8001298:	00000000 	.word	0x00000000
 800129c:	40711400 	.word	0x40711400
 80012a0:	76c8b439 	.word	0x76c8b439
 80012a4:	3f7a9fbe 	.word	0x3f7a9fbe
 80012a8:	20000900 	.word	0x20000900
 80012ac:	3e42c9b4 	.word	0x3e42c9b4
 80012b0:	3ff00000 	.word	0x3ff00000
 80012b4:	00000000 	.word	0x00000000

080012b8 <getPitch>:

float getPitch(AxesRaw_TypeDef acc){
 80012b8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80012bc:	b084      	sub	sp, #16
 80012be:	af00      	add	r7, sp, #0
 80012c0:	1d3b      	adds	r3, r7, #4
 80012c2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	return atan2(-acc.AXIS_X, sqrt(pow(acc.AXIS_Y, 2)+  pow(acc.AXIS_Z, 2)));
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	425b      	negs	r3, r3
 80012ca:	4618      	mov	r0, r3
 80012cc:	f7ff f932 	bl	8000534 <__aeabi_i2d>
 80012d0:	4604      	mov	r4, r0
 80012d2:	460d      	mov	r5, r1
 80012d4:	68bb      	ldr	r3, [r7, #8]
 80012d6:	4618      	mov	r0, r3
 80012d8:	f7ff f92c 	bl	8000534 <__aeabi_i2d>
 80012dc:	4602      	mov	r2, r0
 80012de:	460b      	mov	r3, r1
 80012e0:	ed9f 1b1f 	vldr	d1, [pc, #124]	; 8001360 <getPitch+0xa8>
 80012e4:	ec43 2b10 	vmov	d0, r2, r3
 80012e8:	f012 fb94 	bl	8013a14 <pow>
 80012ec:	ec59 8b10 	vmov	r8, r9, d0
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	4618      	mov	r0, r3
 80012f4:	f7ff f91e 	bl	8000534 <__aeabi_i2d>
 80012f8:	4602      	mov	r2, r0
 80012fa:	460b      	mov	r3, r1
 80012fc:	ed9f 1b18 	vldr	d1, [pc, #96]	; 8001360 <getPitch+0xa8>
 8001300:	ec43 2b10 	vmov	d0, r2, r3
 8001304:	f012 fb86 	bl	8013a14 <pow>
 8001308:	ec53 2b10 	vmov	r2, r3, d0
 800130c:	4640      	mov	r0, r8
 800130e:	4649      	mov	r1, r9
 8001310:	f7fe ffc4 	bl	800029c <__adddf3>
 8001314:	4602      	mov	r2, r0
 8001316:	460b      	mov	r3, r1
 8001318:	ec43 2b17 	vmov	d7, r2, r3
 800131c:	eeb0 0a47 	vmov.f32	s0, s14
 8001320:	eef0 0a67 	vmov.f32	s1, s15
 8001324:	f012 fc24 	bl	8013b70 <sqrt>
 8001328:	eeb0 7a40 	vmov.f32	s14, s0
 800132c:	eef0 7a60 	vmov.f32	s15, s1
 8001330:	eeb0 1a47 	vmov.f32	s2, s14
 8001334:	eef0 1a67 	vmov.f32	s3, s15
 8001338:	ec45 4b10 	vmov	d0, r4, r5
 800133c:	f012 fb68 	bl	8013a10 <atan2>
 8001340:	ec53 2b10 	vmov	r2, r3, d0
 8001344:	4610      	mov	r0, r2
 8001346:	4619      	mov	r1, r3
 8001348:	f7ff fc36 	bl	8000bb8 <__aeabi_d2f>
 800134c:	4603      	mov	r3, r0
 800134e:	ee07 3a90 	vmov	s15, r3
}
 8001352:	eeb0 0a67 	vmov.f32	s0, s15
 8001356:	3710      	adds	r7, #16
 8001358:	46bd      	mov	sp, r7
 800135a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800135e:	bf00      	nop
 8001360:	00000000 	.word	0x00000000
 8001364:	40000000 	.word	0x40000000

08001368 <getRoll>:

float getRoll(AxesRaw_TypeDef acc){
 8001368:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800136c:	b084      	sub	sp, #16
 800136e:	af00      	add	r7, sp, #0
 8001370:	1d3b      	adds	r3, r7, #4
 8001372:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	return atan2(acc.AXIS_Y, sqrt(pow(acc.AXIS_X, 2) + pow(acc.AXIS_Z, 2)));
 8001376:	68bb      	ldr	r3, [r7, #8]
 8001378:	4618      	mov	r0, r3
 800137a:	f7ff f8db 	bl	8000534 <__aeabi_i2d>
 800137e:	4604      	mov	r4, r0
 8001380:	460d      	mov	r5, r1
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	4618      	mov	r0, r3
 8001386:	f7ff f8d5 	bl	8000534 <__aeabi_i2d>
 800138a:	4602      	mov	r2, r0
 800138c:	460b      	mov	r3, r1
 800138e:	ed9f 1b20 	vldr	d1, [pc, #128]	; 8001410 <getRoll+0xa8>
 8001392:	ec43 2b10 	vmov	d0, r2, r3
 8001396:	f012 fb3d 	bl	8013a14 <pow>
 800139a:	ec59 8b10 	vmov	r8, r9, d0
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	4618      	mov	r0, r3
 80013a2:	f7ff f8c7 	bl	8000534 <__aeabi_i2d>
 80013a6:	4602      	mov	r2, r0
 80013a8:	460b      	mov	r3, r1
 80013aa:	ed9f 1b19 	vldr	d1, [pc, #100]	; 8001410 <getRoll+0xa8>
 80013ae:	ec43 2b10 	vmov	d0, r2, r3
 80013b2:	f012 fb2f 	bl	8013a14 <pow>
 80013b6:	ec53 2b10 	vmov	r2, r3, d0
 80013ba:	4640      	mov	r0, r8
 80013bc:	4649      	mov	r1, r9
 80013be:	f7fe ff6d 	bl	800029c <__adddf3>
 80013c2:	4602      	mov	r2, r0
 80013c4:	460b      	mov	r3, r1
 80013c6:	ec43 2b17 	vmov	d7, r2, r3
 80013ca:	eeb0 0a47 	vmov.f32	s0, s14
 80013ce:	eef0 0a67 	vmov.f32	s1, s15
 80013d2:	f012 fbcd 	bl	8013b70 <sqrt>
 80013d6:	eeb0 7a40 	vmov.f32	s14, s0
 80013da:	eef0 7a60 	vmov.f32	s15, s1
 80013de:	eeb0 1a47 	vmov.f32	s2, s14
 80013e2:	eef0 1a67 	vmov.f32	s3, s15
 80013e6:	ec45 4b10 	vmov	d0, r4, r5
 80013ea:	f012 fb11 	bl	8013a10 <atan2>
 80013ee:	ec53 2b10 	vmov	r2, r3, d0
 80013f2:	4610      	mov	r0, r2
 80013f4:	4619      	mov	r1, r3
 80013f6:	f7ff fbdf 	bl	8000bb8 <__aeabi_d2f>
 80013fa:	4603      	mov	r3, r0
 80013fc:	ee07 3a90 	vmov	s15, r3
}
 8001400:	eeb0 0a67 	vmov.f32	s0, s15
 8001404:	3710      	adds	r7, #16
 8001406:	46bd      	mov	sp, r7
 8001408:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800140c:	f3af 8000 	nop.w
 8001410:	00000000 	.word	0x00000000
 8001414:	40000000 	.word	0x40000000

08001418 <getYaw>:

float getYaw(AxesRaw_TypeDef mag, float pitch, float roll){
 8001418:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800141c:	b08a      	sub	sp, #40	; 0x28
 800141e:	af00      	add	r7, sp, #0
 8001420:	f107 030c 	add.w	r3, r7, #12
 8001424:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8001428:	ed87 0a02 	vstr	s0, [r7, #8]
 800142c:	edc7 0a01 	vstr	s1, [r7, #4]
	float num = mag.AXIS_Z * sin(roll) - mag.AXIS_Y * cos(roll);
 8001430:	697b      	ldr	r3, [r7, #20]
 8001432:	4618      	mov	r0, r3
 8001434:	f7ff f87e 	bl	8000534 <__aeabi_i2d>
 8001438:	4604      	mov	r4, r0
 800143a:	460d      	mov	r5, r1
 800143c:	6878      	ldr	r0, [r7, #4]
 800143e:	f7ff f88b 	bl	8000558 <__aeabi_f2d>
 8001442:	4602      	mov	r2, r0
 8001444:	460b      	mov	r3, r1
 8001446:	ec43 2b10 	vmov	d0, r2, r3
 800144a:	f012 fa8d 	bl	8013968 <sin>
 800144e:	ec53 2b10 	vmov	r2, r3, d0
 8001452:	4620      	mov	r0, r4
 8001454:	4629      	mov	r1, r5
 8001456:	f7ff f8d7 	bl	8000608 <__aeabi_dmul>
 800145a:	4602      	mov	r2, r0
 800145c:	460b      	mov	r3, r1
 800145e:	4690      	mov	r8, r2
 8001460:	4699      	mov	r9, r3
 8001462:	693b      	ldr	r3, [r7, #16]
 8001464:	4618      	mov	r0, r3
 8001466:	f7ff f865 	bl	8000534 <__aeabi_i2d>
 800146a:	4604      	mov	r4, r0
 800146c:	460d      	mov	r5, r1
 800146e:	6878      	ldr	r0, [r7, #4]
 8001470:	f7ff f872 	bl	8000558 <__aeabi_f2d>
 8001474:	4602      	mov	r2, r0
 8001476:	460b      	mov	r3, r1
 8001478:	ec43 2b10 	vmov	d0, r2, r3
 800147c:	f012 fa24 	bl	80138c8 <cos>
 8001480:	ec53 2b10 	vmov	r2, r3, d0
 8001484:	4620      	mov	r0, r4
 8001486:	4629      	mov	r1, r5
 8001488:	f7ff f8be 	bl	8000608 <__aeabi_dmul>
 800148c:	4602      	mov	r2, r0
 800148e:	460b      	mov	r3, r1
 8001490:	4640      	mov	r0, r8
 8001492:	4649      	mov	r1, r9
 8001494:	f7fe ff00 	bl	8000298 <__aeabi_dsub>
 8001498:	4602      	mov	r2, r0
 800149a:	460b      	mov	r3, r1
 800149c:	4610      	mov	r0, r2
 800149e:	4619      	mov	r1, r3
 80014a0:	f7ff fb8a 	bl	8000bb8 <__aeabi_d2f>
 80014a4:	4603      	mov	r3, r0
 80014a6:	627b      	str	r3, [r7, #36]	; 0x24
	float tem = mag.AXIS_Y * sin(roll) + mag.AXIS_Z * cos(roll);
 80014a8:	693b      	ldr	r3, [r7, #16]
 80014aa:	4618      	mov	r0, r3
 80014ac:	f7ff f842 	bl	8000534 <__aeabi_i2d>
 80014b0:	4604      	mov	r4, r0
 80014b2:	460d      	mov	r5, r1
 80014b4:	6878      	ldr	r0, [r7, #4]
 80014b6:	f7ff f84f 	bl	8000558 <__aeabi_f2d>
 80014ba:	4602      	mov	r2, r0
 80014bc:	460b      	mov	r3, r1
 80014be:	ec43 2b10 	vmov	d0, r2, r3
 80014c2:	f012 fa51 	bl	8013968 <sin>
 80014c6:	ec53 2b10 	vmov	r2, r3, d0
 80014ca:	4620      	mov	r0, r4
 80014cc:	4629      	mov	r1, r5
 80014ce:	f7ff f89b 	bl	8000608 <__aeabi_dmul>
 80014d2:	4602      	mov	r2, r0
 80014d4:	460b      	mov	r3, r1
 80014d6:	4690      	mov	r8, r2
 80014d8:	4699      	mov	r9, r3
 80014da:	697b      	ldr	r3, [r7, #20]
 80014dc:	4618      	mov	r0, r3
 80014de:	f7ff f829 	bl	8000534 <__aeabi_i2d>
 80014e2:	4604      	mov	r4, r0
 80014e4:	460d      	mov	r5, r1
 80014e6:	6878      	ldr	r0, [r7, #4]
 80014e8:	f7ff f836 	bl	8000558 <__aeabi_f2d>
 80014ec:	4602      	mov	r2, r0
 80014ee:	460b      	mov	r3, r1
 80014f0:	ec43 2b10 	vmov	d0, r2, r3
 80014f4:	f012 f9e8 	bl	80138c8 <cos>
 80014f8:	ec53 2b10 	vmov	r2, r3, d0
 80014fc:	4620      	mov	r0, r4
 80014fe:	4629      	mov	r1, r5
 8001500:	f7ff f882 	bl	8000608 <__aeabi_dmul>
 8001504:	4602      	mov	r2, r0
 8001506:	460b      	mov	r3, r1
 8001508:	4640      	mov	r0, r8
 800150a:	4649      	mov	r1, r9
 800150c:	f7fe fec6 	bl	800029c <__adddf3>
 8001510:	4602      	mov	r2, r0
 8001512:	460b      	mov	r3, r1
 8001514:	4610      	mov	r0, r2
 8001516:	4619      	mov	r1, r3
 8001518:	f7ff fb4e 	bl	8000bb8 <__aeabi_d2f>
 800151c:	4603      	mov	r3, r0
 800151e:	623b      	str	r3, [r7, #32]
	float den = mag.AXIS_X * cos(pitch) + tem * sin(pitch);
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	4618      	mov	r0, r3
 8001524:	f7ff f806 	bl	8000534 <__aeabi_i2d>
 8001528:	4604      	mov	r4, r0
 800152a:	460d      	mov	r5, r1
 800152c:	68b8      	ldr	r0, [r7, #8]
 800152e:	f7ff f813 	bl	8000558 <__aeabi_f2d>
 8001532:	4602      	mov	r2, r0
 8001534:	460b      	mov	r3, r1
 8001536:	ec43 2b10 	vmov	d0, r2, r3
 800153a:	f012 f9c5 	bl	80138c8 <cos>
 800153e:	ec53 2b10 	vmov	r2, r3, d0
 8001542:	4620      	mov	r0, r4
 8001544:	4629      	mov	r1, r5
 8001546:	f7ff f85f 	bl	8000608 <__aeabi_dmul>
 800154a:	4602      	mov	r2, r0
 800154c:	460b      	mov	r3, r1
 800154e:	4690      	mov	r8, r2
 8001550:	4699      	mov	r9, r3
 8001552:	6a38      	ldr	r0, [r7, #32]
 8001554:	f7ff f800 	bl	8000558 <__aeabi_f2d>
 8001558:	4604      	mov	r4, r0
 800155a:	460d      	mov	r5, r1
 800155c:	68b8      	ldr	r0, [r7, #8]
 800155e:	f7fe fffb 	bl	8000558 <__aeabi_f2d>
 8001562:	4602      	mov	r2, r0
 8001564:	460b      	mov	r3, r1
 8001566:	ec43 2b10 	vmov	d0, r2, r3
 800156a:	f012 f9fd 	bl	8013968 <sin>
 800156e:	ec53 2b10 	vmov	r2, r3, d0
 8001572:	4620      	mov	r0, r4
 8001574:	4629      	mov	r1, r5
 8001576:	f7ff f847 	bl	8000608 <__aeabi_dmul>
 800157a:	4602      	mov	r2, r0
 800157c:	460b      	mov	r3, r1
 800157e:	4640      	mov	r0, r8
 8001580:	4649      	mov	r1, r9
 8001582:	f7fe fe8b 	bl	800029c <__adddf3>
 8001586:	4602      	mov	r2, r0
 8001588:	460b      	mov	r3, r1
 800158a:	4610      	mov	r0, r2
 800158c:	4619      	mov	r1, r3
 800158e:	f7ff fb13 	bl	8000bb8 <__aeabi_d2f>
 8001592:	4603      	mov	r3, r0
 8001594:	61fb      	str	r3, [r7, #28]
	return atan2(num, den);
 8001596:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001598:	f7fe ffde 	bl	8000558 <__aeabi_f2d>
 800159c:	4604      	mov	r4, r0
 800159e:	460d      	mov	r5, r1
 80015a0:	69f8      	ldr	r0, [r7, #28]
 80015a2:	f7fe ffd9 	bl	8000558 <__aeabi_f2d>
 80015a6:	4602      	mov	r2, r0
 80015a8:	460b      	mov	r3, r1
 80015aa:	ec43 2b11 	vmov	d1, r2, r3
 80015ae:	ec45 4b10 	vmov	d0, r4, r5
 80015b2:	f012 fa2d 	bl	8013a10 <atan2>
 80015b6:	ec53 2b10 	vmov	r2, r3, d0
 80015ba:	4610      	mov	r0, r2
 80015bc:	4619      	mov	r1, r3
 80015be:	f7ff fafb 	bl	8000bb8 <__aeabi_d2f>
 80015c2:	4603      	mov	r3, r0
 80015c4:	ee07 3a90 	vmov	s15, r3
}
 80015c8:	eeb0 0a67 	vmov.f32	s0, s15
 80015cc:	3728      	adds	r7, #40	; 0x28
 80015ce:	46bd      	mov	sp, r7
 80015d0:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

080015d4 <SystemClock_Config>:

/** System Clock Configuration
 */
void SystemClock_Config(void)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b094      	sub	sp, #80	; 0x50
 80015d8:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct;
	RCC_ClkInitTypeDef RCC_ClkInitStruct;

	/**Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 80015da:	2300      	movs	r3, #0
 80015dc:	60bb      	str	r3, [r7, #8]
 80015de:	4b2e      	ldr	r3, [pc, #184]	; (8001698 <SystemClock_Config+0xc4>)
 80015e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015e2:	4a2d      	ldr	r2, [pc, #180]	; (8001698 <SystemClock_Config+0xc4>)
 80015e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015e8:	6413      	str	r3, [r2, #64]	; 0x40
 80015ea:	4b2b      	ldr	r3, [pc, #172]	; (8001698 <SystemClock_Config+0xc4>)
 80015ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015f2:	60bb      	str	r3, [r7, #8]
 80015f4:	68bb      	ldr	r3, [r7, #8]

	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80015f6:	2300      	movs	r3, #0
 80015f8:	607b      	str	r3, [r7, #4]
 80015fa:	4b28      	ldr	r3, [pc, #160]	; (800169c <SystemClock_Config+0xc8>)
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001602:	4a26      	ldr	r2, [pc, #152]	; (800169c <SystemClock_Config+0xc8>)
 8001604:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001608:	6013      	str	r3, [r2, #0]
 800160a:	4b24      	ldr	r3, [pc, #144]	; (800169c <SystemClock_Config+0xc8>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001612:	607b      	str	r3, [r7, #4]
 8001614:	687b      	ldr	r3, [r7, #4]

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001616:	2301      	movs	r3, #1
 8001618:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800161a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800161e:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001620:	2302      	movs	r3, #2
 8001622:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001624:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001628:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 16;
 800162a:	2310      	movs	r3, #16
 800162c:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 336;
 800162e:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001632:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001634:	2304      	movs	r3, #4
 8001636:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 7;
 8001638:	2307      	movs	r3, #7
 800163a:	64fb      	str	r3, [r7, #76]	; 0x4c

	HAL_RCC_OscConfig(&RCC_OscInitStruct);
 800163c:	f107 0320 	add.w	r3, r7, #32
 8001640:	4618      	mov	r0, r3
 8001642:	f00a fe21 	bl	800c288 <HAL_RCC_OscConfig>

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001646:	230f      	movs	r3, #15
 8001648:	60fb      	str	r3, [r7, #12]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800164a:	2302      	movs	r3, #2
 800164c:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800164e:	2300      	movs	r3, #0
 8001650:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001652:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001656:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001658:	2300      	movs	r3, #0
 800165a:	61fb      	str	r3, [r7, #28]
	HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2);
 800165c:	f107 030c 	add.w	r3, r7, #12
 8001660:	2102      	movs	r1, #2
 8001662:	4618      	mov	r0, r3
 8001664:	f00b f86a 	bl	800c73c <HAL_RCC_ClockConfig>

	/**Configure the Systick interrupt time
	 */
	HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8001668:	f00b f9fa 	bl	800ca60 <HAL_RCC_GetHCLKFreq>
 800166c:	4603      	mov	r3, r0
 800166e:	4a0c      	ldr	r2, [pc, #48]	; (80016a0 <SystemClock_Config+0xcc>)
 8001670:	fba2 2303 	umull	r2, r3, r2, r3
 8001674:	099b      	lsrs	r3, r3, #6
 8001676:	4618      	mov	r0, r3
 8001678:	f009 fd07 	bl	800b08a <HAL_SYSTICK_Config>

	/**Configure the Systick
	 */
	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800167c:	2004      	movs	r0, #4
 800167e:	f009 fd11 	bl	800b0a4 <HAL_SYSTICK_CLKSourceConfig>

	/* SysTick_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001682:	2200      	movs	r2, #0
 8001684:	2100      	movs	r1, #0
 8001686:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800168a:	f009 fcd4 	bl	800b036 <HAL_NVIC_SetPriority>


}
 800168e:	bf00      	nop
 8001690:	3750      	adds	r7, #80	; 0x50
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}
 8001696:	bf00      	nop
 8001698:	40023800 	.word	0x40023800
 800169c:	40007000 	.word	0x40007000
 80016a0:	10624dd3 	.word	0x10624dd3

080016a4 <MX_ADC1_Init>:



/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b084      	sub	sp, #16
 80016a8:	af00      	add	r7, sp, #0

	ADC_ChannelConfTypeDef sConfig;

	/**Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc1.Instance = ADC1;
 80016aa:	4b1a      	ldr	r3, [pc, #104]	; (8001714 <MX_ADC1_Init+0x70>)
 80016ac:	4a1a      	ldr	r2, [pc, #104]	; (8001718 <MX_ADC1_Init+0x74>)
 80016ae:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCKPRESCALER_PCLK_DIV4;
 80016b0:	4b18      	ldr	r3, [pc, #96]	; (8001714 <MX_ADC1_Init+0x70>)
 80016b2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80016b6:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION12b;
 80016b8:	4b16      	ldr	r3, [pc, #88]	; (8001714 <MX_ADC1_Init+0x70>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	609a      	str	r2, [r3, #8]
	hadc1.Init.ScanConvMode = DISABLE;
 80016be:	4b15      	ldr	r3, [pc, #84]	; (8001714 <MX_ADC1_Init+0x70>)
 80016c0:	2200      	movs	r2, #0
 80016c2:	611a      	str	r2, [r3, #16]
	hadc1.Init.ContinuousConvMode = DISABLE;
 80016c4:	4b13      	ldr	r3, [pc, #76]	; (8001714 <MX_ADC1_Init+0x70>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	619a      	str	r2, [r3, #24]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 80016ca:	4b12      	ldr	r3, [pc, #72]	; (8001714 <MX_ADC1_Init+0x70>)
 80016cc:	2200      	movs	r2, #0
 80016ce:	621a      	str	r2, [r3, #32]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80016d0:	4b10      	ldr	r3, [pc, #64]	; (8001714 <MX_ADC1_Init+0x70>)
 80016d2:	2200      	movs	r2, #0
 80016d4:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80016d6:	4b0f      	ldr	r3, [pc, #60]	; (8001714 <MX_ADC1_Init+0x70>)
 80016d8:	2200      	movs	r2, #0
 80016da:	60da      	str	r2, [r3, #12]
	hadc1.Init.NbrOfConversion = 1;
 80016dc:	4b0d      	ldr	r3, [pc, #52]	; (8001714 <MX_ADC1_Init+0x70>)
 80016de:	2201      	movs	r2, #1
 80016e0:	61da      	str	r2, [r3, #28]
	hadc1.Init.DMAContinuousRequests = DISABLE;
 80016e2:	4b0c      	ldr	r3, [pc, #48]	; (8001714 <MX_ADC1_Init+0x70>)
 80016e4:	2200      	movs	r2, #0
 80016e6:	631a      	str	r2, [r3, #48]	; 0x30
	hadc1.Init.EOCSelection = EOC_SINGLE_CONV;
 80016e8:	4b0a      	ldr	r3, [pc, #40]	; (8001714 <MX_ADC1_Init+0x70>)
 80016ea:	2201      	movs	r2, #1
 80016ec:	615a      	str	r2, [r3, #20]
	HAL_ADC_Init(&hadc1);
 80016ee:	4809      	ldr	r0, [pc, #36]	; (8001714 <MX_ADC1_Init+0x70>)
 80016f0:	f009 f963 	bl	800a9ba <HAL_ADC_Init>

	/**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_9;
 80016f4:	2309      	movs	r3, #9
 80016f6:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 1;
 80016f8:	2301      	movs	r3, #1
 80016fa:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80016fc:	2300      	movs	r3, #0
 80016fe:	60bb      	str	r3, [r7, #8]
	HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 8001700:	463b      	mov	r3, r7
 8001702:	4619      	mov	r1, r3
 8001704:	4803      	ldr	r0, [pc, #12]	; (8001714 <MX_ADC1_Init+0x70>)
 8001706:	f009 f99b 	bl	800aa40 <HAL_ADC_ConfigChannel>

}
 800170a:	bf00      	nop
 800170c:	3710      	adds	r7, #16
 800170e:	46bd      	mov	sp, r7
 8001710:	bd80      	pop	{r7, pc}
 8001712:	bf00      	nop
 8001714:	20000890 	.word	0x20000890
 8001718:	40012000 	.word	0x40012000

0800171c <MX_TIM2_Init>:

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b08a      	sub	sp, #40	; 0x28
 8001720:	af00      	add	r7, sp, #0

	TIM_ClockConfigTypeDef sClockSourceConfig;
	TIM_MasterConfigTypeDef sMasterConfig;
	TIM_IC_InitTypeDef sConfigIC;

	htim2.Instance = TIM2;
 8001722:	4b27      	ldr	r3, [pc, #156]	; (80017c0 <MX_TIM2_Init+0xa4>)
 8001724:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001728:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 20;
 800172a:	4b25      	ldr	r3, [pc, #148]	; (80017c0 <MX_TIM2_Init+0xa4>)
 800172c:	2214      	movs	r2, #20
 800172e:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001730:	4b23      	ldr	r3, [pc, #140]	; (80017c0 <MX_TIM2_Init+0xa4>)
 8001732:	2200      	movs	r2, #0
 8001734:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 32767;
 8001736:	4b22      	ldr	r3, [pc, #136]	; (80017c0 <MX_TIM2_Init+0xa4>)
 8001738:	f647 72ff 	movw	r2, #32767	; 0x7fff
 800173c:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800173e:	4b20      	ldr	r3, [pc, #128]	; (80017c0 <MX_TIM2_Init+0xa4>)
 8001740:	2200      	movs	r2, #0
 8001742:	611a      	str	r2, [r3, #16]
	HAL_TIM_Base_Init(&htim2);
 8001744:	481e      	ldr	r0, [pc, #120]	; (80017c0 <MX_TIM2_Init+0xa4>)
 8001746:	f00b fd6a 	bl	800d21e <HAL_TIM_Base_Init>

	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800174a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800174e:	61bb      	str	r3, [r7, #24]
	HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig);
 8001750:	f107 0318 	add.w	r3, r7, #24
 8001754:	4619      	mov	r1, r3
 8001756:	481a      	ldr	r0, [pc, #104]	; (80017c0 <MX_TIM2_Init+0xa4>)
 8001758:	f00c f87c 	bl	800d854 <HAL_TIM_ConfigClockSource>

	HAL_TIM_IC_Init(&htim2);
 800175c:	4818      	ldr	r0, [pc, #96]	; (80017c0 <MX_TIM2_Init+0xa4>)
 800175e:	f00b fdd9 	bl	800d314 <HAL_TIM_IC_Init>

	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001762:	2300      	movs	r3, #0
 8001764:	613b      	str	r3, [r7, #16]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001766:	2300      	movs	r3, #0
 8001768:	617b      	str	r3, [r7, #20]
	HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig);
 800176a:	f107 0310 	add.w	r3, r7, #16
 800176e:	4619      	mov	r1, r3
 8001770:	4813      	ldr	r0, [pc, #76]	; (80017c0 <MX_TIM2_Init+0xa4>)
 8001772:	f00c fd70 	bl	800e256 <HAL_TIMEx_MasterConfigSynchronization>

	sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8001776:	230a      	movs	r3, #10
 8001778:	603b      	str	r3, [r7, #0]
	sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800177a:	2301      	movs	r3, #1
 800177c:	607b      	str	r3, [r7, #4]
	sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800177e:	2300      	movs	r3, #0
 8001780:	60bb      	str	r3, [r7, #8]
	sConfigIC.ICFilter = 0;
 8001782:	2300      	movs	r3, #0
 8001784:	60fb      	str	r3, [r7, #12]
	HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1);
 8001786:	463b      	mov	r3, r7
 8001788:	2200      	movs	r2, #0
 800178a:	4619      	mov	r1, r3
 800178c:	480c      	ldr	r0, [pc, #48]	; (80017c0 <MX_TIM2_Init+0xa4>)
 800178e:	f00b fefe 	bl	800d58e <HAL_TIM_IC_ConfigChannel>

	HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2);
 8001792:	463b      	mov	r3, r7
 8001794:	2204      	movs	r2, #4
 8001796:	4619      	mov	r1, r3
 8001798:	4809      	ldr	r0, [pc, #36]	; (80017c0 <MX_TIM2_Init+0xa4>)
 800179a:	f00b fef8 	bl	800d58e <HAL_TIM_IC_ConfigChannel>

	HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3);
 800179e:	463b      	mov	r3, r7
 80017a0:	2208      	movs	r2, #8
 80017a2:	4619      	mov	r1, r3
 80017a4:	4806      	ldr	r0, [pc, #24]	; (80017c0 <MX_TIM2_Init+0xa4>)
 80017a6:	f00b fef2 	bl	800d58e <HAL_TIM_IC_ConfigChannel>

	HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_4);
 80017aa:	463b      	mov	r3, r7
 80017ac:	220c      	movs	r2, #12
 80017ae:	4619      	mov	r1, r3
 80017b0:	4803      	ldr	r0, [pc, #12]	; (80017c0 <MX_TIM2_Init+0xa4>)
 80017b2:	f00b feec 	bl	800d58e <HAL_TIM_IC_ConfigChannel>

}
 80017b6:	bf00      	nop
 80017b8:	3728      	adds	r7, #40	; 0x28
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bd80      	pop	{r7, pc}
 80017be:	bf00      	nop
 80017c0:	20000a9c 	.word	0x20000a9c

080017c4 <MX_TIM4_Init>:

/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b08e      	sub	sp, #56	; 0x38
 80017c8:	af00      	add	r7, sp, #0

	TIM_ClockConfigTypeDef sClockSourceConfig;
	TIM_MasterConfigTypeDef sMasterConfig;
	TIM_OC_InitTypeDef sConfigOC;

	htim4.Instance = TIM4;
 80017ca:	4b26      	ldr	r3, [pc, #152]	; (8001864 <MX_TIM4_Init+0xa0>)
 80017cc:	4a26      	ldr	r2, [pc, #152]	; (8001868 <MX_TIM4_Init+0xa4>)
 80017ce:	601a      	str	r2, [r3, #0]
	htim4.Init.Prescaler = 84;                                    /* DC motor configuration - Freq 494Hz*/
 80017d0:	4b24      	ldr	r3, [pc, #144]	; (8001864 <MX_TIM4_Init+0xa0>)
 80017d2:	2254      	movs	r2, #84	; 0x54
 80017d4:	605a      	str	r2, [r3, #4]
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017d6:	4b23      	ldr	r3, [pc, #140]	; (8001864 <MX_TIM4_Init+0xa0>)
 80017d8:	2200      	movs	r2, #0
 80017da:	609a      	str	r2, [r3, #8]
	htim4.Init.Period = 1999;
 80017dc:	4b21      	ldr	r3, [pc, #132]	; (8001864 <MX_TIM4_Init+0xa0>)
 80017de:	f240 72cf 	movw	r2, #1999	; 0x7cf
 80017e2:	60da      	str	r2, [r3, #12]

	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017e4:	4b1f      	ldr	r3, [pc, #124]	; (8001864 <MX_TIM4_Init+0xa0>)
 80017e6:	2200      	movs	r2, #0
 80017e8:	611a      	str	r2, [r3, #16]
	HAL_TIM_Base_Init(&htim4);
 80017ea:	481e      	ldr	r0, [pc, #120]	; (8001864 <MX_TIM4_Init+0xa0>)
 80017ec:	f00b fd17 	bl	800d21e <HAL_TIM_Base_Init>

	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017f0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017f4:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig);
 80017f6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80017fa:	4619      	mov	r1, r3
 80017fc:	4819      	ldr	r0, [pc, #100]	; (8001864 <MX_TIM4_Init+0xa0>)
 80017fe:	f00c f829 	bl	800d854 <HAL_TIM_ConfigClockSource>

	HAL_TIM_PWM_Init(&htim4);
 8001802:	4818      	ldr	r0, [pc, #96]	; (8001864 <MX_TIM4_Init+0xa0>)
 8001804:	f00b fd51 	bl	800d2aa <HAL_TIM_PWM_Init>

	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001808:	2300      	movs	r3, #0
 800180a:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800180c:	2300      	movs	r3, #0
 800180e:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig);
 8001810:	f107 0320 	add.w	r3, r7, #32
 8001814:	4619      	mov	r1, r3
 8001816:	4813      	ldr	r0, [pc, #76]	; (8001864 <MX_TIM4_Init+0xa0>)
 8001818:	f00c fd1d 	bl	800e256 <HAL_TIMEx_MasterConfigSynchronization>

	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800181c:	2360      	movs	r3, #96	; 0x60
 800181e:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 8001820:	2300      	movs	r3, #0
 8001822:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001824:	2300      	movs	r3, #0
 8001826:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001828:	2300      	movs	r3, #0
 800182a:	617b      	str	r3, [r7, #20]
	HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1);
 800182c:	1d3b      	adds	r3, r7, #4
 800182e:	2200      	movs	r2, #0
 8001830:	4619      	mov	r1, r3
 8001832:	480c      	ldr	r0, [pc, #48]	; (8001864 <MX_TIM4_Init+0xa0>)
 8001834:	f00b ff48 	bl	800d6c8 <HAL_TIM_PWM_ConfigChannel>

	HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2);
 8001838:	1d3b      	adds	r3, r7, #4
 800183a:	2204      	movs	r2, #4
 800183c:	4619      	mov	r1, r3
 800183e:	4809      	ldr	r0, [pc, #36]	; (8001864 <MX_TIM4_Init+0xa0>)
 8001840:	f00b ff42 	bl	800d6c8 <HAL_TIM_PWM_ConfigChannel>

	HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3);
 8001844:	1d3b      	adds	r3, r7, #4
 8001846:	2208      	movs	r2, #8
 8001848:	4619      	mov	r1, r3
 800184a:	4806      	ldr	r0, [pc, #24]	; (8001864 <MX_TIM4_Init+0xa0>)
 800184c:	f00b ff3c 	bl	800d6c8 <HAL_TIM_PWM_ConfigChannel>

	HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4);
 8001850:	1d3b      	adds	r3, r7, #4
 8001852:	220c      	movs	r2, #12
 8001854:	4619      	mov	r1, r3
 8001856:	4803      	ldr	r0, [pc, #12]	; (8001864 <MX_TIM4_Init+0xa0>)
 8001858:	f00b ff36 	bl	800d6c8 <HAL_TIM_PWM_ConfigChannel>

}
 800185c:	bf00      	nop
 800185e:	3738      	adds	r7, #56	; 0x38
 8001860:	46bd      	mov	sp, r7
 8001862:	bd80      	pop	{r7, pc}
 8001864:	20000718 	.word	0x20000718
 8001868:	40000800 	.word	0x40000800

0800186c <MX_TIM9_Init>:

/* TIM9 init function */
void MX_TIM9_Init(void)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b084      	sub	sp, #16
 8001870:	af00      	add	r7, sp, #0

	TIM_ClockConfigTypeDef sClockSourceConfig;

	htim9.Instance = TIM9;
 8001872:	4b0f      	ldr	r3, [pc, #60]	; (80018b0 <MX_TIM9_Init+0x44>)
 8001874:	4a0f      	ldr	r2, [pc, #60]	; (80018b4 <MX_TIM9_Init+0x48>)
 8001876:	601a      	str	r2, [r3, #0]
	htim9.Init.Prescaler = 51;
 8001878:	4b0d      	ldr	r3, [pc, #52]	; (80018b0 <MX_TIM9_Init+0x44>)
 800187a:	2233      	movs	r2, #51	; 0x33
 800187c:	605a      	str	r2, [r3, #4]
	htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 800187e:	4b0c      	ldr	r3, [pc, #48]	; (80018b0 <MX_TIM9_Init+0x44>)
 8001880:	2200      	movs	r2, #0
 8001882:	609a      	str	r2, [r3, #8]
	htim9.Init.Period = 1999;
 8001884:	4b0a      	ldr	r3, [pc, #40]	; (80018b0 <MX_TIM9_Init+0x44>)
 8001886:	f240 72cf 	movw	r2, #1999	; 0x7cf
 800188a:	60da      	str	r2, [r3, #12]
	htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800188c:	4b08      	ldr	r3, [pc, #32]	; (80018b0 <MX_TIM9_Init+0x44>)
 800188e:	2200      	movs	r2, #0
 8001890:	611a      	str	r2, [r3, #16]
	HAL_TIM_Base_Init(&htim9);
 8001892:	4807      	ldr	r0, [pc, #28]	; (80018b0 <MX_TIM9_Init+0x44>)
 8001894:	f00b fcc3 	bl	800d21e <HAL_TIM_Base_Init>

	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001898:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800189c:	603b      	str	r3, [r7, #0]
	HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig);
 800189e:	463b      	mov	r3, r7
 80018a0:	4619      	mov	r1, r3
 80018a2:	4803      	ldr	r0, [pc, #12]	; (80018b0 <MX_TIM9_Init+0x44>)
 80018a4:	f00b ffd6 	bl	800d854 <HAL_TIM_ConfigClockSource>

}
 80018a8:	bf00      	nop
 80018aa:	3710      	adds	r7, #16
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bd80      	pop	{r7, pc}
 80018b0:	200009e4 	.word	0x200009e4
 80018b4:	40014000 	.word	0x40014000

080018b8 <MX_USART1_UART_Init>:

/* USART1 init function */
void MX_USART1_UART_Init(void)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	af00      	add	r7, sp, #0

	huart1.Instance = USART1;
 80018bc:	4b0e      	ldr	r3, [pc, #56]	; (80018f8 <MX_USART1_UART_Init+0x40>)
 80018be:	4a0f      	ldr	r2, [pc, #60]	; (80018fc <MX_USART1_UART_Init+0x44>)
 80018c0:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 80018c2:	4b0d      	ldr	r3, [pc, #52]	; (80018f8 <MX_USART1_UART_Init+0x40>)
 80018c4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80018c8:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80018ca:	4b0b      	ldr	r3, [pc, #44]	; (80018f8 <MX_USART1_UART_Init+0x40>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 80018d0:	4b09      	ldr	r3, [pc, #36]	; (80018f8 <MX_USART1_UART_Init+0x40>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 80018d6:	4b08      	ldr	r3, [pc, #32]	; (80018f8 <MX_USART1_UART_Init+0x40>)
 80018d8:	2200      	movs	r2, #0
 80018da:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 80018dc:	4b06      	ldr	r3, [pc, #24]	; (80018f8 <MX_USART1_UART_Init+0x40>)
 80018de:	220c      	movs	r2, #12
 80018e0:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018e2:	4b05      	ldr	r3, [pc, #20]	; (80018f8 <MX_USART1_UART_Init+0x40>)
 80018e4:	2200      	movs	r2, #0
 80018e6:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80018e8:	4b03      	ldr	r3, [pc, #12]	; (80018f8 <MX_USART1_UART_Init+0x40>)
 80018ea:	2200      	movs	r2, #0
 80018ec:	61da      	str	r2, [r3, #28]
	HAL_UART_Init(&huart1);
 80018ee:	4802      	ldr	r0, [pc, #8]	; (80018f8 <MX_USART1_UART_Init+0x40>)
 80018f0:	f00c fd0a 	bl	800e308 <HAL_UART_Init>

}
 80018f4:	bf00      	nop
 80018f6:	bd80      	pop	{r7, pc}
 80018f8:	20000950 	.word	0x20000950
 80018fc:	40011000 	.word	0x40011000

08001900 <MX_GPIO_Init>:
 * EXTI
 * Free pins are configured automatically as Analog (this feature is enabled through
 * the Code Generation settings)
 */
void MX_GPIO_Init(void)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b088      	sub	sp, #32
 8001904:	af00      	add	r7, sp, #0

	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIO Ports Clock Enable */
	__GPIOC_CLK_ENABLE();
 8001906:	2300      	movs	r3, #0
 8001908:	60bb      	str	r3, [r7, #8]
 800190a:	4b1d      	ldr	r3, [pc, #116]	; (8001980 <MX_GPIO_Init+0x80>)
 800190c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800190e:	4a1c      	ldr	r2, [pc, #112]	; (8001980 <MX_GPIO_Init+0x80>)
 8001910:	f043 0304 	orr.w	r3, r3, #4
 8001914:	6313      	str	r3, [r2, #48]	; 0x30
 8001916:	4b1a      	ldr	r3, [pc, #104]	; (8001980 <MX_GPIO_Init+0x80>)
 8001918:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800191a:	f003 0304 	and.w	r3, r3, #4
 800191e:	60bb      	str	r3, [r7, #8]
 8001920:	68bb      	ldr	r3, [r7, #8]
	__GPIOA_CLK_ENABLE();
 8001922:	2300      	movs	r3, #0
 8001924:	607b      	str	r3, [r7, #4]
 8001926:	4b16      	ldr	r3, [pc, #88]	; (8001980 <MX_GPIO_Init+0x80>)
 8001928:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800192a:	4a15      	ldr	r2, [pc, #84]	; (8001980 <MX_GPIO_Init+0x80>)
 800192c:	f043 0301 	orr.w	r3, r3, #1
 8001930:	6313      	str	r3, [r2, #48]	; 0x30
 8001932:	4b13      	ldr	r3, [pc, #76]	; (8001980 <MX_GPIO_Init+0x80>)
 8001934:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001936:	f003 0301 	and.w	r3, r3, #1
 800193a:	607b      	str	r3, [r7, #4]
 800193c:	687b      	ldr	r3, [r7, #4]
	__GPIOB_CLK_ENABLE();
 800193e:	2300      	movs	r3, #0
 8001940:	603b      	str	r3, [r7, #0]
 8001942:	4b0f      	ldr	r3, [pc, #60]	; (8001980 <MX_GPIO_Init+0x80>)
 8001944:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001946:	4a0e      	ldr	r2, [pc, #56]	; (8001980 <MX_GPIO_Init+0x80>)
 8001948:	f043 0302 	orr.w	r3, r3, #2
 800194c:	6313      	str	r3, [r2, #48]	; 0x30
 800194e:	4b0c      	ldr	r3, [pc, #48]	; (8001980 <MX_GPIO_Init+0x80>)
 8001950:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001952:	f003 0302 	and.w	r3, r3, #2
 8001956:	603b      	str	r3, [r7, #0]
 8001958:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pins : PB4 PB5 */
	GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800195a:	2330      	movs	r3, #48	; 0x30
 800195c:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800195e:	2311      	movs	r3, #17
 8001960:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001962:	2300      	movs	r3, #0
 8001964:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 8001966:	2300      	movs	r3, #0
 8001968:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800196a:	f107 030c 	add.w	r3, r7, #12
 800196e:	4619      	mov	r1, r3
 8001970:	4804      	ldr	r0, [pc, #16]	; (8001984 <MX_GPIO_Init+0x84>)
 8001972:	f009 fbdb 	bl	800b12c <HAL_GPIO_Init>

}
 8001976:	bf00      	nop
 8001978:	3720      	adds	r7, #32
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}
 800197e:	bf00      	nop
 8001980:	40023800 	.word	0x40023800
 8001984:	40020400 	.word	0x40020400

08001988 <HAL_TIM_PeriodElapsedCallback>:
/*
 *  Handle Timer9 interrupt @ 800Hz
 *  Set the event flag and increase time index
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001988:	b590      	push	{r4, r7, lr}
 800198a:	b087      	sub	sp, #28
 800198c:	af04      	add	r7, sp, #16
 800198e:	6078      	str	r0, [r7, #4]

	// Read sensor data and prepare for specific coodinate system
	ReadSensorRawData(LSM6DSL_X_0_handle, LSM6DSL_G_0_handle, LIS2MDL_M_0_handle, LPS22HB_P_0_handle, &acc, &gyro, &mag, &press);
 8001990:	4b0a      	ldr	r3, [pc, #40]	; (80019bc <HAL_TIM_PeriodElapsedCallback+0x34>)
 8001992:	6818      	ldr	r0, [r3, #0]
 8001994:	4b0a      	ldr	r3, [pc, #40]	; (80019c0 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8001996:	6819      	ldr	r1, [r3, #0]
 8001998:	4b0a      	ldr	r3, [pc, #40]	; (80019c4 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 800199a:	681a      	ldr	r2, [r3, #0]
 800199c:	4b0a      	ldr	r3, [pc, #40]	; (80019c8 <HAL_TIM_PeriodElapsedCallback+0x40>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	4c0a      	ldr	r4, [pc, #40]	; (80019cc <HAL_TIM_PeriodElapsedCallback+0x44>)
 80019a2:	9403      	str	r4, [sp, #12]
 80019a4:	4c0a      	ldr	r4, [pc, #40]	; (80019d0 <HAL_TIM_PeriodElapsedCallback+0x48>)
 80019a6:	9402      	str	r4, [sp, #8]
 80019a8:	4c0a      	ldr	r4, [pc, #40]	; (80019d4 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 80019aa:	9401      	str	r4, [sp, #4]
 80019ac:	4c0a      	ldr	r4, [pc, #40]	; (80019d8 <HAL_TIM_PeriodElapsedCallback+0x50>)
 80019ae:	9400      	str	r4, [sp, #0]
 80019b0:	f000 f942 	bl	8001c38 <ReadSensorRawData>


}
 80019b4:	bf00      	nop
 80019b6:	370c      	adds	r7, #12
 80019b8:	46bd      	mov	sp, r7
 80019ba:	bd90      	pop	{r4, r7, pc}
 80019bc:	20000470 	.word	0x20000470
 80019c0:	20000474 	.word	0x20000474
 80019c4:	20000478 	.word	0x20000478
 80019c8:	2000047c 	.word	0x2000047c
 80019cc:	20000a40 	.word	0x20000a40
 80019d0:	20000cb4 	.word	0x20000cb4
 80019d4:	200008f4 	.word	0x200008f4
 80019d8:	200005dc 	.word	0x200005dc

080019dc <initializeAllSensors>:
 * @brief  Initialize all sensors
 * @param  None
 * @retval None
 */
static void initializeAllSensors( void )
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	af00      	add	r7, sp, #0
	if (BSP_ACCELERO_Init( LSM6DSL_X_0, &LSM6DSL_X_0_handle ) != COMPONENT_OK)
 80019e0:	4914      	ldr	r1, [pc, #80]	; (8001a34 <initializeAllSensors+0x58>)
 80019e2:	2000      	movs	r0, #0
 80019e4:	f001 f9e6 	bl	8002db4 <BSP_ACCELERO_Init>
 80019e8:	4603      	mov	r3, r0
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d000      	beq.n	80019f0 <initializeAllSensors+0x14>
	{
		while(1);
 80019ee:	e7fe      	b.n	80019ee <initializeAllSensors+0x12>
	}

	if (BSP_GYRO_Init( LSM6DSL_G_0, &LSM6DSL_G_0_handle ) != COMPONENT_OK)
 80019f0:	4911      	ldr	r1, [pc, #68]	; (8001a38 <initializeAllSensors+0x5c>)
 80019f2:	2000      	movs	r0, #0
 80019f4:	f001 fb77 	bl	80030e6 <BSP_GYRO_Init>
 80019f8:	4603      	mov	r3, r0
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d000      	beq.n	8001a00 <initializeAllSensors+0x24>
	{
		while(1);
 80019fe:	e7fe      	b.n	80019fe <initializeAllSensors+0x22>
	}

	if (BSP_MAGNETO_Init( LIS2MDL_M_0, &LIS2MDL_M_0_handle ) != COMPONENT_OK)
 8001a00:	490e      	ldr	r1, [pc, #56]	; (8001a3c <initializeAllSensors+0x60>)
 8001a02:	2000      	movs	r0, #0
 8001a04:	f001 fc7f 	bl	8003306 <BSP_MAGNETO_Init>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d000      	beq.n	8001a10 <initializeAllSensors+0x34>
	{
		while(1);
 8001a0e:	e7fe      	b.n	8001a0e <initializeAllSensors+0x32>
	}


	if (BSP_PRESSURE_Init( LPS22HB_P_0, &LPS22HB_P_0_handle ) != COMPONENT_OK)
 8001a10:	490b      	ldr	r1, [pc, #44]	; (8001a40 <initializeAllSensors+0x64>)
 8001a12:	2000      	movs	r0, #0
 8001a14:	f001 fd57 	bl	80034c6 <BSP_PRESSURE_Init>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d000      	beq.n	8001a20 <initializeAllSensors+0x44>
	{
		while(1);
 8001a1e:	e7fe      	b.n	8001a1e <initializeAllSensors+0x42>
	}

	if (BSP_TEMPERATURE_Init( LPS22HB_T_0, &LPS22HB_T_0_handle ) != COMPONENT_OK)
 8001a20:	4908      	ldr	r1, [pc, #32]	; (8001a44 <initializeAllSensors+0x68>)
 8001a22:	2000      	movs	r0, #0
 8001a24:	f001 fe7b 	bl	800371e <BSP_TEMPERATURE_Init>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d000      	beq.n	8001a30 <initializeAllSensors+0x54>
	{
		while(1);
 8001a2e:	e7fe      	b.n	8001a2e <initializeAllSensors+0x52>
	}


}
 8001a30:	bf00      	nop
 8001a32:	bd80      	pop	{r7, pc}
 8001a34:	20000470 	.word	0x20000470
 8001a38:	20000474 	.word	0x20000474
 8001a3c:	20000478 	.word	0x20000478
 8001a40:	2000047c 	.word	0x2000047c
 8001a44:	20000480 	.word	0x20000480

08001a48 <enableAllSensors>:
 * @brief  Enable all sensors
 * @param  None
 * @retval None
 */
void enableAllSensors( void )
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	af00      	add	r7, sp, #0
	BSP_ACCELERO_Sensor_Enable( LSM6DSL_X_0_handle );
 8001a4c:	4b14      	ldr	r3, [pc, #80]	; (8001aa0 <enableAllSensors+0x58>)
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	4618      	mov	r0, r3
 8001a52:	f001 faf9 	bl	8003048 <BSP_ACCELERO_Sensor_Enable>
	PRINTF("LSM6DSL MEMS Accelerometer initialized and enabled\n\r");
 8001a56:	4813      	ldr	r0, [pc, #76]	; (8001aa4 <enableAllSensors+0x5c>)
 8001a58:	f7ff fab2 	bl	8000fc0 <myprintf>
	BSP_GYRO_Sensor_Enable( LSM6DSL_G_0_handle );
 8001a5c:	4b12      	ldr	r3, [pc, #72]	; (8001aa8 <enableAllSensors+0x60>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	4618      	mov	r0, r3
 8001a62:	f001 fc01 	bl	8003268 <BSP_GYRO_Sensor_Enable>
	PRINTF("LSM6DSL MEMS Gyroscope initialized and enabled\n\r");
 8001a66:	4811      	ldr	r0, [pc, #68]	; (8001aac <enableAllSensors+0x64>)
 8001a68:	f7ff faaa 	bl	8000fc0 <myprintf>
	BSP_MAGNETO_Sensor_Enable( LIS2MDL_M_0_handle );
 8001a6c:	4b10      	ldr	r3, [pc, #64]	; (8001ab0 <enableAllSensors+0x68>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	4618      	mov	r0, r3
 8001a72:	f001 fcd9 	bl	8003428 <BSP_MAGNETO_Sensor_Enable>
	PRINTF("LIS2MDL Magnetometer initialized and enabled\n\r");
 8001a76:	480f      	ldr	r0, [pc, #60]	; (8001ab4 <enableAllSensors+0x6c>)
 8001a78:	f7ff faa2 	bl	8000fc0 <myprintf>
	BSP_PRESSURE_Sensor_Enable( LPS22HB_P_0_handle );
 8001a7c:	4b0e      	ldr	r3, [pc, #56]	; (8001ab8 <enableAllSensors+0x70>)
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	4618      	mov	r0, r3
 8001a82:	f001 fdfd 	bl	8003680 <BSP_PRESSURE_Sensor_Enable>
	PRINTF("LPS22HB Pressure sensor initialized and enabled\n\r");
 8001a86:	480d      	ldr	r0, [pc, #52]	; (8001abc <enableAllSensors+0x74>)
 8001a88:	f7ff fa9a 	bl	8000fc0 <myprintf>
	BSP_TEMPERATURE_Sensor_Enable( LPS22HB_T_0_handle );
 8001a8c:	4b0c      	ldr	r3, [pc, #48]	; (8001ac0 <enableAllSensors+0x78>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	4618      	mov	r0, r3
 8001a92:	f001 ff07 	bl	80038a4 <BSP_TEMPERATURE_Sensor_Enable>
	PRINTF("LPS22HB Temperature sensor initialized and enabled\n\r");
 8001a96:	480b      	ldr	r0, [pc, #44]	; (8001ac4 <enableAllSensors+0x7c>)
 8001a98:	f7ff fa92 	bl	8000fc0 <myprintf>
}
 8001a9c:	bf00      	nop
 8001a9e:	bd80      	pop	{r7, pc}
 8001aa0:	20000470 	.word	0x20000470
 8001aa4:	08015ed4 	.word	0x08015ed4
 8001aa8:	20000474 	.word	0x20000474
 8001aac:	08015f0c 	.word	0x08015f0c
 8001ab0:	20000478 	.word	0x20000478
 8001ab4:	08015f40 	.word	0x08015f40
 8001ab8:	2000047c 	.word	0x2000047c
 8001abc:	08015f70 	.word	0x08015f70
 8001ac0:	20000480 	.word	0x20000480
 8001ac4:	08015fa4 	.word	0x08015fa4

08001ac8 <init_rc_variables>:
  cnt = 0;
  init_queue(&que);
}

void init_rc_variables(void)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	b083      	sub	sp, #12
 8001acc:	af00      	add	r7, sp, #0
  uint32_t i;
  rc_connection_flag = 0;
 8001ace:	4b13      	ldr	r3, [pc, #76]	; (8001b1c <init_rc_variables+0x54>)
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	701a      	strb	r2, [r3, #0]
  for (i=0;i<4;i++)
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	607b      	str	r3, [r7, #4]
 8001ad8:	e016      	b.n	8001b08 <init_rc_variables+0x40>
  {
    rc_flag[i] = 0;
 8001ada:	4a11      	ldr	r2, [pc, #68]	; (8001b20 <init_rc_variables+0x58>)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	4413      	add	r3, r2
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	701a      	strb	r2, [r3, #0]
    rc_t_rise[i] = 0;
 8001ae4:	4a0f      	ldr	r2, [pc, #60]	; (8001b24 <init_rc_variables+0x5c>)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	2100      	movs	r1, #0
 8001aea:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    rc_t_fall[i] = 0;
 8001aee:	4a0e      	ldr	r2, [pc, #56]	; (8001b28 <init_rc_variables+0x60>)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	2100      	movs	r1, #0
 8001af4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    rc_t[i] = 0;
 8001af8:	4a0c      	ldr	r2, [pc, #48]	; (8001b2c <init_rc_variables+0x64>)
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	2100      	movs	r1, #0
 8001afe:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  for (i=0;i<4;i++)
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	3301      	adds	r3, #1
 8001b06:	607b      	str	r3, [r7, #4]
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	2b03      	cmp	r3, #3
 8001b0c:	d9e5      	bls.n	8001ada <init_rc_variables+0x12>
  }
}
 8001b0e:	bf00      	nop
 8001b10:	bf00      	nop
 8001b12:	370c      	adds	r7, #12
 8001b14:	46bd      	mov	sp, r7
 8001b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1a:	4770      	bx	lr
 8001b1c:	20000d02 	.word	0x20000d02
 8001b20:	20000cd8 	.word	0x20000cd8
 8001b24:	20000cdc 	.word	0x20000cdc
 8001b28:	20000d54 	.word	0x20000d54
 8001b2c:	20000cec 	.word	0x20000cec

08001b30 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b082      	sub	sp, #8
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
      }
  }
  #endif
  #ifdef REMOCON_BLE
        
        update_rc_data(0);
 8001b38:	2000      	movs	r0, #0
 8001b3a:	f000 f823 	bl	8001b84 <update_rc_data>
      
  #endif
}
 8001b3e:	bf00      	nop
 8001b40:	3708      	adds	r7, #8
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bd80      	pop	{r7, pc}
	...

08001b48 <HAL_SYSTICK_Callback>:


void HAL_SYSTICK_Callback(void)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	af00      	add	r7, sp, #0
  // Process user timer
  User_Timer_Callback();
 8001b4c:	f000 fadc 	bl	8002108 <User_Timer_Callback>
  // Count rc_timeout up to 1s
  if (rc_timeout < 1000)
 8001b50:	4b0a      	ldr	r3, [pc, #40]	; (8001b7c <HAL_SYSTICK_Callback+0x34>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001b58:	da04      	bge.n	8001b64 <HAL_SYSTICK_Callback+0x1c>
    rc_timeout++;
 8001b5a:	4b08      	ldr	r3, [pc, #32]	; (8001b7c <HAL_SYSTICK_Callback+0x34>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	3301      	adds	r3, #1
 8001b60:	4a06      	ldr	r2, [pc, #24]	; (8001b7c <HAL_SYSTICK_Callback+0x34>)
 8001b62:	6013      	str	r3, [r2, #0]
  if (rc_timeout > RC_TIMEOUT_VALUE)
 8001b64:	4b05      	ldr	r3, [pc, #20]	; (8001b7c <HAL_SYSTICK_Callback+0x34>)
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	2b1e      	cmp	r3, #30
 8001b6a:	dd01      	ble.n	8001b70 <HAL_SYSTICK_Callback+0x28>
    init_rc_variables();
 8001b6c:	f7ff ffac 	bl	8001ac8 <init_rc_variables>
  #ifdef REMOCON_PWM
    rc_connection_flag = (rc_timeout <= RC_TIMEOUT_VALUE);
  #endif
  #ifdef REMOCON_BLE
    rc_connection_flag = 1;             /* To modify and check status of BLE connection */
 8001b70:	4b03      	ldr	r3, [pc, #12]	; (8001b80 <HAL_SYSTICK_Callback+0x38>)
 8001b72:	2201      	movs	r2, #1
 8001b74:	701a      	strb	r2, [r3, #0]
  #endif
}
 8001b76:	bf00      	nop
 8001b78:	bd80      	pop	{r7, pc}
 8001b7a:	bf00      	nop
 8001b7c:	20000cd0 	.word	0x20000cd0
 8001b80:	20000d02 	.word	0x20000d02

08001b84 <update_rc_data>:


/* Update global variables of R/C data */
void update_rc_data(int32_t idx)
{
 8001b84:	b480      	push	{r7}
 8001b86:	b083      	sub	sp, #12
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
      default: break;
    }
  #endif
  
  // Activate Calibration Procedure  
  if ( (gTHR == 0) && (gELE < - RC_CAL_THRESHOLD) && (gAIL > RC_CAL_THRESHOLD) && (gRUD < - RC_CAL_THRESHOLD))
 8001b8c:	4b23      	ldr	r3, [pc, #140]	; (8001c1c <update_rc_data+0x98>)
 8001b8e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d114      	bne.n	8001bc0 <update_rc_data+0x3c>
 8001b96:	4b22      	ldr	r3, [pc, #136]	; (8001c20 <update_rc_data+0x9c>)
 8001b98:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b9c:	f513 6f96 	cmn.w	r3, #1200	; 0x4b0
 8001ba0:	da0e      	bge.n	8001bc0 <update_rc_data+0x3c>
 8001ba2:	4b20      	ldr	r3, [pc, #128]	; (8001c24 <update_rc_data+0xa0>)
 8001ba4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ba8:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 8001bac:	dd08      	ble.n	8001bc0 <update_rc_data+0x3c>
 8001bae:	4b1e      	ldr	r3, [pc, #120]	; (8001c28 <update_rc_data+0xa4>)
 8001bb0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001bb4:	f513 6f96 	cmn.w	r3, #1200	; 0x4b0
 8001bb8:	da02      	bge.n	8001bc0 <update_rc_data+0x3c>
  {
    rc_cal_flag = 1;
 8001bba:	4b1c      	ldr	r3, [pc, #112]	; (8001c2c <update_rc_data+0xa8>)
 8001bbc:	2201      	movs	r2, #1
 8001bbe:	601a      	str	r2, [r3, #0]
  }

  // Activate Arming/Disarming 
  if ( (gTHR == 0) && (gELE < - RC_CAL_THRESHOLD) && (gAIL < - RC_CAL_THRESHOLD) && (gRUD > RC_CAL_THRESHOLD))
 8001bc0:	4b16      	ldr	r3, [pc, #88]	; (8001c1c <update_rc_data+0x98>)
 8001bc2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d122      	bne.n	8001c10 <update_rc_data+0x8c>
 8001bca:	4b15      	ldr	r3, [pc, #84]	; (8001c20 <update_rc_data+0x9c>)
 8001bcc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001bd0:	f513 6f96 	cmn.w	r3, #1200	; 0x4b0
 8001bd4:	da1c      	bge.n	8001c10 <update_rc_data+0x8c>
 8001bd6:	4b13      	ldr	r3, [pc, #76]	; (8001c24 <update_rc_data+0xa0>)
 8001bd8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001bdc:	f513 6f96 	cmn.w	r3, #1200	; 0x4b0
 8001be0:	da16      	bge.n	8001c10 <update_rc_data+0x8c>
 8001be2:	4b11      	ldr	r3, [pc, #68]	; (8001c28 <update_rc_data+0xa4>)
 8001be4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001be8:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 8001bec:	dd10      	ble.n	8001c10 <update_rc_data+0x8c>
  {
    if (rc_enable_motor==0) // if not armed -> arm
 8001bee:	4b10      	ldr	r3, [pc, #64]	; (8001c30 <update_rc_data+0xac>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d106      	bne.n	8001c04 <update_rc_data+0x80>
    {
      rc_enable_motor = 1;
 8001bf6:	4b0e      	ldr	r3, [pc, #56]	; (8001c30 <update_rc_data+0xac>)
 8001bf8:	2201      	movs	r2, #1
 8001bfa:	601a      	str	r2, [r3, #0]
      fly_ready = 1;
 8001bfc:	4b0d      	ldr	r3, [pc, #52]	; (8001c34 <update_rc_data+0xb0>)
 8001bfe:	2201      	movs	r2, #1
 8001c00:	601a      	str	r2, [r3, #0]
    {
      rc_enable_motor = 0;
      fly_ready = 0;
    }
  }
}
 8001c02:	e005      	b.n	8001c10 <update_rc_data+0x8c>
      rc_enable_motor = 0;
 8001c04:	4b0a      	ldr	r3, [pc, #40]	; (8001c30 <update_rc_data+0xac>)
 8001c06:	2200      	movs	r2, #0
 8001c08:	601a      	str	r2, [r3, #0]
      fly_ready = 0;
 8001c0a:	4b0a      	ldr	r3, [pc, #40]	; (8001c34 <update_rc_data+0xb0>)
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	601a      	str	r2, [r3, #0]
}
 8001c10:	bf00      	nop
 8001c12:	370c      	adds	r7, #12
 8001c14:	46bd      	mov	sp, r7
 8001c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1a:	4770      	bx	lr
 8001c1c:	20000cfe 	.word	0x20000cfe
 8001c20:	20000cfc 	.word	0x20000cfc
 8001c24:	20000d00 	.word	0x20000d00
 8001c28:	20000d52 	.word	0x20000d52
 8001c2c:	20000484 	.word	0x20000484
 8001c30:	20000488 	.word	0x20000488
 8001c34:	2000048c 	.word	0x2000048c

08001c38 <ReadSensorRawData>:
 *      Acc - mg
 *      Gyro - mdps
 *      Mag - mguass
 */
void ReadSensorRawData(void *ACC_handle, void *GYR_handle, void *MAG_handle, void *PRE_handle, AxesRaw_TypeDef *acc, AxesRaw_TypeDef *gyro, AxesRaw_TypeDef *mag, float *pre)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b094      	sub	sp, #80	; 0x50
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	60f8      	str	r0, [r7, #12]
 8001c40:	60b9      	str	r1, [r7, #8]
 8001c42:	607a      	str	r2, [r7, #4]
 8001c44:	603b      	str	r3, [r7, #0]
    int32_t t1;
    SensorAxes_t acc_temp_int16, gyro_temp_int16, mag_temp_int16;            /* Data Type int16_t */
    AxesRaw_TypeDef acc_temp, gyro_temp; 
    /* Data Type int32_t */
    // Read data is in mg unit
    BSP_ACCELERO_Get_Axes(ACC_handle, &acc_temp_int16);
 8001c46:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001c4a:	4619      	mov	r1, r3
 8001c4c:	68f8      	ldr	r0, [r7, #12]
 8001c4e:	f001 fa1f 	bl	8003090 <BSP_ACCELERO_Get_Axes>
    acc_temp.AXIS_X = (int32_t) acc_temp_int16.AXIS_X;                /* Casting data to int32_t */
 8001c52:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001c54:	61fb      	str	r3, [r7, #28]
    acc_temp.AXIS_Y = (int32_t) acc_temp_int16.AXIS_Y;
 8001c56:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001c58:	623b      	str	r3, [r7, #32]
    acc_temp.AXIS_Z = (int32_t) acc_temp_int16.AXIS_Z;
 8001c5a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001c5c:	627b      	str	r3, [r7, #36]	; 0x24
    // Read data is in mdps unit
    BSP_GYRO_Get_Axes(GYR_handle, &gyro_temp_int16);
 8001c5e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001c62:	4619      	mov	r1, r3
 8001c64:	68b8      	ldr	r0, [r7, #8]
 8001c66:	f001 fb23 	bl	80032b0 <BSP_GYRO_Get_Axes>
    gyro_temp.AXIS_X = (int32_t) gyro_temp_int16.AXIS_X;                /* Casting data to int32_t */
 8001c6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c6c:	613b      	str	r3, [r7, #16]
    gyro_temp.AXIS_Y = (int32_t) gyro_temp_int16.AXIS_Y;
 8001c6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001c70:	617b      	str	r3, [r7, #20]
    gyro_temp.AXIS_Z = (int32_t) gyro_temp_int16.AXIS_Z;
 8001c72:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001c74:	61bb      	str	r3, [r7, #24]
    // Read data is in mg unit
    if (USE_MAG_SENSOR){
        BSP_MAGNETO_Get_Axes(MAG_handle, &mag_temp_int16);
 8001c76:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001c7a:	4619      	mov	r1, r3
 8001c7c:	6878      	ldr	r0, [r7, #4]
 8001c7e:	f001 fbf7 	bl	8003470 <BSP_MAGNETO_Get_Axes>
        mag->AXIS_X = (int32_t) mag_temp_int16.AXIS_X;
 8001c82:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001c84:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001c86:	601a      	str	r2, [r3, #0]
        mag->AXIS_Y = (int32_t) mag_temp_int16.AXIS_Y;
 8001c88:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001c8a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001c8c:	605a      	str	r2, [r3, #4]
        mag->AXIS_Z = (int32_t) mag_temp_int16.AXIS_Z;
 8001c8e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001c90:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001c92:	609a      	str	r2, [r3, #8]
        mag->AXIS_Y = 0;
        mag->AXIS_Z = 0;
    }
    
    if (USE_PRESSURE_SENSOR)
        BSP_PRESSURE_Get_Press(PRE_handle, pre);
 8001c94:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8001c96:	6838      	ldr	r0, [r7, #0]
 8001c98:	f001 fd16 	bl	80036c8 <BSP_PRESSURE_Get_Press>
        // No need to convert in this case
    }
    else if (COORDINATE_SYSTEM == 3)
    {
     
      acc->AXIS_X = -acc_temp.AXIS_Y;
 8001c9c:	6a3b      	ldr	r3, [r7, #32]
 8001c9e:	425a      	negs	r2, r3
 8001ca0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001ca2:	601a      	str	r2, [r3, #0]
      acc->AXIS_Y = acc_temp.AXIS_X;
 8001ca4:	69fa      	ldr	r2, [r7, #28]
 8001ca6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001ca8:	605a      	str	r2, [r3, #4]
      acc->AXIS_Z = acc_temp.AXIS_Z;
 8001caa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001cac:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001cae:	609a      	str	r2, [r3, #8]
      
      gyro->AXIS_X = -gyro_temp.AXIS_Y;
 8001cb0:	697b      	ldr	r3, [r7, #20]
 8001cb2:	425a      	negs	r2, r3
 8001cb4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001cb6:	601a      	str	r2, [r3, #0]
      gyro->AXIS_Y = gyro_temp.AXIS_X;
 8001cb8:	693a      	ldr	r2, [r7, #16]
 8001cba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001cbc:	605a      	str	r2, [r3, #4]
      gyro->AXIS_Z = gyro_temp.AXIS_Z;
 8001cbe:	69ba      	ldr	r2, [r7, #24]
 8001cc0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001cc2:	609a      	str	r2, [r3, #8]
      
      // convert mag
      t1 = mag->AXIS_X;
 8001cc4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	64fb      	str	r3, [r7, #76]	; 0x4c
      mag->AXIS_X = - mag->AXIS_Y;
 8001cca:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001ccc:	685b      	ldr	r3, [r3, #4]
 8001cce:	425a      	negs	r2, r3
 8001cd0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001cd2:	601a      	str	r2, [r3, #0]
      mag->AXIS_Y = t1;
 8001cd4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001cd6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001cd8:	605a      	str	r2, [r3, #4]
        gyro->AXIS_Y = - gyro->AXIS_Y;
        // convert mag
        mag->AXIS_X = - mag->AXIS_X;
        mag->AXIS_Y = - mag->AXIS_Y;
    }
}
 8001cda:	bf00      	nop
 8001cdc:	3750      	adds	r7, #80	; 0x50
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}

08001ce2 <HAL_MspInit>:

/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ce2:	b580      	push	{r7, lr}
 8001ce4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ce6:	2003      	movs	r0, #3
 8001ce8:	f009 f99a 	bl	800b020 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
/* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001cec:	2200      	movs	r2, #0
 8001cee:	2100      	movs	r1, #0
 8001cf0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001cf4:	f009 f99f 	bl	800b036 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001cf8:	bf00      	nop
 8001cfa:	bd80      	pop	{r7, pc}

08001cfc <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b088      	sub	sp, #32
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	4a10      	ldr	r2, [pc, #64]	; (8001d4c <HAL_ADC_MspInit+0x50>)
 8001d0a:	4293      	cmp	r3, r2
 8001d0c:	d119      	bne.n	8001d42 <HAL_ADC_MspInit+0x46>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __ADC1_CLK_ENABLE();
 8001d0e:	2300      	movs	r3, #0
 8001d10:	60bb      	str	r3, [r7, #8]
 8001d12:	4b0f      	ldr	r3, [pc, #60]	; (8001d50 <HAL_ADC_MspInit+0x54>)
 8001d14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d16:	4a0e      	ldr	r2, [pc, #56]	; (8001d50 <HAL_ADC_MspInit+0x54>)
 8001d18:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d1c:	6453      	str	r3, [r2, #68]	; 0x44
 8001d1e:	4b0c      	ldr	r3, [pc, #48]	; (8001d50 <HAL_ADC_MspInit+0x54>)
 8001d20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d26:	60bb      	str	r3, [r7, #8]
 8001d28:	68bb      	ldr	r3, [r7, #8]
  
    /**ADC1 GPIO Configuration    
    PB1     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001d2a:	2302      	movs	r3, #2
 8001d2c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001d2e:	2303      	movs	r3, #3
 8001d30:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d32:	2300      	movs	r3, #0
 8001d34:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d36:	f107 030c 	add.w	r3, r7, #12
 8001d3a:	4619      	mov	r1, r3
 8001d3c:	4805      	ldr	r0, [pc, #20]	; (8001d54 <HAL_ADC_MspInit+0x58>)
 8001d3e:	f009 f9f5 	bl	800b12c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001d42:	bf00      	nop
 8001d44:	3720      	adds	r7, #32
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bd80      	pop	{r7, pc}
 8001d4a:	bf00      	nop
 8001d4c:	40012000 	.word	0x40012000
 8001d50:	40023800 	.word	0x40023800
 8001d54:	40020400 	.word	0x40020400

08001d58 <HAL_SPI_MspInit>:
  }

}

void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b08a      	sub	sp, #40	; 0x28
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hspi->Instance==SPI1)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	4a51      	ldr	r2, [pc, #324]	; (8001eac <HAL_SPI_MspInit+0x154>)
 8001d66:	4293      	cmp	r3, r2
 8001d68:	f040 809c 	bne.w	8001ea4 <HAL_SPI_MspInit+0x14c>
  {
  
    
  /* Enable GPIO Ports Clock */  
    __GPIOB_CLK_ENABLE();
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	613b      	str	r3, [r7, #16]
 8001d70:	4b4f      	ldr	r3, [pc, #316]	; (8001eb0 <HAL_SPI_MspInit+0x158>)
 8001d72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d74:	4a4e      	ldr	r2, [pc, #312]	; (8001eb0 <HAL_SPI_MspInit+0x158>)
 8001d76:	f043 0302 	orr.w	r3, r3, #2
 8001d7a:	6313      	str	r3, [r2, #48]	; 0x30
 8001d7c:	4b4c      	ldr	r3, [pc, #304]	; (8001eb0 <HAL_SPI_MspInit+0x158>)
 8001d7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d80:	f003 0302 	and.w	r3, r3, #2
 8001d84:	613b      	str	r3, [r7, #16]
 8001d86:	693b      	ldr	r3, [r7, #16]
    __GPIOA_CLK_ENABLE();
 8001d88:	2300      	movs	r3, #0
 8001d8a:	60fb      	str	r3, [r7, #12]
 8001d8c:	4b48      	ldr	r3, [pc, #288]	; (8001eb0 <HAL_SPI_MspInit+0x158>)
 8001d8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d90:	4a47      	ldr	r2, [pc, #284]	; (8001eb0 <HAL_SPI_MspInit+0x158>)
 8001d92:	f043 0301 	orr.w	r3, r3, #1
 8001d96:	6313      	str	r3, [r2, #48]	; 0x30
 8001d98:	4b45      	ldr	r3, [pc, #276]	; (8001eb0 <HAL_SPI_MspInit+0x158>)
 8001d9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d9c:	f003 0301 	and.w	r3, r3, #1
 8001da0:	60fb      	str	r3, [r7, #12]
 8001da2:	68fb      	ldr	r3, [r7, #12]
//    BNRG_SPI_MOSI_CLK_ENABLE();
//    BNRG_SPI_CS_CLK_ENABLE();
//    BNRG_SPI_IRQ_CLK_ENABLE();
    
    /* Enable SPI clock */
    __SPI1_CLK_ENABLE();
 8001da4:	2300      	movs	r3, #0
 8001da6:	60bb      	str	r3, [r7, #8]
 8001da8:	4b41      	ldr	r3, [pc, #260]	; (8001eb0 <HAL_SPI_MspInit+0x158>)
 8001daa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dac:	4a40      	ldr	r2, [pc, #256]	; (8001eb0 <HAL_SPI_MspInit+0x158>)
 8001dae:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001db2:	6453      	str	r3, [r2, #68]	; 0x44
 8001db4:	4b3e      	ldr	r3, [pc, #248]	; (8001eb0 <HAL_SPI_MspInit+0x158>)
 8001db6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001db8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001dbc:	60bb      	str	r3, [r7, #8]
 8001dbe:	68bb      	ldr	r3, [r7, #8]
    
    /* Reset */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001dc0:	2304      	movs	r3, #4
 8001dc2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dc4:	2301      	movs	r3, #1
 8001dc6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001dc8:	2301      	movs	r3, #1
 8001dca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 8001dcc:	2300      	movs	r3, #0
 8001dce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = 0;
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);	
 8001dd4:	f107 0314 	add.w	r3, r7, #20
 8001dd8:	4619      	mov	r1, r3
 8001dda:	4836      	ldr	r0, [pc, #216]	; (8001eb4 <HAL_SPI_MspInit+0x15c>)
 8001ddc:	f009 f9a6 	bl	800b12c <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);	/*Added to avoid spurious interrupt from the BlueNRG */
 8001de0:	2200      	movs	r2, #0
 8001de2:	2104      	movs	r1, #4
 8001de4:	4833      	ldr	r0, [pc, #204]	; (8001eb4 <HAL_SPI_MspInit+0x15c>)
 8001de6:	f009 fb3d 	bl	800b464 <HAL_GPIO_WritePin>
    
    /* SCLK */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001dea:	2320      	movs	r3, #32
 8001dec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dee:	2302      	movs	r3, #2
 8001df0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001df2:	2302      	movs	r3, #2
 8001df4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8001df6:	2303      	movs	r3, #3
 8001df8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001dfa:	2305      	movs	r3, #5
 8001dfc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); 
 8001dfe:	f107 0314 	add.w	r3, r7, #20
 8001e02:	4619      	mov	r1, r3
 8001e04:	482c      	ldr	r0, [pc, #176]	; (8001eb8 <HAL_SPI_MspInit+0x160>)
 8001e06:	f009 f991 	bl	800b12c <HAL_GPIO_Init>
    
    /* MISO */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001e0a:	2340      	movs	r3, #64	; 0x40
 8001e0c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e0e:	2302      	movs	r3, #2
 8001e10:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e12:	2300      	movs	r3, #0
 8001e14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8001e16:	2303      	movs	r3, #3
 8001e18:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001e1a:	2305      	movs	r3, #5
 8001e1c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e1e:	f107 0314 	add.w	r3, r7, #20
 8001e22:	4619      	mov	r1, r3
 8001e24:	4824      	ldr	r0, [pc, #144]	; (8001eb8 <HAL_SPI_MspInit+0x160>)
 8001e26:	f009 f981 	bl	800b12c <HAL_GPIO_Init>
    
    /* MOSI */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001e2a:	2380      	movs	r3, #128	; 0x80
 8001e2c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e2e:	2302      	movs	r3, #2
 8001e30:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e32:	2300      	movs	r3, #0
 8001e34:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8001e36:	2303      	movs	r3, #3
 8001e38:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001e3a:	2305      	movs	r3, #5
 8001e3c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e3e:	f107 0314 	add.w	r3, r7, #20
 8001e42:	4619      	mov	r1, r3
 8001e44:	481c      	ldr	r0, [pc, #112]	; (8001eb8 <HAL_SPI_MspInit+0x160>)
 8001e46:	f009 f971 	bl	800b12c <HAL_GPIO_Init>
    
    /* NSS/CSN/CS */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e4e:	2301      	movs	r3, #1
 8001e50:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001e52:	2301      	movs	r3, #1
 8001e54:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8001e56:	2303      	movs	r3, #3
 8001e58:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = 0;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e5e:	f107 0314 	add.w	r3, r7, #20
 8001e62:	4619      	mov	r1, r3
 8001e64:	4813      	ldr	r0, [pc, #76]	; (8001eb4 <HAL_SPI_MspInit+0x15c>)
 8001e66:	f009 f961 	bl	800b12c <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 8001e6a:	2201      	movs	r2, #1
 8001e6c:	2101      	movs	r1, #1
 8001e6e:	4811      	ldr	r0, [pc, #68]	; (8001eb4 <HAL_SPI_MspInit+0x15c>)
 8001e70:	f009 faf8 	bl	800b464 <HAL_GPIO_WritePin>
    
    /* IRQ -- INPUT */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001e74:	2310      	movs	r3, #16
 8001e76:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001e78:	4b10      	ldr	r3, [pc, #64]	; (8001ebc <HAL_SPI_MspInit+0x164>)
 8001e7a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8001e80:	2303      	movs	r3, #3
 8001e82:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = 0;
 8001e84:	2300      	movs	r3, #0
 8001e86:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e88:	f107 0314 	add.w	r3, r7, #20
 8001e8c:	4619      	mov	r1, r3
 8001e8e:	480a      	ldr	r0, [pc, #40]	; (8001eb8 <HAL_SPI_MspInit+0x160>)
 8001e90:	f009 f94c 	bl	800b12c <HAL_GPIO_Init>
    
    /* Configure the NVIC for SPI */  
    HAL_NVIC_SetPriority(EXTI4_IRQn, 3, 0);    
 8001e94:	2200      	movs	r2, #0
 8001e96:	2103      	movs	r1, #3
 8001e98:	200a      	movs	r0, #10
 8001e9a:	f009 f8cc 	bl	800b036 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI4_IRQn);  
 8001e9e:	200a      	movs	r0, #10
 8001ea0:	f009 f8e5 	bl	800b06e <HAL_NVIC_EnableIRQ>
//    SPI_1LINE_TX(&SPI_Sensor_Handle);
//    __HAL_SPI_ENABLE(&SPI_Sensor_Handle);
//  }  
  
  
}
 8001ea4:	bf00      	nop
 8001ea6:	3728      	adds	r7, #40	; 0x28
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bd80      	pop	{r7, pc}
 8001eac:	40013000 	.word	0x40013000
 8001eb0:	40023800 	.word	0x40023800
 8001eb4:	40020400 	.word	0x40020400
 8001eb8:	40020000 	.word	0x40020000
 8001ebc:	10110000 	.word	0x10110000

08001ec0 <HAL_TIM_Base_MspInit>:
  }

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b08a      	sub	sp, #40	; 0x28
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim_base->Instance==TIM2)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ed0:	d126      	bne.n	8001f20 <HAL_TIM_Base_MspInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __TIM2_CLK_ENABLE();
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	613b      	str	r3, [r7, #16]
 8001ed6:	4b34      	ldr	r3, [pc, #208]	; (8001fa8 <HAL_TIM_Base_MspInit+0xe8>)
 8001ed8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eda:	4a33      	ldr	r2, [pc, #204]	; (8001fa8 <HAL_TIM_Base_MspInit+0xe8>)
 8001edc:	f043 0301 	orr.w	r3, r3, #1
 8001ee0:	6413      	str	r3, [r2, #64]	; 0x40
 8001ee2:	4b31      	ldr	r3, [pc, #196]	; (8001fa8 <HAL_TIM_Base_MspInit+0xe8>)
 8001ee4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ee6:	f003 0301 	and.w	r3, r3, #1
 8001eea:	613b      	str	r3, [r7, #16]
 8001eec:	693b      	ldr	r3, [r7, #16]
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8001eee:	230f      	movs	r3, #15
 8001ef0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ef2:	2302      	movs	r3, #2
 8001ef4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001ef6:	2302      	movs	r3, #2
 8001ef8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8001efa:	2302      	movs	r3, #2
 8001efc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001efe:	2301      	movs	r3, #1
 8001f00:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f02:	f107 0314 	add.w	r3, r7, #20
 8001f06:	4619      	mov	r1, r3
 8001f08:	4828      	ldr	r0, [pc, #160]	; (8001fac <HAL_TIM_Base_MspInit+0xec>)
 8001f0a:	f009 f90f 	bl	800b12c <HAL_GPIO_Init>

  /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(TIM2_IRQn, 2, 0);
 8001f0e:	2200      	movs	r2, #0
 8001f10:	2102      	movs	r1, #2
 8001f12:	201c      	movs	r0, #28
 8001f14:	f009 f88f 	bl	800b036 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001f18:	201c      	movs	r0, #28
 8001f1a:	f009 f8a8 	bl	800b06e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }

}
 8001f1e:	e03f      	b.n	8001fa0 <HAL_TIM_Base_MspInit+0xe0>
  else if(htim_base->Instance==TIM4)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	4a22      	ldr	r2, [pc, #136]	; (8001fb0 <HAL_TIM_Base_MspInit+0xf0>)
 8001f26:	4293      	cmp	r3, r2
 8001f28:	d11f      	bne.n	8001f6a <HAL_TIM_Base_MspInit+0xaa>
    __TIM4_CLK_ENABLE();
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	60fb      	str	r3, [r7, #12]
 8001f2e:	4b1e      	ldr	r3, [pc, #120]	; (8001fa8 <HAL_TIM_Base_MspInit+0xe8>)
 8001f30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f32:	4a1d      	ldr	r2, [pc, #116]	; (8001fa8 <HAL_TIM_Base_MspInit+0xe8>)
 8001f34:	f043 0304 	orr.w	r3, r3, #4
 8001f38:	6413      	str	r3, [r2, #64]	; 0x40
 8001f3a:	4b1b      	ldr	r3, [pc, #108]	; (8001fa8 <HAL_TIM_Base_MspInit+0xe8>)
 8001f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f3e:	f003 0304 	and.w	r3, r3, #4
 8001f42:	60fb      	str	r3, [r7, #12]
 8001f44:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8001f46:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8001f4a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f4c:	2302      	movs	r3, #2
 8001f4e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f50:	2300      	movs	r3, #0
 8001f52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 8001f54:	2300      	movs	r3, #0
 8001f56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001f58:	2302      	movs	r3, #2
 8001f5a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f5c:	f107 0314 	add.w	r3, r7, #20
 8001f60:	4619      	mov	r1, r3
 8001f62:	4814      	ldr	r0, [pc, #80]	; (8001fb4 <HAL_TIM_Base_MspInit+0xf4>)
 8001f64:	f009 f8e2 	bl	800b12c <HAL_GPIO_Init>
}
 8001f68:	e01a      	b.n	8001fa0 <HAL_TIM_Base_MspInit+0xe0>
  else if(htim_base->Instance==TIM9)
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	4a12      	ldr	r2, [pc, #72]	; (8001fb8 <HAL_TIM_Base_MspInit+0xf8>)
 8001f70:	4293      	cmp	r3, r2
 8001f72:	d115      	bne.n	8001fa0 <HAL_TIM_Base_MspInit+0xe0>
    __TIM9_CLK_ENABLE();
 8001f74:	2300      	movs	r3, #0
 8001f76:	60bb      	str	r3, [r7, #8]
 8001f78:	4b0b      	ldr	r3, [pc, #44]	; (8001fa8 <HAL_TIM_Base_MspInit+0xe8>)
 8001f7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f7c:	4a0a      	ldr	r2, [pc, #40]	; (8001fa8 <HAL_TIM_Base_MspInit+0xe8>)
 8001f7e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f82:	6453      	str	r3, [r2, #68]	; 0x44
 8001f84:	4b08      	ldr	r3, [pc, #32]	; (8001fa8 <HAL_TIM_Base_MspInit+0xe8>)
 8001f86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f88:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f8c:	60bb      	str	r3, [r7, #8]
 8001f8e:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 3, 0);
 8001f90:	2200      	movs	r2, #0
 8001f92:	2103      	movs	r1, #3
 8001f94:	2018      	movs	r0, #24
 8001f96:	f009 f84e 	bl	800b036 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8001f9a:	2018      	movs	r0, #24
 8001f9c:	f009 f867 	bl	800b06e <HAL_NVIC_EnableIRQ>
}
 8001fa0:	bf00      	nop
 8001fa2:	3728      	adds	r7, #40	; 0x28
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bd80      	pop	{r7, pc}
 8001fa8:	40023800 	.word	0x40023800
 8001fac:	40020000 	.word	0x40020000
 8001fb0:	40000800 	.word	0x40000800
 8001fb4:	40020400 	.word	0x40020400
 8001fb8:	40014000 	.word	0x40014000

08001fbc <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b088      	sub	sp, #32
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART1)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	4a16      	ldr	r2, [pc, #88]	; (8002024 <HAL_UART_MspInit+0x68>)
 8001fca:	4293      	cmp	r3, r2
 8001fcc:	d126      	bne.n	800201c <HAL_UART_MspInit+0x60>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __USART1_CLK_ENABLE();
 8001fce:	2300      	movs	r3, #0
 8001fd0:	60bb      	str	r3, [r7, #8]
 8001fd2:	4b15      	ldr	r3, [pc, #84]	; (8002028 <HAL_UART_MspInit+0x6c>)
 8001fd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fd6:	4a14      	ldr	r2, [pc, #80]	; (8002028 <HAL_UART_MspInit+0x6c>)
 8001fd8:	f043 0310 	orr.w	r3, r3, #16
 8001fdc:	6453      	str	r3, [r2, #68]	; 0x44
 8001fde:	4b12      	ldr	r3, [pc, #72]	; (8002028 <HAL_UART_MspInit+0x6c>)
 8001fe0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fe2:	f003 0310 	and.w	r3, r3, #16
 8001fe6:	60bb      	str	r3, [r7, #8]
 8001fe8:	68bb      	ldr	r3, [r7, #8]
  
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001fea:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001fee:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ff0:	2302      	movs	r3, #2
 8001ff2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ff4:	2301      	movs	r3, #1
 8001ff6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8001ff8:	2303      	movs	r3, #3
 8001ffa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001ffc:	2307      	movs	r3, #7
 8001ffe:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002000:	f107 030c 	add.w	r3, r7, #12
 8002004:	4619      	mov	r1, r3
 8002006:	4809      	ldr	r0, [pc, #36]	; (800202c <HAL_UART_MspInit+0x70>)
 8002008:	f009 f890 	bl	800b12c <HAL_GPIO_Init>

  /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(USART1_IRQn, 4, 0);
 800200c:	2200      	movs	r2, #0
 800200e:	2104      	movs	r1, #4
 8002010:	2025      	movs	r0, #37	; 0x25
 8002012:	f009 f810 	bl	800b036 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002016:	2025      	movs	r0, #37	; 0x25
 8002018:	f009 f829 	bl	800b06e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800201c:	bf00      	nop
 800201e:	3720      	adds	r7, #32
 8002020:	46bd      	mov	sp, r7
 8002022:	bd80      	pop	{r7, pc}
 8002024:	40011000 	.word	0x40011000
 8002028:	40023800 	.word	0x40023800
 800202c:	40020000 	.word	0x40020000

08002030 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002034:	f008 fc90 	bl	800a958 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 8002038:	f009 f850 	bl	800b0dc <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800203c:	bf00      	nop
 800203e:	bd80      	pop	{r7, pc}

08002040 <TIM1_BRK_TIM9_IRQHandler>:

/**
* @brief This function handles TIM1 Break interrupt and TIM9 global interrupt.
*/
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim9);
 8002044:	4802      	ldr	r0, [pc, #8]	; (8002050 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 8002046:	f00b f99a 	bl	800d37e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 800204a:	bf00      	nop
 800204c:	bd80      	pop	{r7, pc}
 800204e:	bf00      	nop
 8002050:	200009e4 	.word	0x200009e4

08002054 <TIM2_IRQHandler>:

/**
* @brief This function handles TIM2 global interrupt.
*/
void TIM2_IRQHandler(void)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002058:	4802      	ldr	r0, [pc, #8]	; (8002064 <TIM2_IRQHandler+0x10>)
 800205a:	f00b f990 	bl	800d37e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800205e:	bf00      	nop
 8002060:	bd80      	pop	{r7, pc}
 8002062:	bf00      	nop
 8002064:	20000a9c 	.word	0x20000a9c

08002068 <SPI1_IRQHandler>:

/**
* @brief This function handles SPI1 global interrupt.
*/
void SPI1_IRQHandler(void)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 800206c:	4802      	ldr	r0, [pc, #8]	; (8002078 <SPI1_IRQHandler+0x10>)
 800206e:	f00a ff4b 	bl	800cf08 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8002072:	bf00      	nop
 8002074:	bd80      	pop	{r7, pc}
 8002076:	bf00      	nop
 8002078:	20000a44 	.word	0x20000a44

0800207c <SPI2_IRQHandler>:

/**
* @brief This function handles SPI2 global interrupt.
*/
void SPI2_IRQHandler(void)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8002080:	4802      	ldr	r0, [pc, #8]	; (800208c <SPI2_IRQHandler+0x10>)
 8002082:	f00a ff41 	bl	800cf08 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8002086:	bf00      	nop
 8002088:	bd80      	pop	{r7, pc}
 800208a:	bf00      	nop
 800208c:	2000064c 	.word	0x2000064c

08002090 <USART1_IRQHandler>:

/**
* @brief This function handles USART1 global interrupt.
*/
void USART1_IRQHandler(void)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002094:	4802      	ldr	r0, [pc, #8]	; (80020a0 <USART1_IRQHandler+0x10>)
 8002096:	f00c fa1d 	bl	800e4d4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800209a:	bf00      	nop
 800209c:	bd80      	pop	{r7, pc}
 800209e:	bf00      	nop
 80020a0:	20000950 	.word	0x20000950

080020a4 <OTG_FS_IRQHandler>:

/**
* @brief This function handles USB On The Go FS global interrupt.
*/
void OTG_FS_IRQHandler(void)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80020a8:	4802      	ldr	r0, [pc, #8]	; (80020b4 <OTG_FS_IRQHandler+0x10>)
 80020aa:	f009 fa0d 	bl	800b4c8 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80020ae:	bf00      	nop
 80020b0:	bd80      	pop	{r7, pc}
 80020b2:	bf00      	nop
 80020b4:	20000d78 	.word	0x20000d78

080020b8 <EXTI4_IRQHandler>:
  * @param  None
  * @retval None
  */

void EXTI4_IRQHandler(void)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 80020bc:	2010      	movs	r0, #16
 80020be:	f009 f9eb 	bl	800b498 <HAL_GPIO_EXTI_IRQHandler>
}
 80020c2:	bf00      	nop
 80020c4:	bd80      	pop	{r7, pc}

080020c6 <TimerProcess>:
{
    t->event_cnt = 0;
}

void TimerProcess(tUserTimer *t)
{
 80020c6:	b580      	push	{r7, lr}
 80020c8:	b084      	sub	sp, #16
 80020ca:	af00      	add	r7, sp, #0
 80020cc:	6078      	str	r0, [r7, #4]
    uint32_t k; 
    if (t->flag && HAL_GetTick() >= t->target_tick)
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	689b      	ldr	r3, [r3, #8]
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d014      	beq.n	8002100 <TimerProcess+0x3a>
 80020d6:	f008 fc4d 	bl	800a974 <HAL_GetTick>
 80020da:	4602      	mov	r2, r0
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	429a      	cmp	r2, r3
 80020e2:	d30d      	bcc.n	8002100 <TimerProcess+0x3a>
    {
        t->event_cnt++;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	691b      	ldr	r3, [r3, #16]
 80020e8:	1c5a      	adds	r2, r3, #1
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	611a      	str	r2, [r3, #16]
        k = t->target_tick; // to prevent Warning volatile access in IAR EWARM  
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	60fb      	str	r3, [r7, #12]
        t->target_tick = k + t->interval;  
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	685a      	ldr	r2, [r3, #4]
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	441a      	add	r2, r3
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	601a      	str	r2, [r3, #0]

    }
}
 8002100:	bf00      	nop
 8002102:	3710      	adds	r7, #16
 8002104:	46bd      	mov	sp, r7
 8002106:	bd80      	pop	{r7, pc}

08002108 <User_Timer_Callback>:
{
    return t->event_cnt;
}

void User_Timer_Callback(void)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	af00      	add	r7, sp, #0
    TimerProcess(&tim);
 800210c:	4802      	ldr	r0, [pc, #8]	; (8002118 <User_Timer_Callback+0x10>)
 800210e:	f7ff ffda 	bl	80020c6 <TimerProcess>
    // Add additional timer processing if more user timers
}
 8002112:	bf00      	nop
 8002114:	bd80      	pop	{r7, pc}
 8002116:	bf00      	nop
 8002118:	20000d64 	.word	0x20000d64

0800211c <HAL_PCD_SetupStageCallback>:
  * @brief  Setup stage callback
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b082      	sub	sp, #8
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage(hpcd->pData, (uint8_t *)hpcd->Setup);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	f8d3 23ec 	ldr.w	r2, [r3, #1004]	; 0x3ec
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	f503 736f 	add.w	r3, r3, #956	; 0x3bc
 8002130:	4619      	mov	r1, r3
 8002132:	4610      	mov	r0, r2
 8002134:	f00d fe8b 	bl	800fe4e <USBD_LL_SetupStage>
}
 8002138:	bf00      	nop
 800213a:	3708      	adds	r7, #8
 800213c:	46bd      	mov	sp, r7
 800213e:	bd80      	pop	{r7, pc}

08002140 <HAL_PCD_DataOutStageCallback>:
  * @param  hpcd: PCD handle
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b082      	sub	sp, #8
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]
 8002148:	460b      	mov	r3, r1
 800214a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage(hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	f8d3 03ec 	ldr.w	r0, [r3, #1004]	; 0x3ec
 8002152:	78fa      	ldrb	r2, [r7, #3]
 8002154:	6879      	ldr	r1, [r7, #4]
 8002156:	4613      	mov	r3, r2
 8002158:	00db      	lsls	r3, r3, #3
 800215a:	1a9b      	subs	r3, r3, r2
 800215c:	009b      	lsls	r3, r3, #2
 800215e:	440b      	add	r3, r1
 8002160:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8002164:	681a      	ldr	r2, [r3, #0]
 8002166:	78fb      	ldrb	r3, [r7, #3]
 8002168:	4619      	mov	r1, r3
 800216a:	f00d febd 	bl	800fee8 <USBD_LL_DataOutStage>
}
 800216e:	bf00      	nop
 8002170:	3708      	adds	r7, #8
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}

08002176 <HAL_PCD_DataInStageCallback>:
  * @param  hpcd: PCD handle
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8002176:	b580      	push	{r7, lr}
 8002178:	b082      	sub	sp, #8
 800217a:	af00      	add	r7, sp, #0
 800217c:	6078      	str	r0, [r7, #4]
 800217e:	460b      	mov	r3, r1
 8002180:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage(hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	f8d3 03ec 	ldr.w	r0, [r3, #1004]	; 0x3ec
 8002188:	78fa      	ldrb	r2, [r7, #3]
 800218a:	6879      	ldr	r1, [r7, #4]
 800218c:	4613      	mov	r3, r2
 800218e:	00db      	lsls	r3, r3, #3
 8002190:	1a9b      	subs	r3, r3, r2
 8002192:	009b      	lsls	r3, r3, #2
 8002194:	440b      	add	r3, r1
 8002196:	3344      	adds	r3, #68	; 0x44
 8002198:	681a      	ldr	r2, [r3, #0]
 800219a:	78fb      	ldrb	r3, [r7, #3]
 800219c:	4619      	mov	r1, r3
 800219e:	f00d fefe 	bl	800ff9e <USBD_LL_DataInStage>
}
 80021a2:	bf00      	nop
 80021a4:	3708      	adds	r7, #8
 80021a6:	46bd      	mov	sp, r7
 80021a8:	bd80      	pop	{r7, pc}

080021aa <HAL_PCD_SOFCallback>:
  * @brief  SOF callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
 80021aa:	b580      	push	{r7, lr}
 80021ac:	b082      	sub	sp, #8
 80021ae:	af00      	add	r7, sp, #0
 80021b0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF(hpcd->pData);
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	f8d3 33ec 	ldr.w	r3, [r3, #1004]	; 0x3ec
 80021b8:	4618      	mov	r0, r3
 80021ba:	f00d ffe4 	bl	8010186 <USBD_LL_SOF>
}
 80021be:	bf00      	nop
 80021c0:	3708      	adds	r7, #8
 80021c2:	46bd      	mov	sp, r7
 80021c4:	bd80      	pop	{r7, pc}

080021c6 <HAL_PCD_ResetCallback>:
  * @brief  Reset callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{ 
 80021c6:	b580      	push	{r7, lr}
 80021c8:	b084      	sub	sp, #16
 80021ca:	af00      	add	r7, sp, #0
 80021cc:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80021ce:	2301      	movs	r3, #1
 80021d0:	73fb      	strb	r3, [r7, #15]

  /*Set USB Current Speed*/
  switch (hpcd->Init.speed)
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	68db      	ldr	r3, [r3, #12]
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d002      	beq.n	80021e0 <HAL_PCD_ResetCallback+0x1a>
 80021da:	2b02      	cmp	r3, #2
 80021dc:	d003      	beq.n	80021e6 <HAL_PCD_ResetCallback+0x20>
 80021de:	e005      	b.n	80021ec <HAL_PCD_ResetCallback+0x26>
  {
  case PCD_SPEED_HIGH:
    speed = USBD_SPEED_HIGH;
 80021e0:	2300      	movs	r3, #0
 80021e2:	73fb      	strb	r3, [r7, #15]
    break;
 80021e4:	e005      	b.n	80021f2 <HAL_PCD_ResetCallback+0x2c>
  case PCD_SPEED_FULL:
    speed = USBD_SPEED_FULL;    
 80021e6:	2301      	movs	r3, #1
 80021e8:	73fb      	strb	r3, [r7, #15]
    break;
 80021ea:	e002      	b.n	80021f2 <HAL_PCD_ResetCallback+0x2c>
	
  default:
    speed = USBD_SPEED_FULL;    
 80021ec:	2301      	movs	r3, #1
 80021ee:	73fb      	strb	r3, [r7, #15]
    break;    
 80021f0:	bf00      	nop
  }
  USBD_LL_SetSpeed(hpcd->pData, speed);  
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	f8d3 33ec 	ldr.w	r3, [r3, #1004]	; 0x3ec
 80021f8:	7bfa      	ldrb	r2, [r7, #15]
 80021fa:	4611      	mov	r1, r2
 80021fc:	4618      	mov	r0, r3
 80021fe:	f00d ff8c 	bl	801011a <USBD_LL_SetSpeed>
  
  /*Reset Device*/
  USBD_LL_Reset(hpcd->pData);
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	f8d3 33ec 	ldr.w	r3, [r3, #1004]	; 0x3ec
 8002208:	4618      	mov	r0, r3
 800220a:	f00d ff57 	bl	80100bc <USBD_LL_Reset>
}
 800220e:	bf00      	nop
 8002210:	3710      	adds	r7, #16
 8002212:	46bd      	mov	sp, r7
 8002214:	bd80      	pop	{r7, pc}
	...

08002218 <HAL_PCD_SuspendCallback>:
  * When Low power mode is enabled the debug cannot be used (IAR, Keil doesn't support it)
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{  
 8002218:	b580      	push	{r7, lr}
 800221a:	b082      	sub	sp, #8
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
   /* Inform USB library that core enters in suspend Mode */
  USBD_LL_Suspend(hpcd->pData);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	f8d3 33ec 	ldr.w	r3, [r3, #1004]	; 0x3ec
 8002226:	4618      	mov	r0, r3
 8002228:	f00d ff87 	bl	801013a <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	687a      	ldr	r2, [r7, #4]
 8002238:	6812      	ldr	r2, [r2, #0]
 800223a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800223e:	f043 0301 	orr.w	r3, r3, #1
 8002242:	6013      	str	r3, [r2, #0]
  /*Enter in STOP mode */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	6a1b      	ldr	r3, [r3, #32]
 8002248:	2b00      	cmp	r3, #0
 800224a:	d005      	beq.n	8002258 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800224c:	4b04      	ldr	r3, [pc, #16]	; (8002260 <HAL_PCD_SuspendCallback+0x48>)
 800224e:	691b      	ldr	r3, [r3, #16]
 8002250:	4a03      	ldr	r2, [pc, #12]	; (8002260 <HAL_PCD_SuspendCallback+0x48>)
 8002252:	f043 0306 	orr.w	r3, r3, #6
 8002256:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8002258:	bf00      	nop
 800225a:	3708      	adds	r7, #8
 800225c:	46bd      	mov	sp, r7
 800225e:	bd80      	pop	{r7, pc}
 8002260:	e000ed00 	.word	0xe000ed00

08002264 <HAL_PCD_ResumeCallback>:
    When Low power mode is enabled the debug cannot be used (IAR, Keil doesn't support it)
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b082      	sub	sp, #8
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */
  USBD_LL_Resume(hpcd->pData);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	f8d3 33ec 	ldr.w	r3, [r3, #1004]	; 0x3ec
 8002272:	4618      	mov	r0, r3
 8002274:	f00d ff76 	bl	8010164 <USBD_LL_Resume>
}
 8002278:	bf00      	nop
 800227a:	3708      	adds	r7, #8
 800227c:	46bd      	mov	sp, r7
 800227e:	bd80      	pop	{r7, pc}

08002280 <HAL_PCD_ISOOUTIncompleteCallback>:
  * @param  hpcd: PCD handle
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b082      	sub	sp, #8
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
 8002288:	460b      	mov	r3, r1
 800228a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete(hpcd->pData, epnum);
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	f8d3 33ec 	ldr.w	r3, [r3, #1004]	; 0x3ec
 8002292:	78fa      	ldrb	r2, [r7, #3]
 8002294:	4611      	mov	r1, r2
 8002296:	4618      	mov	r0, r3
 8002298:	f00d ff9c 	bl	80101d4 <USBD_LL_IsoOUTIncomplete>
}
 800229c:	bf00      	nop
 800229e:	3708      	adds	r7, #8
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bd80      	pop	{r7, pc}

080022a4 <HAL_PCD_ISOINIncompleteCallback>:
  * @param  hpcd: PCD handle
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b082      	sub	sp, #8
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
 80022ac:	460b      	mov	r3, r1
 80022ae:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete(hpcd->pData, epnum);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	f8d3 33ec 	ldr.w	r3, [r3, #1004]	; 0x3ec
 80022b6:	78fa      	ldrb	r2, [r7, #3]
 80022b8:	4611      	mov	r1, r2
 80022ba:	4618      	mov	r0, r3
 80022bc:	f00d ff7d 	bl	80101ba <USBD_LL_IsoINIncomplete>
}
 80022c0:	bf00      	nop
 80022c2:	3708      	adds	r7, #8
 80022c4:	46bd      	mov	sp, r7
 80022c6:	bd80      	pop	{r7, pc}

080022c8 <HAL_PCD_ConnectCallback>:
  * @brief  Connect callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b082      	sub	sp, #8
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected(hpcd->pData);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	f8d3 33ec 	ldr.w	r3, [r3, #1004]	; 0x3ec
 80022d6:	4618      	mov	r0, r3
 80022d8:	f00d ff89 	bl	80101ee <USBD_LL_DevConnected>
}
 80022dc:	bf00      	nop
 80022de:	3708      	adds	r7, #8
 80022e0:	46bd      	mov	sp, r7
 80022e2:	bd80      	pop	{r7, pc}

080022e4 <HAL_PCD_DisconnectCallback>:
  * @brief  Disconnect callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b082      	sub	sp, #8
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected(hpcd->pData);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	f8d3 33ec 	ldr.w	r3, [r3, #1004]	; 0x3ec
 80022f2:	4618      	mov	r0, r3
 80022f4:	f00d ff86 	bl	8010204 <USBD_LL_DevDisconnected>
}
 80022f8:	bf00      	nop
 80022fa:	3708      	adds	r7, #8
 80022fc:	46bd      	mov	sp, r7
 80022fe:	bd80      	pop	{r7, pc}

08002300 <USBD_LL_OpenEP>:
  */
USBD_StatusTypeDef  USBD_LL_OpenEP  (USBD_HandleTypeDef *pdev, 
                                      uint8_t  ep_addr,                                      
                                      uint8_t  ep_type,
                                      uint16_t ep_mps)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b082      	sub	sp, #8
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
 8002308:	4608      	mov	r0, r1
 800230a:	4611      	mov	r1, r2
 800230c:	461a      	mov	r2, r3
 800230e:	4603      	mov	r3, r0
 8002310:	70fb      	strb	r3, [r7, #3]
 8002312:	460b      	mov	r3, r1
 8002314:	70bb      	strb	r3, [r7, #2]
 8002316:	4613      	mov	r3, r2
 8002318:	803b      	strh	r3, [r7, #0]

  HAL_PCD_EP_Open(pdev->pData, 
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 8002320:	78bb      	ldrb	r3, [r7, #2]
 8002322:	883a      	ldrh	r2, [r7, #0]
 8002324:	78f9      	ldrb	r1, [r7, #3]
 8002326:	f009 fd6e 	bl	800be06 <HAL_PCD_EP_Open>
                  ep_addr, 
                  ep_mps, 
                  ep_type);
  
  return USBD_OK; 
 800232a:	2300      	movs	r3, #0
}
 800232c:	4618      	mov	r0, r3
 800232e:	3708      	adds	r7, #8
 8002330:	46bd      	mov	sp, r7
 8002332:	bd80      	pop	{r7, pc}

08002334 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_StallEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b082      	sub	sp, #8
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
 800233c:	460b      	mov	r3, r1
 800233e:	70fb      	strb	r3, [r7, #3]
  
  HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8002346:	78fa      	ldrb	r2, [r7, #3]
 8002348:	4611      	mov	r1, r2
 800234a:	4618      	mov	r0, r3
 800234c:	f009 fe74 	bl	800c038 <HAL_PCD_EP_SetStall>
  return USBD_OK; 
 8002350:	2300      	movs	r3, #0
}
 8002352:	4618      	mov	r0, r3
 8002354:	3708      	adds	r7, #8
 8002356:	46bd      	mov	sp, r7
 8002358:	bd80      	pop	{r7, pc}

0800235a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_ClearStallEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
 800235a:	b580      	push	{r7, lr}
 800235c:	b082      	sub	sp, #8
 800235e:	af00      	add	r7, sp, #0
 8002360:	6078      	str	r0, [r7, #4]
 8002362:	460b      	mov	r3, r1
 8002364:	70fb      	strb	r3, [r7, #3]
  
  HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);  
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 800236c:	78fa      	ldrb	r2, [r7, #3]
 800236e:	4611      	mov	r1, r2
 8002370:	4618      	mov	r0, r3
 8002372:	f009 febc 	bl	800c0ee <HAL_PCD_EP_ClrStall>
  return USBD_OK; 
 8002376:	2300      	movs	r3, #0
}
 8002378:	4618      	mov	r0, r3
 800237a:	3708      	adds	r7, #8
 800237c:	46bd      	mov	sp, r7
 800237e:	bd80      	pop	{r7, pc}

08002380 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
 8002380:	b480      	push	{r7}
 8002382:	b085      	sub	sp, #20
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
 8002388:	460b      	mov	r3, r1
 800238a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = pdev->pData; 
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8002392:	60fb      	str	r3, [r7, #12]
  
  if((ep_addr & 0x80) == 0x80)
 8002394:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002398:	2b00      	cmp	r3, #0
 800239a:	da0b      	bge.n	80023b4 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 800239c:	78fb      	ldrb	r3, [r7, #3]
 800239e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80023a2:	68f9      	ldr	r1, [r7, #12]
 80023a4:	4613      	mov	r3, r2
 80023a6:	00db      	lsls	r3, r3, #3
 80023a8:	1a9b      	subs	r3, r3, r2
 80023aa:	009b      	lsls	r3, r3, #2
 80023ac:	440b      	add	r3, r1
 80023ae:	333a      	adds	r3, #58	; 0x3a
 80023b0:	781b      	ldrb	r3, [r3, #0]
 80023b2:	e00b      	b.n	80023cc <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 80023b4:	78fb      	ldrb	r3, [r7, #3]
 80023b6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80023ba:	68f9      	ldr	r1, [r7, #12]
 80023bc:	4613      	mov	r3, r2
 80023be:	00db      	lsls	r3, r3, #3
 80023c0:	1a9b      	subs	r3, r3, r2
 80023c2:	009b      	lsls	r3, r3, #2
 80023c4:	440b      	add	r3, r1
 80023c6:	f503 73fd 	add.w	r3, r3, #506	; 0x1fa
 80023ca:	781b      	ldrb	r3, [r3, #0]
  }
}
 80023cc:	4618      	mov	r0, r3
 80023ce:	3714      	adds	r7, #20
 80023d0:	46bd      	mov	sp, r7
 80023d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d6:	4770      	bx	lr

080023d8 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_SetUSBAddress (USBD_HandleTypeDef *pdev, uint8_t dev_addr)   
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b082      	sub	sp, #8
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
 80023e0:	460b      	mov	r3, r1
 80023e2:	70fb      	strb	r3, [r7, #3]
  
  HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80023ea:	78fa      	ldrb	r2, [r7, #3]
 80023ec:	4611      	mov	r1, r2
 80023ee:	4618      	mov	r0, r3
 80023f0:	f009 fce8 	bl	800bdc4 <HAL_PCD_SetAddress>
  return USBD_OK; 
 80023f4:	2300      	movs	r3, #0
}
 80023f6:	4618      	mov	r0, r3
 80023f8:	3708      	adds	r7, #8
 80023fa:	46bd      	mov	sp, r7
 80023fc:	bd80      	pop	{r7, pc}

080023fe <USBD_LL_Transmit>:
  */
USBD_StatusTypeDef  USBD_LL_Transmit (USBD_HandleTypeDef *pdev, 
                                      uint8_t  ep_addr,                                      
                                      uint8_t  *pbuf,
                                      uint16_t  size)
{
 80023fe:	b580      	push	{r7, lr}
 8002400:	b084      	sub	sp, #16
 8002402:	af00      	add	r7, sp, #0
 8002404:	60f8      	str	r0, [r7, #12]
 8002406:	607a      	str	r2, [r7, #4]
 8002408:	461a      	mov	r2, r3
 800240a:	460b      	mov	r3, r1
 800240c:	72fb      	strb	r3, [r7, #11]
 800240e:	4613      	mov	r3, r2
 8002410:	813b      	strh	r3, [r7, #8]

  HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 8002418:	893b      	ldrh	r3, [r7, #8]
 800241a:	7af9      	ldrb	r1, [r7, #11]
 800241c:	687a      	ldr	r2, [r7, #4]
 800241e:	f009 fdb3 	bl	800bf88 <HAL_PCD_EP_Transmit>
  return USBD_OK;   
 8002422:	2300      	movs	r3, #0
}
 8002424:	4618      	mov	r0, r3
 8002426:	3710      	adds	r7, #16
 8002428:	46bd      	mov	sp, r7
 800242a:	bd80      	pop	{r7, pc}

0800242c <USBD_LL_PrepareReceive>:
  */
USBD_StatusTypeDef  USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, 
                                           uint8_t  ep_addr,                                      
                                           uint8_t  *pbuf,
                                           uint16_t  size)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b084      	sub	sp, #16
 8002430:	af00      	add	r7, sp, #0
 8002432:	60f8      	str	r0, [r7, #12]
 8002434:	607a      	str	r2, [r7, #4]
 8002436:	461a      	mov	r2, r3
 8002438:	460b      	mov	r3, r1
 800243a:	72fb      	strb	r3, [r7, #11]
 800243c:	4613      	mov	r3, r2
 800243e:	813b      	strh	r3, [r7, #8]

  HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 8002446:	893b      	ldrh	r3, [r7, #8]
 8002448:	7af9      	ldrb	r1, [r7, #11]
 800244a:	687a      	ldr	r2, [r7, #4]
 800244c:	f009 fd43 	bl	800bed6 <HAL_PCD_EP_Receive>
  return USBD_OK;   
 8002450:	2300      	movs	r3, #0
}
 8002452:	4618      	mov	r0, r3
 8002454:	3710      	adds	r7, #16
 8002456:	46bd      	mov	sp, r7
 8002458:	bd80      	pop	{r7, pc}
	...

0800245c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800245c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002494 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002460:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002462:	e003      	b.n	800246c <LoopCopyDataInit>

08002464 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002464:	4b0c      	ldr	r3, [pc, #48]	; (8002498 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002466:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002468:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800246a:	3104      	adds	r1, #4

0800246c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800246c:	480b      	ldr	r0, [pc, #44]	; (800249c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800246e:	4b0c      	ldr	r3, [pc, #48]	; (80024a0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002470:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002472:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002474:	d3f6      	bcc.n	8002464 <CopyDataInit>
  ldr  r2, =_sbss
 8002476:	4a0b      	ldr	r2, [pc, #44]	; (80024a4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002478:	e002      	b.n	8002480 <LoopFillZerobss>

0800247a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800247a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800247c:	f842 3b04 	str.w	r3, [r2], #4

08002480 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002480:	4b09      	ldr	r3, [pc, #36]	; (80024a8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002482:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002484:	d3f9      	bcc.n	800247a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002486:	f001 fa5d 	bl	8003944 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800248a:	f00e fb43 	bl	8010b14 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800248e:	f7fe fdcd 	bl	800102c <main>
  bx  lr    
 8002492:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002494:	20010000 	.word	0x20010000
  ldr  r3, =_sidata
 8002498:	080169a8 	.word	0x080169a8
  ldr  r0, =_sdata
 800249c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80024a0:	20000450 	.word	0x20000450
  ldr  r2, =_sbss
 80024a4:	20000450 	.word	0x20000450
  ldr  r3, = _ebss
 80024a8:	200011f0 	.word	0x200011f0

080024ac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80024ac:	e7fe      	b.n	80024ac <ADC_IRQHandler>
	...

080024b0 <BSP_LED_Init>:
*          This parameter can be one of the following values:
*            @arg  LED1
* @retval None
*/
void BSP_LED_Init(Led_TypeDef Led)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b08a      	sub	sp, #40	; 0x28
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	4603      	mov	r3, r0
 80024b8:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStruct;
  

  /* Enable the GPIO_LED clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 80024ba:	79fb      	ldrb	r3, [r7, #7]
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d10d      	bne.n	80024dc <BSP_LED_Init+0x2c>
 80024c0:	2300      	movs	r3, #0
 80024c2:	613b      	str	r3, [r7, #16]
 80024c4:	4b1a      	ldr	r3, [pc, #104]	; (8002530 <BSP_LED_Init+0x80>)
 80024c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024c8:	4a19      	ldr	r2, [pc, #100]	; (8002530 <BSP_LED_Init+0x80>)
 80024ca:	f043 0302 	orr.w	r3, r3, #2
 80024ce:	6313      	str	r3, [r2, #48]	; 0x30
 80024d0:	4b17      	ldr	r3, [pc, #92]	; (8002530 <BSP_LED_Init+0x80>)
 80024d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024d4:	f003 0302 	and.w	r3, r3, #2
 80024d8:	613b      	str	r3, [r7, #16]
 80024da:	693b      	ldr	r3, [r7, #16]
 80024dc:	79fb      	ldrb	r3, [r7, #7]
 80024de:	2b01      	cmp	r3, #1
 80024e0:	d10d      	bne.n	80024fe <BSP_LED_Init+0x4e>
 80024e2:	2300      	movs	r3, #0
 80024e4:	60fb      	str	r3, [r7, #12]
 80024e6:	4b12      	ldr	r3, [pc, #72]	; (8002530 <BSP_LED_Init+0x80>)
 80024e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ea:	4a11      	ldr	r2, [pc, #68]	; (8002530 <BSP_LED_Init+0x80>)
 80024ec:	f043 0302 	orr.w	r3, r3, #2
 80024f0:	6313      	str	r3, [r2, #48]	; 0x30
 80024f2:	4b0f      	ldr	r3, [pc, #60]	; (8002530 <BSP_LED_Init+0x80>)
 80024f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024f6:	f003 0302 	and.w	r3, r3, #2
 80024fa:	60fb      	str	r3, [r7, #12]
 80024fc:	68fb      	ldr	r3, [r7, #12]
  
  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = GPIO_PIN[Led];
 80024fe:	79fb      	ldrb	r3, [r7, #7]
 8002500:	4a0c      	ldr	r2, [pc, #48]	; (8002534 <BSP_LED_Init+0x84>)
 8002502:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002506:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002508:	2301      	movs	r3, #1
 800250a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800250c:	2300      	movs	r3, #0
 800250e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8002510:	2302      	movs	r3, #2
 8002512:	623b      	str	r3, [r7, #32]
  
  HAL_GPIO_Init(GPIO_PORT[Led], &GPIO_InitStruct);
 8002514:	79fb      	ldrb	r3, [r7, #7]
 8002516:	4a08      	ldr	r2, [pc, #32]	; (8002538 <BSP_LED_Init+0x88>)
 8002518:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800251c:	f107 0214 	add.w	r2, r7, #20
 8002520:	4611      	mov	r1, r2
 8002522:	4618      	mov	r0, r3
 8002524:	f008 fe02 	bl	800b12c <HAL_GPIO_Init>
}
 8002528:	bf00      	nop
 800252a:	3728      	adds	r7, #40	; 0x28
 800252c:	46bd      	mov	sp, r7
 800252e:	bd80      	pop	{r7, pc}
 8002530:	40023800 	.word	0x40023800
 8002534:	080162b0 	.word	0x080162b0
 8002538:	20000000 	.word	0x20000000

0800253c <BSP_LED_On>:
*            @arg  LED3
*            @arg  LED4
* @retval None
*/
void BSP_LED_On(Led_TypeDef Led)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b082      	sub	sp, #8
 8002540:	af00      	add	r7, sp, #0
 8002542:	4603      	mov	r3, r0
 8002544:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET);
 8002546:	79fb      	ldrb	r3, [r7, #7]
 8002548:	4a07      	ldr	r2, [pc, #28]	; (8002568 <BSP_LED_On+0x2c>)
 800254a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800254e:	79fb      	ldrb	r3, [r7, #7]
 8002550:	4a06      	ldr	r2, [pc, #24]	; (800256c <BSP_LED_On+0x30>)
 8002552:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002556:	b29b      	uxth	r3, r3
 8002558:	2200      	movs	r2, #0
 800255a:	4619      	mov	r1, r3
 800255c:	f008 ff82 	bl	800b464 <HAL_GPIO_WritePin>
}
 8002560:	bf00      	nop
 8002562:	3708      	adds	r7, #8
 8002564:	46bd      	mov	sp, r7
 8002566:	bd80      	pop	{r7, pc}
 8002568:	20000000 	.word	0x20000000
 800256c:	080162b0 	.word	0x080162b0

08002570 <BSP_LED_Off>:
*            @arg  LED3
*            @arg  LED4
* @retval None
*/
void BSP_LED_Off(Led_TypeDef Led)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b082      	sub	sp, #8
 8002574:	af00      	add	r7, sp, #0
 8002576:	4603      	mov	r3, r0
 8002578:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET);
 800257a:	79fb      	ldrb	r3, [r7, #7]
 800257c:	4a07      	ldr	r2, [pc, #28]	; (800259c <BSP_LED_Off+0x2c>)
 800257e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8002582:	79fb      	ldrb	r3, [r7, #7]
 8002584:	4a06      	ldr	r2, [pc, #24]	; (80025a0 <BSP_LED_Off+0x30>)
 8002586:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800258a:	b29b      	uxth	r3, r3
 800258c:	2201      	movs	r2, #1
 800258e:	4619      	mov	r1, r3
 8002590:	f008 ff68 	bl	800b464 <HAL_GPIO_WritePin>
}
 8002594:	bf00      	nop
 8002596:	3708      	adds	r7, #8
 8002598:	46bd      	mov	sp, r7
 800259a:	bd80      	pop	{r7, pc}
 800259c:	20000000 	.word	0x20000000
 80025a0:	080162b0 	.word	0x080162b0

080025a4 <Sensor_IO_SPI_Init>:
 * @param  None
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef Sensor_IO_SPI_Init( void )
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b088      	sub	sp, #32
 80025a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;
  
  if(HAL_SPI_GetState( &SPI_Sensor_Handle) == HAL_SPI_STATE_RESET )
 80025aa:	483e      	ldr	r0, [pc, #248]	; (80026a4 <Sensor_IO_SPI_Init+0x100>)
 80025ac:	f00a fd8e 	bl	800d0cc <HAL_SPI_GetState>
 80025b0:	4603      	mov	r3, r0
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d171      	bne.n	800269a <Sensor_IO_SPI_Init+0xf6>
  {
    STEVAL_FCU001_V1_SENSORS_SPI_CLK_ENABLE();
 80025b6:	2300      	movs	r3, #0
 80025b8:	60bb      	str	r3, [r7, #8]
 80025ba:	4b3b      	ldr	r3, [pc, #236]	; (80026a8 <Sensor_IO_SPI_Init+0x104>)
 80025bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025be:	4a3a      	ldr	r2, [pc, #232]	; (80026a8 <Sensor_IO_SPI_Init+0x104>)
 80025c0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80025c4:	6413      	str	r3, [r2, #64]	; 0x40
 80025c6:	4b38      	ldr	r3, [pc, #224]	; (80026a8 <Sensor_IO_SPI_Init+0x104>)
 80025c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80025ce:	60bb      	str	r3, [r7, #8]
 80025d0:	68bb      	ldr	r3, [r7, #8]
    STEVAL_FCU001_V1_SENSORS_SPI_GPIO_CLK_ENABLE();
 80025d2:	2300      	movs	r3, #0
 80025d4:	607b      	str	r3, [r7, #4]
 80025d6:	4b34      	ldr	r3, [pc, #208]	; (80026a8 <Sensor_IO_SPI_Init+0x104>)
 80025d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025da:	4a33      	ldr	r2, [pc, #204]	; (80026a8 <Sensor_IO_SPI_Init+0x104>)
 80025dc:	f043 0302 	orr.w	r3, r3, #2
 80025e0:	6313      	str	r3, [r2, #48]	; 0x30
 80025e2:	4b31      	ldr	r3, [pc, #196]	; (80026a8 <Sensor_IO_SPI_Init+0x104>)
 80025e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025e6:	f003 0302 	and.w	r3, r3, #2
 80025ea:	607b      	str	r3, [r7, #4]
 80025ec:	687b      	ldr	r3, [r7, #4]
    
    GPIO_InitStruct.Pin = STEVAL_FCU001_V1_SENSORS_SPI_MOSI_Pin;
 80025ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80025f2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025f4:	2302      	movs	r3, #2
 80025f6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025f8:	2300      	movs	r3, #0
 80025fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 80025fc:	2303      	movs	r3, #3
 80025fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002600:	2305      	movs	r3, #5
 8002602:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(STEVAL_FCU001_V1_SENSORS_SPI_Port, &GPIO_InitStruct);
 8002604:	f107 030c 	add.w	r3, r7, #12
 8002608:	4619      	mov	r1, r3
 800260a:	4828      	ldr	r0, [pc, #160]	; (80026ac <Sensor_IO_SPI_Init+0x108>)
 800260c:	f008 fd8e 	bl	800b12c <HAL_GPIO_Init>
    
    GPIO_InitStruct.Pin = STEVAL_FCU001_V1_SENSORS_SPI_SCK_Pin;
 8002610:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002614:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002616:	2300      	movs	r3, #0
 8002618:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(STEVAL_FCU001_V1_SENSORS_SPI_Port, &GPIO_InitStruct);
 800261a:	f107 030c 	add.w	r3, r7, #12
 800261e:	4619      	mov	r1, r3
 8002620:	4822      	ldr	r0, [pc, #136]	; (80026ac <Sensor_IO_SPI_Init+0x108>)
 8002622:	f008 fd83 	bl	800b12c <HAL_GPIO_Init>
    
    SPI_Sensor_Handle.Instance = STEVAL_FCU001_V1_SENSORS_SPI;
 8002626:	4b1f      	ldr	r3, [pc, #124]	; (80026a4 <Sensor_IO_SPI_Init+0x100>)
 8002628:	4a21      	ldr	r2, [pc, #132]	; (80026b0 <Sensor_IO_SPI_Init+0x10c>)
 800262a:	601a      	str	r2, [r3, #0]
    SPI_Sensor_Handle.Init.Mode = SPI_MODE_MASTER;
 800262c:	4b1d      	ldr	r3, [pc, #116]	; (80026a4 <Sensor_IO_SPI_Init+0x100>)
 800262e:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002632:	605a      	str	r2, [r3, #4]
    SPI_Sensor_Handle.Init.Direction = SPI_DIRECTION_1LINE;
 8002634:	4b1b      	ldr	r3, [pc, #108]	; (80026a4 <Sensor_IO_SPI_Init+0x100>)
 8002636:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800263a:	609a      	str	r2, [r3, #8]
    SPI_Sensor_Handle.Init.DataSize = SPI_DATASIZE_8BIT;
 800263c:	4b19      	ldr	r3, [pc, #100]	; (80026a4 <Sensor_IO_SPI_Init+0x100>)
 800263e:	2200      	movs	r2, #0
 8002640:	60da      	str	r2, [r3, #12]
    SPI_Sensor_Handle.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8002642:	4b18      	ldr	r3, [pc, #96]	; (80026a4 <Sensor_IO_SPI_Init+0x100>)
 8002644:	2202      	movs	r2, #2
 8002646:	611a      	str	r2, [r3, #16]
    SPI_Sensor_Handle.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002648:	4b16      	ldr	r3, [pc, #88]	; (80026a4 <Sensor_IO_SPI_Init+0x100>)
 800264a:	2201      	movs	r2, #1
 800264c:	615a      	str	r2, [r3, #20]
    SPI_Sensor_Handle.Init.NSS = SPI_NSS_SOFT;
 800264e:	4b15      	ldr	r3, [pc, #84]	; (80026a4 <Sensor_IO_SPI_Init+0x100>)
 8002650:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002654:	619a      	str	r2, [r3, #24]
    SPI_Sensor_Handle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16; // 2.5 MHz
 8002656:	4b13      	ldr	r3, [pc, #76]	; (80026a4 <Sensor_IO_SPI_Init+0x100>)
 8002658:	2218      	movs	r2, #24
 800265a:	61da      	str	r2, [r3, #28]
    SPI_Sensor_Handle.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800265c:	4b11      	ldr	r3, [pc, #68]	; (80026a4 <Sensor_IO_SPI_Init+0x100>)
 800265e:	2200      	movs	r2, #0
 8002660:	621a      	str	r2, [r3, #32]
    SPI_Sensor_Handle.Init.TIMode = SPI_TIMODE_DISABLED;
 8002662:	4b10      	ldr	r3, [pc, #64]	; (80026a4 <Sensor_IO_SPI_Init+0x100>)
 8002664:	2200      	movs	r2, #0
 8002666:	625a      	str	r2, [r3, #36]	; 0x24
    SPI_Sensor_Handle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 8002668:	4b0e      	ldr	r3, [pc, #56]	; (80026a4 <Sensor_IO_SPI_Init+0x100>)
 800266a:	2200      	movs	r2, #0
 800266c:	629a      	str	r2, [r3, #40]	; 0x28
    SPI_Sensor_Handle.Init.CRCPolynomial = 7;
 800266e:	4b0d      	ldr	r3, [pc, #52]	; (80026a4 <Sensor_IO_SPI_Init+0x100>)
 8002670:	2207      	movs	r2, #7
 8002672:	62da      	str	r2, [r3, #44]	; 0x2c
    HAL_SPI_Init(&SPI_Sensor_Handle);
 8002674:	480b      	ldr	r0, [pc, #44]	; (80026a4 <Sensor_IO_SPI_Init+0x100>)
 8002676:	f00a fa43 	bl	800cb00 <HAL_SPI_Init>
    
    SPI_1LINE_TX(&SPI_Sensor_Handle);
 800267a:	4b0a      	ldr	r3, [pc, #40]	; (80026a4 <Sensor_IO_SPI_Init+0x100>)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	681a      	ldr	r2, [r3, #0]
 8002680:	4b08      	ldr	r3, [pc, #32]	; (80026a4 <Sensor_IO_SPI_Init+0x100>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002688:	601a      	str	r2, [r3, #0]
    __HAL_SPI_ENABLE(&SPI_Sensor_Handle);
 800268a:	4b06      	ldr	r3, [pc, #24]	; (80026a4 <Sensor_IO_SPI_Init+0x100>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	681a      	ldr	r2, [r3, #0]
 8002690:	4b04      	ldr	r3, [pc, #16]	; (80026a4 <Sensor_IO_SPI_Init+0x100>)
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002698:	601a      	str	r2, [r3, #0]
  }  
  return COMPONENT_OK;
 800269a:	2300      	movs	r3, #0
}
 800269c:	4618      	mov	r0, r3
 800269e:	3720      	adds	r7, #32
 80026a0:	46bd      	mov	sp, r7
 80026a2:	bd80      	pop	{r7, pc}
 80026a4:	20000490 	.word	0x20000490
 80026a8:	40023800 	.word	0x40023800
 80026ac:	40020400 	.word	0x40020400
 80026b0:	40003800 	.word	0x40003800

080026b4 <Sensor_IO_SPI_CS_Init_All>:

uint8_t Sensor_IO_SPI_CS_Init_All(void)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b088      	sub	sp, #32
 80026b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;
  
  /* Set all the pins before init to avoid glitch */
  HAL_GPIO_WritePin(STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Port, STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Pin, GPIO_PIN_SET);
 80026ba:	2201      	movs	r2, #1
 80026bc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80026c0:	4838      	ldr	r0, [pc, #224]	; (80027a4 <Sensor_IO_SPI_CS_Init_All+0xf0>)
 80026c2:	f008 fecf 	bl	800b464 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(STEVAL_FCU001_V1_LPS22HB_SPI_CS_Port, STEVAL_FCU001_V1_LPS22HB_SPI_CS_Pin, GPIO_PIN_SET);
 80026c6:	2201      	movs	r2, #1
 80026c8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80026cc:	4836      	ldr	r0, [pc, #216]	; (80027a8 <Sensor_IO_SPI_CS_Init_All+0xf4>)
 80026ce:	f008 fec9 	bl	800b464 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Port, STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Pin, GPIO_PIN_SET);
 80026d2:	2201      	movs	r2, #1
 80026d4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80026d8:	4834      	ldr	r0, [pc, #208]	; (80027ac <Sensor_IO_SPI_CS_Init_All+0xf8>)
 80026da:	f008 fec3 	bl	800b464 <HAL_GPIO_WritePin>
  
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 80026de:	2303      	movs	r3, #3
 80026e0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026e2:	2300      	movs	r3, #0
 80026e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80026e6:	2301      	movs	r3, #1
 80026e8:	613b      	str	r3, [r7, #16]
  
  STEVAL_FCU001_V1_LSM6DSL_SPI_CS_GPIO_CLK_ENABLE();
 80026ea:	2300      	movs	r3, #0
 80026ec:	60bb      	str	r3, [r7, #8]
 80026ee:	4b30      	ldr	r3, [pc, #192]	; (80027b0 <Sensor_IO_SPI_CS_Init_All+0xfc>)
 80026f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026f2:	4a2f      	ldr	r2, [pc, #188]	; (80027b0 <Sensor_IO_SPI_CS_Init_All+0xfc>)
 80026f4:	f043 0301 	orr.w	r3, r3, #1
 80026f8:	6313      	str	r3, [r2, #48]	; 0x30
 80026fa:	4b2d      	ldr	r3, [pc, #180]	; (80027b0 <Sensor_IO_SPI_CS_Init_All+0xfc>)
 80026fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026fe:	f003 0301 	and.w	r3, r3, #1
 8002702:	60bb      	str	r3, [r7, #8]
 8002704:	68bb      	ldr	r3, [r7, #8]
  GPIO_InitStruct.Pin = STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Pin;
 8002706:	f44f 7380 	mov.w	r3, #256	; 0x100
 800270a:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Port, &GPIO_InitStruct);
 800270c:	f107 030c 	add.w	r3, r7, #12
 8002710:	4619      	mov	r1, r3
 8002712:	4824      	ldr	r0, [pc, #144]	; (80027a4 <Sensor_IO_SPI_CS_Init_All+0xf0>)
 8002714:	f008 fd0a 	bl	800b12c <HAL_GPIO_Init>
  HAL_GPIO_WritePin(STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Port, STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Pin, GPIO_PIN_SET);
 8002718:	2201      	movs	r2, #1
 800271a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800271e:	4821      	ldr	r0, [pc, #132]	; (80027a4 <Sensor_IO_SPI_CS_Init_All+0xf0>)
 8002720:	f008 fea0 	bl	800b464 <HAL_GPIO_WritePin>
    
  STEVAL_FCU001_V1_LIS2MDL_SPI_CS_GPIO_CLK_ENABLE();
 8002724:	2300      	movs	r3, #0
 8002726:	607b      	str	r3, [r7, #4]
 8002728:	4b21      	ldr	r3, [pc, #132]	; (80027b0 <Sensor_IO_SPI_CS_Init_All+0xfc>)
 800272a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800272c:	4a20      	ldr	r2, [pc, #128]	; (80027b0 <Sensor_IO_SPI_CS_Init_All+0xfc>)
 800272e:	f043 0302 	orr.w	r3, r3, #2
 8002732:	6313      	str	r3, [r2, #48]	; 0x30
 8002734:	4b1e      	ldr	r3, [pc, #120]	; (80027b0 <Sensor_IO_SPI_CS_Init_All+0xfc>)
 8002736:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002738:	f003 0302 	and.w	r3, r3, #2
 800273c:	607b      	str	r3, [r7, #4]
 800273e:	687b      	ldr	r3, [r7, #4]
  GPIO_InitStruct.Pin = STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Pin;
 8002740:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002744:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Port, &GPIO_InitStruct);
 8002746:	f107 030c 	add.w	r3, r7, #12
 800274a:	4619      	mov	r1, r3
 800274c:	4817      	ldr	r0, [pc, #92]	; (80027ac <Sensor_IO_SPI_CS_Init_All+0xf8>)
 800274e:	f008 fced 	bl	800b12c <HAL_GPIO_Init>
  HAL_GPIO_WritePin(STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Port, STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Pin, GPIO_PIN_SET);
 8002752:	2201      	movs	r2, #1
 8002754:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002758:	4814      	ldr	r0, [pc, #80]	; (80027ac <Sensor_IO_SPI_CS_Init_All+0xf8>)
 800275a:	f008 fe83 	bl	800b464 <HAL_GPIO_WritePin>

  
  STEVAL_FCU001_V1_LPS22HB_SPI_CS_GPIO_CLK_ENABLE();
 800275e:	2300      	movs	r3, #0
 8002760:	603b      	str	r3, [r7, #0]
 8002762:	4b13      	ldr	r3, [pc, #76]	; (80027b0 <Sensor_IO_SPI_CS_Init_All+0xfc>)
 8002764:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002766:	4a12      	ldr	r2, [pc, #72]	; (80027b0 <Sensor_IO_SPI_CS_Init_All+0xfc>)
 8002768:	f043 0304 	orr.w	r3, r3, #4
 800276c:	6313      	str	r3, [r2, #48]	; 0x30
 800276e:	4b10      	ldr	r3, [pc, #64]	; (80027b0 <Sensor_IO_SPI_CS_Init_All+0xfc>)
 8002770:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002772:	f003 0304 	and.w	r3, r3, #4
 8002776:	603b      	str	r3, [r7, #0]
 8002778:	683b      	ldr	r3, [r7, #0]
  GPIO_InitStruct.Pin = STEVAL_FCU001_V1_LPS22HB_SPI_CS_Pin;
 800277a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800277e:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(STEVAL_FCU001_V1_LPS22HB_SPI_CS_Port, &GPIO_InitStruct);
 8002780:	f107 030c 	add.w	r3, r7, #12
 8002784:	4619      	mov	r1, r3
 8002786:	4808      	ldr	r0, [pc, #32]	; (80027a8 <Sensor_IO_SPI_CS_Init_All+0xf4>)
 8002788:	f008 fcd0 	bl	800b12c <HAL_GPIO_Init>
  HAL_GPIO_WritePin(STEVAL_FCU001_V1_LPS22HB_SPI_CS_Port, STEVAL_FCU001_V1_LPS22HB_SPI_CS_Pin, GPIO_PIN_SET);
 800278c:	2201      	movs	r2, #1
 800278e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002792:	4805      	ldr	r0, [pc, #20]	; (80027a8 <Sensor_IO_SPI_CS_Init_All+0xf4>)
 8002794:	f008 fe66 	bl	800b464 <HAL_GPIO_WritePin>

  return COMPONENT_OK;
 8002798:	2300      	movs	r3, #0
}
 800279a:	4618      	mov	r0, r3
 800279c:	3720      	adds	r7, #32
 800279e:	46bd      	mov	sp, r7
 80027a0:	bd80      	pop	{r7, pc}
 80027a2:	bf00      	nop
 80027a4:	40020000 	.word	0x40020000
 80027a8:	40020800 	.word	0x40020800
 80027ac:	40020400 	.word	0x40020400
 80027b0:	40023800 	.word	0x40023800

080027b4 <Sensor_IO_SPI_CS_Init>:

uint8_t Sensor_IO_SPI_CS_Init(void *handle)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b08c      	sub	sp, #48	; 0x30
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 80027c0:	2303      	movs	r3, #3
 80027c2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027c4:	2300      	movs	r3, #0
 80027c6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027c8:	2301      	movs	r3, #1
 80027ca:	61fb      	str	r3, [r7, #28]
  
  switch(ctx->spiDevice)
 80027cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80027ce:	78db      	ldrb	r3, [r3, #3]
 80027d0:	2b02      	cmp	r3, #2
 80027d2:	d042      	beq.n	800285a <Sensor_IO_SPI_CS_Init+0xa6>
 80027d4:	2b02      	cmp	r3, #2
 80027d6:	dc5e      	bgt.n	8002896 <Sensor_IO_SPI_CS_Init+0xe2>
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d002      	beq.n	80027e2 <Sensor_IO_SPI_CS_Init+0x2e>
 80027dc:	2b01      	cmp	r3, #1
 80027de:	d01e      	beq.n	800281e <Sensor_IO_SPI_CS_Init+0x6a>
 80027e0:	e059      	b.n	8002896 <Sensor_IO_SPI_CS_Init+0xe2>
  {
  case LSM6DSL:
    STEVAL_FCU001_V1_LSM6DSL_SPI_CS_GPIO_CLK_ENABLE();
 80027e2:	2300      	movs	r3, #0
 80027e4:	617b      	str	r3, [r7, #20]
 80027e6:	4b2f      	ldr	r3, [pc, #188]	; (80028a4 <Sensor_IO_SPI_CS_Init+0xf0>)
 80027e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ea:	4a2e      	ldr	r2, [pc, #184]	; (80028a4 <Sensor_IO_SPI_CS_Init+0xf0>)
 80027ec:	f043 0301 	orr.w	r3, r3, #1
 80027f0:	6313      	str	r3, [r2, #48]	; 0x30
 80027f2:	4b2c      	ldr	r3, [pc, #176]	; (80028a4 <Sensor_IO_SPI_CS_Init+0xf0>)
 80027f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027f6:	f003 0301 	and.w	r3, r3, #1
 80027fa:	617b      	str	r3, [r7, #20]
 80027fc:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Pin;
 80027fe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002802:	61bb      	str	r3, [r7, #24]
    /* Set the pin before init to avoid glitch */
    HAL_GPIO_WritePin(STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Port, STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Pin, GPIO_PIN_SET);
 8002804:	2201      	movs	r2, #1
 8002806:	f44f 7180 	mov.w	r1, #256	; 0x100
 800280a:	4827      	ldr	r0, [pc, #156]	; (80028a8 <Sensor_IO_SPI_CS_Init+0xf4>)
 800280c:	f008 fe2a 	bl	800b464 <HAL_GPIO_WritePin>
    HAL_GPIO_Init(STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Port, &GPIO_InitStruct);
 8002810:	f107 0318 	add.w	r3, r7, #24
 8002814:	4619      	mov	r1, r3
 8002816:	4824      	ldr	r0, [pc, #144]	; (80028a8 <Sensor_IO_SPI_CS_Init+0xf4>)
 8002818:	f008 fc88 	bl	800b12c <HAL_GPIO_Init>
    break;
 800281c:	e03d      	b.n	800289a <Sensor_IO_SPI_CS_Init+0xe6>
  case LIS2MDL:
    STEVAL_FCU001_V1_LIS2MDL_SPI_CS_GPIO_CLK_ENABLE();
 800281e:	2300      	movs	r3, #0
 8002820:	613b      	str	r3, [r7, #16]
 8002822:	4b20      	ldr	r3, [pc, #128]	; (80028a4 <Sensor_IO_SPI_CS_Init+0xf0>)
 8002824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002826:	4a1f      	ldr	r2, [pc, #124]	; (80028a4 <Sensor_IO_SPI_CS_Init+0xf0>)
 8002828:	f043 0302 	orr.w	r3, r3, #2
 800282c:	6313      	str	r3, [r2, #48]	; 0x30
 800282e:	4b1d      	ldr	r3, [pc, #116]	; (80028a4 <Sensor_IO_SPI_CS_Init+0xf0>)
 8002830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002832:	f003 0302 	and.w	r3, r3, #2
 8002836:	613b      	str	r3, [r7, #16]
 8002838:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Pin;
 800283a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800283e:	61bb      	str	r3, [r7, #24]
    /* Set the pin before init to avoid glitch */
    HAL_GPIO_WritePin(STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Port, STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Pin, GPIO_PIN_SET);
 8002840:	2201      	movs	r2, #1
 8002842:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002846:	4819      	ldr	r0, [pc, #100]	; (80028ac <Sensor_IO_SPI_CS_Init+0xf8>)
 8002848:	f008 fe0c 	bl	800b464 <HAL_GPIO_WritePin>
    HAL_GPIO_Init(STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Port, &GPIO_InitStruct);
 800284c:	f107 0318 	add.w	r3, r7, #24
 8002850:	4619      	mov	r1, r3
 8002852:	4816      	ldr	r0, [pc, #88]	; (80028ac <Sensor_IO_SPI_CS_Init+0xf8>)
 8002854:	f008 fc6a 	bl	800b12c <HAL_GPIO_Init>
    break;  
 8002858:	e01f      	b.n	800289a <Sensor_IO_SPI_CS_Init+0xe6>
  case LPS22HB:
    STEVAL_FCU001_V1_LPS22HB_SPI_CS_GPIO_CLK_ENABLE();
 800285a:	2300      	movs	r3, #0
 800285c:	60fb      	str	r3, [r7, #12]
 800285e:	4b11      	ldr	r3, [pc, #68]	; (80028a4 <Sensor_IO_SPI_CS_Init+0xf0>)
 8002860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002862:	4a10      	ldr	r2, [pc, #64]	; (80028a4 <Sensor_IO_SPI_CS_Init+0xf0>)
 8002864:	f043 0304 	orr.w	r3, r3, #4
 8002868:	6313      	str	r3, [r2, #48]	; 0x30
 800286a:	4b0e      	ldr	r3, [pc, #56]	; (80028a4 <Sensor_IO_SPI_CS_Init+0xf0>)
 800286c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800286e:	f003 0304 	and.w	r3, r3, #4
 8002872:	60fb      	str	r3, [r7, #12]
 8002874:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STEVAL_FCU001_V1_LPS22HB_SPI_CS_Pin;
 8002876:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800287a:	61bb      	str	r3, [r7, #24]
    /* Set the pin before init to avoid glitch */
    HAL_GPIO_WritePin(STEVAL_FCU001_V1_LPS22HB_SPI_CS_Port, STEVAL_FCU001_V1_LPS22HB_SPI_CS_Pin, GPIO_PIN_SET);
 800287c:	2201      	movs	r2, #1
 800287e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002882:	480b      	ldr	r0, [pc, #44]	; (80028b0 <Sensor_IO_SPI_CS_Init+0xfc>)
 8002884:	f008 fdee 	bl	800b464 <HAL_GPIO_WritePin>
    HAL_GPIO_Init(STEVAL_FCU001_V1_LPS22HB_SPI_CS_Port, &GPIO_InitStruct);
 8002888:	f107 0318 	add.w	r3, r7, #24
 800288c:	4619      	mov	r1, r3
 800288e:	4808      	ldr	r0, [pc, #32]	; (80028b0 <Sensor_IO_SPI_CS_Init+0xfc>)
 8002890:	f008 fc4c 	bl	800b12c <HAL_GPIO_Init>
    break;
 8002894:	e001      	b.n	800289a <Sensor_IO_SPI_CS_Init+0xe6>
  default:
    return COMPONENT_NOT_IMPLEMENTED;
 8002896:	2303      	movs	r3, #3
 8002898:	e000      	b.n	800289c <Sensor_IO_SPI_CS_Init+0xe8>
  }
  return COMPONENT_OK;
 800289a:	2300      	movs	r3, #0
}
 800289c:	4618      	mov	r0, r3
 800289e:	3730      	adds	r7, #48	; 0x30
 80028a0:	46bd      	mov	sp, r7
 80028a2:	bd80      	pop	{r7, pc}
 80028a4:	40023800 	.word	0x40023800
 80028a8:	40020000 	.word	0x40020000
 80028ac:	40020400 	.word	0x40020400
 80028b0:	40020800 	.word	0x40020800

080028b4 <Sensor_IO_Write>:
 * @param  nBytesToWrite number of bytes to be written
 * @retval 0 in case of success
 * @retval 1 in case of failure
 */
uint8_t Sensor_IO_Write( void *handle, uint8_t WriteAddr, uint8_t *pBuffer, uint16_t nBytesToWrite )
{  
 80028b4:	b580      	push	{r7, lr}
 80028b6:	b084      	sub	sp, #16
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	60f8      	str	r0, [r7, #12]
 80028bc:	607a      	str	r2, [r7, #4]
 80028be:	461a      	mov	r2, r3
 80028c0:	460b      	mov	r3, r1
 80028c2:	72fb      	strb	r3, [r7, #11]
 80028c4:	4613      	mov	r3, r2
 80028c6:	813b      	strh	r3, [r7, #8]
   return Sensor_IO_SPI_Write( handle, WriteAddr, pBuffer, nBytesToWrite ); 
 80028c8:	893b      	ldrh	r3, [r7, #8]
 80028ca:	7af9      	ldrb	r1, [r7, #11]
 80028cc:	687a      	ldr	r2, [r7, #4]
 80028ce:	68f8      	ldr	r0, [r7, #12]
 80028d0:	f000 f840 	bl	8002954 <Sensor_IO_SPI_Write>
 80028d4:	4603      	mov	r3, r0
  //return COMPONENT_ERROR;
}
 80028d6:	4618      	mov	r0, r3
 80028d8:	3710      	adds	r7, #16
 80028da:	46bd      	mov	sp, r7
 80028dc:	bd80      	pop	{r7, pc}

080028de <Sensor_IO_Read>:
 * @param  nBytesToRead number of bytes to be read
 * @retval 0 in case of success
 * @retval 1 in case of failure
 */
uint8_t Sensor_IO_Read( void *handle, uint8_t ReadAddr, uint8_t *pBuffer, uint16_t nBytesToRead )
{
 80028de:	b580      	push	{r7, lr}
 80028e0:	b086      	sub	sp, #24
 80028e2:	af00      	add	r7, sp, #0
 80028e4:	60f8      	str	r0, [r7, #12]
 80028e6:	607a      	str	r2, [r7, #4]
 80028e8:	461a      	mov	r2, r3
 80028ea:	460b      	mov	r3, r1
 80028ec:	72fb      	strb	r3, [r7, #11]
 80028ee:	4613      	mov	r3, r2
 80028f0:	813b      	strh	r3, [r7, #8]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	617b      	str	r3, [r7, #20]
  
  if(ctx->ifType == 0)
 80028f6:	697b      	ldr	r3, [r7, #20]
 80028f8:	785b      	ldrb	r3, [r3, #1]
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d10a      	bne.n	8002914 <Sensor_IO_Read+0x36>
  {
     
  if ( nBytesToRead > 1 ) 
 80028fe:	893b      	ldrh	r3, [r7, #8]
 8002900:	2b01      	cmp	r3, #1
 8002902:	d907      	bls.n	8002914 <Sensor_IO_Read+0x36>
    if (ctx->who_am_i == HTS221_WHO_AM_I_VAL)
 8002904:	697b      	ldr	r3, [r7, #20]
 8002906:	781b      	ldrb	r3, [r3, #0]
 8002908:	2bbc      	cmp	r3, #188	; 0xbc
 800290a:	d103      	bne.n	8002914 <Sensor_IO_Read+0x36>
        ReadAddr |= 0x80;  /* Enable I2C multi-bytes Write */
 800290c:	7afb      	ldrb	r3, [r7, #11]
 800290e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002912:	72fb      	strb	r3, [r7, #11]
  
  }
  
  if(ctx->ifType == 1 )
 8002914:	697b      	ldr	r3, [r7, #20]
 8002916:	785b      	ldrb	r3, [r3, #1]
 8002918:	2b01      	cmp	r3, #1
 800291a:	d116      	bne.n	800294a <Sensor_IO_Read+0x6c>
  {
    if ( nBytesToRead > 1 ) {
 800291c:	893b      	ldrh	r3, [r7, #8]
 800291e:	2b01      	cmp	r3, #1
 8002920:	d90a      	bls.n	8002938 <Sensor_IO_Read+0x5a>
      switch(ctx->who_am_i)
 8002922:	697b      	ldr	r3, [r7, #20]
 8002924:	781b      	ldrb	r3, [r3, #0]
 8002926:	2b33      	cmp	r3, #51	; 0x33
 8002928:	d001      	beq.n	800292e <Sensor_IO_Read+0x50>
 800292a:	2b40      	cmp	r3, #64	; 0x40
        {
          case LSM303AGR_ACC_WHO_AM_I: ReadAddr |= 0x40; break; /* Enable I2C multi-bytes Write */
          case LSM303AGR_MAG_WHO_AM_I: break;
 800292c:	e005      	b.n	800293a <Sensor_IO_Read+0x5c>
          case LSM303AGR_ACC_WHO_AM_I: ReadAddr |= 0x40; break; /* Enable I2C multi-bytes Write */
 800292e:	7afb      	ldrb	r3, [r7, #11]
 8002930:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002934:	72fb      	strb	r3, [r7, #11]
 8002936:	e000      	b.n	800293a <Sensor_IO_Read+0x5c>
          default:;
 8002938:	bf00      	nop
        }
    }
   return Sensor_IO_SPI_Read( handle, ReadAddr, pBuffer, nBytesToRead );
 800293a:	893b      	ldrh	r3, [r7, #8]
 800293c:	7af9      	ldrb	r1, [r7, #11]
 800293e:	687a      	ldr	r2, [r7, #4]
 8002940:	68f8      	ldr	r0, [r7, #12]
 8002942:	f000 f837 	bl	80029b4 <Sensor_IO_SPI_Read>
 8002946:	4603      	mov	r3, r0
 8002948:	e000      	b.n	800294c <Sensor_IO_Read+0x6e>
  }
  
  return COMPONENT_ERROR;
 800294a:	2301      	movs	r3, #1
}
 800294c:	4618      	mov	r0, r3
 800294e:	3718      	adds	r7, #24
 8002950:	46bd      	mov	sp, r7
 8002952:	bd80      	pop	{r7, pc}

08002954 <Sensor_IO_SPI_Write>:
 * @param  nBytesToWrite number of bytes to be written
 * @retval 0 in case of success
 * @retval 1 in case of failure
 */
uint8_t Sensor_IO_SPI_Write( void *handle, uint8_t WriteAddr, uint8_t *pBuffer, uint16_t nBytesToWrite )
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b086      	sub	sp, #24
 8002958:	af00      	add	r7, sp, #0
 800295a:	60f8      	str	r0, [r7, #12]
 800295c:	607a      	str	r2, [r7, #4]
 800295e:	461a      	mov	r2, r3
 8002960:	460b      	mov	r3, r1
 8002962:	72fb      	strb	r3, [r7, #11]
 8002964:	4613      	mov	r3, r2
 8002966:	813b      	strh	r3, [r7, #8]
  uint8_t i;
  
// Select the correct device
  Sensor_IO_SPI_CS_Enable(handle);
 8002968:	68f8      	ldr	r0, [r7, #12]
 800296a:	f000 f871 	bl	8002a50 <Sensor_IO_SPI_CS_Enable>
  
  SPI_Write(&SPI_Sensor_Handle, WriteAddr);
 800296e:	7afb      	ldrb	r3, [r7, #11]
 8002970:	4619      	mov	r1, r3
 8002972:	480f      	ldr	r0, [pc, #60]	; (80029b0 <Sensor_IO_SPI_Write+0x5c>)
 8002974:	f000 f9ec 	bl	8002d50 <SPI_Write>

  for(i=0;i<nBytesToWrite;i++)
 8002978:	2300      	movs	r3, #0
 800297a:	75fb      	strb	r3, [r7, #23]
 800297c:	e00a      	b.n	8002994 <Sensor_IO_SPI_Write+0x40>
  {
    SPI_Write(&SPI_Sensor_Handle, pBuffer[i]);
 800297e:	7dfb      	ldrb	r3, [r7, #23]
 8002980:	687a      	ldr	r2, [r7, #4]
 8002982:	4413      	add	r3, r2
 8002984:	781b      	ldrb	r3, [r3, #0]
 8002986:	4619      	mov	r1, r3
 8002988:	4809      	ldr	r0, [pc, #36]	; (80029b0 <Sensor_IO_SPI_Write+0x5c>)
 800298a:	f000 f9e1 	bl	8002d50 <SPI_Write>
  for(i=0;i<nBytesToWrite;i++)
 800298e:	7dfb      	ldrb	r3, [r7, #23]
 8002990:	3301      	adds	r3, #1
 8002992:	75fb      	strb	r3, [r7, #23]
 8002994:	7dfb      	ldrb	r3, [r7, #23]
 8002996:	b29b      	uxth	r3, r3
 8002998:	893a      	ldrh	r2, [r7, #8]
 800299a:	429a      	cmp	r2, r3
 800299c:	d8ef      	bhi.n	800297e <Sensor_IO_SPI_Write+0x2a>
  }
// Deselect the device
  Sensor_IO_SPI_CS_Disable(handle);
 800299e:	68f8      	ldr	r0, [r7, #12]
 80029a0:	f000 f888 	bl	8002ab4 <Sensor_IO_SPI_CS_Disable>
  
  return COMPONENT_OK;
 80029a4:	2300      	movs	r3, #0
}
 80029a6:	4618      	mov	r0, r3
 80029a8:	3718      	adds	r7, #24
 80029aa:	46bd      	mov	sp, r7
 80029ac:	bd80      	pop	{r7, pc}
 80029ae:	bf00      	nop
 80029b0:	20000490 	.word	0x20000490

080029b4 <Sensor_IO_SPI_Read>:
 * @param  nBytesToRead number of bytes to be read
 * @retval 0 in case of success
 * @retval 1 in case of failure
 */
uint8_t Sensor_IO_SPI_Read( void *handle, uint8_t ReadAddr, uint8_t *pBuffer, uint16_t nBytesToRead )
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b084      	sub	sp, #16
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	60f8      	str	r0, [r7, #12]
 80029bc:	607a      	str	r2, [r7, #4]
 80029be:	461a      	mov	r2, r3
 80029c0:	460b      	mov	r3, r1
 80029c2:	72fb      	strb	r3, [r7, #11]
 80029c4:	4613      	mov	r3, r2
 80029c6:	813b      	strh	r3, [r7, #8]
  /* Select the correct device */
  Sensor_IO_SPI_CS_Enable(handle);
 80029c8:	68f8      	ldr	r0, [r7, #12]
 80029ca:	f000 f841 	bl	8002a50 <Sensor_IO_SPI_CS_Enable>
  
  /* Write Reg Address */
  SPI_Write(&SPI_Sensor_Handle, ReadAddr | 0x80);
 80029ce:	7afb      	ldrb	r3, [r7, #11]
 80029d0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80029d4:	b2db      	uxtb	r3, r3
 80029d6:	4619      	mov	r1, r3
 80029d8:	481c      	ldr	r0, [pc, #112]	; (8002a4c <Sensor_IO_SPI_Read+0x98>)
 80029da:	f000 f9b9 	bl	8002d50 <SPI_Write>

  /* Disable the SPI and change the data line to input */
  __HAL_SPI_DISABLE(&SPI_Sensor_Handle);
 80029de:	4b1b      	ldr	r3, [pc, #108]	; (8002a4c <Sensor_IO_SPI_Read+0x98>)
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	681a      	ldr	r2, [r3, #0]
 80029e4:	4b19      	ldr	r3, [pc, #100]	; (8002a4c <Sensor_IO_SPI_Read+0x98>)
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80029ec:	601a      	str	r2, [r3, #0]
  SPI_1LINE_RX(&SPI_Sensor_Handle);
 80029ee:	4b17      	ldr	r3, [pc, #92]	; (8002a4c <Sensor_IO_SPI_Read+0x98>)
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	681a      	ldr	r2, [r3, #0]
 80029f4:	4b15      	ldr	r3, [pc, #84]	; (8002a4c <Sensor_IO_SPI_Read+0x98>)
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80029fc:	601a      	str	r2, [r3, #0]

  /* Check if we need to read one byte or more */
  if(nBytesToRead > 1U)
 80029fe:	893b      	ldrh	r3, [r7, #8]
 8002a00:	2b01      	cmp	r3, #1
 8002a02:	d906      	bls.n	8002a12 <Sensor_IO_SPI_Read+0x5e>
  {
    SPI_Read_nBytes(&SPI_Sensor_Handle, pBuffer, nBytesToRead);
 8002a04:	893b      	ldrh	r3, [r7, #8]
 8002a06:	461a      	mov	r2, r3
 8002a08:	6879      	ldr	r1, [r7, #4]
 8002a0a:	4810      	ldr	r0, [pc, #64]	; (8002a4c <Sensor_IO_SPI_Read+0x98>)
 8002a0c:	f000 f949 	bl	8002ca2 <SPI_Read_nBytes>
 8002a10:	e003      	b.n	8002a1a <Sensor_IO_SPI_Read+0x66>
  }
  else
  {
    SPI_Read(&SPI_Sensor_Handle, pBuffer);
 8002a12:	6879      	ldr	r1, [r7, #4]
 8002a14:	480d      	ldr	r0, [pc, #52]	; (8002a4c <Sensor_IO_SPI_Read+0x98>)
 8002a16:	f000 f887 	bl	8002b28 <SPI_Read>
  }
  
  /* Deselect the device */
  Sensor_IO_SPI_CS_Disable(handle);  
 8002a1a:	68f8      	ldr	r0, [r7, #12]
 8002a1c:	f000 f84a 	bl	8002ab4 <Sensor_IO_SPI_CS_Disable>
  
  /* Change the data line to output and enable the SPI */
  SPI_1LINE_TX(&SPI_Sensor_Handle);
 8002a20:	4b0a      	ldr	r3, [pc, #40]	; (8002a4c <Sensor_IO_SPI_Read+0x98>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	681a      	ldr	r2, [r3, #0]
 8002a26:	4b09      	ldr	r3, [pc, #36]	; (8002a4c <Sensor_IO_SPI_Read+0x98>)
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002a2e:	601a      	str	r2, [r3, #0]
  __HAL_SPI_ENABLE(&SPI_Sensor_Handle);
 8002a30:	4b06      	ldr	r3, [pc, #24]	; (8002a4c <Sensor_IO_SPI_Read+0x98>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	681a      	ldr	r2, [r3, #0]
 8002a36:	4b05      	ldr	r3, [pc, #20]	; (8002a4c <Sensor_IO_SPI_Read+0x98>)
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002a3e:	601a      	str	r2, [r3, #0]
  
  return COMPONENT_OK;
 8002a40:	2300      	movs	r3, #0
}
 8002a42:	4618      	mov	r0, r3
 8002a44:	3710      	adds	r7, #16
 8002a46:	46bd      	mov	sp, r7
 8002a48:	bd80      	pop	{r7, pc}
 8002a4a:	bf00      	nop
 8002a4c:	20000490 	.word	0x20000490

08002a50 <Sensor_IO_SPI_CS_Enable>:


uint8_t Sensor_IO_SPI_CS_Enable(void *handle)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b084      	sub	sp, #16
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]
  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	60fb      	str	r3, [r7, #12]
  
  switch(ctx->spiDevice)
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	78db      	ldrb	r3, [r3, #3]
 8002a60:	2b02      	cmp	r3, #2
 8002a62:	d014      	beq.n	8002a8e <Sensor_IO_SPI_CS_Enable+0x3e>
 8002a64:	2b02      	cmp	r3, #2
 8002a66:	dc19      	bgt.n	8002a9c <Sensor_IO_SPI_CS_Enable+0x4c>
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d002      	beq.n	8002a72 <Sensor_IO_SPI_CS_Enable+0x22>
 8002a6c:	2b01      	cmp	r3, #1
 8002a6e:	d007      	beq.n	8002a80 <Sensor_IO_SPI_CS_Enable+0x30>
 8002a70:	e014      	b.n	8002a9c <Sensor_IO_SPI_CS_Enable+0x4c>
  {
  case LSM6DSL:
    HAL_GPIO_WritePin(STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Port, STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Pin, GPIO_PIN_RESET);
 8002a72:	2200      	movs	r2, #0
 8002a74:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002a78:	480b      	ldr	r0, [pc, #44]	; (8002aa8 <Sensor_IO_SPI_CS_Enable+0x58>)
 8002a7a:	f008 fcf3 	bl	800b464 <HAL_GPIO_WritePin>
    break;
 8002a7e:	e00d      	b.n	8002a9c <Sensor_IO_SPI_CS_Enable+0x4c>
  case LIS2MDL:
    HAL_GPIO_WritePin(STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Port, STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Pin, GPIO_PIN_RESET);
 8002a80:	2200      	movs	r2, #0
 8002a82:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002a86:	4809      	ldr	r0, [pc, #36]	; (8002aac <Sensor_IO_SPI_CS_Enable+0x5c>)
 8002a88:	f008 fcec 	bl	800b464 <HAL_GPIO_WritePin>
    break;
 8002a8c:	e006      	b.n	8002a9c <Sensor_IO_SPI_CS_Enable+0x4c>
  case LPS22HB:
    HAL_GPIO_WritePin(STEVAL_FCU001_V1_LPS22HB_SPI_CS_Port, STEVAL_FCU001_V1_LPS22HB_SPI_CS_Pin, GPIO_PIN_RESET);
 8002a8e:	2200      	movs	r2, #0
 8002a90:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002a94:	4806      	ldr	r0, [pc, #24]	; (8002ab0 <Sensor_IO_SPI_CS_Enable+0x60>)
 8002a96:	f008 fce5 	bl	800b464 <HAL_GPIO_WritePin>
    break;
 8002a9a:	bf00      	nop
  }
  return COMPONENT_OK;
 8002a9c:	2300      	movs	r3, #0
}
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	3710      	adds	r7, #16
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	bd80      	pop	{r7, pc}
 8002aa6:	bf00      	nop
 8002aa8:	40020000 	.word	0x40020000
 8002aac:	40020400 	.word	0x40020400
 8002ab0:	40020800 	.word	0x40020800

08002ab4 <Sensor_IO_SPI_CS_Disable>:

uint8_t Sensor_IO_SPI_CS_Disable(void *handle)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b084      	sub	sp, #16
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	60fb      	str	r3, [r7, #12]
  
  switch(ctx->spiDevice)
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	78db      	ldrb	r3, [r3, #3]
 8002ac4:	2b02      	cmp	r3, #2
 8002ac6:	d014      	beq.n	8002af2 <Sensor_IO_SPI_CS_Disable+0x3e>
 8002ac8:	2b02      	cmp	r3, #2
 8002aca:	dc19      	bgt.n	8002b00 <Sensor_IO_SPI_CS_Disable+0x4c>
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d002      	beq.n	8002ad6 <Sensor_IO_SPI_CS_Disable+0x22>
 8002ad0:	2b01      	cmp	r3, #1
 8002ad2:	d007      	beq.n	8002ae4 <Sensor_IO_SPI_CS_Disable+0x30>
 8002ad4:	e014      	b.n	8002b00 <Sensor_IO_SPI_CS_Disable+0x4c>
  {
  case LSM6DSL:
    HAL_GPIO_WritePin(STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Port, STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Pin, GPIO_PIN_SET);
 8002ad6:	2201      	movs	r2, #1
 8002ad8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002adc:	480b      	ldr	r0, [pc, #44]	; (8002b0c <Sensor_IO_SPI_CS_Disable+0x58>)
 8002ade:	f008 fcc1 	bl	800b464 <HAL_GPIO_WritePin>
    break;
 8002ae2:	e00d      	b.n	8002b00 <Sensor_IO_SPI_CS_Disable+0x4c>
  case LIS2MDL:
    HAL_GPIO_WritePin(STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Port, STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Pin, GPIO_PIN_SET);
 8002ae4:	2201      	movs	r2, #1
 8002ae6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002aea:	4809      	ldr	r0, [pc, #36]	; (8002b10 <Sensor_IO_SPI_CS_Disable+0x5c>)
 8002aec:	f008 fcba 	bl	800b464 <HAL_GPIO_WritePin>
    break;
 8002af0:	e006      	b.n	8002b00 <Sensor_IO_SPI_CS_Disable+0x4c>
  case LPS22HB:
    HAL_GPIO_WritePin(STEVAL_FCU001_V1_LPS22HB_SPI_CS_Port, STEVAL_FCU001_V1_LPS22HB_SPI_CS_Pin, GPIO_PIN_SET);
 8002af2:	2201      	movs	r2, #1
 8002af4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002af8:	4806      	ldr	r0, [pc, #24]	; (8002b14 <Sensor_IO_SPI_CS_Disable+0x60>)
 8002afa:	f008 fcb3 	bl	800b464 <HAL_GPIO_WritePin>
    break;
 8002afe:	bf00      	nop
  }
  return COMPONENT_OK;
 8002b00:	2300      	movs	r3, #0
}
 8002b02:	4618      	mov	r0, r3
 8002b04:	3710      	adds	r7, #16
 8002b06:	46bd      	mov	sp, r7
 8002b08:	bd80      	pop	{r7, pc}
 8002b0a:	bf00      	nop
 8002b0c:	40020000 	.word	0x40020000
 8002b10:	40020400 	.word	0x40020400
 8002b14:	40020800 	.word	0x40020800

08002b18 <LSM6DSL_Sensor_IO_ITConfig>:
 * @param  None
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef LSM6DSL_Sensor_IO_ITConfig( void )
{
 8002b18:	b480      	push	{r7}
 8002b1a:	af00      	add	r7, sp, #0
  return COMPONENT_OK;
 8002b1c:	2300      	movs	r3, #0
}
 8002b1e:	4618      	mov	r0, r3
 8002b20:	46bd      	mov	sp, r7
 8002b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b26:	4770      	bx	lr

08002b28 <SPI_Read>:
 * @param  xSpiHandle : SPI Handler.
 * @param  val : value.
 * @retval None
 */
void SPI_Read(SPI_HandleTypeDef* xSpiHandle, uint8_t *val)
{
 8002b28:	b480      	push	{r7}
 8002b2a:	b083      	sub	sp, #12
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
 8002b30:	6039      	str	r1, [r7, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002b32:	b672      	cpsid	i
}
 8002b34:	bf00      	nop
  disabled after the first bit and before the latest bit */
  /* Interrupts should be disabled during this operation */
  
  __disable_irq();
  //GPIOA->BSRR = (uint32_t)GPIO_PIN_8 << 16U;
  __HAL_SPI_ENABLE(xSpiHandle);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	681a      	ldr	r2, [r3, #0]
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002b44:	601a      	str	r2, [r3, #0]
  __asm("dsb\n");__asm("dsb\n");
 8002b46:	f3bf 8f4f 	dsb	sy
 8002b4a:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8002b4e:	f3bf 8f4f 	dsb	sy
 8002b52:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8002b56:	f3bf 8f4f 	dsb	sy
 8002b5a:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8002b5e:	f3bf 8f4f 	dsb	sy
 8002b62:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8002b66:	f3bf 8f4f 	dsb	sy
 8002b6a:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8002b6e:	f3bf 8f4f 	dsb	sy
 8002b72:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8002b76:	f3bf 8f4f 	dsb	sy
 8002b7a:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8002b7e:	f3bf 8f4f 	dsb	sy
 8002b82:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8002b86:	f3bf 8f4f 	dsb	sy
 8002b8a:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8002b8e:	f3bf 8f4f 	dsb	sy
 8002b92:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8002b96:	f3bf 8f4f 	dsb	sy
 8002b9a:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8002b9e:	f3bf 8f4f 	dsb	sy
 8002ba2:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8002ba6:	f3bf 8f4f 	dsb	sy
 8002baa:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8002bae:	f3bf 8f4f 	dsb	sy
 8002bb2:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8002bb6:	f3bf 8f4f 	dsb	sy
 8002bba:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8002bbe:	f3bf 8f4f 	dsb	sy
 8002bc2:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8002bc6:	f3bf 8f4f 	dsb	sy
 8002bca:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8002bce:	f3bf 8f4f 	dsb	sy
 8002bd2:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8002bd6:	f3bf 8f4f 	dsb	sy
 8002bda:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8002bde:	f3bf 8f4f 	dsb	sy
 8002be2:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8002be6:	f3bf 8f4f 	dsb	sy
 8002bea:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8002bee:	f3bf 8f4f 	dsb	sy
 8002bf2:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8002bf6:	f3bf 8f4f 	dsb	sy
 8002bfa:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8002bfe:	f3bf 8f4f 	dsb	sy
 8002c02:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8002c06:	f3bf 8f4f 	dsb	sy
 8002c0a:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8002c0e:	f3bf 8f4f 	dsb	sy
 8002c12:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8002c16:	f3bf 8f4f 	dsb	sy
 8002c1a:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8002c1e:	f3bf 8f4f 	dsb	sy
 8002c22:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8002c26:	f3bf 8f4f 	dsb	sy
 8002c2a:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");
 8002c2e:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");
 8002c32:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");
 8002c36:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");
 8002c3a:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");
 8002c3e:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");
 8002c42:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");
 8002c46:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");
 8002c4a:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");
 8002c4e:	f3bf 8f4f 	dsb	sy
  __HAL_SPI_DISABLE(xSpiHandle);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	681a      	ldr	r2, [r3, #0]
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002c60:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002c62:	b662      	cpsie	i
}
 8002c64:	bf00      	nop
  
  __enable_irq();

  while ((xSpiHandle->Instance->SR & SPI_FLAG_RXNE) != SPI_FLAG_RXNE);
 8002c66:	bf00      	nop
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	689b      	ldr	r3, [r3, #8]
 8002c6e:	f003 0301 	and.w	r3, r3, #1
 8002c72:	2b01      	cmp	r3, #1
 8002c74:	d1f8      	bne.n	8002c68 <SPI_Read+0x140>
  /* read the received data */
  *val = *(__IO uint8_t *) &xSpiHandle->Instance->DR;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	330c      	adds	r3, #12
 8002c7c:	781b      	ldrb	r3, [r3, #0]
 8002c7e:	b2da      	uxtb	r2, r3
 8002c80:	683b      	ldr	r3, [r7, #0]
 8002c82:	701a      	strb	r2, [r3, #0]
  while ((xSpiHandle->Instance->SR & SPI_FLAG_BSY) == SPI_FLAG_BSY);
 8002c84:	bf00      	nop
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	689b      	ldr	r3, [r3, #8]
 8002c8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c90:	2b80      	cmp	r3, #128	; 0x80
 8002c92:	d0f8      	beq.n	8002c86 <SPI_Read+0x15e>
}
 8002c94:	bf00      	nop
 8002c96:	bf00      	nop
 8002c98:	370c      	adds	r7, #12
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca0:	4770      	bx	lr

08002ca2 <SPI_Read_nBytes>:
 * @param  val: value.
 * @param  nBytesToRead: number of bytes to read.
 * @retval None
 */
void SPI_Read_nBytes(SPI_HandleTypeDef* xSpiHandle, uint8_t *val, uint16_t nBytesToRead)
{
 8002ca2:	b480      	push	{r7}
 8002ca4:	b085      	sub	sp, #20
 8002ca6:	af00      	add	r7, sp, #0
 8002ca8:	60f8      	str	r0, [r7, #12]
 8002caa:	60b9      	str	r1, [r7, #8]
 8002cac:	4613      	mov	r3, r2
 8002cae:	80fb      	strh	r3, [r7, #6]
  __ASM volatile ("cpsid i" : : : "memory");
 8002cb0:	b672      	cpsid	i
}
 8002cb2:	bf00      	nop
  /* Interrupts should be disabled during this operation */
  __disable_irq();
  __HAL_SPI_ENABLE(xSpiHandle);
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	681a      	ldr	r2, [r3, #0]
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002cc2:	601a      	str	r2, [r3, #0]
  
  /* Transfer loop */
  while (nBytesToRead > 1U)
 8002cc4:	e013      	b.n	8002cee <SPI_Read_nBytes+0x4c>
  {
    /* Check the RXNE flag */
    if (xSpiHandle->Instance->SR & SPI_FLAG_RXNE)
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	689b      	ldr	r3, [r3, #8]
 8002ccc:	f003 0301 	and.w	r3, r3, #1
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d00c      	beq.n	8002cee <SPI_Read_nBytes+0x4c>
    {
      /* read the received data */
      *val = *(__IO uint8_t *) &xSpiHandle->Instance->DR;
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	330c      	adds	r3, #12
 8002cda:	781b      	ldrb	r3, [r3, #0]
 8002cdc:	b2da      	uxtb	r2, r3
 8002cde:	68bb      	ldr	r3, [r7, #8]
 8002ce0:	701a      	strb	r2, [r3, #0]
      val += sizeof(uint8_t);
 8002ce2:	68bb      	ldr	r3, [r7, #8]
 8002ce4:	3301      	adds	r3, #1
 8002ce6:	60bb      	str	r3, [r7, #8]
      nBytesToRead--;
 8002ce8:	88fb      	ldrh	r3, [r7, #6]
 8002cea:	3b01      	subs	r3, #1
 8002cec:	80fb      	strh	r3, [r7, #6]
  while (nBytesToRead > 1U)
 8002cee:	88fb      	ldrh	r3, [r7, #6]
 8002cf0:	2b01      	cmp	r3, #1
 8002cf2:	d8e8      	bhi.n	8002cc6 <SPI_Read_nBytes+0x24>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002cf4:	f3bf 8f4f 	dsb	sy
}
 8002cf8:	bf00      	nop
  __ASM volatile ("dsb 0xF":::"memory");
 8002cfa:	f3bf 8f4f 	dsb	sy
}
 8002cfe:	bf00      	nop
  disabled after the first bit and before the latest bit of the last Byte received */
  /* __DSB instruction are inserted to garantee that clock is Disabled in the right timeframe */
  
  __DSB();
  __DSB();
  __HAL_SPI_DISABLE(xSpiHandle);
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	681a      	ldr	r2, [r3, #0]
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002d0e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002d10:	b662      	cpsie	i
}
 8002d12:	bf00      	nop
  
  __enable_irq();
  
  while ((xSpiHandle->Instance->SR & SPI_FLAG_RXNE) != SPI_FLAG_RXNE);
 8002d14:	bf00      	nop
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	689b      	ldr	r3, [r3, #8]
 8002d1c:	f003 0301 	and.w	r3, r3, #1
 8002d20:	2b01      	cmp	r3, #1
 8002d22:	d1f8      	bne.n	8002d16 <SPI_Read_nBytes+0x74>
  /* read the received data */
  *val = *(__IO uint8_t *) &xSpiHandle->Instance->DR;
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	330c      	adds	r3, #12
 8002d2a:	781b      	ldrb	r3, [r3, #0]
 8002d2c:	b2da      	uxtb	r2, r3
 8002d2e:	68bb      	ldr	r3, [r7, #8]
 8002d30:	701a      	strb	r2, [r3, #0]
  while ((xSpiHandle->Instance->SR & SPI_FLAG_BSY) == SPI_FLAG_BSY);
 8002d32:	bf00      	nop
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	689b      	ldr	r3, [r3, #8]
 8002d3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d3e:	2b80      	cmp	r3, #128	; 0x80
 8002d40:	d0f8      	beq.n	8002d34 <SPI_Read_nBytes+0x92>
}
 8002d42:	bf00      	nop
 8002d44:	bf00      	nop
 8002d46:	3714      	adds	r7, #20
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4e:	4770      	bx	lr

08002d50 <SPI_Write>:
 * @param  xSpiHandle: SPI Handler.
 * @param  val: value.
 * @retval None
 */
void SPI_Write(SPI_HandleTypeDef* xSpiHandle, uint8_t val)
{
 8002d50:	b480      	push	{r7}
 8002d52:	b083      	sub	sp, #12
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	6078      	str	r0, [r7, #4]
 8002d58:	460b      	mov	r3, r1
 8002d5a:	70fb      	strb	r3, [r7, #3]
  /* check TXE flag */
  while ((xSpiHandle->Instance->SR & SPI_FLAG_TXE) != SPI_FLAG_TXE);
 8002d5c:	bf00      	nop
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	689b      	ldr	r3, [r3, #8]
 8002d64:	f003 0302 	and.w	r3, r3, #2
 8002d68:	2b02      	cmp	r3, #2
 8002d6a:	d1f8      	bne.n	8002d5e <SPI_Write+0xe>
  
  /* Write the data */
  *((__IO uint8_t*) &xSpiHandle->Instance->DR) = val;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	330c      	adds	r3, #12
 8002d72:	78fa      	ldrb	r2, [r7, #3]
 8002d74:	701a      	strb	r2, [r3, #0]
  
  /* Wait BSY flag */
  while ((xSpiHandle->Instance->SR & SPI_SR_TXE) != SPI_SR_TXE);
 8002d76:	bf00      	nop
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	689b      	ldr	r3, [r3, #8]
 8002d7e:	f003 0302 	and.w	r3, r3, #2
 8002d82:	2b02      	cmp	r3, #2
 8002d84:	d1f8      	bne.n	8002d78 <SPI_Write+0x28>
  while ((xSpiHandle->Instance->SR & SPI_FLAG_BSY) == SPI_FLAG_BSY);
 8002d86:	bf00      	nop
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	689b      	ldr	r3, [r3, #8]
 8002d8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d92:	2b80      	cmp	r3, #128	; 0x80
 8002d94:	d0f8      	beq.n	8002d88 <SPI_Write+0x38>
}
 8002d96:	bf00      	nop
 8002d98:	bf00      	nop
 8002d9a:	370c      	adds	r7, #12
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da2:	4770      	bx	lr

08002da4 <Sensor_IO_Init>:
 * @param  None
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef Sensor_IO_Init( void )
{
 8002da4:	b480      	push	{r7}
 8002da6:	af00      	add	r7, sp, #0
    return COMPONENT_OK;
 8002da8:	2300      	movs	r3, #0
}
 8002daa:	4618      	mov	r0, r3
 8002dac:	46bd      	mov	sp, r7
 8002dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db2:	4770      	bx	lr

08002db4 <BSP_ACCELERO_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_ACCELERO_Init( ACCELERO_ID_t id, void **handle )
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	b082      	sub	sp, #8
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	4603      	mov	r3, r0
 8002dbc:	6039      	str	r1, [r7, #0]
 8002dbe:	71fb      	strb	r3, [r7, #7]

  *handle = NULL;
 8002dc0:	683b      	ldr	r3, [r7, #0]
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	601a      	str	r2, [r3, #0]

  switch(id)
 8002dc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d00f      	beq.n	8002dee <BSP_ACCELERO_Init+0x3a>
 8002dce:	2b01      	cmp	r3, #1
 8002dd0:	d015      	beq.n	8002dfe <BSP_ACCELERO_Init+0x4a>
  {
    case ACCELERO_SENSORS_AUTO:
    default:
    {
      /* Try to init the LSM6DSL accelerometer before */
      if(BSP_LSM6DSL_ACCELERO_Init(handle) == COMPONENT_ERROR )
 8002dd2:	6838      	ldr	r0, [r7, #0]
 8002dd4:	f000 f826 	bl	8002e24 <BSP_LSM6DSL_ACCELERO_Init>
 8002dd8:	4603      	mov	r3, r0
 8002dda:	2b01      	cmp	r3, #1
 8002ddc:	d117      	bne.n	8002e0e <BSP_ACCELERO_Init+0x5a>
      {
        /* Try to init the LSM303AGR accelerometer */
        if( BSP_LSM303AGR_ACCELERO_Init(handle) == COMPONENT_ERROR )
 8002dde:	6838      	ldr	r0, [r7, #0]
 8002de0:	f000 f8c0 	bl	8002f64 <BSP_LSM303AGR_ACCELERO_Init>
 8002de4:	4603      	mov	r3, r0
 8002de6:	2b01      	cmp	r3, #1
 8002de8:	d111      	bne.n	8002e0e <BSP_ACCELERO_Init+0x5a>
        {
          return COMPONENT_ERROR;
 8002dea:	2301      	movs	r3, #1
 8002dec:	e015      	b.n	8002e1a <BSP_ACCELERO_Init+0x66>
      }
      break;
    }
    case LSM6DSL_X_0:
    {
      if( BSP_LSM6DSL_ACCELERO_Init(handle) == COMPONENT_ERROR )
 8002dee:	6838      	ldr	r0, [r7, #0]
 8002df0:	f000 f818 	bl	8002e24 <BSP_LSM6DSL_ACCELERO_Init>
 8002df4:	4603      	mov	r3, r0
 8002df6:	2b01      	cmp	r3, #1
 8002df8:	d10b      	bne.n	8002e12 <BSP_ACCELERO_Init+0x5e>
      {
        return COMPONENT_ERROR;
 8002dfa:	2301      	movs	r3, #1
 8002dfc:	e00d      	b.n	8002e1a <BSP_ACCELERO_Init+0x66>
      }
      break;
    }
    case LSM303AGR_X_0:
    {
      if( BSP_LSM303AGR_ACCELERO_Init(handle) == COMPONENT_ERROR )
 8002dfe:	6838      	ldr	r0, [r7, #0]
 8002e00:	f000 f8b0 	bl	8002f64 <BSP_LSM303AGR_ACCELERO_Init>
 8002e04:	4603      	mov	r3, r0
 8002e06:	2b01      	cmp	r3, #1
 8002e08:	d105      	bne.n	8002e16 <BSP_ACCELERO_Init+0x62>
      {
        return COMPONENT_ERROR;
 8002e0a:	2301      	movs	r3, #1
 8002e0c:	e005      	b.n	8002e1a <BSP_ACCELERO_Init+0x66>
      break;
 8002e0e:	bf00      	nop
 8002e10:	e002      	b.n	8002e18 <BSP_ACCELERO_Init+0x64>
      break;
 8002e12:	bf00      	nop
 8002e14:	e000      	b.n	8002e18 <BSP_ACCELERO_Init+0x64>
      }
      break;
 8002e16:	bf00      	nop
    }
  }

  return COMPONENT_OK;
 8002e18:	2300      	movs	r3, #0
}
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	3708      	adds	r7, #8
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	bd80      	pop	{r7, pc}
	...

08002e24 <BSP_LSM6DSL_ACCELERO_Init>:

static DrvStatusTypeDef BSP_LSM6DSL_ACCELERO_Init( void **handle )
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b084      	sub	sp, #16
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
  ACCELERO_Drv_t *driver = NULL;
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	60fb      	str	r3, [r7, #12]
  uint8_t data = 0x0C;
 8002e30:	230c      	movs	r3, #12
 8002e32:	72fb      	strb	r3, [r7, #11]
    
  if(ACCELERO_SensorHandle[ LSM6DSL_X_0 ].isInitialized == 1)
 8002e34:	4b45      	ldr	r3, [pc, #276]	; (8002f4c <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 8002e36:	795b      	ldrb	r3, [r3, #5]
 8002e38:	2b01      	cmp	r3, #1
 8002e3a:	d101      	bne.n	8002e40 <BSP_LSM6DSL_ACCELERO_Init+0x1c>
  {
    /* We have reached the max num of instance for this component */
    return COMPONENT_ERROR;
 8002e3c:	2301      	movs	r3, #1
 8002e3e:	e080      	b.n	8002f42 <BSP_LSM6DSL_ACCELERO_Init+0x11e>
  }
  
  if ( Sensor_IO_SPI_Init() == COMPONENT_ERROR )
 8002e40:	f7ff fbb0 	bl	80025a4 <Sensor_IO_SPI_Init>
 8002e44:	4603      	mov	r3, r0
 8002e46:	2b01      	cmp	r3, #1
 8002e48:	d101      	bne.n	8002e4e <BSP_LSM6DSL_ACCELERO_Init+0x2a>
  {
    return COMPONENT_ERROR;
 8002e4a:	2301      	movs	r3, #1
 8002e4c:	e079      	b.n	8002f42 <BSP_LSM6DSL_ACCELERO_Init+0x11e>
  }
  
  /* Setup sensor handle. */
  ACCELERO_SensorHandle[ LSM6DSL_X_0 ].who_am_i      = LSM6DSL_ACC_GYRO_WHO_AM_I;
 8002e4e:	4b3f      	ldr	r3, [pc, #252]	; (8002f4c <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 8002e50:	226a      	movs	r2, #106	; 0x6a
 8002e52:	701a      	strb	r2, [r3, #0]
  ACCELERO_SensorHandle[ LSM6DSL_X_0 ].ifType        = 1; // SPI interface
 8002e54:	4b3d      	ldr	r3, [pc, #244]	; (8002f4c <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 8002e56:	2201      	movs	r2, #1
 8002e58:	705a      	strb	r2, [r3, #1]
  ACCELERO_SensorHandle[ LSM6DSL_X_0 ].address       = LSM6DSL_ACC_GYRO_I2C_ADDRESS_HIGH;
 8002e5a:	4b3c      	ldr	r3, [pc, #240]	; (8002f4c <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 8002e5c:	22d6      	movs	r2, #214	; 0xd6
 8002e5e:	709a      	strb	r2, [r3, #2]
  ACCELERO_SensorHandle[ LSM6DSL_X_0 ].spiDevice     = LSM6DSL;
 8002e60:	4b3a      	ldr	r3, [pc, #232]	; (8002f4c <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 8002e62:	2200      	movs	r2, #0
 8002e64:	70da      	strb	r2, [r3, #3]
  ACCELERO_SensorHandle[ LSM6DSL_X_0 ].instance      = LSM6DSL_X_0;
 8002e66:	4b39      	ldr	r3, [pc, #228]	; (8002f4c <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 8002e68:	2200      	movs	r2, #0
 8002e6a:	711a      	strb	r2, [r3, #4]
  ACCELERO_SensorHandle[ LSM6DSL_X_0 ].isInitialized = 0;
 8002e6c:	4b37      	ldr	r3, [pc, #220]	; (8002f4c <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 8002e6e:	2200      	movs	r2, #0
 8002e70:	715a      	strb	r2, [r3, #5]
  ACCELERO_SensorHandle[ LSM6DSL_X_0 ].isEnabled     = 0;
 8002e72:	4b36      	ldr	r3, [pc, #216]	; (8002f4c <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 8002e74:	2200      	movs	r2, #0
 8002e76:	719a      	strb	r2, [r3, #6]
  ACCELERO_SensorHandle[ LSM6DSL_X_0 ].isCombo       = 1;
 8002e78:	4b34      	ldr	r3, [pc, #208]	; (8002f4c <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 8002e7a:	2201      	movs	r2, #1
 8002e7c:	71da      	strb	r2, [r3, #7]
  ACCELERO_SensorHandle[ LSM6DSL_X_0 ].pData         = ( void * )&ACCELERO_Data[ LSM6DSL_X_0 ];
 8002e7e:	4b33      	ldr	r3, [pc, #204]	; (8002f4c <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 8002e80:	4a33      	ldr	r2, [pc, #204]	; (8002f50 <BSP_LSM6DSL_ACCELERO_Init+0x12c>)
 8002e82:	609a      	str	r2, [r3, #8]
  ACCELERO_SensorHandle[ LSM6DSL_X_0 ].pVTable       = ( void * )&LSM6DSL_X_Drv;
 8002e84:	4b31      	ldr	r3, [pc, #196]	; (8002f4c <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 8002e86:	4a33      	ldr	r2, [pc, #204]	; (8002f54 <BSP_LSM6DSL_ACCELERO_Init+0x130>)
 8002e88:	60da      	str	r2, [r3, #12]
  ACCELERO_SensorHandle[ LSM6DSL_X_0 ].pExtVTable    = ( void * )&LSM6DSL_X_ExtDrv;
 8002e8a:	4b30      	ldr	r3, [pc, #192]	; (8002f4c <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 8002e8c:	4a32      	ldr	r2, [pc, #200]	; (8002f58 <BSP_LSM6DSL_ACCELERO_Init+0x134>)
 8002e8e:	611a      	str	r2, [r3, #16]
 
  LSM6DSL_X_0_Data.comboData = &LSM6DSL_Combo_Data[0];
 8002e90:	4b32      	ldr	r3, [pc, #200]	; (8002f5c <BSP_LSM6DSL_ACCELERO_Init+0x138>)
 8002e92:	4a33      	ldr	r2, [pc, #204]	; (8002f60 <BSP_LSM6DSL_ACCELERO_Init+0x13c>)
 8002e94:	601a      	str	r2, [r3, #0]
  ACCELERO_Data[ LSM6DSL_X_0 ].pComponentData = ( void * )&LSM6DSL_X_0_Data;
 8002e96:	4b2e      	ldr	r3, [pc, #184]	; (8002f50 <BSP_LSM6DSL_ACCELERO_Init+0x12c>)
 8002e98:	4a30      	ldr	r2, [pc, #192]	; (8002f5c <BSP_LSM6DSL_ACCELERO_Init+0x138>)
 8002e9a:	601a      	str	r2, [r3, #0]
  ACCELERO_Data[ LSM6DSL_X_0 ].pExtData       = 0;
 8002e9c:	4b2c      	ldr	r3, [pc, #176]	; (8002f50 <BSP_LSM6DSL_ACCELERO_Init+0x12c>)
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	605a      	str	r2, [r3, #4]
  
  *handle = (void *)&ACCELERO_SensorHandle[ LSM6DSL_X_0 ];
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	4a29      	ldr	r2, [pc, #164]	; (8002f4c <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 8002ea6:	601a      	str	r2, [r3, #0]
  
  Sensor_IO_SPI_CS_Init(*handle);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	4618      	mov	r0, r3
 8002eae:	f7ff fc81 	bl	80027b4 <Sensor_IO_SPI_CS_Init>
  
  if(LSM6DSL_Combo_Data[0].isGyroInitialized == 0)
 8002eb2:	4b2b      	ldr	r3, [pc, #172]	; (8002f60 <BSP_LSM6DSL_ACCELERO_Init+0x13c>)
 8002eb4:	785b      	ldrb	r3, [r3, #1]
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d10c      	bne.n	8002ed4 <BSP_LSM6DSL_ACCELERO_Init+0xb0>
  { 
    // SPI Serial Interface Mode selection --> 3Wires
    if( Sensor_IO_Write(*handle, LSM6DSL_ACC_GYRO_CTRL3_C, &data, 1) )
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6818      	ldr	r0, [r3, #0]
 8002ebe:	f107 020b 	add.w	r2, r7, #11
 8002ec2:	2301      	movs	r3, #1
 8002ec4:	2112      	movs	r1, #18
 8002ec6:	f7ff fcf5 	bl	80028b4 <Sensor_IO_Write>
 8002eca:	4603      	mov	r3, r0
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d001      	beq.n	8002ed4 <BSP_LSM6DSL_ACCELERO_Init+0xb0>
    {
      return COMPONENT_ERROR;
 8002ed0:	2301      	movs	r3, #1
 8002ed2:	e036      	b.n	8002f42 <BSP_LSM6DSL_ACCELERO_Init+0x11e>
    }
  }
 
  driver = ( ACCELERO_Drv_t * )((DrvContextTypeDef *)(*handle))->pVTable;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	68db      	ldr	r3, [r3, #12]
 8002eda:	60fb      	str	r3, [r7, #12]
  
  if ( driver->Init == NULL )
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d10b      	bne.n	8002efc <BSP_LSM6DSL_ACCELERO_Init+0xd8>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	2214      	movs	r2, #20
 8002eea:	2100      	movs	r1, #0
 8002eec:	4618      	mov	r0, r3
 8002eee:	f00d fe4b 	bl	8010b88 <memset>
    *handle = NULL;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 8002ef8:	2301      	movs	r3, #1
 8002efa:	e022      	b.n	8002f42 <BSP_LSM6DSL_ACCELERO_Init+0x11e>
  }
  
  if ( driver->Init( (DrvContextTypeDef *)(*handle) ) == COMPONENT_ERROR )
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	687a      	ldr	r2, [r7, #4]
 8002f02:	6812      	ldr	r2, [r2, #0]
 8002f04:	4610      	mov	r0, r2
 8002f06:	4798      	blx	r3
 8002f08:	4603      	mov	r3, r0
 8002f0a:	2b01      	cmp	r3, #1
 8002f0c:	d10b      	bne.n	8002f26 <BSP_LSM6DSL_ACCELERO_Init+0x102>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	2214      	movs	r2, #20
 8002f14:	2100      	movs	r1, #0
 8002f16:	4618      	mov	r0, r3
 8002f18:	f00d fe36 	bl	8010b88 <memset>
    *handle = NULL;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	2200      	movs	r2, #0
 8002f20:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 8002f22:	2301      	movs	r3, #1
 8002f24:	e00d      	b.n	8002f42 <BSP_LSM6DSL_ACCELERO_Init+0x11e>
  }
  
  /* Disable I2C interface */
  if ( LSM6DSL_ACC_GYRO_W_I2C_DISABLE( *handle, LSM6DSL_ACC_GYRO_I2C_DISABLE_SPI_ONLY ) == MEMS_ERROR )
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	2104      	movs	r1, #4
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	f003 ff6e 	bl	8006e0e <LSM6DSL_ACC_GYRO_W_I2C_DISABLE>
 8002f32:	4603      	mov	r3, r0
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d101      	bne.n	8002f3c <BSP_LSM6DSL_ACCELERO_Init+0x118>
  {
    return COMPONENT_ERROR;
 8002f38:	2301      	movs	r3, #1
 8002f3a:	e002      	b.n	8002f42 <BSP_LSM6DSL_ACCELERO_Init+0x11e>
  }
  
  /* Configure interrupt lines for LSM6DSL */
  LSM6DSL_Sensor_IO_ITConfig();
 8002f3c:	f7ff fdec 	bl	8002b18 <LSM6DSL_Sensor_IO_ITConfig>
  
  return COMPONENT_OK;
 8002f40:	2300      	movs	r3, #0
}
 8002f42:	4618      	mov	r0, r3
 8002f44:	3710      	adds	r7, #16
 8002f46:	46bd      	mov	sp, r7
 8002f48:	bd80      	pop	{r7, pc}
 8002f4a:	bf00      	nop
 8002f4c:	200004e8 	.word	0x200004e8
 8002f50:	20000510 	.word	0x20000510
 8002f54:	200001dc 	.word	0x200001dc
 8002f58:	2000010c 	.word	0x2000010c
 8002f5c:	20000520 	.word	0x20000520
 8002f60:	20001170 	.word	0x20001170

08002f64 <BSP_LSM303AGR_ACCELERO_Init>:


static DrvStatusTypeDef BSP_LSM303AGR_ACCELERO_Init( void **handle )
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b084      	sub	sp, #16
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
  ACCELERO_Drv_t *driver = NULL;
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	60fb      	str	r3, [r7, #12]

  if(ACCELERO_SensorHandle[ LSM303AGR_X_0 ].isInitialized == 1)
 8002f70:	4b2f      	ldr	r3, [pc, #188]	; (8003030 <BSP_LSM303AGR_ACCELERO_Init+0xcc>)
 8002f72:	7e5b      	ldrb	r3, [r3, #25]
 8002f74:	2b01      	cmp	r3, #1
 8002f76:	d101      	bne.n	8002f7c <BSP_LSM303AGR_ACCELERO_Init+0x18>
  {
    /* We have reached the max num of instance for this component */
    return COMPONENT_ERROR;
 8002f78:	2301      	movs	r3, #1
 8002f7a:	e054      	b.n	8003026 <BSP_LSM303AGR_ACCELERO_Init+0xc2>
  }

  if ( Sensor_IO_Init() == COMPONENT_ERROR )
 8002f7c:	f7ff ff12 	bl	8002da4 <Sensor_IO_Init>
 8002f80:	4603      	mov	r3, r0
 8002f82:	2b01      	cmp	r3, #1
 8002f84:	d101      	bne.n	8002f8a <BSP_LSM303AGR_ACCELERO_Init+0x26>
  {
    return COMPONENT_ERROR;
 8002f86:	2301      	movs	r3, #1
 8002f88:	e04d      	b.n	8003026 <BSP_LSM303AGR_ACCELERO_Init+0xc2>
  }

  /* Setup sensor handle. */
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].who_am_i      = LSM303AGR_ACC_WHO_AM_I;
 8002f8a:	4b29      	ldr	r3, [pc, #164]	; (8003030 <BSP_LSM303AGR_ACCELERO_Init+0xcc>)
 8002f8c:	2233      	movs	r2, #51	; 0x33
 8002f8e:	751a      	strb	r2, [r3, #20]
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].address       = LSM303AGR_ACC_I2C_ADDRESS;
 8002f90:	4b27      	ldr	r3, [pc, #156]	; (8003030 <BSP_LSM303AGR_ACCELERO_Init+0xcc>)
 8002f92:	2232      	movs	r2, #50	; 0x32
 8002f94:	759a      	strb	r2, [r3, #22]
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].instance      = LSM303AGR_X_0;
 8002f96:	4b26      	ldr	r3, [pc, #152]	; (8003030 <BSP_LSM303AGR_ACCELERO_Init+0xcc>)
 8002f98:	2201      	movs	r2, #1
 8002f9a:	761a      	strb	r2, [r3, #24]
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].isInitialized = 0;
 8002f9c:	4b24      	ldr	r3, [pc, #144]	; (8003030 <BSP_LSM303AGR_ACCELERO_Init+0xcc>)
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	765a      	strb	r2, [r3, #25]
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].isEnabled     = 0;
 8002fa2:	4b23      	ldr	r3, [pc, #140]	; (8003030 <BSP_LSM303AGR_ACCELERO_Init+0xcc>)
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	769a      	strb	r2, [r3, #26]
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].isCombo       = 1;
 8002fa8:	4b21      	ldr	r3, [pc, #132]	; (8003030 <BSP_LSM303AGR_ACCELERO_Init+0xcc>)
 8002faa:	2201      	movs	r2, #1
 8002fac:	76da      	strb	r2, [r3, #27]
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].pData         = ( void * )&ACCELERO_Data[ LSM303AGR_X_0 ];
 8002fae:	4b20      	ldr	r3, [pc, #128]	; (8003030 <BSP_LSM303AGR_ACCELERO_Init+0xcc>)
 8002fb0:	4a20      	ldr	r2, [pc, #128]	; (8003034 <BSP_LSM303AGR_ACCELERO_Init+0xd0>)
 8002fb2:	61da      	str	r2, [r3, #28]
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].pVTable       = ( void * )&LSM303AGR_X_Drv;
 8002fb4:	4b1e      	ldr	r3, [pc, #120]	; (8003030 <BSP_LSM303AGR_ACCELERO_Init+0xcc>)
 8002fb6:	4a20      	ldr	r2, [pc, #128]	; (8003038 <BSP_LSM303AGR_ACCELERO_Init+0xd4>)
 8002fb8:	621a      	str	r2, [r3, #32]
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].pExtVTable    = 0;
 8002fba:	4b1d      	ldr	r3, [pc, #116]	; (8003030 <BSP_LSM303AGR_ACCELERO_Init+0xcc>)
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	625a      	str	r2, [r3, #36]	; 0x24

  ACCELERO_Data[ LSM303AGR_X_0 ].pComponentData = ( void * )&LSM303AGR_X_0_Data;
 8002fc0:	4b1e      	ldr	r3, [pc, #120]	; (800303c <BSP_LSM303AGR_ACCELERO_Init+0xd8>)
 8002fc2:	4a1f      	ldr	r2, [pc, #124]	; (8003040 <BSP_LSM303AGR_ACCELERO_Init+0xdc>)
 8002fc4:	609a      	str	r2, [r3, #8]
  ACCELERO_Data[ LSM303AGR_X_0 ].pExtData       = 0;
 8002fc6:	4b1d      	ldr	r3, [pc, #116]	; (800303c <BSP_LSM303AGR_ACCELERO_Init+0xd8>)
 8002fc8:	2200      	movs	r2, #0
 8002fca:	60da      	str	r2, [r3, #12]

  *handle = (void *)&ACCELERO_SensorHandle[ LSM303AGR_X_0 ];
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	4a1d      	ldr	r2, [pc, #116]	; (8003044 <BSP_LSM303AGR_ACCELERO_Init+0xe0>)
 8002fd0:	601a      	str	r2, [r3, #0]

  driver = ( ACCELERO_Drv_t * )((DrvContextTypeDef *)(*handle))->pVTable;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	68db      	ldr	r3, [r3, #12]
 8002fd8:	60fb      	str	r3, [r7, #12]

  if ( driver->Init == NULL )
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d10b      	bne.n	8002ffa <BSP_LSM303AGR_ACCELERO_Init+0x96>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	2214      	movs	r2, #20
 8002fe8:	2100      	movs	r1, #0
 8002fea:	4618      	mov	r0, r3
 8002fec:	f00d fdcc 	bl	8010b88 <memset>
    *handle = NULL;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 8002ff6:	2301      	movs	r3, #1
 8002ff8:	e015      	b.n	8003026 <BSP_LSM303AGR_ACCELERO_Init+0xc2>
  }

  if ( driver->Init( (DrvContextTypeDef *)(*handle) ) == COMPONENT_ERROR )
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	687a      	ldr	r2, [r7, #4]
 8003000:	6812      	ldr	r2, [r2, #0]
 8003002:	4610      	mov	r0, r2
 8003004:	4798      	blx	r3
 8003006:	4603      	mov	r3, r0
 8003008:	2b01      	cmp	r3, #1
 800300a:	d10b      	bne.n	8003024 <BSP_LSM303AGR_ACCELERO_Init+0xc0>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	2214      	movs	r2, #20
 8003012:	2100      	movs	r1, #0
 8003014:	4618      	mov	r0, r3
 8003016:	f00d fdb7 	bl	8010b88 <memset>
    *handle = NULL;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	2200      	movs	r2, #0
 800301e:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 8003020:	2301      	movs	r3, #1
 8003022:	e000      	b.n	8003026 <BSP_LSM303AGR_ACCELERO_Init+0xc2>
  }

  return COMPONENT_OK;
 8003024:	2300      	movs	r3, #0
}
 8003026:	4618      	mov	r0, r3
 8003028:	3710      	adds	r7, #16
 800302a:	46bd      	mov	sp, r7
 800302c:	bd80      	pop	{r7, pc}
 800302e:	bf00      	nop
 8003030:	200004e8 	.word	0x200004e8
 8003034:	20000518 	.word	0x20000518
 8003038:	200000bc 	.word	0x200000bc
 800303c:	20000510 	.word	0x20000510
 8003040:	20000528 	.word	0x20000528
 8003044:	200004fc 	.word	0x200004fc

08003048 <BSP_ACCELERO_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_ACCELERO_Sensor_Enable( void *handle )
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b084      	sub	sp, #16
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	60fb      	str	r3, [r7, #12]
  ACCELERO_Drv_t *driver = NULL;
 8003054:	2300      	movs	r3, #0
 8003056:	60bb      	str	r3, [r7, #8]

  if(ctx == NULL)
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	2b00      	cmp	r3, #0
 800305c:	d101      	bne.n	8003062 <BSP_ACCELERO_Sensor_Enable+0x1a>
  {
    return COMPONENT_ERROR;
 800305e:	2301      	movs	r3, #1
 8003060:	e012      	b.n	8003088 <BSP_ACCELERO_Sensor_Enable+0x40>
  }

  driver = ( ACCELERO_Drv_t * )ctx->pVTable;
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	68db      	ldr	r3, [r3, #12]
 8003066:	60bb      	str	r3, [r7, #8]

  if ( driver->Sensor_Enable == NULL )
 8003068:	68bb      	ldr	r3, [r7, #8]
 800306a:	689b      	ldr	r3, [r3, #8]
 800306c:	2b00      	cmp	r3, #0
 800306e:	d101      	bne.n	8003074 <BSP_ACCELERO_Sensor_Enable+0x2c>
  {
    return COMPONENT_ERROR;
 8003070:	2301      	movs	r3, #1
 8003072:	e009      	b.n	8003088 <BSP_ACCELERO_Sensor_Enable+0x40>
  }

  if ( driver->Sensor_Enable( ctx ) == COMPONENT_ERROR )
 8003074:	68bb      	ldr	r3, [r7, #8]
 8003076:	689b      	ldr	r3, [r3, #8]
 8003078:	68f8      	ldr	r0, [r7, #12]
 800307a:	4798      	blx	r3
 800307c:	4603      	mov	r3, r0
 800307e:	2b01      	cmp	r3, #1
 8003080:	d101      	bne.n	8003086 <BSP_ACCELERO_Sensor_Enable+0x3e>
  {
    return COMPONENT_ERROR;
 8003082:	2301      	movs	r3, #1
 8003084:	e000      	b.n	8003088 <BSP_ACCELERO_Sensor_Enable+0x40>
  }

  return COMPONENT_OK;
 8003086:	2300      	movs	r3, #0
}
 8003088:	4618      	mov	r0, r3
 800308a:	3710      	adds	r7, #16
 800308c:	46bd      	mov	sp, r7
 800308e:	bd80      	pop	{r7, pc}

08003090 <BSP_ACCELERO_Get_Axes>:
 * @param acceleration pointer where the values of the axes are written [mg]
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_ACCELERO_Get_Axes( void *handle, SensorAxes_t *acceleration )
{
 8003090:	b580      	push	{r7, lr}
 8003092:	b084      	sub	sp, #16
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
 8003098:	6039      	str	r1, [r7, #0]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	60fb      	str	r3, [r7, #12]
  ACCELERO_Drv_t *driver = NULL;
 800309e:	2300      	movs	r3, #0
 80030a0:	60bb      	str	r3, [r7, #8]

  if(ctx == NULL)
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d101      	bne.n	80030ac <BSP_ACCELERO_Get_Axes+0x1c>
  {
    return COMPONENT_ERROR;
 80030a8:	2301      	movs	r3, #1
 80030aa:	e018      	b.n	80030de <BSP_ACCELERO_Get_Axes+0x4e>
  }

  driver = ( ACCELERO_Drv_t * )ctx->pVTable;
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	68db      	ldr	r3, [r3, #12]
 80030b0:	60bb      	str	r3, [r7, #8]

  if(acceleration == NULL)
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d101      	bne.n	80030bc <BSP_ACCELERO_Get_Axes+0x2c>
  {
    return COMPONENT_ERROR;
 80030b8:	2301      	movs	r3, #1
 80030ba:	e010      	b.n	80030de <BSP_ACCELERO_Get_Axes+0x4e>
  }

  if ( driver->Get_Axes == NULL )
 80030bc:	68bb      	ldr	r3, [r7, #8]
 80030be:	699b      	ldr	r3, [r3, #24]
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d101      	bne.n	80030c8 <BSP_ACCELERO_Get_Axes+0x38>
  {
    return COMPONENT_ERROR;
 80030c4:	2301      	movs	r3, #1
 80030c6:	e00a      	b.n	80030de <BSP_ACCELERO_Get_Axes+0x4e>
  }

  if ( driver->Get_Axes( ctx, acceleration ) == COMPONENT_ERROR )
 80030c8:	68bb      	ldr	r3, [r7, #8]
 80030ca:	699b      	ldr	r3, [r3, #24]
 80030cc:	6839      	ldr	r1, [r7, #0]
 80030ce:	68f8      	ldr	r0, [r7, #12]
 80030d0:	4798      	blx	r3
 80030d2:	4603      	mov	r3, r0
 80030d4:	2b01      	cmp	r3, #1
 80030d6:	d101      	bne.n	80030dc <BSP_ACCELERO_Get_Axes+0x4c>
  {
    return COMPONENT_ERROR;
 80030d8:	2301      	movs	r3, #1
 80030da:	e000      	b.n	80030de <BSP_ACCELERO_Get_Axes+0x4e>
  }

  return COMPONENT_OK;
 80030dc:	2300      	movs	r3, #0
}
 80030de:	4618      	mov	r0, r3
 80030e0:	3710      	adds	r7, #16
 80030e2:	46bd      	mov	sp, r7
 80030e4:	bd80      	pop	{r7, pc}

080030e6 <BSP_GYRO_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_GYRO_Init( GYRO_ID_t id, void **handle )
{
 80030e6:	b580      	push	{r7, lr}
 80030e8:	b082      	sub	sp, #8
 80030ea:	af00      	add	r7, sp, #0
 80030ec:	4603      	mov	r3, r0
 80030ee:	6039      	str	r1, [r7, #0]
 80030f0:	71fb      	strb	r3, [r7, #7]

  *handle = NULL;
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	2200      	movs	r2, #0
 80030f6:	601a      	str	r2, [r3, #0]

  switch(id)
 80030f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d007      	beq.n	8003110 <BSP_GYRO_Init+0x2a>
  {
    case GYRO_SENSORS_AUTO:
    default:
    {
      /* Try to init the LSM6DSL first */
      if( BSP_LSM6DSL_GYRO_Init(handle) == COMPONENT_ERROR )
 8003100:	6838      	ldr	r0, [r7, #0]
 8003102:	f000 f815 	bl	8003130 <BSP_LSM6DSL_GYRO_Init>
 8003106:	4603      	mov	r3, r0
 8003108:	2b01      	cmp	r3, #1
 800310a:	d109      	bne.n	8003120 <BSP_GYRO_Init+0x3a>
      {
        return COMPONENT_ERROR;
 800310c:	2301      	movs	r3, #1
 800310e:	e00b      	b.n	8003128 <BSP_GYRO_Init+0x42>
      }
      break;
    }
    case LSM6DSL_G_0:
    {
      if( BSP_LSM6DSL_GYRO_Init(handle) == COMPONENT_ERROR )
 8003110:	6838      	ldr	r0, [r7, #0]
 8003112:	f000 f80d 	bl	8003130 <BSP_LSM6DSL_GYRO_Init>
 8003116:	4603      	mov	r3, r0
 8003118:	2b01      	cmp	r3, #1
 800311a:	d103      	bne.n	8003124 <BSP_GYRO_Init+0x3e>
      {
        return COMPONENT_ERROR;
 800311c:	2301      	movs	r3, #1
 800311e:	e003      	b.n	8003128 <BSP_GYRO_Init+0x42>
      break;
 8003120:	bf00      	nop
 8003122:	e000      	b.n	8003126 <BSP_GYRO_Init+0x40>
      }
      break;
 8003124:	bf00      	nop
    }
  }

  return COMPONENT_OK;
 8003126:	2300      	movs	r3, #0
}
 8003128:	4618      	mov	r0, r3
 800312a:	3708      	adds	r7, #8
 800312c:	46bd      	mov	sp, r7
 800312e:	bd80      	pop	{r7, pc}

08003130 <BSP_LSM6DSL_GYRO_Init>:


static DrvStatusTypeDef BSP_LSM6DSL_GYRO_Init( void **handle )
{
 8003130:	b580      	push	{r7, lr}
 8003132:	b084      	sub	sp, #16
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
  GYRO_Drv_t *driver = NULL;
 8003138:	2300      	movs	r3, #0
 800313a:	60fb      	str	r3, [r7, #12]
  uint8_t data = 0x0C;
 800313c:	230c      	movs	r3, #12
 800313e:	72fb      	strb	r3, [r7, #11]
  
  if(GYRO_SensorHandle[ LSM6DSL_G_0 ].isInitialized == 1)
 8003140:	4b44      	ldr	r3, [pc, #272]	; (8003254 <BSP_LSM6DSL_GYRO_Init+0x124>)
 8003142:	795b      	ldrb	r3, [r3, #5]
 8003144:	2b01      	cmp	r3, #1
 8003146:	d101      	bne.n	800314c <BSP_LSM6DSL_GYRO_Init+0x1c>
  {
    /* We have reached the max num of instance for this component */
    return COMPONENT_ERROR;
 8003148:	2301      	movs	r3, #1
 800314a:	e07e      	b.n	800324a <BSP_LSM6DSL_GYRO_Init+0x11a>
  }
  
  if ( Sensor_IO_SPI_Init() == COMPONENT_ERROR )
 800314c:	f7ff fa2a 	bl	80025a4 <Sensor_IO_SPI_Init>
 8003150:	4603      	mov	r3, r0
 8003152:	2b01      	cmp	r3, #1
 8003154:	d101      	bne.n	800315a <BSP_LSM6DSL_GYRO_Init+0x2a>
  {
    return COMPONENT_ERROR;
 8003156:	2301      	movs	r3, #1
 8003158:	e077      	b.n	800324a <BSP_LSM6DSL_GYRO_Init+0x11a>
  }
  
  /* Setup sensor handle. */
  /* Gyroscope - sensor 0 */
  GYRO_SensorHandle[ LSM6DSL_G_0 ].who_am_i      = LSM6DSL_ACC_GYRO_WHO_AM_I;
 800315a:	4b3e      	ldr	r3, [pc, #248]	; (8003254 <BSP_LSM6DSL_GYRO_Init+0x124>)
 800315c:	226a      	movs	r2, #106	; 0x6a
 800315e:	701a      	strb	r2, [r3, #0]
  GYRO_SensorHandle[ LSM6DSL_G_0 ].ifType        = 1; // SPI interface
 8003160:	4b3c      	ldr	r3, [pc, #240]	; (8003254 <BSP_LSM6DSL_GYRO_Init+0x124>)
 8003162:	2201      	movs	r2, #1
 8003164:	705a      	strb	r2, [r3, #1]
  GYRO_SensorHandle[ LSM6DSL_G_0 ].address       = LSM6DSL_ACC_GYRO_I2C_ADDRESS_HIGH;
 8003166:	4b3b      	ldr	r3, [pc, #236]	; (8003254 <BSP_LSM6DSL_GYRO_Init+0x124>)
 8003168:	22d6      	movs	r2, #214	; 0xd6
 800316a:	709a      	strb	r2, [r3, #2]
  GYRO_SensorHandle[ LSM6DSL_G_0 ].spiDevice     = LSM6DSL;
 800316c:	4b39      	ldr	r3, [pc, #228]	; (8003254 <BSP_LSM6DSL_GYRO_Init+0x124>)
 800316e:	2200      	movs	r2, #0
 8003170:	70da      	strb	r2, [r3, #3]
  GYRO_SensorHandle[ LSM6DSL_G_0 ].instance      = LSM6DSL_G_0;
 8003172:	4b38      	ldr	r3, [pc, #224]	; (8003254 <BSP_LSM6DSL_GYRO_Init+0x124>)
 8003174:	2200      	movs	r2, #0
 8003176:	711a      	strb	r2, [r3, #4]
  GYRO_SensorHandle[ LSM6DSL_G_0 ].isInitialized = 0;
 8003178:	4b36      	ldr	r3, [pc, #216]	; (8003254 <BSP_LSM6DSL_GYRO_Init+0x124>)
 800317a:	2200      	movs	r2, #0
 800317c:	715a      	strb	r2, [r3, #5]
  GYRO_SensorHandle[ LSM6DSL_G_0 ].isEnabled     = 0;
 800317e:	4b35      	ldr	r3, [pc, #212]	; (8003254 <BSP_LSM6DSL_GYRO_Init+0x124>)
 8003180:	2200      	movs	r2, #0
 8003182:	719a      	strb	r2, [r3, #6]
  GYRO_SensorHandle[ LSM6DSL_G_0 ].isCombo       = 1;
 8003184:	4b33      	ldr	r3, [pc, #204]	; (8003254 <BSP_LSM6DSL_GYRO_Init+0x124>)
 8003186:	2201      	movs	r2, #1
 8003188:	71da      	strb	r2, [r3, #7]
  GYRO_SensorHandle[ LSM6DSL_G_0 ].pData         = ( void * )&GYRO_Data[ LSM6DSL_G_0 ];
 800318a:	4b32      	ldr	r3, [pc, #200]	; (8003254 <BSP_LSM6DSL_GYRO_Init+0x124>)
 800318c:	4a32      	ldr	r2, [pc, #200]	; (8003258 <BSP_LSM6DSL_GYRO_Init+0x128>)
 800318e:	609a      	str	r2, [r3, #8]
  GYRO_SensorHandle[ LSM6DSL_G_0 ].pVTable       = ( void * )&LSM6DSL_G_Drv;
 8003190:	4b30      	ldr	r3, [pc, #192]	; (8003254 <BSP_LSM6DSL_GYRO_Init+0x124>)
 8003192:	4a32      	ldr	r2, [pc, #200]	; (800325c <BSP_LSM6DSL_GYRO_Init+0x12c>)
 8003194:	60da      	str	r2, [r3, #12]
  GYRO_SensorHandle[ LSM6DSL_G_0 ].pExtVTable    = 0;
 8003196:	4b2f      	ldr	r3, [pc, #188]	; (8003254 <BSP_LSM6DSL_GYRO_Init+0x124>)
 8003198:	2200      	movs	r2, #0
 800319a:	611a      	str	r2, [r3, #16]

  LSM6DSL_G_0_Data.comboData = &LSM6DSL_Combo_Data[0];
 800319c:	4b30      	ldr	r3, [pc, #192]	; (8003260 <BSP_LSM6DSL_GYRO_Init+0x130>)
 800319e:	4a31      	ldr	r2, [pc, #196]	; (8003264 <BSP_LSM6DSL_GYRO_Init+0x134>)
 80031a0:	601a      	str	r2, [r3, #0]
  GYRO_Data[ LSM6DSL_G_0 ].pComponentData = ( void * )&LSM6DSL_G_0_Data;
 80031a2:	4b2d      	ldr	r3, [pc, #180]	; (8003258 <BSP_LSM6DSL_GYRO_Init+0x128>)
 80031a4:	4a2e      	ldr	r2, [pc, #184]	; (8003260 <BSP_LSM6DSL_GYRO_Init+0x130>)
 80031a6:	601a      	str	r2, [r3, #0]
  GYRO_Data[ LSM6DSL_G_0 ].pExtData       = 0;
 80031a8:	4b2b      	ldr	r3, [pc, #172]	; (8003258 <BSP_LSM6DSL_GYRO_Init+0x128>)
 80031aa:	2200      	movs	r2, #0
 80031ac:	605a      	str	r2, [r3, #4]
  
  *handle = (void *)&GYRO_SensorHandle[ LSM6DSL_G_0 ];
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	4a28      	ldr	r2, [pc, #160]	; (8003254 <BSP_LSM6DSL_GYRO_Init+0x124>)
 80031b2:	601a      	str	r2, [r3, #0]
  
  Sensor_IO_SPI_CS_Init(*handle);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	4618      	mov	r0, r3
 80031ba:	f7ff fafb 	bl	80027b4 <Sensor_IO_SPI_CS_Init>
  
  if(LSM6DSL_Combo_Data[0].isAccInitialized == 0)
 80031be:	4b29      	ldr	r3, [pc, #164]	; (8003264 <BSP_LSM6DSL_GYRO_Init+0x134>)
 80031c0:	781b      	ldrb	r3, [r3, #0]
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d10c      	bne.n	80031e0 <BSP_LSM6DSL_GYRO_Init+0xb0>
  { 
    // SPI Serial Interface Mode selection --> 3Wires
    if( Sensor_IO_Write(*handle, LSM6DSL_ACC_GYRO_CTRL3_C, &data, 1) )
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6818      	ldr	r0, [r3, #0]
 80031ca:	f107 020b 	add.w	r2, r7, #11
 80031ce:	2301      	movs	r3, #1
 80031d0:	2112      	movs	r1, #18
 80031d2:	f7ff fb6f 	bl	80028b4 <Sensor_IO_Write>
 80031d6:	4603      	mov	r3, r0
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d001      	beq.n	80031e0 <BSP_LSM6DSL_GYRO_Init+0xb0>
    {
      return COMPONENT_ERROR;
 80031dc:	2301      	movs	r3, #1
 80031de:	e034      	b.n	800324a <BSP_LSM6DSL_GYRO_Init+0x11a>
    }
  }
  
  driver = ( GYRO_Drv_t * )((DrvContextTypeDef *)(*handle))->pVTable;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	68db      	ldr	r3, [r3, #12]
 80031e6:	60fb      	str	r3, [r7, #12]
  
  if ( driver->Init == NULL )
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d10b      	bne.n	8003208 <BSP_LSM6DSL_GYRO_Init+0xd8>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	2214      	movs	r2, #20
 80031f6:	2100      	movs	r1, #0
 80031f8:	4618      	mov	r0, r3
 80031fa:	f00d fcc5 	bl	8010b88 <memset>
    *handle = NULL;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	2200      	movs	r2, #0
 8003202:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 8003204:	2301      	movs	r3, #1
 8003206:	e020      	b.n	800324a <BSP_LSM6DSL_GYRO_Init+0x11a>
  }
  
  if ( driver->Init( (DrvContextTypeDef *)(*handle) ) == COMPONENT_ERROR )
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	687a      	ldr	r2, [r7, #4]
 800320e:	6812      	ldr	r2, [r2, #0]
 8003210:	4610      	mov	r0, r2
 8003212:	4798      	blx	r3
 8003214:	4603      	mov	r3, r0
 8003216:	2b01      	cmp	r3, #1
 8003218:	d10b      	bne.n	8003232 <BSP_LSM6DSL_GYRO_Init+0x102>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	2214      	movs	r2, #20
 8003220:	2100      	movs	r1, #0
 8003222:	4618      	mov	r0, r3
 8003224:	f00d fcb0 	bl	8010b88 <memset>
    *handle = NULL;
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	2200      	movs	r2, #0
 800322c:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 800322e:	2301      	movs	r3, #1
 8003230:	e00b      	b.n	800324a <BSP_LSM6DSL_GYRO_Init+0x11a>
  }
  
  /* Disable I2C interface */
  if ( LSM6DSL_ACC_GYRO_W_I2C_DISABLE( *handle, LSM6DSL_ACC_GYRO_I2C_DISABLE_SPI_ONLY ) == MEMS_ERROR )
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	2104      	movs	r1, #4
 8003238:	4618      	mov	r0, r3
 800323a:	f003 fde8 	bl	8006e0e <LSM6DSL_ACC_GYRO_W_I2C_DISABLE>
 800323e:	4603      	mov	r3, r0
 8003240:	2b00      	cmp	r3, #0
 8003242:	d101      	bne.n	8003248 <BSP_LSM6DSL_GYRO_Init+0x118>
  {
    return COMPONENT_ERROR;
 8003244:	2301      	movs	r3, #1
 8003246:	e000      	b.n	800324a <BSP_LSM6DSL_GYRO_Init+0x11a>
  }
  
  return COMPONENT_OK;
 8003248:	2300      	movs	r3, #0
}
 800324a:	4618      	mov	r0, r3
 800324c:	3710      	adds	r7, #16
 800324e:	46bd      	mov	sp, r7
 8003250:	bd80      	pop	{r7, pc}
 8003252:	bf00      	nop
 8003254:	2000052c 	.word	0x2000052c
 8003258:	20000540 	.word	0x20000540
 800325c:	2000022c 	.word	0x2000022c
 8003260:	20000548 	.word	0x20000548
 8003264:	20001170 	.word	0x20001170

08003268 <BSP_GYRO_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_GYRO_Sensor_Enable( void *handle )
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b084      	sub	sp, #16
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	60fb      	str	r3, [r7, #12]
  GYRO_Drv_t *driver = NULL;
 8003274:	2300      	movs	r3, #0
 8003276:	60bb      	str	r3, [r7, #8]

  if(ctx == NULL)
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	2b00      	cmp	r3, #0
 800327c:	d101      	bne.n	8003282 <BSP_GYRO_Sensor_Enable+0x1a>
  {
    return COMPONENT_ERROR;
 800327e:	2301      	movs	r3, #1
 8003280:	e012      	b.n	80032a8 <BSP_GYRO_Sensor_Enable+0x40>
  }

  driver = ( GYRO_Drv_t * )ctx->pVTable;
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	68db      	ldr	r3, [r3, #12]
 8003286:	60bb      	str	r3, [r7, #8]

  if ( driver->Sensor_Enable == NULL )
 8003288:	68bb      	ldr	r3, [r7, #8]
 800328a:	689b      	ldr	r3, [r3, #8]
 800328c:	2b00      	cmp	r3, #0
 800328e:	d101      	bne.n	8003294 <BSP_GYRO_Sensor_Enable+0x2c>
  {
    return COMPONENT_ERROR;
 8003290:	2301      	movs	r3, #1
 8003292:	e009      	b.n	80032a8 <BSP_GYRO_Sensor_Enable+0x40>
  }

  if ( driver->Sensor_Enable( ctx ) == COMPONENT_ERROR )
 8003294:	68bb      	ldr	r3, [r7, #8]
 8003296:	689b      	ldr	r3, [r3, #8]
 8003298:	68f8      	ldr	r0, [r7, #12]
 800329a:	4798      	blx	r3
 800329c:	4603      	mov	r3, r0
 800329e:	2b01      	cmp	r3, #1
 80032a0:	d101      	bne.n	80032a6 <BSP_GYRO_Sensor_Enable+0x3e>
  {
    return COMPONENT_ERROR;
 80032a2:	2301      	movs	r3, #1
 80032a4:	e000      	b.n	80032a8 <BSP_GYRO_Sensor_Enable+0x40>
  }

  return COMPONENT_OK;
 80032a6:	2300      	movs	r3, #0
}
 80032a8:	4618      	mov	r0, r3
 80032aa:	3710      	adds	r7, #16
 80032ac:	46bd      	mov	sp, r7
 80032ae:	bd80      	pop	{r7, pc}

080032b0 <BSP_GYRO_Get_Axes>:
 * @param angular_velocity pointer where the values of the axes are written [mdps]
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_GYRO_Get_Axes( void *handle, SensorAxes_t *angular_velocity )
{
 80032b0:	b580      	push	{r7, lr}
 80032b2:	b084      	sub	sp, #16
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]
 80032b8:	6039      	str	r1, [r7, #0]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	60fb      	str	r3, [r7, #12]
  GYRO_Drv_t *driver = NULL;
 80032be:	2300      	movs	r3, #0
 80032c0:	60bb      	str	r3, [r7, #8]

  if(ctx == NULL)
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d101      	bne.n	80032cc <BSP_GYRO_Get_Axes+0x1c>
  {
    return COMPONENT_ERROR;
 80032c8:	2301      	movs	r3, #1
 80032ca:	e018      	b.n	80032fe <BSP_GYRO_Get_Axes+0x4e>
  }

  driver = ( GYRO_Drv_t * )ctx->pVTable;
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	68db      	ldr	r3, [r3, #12]
 80032d0:	60bb      	str	r3, [r7, #8]

  if ( angular_velocity == NULL )
 80032d2:	683b      	ldr	r3, [r7, #0]
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d101      	bne.n	80032dc <BSP_GYRO_Get_Axes+0x2c>
  {
    return COMPONENT_ERROR;
 80032d8:	2301      	movs	r3, #1
 80032da:	e010      	b.n	80032fe <BSP_GYRO_Get_Axes+0x4e>
  }
  if ( driver->Get_Axes == NULL )
 80032dc:	68bb      	ldr	r3, [r7, #8]
 80032de:	699b      	ldr	r3, [r3, #24]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d101      	bne.n	80032e8 <BSP_GYRO_Get_Axes+0x38>
  {
    return COMPONENT_ERROR;
 80032e4:	2301      	movs	r3, #1
 80032e6:	e00a      	b.n	80032fe <BSP_GYRO_Get_Axes+0x4e>
  }
  if ( driver->Get_Axes( ctx, angular_velocity ) == COMPONENT_ERROR )
 80032e8:	68bb      	ldr	r3, [r7, #8]
 80032ea:	699b      	ldr	r3, [r3, #24]
 80032ec:	6839      	ldr	r1, [r7, #0]
 80032ee:	68f8      	ldr	r0, [r7, #12]
 80032f0:	4798      	blx	r3
 80032f2:	4603      	mov	r3, r0
 80032f4:	2b01      	cmp	r3, #1
 80032f6:	d101      	bne.n	80032fc <BSP_GYRO_Get_Axes+0x4c>
  {
    return COMPONENT_ERROR;
 80032f8:	2301      	movs	r3, #1
 80032fa:	e000      	b.n	80032fe <BSP_GYRO_Get_Axes+0x4e>
  }

  return COMPONENT_OK;
 80032fc:	2300      	movs	r3, #0
}
 80032fe:	4618      	mov	r0, r3
 8003300:	3710      	adds	r7, #16
 8003302:	46bd      	mov	sp, r7
 8003304:	bd80      	pop	{r7, pc}

08003306 <BSP_MAGNETO_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_MAGNETO_Init( MAGNETO_ID_t id, void **handle )
{
 8003306:	b580      	push	{r7, lr}
 8003308:	b082      	sub	sp, #8
 800330a:	af00      	add	r7, sp, #0
 800330c:	4603      	mov	r3, r0
 800330e:	6039      	str	r1, [r7, #0]
 8003310:	71fb      	strb	r3, [r7, #7]

  *handle = NULL;
 8003312:	683b      	ldr	r3, [r7, #0]
 8003314:	2200      	movs	r2, #0
 8003316:	601a      	str	r2, [r3, #0]

  switch(id)
 8003318:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800331c:	2b00      	cmp	r3, #0
 800331e:	d007      	beq.n	8003330 <BSP_MAGNETO_Init+0x2a>
  {
    case MAGNETO_SENSORS_AUTO:
    default:
    {
      if( BSP_LIS2MDL_MAGNETO_Init(handle)  == COMPONENT_ERROR )
 8003320:	6838      	ldr	r0, [r7, #0]
 8003322:	f000 f815 	bl	8003350 <BSP_LIS2MDL_MAGNETO_Init>
 8003326:	4603      	mov	r3, r0
 8003328:	2b01      	cmp	r3, #1
 800332a:	d109      	bne.n	8003340 <BSP_MAGNETO_Init+0x3a>
      {
        return COMPONENT_ERROR;
 800332c:	2301      	movs	r3, #1
 800332e:	e00b      	b.n	8003348 <BSP_MAGNETO_Init+0x42>
      }
      break;
    }
    case LIS2MDL_M_0:
    {
      if( BSP_LIS2MDL_MAGNETO_Init(handle)  == COMPONENT_ERROR )
 8003330:	6838      	ldr	r0, [r7, #0]
 8003332:	f000 f80d 	bl	8003350 <BSP_LIS2MDL_MAGNETO_Init>
 8003336:	4603      	mov	r3, r0
 8003338:	2b01      	cmp	r3, #1
 800333a:	d103      	bne.n	8003344 <BSP_MAGNETO_Init+0x3e>
      {
        return COMPONENT_ERROR;
 800333c:	2301      	movs	r3, #1
 800333e:	e003      	b.n	8003348 <BSP_MAGNETO_Init+0x42>
      break;
 8003340:	bf00      	nop
 8003342:	e000      	b.n	8003346 <BSP_MAGNETO_Init+0x40>
      }
      break;
 8003344:	bf00      	nop
    }
  }

  return COMPONENT_OK;
 8003346:	2300      	movs	r3, #0
}
 8003348:	4618      	mov	r0, r3
 800334a:	3708      	adds	r7, #8
 800334c:	46bd      	mov	sp, r7
 800334e:	bd80      	pop	{r7, pc}

08003350 <BSP_LIS2MDL_MAGNETO_Init>:


static DrvStatusTypeDef BSP_LIS2MDL_MAGNETO_Init( void **handle )
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b084      	sub	sp, #16
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
  MAGNETO_Drv_t *driver = NULL;
 8003358:	2300      	movs	r3, #0
 800335a:	60fb      	str	r3, [r7, #12]

  if(MAGNETO_SensorHandle[ LIS2MDL_M_0 ].isInitialized == 1)
 800335c:	4b2e      	ldr	r3, [pc, #184]	; (8003418 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 800335e:	795b      	ldrb	r3, [r3, #5]
 8003360:	2b01      	cmp	r3, #1
 8003362:	d101      	bne.n	8003368 <BSP_LIS2MDL_MAGNETO_Init+0x18>
  {
    /* We have reached the max num of instance for this component */
    return COMPONENT_ERROR;
 8003364:	2301      	movs	r3, #1
 8003366:	e053      	b.n	8003410 <BSP_LIS2MDL_MAGNETO_Init+0xc0>
//  {
//    return COMPONENT_ERROR;
//  }

  /* Setup sensor handle. */
  MAGNETO_SensorHandle[ LIS2MDL_M_0 ].who_am_i      = LIS2MDL_MAG_WHO_AM_I_VALUE;
 8003368:	4b2b      	ldr	r3, [pc, #172]	; (8003418 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 800336a:	2240      	movs	r2, #64	; 0x40
 800336c:	701a      	strb	r2, [r3, #0]
  MAGNETO_SensorHandle[ LIS2MDL_M_0 ].ifType        = 1;                                        /* Matteo - 300417 - Added for SPI interface */
 800336e:	4b2a      	ldr	r3, [pc, #168]	; (8003418 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 8003370:	2201      	movs	r2, #1
 8003372:	705a      	strb	r2, [r3, #1]
  MAGNETO_SensorHandle[ LIS2MDL_M_0 ].address       = LIS2MDL_MAG_I2C_ADDRESS;
 8003374:	4b28      	ldr	r3, [pc, #160]	; (8003418 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 8003376:	223c      	movs	r2, #60	; 0x3c
 8003378:	709a      	strb	r2, [r3, #2]
  MAGNETO_SensorHandle[ LIS2MDL_M_0 ].spiDevice     = LIS2MDL;
 800337a:	4b27      	ldr	r3, [pc, #156]	; (8003418 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 800337c:	2201      	movs	r2, #1
 800337e:	70da      	strb	r2, [r3, #3]
  MAGNETO_SensorHandle[ LIS2MDL_M_0 ].instance      = LIS2MDL_M_0;
 8003380:	4b25      	ldr	r3, [pc, #148]	; (8003418 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 8003382:	2200      	movs	r2, #0
 8003384:	711a      	strb	r2, [r3, #4]
  MAGNETO_SensorHandle[ LIS2MDL_M_0 ].isInitialized = 0;
 8003386:	4b24      	ldr	r3, [pc, #144]	; (8003418 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 8003388:	2200      	movs	r2, #0
 800338a:	715a      	strb	r2, [r3, #5]
  MAGNETO_SensorHandle[ LIS2MDL_M_0 ].isEnabled     = 0;
 800338c:	4b22      	ldr	r3, [pc, #136]	; (8003418 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 800338e:	2200      	movs	r2, #0
 8003390:	719a      	strb	r2, [r3, #6]
  MAGNETO_SensorHandle[ LIS2MDL_M_0 ].isCombo       = 0;                                        /* Matteo - 300417 - Changed to from 1 to 0 for LIS2MDL */
 8003392:	4b21      	ldr	r3, [pc, #132]	; (8003418 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 8003394:	2200      	movs	r2, #0
 8003396:	71da      	strb	r2, [r3, #7]
  MAGNETO_SensorHandle[ LIS2MDL_M_0 ].pData         = ( void * )&MAGNETO_Data[ LIS2MDL_M_0 ];
 8003398:	4b1f      	ldr	r3, [pc, #124]	; (8003418 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 800339a:	4a20      	ldr	r2, [pc, #128]	; (800341c <BSP_LIS2MDL_MAGNETO_Init+0xcc>)
 800339c:	609a      	str	r2, [r3, #8]
  MAGNETO_SensorHandle[ LIS2MDL_M_0 ].pVTable       = ( void * )&LIS2MDLDrv;
 800339e:	4b1e      	ldr	r3, [pc, #120]	; (8003418 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 80033a0:	4a1f      	ldr	r2, [pc, #124]	; (8003420 <BSP_LIS2MDL_MAGNETO_Init+0xd0>)
 80033a2:	60da      	str	r2, [r3, #12]
  //MAGNETO_SensorHandle[ LIS2MDL_M_0 ].pVTable       = ( void * )&LSM303AGR_M_Drv;
  MAGNETO_SensorHandle[ LIS2MDL_M_0 ].pExtVTable    = 0;
 80033a4:	4b1c      	ldr	r3, [pc, #112]	; (8003418 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 80033a6:	2200      	movs	r2, #0
 80033a8:	611a      	str	r2, [r3, #16]

  MAGNETO_Data[ LIS2MDL_M_0 ].pComponentData = ( void * )&LIS2MDL_M_0_Data;
 80033aa:	4b1c      	ldr	r3, [pc, #112]	; (800341c <BSP_LIS2MDL_MAGNETO_Init+0xcc>)
 80033ac:	4a1d      	ldr	r2, [pc, #116]	; (8003424 <BSP_LIS2MDL_MAGNETO_Init+0xd4>)
 80033ae:	601a      	str	r2, [r3, #0]
  MAGNETO_Data[ LIS2MDL_M_0 ].pExtData       = 0;
 80033b0:	4b1a      	ldr	r3, [pc, #104]	; (800341c <BSP_LIS2MDL_MAGNETO_Init+0xcc>)
 80033b2:	2200      	movs	r2, #0
 80033b4:	605a      	str	r2, [r3, #4]

  *handle = (void *)&MAGNETO_SensorHandle[ LIS2MDL_M_0 ];
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	4a17      	ldr	r2, [pc, #92]	; (8003418 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 80033ba:	601a      	str	r2, [r3, #0]

  driver = ( MAGNETO_Drv_t * )((DrvContextTypeDef *)(*handle))->pVTable;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	68db      	ldr	r3, [r3, #12]
 80033c2:	60fb      	str	r3, [r7, #12]

  if ( driver->Init == NULL )
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d10b      	bne.n	80033e4 <BSP_LIS2MDL_MAGNETO_Init+0x94>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	2214      	movs	r2, #20
 80033d2:	2100      	movs	r1, #0
 80033d4:	4618      	mov	r0, r3
 80033d6:	f00d fbd7 	bl	8010b88 <memset>
    *handle = NULL;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	2200      	movs	r2, #0
 80033de:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 80033e0:	2301      	movs	r3, #1
 80033e2:	e015      	b.n	8003410 <BSP_LIS2MDL_MAGNETO_Init+0xc0>
  }

  if ( driver->Init( (DrvContextTypeDef *)(*handle) ) == COMPONENT_ERROR )
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	687a      	ldr	r2, [r7, #4]
 80033ea:	6812      	ldr	r2, [r2, #0]
 80033ec:	4610      	mov	r0, r2
 80033ee:	4798      	blx	r3
 80033f0:	4603      	mov	r3, r0
 80033f2:	2b01      	cmp	r3, #1
 80033f4:	d10b      	bne.n	800340e <BSP_LIS2MDL_MAGNETO_Init+0xbe>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	2214      	movs	r2, #20
 80033fc:	2100      	movs	r1, #0
 80033fe:	4618      	mov	r0, r3
 8003400:	f00d fbc2 	bl	8010b88 <memset>
    *handle = NULL;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2200      	movs	r2, #0
 8003408:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 800340a:	2301      	movs	r3, #1
 800340c:	e000      	b.n	8003410 <BSP_LIS2MDL_MAGNETO_Init+0xc0>
  }

  return COMPONENT_OK;
 800340e:	2300      	movs	r3, #0
}
 8003410:	4618      	mov	r0, r3
 8003412:	3710      	adds	r7, #16
 8003414:	46bd      	mov	sp, r7
 8003416:	bd80      	pop	{r7, pc}
 8003418:	20000550 	.word	0x20000550
 800341c:	20000564 	.word	0x20000564
 8003420:	2000000c 	.word	0x2000000c
 8003424:	2000056c 	.word	0x2000056c

08003428 <BSP_MAGNETO_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_MAGNETO_Sensor_Enable( void *handle )
{
 8003428:	b580      	push	{r7, lr}
 800342a:	b084      	sub	sp, #16
 800342c:	af00      	add	r7, sp, #0
 800342e:	6078      	str	r0, [r7, #4]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	60fb      	str	r3, [r7, #12]
  MAGNETO_Drv_t *driver = NULL;
 8003434:	2300      	movs	r3, #0
 8003436:	60bb      	str	r3, [r7, #8]

  if(ctx == NULL)
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	2b00      	cmp	r3, #0
 800343c:	d101      	bne.n	8003442 <BSP_MAGNETO_Sensor_Enable+0x1a>
  {
    return COMPONENT_ERROR;
 800343e:	2301      	movs	r3, #1
 8003440:	e012      	b.n	8003468 <BSP_MAGNETO_Sensor_Enable+0x40>
  }

  driver = ( MAGNETO_Drv_t * )ctx->pVTable;
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	68db      	ldr	r3, [r3, #12]
 8003446:	60bb      	str	r3, [r7, #8]

  if ( driver->Sensor_Enable == NULL )
 8003448:	68bb      	ldr	r3, [r7, #8]
 800344a:	689b      	ldr	r3, [r3, #8]
 800344c:	2b00      	cmp	r3, #0
 800344e:	d101      	bne.n	8003454 <BSP_MAGNETO_Sensor_Enable+0x2c>
  {
    return COMPONENT_ERROR;
 8003450:	2301      	movs	r3, #1
 8003452:	e009      	b.n	8003468 <BSP_MAGNETO_Sensor_Enable+0x40>
  }

  if ( driver->Sensor_Enable( ctx ) == COMPONENT_ERROR )
 8003454:	68bb      	ldr	r3, [r7, #8]
 8003456:	689b      	ldr	r3, [r3, #8]
 8003458:	68f8      	ldr	r0, [r7, #12]
 800345a:	4798      	blx	r3
 800345c:	4603      	mov	r3, r0
 800345e:	2b01      	cmp	r3, #1
 8003460:	d101      	bne.n	8003466 <BSP_MAGNETO_Sensor_Enable+0x3e>
  {
    return COMPONENT_ERROR;
 8003462:	2301      	movs	r3, #1
 8003464:	e000      	b.n	8003468 <BSP_MAGNETO_Sensor_Enable+0x40>
  }

  return COMPONENT_OK;
 8003466:	2300      	movs	r3, #0
}
 8003468:	4618      	mov	r0, r3
 800346a:	3710      	adds	r7, #16
 800346c:	46bd      	mov	sp, r7
 800346e:	bd80      	pop	{r7, pc}

08003470 <BSP_MAGNETO_Get_Axes>:
 * @param magnetic_field pointer where the values of the axes are written [mgauss]
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_MAGNETO_Get_Axes( void *handle, SensorAxes_t *magnetic_field )
{
 8003470:	b580      	push	{r7, lr}
 8003472:	b084      	sub	sp, #16
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
 8003478:	6039      	str	r1, [r7, #0]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	60fb      	str	r3, [r7, #12]
  MAGNETO_Drv_t *driver = NULL;
 800347e:	2300      	movs	r3, #0
 8003480:	60bb      	str	r3, [r7, #8]

  if(ctx == NULL)
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	2b00      	cmp	r3, #0
 8003486:	d101      	bne.n	800348c <BSP_MAGNETO_Get_Axes+0x1c>
  {
    return COMPONENT_ERROR;
 8003488:	2301      	movs	r3, #1
 800348a:	e018      	b.n	80034be <BSP_MAGNETO_Get_Axes+0x4e>
  }

  driver = ( MAGNETO_Drv_t * )ctx->pVTable;
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	68db      	ldr	r3, [r3, #12]
 8003490:	60bb      	str	r3, [r7, #8]

  if ( magnetic_field == NULL )
 8003492:	683b      	ldr	r3, [r7, #0]
 8003494:	2b00      	cmp	r3, #0
 8003496:	d101      	bne.n	800349c <BSP_MAGNETO_Get_Axes+0x2c>
  {
    return COMPONENT_ERROR;
 8003498:	2301      	movs	r3, #1
 800349a:	e010      	b.n	80034be <BSP_MAGNETO_Get_Axes+0x4e>
  }
  if ( driver->Get_Axes == NULL )
 800349c:	68bb      	ldr	r3, [r7, #8]
 800349e:	699b      	ldr	r3, [r3, #24]
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d101      	bne.n	80034a8 <BSP_MAGNETO_Get_Axes+0x38>
  {
    return COMPONENT_ERROR;
 80034a4:	2301      	movs	r3, #1
 80034a6:	e00a      	b.n	80034be <BSP_MAGNETO_Get_Axes+0x4e>
  }
  if ( driver->Get_Axes( ctx, magnetic_field ) == COMPONENT_ERROR )
 80034a8:	68bb      	ldr	r3, [r7, #8]
 80034aa:	699b      	ldr	r3, [r3, #24]
 80034ac:	6839      	ldr	r1, [r7, #0]
 80034ae:	68f8      	ldr	r0, [r7, #12]
 80034b0:	4798      	blx	r3
 80034b2:	4603      	mov	r3, r0
 80034b4:	2b01      	cmp	r3, #1
 80034b6:	d101      	bne.n	80034bc <BSP_MAGNETO_Get_Axes+0x4c>
  {
    return COMPONENT_ERROR;
 80034b8:	2301      	movs	r3, #1
 80034ba:	e000      	b.n	80034be <BSP_MAGNETO_Get_Axes+0x4e>
  }

  return COMPONENT_OK;
 80034bc:	2300      	movs	r3, #0
}
 80034be:	4618      	mov	r0, r3
 80034c0:	3710      	adds	r7, #16
 80034c2:	46bd      	mov	sp, r7
 80034c4:	bd80      	pop	{r7, pc}

080034c6 <BSP_PRESSURE_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_PRESSURE_Init( PRESSURE_ID_t id, void **handle )
{
 80034c6:	b580      	push	{r7, lr}
 80034c8:	b082      	sub	sp, #8
 80034ca:	af00      	add	r7, sp, #0
 80034cc:	4603      	mov	r3, r0
 80034ce:	6039      	str	r1, [r7, #0]
 80034d0:	71fb      	strb	r3, [r7, #7]
  *handle = NULL;
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	2200      	movs	r2, #0
 80034d6:	601a      	str	r2, [r3, #0]

  switch(id)
 80034d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d007      	beq.n	80034f0 <BSP_PRESSURE_Init+0x2a>
  {
    case PRESSURE_SENSORS_AUTO:
    default:
    {
      /* Try to init the LPS22HB first */
      if( BSP_LPS22HB_PRESSURE_Init(handle) == COMPONENT_ERROR )
 80034e0:	6838      	ldr	r0, [r7, #0]
 80034e2:	f000 f815 	bl	8003510 <BSP_LPS22HB_PRESSURE_Init>
 80034e6:	4603      	mov	r3, r0
 80034e8:	2b01      	cmp	r3, #1
 80034ea:	d109      	bne.n	8003500 <BSP_PRESSURE_Init+0x3a>
      {
        return COMPONENT_ERROR;
 80034ec:	2301      	movs	r3, #1
 80034ee:	e00b      	b.n	8003508 <BSP_PRESSURE_Init+0x42>
      }
      break;
    }
    case LPS22HB_P_0:
    {
      if( BSP_LPS22HB_PRESSURE_Init(handle) == COMPONENT_ERROR )
 80034f0:	6838      	ldr	r0, [r7, #0]
 80034f2:	f000 f80d 	bl	8003510 <BSP_LPS22HB_PRESSURE_Init>
 80034f6:	4603      	mov	r3, r0
 80034f8:	2b01      	cmp	r3, #1
 80034fa:	d103      	bne.n	8003504 <BSP_PRESSURE_Init+0x3e>
      {
        return COMPONENT_ERROR;
 80034fc:	2301      	movs	r3, #1
 80034fe:	e003      	b.n	8003508 <BSP_PRESSURE_Init+0x42>
      break;
 8003500:	bf00      	nop
 8003502:	e000      	b.n	8003506 <BSP_PRESSURE_Init+0x40>
      }
      break;
 8003504:	bf00      	nop
    }
  }

  return COMPONENT_OK;
 8003506:	2300      	movs	r3, #0
}
 8003508:	4618      	mov	r0, r3
 800350a:	3708      	adds	r7, #8
 800350c:	46bd      	mov	sp, r7
 800350e:	bd80      	pop	{r7, pc}

08003510 <BSP_LPS22HB_PRESSURE_Init>:


static DrvStatusTypeDef BSP_LPS22HB_PRESSURE_Init( void **handle )
{
 8003510:	b580      	push	{r7, lr}
 8003512:	b084      	sub	sp, #16
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
  PRESSURE_Drv_t *driver = NULL;
 8003518:	2300      	movs	r3, #0
 800351a:	60fb      	str	r3, [r7, #12]
  uint8_t data = 0x01;
 800351c:	2301      	movs	r3, #1
 800351e:	72fb      	strb	r3, [r7, #11]
  
  if(PRESSURE_SensorHandle[ LPS22HB_P_0 ].isInitialized == 1)
 8003520:	4b52      	ldr	r3, [pc, #328]	; (800366c <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8003522:	795b      	ldrb	r3, [r3, #5]
 8003524:	2b01      	cmp	r3, #1
 8003526:	d101      	bne.n	800352c <BSP_LPS22HB_PRESSURE_Init+0x1c>
  {
    /* We have reached the max num of instance for this component */
    return COMPONENT_ERROR;
 8003528:	2301      	movs	r3, #1
 800352a:	e09b      	b.n	8003664 <BSP_LPS22HB_PRESSURE_Init+0x154>
  }
  
  if ( Sensor_IO_SPI_Init() == COMPONENT_ERROR )
 800352c:	f7ff f83a 	bl	80025a4 <Sensor_IO_SPI_Init>
 8003530:	4603      	mov	r3, r0
 8003532:	2b01      	cmp	r3, #1
 8003534:	d101      	bne.n	800353a <BSP_LPS22HB_PRESSURE_Init+0x2a>
  {
    return COMPONENT_ERROR;
 8003536:	2301      	movs	r3, #1
 8003538:	e094      	b.n	8003664 <BSP_LPS22HB_PRESSURE_Init+0x154>
  }
  
  /* Setup sensor handle. */
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].who_am_i      = LPS22HB_WHO_AM_I_VAL;
 800353a:	4b4c      	ldr	r3, [pc, #304]	; (800366c <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 800353c:	22b1      	movs	r2, #177	; 0xb1
 800353e:	701a      	strb	r2, [r3, #0]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].ifType        = 1; // SPI interface
 8003540:	4b4a      	ldr	r3, [pc, #296]	; (800366c <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8003542:	2201      	movs	r2, #1
 8003544:	705a      	strb	r2, [r3, #1]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].address       = LPS22HB_ADDRESS_HIGH;
 8003546:	4b49      	ldr	r3, [pc, #292]	; (800366c <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8003548:	22ba      	movs	r2, #186	; 0xba
 800354a:	709a      	strb	r2, [r3, #2]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].spiDevice     = LPS22HB;
 800354c:	4b47      	ldr	r3, [pc, #284]	; (800366c <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 800354e:	2202      	movs	r2, #2
 8003550:	70da      	strb	r2, [r3, #3]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].instance      = LPS22HB_P_0;
 8003552:	4b46      	ldr	r3, [pc, #280]	; (800366c <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8003554:	2200      	movs	r2, #0
 8003556:	711a      	strb	r2, [r3, #4]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].isInitialized = 0;
 8003558:	4b44      	ldr	r3, [pc, #272]	; (800366c <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 800355a:	2200      	movs	r2, #0
 800355c:	715a      	strb	r2, [r3, #5]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].isEnabled     = 0;
 800355e:	4b43      	ldr	r3, [pc, #268]	; (800366c <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8003560:	2200      	movs	r2, #0
 8003562:	719a      	strb	r2, [r3, #6]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].isCombo       = 1;
 8003564:	4b41      	ldr	r3, [pc, #260]	; (800366c <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8003566:	2201      	movs	r2, #1
 8003568:	71da      	strb	r2, [r3, #7]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].pData         = ( void * )&PRESSURE_Data[ LPS22HB_P_0 ];
 800356a:	4b40      	ldr	r3, [pc, #256]	; (800366c <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 800356c:	4a40      	ldr	r2, [pc, #256]	; (8003670 <BSP_LPS22HB_PRESSURE_Init+0x160>)
 800356e:	609a      	str	r2, [r3, #8]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].pVTable       = ( void * )&LPS22HB_P_Drv;
 8003570:	4b3e      	ldr	r3, [pc, #248]	; (800366c <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8003572:	4a40      	ldr	r2, [pc, #256]	; (8003674 <BSP_LPS22HB_PRESSURE_Init+0x164>)
 8003574:	60da      	str	r2, [r3, #12]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].pExtVTable    = 0;
 8003576:	4b3d      	ldr	r3, [pc, #244]	; (800366c <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8003578:	2200      	movs	r2, #0
 800357a:	611a      	str	r2, [r3, #16]
      
  LPS22HB_P_0_Data.comboData = &LPS22HB_Combo_Data[0];
 800357c:	4b3e      	ldr	r3, [pc, #248]	; (8003678 <BSP_LPS22HB_PRESSURE_Init+0x168>)
 800357e:	4a3f      	ldr	r2, [pc, #252]	; (800367c <BSP_LPS22HB_PRESSURE_Init+0x16c>)
 8003580:	601a      	str	r2, [r3, #0]
  PRESSURE_Data[ LPS22HB_P_0 ].pComponentData = ( void * )&LPS22HB_P_0_Data;
 8003582:	4b3b      	ldr	r3, [pc, #236]	; (8003670 <BSP_LPS22HB_PRESSURE_Init+0x160>)
 8003584:	4a3c      	ldr	r2, [pc, #240]	; (8003678 <BSP_LPS22HB_PRESSURE_Init+0x168>)
 8003586:	601a      	str	r2, [r3, #0]
  PRESSURE_Data[ LPS22HB_P_0 ].pExtData       = 0;
 8003588:	4b39      	ldr	r3, [pc, #228]	; (8003670 <BSP_LPS22HB_PRESSURE_Init+0x160>)
 800358a:	2200      	movs	r2, #0
 800358c:	605a      	str	r2, [r3, #4]
      
  *handle = (void *)&PRESSURE_SensorHandle[ LPS22HB_P_0 ];
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	4a36      	ldr	r2, [pc, #216]	; (800366c <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8003592:	601a      	str	r2, [r3, #0]
  
  Sensor_IO_SPI_CS_Init(*handle);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	4618      	mov	r0, r3
 800359a:	f7ff f90b 	bl	80027b4 <Sensor_IO_SPI_CS_Init>
  
  if(LPS22HB_Combo_Data[0].isTempInitialized == 0)
 800359e:	4b37      	ldr	r3, [pc, #220]	; (800367c <BSP_LPS22HB_PRESSURE_Init+0x16c>)
 80035a0:	785b      	ldrb	r3, [r3, #1]
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d129      	bne.n	80035fa <BSP_LPS22HB_PRESSURE_Init+0xea>
  {
    // SPI Serial Interface Mode selection --> 3Wires
    if( Sensor_IO_Write(*handle, LPS22HB_CTRL_REG1, &data, 1) )
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6818      	ldr	r0, [r3, #0]
 80035aa:	f107 020b 	add.w	r2, r7, #11
 80035ae:	2301      	movs	r3, #1
 80035b0:	2110      	movs	r1, #16
 80035b2:	f7ff f97f 	bl	80028b4 <Sensor_IO_Write>
 80035b6:	4603      	mov	r3, r0
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d001      	beq.n	80035c0 <BSP_LPS22HB_PRESSURE_Init+0xb0>
    {
      return COMPONENT_ERROR;
 80035bc:	2301      	movs	r3, #1
 80035be:	e051      	b.n	8003664 <BSP_LPS22HB_PRESSURE_Init+0x154>
    }
    
    if(LPS22HB_SwResetAndMemoryBoot(*handle))
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	4618      	mov	r0, r3
 80035c6:	f000 ffc4 	bl	8004552 <LPS22HB_SwResetAndMemoryBoot>
 80035ca:	4603      	mov	r3, r0
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d001      	beq.n	80035d4 <BSP_LPS22HB_PRESSURE_Init+0xc4>
    {
      return COMPONENT_ERROR;
 80035d0:	2301      	movs	r3, #1
 80035d2:	e047      	b.n	8003664 <BSP_LPS22HB_PRESSURE_Init+0x154>
    }
    
    HAL_Delay(1000);
 80035d4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80035d8:	f007 f9d8 	bl	800a98c <HAL_Delay>
    
    data = 0x01;
 80035dc:	2301      	movs	r3, #1
 80035de:	72fb      	strb	r3, [r7, #11]
    
    if( Sensor_IO_Write(*handle, LPS22HB_CTRL_REG1, &data, 1) )
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6818      	ldr	r0, [r3, #0]
 80035e4:	f107 020b 	add.w	r2, r7, #11
 80035e8:	2301      	movs	r3, #1
 80035ea:	2110      	movs	r1, #16
 80035ec:	f7ff f962 	bl	80028b4 <Sensor_IO_Write>
 80035f0:	4603      	mov	r3, r0
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d001      	beq.n	80035fa <BSP_LPS22HB_PRESSURE_Init+0xea>
    {
      return COMPONENT_ERROR;
 80035f6:	2301      	movs	r3, #1
 80035f8:	e034      	b.n	8003664 <BSP_LPS22HB_PRESSURE_Init+0x154>
    }
  }
  
  driver = ( PRESSURE_Drv_t * )((DrvContextTypeDef *)(*handle))->pVTable;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	68db      	ldr	r3, [r3, #12]
 8003600:	60fb      	str	r3, [r7, #12]
  
  if ( driver->Init == NULL )
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	2b00      	cmp	r3, #0
 8003608:	d10b      	bne.n	8003622 <BSP_LPS22HB_PRESSURE_Init+0x112>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	2214      	movs	r2, #20
 8003610:	2100      	movs	r1, #0
 8003612:	4618      	mov	r0, r3
 8003614:	f00d fab8 	bl	8010b88 <memset>
    *handle = NULL;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2200      	movs	r2, #0
 800361c:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 800361e:	2301      	movs	r3, #1
 8003620:	e020      	b.n	8003664 <BSP_LPS22HB_PRESSURE_Init+0x154>
  }
  
  if ( driver->Init( (DrvContextTypeDef *)(*handle) ) == COMPONENT_ERROR )
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	687a      	ldr	r2, [r7, #4]
 8003628:	6812      	ldr	r2, [r2, #0]
 800362a:	4610      	mov	r0, r2
 800362c:	4798      	blx	r3
 800362e:	4603      	mov	r3, r0
 8003630:	2b01      	cmp	r3, #1
 8003632:	d10b      	bne.n	800364c <BSP_LPS22HB_PRESSURE_Init+0x13c>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	2214      	movs	r2, #20
 800363a:	2100      	movs	r1, #0
 800363c:	4618      	mov	r0, r3
 800363e:	f00d faa3 	bl	8010b88 <memset>
    *handle = NULL;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	2200      	movs	r2, #0
 8003646:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 8003648:	2301      	movs	r3, #1
 800364a:	e00b      	b.n	8003664 <BSP_LPS22HB_PRESSURE_Init+0x154>
  }
  
  /* Disable I2C interface */
  if ( LPS22HB_Set_I2C( *handle, LPS22HB_DISABLE ) == LPS22HB_ERROR )
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	2100      	movs	r1, #0
 8003652:	4618      	mov	r0, r3
 8003654:	f000 ffd4 	bl	8004600 <LPS22HB_Set_I2C>
 8003658:	4603      	mov	r3, r0
 800365a:	2b01      	cmp	r3, #1
 800365c:	d101      	bne.n	8003662 <BSP_LPS22HB_PRESSURE_Init+0x152>
  {
    return COMPONENT_ERROR;
 800365e:	2301      	movs	r3, #1
 8003660:	e000      	b.n	8003664 <BSP_LPS22HB_PRESSURE_Init+0x154>
  }

  return COMPONENT_OK;
 8003662:	2300      	movs	r3, #0
}
 8003664:	4618      	mov	r0, r3
 8003666:	3710      	adds	r7, #16
 8003668:	46bd      	mov	sp, r7
 800366a:	bd80      	pop	{r7, pc}
 800366c:	20000570 	.word	0x20000570
 8003670:	20000584 	.word	0x20000584
 8003674:	20000054 	.word	0x20000054
 8003678:	2000058c 	.word	0x2000058c
 800367c:	20001168 	.word	0x20001168

08003680 <BSP_PRESSURE_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_PRESSURE_Sensor_Enable( void *handle )
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b084      	sub	sp, #16
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	60fb      	str	r3, [r7, #12]
  PRESSURE_Drv_t *driver = NULL;
 800368c:	2300      	movs	r3, #0
 800368e:	60bb      	str	r3, [r7, #8]

  if(ctx == NULL)
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	2b00      	cmp	r3, #0
 8003694:	d101      	bne.n	800369a <BSP_PRESSURE_Sensor_Enable+0x1a>
  {
    return COMPONENT_ERROR;
 8003696:	2301      	movs	r3, #1
 8003698:	e012      	b.n	80036c0 <BSP_PRESSURE_Sensor_Enable+0x40>
  }

  driver = ( PRESSURE_Drv_t * )ctx->pVTable;
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	68db      	ldr	r3, [r3, #12]
 800369e:	60bb      	str	r3, [r7, #8]

  if ( driver->Sensor_Enable == NULL )
 80036a0:	68bb      	ldr	r3, [r7, #8]
 80036a2:	689b      	ldr	r3, [r3, #8]
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d101      	bne.n	80036ac <BSP_PRESSURE_Sensor_Enable+0x2c>
  {
    return COMPONENT_ERROR;
 80036a8:	2301      	movs	r3, #1
 80036aa:	e009      	b.n	80036c0 <BSP_PRESSURE_Sensor_Enable+0x40>
  }

  if ( driver->Sensor_Enable( ctx ) == COMPONENT_ERROR )
 80036ac:	68bb      	ldr	r3, [r7, #8]
 80036ae:	689b      	ldr	r3, [r3, #8]
 80036b0:	68f8      	ldr	r0, [r7, #12]
 80036b2:	4798      	blx	r3
 80036b4:	4603      	mov	r3, r0
 80036b6:	2b01      	cmp	r3, #1
 80036b8:	d101      	bne.n	80036be <BSP_PRESSURE_Sensor_Enable+0x3e>
  {
    return COMPONENT_ERROR;
 80036ba:	2301      	movs	r3, #1
 80036bc:	e000      	b.n	80036c0 <BSP_PRESSURE_Sensor_Enable+0x40>
  }

  return COMPONENT_OK;
 80036be:	2300      	movs	r3, #0
}
 80036c0:	4618      	mov	r0, r3
 80036c2:	3710      	adds	r7, #16
 80036c4:	46bd      	mov	sp, r7
 80036c6:	bd80      	pop	{r7, pc}

080036c8 <BSP_PRESSURE_Get_Press>:
 * @param pressure pointer where the value is written [hPa]
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_PRESSURE_Get_Press( void *handle, float *pressure )
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b084      	sub	sp, #16
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
 80036d0:	6039      	str	r1, [r7, #0]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	60fb      	str	r3, [r7, #12]
  PRESSURE_Drv_t *driver = NULL;
 80036d6:	2300      	movs	r3, #0
 80036d8:	60bb      	str	r3, [r7, #8]

  if(ctx == NULL)
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d101      	bne.n	80036e4 <BSP_PRESSURE_Get_Press+0x1c>
  {
    return COMPONENT_ERROR;
 80036e0:	2301      	movs	r3, #1
 80036e2:	e018      	b.n	8003716 <BSP_PRESSURE_Get_Press+0x4e>
  }

  driver = ( PRESSURE_Drv_t * )ctx->pVTable;
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	68db      	ldr	r3, [r3, #12]
 80036e8:	60bb      	str	r3, [r7, #8]

  if ( pressure == NULL )
 80036ea:	683b      	ldr	r3, [r7, #0]
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d101      	bne.n	80036f4 <BSP_PRESSURE_Get_Press+0x2c>
  {
    return COMPONENT_ERROR;
 80036f0:	2301      	movs	r3, #1
 80036f2:	e010      	b.n	8003716 <BSP_PRESSURE_Get_Press+0x4e>
  }
  if ( driver->Get_Press == NULL )
 80036f4:	68bb      	ldr	r3, [r7, #8]
 80036f6:	699b      	ldr	r3, [r3, #24]
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d101      	bne.n	8003700 <BSP_PRESSURE_Get_Press+0x38>
  {
    return COMPONENT_ERROR;
 80036fc:	2301      	movs	r3, #1
 80036fe:	e00a      	b.n	8003716 <BSP_PRESSURE_Get_Press+0x4e>
  }
  if ( driver->Get_Press( ctx, pressure ) == COMPONENT_ERROR )
 8003700:	68bb      	ldr	r3, [r7, #8]
 8003702:	699b      	ldr	r3, [r3, #24]
 8003704:	6839      	ldr	r1, [r7, #0]
 8003706:	68f8      	ldr	r0, [r7, #12]
 8003708:	4798      	blx	r3
 800370a:	4603      	mov	r3, r0
 800370c:	2b01      	cmp	r3, #1
 800370e:	d101      	bne.n	8003714 <BSP_PRESSURE_Get_Press+0x4c>
  {
    return COMPONENT_ERROR;
 8003710:	2301      	movs	r3, #1
 8003712:	e000      	b.n	8003716 <BSP_PRESSURE_Get_Press+0x4e>
  }

  return COMPONENT_OK;
 8003714:	2300      	movs	r3, #0
}
 8003716:	4618      	mov	r0, r3
 8003718:	3710      	adds	r7, #16
 800371a:	46bd      	mov	sp, r7
 800371c:	bd80      	pop	{r7, pc}

0800371e <BSP_TEMPERATURE_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_TEMPERATURE_Init( TEMPERATURE_ID_t id, void **handle )
{
 800371e:	b580      	push	{r7, lr}
 8003720:	b082      	sub	sp, #8
 8003722:	af00      	add	r7, sp, #0
 8003724:	4603      	mov	r3, r0
 8003726:	6039      	str	r1, [r7, #0]
 8003728:	71fb      	strb	r3, [r7, #7]

  *handle = NULL;
 800372a:	683b      	ldr	r3, [r7, #0]
 800372c:	2200      	movs	r2, #0
 800372e:	601a      	str	r2, [r3, #0]
  
  if( BSP_LPS22HB_TEMPERATURE_Init(handle) == COMPONENT_ERROR )
 8003730:	6838      	ldr	r0, [r7, #0]
 8003732:	f000 f80b 	bl	800374c <BSP_LPS22HB_TEMPERATURE_Init>
 8003736:	4603      	mov	r3, r0
 8003738:	2b01      	cmp	r3, #1
 800373a:	d101      	bne.n	8003740 <BSP_TEMPERATURE_Init+0x22>
        {
          return COMPONENT_ERROR;
 800373c:	2301      	movs	r3, #1
 800373e:	e000      	b.n	8003742 <BSP_TEMPERATURE_Init+0x24>
  }
      
  return COMPONENT_OK;
 8003740:	2300      	movs	r3, #0
}
 8003742:	4618      	mov	r0, r3
 8003744:	3708      	adds	r7, #8
 8003746:	46bd      	mov	sp, r7
 8003748:	bd80      	pop	{r7, pc}
	...

0800374c <BSP_LPS22HB_TEMPERATURE_Init>:



static DrvStatusTypeDef BSP_LPS22HB_TEMPERATURE_Init( void **handle )
{
 800374c:	b580      	push	{r7, lr}
 800374e:	b084      	sub	sp, #16
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
  TEMPERATURE_Drv_t *driver = NULL;
 8003754:	2300      	movs	r3, #0
 8003756:	60fb      	str	r3, [r7, #12]
  uint8_t data = 0x01;
 8003758:	2301      	movs	r3, #1
 800375a:	72fb      	strb	r3, [r7, #11]
  
  if(TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].isInitialized == 1)
 800375c:	4b4c      	ldr	r3, [pc, #304]	; (8003890 <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 800375e:	795b      	ldrb	r3, [r3, #5]
 8003760:	2b01      	cmp	r3, #1
 8003762:	d101      	bne.n	8003768 <BSP_LPS22HB_TEMPERATURE_Init+0x1c>
  {
    /* We have reached the max num of instance for this component */
    return COMPONENT_ERROR;
 8003764:	2301      	movs	r3, #1
 8003766:	e08f      	b.n	8003888 <BSP_LPS22HB_TEMPERATURE_Init+0x13c>
  }
  
  if ( Sensor_IO_SPI_Init() == COMPONENT_ERROR )
 8003768:	f7fe ff1c 	bl	80025a4 <Sensor_IO_SPI_Init>
 800376c:	4603      	mov	r3, r0
 800376e:	2b01      	cmp	r3, #1
 8003770:	d101      	bne.n	8003776 <BSP_LPS22HB_TEMPERATURE_Init+0x2a>
  {
    return COMPONENT_ERROR;
 8003772:	2301      	movs	r3, #1
 8003774:	e088      	b.n	8003888 <BSP_LPS22HB_TEMPERATURE_Init+0x13c>
  }
  
  /* Setup sensor handle. */
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].who_am_i      = LPS22HB_WHO_AM_I_VAL;
 8003776:	4b46      	ldr	r3, [pc, #280]	; (8003890 <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 8003778:	22b1      	movs	r2, #177	; 0xb1
 800377a:	701a      	strb	r2, [r3, #0]
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].ifType        = 1; // SPI interface
 800377c:	4b44      	ldr	r3, [pc, #272]	; (8003890 <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 800377e:	2201      	movs	r2, #1
 8003780:	705a      	strb	r2, [r3, #1]
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].address       = LPS22HB_ADDRESS_HIGH;
 8003782:	4b43      	ldr	r3, [pc, #268]	; (8003890 <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 8003784:	22ba      	movs	r2, #186	; 0xba
 8003786:	709a      	strb	r2, [r3, #2]
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].spiDevice     = LPS22HB;
 8003788:	4b41      	ldr	r3, [pc, #260]	; (8003890 <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 800378a:	2202      	movs	r2, #2
 800378c:	70da      	strb	r2, [r3, #3]
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].instance      = LPS22HB_T_0;
 800378e:	4b40      	ldr	r3, [pc, #256]	; (8003890 <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 8003790:	2200      	movs	r2, #0
 8003792:	711a      	strb	r2, [r3, #4]
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].isInitialized = 0;
 8003794:	4b3e      	ldr	r3, [pc, #248]	; (8003890 <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 8003796:	2200      	movs	r2, #0
 8003798:	715a      	strb	r2, [r3, #5]
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].isEnabled     = 0;
 800379a:	4b3d      	ldr	r3, [pc, #244]	; (8003890 <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 800379c:	2200      	movs	r2, #0
 800379e:	719a      	strb	r2, [r3, #6]
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].isCombo       = 1;
 80037a0:	4b3b      	ldr	r3, [pc, #236]	; (8003890 <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 80037a2:	2201      	movs	r2, #1
 80037a4:	71da      	strb	r2, [r3, #7]
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].pData         = ( void * )&TEMPERATURE_Data[ LPS22HB_T_0 ];
 80037a6:	4b3a      	ldr	r3, [pc, #232]	; (8003890 <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 80037a8:	4a3a      	ldr	r2, [pc, #232]	; (8003894 <BSP_LPS22HB_TEMPERATURE_Init+0x148>)
 80037aa:	609a      	str	r2, [r3, #8]
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].pVTable       = ( void * )&LPS22HB_T_Drv;
 80037ac:	4b38      	ldr	r3, [pc, #224]	; (8003890 <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 80037ae:	4a3a      	ldr	r2, [pc, #232]	; (8003898 <BSP_LPS22HB_TEMPERATURE_Init+0x14c>)
 80037b0:	60da      	str	r2, [r3, #12]
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].pExtVTable    = 0;
 80037b2:	4b37      	ldr	r3, [pc, #220]	; (8003890 <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 80037b4:	2200      	movs	r2, #0
 80037b6:	611a      	str	r2, [r3, #16]
      
  LPS22HB_T_0_Data.comboData = &LPS22HB_Combo_Data[0];
 80037b8:	4b38      	ldr	r3, [pc, #224]	; (800389c <BSP_LPS22HB_TEMPERATURE_Init+0x150>)
 80037ba:	4a39      	ldr	r2, [pc, #228]	; (80038a0 <BSP_LPS22HB_TEMPERATURE_Init+0x154>)
 80037bc:	601a      	str	r2, [r3, #0]
  TEMPERATURE_Data[ LPS22HB_T_0 ].pComponentData = ( void * )&LPS22HB_T_0_Data;
 80037be:	4b35      	ldr	r3, [pc, #212]	; (8003894 <BSP_LPS22HB_TEMPERATURE_Init+0x148>)
 80037c0:	4a36      	ldr	r2, [pc, #216]	; (800389c <BSP_LPS22HB_TEMPERATURE_Init+0x150>)
 80037c2:	601a      	str	r2, [r3, #0]
  TEMPERATURE_Data[ LPS22HB_T_0 ].pExtData       = 0;
 80037c4:	4b33      	ldr	r3, [pc, #204]	; (8003894 <BSP_LPS22HB_TEMPERATURE_Init+0x148>)
 80037c6:	2200      	movs	r2, #0
 80037c8:	605a      	str	r2, [r3, #4]
      
  *handle = (void *)&TEMPERATURE_SensorHandle[ LPS22HB_T_0 ];
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	4a30      	ldr	r2, [pc, #192]	; (8003890 <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 80037ce:	601a      	str	r2, [r3, #0]
  
  Sensor_IO_SPI_CS_Init(*handle);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	4618      	mov	r0, r3
 80037d6:	f7fe ffed 	bl	80027b4 <Sensor_IO_SPI_CS_Init>
  
  if(LPS22HB_Combo_Data[0].isPressInitialized == 0)
 80037da:	4b31      	ldr	r3, [pc, #196]	; (80038a0 <BSP_LPS22HB_TEMPERATURE_Init+0x154>)
 80037dc:	781b      	ldrb	r3, [r3, #0]
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d128      	bne.n	8003834 <BSP_LPS22HB_TEMPERATURE_Init+0xe8>
  { 
    // SPI Serial Interface Mode selection --> 3Wires
    if( Sensor_IO_Write(*handle, LPS22HB_CTRL_REG1, &data, 1) )
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	6818      	ldr	r0, [r3, #0]
 80037e6:	f107 020b 	add.w	r2, r7, #11
 80037ea:	2301      	movs	r3, #1
 80037ec:	2110      	movs	r1, #16
 80037ee:	f7ff f861 	bl	80028b4 <Sensor_IO_Write>
 80037f2:	4603      	mov	r3, r0
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d001      	beq.n	80037fc <BSP_LPS22HB_TEMPERATURE_Init+0xb0>
    {
      return COMPONENT_ERROR;
 80037f8:	2301      	movs	r3, #1
 80037fa:	e045      	b.n	8003888 <BSP_LPS22HB_TEMPERATURE_Init+0x13c>
    }
    
    if(LPS22HB_SwResetAndMemoryBoot(*handle))
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	4618      	mov	r0, r3
 8003802:	f000 fea6 	bl	8004552 <LPS22HB_SwResetAndMemoryBoot>
 8003806:	4603      	mov	r3, r0
 8003808:	2b00      	cmp	r3, #0
 800380a:	d001      	beq.n	8003810 <BSP_LPS22HB_TEMPERATURE_Init+0xc4>
    {
      return COMPONENT_ERROR;
 800380c:	2301      	movs	r3, #1
 800380e:	e03b      	b.n	8003888 <BSP_LPS22HB_TEMPERATURE_Init+0x13c>
    }
    
    HAL_Delay(100);
 8003810:	2064      	movs	r0, #100	; 0x64
 8003812:	f007 f8bb 	bl	800a98c <HAL_Delay>
    
    data = 0x01;
 8003816:	2301      	movs	r3, #1
 8003818:	72fb      	strb	r3, [r7, #11]
    
    if( Sensor_IO_Write(*handle, LPS22HB_CTRL_REG1, &data, 1) )
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6818      	ldr	r0, [r3, #0]
 800381e:	f107 020b 	add.w	r2, r7, #11
 8003822:	2301      	movs	r3, #1
 8003824:	2110      	movs	r1, #16
 8003826:	f7ff f845 	bl	80028b4 <Sensor_IO_Write>
 800382a:	4603      	mov	r3, r0
 800382c:	2b00      	cmp	r3, #0
 800382e:	d001      	beq.n	8003834 <BSP_LPS22HB_TEMPERATURE_Init+0xe8>
    {
      return COMPONENT_ERROR;
 8003830:	2301      	movs	r3, #1
 8003832:	e029      	b.n	8003888 <BSP_LPS22HB_TEMPERATURE_Init+0x13c>
    }
  }
  
  driver = ( TEMPERATURE_Drv_t * )((DrvContextTypeDef *)(*handle))->pVTable;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	68db      	ldr	r3, [r3, #12]
 800383a:	60fb      	str	r3, [r7, #12]
  
  if ( driver->Init == NULL )
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	2b00      	cmp	r3, #0
 8003842:	d10b      	bne.n	800385c <BSP_LPS22HB_TEMPERATURE_Init+0x110>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	2214      	movs	r2, #20
 800384a:	2100      	movs	r1, #0
 800384c:	4618      	mov	r0, r3
 800384e:	f00d f99b 	bl	8010b88 <memset>
    *handle = NULL;
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	2200      	movs	r2, #0
 8003856:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 8003858:	2301      	movs	r3, #1
 800385a:	e015      	b.n	8003888 <BSP_LPS22HB_TEMPERATURE_Init+0x13c>
  }
  
  if ( driver->Init( (DrvContextTypeDef *)(*handle) ) == COMPONENT_ERROR )
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	687a      	ldr	r2, [r7, #4]
 8003862:	6812      	ldr	r2, [r2, #0]
 8003864:	4610      	mov	r0, r2
 8003866:	4798      	blx	r3
 8003868:	4603      	mov	r3, r0
 800386a:	2b01      	cmp	r3, #1
 800386c:	d10b      	bne.n	8003886 <BSP_LPS22HB_TEMPERATURE_Init+0x13a>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	2214      	movs	r2, #20
 8003874:	2100      	movs	r1, #0
 8003876:	4618      	mov	r0, r3
 8003878:	f00d f986 	bl	8010b88 <memset>
    *handle = NULL;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2200      	movs	r2, #0
 8003880:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 8003882:	2301      	movs	r3, #1
 8003884:	e000      	b.n	8003888 <BSP_LPS22HB_TEMPERATURE_Init+0x13c>
  }
  
  return COMPONENT_OK;
 8003886:	2300      	movs	r3, #0
  
}
 8003888:	4618      	mov	r0, r3
 800388a:	3710      	adds	r7, #16
 800388c:	46bd      	mov	sp, r7
 800388e:	bd80      	pop	{r7, pc}
 8003890:	20000590 	.word	0x20000590
 8003894:	200005b8 	.word	0x200005b8
 8003898:	20000088 	.word	0x20000088
 800389c:	200005c8 	.word	0x200005c8
 80038a0:	20001168 	.word	0x20001168

080038a4 <BSP_TEMPERATURE_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_TEMPERATURE_Sensor_Enable( void *handle )
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	b084      	sub	sp, #16
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	6078      	str	r0, [r7, #4]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	60fb      	str	r3, [r7, #12]
  TEMPERATURE_Drv_t *driver = NULL;
 80038b0:	2300      	movs	r3, #0
 80038b2:	60bb      	str	r3, [r7, #8]
  
  if(ctx == NULL)
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d101      	bne.n	80038be <BSP_TEMPERATURE_Sensor_Enable+0x1a>
  {
    return COMPONENT_ERROR;
 80038ba:	2301      	movs	r3, #1
 80038bc:	e012      	b.n	80038e4 <BSP_TEMPERATURE_Sensor_Enable+0x40>
  }
  
  driver = ( TEMPERATURE_Drv_t * )ctx->pVTable;
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	68db      	ldr	r3, [r3, #12]
 80038c2:	60bb      	str	r3, [r7, #8]
  
  if ( driver->Sensor_Enable == NULL )
 80038c4:	68bb      	ldr	r3, [r7, #8]
 80038c6:	689b      	ldr	r3, [r3, #8]
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d101      	bne.n	80038d0 <BSP_TEMPERATURE_Sensor_Enable+0x2c>
  {
    return COMPONENT_ERROR;
 80038cc:	2301      	movs	r3, #1
 80038ce:	e009      	b.n	80038e4 <BSP_TEMPERATURE_Sensor_Enable+0x40>
  }
  
  if ( driver->Sensor_Enable( ctx ) == COMPONENT_ERROR )
 80038d0:	68bb      	ldr	r3, [r7, #8]
 80038d2:	689b      	ldr	r3, [r3, #8]
 80038d4:	68f8      	ldr	r0, [r7, #12]
 80038d6:	4798      	blx	r3
 80038d8:	4603      	mov	r3, r0
 80038da:	2b01      	cmp	r3, #1
 80038dc:	d101      	bne.n	80038e2 <BSP_TEMPERATURE_Sensor_Enable+0x3e>
  {
    return COMPONENT_ERROR;
 80038de:	2301      	movs	r3, #1
 80038e0:	e000      	b.n	80038e4 <BSP_TEMPERATURE_Sensor_Enable+0x40>
  }
  
  return COMPONENT_OK;
 80038e2:	2300      	movs	r3, #0
}
 80038e4:	4618      	mov	r0, r3
 80038e6:	3710      	adds	r7, #16
 80038e8:	46bd      	mov	sp, r7
 80038ea:	bd80      	pop	{r7, pc}

080038ec <BSP_TEMPERATURE_Get_Temp>:
 * @param temperature pointer where the value is written [C]
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_TEMPERATURE_Get_Temp( void *handle, float *temperature )
{
 80038ec:	b580      	push	{r7, lr}
 80038ee:	b084      	sub	sp, #16
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	6078      	str	r0, [r7, #4]
 80038f4:	6039      	str	r1, [r7, #0]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	60fb      	str	r3, [r7, #12]
  TEMPERATURE_Drv_t *driver = NULL;
 80038fa:	2300      	movs	r3, #0
 80038fc:	60bb      	str	r3, [r7, #8]
  
  if(ctx == NULL)
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	2b00      	cmp	r3, #0
 8003902:	d101      	bne.n	8003908 <BSP_TEMPERATURE_Get_Temp+0x1c>
  {
    return COMPONENT_ERROR;
 8003904:	2301      	movs	r3, #1
 8003906:	e018      	b.n	800393a <BSP_TEMPERATURE_Get_Temp+0x4e>
  }
  
  driver = ( TEMPERATURE_Drv_t * )ctx->pVTable;
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	68db      	ldr	r3, [r3, #12]
 800390c:	60bb      	str	r3, [r7, #8]
  
  if ( temperature == NULL )
 800390e:	683b      	ldr	r3, [r7, #0]
 8003910:	2b00      	cmp	r3, #0
 8003912:	d101      	bne.n	8003918 <BSP_TEMPERATURE_Get_Temp+0x2c>
  {
    return COMPONENT_ERROR;
 8003914:	2301      	movs	r3, #1
 8003916:	e010      	b.n	800393a <BSP_TEMPERATURE_Get_Temp+0x4e>
  }
  if ( driver->Get_Temp == NULL )
 8003918:	68bb      	ldr	r3, [r7, #8]
 800391a:	699b      	ldr	r3, [r3, #24]
 800391c:	2b00      	cmp	r3, #0
 800391e:	d101      	bne.n	8003924 <BSP_TEMPERATURE_Get_Temp+0x38>
  {
    return COMPONENT_ERROR;
 8003920:	2301      	movs	r3, #1
 8003922:	e00a      	b.n	800393a <BSP_TEMPERATURE_Get_Temp+0x4e>
  }
  if ( driver->Get_Temp( ctx, temperature ) == COMPONENT_ERROR )
 8003924:	68bb      	ldr	r3, [r7, #8]
 8003926:	699b      	ldr	r3, [r3, #24]
 8003928:	6839      	ldr	r1, [r7, #0]
 800392a:	68f8      	ldr	r0, [r7, #12]
 800392c:	4798      	blx	r3
 800392e:	4603      	mov	r3, r0
 8003930:	2b01      	cmp	r3, #1
 8003932:	d101      	bne.n	8003938 <BSP_TEMPERATURE_Get_Temp+0x4c>
  {
    return COMPONENT_ERROR;
 8003934:	2301      	movs	r3, #1
 8003936:	e000      	b.n	800393a <BSP_TEMPERATURE_Get_Temp+0x4e>
  }
  
  return COMPONENT_OK;
 8003938:	2300      	movs	r3, #0
}
 800393a:	4618      	mov	r0, r3
 800393c:	3710      	adds	r7, #16
 800393e:	46bd      	mov	sp, r7
 8003940:	bd80      	pop	{r7, pc}
	...

08003944 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003944:	b480      	push	{r7}
 8003946:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003948:	4b16      	ldr	r3, [pc, #88]	; (80039a4 <SystemInit+0x60>)
 800394a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800394e:	4a15      	ldr	r2, [pc, #84]	; (80039a4 <SystemInit+0x60>)
 8003950:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003954:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003958:	4b13      	ldr	r3, [pc, #76]	; (80039a8 <SystemInit+0x64>)
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	4a12      	ldr	r2, [pc, #72]	; (80039a8 <SystemInit+0x64>)
 800395e:	f043 0301 	orr.w	r3, r3, #1
 8003962:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003964:	4b10      	ldr	r3, [pc, #64]	; (80039a8 <SystemInit+0x64>)
 8003966:	2200      	movs	r2, #0
 8003968:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800396a:	4b0f      	ldr	r3, [pc, #60]	; (80039a8 <SystemInit+0x64>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	4a0e      	ldr	r2, [pc, #56]	; (80039a8 <SystemInit+0x64>)
 8003970:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8003974:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003978:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800397a:	4b0b      	ldr	r3, [pc, #44]	; (80039a8 <SystemInit+0x64>)
 800397c:	4a0b      	ldr	r2, [pc, #44]	; (80039ac <SystemInit+0x68>)
 800397e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003980:	4b09      	ldr	r3, [pc, #36]	; (80039a8 <SystemInit+0x64>)
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	4a08      	ldr	r2, [pc, #32]	; (80039a8 <SystemInit+0x64>)
 8003986:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800398a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800398c:	4b06      	ldr	r3, [pc, #24]	; (80039a8 <SystemInit+0x64>)
 800398e:	2200      	movs	r2, #0
 8003990:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003992:	4b04      	ldr	r3, [pc, #16]	; (80039a4 <SystemInit+0x60>)
 8003994:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003998:	609a      	str	r2, [r3, #8]
#endif
}
 800399a:	bf00      	nop
 800399c:	46bd      	mov	sp, r7
 800399e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a2:	4770      	bx	lr
 80039a4:	e000ed00 	.word	0xe000ed00
 80039a8:	40023800 	.word	0x40023800
 80039ac:	24003010 	.word	0x24003010

080039b0 <LIS2MDL_MAG_WriteReg>:
* Input        : Register Address, Data to be written
* Output      : None
* Return      : None
*******************************************************************************/
status_t LIS2MDL_MAG_WriteReg(void *handle, u8_t Reg, u8_t *Bufp, u16_t len)
{
 80039b0:	b580      	push	{r7, lr}
 80039b2:	b084      	sub	sp, #16
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	60f8      	str	r0, [r7, #12]
 80039b8:	607a      	str	r2, [r7, #4]
 80039ba:	461a      	mov	r2, r3
 80039bc:	460b      	mov	r3, r1
 80039be:	72fb      	strb	r3, [r7, #11]
 80039c0:	4613      	mov	r3, r2
 80039c2:	813b      	strh	r3, [r7, #8]
    
  if (Sensor_IO_Write(handle, Reg, Bufp, len))
 80039c4:	893b      	ldrh	r3, [r7, #8]
 80039c6:	7af9      	ldrb	r1, [r7, #11]
 80039c8:	687a      	ldr	r2, [r7, #4]
 80039ca:	68f8      	ldr	r0, [r7, #12]
 80039cc:	f7fe ff72 	bl	80028b4 <Sensor_IO_Write>
 80039d0:	4603      	mov	r3, r0
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d001      	beq.n	80039da <LIS2MDL_MAG_WriteReg+0x2a>
  {
    return MEMS_ERROR;
 80039d6:	2300      	movs	r3, #0
 80039d8:	e000      	b.n	80039dc <LIS2MDL_MAG_WriteReg+0x2c>
  }
  else
  {
    return MEMS_SUCCESS;
 80039da:	2301      	movs	r3, #1
  }
}
 80039dc:	4618      	mov	r0, r3
 80039de:	3710      	adds	r7, #16
 80039e0:	46bd      	mov	sp, r7
 80039e2:	bd80      	pop	{r7, pc}

080039e4 <LIS2MDL_MAG_ReadReg>:
* Input        : Register Address
* Output      : Data REad
* Return      : None
*******************************************************************************/
status_t LIS2MDL_MAG_ReadReg(void *handle, u8_t Reg, u8_t *Bufp, u16_t len)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b084      	sub	sp, #16
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	60f8      	str	r0, [r7, #12]
 80039ec:	607a      	str	r2, [r7, #4]
 80039ee:	461a      	mov	r2, r3
 80039f0:	460b      	mov	r3, r1
 80039f2:	72fb      	strb	r3, [r7, #11]
 80039f4:	4613      	mov	r3, r2
 80039f6:	813b      	strh	r3, [r7, #8]

  if (Sensor_IO_Read(handle, Reg, Bufp, len))
 80039f8:	893b      	ldrh	r3, [r7, #8]
 80039fa:	7af9      	ldrb	r1, [r7, #11]
 80039fc:	687a      	ldr	r2, [r7, #4]
 80039fe:	68f8      	ldr	r0, [r7, #12]
 8003a00:	f7fe ff6d 	bl	80028de <Sensor_IO_Read>
 8003a04:	4603      	mov	r3, r0
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d001      	beq.n	8003a0e <LIS2MDL_MAG_ReadReg+0x2a>
  {
    return MEMS_ERROR;
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	e000      	b.n	8003a10 <LIS2MDL_MAG_ReadReg+0x2c>
  }
  else
  {
    return MEMS_SUCCESS;
 8003a0e:	2301      	movs	r3, #1
  }
}
 8003a10:	4618      	mov	r0, r3
 8003a12:	3710      	adds	r7, #16
 8003a14:	46bd      	mov	sp, r7
 8003a16:	bd80      	pop	{r7, pc}

08003a18 <LIS2MDL_MAG_R_WhoAmI_Bits>:
* Input          : Pointer to u8_t
* Output         : Status of WHO_AM_I_BIT 
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LIS2MDL_MAG_R_WhoAmI_Bits(void *handle, u8_t *value)
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b082      	sub	sp, #8
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
 8003a20:	6039      	str	r1, [r7, #0]
 if( !LIS2MDL_MAG_ReadReg(handle, LIS2MDL_MAG_WHO_AM_I, (u8_t *)value, 1) )
 8003a22:	2301      	movs	r3, #1
 8003a24:	683a      	ldr	r2, [r7, #0]
 8003a26:	214f      	movs	r1, #79	; 0x4f
 8003a28:	6878      	ldr	r0, [r7, #4]
 8003a2a:	f7ff ffdb 	bl	80039e4 <LIS2MDL_MAG_ReadReg>
 8003a2e:	4603      	mov	r3, r0
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d101      	bne.n	8003a38 <LIS2MDL_MAG_R_WhoAmI_Bits+0x20>
    return MEMS_ERROR;
 8003a34:	2300      	movs	r3, #0
 8003a36:	e008      	b.n	8003a4a <LIS2MDL_MAG_R_WhoAmI_Bits+0x32>

  *value &= LIS2MDL_MAG_WHO_AM_I_BIT_MASK; //coerce  
 8003a38:	683b      	ldr	r3, [r7, #0]
 8003a3a:	781a      	ldrb	r2, [r3, #0]
 8003a3c:	683b      	ldr	r3, [r7, #0]
 8003a3e:	701a      	strb	r2, [r3, #0]
  *value = *value >> LIS2MDL_MAG_WHO_AM_I_BIT_POSITION; //mask  
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	781a      	ldrb	r2, [r3, #0]
 8003a44:	683b      	ldr	r3, [r7, #0]
 8003a46:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8003a48:	2301      	movs	r3, #1
}
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	3708      	adds	r7, #8
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	bd80      	pop	{r7, pc}

08003a52 <LIS2MDL_MAG_W_Operating_Mode>:
* Input          : LIS2MDL_MAG_MD_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LIS2MDL_MAG_W_Operating_Mode(void *handle, LIS2MDL_MAG_MD_t newValue)
{
 8003a52:	b580      	push	{r7, lr}
 8003a54:	b084      	sub	sp, #16
 8003a56:	af00      	add	r7, sp, #0
 8003a58:	6078      	str	r0, [r7, #4]
 8003a5a:	460b      	mov	r3, r1
 8003a5c:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LIS2MDL_MAG_ReadReg(handle, LIS2MDL_MAG_CFG_REG_A, &value, 1) )
 8003a5e:	f107 020f 	add.w	r2, r7, #15
 8003a62:	2301      	movs	r3, #1
 8003a64:	2160      	movs	r1, #96	; 0x60
 8003a66:	6878      	ldr	r0, [r7, #4]
 8003a68:	f7ff ffbc 	bl	80039e4 <LIS2MDL_MAG_ReadReg>
 8003a6c:	4603      	mov	r3, r0
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d101      	bne.n	8003a76 <LIS2MDL_MAG_W_Operating_Mode+0x24>
    return MEMS_ERROR;
 8003a72:	2300      	movs	r3, #0
 8003a74:	e016      	b.n	8003aa4 <LIS2MDL_MAG_W_Operating_Mode+0x52>

  value &= ~LIS2MDL_MAG_MD_MASK; 
 8003a76:	7bfb      	ldrb	r3, [r7, #15]
 8003a78:	f023 0303 	bic.w	r3, r3, #3
 8003a7c:	b2db      	uxtb	r3, r3
 8003a7e:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8003a80:	7bfa      	ldrb	r2, [r7, #15]
 8003a82:	78fb      	ldrb	r3, [r7, #3]
 8003a84:	4313      	orrs	r3, r2
 8003a86:	b2db      	uxtb	r3, r3
 8003a88:	73fb      	strb	r3, [r7, #15]
  
  if( !LIS2MDL_MAG_WriteReg(handle, LIS2MDL_MAG_CFG_REG_A, &value, 1) )
 8003a8a:	f107 020f 	add.w	r2, r7, #15
 8003a8e:	2301      	movs	r3, #1
 8003a90:	2160      	movs	r1, #96	; 0x60
 8003a92:	6878      	ldr	r0, [r7, #4]
 8003a94:	f7ff ff8c 	bl	80039b0 <LIS2MDL_MAG_WriteReg>
 8003a98:	4603      	mov	r3, r0
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d101      	bne.n	8003aa2 <LIS2MDL_MAG_W_Operating_Mode+0x50>
    return MEMS_ERROR;
 8003a9e:	2300      	movs	r3, #0
 8003aa0:	e000      	b.n	8003aa4 <LIS2MDL_MAG_W_Operating_Mode+0x52>

  return MEMS_SUCCESS;
 8003aa2:	2301      	movs	r3, #1
}
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	3710      	adds	r7, #16
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	bd80      	pop	{r7, pc}

08003aac <LIS2MDL_MAG_W_DataRate>:
* Input          : LIS2MDL_MAG_ODR_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LIS2MDL_MAG_W_DataRate(void *handle, LIS2MDL_MAG_ODR_t newValue)
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	b084      	sub	sp, #16
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]
 8003ab4:	460b      	mov	r3, r1
 8003ab6:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LIS2MDL_MAG_ReadReg(handle, LIS2MDL_MAG_CFG_REG_A, &value, 1) )
 8003ab8:	f107 020f 	add.w	r2, r7, #15
 8003abc:	2301      	movs	r3, #1
 8003abe:	2160      	movs	r1, #96	; 0x60
 8003ac0:	6878      	ldr	r0, [r7, #4]
 8003ac2:	f7ff ff8f 	bl	80039e4 <LIS2MDL_MAG_ReadReg>
 8003ac6:	4603      	mov	r3, r0
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d101      	bne.n	8003ad0 <LIS2MDL_MAG_W_DataRate+0x24>
    return MEMS_ERROR;
 8003acc:	2300      	movs	r3, #0
 8003ace:	e016      	b.n	8003afe <LIS2MDL_MAG_W_DataRate+0x52>

  value &= ~LIS2MDL_MAG_ODR_MASK; 
 8003ad0:	7bfb      	ldrb	r3, [r7, #15]
 8003ad2:	f023 030c 	bic.w	r3, r3, #12
 8003ad6:	b2db      	uxtb	r3, r3
 8003ad8:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8003ada:	7bfa      	ldrb	r2, [r7, #15]
 8003adc:	78fb      	ldrb	r3, [r7, #3]
 8003ade:	4313      	orrs	r3, r2
 8003ae0:	b2db      	uxtb	r3, r3
 8003ae2:	73fb      	strb	r3, [r7, #15]
  
  if( !LIS2MDL_MAG_WriteReg(handle, LIS2MDL_MAG_CFG_REG_A, &value, 1) )
 8003ae4:	f107 020f 	add.w	r2, r7, #15
 8003ae8:	2301      	movs	r3, #1
 8003aea:	2160      	movs	r1, #96	; 0x60
 8003aec:	6878      	ldr	r0, [r7, #4]
 8003aee:	f7ff ff5f 	bl	80039b0 <LIS2MDL_MAG_WriteReg>
 8003af2:	4603      	mov	r3, r0
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d101      	bne.n	8003afc <LIS2MDL_MAG_W_DataRate+0x50>
    return MEMS_ERROR;
 8003af8:	2300      	movs	r3, #0
 8003afa:	e000      	b.n	8003afe <LIS2MDL_MAG_W_DataRate+0x52>

  return MEMS_SUCCESS;
 8003afc:	2301      	movs	r3, #1
}
 8003afe:	4618      	mov	r0, r3
 8003b00:	3710      	adds	r7, #16
 8003b02:	46bd      	mov	sp, r7
 8003b04:	bd80      	pop	{r7, pc}

08003b06 <LIS2MDL_MAG_R_DataRate>:
* Input          : Pointer to LIS2MDL_MAG_ODR_t
* Output         : Status of ODR see LIS2MDL_MAG_ODR_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LIS2MDL_MAG_R_DataRate(void *handle, LIS2MDL_MAG_ODR_t *value)
{
 8003b06:	b580      	push	{r7, lr}
 8003b08:	b082      	sub	sp, #8
 8003b0a:	af00      	add	r7, sp, #0
 8003b0c:	6078      	str	r0, [r7, #4]
 8003b0e:	6039      	str	r1, [r7, #0]
 if( !LIS2MDL_MAG_ReadReg(handle, LIS2MDL_MAG_CFG_REG_A, (u8_t *)value, 1) )
 8003b10:	2301      	movs	r3, #1
 8003b12:	683a      	ldr	r2, [r7, #0]
 8003b14:	2160      	movs	r1, #96	; 0x60
 8003b16:	6878      	ldr	r0, [r7, #4]
 8003b18:	f7ff ff64 	bl	80039e4 <LIS2MDL_MAG_ReadReg>
 8003b1c:	4603      	mov	r3, r0
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d101      	bne.n	8003b26 <LIS2MDL_MAG_R_DataRate+0x20>
    return MEMS_ERROR;
 8003b22:	2300      	movs	r3, #0
 8003b24:	e007      	b.n	8003b36 <LIS2MDL_MAG_R_DataRate+0x30>

  *value &= LIS2MDL_MAG_ODR_MASK; //mask
 8003b26:	683b      	ldr	r3, [r7, #0]
 8003b28:	781b      	ldrb	r3, [r3, #0]
 8003b2a:	f003 030c 	and.w	r3, r3, #12
 8003b2e:	b2da      	uxtb	r2, r3
 8003b30:	683b      	ldr	r3, [r7, #0]
 8003b32:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8003b34:	2301      	movs	r3, #1
}
 8003b36:	4618      	mov	r0, r3
 8003b38:	3708      	adds	r7, #8
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	bd80      	pop	{r7, pc}

08003b3e <LIS2MDL_MAG_W_SelfTest>:
* Input          : LIS2MDL_MAG_SELF_TEST_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LIS2MDL_MAG_W_SelfTest(void *handle, LIS2MDL_MAG_SELF_TEST_t newValue)
{
 8003b3e:	b580      	push	{r7, lr}
 8003b40:	b084      	sub	sp, #16
 8003b42:	af00      	add	r7, sp, #0
 8003b44:	6078      	str	r0, [r7, #4]
 8003b46:	460b      	mov	r3, r1
 8003b48:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LIS2MDL_MAG_ReadReg(handle, LIS2MDL_MAG_CFG_REG_C, &value, 1) )
 8003b4a:	f107 020f 	add.w	r2, r7, #15
 8003b4e:	2301      	movs	r3, #1
 8003b50:	2162      	movs	r1, #98	; 0x62
 8003b52:	6878      	ldr	r0, [r7, #4]
 8003b54:	f7ff ff46 	bl	80039e4 <LIS2MDL_MAG_ReadReg>
 8003b58:	4603      	mov	r3, r0
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d101      	bne.n	8003b62 <LIS2MDL_MAG_W_SelfTest+0x24>
    return MEMS_ERROR;
 8003b5e:	2300      	movs	r3, #0
 8003b60:	e016      	b.n	8003b90 <LIS2MDL_MAG_W_SelfTest+0x52>

  value &= ~LIS2MDL_MAG_SELF_TEST_MASK; 
 8003b62:	7bfb      	ldrb	r3, [r7, #15]
 8003b64:	f023 0302 	bic.w	r3, r3, #2
 8003b68:	b2db      	uxtb	r3, r3
 8003b6a:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8003b6c:	7bfa      	ldrb	r2, [r7, #15]
 8003b6e:	78fb      	ldrb	r3, [r7, #3]
 8003b70:	4313      	orrs	r3, r2
 8003b72:	b2db      	uxtb	r3, r3
 8003b74:	73fb      	strb	r3, [r7, #15]
  
  if( !LIS2MDL_MAG_WriteReg(handle, LIS2MDL_MAG_CFG_REG_C, &value, 1) )
 8003b76:	f107 020f 	add.w	r2, r7, #15
 8003b7a:	2301      	movs	r3, #1
 8003b7c:	2162      	movs	r1, #98	; 0x62
 8003b7e:	6878      	ldr	r0, [r7, #4]
 8003b80:	f7ff ff16 	bl	80039b0 <LIS2MDL_MAG_WriteReg>
 8003b84:	4603      	mov	r3, r0
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d101      	bne.n	8003b8e <LIS2MDL_MAG_W_SelfTest+0x50>
    return MEMS_ERROR;
 8003b8a:	2300      	movs	r3, #0
 8003b8c:	e000      	b.n	8003b90 <LIS2MDL_MAG_W_SelfTest+0x52>

  return MEMS_SUCCESS;
 8003b8e:	2301      	movs	r3, #1
}
 8003b90:	4618      	mov	r0, r3
 8003b92:	3710      	adds	r7, #16
 8003b94:	46bd      	mov	sp, r7
 8003b96:	bd80      	pop	{r7, pc}

08003b98 <LIS2MDL_MAG_W_BlockDataUpdate>:
* Input          : LIS2MDL_MAG_BDU_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LIS2MDL_MAG_W_BlockDataUpdate(void *handle, LIS2MDL_MAG_BDU_t newValue)
{
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	b084      	sub	sp, #16
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	6078      	str	r0, [r7, #4]
 8003ba0:	460b      	mov	r3, r1
 8003ba2:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LIS2MDL_MAG_ReadReg(handle, LIS2MDL_MAG_CFG_REG_C, &value, 1) )
 8003ba4:	f107 020f 	add.w	r2, r7, #15
 8003ba8:	2301      	movs	r3, #1
 8003baa:	2162      	movs	r1, #98	; 0x62
 8003bac:	6878      	ldr	r0, [r7, #4]
 8003bae:	f7ff ff19 	bl	80039e4 <LIS2MDL_MAG_ReadReg>
 8003bb2:	4603      	mov	r3, r0
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d101      	bne.n	8003bbc <LIS2MDL_MAG_W_BlockDataUpdate+0x24>
    return MEMS_ERROR;
 8003bb8:	2300      	movs	r3, #0
 8003bba:	e016      	b.n	8003bea <LIS2MDL_MAG_W_BlockDataUpdate+0x52>

  value &= ~LIS2MDL_MAG_BDU_MASK; 
 8003bbc:	7bfb      	ldrb	r3, [r7, #15]
 8003bbe:	f023 0310 	bic.w	r3, r3, #16
 8003bc2:	b2db      	uxtb	r3, r3
 8003bc4:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8003bc6:	7bfa      	ldrb	r2, [r7, #15]
 8003bc8:	78fb      	ldrb	r3, [r7, #3]
 8003bca:	4313      	orrs	r3, r2
 8003bcc:	b2db      	uxtb	r3, r3
 8003bce:	73fb      	strb	r3, [r7, #15]
  
  if( !LIS2MDL_MAG_WriteReg(handle, LIS2MDL_MAG_CFG_REG_C, &value, 1) )
 8003bd0:	f107 020f 	add.w	r2, r7, #15
 8003bd4:	2301      	movs	r3, #1
 8003bd6:	2162      	movs	r1, #98	; 0x62
 8003bd8:	6878      	ldr	r0, [r7, #4]
 8003bda:	f7ff fee9 	bl	80039b0 <LIS2MDL_MAG_WriteReg>
 8003bde:	4603      	mov	r3, r0
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d101      	bne.n	8003be8 <LIS2MDL_MAG_W_BlockDataUpdate+0x50>
    return MEMS_ERROR;
 8003be4:	2300      	movs	r3, #0
 8003be6:	e000      	b.n	8003bea <LIS2MDL_MAG_W_BlockDataUpdate+0x52>

  return MEMS_SUCCESS;
 8003be8:	2301      	movs	r3, #1
}
 8003bea:	4618      	mov	r0, r3
 8003bec:	3710      	adds	r7, #16
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	bd80      	pop	{r7, pc}

08003bf2 <LIS2MDL_MAG_R_STATUS_bits>:
* Input          : Pointer to LIS2MDL_MAG_STATUS_t
* Output         : Status of STATUS_BIT 
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LIS2MDL_MAG_R_STATUS_bits(void *handle, LIS2MDL_MAG_STATUS_t *value)
{
 8003bf2:	b580      	push	{r7, lr}
 8003bf4:	b082      	sub	sp, #8
 8003bf6:	af00      	add	r7, sp, #0
 8003bf8:	6078      	str	r0, [r7, #4]
 8003bfa:	6039      	str	r1, [r7, #0]
 if( !LIS2MDL_MAG_ReadReg(handle, LIS2MDL_MAG_STATUS_REG, (u8_t *)value, 1) )
 8003bfc:	2301      	movs	r3, #1
 8003bfe:	683a      	ldr	r2, [r7, #0]
 8003c00:	2167      	movs	r1, #103	; 0x67
 8003c02:	6878      	ldr	r0, [r7, #4]
 8003c04:	f7ff feee 	bl	80039e4 <LIS2MDL_MAG_ReadReg>
 8003c08:	4603      	mov	r3, r0
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d101      	bne.n	8003c12 <LIS2MDL_MAG_R_STATUS_bits+0x20>
    return MEMS_ERROR;
 8003c0e:	2300      	movs	r3, #0
 8003c10:	e004      	b.n	8003c1c <LIS2MDL_MAG_R_STATUS_bits+0x2a>

  *value &= LIS2MDL_MAG_STATUS_BIT_MASK; //coerce  
 8003c12:	683b      	ldr	r3, [r7, #0]
 8003c14:	781a      	ldrb	r2, [r3, #0]
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8003c1a:	2301      	movs	r3, #1
}
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	3708      	adds	r7, #8
 8003c20:	46bd      	mov	sp, r7
 8003c22:	bd80      	pop	{r7, pc}

08003c24 <LIS2MDL_MAG_Get_MagneticOutputs>:
* Input          : pointer to [u8_t]
* Output         : MagneticOutputs buffer u8_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LIS2MDL_MAG_Get_MagneticOutputs(void *handle, u8_t *buff) 
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b084      	sub	sp, #16
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	6078      	str	r0, [r7, #4]
 8003c2c:	6039      	str	r1, [r7, #0]
  u8_t i, j, k;
  u8_t numberOfByteForDimension;
  
  numberOfByteForDimension=6/3;
 8003c2e:	2302      	movs	r3, #2
 8003c30:	733b      	strb	r3, [r7, #12]

  k=0;
 8003c32:	2300      	movs	r3, #0
 8003c34:	737b      	strb	r3, [r7, #13]
  for (i=0; i<3;i++ ) 
 8003c36:	2300      	movs	r3, #0
 8003c38:	73fb      	strb	r3, [r7, #15]
 8003c3a:	e01e      	b.n	8003c7a <LIS2MDL_MAG_Get_MagneticOutputs+0x56>
  {
  for (j=0; j<numberOfByteForDimension;j++ )
 8003c3c:	2300      	movs	r3, #0
 8003c3e:	73bb      	strb	r3, [r7, #14]
 8003c40:	e014      	b.n	8003c6c <LIS2MDL_MAG_Get_MagneticOutputs+0x48>
  {  
    if( !LIS2MDL_MAG_ReadReg(handle, LIS2MDL_MAG_OUTX_L_REG+k, &buff[k], 1))
 8003c42:	7b7b      	ldrb	r3, [r7, #13]
 8003c44:	3368      	adds	r3, #104	; 0x68
 8003c46:	b2d9      	uxtb	r1, r3
 8003c48:	7b7b      	ldrb	r3, [r7, #13]
 8003c4a:	683a      	ldr	r2, [r7, #0]
 8003c4c:	441a      	add	r2, r3
 8003c4e:	2301      	movs	r3, #1
 8003c50:	6878      	ldr	r0, [r7, #4]
 8003c52:	f7ff fec7 	bl	80039e4 <LIS2MDL_MAG_ReadReg>
 8003c56:	4603      	mov	r3, r0
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d101      	bne.n	8003c60 <LIS2MDL_MAG_Get_MagneticOutputs+0x3c>
      return MEMS_ERROR;
 8003c5c:	2300      	movs	r3, #0
 8003c5e:	e010      	b.n	8003c82 <LIS2MDL_MAG_Get_MagneticOutputs+0x5e>
    k++;  
 8003c60:	7b7b      	ldrb	r3, [r7, #13]
 8003c62:	3301      	adds	r3, #1
 8003c64:	737b      	strb	r3, [r7, #13]
  for (j=0; j<numberOfByteForDimension;j++ )
 8003c66:	7bbb      	ldrb	r3, [r7, #14]
 8003c68:	3301      	adds	r3, #1
 8003c6a:	73bb      	strb	r3, [r7, #14]
 8003c6c:	7bba      	ldrb	r2, [r7, #14]
 8003c6e:	7b3b      	ldrb	r3, [r7, #12]
 8003c70:	429a      	cmp	r2, r3
 8003c72:	d3e6      	bcc.n	8003c42 <LIS2MDL_MAG_Get_MagneticOutputs+0x1e>
  for (i=0; i<3;i++ ) 
 8003c74:	7bfb      	ldrb	r3, [r7, #15]
 8003c76:	3301      	adds	r3, #1
 8003c78:	73fb      	strb	r3, [r7, #15]
 8003c7a:	7bfb      	ldrb	r3, [r7, #15]
 8003c7c:	2b02      	cmp	r3, #2
 8003c7e:	d9dd      	bls.n	8003c3c <LIS2MDL_MAG_Get_MagneticOutputs+0x18>
  }
  }

  return MEMS_SUCCESS; 
 8003c80:	2301      	movs	r3, #1
}
 8003c82:	4618      	mov	r0, r3
 8003c84:	3710      	adds	r7, #16
 8003c86:	46bd      	mov	sp, r7
 8003c88:	bd80      	pop	{r7, pc}

08003c8a <LIS2MDL_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Init( DrvContextTypeDef *handle )
{
 8003c8a:	b580      	push	{r7, lr}
 8003c8c:	b082      	sub	sp, #8
 8003c8e:	af00      	add	r7, sp, #0
 8003c90:	6078      	str	r0, [r7, #4]
  if ( LIS2MDL_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 8003c92:	6878      	ldr	r0, [r7, #4]
 8003c94:	f000 f89f 	bl	8003dd6 <LIS2MDL_Check_WhoAmI>
 8003c98:	4603      	mov	r3, r0
 8003c9a:	2b01      	cmp	r3, #1
 8003c9c:	d101      	bne.n	8003ca2 <LIS2MDL_Init+0x18>
  {
    return COMPONENT_ERROR;
 8003c9e:	2301      	movs	r3, #1
 8003ca0:	e030      	b.n	8003d04 <LIS2MDL_Init+0x7a>
  }

  /* Operating mode selection - power down */
  if ( LIS2MDL_MAG_W_Operating_Mode( (void *)handle, LIS2MDL_MAG_MD_IDLE ) == MEMS_ERROR )
 8003ca2:	2103      	movs	r1, #3
 8003ca4:	6878      	ldr	r0, [r7, #4]
 8003ca6:	f7ff fed4 	bl	8003a52 <LIS2MDL_MAG_W_Operating_Mode>
 8003caa:	4603      	mov	r3, r0
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d101      	bne.n	8003cb4 <LIS2MDL_Init+0x2a>
  {
    return COMPONENT_ERROR;
 8003cb0:	2301      	movs	r3, #1
 8003cb2:	e027      	b.n	8003d04 <LIS2MDL_Init+0x7a>
  }

  /* Enable BDU */
  if ( LIS2MDL_MAG_W_BlockDataUpdate( (void *)handle, LIS2MDL_MAG_BDU_ENABLE ) == MEMS_ERROR )
 8003cb4:	2110      	movs	r1, #16
 8003cb6:	6878      	ldr	r0, [r7, #4]
 8003cb8:	f7ff ff6e 	bl	8003b98 <LIS2MDL_MAG_W_BlockDataUpdate>
 8003cbc:	4603      	mov	r3, r0
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d101      	bne.n	8003cc6 <LIS2MDL_Init+0x3c>
  {
    return COMPONENT_ERROR;
 8003cc2:	2301      	movs	r3, #1
 8003cc4:	e01e      	b.n	8003d04 <LIS2MDL_Init+0x7a>
  }

  if ( LIS2MDL_Set_ODR( handle, ODR_HIGH ) == COMPONENT_ERROR )
 8003cc6:	2104      	movs	r1, #4
 8003cc8:	6878      	ldr	r0, [r7, #4]
 8003cca:	f000 f979 	bl	8003fc0 <LIS2MDL_Set_ODR>
 8003cce:	4603      	mov	r3, r0
 8003cd0:	2b01      	cmp	r3, #1
 8003cd2:	d101      	bne.n	8003cd8 <LIS2MDL_Init+0x4e>
  {
    return COMPONENT_ERROR;
 8003cd4:	2301      	movs	r3, #1
 8003cd6:	e015      	b.n	8003d04 <LIS2MDL_Init+0x7a>
  }

  if ( LIS2MDL_Set_FS( handle, FS_LOW ) == COMPONENT_ERROR )
 8003cd8:	2100      	movs	r1, #0
 8003cda:	6878      	ldr	r0, [r7, #4]
 8003cdc:	f000 f9f2 	bl	80040c4 <LIS2MDL_Set_FS>
 8003ce0:	4603      	mov	r3, r0
 8003ce2:	2b01      	cmp	r3, #1
 8003ce4:	d101      	bne.n	8003cea <LIS2MDL_Init+0x60>
  {
    return COMPONENT_ERROR;
 8003ce6:	2301      	movs	r3, #1
 8003ce8:	e00c      	b.n	8003d04 <LIS2MDL_Init+0x7a>
  }

  if ( LIS2MDL_MAG_W_SelfTest( (void *)handle, LIS2MDL_MAG_SELF_TEST_DISABLE ) == MEMS_ERROR )
 8003cea:	2100      	movs	r1, #0
 8003cec:	6878      	ldr	r0, [r7, #4]
 8003cee:	f7ff ff26 	bl	8003b3e <LIS2MDL_MAG_W_SelfTest>
 8003cf2:	4603      	mov	r3, r0
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d101      	bne.n	8003cfc <LIS2MDL_Init+0x72>
  {
    return COMPONENT_ERROR;
 8003cf8:	2301      	movs	r3, #1
 8003cfa:	e003      	b.n	8003d04 <LIS2MDL_Init+0x7a>
  }

  handle->isInitialized = 1;
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	2201      	movs	r2, #1
 8003d00:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 8003d02:	2300      	movs	r3, #0
}
 8003d04:	4618      	mov	r0, r3
 8003d06:	3708      	adds	r7, #8
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	bd80      	pop	{r7, pc}

08003d0c <LIS2MDL_DeInit>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_DeInit( DrvContextTypeDef *handle )
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b082      	sub	sp, #8
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
  if ( LIS2MDL_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 8003d14:	6878      	ldr	r0, [r7, #4]
 8003d16:	f000 f85e 	bl	8003dd6 <LIS2MDL_Check_WhoAmI>
 8003d1a:	4603      	mov	r3, r0
 8003d1c:	2b01      	cmp	r3, #1
 8003d1e:	d101      	bne.n	8003d24 <LIS2MDL_DeInit+0x18>
  {
    return COMPONENT_ERROR;
 8003d20:	2301      	movs	r3, #1
 8003d22:	e00b      	b.n	8003d3c <LIS2MDL_DeInit+0x30>
  }

  /* Disable the component */
  if ( LIS2MDL_Sensor_Disable( handle ) == COMPONENT_ERROR )
 8003d24:	6878      	ldr	r0, [r7, #4]
 8003d26:	f000 f828 	bl	8003d7a <LIS2MDL_Sensor_Disable>
 8003d2a:	4603      	mov	r3, r0
 8003d2c:	2b01      	cmp	r3, #1
 8003d2e:	d101      	bne.n	8003d34 <LIS2MDL_DeInit+0x28>
  {
    return COMPONENT_ERROR;
 8003d30:	2301      	movs	r3, #1
 8003d32:	e003      	b.n	8003d3c <LIS2MDL_DeInit+0x30>
  }

  handle->isInitialized = 0;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	2200      	movs	r2, #0
 8003d38:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 8003d3a:	2300      	movs	r3, #0
}
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	3708      	adds	r7, #8
 8003d40:	46bd      	mov	sp, r7
 8003d42:	bd80      	pop	{r7, pc}

08003d44 <LIS2MDL_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Sensor_Enable( DrvContextTypeDef *handle )
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b082      	sub	sp, #8
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	6078      	str	r0, [r7, #4]

  /* Check if the component is already enabled */
  if ( handle->isEnabled == 1 )
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	799b      	ldrb	r3, [r3, #6]
 8003d50:	2b01      	cmp	r3, #1
 8003d52:	d101      	bne.n	8003d58 <LIS2MDL_Sensor_Enable+0x14>
  {
    return COMPONENT_OK;
 8003d54:	2300      	movs	r3, #0
 8003d56:	e00c      	b.n	8003d72 <LIS2MDL_Sensor_Enable+0x2e>
  }

  /* Operating mode selection */
  if ( LIS2MDL_MAG_W_Operating_Mode( (void *)handle, LIS2MDL_MAG_MD_CONTINUOUS ) == MEMS_ERROR )
 8003d58:	2100      	movs	r1, #0
 8003d5a:	6878      	ldr	r0, [r7, #4]
 8003d5c:	f7ff fe79 	bl	8003a52 <LIS2MDL_MAG_W_Operating_Mode>
 8003d60:	4603      	mov	r3, r0
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d101      	bne.n	8003d6a <LIS2MDL_Sensor_Enable+0x26>
  {
    return COMPONENT_ERROR;
 8003d66:	2301      	movs	r3, #1
 8003d68:	e003      	b.n	8003d72 <LIS2MDL_Sensor_Enable+0x2e>
  }

  handle->isEnabled = 1;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	2201      	movs	r2, #1
 8003d6e:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 8003d70:	2300      	movs	r3, #0
}
 8003d72:	4618      	mov	r0, r3
 8003d74:	3708      	adds	r7, #8
 8003d76:	46bd      	mov	sp, r7
 8003d78:	bd80      	pop	{r7, pc}

08003d7a <LIS2MDL_Sensor_Disable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Sensor_Disable( DrvContextTypeDef *handle )
{
 8003d7a:	b580      	push	{r7, lr}
 8003d7c:	b082      	sub	sp, #8
 8003d7e:	af00      	add	r7, sp, #0
 8003d80:	6078      	str	r0, [r7, #4]

  /* Check if the component is already disabled */
  if ( handle->isEnabled == 0 )
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	799b      	ldrb	r3, [r3, #6]
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d101      	bne.n	8003d8e <LIS2MDL_Sensor_Disable+0x14>
  {
    return COMPONENT_OK;
 8003d8a:	2300      	movs	r3, #0
 8003d8c:	e00c      	b.n	8003da8 <LIS2MDL_Sensor_Disable+0x2e>
  }

  /* Operating mode selection - power down */
  if ( LIS2MDL_MAG_W_Operating_Mode( (void *)handle, LIS2MDL_MAG_MD_IDLE ) == MEMS_ERROR )
 8003d8e:	2103      	movs	r1, #3
 8003d90:	6878      	ldr	r0, [r7, #4]
 8003d92:	f7ff fe5e 	bl	8003a52 <LIS2MDL_MAG_W_Operating_Mode>
 8003d96:	4603      	mov	r3, r0
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d101      	bne.n	8003da0 <LIS2MDL_Sensor_Disable+0x26>
  {
    return COMPONENT_ERROR;
 8003d9c:	2301      	movs	r3, #1
 8003d9e:	e003      	b.n	8003da8 <LIS2MDL_Sensor_Disable+0x2e>
  }

  handle->isEnabled = 0;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2200      	movs	r2, #0
 8003da4:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 8003da6:	2300      	movs	r3, #0
}
 8003da8:	4618      	mov	r0, r3
 8003daa:	3708      	adds	r7, #8
 8003dac:	46bd      	mov	sp, r7
 8003dae:	bd80      	pop	{r7, pc}

08003db0 <LIS2MDL_Get_WhoAmI>:
 * @param who_am_i pointer to the value of WHO_AM_I register
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Get_WhoAmI( DrvContextTypeDef *handle, uint8_t *who_am_i )
{
 8003db0:	b580      	push	{r7, lr}
 8003db2:	b082      	sub	sp, #8
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	6078      	str	r0, [r7, #4]
 8003db8:	6039      	str	r1, [r7, #0]

  /* Read WHO AM I register */
  if ( LIS2MDL_MAG_R_WhoAmI_Bits( (void *)handle, ( uint8_t* )who_am_i ) == MEMS_ERROR )
 8003dba:	6839      	ldr	r1, [r7, #0]
 8003dbc:	6878      	ldr	r0, [r7, #4]
 8003dbe:	f7ff fe2b 	bl	8003a18 <LIS2MDL_MAG_R_WhoAmI_Bits>
 8003dc2:	4603      	mov	r3, r0
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d101      	bne.n	8003dcc <LIS2MDL_Get_WhoAmI+0x1c>
  {
    return COMPONENT_ERROR;
 8003dc8:	2301      	movs	r3, #1
 8003dca:	e000      	b.n	8003dce <LIS2MDL_Get_WhoAmI+0x1e>
  }

  return COMPONENT_OK;
 8003dcc:	2300      	movs	r3, #0
}
 8003dce:	4618      	mov	r0, r3
 8003dd0:	3708      	adds	r7, #8
 8003dd2:	46bd      	mov	sp, r7
 8003dd4:	bd80      	pop	{r7, pc}

08003dd6 <LIS2MDL_Check_WhoAmI>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Check_WhoAmI( DrvContextTypeDef *handle )
{
 8003dd6:	b580      	push	{r7, lr}
 8003dd8:	b084      	sub	sp, #16
 8003dda:	af00      	add	r7, sp, #0
 8003ddc:	6078      	str	r0, [r7, #4]

  uint8_t who_am_i = 0x00;
 8003dde:	2300      	movs	r3, #0
 8003de0:	73fb      	strb	r3, [r7, #15]

  if ( LIS2MDL_Get_WhoAmI( handle, &who_am_i ) == COMPONENT_ERROR )
 8003de2:	f107 030f 	add.w	r3, r7, #15
 8003de6:	4619      	mov	r1, r3
 8003de8:	6878      	ldr	r0, [r7, #4]
 8003dea:	f7ff ffe1 	bl	8003db0 <LIS2MDL_Get_WhoAmI>
 8003dee:	4603      	mov	r3, r0
 8003df0:	2b01      	cmp	r3, #1
 8003df2:	d101      	bne.n	8003df8 <LIS2MDL_Check_WhoAmI+0x22>
  {
    return COMPONENT_ERROR;
 8003df4:	2301      	movs	r3, #1
 8003df6:	e007      	b.n	8003e08 <LIS2MDL_Check_WhoAmI+0x32>
  }
  if ( who_am_i != handle->who_am_i )
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	781a      	ldrb	r2, [r3, #0]
 8003dfc:	7bfb      	ldrb	r3, [r7, #15]
 8003dfe:	429a      	cmp	r2, r3
 8003e00:	d001      	beq.n	8003e06 <LIS2MDL_Check_WhoAmI+0x30>
  {
    return COMPONENT_ERROR;
 8003e02:	2301      	movs	r3, #1
 8003e04:	e000      	b.n	8003e08 <LIS2MDL_Check_WhoAmI+0x32>
  }

  return COMPONENT_OK;
 8003e06:	2300      	movs	r3, #0
}
 8003e08:	4618      	mov	r0, r3
 8003e0a:	3710      	adds	r7, #16
 8003e0c:	46bd      	mov	sp, r7
 8003e0e:	bd80      	pop	{r7, pc}

08003e10 <LIS2MDL_Get_Axes>:
 * @param magnetic_field pointer where the values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Get_Axes( DrvContextTypeDef *handle, SensorAxes_t *magnetic_field )
{
 8003e10:	b580      	push	{r7, lr}
 8003e12:	b086      	sub	sp, #24
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	6078      	str	r0, [r7, #4]
 8003e18:	6039      	str	r1, [r7, #0]

  int16_t pDataRaw[3];
  float sensitivity = 0;
 8003e1a:	f04f 0300 	mov.w	r3, #0
 8003e1e:	60fb      	str	r3, [r7, #12]

  /* Read raw data from LIS2MDL output register. */
  if ( LIS2MDL_Get_Axes_Raw( handle, pDataRaw ) == COMPONENT_ERROR )
 8003e20:	f107 0310 	add.w	r3, r7, #16
 8003e24:	4619      	mov	r1, r3
 8003e26:	6878      	ldr	r0, [r7, #4]
 8003e28:	f000 f9c6 	bl	80041b8 <LIS2MDL_Get_Axes_Raw>
 8003e2c:	4603      	mov	r3, r0
 8003e2e:	2b01      	cmp	r3, #1
 8003e30:	d101      	bne.n	8003e36 <LIS2MDL_Get_Axes+0x26>
  {
    return COMPONENT_ERROR;
 8003e32:	2301      	movs	r3, #1
 8003e34:	e03b      	b.n	8003eae <LIS2MDL_Get_Axes+0x9e>
  }

  /* Get LIS2MDL actual sensitivity. */
  if ( LIS2MDL_Get_Sensitivity( handle, &sensitivity ) == COMPONENT_ERROR )
 8003e36:	f107 030c 	add.w	r3, r7, #12
 8003e3a:	4619      	mov	r1, r3
 8003e3c:	6878      	ldr	r0, [r7, #4]
 8003e3e:	f000 f85b 	bl	8003ef8 <LIS2MDL_Get_Sensitivity>
 8003e42:	4603      	mov	r3, r0
 8003e44:	2b01      	cmp	r3, #1
 8003e46:	d101      	bne.n	8003e4c <LIS2MDL_Get_Axes+0x3c>
  {
    return COMPONENT_ERROR;
 8003e48:	2301      	movs	r3, #1
 8003e4a:	e030      	b.n	8003eae <LIS2MDL_Get_Axes+0x9e>
  }

  /* Calculate the data. */
  magnetic_field->AXIS_X = ( int32_t )( pDataRaw[0] * sensitivity );
 8003e4c:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8003e50:	ee07 3a90 	vmov	s15, r3
 8003e54:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003e58:	edd7 7a03 	vldr	s15, [r7, #12]
 8003e5c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003e60:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003e64:	ee17 2a90 	vmov	r2, s15
 8003e68:	683b      	ldr	r3, [r7, #0]
 8003e6a:	601a      	str	r2, [r3, #0]
  magnetic_field->AXIS_Y = ( int32_t )( pDataRaw[1] * sensitivity );
 8003e6c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8003e70:	ee07 3a90 	vmov	s15, r3
 8003e74:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003e78:	edd7 7a03 	vldr	s15, [r7, #12]
 8003e7c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003e80:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003e84:	ee17 2a90 	vmov	r2, s15
 8003e88:	683b      	ldr	r3, [r7, #0]
 8003e8a:	605a      	str	r2, [r3, #4]
  magnetic_field->AXIS_Z = ( int32_t )( pDataRaw[2] * sensitivity );
 8003e8c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8003e90:	ee07 3a90 	vmov	s15, r3
 8003e94:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003e98:	edd7 7a03 	vldr	s15, [r7, #12]
 8003e9c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003ea0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003ea4:	ee17 2a90 	vmov	r2, s15
 8003ea8:	683b      	ldr	r3, [r7, #0]
 8003eaa:	609a      	str	r2, [r3, #8]

  return COMPONENT_OK;
 8003eac:	2300      	movs	r3, #0
}
 8003eae:	4618      	mov	r0, r3
 8003eb0:	3718      	adds	r7, #24
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	bd80      	pop	{r7, pc}

08003eb6 <LIS2MDL_Get_AxesRaw>:
 * @param value pointer where the raw values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Get_AxesRaw( DrvContextTypeDef *handle, SensorAxesRaw_t *value )
{
 8003eb6:	b580      	push	{r7, lr}
 8003eb8:	b084      	sub	sp, #16
 8003eba:	af00      	add	r7, sp, #0
 8003ebc:	6078      	str	r0, [r7, #4]
 8003ebe:	6039      	str	r1, [r7, #0]

  int16_t pDataRaw[3];

  /* Read raw data from LIS2MDL output register. */
  if ( LIS2MDL_Get_Axes_Raw( handle, pDataRaw ) == COMPONENT_ERROR )
 8003ec0:	f107 0308 	add.w	r3, r7, #8
 8003ec4:	4619      	mov	r1, r3
 8003ec6:	6878      	ldr	r0, [r7, #4]
 8003ec8:	f000 f976 	bl	80041b8 <LIS2MDL_Get_Axes_Raw>
 8003ecc:	4603      	mov	r3, r0
 8003ece:	2b01      	cmp	r3, #1
 8003ed0:	d101      	bne.n	8003ed6 <LIS2MDL_Get_AxesRaw+0x20>
  {
    return COMPONENT_ERROR;
 8003ed2:	2301      	movs	r3, #1
 8003ed4:	e00c      	b.n	8003ef0 <LIS2MDL_Get_AxesRaw+0x3a>
  }

  /* Set the raw data. */
  value->AXIS_X = pDataRaw[0];
 8003ed6:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003eda:	683b      	ldr	r3, [r7, #0]
 8003edc:	801a      	strh	r2, [r3, #0]
  value->AXIS_Y = pDataRaw[1];
 8003ede:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8003ee2:	683b      	ldr	r3, [r7, #0]
 8003ee4:	805a      	strh	r2, [r3, #2]
  value->AXIS_Z = pDataRaw[2];
 8003ee6:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	809a      	strh	r2, [r3, #4]

  return COMPONENT_OK;
 8003eee:	2300      	movs	r3, #0
}
 8003ef0:	4618      	mov	r0, r3
 8003ef2:	3710      	adds	r7, #16
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	bd80      	pop	{r7, pc}

08003ef8 <LIS2MDL_Get_Sensitivity>:
 * @param sensitivity pointer where the sensitivity value is written [LSB/gauss]
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Get_Sensitivity( DrvContextTypeDef *handle, float *sensitivity )
{
 8003ef8:	b480      	push	{r7}
 8003efa:	b083      	sub	sp, #12
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
 8003f00:	6039      	str	r1, [r7, #0]
  *sensitivity = 1.5f;
 8003f02:	683b      	ldr	r3, [r7, #0]
 8003f04:	f04f 527f 	mov.w	r2, #1069547520	; 0x3fc00000
 8003f08:	601a      	str	r2, [r3, #0]

  return COMPONENT_OK;
 8003f0a:	2300      	movs	r3, #0
}
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	370c      	adds	r7, #12
 8003f10:	46bd      	mov	sp, r7
 8003f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f16:	4770      	bx	lr

08003f18 <LIS2MDL_Get_ODR>:
 * @param odr pointer where the output data rate is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Get_ODR( DrvContextTypeDef *handle, float *odr )
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	b084      	sub	sp, #16
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]
 8003f20:	6039      	str	r1, [r7, #0]
  LIS2MDL_MAG_ODR_t odr_low_level;

  if ( LIS2MDL_MAG_R_DataRate( (void *)handle, &odr_low_level ) == MEMS_ERROR )
 8003f22:	f107 030f 	add.w	r3, r7, #15
 8003f26:	4619      	mov	r1, r3
 8003f28:	6878      	ldr	r0, [r7, #4]
 8003f2a:	f7ff fdec 	bl	8003b06 <LIS2MDL_MAG_R_DataRate>
 8003f2e:	4603      	mov	r3, r0
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d101      	bne.n	8003f38 <LIS2MDL_Get_ODR+0x20>
  {
    return COMPONENT_ERROR;
 8003f34:	2301      	movs	r3, #1
 8003f36:	e035      	b.n	8003fa4 <LIS2MDL_Get_ODR+0x8c>
  }

  switch( odr_low_level )
 8003f38:	7bfb      	ldrb	r3, [r7, #15]
 8003f3a:	2b0c      	cmp	r3, #12
 8003f3c:	d82c      	bhi.n	8003f98 <LIS2MDL_Get_ODR+0x80>
 8003f3e:	a201      	add	r2, pc, #4	; (adr r2, 8003f44 <LIS2MDL_Get_ODR+0x2c>)
 8003f40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f44:	08003f79 	.word	0x08003f79
 8003f48:	08003f99 	.word	0x08003f99
 8003f4c:	08003f99 	.word	0x08003f99
 8003f50:	08003f99 	.word	0x08003f99
 8003f54:	08003f81 	.word	0x08003f81
 8003f58:	08003f99 	.word	0x08003f99
 8003f5c:	08003f99 	.word	0x08003f99
 8003f60:	08003f99 	.word	0x08003f99
 8003f64:	08003f89 	.word	0x08003f89
 8003f68:	08003f99 	.word	0x08003f99
 8003f6c:	08003f99 	.word	0x08003f99
 8003f70:	08003f99 	.word	0x08003f99
 8003f74:	08003f91 	.word	0x08003f91
  {
    case LIS2MDL_MAG_ODR_10_Hz:
      *odr = 10.000f;
 8003f78:	683b      	ldr	r3, [r7, #0]
 8003f7a:	4a0c      	ldr	r2, [pc, #48]	; (8003fac <LIS2MDL_Get_ODR+0x94>)
 8003f7c:	601a      	str	r2, [r3, #0]
      break;
 8003f7e:	e010      	b.n	8003fa2 <LIS2MDL_Get_ODR+0x8a>
    case LIS2MDL_MAG_ODR_20_Hz:
      *odr = 20.000f;
 8003f80:	683b      	ldr	r3, [r7, #0]
 8003f82:	4a0b      	ldr	r2, [pc, #44]	; (8003fb0 <LIS2MDL_Get_ODR+0x98>)
 8003f84:	601a      	str	r2, [r3, #0]
      break;
 8003f86:	e00c      	b.n	8003fa2 <LIS2MDL_Get_ODR+0x8a>
    case LIS2MDL_MAG_ODR_50_Hz:
      *odr = 50.000f;
 8003f88:	683b      	ldr	r3, [r7, #0]
 8003f8a:	4a0a      	ldr	r2, [pc, #40]	; (8003fb4 <LIS2MDL_Get_ODR+0x9c>)
 8003f8c:	601a      	str	r2, [r3, #0]
      break;
 8003f8e:	e008      	b.n	8003fa2 <LIS2MDL_Get_ODR+0x8a>
    case LIS2MDL_MAG_ODR_100_Hz:
      *odr = 100.000f;
 8003f90:	683b      	ldr	r3, [r7, #0]
 8003f92:	4a09      	ldr	r2, [pc, #36]	; (8003fb8 <LIS2MDL_Get_ODR+0xa0>)
 8003f94:	601a      	str	r2, [r3, #0]
      break;
 8003f96:	e004      	b.n	8003fa2 <LIS2MDL_Get_ODR+0x8a>
    default:
      *odr = -1.000f;
 8003f98:	683b      	ldr	r3, [r7, #0]
 8003f9a:	4a08      	ldr	r2, [pc, #32]	; (8003fbc <LIS2MDL_Get_ODR+0xa4>)
 8003f9c:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	e000      	b.n	8003fa4 <LIS2MDL_Get_ODR+0x8c>
  }
  return COMPONENT_OK;
 8003fa2:	2300      	movs	r3, #0
}
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	3710      	adds	r7, #16
 8003fa8:	46bd      	mov	sp, r7
 8003faa:	bd80      	pop	{r7, pc}
 8003fac:	41200000 	.word	0x41200000
 8003fb0:	41a00000 	.word	0x41a00000
 8003fb4:	42480000 	.word	0x42480000
 8003fb8:	42c80000 	.word	0x42c80000
 8003fbc:	bf800000 	.word	0xbf800000

08003fc0 <LIS2MDL_Set_ODR>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Set_ODR( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	b084      	sub	sp, #16
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
 8003fc8:	460b      	mov	r3, r1
 8003fca:	70fb      	strb	r3, [r7, #3]
  LIS2MDL_MAG_ODR_t new_odr;

  switch( odr )
 8003fcc:	78fb      	ldrb	r3, [r7, #3]
 8003fce:	2b04      	cmp	r3, #4
 8003fd0:	d81b      	bhi.n	800400a <LIS2MDL_Set_ODR+0x4a>
 8003fd2:	a201      	add	r2, pc, #4	; (adr r2, 8003fd8 <LIS2MDL_Set_ODR+0x18>)
 8003fd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fd8:	08003fed 	.word	0x08003fed
 8003fdc:	08003ff3 	.word	0x08003ff3
 8003fe0:	08003ff9 	.word	0x08003ff9
 8003fe4:	08003fff 	.word	0x08003fff
 8003fe8:	08004005 	.word	0x08004005
  {
    case ODR_LOW:
      new_odr = LIS2MDL_MAG_ODR_10_Hz;
 8003fec:	2300      	movs	r3, #0
 8003fee:	73fb      	strb	r3, [r7, #15]
      break;
 8003ff0:	e00d      	b.n	800400e <LIS2MDL_Set_ODR+0x4e>
    case ODR_MID_LOW:
      new_odr = LIS2MDL_MAG_ODR_20_Hz;
 8003ff2:	2304      	movs	r3, #4
 8003ff4:	73fb      	strb	r3, [r7, #15]
      break;
 8003ff6:	e00a      	b.n	800400e <LIS2MDL_Set_ODR+0x4e>
    case ODR_MID:
      new_odr = LIS2MDL_MAG_ODR_50_Hz;
 8003ff8:	2308      	movs	r3, #8
 8003ffa:	73fb      	strb	r3, [r7, #15]
      break;
 8003ffc:	e007      	b.n	800400e <LIS2MDL_Set_ODR+0x4e>
    case ODR_MID_HIGH:
      new_odr = LIS2MDL_MAG_ODR_100_Hz;
 8003ffe:	230c      	movs	r3, #12
 8004000:	73fb      	strb	r3, [r7, #15]
      break;
 8004002:	e004      	b.n	800400e <LIS2MDL_Set_ODR+0x4e>
    case ODR_HIGH:
      new_odr = LIS2MDL_MAG_ODR_100_Hz;
 8004004:	230c      	movs	r3, #12
 8004006:	73fb      	strb	r3, [r7, #15]
      break;
 8004008:	e001      	b.n	800400e <LIS2MDL_Set_ODR+0x4e>
    default:
      return COMPONENT_ERROR;
 800400a:	2301      	movs	r3, #1
 800400c:	e00a      	b.n	8004024 <LIS2MDL_Set_ODR+0x64>
  }

  if ( LIS2MDL_MAG_W_DataRate( (void *)handle, new_odr ) == MEMS_ERROR )
 800400e:	7bfb      	ldrb	r3, [r7, #15]
 8004010:	4619      	mov	r1, r3
 8004012:	6878      	ldr	r0, [r7, #4]
 8004014:	f7ff fd4a 	bl	8003aac <LIS2MDL_MAG_W_DataRate>
 8004018:	4603      	mov	r3, r0
 800401a:	2b00      	cmp	r3, #0
 800401c:	d101      	bne.n	8004022 <LIS2MDL_Set_ODR+0x62>
  {
    return COMPONENT_ERROR;
 800401e:	2301      	movs	r3, #1
 8004020:	e000      	b.n	8004024 <LIS2MDL_Set_ODR+0x64>
  }

  return COMPONENT_OK;
 8004022:	2300      	movs	r3, #0
}
 8004024:	4618      	mov	r0, r3
 8004026:	3710      	adds	r7, #16
 8004028:	46bd      	mov	sp, r7
 800402a:	bd80      	pop	{r7, pc}

0800402c <LIS2MDL_Set_ODR_Value>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Set_ODR_Value( DrvContextTypeDef *handle, float odr )
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b084      	sub	sp, #16
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
 8004034:	ed87 0a00 	vstr	s0, [r7]
  LIS2MDL_MAG_ODR_t new_odr;

  new_odr = ( ( odr <= 10.000f ) ? LIS2MDL_MAG_ODR_10_Hz
            : ( odr <= 20.000f ) ? LIS2MDL_MAG_ODR_20_Hz
 8004038:	edd7 7a00 	vldr	s15, [r7]
 800403c:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8004040:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004044:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004048:	d801      	bhi.n	800404e <LIS2MDL_Set_ODR_Value+0x22>
 800404a:	2300      	movs	r3, #0
 800404c:	e016      	b.n	800407c <LIS2MDL_Set_ODR_Value+0x50>
 800404e:	edd7 7a00 	vldr	s15, [r7]
 8004052:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8004056:	eef4 7ac7 	vcmpe.f32	s15, s14
 800405a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800405e:	d801      	bhi.n	8004064 <LIS2MDL_Set_ODR_Value+0x38>
 8004060:	2304      	movs	r3, #4
 8004062:	e00b      	b.n	800407c <LIS2MDL_Set_ODR_Value+0x50>
 8004064:	edd7 7a00 	vldr	s15, [r7]
 8004068:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 800409c <LIS2MDL_Set_ODR_Value+0x70>
 800406c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004070:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004074:	d801      	bhi.n	800407a <LIS2MDL_Set_ODR_Value+0x4e>
 8004076:	2308      	movs	r3, #8
 8004078:	e000      	b.n	800407c <LIS2MDL_Set_ODR_Value+0x50>
 800407a:	230c      	movs	r3, #12
  new_odr = ( ( odr <= 10.000f ) ? LIS2MDL_MAG_ODR_10_Hz
 800407c:	73fb      	strb	r3, [r7, #15]
            : ( odr <= 50.000f ) ? LIS2MDL_MAG_ODR_50_Hz
            :                      LIS2MDL_MAG_ODR_100_Hz );

  if ( LIS2MDL_MAG_W_DataRate( (void *)handle, new_odr ) == MEMS_ERROR )
 800407e:	7bfb      	ldrb	r3, [r7, #15]
 8004080:	4619      	mov	r1, r3
 8004082:	6878      	ldr	r0, [r7, #4]
 8004084:	f7ff fd12 	bl	8003aac <LIS2MDL_MAG_W_DataRate>
 8004088:	4603      	mov	r3, r0
 800408a:	2b00      	cmp	r3, #0
 800408c:	d101      	bne.n	8004092 <LIS2MDL_Set_ODR_Value+0x66>
  {
    return COMPONENT_ERROR;
 800408e:	2301      	movs	r3, #1
 8004090:	e000      	b.n	8004094 <LIS2MDL_Set_ODR_Value+0x68>
  }

  return COMPONENT_OK;
 8004092:	2300      	movs	r3, #0
}
 8004094:	4618      	mov	r0, r3
 8004096:	3710      	adds	r7, #16
 8004098:	46bd      	mov	sp, r7
 800409a:	bd80      	pop	{r7, pc}
 800409c:	42480000 	.word	0x42480000

080040a0 <LIS2MDL_Get_FS>:
 * @param fullScale pointer where the full scale is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Get_FS( DrvContextTypeDef *handle, float *fullScale )
{
 80040a0:	b480      	push	{r7}
 80040a2:	b083      	sub	sp, #12
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	6078      	str	r0, [r7, #4]
 80040a8:	6039      	str	r1, [r7, #0]
  *fullScale = 50.0f;
 80040aa:	683b      	ldr	r3, [r7, #0]
 80040ac:	4a04      	ldr	r2, [pc, #16]	; (80040c0 <LIS2MDL_Get_FS+0x20>)
 80040ae:	601a      	str	r2, [r3, #0]

  return COMPONENT_OK;
 80040b0:	2300      	movs	r3, #0
}
 80040b2:	4618      	mov	r0, r3
 80040b4:	370c      	adds	r7, #12
 80040b6:	46bd      	mov	sp, r7
 80040b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040bc:	4770      	bx	lr
 80040be:	bf00      	nop
 80040c0:	42480000 	.word	0x42480000

080040c4 <LIS2MDL_Set_FS>:
 * @param fullScale the functional full scale to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Set_FS( DrvContextTypeDef *handle, SensorFs_t fullScale )
{
 80040c4:	b480      	push	{r7}
 80040c6:	b083      	sub	sp, #12
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
 80040cc:	460b      	mov	r3, r1
 80040ce:	70fb      	strb	r3, [r7, #3]
  return COMPONENT_OK;
 80040d0:	2300      	movs	r3, #0
}
 80040d2:	4618      	mov	r0, r3
 80040d4:	370c      	adds	r7, #12
 80040d6:	46bd      	mov	sp, r7
 80040d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040dc:	4770      	bx	lr

080040de <LIS2MDL_Set_FS_Value>:
 * @param fullScale the full scale value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Set_FS_Value( DrvContextTypeDef *handle, float fullScale )
{
 80040de:	b480      	push	{r7}
 80040e0:	b083      	sub	sp, #12
 80040e2:	af00      	add	r7, sp, #0
 80040e4:	6078      	str	r0, [r7, #4]
 80040e6:	ed87 0a00 	vstr	s0, [r7]
  return COMPONENT_OK;
 80040ea:	2300      	movs	r3, #0
}
 80040ec:	4618      	mov	r0, r3
 80040ee:	370c      	adds	r7, #12
 80040f0:	46bd      	mov	sp, r7
 80040f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f6:	4770      	bx	lr

080040f8 <LIS2MDL_Read_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Read_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t *data )
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b084      	sub	sp, #16
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	60f8      	str	r0, [r7, #12]
 8004100:	460b      	mov	r3, r1
 8004102:	607a      	str	r2, [r7, #4]
 8004104:	72fb      	strb	r3, [r7, #11]

  if ( LIS2MDL_MAG_ReadReg( (void *)handle, reg, data, 1 ) == MEMS_ERROR )
 8004106:	7af9      	ldrb	r1, [r7, #11]
 8004108:	2301      	movs	r3, #1
 800410a:	687a      	ldr	r2, [r7, #4]
 800410c:	68f8      	ldr	r0, [r7, #12]
 800410e:	f7ff fc69 	bl	80039e4 <LIS2MDL_MAG_ReadReg>
 8004112:	4603      	mov	r3, r0
 8004114:	2b00      	cmp	r3, #0
 8004116:	d101      	bne.n	800411c <LIS2MDL_Read_Reg+0x24>
  {
    return COMPONENT_ERROR;
 8004118:	2301      	movs	r3, #1
 800411a:	e000      	b.n	800411e <LIS2MDL_Read_Reg+0x26>
  }

  return COMPONENT_OK;
 800411c:	2300      	movs	r3, #0
}
 800411e:	4618      	mov	r0, r3
 8004120:	3710      	adds	r7, #16
 8004122:	46bd      	mov	sp, r7
 8004124:	bd80      	pop	{r7, pc}

08004126 <LIS2MDL_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Write_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t data )
{
 8004126:	b580      	push	{r7, lr}
 8004128:	b082      	sub	sp, #8
 800412a:	af00      	add	r7, sp, #0
 800412c:	6078      	str	r0, [r7, #4]
 800412e:	460b      	mov	r3, r1
 8004130:	70fb      	strb	r3, [r7, #3]
 8004132:	4613      	mov	r3, r2
 8004134:	70bb      	strb	r3, [r7, #2]

  if ( LIS2MDL_MAG_WriteReg( (void *)handle, reg, &data, 1 ) == MEMS_ERROR )
 8004136:	1cba      	adds	r2, r7, #2
 8004138:	78f9      	ldrb	r1, [r7, #3]
 800413a:	2301      	movs	r3, #1
 800413c:	6878      	ldr	r0, [r7, #4]
 800413e:	f7ff fc37 	bl	80039b0 <LIS2MDL_MAG_WriteReg>
 8004142:	4603      	mov	r3, r0
 8004144:	2b00      	cmp	r3, #0
 8004146:	d101      	bne.n	800414c <LIS2MDL_Write_Reg+0x26>
  {
    return COMPONENT_ERROR;
 8004148:	2301      	movs	r3, #1
 800414a:	e000      	b.n	800414e <LIS2MDL_Write_Reg+0x28>
  }

  return COMPONENT_OK;
 800414c:	2300      	movs	r3, #0
}
 800414e:	4618      	mov	r0, r3
 8004150:	3708      	adds	r7, #8
 8004152:	46bd      	mov	sp, r7
 8004154:	bd80      	pop	{r7, pc}

08004156 <LIS2MDL_Get_DRDY_Status>:
 * @param status the data ready status
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Get_DRDY_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 8004156:	b580      	push	{r7, lr}
 8004158:	b084      	sub	sp, #16
 800415a:	af00      	add	r7, sp, #0
 800415c:	6078      	str	r0, [r7, #4]
 800415e:	6039      	str	r1, [r7, #0]

  LIS2MDL_MAG_STATUS_t status_raw;

  if ( LIS2MDL_MAG_R_STATUS_bits( (void *)handle, &status_raw ) == MEMS_ERROR )
 8004160:	f107 030f 	add.w	r3, r7, #15
 8004164:	4619      	mov	r1, r3
 8004166:	6878      	ldr	r0, [r7, #4]
 8004168:	f7ff fd43 	bl	8003bf2 <LIS2MDL_MAG_R_STATUS_bits>
 800416c:	4603      	mov	r3, r0
 800416e:	2b00      	cmp	r3, #0
 8004170:	d101      	bne.n	8004176 <LIS2MDL_Get_DRDY_Status+0x20>
  {
    return COMPONENT_ERROR;
 8004172:	2301      	movs	r3, #1
 8004174:	e01b      	b.n	80041ae <LIS2MDL_Get_DRDY_Status+0x58>
  }

  if ((status_raw & LIS2MDL_MAG_STATUS_NEW_DATA_AVAILABLE_ON_X) ||
 8004176:	7bfb      	ldrb	r3, [r7, #15]
 8004178:	f003 0301 	and.w	r3, r3, #1
 800417c:	2b00      	cmp	r3, #0
 800417e:	d10e      	bne.n	800419e <LIS2MDL_Get_DRDY_Status+0x48>
      (status_raw & LIS2MDL_MAG_STATUS_NEW_DATA_AVAILABLE_ON_Y) ||
 8004180:	7bfb      	ldrb	r3, [r7, #15]
 8004182:	f003 0302 	and.w	r3, r3, #2
  if ((status_raw & LIS2MDL_MAG_STATUS_NEW_DATA_AVAILABLE_ON_X) ||
 8004186:	2b00      	cmp	r3, #0
 8004188:	d109      	bne.n	800419e <LIS2MDL_Get_DRDY_Status+0x48>
      (status_raw & LIS2MDL_MAG_STATUS_NEW_DATA_AVAILABLE_ON_Z) ||
 800418a:	7bfb      	ldrb	r3, [r7, #15]
 800418c:	f003 0304 	and.w	r3, r3, #4
      (status_raw & LIS2MDL_MAG_STATUS_NEW_DATA_AVAILABLE_ON_Y) ||
 8004190:	2b00      	cmp	r3, #0
 8004192:	d104      	bne.n	800419e <LIS2MDL_Get_DRDY_Status+0x48>
      (status_raw & LIS2MDL_MAG_STATUS_NEW_DATA_AVAILABLE))
 8004194:	7bfb      	ldrb	r3, [r7, #15]
 8004196:	f003 0308 	and.w	r3, r3, #8
      (status_raw & LIS2MDL_MAG_STATUS_NEW_DATA_AVAILABLE_ON_Z) ||
 800419a:	2b00      	cmp	r3, #0
 800419c:	d003      	beq.n	80041a6 <LIS2MDL_Get_DRDY_Status+0x50>
  {
    *status = 1;
 800419e:	683b      	ldr	r3, [r7, #0]
 80041a0:	2201      	movs	r2, #1
 80041a2:	701a      	strb	r2, [r3, #0]
 80041a4:	e002      	b.n	80041ac <LIS2MDL_Get_DRDY_Status+0x56>
  }
  else
  {
    *status = 0;
 80041a6:	683b      	ldr	r3, [r7, #0]
 80041a8:	2200      	movs	r2, #0
 80041aa:	701a      	strb	r2, [r3, #0]
  }

  return COMPONENT_OK;
 80041ac:	2300      	movs	r3, #0
}
 80041ae:	4618      	mov	r0, r3
 80041b0:	3710      	adds	r7, #16
 80041b2:	46bd      	mov	sp, r7
 80041b4:	bd80      	pop	{r7, pc}
	...

080041b8 <LIS2MDL_Get_Axes_Raw>:
 * @param pData pointer where the raw values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Get_Axes_Raw( DrvContextTypeDef *handle, int16_t* pData )
{
 80041b8:	b580      	push	{r7, lr}
 80041ba:	b086      	sub	sp, #24
 80041bc:	af00      	add	r7, sp, #0
 80041be:	6078      	str	r0, [r7, #4]
 80041c0:	6039      	str	r1, [r7, #0]

  uint8_t regValue[6] = {0, 0, 0, 0, 0, 0};
 80041c2:	4a16      	ldr	r2, [pc, #88]	; (800421c <LIS2MDL_Get_Axes_Raw+0x64>)
 80041c4:	f107 030c 	add.w	r3, r7, #12
 80041c8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80041cc:	6018      	str	r0, [r3, #0]
 80041ce:	3304      	adds	r3, #4
 80041d0:	8019      	strh	r1, [r3, #0]
  int16_t *regValueInt16;

  /* Read output registers from LIS2MDL_MAG_OUTX_L to LIS2MDL_MAG_OUTZ_H. */
  if ( LIS2MDL_MAG_Get_MagneticOutputs( (void *)handle, regValue ) == MEMS_ERROR )
 80041d2:	f107 030c 	add.w	r3, r7, #12
 80041d6:	4619      	mov	r1, r3
 80041d8:	6878      	ldr	r0, [r7, #4]
 80041da:	f7ff fd23 	bl	8003c24 <LIS2MDL_MAG_Get_MagneticOutputs>
 80041de:	4603      	mov	r3, r0
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d101      	bne.n	80041e8 <LIS2MDL_Get_Axes_Raw+0x30>
  {
    return COMPONENT_ERROR;
 80041e4:	2301      	movs	r3, #1
 80041e6:	e014      	b.n	8004212 <LIS2MDL_Get_Axes_Raw+0x5a>
  }

  regValueInt16 = (int16_t *)regValue;
 80041e8:	f107 030c 	add.w	r3, r7, #12
 80041ec:	617b      	str	r3, [r7, #20]

  /* Format the data. */
  pData[0] = regValueInt16[0];
 80041ee:	697b      	ldr	r3, [r7, #20]
 80041f0:	f9b3 2000 	ldrsh.w	r2, [r3]
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	801a      	strh	r2, [r3, #0]
  pData[1] = regValueInt16[1];
 80041f8:	683b      	ldr	r3, [r7, #0]
 80041fa:	3302      	adds	r3, #2
 80041fc:	697a      	ldr	r2, [r7, #20]
 80041fe:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 8004202:	801a      	strh	r2, [r3, #0]
  pData[2] = regValueInt16[2];
 8004204:	683b      	ldr	r3, [r7, #0]
 8004206:	3304      	adds	r3, #4
 8004208:	697a      	ldr	r2, [r7, #20]
 800420a:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 800420e:	801a      	strh	r2, [r3, #0]

  return COMPONENT_OK;
 8004210:	2300      	movs	r3, #0
}
 8004212:	4618      	mov	r0, r3
 8004214:	3718      	adds	r7, #24
 8004216:	46bd      	mov	sp, r7
 8004218:	bd80      	pop	{r7, pc}
 800421a:	bf00      	nop
 800421c:	08016284 	.word	0x08016284

08004220 <LPS22HB_ReadReg>:
* Input       : Register Address
* Output      : Data Read
* Return      : None
*******************************************************************************/
LPS22HB_Error_et LPS22HB_ReadReg( void *handle, uint8_t RegAddr, uint16_t NumByteToRead, uint8_t *Data )
{
 8004220:	b580      	push	{r7, lr}
 8004222:	b086      	sub	sp, #24
 8004224:	af00      	add	r7, sp, #0
 8004226:	60f8      	str	r0, [r7, #12]
 8004228:	607b      	str	r3, [r7, #4]
 800422a:	460b      	mov	r3, r1
 800422c:	72fb      	strb	r3, [r7, #11]
 800422e:	4613      	mov	r3, r2
 8004230:	813b      	strh	r3, [r7, #8]
  int i = 0;
 8004232:	2300      	movs	r3, #0
 8004234:	617b      	str	r3, [r7, #20]

  for (i = 0; i < NumByteToRead; i++ )
 8004236:	2300      	movs	r3, #0
 8004238:	617b      	str	r3, [r7, #20]
 800423a:	e013      	b.n	8004264 <LPS22HB_ReadReg+0x44>
  {
    if( Sensor_IO_Read(handle, RegAddr + i, &Data[i], 1 ))
 800423c:	697b      	ldr	r3, [r7, #20]
 800423e:	b2da      	uxtb	r2, r3
 8004240:	7afb      	ldrb	r3, [r7, #11]
 8004242:	4413      	add	r3, r2
 8004244:	b2d9      	uxtb	r1, r3
 8004246:	697b      	ldr	r3, [r7, #20]
 8004248:	687a      	ldr	r2, [r7, #4]
 800424a:	441a      	add	r2, r3
 800424c:	2301      	movs	r3, #1
 800424e:	68f8      	ldr	r0, [r7, #12]
 8004250:	f7fe fb45 	bl	80028de <Sensor_IO_Read>
 8004254:	4603      	mov	r3, r0
 8004256:	2b00      	cmp	r3, #0
 8004258:	d001      	beq.n	800425e <LPS22HB_ReadReg+0x3e>
      return LPS22HB_ERROR;
 800425a:	2301      	movs	r3, #1
 800425c:	e007      	b.n	800426e <LPS22HB_ReadReg+0x4e>
  for (i = 0; i < NumByteToRead; i++ )
 800425e:	697b      	ldr	r3, [r7, #20]
 8004260:	3301      	adds	r3, #1
 8004262:	617b      	str	r3, [r7, #20]
 8004264:	893b      	ldrh	r3, [r7, #8]
 8004266:	697a      	ldr	r2, [r7, #20]
 8004268:	429a      	cmp	r2, r3
 800426a:	dbe7      	blt.n	800423c <LPS22HB_ReadReg+0x1c>
  }
  
  return LPS22HB_OK;
 800426c:	2300      	movs	r3, #0
  /*if ( Sensor_IO_Read( handle, RegAddr, Data, NumByteToRead ) )
    return LPS22HB_ERROR;
  else
    return LPS22HB_OK;
  */
}
 800426e:	4618      	mov	r0, r3
 8004270:	3718      	adds	r7, #24
 8004272:	46bd      	mov	sp, r7
 8004274:	bd80      	pop	{r7, pc}

08004276 <LPS22HB_WriteReg>:
* Input       : Register Address, Data to be written
* Output      : None
* Return      : None
*******************************************************************************/
LPS22HB_Error_et LPS22HB_WriteReg( void *handle, uint8_t RegAddr, uint16_t NumByteToWrite, uint8_t *Data )
{
 8004276:	b580      	push	{r7, lr}
 8004278:	b086      	sub	sp, #24
 800427a:	af00      	add	r7, sp, #0
 800427c:	60f8      	str	r0, [r7, #12]
 800427e:	607b      	str	r3, [r7, #4]
 8004280:	460b      	mov	r3, r1
 8004282:	72fb      	strb	r3, [r7, #11]
 8004284:	4613      	mov	r3, r2
 8004286:	813b      	strh	r3, [r7, #8]
  int i = 0;
 8004288:	2300      	movs	r3, #0
 800428a:	617b      	str	r3, [r7, #20]

  for (i = 0; i < NumByteToWrite; i++ )
 800428c:	2300      	movs	r3, #0
 800428e:	617b      	str	r3, [r7, #20]
 8004290:	e013      	b.n	80042ba <LPS22HB_WriteReg+0x44>
  {
    if( Sensor_IO_Write(handle, RegAddr + i, &Data[i], 1 ))
 8004292:	697b      	ldr	r3, [r7, #20]
 8004294:	b2da      	uxtb	r2, r3
 8004296:	7afb      	ldrb	r3, [r7, #11]
 8004298:	4413      	add	r3, r2
 800429a:	b2d9      	uxtb	r1, r3
 800429c:	697b      	ldr	r3, [r7, #20]
 800429e:	687a      	ldr	r2, [r7, #4]
 80042a0:	441a      	add	r2, r3
 80042a2:	2301      	movs	r3, #1
 80042a4:	68f8      	ldr	r0, [r7, #12]
 80042a6:	f7fe fb05 	bl	80028b4 <Sensor_IO_Write>
 80042aa:	4603      	mov	r3, r0
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d001      	beq.n	80042b4 <LPS22HB_WriteReg+0x3e>
      return LPS22HB_ERROR;
 80042b0:	2301      	movs	r3, #1
 80042b2:	e007      	b.n	80042c4 <LPS22HB_WriteReg+0x4e>
  for (i = 0; i < NumByteToWrite; i++ )
 80042b4:	697b      	ldr	r3, [r7, #20]
 80042b6:	3301      	adds	r3, #1
 80042b8:	617b      	str	r3, [r7, #20]
 80042ba:	893b      	ldrh	r3, [r7, #8]
 80042bc:	697a      	ldr	r2, [r7, #20]
 80042be:	429a      	cmp	r2, r3
 80042c0:	dbe7      	blt.n	8004292 <LPS22HB_WriteReg+0x1c>
  }
  
  return LPS22HB_OK;
 80042c2:	2300      	movs	r3, #0
}
 80042c4:	4618      	mov	r0, r3
 80042c6:	3718      	adds	r7, #24
 80042c8:	46bd      	mov	sp, r7
 80042ca:	bd80      	pop	{r7, pc}

080042cc <LPS22HB_Get_DeviceID>:
* @param  *handle Device handle.
* @param  Buffer to empty by Device identification Value.
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Get_DeviceID(void *handle, uint8_t* deviceid)
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b082      	sub	sp, #8
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	6078      	str	r0, [r7, #4]
 80042d4:	6039      	str	r1, [r7, #0]
  if(LPS22HB_ReadReg(handle, LPS22HB_WHO_AM_I_REG, 1, deviceid))
 80042d6:	683b      	ldr	r3, [r7, #0]
 80042d8:	2201      	movs	r2, #1
 80042da:	210f      	movs	r1, #15
 80042dc:	6878      	ldr	r0, [r7, #4]
 80042de:	f7ff ff9f 	bl	8004220 <LPS22HB_ReadReg>
 80042e2:	4603      	mov	r3, r0
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d001      	beq.n	80042ec <LPS22HB_Get_DeviceID+0x20>
    return LPS22HB_ERROR;
 80042e8:	2301      	movs	r3, #1
 80042ea:	e000      	b.n	80042ee <LPS22HB_Get_DeviceID+0x22>

  return LPS22HB_OK;
 80042ec:	2300      	movs	r3, #0
}
 80042ee:	4618      	mov	r0, r3
 80042f0:	3708      	adds	r7, #8
 80042f2:	46bd      	mov	sp, r7
 80042f4:	bd80      	pop	{r7, pc}

080042f6 <LPS22HB_Set_PowerMode>:
* @param  *handle Device handle.
* @param  LPS22HB_LowNoise or LPS22HB_LowPower mode
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_PowerMode(void *handle, LPS22HB_PowerMode_et mode)
{
 80042f6:	b580      	push	{r7, lr}
 80042f8:	b084      	sub	sp, #16
 80042fa:	af00      	add	r7, sp, #0
 80042fc:	6078      	str	r0, [r7, #4]
 80042fe:	460b      	mov	r3, r1
 8004300:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp;

  LPS22HB_assert_param(IS_LPS22HB_PowerMode(mode));

  if(LPS22HB_ReadReg(handle, LPS22HB_RES_CONF_REG, 1, &tmp))
 8004302:	f107 030f 	add.w	r3, r7, #15
 8004306:	2201      	movs	r2, #1
 8004308:	211a      	movs	r1, #26
 800430a:	6878      	ldr	r0, [r7, #4]
 800430c:	f7ff ff88 	bl	8004220 <LPS22HB_ReadReg>
 8004310:	4603      	mov	r3, r0
 8004312:	2b00      	cmp	r3, #0
 8004314:	d001      	beq.n	800431a <LPS22HB_Set_PowerMode+0x24>
    return LPS22HB_ERROR;
 8004316:	2301      	movs	r3, #1
 8004318:	e016      	b.n	8004348 <LPS22HB_Set_PowerMode+0x52>

  tmp &= ~LPS22HB_LCEN_MASK;
 800431a:	7bfb      	ldrb	r3, [r7, #15]
 800431c:	f023 0301 	bic.w	r3, r3, #1
 8004320:	b2db      	uxtb	r3, r3
 8004322:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)mode;
 8004324:	7bfa      	ldrb	r2, [r7, #15]
 8004326:	78fb      	ldrb	r3, [r7, #3]
 8004328:	4313      	orrs	r3, r2
 800432a:	b2db      	uxtb	r3, r3
 800432c:	73fb      	strb	r3, [r7, #15]

  if(LPS22HB_WriteReg(handle, LPS22HB_RES_CONF_REG, 1, &tmp))
 800432e:	f107 030f 	add.w	r3, r7, #15
 8004332:	2201      	movs	r2, #1
 8004334:	211a      	movs	r1, #26
 8004336:	6878      	ldr	r0, [r7, #4]
 8004338:	f7ff ff9d 	bl	8004276 <LPS22HB_WriteReg>
 800433c:	4603      	mov	r3, r0
 800433e:	2b00      	cmp	r3, #0
 8004340:	d001      	beq.n	8004346 <LPS22HB_Set_PowerMode+0x50>
    return LPS22HB_ERROR;
 8004342:	2301      	movs	r3, #1
 8004344:	e000      	b.n	8004348 <LPS22HB_Set_PowerMode+0x52>

  return LPS22HB_OK;
 8004346:	2300      	movs	r3, #0
}
 8004348:	4618      	mov	r0, r3
 800434a:	3710      	adds	r7, #16
 800434c:	46bd      	mov	sp, r7
 800434e:	bd80      	pop	{r7, pc}

08004350 <LPS22HB_Set_Odr>:
* @param  *handle Device handle.
* @param  Output Data Rate
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_Odr(void *handle, LPS22HB_Odr_et odr)
{
 8004350:	b580      	push	{r7, lr}
 8004352:	b084      	sub	sp, #16
 8004354:	af00      	add	r7, sp, #0
 8004356:	6078      	str	r0, [r7, #4]
 8004358:	460b      	mov	r3, r1
 800435a:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp;


  LPS22HB_assert_param(IS_LPS22HB_ODR(odr));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 800435c:	f107 030f 	add.w	r3, r7, #15
 8004360:	2201      	movs	r2, #1
 8004362:	2110      	movs	r1, #16
 8004364:	6878      	ldr	r0, [r7, #4]
 8004366:	f7ff ff5b 	bl	8004220 <LPS22HB_ReadReg>
 800436a:	4603      	mov	r3, r0
 800436c:	2b00      	cmp	r3, #0
 800436e:	d001      	beq.n	8004374 <LPS22HB_Set_Odr+0x24>
    return LPS22HB_ERROR;
 8004370:	2301      	movs	r3, #1
 8004372:	e016      	b.n	80043a2 <LPS22HB_Set_Odr+0x52>

  tmp &= ~LPS22HB_ODR_MASK;
 8004374:	7bfb      	ldrb	r3, [r7, #15]
 8004376:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800437a:	b2db      	uxtb	r3, r3
 800437c:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)odr;
 800437e:	7bfa      	ldrb	r2, [r7, #15]
 8004380:	78fb      	ldrb	r3, [r7, #3]
 8004382:	4313      	orrs	r3, r2
 8004384:	b2db      	uxtb	r3, r3
 8004386:	73fb      	strb	r3, [r7, #15]

  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 8004388:	f107 030f 	add.w	r3, r7, #15
 800438c:	2201      	movs	r2, #1
 800438e:	2110      	movs	r1, #16
 8004390:	6878      	ldr	r0, [r7, #4]
 8004392:	f7ff ff70 	bl	8004276 <LPS22HB_WriteReg>
 8004396:	4603      	mov	r3, r0
 8004398:	2b00      	cmp	r3, #0
 800439a:	d001      	beq.n	80043a0 <LPS22HB_Set_Odr+0x50>
    return LPS22HB_ERROR;
 800439c:	2301      	movs	r3, #1
 800439e:	e000      	b.n	80043a2 <LPS22HB_Set_Odr+0x52>

  return LPS22HB_OK;
 80043a0:	2300      	movs	r3, #0
}
 80043a2:	4618      	mov	r0, r3
 80043a4:	3710      	adds	r7, #16
 80043a6:	46bd      	mov	sp, r7
 80043a8:	bd80      	pop	{r7, pc}

080043aa <LPS22HB_Get_Odr>:
* @param  *handle Device handle.
* @param  Buffer to empty with Output Data Rate
* @retval  Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Get_Odr(void *handle, LPS22HB_Odr_et* odr)
{
 80043aa:	b580      	push	{r7, lr}
 80043ac:	b084      	sub	sp, #16
 80043ae:	af00      	add	r7, sp, #0
 80043b0:	6078      	str	r0, [r7, #4]
 80043b2:	6039      	str	r1, [r7, #0]
  uint8_t tmp;

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 80043b4:	f107 030f 	add.w	r3, r7, #15
 80043b8:	2201      	movs	r2, #1
 80043ba:	2110      	movs	r1, #16
 80043bc:	6878      	ldr	r0, [r7, #4]
 80043be:	f7ff ff2f 	bl	8004220 <LPS22HB_ReadReg>
 80043c2:	4603      	mov	r3, r0
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d001      	beq.n	80043cc <LPS22HB_Get_Odr+0x22>
    return LPS22HB_ERROR;
 80043c8:	2301      	movs	r3, #1
 80043ca:	e006      	b.n	80043da <LPS22HB_Get_Odr+0x30>

  *odr = (LPS22HB_Odr_et)(tmp & LPS22HB_ODR_MASK);
 80043cc:	7bfb      	ldrb	r3, [r7, #15]
 80043ce:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80043d2:	b2da      	uxtb	r2, r3
 80043d4:	683b      	ldr	r3, [r7, #0]
 80043d6:	701a      	strb	r2, [r3, #0]

  return LPS22HB_OK;
 80043d8:	2300      	movs	r3, #0
}
 80043da:	4618      	mov	r0, r3
 80043dc:	3710      	adds	r7, #16
 80043de:	46bd      	mov	sp, r7
 80043e0:	bd80      	pop	{r7, pc}

080043e2 <LPS22HB_Set_LowPassFilter>:
* @param  *handle Device handle.
* @param  state: enable or disable
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_LowPassFilter(void *handle, LPS22HB_State_et state)
{
 80043e2:	b580      	push	{r7, lr}
 80043e4:	b084      	sub	sp, #16
 80043e6:	af00      	add	r7, sp, #0
 80043e8:	6078      	str	r0, [r7, #4]
 80043ea:	460b      	mov	r3, r1
 80043ec:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp;

  LPS22HB_assert_param(IS_LPS22HB_State(state));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 80043ee:	f107 030f 	add.w	r3, r7, #15
 80043f2:	2201      	movs	r2, #1
 80043f4:	2110      	movs	r1, #16
 80043f6:	6878      	ldr	r0, [r7, #4]
 80043f8:	f7ff ff12 	bl	8004220 <LPS22HB_ReadReg>
 80043fc:	4603      	mov	r3, r0
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d001      	beq.n	8004406 <LPS22HB_Set_LowPassFilter+0x24>
    return LPS22HB_ERROR;
 8004402:	2301      	movs	r3, #1
 8004404:	e01a      	b.n	800443c <LPS22HB_Set_LowPassFilter+0x5a>

  tmp &= ~LPS22HB_LPFP_MASK;
 8004406:	7bfb      	ldrb	r3, [r7, #15]
 8004408:	f023 0308 	bic.w	r3, r3, #8
 800440c:	b2db      	uxtb	r3, r3
 800440e:	73fb      	strb	r3, [r7, #15]
  tmp |= ((uint8_t)state) << LPS22HB_LPFP_BIT;
 8004410:	78fb      	ldrb	r3, [r7, #3]
 8004412:	00db      	lsls	r3, r3, #3
 8004414:	b25a      	sxtb	r2, r3
 8004416:	7bfb      	ldrb	r3, [r7, #15]
 8004418:	b25b      	sxtb	r3, r3
 800441a:	4313      	orrs	r3, r2
 800441c:	b25b      	sxtb	r3, r3
 800441e:	b2db      	uxtb	r3, r3
 8004420:	73fb      	strb	r3, [r7, #15]


  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 8004422:	f107 030f 	add.w	r3, r7, #15
 8004426:	2201      	movs	r2, #1
 8004428:	2110      	movs	r1, #16
 800442a:	6878      	ldr	r0, [r7, #4]
 800442c:	f7ff ff23 	bl	8004276 <LPS22HB_WriteReg>
 8004430:	4603      	mov	r3, r0
 8004432:	2b00      	cmp	r3, #0
 8004434:	d001      	beq.n	800443a <LPS22HB_Set_LowPassFilter+0x58>
    return LPS22HB_ERROR;
 8004436:	2301      	movs	r3, #1
 8004438:	e000      	b.n	800443c <LPS22HB_Set_LowPassFilter+0x5a>


  return LPS22HB_OK;
 800443a:	2300      	movs	r3, #0
}
 800443c:	4618      	mov	r0, r3
 800443e:	3710      	adds	r7, #16
 8004440:	46bd      	mov	sp, r7
 8004442:	bd80      	pop	{r7, pc}

08004444 <LPS22HB_Set_LowPassFilterCutoff>:
* @param  *handle Device handle.
* @param  Filter Cutoff ODR/9 or ODR/20
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_LowPassFilterCutoff(void *handle, LPS22HB_LPF_Cutoff_et cutoff)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b084      	sub	sp, #16
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
 800444c:	460b      	mov	r3, r1
 800444e:	70fb      	strb	r3, [r7, #3]

  uint8_t tmp;

  LPS22HB_assert_param(IS_LPS22HB_LPF_Cutoff(cutoff));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 8004450:	f107 030f 	add.w	r3, r7, #15
 8004454:	2201      	movs	r2, #1
 8004456:	2110      	movs	r1, #16
 8004458:	6878      	ldr	r0, [r7, #4]
 800445a:	f7ff fee1 	bl	8004220 <LPS22HB_ReadReg>
 800445e:	4603      	mov	r3, r0
 8004460:	2b00      	cmp	r3, #0
 8004462:	d001      	beq.n	8004468 <LPS22HB_Set_LowPassFilterCutoff+0x24>
    return LPS22HB_ERROR;
 8004464:	2301      	movs	r3, #1
 8004466:	e016      	b.n	8004496 <LPS22HB_Set_LowPassFilterCutoff+0x52>

  tmp &= ~LPS22HB_LPFP_CUTOFF_MASK;
 8004468:	7bfb      	ldrb	r3, [r7, #15]
 800446a:	f023 0304 	bic.w	r3, r3, #4
 800446e:	b2db      	uxtb	r3, r3
 8004470:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)cutoff;
 8004472:	7bfa      	ldrb	r2, [r7, #15]
 8004474:	78fb      	ldrb	r3, [r7, #3]
 8004476:	4313      	orrs	r3, r2
 8004478:	b2db      	uxtb	r3, r3
 800447a:	73fb      	strb	r3, [r7, #15]



  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 800447c:	f107 030f 	add.w	r3, r7, #15
 8004480:	2201      	movs	r2, #1
 8004482:	2110      	movs	r1, #16
 8004484:	6878      	ldr	r0, [r7, #4]
 8004486:	f7ff fef6 	bl	8004276 <LPS22HB_WriteReg>
 800448a:	4603      	mov	r3, r0
 800448c:	2b00      	cmp	r3, #0
 800448e:	d001      	beq.n	8004494 <LPS22HB_Set_LowPassFilterCutoff+0x50>
    return LPS22HB_ERROR;
 8004490:	2301      	movs	r3, #1
 8004492:	e000      	b.n	8004496 <LPS22HB_Set_LowPassFilterCutoff+0x52>


  return LPS22HB_OK;
 8004494:	2300      	movs	r3, #0

}
 8004496:	4618      	mov	r0, r3
 8004498:	3710      	adds	r7, #16
 800449a:	46bd      	mov	sp, r7
 800449c:	bd80      	pop	{r7, pc}

0800449e <LPS22HB_Set_Bdu>:
* @param  LPS22HB_BDU_CONTINUOUS_UPDATE, LPS22HB_BDU_NO_UPDATE
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/

LPS22HB_Error_et LPS22HB_Set_Bdu(void *handle, LPS22HB_Bdu_et bdu)
{
 800449e:	b580      	push	{r7, lr}
 80044a0:	b084      	sub	sp, #16
 80044a2:	af00      	add	r7, sp, #0
 80044a4:	6078      	str	r0, [r7, #4]
 80044a6:	460b      	mov	r3, r1
 80044a8:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp;


  LPS22HB_assert_param(IS_LPS22HB_BDUMode(bdu));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 80044aa:	f107 030f 	add.w	r3, r7, #15
 80044ae:	2201      	movs	r2, #1
 80044b0:	2110      	movs	r1, #16
 80044b2:	6878      	ldr	r0, [r7, #4]
 80044b4:	f7ff feb4 	bl	8004220 <LPS22HB_ReadReg>
 80044b8:	4603      	mov	r3, r0
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d001      	beq.n	80044c2 <LPS22HB_Set_Bdu+0x24>
    return LPS22HB_ERROR;
 80044be:	2301      	movs	r3, #1
 80044c0:	e016      	b.n	80044f0 <LPS22HB_Set_Bdu+0x52>

  tmp &= ~LPS22HB_BDU_MASK;
 80044c2:	7bfb      	ldrb	r3, [r7, #15]
 80044c4:	f023 0302 	bic.w	r3, r3, #2
 80044c8:	b2db      	uxtb	r3, r3
 80044ca:	73fb      	strb	r3, [r7, #15]
  tmp |= ((uint8_t)bdu);
 80044cc:	7bfa      	ldrb	r2, [r7, #15]
 80044ce:	78fb      	ldrb	r3, [r7, #3]
 80044d0:	4313      	orrs	r3, r2
 80044d2:	b2db      	uxtb	r3, r3
 80044d4:	73fb      	strb	r3, [r7, #15]


  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 80044d6:	f107 030f 	add.w	r3, r7, #15
 80044da:	2201      	movs	r2, #1
 80044dc:	2110      	movs	r1, #16
 80044de:	6878      	ldr	r0, [r7, #4]
 80044e0:	f7ff fec9 	bl	8004276 <LPS22HB_WriteReg>
 80044e4:	4603      	mov	r3, r0
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d001      	beq.n	80044ee <LPS22HB_Set_Bdu+0x50>
    return LPS22HB_OK;
 80044ea:	2300      	movs	r3, #0
 80044ec:	e000      	b.n	80044f0 <LPS22HB_Set_Bdu+0x52>

  return LPS22HB_OK;
 80044ee:	2300      	movs	r3, #0
}
 80044f0:	4618      	mov	r0, r3
 80044f2:	3710      	adds	r7, #16
 80044f4:	46bd      	mov	sp, r7
 80044f6:	bd80      	pop	{r7, pc}

080044f8 <LPS22HB_Set_SpiInterface>:
* @param  *handle Device handle.
* @param LPS22HB_SPI_3_WIRE, LPS22HB_SPI_4_WIRE
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_SpiInterface(void *handle, LPS22HB_SPIMode_et spimode)
{
 80044f8:	b580      	push	{r7, lr}
 80044fa:	b084      	sub	sp, #16
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	6078      	str	r0, [r7, #4]
 8004500:	460b      	mov	r3, r1
 8004502:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp;


  LPS22HB_assert_param(IS_LPS22HB_SPIMode(spimode));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 8004504:	f107 030f 	add.w	r3, r7, #15
 8004508:	2201      	movs	r2, #1
 800450a:	2110      	movs	r1, #16
 800450c:	6878      	ldr	r0, [r7, #4]
 800450e:	f7ff fe87 	bl	8004220 <LPS22HB_ReadReg>
 8004512:	4603      	mov	r3, r0
 8004514:	2b00      	cmp	r3, #0
 8004516:	d001      	beq.n	800451c <LPS22HB_Set_SpiInterface+0x24>
    return LPS22HB_ERROR;
 8004518:	2301      	movs	r3, #1
 800451a:	e016      	b.n	800454a <LPS22HB_Set_SpiInterface+0x52>

  tmp &= ~LPS22HB_SIM_MASK;
 800451c:	7bfb      	ldrb	r3, [r7, #15]
 800451e:	f023 0301 	bic.w	r3, r3, #1
 8004522:	b2db      	uxtb	r3, r3
 8004524:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)spimode;
 8004526:	7bfa      	ldrb	r2, [r7, #15]
 8004528:	78fb      	ldrb	r3, [r7, #3]
 800452a:	4313      	orrs	r3, r2
 800452c:	b2db      	uxtb	r3, r3
 800452e:	73fb      	strb	r3, [r7, #15]

  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 8004530:	f107 030f 	add.w	r3, r7, #15
 8004534:	2201      	movs	r2, #1
 8004536:	2110      	movs	r1, #16
 8004538:	6878      	ldr	r0, [r7, #4]
 800453a:	f7ff fe9c 	bl	8004276 <LPS22HB_WriteReg>
 800453e:	4603      	mov	r3, r0
 8004540:	2b00      	cmp	r3, #0
 8004542:	d001      	beq.n	8004548 <LPS22HB_Set_SpiInterface+0x50>
    return LPS22HB_ERROR;
 8004544:	2301      	movs	r3, #1
 8004546:	e000      	b.n	800454a <LPS22HB_Set_SpiInterface+0x52>

  return LPS22HB_OK;
 8004548:	2300      	movs	r3, #0
}
 800454a:	4618      	mov	r0, r3
 800454c:	3710      	adds	r7, #16
 800454e:	46bd      	mov	sp, r7
 8004550:	bd80      	pop	{r7, pc}

08004552 <LPS22HB_SwResetAndMemoryBoot>:
 + and BOOT is set to 1; Self-clearing upon completion.
* @param  *handle Device handle.
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_SwResetAndMemoryBoot(void *handle)
{
 8004552:	b580      	push	{r7, lr}
 8004554:	b084      	sub	sp, #16
 8004556:	af00      	add	r7, sp, #0
 8004558:	6078      	str	r0, [r7, #4]
  uint8_t tmp;

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG2, 1, &tmp))
 800455a:	f107 030f 	add.w	r3, r7, #15
 800455e:	2201      	movs	r2, #1
 8004560:	2111      	movs	r1, #17
 8004562:	6878      	ldr	r0, [r7, #4]
 8004564:	f7ff fe5c 	bl	8004220 <LPS22HB_ReadReg>
 8004568:	4603      	mov	r3, r0
 800456a:	2b00      	cmp	r3, #0
 800456c:	d001      	beq.n	8004572 <LPS22HB_SwResetAndMemoryBoot+0x20>
    return LPS22HB_ERROR;
 800456e:	2301      	movs	r3, #1
 8004570:	e011      	b.n	8004596 <LPS22HB_SwResetAndMemoryBoot+0x44>

  tmp |= ((0x01 << LPS22HB_SW_RESET_BIT) | (0x01 << LPS22HB_BOOT_BIT));
 8004572:	7bfb      	ldrb	r3, [r7, #15]
 8004574:	f063 037b 	orn	r3, r3, #123	; 0x7b
 8004578:	b2db      	uxtb	r3, r3
 800457a:	73fb      	strb	r3, [r7, #15]

  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG2, 1, &tmp))
 800457c:	f107 030f 	add.w	r3, r7, #15
 8004580:	2201      	movs	r2, #1
 8004582:	2111      	movs	r1, #17
 8004584:	6878      	ldr	r0, [r7, #4]
 8004586:	f7ff fe76 	bl	8004276 <LPS22HB_WriteReg>
 800458a:	4603      	mov	r3, r0
 800458c:	2b00      	cmp	r3, #0
 800458e:	d001      	beq.n	8004594 <LPS22HB_SwResetAndMemoryBoot+0x42>
    return LPS22HB_ERROR;
 8004590:	2301      	movs	r3, #1
 8004592:	e000      	b.n	8004596 <LPS22HB_SwResetAndMemoryBoot+0x44>

  return LPS22HB_OK;
 8004594:	2300      	movs	r3, #0
}
 8004596:	4618      	mov	r0, r3
 8004598:	3710      	adds	r7, #16
 800459a:	46bd      	mov	sp, r7
 800459c:	bd80      	pop	{r7, pc}

0800459e <LPS22HB_Set_AutomaticIncrementRegAddress>:
* @param  *handle Device handle.
* @param  LPS22HB_ENABLE/LPS22HB_DISABLE. Default is LPS22HB_ENABLE
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_AutomaticIncrementRegAddress(void *handle, LPS22HB_State_et status)
{
 800459e:	b580      	push	{r7, lr}
 80045a0:	b084      	sub	sp, #16
 80045a2:	af00      	add	r7, sp, #0
 80045a4:	6078      	str	r0, [r7, #4]
 80045a6:	460b      	mov	r3, r1
 80045a8:	70fb      	strb	r3, [r7, #3]

  uint8_t tmp;

  LPS22HB_assert_param(IS_LPS22HB_State(status));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG2, 1, &tmp))
 80045aa:	f107 030f 	add.w	r3, r7, #15
 80045ae:	2201      	movs	r2, #1
 80045b0:	2111      	movs	r1, #17
 80045b2:	6878      	ldr	r0, [r7, #4]
 80045b4:	f7ff fe34 	bl	8004220 <LPS22HB_ReadReg>
 80045b8:	4603      	mov	r3, r0
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d001      	beq.n	80045c2 <LPS22HB_Set_AutomaticIncrementRegAddress+0x24>
    return LPS22HB_ERROR;
 80045be:	2301      	movs	r3, #1
 80045c0:	e01a      	b.n	80045f8 <LPS22HB_Set_AutomaticIncrementRegAddress+0x5a>

  tmp &= ~LPS22HB_ADD_INC_MASK;
 80045c2:	7bfb      	ldrb	r3, [r7, #15]
 80045c4:	f023 0310 	bic.w	r3, r3, #16
 80045c8:	b2db      	uxtb	r3, r3
 80045ca:	73fb      	strb	r3, [r7, #15]
  tmp |= (((uint8_t)status) << LPS22HB_ADD_INC_BIT);
 80045cc:	78fb      	ldrb	r3, [r7, #3]
 80045ce:	011b      	lsls	r3, r3, #4
 80045d0:	b25a      	sxtb	r2, r3
 80045d2:	7bfb      	ldrb	r3, [r7, #15]
 80045d4:	b25b      	sxtb	r3, r3
 80045d6:	4313      	orrs	r3, r2
 80045d8:	b25b      	sxtb	r3, r3
 80045da:	b2db      	uxtb	r3, r3
 80045dc:	73fb      	strb	r3, [r7, #15]

  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG2, 1, &tmp))
 80045de:	f107 030f 	add.w	r3, r7, #15
 80045e2:	2201      	movs	r2, #1
 80045e4:	2111      	movs	r1, #17
 80045e6:	6878      	ldr	r0, [r7, #4]
 80045e8:	f7ff fe45 	bl	8004276 <LPS22HB_WriteReg>
 80045ec:	4603      	mov	r3, r0
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d001      	beq.n	80045f6 <LPS22HB_Set_AutomaticIncrementRegAddress+0x58>
    return LPS22HB_ERROR;
 80045f2:	2301      	movs	r3, #1
 80045f4:	e000      	b.n	80045f8 <LPS22HB_Set_AutomaticIncrementRegAddress+0x5a>

  return LPS22HB_OK;
 80045f6:	2300      	movs	r3, #0

}
 80045f8:	4618      	mov	r0, r3
 80045fa:	3710      	adds	r7, #16
 80045fc:	46bd      	mov	sp, r7
 80045fe:	bd80      	pop	{r7, pc}

08004600 <LPS22HB_Set_I2C>:
* @param  *handle Device handle.
* @param State: LPS22HB_ENABLE (reset bit)/ LPS22HB_DISABLE (set bit)
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_I2C(void *handle, LPS22HB_State_et statei2c)
{
 8004600:	b580      	push	{r7, lr}
 8004602:	b084      	sub	sp, #16
 8004604:	af00      	add	r7, sp, #0
 8004606:	6078      	str	r0, [r7, #4]
 8004608:	460b      	mov	r3, r1
 800460a:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp;

  LPS22HB_assert_param(IS_LPS22HB_State(statei2c));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG2, 1, &tmp))
 800460c:	f107 030f 	add.w	r3, r7, #15
 8004610:	2201      	movs	r2, #1
 8004612:	2111      	movs	r1, #17
 8004614:	6878      	ldr	r0, [r7, #4]
 8004616:	f7ff fe03 	bl	8004220 <LPS22HB_ReadReg>
 800461a:	4603      	mov	r3, r0
 800461c:	2b00      	cmp	r3, #0
 800461e:	d001      	beq.n	8004624 <LPS22HB_Set_I2C+0x24>
    return LPS22HB_ERROR;
 8004620:	2301      	movs	r3, #1
 8004622:	e01c      	b.n	800465e <LPS22HB_Set_I2C+0x5e>

  /*Reset Bit->I2C Enabled*/
  tmp &= ~LPS22HB_I2C_MASK;
 8004624:	7bfb      	ldrb	r3, [r7, #15]
 8004626:	f023 0308 	bic.w	r3, r3, #8
 800462a:	b2db      	uxtb	r3, r3
 800462c:	73fb      	strb	r3, [r7, #15]
  tmp |= ((uint8_t)~statei2c) << LPS22HB_I2C_BIT;
 800462e:	78fb      	ldrb	r3, [r7, #3]
 8004630:	43db      	mvns	r3, r3
 8004632:	b2db      	uxtb	r3, r3
 8004634:	00db      	lsls	r3, r3, #3
 8004636:	b25a      	sxtb	r2, r3
 8004638:	7bfb      	ldrb	r3, [r7, #15]
 800463a:	b25b      	sxtb	r3, r3
 800463c:	4313      	orrs	r3, r2
 800463e:	b25b      	sxtb	r3, r3
 8004640:	b2db      	uxtb	r3, r3
 8004642:	73fb      	strb	r3, [r7, #15]

  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG2, 1, &tmp))
 8004644:	f107 030f 	add.w	r3, r7, #15
 8004648:	2201      	movs	r2, #1
 800464a:	2111      	movs	r1, #17
 800464c:	6878      	ldr	r0, [r7, #4]
 800464e:	f7ff fe12 	bl	8004276 <LPS22HB_WriteReg>
 8004652:	4603      	mov	r3, r0
 8004654:	2b00      	cmp	r3, #0
 8004656:	d001      	beq.n	800465c <LPS22HB_Set_I2C+0x5c>
    return LPS22HB_ERROR;
 8004658:	2301      	movs	r3, #1
 800465a:	e000      	b.n	800465e <LPS22HB_Set_I2C+0x5e>

  return LPS22HB_OK;
 800465c:	2300      	movs	r3, #0
}
 800465e:	4618      	mov	r0, r3
 8004660:	3710      	adds	r7, #16
 8004662:	46bd      	mov	sp, r7
 8004664:	bd80      	pop	{r7, pc}

08004666 <LPS22HB_Get_DataStatus>:
* @param  *handle Device handle.
* @param  Data Status Flag:  TempDataAvailable, TempDataOverrun, PressDataAvailable, PressDataOverrun
* @retval  Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Get_DataStatus(void *handle, LPS22HB_DataStatus_st* datastatus)
{
 8004666:	b580      	push	{r7, lr}
 8004668:	b084      	sub	sp, #16
 800466a:	af00      	add	r7, sp, #0
 800466c:	6078      	str	r0, [r7, #4]
 800466e:	6039      	str	r1, [r7, #0]
  uint8_t tmp;

  if(LPS22HB_ReadReg(handle, LPS22HB_STATUS_REG, 1, &tmp))
 8004670:	f107 030f 	add.w	r3, r7, #15
 8004674:	2201      	movs	r2, #1
 8004676:	2127      	movs	r1, #39	; 0x27
 8004678:	6878      	ldr	r0, [r7, #4]
 800467a:	f7ff fdd1 	bl	8004220 <LPS22HB_ReadReg>
 800467e:	4603      	mov	r3, r0
 8004680:	2b00      	cmp	r3, #0
 8004682:	d001      	beq.n	8004688 <LPS22HB_Get_DataStatus+0x22>
    return LPS22HB_ERROR;
 8004684:	2301      	movs	r3, #1
 8004686:	e01c      	b.n	80046c2 <LPS22HB_Get_DataStatus+0x5c>

  datastatus->PressDataAvailable = (uint8_t)(tmp & LPS22HB_PDA_MASK);
 8004688:	7bfb      	ldrb	r3, [r7, #15]
 800468a:	f003 0301 	and.w	r3, r3, #1
 800468e:	b2da      	uxtb	r2, r3
 8004690:	683b      	ldr	r3, [r7, #0]
 8004692:	705a      	strb	r2, [r3, #1]
  datastatus->TempDataAvailable = (uint8_t)((tmp & LPS22HB_TDA_MASK) >> LPS22HB_PDA_BIT);
 8004694:	7bfb      	ldrb	r3, [r7, #15]
 8004696:	f003 0302 	and.w	r3, r3, #2
 800469a:	b2da      	uxtb	r2, r3
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	701a      	strb	r2, [r3, #0]
  datastatus->TempDataOverrun = (uint8_t)((tmp & LPS22HB_TOR_MASK) >> LPS22HB_TOR_BIT);
 80046a0:	7bfb      	ldrb	r3, [r7, #15]
 80046a2:	115b      	asrs	r3, r3, #5
 80046a4:	b2db      	uxtb	r3, r3
 80046a6:	f003 0301 	and.w	r3, r3, #1
 80046aa:	b2da      	uxtb	r2, r3
 80046ac:	683b      	ldr	r3, [r7, #0]
 80046ae:	709a      	strb	r2, [r3, #2]
  datastatus->PressDataOverrun = (uint8_t)((tmp & LPS22HB_POR_MASK) >> LPS22HB_POR_BIT);
 80046b0:	7bfb      	ldrb	r3, [r7, #15]
 80046b2:	111b      	asrs	r3, r3, #4
 80046b4:	b2db      	uxtb	r3, r3
 80046b6:	f003 0301 	and.w	r3, r3, #1
 80046ba:	b2da      	uxtb	r2, r3
 80046bc:	683b      	ldr	r3, [r7, #0]
 80046be:	70da      	strb	r2, [r3, #3]

  return LPS22HB_OK;
 80046c0:	2300      	movs	r3, #0
}
 80046c2:	4618      	mov	r0, r3
 80046c4:	3710      	adds	r7, #16
 80046c6:	46bd      	mov	sp, r7
 80046c8:	bd80      	pop	{r7, pc}

080046ca <LPS22HB_Get_RawPressure>:
* @param  *handle Device handle.
* @param  The buffer to empty with the pressure raw value
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Get_RawPressure(void *handle, int32_t *raw_press)
{
 80046ca:	b580      	push	{r7, lr}
 80046cc:	b084      	sub	sp, #16
 80046ce:	af00      	add	r7, sp, #0
 80046d0:	6078      	str	r0, [r7, #4]
 80046d2:	6039      	str	r1, [r7, #0]
  uint8_t buffer[3];
  uint32_t tmp = 0;
 80046d4:	2300      	movs	r3, #0
 80046d6:	60fb      	str	r3, [r7, #12]
  uint8_t i;

  if(LPS22HB_ReadReg(handle, LPS22HB_PRESS_OUT_XL_REG, 3, buffer))
 80046d8:	f107 0308 	add.w	r3, r7, #8
 80046dc:	2203      	movs	r2, #3
 80046de:	2128      	movs	r1, #40	; 0x28
 80046e0:	6878      	ldr	r0, [r7, #4]
 80046e2:	f7ff fd9d 	bl	8004220 <LPS22HB_ReadReg>
 80046e6:	4603      	mov	r3, r0
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d001      	beq.n	80046f0 <LPS22HB_Get_RawPressure+0x26>
    return LPS22HB_ERROR;
 80046ec:	2301      	movs	r3, #1
 80046ee:	e023      	b.n	8004738 <LPS22HB_Get_RawPressure+0x6e>

  /* Build the raw data */
  for(i = 0; i < 3; i++)
 80046f0:	2300      	movs	r3, #0
 80046f2:	72fb      	strb	r3, [r7, #11]
 80046f4:	e010      	b.n	8004718 <LPS22HB_Get_RawPressure+0x4e>
    tmp |= (((uint32_t)buffer[i]) << (8 * i));
 80046f6:	7afb      	ldrb	r3, [r7, #11]
 80046f8:	f107 0210 	add.w	r2, r7, #16
 80046fc:	4413      	add	r3, r2
 80046fe:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 8004702:	461a      	mov	r2, r3
 8004704:	7afb      	ldrb	r3, [r7, #11]
 8004706:	00db      	lsls	r3, r3, #3
 8004708:	fa02 f303 	lsl.w	r3, r2, r3
 800470c:	68fa      	ldr	r2, [r7, #12]
 800470e:	4313      	orrs	r3, r2
 8004710:	60fb      	str	r3, [r7, #12]
  for(i = 0; i < 3; i++)
 8004712:	7afb      	ldrb	r3, [r7, #11]
 8004714:	3301      	adds	r3, #1
 8004716:	72fb      	strb	r3, [r7, #11]
 8004718:	7afb      	ldrb	r3, [r7, #11]
 800471a:	2b02      	cmp	r3, #2
 800471c:	d9eb      	bls.n	80046f6 <LPS22HB_Get_RawPressure+0x2c>

  /* convert the 2's complement 24 bit to 2's complement 32 bit */
  if(tmp & 0x00800000)
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004724:	2b00      	cmp	r3, #0
 8004726:	d003      	beq.n	8004730 <LPS22HB_Get_RawPressure+0x66>
    tmp |= 0xFF000000;
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800472e:	60fb      	str	r3, [r7, #12]

  *raw_press = ((int32_t)tmp);
 8004730:	68fa      	ldr	r2, [r7, #12]
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	601a      	str	r2, [r3, #0]

  return LPS22HB_OK;
 8004736:	2300      	movs	r3, #0
}
 8004738:	4618      	mov	r0, r3
 800473a:	3710      	adds	r7, #16
 800473c:	46bd      	mov	sp, r7
 800473e:	bd80      	pop	{r7, pc}

08004740 <LPS22HB_Get_Pressure>:
* @param  *handle Device handle.
* @param      The buffer to empty with the pressure value that must be divided by 100 to get the value in hPA
* @retval   Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Get_Pressure(void *handle, int32_t* Pout)
{
 8004740:	b580      	push	{r7, lr}
 8004742:	b084      	sub	sp, #16
 8004744:	af00      	add	r7, sp, #0
 8004746:	6078      	str	r0, [r7, #4]
 8004748:	6039      	str	r1, [r7, #0]
  int32_t raw_press;

  if(LPS22HB_Get_RawPressure(handle, &raw_press))
 800474a:	f107 030c 	add.w	r3, r7, #12
 800474e:	4619      	mov	r1, r3
 8004750:	6878      	ldr	r0, [r7, #4]
 8004752:	f7ff ffba 	bl	80046ca <LPS22HB_Get_RawPressure>
 8004756:	4603      	mov	r3, r0
 8004758:	2b00      	cmp	r3, #0
 800475a:	d001      	beq.n	8004760 <LPS22HB_Get_Pressure+0x20>
    return LPS22HB_ERROR;
 800475c:	2301      	movs	r3, #1
 800475e:	e00c      	b.n	800477a <LPS22HB_Get_Pressure+0x3a>

  *Pout = (raw_press * 100) / 4096;
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	2264      	movs	r2, #100	; 0x64
 8004764:	fb02 f303 	mul.w	r3, r2, r3
 8004768:	2b00      	cmp	r3, #0
 800476a:	da01      	bge.n	8004770 <LPS22HB_Get_Pressure+0x30>
 800476c:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8004770:	131b      	asrs	r3, r3, #12
 8004772:	461a      	mov	r2, r3
 8004774:	683b      	ldr	r3, [r7, #0]
 8004776:	601a      	str	r2, [r3, #0]

  return LPS22HB_OK;
 8004778:	2300      	movs	r3, #0
}
 800477a:	4618      	mov	r0, r3
 800477c:	3710      	adds	r7, #16
 800477e:	46bd      	mov	sp, r7
 8004780:	bd80      	pop	{r7, pc}

08004782 <LPS22HB_Get_RawTemperature>:
* @param  *handle Device handle.
* @param     Buffer to empty with the temperature raw tmp.
* @retval   Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Get_RawTemperature(void *handle, int16_t* raw_data)
{
 8004782:	b580      	push	{r7, lr}
 8004784:	b084      	sub	sp, #16
 8004786:	af00      	add	r7, sp, #0
 8004788:	6078      	str	r0, [r7, #4]
 800478a:	6039      	str	r1, [r7, #0]
  uint8_t buffer[2];
  uint16_t tmp;

  if(LPS22HB_ReadReg(handle, LPS22HB_TEMP_OUT_L_REG, 2, buffer))
 800478c:	f107 030c 	add.w	r3, r7, #12
 8004790:	2202      	movs	r2, #2
 8004792:	212b      	movs	r1, #43	; 0x2b
 8004794:	6878      	ldr	r0, [r7, #4]
 8004796:	f7ff fd43 	bl	8004220 <LPS22HB_ReadReg>
 800479a:	4603      	mov	r3, r0
 800479c:	2b00      	cmp	r3, #0
 800479e:	d001      	beq.n	80047a4 <LPS22HB_Get_RawTemperature+0x22>
    return LPS22HB_ERROR;
 80047a0:	2301      	movs	r3, #1
 80047a2:	e00c      	b.n	80047be <LPS22HB_Get_RawTemperature+0x3c>

  /* Build the raw tmp */
  tmp = (((uint16_t)buffer[1]) << 8) + (uint16_t)buffer[0];
 80047a4:	7b7b      	ldrb	r3, [r7, #13]
 80047a6:	b29b      	uxth	r3, r3
 80047a8:	021b      	lsls	r3, r3, #8
 80047aa:	b29a      	uxth	r2, r3
 80047ac:	7b3b      	ldrb	r3, [r7, #12]
 80047ae:	b29b      	uxth	r3, r3
 80047b0:	4413      	add	r3, r2
 80047b2:	81fb      	strh	r3, [r7, #14]

  *raw_data = ((int16_t)tmp);
 80047b4:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80047b8:	683b      	ldr	r3, [r7, #0]
 80047ba:	801a      	strh	r2, [r3, #0]

  return LPS22HB_OK;
 80047bc:	2300      	movs	r3, #0
}
 80047be:	4618      	mov	r0, r3
 80047c0:	3710      	adds	r7, #16
 80047c2:	46bd      	mov	sp, r7
 80047c4:	bd80      	pop	{r7, pc}
	...

080047c8 <LPS22HB_Get_Temperature>:
* @param  *handle Device handle.
* @param Buffer to empty with the temperature value that must be divided by 10 to get the value in C
* @retval  Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Get_Temperature(void *handle, int16_t* Tout)
{
 80047c8:	b580      	push	{r7, lr}
 80047ca:	b084      	sub	sp, #16
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	6078      	str	r0, [r7, #4]
 80047d0:	6039      	str	r1, [r7, #0]
  int16_t raw_data;

  if(LPS22HB_Get_RawTemperature(handle, &raw_data))
 80047d2:	f107 030e 	add.w	r3, r7, #14
 80047d6:	4619      	mov	r1, r3
 80047d8:	6878      	ldr	r0, [r7, #4]
 80047da:	f7ff ffd2 	bl	8004782 <LPS22HB_Get_RawTemperature>
 80047de:	4603      	mov	r3, r0
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d001      	beq.n	80047e8 <LPS22HB_Get_Temperature+0x20>
    return LPS22HB_ERROR;
 80047e4:	2301      	movs	r3, #1
 80047e6:	e00b      	b.n	8004800 <LPS22HB_Get_Temperature+0x38>

  *Tout = (raw_data * 10) / 100;
 80047e8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80047ec:	4a06      	ldr	r2, [pc, #24]	; (8004808 <LPS22HB_Get_Temperature+0x40>)
 80047ee:	fb82 1203 	smull	r1, r2, r2, r3
 80047f2:	1092      	asrs	r2, r2, #2
 80047f4:	17db      	asrs	r3, r3, #31
 80047f6:	1ad3      	subs	r3, r2, r3
 80047f8:	b21a      	sxth	r2, r3
 80047fa:	683b      	ldr	r3, [r7, #0]
 80047fc:	801a      	strh	r2, [r3, #0]

  return LPS22HB_OK;
 80047fe:	2300      	movs	r3, #0
}
 8004800:	4618      	mov	r0, r3
 8004802:	3710      	adds	r7, #16
 8004804:	46bd      	mov	sp, r7
 8004806:	bd80      	pop	{r7, pc}
 8004808:	66666667 	.word	0x66666667

0800480c <LPS22HB_P_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Init( DrvContextTypeDef *handle )
{
 800480c:	b580      	push	{r7, lr}
 800480e:	b084      	sub	sp, #16
 8004810:	af00      	add	r7, sp, #0
 8004812:	6078      	str	r0, [r7, #4]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	689b      	ldr	r3, [r3, #8]
 8004818:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	60fb      	str	r3, [r7, #12]

  /* Check if the LPS22HB temperature sensor is already initialized. */
  /* If yes, skip the initialize function, if not call initialize function */
  if(comboData->isTempInitialized == 0)
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	785b      	ldrb	r3, [r3, #1]
 8004822:	2b00      	cmp	r3, #0
 8004824:	d108      	bne.n	8004838 <LPS22HB_P_Init+0x2c>
  {
    if(LPS22HB_Initialize(handle, comboData) == COMPONENT_ERROR)
 8004826:	68f9      	ldr	r1, [r7, #12]
 8004828:	6878      	ldr	r0, [r7, #4]
 800482a:	f000 fab1 	bl	8004d90 <LPS22HB_Initialize>
 800482e:	4603      	mov	r3, r0
 8004830:	2b01      	cmp	r3, #1
 8004832:	d101      	bne.n	8004838 <LPS22HB_P_Init+0x2c>
    {
      return COMPONENT_ERROR;
 8004834:	2301      	movs	r3, #1
 8004836:	e006      	b.n	8004846 <LPS22HB_P_Init+0x3a>
    }
  }

  comboData->isPressInitialized = 1;
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	2201      	movs	r2, #1
 800483c:	701a      	strb	r2, [r3, #0]

  handle->isInitialized = 1;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	2201      	movs	r2, #1
 8004842:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 8004844:	2300      	movs	r3, #0
}
 8004846:	4618      	mov	r0, r3
 8004848:	3710      	adds	r7, #16
 800484a:	46bd      	mov	sp, r7
 800484c:	bd80      	pop	{r7, pc}

0800484e <LPS22HB_P_DeInit>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_DeInit( DrvContextTypeDef *handle )
{
 800484e:	b580      	push	{r7, lr}
 8004850:	b084      	sub	sp, #16
 8004852:	af00      	add	r7, sp, #0
 8004854:	6078      	str	r0, [r7, #4]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	689b      	ldr	r3, [r3, #8]
 800485a:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	60fb      	str	r3, [r7, #12]

  /* Check if the LPS22HB temperature sensor is already initialized. */
  /* If yes, skip the deinitialize function, if not call deinitialize function */
  if(comboData->isTempInitialized == 0)
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	785b      	ldrb	r3, [r3, #1]
 8004864:	2b00      	cmp	r3, #0
 8004866:	d107      	bne.n	8004878 <LPS22HB_P_DeInit+0x2a>
  {
    if(LPS22HB_P_Sensor_Disable(handle) == COMPONENT_ERROR)
 8004868:	6878      	ldr	r0, [r7, #4]
 800486a:	f000 f838 	bl	80048de <LPS22HB_P_Sensor_Disable>
 800486e:	4603      	mov	r3, r0
 8004870:	2b01      	cmp	r3, #1
 8004872:	d101      	bne.n	8004878 <LPS22HB_P_DeInit+0x2a>
    {
      return COMPONENT_ERROR;
 8004874:	2301      	movs	r3, #1
 8004876:	e006      	b.n	8004886 <LPS22HB_P_DeInit+0x38>
    }
  }

  comboData->isPressInitialized = 0;
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	2200      	movs	r2, #0
 800487c:	701a      	strb	r2, [r3, #0]

  handle->isInitialized = 0;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	2200      	movs	r2, #0
 8004882:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 8004884:	2300      	movs	r3, #0
}
 8004886:	4618      	mov	r0, r3
 8004888:	3710      	adds	r7, #16
 800488a:	46bd      	mov	sp, r7
 800488c:	bd80      	pop	{r7, pc}

0800488e <LPS22HB_P_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Sensor_Enable( DrvContextTypeDef *handle )
{
 800488e:	b580      	push	{r7, lr}
 8004890:	b084      	sub	sp, #16
 8004892:	af00      	add	r7, sp, #0
 8004894:	6078      	str	r0, [r7, #4]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	689b      	ldr	r3, [r3, #8]
 800489a:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	60fb      	str	r3, [r7, #12]

  /* Check if the component is already enabled */
  if ( handle->isEnabled == 1 )
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	799b      	ldrb	r3, [r3, #6]
 80048a4:	2b01      	cmp	r3, #1
 80048a6:	d101      	bne.n	80048ac <LPS22HB_P_Sensor_Enable+0x1e>
  {
    return COMPONENT_OK;
 80048a8:	2300      	movs	r3, #0
 80048aa:	e014      	b.n	80048d6 <LPS22HB_P_Sensor_Enable+0x48>
  }

  if(LPS22HB_Set_ODR_Value_When_Enabled(handle, comboData->Last_ODR, comboData) == COMPONENT_ERROR)
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	edd3 7a01 	vldr	s15, [r3, #4]
 80048b2:	68f9      	ldr	r1, [r7, #12]
 80048b4:	eeb0 0a67 	vmov.f32	s0, s15
 80048b8:	6878      	ldr	r0, [r7, #4]
 80048ba:	f000 fc19 	bl	80050f0 <LPS22HB_Set_ODR_Value_When_Enabled>
 80048be:	4603      	mov	r3, r0
 80048c0:	2b01      	cmp	r3, #1
 80048c2:	d101      	bne.n	80048c8 <LPS22HB_P_Sensor_Enable+0x3a>
  {
    return COMPONENT_ERROR;
 80048c4:	2301      	movs	r3, #1
 80048c6:	e006      	b.n	80048d6 <LPS22HB_P_Sensor_Enable+0x48>
  }

  comboData->isPressEnabled = 1;
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	2201      	movs	r2, #1
 80048cc:	709a      	strb	r2, [r3, #2]

  handle->isEnabled = 1;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	2201      	movs	r2, #1
 80048d2:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 80048d4:	2300      	movs	r3, #0
}
 80048d6:	4618      	mov	r0, r3
 80048d8:	3710      	adds	r7, #16
 80048da:	46bd      	mov	sp, r7
 80048dc:	bd80      	pop	{r7, pc}

080048de <LPS22HB_P_Sensor_Disable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Sensor_Disable( DrvContextTypeDef *handle )
{
 80048de:	b580      	push	{r7, lr}
 80048e0:	b084      	sub	sp, #16
 80048e2:	af00      	add	r7, sp, #0
 80048e4:	6078      	str	r0, [r7, #4]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	689b      	ldr	r3, [r3, #8]
 80048ea:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	60fb      	str	r3, [r7, #12]

  /* Check if the component is already disabled */
  if ( handle->isEnabled == 0 )
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	799b      	ldrb	r3, [r3, #6]
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d101      	bne.n	80048fc <LPS22HB_P_Sensor_Disable+0x1e>
  {
    return COMPONENT_OK;
 80048f8:	2300      	movs	r3, #0
 80048fa:	e013      	b.n	8004924 <LPS22HB_P_Sensor_Disable+0x46>
  }

  /* Check if the LPS22HB temperature sensor is still enable. */
  /* If yes, skip the disable function, if not call disable function */
  if(comboData->isTempEnabled == 0)
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	78db      	ldrb	r3, [r3, #3]
 8004900:	2b00      	cmp	r3, #0
 8004902:	d108      	bne.n	8004916 <LPS22HB_P_Sensor_Disable+0x38>
  {
    /* Power down the device */
    if ( LPS22HB_Set_Odr( (void *)handle, LPS22HB_ODR_ONE_SHOT ) == LPS22HB_ERROR )
 8004904:	2100      	movs	r1, #0
 8004906:	6878      	ldr	r0, [r7, #4]
 8004908:	f7ff fd22 	bl	8004350 <LPS22HB_Set_Odr>
 800490c:	4603      	mov	r3, r0
 800490e:	2b01      	cmp	r3, #1
 8004910:	d101      	bne.n	8004916 <LPS22HB_P_Sensor_Disable+0x38>
    {
      return COMPONENT_ERROR;
 8004912:	2301      	movs	r3, #1
 8004914:	e006      	b.n	8004924 <LPS22HB_P_Sensor_Disable+0x46>
    }
  }

  comboData->isPressEnabled = 0;
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	2200      	movs	r2, #0
 800491a:	709a      	strb	r2, [r3, #2]

  handle->isEnabled = 0;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	2200      	movs	r2, #0
 8004920:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 8004922:	2300      	movs	r3, #0
}
 8004924:	4618      	mov	r0, r3
 8004926:	3710      	adds	r7, #16
 8004928:	46bd      	mov	sp, r7
 800492a:	bd80      	pop	{r7, pc}

0800492c <LPS22HB_P_Get_WhoAmI>:
 * @param who_am_i pointer to the value of WHO_AM_I register
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Get_WhoAmI( DrvContextTypeDef *handle, uint8_t *who_am_i )
{
 800492c:	b580      	push	{r7, lr}
 800492e:	b082      	sub	sp, #8
 8004930:	af00      	add	r7, sp, #0
 8004932:	6078      	str	r0, [r7, #4]
 8004934:	6039      	str	r1, [r7, #0]

  return LPS22HB_Get_WhoAmI( handle, who_am_i );
 8004936:	6839      	ldr	r1, [r7, #0]
 8004938:	6878      	ldr	r0, [r7, #4]
 800493a:	f000 fa89 	bl	8004e50 <LPS22HB_Get_WhoAmI>
 800493e:	4603      	mov	r3, r0
}
 8004940:	4618      	mov	r0, r3
 8004942:	3708      	adds	r7, #8
 8004944:	46bd      	mov	sp, r7
 8004946:	bd80      	pop	{r7, pc}

08004948 <LPS22HB_P_Check_WhoAmI>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Check_WhoAmI( DrvContextTypeDef *handle )
{
 8004948:	b580      	push	{r7, lr}
 800494a:	b082      	sub	sp, #8
 800494c:	af00      	add	r7, sp, #0
 800494e:	6078      	str	r0, [r7, #4]

  return LPS22HB_Check_WhoAmI( handle );
 8004950:	6878      	ldr	r0, [r7, #4]
 8004952:	f000 fa90 	bl	8004e76 <LPS22HB_Check_WhoAmI>
 8004956:	4603      	mov	r3, r0
}
 8004958:	4618      	mov	r0, r3
 800495a:	3708      	adds	r7, #8
 800495c:	46bd      	mov	sp, r7
 800495e:	bd80      	pop	{r7, pc}

08004960 <LPS22HB_P_Get_Press>:
 * @param pressure pointer where the value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Get_Press( DrvContextTypeDef *handle, float *pressure )
{
 8004960:	b580      	push	{r7, lr}
 8004962:	b082      	sub	sp, #8
 8004964:	af00      	add	r7, sp, #0
 8004966:	6078      	str	r0, [r7, #4]
 8004968:	6039      	str	r1, [r7, #0]

  return LPS22HB_Get_Press( handle, pressure );
 800496a:	6839      	ldr	r1, [r7, #0]
 800496c:	6878      	ldr	r0, [r7, #4]
 800496e:	f000 fa9f 	bl	8004eb0 <LPS22HB_Get_Press>
 8004972:	4603      	mov	r3, r0
}
 8004974:	4618      	mov	r0, r3
 8004976:	3708      	adds	r7, #8
 8004978:	46bd      	mov	sp, r7
 800497a:	bd80      	pop	{r7, pc}

0800497c <LPS22HB_P_Get_ODR>:
 * @param odr pointer where the output data rate is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Get_ODR( DrvContextTypeDef *handle, float *odr )
{
 800497c:	b580      	push	{r7, lr}
 800497e:	b082      	sub	sp, #8
 8004980:	af00      	add	r7, sp, #0
 8004982:	6078      	str	r0, [r7, #4]
 8004984:	6039      	str	r1, [r7, #0]

  return LPS22HB_Get_ODR( handle, odr );
 8004986:	6839      	ldr	r1, [r7, #0]
 8004988:	6878      	ldr	r0, [r7, #4]
 800498a:	f000 fadb 	bl	8004f44 <LPS22HB_Get_ODR>
 800498e:	4603      	mov	r3, r0
}
 8004990:	4618      	mov	r0, r3
 8004992:	3708      	adds	r7, #8
 8004994:	46bd      	mov	sp, r7
 8004996:	bd80      	pop	{r7, pc}

08004998 <LPS22HB_P_Set_ODR>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Set_ODR( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 8004998:	b580      	push	{r7, lr}
 800499a:	b084      	sub	sp, #16
 800499c:	af00      	add	r7, sp, #0
 800499e:	6078      	str	r0, [r7, #4]
 80049a0:	460b      	mov	r3, r1
 80049a2:	70fb      	strb	r3, [r7, #3]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	689b      	ldr	r3, [r3, #8]
 80049a8:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	60fb      	str	r3, [r7, #12]

  if(handle->isEnabled == 1)
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	799b      	ldrb	r3, [r3, #6]
 80049b2:	2b01      	cmp	r3, #1
 80049b4:	d10a      	bne.n	80049cc <LPS22HB_P_Set_ODR+0x34>
  {
    if(LPS22HB_Set_ODR_When_Enabled(handle, odr, comboData) == COMPONENT_ERROR)
 80049b6:	78fb      	ldrb	r3, [r7, #3]
 80049b8:	68fa      	ldr	r2, [r7, #12]
 80049ba:	4619      	mov	r1, r3
 80049bc:	6878      	ldr	r0, [r7, #4]
 80049be:	f000 fb15 	bl	8004fec <LPS22HB_Set_ODR_When_Enabled>
 80049c2:	4603      	mov	r3, r0
 80049c4:	2b01      	cmp	r3, #1
 80049c6:	d10c      	bne.n	80049e2 <LPS22HB_P_Set_ODR+0x4a>
    {
      return COMPONENT_ERROR;
 80049c8:	2301      	movs	r3, #1
 80049ca:	e00b      	b.n	80049e4 <LPS22HB_P_Set_ODR+0x4c>
    }
  }
  else
  {
    if(LPS22HB_Set_ODR_When_Disabled(handle, odr, comboData) == COMPONENT_ERROR)
 80049cc:	78fb      	ldrb	r3, [r7, #3]
 80049ce:	68fa      	ldr	r2, [r7, #12]
 80049d0:	4619      	mov	r1, r3
 80049d2:	6878      	ldr	r0, [r7, #4]
 80049d4:	f000 fb4e 	bl	8005074 <LPS22HB_Set_ODR_When_Disabled>
 80049d8:	4603      	mov	r3, r0
 80049da:	2b01      	cmp	r3, #1
 80049dc:	d101      	bne.n	80049e2 <LPS22HB_P_Set_ODR+0x4a>
    {
      return COMPONENT_ERROR;
 80049de:	2301      	movs	r3, #1
 80049e0:	e000      	b.n	80049e4 <LPS22HB_P_Set_ODR+0x4c>
    }
  }

  return COMPONENT_OK;
 80049e2:	2300      	movs	r3, #0
}
 80049e4:	4618      	mov	r0, r3
 80049e6:	3710      	adds	r7, #16
 80049e8:	46bd      	mov	sp, r7
 80049ea:	bd80      	pop	{r7, pc}

080049ec <LPS22HB_P_Set_ODR_Value>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Set_ODR_Value( DrvContextTypeDef *handle, float odr )
{
 80049ec:	b580      	push	{r7, lr}
 80049ee:	b084      	sub	sp, #16
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	6078      	str	r0, [r7, #4]
 80049f4:	ed87 0a00 	vstr	s0, [r7]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	689b      	ldr	r3, [r3, #8]
 80049fc:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	60fb      	str	r3, [r7, #12]

  if(handle->isEnabled == 1)
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	799b      	ldrb	r3, [r3, #6]
 8004a06:	2b01      	cmp	r3, #1
 8004a08:	d10a      	bne.n	8004a20 <LPS22HB_P_Set_ODR_Value+0x34>
  {
    if(LPS22HB_Set_ODR_Value_When_Enabled(handle, odr, comboData) == COMPONENT_ERROR)
 8004a0a:	68f9      	ldr	r1, [r7, #12]
 8004a0c:	ed97 0a00 	vldr	s0, [r7]
 8004a10:	6878      	ldr	r0, [r7, #4]
 8004a12:	f000 fb6d 	bl	80050f0 <LPS22HB_Set_ODR_Value_When_Enabled>
 8004a16:	4603      	mov	r3, r0
 8004a18:	2b01      	cmp	r3, #1
 8004a1a:	d10c      	bne.n	8004a36 <LPS22HB_P_Set_ODR_Value+0x4a>
    {
      return COMPONENT_ERROR;
 8004a1c:	2301      	movs	r3, #1
 8004a1e:	e00b      	b.n	8004a38 <LPS22HB_P_Set_ODR_Value+0x4c>
    }
  }
  else
  {
    if(LPS22HB_Set_ODR_Value_When_Disabled(handle, odr, comboData) == COMPONENT_ERROR)
 8004a20:	68f9      	ldr	r1, [r7, #12]
 8004a22:	ed97 0a00 	vldr	s0, [r7]
 8004a26:	6878      	ldr	r0, [r7, #4]
 8004a28:	f000 fbb4 	bl	8005194 <LPS22HB_Set_ODR_Value_When_Disabled>
 8004a2c:	4603      	mov	r3, r0
 8004a2e:	2b01      	cmp	r3, #1
 8004a30:	d101      	bne.n	8004a36 <LPS22HB_P_Set_ODR_Value+0x4a>
    {
      return COMPONENT_ERROR;
 8004a32:	2301      	movs	r3, #1
 8004a34:	e000      	b.n	8004a38 <LPS22HB_P_Set_ODR_Value+0x4c>
    }
  }

  return COMPONENT_OK;
 8004a36:	2300      	movs	r3, #0
}
 8004a38:	4618      	mov	r0, r3
 8004a3a:	3710      	adds	r7, #16
 8004a3c:	46bd      	mov	sp, r7
 8004a3e:	bd80      	pop	{r7, pc}

08004a40 <LPS22HB_P_Read_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Read_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t *data )
{
 8004a40:	b580      	push	{r7, lr}
 8004a42:	b084      	sub	sp, #16
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	60f8      	str	r0, [r7, #12]
 8004a48:	460b      	mov	r3, r1
 8004a4a:	607a      	str	r2, [r7, #4]
 8004a4c:	72fb      	strb	r3, [r7, #11]

  if ( LPS22HB_Read_Reg( handle, reg, data ) == COMPONENT_ERROR )
 8004a4e:	7afb      	ldrb	r3, [r7, #11]
 8004a50:	687a      	ldr	r2, [r7, #4]
 8004a52:	4619      	mov	r1, r3
 8004a54:	68f8      	ldr	r0, [r7, #12]
 8004a56:	f000 fbe5 	bl	8005224 <LPS22HB_Read_Reg>
 8004a5a:	4603      	mov	r3, r0
 8004a5c:	2b01      	cmp	r3, #1
 8004a5e:	d101      	bne.n	8004a64 <LPS22HB_P_Read_Reg+0x24>
  {
    return COMPONENT_ERROR;
 8004a60:	2301      	movs	r3, #1
 8004a62:	e000      	b.n	8004a66 <LPS22HB_P_Read_Reg+0x26>
  }

  return COMPONENT_OK;
 8004a64:	2300      	movs	r3, #0
}
 8004a66:	4618      	mov	r0, r3
 8004a68:	3710      	adds	r7, #16
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	bd80      	pop	{r7, pc}

08004a6e <LPS22HB_P_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Write_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t data )
{
 8004a6e:	b580      	push	{r7, lr}
 8004a70:	b082      	sub	sp, #8
 8004a72:	af00      	add	r7, sp, #0
 8004a74:	6078      	str	r0, [r7, #4]
 8004a76:	460b      	mov	r3, r1
 8004a78:	70fb      	strb	r3, [r7, #3]
 8004a7a:	4613      	mov	r3, r2
 8004a7c:	70bb      	strb	r3, [r7, #2]

  if ( LPS22HB_Write_Reg( handle, reg, data ) == COMPONENT_ERROR )
 8004a7e:	78ba      	ldrb	r2, [r7, #2]
 8004a80:	78fb      	ldrb	r3, [r7, #3]
 8004a82:	4619      	mov	r1, r3
 8004a84:	6878      	ldr	r0, [r7, #4]
 8004a86:	f000 fbe4 	bl	8005252 <LPS22HB_Write_Reg>
 8004a8a:	4603      	mov	r3, r0
 8004a8c:	2b01      	cmp	r3, #1
 8004a8e:	d101      	bne.n	8004a94 <LPS22HB_P_Write_Reg+0x26>
  {
    return COMPONENT_ERROR;
 8004a90:	2301      	movs	r3, #1
 8004a92:	e000      	b.n	8004a96 <LPS22HB_P_Write_Reg+0x28>
  }

  return COMPONENT_OK;
 8004a94:	2300      	movs	r3, #0
}
 8004a96:	4618      	mov	r0, r3
 8004a98:	3708      	adds	r7, #8
 8004a9a:	46bd      	mov	sp, r7
 8004a9c:	bd80      	pop	{r7, pc}

08004a9e <LPS22HB_P_Get_DRDY_Status>:
 * @param status the data ready status
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Get_DRDY_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 8004a9e:	b580      	push	{r7, lr}
 8004aa0:	b084      	sub	sp, #16
 8004aa2:	af00      	add	r7, sp, #0
 8004aa4:	6078      	str	r0, [r7, #4]
 8004aa6:	6039      	str	r1, [r7, #0]

  LPS22HB_DataStatus_st status_raw;

  if ( LPS22HB_Get_DataStatus( (void *)handle, &status_raw ) == LPS22HB_ERROR )
 8004aa8:	f107 030c 	add.w	r3, r7, #12
 8004aac:	4619      	mov	r1, r3
 8004aae:	6878      	ldr	r0, [r7, #4]
 8004ab0:	f7ff fdd9 	bl	8004666 <LPS22HB_Get_DataStatus>
 8004ab4:	4603      	mov	r3, r0
 8004ab6:	2b01      	cmp	r3, #1
 8004ab8:	d101      	bne.n	8004abe <LPS22HB_P_Get_DRDY_Status+0x20>
  {
    return COMPONENT_ERROR;
 8004aba:	2301      	movs	r3, #1
 8004abc:	e003      	b.n	8004ac6 <LPS22HB_P_Get_DRDY_Status+0x28>
  }

  *status = status_raw.PressDataAvailable;
 8004abe:	7b7a      	ldrb	r2, [r7, #13]
 8004ac0:	683b      	ldr	r3, [r7, #0]
 8004ac2:	701a      	strb	r2, [r3, #0]

  return COMPONENT_OK;
 8004ac4:	2300      	movs	r3, #0
}
 8004ac6:	4618      	mov	r0, r3
 8004ac8:	3710      	adds	r7, #16
 8004aca:	46bd      	mov	sp, r7
 8004acc:	bd80      	pop	{r7, pc}

08004ace <LPS22HB_T_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Init( DrvContextTypeDef *handle )
{
 8004ace:	b580      	push	{r7, lr}
 8004ad0:	b084      	sub	sp, #16
 8004ad2:	af00      	add	r7, sp, #0
 8004ad4:	6078      	str	r0, [r7, #4]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	689b      	ldr	r3, [r3, #8]
 8004ada:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	60fb      	str	r3, [r7, #12]

  /* Check if the LPS22HB pressure sensor is already initialized. */
  /* If yes, skip the initialize function, if not call initialize function */
  if(comboData->isPressInitialized == 0)
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	781b      	ldrb	r3, [r3, #0]
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d108      	bne.n	8004afa <LPS22HB_T_Init+0x2c>
  {
    if(LPS22HB_Initialize(handle, comboData) == COMPONENT_ERROR)
 8004ae8:	68f9      	ldr	r1, [r7, #12]
 8004aea:	6878      	ldr	r0, [r7, #4]
 8004aec:	f000 f950 	bl	8004d90 <LPS22HB_Initialize>
 8004af0:	4603      	mov	r3, r0
 8004af2:	2b01      	cmp	r3, #1
 8004af4:	d101      	bne.n	8004afa <LPS22HB_T_Init+0x2c>
    {
      return COMPONENT_ERROR;
 8004af6:	2301      	movs	r3, #1
 8004af8:	e006      	b.n	8004b08 <LPS22HB_T_Init+0x3a>
    }
  }

  comboData->isTempInitialized = 1;
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	2201      	movs	r2, #1
 8004afe:	705a      	strb	r2, [r3, #1]

  handle->isInitialized = 1;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2201      	movs	r2, #1
 8004b04:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 8004b06:	2300      	movs	r3, #0
}
 8004b08:	4618      	mov	r0, r3
 8004b0a:	3710      	adds	r7, #16
 8004b0c:	46bd      	mov	sp, r7
 8004b0e:	bd80      	pop	{r7, pc}

08004b10 <LPS22HB_T_DeInit>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_DeInit( DrvContextTypeDef *handle )
{
 8004b10:	b580      	push	{r7, lr}
 8004b12:	b084      	sub	sp, #16
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	6078      	str	r0, [r7, #4]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	689b      	ldr	r3, [r3, #8]
 8004b1c:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	60fb      	str	r3, [r7, #12]

  /* Check if the LPS22HB pressure sensor is already initialized. */
  /* If yes, skip the deinitialize function, if not call deinitialize function */
  if(comboData->isPressInitialized == 0)
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	781b      	ldrb	r3, [r3, #0]
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d107      	bne.n	8004b3a <LPS22HB_T_DeInit+0x2a>
  {
    if(LPS22HB_T_Sensor_Disable(handle) == COMPONENT_ERROR)
 8004b2a:	6878      	ldr	r0, [r7, #4]
 8004b2c:	f000 f838 	bl	8004ba0 <LPS22HB_T_Sensor_Disable>
 8004b30:	4603      	mov	r3, r0
 8004b32:	2b01      	cmp	r3, #1
 8004b34:	d101      	bne.n	8004b3a <LPS22HB_T_DeInit+0x2a>
    {
      return COMPONENT_ERROR;
 8004b36:	2301      	movs	r3, #1
 8004b38:	e006      	b.n	8004b48 <LPS22HB_T_DeInit+0x38>
    }
  }

  comboData->isTempInitialized = 0;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	705a      	strb	r2, [r3, #1]

  handle->isInitialized = 0;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2200      	movs	r2, #0
 8004b44:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 8004b46:	2300      	movs	r3, #0
}
 8004b48:	4618      	mov	r0, r3
 8004b4a:	3710      	adds	r7, #16
 8004b4c:	46bd      	mov	sp, r7
 8004b4e:	bd80      	pop	{r7, pc}

08004b50 <LPS22HB_T_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Sensor_Enable( DrvContextTypeDef *handle )
{
 8004b50:	b580      	push	{r7, lr}
 8004b52:	b084      	sub	sp, #16
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	689b      	ldr	r3, [r3, #8]
 8004b5c:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	60fb      	str	r3, [r7, #12]

  /* Check if the component is already enabled */
  if ( handle->isEnabled == 1 )
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	799b      	ldrb	r3, [r3, #6]
 8004b66:	2b01      	cmp	r3, #1
 8004b68:	d101      	bne.n	8004b6e <LPS22HB_T_Sensor_Enable+0x1e>
  {
    return COMPONENT_OK;
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	e014      	b.n	8004b98 <LPS22HB_T_Sensor_Enable+0x48>
  }

  if(LPS22HB_Set_ODR_Value_When_Enabled(handle, comboData->Last_ODR, comboData) == COMPONENT_ERROR)
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	edd3 7a01 	vldr	s15, [r3, #4]
 8004b74:	68f9      	ldr	r1, [r7, #12]
 8004b76:	eeb0 0a67 	vmov.f32	s0, s15
 8004b7a:	6878      	ldr	r0, [r7, #4]
 8004b7c:	f000 fab8 	bl	80050f0 <LPS22HB_Set_ODR_Value_When_Enabled>
 8004b80:	4603      	mov	r3, r0
 8004b82:	2b01      	cmp	r3, #1
 8004b84:	d101      	bne.n	8004b8a <LPS22HB_T_Sensor_Enable+0x3a>
  {
    return COMPONENT_ERROR;
 8004b86:	2301      	movs	r3, #1
 8004b88:	e006      	b.n	8004b98 <LPS22HB_T_Sensor_Enable+0x48>
  }

  comboData->isTempEnabled = 1;
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	2201      	movs	r2, #1
 8004b8e:	70da      	strb	r2, [r3, #3]

  handle->isEnabled = 1;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	2201      	movs	r2, #1
 8004b94:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 8004b96:	2300      	movs	r3, #0
}
 8004b98:	4618      	mov	r0, r3
 8004b9a:	3710      	adds	r7, #16
 8004b9c:	46bd      	mov	sp, r7
 8004b9e:	bd80      	pop	{r7, pc}

08004ba0 <LPS22HB_T_Sensor_Disable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Sensor_Disable( DrvContextTypeDef *handle )
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	b084      	sub	sp, #16
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	6078      	str	r0, [r7, #4]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	689b      	ldr	r3, [r3, #8]
 8004bac:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	60fb      	str	r3, [r7, #12]

  /* Check if the component is already disabled */
  if ( handle->isEnabled == 0 )
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	799b      	ldrb	r3, [r3, #6]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d101      	bne.n	8004bbe <LPS22HB_T_Sensor_Disable+0x1e>
  {
    return COMPONENT_OK;
 8004bba:	2300      	movs	r3, #0
 8004bbc:	e013      	b.n	8004be6 <LPS22HB_T_Sensor_Disable+0x46>
  }

  /* Check if the LPS22HB pressure sensor is still enable. */
  /* If yes, skip the disable function, if not call disable function */
  if(comboData->isPressEnabled == 0)
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	789b      	ldrb	r3, [r3, #2]
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d108      	bne.n	8004bd8 <LPS22HB_T_Sensor_Disable+0x38>
  {
    /* Power down the device */
    if ( LPS22HB_Set_Odr( (void *)handle, LPS22HB_ODR_ONE_SHOT ) == LPS22HB_ERROR )
 8004bc6:	2100      	movs	r1, #0
 8004bc8:	6878      	ldr	r0, [r7, #4]
 8004bca:	f7ff fbc1 	bl	8004350 <LPS22HB_Set_Odr>
 8004bce:	4603      	mov	r3, r0
 8004bd0:	2b01      	cmp	r3, #1
 8004bd2:	d101      	bne.n	8004bd8 <LPS22HB_T_Sensor_Disable+0x38>
    {
      return COMPONENT_ERROR;
 8004bd4:	2301      	movs	r3, #1
 8004bd6:	e006      	b.n	8004be6 <LPS22HB_T_Sensor_Disable+0x46>
    }
  }

  comboData->isTempEnabled = 0;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	2200      	movs	r2, #0
 8004bdc:	70da      	strb	r2, [r3, #3]

  handle->isEnabled = 0;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	2200      	movs	r2, #0
 8004be2:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 8004be4:	2300      	movs	r3, #0
}
 8004be6:	4618      	mov	r0, r3
 8004be8:	3710      	adds	r7, #16
 8004bea:	46bd      	mov	sp, r7
 8004bec:	bd80      	pop	{r7, pc}

08004bee <LPS22HB_T_Get_WhoAmI>:
 * @param who_am_i pointer to the value of WHO_AM_I register
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Get_WhoAmI( DrvContextTypeDef *handle, uint8_t *who_am_i )
{
 8004bee:	b580      	push	{r7, lr}
 8004bf0:	b082      	sub	sp, #8
 8004bf2:	af00      	add	r7, sp, #0
 8004bf4:	6078      	str	r0, [r7, #4]
 8004bf6:	6039      	str	r1, [r7, #0]

  return LPS22HB_Get_WhoAmI( handle, who_am_i );
 8004bf8:	6839      	ldr	r1, [r7, #0]
 8004bfa:	6878      	ldr	r0, [r7, #4]
 8004bfc:	f000 f928 	bl	8004e50 <LPS22HB_Get_WhoAmI>
 8004c00:	4603      	mov	r3, r0
}
 8004c02:	4618      	mov	r0, r3
 8004c04:	3708      	adds	r7, #8
 8004c06:	46bd      	mov	sp, r7
 8004c08:	bd80      	pop	{r7, pc}

08004c0a <LPS22HB_T_Check_WhoAmI>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Check_WhoAmI( DrvContextTypeDef *handle )
{
 8004c0a:	b580      	push	{r7, lr}
 8004c0c:	b082      	sub	sp, #8
 8004c0e:	af00      	add	r7, sp, #0
 8004c10:	6078      	str	r0, [r7, #4]

  return LPS22HB_Check_WhoAmI( handle );
 8004c12:	6878      	ldr	r0, [r7, #4]
 8004c14:	f000 f92f 	bl	8004e76 <LPS22HB_Check_WhoAmI>
 8004c18:	4603      	mov	r3, r0
}
 8004c1a:	4618      	mov	r0, r3
 8004c1c:	3708      	adds	r7, #8
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	bd80      	pop	{r7, pc}

08004c22 <LPS22HB_T_Get_Temp>:
 * @param temperature pointer where the value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Get_Temp( DrvContextTypeDef *handle, float *temperature )
{
 8004c22:	b580      	push	{r7, lr}
 8004c24:	b082      	sub	sp, #8
 8004c26:	af00      	add	r7, sp, #0
 8004c28:	6078      	str	r0, [r7, #4]
 8004c2a:	6039      	str	r1, [r7, #0]

  return LPS22HB_Get_Temp( handle, temperature );
 8004c2c:	6839      	ldr	r1, [r7, #0]
 8004c2e:	6878      	ldr	r0, [r7, #4]
 8004c30:	f000 f964 	bl	8004efc <LPS22HB_Get_Temp>
 8004c34:	4603      	mov	r3, r0
}
 8004c36:	4618      	mov	r0, r3
 8004c38:	3708      	adds	r7, #8
 8004c3a:	46bd      	mov	sp, r7
 8004c3c:	bd80      	pop	{r7, pc}

08004c3e <LPS22HB_T_Get_ODR>:
 * @param odr pointer where the output data rate is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Get_ODR( DrvContextTypeDef *handle, float *odr )
{
 8004c3e:	b580      	push	{r7, lr}
 8004c40:	b082      	sub	sp, #8
 8004c42:	af00      	add	r7, sp, #0
 8004c44:	6078      	str	r0, [r7, #4]
 8004c46:	6039      	str	r1, [r7, #0]

  return LPS22HB_Get_ODR( handle, odr );
 8004c48:	6839      	ldr	r1, [r7, #0]
 8004c4a:	6878      	ldr	r0, [r7, #4]
 8004c4c:	f000 f97a 	bl	8004f44 <LPS22HB_Get_ODR>
 8004c50:	4603      	mov	r3, r0
}
 8004c52:	4618      	mov	r0, r3
 8004c54:	3708      	adds	r7, #8
 8004c56:	46bd      	mov	sp, r7
 8004c58:	bd80      	pop	{r7, pc}

08004c5a <LPS22HB_T_Set_ODR>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Set_ODR( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 8004c5a:	b580      	push	{r7, lr}
 8004c5c:	b084      	sub	sp, #16
 8004c5e:	af00      	add	r7, sp, #0
 8004c60:	6078      	str	r0, [r7, #4]
 8004c62:	460b      	mov	r3, r1
 8004c64:	70fb      	strb	r3, [r7, #3]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	689b      	ldr	r3, [r3, #8]
 8004c6a:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	60fb      	str	r3, [r7, #12]

  if(handle->isEnabled == 1)
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	799b      	ldrb	r3, [r3, #6]
 8004c74:	2b01      	cmp	r3, #1
 8004c76:	d10a      	bne.n	8004c8e <LPS22HB_T_Set_ODR+0x34>
  {
    if(LPS22HB_Set_ODR_When_Enabled(handle, odr, comboData) == COMPONENT_ERROR)
 8004c78:	78fb      	ldrb	r3, [r7, #3]
 8004c7a:	68fa      	ldr	r2, [r7, #12]
 8004c7c:	4619      	mov	r1, r3
 8004c7e:	6878      	ldr	r0, [r7, #4]
 8004c80:	f000 f9b4 	bl	8004fec <LPS22HB_Set_ODR_When_Enabled>
 8004c84:	4603      	mov	r3, r0
 8004c86:	2b01      	cmp	r3, #1
 8004c88:	d10c      	bne.n	8004ca4 <LPS22HB_T_Set_ODR+0x4a>
    {
      return COMPONENT_ERROR;
 8004c8a:	2301      	movs	r3, #1
 8004c8c:	e00b      	b.n	8004ca6 <LPS22HB_T_Set_ODR+0x4c>
    }
  }
  else
  {
    if(LPS22HB_Set_ODR_When_Disabled(handle, odr, comboData) == COMPONENT_ERROR)
 8004c8e:	78fb      	ldrb	r3, [r7, #3]
 8004c90:	68fa      	ldr	r2, [r7, #12]
 8004c92:	4619      	mov	r1, r3
 8004c94:	6878      	ldr	r0, [r7, #4]
 8004c96:	f000 f9ed 	bl	8005074 <LPS22HB_Set_ODR_When_Disabled>
 8004c9a:	4603      	mov	r3, r0
 8004c9c:	2b01      	cmp	r3, #1
 8004c9e:	d101      	bne.n	8004ca4 <LPS22HB_T_Set_ODR+0x4a>
    {
      return COMPONENT_ERROR;
 8004ca0:	2301      	movs	r3, #1
 8004ca2:	e000      	b.n	8004ca6 <LPS22HB_T_Set_ODR+0x4c>
    }
  }

  return COMPONENT_OK;
 8004ca4:	2300      	movs	r3, #0
}
 8004ca6:	4618      	mov	r0, r3
 8004ca8:	3710      	adds	r7, #16
 8004caa:	46bd      	mov	sp, r7
 8004cac:	bd80      	pop	{r7, pc}

08004cae <LPS22HB_T_Set_ODR_Value>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Set_ODR_Value( DrvContextTypeDef *handle, float odr )
{
 8004cae:	b580      	push	{r7, lr}
 8004cb0:	b084      	sub	sp, #16
 8004cb2:	af00      	add	r7, sp, #0
 8004cb4:	6078      	str	r0, [r7, #4]
 8004cb6:	ed87 0a00 	vstr	s0, [r7]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	689b      	ldr	r3, [r3, #8]
 8004cbe:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	60fb      	str	r3, [r7, #12]

  if(handle->isEnabled == 1)
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	799b      	ldrb	r3, [r3, #6]
 8004cc8:	2b01      	cmp	r3, #1
 8004cca:	d10a      	bne.n	8004ce2 <LPS22HB_T_Set_ODR_Value+0x34>
  {
    if(LPS22HB_Set_ODR_Value_When_Enabled(handle, odr, comboData) == COMPONENT_ERROR)
 8004ccc:	68f9      	ldr	r1, [r7, #12]
 8004cce:	ed97 0a00 	vldr	s0, [r7]
 8004cd2:	6878      	ldr	r0, [r7, #4]
 8004cd4:	f000 fa0c 	bl	80050f0 <LPS22HB_Set_ODR_Value_When_Enabled>
 8004cd8:	4603      	mov	r3, r0
 8004cda:	2b01      	cmp	r3, #1
 8004cdc:	d10c      	bne.n	8004cf8 <LPS22HB_T_Set_ODR_Value+0x4a>
    {
      return COMPONENT_ERROR;
 8004cde:	2301      	movs	r3, #1
 8004ce0:	e00b      	b.n	8004cfa <LPS22HB_T_Set_ODR_Value+0x4c>
    }
  }
  else
  {
    if(LPS22HB_Set_ODR_Value_When_Disabled(handle, odr, comboData) == COMPONENT_ERROR)
 8004ce2:	68f9      	ldr	r1, [r7, #12]
 8004ce4:	ed97 0a00 	vldr	s0, [r7]
 8004ce8:	6878      	ldr	r0, [r7, #4]
 8004cea:	f000 fa53 	bl	8005194 <LPS22HB_Set_ODR_Value_When_Disabled>
 8004cee:	4603      	mov	r3, r0
 8004cf0:	2b01      	cmp	r3, #1
 8004cf2:	d101      	bne.n	8004cf8 <LPS22HB_T_Set_ODR_Value+0x4a>
    {
      return COMPONENT_ERROR;
 8004cf4:	2301      	movs	r3, #1
 8004cf6:	e000      	b.n	8004cfa <LPS22HB_T_Set_ODR_Value+0x4c>
    }
  }

  return COMPONENT_OK;
 8004cf8:	2300      	movs	r3, #0
}
 8004cfa:	4618      	mov	r0, r3
 8004cfc:	3710      	adds	r7, #16
 8004cfe:	46bd      	mov	sp, r7
 8004d00:	bd80      	pop	{r7, pc}

08004d02 <LPS22HB_T_Read_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Read_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t *data )
{
 8004d02:	b580      	push	{r7, lr}
 8004d04:	b084      	sub	sp, #16
 8004d06:	af00      	add	r7, sp, #0
 8004d08:	60f8      	str	r0, [r7, #12]
 8004d0a:	460b      	mov	r3, r1
 8004d0c:	607a      	str	r2, [r7, #4]
 8004d0e:	72fb      	strb	r3, [r7, #11]

  if ( LPS22HB_Read_Reg( handle, reg, data ) == COMPONENT_ERROR )
 8004d10:	7afb      	ldrb	r3, [r7, #11]
 8004d12:	687a      	ldr	r2, [r7, #4]
 8004d14:	4619      	mov	r1, r3
 8004d16:	68f8      	ldr	r0, [r7, #12]
 8004d18:	f000 fa84 	bl	8005224 <LPS22HB_Read_Reg>
 8004d1c:	4603      	mov	r3, r0
 8004d1e:	2b01      	cmp	r3, #1
 8004d20:	d101      	bne.n	8004d26 <LPS22HB_T_Read_Reg+0x24>
  {
    return COMPONENT_ERROR;
 8004d22:	2301      	movs	r3, #1
 8004d24:	e000      	b.n	8004d28 <LPS22HB_T_Read_Reg+0x26>
  }

  return COMPONENT_OK;
 8004d26:	2300      	movs	r3, #0
}
 8004d28:	4618      	mov	r0, r3
 8004d2a:	3710      	adds	r7, #16
 8004d2c:	46bd      	mov	sp, r7
 8004d2e:	bd80      	pop	{r7, pc}

08004d30 <LPS22HB_T_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Write_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t data )
{
 8004d30:	b580      	push	{r7, lr}
 8004d32:	b082      	sub	sp, #8
 8004d34:	af00      	add	r7, sp, #0
 8004d36:	6078      	str	r0, [r7, #4]
 8004d38:	460b      	mov	r3, r1
 8004d3a:	70fb      	strb	r3, [r7, #3]
 8004d3c:	4613      	mov	r3, r2
 8004d3e:	70bb      	strb	r3, [r7, #2]

  if ( LPS22HB_Write_Reg( handle, reg, data ) == COMPONENT_ERROR )
 8004d40:	78ba      	ldrb	r2, [r7, #2]
 8004d42:	78fb      	ldrb	r3, [r7, #3]
 8004d44:	4619      	mov	r1, r3
 8004d46:	6878      	ldr	r0, [r7, #4]
 8004d48:	f000 fa83 	bl	8005252 <LPS22HB_Write_Reg>
 8004d4c:	4603      	mov	r3, r0
 8004d4e:	2b01      	cmp	r3, #1
 8004d50:	d101      	bne.n	8004d56 <LPS22HB_T_Write_Reg+0x26>
  {
    return COMPONENT_ERROR;
 8004d52:	2301      	movs	r3, #1
 8004d54:	e000      	b.n	8004d58 <LPS22HB_T_Write_Reg+0x28>
  }

  return COMPONENT_OK;
 8004d56:	2300      	movs	r3, #0
}
 8004d58:	4618      	mov	r0, r3
 8004d5a:	3708      	adds	r7, #8
 8004d5c:	46bd      	mov	sp, r7
 8004d5e:	bd80      	pop	{r7, pc}

08004d60 <LPS22HB_T_Get_DRDY_Status>:
 * @param status the data ready status
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Get_DRDY_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 8004d60:	b580      	push	{r7, lr}
 8004d62:	b084      	sub	sp, #16
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	6078      	str	r0, [r7, #4]
 8004d68:	6039      	str	r1, [r7, #0]

  LPS22HB_DataStatus_st status_raw;

  if ( LPS22HB_Get_DataStatus( (void *)handle, &status_raw ) == LPS22HB_ERROR )
 8004d6a:	f107 030c 	add.w	r3, r7, #12
 8004d6e:	4619      	mov	r1, r3
 8004d70:	6878      	ldr	r0, [r7, #4]
 8004d72:	f7ff fc78 	bl	8004666 <LPS22HB_Get_DataStatus>
 8004d76:	4603      	mov	r3, r0
 8004d78:	2b01      	cmp	r3, #1
 8004d7a:	d101      	bne.n	8004d80 <LPS22HB_T_Get_DRDY_Status+0x20>
  {
    return COMPONENT_ERROR;
 8004d7c:	2301      	movs	r3, #1
 8004d7e:	e003      	b.n	8004d88 <LPS22HB_T_Get_DRDY_Status+0x28>
  }

  *status = status_raw.TempDataAvailable;
 8004d80:	7b3a      	ldrb	r2, [r7, #12]
 8004d82:	683b      	ldr	r3, [r7, #0]
 8004d84:	701a      	strb	r2, [r3, #0]

  return COMPONENT_OK;
 8004d86:	2300      	movs	r3, #0
}
 8004d88:	4618      	mov	r0, r3
 8004d8a:	3710      	adds	r7, #16
 8004d8c:	46bd      	mov	sp, r7
 8004d8e:	bd80      	pop	{r7, pc}

08004d90 <LPS22HB_Initialize>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Initialize( DrvContextTypeDef *handle, LPS22HB_Combo_Data_t *combo )
{
 8004d90:	b580      	push	{r7, lr}
 8004d92:	b082      	sub	sp, #8
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	6078      	str	r0, [r7, #4]
 8004d98:	6039      	str	r1, [r7, #0]
  if( LPS22HB_Set_SpiInterface((void *)handle, LPS22HB_SPI_3_WIRE) == LPS22HB_ERROR )
 8004d9a:	2101      	movs	r1, #1
 8004d9c:	6878      	ldr	r0, [r7, #4]
 8004d9e:	f7ff fbab 	bl	80044f8 <LPS22HB_Set_SpiInterface>
 8004da2:	4603      	mov	r3, r0
 8004da4:	2b01      	cmp	r3, #1
 8004da6:	d101      	bne.n	8004dac <LPS22HB_Initialize+0x1c>
  {
    return COMPONENT_ERROR;
 8004da8:	2301      	movs	r3, #1
 8004daa:	e04a      	b.n	8004e42 <LPS22HB_Initialize+0xb2>
  }

  if ( LPS22HB_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 8004dac:	6878      	ldr	r0, [r7, #4]
 8004dae:	f000 f862 	bl	8004e76 <LPS22HB_Check_WhoAmI>
 8004db2:	4603      	mov	r3, r0
 8004db4:	2b01      	cmp	r3, #1
 8004db6:	d101      	bne.n	8004dbc <LPS22HB_Initialize+0x2c>
  {
    return COMPONENT_ERROR;
 8004db8:	2301      	movs	r3, #1
 8004dba:	e042      	b.n	8004e42 <LPS22HB_Initialize+0xb2>
  }

  combo->Last_ODR = 25.0f;
 8004dbc:	683b      	ldr	r3, [r7, #0]
 8004dbe:	4a23      	ldr	r2, [pc, #140]	; (8004e4c <LPS22HB_Initialize+0xbc>)
 8004dc0:	605a      	str	r2, [r3, #4]

  /* Set Power mode */
  if ( LPS22HB_Set_PowerMode( (void *)handle, LPS22HB_LowPower) == LPS22HB_ERROR )
 8004dc2:	2101      	movs	r1, #1
 8004dc4:	6878      	ldr	r0, [r7, #4]
 8004dc6:	f7ff fa96 	bl	80042f6 <LPS22HB_Set_PowerMode>
 8004dca:	4603      	mov	r3, r0
 8004dcc:	2b01      	cmp	r3, #1
 8004dce:	d101      	bne.n	8004dd4 <LPS22HB_Initialize+0x44>
  {
    return COMPONENT_ERROR;
 8004dd0:	2301      	movs	r3, #1
 8004dd2:	e036      	b.n	8004e42 <LPS22HB_Initialize+0xb2>
  }

  /* Power down the device */
  if ( LPS22HB_Set_Odr( (void *)handle, LPS22HB_ODR_ONE_SHOT ) == LPS22HB_ERROR )
 8004dd4:	2100      	movs	r1, #0
 8004dd6:	6878      	ldr	r0, [r7, #4]
 8004dd8:	f7ff faba 	bl	8004350 <LPS22HB_Set_Odr>
 8004ddc:	4603      	mov	r3, r0
 8004dde:	2b01      	cmp	r3, #1
 8004de0:	d101      	bne.n	8004de6 <LPS22HB_Initialize+0x56>
  {
    return COMPONENT_ERROR;
 8004de2:	2301      	movs	r3, #1
 8004de4:	e02d      	b.n	8004e42 <LPS22HB_Initialize+0xb2>
  }

  /* Disable low-pass filter on LPS22HB pressure data */
  if( LPS22HB_Set_LowPassFilter( (void *)handle, LPS22HB_DISABLE) == LPS22HB_ERROR )
 8004de6:	2100      	movs	r1, #0
 8004de8:	6878      	ldr	r0, [r7, #4]
 8004dea:	f7ff fafa 	bl	80043e2 <LPS22HB_Set_LowPassFilter>
 8004dee:	4603      	mov	r3, r0
 8004df0:	2b01      	cmp	r3, #1
 8004df2:	d101      	bne.n	8004df8 <LPS22HB_Initialize+0x68>
  {
    return COMPONENT_ERROR;
 8004df4:	2301      	movs	r3, #1
 8004df6:	e024      	b.n	8004e42 <LPS22HB_Initialize+0xb2>
  }

  /* Set low-pass filter cutoff configuration*/
  if( LPS22HB_Set_LowPassFilterCutoff( (void *)handle, LPS22HB_ODR_9) == LPS22HB_ERROR )
 8004df8:	2100      	movs	r1, #0
 8004dfa:	6878      	ldr	r0, [r7, #4]
 8004dfc:	f7ff fb22 	bl	8004444 <LPS22HB_Set_LowPassFilterCutoff>
 8004e00:	4603      	mov	r3, r0
 8004e02:	2b01      	cmp	r3, #1
 8004e04:	d101      	bne.n	8004e0a <LPS22HB_Initialize+0x7a>
  {
    return COMPONENT_ERROR;
 8004e06:	2301      	movs	r3, #1
 8004e08:	e01b      	b.n	8004e42 <LPS22HB_Initialize+0xb2>
  }

  /* Set block data update mode */
  if ( LPS22HB_Set_Bdu( (void *)handle, LPS22HB_BDU_NO_UPDATE ) == LPS22HB_ERROR )
 8004e0a:	2102      	movs	r1, #2
 8004e0c:	6878      	ldr	r0, [r7, #4]
 8004e0e:	f7ff fb46 	bl	800449e <LPS22HB_Set_Bdu>
 8004e12:	4603      	mov	r3, r0
 8004e14:	2b01      	cmp	r3, #1
 8004e16:	d101      	bne.n	8004e1c <LPS22HB_Initialize+0x8c>
  {
    return COMPONENT_ERROR;
 8004e18:	2301      	movs	r3, #1
 8004e1a:	e012      	b.n	8004e42 <LPS22HB_Initialize+0xb2>
  }

  /* Disable automatic increment for multi-byte read/write */
  if( LPS22HB_Set_AutomaticIncrementRegAddress( (void *)handle, LPS22HB_DISABLE) == LPS22HB_ERROR )
 8004e1c:	2100      	movs	r1, #0
 8004e1e:	6878      	ldr	r0, [r7, #4]
 8004e20:	f7ff fbbd 	bl	800459e <LPS22HB_Set_AutomaticIncrementRegAddress>
 8004e24:	4603      	mov	r3, r0
 8004e26:	2b01      	cmp	r3, #1
 8004e28:	d101      	bne.n	8004e2e <LPS22HB_Initialize+0x9e>
  {
    return COMPONENT_ERROR;
 8004e2a:	2301      	movs	r3, #1
 8004e2c:	e009      	b.n	8004e42 <LPS22HB_Initialize+0xb2>
  }
  
  if( LPS22HB_Set_SpiInterface((void *)handle, LPS22HB_SPI_3_WIRE) == LPS22HB_ERROR )
 8004e2e:	2101      	movs	r1, #1
 8004e30:	6878      	ldr	r0, [r7, #4]
 8004e32:	f7ff fb61 	bl	80044f8 <LPS22HB_Set_SpiInterface>
 8004e36:	4603      	mov	r3, r0
 8004e38:	2b01      	cmp	r3, #1
 8004e3a:	d101      	bne.n	8004e40 <LPS22HB_Initialize+0xb0>
  {
    return COMPONENT_ERROR;
 8004e3c:	2301      	movs	r3, #1
 8004e3e:	e000      	b.n	8004e42 <LPS22HB_Initialize+0xb2>
  }

  return COMPONENT_OK;
 8004e40:	2300      	movs	r3, #0
}
 8004e42:	4618      	mov	r0, r3
 8004e44:	3708      	adds	r7, #8
 8004e46:	46bd      	mov	sp, r7
 8004e48:	bd80      	pop	{r7, pc}
 8004e4a:	bf00      	nop
 8004e4c:	41c80000 	.word	0x41c80000

08004e50 <LPS22HB_Get_WhoAmI>:
 * @param who_am_i pointer to the value of WHO_AM_I register
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Get_WhoAmI( DrvContextTypeDef *handle, uint8_t *who_am_i )
{
 8004e50:	b580      	push	{r7, lr}
 8004e52:	b082      	sub	sp, #8
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	6078      	str	r0, [r7, #4]
 8004e58:	6039      	str	r1, [r7, #0]

  /* Read WHO AM I register */
  if ( LPS22HB_Get_DeviceID( (void *)handle, who_am_i ) == LPS22HB_ERROR )
 8004e5a:	6839      	ldr	r1, [r7, #0]
 8004e5c:	6878      	ldr	r0, [r7, #4]
 8004e5e:	f7ff fa35 	bl	80042cc <LPS22HB_Get_DeviceID>
 8004e62:	4603      	mov	r3, r0
 8004e64:	2b01      	cmp	r3, #1
 8004e66:	d101      	bne.n	8004e6c <LPS22HB_Get_WhoAmI+0x1c>
  {
    return COMPONENT_ERROR;
 8004e68:	2301      	movs	r3, #1
 8004e6a:	e000      	b.n	8004e6e <LPS22HB_Get_WhoAmI+0x1e>
  }

  return COMPONENT_OK;
 8004e6c:	2300      	movs	r3, #0
}
 8004e6e:	4618      	mov	r0, r3
 8004e70:	3708      	adds	r7, #8
 8004e72:	46bd      	mov	sp, r7
 8004e74:	bd80      	pop	{r7, pc}

08004e76 <LPS22HB_Check_WhoAmI>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Check_WhoAmI( DrvContextTypeDef *handle )
{
 8004e76:	b580      	push	{r7, lr}
 8004e78:	b084      	sub	sp, #16
 8004e7a:	af00      	add	r7, sp, #0
 8004e7c:	6078      	str	r0, [r7, #4]

  uint8_t who_am_i = 0x00;
 8004e7e:	2300      	movs	r3, #0
 8004e80:	73fb      	strb	r3, [r7, #15]

  if ( LPS22HB_Get_WhoAmI( handle, &who_am_i ) == COMPONENT_ERROR )
 8004e82:	f107 030f 	add.w	r3, r7, #15
 8004e86:	4619      	mov	r1, r3
 8004e88:	6878      	ldr	r0, [r7, #4]
 8004e8a:	f7ff ffe1 	bl	8004e50 <LPS22HB_Get_WhoAmI>
 8004e8e:	4603      	mov	r3, r0
 8004e90:	2b01      	cmp	r3, #1
 8004e92:	d101      	bne.n	8004e98 <LPS22HB_Check_WhoAmI+0x22>
  {
    return COMPONENT_ERROR;
 8004e94:	2301      	movs	r3, #1
 8004e96:	e007      	b.n	8004ea8 <LPS22HB_Check_WhoAmI+0x32>
  }
  if ( who_am_i != handle->who_am_i )
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	781a      	ldrb	r2, [r3, #0]
 8004e9c:	7bfb      	ldrb	r3, [r7, #15]
 8004e9e:	429a      	cmp	r2, r3
 8004ea0:	d001      	beq.n	8004ea6 <LPS22HB_Check_WhoAmI+0x30>
  {
    return COMPONENT_ERROR;
 8004ea2:	2301      	movs	r3, #1
 8004ea4:	e000      	b.n	8004ea8 <LPS22HB_Check_WhoAmI+0x32>
  }

  return COMPONENT_OK;
 8004ea6:	2300      	movs	r3, #0
}
 8004ea8:	4618      	mov	r0, r3
 8004eaa:	3710      	adds	r7, #16
 8004eac:	46bd      	mov	sp, r7
 8004eae:	bd80      	pop	{r7, pc}

08004eb0 <LPS22HB_Get_Press>:
 * @param pressure pointer where the value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Get_Press( DrvContextTypeDef *handle, float *pressure )
{
 8004eb0:	b580      	push	{r7, lr}
 8004eb2:	b084      	sub	sp, #16
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	6078      	str	r0, [r7, #4]
 8004eb8:	6039      	str	r1, [r7, #0]

  int32_t int32data = 0;
 8004eba:	2300      	movs	r3, #0
 8004ebc:	60fb      	str	r3, [r7, #12]

  /* Read data from LPS22HB. */
  if ( LPS22HB_Get_Pressure( (void *)handle, &int32data ) == LPS22HB_ERROR )
 8004ebe:	f107 030c 	add.w	r3, r7, #12
 8004ec2:	4619      	mov	r1, r3
 8004ec4:	6878      	ldr	r0, [r7, #4]
 8004ec6:	f7ff fc3b 	bl	8004740 <LPS22HB_Get_Pressure>
 8004eca:	4603      	mov	r3, r0
 8004ecc:	2b01      	cmp	r3, #1
 8004ece:	d101      	bne.n	8004ed4 <LPS22HB_Get_Press+0x24>
  {
    return COMPONENT_ERROR;
 8004ed0:	2301      	movs	r3, #1
 8004ed2:	e00c      	b.n	8004eee <LPS22HB_Get_Press+0x3e>
  }

  *pressure = ( float )int32data / 100.0f;
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	ee07 3a90 	vmov	s15, r3
 8004eda:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004ede:	eddf 6a06 	vldr	s13, [pc, #24]	; 8004ef8 <LPS22HB_Get_Press+0x48>
 8004ee2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004ee6:	683b      	ldr	r3, [r7, #0]
 8004ee8:	edc3 7a00 	vstr	s15, [r3]

  return COMPONENT_OK;
 8004eec:	2300      	movs	r3, #0
}
 8004eee:	4618      	mov	r0, r3
 8004ef0:	3710      	adds	r7, #16
 8004ef2:	46bd      	mov	sp, r7
 8004ef4:	bd80      	pop	{r7, pc}
 8004ef6:	bf00      	nop
 8004ef8:	42c80000 	.word	0x42c80000

08004efc <LPS22HB_Get_Temp>:
 * @param temperature pointer where the value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Get_Temp( DrvContextTypeDef *handle, float *temperature )
{
 8004efc:	b580      	push	{r7, lr}
 8004efe:	b084      	sub	sp, #16
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	6078      	str	r0, [r7, #4]
 8004f04:	6039      	str	r1, [r7, #0]

  int16_t int16data = 0;
 8004f06:	2300      	movs	r3, #0
 8004f08:	81fb      	strh	r3, [r7, #14]

  /* Read data from LPS22HB. */
  if ( LPS22HB_Get_Temperature( (void *)handle, &int16data ) == LPS22HB_ERROR )
 8004f0a:	f107 030e 	add.w	r3, r7, #14
 8004f0e:	4619      	mov	r1, r3
 8004f10:	6878      	ldr	r0, [r7, #4]
 8004f12:	f7ff fc59 	bl	80047c8 <LPS22HB_Get_Temperature>
 8004f16:	4603      	mov	r3, r0
 8004f18:	2b01      	cmp	r3, #1
 8004f1a:	d101      	bne.n	8004f20 <LPS22HB_Get_Temp+0x24>
  {
    return COMPONENT_ERROR;
 8004f1c:	2301      	movs	r3, #1
 8004f1e:	e00d      	b.n	8004f3c <LPS22HB_Get_Temp+0x40>
  }

  *temperature = ( float )int16data / 10.0f;
 8004f20:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004f24:	ee07 3a90 	vmov	s15, r3
 8004f28:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004f2c:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8004f30:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004f34:	683b      	ldr	r3, [r7, #0]
 8004f36:	edc3 7a00 	vstr	s15, [r3]

  return COMPONENT_OK;
 8004f3a:	2300      	movs	r3, #0
}
 8004f3c:	4618      	mov	r0, r3
 8004f3e:	3710      	adds	r7, #16
 8004f40:	46bd      	mov	sp, r7
 8004f42:	bd80      	pop	{r7, pc}

08004f44 <LPS22HB_Get_ODR>:
 * @param odr pointer where the output data rate is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Get_ODR( DrvContextTypeDef *handle, float *odr )
{
 8004f44:	b580      	push	{r7, lr}
 8004f46:	b084      	sub	sp, #16
 8004f48:	af00      	add	r7, sp, #0
 8004f4a:	6078      	str	r0, [r7, #4]
 8004f4c:	6039      	str	r1, [r7, #0]

  LPS22HB_Odr_et odr_low_level;

  if ( LPS22HB_Get_Odr( (void *)handle, &odr_low_level ) == LPS22HB_ERROR )
 8004f4e:	f107 030f 	add.w	r3, r7, #15
 8004f52:	4619      	mov	r1, r3
 8004f54:	6878      	ldr	r0, [r7, #4]
 8004f56:	f7ff fa28 	bl	80043aa <LPS22HB_Get_Odr>
 8004f5a:	4603      	mov	r3, r0
 8004f5c:	2b01      	cmp	r3, #1
 8004f5e:	d101      	bne.n	8004f64 <LPS22HB_Get_ODR+0x20>
  {
    return COMPONENT_ERROR;
 8004f60:	2301      	movs	r3, #1
 8004f62:	e035      	b.n	8004fd0 <LPS22HB_Get_ODR+0x8c>
  }

  switch( odr_low_level )
 8004f64:	7bfb      	ldrb	r3, [r7, #15]
 8004f66:	2b50      	cmp	r3, #80	; 0x50
 8004f68:	d028      	beq.n	8004fbc <LPS22HB_Get_ODR+0x78>
 8004f6a:	2b50      	cmp	r3, #80	; 0x50
 8004f6c:	dc2a      	bgt.n	8004fc4 <LPS22HB_Get_ODR+0x80>
 8004f6e:	2b40      	cmp	r3, #64	; 0x40
 8004f70:	d020      	beq.n	8004fb4 <LPS22HB_Get_ODR+0x70>
 8004f72:	2b40      	cmp	r3, #64	; 0x40
 8004f74:	dc26      	bgt.n	8004fc4 <LPS22HB_Get_ODR+0x80>
 8004f76:	2b30      	cmp	r3, #48	; 0x30
 8004f78:	d018      	beq.n	8004fac <LPS22HB_Get_ODR+0x68>
 8004f7a:	2b30      	cmp	r3, #48	; 0x30
 8004f7c:	dc22      	bgt.n	8004fc4 <LPS22HB_Get_ODR+0x80>
 8004f7e:	2b20      	cmp	r3, #32
 8004f80:	d010      	beq.n	8004fa4 <LPS22HB_Get_ODR+0x60>
 8004f82:	2b20      	cmp	r3, #32
 8004f84:	dc1e      	bgt.n	8004fc4 <LPS22HB_Get_ODR+0x80>
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d002      	beq.n	8004f90 <LPS22HB_Get_ODR+0x4c>
 8004f8a:	2b10      	cmp	r3, #16
 8004f8c:	d005      	beq.n	8004f9a <LPS22HB_Get_ODR+0x56>
 8004f8e:	e019      	b.n	8004fc4 <LPS22HB_Get_ODR+0x80>
  {
    case LPS22HB_ODR_ONE_SHOT:
      *odr = 0.0f;
 8004f90:	683b      	ldr	r3, [r7, #0]
 8004f92:	f04f 0200 	mov.w	r2, #0
 8004f96:	601a      	str	r2, [r3, #0]
      break;
 8004f98:	e019      	b.n	8004fce <LPS22HB_Get_ODR+0x8a>
    case LPS22HB_ODR_1HZ:
      *odr = 1.0f;
 8004f9a:	683b      	ldr	r3, [r7, #0]
 8004f9c:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8004fa0:	601a      	str	r2, [r3, #0]
      break;
 8004fa2:	e014      	b.n	8004fce <LPS22HB_Get_ODR+0x8a>
    case LPS22HB_ODR_10HZ:
      *odr = 10.0f;
 8004fa4:	683b      	ldr	r3, [r7, #0]
 8004fa6:	4a0c      	ldr	r2, [pc, #48]	; (8004fd8 <LPS22HB_Get_ODR+0x94>)
 8004fa8:	601a      	str	r2, [r3, #0]
      break;
 8004faa:	e010      	b.n	8004fce <LPS22HB_Get_ODR+0x8a>
    case LPS22HB_ODR_25HZ:
      *odr = 25.0f;
 8004fac:	683b      	ldr	r3, [r7, #0]
 8004fae:	4a0b      	ldr	r2, [pc, #44]	; (8004fdc <LPS22HB_Get_ODR+0x98>)
 8004fb0:	601a      	str	r2, [r3, #0]
      break;
 8004fb2:	e00c      	b.n	8004fce <LPS22HB_Get_ODR+0x8a>
    case LPS22HB_ODR_50HZ:
      *odr = 50.0f;
 8004fb4:	683b      	ldr	r3, [r7, #0]
 8004fb6:	4a0a      	ldr	r2, [pc, #40]	; (8004fe0 <LPS22HB_Get_ODR+0x9c>)
 8004fb8:	601a      	str	r2, [r3, #0]
      break;
 8004fba:	e008      	b.n	8004fce <LPS22HB_Get_ODR+0x8a>
    case LPS22HB_ODR_75HZ:
      *odr = 75.0f;
 8004fbc:	683b      	ldr	r3, [r7, #0]
 8004fbe:	4a09      	ldr	r2, [pc, #36]	; (8004fe4 <LPS22HB_Get_ODR+0xa0>)
 8004fc0:	601a      	str	r2, [r3, #0]
      break;
 8004fc2:	e004      	b.n	8004fce <LPS22HB_Get_ODR+0x8a>
    default:
      *odr = -1.0f;
 8004fc4:	683b      	ldr	r3, [r7, #0]
 8004fc6:	4a08      	ldr	r2, [pc, #32]	; (8004fe8 <LPS22HB_Get_ODR+0xa4>)
 8004fc8:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 8004fca:	2301      	movs	r3, #1
 8004fcc:	e000      	b.n	8004fd0 <LPS22HB_Get_ODR+0x8c>
  }

  return COMPONENT_OK;
 8004fce:	2300      	movs	r3, #0
}
 8004fd0:	4618      	mov	r0, r3
 8004fd2:	3710      	adds	r7, #16
 8004fd4:	46bd      	mov	sp, r7
 8004fd6:	bd80      	pop	{r7, pc}
 8004fd8:	41200000 	.word	0x41200000
 8004fdc:	41c80000 	.word	0x41c80000
 8004fe0:	42480000 	.word	0x42480000
 8004fe4:	42960000 	.word	0x42960000
 8004fe8:	bf800000 	.word	0xbf800000

08004fec <LPS22HB_Set_ODR_When_Enabled>:
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Set_ODR_When_Enabled( DrvContextTypeDef *handle, SensorOdr_t odr,
    LPS22HB_Combo_Data_t *combo )
{
 8004fec:	b580      	push	{r7, lr}
 8004fee:	b086      	sub	sp, #24
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	60f8      	str	r0, [r7, #12]
 8004ff4:	460b      	mov	r3, r1
 8004ff6:	607a      	str	r2, [r7, #4]
 8004ff8:	72fb      	strb	r3, [r7, #11]

  LPS22HB_Odr_et new_odr;

  switch( odr )
 8004ffa:	7afb      	ldrb	r3, [r7, #11]
 8004ffc:	2b04      	cmp	r3, #4
 8004ffe:	d81c      	bhi.n	800503a <LPS22HB_Set_ODR_When_Enabled+0x4e>
 8005000:	a201      	add	r2, pc, #4	; (adr r2, 8005008 <LPS22HB_Set_ODR_When_Enabled+0x1c>)
 8005002:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005006:	bf00      	nop
 8005008:	0800501d 	.word	0x0800501d
 800500c:	08005023 	.word	0x08005023
 8005010:	08005029 	.word	0x08005029
 8005014:	0800502f 	.word	0x0800502f
 8005018:	08005035 	.word	0x08005035
  {
    case ODR_LOW:
      new_odr = LPS22HB_ODR_1HZ;
 800501c:	2310      	movs	r3, #16
 800501e:	75fb      	strb	r3, [r7, #23]
      break;
 8005020:	e00d      	b.n	800503e <LPS22HB_Set_ODR_When_Enabled+0x52>
    case ODR_MID_LOW:
      new_odr = LPS22HB_ODR_10HZ;
 8005022:	2320      	movs	r3, #32
 8005024:	75fb      	strb	r3, [r7, #23]
      break;
 8005026:	e00a      	b.n	800503e <LPS22HB_Set_ODR_When_Enabled+0x52>
    case ODR_MID:
      new_odr = LPS22HB_ODR_25HZ;
 8005028:	2330      	movs	r3, #48	; 0x30
 800502a:	75fb      	strb	r3, [r7, #23]
      break;
 800502c:	e007      	b.n	800503e <LPS22HB_Set_ODR_When_Enabled+0x52>
    case ODR_MID_HIGH:
      new_odr = LPS22HB_ODR_50HZ;
 800502e:	2340      	movs	r3, #64	; 0x40
 8005030:	75fb      	strb	r3, [r7, #23]
      break;
 8005032:	e004      	b.n	800503e <LPS22HB_Set_ODR_When_Enabled+0x52>
    case ODR_HIGH:
      new_odr = LPS22HB_ODR_75HZ;
 8005034:	2350      	movs	r3, #80	; 0x50
 8005036:	75fb      	strb	r3, [r7, #23]
      break;
 8005038:	e001      	b.n	800503e <LPS22HB_Set_ODR_When_Enabled+0x52>
    default:
      return COMPONENT_ERROR;
 800503a:	2301      	movs	r3, #1
 800503c:	e015      	b.n	800506a <LPS22HB_Set_ODR_When_Enabled+0x7e>
  }

  if ( LPS22HB_Set_Odr( (void *)handle, new_odr ) == LPS22HB_ERROR )
 800503e:	7dfb      	ldrb	r3, [r7, #23]
 8005040:	4619      	mov	r1, r3
 8005042:	68f8      	ldr	r0, [r7, #12]
 8005044:	f7ff f984 	bl	8004350 <LPS22HB_Set_Odr>
 8005048:	4603      	mov	r3, r0
 800504a:	2b01      	cmp	r3, #1
 800504c:	d101      	bne.n	8005052 <LPS22HB_Set_ODR_When_Enabled+0x66>
  {
    return COMPONENT_ERROR;
 800504e:	2301      	movs	r3, #1
 8005050:	e00b      	b.n	800506a <LPS22HB_Set_ODR_When_Enabled+0x7e>
  }

  if ( LPS22HB_Get_ODR( handle, &combo->Last_ODR ) == COMPONENT_ERROR )
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	3304      	adds	r3, #4
 8005056:	4619      	mov	r1, r3
 8005058:	68f8      	ldr	r0, [r7, #12]
 800505a:	f7ff ff73 	bl	8004f44 <LPS22HB_Get_ODR>
 800505e:	4603      	mov	r3, r0
 8005060:	2b01      	cmp	r3, #1
 8005062:	d101      	bne.n	8005068 <LPS22HB_Set_ODR_When_Enabled+0x7c>
  {
    return COMPONENT_ERROR;
 8005064:	2301      	movs	r3, #1
 8005066:	e000      	b.n	800506a <LPS22HB_Set_ODR_When_Enabled+0x7e>
  }

  return COMPONENT_OK;
 8005068:	2300      	movs	r3, #0
}
 800506a:	4618      	mov	r0, r3
 800506c:	3718      	adds	r7, #24
 800506e:	46bd      	mov	sp, r7
 8005070:	bd80      	pop	{r7, pc}
 8005072:	bf00      	nop

08005074 <LPS22HB_Set_ODR_When_Disabled>:
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Set_ODR_When_Disabled( DrvContextTypeDef *handle, SensorOdr_t odr,
    LPS22HB_Combo_Data_t *combo )
{
 8005074:	b480      	push	{r7}
 8005076:	b085      	sub	sp, #20
 8005078:	af00      	add	r7, sp, #0
 800507a:	60f8      	str	r0, [r7, #12]
 800507c:	460b      	mov	r3, r1
 800507e:	607a      	str	r2, [r7, #4]
 8005080:	72fb      	strb	r3, [r7, #11]

  switch( odr )
 8005082:	7afb      	ldrb	r3, [r7, #11]
 8005084:	2b04      	cmp	r3, #4
 8005086:	d822      	bhi.n	80050ce <LPS22HB_Set_ODR_When_Disabled+0x5a>
 8005088:	a201      	add	r2, pc, #4	; (adr r2, 8005090 <LPS22HB_Set_ODR_When_Disabled+0x1c>)
 800508a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800508e:	bf00      	nop
 8005090:	080050a5 	.word	0x080050a5
 8005094:	080050af 	.word	0x080050af
 8005098:	080050b7 	.word	0x080050b7
 800509c:	080050bf 	.word	0x080050bf
 80050a0:	080050c7 	.word	0x080050c7
  {
    case ODR_LOW:
      combo->Last_ODR = 1.0f;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80050aa:	605a      	str	r2, [r3, #4]
      break;
 80050ac:	e011      	b.n	80050d2 <LPS22HB_Set_ODR_When_Disabled+0x5e>
    case ODR_MID_LOW:
      combo->Last_ODR = 10.0f;
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	4a0b      	ldr	r2, [pc, #44]	; (80050e0 <LPS22HB_Set_ODR_When_Disabled+0x6c>)
 80050b2:	605a      	str	r2, [r3, #4]
      break;
 80050b4:	e00d      	b.n	80050d2 <LPS22HB_Set_ODR_When_Disabled+0x5e>
    case ODR_MID:
      combo->Last_ODR = 25.0f;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	4a0a      	ldr	r2, [pc, #40]	; (80050e4 <LPS22HB_Set_ODR_When_Disabled+0x70>)
 80050ba:	605a      	str	r2, [r3, #4]
      break;
 80050bc:	e009      	b.n	80050d2 <LPS22HB_Set_ODR_When_Disabled+0x5e>
    case ODR_MID_HIGH:
      combo->Last_ODR = 50.0f;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	4a09      	ldr	r2, [pc, #36]	; (80050e8 <LPS22HB_Set_ODR_When_Disabled+0x74>)
 80050c2:	605a      	str	r2, [r3, #4]
      break;
 80050c4:	e005      	b.n	80050d2 <LPS22HB_Set_ODR_When_Disabled+0x5e>
    case ODR_HIGH:
      combo->Last_ODR = 75.0f;
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	4a08      	ldr	r2, [pc, #32]	; (80050ec <LPS22HB_Set_ODR_When_Disabled+0x78>)
 80050ca:	605a      	str	r2, [r3, #4]
      break;
 80050cc:	e001      	b.n	80050d2 <LPS22HB_Set_ODR_When_Disabled+0x5e>
    default:
      return COMPONENT_ERROR;
 80050ce:	2301      	movs	r3, #1
 80050d0:	e000      	b.n	80050d4 <LPS22HB_Set_ODR_When_Disabled+0x60>
  }

  return COMPONENT_OK;
 80050d2:	2300      	movs	r3, #0
}
 80050d4:	4618      	mov	r0, r3
 80050d6:	3714      	adds	r7, #20
 80050d8:	46bd      	mov	sp, r7
 80050da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050de:	4770      	bx	lr
 80050e0:	41200000 	.word	0x41200000
 80050e4:	41c80000 	.word	0x41c80000
 80050e8:	42480000 	.word	0x42480000
 80050ec:	42960000 	.word	0x42960000

080050f0 <LPS22HB_Set_ODR_Value_When_Enabled>:
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Set_ODR_Value_When_Enabled( DrvContextTypeDef *handle, float odr,
    LPS22HB_Combo_Data_t *combo )
{
 80050f0:	b580      	push	{r7, lr}
 80050f2:	b086      	sub	sp, #24
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	60f8      	str	r0, [r7, #12]
 80050f8:	ed87 0a02 	vstr	s0, [r7, #8]
 80050fc:	6079      	str	r1, [r7, #4]

  LPS22HB_Odr_et new_odr;

  new_odr = ( odr <=  1.0f ) ? LPS22HB_ODR_1HZ
            : ( odr <= 10.0f ) ? LPS22HB_ODR_10HZ
 80050fe:	edd7 7a02 	vldr	s15, [r7, #8]
 8005102:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005106:	eef4 7ac7 	vcmpe.f32	s15, s14
 800510a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800510e:	d801      	bhi.n	8005114 <LPS22HB_Set_ODR_Value_When_Enabled+0x24>
 8005110:	2310      	movs	r3, #16
 8005112:	e021      	b.n	8005158 <LPS22HB_Set_ODR_Value_When_Enabled+0x68>
 8005114:	edd7 7a02 	vldr	s15, [r7, #8]
 8005118:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800511c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005120:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005124:	d801      	bhi.n	800512a <LPS22HB_Set_ODR_Value_When_Enabled+0x3a>
 8005126:	2320      	movs	r3, #32
 8005128:	e016      	b.n	8005158 <LPS22HB_Set_ODR_Value_When_Enabled+0x68>
 800512a:	edd7 7a02 	vldr	s15, [r7, #8]
 800512e:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 8005132:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005136:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800513a:	d801      	bhi.n	8005140 <LPS22HB_Set_ODR_Value_When_Enabled+0x50>
 800513c:	2330      	movs	r3, #48	; 0x30
 800513e:	e00b      	b.n	8005158 <LPS22HB_Set_ODR_Value_When_Enabled+0x68>
 8005140:	edd7 7a02 	vldr	s15, [r7, #8]
 8005144:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8005190 <LPS22HB_Set_ODR_Value_When_Enabled+0xa0>
 8005148:	eef4 7ac7 	vcmpe.f32	s15, s14
 800514c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005150:	d801      	bhi.n	8005156 <LPS22HB_Set_ODR_Value_When_Enabled+0x66>
 8005152:	2340      	movs	r3, #64	; 0x40
 8005154:	e000      	b.n	8005158 <LPS22HB_Set_ODR_Value_When_Enabled+0x68>
 8005156:	2350      	movs	r3, #80	; 0x50
  new_odr = ( odr <=  1.0f ) ? LPS22HB_ODR_1HZ
 8005158:	75fb      	strb	r3, [r7, #23]
            : ( odr <= 25.0f ) ? LPS22HB_ODR_25HZ
            : ( odr <= 50.0f ) ? LPS22HB_ODR_50HZ
            :                    LPS22HB_ODR_75HZ;

  if ( LPS22HB_Set_Odr( (void *)handle, new_odr ) == LPS22HB_ERROR )
 800515a:	7dfb      	ldrb	r3, [r7, #23]
 800515c:	4619      	mov	r1, r3
 800515e:	68f8      	ldr	r0, [r7, #12]
 8005160:	f7ff f8f6 	bl	8004350 <LPS22HB_Set_Odr>
 8005164:	4603      	mov	r3, r0
 8005166:	2b01      	cmp	r3, #1
 8005168:	d101      	bne.n	800516e <LPS22HB_Set_ODR_Value_When_Enabled+0x7e>
  {
    return COMPONENT_ERROR;
 800516a:	2301      	movs	r3, #1
 800516c:	e00b      	b.n	8005186 <LPS22HB_Set_ODR_Value_When_Enabled+0x96>
  }

  if ( LPS22HB_Get_ODR( handle, &combo->Last_ODR ) == COMPONENT_ERROR )
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	3304      	adds	r3, #4
 8005172:	4619      	mov	r1, r3
 8005174:	68f8      	ldr	r0, [r7, #12]
 8005176:	f7ff fee5 	bl	8004f44 <LPS22HB_Get_ODR>
 800517a:	4603      	mov	r3, r0
 800517c:	2b01      	cmp	r3, #1
 800517e:	d101      	bne.n	8005184 <LPS22HB_Set_ODR_Value_When_Enabled+0x94>
  {
    return COMPONENT_ERROR;
 8005180:	2301      	movs	r3, #1
 8005182:	e000      	b.n	8005186 <LPS22HB_Set_ODR_Value_When_Enabled+0x96>
  }

  return COMPONENT_OK;
 8005184:	2300      	movs	r3, #0
}
 8005186:	4618      	mov	r0, r3
 8005188:	3718      	adds	r7, #24
 800518a:	46bd      	mov	sp, r7
 800518c:	bd80      	pop	{r7, pc}
 800518e:	bf00      	nop
 8005190:	42480000 	.word	0x42480000

08005194 <LPS22HB_Set_ODR_Value_When_Disabled>:
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Set_ODR_Value_When_Disabled( DrvContextTypeDef *handle, float odr,
    LPS22HB_Combo_Data_t *combo )
{
 8005194:	b480      	push	{r7}
 8005196:	b085      	sub	sp, #20
 8005198:	af00      	add	r7, sp, #0
 800519a:	60f8      	str	r0, [r7, #12]
 800519c:	ed87 0a02 	vstr	s0, [r7, #8]
 80051a0:	6079      	str	r1, [r7, #4]

  combo->Last_ODR = ( odr <=  1.0f ) ? 1.0f
                    : ( odr <= 10.0f ) ? 10.0f
 80051a2:	edd7 7a02 	vldr	s15, [r7, #8]
 80051a6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80051aa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80051ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80051b2:	d802      	bhi.n	80051ba <LPS22HB_Set_ODR_Value_When_Disabled+0x26>
 80051b4:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80051b8:	e021      	b.n	80051fe <LPS22HB_Set_ODR_Value_When_Disabled+0x6a>
                    : ( odr <= 25.0f ) ? 25.0f
 80051ba:	edd7 7a02 	vldr	s15, [r7, #8]
 80051be:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80051c2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80051c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80051ca:	d801      	bhi.n	80051d0 <LPS22HB_Set_ODR_Value_When_Disabled+0x3c>
 80051cc:	4b10      	ldr	r3, [pc, #64]	; (8005210 <LPS22HB_Set_ODR_Value_When_Disabled+0x7c>)
 80051ce:	e016      	b.n	80051fe <LPS22HB_Set_ODR_Value_When_Disabled+0x6a>
                    : ( odr <= 50.0f ) ? 50.0f
 80051d0:	edd7 7a02 	vldr	s15, [r7, #8]
 80051d4:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 80051d8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80051dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80051e0:	d801      	bhi.n	80051e6 <LPS22HB_Set_ODR_Value_When_Disabled+0x52>
 80051e2:	4b0c      	ldr	r3, [pc, #48]	; (8005214 <LPS22HB_Set_ODR_Value_When_Disabled+0x80>)
 80051e4:	e00b      	b.n	80051fe <LPS22HB_Set_ODR_Value_When_Disabled+0x6a>
                    :                    75.0f;
 80051e6:	edd7 7a02 	vldr	s15, [r7, #8]
 80051ea:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 8005218 <LPS22HB_Set_ODR_Value_When_Disabled+0x84>
 80051ee:	eef4 7ac7 	vcmpe.f32	s15, s14
 80051f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80051f6:	d801      	bhi.n	80051fc <LPS22HB_Set_ODR_Value_When_Disabled+0x68>
 80051f8:	4b08      	ldr	r3, [pc, #32]	; (800521c <LPS22HB_Set_ODR_Value_When_Disabled+0x88>)
 80051fa:	e000      	b.n	80051fe <LPS22HB_Set_ODR_Value_When_Disabled+0x6a>
 80051fc:	4b08      	ldr	r3, [pc, #32]	; (8005220 <LPS22HB_Set_ODR_Value_When_Disabled+0x8c>)
  combo->Last_ODR = ( odr <=  1.0f ) ? 1.0f
 80051fe:	687a      	ldr	r2, [r7, #4]
 8005200:	6053      	str	r3, [r2, #4]

  return COMPONENT_OK;
 8005202:	2300      	movs	r3, #0
}
 8005204:	4618      	mov	r0, r3
 8005206:	3714      	adds	r7, #20
 8005208:	46bd      	mov	sp, r7
 800520a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800520e:	4770      	bx	lr
 8005210:	41200000 	.word	0x41200000
 8005214:	41c80000 	.word	0x41c80000
 8005218:	42480000 	.word	0x42480000
 800521c:	42480000 	.word	0x42480000
 8005220:	42960000 	.word	0x42960000

08005224 <LPS22HB_Read_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Read_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t *data )
{
 8005224:	b580      	push	{r7, lr}
 8005226:	b084      	sub	sp, #16
 8005228:	af00      	add	r7, sp, #0
 800522a:	60f8      	str	r0, [r7, #12]
 800522c:	460b      	mov	r3, r1
 800522e:	607a      	str	r2, [r7, #4]
 8005230:	72fb      	strb	r3, [r7, #11]

  if ( LPS22HB_ReadReg( (void *)handle, reg, 1, data ) == LPS22HB_ERROR )
 8005232:	7af9      	ldrb	r1, [r7, #11]
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	2201      	movs	r2, #1
 8005238:	68f8      	ldr	r0, [r7, #12]
 800523a:	f7fe fff1 	bl	8004220 <LPS22HB_ReadReg>
 800523e:	4603      	mov	r3, r0
 8005240:	2b01      	cmp	r3, #1
 8005242:	d101      	bne.n	8005248 <LPS22HB_Read_Reg+0x24>
  {
    return COMPONENT_ERROR;
 8005244:	2301      	movs	r3, #1
 8005246:	e000      	b.n	800524a <LPS22HB_Read_Reg+0x26>
  }

  return COMPONENT_OK;
 8005248:	2300      	movs	r3, #0
}
 800524a:	4618      	mov	r0, r3
 800524c:	3710      	adds	r7, #16
 800524e:	46bd      	mov	sp, r7
 8005250:	bd80      	pop	{r7, pc}

08005252 <LPS22HB_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Write_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t data )
{
 8005252:	b580      	push	{r7, lr}
 8005254:	b082      	sub	sp, #8
 8005256:	af00      	add	r7, sp, #0
 8005258:	6078      	str	r0, [r7, #4]
 800525a:	460b      	mov	r3, r1
 800525c:	70fb      	strb	r3, [r7, #3]
 800525e:	4613      	mov	r3, r2
 8005260:	70bb      	strb	r3, [r7, #2]

  if ( LPS22HB_WriteReg( (void *)handle, reg, 1, &data ) == LPS22HB_ERROR )
 8005262:	1cbb      	adds	r3, r7, #2
 8005264:	78f9      	ldrb	r1, [r7, #3]
 8005266:	2201      	movs	r2, #1
 8005268:	6878      	ldr	r0, [r7, #4]
 800526a:	f7ff f804 	bl	8004276 <LPS22HB_WriteReg>
 800526e:	4603      	mov	r3, r0
 8005270:	2b01      	cmp	r3, #1
 8005272:	d101      	bne.n	8005278 <LPS22HB_Write_Reg+0x26>
  {
    return COMPONENT_ERROR;
 8005274:	2301      	movs	r3, #1
 8005276:	e000      	b.n	800527a <LPS22HB_Write_Reg+0x28>
  }

  return COMPONENT_OK;
 8005278:	2300      	movs	r3, #0
}
 800527a:	4618      	mov	r0, r3
 800527c:	3708      	adds	r7, #8
 800527e:	46bd      	mov	sp, r7
 8005280:	bd80      	pop	{r7, pc}

08005282 <LSM303AGR_ACC_WriteReg>:
*                                 length of buffer
* Output      : None
* Return      : None
*******************************************************************************/
status_t LSM303AGR_ACC_WriteReg(void *handle, u8_t Reg, u8_t *Bufp, u16_t len)
{
 8005282:	b580      	push	{r7, lr}
 8005284:	b084      	sub	sp, #16
 8005286:	af00      	add	r7, sp, #0
 8005288:	60f8      	str	r0, [r7, #12]
 800528a:	607a      	str	r2, [r7, #4]
 800528c:	461a      	mov	r2, r3
 800528e:	460b      	mov	r3, r1
 8005290:	72fb      	strb	r3, [r7, #11]
 8005292:	4613      	mov	r3, r2
 8005294:	813b      	strh	r3, [r7, #8]

  if ( len > 1 ) Reg |= 0x80;
 8005296:	893b      	ldrh	r3, [r7, #8]
 8005298:	2b01      	cmp	r3, #1
 800529a:	d903      	bls.n	80052a4 <LSM303AGR_ACC_WriteReg+0x22>
 800529c:	7afb      	ldrb	r3, [r7, #11]
 800529e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80052a2:	72fb      	strb	r3, [r7, #11]

  if (Sensor_IO_Write(handle, Reg, Bufp, len))
 80052a4:	893b      	ldrh	r3, [r7, #8]
 80052a6:	7af9      	ldrb	r1, [r7, #11]
 80052a8:	687a      	ldr	r2, [r7, #4]
 80052aa:	68f8      	ldr	r0, [r7, #12]
 80052ac:	f7fd fb02 	bl	80028b4 <Sensor_IO_Write>
 80052b0:	4603      	mov	r3, r0
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d001      	beq.n	80052ba <LSM303AGR_ACC_WriteReg+0x38>
  {
    return MEMS_ERROR;
 80052b6:	2300      	movs	r3, #0
 80052b8:	e000      	b.n	80052bc <LSM303AGR_ACC_WriteReg+0x3a>
  }
  else
  {
    return MEMS_SUCCESS;
 80052ba:	2301      	movs	r3, #1
  }
}
 80052bc:	4618      	mov	r0, r3
 80052be:	3710      	adds	r7, #16
 80052c0:	46bd      	mov	sp, r7
 80052c2:	bd80      	pop	{r7, pc}

080052c4 <LSM303AGR_ACC_ReadReg>:
*                                 length of buffer
* Output      : None
* Return      : None
*******************************************************************************/
status_t LSM303AGR_ACC_ReadReg(void *handle, u8_t Reg, u8_t *Bufp, u16_t len)
{
 80052c4:	b580      	push	{r7, lr}
 80052c6:	b084      	sub	sp, #16
 80052c8:	af00      	add	r7, sp, #0
 80052ca:	60f8      	str	r0, [r7, #12]
 80052cc:	607a      	str	r2, [r7, #4]
 80052ce:	461a      	mov	r2, r3
 80052d0:	460b      	mov	r3, r1
 80052d2:	72fb      	strb	r3, [r7, #11]
 80052d4:	4613      	mov	r3, r2
 80052d6:	813b      	strh	r3, [r7, #8]

  if ( len > 1 ) Reg |= 0x80;
 80052d8:	893b      	ldrh	r3, [r7, #8]
 80052da:	2b01      	cmp	r3, #1
 80052dc:	d903      	bls.n	80052e6 <LSM303AGR_ACC_ReadReg+0x22>
 80052de:	7afb      	ldrb	r3, [r7, #11]
 80052e0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80052e4:	72fb      	strb	r3, [r7, #11]

  if (Sensor_IO_Read(handle, Reg, Bufp, len))
 80052e6:	893b      	ldrh	r3, [r7, #8]
 80052e8:	7af9      	ldrb	r1, [r7, #11]
 80052ea:	687a      	ldr	r2, [r7, #4]
 80052ec:	68f8      	ldr	r0, [r7, #12]
 80052ee:	f7fd faf6 	bl	80028de <Sensor_IO_Read>
 80052f2:	4603      	mov	r3, r0
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d001      	beq.n	80052fc <LSM303AGR_ACC_ReadReg+0x38>
  {
    return MEMS_ERROR;
 80052f8:	2300      	movs	r3, #0
 80052fa:	e000      	b.n	80052fe <LSM303AGR_ACC_ReadReg+0x3a>
  }
  else
  {
    return MEMS_SUCCESS;
 80052fc:	2301      	movs	r3, #1
  }
}
 80052fe:	4618      	mov	r0, r3
 8005300:	3710      	adds	r7, #16
 8005302:	46bd      	mov	sp, r7
 8005304:	bd80      	pop	{r7, pc}

08005306 <LSM303AGR_ACC_R_WHO_AM_I>:
* Input          : Pointer to u8_t
* Output         : Status of WHO_AM_I
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_R_WHO_AM_I(void *handle, u8_t *value)
{
 8005306:	b580      	push	{r7, lr}
 8005308:	b082      	sub	sp, #8
 800530a:	af00      	add	r7, sp, #0
 800530c:	6078      	str	r0, [r7, #4]
 800530e:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_WHO_AM_I_REG, (u8_t *)value, 1) )
 8005310:	2301      	movs	r3, #1
 8005312:	683a      	ldr	r2, [r7, #0]
 8005314:	210f      	movs	r1, #15
 8005316:	6878      	ldr	r0, [r7, #4]
 8005318:	f7ff ffd4 	bl	80052c4 <LSM303AGR_ACC_ReadReg>
 800531c:	4603      	mov	r3, r0
 800531e:	2b00      	cmp	r3, #0
 8005320:	d101      	bne.n	8005326 <LSM303AGR_ACC_R_WHO_AM_I+0x20>
    return MEMS_ERROR;
 8005322:	2300      	movs	r3, #0
 8005324:	e008      	b.n	8005338 <LSM303AGR_ACC_R_WHO_AM_I+0x32>

  *value &= LSM303AGR_ACC_WHO_AM_I_MASK; //coerce
 8005326:	683b      	ldr	r3, [r7, #0]
 8005328:	781a      	ldrb	r2, [r3, #0]
 800532a:	683b      	ldr	r3, [r7, #0]
 800532c:	701a      	strb	r2, [r3, #0]
  *value = *value >> LSM303AGR_ACC_WHO_AM_I_POSITION; //mask
 800532e:	683b      	ldr	r3, [r7, #0]
 8005330:	781a      	ldrb	r2, [r3, #0]
 8005332:	683b      	ldr	r3, [r7, #0]
 8005334:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8005336:	2301      	movs	r3, #1
}
 8005338:	4618      	mov	r0, r3
 800533a:	3708      	adds	r7, #8
 800533c:	46bd      	mov	sp, r7
 800533e:	bd80      	pop	{r7, pc}

08005340 <LSM303AGR_ACC_W_BlockDataUpdate>:
* Input          : LSM303AGR_ACC_BDU_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM303AGR_ACC_W_BlockDataUpdate(void *handle, LSM303AGR_ACC_BDU_t newValue)
{
 8005340:	b580      	push	{r7, lr}
 8005342:	b084      	sub	sp, #16
 8005344:	af00      	add	r7, sp, #0
 8005346:	6078      	str	r0, [r7, #4]
 8005348:	460b      	mov	r3, r1
 800534a:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG4, &value, 1) )
 800534c:	f107 020f 	add.w	r2, r7, #15
 8005350:	2301      	movs	r3, #1
 8005352:	2123      	movs	r1, #35	; 0x23
 8005354:	6878      	ldr	r0, [r7, #4]
 8005356:	f7ff ffb5 	bl	80052c4 <LSM303AGR_ACC_ReadReg>
 800535a:	4603      	mov	r3, r0
 800535c:	2b00      	cmp	r3, #0
 800535e:	d101      	bne.n	8005364 <LSM303AGR_ACC_W_BlockDataUpdate+0x24>
    return MEMS_ERROR;
 8005360:	2300      	movs	r3, #0
 8005362:	e016      	b.n	8005392 <LSM303AGR_ACC_W_BlockDataUpdate+0x52>

  value &= ~LSM303AGR_ACC_BDU_MASK;
 8005364:	7bfb      	ldrb	r3, [r7, #15]
 8005366:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800536a:	b2db      	uxtb	r3, r3
 800536c:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800536e:	7bfa      	ldrb	r2, [r7, #15]
 8005370:	78fb      	ldrb	r3, [r7, #3]
 8005372:	4313      	orrs	r3, r2
 8005374:	b2db      	uxtb	r3, r3
 8005376:	73fb      	strb	r3, [r7, #15]

  if( !LSM303AGR_ACC_WriteReg( handle, LSM303AGR_ACC_CTRL_REG4, &value, 1) )
 8005378:	f107 020f 	add.w	r2, r7, #15
 800537c:	2301      	movs	r3, #1
 800537e:	2123      	movs	r1, #35	; 0x23
 8005380:	6878      	ldr	r0, [r7, #4]
 8005382:	f7ff ff7e 	bl	8005282 <LSM303AGR_ACC_WriteReg>
 8005386:	4603      	mov	r3, r0
 8005388:	2b00      	cmp	r3, #0
 800538a:	d101      	bne.n	8005390 <LSM303AGR_ACC_W_BlockDataUpdate+0x50>
    return MEMS_ERROR;
 800538c:	2300      	movs	r3, #0
 800538e:	e000      	b.n	8005392 <LSM303AGR_ACC_W_BlockDataUpdate+0x52>

  return MEMS_SUCCESS;
 8005390:	2301      	movs	r3, #1
}
 8005392:	4618      	mov	r0, r3
 8005394:	3710      	adds	r7, #16
 8005396:	46bd      	mov	sp, r7
 8005398:	bd80      	pop	{r7, pc}

0800539a <LSM303AGR_ACC_W_FullScale>:
* Input          : LSM303AGR_ACC_FS_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM303AGR_ACC_W_FullScale(void *handle, LSM303AGR_ACC_FS_t newValue)
{
 800539a:	b580      	push	{r7, lr}
 800539c:	b084      	sub	sp, #16
 800539e:	af00      	add	r7, sp, #0
 80053a0:	6078      	str	r0, [r7, #4]
 80053a2:	460b      	mov	r3, r1
 80053a4:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG4, &value, 1) )
 80053a6:	f107 020f 	add.w	r2, r7, #15
 80053aa:	2301      	movs	r3, #1
 80053ac:	2123      	movs	r1, #35	; 0x23
 80053ae:	6878      	ldr	r0, [r7, #4]
 80053b0:	f7ff ff88 	bl	80052c4 <LSM303AGR_ACC_ReadReg>
 80053b4:	4603      	mov	r3, r0
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d101      	bne.n	80053be <LSM303AGR_ACC_W_FullScale+0x24>
    return MEMS_ERROR;
 80053ba:	2300      	movs	r3, #0
 80053bc:	e016      	b.n	80053ec <LSM303AGR_ACC_W_FullScale+0x52>

  value &= ~LSM303AGR_ACC_FS_MASK;
 80053be:	7bfb      	ldrb	r3, [r7, #15]
 80053c0:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80053c4:	b2db      	uxtb	r3, r3
 80053c6:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 80053c8:	7bfa      	ldrb	r2, [r7, #15]
 80053ca:	78fb      	ldrb	r3, [r7, #3]
 80053cc:	4313      	orrs	r3, r2
 80053ce:	b2db      	uxtb	r3, r3
 80053d0:	73fb      	strb	r3, [r7, #15]

  if( !LSM303AGR_ACC_WriteReg( handle, LSM303AGR_ACC_CTRL_REG4, &value, 1) )
 80053d2:	f107 020f 	add.w	r2, r7, #15
 80053d6:	2301      	movs	r3, #1
 80053d8:	2123      	movs	r1, #35	; 0x23
 80053da:	6878      	ldr	r0, [r7, #4]
 80053dc:	f7ff ff51 	bl	8005282 <LSM303AGR_ACC_WriteReg>
 80053e0:	4603      	mov	r3, r0
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d101      	bne.n	80053ea <LSM303AGR_ACC_W_FullScale+0x50>
    return MEMS_ERROR;
 80053e6:	2300      	movs	r3, #0
 80053e8:	e000      	b.n	80053ec <LSM303AGR_ACC_W_FullScale+0x52>

  return MEMS_SUCCESS;
 80053ea:	2301      	movs	r3, #1
}
 80053ec:	4618      	mov	r0, r3
 80053ee:	3710      	adds	r7, #16
 80053f0:	46bd      	mov	sp, r7
 80053f2:	bd80      	pop	{r7, pc}

080053f4 <LSM303AGR_ACC_R_FullScale>:
* Input          : Pointer to LSM303AGR_ACC_FS_t
* Output         : Status of FS see LSM303AGR_ACC_FS_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_R_FullScale(void *handle, LSM303AGR_ACC_FS_t *value)
{
 80053f4:	b580      	push	{r7, lr}
 80053f6:	b082      	sub	sp, #8
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	6078      	str	r0, [r7, #4]
 80053fc:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG4, (u8_t *)value, 1) )
 80053fe:	2301      	movs	r3, #1
 8005400:	683a      	ldr	r2, [r7, #0]
 8005402:	2123      	movs	r1, #35	; 0x23
 8005404:	6878      	ldr	r0, [r7, #4]
 8005406:	f7ff ff5d 	bl	80052c4 <LSM303AGR_ACC_ReadReg>
 800540a:	4603      	mov	r3, r0
 800540c:	2b00      	cmp	r3, #0
 800540e:	d101      	bne.n	8005414 <LSM303AGR_ACC_R_FullScale+0x20>
    return MEMS_ERROR;
 8005410:	2300      	movs	r3, #0
 8005412:	e007      	b.n	8005424 <LSM303AGR_ACC_R_FullScale+0x30>

  *value &= LSM303AGR_ACC_FS_MASK; //mask
 8005414:	683b      	ldr	r3, [r7, #0]
 8005416:	781b      	ldrb	r3, [r3, #0]
 8005418:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800541c:	b2da      	uxtb	r2, r3
 800541e:	683b      	ldr	r3, [r7, #0]
 8005420:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8005422:	2301      	movs	r3, #1
}
 8005424:	4618      	mov	r0, r3
 8005426:	3708      	adds	r7, #8
 8005428:	46bd      	mov	sp, r7
 800542a:	bd80      	pop	{r7, pc}

0800542c <LSM303AGR_ACC_Get_Raw_Acceleration>:
* Input          : pointer to [u8_t]
* Output         : Acceleration buffer u8_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_Get_Raw_Acceleration(void *handle, u8_t *buff)
{
 800542c:	b580      	push	{r7, lr}
 800542e:	b084      	sub	sp, #16
 8005430:	af00      	add	r7, sp, #0
 8005432:	6078      	str	r0, [r7, #4]
 8005434:	6039      	str	r1, [r7, #0]
  u8_t i, j, k;
  u8_t numberOfByteForDimension;

  numberOfByteForDimension = 6 / 3;
 8005436:	2302      	movs	r3, #2
 8005438:	733b      	strb	r3, [r7, #12]

  k = 0;
 800543a:	2300      	movs	r3, #0
 800543c:	737b      	strb	r3, [r7, #13]
  for (i = 0; i < 3; i++ )
 800543e:	2300      	movs	r3, #0
 8005440:	73fb      	strb	r3, [r7, #15]
 8005442:	e01e      	b.n	8005482 <LSM303AGR_ACC_Get_Raw_Acceleration+0x56>
  {
    for (j = 0; j < numberOfByteForDimension; j++ )
 8005444:	2300      	movs	r3, #0
 8005446:	73bb      	strb	r3, [r7, #14]
 8005448:	e014      	b.n	8005474 <LSM303AGR_ACC_Get_Raw_Acceleration+0x48>
    {
      if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_OUT_X_L + k, &buff[k], 1))
 800544a:	7b7b      	ldrb	r3, [r7, #13]
 800544c:	3328      	adds	r3, #40	; 0x28
 800544e:	b2d9      	uxtb	r1, r3
 8005450:	7b7b      	ldrb	r3, [r7, #13]
 8005452:	683a      	ldr	r2, [r7, #0]
 8005454:	441a      	add	r2, r3
 8005456:	2301      	movs	r3, #1
 8005458:	6878      	ldr	r0, [r7, #4]
 800545a:	f7ff ff33 	bl	80052c4 <LSM303AGR_ACC_ReadReg>
 800545e:	4603      	mov	r3, r0
 8005460:	2b00      	cmp	r3, #0
 8005462:	d101      	bne.n	8005468 <LSM303AGR_ACC_Get_Raw_Acceleration+0x3c>
        return MEMS_ERROR;
 8005464:	2300      	movs	r3, #0
 8005466:	e010      	b.n	800548a <LSM303AGR_ACC_Get_Raw_Acceleration+0x5e>
      k++;
 8005468:	7b7b      	ldrb	r3, [r7, #13]
 800546a:	3301      	adds	r3, #1
 800546c:	737b      	strb	r3, [r7, #13]
    for (j = 0; j < numberOfByteForDimension; j++ )
 800546e:	7bbb      	ldrb	r3, [r7, #14]
 8005470:	3301      	adds	r3, #1
 8005472:	73bb      	strb	r3, [r7, #14]
 8005474:	7bba      	ldrb	r2, [r7, #14]
 8005476:	7b3b      	ldrb	r3, [r7, #12]
 8005478:	429a      	cmp	r2, r3
 800547a:	d3e6      	bcc.n	800544a <LSM303AGR_ACC_Get_Raw_Acceleration+0x1e>
  for (i = 0; i < 3; i++ )
 800547c:	7bfb      	ldrb	r3, [r7, #15]
 800547e:	3301      	adds	r3, #1
 8005480:	73fb      	strb	r3, [r7, #15]
 8005482:	7bfb      	ldrb	r3, [r7, #15]
 8005484:	2b02      	cmp	r3, #2
 8005486:	d9dd      	bls.n	8005444 <LSM303AGR_ACC_Get_Raw_Acceleration+0x18>
    }
  }

  return MEMS_SUCCESS;
 8005488:	2301      	movs	r3, #1
}
 800548a:	4618      	mov	r0, r3
 800548c:	3710      	adds	r7, #16
 800548e:	46bd      	mov	sp, r7
 8005490:	bd80      	pop	{r7, pc}
	...

08005494 <LSM303AGR_ACC_Get_Acceleration>:
    62520,  /* FS @8g */
    187580, /* FS @16g */
  },
};
status_t LSM303AGR_ACC_Get_Acceleration(void *handle, int *buff)
{
 8005494:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005498:	b087      	sub	sp, #28
 800549a:	af00      	add	r7, sp, #0
 800549c:	6078      	str	r0, [r7, #4]
 800549e:	6039      	str	r1, [r7, #0]
  Type3Axis16bit_U raw_data_tmp;
  u8_t op_mode = 0, fs_mode = 0, shift = 0;
 80054a0:	2300      	movs	r3, #0
 80054a2:	75fb      	strb	r3, [r7, #23]
 80054a4:	2300      	movs	r3, #0
 80054a6:	75bb      	strb	r3, [r7, #22]
 80054a8:	2300      	movs	r3, #0
 80054aa:	757b      	strb	r3, [r7, #21]
  LSM303AGR_ACC_LPEN_t lp;
  LSM303AGR_ACC_HR_t hr;
  LSM303AGR_ACC_FS_t fs;

  /* Determine which operational mode the acc is set */
  LSM303AGR_ACC_R_HiRes(handle, &hr);
 80054ac:	f107 030a 	add.w	r3, r7, #10
 80054b0:	4619      	mov	r1, r3
 80054b2:	6878      	ldr	r0, [r7, #4]
 80054b4:	f000 fa20 	bl	80058f8 <LSM303AGR_ACC_R_HiRes>
  LSM303AGR_ACC_R_LOWPWR_EN(handle, &lp);
 80054b8:	f107 030b 	add.w	r3, r7, #11
 80054bc:	4619      	mov	r1, r3
 80054be:	6878      	ldr	r0, [r7, #4]
 80054c0:	f000 f9fe 	bl	80058c0 <LSM303AGR_ACC_R_LOWPWR_EN>

  if (lp == LSM303AGR_ACC_LPEN_ENABLED && hr == LSM303AGR_ACC_HR_DISABLED)
 80054c4:	7afb      	ldrb	r3, [r7, #11]
 80054c6:	2b08      	cmp	r3, #8
 80054c8:	d107      	bne.n	80054da <LSM303AGR_ACC_Get_Acceleration+0x46>
 80054ca:	7abb      	ldrb	r3, [r7, #10]
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d104      	bne.n	80054da <LSM303AGR_ACC_Get_Acceleration+0x46>
  {
    /* op mode is LP 8-bit */
    op_mode = 2;
 80054d0:	2302      	movs	r3, #2
 80054d2:	75fb      	strb	r3, [r7, #23]
    shift = 8;
 80054d4:	2308      	movs	r3, #8
 80054d6:	757b      	strb	r3, [r7, #21]
 80054d8:	e017      	b.n	800550a <LSM303AGR_ACC_Get_Acceleration+0x76>
  }
  else if (lp == LSM303AGR_ACC_LPEN_DISABLED && hr == LSM303AGR_ACC_HR_DISABLED)
 80054da:	7afb      	ldrb	r3, [r7, #11]
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d107      	bne.n	80054f0 <LSM303AGR_ACC_Get_Acceleration+0x5c>
 80054e0:	7abb      	ldrb	r3, [r7, #10]
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d104      	bne.n	80054f0 <LSM303AGR_ACC_Get_Acceleration+0x5c>
  {
    /* op mode is Normal 10-bit */
    op_mode = 1;
 80054e6:	2301      	movs	r3, #1
 80054e8:	75fb      	strb	r3, [r7, #23]
    shift = 6;
 80054ea:	2306      	movs	r3, #6
 80054ec:	757b      	strb	r3, [r7, #21]
 80054ee:	e00c      	b.n	800550a <LSM303AGR_ACC_Get_Acceleration+0x76>
  }
  else if (lp == LSM303AGR_ACC_LPEN_DISABLED && hr == LSM303AGR_ACC_HR_ENABLED)
 80054f0:	7afb      	ldrb	r3, [r7, #11]
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d107      	bne.n	8005506 <LSM303AGR_ACC_Get_Acceleration+0x72>
 80054f6:	7abb      	ldrb	r3, [r7, #10]
 80054f8:	2b08      	cmp	r3, #8
 80054fa:	d104      	bne.n	8005506 <LSM303AGR_ACC_Get_Acceleration+0x72>
  {
    /* op mode is HR 12-bit */
    op_mode = 0;
 80054fc:	2300      	movs	r3, #0
 80054fe:	75fb      	strb	r3, [r7, #23]
    shift = 4;
 8005500:	2304      	movs	r3, #4
 8005502:	757b      	strb	r3, [r7, #21]
 8005504:	e001      	b.n	800550a <LSM303AGR_ACC_Get_Acceleration+0x76>
  }
  else
    return MEMS_ERROR;
 8005506:	2300      	movs	r3, #0
 8005508:	e0af      	b.n	800566a <LSM303AGR_ACC_Get_Acceleration+0x1d6>

  /* Determine the Full Scale the acc is set */
  LSM303AGR_ACC_R_FullScale(handle, &fs);
 800550a:	f107 0309 	add.w	r3, r7, #9
 800550e:	4619      	mov	r1, r3
 8005510:	6878      	ldr	r0, [r7, #4]
 8005512:	f7ff ff6f 	bl	80053f4 <LSM303AGR_ACC_R_FullScale>
  switch (fs)
 8005516:	7a7b      	ldrb	r3, [r7, #9]
 8005518:	2b30      	cmp	r3, #48	; 0x30
 800551a:	d013      	beq.n	8005544 <LSM303AGR_ACC_Get_Acceleration+0xb0>
 800551c:	2b30      	cmp	r3, #48	; 0x30
 800551e:	dc14      	bgt.n	800554a <LSM303AGR_ACC_Get_Acceleration+0xb6>
 8005520:	2b20      	cmp	r3, #32
 8005522:	d00c      	beq.n	800553e <LSM303AGR_ACC_Get_Acceleration+0xaa>
 8005524:	2b20      	cmp	r3, #32
 8005526:	dc10      	bgt.n	800554a <LSM303AGR_ACC_Get_Acceleration+0xb6>
 8005528:	2b00      	cmp	r3, #0
 800552a:	d002      	beq.n	8005532 <LSM303AGR_ACC_Get_Acceleration+0x9e>
 800552c:	2b10      	cmp	r3, #16
 800552e:	d003      	beq.n	8005538 <LSM303AGR_ACC_Get_Acceleration+0xa4>
 8005530:	e00b      	b.n	800554a <LSM303AGR_ACC_Get_Acceleration+0xb6>
  {
    case LSM303AGR_ACC_FS_2G:
      fs_mode = 0;
 8005532:	2300      	movs	r3, #0
 8005534:	75bb      	strb	r3, [r7, #22]
      break;
 8005536:	e008      	b.n	800554a <LSM303AGR_ACC_Get_Acceleration+0xb6>

    case LSM303AGR_ACC_FS_4G:
      fs_mode = 1;
 8005538:	2301      	movs	r3, #1
 800553a:	75bb      	strb	r3, [r7, #22]
      break;
 800553c:	e005      	b.n	800554a <LSM303AGR_ACC_Get_Acceleration+0xb6>

    case LSM303AGR_ACC_FS_8G:
      fs_mode = 2;
 800553e:	2302      	movs	r3, #2
 8005540:	75bb      	strb	r3, [r7, #22]
      break;
 8005542:	e002      	b.n	800554a <LSM303AGR_ACC_Get_Acceleration+0xb6>

    case LSM303AGR_ACC_FS_16G:
      fs_mode = 3;
 8005544:	2303      	movs	r3, #3
 8005546:	75bb      	strb	r3, [r7, #22]
      break;
 8005548:	bf00      	nop
  }

  /* Read out raw accelerometer samples */
  LSM303AGR_ACC_Get_Raw_Acceleration(handle, raw_data_tmp.u8bit);
 800554a:	f107 030c 	add.w	r3, r7, #12
 800554e:	4619      	mov	r1, r3
 8005550:	6878      	ldr	r0, [r7, #4]
 8005552:	f7ff ff6b 	bl	800542c <LSM303AGR_ACC_Get_Raw_Acceleration>

  /* Apply proper shift and sensitivity */
  buff[0] = ((raw_data_tmp.i16bit[0] >> shift) * LSM303AGR_ACC_Sensitivity_List[op_mode][fs_mode] + 500) / 1000;
 8005556:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800555a:	461a      	mov	r2, r3
 800555c:	7d7b      	ldrb	r3, [r7, #21]
 800555e:	fa42 f303 	asr.w	r3, r2, r3
 8005562:	4618      	mov	r0, r3
 8005564:	ea4f 71e0 	mov.w	r1, r0, asr #31
 8005568:	7dfa      	ldrb	r2, [r7, #23]
 800556a:	7dbb      	ldrb	r3, [r7, #22]
 800556c:	4e41      	ldr	r6, [pc, #260]	; (8005674 <LSM303AGR_ACC_Get_Acceleration+0x1e0>)
 800556e:	0092      	lsls	r2, r2, #2
 8005570:	4413      	add	r3, r2
 8005572:	00db      	lsls	r3, r3, #3
 8005574:	4433      	add	r3, r6
 8005576:	e9d3 2300 	ldrd	r2, r3, [r3]
 800557a:	fb02 fc01 	mul.w	ip, r2, r1
 800557e:	fb00 f603 	mul.w	r6, r0, r3
 8005582:	4466      	add	r6, ip
 8005584:	fba0 2302 	umull	r2, r3, r0, r2
 8005588:	18f1      	adds	r1, r6, r3
 800558a:	460b      	mov	r3, r1
 800558c:	f512 7afa 	adds.w	sl, r2, #500	; 0x1f4
 8005590:	f143 0b00 	adc.w	fp, r3, #0
 8005594:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005598:	f04f 0300 	mov.w	r3, #0
 800559c:	4650      	mov	r0, sl
 800559e:	4659      	mov	r1, fp
 80055a0:	f7fb fb5a 	bl	8000c58 <__aeabi_ldivmod>
 80055a4:	4602      	mov	r2, r0
 80055a6:	460b      	mov	r3, r1
 80055a8:	683b      	ldr	r3, [r7, #0]
 80055aa:	601a      	str	r2, [r3, #0]
  buff[1] = ((raw_data_tmp.i16bit[1] >> shift) * LSM303AGR_ACC_Sensitivity_List[op_mode][fs_mode] + 500) / 1000;
 80055ac:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80055b0:	461a      	mov	r2, r3
 80055b2:	7d7b      	ldrb	r3, [r7, #21]
 80055b4:	fa42 f303 	asr.w	r3, r2, r3
 80055b8:	4618      	mov	r0, r3
 80055ba:	ea4f 71e0 	mov.w	r1, r0, asr #31
 80055be:	7dfa      	ldrb	r2, [r7, #23]
 80055c0:	7dbb      	ldrb	r3, [r7, #22]
 80055c2:	4e2c      	ldr	r6, [pc, #176]	; (8005674 <LSM303AGR_ACC_Get_Acceleration+0x1e0>)
 80055c4:	0092      	lsls	r2, r2, #2
 80055c6:	4413      	add	r3, r2
 80055c8:	00db      	lsls	r3, r3, #3
 80055ca:	4433      	add	r3, r6
 80055cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055d0:	fb02 fc01 	mul.w	ip, r2, r1
 80055d4:	fb00 f603 	mul.w	r6, r0, r3
 80055d8:	4466      	add	r6, ip
 80055da:	fba0 2302 	umull	r2, r3, r0, r2
 80055de:	18f1      	adds	r1, r6, r3
 80055e0:	460b      	mov	r3, r1
 80055e2:	f512 78fa 	adds.w	r8, r2, #500	; 0x1f4
 80055e6:	f143 0900 	adc.w	r9, r3, #0
 80055ea:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80055ee:	f04f 0300 	mov.w	r3, #0
 80055f2:	4640      	mov	r0, r8
 80055f4:	4649      	mov	r1, r9
 80055f6:	f7fb fb2f 	bl	8000c58 <__aeabi_ldivmod>
 80055fa:	4602      	mov	r2, r0
 80055fc:	460b      	mov	r3, r1
 80055fe:	4610      	mov	r0, r2
 8005600:	4619      	mov	r1, r3
 8005602:	683b      	ldr	r3, [r7, #0]
 8005604:	3304      	adds	r3, #4
 8005606:	4602      	mov	r2, r0
 8005608:	601a      	str	r2, [r3, #0]
  buff[2] = ((raw_data_tmp.i16bit[2] >> shift) * LSM303AGR_ACC_Sensitivity_List[op_mode][fs_mode] + 500) / 1000;
 800560a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800560e:	461a      	mov	r2, r3
 8005610:	7d7b      	ldrb	r3, [r7, #21]
 8005612:	fa42 f303 	asr.w	r3, r2, r3
 8005616:	4618      	mov	r0, r3
 8005618:	ea4f 71e0 	mov.w	r1, r0, asr #31
 800561c:	7dfa      	ldrb	r2, [r7, #23]
 800561e:	7dbb      	ldrb	r3, [r7, #22]
 8005620:	4e14      	ldr	r6, [pc, #80]	; (8005674 <LSM303AGR_ACC_Get_Acceleration+0x1e0>)
 8005622:	0092      	lsls	r2, r2, #2
 8005624:	4413      	add	r3, r2
 8005626:	00db      	lsls	r3, r3, #3
 8005628:	4433      	add	r3, r6
 800562a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800562e:	fb02 fc01 	mul.w	ip, r2, r1
 8005632:	fb00 f603 	mul.w	r6, r0, r3
 8005636:	4466      	add	r6, ip
 8005638:	fba0 2302 	umull	r2, r3, r0, r2
 800563c:	18f1      	adds	r1, r6, r3
 800563e:	460b      	mov	r3, r1
 8005640:	f512 74fa 	adds.w	r4, r2, #500	; 0x1f4
 8005644:	f143 0500 	adc.w	r5, r3, #0
 8005648:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800564c:	f04f 0300 	mov.w	r3, #0
 8005650:	4620      	mov	r0, r4
 8005652:	4629      	mov	r1, r5
 8005654:	f7fb fb00 	bl	8000c58 <__aeabi_ldivmod>
 8005658:	4602      	mov	r2, r0
 800565a:	460b      	mov	r3, r1
 800565c:	4610      	mov	r0, r2
 800565e:	4619      	mov	r1, r3
 8005660:	683b      	ldr	r3, [r7, #0]
 8005662:	3308      	adds	r3, #8
 8005664:	4602      	mov	r2, r0
 8005666:	601a      	str	r2, [r3, #0]

  return MEMS_SUCCESS;
 8005668:	2301      	movs	r3, #1
}
 800566a:	4618      	mov	r0, r3
 800566c:	371c      	adds	r7, #28
 800566e:	46bd      	mov	sp, r7
 8005670:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005674:	080162b8 	.word	0x080162b8

08005678 <LSM303AGR_ACC_W_ODR>:
* Input          : LSM303AGR_ACC_ODR_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM303AGR_ACC_W_ODR(void *handle, LSM303AGR_ACC_ODR_t newValue)
{
 8005678:	b580      	push	{r7, lr}
 800567a:	b084      	sub	sp, #16
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]
 8005680:	460b      	mov	r3, r1
 8005682:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG1, &value, 1) )
 8005684:	f107 020f 	add.w	r2, r7, #15
 8005688:	2301      	movs	r3, #1
 800568a:	2120      	movs	r1, #32
 800568c:	6878      	ldr	r0, [r7, #4]
 800568e:	f7ff fe19 	bl	80052c4 <LSM303AGR_ACC_ReadReg>
 8005692:	4603      	mov	r3, r0
 8005694:	2b00      	cmp	r3, #0
 8005696:	d101      	bne.n	800569c <LSM303AGR_ACC_W_ODR+0x24>
    return MEMS_ERROR;
 8005698:	2300      	movs	r3, #0
 800569a:	e016      	b.n	80056ca <LSM303AGR_ACC_W_ODR+0x52>

  value &= ~LSM303AGR_ACC_ODR_MASK;
 800569c:	7bfb      	ldrb	r3, [r7, #15]
 800569e:	f003 030f 	and.w	r3, r3, #15
 80056a2:	b2db      	uxtb	r3, r3
 80056a4:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 80056a6:	7bfa      	ldrb	r2, [r7, #15]
 80056a8:	78fb      	ldrb	r3, [r7, #3]
 80056aa:	4313      	orrs	r3, r2
 80056ac:	b2db      	uxtb	r3, r3
 80056ae:	73fb      	strb	r3, [r7, #15]

  if( !LSM303AGR_ACC_WriteReg( handle, LSM303AGR_ACC_CTRL_REG1, &value, 1) )
 80056b0:	f107 020f 	add.w	r2, r7, #15
 80056b4:	2301      	movs	r3, #1
 80056b6:	2120      	movs	r1, #32
 80056b8:	6878      	ldr	r0, [r7, #4]
 80056ba:	f7ff fde2 	bl	8005282 <LSM303AGR_ACC_WriteReg>
 80056be:	4603      	mov	r3, r0
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d101      	bne.n	80056c8 <LSM303AGR_ACC_W_ODR+0x50>
    return MEMS_ERROR;
 80056c4:	2300      	movs	r3, #0
 80056c6:	e000      	b.n	80056ca <LSM303AGR_ACC_W_ODR+0x52>

  return MEMS_SUCCESS;
 80056c8:	2301      	movs	r3, #1
}
 80056ca:	4618      	mov	r0, r3
 80056cc:	3710      	adds	r7, #16
 80056ce:	46bd      	mov	sp, r7
 80056d0:	bd80      	pop	{r7, pc}

080056d2 <LSM303AGR_ACC_R_ODR>:
* Input          : Pointer to LSM303AGR_ACC_ODR_t
* Output         : Status of ODR see LSM303AGR_ACC_ODR_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_R_ODR(void *handle, LSM303AGR_ACC_ODR_t *value)
{
 80056d2:	b580      	push	{r7, lr}
 80056d4:	b082      	sub	sp, #8
 80056d6:	af00      	add	r7, sp, #0
 80056d8:	6078      	str	r0, [r7, #4]
 80056da:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG1, (u8_t *)value, 1) )
 80056dc:	2301      	movs	r3, #1
 80056de:	683a      	ldr	r2, [r7, #0]
 80056e0:	2120      	movs	r1, #32
 80056e2:	6878      	ldr	r0, [r7, #4]
 80056e4:	f7ff fdee 	bl	80052c4 <LSM303AGR_ACC_ReadReg>
 80056e8:	4603      	mov	r3, r0
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d101      	bne.n	80056f2 <LSM303AGR_ACC_R_ODR+0x20>
    return MEMS_ERROR;
 80056ee:	2300      	movs	r3, #0
 80056f0:	e007      	b.n	8005702 <LSM303AGR_ACC_R_ODR+0x30>

  *value &= LSM303AGR_ACC_ODR_MASK; //mask
 80056f2:	683b      	ldr	r3, [r7, #0]
 80056f4:	781b      	ldrb	r3, [r3, #0]
 80056f6:	f023 030f 	bic.w	r3, r3, #15
 80056fa:	b2da      	uxtb	r2, r3
 80056fc:	683b      	ldr	r3, [r7, #0]
 80056fe:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8005700:	2301      	movs	r3, #1
}
 8005702:	4618      	mov	r0, r3
 8005704:	3708      	adds	r7, #8
 8005706:	46bd      	mov	sp, r7
 8005708:	bd80      	pop	{r7, pc}

0800570a <LSM303AGR_ACC_W_XEN>:
* Input          : LSM303AGR_ACC_XEN_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM303AGR_ACC_W_XEN(void *handle, LSM303AGR_ACC_XEN_t newValue)
{
 800570a:	b580      	push	{r7, lr}
 800570c:	b084      	sub	sp, #16
 800570e:	af00      	add	r7, sp, #0
 8005710:	6078      	str	r0, [r7, #4]
 8005712:	460b      	mov	r3, r1
 8005714:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG1, &value, 1) )
 8005716:	f107 020f 	add.w	r2, r7, #15
 800571a:	2301      	movs	r3, #1
 800571c:	2120      	movs	r1, #32
 800571e:	6878      	ldr	r0, [r7, #4]
 8005720:	f7ff fdd0 	bl	80052c4 <LSM303AGR_ACC_ReadReg>
 8005724:	4603      	mov	r3, r0
 8005726:	2b00      	cmp	r3, #0
 8005728:	d101      	bne.n	800572e <LSM303AGR_ACC_W_XEN+0x24>
    return MEMS_ERROR;
 800572a:	2300      	movs	r3, #0
 800572c:	e016      	b.n	800575c <LSM303AGR_ACC_W_XEN+0x52>

  value &= ~LSM303AGR_ACC_XEN_MASK;
 800572e:	7bfb      	ldrb	r3, [r7, #15]
 8005730:	f023 0301 	bic.w	r3, r3, #1
 8005734:	b2db      	uxtb	r3, r3
 8005736:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8005738:	7bfa      	ldrb	r2, [r7, #15]
 800573a:	78fb      	ldrb	r3, [r7, #3]
 800573c:	4313      	orrs	r3, r2
 800573e:	b2db      	uxtb	r3, r3
 8005740:	73fb      	strb	r3, [r7, #15]

  if( !LSM303AGR_ACC_WriteReg( handle, LSM303AGR_ACC_CTRL_REG1, &value, 1) )
 8005742:	f107 020f 	add.w	r2, r7, #15
 8005746:	2301      	movs	r3, #1
 8005748:	2120      	movs	r1, #32
 800574a:	6878      	ldr	r0, [r7, #4]
 800574c:	f7ff fd99 	bl	8005282 <LSM303AGR_ACC_WriteReg>
 8005750:	4603      	mov	r3, r0
 8005752:	2b00      	cmp	r3, #0
 8005754:	d101      	bne.n	800575a <LSM303AGR_ACC_W_XEN+0x50>
    return MEMS_ERROR;
 8005756:	2300      	movs	r3, #0
 8005758:	e000      	b.n	800575c <LSM303AGR_ACC_W_XEN+0x52>

  return MEMS_SUCCESS;
 800575a:	2301      	movs	r3, #1
}
 800575c:	4618      	mov	r0, r3
 800575e:	3710      	adds	r7, #16
 8005760:	46bd      	mov	sp, r7
 8005762:	bd80      	pop	{r7, pc}

08005764 <LSM303AGR_ACC_R_XEN>:
* Input          : Pointer to LSM303AGR_ACC_XEN_t
* Output         : Status of XEN see LSM303AGR_ACC_XEN_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_R_XEN(void *handle, LSM303AGR_ACC_XEN_t *value)
{
 8005764:	b580      	push	{r7, lr}
 8005766:	b082      	sub	sp, #8
 8005768:	af00      	add	r7, sp, #0
 800576a:	6078      	str	r0, [r7, #4]
 800576c:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG1, (u8_t *)value, 1) )
 800576e:	2301      	movs	r3, #1
 8005770:	683a      	ldr	r2, [r7, #0]
 8005772:	2120      	movs	r1, #32
 8005774:	6878      	ldr	r0, [r7, #4]
 8005776:	f7ff fda5 	bl	80052c4 <LSM303AGR_ACC_ReadReg>
 800577a:	4603      	mov	r3, r0
 800577c:	2b00      	cmp	r3, #0
 800577e:	d101      	bne.n	8005784 <LSM303AGR_ACC_R_XEN+0x20>
    return MEMS_ERROR;
 8005780:	2300      	movs	r3, #0
 8005782:	e007      	b.n	8005794 <LSM303AGR_ACC_R_XEN+0x30>

  *value &= LSM303AGR_ACC_XEN_MASK; //mask
 8005784:	683b      	ldr	r3, [r7, #0]
 8005786:	781b      	ldrb	r3, [r3, #0]
 8005788:	f003 0301 	and.w	r3, r3, #1
 800578c:	b2da      	uxtb	r2, r3
 800578e:	683b      	ldr	r3, [r7, #0]
 8005790:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8005792:	2301      	movs	r3, #1
}
 8005794:	4618      	mov	r0, r3
 8005796:	3708      	adds	r7, #8
 8005798:	46bd      	mov	sp, r7
 800579a:	bd80      	pop	{r7, pc}

0800579c <LSM303AGR_ACC_W_YEN>:
* Input          : LSM303AGR_ACC_YEN_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM303AGR_ACC_W_YEN(void *handle, LSM303AGR_ACC_YEN_t newValue)
{
 800579c:	b580      	push	{r7, lr}
 800579e:	b084      	sub	sp, #16
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	6078      	str	r0, [r7, #4]
 80057a4:	460b      	mov	r3, r1
 80057a6:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG1, &value, 1) )
 80057a8:	f107 020f 	add.w	r2, r7, #15
 80057ac:	2301      	movs	r3, #1
 80057ae:	2120      	movs	r1, #32
 80057b0:	6878      	ldr	r0, [r7, #4]
 80057b2:	f7ff fd87 	bl	80052c4 <LSM303AGR_ACC_ReadReg>
 80057b6:	4603      	mov	r3, r0
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d101      	bne.n	80057c0 <LSM303AGR_ACC_W_YEN+0x24>
    return MEMS_ERROR;
 80057bc:	2300      	movs	r3, #0
 80057be:	e016      	b.n	80057ee <LSM303AGR_ACC_W_YEN+0x52>

  value &= ~LSM303AGR_ACC_YEN_MASK;
 80057c0:	7bfb      	ldrb	r3, [r7, #15]
 80057c2:	f023 0302 	bic.w	r3, r3, #2
 80057c6:	b2db      	uxtb	r3, r3
 80057c8:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 80057ca:	7bfa      	ldrb	r2, [r7, #15]
 80057cc:	78fb      	ldrb	r3, [r7, #3]
 80057ce:	4313      	orrs	r3, r2
 80057d0:	b2db      	uxtb	r3, r3
 80057d2:	73fb      	strb	r3, [r7, #15]

  if( !LSM303AGR_ACC_WriteReg( handle, LSM303AGR_ACC_CTRL_REG1, &value, 1) )
 80057d4:	f107 020f 	add.w	r2, r7, #15
 80057d8:	2301      	movs	r3, #1
 80057da:	2120      	movs	r1, #32
 80057dc:	6878      	ldr	r0, [r7, #4]
 80057de:	f7ff fd50 	bl	8005282 <LSM303AGR_ACC_WriteReg>
 80057e2:	4603      	mov	r3, r0
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d101      	bne.n	80057ec <LSM303AGR_ACC_W_YEN+0x50>
    return MEMS_ERROR;
 80057e8:	2300      	movs	r3, #0
 80057ea:	e000      	b.n	80057ee <LSM303AGR_ACC_W_YEN+0x52>

  return MEMS_SUCCESS;
 80057ec:	2301      	movs	r3, #1
}
 80057ee:	4618      	mov	r0, r3
 80057f0:	3710      	adds	r7, #16
 80057f2:	46bd      	mov	sp, r7
 80057f4:	bd80      	pop	{r7, pc}

080057f6 <LSM303AGR_ACC_R_YEN>:
* Input          : Pointer to LSM303AGR_ACC_YEN_t
* Output         : Status of YEN see LSM303AGR_ACC_YEN_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_R_YEN(void *handle, LSM303AGR_ACC_YEN_t *value)
{
 80057f6:	b580      	push	{r7, lr}
 80057f8:	b082      	sub	sp, #8
 80057fa:	af00      	add	r7, sp, #0
 80057fc:	6078      	str	r0, [r7, #4]
 80057fe:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG1, (u8_t *)value, 1) )
 8005800:	2301      	movs	r3, #1
 8005802:	683a      	ldr	r2, [r7, #0]
 8005804:	2120      	movs	r1, #32
 8005806:	6878      	ldr	r0, [r7, #4]
 8005808:	f7ff fd5c 	bl	80052c4 <LSM303AGR_ACC_ReadReg>
 800580c:	4603      	mov	r3, r0
 800580e:	2b00      	cmp	r3, #0
 8005810:	d101      	bne.n	8005816 <LSM303AGR_ACC_R_YEN+0x20>
    return MEMS_ERROR;
 8005812:	2300      	movs	r3, #0
 8005814:	e007      	b.n	8005826 <LSM303AGR_ACC_R_YEN+0x30>

  *value &= LSM303AGR_ACC_YEN_MASK; //mask
 8005816:	683b      	ldr	r3, [r7, #0]
 8005818:	781b      	ldrb	r3, [r3, #0]
 800581a:	f003 0302 	and.w	r3, r3, #2
 800581e:	b2da      	uxtb	r2, r3
 8005820:	683b      	ldr	r3, [r7, #0]
 8005822:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8005824:	2301      	movs	r3, #1
}
 8005826:	4618      	mov	r0, r3
 8005828:	3708      	adds	r7, #8
 800582a:	46bd      	mov	sp, r7
 800582c:	bd80      	pop	{r7, pc}

0800582e <LSM303AGR_ACC_W_ZEN>:
* Input          : LSM303AGR_ACC_ZEN_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM303AGR_ACC_W_ZEN(void *handle, LSM303AGR_ACC_ZEN_t newValue)
{
 800582e:	b580      	push	{r7, lr}
 8005830:	b084      	sub	sp, #16
 8005832:	af00      	add	r7, sp, #0
 8005834:	6078      	str	r0, [r7, #4]
 8005836:	460b      	mov	r3, r1
 8005838:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG1, &value, 1) )
 800583a:	f107 020f 	add.w	r2, r7, #15
 800583e:	2301      	movs	r3, #1
 8005840:	2120      	movs	r1, #32
 8005842:	6878      	ldr	r0, [r7, #4]
 8005844:	f7ff fd3e 	bl	80052c4 <LSM303AGR_ACC_ReadReg>
 8005848:	4603      	mov	r3, r0
 800584a:	2b00      	cmp	r3, #0
 800584c:	d101      	bne.n	8005852 <LSM303AGR_ACC_W_ZEN+0x24>
    return MEMS_ERROR;
 800584e:	2300      	movs	r3, #0
 8005850:	e016      	b.n	8005880 <LSM303AGR_ACC_W_ZEN+0x52>

  value &= ~LSM303AGR_ACC_ZEN_MASK;
 8005852:	7bfb      	ldrb	r3, [r7, #15]
 8005854:	f023 0304 	bic.w	r3, r3, #4
 8005858:	b2db      	uxtb	r3, r3
 800585a:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800585c:	7bfa      	ldrb	r2, [r7, #15]
 800585e:	78fb      	ldrb	r3, [r7, #3]
 8005860:	4313      	orrs	r3, r2
 8005862:	b2db      	uxtb	r3, r3
 8005864:	73fb      	strb	r3, [r7, #15]

  if( !LSM303AGR_ACC_WriteReg( handle, LSM303AGR_ACC_CTRL_REG1, &value, 1) )
 8005866:	f107 020f 	add.w	r2, r7, #15
 800586a:	2301      	movs	r3, #1
 800586c:	2120      	movs	r1, #32
 800586e:	6878      	ldr	r0, [r7, #4]
 8005870:	f7ff fd07 	bl	8005282 <LSM303AGR_ACC_WriteReg>
 8005874:	4603      	mov	r3, r0
 8005876:	2b00      	cmp	r3, #0
 8005878:	d101      	bne.n	800587e <LSM303AGR_ACC_W_ZEN+0x50>
    return MEMS_ERROR;
 800587a:	2300      	movs	r3, #0
 800587c:	e000      	b.n	8005880 <LSM303AGR_ACC_W_ZEN+0x52>

  return MEMS_SUCCESS;
 800587e:	2301      	movs	r3, #1
}
 8005880:	4618      	mov	r0, r3
 8005882:	3710      	adds	r7, #16
 8005884:	46bd      	mov	sp, r7
 8005886:	bd80      	pop	{r7, pc}

08005888 <LSM303AGR_ACC_R_ZEN>:
* Input          : Pointer to LSM303AGR_ACC_ZEN_t
* Output         : Status of ZEN see LSM303AGR_ACC_ZEN_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_R_ZEN(void *handle, LSM303AGR_ACC_ZEN_t *value)
{
 8005888:	b580      	push	{r7, lr}
 800588a:	b082      	sub	sp, #8
 800588c:	af00      	add	r7, sp, #0
 800588e:	6078      	str	r0, [r7, #4]
 8005890:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG1, (u8_t *)value, 1) )
 8005892:	2301      	movs	r3, #1
 8005894:	683a      	ldr	r2, [r7, #0]
 8005896:	2120      	movs	r1, #32
 8005898:	6878      	ldr	r0, [r7, #4]
 800589a:	f7ff fd13 	bl	80052c4 <LSM303AGR_ACC_ReadReg>
 800589e:	4603      	mov	r3, r0
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d101      	bne.n	80058a8 <LSM303AGR_ACC_R_ZEN+0x20>
    return MEMS_ERROR;
 80058a4:	2300      	movs	r3, #0
 80058a6:	e007      	b.n	80058b8 <LSM303AGR_ACC_R_ZEN+0x30>

  *value &= LSM303AGR_ACC_ZEN_MASK; //mask
 80058a8:	683b      	ldr	r3, [r7, #0]
 80058aa:	781b      	ldrb	r3, [r3, #0]
 80058ac:	f003 0304 	and.w	r3, r3, #4
 80058b0:	b2da      	uxtb	r2, r3
 80058b2:	683b      	ldr	r3, [r7, #0]
 80058b4:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 80058b6:	2301      	movs	r3, #1
}
 80058b8:	4618      	mov	r0, r3
 80058ba:	3708      	adds	r7, #8
 80058bc:	46bd      	mov	sp, r7
 80058be:	bd80      	pop	{r7, pc}

080058c0 <LSM303AGR_ACC_R_LOWPWR_EN>:
* Input          : Pointer to LSM303AGR_ACC_LPEN_t
* Output         : Status of LPEN see LSM303AGR_ACC_LPEN_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_R_LOWPWR_EN(void *handle, LSM303AGR_ACC_LPEN_t *value)
{
 80058c0:	b580      	push	{r7, lr}
 80058c2:	b082      	sub	sp, #8
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	6078      	str	r0, [r7, #4]
 80058c8:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG1, (u8_t *)value, 1) )
 80058ca:	2301      	movs	r3, #1
 80058cc:	683a      	ldr	r2, [r7, #0]
 80058ce:	2120      	movs	r1, #32
 80058d0:	6878      	ldr	r0, [r7, #4]
 80058d2:	f7ff fcf7 	bl	80052c4 <LSM303AGR_ACC_ReadReg>
 80058d6:	4603      	mov	r3, r0
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d101      	bne.n	80058e0 <LSM303AGR_ACC_R_LOWPWR_EN+0x20>
    return MEMS_ERROR;
 80058dc:	2300      	movs	r3, #0
 80058de:	e007      	b.n	80058f0 <LSM303AGR_ACC_R_LOWPWR_EN+0x30>

  *value &= LSM303AGR_ACC_LPEN_MASK; //mask
 80058e0:	683b      	ldr	r3, [r7, #0]
 80058e2:	781b      	ldrb	r3, [r3, #0]
 80058e4:	f003 0308 	and.w	r3, r3, #8
 80058e8:	b2da      	uxtb	r2, r3
 80058ea:	683b      	ldr	r3, [r7, #0]
 80058ec:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 80058ee:	2301      	movs	r3, #1
}
 80058f0:	4618      	mov	r0, r3
 80058f2:	3708      	adds	r7, #8
 80058f4:	46bd      	mov	sp, r7
 80058f6:	bd80      	pop	{r7, pc}

080058f8 <LSM303AGR_ACC_R_HiRes>:
* Input          : Pointer to LSM303AGR_ACC_HR_t
* Output         : Status of HR see LSM303AGR_ACC_HR_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_R_HiRes(void *handle, LSM303AGR_ACC_HR_t *value)
{
 80058f8:	b580      	push	{r7, lr}
 80058fa:	b082      	sub	sp, #8
 80058fc:	af00      	add	r7, sp, #0
 80058fe:	6078      	str	r0, [r7, #4]
 8005900:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG4, (u8_t *)value, 1) )
 8005902:	2301      	movs	r3, #1
 8005904:	683a      	ldr	r2, [r7, #0]
 8005906:	2123      	movs	r1, #35	; 0x23
 8005908:	6878      	ldr	r0, [r7, #4]
 800590a:	f7ff fcdb 	bl	80052c4 <LSM303AGR_ACC_ReadReg>
 800590e:	4603      	mov	r3, r0
 8005910:	2b00      	cmp	r3, #0
 8005912:	d101      	bne.n	8005918 <LSM303AGR_ACC_R_HiRes+0x20>
    return MEMS_ERROR;
 8005914:	2300      	movs	r3, #0
 8005916:	e007      	b.n	8005928 <LSM303AGR_ACC_R_HiRes+0x30>

  *value &= LSM303AGR_ACC_HR_MASK; //mask
 8005918:	683b      	ldr	r3, [r7, #0]
 800591a:	781b      	ldrb	r3, [r3, #0]
 800591c:	f003 0308 	and.w	r3, r3, #8
 8005920:	b2da      	uxtb	r2, r3
 8005922:	683b      	ldr	r3, [r7, #0]
 8005924:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8005926:	2301      	movs	r3, #1
}
 8005928:	4618      	mov	r0, r3
 800592a:	3708      	adds	r7, #8
 800592c:	46bd      	mov	sp, r7
 800592e:	bd80      	pop	{r7, pc}

08005930 <LSM303AGR_ACC_R_XDataAvail>:
* Input          : Pointer to LSM303AGR_ACC_XDA_t
* Output         : Status of XDA see LSM303AGR_ACC_XDA_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_R_XDataAvail(void *handle, LSM303AGR_ACC_XDA_t *value)
{
 8005930:	b580      	push	{r7, lr}
 8005932:	b082      	sub	sp, #8
 8005934:	af00      	add	r7, sp, #0
 8005936:	6078      	str	r0, [r7, #4]
 8005938:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_STATUS_REG2, (u8_t *)value, 1) )
 800593a:	2301      	movs	r3, #1
 800593c:	683a      	ldr	r2, [r7, #0]
 800593e:	2127      	movs	r1, #39	; 0x27
 8005940:	6878      	ldr	r0, [r7, #4]
 8005942:	f7ff fcbf 	bl	80052c4 <LSM303AGR_ACC_ReadReg>
 8005946:	4603      	mov	r3, r0
 8005948:	2b00      	cmp	r3, #0
 800594a:	d101      	bne.n	8005950 <LSM303AGR_ACC_R_XDataAvail+0x20>
    return MEMS_ERROR;
 800594c:	2300      	movs	r3, #0
 800594e:	e007      	b.n	8005960 <LSM303AGR_ACC_R_XDataAvail+0x30>

  *value &= LSM303AGR_ACC_XDA_MASK; //mask
 8005950:	683b      	ldr	r3, [r7, #0]
 8005952:	781b      	ldrb	r3, [r3, #0]
 8005954:	f003 0301 	and.w	r3, r3, #1
 8005958:	b2da      	uxtb	r2, r3
 800595a:	683b      	ldr	r3, [r7, #0]
 800595c:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800595e:	2301      	movs	r3, #1
}
 8005960:	4618      	mov	r0, r3
 8005962:	3708      	adds	r7, #8
 8005964:	46bd      	mov	sp, r7
 8005966:	bd80      	pop	{r7, pc}

08005968 <LSM303AGR_ACC_W_FifoMode>:
* Input          : LSM303AGR_ACC_FM_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM303AGR_ACC_W_FifoMode(void *handle, LSM303AGR_ACC_FM_t newValue)
{
 8005968:	b580      	push	{r7, lr}
 800596a:	b084      	sub	sp, #16
 800596c:	af00      	add	r7, sp, #0
 800596e:	6078      	str	r0, [r7, #4]
 8005970:	460b      	mov	r3, r1
 8005972:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_FIFO_CTRL_REG, &value, 1) )
 8005974:	f107 020f 	add.w	r2, r7, #15
 8005978:	2301      	movs	r3, #1
 800597a:	212e      	movs	r1, #46	; 0x2e
 800597c:	6878      	ldr	r0, [r7, #4]
 800597e:	f7ff fca1 	bl	80052c4 <LSM303AGR_ACC_ReadReg>
 8005982:	4603      	mov	r3, r0
 8005984:	2b00      	cmp	r3, #0
 8005986:	d101      	bne.n	800598c <LSM303AGR_ACC_W_FifoMode+0x24>
    return MEMS_ERROR;
 8005988:	2300      	movs	r3, #0
 800598a:	e016      	b.n	80059ba <LSM303AGR_ACC_W_FifoMode+0x52>

  value &= ~LSM303AGR_ACC_FM_MASK;
 800598c:	7bfb      	ldrb	r3, [r7, #15]
 800598e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005992:	b2db      	uxtb	r3, r3
 8005994:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8005996:	7bfa      	ldrb	r2, [r7, #15]
 8005998:	78fb      	ldrb	r3, [r7, #3]
 800599a:	4313      	orrs	r3, r2
 800599c:	b2db      	uxtb	r3, r3
 800599e:	73fb      	strb	r3, [r7, #15]

  if( !LSM303AGR_ACC_WriteReg( handle, LSM303AGR_ACC_FIFO_CTRL_REG, &value, 1) )
 80059a0:	f107 020f 	add.w	r2, r7, #15
 80059a4:	2301      	movs	r3, #1
 80059a6:	212e      	movs	r1, #46	; 0x2e
 80059a8:	6878      	ldr	r0, [r7, #4]
 80059aa:	f7ff fc6a 	bl	8005282 <LSM303AGR_ACC_WriteReg>
 80059ae:	4603      	mov	r3, r0
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d101      	bne.n	80059b8 <LSM303AGR_ACC_W_FifoMode+0x50>
    return MEMS_ERROR;
 80059b4:	2300      	movs	r3, #0
 80059b6:	e000      	b.n	80059ba <LSM303AGR_ACC_W_FifoMode+0x52>

  return MEMS_SUCCESS;
 80059b8:	2301      	movs	r3, #1
}
 80059ba:	4618      	mov	r0, r3
 80059bc:	3710      	adds	r7, #16
 80059be:	46bd      	mov	sp, r7
 80059c0:	bd80      	pop	{r7, pc}
	...

080059c4 <LSM303AGR_X_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Init( DrvContextTypeDef *handle )
{
 80059c4:	b580      	push	{r7, lr}
 80059c6:	b086      	sub	sp, #24
 80059c8:	af00      	add	r7, sp, #0
 80059ca:	6078      	str	r0, [r7, #4]

  uint8_t axes_status[] = { 1, 1, 1 };
 80059cc:	4a28      	ldr	r2, [pc, #160]	; (8005a70 <LSM303AGR_X_Init+0xac>)
 80059ce:	f107 030c 	add.w	r3, r7, #12
 80059d2:	6812      	ldr	r2, [r2, #0]
 80059d4:	4611      	mov	r1, r2
 80059d6:	8019      	strh	r1, [r3, #0]
 80059d8:	3302      	adds	r3, #2
 80059da:	0c12      	lsrs	r2, r2, #16
 80059dc:	701a      	strb	r2, [r3, #0]
  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	689b      	ldr	r3, [r3, #8]
 80059e2:	617b      	str	r3, [r7, #20]
  LSM303AGR_X_Data_t *pComponentData = ( LSM303AGR_X_Data_t * )pData->pComponentData;
 80059e4:	697b      	ldr	r3, [r7, #20]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	613b      	str	r3, [r7, #16]

  if ( LSM303AGR_X_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 80059ea:	6878      	ldr	r0, [r7, #4]
 80059ec:	f000 f8cd 	bl	8005b8a <LSM303AGR_X_Check_WhoAmI>
 80059f0:	4603      	mov	r3, r0
 80059f2:	2b01      	cmp	r3, #1
 80059f4:	d101      	bne.n	80059fa <LSM303AGR_X_Init+0x36>
  {
    return COMPONENT_ERROR;
 80059f6:	2301      	movs	r3, #1
 80059f8:	e035      	b.n	8005a66 <LSM303AGR_X_Init+0xa2>
  }

  /* Enable BDU */
  if ( LSM303AGR_ACC_W_BlockDataUpdate( (void *)handle, LSM303AGR_ACC_BDU_ENABLED ) == MEMS_ERROR )
 80059fa:	2180      	movs	r1, #128	; 0x80
 80059fc:	6878      	ldr	r0, [r7, #4]
 80059fe:	f7ff fc9f 	bl	8005340 <LSM303AGR_ACC_W_BlockDataUpdate>
 8005a02:	4603      	mov	r3, r0
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d101      	bne.n	8005a0c <LSM303AGR_X_Init+0x48>
  {
    return COMPONENT_ERROR;
 8005a08:	2301      	movs	r3, #1
 8005a0a:	e02c      	b.n	8005a66 <LSM303AGR_X_Init+0xa2>
  }

  /* FIFO mode selection */
  if ( LSM303AGR_ACC_W_FifoMode( (void *)handle, LSM303AGR_ACC_FM_BYPASS ) == MEMS_ERROR )
 8005a0c:	2100      	movs	r1, #0
 8005a0e:	6878      	ldr	r0, [r7, #4]
 8005a10:	f7ff ffaa 	bl	8005968 <LSM303AGR_ACC_W_FifoMode>
 8005a14:	4603      	mov	r3, r0
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d101      	bne.n	8005a1e <LSM303AGR_X_Init+0x5a>
  {
    return COMPONENT_ERROR;
 8005a1a:	2301      	movs	r3, #1
 8005a1c:	e023      	b.n	8005a66 <LSM303AGR_X_Init+0xa2>
  }

  /* Select default output data rate. */
  pComponentData->Previous_ODR = 100.0f;
 8005a1e:	693b      	ldr	r3, [r7, #16]
 8005a20:	4a14      	ldr	r2, [pc, #80]	; (8005a74 <LSM303AGR_X_Init+0xb0>)
 8005a22:	601a      	str	r2, [r3, #0]

  /* Output data rate selection - power down. */
  if ( LSM303AGR_ACC_W_ODR( (void *)handle, LSM303AGR_ACC_ODR_DO_PWR_DOWN ) == MEMS_ERROR )
 8005a24:	2100      	movs	r1, #0
 8005a26:	6878      	ldr	r0, [r7, #4]
 8005a28:	f7ff fe26 	bl	8005678 <LSM303AGR_ACC_W_ODR>
 8005a2c:	4603      	mov	r3, r0
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d101      	bne.n	8005a36 <LSM303AGR_X_Init+0x72>
  {
    return COMPONENT_ERROR;
 8005a32:	2301      	movs	r3, #1
 8005a34:	e017      	b.n	8005a66 <LSM303AGR_X_Init+0xa2>
  }

  /* Full scale selection. */
  if ( LSM303AGR_X_Set_FS( handle, FS_LOW ) == COMPONENT_ERROR )
 8005a36:	2100      	movs	r1, #0
 8005a38:	6878      	ldr	r0, [r7, #4]
 8005a3a:	f000 fa33 	bl	8005ea4 <LSM303AGR_X_Set_FS>
 8005a3e:	4603      	mov	r3, r0
 8005a40:	2b01      	cmp	r3, #1
 8005a42:	d101      	bne.n	8005a48 <LSM303AGR_X_Init+0x84>
  {
    return COMPONENT_ERROR;
 8005a44:	2301      	movs	r3, #1
 8005a46:	e00e      	b.n	8005a66 <LSM303AGR_X_Init+0xa2>
  }

  /* Enable axes. */
  if ( LSM303AGR_X_Set_Axes_Status( handle, axes_status ) == COMPONENT_ERROR )
 8005a48:	f107 030c 	add.w	r3, r7, #12
 8005a4c:	4619      	mov	r1, r3
 8005a4e:	6878      	ldr	r0, [r7, #4]
 8005a50:	f000 fad0 	bl	8005ff4 <LSM303AGR_X_Set_Axes_Status>
 8005a54:	4603      	mov	r3, r0
 8005a56:	2b01      	cmp	r3, #1
 8005a58:	d101      	bne.n	8005a5e <LSM303AGR_X_Init+0x9a>
  {
    return COMPONENT_ERROR;
 8005a5a:	2301      	movs	r3, #1
 8005a5c:	e003      	b.n	8005a66 <LSM303AGR_X_Init+0xa2>
  }

  handle->isInitialized = 1;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	2201      	movs	r2, #1
 8005a62:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 8005a64:	2300      	movs	r3, #0
}
 8005a66:	4618      	mov	r0, r3
 8005a68:	3718      	adds	r7, #24
 8005a6a:	46bd      	mov	sp, r7
 8005a6c:	bd80      	pop	{r7, pc}
 8005a6e:	bf00      	nop
 8005a70:	0801628c 	.word	0x0801628c
 8005a74:	42c80000 	.word	0x42c80000

08005a78 <LSM303AGR_X_DeInit>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_DeInit( DrvContextTypeDef *handle )
{
 8005a78:	b580      	push	{r7, lr}
 8005a7a:	b084      	sub	sp, #16
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	6078      	str	r0, [r7, #4]

  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	689b      	ldr	r3, [r3, #8]
 8005a84:	60fb      	str	r3, [r7, #12]
  LSM303AGR_X_Data_t *pComponentData = ( LSM303AGR_X_Data_t * )pData->pComponentData;
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	60bb      	str	r3, [r7, #8]

  if ( LSM303AGR_X_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 8005a8c:	6878      	ldr	r0, [r7, #4]
 8005a8e:	f000 f87c 	bl	8005b8a <LSM303AGR_X_Check_WhoAmI>
 8005a92:	4603      	mov	r3, r0
 8005a94:	2b01      	cmp	r3, #1
 8005a96:	d101      	bne.n	8005a9c <LSM303AGR_X_DeInit+0x24>
  {
    return COMPONENT_ERROR;
 8005a98:	2301      	movs	r3, #1
 8005a9a:	e00f      	b.n	8005abc <LSM303AGR_X_DeInit+0x44>
  }

  /* Disable the component */
  if( LSM303AGR_X_Sensor_Disable( handle ) == COMPONENT_ERROR )
 8005a9c:	6878      	ldr	r0, [r7, #4]
 8005a9e:	f000 f836 	bl	8005b0e <LSM303AGR_X_Sensor_Disable>
 8005aa2:	4603      	mov	r3, r0
 8005aa4:	2b01      	cmp	r3, #1
 8005aa6:	d101      	bne.n	8005aac <LSM303AGR_X_DeInit+0x34>
  {
    return COMPONENT_ERROR;
 8005aa8:	2301      	movs	r3, #1
 8005aaa:	e007      	b.n	8005abc <LSM303AGR_X_DeInit+0x44>
  }

  /* Reset output data rate. */
  pComponentData->Previous_ODR = 0.0f;
 8005aac:	68bb      	ldr	r3, [r7, #8]
 8005aae:	f04f 0200 	mov.w	r2, #0
 8005ab2:	601a      	str	r2, [r3, #0]

  handle->isInitialized = 0;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	2200      	movs	r2, #0
 8005ab8:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 8005aba:	2300      	movs	r3, #0
}
 8005abc:	4618      	mov	r0, r3
 8005abe:	3710      	adds	r7, #16
 8005ac0:	46bd      	mov	sp, r7
 8005ac2:	bd80      	pop	{r7, pc}

08005ac4 <LSM303AGR_X_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Sensor_Enable( DrvContextTypeDef *handle )
{
 8005ac4:	b580      	push	{r7, lr}
 8005ac6:	b084      	sub	sp, #16
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	6078      	str	r0, [r7, #4]
  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	689b      	ldr	r3, [r3, #8]
 8005ad0:	60fb      	str	r3, [r7, #12]
  LSM303AGR_X_Data_t *pComponentData = ( LSM303AGR_X_Data_t * )pData->pComponentData;
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	60bb      	str	r3, [r7, #8]

  /* Check if the component is already enabled */
  if ( handle->isEnabled == 1 )
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	799b      	ldrb	r3, [r3, #6]
 8005adc:	2b01      	cmp	r3, #1
 8005ade:	d101      	bne.n	8005ae4 <LSM303AGR_X_Sensor_Enable+0x20>
  {
    return COMPONENT_OK;
 8005ae0:	2300      	movs	r3, #0
 8005ae2:	e010      	b.n	8005b06 <LSM303AGR_X_Sensor_Enable+0x42>
  }

  /* Output data rate selection. */
  if ( LSM303AGR_X_Set_ODR_Value_When_Enabled( handle, pComponentData->Previous_ODR ) == COMPONENT_ERROR )
 8005ae4:	68bb      	ldr	r3, [r7, #8]
 8005ae6:	edd3 7a00 	vldr	s15, [r3]
 8005aea:	eeb0 0a67 	vmov.f32	s0, s15
 8005aee:	6878      	ldr	r0, [r7, #4]
 8005af0:	f000 fbec 	bl	80062cc <LSM303AGR_X_Set_ODR_Value_When_Enabled>
 8005af4:	4603      	mov	r3, r0
 8005af6:	2b01      	cmp	r3, #1
 8005af8:	d101      	bne.n	8005afe <LSM303AGR_X_Sensor_Enable+0x3a>
  {
    return COMPONENT_ERROR;
 8005afa:	2301      	movs	r3, #1
 8005afc:	e003      	b.n	8005b06 <LSM303AGR_X_Sensor_Enable+0x42>
  }

  handle->isEnabled = 1;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	2201      	movs	r2, #1
 8005b02:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 8005b04:	2300      	movs	r3, #0
}
 8005b06:	4618      	mov	r0, r3
 8005b08:	3710      	adds	r7, #16
 8005b0a:	46bd      	mov	sp, r7
 8005b0c:	bd80      	pop	{r7, pc}

08005b0e <LSM303AGR_X_Sensor_Disable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Sensor_Disable( DrvContextTypeDef *handle )
{
 8005b0e:	b580      	push	{r7, lr}
 8005b10:	b084      	sub	sp, #16
 8005b12:	af00      	add	r7, sp, #0
 8005b14:	6078      	str	r0, [r7, #4]
  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	689b      	ldr	r3, [r3, #8]
 8005b1a:	60fb      	str	r3, [r7, #12]
  LSM303AGR_X_Data_t *pComponentData = ( LSM303AGR_X_Data_t * )pData->pComponentData;
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	60bb      	str	r3, [r7, #8]

  /* Check if the component is already disabled */
  if ( handle->isEnabled == 0 )
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	799b      	ldrb	r3, [r3, #6]
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d101      	bne.n	8005b2e <LSM303AGR_X_Sensor_Disable+0x20>
  {
    return COMPONENT_OK;
 8005b2a:	2300      	movs	r3, #0
 8005b2c:	e016      	b.n	8005b5c <LSM303AGR_X_Sensor_Disable+0x4e>
  }

  /* Store actual output data rate. */
  if ( LSM303AGR_X_Get_ODR( handle, &( pComponentData->Previous_ODR ) ) == COMPONENT_ERROR )
 8005b2e:	68bb      	ldr	r3, [r7, #8]
 8005b30:	4619      	mov	r1, r3
 8005b32:	6878      	ldr	r0, [r7, #4]
 8005b34:	f000 f8ca 	bl	8005ccc <LSM303AGR_X_Get_ODR>
 8005b38:	4603      	mov	r3, r0
 8005b3a:	2b01      	cmp	r3, #1
 8005b3c:	d101      	bne.n	8005b42 <LSM303AGR_X_Sensor_Disable+0x34>
  {
    return COMPONENT_ERROR;
 8005b3e:	2301      	movs	r3, #1
 8005b40:	e00c      	b.n	8005b5c <LSM303AGR_X_Sensor_Disable+0x4e>
  }

  /* Output data rate selection - power down. */
  if ( LSM303AGR_ACC_W_ODR( (void *)handle, LSM303AGR_ACC_ODR_DO_PWR_DOWN ) == MEMS_ERROR )
 8005b42:	2100      	movs	r1, #0
 8005b44:	6878      	ldr	r0, [r7, #4]
 8005b46:	f7ff fd97 	bl	8005678 <LSM303AGR_ACC_W_ODR>
 8005b4a:	4603      	mov	r3, r0
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d101      	bne.n	8005b54 <LSM303AGR_X_Sensor_Disable+0x46>
  {
    return COMPONENT_ERROR;
 8005b50:	2301      	movs	r3, #1
 8005b52:	e003      	b.n	8005b5c <LSM303AGR_X_Sensor_Disable+0x4e>
  }

  handle->isEnabled = 0;
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	2200      	movs	r2, #0
 8005b58:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 8005b5a:	2300      	movs	r3, #0
}
 8005b5c:	4618      	mov	r0, r3
 8005b5e:	3710      	adds	r7, #16
 8005b60:	46bd      	mov	sp, r7
 8005b62:	bd80      	pop	{r7, pc}

08005b64 <LSM303AGR_X_Get_WhoAmI>:
 * @param who_am_i pointer to the value of WHO_AM_I register
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_WhoAmI( DrvContextTypeDef *handle, uint8_t *who_am_i )
{
 8005b64:	b580      	push	{r7, lr}
 8005b66:	b082      	sub	sp, #8
 8005b68:	af00      	add	r7, sp, #0
 8005b6a:	6078      	str	r0, [r7, #4]
 8005b6c:	6039      	str	r1, [r7, #0]

  /* Read WHO AM I register */
  if ( LSM303AGR_ACC_R_WHO_AM_I( (void *)handle, ( uint8_t* )who_am_i ) == MEMS_ERROR )
 8005b6e:	6839      	ldr	r1, [r7, #0]
 8005b70:	6878      	ldr	r0, [r7, #4]
 8005b72:	f7ff fbc8 	bl	8005306 <LSM303AGR_ACC_R_WHO_AM_I>
 8005b76:	4603      	mov	r3, r0
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d101      	bne.n	8005b80 <LSM303AGR_X_Get_WhoAmI+0x1c>
  {
    return COMPONENT_ERROR;
 8005b7c:	2301      	movs	r3, #1
 8005b7e:	e000      	b.n	8005b82 <LSM303AGR_X_Get_WhoAmI+0x1e>
  }

  return COMPONENT_OK;
 8005b80:	2300      	movs	r3, #0
}
 8005b82:	4618      	mov	r0, r3
 8005b84:	3708      	adds	r7, #8
 8005b86:	46bd      	mov	sp, r7
 8005b88:	bd80      	pop	{r7, pc}

08005b8a <LSM303AGR_X_Check_WhoAmI>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Check_WhoAmI( DrvContextTypeDef *handle )
{
 8005b8a:	b580      	push	{r7, lr}
 8005b8c:	b084      	sub	sp, #16
 8005b8e:	af00      	add	r7, sp, #0
 8005b90:	6078      	str	r0, [r7, #4]

  uint8_t who_am_i = 0x00;
 8005b92:	2300      	movs	r3, #0
 8005b94:	73fb      	strb	r3, [r7, #15]

  if ( LSM303AGR_X_Get_WhoAmI( handle, &who_am_i ) == COMPONENT_ERROR )
 8005b96:	f107 030f 	add.w	r3, r7, #15
 8005b9a:	4619      	mov	r1, r3
 8005b9c:	6878      	ldr	r0, [r7, #4]
 8005b9e:	f7ff ffe1 	bl	8005b64 <LSM303AGR_X_Get_WhoAmI>
 8005ba2:	4603      	mov	r3, r0
 8005ba4:	2b01      	cmp	r3, #1
 8005ba6:	d101      	bne.n	8005bac <LSM303AGR_X_Check_WhoAmI+0x22>
  {
    return COMPONENT_ERROR;
 8005ba8:	2301      	movs	r3, #1
 8005baa:	e007      	b.n	8005bbc <LSM303AGR_X_Check_WhoAmI+0x32>
  }
  if ( who_am_i != handle->who_am_i )
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	781a      	ldrb	r2, [r3, #0]
 8005bb0:	7bfb      	ldrb	r3, [r7, #15]
 8005bb2:	429a      	cmp	r2, r3
 8005bb4:	d001      	beq.n	8005bba <LSM303AGR_X_Check_WhoAmI+0x30>
  {
    return COMPONENT_ERROR;
 8005bb6:	2301      	movs	r3, #1
 8005bb8:	e000      	b.n	8005bbc <LSM303AGR_X_Check_WhoAmI+0x32>
  }

  return COMPONENT_OK;
 8005bba:	2300      	movs	r3, #0
}
 8005bbc:	4618      	mov	r0, r3
 8005bbe:	3710      	adds	r7, #16
 8005bc0:	46bd      	mov	sp, r7
 8005bc2:	bd80      	pop	{r7, pc}

08005bc4 <LSM303AGR_X_Get_Axes>:
 * @param acceleration pointer where the values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_Axes( DrvContextTypeDef *handle, SensorAxes_t *acceleration )
{
 8005bc4:	b580      	push	{r7, lr}
 8005bc6:	b086      	sub	sp, #24
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	6078      	str	r0, [r7, #4]
 8005bcc:	6039      	str	r1, [r7, #0]

  int data[3];

  /* Read data from LSM303AGR. */
  if ( !LSM303AGR_ACC_Get_Acceleration((void *)handle, data) )
 8005bce:	f107 030c 	add.w	r3, r7, #12
 8005bd2:	4619      	mov	r1, r3
 8005bd4:	6878      	ldr	r0, [r7, #4]
 8005bd6:	f7ff fc5d 	bl	8005494 <LSM303AGR_ACC_Get_Acceleration>
 8005bda:	4603      	mov	r3, r0
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d101      	bne.n	8005be4 <LSM303AGR_X_Get_Axes+0x20>
  {
    return COMPONENT_ERROR;
 8005be0:	2301      	movs	r3, #1
 8005be2:	e009      	b.n	8005bf8 <LSM303AGR_X_Get_Axes+0x34>
  }

  /* Calculate the data. */
  acceleration->AXIS_X = data[0];
 8005be4:	68fa      	ldr	r2, [r7, #12]
 8005be6:	683b      	ldr	r3, [r7, #0]
 8005be8:	601a      	str	r2, [r3, #0]
  acceleration->AXIS_Y = data[1];
 8005bea:	693a      	ldr	r2, [r7, #16]
 8005bec:	683b      	ldr	r3, [r7, #0]
 8005bee:	605a      	str	r2, [r3, #4]
  acceleration->AXIS_Z = data[2];
 8005bf0:	697a      	ldr	r2, [r7, #20]
 8005bf2:	683b      	ldr	r3, [r7, #0]
 8005bf4:	609a      	str	r2, [r3, #8]

  return COMPONENT_OK;
 8005bf6:	2300      	movs	r3, #0
}
 8005bf8:	4618      	mov	r0, r3
 8005bfa:	3718      	adds	r7, #24
 8005bfc:	46bd      	mov	sp, r7
 8005bfe:	bd80      	pop	{r7, pc}

08005c00 <LSM303AGR_X_Get_AxesRaw>:
 * @param value pointer where the raw values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_AxesRaw( DrvContextTypeDef *handle, SensorAxesRaw_t *value )
{
 8005c00:	b580      	push	{r7, lr}
 8005c02:	b084      	sub	sp, #16
 8005c04:	af00      	add	r7, sp, #0
 8005c06:	6078      	str	r0, [r7, #4]
 8005c08:	6039      	str	r1, [r7, #0]

  int16_t dataRaw[3];

  /* Read raw data from LSM303AGR output register. */
  if ( LSM303AGR_X_Get_Axes_Raw( handle, dataRaw ) == COMPONENT_ERROR )
 8005c0a:	f107 0308 	add.w	r3, r7, #8
 8005c0e:	4619      	mov	r1, r3
 8005c10:	6878      	ldr	r0, [r7, #4]
 8005c12:	f000 fa7e 	bl	8006112 <LSM303AGR_X_Get_Axes_Raw>
 8005c16:	4603      	mov	r3, r0
 8005c18:	2b01      	cmp	r3, #1
 8005c1a:	d101      	bne.n	8005c20 <LSM303AGR_X_Get_AxesRaw+0x20>
  {
    return COMPONENT_ERROR;
 8005c1c:	2301      	movs	r3, #1
 8005c1e:	e00c      	b.n	8005c3a <LSM303AGR_X_Get_AxesRaw+0x3a>
  }

  /* Set the raw data. */
  value->AXIS_X = dataRaw[0];
 8005c20:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8005c24:	683b      	ldr	r3, [r7, #0]
 8005c26:	801a      	strh	r2, [r3, #0]
  value->AXIS_Y = dataRaw[1];
 8005c28:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8005c2c:	683b      	ldr	r3, [r7, #0]
 8005c2e:	805a      	strh	r2, [r3, #2]
  value->AXIS_Z = dataRaw[2];
 8005c30:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8005c34:	683b      	ldr	r3, [r7, #0]
 8005c36:	809a      	strh	r2, [r3, #4]

  return COMPONENT_OK;
 8005c38:	2300      	movs	r3, #0
}
 8005c3a:	4618      	mov	r0, r3
 8005c3c:	3710      	adds	r7, #16
 8005c3e:	46bd      	mov	sp, r7
 8005c40:	bd80      	pop	{r7, pc}

08005c42 <LSM303AGR_X_Get_Sensitivity>:
 * @param sensitivity pointer where the sensitivity value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_Sensitivity( DrvContextTypeDef *handle, float *sensitivity )
{
 8005c42:	b580      	push	{r7, lr}
 8005c44:	b084      	sub	sp, #16
 8005c46:	af00      	add	r7, sp, #0
 8005c48:	6078      	str	r0, [r7, #4]
 8005c4a:	6039      	str	r1, [r7, #0]

  LSM303AGR_ACC_LPEN_t lp_value;
  LSM303AGR_ACC_HR_t hr_value;

  /* Read low power flag */
  if( LSM303AGR_ACC_R_LOWPWR_EN( (void *)handle, &lp_value ) == MEMS_ERROR )
 8005c4c:	f107 030f 	add.w	r3, r7, #15
 8005c50:	4619      	mov	r1, r3
 8005c52:	6878      	ldr	r0, [r7, #4]
 8005c54:	f7ff fe34 	bl	80058c0 <LSM303AGR_ACC_R_LOWPWR_EN>
 8005c58:	4603      	mov	r3, r0
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d101      	bne.n	8005c62 <LSM303AGR_X_Get_Sensitivity+0x20>
  {
    return COMPONENT_ERROR;
 8005c5e:	2301      	movs	r3, #1
 8005c60:	e02f      	b.n	8005cc2 <LSM303AGR_X_Get_Sensitivity+0x80>
  }

  /* Read high performance flag */
  if( LSM303AGR_ACC_R_HiRes( (void *)handle, &hr_value ) == MEMS_ERROR )
 8005c62:	f107 030e 	add.w	r3, r7, #14
 8005c66:	4619      	mov	r1, r3
 8005c68:	6878      	ldr	r0, [r7, #4]
 8005c6a:	f7ff fe45 	bl	80058f8 <LSM303AGR_ACC_R_HiRes>
 8005c6e:	4603      	mov	r3, r0
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d101      	bne.n	8005c78 <LSM303AGR_X_Get_Sensitivity+0x36>
  {
    return COMPONENT_ERROR;
 8005c74:	2301      	movs	r3, #1
 8005c76:	e024      	b.n	8005cc2 <LSM303AGR_X_Get_Sensitivity+0x80>
  }

  if( lp_value == LSM303AGR_ACC_LPEN_DISABLED && hr_value == LSM303AGR_ACC_HR_DISABLED )
 8005c78:	7bfb      	ldrb	r3, [r7, #15]
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d108      	bne.n	8005c90 <LSM303AGR_X_Get_Sensitivity+0x4e>
 8005c7e:	7bbb      	ldrb	r3, [r7, #14]
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d105      	bne.n	8005c90 <LSM303AGR_X_Get_Sensitivity+0x4e>
  {
    /* Normal Mode */
    return LSM303AGR_X_Get_Sensitivity_Normal_Mode( handle, sensitivity );
 8005c84:	6839      	ldr	r1, [r7, #0]
 8005c86:	6878      	ldr	r0, [r7, #4]
 8005c88:	f000 fbec 	bl	8006464 <LSM303AGR_X_Get_Sensitivity_Normal_Mode>
 8005c8c:	4603      	mov	r3, r0
 8005c8e:	e018      	b.n	8005cc2 <LSM303AGR_X_Get_Sensitivity+0x80>
  }
  else if ( lp_value == LSM303AGR_ACC_LPEN_ENABLED && hr_value == LSM303AGR_ACC_HR_DISABLED )
 8005c90:	7bfb      	ldrb	r3, [r7, #15]
 8005c92:	2b08      	cmp	r3, #8
 8005c94:	d108      	bne.n	8005ca8 <LSM303AGR_X_Get_Sensitivity+0x66>
 8005c96:	7bbb      	ldrb	r3, [r7, #14]
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d105      	bne.n	8005ca8 <LSM303AGR_X_Get_Sensitivity+0x66>
  {
    /* Low Power Mode */
    return LSM303AGR_X_Get_Sensitivity_LP_Mode( handle, sensitivity );
 8005c9c:	6839      	ldr	r1, [r7, #0]
 8005c9e:	6878      	ldr	r0, [r7, #4]
 8005ca0:	f000 fc22 	bl	80064e8 <LSM303AGR_X_Get_Sensitivity_LP_Mode>
 8005ca4:	4603      	mov	r3, r0
 8005ca6:	e00c      	b.n	8005cc2 <LSM303AGR_X_Get_Sensitivity+0x80>
  }
  else if ( lp_value == LSM303AGR_ACC_LPEN_DISABLED && hr_value == LSM303AGR_ACC_HR_ENABLED )
 8005ca8:	7bfb      	ldrb	r3, [r7, #15]
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d108      	bne.n	8005cc0 <LSM303AGR_X_Get_Sensitivity+0x7e>
 8005cae:	7bbb      	ldrb	r3, [r7, #14]
 8005cb0:	2b08      	cmp	r3, #8
 8005cb2:	d105      	bne.n	8005cc0 <LSM303AGR_X_Get_Sensitivity+0x7e>
  {
    /* High Resolution Mode */
    return LSM303AGR_X_Get_Sensitivity_HR_Mode( handle, sensitivity );
 8005cb4:	6839      	ldr	r1, [r7, #0]
 8005cb6:	6878      	ldr	r0, [r7, #4]
 8005cb8:	f000 fc58 	bl	800656c <LSM303AGR_X_Get_Sensitivity_HR_Mode>
 8005cbc:	4603      	mov	r3, r0
 8005cbe:	e000      	b.n	8005cc2 <LSM303AGR_X_Get_Sensitivity+0x80>
  }
  else
  {
    /* Not allowed */
    return COMPONENT_ERROR;
 8005cc0:	2301      	movs	r3, #1
  }
}
 8005cc2:	4618      	mov	r0, r3
 8005cc4:	3710      	adds	r7, #16
 8005cc6:	46bd      	mov	sp, r7
 8005cc8:	bd80      	pop	{r7, pc}
	...

08005ccc <LSM303AGR_X_Get_ODR>:
 * @param odr pointer where the output data rate is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_ODR( DrvContextTypeDef *handle, float *odr )
{
 8005ccc:	b580      	push	{r7, lr}
 8005cce:	b084      	sub	sp, #16
 8005cd0:	af00      	add	r7, sp, #0
 8005cd2:	6078      	str	r0, [r7, #4]
 8005cd4:	6039      	str	r1, [r7, #0]

  LSM303AGR_ACC_ODR_t odr_low_level;

  if ( LSM303AGR_ACC_R_ODR( (void *)handle, &odr_low_level ) == MEMS_ERROR )
 8005cd6:	f107 030f 	add.w	r3, r7, #15
 8005cda:	4619      	mov	r1, r3
 8005cdc:	6878      	ldr	r0, [r7, #4]
 8005cde:	f7ff fcf8 	bl	80056d2 <LSM303AGR_ACC_R_ODR>
 8005ce2:	4603      	mov	r3, r0
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d101      	bne.n	8005cec <LSM303AGR_X_Get_ODR+0x20>
  {
    return COMPONENT_ERROR;
 8005ce8:	2301      	movs	r3, #1
 8005cea:	e045      	b.n	8005d78 <LSM303AGR_X_Get_ODR+0xac>
  }

  switch( odr_low_level )
 8005cec:	7bfb      	ldrb	r3, [r7, #15]
 8005cee:	2b70      	cmp	r3, #112	; 0x70
 8005cf0:	d038      	beq.n	8005d64 <LSM303AGR_X_Get_ODR+0x98>
 8005cf2:	2b70      	cmp	r3, #112	; 0x70
 8005cf4:	dc3a      	bgt.n	8005d6c <LSM303AGR_X_Get_ODR+0xa0>
 8005cf6:	2b60      	cmp	r3, #96	; 0x60
 8005cf8:	d030      	beq.n	8005d5c <LSM303AGR_X_Get_ODR+0x90>
 8005cfa:	2b60      	cmp	r3, #96	; 0x60
 8005cfc:	dc36      	bgt.n	8005d6c <LSM303AGR_X_Get_ODR+0xa0>
 8005cfe:	2b50      	cmp	r3, #80	; 0x50
 8005d00:	d028      	beq.n	8005d54 <LSM303AGR_X_Get_ODR+0x88>
 8005d02:	2b50      	cmp	r3, #80	; 0x50
 8005d04:	dc32      	bgt.n	8005d6c <LSM303AGR_X_Get_ODR+0xa0>
 8005d06:	2b40      	cmp	r3, #64	; 0x40
 8005d08:	d020      	beq.n	8005d4c <LSM303AGR_X_Get_ODR+0x80>
 8005d0a:	2b40      	cmp	r3, #64	; 0x40
 8005d0c:	dc2e      	bgt.n	8005d6c <LSM303AGR_X_Get_ODR+0xa0>
 8005d0e:	2b30      	cmp	r3, #48	; 0x30
 8005d10:	d018      	beq.n	8005d44 <LSM303AGR_X_Get_ODR+0x78>
 8005d12:	2b30      	cmp	r3, #48	; 0x30
 8005d14:	dc2a      	bgt.n	8005d6c <LSM303AGR_X_Get_ODR+0xa0>
 8005d16:	2b20      	cmp	r3, #32
 8005d18:	d010      	beq.n	8005d3c <LSM303AGR_X_Get_ODR+0x70>
 8005d1a:	2b20      	cmp	r3, #32
 8005d1c:	dc26      	bgt.n	8005d6c <LSM303AGR_X_Get_ODR+0xa0>
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d002      	beq.n	8005d28 <LSM303AGR_X_Get_ODR+0x5c>
 8005d22:	2b10      	cmp	r3, #16
 8005d24:	d005      	beq.n	8005d32 <LSM303AGR_X_Get_ODR+0x66>
 8005d26:	e021      	b.n	8005d6c <LSM303AGR_X_Get_ODR+0xa0>
  {
    case LSM303AGR_ACC_ODR_DO_PWR_DOWN:
      *odr =     0.0f;
 8005d28:	683b      	ldr	r3, [r7, #0]
 8005d2a:	f04f 0200 	mov.w	r2, #0
 8005d2e:	601a      	str	r2, [r3, #0]
      break;
 8005d30:	e021      	b.n	8005d76 <LSM303AGR_X_Get_ODR+0xaa>
    case LSM303AGR_ACC_ODR_DO_1Hz:
      *odr =    1.0f;
 8005d32:	683b      	ldr	r3, [r7, #0]
 8005d34:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8005d38:	601a      	str	r2, [r3, #0]
      break;
 8005d3a:	e01c      	b.n	8005d76 <LSM303AGR_X_Get_ODR+0xaa>
    case LSM303AGR_ACC_ODR_DO_10Hz:
      *odr =    10.0f;
 8005d3c:	683b      	ldr	r3, [r7, #0]
 8005d3e:	4a10      	ldr	r2, [pc, #64]	; (8005d80 <LSM303AGR_X_Get_ODR+0xb4>)
 8005d40:	601a      	str	r2, [r3, #0]
      break;
 8005d42:	e018      	b.n	8005d76 <LSM303AGR_X_Get_ODR+0xaa>
    case LSM303AGR_ACC_ODR_DO_25Hz:
      *odr =    25.0f;
 8005d44:	683b      	ldr	r3, [r7, #0]
 8005d46:	4a0f      	ldr	r2, [pc, #60]	; (8005d84 <LSM303AGR_X_Get_ODR+0xb8>)
 8005d48:	601a      	str	r2, [r3, #0]
      break;
 8005d4a:	e014      	b.n	8005d76 <LSM303AGR_X_Get_ODR+0xaa>
    case LSM303AGR_ACC_ODR_DO_50Hz:
      *odr =    50.0f;
 8005d4c:	683b      	ldr	r3, [r7, #0]
 8005d4e:	4a0e      	ldr	r2, [pc, #56]	; (8005d88 <LSM303AGR_X_Get_ODR+0xbc>)
 8005d50:	601a      	str	r2, [r3, #0]
      break;
 8005d52:	e010      	b.n	8005d76 <LSM303AGR_X_Get_ODR+0xaa>
    case LSM303AGR_ACC_ODR_DO_100Hz:
      *odr =   100.0f;
 8005d54:	683b      	ldr	r3, [r7, #0]
 8005d56:	4a0d      	ldr	r2, [pc, #52]	; (8005d8c <LSM303AGR_X_Get_ODR+0xc0>)
 8005d58:	601a      	str	r2, [r3, #0]
      break;
 8005d5a:	e00c      	b.n	8005d76 <LSM303AGR_X_Get_ODR+0xaa>
    case LSM303AGR_ACC_ODR_DO_200Hz:
      *odr =   200.0f;
 8005d5c:	683b      	ldr	r3, [r7, #0]
 8005d5e:	4a0c      	ldr	r2, [pc, #48]	; (8005d90 <LSM303AGR_X_Get_ODR+0xc4>)
 8005d60:	601a      	str	r2, [r3, #0]
      break;
 8005d62:	e008      	b.n	8005d76 <LSM303AGR_X_Get_ODR+0xaa>
    case LSM303AGR_ACC_ODR_DO_400Hz:
      *odr =   400.0f;
 8005d64:	683b      	ldr	r3, [r7, #0]
 8005d66:	4a0b      	ldr	r2, [pc, #44]	; (8005d94 <LSM303AGR_X_Get_ODR+0xc8>)
 8005d68:	601a      	str	r2, [r3, #0]
      break;
 8005d6a:	e004      	b.n	8005d76 <LSM303AGR_X_Get_ODR+0xaa>
    default:
      *odr =    -1.0f;
 8005d6c:	683b      	ldr	r3, [r7, #0]
 8005d6e:	4a0a      	ldr	r2, [pc, #40]	; (8005d98 <LSM303AGR_X_Get_ODR+0xcc>)
 8005d70:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 8005d72:	2301      	movs	r3, #1
 8005d74:	e000      	b.n	8005d78 <LSM303AGR_X_Get_ODR+0xac>
  }

  return COMPONENT_OK;
 8005d76:	2300      	movs	r3, #0
}
 8005d78:	4618      	mov	r0, r3
 8005d7a:	3710      	adds	r7, #16
 8005d7c:	46bd      	mov	sp, r7
 8005d7e:	bd80      	pop	{r7, pc}
 8005d80:	41200000 	.word	0x41200000
 8005d84:	41c80000 	.word	0x41c80000
 8005d88:	42480000 	.word	0x42480000
 8005d8c:	42c80000 	.word	0x42c80000
 8005d90:	43480000 	.word	0x43480000
 8005d94:	43c80000 	.word	0x43c80000
 8005d98:	bf800000 	.word	0xbf800000

08005d9c <LSM303AGR_X_Set_ODR>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Set_ODR( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 8005d9c:	b580      	push	{r7, lr}
 8005d9e:	b082      	sub	sp, #8
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	6078      	str	r0, [r7, #4]
 8005da4:	460b      	mov	r3, r1
 8005da6:	70fb      	strb	r3, [r7, #3]

  if(handle->isEnabled == 1)
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	799b      	ldrb	r3, [r3, #6]
 8005dac:	2b01      	cmp	r3, #1
 8005dae:	d109      	bne.n	8005dc4 <LSM303AGR_X_Set_ODR+0x28>
  {
    if(LSM303AGR_X_Set_ODR_When_Enabled(handle, odr) == COMPONENT_ERROR)
 8005db0:	78fb      	ldrb	r3, [r7, #3]
 8005db2:	4619      	mov	r1, r3
 8005db4:	6878      	ldr	r0, [r7, #4]
 8005db6:	f000 fa11 	bl	80061dc <LSM303AGR_X_Set_ODR_When_Enabled>
 8005dba:	4603      	mov	r3, r0
 8005dbc:	2b01      	cmp	r3, #1
 8005dbe:	d10b      	bne.n	8005dd8 <LSM303AGR_X_Set_ODR+0x3c>
    {
      return COMPONENT_ERROR;
 8005dc0:	2301      	movs	r3, #1
 8005dc2:	e00a      	b.n	8005dda <LSM303AGR_X_Set_ODR+0x3e>
    }
  }
  else
  {
    if(LSM303AGR_X_Set_ODR_When_Disabled(handle, odr) == COMPONENT_ERROR)
 8005dc4:	78fb      	ldrb	r3, [r7, #3]
 8005dc6:	4619      	mov	r1, r3
 8005dc8:	6878      	ldr	r0, [r7, #4]
 8005dca:	f000 fa3d 	bl	8006248 <LSM303AGR_X_Set_ODR_When_Disabled>
 8005dce:	4603      	mov	r3, r0
 8005dd0:	2b01      	cmp	r3, #1
 8005dd2:	d101      	bne.n	8005dd8 <LSM303AGR_X_Set_ODR+0x3c>
    {
      return COMPONENT_ERROR;
 8005dd4:	2301      	movs	r3, #1
 8005dd6:	e000      	b.n	8005dda <LSM303AGR_X_Set_ODR+0x3e>
    }
  }

  return COMPONENT_OK;
 8005dd8:	2300      	movs	r3, #0
}
 8005dda:	4618      	mov	r0, r3
 8005ddc:	3708      	adds	r7, #8
 8005dde:	46bd      	mov	sp, r7
 8005de0:	bd80      	pop	{r7, pc}

08005de2 <LSM303AGR_X_Set_ODR_Value>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Set_ODR_Value( DrvContextTypeDef *handle, float odr )
{
 8005de2:	b580      	push	{r7, lr}
 8005de4:	b082      	sub	sp, #8
 8005de6:	af00      	add	r7, sp, #0
 8005de8:	6078      	str	r0, [r7, #4]
 8005dea:	ed87 0a00 	vstr	s0, [r7]

  if(handle->isEnabled == 1)
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	799b      	ldrb	r3, [r3, #6]
 8005df2:	2b01      	cmp	r3, #1
 8005df4:	d109      	bne.n	8005e0a <LSM303AGR_X_Set_ODR_Value+0x28>
  {
    if(LSM303AGR_X_Set_ODR_Value_When_Enabled(handle, odr) == COMPONENT_ERROR)
 8005df6:	ed97 0a00 	vldr	s0, [r7]
 8005dfa:	6878      	ldr	r0, [r7, #4]
 8005dfc:	f000 fa66 	bl	80062cc <LSM303AGR_X_Set_ODR_Value_When_Enabled>
 8005e00:	4603      	mov	r3, r0
 8005e02:	2b01      	cmp	r3, #1
 8005e04:	d10b      	bne.n	8005e1e <LSM303AGR_X_Set_ODR_Value+0x3c>
    {
      return COMPONENT_ERROR;
 8005e06:	2301      	movs	r3, #1
 8005e08:	e00a      	b.n	8005e20 <LSM303AGR_X_Set_ODR_Value+0x3e>
    }
  }
  else
  {
    if(LSM303AGR_X_Set_ODR_Value_When_Disabled(handle, odr) == COMPONENT_ERROR)
 8005e0a:	ed97 0a00 	vldr	s0, [r7]
 8005e0e:	6878      	ldr	r0, [r7, #4]
 8005e10:	f000 fabc 	bl	800638c <LSM303AGR_X_Set_ODR_Value_When_Disabled>
 8005e14:	4603      	mov	r3, r0
 8005e16:	2b01      	cmp	r3, #1
 8005e18:	d101      	bne.n	8005e1e <LSM303AGR_X_Set_ODR_Value+0x3c>
    {
      return COMPONENT_ERROR;
 8005e1a:	2301      	movs	r3, #1
 8005e1c:	e000      	b.n	8005e20 <LSM303AGR_X_Set_ODR_Value+0x3e>
    }
  }

  return COMPONENT_OK;
 8005e1e:	2300      	movs	r3, #0
}
 8005e20:	4618      	mov	r0, r3
 8005e22:	3708      	adds	r7, #8
 8005e24:	46bd      	mov	sp, r7
 8005e26:	bd80      	pop	{r7, pc}

08005e28 <LSM303AGR_X_Get_FS>:
 * @param fullScale pointer where the full scale is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_FS( DrvContextTypeDef *handle, float *fullScale )
{
 8005e28:	b580      	push	{r7, lr}
 8005e2a:	b084      	sub	sp, #16
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	6078      	str	r0, [r7, #4]
 8005e30:	6039      	str	r1, [r7, #0]

  LSM303AGR_ACC_FS_t fs_low_level;

  if ( LSM303AGR_ACC_R_FullScale( (void *)handle, &fs_low_level ) == MEMS_ERROR )
 8005e32:	f107 030f 	add.w	r3, r7, #15
 8005e36:	4619      	mov	r1, r3
 8005e38:	6878      	ldr	r0, [r7, #4]
 8005e3a:	f7ff fadb 	bl	80053f4 <LSM303AGR_ACC_R_FullScale>
 8005e3e:	4603      	mov	r3, r0
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d101      	bne.n	8005e48 <LSM303AGR_X_Get_FS+0x20>
  {
    return COMPONENT_ERROR;
 8005e44:	2301      	movs	r3, #1
 8005e46:	e027      	b.n	8005e98 <LSM303AGR_X_Get_FS+0x70>
  }

  switch( fs_low_level )
 8005e48:	7bfb      	ldrb	r3, [r7, #15]
 8005e4a:	2b30      	cmp	r3, #48	; 0x30
 8005e4c:	d019      	beq.n	8005e82 <LSM303AGR_X_Get_FS+0x5a>
 8005e4e:	2b30      	cmp	r3, #48	; 0x30
 8005e50:	dc1c      	bgt.n	8005e8c <LSM303AGR_X_Get_FS+0x64>
 8005e52:	2b20      	cmp	r3, #32
 8005e54:	d010      	beq.n	8005e78 <LSM303AGR_X_Get_FS+0x50>
 8005e56:	2b20      	cmp	r3, #32
 8005e58:	dc18      	bgt.n	8005e8c <LSM303AGR_X_Get_FS+0x64>
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d002      	beq.n	8005e64 <LSM303AGR_X_Get_FS+0x3c>
 8005e5e:	2b10      	cmp	r3, #16
 8005e60:	d005      	beq.n	8005e6e <LSM303AGR_X_Get_FS+0x46>
 8005e62:	e013      	b.n	8005e8c <LSM303AGR_X_Get_FS+0x64>
  {
    case LSM303AGR_ACC_FS_2G:
      *fullScale =  2.0f;
 8005e64:	683b      	ldr	r3, [r7, #0]
 8005e66:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005e6a:	601a      	str	r2, [r3, #0]
      break;
 8005e6c:	e013      	b.n	8005e96 <LSM303AGR_X_Get_FS+0x6e>
    case LSM303AGR_ACC_FS_4G:
      *fullScale =  4.0f;
 8005e6e:	683b      	ldr	r3, [r7, #0]
 8005e70:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 8005e74:	601a      	str	r2, [r3, #0]
      break;
 8005e76:	e00e      	b.n	8005e96 <LSM303AGR_X_Get_FS+0x6e>
    case LSM303AGR_ACC_FS_8G:
      *fullScale =  8.0f;
 8005e78:	683b      	ldr	r3, [r7, #0]
 8005e7a:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
 8005e7e:	601a      	str	r2, [r3, #0]
      break;
 8005e80:	e009      	b.n	8005e96 <LSM303AGR_X_Get_FS+0x6e>
    case LSM303AGR_ACC_FS_16G:
      *fullScale = 16.0f;
 8005e82:	683b      	ldr	r3, [r7, #0]
 8005e84:	f04f 4283 	mov.w	r2, #1098907648	; 0x41800000
 8005e88:	601a      	str	r2, [r3, #0]
      break;
 8005e8a:	e004      	b.n	8005e96 <LSM303AGR_X_Get_FS+0x6e>
    default:
      *fullScale = -1.0f;
 8005e8c:	683b      	ldr	r3, [r7, #0]
 8005e8e:	4a04      	ldr	r2, [pc, #16]	; (8005ea0 <LSM303AGR_X_Get_FS+0x78>)
 8005e90:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 8005e92:	2301      	movs	r3, #1
 8005e94:	e000      	b.n	8005e98 <LSM303AGR_X_Get_FS+0x70>
  }

  return COMPONENT_OK;
 8005e96:	2300      	movs	r3, #0
}
 8005e98:	4618      	mov	r0, r3
 8005e9a:	3710      	adds	r7, #16
 8005e9c:	46bd      	mov	sp, r7
 8005e9e:	bd80      	pop	{r7, pc}
 8005ea0:	bf800000 	.word	0xbf800000

08005ea4 <LSM303AGR_X_Set_FS>:
 * @param fullScale the functional full scale to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Set_FS( DrvContextTypeDef *handle, SensorFs_t fullScale )
{
 8005ea4:	b580      	push	{r7, lr}
 8005ea6:	b084      	sub	sp, #16
 8005ea8:	af00      	add	r7, sp, #0
 8005eaa:	6078      	str	r0, [r7, #4]
 8005eac:	460b      	mov	r3, r1
 8005eae:	70fb      	strb	r3, [r7, #3]

  LSM303AGR_ACC_FS_t new_fs;

  switch( fullScale )
 8005eb0:	78fb      	ldrb	r3, [r7, #3]
 8005eb2:	2b04      	cmp	r3, #4
 8005eb4:	d00c      	beq.n	8005ed0 <LSM303AGR_X_Set_FS+0x2c>
 8005eb6:	2b04      	cmp	r3, #4
 8005eb8:	dc0d      	bgt.n	8005ed6 <LSM303AGR_X_Set_FS+0x32>
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d002      	beq.n	8005ec4 <LSM303AGR_X_Set_FS+0x20>
 8005ebe:	2b02      	cmp	r3, #2
 8005ec0:	d003      	beq.n	8005eca <LSM303AGR_X_Set_FS+0x26>
 8005ec2:	e008      	b.n	8005ed6 <LSM303AGR_X_Set_FS+0x32>
  {
    case FS_LOW:
      new_fs = LSM303AGR_ACC_FS_2G;
 8005ec4:	2300      	movs	r3, #0
 8005ec6:	73fb      	strb	r3, [r7, #15]
      break;
 8005ec8:	e007      	b.n	8005eda <LSM303AGR_X_Set_FS+0x36>
    case FS_MID:
      new_fs = LSM303AGR_ACC_FS_4G;
 8005eca:	2310      	movs	r3, #16
 8005ecc:	73fb      	strb	r3, [r7, #15]
      break;
 8005ece:	e004      	b.n	8005eda <LSM303AGR_X_Set_FS+0x36>
    case FS_HIGH:
      new_fs = LSM303AGR_ACC_FS_8G;
 8005ed0:	2320      	movs	r3, #32
 8005ed2:	73fb      	strb	r3, [r7, #15]
      break;
 8005ed4:	e001      	b.n	8005eda <LSM303AGR_X_Set_FS+0x36>
    default:
      return COMPONENT_ERROR;
 8005ed6:	2301      	movs	r3, #1
 8005ed8:	e00a      	b.n	8005ef0 <LSM303AGR_X_Set_FS+0x4c>
  }

  if ( LSM303AGR_ACC_W_FullScale( (void *)handle, new_fs ) == MEMS_ERROR )
 8005eda:	7bfb      	ldrb	r3, [r7, #15]
 8005edc:	4619      	mov	r1, r3
 8005ede:	6878      	ldr	r0, [r7, #4]
 8005ee0:	f7ff fa5b 	bl	800539a <LSM303AGR_ACC_W_FullScale>
 8005ee4:	4603      	mov	r3, r0
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d101      	bne.n	8005eee <LSM303AGR_X_Set_FS+0x4a>
  {
    return COMPONENT_ERROR;
 8005eea:	2301      	movs	r3, #1
 8005eec:	e000      	b.n	8005ef0 <LSM303AGR_X_Set_FS+0x4c>
  }

  return COMPONENT_OK;
 8005eee:	2300      	movs	r3, #0
}
 8005ef0:	4618      	mov	r0, r3
 8005ef2:	3710      	adds	r7, #16
 8005ef4:	46bd      	mov	sp, r7
 8005ef6:	bd80      	pop	{r7, pc}

08005ef8 <LSM303AGR_X_Set_FS_Value>:
 * @param fullScale the full scale value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Set_FS_Value( DrvContextTypeDef *handle, float fullScale )
{
 8005ef8:	b580      	push	{r7, lr}
 8005efa:	b084      	sub	sp, #16
 8005efc:	af00      	add	r7, sp, #0
 8005efe:	6078      	str	r0, [r7, #4]
 8005f00:	ed87 0a00 	vstr	s0, [r7]

  LSM303AGR_ACC_FS_t new_fs;

  new_fs = ( fullScale <= 2.0f ) ? LSM303AGR_ACC_FS_2G
           : ( fullScale <= 4.0f ) ? LSM303AGR_ACC_FS_4G
 8005f04:	edd7 7a00 	vldr	s15, [r7]
 8005f08:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8005f0c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005f10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f14:	d801      	bhi.n	8005f1a <LSM303AGR_X_Set_FS_Value+0x22>
 8005f16:	2300      	movs	r3, #0
 8005f18:	e016      	b.n	8005f48 <LSM303AGR_X_Set_FS_Value+0x50>
 8005f1a:	edd7 7a00 	vldr	s15, [r7]
 8005f1e:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8005f22:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005f26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f2a:	d801      	bhi.n	8005f30 <LSM303AGR_X_Set_FS_Value+0x38>
 8005f2c:	2310      	movs	r3, #16
 8005f2e:	e00b      	b.n	8005f48 <LSM303AGR_X_Set_FS_Value+0x50>
 8005f30:	edd7 7a00 	vldr	s15, [r7]
 8005f34:	eeb2 7a00 	vmov.f32	s14, #32	; 0x41000000  8.0
 8005f38:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005f3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f40:	d801      	bhi.n	8005f46 <LSM303AGR_X_Set_FS_Value+0x4e>
 8005f42:	2320      	movs	r3, #32
 8005f44:	e000      	b.n	8005f48 <LSM303AGR_X_Set_FS_Value+0x50>
 8005f46:	2330      	movs	r3, #48	; 0x30
  new_fs = ( fullScale <= 2.0f ) ? LSM303AGR_ACC_FS_2G
 8005f48:	73fb      	strb	r3, [r7, #15]
           : ( fullScale <= 8.0f ) ? LSM303AGR_ACC_FS_8G
           :                         LSM303AGR_ACC_FS_16G;

  if ( LSM303AGR_ACC_W_FullScale( (void *)handle, new_fs ) == MEMS_ERROR )
 8005f4a:	7bfb      	ldrb	r3, [r7, #15]
 8005f4c:	4619      	mov	r1, r3
 8005f4e:	6878      	ldr	r0, [r7, #4]
 8005f50:	f7ff fa23 	bl	800539a <LSM303AGR_ACC_W_FullScale>
 8005f54:	4603      	mov	r3, r0
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d101      	bne.n	8005f5e <LSM303AGR_X_Set_FS_Value+0x66>
  {
    return COMPONENT_ERROR;
 8005f5a:	2301      	movs	r3, #1
 8005f5c:	e000      	b.n	8005f60 <LSM303AGR_X_Set_FS_Value+0x68>
  }

  return COMPONENT_OK;
 8005f5e:	2300      	movs	r3, #0
}
 8005f60:	4618      	mov	r0, r3
 8005f62:	3710      	adds	r7, #16
 8005f64:	46bd      	mov	sp, r7
 8005f66:	bd80      	pop	{r7, pc}

08005f68 <LSM303AGR_X_Get_Axes_Status>:
 * @param xyz_enabled the pointer to the axes enabled/disabled status
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_Axes_Status( DrvContextTypeDef *handle, uint8_t *xyz_enabled )
{
 8005f68:	b580      	push	{r7, lr}
 8005f6a:	b084      	sub	sp, #16
 8005f6c:	af00      	add	r7, sp, #0
 8005f6e:	6078      	str	r0, [r7, #4]
 8005f70:	6039      	str	r1, [r7, #0]

  LSM303AGR_ACC_XEN_t xStatus;
  LSM303AGR_ACC_YEN_t yStatus;
  LSM303AGR_ACC_ZEN_t zStatus;

  if ( LSM303AGR_ACC_R_XEN( (void *)handle, &xStatus ) == MEMS_ERROR )
 8005f72:	f107 030f 	add.w	r3, r7, #15
 8005f76:	4619      	mov	r1, r3
 8005f78:	6878      	ldr	r0, [r7, #4]
 8005f7a:	f7ff fbf3 	bl	8005764 <LSM303AGR_ACC_R_XEN>
 8005f7e:	4603      	mov	r3, r0
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d101      	bne.n	8005f88 <LSM303AGR_X_Get_Axes_Status+0x20>
  {
    return COMPONENT_ERROR;
 8005f84:	2301      	movs	r3, #1
 8005f86:	e031      	b.n	8005fec <LSM303AGR_X_Get_Axes_Status+0x84>
  }
  if ( LSM303AGR_ACC_R_YEN( (void *)handle, &yStatus ) == MEMS_ERROR )
 8005f88:	f107 030e 	add.w	r3, r7, #14
 8005f8c:	4619      	mov	r1, r3
 8005f8e:	6878      	ldr	r0, [r7, #4]
 8005f90:	f7ff fc31 	bl	80057f6 <LSM303AGR_ACC_R_YEN>
 8005f94:	4603      	mov	r3, r0
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d101      	bne.n	8005f9e <LSM303AGR_X_Get_Axes_Status+0x36>
  {
    return COMPONENT_ERROR;
 8005f9a:	2301      	movs	r3, #1
 8005f9c:	e026      	b.n	8005fec <LSM303AGR_X_Get_Axes_Status+0x84>
  }
  if ( LSM303AGR_ACC_R_ZEN( (void *)handle, &zStatus ) == MEMS_ERROR )
 8005f9e:	f107 030d 	add.w	r3, r7, #13
 8005fa2:	4619      	mov	r1, r3
 8005fa4:	6878      	ldr	r0, [r7, #4]
 8005fa6:	f7ff fc6f 	bl	8005888 <LSM303AGR_ACC_R_ZEN>
 8005faa:	4603      	mov	r3, r0
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d101      	bne.n	8005fb4 <LSM303AGR_X_Get_Axes_Status+0x4c>
  {
    return COMPONENT_ERROR;
 8005fb0:	2301      	movs	r3, #1
 8005fb2:	e01b      	b.n	8005fec <LSM303AGR_X_Get_Axes_Status+0x84>
  }

  xyz_enabled[0] = ( xStatus == LSM303AGR_ACC_XEN_ENABLED ) ? 1 : 0;
 8005fb4:	7bfb      	ldrb	r3, [r7, #15]
 8005fb6:	2b01      	cmp	r3, #1
 8005fb8:	bf0c      	ite	eq
 8005fba:	2301      	moveq	r3, #1
 8005fbc:	2300      	movne	r3, #0
 8005fbe:	b2db      	uxtb	r3, r3
 8005fc0:	461a      	mov	r2, r3
 8005fc2:	683b      	ldr	r3, [r7, #0]
 8005fc4:	701a      	strb	r2, [r3, #0]
  xyz_enabled[1] = ( yStatus == LSM303AGR_ACC_YEN_ENABLED ) ? 1 : 0;
 8005fc6:	7bbb      	ldrb	r3, [r7, #14]
 8005fc8:	2b02      	cmp	r3, #2
 8005fca:	bf0c      	ite	eq
 8005fcc:	2301      	moveq	r3, #1
 8005fce:	2300      	movne	r3, #0
 8005fd0:	b2da      	uxtb	r2, r3
 8005fd2:	683b      	ldr	r3, [r7, #0]
 8005fd4:	3301      	adds	r3, #1
 8005fd6:	701a      	strb	r2, [r3, #0]
  xyz_enabled[2] = ( zStatus == LSM303AGR_ACC_ZEN_ENABLED ) ? 1 : 0;
 8005fd8:	7b7b      	ldrb	r3, [r7, #13]
 8005fda:	2b04      	cmp	r3, #4
 8005fdc:	bf0c      	ite	eq
 8005fde:	2301      	moveq	r3, #1
 8005fe0:	2300      	movne	r3, #0
 8005fe2:	b2da      	uxtb	r2, r3
 8005fe4:	683b      	ldr	r3, [r7, #0]
 8005fe6:	3302      	adds	r3, #2
 8005fe8:	701a      	strb	r2, [r3, #0]

  return COMPONENT_OK;
 8005fea:	2300      	movs	r3, #0
}
 8005fec:	4618      	mov	r0, r3
 8005fee:	3710      	adds	r7, #16
 8005ff0:	46bd      	mov	sp, r7
 8005ff2:	bd80      	pop	{r7, pc}

08005ff4 <LSM303AGR_X_Set_Axes_Status>:
 * @param enable_xyz vector of the axes enabled/disabled status
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Set_Axes_Status( DrvContextTypeDef *handle, uint8_t *enable_xyz )
{
 8005ff4:	b580      	push	{r7, lr}
 8005ff6:	b082      	sub	sp, #8
 8005ff8:	af00      	add	r7, sp, #0
 8005ffa:	6078      	str	r0, [r7, #4]
 8005ffc:	6039      	str	r1, [r7, #0]

  if ( LSM303AGR_ACC_W_XEN( (void *)handle,
                            ( enable_xyz[0] == 1 ) ? LSM303AGR_ACC_XEN_ENABLED : LSM303AGR_ACC_XEN_DISABLED ) == MEMS_ERROR )
 8005ffe:	683b      	ldr	r3, [r7, #0]
 8006000:	781b      	ldrb	r3, [r3, #0]
  if ( LSM303AGR_ACC_W_XEN( (void *)handle,
 8006002:	2b01      	cmp	r3, #1
 8006004:	bf0c      	ite	eq
 8006006:	2301      	moveq	r3, #1
 8006008:	2300      	movne	r3, #0
 800600a:	b2db      	uxtb	r3, r3
 800600c:	4619      	mov	r1, r3
 800600e:	6878      	ldr	r0, [r7, #4]
 8006010:	f7ff fb7b 	bl	800570a <LSM303AGR_ACC_W_XEN>
 8006014:	4603      	mov	r3, r0
 8006016:	2b00      	cmp	r3, #0
 8006018:	d101      	bne.n	800601e <LSM303AGR_X_Set_Axes_Status+0x2a>
  {
    return COMPONENT_ERROR;
 800601a:	2301      	movs	r3, #1
 800601c:	e022      	b.n	8006064 <LSM303AGR_X_Set_Axes_Status+0x70>
  }

  if ( LSM303AGR_ACC_W_YEN ( (void *)handle,
                             ( enable_xyz[1] == 1 ) ? LSM303AGR_ACC_YEN_ENABLED : LSM303AGR_ACC_YEN_DISABLED ) == MEMS_ERROR )
 800601e:	683b      	ldr	r3, [r7, #0]
 8006020:	3301      	adds	r3, #1
 8006022:	781b      	ldrb	r3, [r3, #0]
  if ( LSM303AGR_ACC_W_YEN ( (void *)handle,
 8006024:	2b01      	cmp	r3, #1
 8006026:	d101      	bne.n	800602c <LSM303AGR_X_Set_Axes_Status+0x38>
 8006028:	2302      	movs	r3, #2
 800602a:	e000      	b.n	800602e <LSM303AGR_X_Set_Axes_Status+0x3a>
 800602c:	2300      	movs	r3, #0
 800602e:	4619      	mov	r1, r3
 8006030:	6878      	ldr	r0, [r7, #4]
 8006032:	f7ff fbb3 	bl	800579c <LSM303AGR_ACC_W_YEN>
 8006036:	4603      	mov	r3, r0
 8006038:	2b00      	cmp	r3, #0
 800603a:	d101      	bne.n	8006040 <LSM303AGR_X_Set_Axes_Status+0x4c>
  {
    return COMPONENT_ERROR;
 800603c:	2301      	movs	r3, #1
 800603e:	e011      	b.n	8006064 <LSM303AGR_X_Set_Axes_Status+0x70>
  }

  if ( LSM303AGR_ACC_W_ZEN ( (void *)handle,
                             ( enable_xyz[2] == 1 ) ? LSM303AGR_ACC_ZEN_ENABLED : LSM303AGR_ACC_ZEN_DISABLED ) == MEMS_ERROR )
 8006040:	683b      	ldr	r3, [r7, #0]
 8006042:	3302      	adds	r3, #2
 8006044:	781b      	ldrb	r3, [r3, #0]
  if ( LSM303AGR_ACC_W_ZEN ( (void *)handle,
 8006046:	2b01      	cmp	r3, #1
 8006048:	d101      	bne.n	800604e <LSM303AGR_X_Set_Axes_Status+0x5a>
 800604a:	2304      	movs	r3, #4
 800604c:	e000      	b.n	8006050 <LSM303AGR_X_Set_Axes_Status+0x5c>
 800604e:	2300      	movs	r3, #0
 8006050:	4619      	mov	r1, r3
 8006052:	6878      	ldr	r0, [r7, #4]
 8006054:	f7ff fbeb 	bl	800582e <LSM303AGR_ACC_W_ZEN>
 8006058:	4603      	mov	r3, r0
 800605a:	2b00      	cmp	r3, #0
 800605c:	d101      	bne.n	8006062 <LSM303AGR_X_Set_Axes_Status+0x6e>
  {
    return COMPONENT_ERROR;
 800605e:	2301      	movs	r3, #1
 8006060:	e000      	b.n	8006064 <LSM303AGR_X_Set_Axes_Status+0x70>
  }

  return COMPONENT_OK;
 8006062:	2300      	movs	r3, #0
}
 8006064:	4618      	mov	r0, r3
 8006066:	3708      	adds	r7, #8
 8006068:	46bd      	mov	sp, r7
 800606a:	bd80      	pop	{r7, pc}

0800606c <LSM303AGR_X_Read_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Read_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t *data )
{
 800606c:	b580      	push	{r7, lr}
 800606e:	b084      	sub	sp, #16
 8006070:	af00      	add	r7, sp, #0
 8006072:	60f8      	str	r0, [r7, #12]
 8006074:	460b      	mov	r3, r1
 8006076:	607a      	str	r2, [r7, #4]
 8006078:	72fb      	strb	r3, [r7, #11]

  if ( LSM303AGR_ACC_ReadReg( (void *)handle, reg, data, 1 ) == MEMS_ERROR )
 800607a:	7af9      	ldrb	r1, [r7, #11]
 800607c:	2301      	movs	r3, #1
 800607e:	687a      	ldr	r2, [r7, #4]
 8006080:	68f8      	ldr	r0, [r7, #12]
 8006082:	f7ff f91f 	bl	80052c4 <LSM303AGR_ACC_ReadReg>
 8006086:	4603      	mov	r3, r0
 8006088:	2b00      	cmp	r3, #0
 800608a:	d101      	bne.n	8006090 <LSM303AGR_X_Read_Reg+0x24>
  {
    return COMPONENT_ERROR;
 800608c:	2301      	movs	r3, #1
 800608e:	e000      	b.n	8006092 <LSM303AGR_X_Read_Reg+0x26>
  }

  return COMPONENT_OK;
 8006090:	2300      	movs	r3, #0
}
 8006092:	4618      	mov	r0, r3
 8006094:	3710      	adds	r7, #16
 8006096:	46bd      	mov	sp, r7
 8006098:	bd80      	pop	{r7, pc}

0800609a <LSM303AGR_X_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Write_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t data )
{
 800609a:	b580      	push	{r7, lr}
 800609c:	b082      	sub	sp, #8
 800609e:	af00      	add	r7, sp, #0
 80060a0:	6078      	str	r0, [r7, #4]
 80060a2:	460b      	mov	r3, r1
 80060a4:	70fb      	strb	r3, [r7, #3]
 80060a6:	4613      	mov	r3, r2
 80060a8:	70bb      	strb	r3, [r7, #2]

  if ( LSM303AGR_ACC_WriteReg( (void *)handle, reg, &data, 1 ) == MEMS_ERROR )
 80060aa:	1cba      	adds	r2, r7, #2
 80060ac:	78f9      	ldrb	r1, [r7, #3]
 80060ae:	2301      	movs	r3, #1
 80060b0:	6878      	ldr	r0, [r7, #4]
 80060b2:	f7ff f8e6 	bl	8005282 <LSM303AGR_ACC_WriteReg>
 80060b6:	4603      	mov	r3, r0
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d101      	bne.n	80060c0 <LSM303AGR_X_Write_Reg+0x26>
  {
    return COMPONENT_ERROR;
 80060bc:	2301      	movs	r3, #1
 80060be:	e000      	b.n	80060c2 <LSM303AGR_X_Write_Reg+0x28>
  }

  return COMPONENT_OK;
 80060c0:	2300      	movs	r3, #0
}
 80060c2:	4618      	mov	r0, r3
 80060c4:	3708      	adds	r7, #8
 80060c6:	46bd      	mov	sp, r7
 80060c8:	bd80      	pop	{r7, pc}

080060ca <LSM303AGR_X_Get_DRDY_Status>:
 * @param status the data ready status
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_DRDY_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 80060ca:	b580      	push	{r7, lr}
 80060cc:	b084      	sub	sp, #16
 80060ce:	af00      	add	r7, sp, #0
 80060d0:	6078      	str	r0, [r7, #4]
 80060d2:	6039      	str	r1, [r7, #0]

  LSM303AGR_ACC_XDA_t status_raw;

  if ( LSM303AGR_ACC_R_XDataAvail( (void *)handle, &status_raw ) == MEMS_ERROR )
 80060d4:	f107 030f 	add.w	r3, r7, #15
 80060d8:	4619      	mov	r1, r3
 80060da:	6878      	ldr	r0, [r7, #4]
 80060dc:	f7ff fc28 	bl	8005930 <LSM303AGR_ACC_R_XDataAvail>
 80060e0:	4603      	mov	r3, r0
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d101      	bne.n	80060ea <LSM303AGR_X_Get_DRDY_Status+0x20>
  {
    return COMPONENT_ERROR;
 80060e6:	2301      	movs	r3, #1
 80060e8:	e00f      	b.n	800610a <LSM303AGR_X_Get_DRDY_Status+0x40>
  }

  switch( status_raw )
 80060ea:	7bfb      	ldrb	r3, [r7, #15]
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d005      	beq.n	80060fc <LSM303AGR_X_Get_DRDY_Status+0x32>
 80060f0:	2b01      	cmp	r3, #1
 80060f2:	d107      	bne.n	8006104 <LSM303AGR_X_Get_DRDY_Status+0x3a>
  {
    case LSM303AGR_ACC_XDA_AVAILABLE:
      *status = 1;
 80060f4:	683b      	ldr	r3, [r7, #0]
 80060f6:	2201      	movs	r2, #1
 80060f8:	701a      	strb	r2, [r3, #0]
      break;
 80060fa:	e005      	b.n	8006108 <LSM303AGR_X_Get_DRDY_Status+0x3e>
    case LSM303AGR_ACC_XDA_NOT_AVAILABLE:
      *status = 0;
 80060fc:	683b      	ldr	r3, [r7, #0]
 80060fe:	2200      	movs	r2, #0
 8006100:	701a      	strb	r2, [r3, #0]
      break;
 8006102:	e001      	b.n	8006108 <LSM303AGR_X_Get_DRDY_Status+0x3e>
    default:
      return COMPONENT_ERROR;
 8006104:	2301      	movs	r3, #1
 8006106:	e000      	b.n	800610a <LSM303AGR_X_Get_DRDY_Status+0x40>
  }

  return COMPONENT_OK;
 8006108:	2300      	movs	r3, #0
}
 800610a:	4618      	mov	r0, r3
 800610c:	3710      	adds	r7, #16
 800610e:	46bd      	mov	sp, r7
 8006110:	bd80      	pop	{r7, pc}

08006112 <LSM303AGR_X_Get_Axes_Raw>:
 * @param pData pointer where the raw values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_Axes_Raw(DrvContextTypeDef *handle, int16_t *pData)
{
 8006112:	b580      	push	{r7, lr}
 8006114:	b086      	sub	sp, #24
 8006116:	af00      	add	r7, sp, #0
 8006118:	6078      	str	r0, [r7, #4]
 800611a:	6039      	str	r1, [r7, #0]

  Type3Axis16bit_U raw_data_tmp;
  u8_t shift = 0;
 800611c:	2300      	movs	r3, #0
 800611e:	75fb      	strb	r3, [r7, #23]
  LSM303AGR_ACC_LPEN_t lp;
  LSM303AGR_ACC_HR_t hr;

  /* Determine which operational mode the acc is set */
  if(!LSM303AGR_ACC_R_HiRes( (void *)handle, &hr ))
 8006120:	f107 030e 	add.w	r3, r7, #14
 8006124:	4619      	mov	r1, r3
 8006126:	6878      	ldr	r0, [r7, #4]
 8006128:	f7ff fbe6 	bl	80058f8 <LSM303AGR_ACC_R_HiRes>
 800612c:	4603      	mov	r3, r0
 800612e:	2b00      	cmp	r3, #0
 8006130:	d101      	bne.n	8006136 <LSM303AGR_X_Get_Axes_Raw+0x24>
  {
    return COMPONENT_ERROR;
 8006132:	2301      	movs	r3, #1
 8006134:	e04e      	b.n	80061d4 <LSM303AGR_X_Get_Axes_Raw+0xc2>
  }

  if(!LSM303AGR_ACC_R_LOWPWR_EN( (void *)handle, &lp ))
 8006136:	f107 030f 	add.w	r3, r7, #15
 800613a:	4619      	mov	r1, r3
 800613c:	6878      	ldr	r0, [r7, #4]
 800613e:	f7ff fbbf 	bl	80058c0 <LSM303AGR_ACC_R_LOWPWR_EN>
 8006142:	4603      	mov	r3, r0
 8006144:	2b00      	cmp	r3, #0
 8006146:	d101      	bne.n	800614c <LSM303AGR_X_Get_Axes_Raw+0x3a>
  {
    return COMPONENT_ERROR;
 8006148:	2301      	movs	r3, #1
 800614a:	e043      	b.n	80061d4 <LSM303AGR_X_Get_Axes_Raw+0xc2>
  }

  if (lp == LSM303AGR_ACC_LPEN_ENABLED && hr == LSM303AGR_ACC_HR_DISABLED)
 800614c:	7bfb      	ldrb	r3, [r7, #15]
 800614e:	2b08      	cmp	r3, #8
 8006150:	d105      	bne.n	800615e <LSM303AGR_X_Get_Axes_Raw+0x4c>
 8006152:	7bbb      	ldrb	r3, [r7, #14]
 8006154:	2b00      	cmp	r3, #0
 8006156:	d102      	bne.n	800615e <LSM303AGR_X_Get_Axes_Raw+0x4c>
  {
    /* op mode is LP 8-bit */
    shift = 8;
 8006158:	2308      	movs	r3, #8
 800615a:	75fb      	strb	r3, [r7, #23]
 800615c:	e013      	b.n	8006186 <LSM303AGR_X_Get_Axes_Raw+0x74>
  }
  else if (lp == LSM303AGR_ACC_LPEN_DISABLED && hr == LSM303AGR_ACC_HR_DISABLED)
 800615e:	7bfb      	ldrb	r3, [r7, #15]
 8006160:	2b00      	cmp	r3, #0
 8006162:	d105      	bne.n	8006170 <LSM303AGR_X_Get_Axes_Raw+0x5e>
 8006164:	7bbb      	ldrb	r3, [r7, #14]
 8006166:	2b00      	cmp	r3, #0
 8006168:	d102      	bne.n	8006170 <LSM303AGR_X_Get_Axes_Raw+0x5e>
  {
    /* op mode is Normal 10-bit */
    shift = 6;
 800616a:	2306      	movs	r3, #6
 800616c:	75fb      	strb	r3, [r7, #23]
 800616e:	e00a      	b.n	8006186 <LSM303AGR_X_Get_Axes_Raw+0x74>
  }
  else if (lp == LSM303AGR_ACC_LPEN_DISABLED && hr == LSM303AGR_ACC_HR_ENABLED)
 8006170:	7bfb      	ldrb	r3, [r7, #15]
 8006172:	2b00      	cmp	r3, #0
 8006174:	d105      	bne.n	8006182 <LSM303AGR_X_Get_Axes_Raw+0x70>
 8006176:	7bbb      	ldrb	r3, [r7, #14]
 8006178:	2b08      	cmp	r3, #8
 800617a:	d102      	bne.n	8006182 <LSM303AGR_X_Get_Axes_Raw+0x70>
  {
    /* op mode is HR 12-bit */
    shift = 4;
 800617c:	2304      	movs	r3, #4
 800617e:	75fb      	strb	r3, [r7, #23]
 8006180:	e001      	b.n	8006186 <LSM303AGR_X_Get_Axes_Raw+0x74>
  }
  else
  {
    return COMPONENT_ERROR;
 8006182:	2301      	movs	r3, #1
 8006184:	e026      	b.n	80061d4 <LSM303AGR_X_Get_Axes_Raw+0xc2>
  }

  /* Read output registers from LSM303AGR_ACC_GYRO_OUTX_L_XL to LSM303AGR_ACC_GYRO_OUTZ_H_XL. */
  if (!LSM303AGR_ACC_Get_Raw_Acceleration( (void *)handle, raw_data_tmp.u8bit ))
 8006186:	f107 0310 	add.w	r3, r7, #16
 800618a:	4619      	mov	r1, r3
 800618c:	6878      	ldr	r0, [r7, #4]
 800618e:	f7ff f94d 	bl	800542c <LSM303AGR_ACC_Get_Raw_Acceleration>
 8006192:	4603      	mov	r3, r0
 8006194:	2b00      	cmp	r3, #0
 8006196:	d101      	bne.n	800619c <LSM303AGR_X_Get_Axes_Raw+0x8a>
  {
    return COMPONENT_ERROR;
 8006198:	2301      	movs	r3, #1
 800619a:	e01b      	b.n	80061d4 <LSM303AGR_X_Get_Axes_Raw+0xc2>
  }

  /* Format the data. */
  pData[0] = ( raw_data_tmp.i16bit[0] >> shift );
 800619c:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80061a0:	461a      	mov	r2, r3
 80061a2:	7dfb      	ldrb	r3, [r7, #23]
 80061a4:	fa42 f303 	asr.w	r3, r2, r3
 80061a8:	b21a      	sxth	r2, r3
 80061aa:	683b      	ldr	r3, [r7, #0]
 80061ac:	801a      	strh	r2, [r3, #0]
  pData[1] = ( raw_data_tmp.i16bit[1] >> shift );
 80061ae:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80061b2:	461a      	mov	r2, r3
 80061b4:	7dfb      	ldrb	r3, [r7, #23]
 80061b6:	411a      	asrs	r2, r3
 80061b8:	683b      	ldr	r3, [r7, #0]
 80061ba:	3302      	adds	r3, #2
 80061bc:	b212      	sxth	r2, r2
 80061be:	801a      	strh	r2, [r3, #0]
  pData[2] = ( raw_data_tmp.i16bit[2] >> shift );
 80061c0:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80061c4:	461a      	mov	r2, r3
 80061c6:	7dfb      	ldrb	r3, [r7, #23]
 80061c8:	411a      	asrs	r2, r3
 80061ca:	683b      	ldr	r3, [r7, #0]
 80061cc:	3304      	adds	r3, #4
 80061ce:	b212      	sxth	r2, r2
 80061d0:	801a      	strh	r2, [r3, #0]

  return COMPONENT_OK;
 80061d2:	2300      	movs	r3, #0
}
 80061d4:	4618      	mov	r0, r3
 80061d6:	3718      	adds	r7, #24
 80061d8:	46bd      	mov	sp, r7
 80061da:	bd80      	pop	{r7, pc}

080061dc <LSM303AGR_X_Set_ODR_When_Enabled>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Set_ODR_When_Enabled( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 80061dc:	b580      	push	{r7, lr}
 80061de:	b084      	sub	sp, #16
 80061e0:	af00      	add	r7, sp, #0
 80061e2:	6078      	str	r0, [r7, #4]
 80061e4:	460b      	mov	r3, r1
 80061e6:	70fb      	strb	r3, [r7, #3]
  LSM303AGR_ACC_ODR_t new_odr;

  switch( odr )
 80061e8:	78fb      	ldrb	r3, [r7, #3]
 80061ea:	2b04      	cmp	r3, #4
 80061ec:	d81b      	bhi.n	8006226 <LSM303AGR_X_Set_ODR_When_Enabled+0x4a>
 80061ee:	a201      	add	r2, pc, #4	; (adr r2, 80061f4 <LSM303AGR_X_Set_ODR_When_Enabled+0x18>)
 80061f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061f4:	08006209 	.word	0x08006209
 80061f8:	0800620f 	.word	0x0800620f
 80061fc:	08006215 	.word	0x08006215
 8006200:	0800621b 	.word	0x0800621b
 8006204:	08006221 	.word	0x08006221
  {
    case ODR_LOW:
      new_odr = LSM303AGR_ACC_ODR_DO_1Hz;
 8006208:	2310      	movs	r3, #16
 800620a:	73fb      	strb	r3, [r7, #15]
      break;
 800620c:	e00d      	b.n	800622a <LSM303AGR_X_Set_ODR_When_Enabled+0x4e>
    case ODR_MID_LOW:
      new_odr = LSM303AGR_ACC_ODR_DO_10Hz;
 800620e:	2320      	movs	r3, #32
 8006210:	73fb      	strb	r3, [r7, #15]
      break;
 8006212:	e00a      	b.n	800622a <LSM303AGR_X_Set_ODR_When_Enabled+0x4e>
    case ODR_MID:
      new_odr = LSM303AGR_ACC_ODR_DO_25Hz;
 8006214:	2330      	movs	r3, #48	; 0x30
 8006216:	73fb      	strb	r3, [r7, #15]
      break;
 8006218:	e007      	b.n	800622a <LSM303AGR_X_Set_ODR_When_Enabled+0x4e>
    case ODR_MID_HIGH:
      new_odr = LSM303AGR_ACC_ODR_DO_50Hz;
 800621a:	2340      	movs	r3, #64	; 0x40
 800621c:	73fb      	strb	r3, [r7, #15]
      break;
 800621e:	e004      	b.n	800622a <LSM303AGR_X_Set_ODR_When_Enabled+0x4e>
    case ODR_HIGH:
      new_odr = LSM303AGR_ACC_ODR_DO_100Hz;
 8006220:	2350      	movs	r3, #80	; 0x50
 8006222:	73fb      	strb	r3, [r7, #15]
      break;
 8006224:	e001      	b.n	800622a <LSM303AGR_X_Set_ODR_When_Enabled+0x4e>
    default:
      return COMPONENT_ERROR;
 8006226:	2301      	movs	r3, #1
 8006228:	e00a      	b.n	8006240 <LSM303AGR_X_Set_ODR_When_Enabled+0x64>
  }

  if ( LSM303AGR_ACC_W_ODR( (void *)handle, new_odr ) == MEMS_ERROR )
 800622a:	7bfb      	ldrb	r3, [r7, #15]
 800622c:	4619      	mov	r1, r3
 800622e:	6878      	ldr	r0, [r7, #4]
 8006230:	f7ff fa22 	bl	8005678 <LSM303AGR_ACC_W_ODR>
 8006234:	4603      	mov	r3, r0
 8006236:	2b00      	cmp	r3, #0
 8006238:	d101      	bne.n	800623e <LSM303AGR_X_Set_ODR_When_Enabled+0x62>
  {
    return COMPONENT_ERROR;
 800623a:	2301      	movs	r3, #1
 800623c:	e000      	b.n	8006240 <LSM303AGR_X_Set_ODR_When_Enabled+0x64>
  }

  return COMPONENT_OK;
 800623e:	2300      	movs	r3, #0
}
 8006240:	4618      	mov	r0, r3
 8006242:	3710      	adds	r7, #16
 8006244:	46bd      	mov	sp, r7
 8006246:	bd80      	pop	{r7, pc}

08006248 <LSM303AGR_X_Set_ODR_When_Disabled>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Set_ODR_When_Disabled( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 8006248:	b480      	push	{r7}
 800624a:	b085      	sub	sp, #20
 800624c:	af00      	add	r7, sp, #0
 800624e:	6078      	str	r0, [r7, #4]
 8006250:	460b      	mov	r3, r1
 8006252:	70fb      	strb	r3, [r7, #3]
  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	689b      	ldr	r3, [r3, #8]
 8006258:	60fb      	str	r3, [r7, #12]
  LSM303AGR_X_Data_t *pComponentData = ( LSM303AGR_X_Data_t * )pData->pComponentData;
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	60bb      	str	r3, [r7, #8]

  switch( odr )
 8006260:	78fb      	ldrb	r3, [r7, #3]
 8006262:	2b04      	cmp	r3, #4
 8006264:	d821      	bhi.n	80062aa <LSM303AGR_X_Set_ODR_When_Disabled+0x62>
 8006266:	a201      	add	r2, pc, #4	; (adr r2, 800626c <LSM303AGR_X_Set_ODR_When_Disabled+0x24>)
 8006268:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800626c:	08006281 	.word	0x08006281
 8006270:	0800628b 	.word	0x0800628b
 8006274:	08006293 	.word	0x08006293
 8006278:	0800629b 	.word	0x0800629b
 800627c:	080062a3 	.word	0x080062a3
  {
    case ODR_LOW:
      pComponentData->Previous_ODR = 1.0f;
 8006280:	68bb      	ldr	r3, [r7, #8]
 8006282:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8006286:	601a      	str	r2, [r3, #0]
      break;
 8006288:	e011      	b.n	80062ae <LSM303AGR_X_Set_ODR_When_Disabled+0x66>
    case ODR_MID_LOW:
      pComponentData->Previous_ODR = 10.0f;
 800628a:	68bb      	ldr	r3, [r7, #8]
 800628c:	4a0b      	ldr	r2, [pc, #44]	; (80062bc <LSM303AGR_X_Set_ODR_When_Disabled+0x74>)
 800628e:	601a      	str	r2, [r3, #0]
      break;
 8006290:	e00d      	b.n	80062ae <LSM303AGR_X_Set_ODR_When_Disabled+0x66>
    case ODR_MID:
      pComponentData->Previous_ODR = 25.0f;
 8006292:	68bb      	ldr	r3, [r7, #8]
 8006294:	4a0a      	ldr	r2, [pc, #40]	; (80062c0 <LSM303AGR_X_Set_ODR_When_Disabled+0x78>)
 8006296:	601a      	str	r2, [r3, #0]
      break;
 8006298:	e009      	b.n	80062ae <LSM303AGR_X_Set_ODR_When_Disabled+0x66>
    case ODR_MID_HIGH:
      pComponentData->Previous_ODR = 50.0f;
 800629a:	68bb      	ldr	r3, [r7, #8]
 800629c:	4a09      	ldr	r2, [pc, #36]	; (80062c4 <LSM303AGR_X_Set_ODR_When_Disabled+0x7c>)
 800629e:	601a      	str	r2, [r3, #0]
      break;
 80062a0:	e005      	b.n	80062ae <LSM303AGR_X_Set_ODR_When_Disabled+0x66>
    case ODR_HIGH:
      pComponentData->Previous_ODR = 100.0f;
 80062a2:	68bb      	ldr	r3, [r7, #8]
 80062a4:	4a08      	ldr	r2, [pc, #32]	; (80062c8 <LSM303AGR_X_Set_ODR_When_Disabled+0x80>)
 80062a6:	601a      	str	r2, [r3, #0]
      break;
 80062a8:	e001      	b.n	80062ae <LSM303AGR_X_Set_ODR_When_Disabled+0x66>
    default:
      return COMPONENT_ERROR;
 80062aa:	2301      	movs	r3, #1
 80062ac:	e000      	b.n	80062b0 <LSM303AGR_X_Set_ODR_When_Disabled+0x68>
  }

  return COMPONENT_OK;
 80062ae:	2300      	movs	r3, #0
}
 80062b0:	4618      	mov	r0, r3
 80062b2:	3714      	adds	r7, #20
 80062b4:	46bd      	mov	sp, r7
 80062b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ba:	4770      	bx	lr
 80062bc:	41200000 	.word	0x41200000
 80062c0:	41c80000 	.word	0x41c80000
 80062c4:	42480000 	.word	0x42480000
 80062c8:	42c80000 	.word	0x42c80000

080062cc <LSM303AGR_X_Set_ODR_Value_When_Enabled>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Set_ODR_Value_When_Enabled( DrvContextTypeDef *handle, float odr )
{
 80062cc:	b580      	push	{r7, lr}
 80062ce:	b084      	sub	sp, #16
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	6078      	str	r0, [r7, #4]
 80062d4:	ed87 0a00 	vstr	s0, [r7]

  LSM303AGR_ACC_ODR_t new_odr;

  new_odr = ( odr <=    1.0f ) ? LSM303AGR_ACC_ODR_DO_1Hz
            : ( odr <=   10.0f ) ? LSM303AGR_ACC_ODR_DO_10Hz
 80062d8:	edd7 7a00 	vldr	s15, [r7]
 80062dc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80062e0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80062e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80062e8:	d801      	bhi.n	80062ee <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x22>
 80062ea:	2310      	movs	r3, #16
 80062ec:	e037      	b.n	800635e <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x92>
 80062ee:	edd7 7a00 	vldr	s15, [r7]
 80062f2:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80062f6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80062fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80062fe:	d801      	bhi.n	8006304 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x38>
 8006300:	2320      	movs	r3, #32
 8006302:	e02c      	b.n	800635e <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x92>
 8006304:	edd7 7a00 	vldr	s15, [r7]
 8006308:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 800630c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006310:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006314:	d801      	bhi.n	800631a <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x4e>
 8006316:	2330      	movs	r3, #48	; 0x30
 8006318:	e021      	b.n	800635e <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x92>
 800631a:	edd7 7a00 	vldr	s15, [r7]
 800631e:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8006380 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0xb4>
 8006322:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006326:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800632a:	d801      	bhi.n	8006330 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x64>
 800632c:	2340      	movs	r3, #64	; 0x40
 800632e:	e016      	b.n	800635e <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x92>
 8006330:	edd7 7a00 	vldr	s15, [r7]
 8006334:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8006384 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0xb8>
 8006338:	eef4 7ac7 	vcmpe.f32	s15, s14
 800633c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006340:	d801      	bhi.n	8006346 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x7a>
 8006342:	2350      	movs	r3, #80	; 0x50
 8006344:	e00b      	b.n	800635e <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x92>
 8006346:	edd7 7a00 	vldr	s15, [r7]
 800634a:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8006388 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0xbc>
 800634e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006352:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006356:	d801      	bhi.n	800635c <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x90>
 8006358:	2360      	movs	r3, #96	; 0x60
 800635a:	e000      	b.n	800635e <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x92>
 800635c:	2370      	movs	r3, #112	; 0x70
  new_odr = ( odr <=    1.0f ) ? LSM303AGR_ACC_ODR_DO_1Hz
 800635e:	73fb      	strb	r3, [r7, #15]
            : ( odr <=   50.0f ) ? LSM303AGR_ACC_ODR_DO_50Hz
            : ( odr <=  100.0f ) ? LSM303AGR_ACC_ODR_DO_100Hz
            : ( odr <=  200.0f ) ? LSM303AGR_ACC_ODR_DO_200Hz
            :                      LSM303AGR_ACC_ODR_DO_400Hz;

  if ( LSM303AGR_ACC_W_ODR( (void *)handle, new_odr ) == MEMS_ERROR )
 8006360:	7bfb      	ldrb	r3, [r7, #15]
 8006362:	4619      	mov	r1, r3
 8006364:	6878      	ldr	r0, [r7, #4]
 8006366:	f7ff f987 	bl	8005678 <LSM303AGR_ACC_W_ODR>
 800636a:	4603      	mov	r3, r0
 800636c:	2b00      	cmp	r3, #0
 800636e:	d101      	bne.n	8006374 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0xa8>
  {
    return COMPONENT_ERROR;
 8006370:	2301      	movs	r3, #1
 8006372:	e000      	b.n	8006376 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0xaa>
  }

  return COMPONENT_OK;
 8006374:	2300      	movs	r3, #0
}
 8006376:	4618      	mov	r0, r3
 8006378:	3710      	adds	r7, #16
 800637a:	46bd      	mov	sp, r7
 800637c:	bd80      	pop	{r7, pc}
 800637e:	bf00      	nop
 8006380:	42480000 	.word	0x42480000
 8006384:	42c80000 	.word	0x42c80000
 8006388:	43480000 	.word	0x43480000

0800638c <LSM303AGR_X_Set_ODR_Value_When_Disabled>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Set_ODR_Value_When_Disabled( DrvContextTypeDef *handle, float odr )
{
 800638c:	b480      	push	{r7}
 800638e:	b085      	sub	sp, #20
 8006390:	af00      	add	r7, sp, #0
 8006392:	6078      	str	r0, [r7, #4]
 8006394:	ed87 0a00 	vstr	s0, [r7]

  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	689b      	ldr	r3, [r3, #8]
 800639c:	60fb      	str	r3, [r7, #12]
  LSM303AGR_X_Data_t *pComponentData = ( LSM303AGR_X_Data_t * )pData->pComponentData;
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	60bb      	str	r3, [r7, #8]

  pComponentData->Previous_ODR = ( odr <=    1.0f ) ?  1.0f
                                 : ( odr <=   10.0f ) ? 10.0f
 80063a4:	edd7 7a00 	vldr	s15, [r7]
 80063a8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80063ac:	eef4 7ac7 	vcmpe.f32	s15, s14
 80063b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80063b4:	d802      	bhi.n	80063bc <LSM303AGR_X_Set_ODR_Value_When_Disabled+0x30>
 80063b6:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80063ba:	e037      	b.n	800642c <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xa0>
                                 : ( odr <=   25.0f ) ? 25.0f
 80063bc:	edd7 7a00 	vldr	s15, [r7]
 80063c0:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80063c4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80063c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80063cc:	d801      	bhi.n	80063d2 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0x46>
 80063ce:	4b1c      	ldr	r3, [pc, #112]	; (8006440 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xb4>)
 80063d0:	e02c      	b.n	800642c <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xa0>
                                 : ( odr <=   50.0f ) ? 50.0f
 80063d2:	edd7 7a00 	vldr	s15, [r7]
 80063d6:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 80063da:	eef4 7ac7 	vcmpe.f32	s15, s14
 80063de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80063e2:	d801      	bhi.n	80063e8 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0x5c>
 80063e4:	4b17      	ldr	r3, [pc, #92]	; (8006444 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xb8>)
 80063e6:	e021      	b.n	800642c <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xa0>
                                 : ( odr <=  100.0f ) ? 100.0f
 80063e8:	edd7 7a00 	vldr	s15, [r7]
 80063ec:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8006448 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xbc>
 80063f0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80063f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80063f8:	d801      	bhi.n	80063fe <LSM303AGR_X_Set_ODR_Value_When_Disabled+0x72>
 80063fa:	4b14      	ldr	r3, [pc, #80]	; (800644c <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xc0>)
 80063fc:	e016      	b.n	800642c <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xa0>
                                 : ( odr <=  200.0f ) ? 200.0f
 80063fe:	edd7 7a00 	vldr	s15, [r7]
 8006402:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8006450 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xc4>
 8006406:	eef4 7ac7 	vcmpe.f32	s15, s14
 800640a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800640e:	d801      	bhi.n	8006414 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0x88>
 8006410:	4b10      	ldr	r3, [pc, #64]	; (8006454 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xc8>)
 8006412:	e00b      	b.n	800642c <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xa0>
                                 :                      400.0f;
 8006414:	edd7 7a00 	vldr	s15, [r7]
 8006418:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8006458 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xcc>
 800641c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006420:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006424:	d801      	bhi.n	800642a <LSM303AGR_X_Set_ODR_Value_When_Disabled+0x9e>
 8006426:	4b0d      	ldr	r3, [pc, #52]	; (800645c <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xd0>)
 8006428:	e000      	b.n	800642c <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xa0>
 800642a:	4b0d      	ldr	r3, [pc, #52]	; (8006460 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xd4>)
  pComponentData->Previous_ODR = ( odr <=    1.0f ) ?  1.0f
 800642c:	68ba      	ldr	r2, [r7, #8]
 800642e:	6013      	str	r3, [r2, #0]

  return COMPONENT_OK;
 8006430:	2300      	movs	r3, #0
}
 8006432:	4618      	mov	r0, r3
 8006434:	3714      	adds	r7, #20
 8006436:	46bd      	mov	sp, r7
 8006438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800643c:	4770      	bx	lr
 800643e:	bf00      	nop
 8006440:	41200000 	.word	0x41200000
 8006444:	41c80000 	.word	0x41c80000
 8006448:	42480000 	.word	0x42480000
 800644c:	42480000 	.word	0x42480000
 8006450:	42c80000 	.word	0x42c80000
 8006454:	42c80000 	.word	0x42c80000
 8006458:	43480000 	.word	0x43480000
 800645c:	43480000 	.word	0x43480000
 8006460:	43c80000 	.word	0x43c80000

08006464 <LSM303AGR_X_Get_Sensitivity_Normal_Mode>:
 * @param sensitivity pointer where the sensitivity value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_Sensitivity_Normal_Mode( DrvContextTypeDef *handle, float *sensitivity )
{
 8006464:	b580      	push	{r7, lr}
 8006466:	b084      	sub	sp, #16
 8006468:	af00      	add	r7, sp, #0
 800646a:	6078      	str	r0, [r7, #4]
 800646c:	6039      	str	r1, [r7, #0]

  LSM303AGR_ACC_FS_t fullScale;

  /* Read actual full scale selection from sensor. */
  if ( LSM303AGR_ACC_R_FullScale( (void *)handle, &fullScale ) == MEMS_ERROR )
 800646e:	f107 030f 	add.w	r3, r7, #15
 8006472:	4619      	mov	r1, r3
 8006474:	6878      	ldr	r0, [r7, #4]
 8006476:	f7fe ffbd 	bl	80053f4 <LSM303AGR_ACC_R_FullScale>
 800647a:	4603      	mov	r3, r0
 800647c:	2b00      	cmp	r3, #0
 800647e:	d101      	bne.n	8006484 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x20>
  {
    return COMPONENT_ERROR;
 8006480:	2301      	movs	r3, #1
 8006482:	e023      	b.n	80064cc <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x68>
  }

  /* Store the sensitivity based on actual full scale. */
  switch( fullScale )
 8006484:	7bfb      	ldrb	r3, [r7, #15]
 8006486:	2b30      	cmp	r3, #48	; 0x30
 8006488:	d016      	beq.n	80064b8 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x54>
 800648a:	2b30      	cmp	r3, #48	; 0x30
 800648c:	dc18      	bgt.n	80064c0 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x5c>
 800648e:	2b20      	cmp	r3, #32
 8006490:	d00e      	beq.n	80064b0 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x4c>
 8006492:	2b20      	cmp	r3, #32
 8006494:	dc14      	bgt.n	80064c0 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x5c>
 8006496:	2b00      	cmp	r3, #0
 8006498:	d002      	beq.n	80064a0 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x3c>
 800649a:	2b10      	cmp	r3, #16
 800649c:	d004      	beq.n	80064a8 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x44>
 800649e:	e00f      	b.n	80064c0 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x5c>
  {
    case LSM303AGR_ACC_FS_2G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_2G_NORMAL_MODE;
 80064a0:	683b      	ldr	r3, [r7, #0]
 80064a2:	4a0c      	ldr	r2, [pc, #48]	; (80064d4 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x70>)
 80064a4:	601a      	str	r2, [r3, #0]
      break;
 80064a6:	e010      	b.n	80064ca <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x66>
    case LSM303AGR_ACC_FS_4G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_4G_NORMAL_MODE;
 80064a8:	683b      	ldr	r3, [r7, #0]
 80064aa:	4a0b      	ldr	r2, [pc, #44]	; (80064d8 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x74>)
 80064ac:	601a      	str	r2, [r3, #0]
      break;
 80064ae:	e00c      	b.n	80064ca <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x66>
    case LSM303AGR_ACC_FS_8G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_8G_NORMAL_MODE;
 80064b0:	683b      	ldr	r3, [r7, #0]
 80064b2:	4a0a      	ldr	r2, [pc, #40]	; (80064dc <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x78>)
 80064b4:	601a      	str	r2, [r3, #0]
      break;
 80064b6:	e008      	b.n	80064ca <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x66>
    case LSM303AGR_ACC_FS_16G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_16G_NORMAL_MODE;
 80064b8:	683b      	ldr	r3, [r7, #0]
 80064ba:	4a09      	ldr	r2, [pc, #36]	; (80064e0 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x7c>)
 80064bc:	601a      	str	r2, [r3, #0]
      break;
 80064be:	e004      	b.n	80064ca <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x66>
    default:
      *sensitivity = -1.0f;
 80064c0:	683b      	ldr	r3, [r7, #0]
 80064c2:	4a08      	ldr	r2, [pc, #32]	; (80064e4 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x80>)
 80064c4:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 80064c6:	2301      	movs	r3, #1
 80064c8:	e000      	b.n	80064cc <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x68>
  }

  return COMPONENT_OK;
 80064ca:	2300      	movs	r3, #0
}
 80064cc:	4618      	mov	r0, r3
 80064ce:	3710      	adds	r7, #16
 80064d0:	46bd      	mov	sp, r7
 80064d2:	bd80      	pop	{r7, pc}
 80064d4:	4079999a 	.word	0x4079999a
 80064d8:	40fa3d71 	.word	0x40fa3d71
 80064dc:	417a147b 	.word	0x417a147b
 80064e0:	423b999a 	.word	0x423b999a
 80064e4:	bf800000 	.word	0xbf800000

080064e8 <LSM303AGR_X_Get_Sensitivity_LP_Mode>:
 * @param sensitivity pointer where the sensitivity value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_Sensitivity_LP_Mode( DrvContextTypeDef *handle, float *sensitivity )
{
 80064e8:	b580      	push	{r7, lr}
 80064ea:	b084      	sub	sp, #16
 80064ec:	af00      	add	r7, sp, #0
 80064ee:	6078      	str	r0, [r7, #4]
 80064f0:	6039      	str	r1, [r7, #0]
  LSM303AGR_ACC_FS_t fullScale;

  /* Read actual full scale selection from sensor. */
  if ( LSM303AGR_ACC_R_FullScale( (void *)handle, &fullScale ) == MEMS_ERROR )
 80064f2:	f107 030f 	add.w	r3, r7, #15
 80064f6:	4619      	mov	r1, r3
 80064f8:	6878      	ldr	r0, [r7, #4]
 80064fa:	f7fe ff7b 	bl	80053f4 <LSM303AGR_ACC_R_FullScale>
 80064fe:	4603      	mov	r3, r0
 8006500:	2b00      	cmp	r3, #0
 8006502:	d101      	bne.n	8006508 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x20>
  {
    return COMPONENT_ERROR;
 8006504:	2301      	movs	r3, #1
 8006506:	e023      	b.n	8006550 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x68>
  }

  /* Store the sensitivity based on actual full scale. */
  switch( fullScale )
 8006508:	7bfb      	ldrb	r3, [r7, #15]
 800650a:	2b30      	cmp	r3, #48	; 0x30
 800650c:	d016      	beq.n	800653c <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x54>
 800650e:	2b30      	cmp	r3, #48	; 0x30
 8006510:	dc18      	bgt.n	8006544 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x5c>
 8006512:	2b20      	cmp	r3, #32
 8006514:	d00e      	beq.n	8006534 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x4c>
 8006516:	2b20      	cmp	r3, #32
 8006518:	dc14      	bgt.n	8006544 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x5c>
 800651a:	2b00      	cmp	r3, #0
 800651c:	d002      	beq.n	8006524 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x3c>
 800651e:	2b10      	cmp	r3, #16
 8006520:	d004      	beq.n	800652c <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x44>
 8006522:	e00f      	b.n	8006544 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x5c>
  {
    case LSM303AGR_ACC_FS_2G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_2G_LOW_POWER_MODE;
 8006524:	683b      	ldr	r3, [r7, #0]
 8006526:	4a0c      	ldr	r2, [pc, #48]	; (8006558 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x70>)
 8006528:	601a      	str	r2, [r3, #0]
      break;
 800652a:	e010      	b.n	800654e <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x66>
    case LSM303AGR_ACC_FS_4G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_4G_LOW_POWER_MODE;
 800652c:	683b      	ldr	r3, [r7, #0]
 800652e:	4a0b      	ldr	r2, [pc, #44]	; (800655c <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x74>)
 8006530:	601a      	str	r2, [r3, #0]
      break;
 8006532:	e00c      	b.n	800654e <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x66>
    case LSM303AGR_ACC_FS_8G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_8G_LOW_POWER_MODE;
 8006534:	683b      	ldr	r3, [r7, #0]
 8006536:	4a0a      	ldr	r2, [pc, #40]	; (8006560 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x78>)
 8006538:	601a      	str	r2, [r3, #0]
      break;
 800653a:	e008      	b.n	800654e <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x66>
    case LSM303AGR_ACC_FS_16G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_16G_LOW_POWER_MODE;
 800653c:	683b      	ldr	r3, [r7, #0]
 800653e:	4a09      	ldr	r2, [pc, #36]	; (8006564 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x7c>)
 8006540:	601a      	str	r2, [r3, #0]
      break;
 8006542:	e004      	b.n	800654e <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x66>
    default:
      *sensitivity = -1.0f;
 8006544:	683b      	ldr	r3, [r7, #0]
 8006546:	4a08      	ldr	r2, [pc, #32]	; (8006568 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x80>)
 8006548:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 800654a:	2301      	movs	r3, #1
 800654c:	e000      	b.n	8006550 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x68>
  }

  return COMPONENT_OK;
 800654e:	2300      	movs	r3, #0
}
 8006550:	4618      	mov	r0, r3
 8006552:	3710      	adds	r7, #16
 8006554:	46bd      	mov	sp, r7
 8006556:	bd80      	pop	{r7, pc}
 8006558:	417a147b 	.word	0x417a147b
 800655c:	41fa147b 	.word	0x41fa147b
 8006560:	427a147b 	.word	0x427a147b
 8006564:	433b947b 	.word	0x433b947b
 8006568:	bf800000 	.word	0xbf800000

0800656c <LSM303AGR_X_Get_Sensitivity_HR_Mode>:
 * @param sensitivity pointer where the sensitivity value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_Sensitivity_HR_Mode( DrvContextTypeDef *handle, float *sensitivity )
{
 800656c:	b580      	push	{r7, lr}
 800656e:	b084      	sub	sp, #16
 8006570:	af00      	add	r7, sp, #0
 8006572:	6078      	str	r0, [r7, #4]
 8006574:	6039      	str	r1, [r7, #0]
  LSM303AGR_ACC_FS_t fullScale;

  /* Read actual full scale selection from sensor. */
  if ( LSM303AGR_ACC_R_FullScale( (void *)handle, &fullScale ) == MEMS_ERROR )
 8006576:	f107 030f 	add.w	r3, r7, #15
 800657a:	4619      	mov	r1, r3
 800657c:	6878      	ldr	r0, [r7, #4]
 800657e:	f7fe ff39 	bl	80053f4 <LSM303AGR_ACC_R_FullScale>
 8006582:	4603      	mov	r3, r0
 8006584:	2b00      	cmp	r3, #0
 8006586:	d101      	bne.n	800658c <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x20>
  {
    return COMPONENT_ERROR;
 8006588:	2301      	movs	r3, #1
 800658a:	e023      	b.n	80065d4 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x68>
  }

  /* Store the sensitivity based on actual full scale. */
  switch( fullScale )
 800658c:	7bfb      	ldrb	r3, [r7, #15]
 800658e:	2b30      	cmp	r3, #48	; 0x30
 8006590:	d016      	beq.n	80065c0 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x54>
 8006592:	2b30      	cmp	r3, #48	; 0x30
 8006594:	dc18      	bgt.n	80065c8 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x5c>
 8006596:	2b20      	cmp	r3, #32
 8006598:	d00e      	beq.n	80065b8 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x4c>
 800659a:	2b20      	cmp	r3, #32
 800659c:	dc14      	bgt.n	80065c8 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x5c>
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d002      	beq.n	80065a8 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x3c>
 80065a2:	2b10      	cmp	r3, #16
 80065a4:	d004      	beq.n	80065b0 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x44>
 80065a6:	e00f      	b.n	80065c8 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x5c>
  {
    case LSM303AGR_ACC_FS_2G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_2G_HIGH_RESOLUTION_MODE;
 80065a8:	683b      	ldr	r3, [r7, #0]
 80065aa:	4a0c      	ldr	r2, [pc, #48]	; (80065dc <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x70>)
 80065ac:	601a      	str	r2, [r3, #0]
      break;
 80065ae:	e010      	b.n	80065d2 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x66>
    case LSM303AGR_ACC_FS_4G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_4G_HIGH_RESOLUTION_MODE;
 80065b0:	683b      	ldr	r3, [r7, #0]
 80065b2:	4a0b      	ldr	r2, [pc, #44]	; (80065e0 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x74>)
 80065b4:	601a      	str	r2, [r3, #0]
      break;
 80065b6:	e00c      	b.n	80065d2 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x66>
    case LSM303AGR_ACC_FS_8G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_8G_HIGH_RESOLUTION_MODE;
 80065b8:	683b      	ldr	r3, [r7, #0]
 80065ba:	4a0a      	ldr	r2, [pc, #40]	; (80065e4 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x78>)
 80065bc:	601a      	str	r2, [r3, #0]
      break;
 80065be:	e008      	b.n	80065d2 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x66>
    case LSM303AGR_ACC_FS_16G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_16G_HIGH_RESOLUTION_MODE;
 80065c0:	683b      	ldr	r3, [r7, #0]
 80065c2:	4a09      	ldr	r2, [pc, #36]	; (80065e8 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x7c>)
 80065c4:	601a      	str	r2, [r3, #0]
      break;
 80065c6:	e004      	b.n	80065d2 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x66>
    default:
      *sensitivity = -1.0f;
 80065c8:	683b      	ldr	r3, [r7, #0]
 80065ca:	4a08      	ldr	r2, [pc, #32]	; (80065ec <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x80>)
 80065cc:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 80065ce:	2301      	movs	r3, #1
 80065d0:	e000      	b.n	80065d4 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x68>
  }

  return COMPONENT_OK;
 80065d2:	2300      	movs	r3, #0
}
 80065d4:	4618      	mov	r0, r3
 80065d6:	3710      	adds	r7, #16
 80065d8:	46bd      	mov	sp, r7
 80065da:	bd80      	pop	{r7, pc}
 80065dc:	3f7ae148 	.word	0x3f7ae148
 80065e0:	3ff9999a 	.word	0x3ff9999a
 80065e4:	4079999a 	.word	0x4079999a
 80065e8:	413b851f 	.word	0x413b851f
 80065ec:	bf800000 	.word	0xbf800000

080065f0 <LSM6DSL_ACC_GYRO_ReadReg>:
* Input       : Register Address, length of buffer
* Output      : Data REad
* Return      : None
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_ReadReg(void *handle, u8_t Reg, u8_t* Data, u16_t len)
{
 80065f0:	b580      	push	{r7, lr}
 80065f2:	b084      	sub	sp, #16
 80065f4:	af00      	add	r7, sp, #0
 80065f6:	60f8      	str	r0, [r7, #12]
 80065f8:	607a      	str	r2, [r7, #4]
 80065fa:	461a      	mov	r2, r3
 80065fc:	460b      	mov	r3, r1
 80065fe:	72fb      	strb	r3, [r7, #11]
 8006600:	4613      	mov	r3, r2
 8006602:	813b      	strh	r3, [r7, #8]
  if (Sensor_IO_Read(handle, Reg, Data, len))
 8006604:	893b      	ldrh	r3, [r7, #8]
 8006606:	7af9      	ldrb	r1, [r7, #11]
 8006608:	687a      	ldr	r2, [r7, #4]
 800660a:	68f8      	ldr	r0, [r7, #12]
 800660c:	f7fc f967 	bl	80028de <Sensor_IO_Read>
 8006610:	4603      	mov	r3, r0
 8006612:	2b00      	cmp	r3, #0
 8006614:	d001      	beq.n	800661a <LSM6DSL_ACC_GYRO_ReadReg+0x2a>
  {
    return MEMS_ERROR;
 8006616:	2300      	movs	r3, #0
 8006618:	e000      	b.n	800661c <LSM6DSL_ACC_GYRO_ReadReg+0x2c>
  }
  else
  {
    return MEMS_SUCCESS;
 800661a:	2301      	movs	r3, #1
  }
}
 800661c:	4618      	mov	r0, r3
 800661e:	3710      	adds	r7, #16
 8006620:	46bd      	mov	sp, r7
 8006622:	bd80      	pop	{r7, pc}

08006624 <LSM6DSL_ACC_GYRO_WriteReg>:
* Input       : Register Address, Data to be written, length of buffer
* Output      : None
* Return      : None
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_WriteReg(void *handle, u8_t Reg, u8_t *Data, u16_t len)
{
 8006624:	b580      	push	{r7, lr}
 8006626:	b084      	sub	sp, #16
 8006628:	af00      	add	r7, sp, #0
 800662a:	60f8      	str	r0, [r7, #12]
 800662c:	607a      	str	r2, [r7, #4]
 800662e:	461a      	mov	r2, r3
 8006630:	460b      	mov	r3, r1
 8006632:	72fb      	strb	r3, [r7, #11]
 8006634:	4613      	mov	r3, r2
 8006636:	813b      	strh	r3, [r7, #8]
  if (Sensor_IO_Write(handle, Reg, Data, len))
 8006638:	893b      	ldrh	r3, [r7, #8]
 800663a:	7af9      	ldrb	r1, [r7, #11]
 800663c:	687a      	ldr	r2, [r7, #4]
 800663e:	68f8      	ldr	r0, [r7, #12]
 8006640:	f7fc f938 	bl	80028b4 <Sensor_IO_Write>
 8006644:	4603      	mov	r3, r0
 8006646:	2b00      	cmp	r3, #0
 8006648:	d001      	beq.n	800664e <LSM6DSL_ACC_GYRO_WriteReg+0x2a>
  {
    return MEMS_ERROR;
 800664a:	2300      	movs	r3, #0
 800664c:	e000      	b.n	8006650 <LSM6DSL_ACC_GYRO_WriteReg+0x2c>
  }
  else
  {
    return MEMS_SUCCESS;
 800664e:	2301      	movs	r3, #1
  }
}
 8006650:	4618      	mov	r0, r3
 8006652:	3710      	adds	r7, #16
 8006654:	46bd      	mov	sp, r7
 8006656:	bd80      	pop	{r7, pc}

08006658 <LSM6DSL_ACC_GYRO_R_WHO_AM_I>:
* Input          : Pointer to u8_t
* Output         : Status of WHO_AM_I_BIT
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_WHO_AM_I(void *handle, u8_t *value)
{
 8006658:	b580      	push	{r7, lr}
 800665a:	b082      	sub	sp, #8
 800665c:	af00      	add	r7, sp, #0
 800665e:	6078      	str	r0, [r7, #4]
 8006660:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_WHO_AM_I_REG, (u8_t *)value, 1))
 8006662:	2301      	movs	r3, #1
 8006664:	683a      	ldr	r2, [r7, #0]
 8006666:	210f      	movs	r1, #15
 8006668:	6878      	ldr	r0, [r7, #4]
 800666a:	f7ff ffc1 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 800666e:	4603      	mov	r3, r0
 8006670:	2b00      	cmp	r3, #0
 8006672:	d101      	bne.n	8006678 <LSM6DSL_ACC_GYRO_R_WHO_AM_I+0x20>
    return MEMS_ERROR;
 8006674:	2300      	movs	r3, #0
 8006676:	e008      	b.n	800668a <LSM6DSL_ACC_GYRO_R_WHO_AM_I+0x32>

  *value &= LSM6DSL_ACC_GYRO_WHO_AM_I_BIT_MASK; //coerce
 8006678:	683b      	ldr	r3, [r7, #0]
 800667a:	781a      	ldrb	r2, [r3, #0]
 800667c:	683b      	ldr	r3, [r7, #0]
 800667e:	701a      	strb	r2, [r3, #0]
  *value = *value >> LSM6DSL_ACC_GYRO_WHO_AM_I_BIT_POSITION; //mask
 8006680:	683b      	ldr	r3, [r7, #0]
 8006682:	781a      	ldrb	r2, [r3, #0]
 8006684:	683b      	ldr	r3, [r7, #0]
 8006686:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8006688:	2301      	movs	r3, #1
}
 800668a:	4618      	mov	r0, r3
 800668c:	3708      	adds	r7, #8
 800668e:	46bd      	mov	sp, r7
 8006690:	bd80      	pop	{r7, pc}

08006692 <LSM6DSL_ACC_GYRO_W_BDU>:
* Input          : LSM6DSL_ACC_GYRO_BDU_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_BDU(void *handle, LSM6DSL_ACC_GYRO_BDU_t newValue)
{
 8006692:	b580      	push	{r7, lr}
 8006694:	b084      	sub	sp, #16
 8006696:	af00      	add	r7, sp, #0
 8006698:	6078      	str	r0, [r7, #4]
 800669a:	460b      	mov	r3, r1
 800669c:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL3_C, &value, 1))
 800669e:	f107 020f 	add.w	r2, r7, #15
 80066a2:	2301      	movs	r3, #1
 80066a4:	2112      	movs	r1, #18
 80066a6:	6878      	ldr	r0, [r7, #4]
 80066a8:	f7ff ffa2 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 80066ac:	4603      	mov	r3, r0
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d101      	bne.n	80066b6 <LSM6DSL_ACC_GYRO_W_BDU+0x24>
    return MEMS_ERROR;
 80066b2:	2300      	movs	r3, #0
 80066b4:	e016      	b.n	80066e4 <LSM6DSL_ACC_GYRO_W_BDU+0x52>

  value &= ~LSM6DSL_ACC_GYRO_BDU_MASK;
 80066b6:	7bfb      	ldrb	r3, [r7, #15]
 80066b8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80066bc:	b2db      	uxtb	r3, r3
 80066be:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 80066c0:	7bfa      	ldrb	r2, [r7, #15]
 80066c2:	78fb      	ldrb	r3, [r7, #3]
 80066c4:	4313      	orrs	r3, r2
 80066c6:	b2db      	uxtb	r3, r3
 80066c8:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL3_C, &value, 1) )
 80066ca:	f107 020f 	add.w	r2, r7, #15
 80066ce:	2301      	movs	r3, #1
 80066d0:	2112      	movs	r1, #18
 80066d2:	6878      	ldr	r0, [r7, #4]
 80066d4:	f7ff ffa6 	bl	8006624 <LSM6DSL_ACC_GYRO_WriteReg>
 80066d8:	4603      	mov	r3, r0
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d101      	bne.n	80066e2 <LSM6DSL_ACC_GYRO_W_BDU+0x50>
    return MEMS_ERROR;
 80066de:	2300      	movs	r3, #0
 80066e0:	e000      	b.n	80066e4 <LSM6DSL_ACC_GYRO_W_BDU+0x52>

  return MEMS_SUCCESS;
 80066e2:	2301      	movs	r3, #1
}
 80066e4:	4618      	mov	r0, r3
 80066e6:	3710      	adds	r7, #16
 80066e8:	46bd      	mov	sp, r7
 80066ea:	bd80      	pop	{r7, pc}

080066ec <LSM6DSL_ACC_GYRO_W_FS_XL>:
* Input          : LSM6DSL_ACC_GYRO_FS_XL_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_FS_XL(void *handle, LSM6DSL_ACC_GYRO_FS_XL_t newValue)
{
 80066ec:	b580      	push	{r7, lr}
 80066ee:	b084      	sub	sp, #16
 80066f0:	af00      	add	r7, sp, #0
 80066f2:	6078      	str	r0, [r7, #4]
 80066f4:	460b      	mov	r3, r1
 80066f6:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL1_XL, &value, 1))
 80066f8:	f107 020f 	add.w	r2, r7, #15
 80066fc:	2301      	movs	r3, #1
 80066fe:	2110      	movs	r1, #16
 8006700:	6878      	ldr	r0, [r7, #4]
 8006702:	f7ff ff75 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 8006706:	4603      	mov	r3, r0
 8006708:	2b00      	cmp	r3, #0
 800670a:	d101      	bne.n	8006710 <LSM6DSL_ACC_GYRO_W_FS_XL+0x24>
    return MEMS_ERROR;
 800670c:	2300      	movs	r3, #0
 800670e:	e016      	b.n	800673e <LSM6DSL_ACC_GYRO_W_FS_XL+0x52>

  value &= ~LSM6DSL_ACC_GYRO_FS_XL_MASK;
 8006710:	7bfb      	ldrb	r3, [r7, #15]
 8006712:	f023 030c 	bic.w	r3, r3, #12
 8006716:	b2db      	uxtb	r3, r3
 8006718:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800671a:	7bfa      	ldrb	r2, [r7, #15]
 800671c:	78fb      	ldrb	r3, [r7, #3]
 800671e:	4313      	orrs	r3, r2
 8006720:	b2db      	uxtb	r3, r3
 8006722:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL1_XL, &value, 1) )
 8006724:	f107 020f 	add.w	r2, r7, #15
 8006728:	2301      	movs	r3, #1
 800672a:	2110      	movs	r1, #16
 800672c:	6878      	ldr	r0, [r7, #4]
 800672e:	f7ff ff79 	bl	8006624 <LSM6DSL_ACC_GYRO_WriteReg>
 8006732:	4603      	mov	r3, r0
 8006734:	2b00      	cmp	r3, #0
 8006736:	d101      	bne.n	800673c <LSM6DSL_ACC_GYRO_W_FS_XL+0x50>
    return MEMS_ERROR;
 8006738:	2300      	movs	r3, #0
 800673a:	e000      	b.n	800673e <LSM6DSL_ACC_GYRO_W_FS_XL+0x52>

  return MEMS_SUCCESS;
 800673c:	2301      	movs	r3, #1
}
 800673e:	4618      	mov	r0, r3
 8006740:	3710      	adds	r7, #16
 8006742:	46bd      	mov	sp, r7
 8006744:	bd80      	pop	{r7, pc}

08006746 <LSM6DSL_ACC_GYRO_R_FS_XL>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_FS_XL_t
* Output         : Status of FS_XL see LSM6DSL_ACC_GYRO_FS_XL_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_FS_XL(void *handle, LSM6DSL_ACC_GYRO_FS_XL_t *value)
{
 8006746:	b580      	push	{r7, lr}
 8006748:	b082      	sub	sp, #8
 800674a:	af00      	add	r7, sp, #0
 800674c:	6078      	str	r0, [r7, #4]
 800674e:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL1_XL, (u8_t *)value, 1))
 8006750:	2301      	movs	r3, #1
 8006752:	683a      	ldr	r2, [r7, #0]
 8006754:	2110      	movs	r1, #16
 8006756:	6878      	ldr	r0, [r7, #4]
 8006758:	f7ff ff4a 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 800675c:	4603      	mov	r3, r0
 800675e:	2b00      	cmp	r3, #0
 8006760:	d101      	bne.n	8006766 <LSM6DSL_ACC_GYRO_R_FS_XL+0x20>
    return MEMS_ERROR;
 8006762:	2300      	movs	r3, #0
 8006764:	e007      	b.n	8006776 <LSM6DSL_ACC_GYRO_R_FS_XL+0x30>

  *value &= LSM6DSL_ACC_GYRO_FS_XL_MASK; //mask
 8006766:	683b      	ldr	r3, [r7, #0]
 8006768:	781b      	ldrb	r3, [r3, #0]
 800676a:	f003 030c 	and.w	r3, r3, #12
 800676e:	b2da      	uxtb	r2, r3
 8006770:	683b      	ldr	r3, [r7, #0]
 8006772:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8006774:	2301      	movs	r3, #1
}
 8006776:	4618      	mov	r0, r3
 8006778:	3708      	adds	r7, #8
 800677a:	46bd      	mov	sp, r7
 800677c:	bd80      	pop	{r7, pc}

0800677e <LSM6DSL_ACC_GYRO_GetRawAccData>:
* Input          : pointer to [u8_t]
* Output         : GetAccData buffer u8_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_GetRawAccData(void *handle, u8_t *buff)
{
 800677e:	b580      	push	{r7, lr}
 8006780:	b084      	sub	sp, #16
 8006782:	af00      	add	r7, sp, #0
 8006784:	6078      	str	r0, [r7, #4]
 8006786:	6039      	str	r1, [r7, #0]
  u8_t i, j, k;
  u8_t numberOfByteForDimension;

  numberOfByteForDimension = 6 / 3;
 8006788:	2302      	movs	r3, #2
 800678a:	733b      	strb	r3, [r7, #12]

  k = 0;
 800678c:	2300      	movs	r3, #0
 800678e:	737b      	strb	r3, [r7, #13]
  for (i = 0; i < 3; i++ )
 8006790:	2300      	movs	r3, #0
 8006792:	73fb      	strb	r3, [r7, #15]
 8006794:	e01e      	b.n	80067d4 <LSM6DSL_ACC_GYRO_GetRawAccData+0x56>
  {
    for (j = 0; j < numberOfByteForDimension; j++ )
 8006796:	2300      	movs	r3, #0
 8006798:	73bb      	strb	r3, [r7, #14]
 800679a:	e014      	b.n	80067c6 <LSM6DSL_ACC_GYRO_GetRawAccData+0x48>
    {
      if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_OUTX_L_XL + k, &buff[k], 1))
 800679c:	7b7b      	ldrb	r3, [r7, #13]
 800679e:	3328      	adds	r3, #40	; 0x28
 80067a0:	b2d9      	uxtb	r1, r3
 80067a2:	7b7b      	ldrb	r3, [r7, #13]
 80067a4:	683a      	ldr	r2, [r7, #0]
 80067a6:	441a      	add	r2, r3
 80067a8:	2301      	movs	r3, #1
 80067aa:	6878      	ldr	r0, [r7, #4]
 80067ac:	f7ff ff20 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 80067b0:	4603      	mov	r3, r0
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d101      	bne.n	80067ba <LSM6DSL_ACC_GYRO_GetRawAccData+0x3c>
        return MEMS_ERROR;
 80067b6:	2300      	movs	r3, #0
 80067b8:	e010      	b.n	80067dc <LSM6DSL_ACC_GYRO_GetRawAccData+0x5e>
      k++;
 80067ba:	7b7b      	ldrb	r3, [r7, #13]
 80067bc:	3301      	adds	r3, #1
 80067be:	737b      	strb	r3, [r7, #13]
    for (j = 0; j < numberOfByteForDimension; j++ )
 80067c0:	7bbb      	ldrb	r3, [r7, #14]
 80067c2:	3301      	adds	r3, #1
 80067c4:	73bb      	strb	r3, [r7, #14]
 80067c6:	7bba      	ldrb	r2, [r7, #14]
 80067c8:	7b3b      	ldrb	r3, [r7, #12]
 80067ca:	429a      	cmp	r2, r3
 80067cc:	d3e6      	bcc.n	800679c <LSM6DSL_ACC_GYRO_GetRawAccData+0x1e>
  for (i = 0; i < 3; i++ )
 80067ce:	7bfb      	ldrb	r3, [r7, #15]
 80067d0:	3301      	adds	r3, #1
 80067d2:	73fb      	strb	r3, [r7, #15]
 80067d4:	7bfb      	ldrb	r3, [r7, #15]
 80067d6:	2b02      	cmp	r3, #2
 80067d8:	d9dd      	bls.n	8006796 <LSM6DSL_ACC_GYRO_GetRawAccData+0x18>
    }
  }

  return MEMS_SUCCESS;
 80067da:	2301      	movs	r3, #1
}
 80067dc:	4618      	mov	r0, r3
 80067de:	3710      	adds	r7, #16
 80067e0:	46bd      	mov	sp, r7
 80067e2:	bd80      	pop	{r7, pc}

080067e4 <LSM6DSL_ACC_GYRO_W_ODR_XL>:
* Input          : LSM6DSL_ACC_GYRO_ODR_XL_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_ODR_XL(void *handle, LSM6DSL_ACC_GYRO_ODR_XL_t newValue)
{
 80067e4:	b580      	push	{r7, lr}
 80067e6:	b084      	sub	sp, #16
 80067e8:	af00      	add	r7, sp, #0
 80067ea:	6078      	str	r0, [r7, #4]
 80067ec:	460b      	mov	r3, r1
 80067ee:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL1_XL, &value, 1))
 80067f0:	f107 020f 	add.w	r2, r7, #15
 80067f4:	2301      	movs	r3, #1
 80067f6:	2110      	movs	r1, #16
 80067f8:	6878      	ldr	r0, [r7, #4]
 80067fa:	f7ff fef9 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 80067fe:	4603      	mov	r3, r0
 8006800:	2b00      	cmp	r3, #0
 8006802:	d101      	bne.n	8006808 <LSM6DSL_ACC_GYRO_W_ODR_XL+0x24>
    return MEMS_ERROR;
 8006804:	2300      	movs	r3, #0
 8006806:	e016      	b.n	8006836 <LSM6DSL_ACC_GYRO_W_ODR_XL+0x52>

  value &= ~LSM6DSL_ACC_GYRO_ODR_XL_MASK;
 8006808:	7bfb      	ldrb	r3, [r7, #15]
 800680a:	f003 030f 	and.w	r3, r3, #15
 800680e:	b2db      	uxtb	r3, r3
 8006810:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8006812:	7bfa      	ldrb	r2, [r7, #15]
 8006814:	78fb      	ldrb	r3, [r7, #3]
 8006816:	4313      	orrs	r3, r2
 8006818:	b2db      	uxtb	r3, r3
 800681a:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL1_XL, &value, 1) )
 800681c:	f107 020f 	add.w	r2, r7, #15
 8006820:	2301      	movs	r3, #1
 8006822:	2110      	movs	r1, #16
 8006824:	6878      	ldr	r0, [r7, #4]
 8006826:	f7ff fefd 	bl	8006624 <LSM6DSL_ACC_GYRO_WriteReg>
 800682a:	4603      	mov	r3, r0
 800682c:	2b00      	cmp	r3, #0
 800682e:	d101      	bne.n	8006834 <LSM6DSL_ACC_GYRO_W_ODR_XL+0x50>
    return MEMS_ERROR;
 8006830:	2300      	movs	r3, #0
 8006832:	e000      	b.n	8006836 <LSM6DSL_ACC_GYRO_W_ODR_XL+0x52>

  return MEMS_SUCCESS;
 8006834:	2301      	movs	r3, #1
}
 8006836:	4618      	mov	r0, r3
 8006838:	3710      	adds	r7, #16
 800683a:	46bd      	mov	sp, r7
 800683c:	bd80      	pop	{r7, pc}

0800683e <LSM6DSL_ACC_GYRO_R_ODR_XL>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_ODR_XL_t
* Output         : Status of ODR_XL see LSM6DSL_ACC_GYRO_ODR_XL_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_ODR_XL(void *handle, LSM6DSL_ACC_GYRO_ODR_XL_t *value)
{
 800683e:	b580      	push	{r7, lr}
 8006840:	b082      	sub	sp, #8
 8006842:	af00      	add	r7, sp, #0
 8006844:	6078      	str	r0, [r7, #4]
 8006846:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL1_XL, (u8_t *)value, 1))
 8006848:	2301      	movs	r3, #1
 800684a:	683a      	ldr	r2, [r7, #0]
 800684c:	2110      	movs	r1, #16
 800684e:	6878      	ldr	r0, [r7, #4]
 8006850:	f7ff fece 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 8006854:	4603      	mov	r3, r0
 8006856:	2b00      	cmp	r3, #0
 8006858:	d101      	bne.n	800685e <LSM6DSL_ACC_GYRO_R_ODR_XL+0x20>
    return MEMS_ERROR;
 800685a:	2300      	movs	r3, #0
 800685c:	e007      	b.n	800686e <LSM6DSL_ACC_GYRO_R_ODR_XL+0x30>

  *value &= LSM6DSL_ACC_GYRO_ODR_XL_MASK; //mask
 800685e:	683b      	ldr	r3, [r7, #0]
 8006860:	781b      	ldrb	r3, [r3, #0]
 8006862:	f023 030f 	bic.w	r3, r3, #15
 8006866:	b2da      	uxtb	r2, r3
 8006868:	683b      	ldr	r3, [r7, #0]
 800686a:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800686c:	2301      	movs	r3, #1
}
 800686e:	4618      	mov	r0, r3
 8006870:	3708      	adds	r7, #8
 8006872:	46bd      	mov	sp, r7
 8006874:	bd80      	pop	{r7, pc}

08006876 <LSM6DSL_ACC_GYRO_W_FS_G>:
* Input          : LSM6DSL_ACC_GYRO_FS_G_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_FS_G(void *handle, LSM6DSL_ACC_GYRO_FS_G_t newValue)
{
 8006876:	b580      	push	{r7, lr}
 8006878:	b084      	sub	sp, #16
 800687a:	af00      	add	r7, sp, #0
 800687c:	6078      	str	r0, [r7, #4]
 800687e:	460b      	mov	r3, r1
 8006880:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL2_G, &value, 1))
 8006882:	f107 020f 	add.w	r2, r7, #15
 8006886:	2301      	movs	r3, #1
 8006888:	2111      	movs	r1, #17
 800688a:	6878      	ldr	r0, [r7, #4]
 800688c:	f7ff feb0 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 8006890:	4603      	mov	r3, r0
 8006892:	2b00      	cmp	r3, #0
 8006894:	d101      	bne.n	800689a <LSM6DSL_ACC_GYRO_W_FS_G+0x24>
    return MEMS_ERROR;
 8006896:	2300      	movs	r3, #0
 8006898:	e016      	b.n	80068c8 <LSM6DSL_ACC_GYRO_W_FS_G+0x52>

  value &= ~LSM6DSL_ACC_GYRO_FS_G_MASK;
 800689a:	7bfb      	ldrb	r3, [r7, #15]
 800689c:	f023 030c 	bic.w	r3, r3, #12
 80068a0:	b2db      	uxtb	r3, r3
 80068a2:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 80068a4:	7bfa      	ldrb	r2, [r7, #15]
 80068a6:	78fb      	ldrb	r3, [r7, #3]
 80068a8:	4313      	orrs	r3, r2
 80068aa:	b2db      	uxtb	r3, r3
 80068ac:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL2_G, &value, 1) )
 80068ae:	f107 020f 	add.w	r2, r7, #15
 80068b2:	2301      	movs	r3, #1
 80068b4:	2111      	movs	r1, #17
 80068b6:	6878      	ldr	r0, [r7, #4]
 80068b8:	f7ff feb4 	bl	8006624 <LSM6DSL_ACC_GYRO_WriteReg>
 80068bc:	4603      	mov	r3, r0
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d101      	bne.n	80068c6 <LSM6DSL_ACC_GYRO_W_FS_G+0x50>
    return MEMS_ERROR;
 80068c2:	2300      	movs	r3, #0
 80068c4:	e000      	b.n	80068c8 <LSM6DSL_ACC_GYRO_W_FS_G+0x52>

  return MEMS_SUCCESS;
 80068c6:	2301      	movs	r3, #1
}
 80068c8:	4618      	mov	r0, r3
 80068ca:	3710      	adds	r7, #16
 80068cc:	46bd      	mov	sp, r7
 80068ce:	bd80      	pop	{r7, pc}

080068d0 <LSM6DSL_ACC_GYRO_R_FS_G>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_FS_G_t
* Output         : Status of FS_G see LSM6DSL_ACC_GYRO_FS_G_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_FS_G(void *handle, LSM6DSL_ACC_GYRO_FS_G_t *value)
{
 80068d0:	b580      	push	{r7, lr}
 80068d2:	b082      	sub	sp, #8
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	6078      	str	r0, [r7, #4]
 80068d8:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL2_G, (u8_t *)value, 1))
 80068da:	2301      	movs	r3, #1
 80068dc:	683a      	ldr	r2, [r7, #0]
 80068de:	2111      	movs	r1, #17
 80068e0:	6878      	ldr	r0, [r7, #4]
 80068e2:	f7ff fe85 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 80068e6:	4603      	mov	r3, r0
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d101      	bne.n	80068f0 <LSM6DSL_ACC_GYRO_R_FS_G+0x20>
    return MEMS_ERROR;
 80068ec:	2300      	movs	r3, #0
 80068ee:	e007      	b.n	8006900 <LSM6DSL_ACC_GYRO_R_FS_G+0x30>

  *value &= LSM6DSL_ACC_GYRO_FS_G_MASK; //mask
 80068f0:	683b      	ldr	r3, [r7, #0]
 80068f2:	781b      	ldrb	r3, [r3, #0]
 80068f4:	f003 030c 	and.w	r3, r3, #12
 80068f8:	b2da      	uxtb	r2, r3
 80068fa:	683b      	ldr	r3, [r7, #0]
 80068fc:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 80068fe:	2301      	movs	r3, #1
}
 8006900:	4618      	mov	r0, r3
 8006902:	3708      	adds	r7, #8
 8006904:	46bd      	mov	sp, r7
 8006906:	bd80      	pop	{r7, pc}

08006908 <LSM6DSL_ACC_GYRO_GetRawGyroData>:
* Input          : pointer to [u8_t]
* Output         : GetGyroData buffer u8_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_GetRawGyroData(void *handle, u8_t *buff)
{
 8006908:	b580      	push	{r7, lr}
 800690a:	b084      	sub	sp, #16
 800690c:	af00      	add	r7, sp, #0
 800690e:	6078      	str	r0, [r7, #4]
 8006910:	6039      	str	r1, [r7, #0]
  u8_t i, j, k;
  u8_t numberOfByteForDimension;

  numberOfByteForDimension = 6 / 3;
 8006912:	2302      	movs	r3, #2
 8006914:	733b      	strb	r3, [r7, #12]

  k = 0;
 8006916:	2300      	movs	r3, #0
 8006918:	737b      	strb	r3, [r7, #13]
  for (i = 0; i < 3; i++ )
 800691a:	2300      	movs	r3, #0
 800691c:	73fb      	strb	r3, [r7, #15]
 800691e:	e01e      	b.n	800695e <LSM6DSL_ACC_GYRO_GetRawGyroData+0x56>
  {
    for (j = 0; j < numberOfByteForDimension; j++ )
 8006920:	2300      	movs	r3, #0
 8006922:	73bb      	strb	r3, [r7, #14]
 8006924:	e014      	b.n	8006950 <LSM6DSL_ACC_GYRO_GetRawGyroData+0x48>
    {
      if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_OUTX_L_G + k, &buff[k], 1))
 8006926:	7b7b      	ldrb	r3, [r7, #13]
 8006928:	3322      	adds	r3, #34	; 0x22
 800692a:	b2d9      	uxtb	r1, r3
 800692c:	7b7b      	ldrb	r3, [r7, #13]
 800692e:	683a      	ldr	r2, [r7, #0]
 8006930:	441a      	add	r2, r3
 8006932:	2301      	movs	r3, #1
 8006934:	6878      	ldr	r0, [r7, #4]
 8006936:	f7ff fe5b 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 800693a:	4603      	mov	r3, r0
 800693c:	2b00      	cmp	r3, #0
 800693e:	d101      	bne.n	8006944 <LSM6DSL_ACC_GYRO_GetRawGyroData+0x3c>
        return MEMS_ERROR;
 8006940:	2300      	movs	r3, #0
 8006942:	e010      	b.n	8006966 <LSM6DSL_ACC_GYRO_GetRawGyroData+0x5e>
      k++;
 8006944:	7b7b      	ldrb	r3, [r7, #13]
 8006946:	3301      	adds	r3, #1
 8006948:	737b      	strb	r3, [r7, #13]
    for (j = 0; j < numberOfByteForDimension; j++ )
 800694a:	7bbb      	ldrb	r3, [r7, #14]
 800694c:	3301      	adds	r3, #1
 800694e:	73bb      	strb	r3, [r7, #14]
 8006950:	7bba      	ldrb	r2, [r7, #14]
 8006952:	7b3b      	ldrb	r3, [r7, #12]
 8006954:	429a      	cmp	r2, r3
 8006956:	d3e6      	bcc.n	8006926 <LSM6DSL_ACC_GYRO_GetRawGyroData+0x1e>
  for (i = 0; i < 3; i++ )
 8006958:	7bfb      	ldrb	r3, [r7, #15]
 800695a:	3301      	adds	r3, #1
 800695c:	73fb      	strb	r3, [r7, #15]
 800695e:	7bfb      	ldrb	r3, [r7, #15]
 8006960:	2b02      	cmp	r3, #2
 8006962:	d9dd      	bls.n	8006920 <LSM6DSL_ACC_GYRO_GetRawGyroData+0x18>
    }
  }

  return MEMS_SUCCESS;
 8006964:	2301      	movs	r3, #1
}
 8006966:	4618      	mov	r0, r3
 8006968:	3710      	adds	r7, #16
 800696a:	46bd      	mov	sp, r7
 800696c:	bd80      	pop	{r7, pc}

0800696e <LSM6DSL_ACC_GYRO_W_ODR_G>:
* Input          : LSM6DSL_ACC_GYRO_ODR_G_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_ODR_G(void *handle, LSM6DSL_ACC_GYRO_ODR_G_t newValue)
{
 800696e:	b580      	push	{r7, lr}
 8006970:	b084      	sub	sp, #16
 8006972:	af00      	add	r7, sp, #0
 8006974:	6078      	str	r0, [r7, #4]
 8006976:	460b      	mov	r3, r1
 8006978:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL2_G, &value, 1))
 800697a:	f107 020f 	add.w	r2, r7, #15
 800697e:	2301      	movs	r3, #1
 8006980:	2111      	movs	r1, #17
 8006982:	6878      	ldr	r0, [r7, #4]
 8006984:	f7ff fe34 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 8006988:	4603      	mov	r3, r0
 800698a:	2b00      	cmp	r3, #0
 800698c:	d101      	bne.n	8006992 <LSM6DSL_ACC_GYRO_W_ODR_G+0x24>
    return MEMS_ERROR;
 800698e:	2300      	movs	r3, #0
 8006990:	e016      	b.n	80069c0 <LSM6DSL_ACC_GYRO_W_ODR_G+0x52>

  value &= ~LSM6DSL_ACC_GYRO_ODR_G_MASK;
 8006992:	7bfb      	ldrb	r3, [r7, #15]
 8006994:	f003 030f 	and.w	r3, r3, #15
 8006998:	b2db      	uxtb	r3, r3
 800699a:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800699c:	7bfa      	ldrb	r2, [r7, #15]
 800699e:	78fb      	ldrb	r3, [r7, #3]
 80069a0:	4313      	orrs	r3, r2
 80069a2:	b2db      	uxtb	r3, r3
 80069a4:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL2_G, &value, 1) )
 80069a6:	f107 020f 	add.w	r2, r7, #15
 80069aa:	2301      	movs	r3, #1
 80069ac:	2111      	movs	r1, #17
 80069ae:	6878      	ldr	r0, [r7, #4]
 80069b0:	f7ff fe38 	bl	8006624 <LSM6DSL_ACC_GYRO_WriteReg>
 80069b4:	4603      	mov	r3, r0
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d101      	bne.n	80069be <LSM6DSL_ACC_GYRO_W_ODR_G+0x50>
    return MEMS_ERROR;
 80069ba:	2300      	movs	r3, #0
 80069bc:	e000      	b.n	80069c0 <LSM6DSL_ACC_GYRO_W_ODR_G+0x52>

  return MEMS_SUCCESS;
 80069be:	2301      	movs	r3, #1
}
 80069c0:	4618      	mov	r0, r3
 80069c2:	3710      	adds	r7, #16
 80069c4:	46bd      	mov	sp, r7
 80069c6:	bd80      	pop	{r7, pc}

080069c8 <LSM6DSL_ACC_GYRO_R_ODR_G>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_ODR_G_t
* Output         : Status of ODR_G see LSM6DSL_ACC_GYRO_ODR_G_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_ODR_G(void *handle, LSM6DSL_ACC_GYRO_ODR_G_t *value)
{
 80069c8:	b580      	push	{r7, lr}
 80069ca:	b082      	sub	sp, #8
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	6078      	str	r0, [r7, #4]
 80069d0:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL2_G, (u8_t *)value, 1))
 80069d2:	2301      	movs	r3, #1
 80069d4:	683a      	ldr	r2, [r7, #0]
 80069d6:	2111      	movs	r1, #17
 80069d8:	6878      	ldr	r0, [r7, #4]
 80069da:	f7ff fe09 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 80069de:	4603      	mov	r3, r0
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d101      	bne.n	80069e8 <LSM6DSL_ACC_GYRO_R_ODR_G+0x20>
    return MEMS_ERROR;
 80069e4:	2300      	movs	r3, #0
 80069e6:	e007      	b.n	80069f8 <LSM6DSL_ACC_GYRO_R_ODR_G+0x30>

  *value &= LSM6DSL_ACC_GYRO_ODR_G_MASK; //mask
 80069e8:	683b      	ldr	r3, [r7, #0]
 80069ea:	781b      	ldrb	r3, [r3, #0]
 80069ec:	f023 030f 	bic.w	r3, r3, #15
 80069f0:	b2da      	uxtb	r2, r3
 80069f2:	683b      	ldr	r3, [r7, #0]
 80069f4:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 80069f6:	2301      	movs	r3, #1
}
 80069f8:	4618      	mov	r0, r3
 80069fa:	3708      	adds	r7, #8
 80069fc:	46bd      	mov	sp, r7
 80069fe:	bd80      	pop	{r7, pc}

08006a00 <LSM6DSL_ACC_GYRO_W_FS_125>:
* Input          : LSM6DSL_ACC_GYRO_FS_125_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_FS_125(void *handle, LSM6DSL_ACC_GYRO_FS_125_t newValue)
{
 8006a00:	b580      	push	{r7, lr}
 8006a02:	b084      	sub	sp, #16
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	6078      	str	r0, [r7, #4]
 8006a08:	460b      	mov	r3, r1
 8006a0a:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL2_G, &value, 1))
 8006a0c:	f107 020f 	add.w	r2, r7, #15
 8006a10:	2301      	movs	r3, #1
 8006a12:	2111      	movs	r1, #17
 8006a14:	6878      	ldr	r0, [r7, #4]
 8006a16:	f7ff fdeb 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 8006a1a:	4603      	mov	r3, r0
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d101      	bne.n	8006a24 <LSM6DSL_ACC_GYRO_W_FS_125+0x24>
    return MEMS_ERROR;
 8006a20:	2300      	movs	r3, #0
 8006a22:	e016      	b.n	8006a52 <LSM6DSL_ACC_GYRO_W_FS_125+0x52>

  value &= ~LSM6DSL_ACC_GYRO_FS_125_MASK;
 8006a24:	7bfb      	ldrb	r3, [r7, #15]
 8006a26:	f023 0302 	bic.w	r3, r3, #2
 8006a2a:	b2db      	uxtb	r3, r3
 8006a2c:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8006a2e:	7bfa      	ldrb	r2, [r7, #15]
 8006a30:	78fb      	ldrb	r3, [r7, #3]
 8006a32:	4313      	orrs	r3, r2
 8006a34:	b2db      	uxtb	r3, r3
 8006a36:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL2_G, &value, 1) )
 8006a38:	f107 020f 	add.w	r2, r7, #15
 8006a3c:	2301      	movs	r3, #1
 8006a3e:	2111      	movs	r1, #17
 8006a40:	6878      	ldr	r0, [r7, #4]
 8006a42:	f7ff fdef 	bl	8006624 <LSM6DSL_ACC_GYRO_WriteReg>
 8006a46:	4603      	mov	r3, r0
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d101      	bne.n	8006a50 <LSM6DSL_ACC_GYRO_W_FS_125+0x50>
    return MEMS_ERROR;
 8006a4c:	2300      	movs	r3, #0
 8006a4e:	e000      	b.n	8006a52 <LSM6DSL_ACC_GYRO_W_FS_125+0x52>

  return MEMS_SUCCESS;
 8006a50:	2301      	movs	r3, #1
}
 8006a52:	4618      	mov	r0, r3
 8006a54:	3710      	adds	r7, #16
 8006a56:	46bd      	mov	sp, r7
 8006a58:	bd80      	pop	{r7, pc}

08006a5a <LSM6DSL_ACC_GYRO_R_FS_125>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_FS_125_t
* Output         : Status of FS_125 see LSM6DSL_ACC_GYRO_FS_125_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_FS_125(void *handle, LSM6DSL_ACC_GYRO_FS_125_t *value)
{
 8006a5a:	b580      	push	{r7, lr}
 8006a5c:	b082      	sub	sp, #8
 8006a5e:	af00      	add	r7, sp, #0
 8006a60:	6078      	str	r0, [r7, #4]
 8006a62:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL2_G, (u8_t *)value, 1))
 8006a64:	2301      	movs	r3, #1
 8006a66:	683a      	ldr	r2, [r7, #0]
 8006a68:	2111      	movs	r1, #17
 8006a6a:	6878      	ldr	r0, [r7, #4]
 8006a6c:	f7ff fdc0 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 8006a70:	4603      	mov	r3, r0
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d101      	bne.n	8006a7a <LSM6DSL_ACC_GYRO_R_FS_125+0x20>
    return MEMS_ERROR;
 8006a76:	2300      	movs	r3, #0
 8006a78:	e007      	b.n	8006a8a <LSM6DSL_ACC_GYRO_R_FS_125+0x30>

  *value &= LSM6DSL_ACC_GYRO_FS_125_MASK; //mask
 8006a7a:	683b      	ldr	r3, [r7, #0]
 8006a7c:	781b      	ldrb	r3, [r3, #0]
 8006a7e:	f003 0302 	and.w	r3, r3, #2
 8006a82:	b2da      	uxtb	r2, r3
 8006a84:	683b      	ldr	r3, [r7, #0]
 8006a86:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8006a88:	2301      	movs	r3, #1
}
 8006a8a:	4618      	mov	r0, r3
 8006a8c:	3708      	adds	r7, #8
 8006a8e:	46bd      	mov	sp, r7
 8006a90:	bd80      	pop	{r7, pc}

08006a92 <LSM6DSL_ACC_GYRO_W_EmbeddedAccess>:
* Input          : LSM6DSL_ACC_GYRO_EMB_ACC_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_EmbeddedAccess(void *handle, LSM6DSL_ACC_GYRO_EMB_ACC_t newValue)
{
 8006a92:	b580      	push	{r7, lr}
 8006a94:	b084      	sub	sp, #16
 8006a96:	af00      	add	r7, sp, #0
 8006a98:	6078      	str	r0, [r7, #4]
 8006a9a:	460b      	mov	r3, r1
 8006a9c:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FUNC_CFG_ACCESS, &value, 1) )
 8006a9e:	f107 020f 	add.w	r2, r7, #15
 8006aa2:	2301      	movs	r3, #1
 8006aa4:	2101      	movs	r1, #1
 8006aa6:	6878      	ldr	r0, [r7, #4]
 8006aa8:	f7ff fda2 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 8006aac:	4603      	mov	r3, r0
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d101      	bne.n	8006ab6 <LSM6DSL_ACC_GYRO_W_EmbeddedAccess+0x24>
    return MEMS_ERROR;
 8006ab2:	2300      	movs	r3, #0
 8006ab4:	e016      	b.n	8006ae4 <LSM6DSL_ACC_GYRO_W_EmbeddedAccess+0x52>

  value &= ~LSM6DSL_ACC_GYRO_EMB_ACC_MASK;
 8006ab6:	7bfb      	ldrb	r3, [r7, #15]
 8006ab8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006abc:	b2db      	uxtb	r3, r3
 8006abe:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8006ac0:	7bfa      	ldrb	r2, [r7, #15]
 8006ac2:	78fb      	ldrb	r3, [r7, #3]
 8006ac4:	4313      	orrs	r3, r2
 8006ac6:	b2db      	uxtb	r3, r3
 8006ac8:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_FUNC_CFG_ACCESS, &value, 1) )
 8006aca:	f107 020f 	add.w	r2, r7, #15
 8006ace:	2301      	movs	r3, #1
 8006ad0:	2101      	movs	r1, #1
 8006ad2:	6878      	ldr	r0, [r7, #4]
 8006ad4:	f7ff fda6 	bl	8006624 <LSM6DSL_ACC_GYRO_WriteReg>
 8006ad8:	4603      	mov	r3, r0
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d101      	bne.n	8006ae2 <LSM6DSL_ACC_GYRO_W_EmbeddedAccess+0x50>
    return MEMS_ERROR;
 8006ade:	2300      	movs	r3, #0
 8006ae0:	e000      	b.n	8006ae4 <LSM6DSL_ACC_GYRO_W_EmbeddedAccess+0x52>

  return MEMS_SUCCESS;
 8006ae2:	2301      	movs	r3, #1
}
 8006ae4:	4618      	mov	r0, r3
 8006ae6:	3710      	adds	r7, #16
 8006ae8:	46bd      	mov	sp, r7
 8006aea:	bd80      	pop	{r7, pc}

08006aec <LSM6DSL_ACC_GYRO_W_FIFO_Watermark>:
* Input          : u16_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_FIFO_Watermark(void *handle, u16_t newValue)
{
 8006aec:	b580      	push	{r7, lr}
 8006aee:	b084      	sub	sp, #16
 8006af0:	af00      	add	r7, sp, #0
 8006af2:	6078      	str	r0, [r7, #4]
 8006af4:	460b      	mov	r3, r1
 8006af6:	807b      	strh	r3, [r7, #2]
  u8_t valueH, valueL;
  u8_t value;

  valueL = newValue & 0xFF;
 8006af8:	887b      	ldrh	r3, [r7, #2]
 8006afa:	73fb      	strb	r3, [r7, #15]
  valueH = (newValue >> 8) & 0xFF;
 8006afc:	887b      	ldrh	r3, [r7, #2]
 8006afe:	0a1b      	lsrs	r3, r3, #8
 8006b00:	b29b      	uxth	r3, r3
 8006b02:	73bb      	strb	r3, [r7, #14]

  /* Low part goes in FIFO_CTRL1 */
  valueL = valueL << LSM6DSL_ACC_GYRO_WTM_FIFO_CTRL1_POSITION; //mask
  valueL &= LSM6DSL_ACC_GYRO_WTM_FIFO_CTRL1_MASK; //coerce

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL1, &value, 1) )
 8006b04:	f107 020d 	add.w	r2, r7, #13
 8006b08:	2301      	movs	r3, #1
 8006b0a:	2106      	movs	r1, #6
 8006b0c:	6878      	ldr	r0, [r7, #4]
 8006b0e:	f7ff fd6f 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 8006b12:	4603      	mov	r3, r0
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d101      	bne.n	8006b1c <LSM6DSL_ACC_GYRO_W_FIFO_Watermark+0x30>
    return MEMS_ERROR;
 8006b18:	2300      	movs	r3, #0
 8006b1a:	e039      	b.n	8006b90 <LSM6DSL_ACC_GYRO_W_FIFO_Watermark+0xa4>

  value &= (u8_t)~LSM6DSL_ACC_GYRO_WTM_FIFO_CTRL1_MASK;
 8006b1c:	2300      	movs	r3, #0
 8006b1e:	737b      	strb	r3, [r7, #13]
  value |= valueL;
 8006b20:	7b7a      	ldrb	r2, [r7, #13]
 8006b22:	7bfb      	ldrb	r3, [r7, #15]
 8006b24:	4313      	orrs	r3, r2
 8006b26:	b2db      	uxtb	r3, r3
 8006b28:	737b      	strb	r3, [r7, #13]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL1, &value, 1) )
 8006b2a:	f107 020d 	add.w	r2, r7, #13
 8006b2e:	2301      	movs	r3, #1
 8006b30:	2106      	movs	r1, #6
 8006b32:	6878      	ldr	r0, [r7, #4]
 8006b34:	f7ff fd76 	bl	8006624 <LSM6DSL_ACC_GYRO_WriteReg>
 8006b38:	4603      	mov	r3, r0
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d101      	bne.n	8006b42 <LSM6DSL_ACC_GYRO_W_FIFO_Watermark+0x56>
    return MEMS_ERROR;
 8006b3e:	2300      	movs	r3, #0
 8006b40:	e026      	b.n	8006b90 <LSM6DSL_ACC_GYRO_W_FIFO_Watermark+0xa4>

  /* High part goes in FIFO_CTRL2 */
  valueH = valueH << LSM6DSL_ACC_GYRO_WTM_FIFO_CTRL2_POSITION; //mask
  valueH &= LSM6DSL_ACC_GYRO_WTM_FIFO_CTRL2_MASK; //coerce
 8006b42:	7bbb      	ldrb	r3, [r7, #14]
 8006b44:	f003 0307 	and.w	r3, r3, #7
 8006b48:	73bb      	strb	r3, [r7, #14]

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL2, &value, 1) )
 8006b4a:	f107 020d 	add.w	r2, r7, #13
 8006b4e:	2301      	movs	r3, #1
 8006b50:	2107      	movs	r1, #7
 8006b52:	6878      	ldr	r0, [r7, #4]
 8006b54:	f7ff fd4c 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 8006b58:	4603      	mov	r3, r0
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d101      	bne.n	8006b62 <LSM6DSL_ACC_GYRO_W_FIFO_Watermark+0x76>
    return MEMS_ERROR;
 8006b5e:	2300      	movs	r3, #0
 8006b60:	e016      	b.n	8006b90 <LSM6DSL_ACC_GYRO_W_FIFO_Watermark+0xa4>

  value &= ~LSM6DSL_ACC_GYRO_WTM_FIFO_CTRL2_MASK;
 8006b62:	7b7b      	ldrb	r3, [r7, #13]
 8006b64:	f023 0307 	bic.w	r3, r3, #7
 8006b68:	b2db      	uxtb	r3, r3
 8006b6a:	737b      	strb	r3, [r7, #13]
  value |= valueH;
 8006b6c:	7b7a      	ldrb	r2, [r7, #13]
 8006b6e:	7bbb      	ldrb	r3, [r7, #14]
 8006b70:	4313      	orrs	r3, r2
 8006b72:	b2db      	uxtb	r3, r3
 8006b74:	737b      	strb	r3, [r7, #13]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL2, &value, 1) )
 8006b76:	f107 020d 	add.w	r2, r7, #13
 8006b7a:	2301      	movs	r3, #1
 8006b7c:	2107      	movs	r1, #7
 8006b7e:	6878      	ldr	r0, [r7, #4]
 8006b80:	f7ff fd50 	bl	8006624 <LSM6DSL_ACC_GYRO_WriteReg>
 8006b84:	4603      	mov	r3, r0
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d101      	bne.n	8006b8e <LSM6DSL_ACC_GYRO_W_FIFO_Watermark+0xa2>
    return MEMS_ERROR;
 8006b8a:	2300      	movs	r3, #0
 8006b8c:	e000      	b.n	8006b90 <LSM6DSL_ACC_GYRO_W_FIFO_Watermark+0xa4>

  return MEMS_SUCCESS;
 8006b8e:	2301      	movs	r3, #1
}
 8006b90:	4618      	mov	r0, r3
 8006b92:	3710      	adds	r7, #16
 8006b94:	46bd      	mov	sp, r7
 8006b96:	bd80      	pop	{r7, pc}

08006b98 <LSM6DSL_ACC_GYRO_W_DEC_FIFO_XL>:
* Input          : LSM6DSL_ACC_GYRO_DEC_FIFO_XL_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_DEC_FIFO_XL(void *handle, LSM6DSL_ACC_GYRO_DEC_FIFO_XL_t newValue)
{
 8006b98:	b580      	push	{r7, lr}
 8006b9a:	b084      	sub	sp, #16
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	6078      	str	r0, [r7, #4]
 8006ba0:	460b      	mov	r3, r1
 8006ba2:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL3, &value, 1) )
 8006ba4:	f107 020f 	add.w	r2, r7, #15
 8006ba8:	2301      	movs	r3, #1
 8006baa:	2108      	movs	r1, #8
 8006bac:	6878      	ldr	r0, [r7, #4]
 8006bae:	f7ff fd1f 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 8006bb2:	4603      	mov	r3, r0
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d101      	bne.n	8006bbc <LSM6DSL_ACC_GYRO_W_DEC_FIFO_XL+0x24>
    return MEMS_ERROR;
 8006bb8:	2300      	movs	r3, #0
 8006bba:	e016      	b.n	8006bea <LSM6DSL_ACC_GYRO_W_DEC_FIFO_XL+0x52>

  value &= ~LSM6DSL_ACC_GYRO_DEC_FIFO_XL_MASK;
 8006bbc:	7bfb      	ldrb	r3, [r7, #15]
 8006bbe:	f023 0307 	bic.w	r3, r3, #7
 8006bc2:	b2db      	uxtb	r3, r3
 8006bc4:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8006bc6:	7bfa      	ldrb	r2, [r7, #15]
 8006bc8:	78fb      	ldrb	r3, [r7, #3]
 8006bca:	4313      	orrs	r3, r2
 8006bcc:	b2db      	uxtb	r3, r3
 8006bce:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL3, &value, 1) )
 8006bd0:	f107 020f 	add.w	r2, r7, #15
 8006bd4:	2301      	movs	r3, #1
 8006bd6:	2108      	movs	r1, #8
 8006bd8:	6878      	ldr	r0, [r7, #4]
 8006bda:	f7ff fd23 	bl	8006624 <LSM6DSL_ACC_GYRO_WriteReg>
 8006bde:	4603      	mov	r3, r0
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d101      	bne.n	8006be8 <LSM6DSL_ACC_GYRO_W_DEC_FIFO_XL+0x50>
    return MEMS_ERROR;
 8006be4:	2300      	movs	r3, #0
 8006be6:	e000      	b.n	8006bea <LSM6DSL_ACC_GYRO_W_DEC_FIFO_XL+0x52>

  return MEMS_SUCCESS;
 8006be8:	2301      	movs	r3, #1
}
 8006bea:	4618      	mov	r0, r3
 8006bec:	3710      	adds	r7, #16
 8006bee:	46bd      	mov	sp, r7
 8006bf0:	bd80      	pop	{r7, pc}

08006bf2 <LSM6DSL_ACC_GYRO_W_STOP_ON_FTH>:
* Input          : LSM6DSL_ACC_GYRO_STOP_ON_FTH_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_STOP_ON_FTH(void *handle, LSM6DSL_ACC_GYRO_STOP_ON_FTH_t newValue)
{
 8006bf2:	b580      	push	{r7, lr}
 8006bf4:	b084      	sub	sp, #16
 8006bf6:	af00      	add	r7, sp, #0
 8006bf8:	6078      	str	r0, [r7, #4]
 8006bfa:	460b      	mov	r3, r1
 8006bfc:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL4, &value, 1))
 8006bfe:	f107 020f 	add.w	r2, r7, #15
 8006c02:	2301      	movs	r3, #1
 8006c04:	2109      	movs	r1, #9
 8006c06:	6878      	ldr	r0, [r7, #4]
 8006c08:	f7ff fcf2 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 8006c0c:	4603      	mov	r3, r0
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d101      	bne.n	8006c16 <LSM6DSL_ACC_GYRO_W_STOP_ON_FTH+0x24>
    return MEMS_ERROR;
 8006c12:	2300      	movs	r3, #0
 8006c14:	e016      	b.n	8006c44 <LSM6DSL_ACC_GYRO_W_STOP_ON_FTH+0x52>

  value &= ~LSM6DSL_ACC_GYRO_STOP_ON_FTH_MASK;
 8006c16:	7bfb      	ldrb	r3, [r7, #15]
 8006c18:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006c1c:	b2db      	uxtb	r3, r3
 8006c1e:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8006c20:	7bfa      	ldrb	r2, [r7, #15]
 8006c22:	78fb      	ldrb	r3, [r7, #3]
 8006c24:	4313      	orrs	r3, r2
 8006c26:	b2db      	uxtb	r3, r3
 8006c28:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL4, &value, 1) )
 8006c2a:	f107 020f 	add.w	r2, r7, #15
 8006c2e:	2301      	movs	r3, #1
 8006c30:	2109      	movs	r1, #9
 8006c32:	6878      	ldr	r0, [r7, #4]
 8006c34:	f7ff fcf6 	bl	8006624 <LSM6DSL_ACC_GYRO_WriteReg>
 8006c38:	4603      	mov	r3, r0
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d101      	bne.n	8006c42 <LSM6DSL_ACC_GYRO_W_STOP_ON_FTH+0x50>
    return MEMS_ERROR;
 8006c3e:	2300      	movs	r3, #0
 8006c40:	e000      	b.n	8006c44 <LSM6DSL_ACC_GYRO_W_STOP_ON_FTH+0x52>

  return MEMS_SUCCESS;
 8006c42:	2301      	movs	r3, #1
}
 8006c44:	4618      	mov	r0, r3
 8006c46:	3710      	adds	r7, #16
 8006c48:	46bd      	mov	sp, r7
 8006c4a:	bd80      	pop	{r7, pc}

08006c4c <LSM6DSL_ACC_GYRO_W_FIFO_MODE>:
* Input          : LSM6DSL_ACC_GYRO_FIFO_MODE_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_FIFO_MODE(void *handle, LSM6DSL_ACC_GYRO_FIFO_MODE_t newValue)
{
 8006c4c:	b580      	push	{r7, lr}
 8006c4e:	b084      	sub	sp, #16
 8006c50:	af00      	add	r7, sp, #0
 8006c52:	6078      	str	r0, [r7, #4]
 8006c54:	460b      	mov	r3, r1
 8006c56:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL5, &value, 1))
 8006c58:	f107 020f 	add.w	r2, r7, #15
 8006c5c:	2301      	movs	r3, #1
 8006c5e:	210a      	movs	r1, #10
 8006c60:	6878      	ldr	r0, [r7, #4]
 8006c62:	f7ff fcc5 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 8006c66:	4603      	mov	r3, r0
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d101      	bne.n	8006c70 <LSM6DSL_ACC_GYRO_W_FIFO_MODE+0x24>
    return MEMS_ERROR;
 8006c6c:	2300      	movs	r3, #0
 8006c6e:	e016      	b.n	8006c9e <LSM6DSL_ACC_GYRO_W_FIFO_MODE+0x52>

  value &= ~LSM6DSL_ACC_GYRO_FIFO_MODE_MASK;
 8006c70:	7bfb      	ldrb	r3, [r7, #15]
 8006c72:	f023 0307 	bic.w	r3, r3, #7
 8006c76:	b2db      	uxtb	r3, r3
 8006c78:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8006c7a:	7bfa      	ldrb	r2, [r7, #15]
 8006c7c:	78fb      	ldrb	r3, [r7, #3]
 8006c7e:	4313      	orrs	r3, r2
 8006c80:	b2db      	uxtb	r3, r3
 8006c82:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL5, &value, 1) )
 8006c84:	f107 020f 	add.w	r2, r7, #15
 8006c88:	2301      	movs	r3, #1
 8006c8a:	210a      	movs	r1, #10
 8006c8c:	6878      	ldr	r0, [r7, #4]
 8006c8e:	f7ff fcc9 	bl	8006624 <LSM6DSL_ACC_GYRO_WriteReg>
 8006c92:	4603      	mov	r3, r0
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d101      	bne.n	8006c9c <LSM6DSL_ACC_GYRO_W_FIFO_MODE+0x50>
    return MEMS_ERROR;
 8006c98:	2300      	movs	r3, #0
 8006c9a:	e000      	b.n	8006c9e <LSM6DSL_ACC_GYRO_W_FIFO_MODE+0x52>

  return MEMS_SUCCESS;
 8006c9c:	2301      	movs	r3, #1
}
 8006c9e:	4618      	mov	r0, r3
 8006ca0:	3710      	adds	r7, #16
 8006ca2:	46bd      	mov	sp, r7
 8006ca4:	bd80      	pop	{r7, pc}

08006ca6 <LSM6DSL_ACC_GYRO_W_ODR_FIFO>:
* Input          : LSM6DSL_ACC_GYRO_ODR_FIFO_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_ODR_FIFO(void *handle, LSM6DSL_ACC_GYRO_ODR_FIFO_t newValue)
{
 8006ca6:	b580      	push	{r7, lr}
 8006ca8:	b084      	sub	sp, #16
 8006caa:	af00      	add	r7, sp, #0
 8006cac:	6078      	str	r0, [r7, #4]
 8006cae:	460b      	mov	r3, r1
 8006cb0:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL5, &value, 1))
 8006cb2:	f107 020f 	add.w	r2, r7, #15
 8006cb6:	2301      	movs	r3, #1
 8006cb8:	210a      	movs	r1, #10
 8006cba:	6878      	ldr	r0, [r7, #4]
 8006cbc:	f7ff fc98 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 8006cc0:	4603      	mov	r3, r0
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d101      	bne.n	8006cca <LSM6DSL_ACC_GYRO_W_ODR_FIFO+0x24>
    return MEMS_ERROR;
 8006cc6:	2300      	movs	r3, #0
 8006cc8:	e016      	b.n	8006cf8 <LSM6DSL_ACC_GYRO_W_ODR_FIFO+0x52>

  value &= ~LSM6DSL_ACC_GYRO_ODR_FIFO_MASK;
 8006cca:	7bfb      	ldrb	r3, [r7, #15]
 8006ccc:	f023 0378 	bic.w	r3, r3, #120	; 0x78
 8006cd0:	b2db      	uxtb	r3, r3
 8006cd2:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8006cd4:	7bfa      	ldrb	r2, [r7, #15]
 8006cd6:	78fb      	ldrb	r3, [r7, #3]
 8006cd8:	4313      	orrs	r3, r2
 8006cda:	b2db      	uxtb	r3, r3
 8006cdc:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL5, &value, 1) )
 8006cde:	f107 020f 	add.w	r2, r7, #15
 8006ce2:	2301      	movs	r3, #1
 8006ce4:	210a      	movs	r1, #10
 8006ce6:	6878      	ldr	r0, [r7, #4]
 8006ce8:	f7ff fc9c 	bl	8006624 <LSM6DSL_ACC_GYRO_WriteReg>
 8006cec:	4603      	mov	r3, r0
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d101      	bne.n	8006cf6 <LSM6DSL_ACC_GYRO_W_ODR_FIFO+0x50>
    return MEMS_ERROR;
 8006cf2:	2300      	movs	r3, #0
 8006cf4:	e000      	b.n	8006cf8 <LSM6DSL_ACC_GYRO_W_ODR_FIFO+0x52>

  return MEMS_SUCCESS;
 8006cf6:	2301      	movs	r3, #1
}
 8006cf8:	4618      	mov	r0, r3
 8006cfa:	3710      	adds	r7, #16
 8006cfc:	46bd      	mov	sp, r7
 8006cfe:	bd80      	pop	{r7, pc}

08006d00 <LSM6DSL_ACC_GYRO_W_FULL_FLAG_on_INT1>:
* Input          : LSM6DSL_ACC_GYRO_INT1_FULL_FLAG_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_FULL_FLAG_on_INT1(void *handle, LSM6DSL_ACC_GYRO_INT1_FULL_FLAG_t newValue)
{
 8006d00:	b580      	push	{r7, lr}
 8006d02:	b084      	sub	sp, #16
 8006d04:	af00      	add	r7, sp, #0
 8006d06:	6078      	str	r0, [r7, #4]
 8006d08:	460b      	mov	r3, r1
 8006d0a:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_INT1_CTRL, &value, 1))
 8006d0c:	f107 020f 	add.w	r2, r7, #15
 8006d10:	2301      	movs	r3, #1
 8006d12:	210d      	movs	r1, #13
 8006d14:	6878      	ldr	r0, [r7, #4]
 8006d16:	f7ff fc6b 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 8006d1a:	4603      	mov	r3, r0
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d101      	bne.n	8006d24 <LSM6DSL_ACC_GYRO_W_FULL_FLAG_on_INT1+0x24>
    return MEMS_ERROR;
 8006d20:	2300      	movs	r3, #0
 8006d22:	e016      	b.n	8006d52 <LSM6DSL_ACC_GYRO_W_FULL_FLAG_on_INT1+0x52>

  value &= ~LSM6DSL_ACC_GYRO_INT1_FULL_FLAG_MASK;
 8006d24:	7bfb      	ldrb	r3, [r7, #15]
 8006d26:	f023 0320 	bic.w	r3, r3, #32
 8006d2a:	b2db      	uxtb	r3, r3
 8006d2c:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8006d2e:	7bfa      	ldrb	r2, [r7, #15]
 8006d30:	78fb      	ldrb	r3, [r7, #3]
 8006d32:	4313      	orrs	r3, r2
 8006d34:	b2db      	uxtb	r3, r3
 8006d36:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_INT1_CTRL, &value, 1) )
 8006d38:	f107 020f 	add.w	r2, r7, #15
 8006d3c:	2301      	movs	r3, #1
 8006d3e:	210d      	movs	r1, #13
 8006d40:	6878      	ldr	r0, [r7, #4]
 8006d42:	f7ff fc6f 	bl	8006624 <LSM6DSL_ACC_GYRO_WriteReg>
 8006d46:	4603      	mov	r3, r0
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d101      	bne.n	8006d50 <LSM6DSL_ACC_GYRO_W_FULL_FLAG_on_INT1+0x50>
    return MEMS_ERROR;
 8006d4c:	2300      	movs	r3, #0
 8006d4e:	e000      	b.n	8006d52 <LSM6DSL_ACC_GYRO_W_FULL_FLAG_on_INT1+0x52>

  return MEMS_SUCCESS;
 8006d50:	2301      	movs	r3, #1
}
 8006d52:	4618      	mov	r0, r3
 8006d54:	3710      	adds	r7, #16
 8006d56:	46bd      	mov	sp, r7
 8006d58:	bd80      	pop	{r7, pc}

08006d5a <LSM6DSL_ACC_GYRO_W_STEP_DET_on_INT1>:
* Input          : LSM6DSL_ACC_GYRO_INT1_PEDO_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_STEP_DET_on_INT1(void *handle, LSM6DSL_ACC_GYRO_INT1_PEDO_t newValue)
{
 8006d5a:	b580      	push	{r7, lr}
 8006d5c:	b084      	sub	sp, #16
 8006d5e:	af00      	add	r7, sp, #0
 8006d60:	6078      	str	r0, [r7, #4]
 8006d62:	460b      	mov	r3, r1
 8006d64:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_INT1_CTRL, &value, 1))
 8006d66:	f107 020f 	add.w	r2, r7, #15
 8006d6a:	2301      	movs	r3, #1
 8006d6c:	210d      	movs	r1, #13
 8006d6e:	6878      	ldr	r0, [r7, #4]
 8006d70:	f7ff fc3e 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 8006d74:	4603      	mov	r3, r0
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d101      	bne.n	8006d7e <LSM6DSL_ACC_GYRO_W_STEP_DET_on_INT1+0x24>
    return MEMS_ERROR;
 8006d7a:	2300      	movs	r3, #0
 8006d7c:	e016      	b.n	8006dac <LSM6DSL_ACC_GYRO_W_STEP_DET_on_INT1+0x52>

  value &= ~LSM6DSL_ACC_GYRO_INT1_PEDO_MASK;
 8006d7e:	7bfb      	ldrb	r3, [r7, #15]
 8006d80:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006d84:	b2db      	uxtb	r3, r3
 8006d86:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8006d88:	7bfa      	ldrb	r2, [r7, #15]
 8006d8a:	78fb      	ldrb	r3, [r7, #3]
 8006d8c:	4313      	orrs	r3, r2
 8006d8e:	b2db      	uxtb	r3, r3
 8006d90:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_INT1_CTRL, &value, 1) )
 8006d92:	f107 020f 	add.w	r2, r7, #15
 8006d96:	2301      	movs	r3, #1
 8006d98:	210d      	movs	r1, #13
 8006d9a:	6878      	ldr	r0, [r7, #4]
 8006d9c:	f7ff fc42 	bl	8006624 <LSM6DSL_ACC_GYRO_WriteReg>
 8006da0:	4603      	mov	r3, r0
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d101      	bne.n	8006daa <LSM6DSL_ACC_GYRO_W_STEP_DET_on_INT1+0x50>
    return MEMS_ERROR;
 8006da6:	2300      	movs	r3, #0
 8006da8:	e000      	b.n	8006dac <LSM6DSL_ACC_GYRO_W_STEP_DET_on_INT1+0x52>

  return MEMS_SUCCESS;
 8006daa:	2301      	movs	r3, #1
}
 8006dac:	4618      	mov	r0, r3
 8006dae:	3710      	adds	r7, #16
 8006db0:	46bd      	mov	sp, r7
 8006db2:	bd80      	pop	{r7, pc}

08006db4 <LSM6DSL_ACC_GYRO_W_IF_Addr_Incr>:
* Input          : LSM6DSL_ACC_GYRO_IF_INC_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_IF_Addr_Incr(void *handle, LSM6DSL_ACC_GYRO_IF_INC_t newValue)
{
 8006db4:	b580      	push	{r7, lr}
 8006db6:	b084      	sub	sp, #16
 8006db8:	af00      	add	r7, sp, #0
 8006dba:	6078      	str	r0, [r7, #4]
 8006dbc:	460b      	mov	r3, r1
 8006dbe:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL3_C, &value, 1))
 8006dc0:	f107 020f 	add.w	r2, r7, #15
 8006dc4:	2301      	movs	r3, #1
 8006dc6:	2112      	movs	r1, #18
 8006dc8:	6878      	ldr	r0, [r7, #4]
 8006dca:	f7ff fc11 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 8006dce:	4603      	mov	r3, r0
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d101      	bne.n	8006dd8 <LSM6DSL_ACC_GYRO_W_IF_Addr_Incr+0x24>
    return MEMS_ERROR;
 8006dd4:	2300      	movs	r3, #0
 8006dd6:	e016      	b.n	8006e06 <LSM6DSL_ACC_GYRO_W_IF_Addr_Incr+0x52>

  value &= ~LSM6DSL_ACC_GYRO_IF_INC_MASK;
 8006dd8:	7bfb      	ldrb	r3, [r7, #15]
 8006dda:	f023 0304 	bic.w	r3, r3, #4
 8006dde:	b2db      	uxtb	r3, r3
 8006de0:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8006de2:	7bfa      	ldrb	r2, [r7, #15]
 8006de4:	78fb      	ldrb	r3, [r7, #3]
 8006de6:	4313      	orrs	r3, r2
 8006de8:	b2db      	uxtb	r3, r3
 8006dea:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL3_C, &value, 1) )
 8006dec:	f107 020f 	add.w	r2, r7, #15
 8006df0:	2301      	movs	r3, #1
 8006df2:	2112      	movs	r1, #18
 8006df4:	6878      	ldr	r0, [r7, #4]
 8006df6:	f7ff fc15 	bl	8006624 <LSM6DSL_ACC_GYRO_WriteReg>
 8006dfa:	4603      	mov	r3, r0
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d101      	bne.n	8006e04 <LSM6DSL_ACC_GYRO_W_IF_Addr_Incr+0x50>
    return MEMS_ERROR;
 8006e00:	2300      	movs	r3, #0
 8006e02:	e000      	b.n	8006e06 <LSM6DSL_ACC_GYRO_W_IF_Addr_Incr+0x52>

  return MEMS_SUCCESS;
 8006e04:	2301      	movs	r3, #1
}
 8006e06:	4618      	mov	r0, r3
 8006e08:	3710      	adds	r7, #16
 8006e0a:	46bd      	mov	sp, r7
 8006e0c:	bd80      	pop	{r7, pc}

08006e0e <LSM6DSL_ACC_GYRO_W_I2C_DISABLE>:
* Input          : LSM6DSL_ACC_GYRO_I2C_DISABLE_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_I2C_DISABLE(void *handle, LSM6DSL_ACC_GYRO_I2C_DISABLE_t newValue)
{
 8006e0e:	b580      	push	{r7, lr}
 8006e10:	b084      	sub	sp, #16
 8006e12:	af00      	add	r7, sp, #0
 8006e14:	6078      	str	r0, [r7, #4]
 8006e16:	460b      	mov	r3, r1
 8006e18:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL4_C, &value, 1))
 8006e1a:	f107 020f 	add.w	r2, r7, #15
 8006e1e:	2301      	movs	r3, #1
 8006e20:	2113      	movs	r1, #19
 8006e22:	6878      	ldr	r0, [r7, #4]
 8006e24:	f7ff fbe4 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 8006e28:	4603      	mov	r3, r0
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d101      	bne.n	8006e32 <LSM6DSL_ACC_GYRO_W_I2C_DISABLE+0x24>
    return MEMS_ERROR;
 8006e2e:	2300      	movs	r3, #0
 8006e30:	e016      	b.n	8006e60 <LSM6DSL_ACC_GYRO_W_I2C_DISABLE+0x52>

  value &= ~LSM6DSL_ACC_GYRO_I2C_DISABLE_MASK;
 8006e32:	7bfb      	ldrb	r3, [r7, #15]
 8006e34:	f023 0304 	bic.w	r3, r3, #4
 8006e38:	b2db      	uxtb	r3, r3
 8006e3a:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8006e3c:	7bfa      	ldrb	r2, [r7, #15]
 8006e3e:	78fb      	ldrb	r3, [r7, #3]
 8006e40:	4313      	orrs	r3, r2
 8006e42:	b2db      	uxtb	r3, r3
 8006e44:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL4_C, &value, 1) )
 8006e46:	f107 020f 	add.w	r2, r7, #15
 8006e4a:	2301      	movs	r3, #1
 8006e4c:	2113      	movs	r1, #19
 8006e4e:	6878      	ldr	r0, [r7, #4]
 8006e50:	f7ff fbe8 	bl	8006624 <LSM6DSL_ACC_GYRO_WriteReg>
 8006e54:	4603      	mov	r3, r0
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d101      	bne.n	8006e5e <LSM6DSL_ACC_GYRO_W_I2C_DISABLE+0x50>
    return MEMS_ERROR;
 8006e5a:	2300      	movs	r3, #0
 8006e5c:	e000      	b.n	8006e60 <LSM6DSL_ACC_GYRO_W_I2C_DISABLE+0x52>

  return MEMS_SUCCESS;
 8006e5e:	2301      	movs	r3, #1
}
 8006e60:	4618      	mov	r0, r3
 8006e62:	3710      	adds	r7, #16
 8006e64:	46bd      	mov	sp, r7
 8006e66:	bd80      	pop	{r7, pc}

08006e68 <LSM6DSL_ACC_GYRO_W_SelfTest_XL>:
* Input          : LSM6DSL_ACC_GYRO_ST_XL_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_SelfTest_XL(void *handle, LSM6DSL_ACC_GYRO_ST_XL_t newValue)
{
 8006e68:	b580      	push	{r7, lr}
 8006e6a:	b084      	sub	sp, #16
 8006e6c:	af00      	add	r7, sp, #0
 8006e6e:	6078      	str	r0, [r7, #4]
 8006e70:	460b      	mov	r3, r1
 8006e72:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL5_C, &value, 1))
 8006e74:	f107 020f 	add.w	r2, r7, #15
 8006e78:	2301      	movs	r3, #1
 8006e7a:	2114      	movs	r1, #20
 8006e7c:	6878      	ldr	r0, [r7, #4]
 8006e7e:	f7ff fbb7 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 8006e82:	4603      	mov	r3, r0
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d101      	bne.n	8006e8c <LSM6DSL_ACC_GYRO_W_SelfTest_XL+0x24>
    return MEMS_ERROR;
 8006e88:	2300      	movs	r3, #0
 8006e8a:	e016      	b.n	8006eba <LSM6DSL_ACC_GYRO_W_SelfTest_XL+0x52>

  value &= ~LSM6DSL_ACC_GYRO_ST_XL_MASK;
 8006e8c:	7bfb      	ldrb	r3, [r7, #15]
 8006e8e:	f023 0303 	bic.w	r3, r3, #3
 8006e92:	b2db      	uxtb	r3, r3
 8006e94:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8006e96:	7bfa      	ldrb	r2, [r7, #15]
 8006e98:	78fb      	ldrb	r3, [r7, #3]
 8006e9a:	4313      	orrs	r3, r2
 8006e9c:	b2db      	uxtb	r3, r3
 8006e9e:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL5_C, &value, 1) )
 8006ea0:	f107 020f 	add.w	r2, r7, #15
 8006ea4:	2301      	movs	r3, #1
 8006ea6:	2114      	movs	r1, #20
 8006ea8:	6878      	ldr	r0, [r7, #4]
 8006eaa:	f7ff fbbb 	bl	8006624 <LSM6DSL_ACC_GYRO_WriteReg>
 8006eae:	4603      	mov	r3, r0
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d101      	bne.n	8006eb8 <LSM6DSL_ACC_GYRO_W_SelfTest_XL+0x50>
    return MEMS_ERROR;
 8006eb4:	2300      	movs	r3, #0
 8006eb6:	e000      	b.n	8006eba <LSM6DSL_ACC_GYRO_W_SelfTest_XL+0x52>

  return MEMS_SUCCESS;
 8006eb8:	2301      	movs	r3, #1
}
 8006eba:	4618      	mov	r0, r3
 8006ebc:	3710      	adds	r7, #16
 8006ebe:	46bd      	mov	sp, r7
 8006ec0:	bd80      	pop	{r7, pc}

08006ec2 <LSM6DSL_ACC_GYRO_W_PedoStepReset>:
* Input          : LSM6DSL_ACC_GYRO_PEDO_RST_STEP_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_PedoStepReset(void *handle, LSM6DSL_ACC_GYRO_PEDO_RST_STEP_t newValue)
{
 8006ec2:	b580      	push	{r7, lr}
 8006ec4:	b084      	sub	sp, #16
 8006ec6:	af00      	add	r7, sp, #0
 8006ec8:	6078      	str	r0, [r7, #4]
 8006eca:	460b      	mov	r3, r1
 8006ecc:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL10_C, &value, 1) )
 8006ece:	f107 020f 	add.w	r2, r7, #15
 8006ed2:	2301      	movs	r3, #1
 8006ed4:	2119      	movs	r1, #25
 8006ed6:	6878      	ldr	r0, [r7, #4]
 8006ed8:	f7ff fb8a 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 8006edc:	4603      	mov	r3, r0
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d101      	bne.n	8006ee6 <LSM6DSL_ACC_GYRO_W_PedoStepReset+0x24>
    return MEMS_ERROR;
 8006ee2:	2300      	movs	r3, #0
 8006ee4:	e016      	b.n	8006f14 <LSM6DSL_ACC_GYRO_W_PedoStepReset+0x52>

  value &= ~LSM6DSL_ACC_GYRO_PEDO_RST_STEP_MASK;
 8006ee6:	7bfb      	ldrb	r3, [r7, #15]
 8006ee8:	f023 0302 	bic.w	r3, r3, #2
 8006eec:	b2db      	uxtb	r3, r3
 8006eee:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8006ef0:	7bfa      	ldrb	r2, [r7, #15]
 8006ef2:	78fb      	ldrb	r3, [r7, #3]
 8006ef4:	4313      	orrs	r3, r2
 8006ef6:	b2db      	uxtb	r3, r3
 8006ef8:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL10_C, &value, 1) )
 8006efa:	f107 020f 	add.w	r2, r7, #15
 8006efe:	2301      	movs	r3, #1
 8006f00:	2119      	movs	r1, #25
 8006f02:	6878      	ldr	r0, [r7, #4]
 8006f04:	f7ff fb8e 	bl	8006624 <LSM6DSL_ACC_GYRO_WriteReg>
 8006f08:	4603      	mov	r3, r0
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d101      	bne.n	8006f12 <LSM6DSL_ACC_GYRO_W_PedoStepReset+0x50>
    return MEMS_ERROR;
 8006f0e:	2300      	movs	r3, #0
 8006f10:	e000      	b.n	8006f14 <LSM6DSL_ACC_GYRO_W_PedoStepReset+0x52>

  return MEMS_SUCCESS;
 8006f12:	2301      	movs	r3, #1
}
 8006f14:	4618      	mov	r0, r3
 8006f16:	3710      	adds	r7, #16
 8006f18:	46bd      	mov	sp, r7
 8006f1a:	bd80      	pop	{r7, pc}

08006f1c <LSM6DSL_ACC_GYRO_W_TILT>:
* Input          : LSM6DSL_ACC_GYRO_TILT_G_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_TILT(void *handle, LSM6DSL_ACC_GYRO_TILT_G_t newValue)
{
 8006f1c:	b580      	push	{r7, lr}
 8006f1e:	b084      	sub	sp, #16
 8006f20:	af00      	add	r7, sp, #0
 8006f22:	6078      	str	r0, [r7, #4]
 8006f24:	460b      	mov	r3, r1
 8006f26:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL10_C, &value, 1) )
 8006f28:	f107 020f 	add.w	r2, r7, #15
 8006f2c:	2301      	movs	r3, #1
 8006f2e:	2119      	movs	r1, #25
 8006f30:	6878      	ldr	r0, [r7, #4]
 8006f32:	f7ff fb5d 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 8006f36:	4603      	mov	r3, r0
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d101      	bne.n	8006f40 <LSM6DSL_ACC_GYRO_W_TILT+0x24>
    return MEMS_ERROR;
 8006f3c:	2300      	movs	r3, #0
 8006f3e:	e016      	b.n	8006f6e <LSM6DSL_ACC_GYRO_W_TILT+0x52>

  value &= ~LSM6DSL_ACC_GYRO_TILT_MASK;
 8006f40:	7bfb      	ldrb	r3, [r7, #15]
 8006f42:	f023 0308 	bic.w	r3, r3, #8
 8006f46:	b2db      	uxtb	r3, r3
 8006f48:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8006f4a:	7bfa      	ldrb	r2, [r7, #15]
 8006f4c:	78fb      	ldrb	r3, [r7, #3]
 8006f4e:	4313      	orrs	r3, r2
 8006f50:	b2db      	uxtb	r3, r3
 8006f52:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL10_C, &value, 1) )
 8006f54:	f107 020f 	add.w	r2, r7, #15
 8006f58:	2301      	movs	r3, #1
 8006f5a:	2119      	movs	r1, #25
 8006f5c:	6878      	ldr	r0, [r7, #4]
 8006f5e:	f7ff fb61 	bl	8006624 <LSM6DSL_ACC_GYRO_WriteReg>
 8006f62:	4603      	mov	r3, r0
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d101      	bne.n	8006f6c <LSM6DSL_ACC_GYRO_W_TILT+0x50>
    return MEMS_ERROR;
 8006f68:	2300      	movs	r3, #0
 8006f6a:	e000      	b.n	8006f6e <LSM6DSL_ACC_GYRO_W_TILT+0x52>

  return MEMS_SUCCESS;
 8006f6c:	2301      	movs	r3, #1
}
 8006f6e:	4618      	mov	r0, r3
 8006f70:	3710      	adds	r7, #16
 8006f72:	46bd      	mov	sp, r7
 8006f74:	bd80      	pop	{r7, pc}

08006f76 <LSM6DSL_ACC_GYRO_W_PEDO>:
* Input          : LSM6DSL_ACC_GYRO_PEDO_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_PEDO(void *handle, LSM6DSL_ACC_GYRO_PEDO_t newValue)
{
 8006f76:	b580      	push	{r7, lr}
 8006f78:	b084      	sub	sp, #16
 8006f7a:	af00      	add	r7, sp, #0
 8006f7c:	6078      	str	r0, [r7, #4]
 8006f7e:	460b      	mov	r3, r1
 8006f80:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL10_C, &value, 1) )
 8006f82:	f107 020f 	add.w	r2, r7, #15
 8006f86:	2301      	movs	r3, #1
 8006f88:	2119      	movs	r1, #25
 8006f8a:	6878      	ldr	r0, [r7, #4]
 8006f8c:	f7ff fb30 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 8006f90:	4603      	mov	r3, r0
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d101      	bne.n	8006f9a <LSM6DSL_ACC_GYRO_W_PEDO+0x24>
    return MEMS_ERROR;
 8006f96:	2300      	movs	r3, #0
 8006f98:	e016      	b.n	8006fc8 <LSM6DSL_ACC_GYRO_W_PEDO+0x52>

  value &= ~LSM6DSL_ACC_GYRO_PEDO_MASK;
 8006f9a:	7bfb      	ldrb	r3, [r7, #15]
 8006f9c:	f023 0310 	bic.w	r3, r3, #16
 8006fa0:	b2db      	uxtb	r3, r3
 8006fa2:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8006fa4:	7bfa      	ldrb	r2, [r7, #15]
 8006fa6:	78fb      	ldrb	r3, [r7, #3]
 8006fa8:	4313      	orrs	r3, r2
 8006faa:	b2db      	uxtb	r3, r3
 8006fac:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL10_C, &value, 1) )
 8006fae:	f107 020f 	add.w	r2, r7, #15
 8006fb2:	2301      	movs	r3, #1
 8006fb4:	2119      	movs	r1, #25
 8006fb6:	6878      	ldr	r0, [r7, #4]
 8006fb8:	f7ff fb34 	bl	8006624 <LSM6DSL_ACC_GYRO_WriteReg>
 8006fbc:	4603      	mov	r3, r0
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d101      	bne.n	8006fc6 <LSM6DSL_ACC_GYRO_W_PEDO+0x50>
    return MEMS_ERROR;
 8006fc2:	2300      	movs	r3, #0
 8006fc4:	e000      	b.n	8006fc8 <LSM6DSL_ACC_GYRO_W_PEDO+0x52>

  return MEMS_SUCCESS;
 8006fc6:	2301      	movs	r3, #1
}
 8006fc8:	4618      	mov	r0, r3
 8006fca:	3710      	adds	r7, #16
 8006fcc:	46bd      	mov	sp, r7
 8006fce:	bd80      	pop	{r7, pc}

08006fd0 <LSM6DSL_ACC_GYRO_W_FUNC_EN>:
* Input          : LSM6DSL_ACC_GYRO_FUNC_EN_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_FUNC_EN(void *handle, LSM6DSL_ACC_GYRO_FUNC_EN_t newValue)
{
 8006fd0:	b580      	push	{r7, lr}
 8006fd2:	b084      	sub	sp, #16
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	6078      	str	r0, [r7, #4]
 8006fd8:	460b      	mov	r3, r1
 8006fda:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL10_C, &value, 1) )
 8006fdc:	f107 020f 	add.w	r2, r7, #15
 8006fe0:	2301      	movs	r3, #1
 8006fe2:	2119      	movs	r1, #25
 8006fe4:	6878      	ldr	r0, [r7, #4]
 8006fe6:	f7ff fb03 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 8006fea:	4603      	mov	r3, r0
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d101      	bne.n	8006ff4 <LSM6DSL_ACC_GYRO_W_FUNC_EN+0x24>
    return MEMS_ERROR;
 8006ff0:	2300      	movs	r3, #0
 8006ff2:	e016      	b.n	8007022 <LSM6DSL_ACC_GYRO_W_FUNC_EN+0x52>

  value &= ~LSM6DSL_ACC_GYRO_FUNC_EN_MASK;
 8006ff4:	7bfb      	ldrb	r3, [r7, #15]
 8006ff6:	f023 0304 	bic.w	r3, r3, #4
 8006ffa:	b2db      	uxtb	r3, r3
 8006ffc:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8006ffe:	7bfa      	ldrb	r2, [r7, #15]
 8007000:	78fb      	ldrb	r3, [r7, #3]
 8007002:	4313      	orrs	r3, r2
 8007004:	b2db      	uxtb	r3, r3
 8007006:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL10_C, &value, 1) )
 8007008:	f107 020f 	add.w	r2, r7, #15
 800700c:	2301      	movs	r3, #1
 800700e:	2119      	movs	r1, #25
 8007010:	6878      	ldr	r0, [r7, #4]
 8007012:	f7ff fb07 	bl	8006624 <LSM6DSL_ACC_GYRO_WriteReg>
 8007016:	4603      	mov	r3, r0
 8007018:	2b00      	cmp	r3, #0
 800701a:	d101      	bne.n	8007020 <LSM6DSL_ACC_GYRO_W_FUNC_EN+0x50>
    return MEMS_ERROR;
 800701c:	2300      	movs	r3, #0
 800701e:	e000      	b.n	8007022 <LSM6DSL_ACC_GYRO_W_FUNC_EN+0x52>

  return MEMS_SUCCESS;
 8007020:	2301      	movs	r3, #1
}
 8007022:	4618      	mov	r0, r3
 8007024:	3710      	adds	r7, #16
 8007026:	46bd      	mov	sp, r7
 8007028:	bd80      	pop	{r7, pc}

0800702a <LSM6DSL_ACC_GYRO_R_WU_EV_STATUS>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_WU_EV_STATUS_t
* Output         : Status of WU_EV_STATUS see LSM6DSL_ACC_GYRO_WU_EV_STATUS_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_WU_EV_STATUS(void *handle, LSM6DSL_ACC_GYRO_WU_EV_STATUS_t *value)
{
 800702a:	b580      	push	{r7, lr}
 800702c:	b082      	sub	sp, #8
 800702e:	af00      	add	r7, sp, #0
 8007030:	6078      	str	r0, [r7, #4]
 8007032:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_SRC, (u8_t *)value, 1) )
 8007034:	2301      	movs	r3, #1
 8007036:	683a      	ldr	r2, [r7, #0]
 8007038:	211b      	movs	r1, #27
 800703a:	6878      	ldr	r0, [r7, #4]
 800703c:	f7ff fad8 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 8007040:	4603      	mov	r3, r0
 8007042:	2b00      	cmp	r3, #0
 8007044:	d101      	bne.n	800704a <LSM6DSL_ACC_GYRO_R_WU_EV_STATUS+0x20>
    return MEMS_ERROR;
 8007046:	2300      	movs	r3, #0
 8007048:	e007      	b.n	800705a <LSM6DSL_ACC_GYRO_R_WU_EV_STATUS+0x30>

  *value &= LSM6DSL_ACC_GYRO_WU_EV_STATUS_MASK; //mask
 800704a:	683b      	ldr	r3, [r7, #0]
 800704c:	781b      	ldrb	r3, [r3, #0]
 800704e:	f003 0308 	and.w	r3, r3, #8
 8007052:	b2da      	uxtb	r2, r3
 8007054:	683b      	ldr	r3, [r7, #0]
 8007056:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8007058:	2301      	movs	r3, #1
}
 800705a:	4618      	mov	r0, r3
 800705c:	3708      	adds	r7, #8
 800705e:	46bd      	mov	sp, r7
 8007060:	bd80      	pop	{r7, pc}

08007062 <LSM6DSL_ACC_GYRO_R_FF_EV_STATUS>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_FF_EV_STATUS_t
* Output         : Status of FF_EV_STATUS see LSM6DSL_ACC_GYRO_FF_EV_STATUS_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_FF_EV_STATUS(void *handle, LSM6DSL_ACC_GYRO_FF_EV_STATUS_t *value)
{
 8007062:	b580      	push	{r7, lr}
 8007064:	b082      	sub	sp, #8
 8007066:	af00      	add	r7, sp, #0
 8007068:	6078      	str	r0, [r7, #4]
 800706a:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_SRC, (u8_t *)value, 1) )
 800706c:	2301      	movs	r3, #1
 800706e:	683a      	ldr	r2, [r7, #0]
 8007070:	211b      	movs	r1, #27
 8007072:	6878      	ldr	r0, [r7, #4]
 8007074:	f7ff fabc 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 8007078:	4603      	mov	r3, r0
 800707a:	2b00      	cmp	r3, #0
 800707c:	d101      	bne.n	8007082 <LSM6DSL_ACC_GYRO_R_FF_EV_STATUS+0x20>
    return MEMS_ERROR;
 800707e:	2300      	movs	r3, #0
 8007080:	e007      	b.n	8007092 <LSM6DSL_ACC_GYRO_R_FF_EV_STATUS+0x30>

  *value &= LSM6DSL_ACC_GYRO_FF_EV_STATUS_MASK; //mask
 8007082:	683b      	ldr	r3, [r7, #0]
 8007084:	781b      	ldrb	r3, [r3, #0]
 8007086:	f003 0320 	and.w	r3, r3, #32
 800708a:	b2da      	uxtb	r2, r3
 800708c:	683b      	ldr	r3, [r7, #0]
 800708e:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8007090:	2301      	movs	r3, #1
}
 8007092:	4618      	mov	r0, r3
 8007094:	3708      	adds	r7, #8
 8007096:	46bd      	mov	sp, r7
 8007098:	bd80      	pop	{r7, pc}

0800709a <LSM6DSL_ACC_GYRO_R_DOUBLE_TAP_EV_STATUS>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_DOUBLE_TAP_EV_STATUS_t
* Output         : Status of DOUBLE_TAP_EV_STATUS see LSM6DSL_ACC_GYRO_DOUBLE_TAP_EV_STATUS_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_DOUBLE_TAP_EV_STATUS(void *handle, LSM6DSL_ACC_GYRO_DOUBLE_TAP_EV_STATUS_t *value)
{
 800709a:	b580      	push	{r7, lr}
 800709c:	b082      	sub	sp, #8
 800709e:	af00      	add	r7, sp, #0
 80070a0:	6078      	str	r0, [r7, #4]
 80070a2:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_TAP_SRC, (u8_t *)value, 1) )
 80070a4:	2301      	movs	r3, #1
 80070a6:	683a      	ldr	r2, [r7, #0]
 80070a8:	211c      	movs	r1, #28
 80070aa:	6878      	ldr	r0, [r7, #4]
 80070ac:	f7ff faa0 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 80070b0:	4603      	mov	r3, r0
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d101      	bne.n	80070ba <LSM6DSL_ACC_GYRO_R_DOUBLE_TAP_EV_STATUS+0x20>
    return MEMS_ERROR;
 80070b6:	2300      	movs	r3, #0
 80070b8:	e007      	b.n	80070ca <LSM6DSL_ACC_GYRO_R_DOUBLE_TAP_EV_STATUS+0x30>

  *value &= LSM6DSL_ACC_GYRO_DOUBLE_TAP_EV_STATUS_MASK; //mask
 80070ba:	683b      	ldr	r3, [r7, #0]
 80070bc:	781b      	ldrb	r3, [r3, #0]
 80070be:	f003 0310 	and.w	r3, r3, #16
 80070c2:	b2da      	uxtb	r2, r3
 80070c4:	683b      	ldr	r3, [r7, #0]
 80070c6:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 80070c8:	2301      	movs	r3, #1
}
 80070ca:	4618      	mov	r0, r3
 80070cc:	3708      	adds	r7, #8
 80070ce:	46bd      	mov	sp, r7
 80070d0:	bd80      	pop	{r7, pc}

080070d2 <LSM6DSL_ACC_GYRO_R_SINGLE_TAP_EV_STATUS>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_SINGLE_TAP_EV_STATUS_t
* Output         : Status of SINGLE_TAP_EV_STATUS see LSM6DSL_ACC_GYRO_SINGLE_TAP_EV_STATUS_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_SINGLE_TAP_EV_STATUS(void *handle, LSM6DSL_ACC_GYRO_SINGLE_TAP_EV_STATUS_t *value)
{
 80070d2:	b580      	push	{r7, lr}
 80070d4:	b082      	sub	sp, #8
 80070d6:	af00      	add	r7, sp, #0
 80070d8:	6078      	str	r0, [r7, #4]
 80070da:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_TAP_SRC, (u8_t *)value, 1) )
 80070dc:	2301      	movs	r3, #1
 80070de:	683a      	ldr	r2, [r7, #0]
 80070e0:	211c      	movs	r1, #28
 80070e2:	6878      	ldr	r0, [r7, #4]
 80070e4:	f7ff fa84 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 80070e8:	4603      	mov	r3, r0
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d101      	bne.n	80070f2 <LSM6DSL_ACC_GYRO_R_SINGLE_TAP_EV_STATUS+0x20>
    return MEMS_ERROR;
 80070ee:	2300      	movs	r3, #0
 80070f0:	e007      	b.n	8007102 <LSM6DSL_ACC_GYRO_R_SINGLE_TAP_EV_STATUS+0x30>

  *value &= LSM6DSL_ACC_GYRO_SINGLE_TAP_EV_STATUS_MASK; //mask
 80070f2:	683b      	ldr	r3, [r7, #0]
 80070f4:	781b      	ldrb	r3, [r3, #0]
 80070f6:	f003 0320 	and.w	r3, r3, #32
 80070fa:	b2da      	uxtb	r2, r3
 80070fc:	683b      	ldr	r3, [r7, #0]
 80070fe:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8007100:	2301      	movs	r3, #1
}
 8007102:	4618      	mov	r0, r3
 8007104:	3708      	adds	r7, #8
 8007106:	46bd      	mov	sp, r7
 8007108:	bd80      	pop	{r7, pc}

0800710a <LSM6DSL_ACC_GYRO_R_DSD_XL>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_DSD_XL_t
* Output         : Status of DSD_XL see LSM6DSL_ACC_GYRO_DSD_XL_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_DSD_XL(void *handle, LSM6DSL_ACC_GYRO_DSD_XL_t *value)
{
 800710a:	b580      	push	{r7, lr}
 800710c:	b082      	sub	sp, #8
 800710e:	af00      	add	r7, sp, #0
 8007110:	6078      	str	r0, [r7, #4]
 8007112:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_D6D_SRC, (u8_t *)value, 1) )
 8007114:	2301      	movs	r3, #1
 8007116:	683a      	ldr	r2, [r7, #0]
 8007118:	211d      	movs	r1, #29
 800711a:	6878      	ldr	r0, [r7, #4]
 800711c:	f7ff fa68 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 8007120:	4603      	mov	r3, r0
 8007122:	2b00      	cmp	r3, #0
 8007124:	d101      	bne.n	800712a <LSM6DSL_ACC_GYRO_R_DSD_XL+0x20>
    return MEMS_ERROR;
 8007126:	2300      	movs	r3, #0
 8007128:	e007      	b.n	800713a <LSM6DSL_ACC_GYRO_R_DSD_XL+0x30>

  *value &= LSM6DSL_ACC_GYRO_DSD_XL_MASK; //mask
 800712a:	683b      	ldr	r3, [r7, #0]
 800712c:	781b      	ldrb	r3, [r3, #0]
 800712e:	f003 0301 	and.w	r3, r3, #1
 8007132:	b2da      	uxtb	r2, r3
 8007134:	683b      	ldr	r3, [r7, #0]
 8007136:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8007138:	2301      	movs	r3, #1
}
 800713a:	4618      	mov	r0, r3
 800713c:	3708      	adds	r7, #8
 800713e:	46bd      	mov	sp, r7
 8007140:	bd80      	pop	{r7, pc}

08007142 <LSM6DSL_ACC_GYRO_R_DSD_XH>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_DSD_XH_t
* Output         : Status of DSD_XH see LSM6DSL_ACC_GYRO_DSD_XH_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_DSD_XH(void *handle, LSM6DSL_ACC_GYRO_DSD_XH_t *value)
{
 8007142:	b580      	push	{r7, lr}
 8007144:	b082      	sub	sp, #8
 8007146:	af00      	add	r7, sp, #0
 8007148:	6078      	str	r0, [r7, #4]
 800714a:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_D6D_SRC, (u8_t *)value, 1) )
 800714c:	2301      	movs	r3, #1
 800714e:	683a      	ldr	r2, [r7, #0]
 8007150:	211d      	movs	r1, #29
 8007152:	6878      	ldr	r0, [r7, #4]
 8007154:	f7ff fa4c 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 8007158:	4603      	mov	r3, r0
 800715a:	2b00      	cmp	r3, #0
 800715c:	d101      	bne.n	8007162 <LSM6DSL_ACC_GYRO_R_DSD_XH+0x20>
    return MEMS_ERROR;
 800715e:	2300      	movs	r3, #0
 8007160:	e007      	b.n	8007172 <LSM6DSL_ACC_GYRO_R_DSD_XH+0x30>

  *value &= LSM6DSL_ACC_GYRO_DSD_XH_MASK; //mask
 8007162:	683b      	ldr	r3, [r7, #0]
 8007164:	781b      	ldrb	r3, [r3, #0]
 8007166:	f003 0302 	and.w	r3, r3, #2
 800716a:	b2da      	uxtb	r2, r3
 800716c:	683b      	ldr	r3, [r7, #0]
 800716e:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8007170:	2301      	movs	r3, #1
}
 8007172:	4618      	mov	r0, r3
 8007174:	3708      	adds	r7, #8
 8007176:	46bd      	mov	sp, r7
 8007178:	bd80      	pop	{r7, pc}

0800717a <LSM6DSL_ACC_GYRO_R_DSD_YL>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_DSD_YL_t
* Output         : Status of DSD_YL see LSM6DSL_ACC_GYRO_DSD_YL_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_DSD_YL(void *handle, LSM6DSL_ACC_GYRO_DSD_YL_t *value)
{
 800717a:	b580      	push	{r7, lr}
 800717c:	b082      	sub	sp, #8
 800717e:	af00      	add	r7, sp, #0
 8007180:	6078      	str	r0, [r7, #4]
 8007182:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_D6D_SRC, (u8_t *)value, 1) )
 8007184:	2301      	movs	r3, #1
 8007186:	683a      	ldr	r2, [r7, #0]
 8007188:	211d      	movs	r1, #29
 800718a:	6878      	ldr	r0, [r7, #4]
 800718c:	f7ff fa30 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 8007190:	4603      	mov	r3, r0
 8007192:	2b00      	cmp	r3, #0
 8007194:	d101      	bne.n	800719a <LSM6DSL_ACC_GYRO_R_DSD_YL+0x20>
    return MEMS_ERROR;
 8007196:	2300      	movs	r3, #0
 8007198:	e007      	b.n	80071aa <LSM6DSL_ACC_GYRO_R_DSD_YL+0x30>

  *value &= LSM6DSL_ACC_GYRO_DSD_YL_MASK; //mask
 800719a:	683b      	ldr	r3, [r7, #0]
 800719c:	781b      	ldrb	r3, [r3, #0]
 800719e:	f003 0304 	and.w	r3, r3, #4
 80071a2:	b2da      	uxtb	r2, r3
 80071a4:	683b      	ldr	r3, [r7, #0]
 80071a6:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 80071a8:	2301      	movs	r3, #1
}
 80071aa:	4618      	mov	r0, r3
 80071ac:	3708      	adds	r7, #8
 80071ae:	46bd      	mov	sp, r7
 80071b0:	bd80      	pop	{r7, pc}

080071b2 <LSM6DSL_ACC_GYRO_R_DSD_YH>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_DSD_YH_t
* Output         : Status of DSD_YH see LSM6DSL_ACC_GYRO_DSD_YH_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_DSD_YH(void *handle, LSM6DSL_ACC_GYRO_DSD_YH_t *value)
{
 80071b2:	b580      	push	{r7, lr}
 80071b4:	b082      	sub	sp, #8
 80071b6:	af00      	add	r7, sp, #0
 80071b8:	6078      	str	r0, [r7, #4]
 80071ba:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_D6D_SRC, (u8_t *)value, 1) )
 80071bc:	2301      	movs	r3, #1
 80071be:	683a      	ldr	r2, [r7, #0]
 80071c0:	211d      	movs	r1, #29
 80071c2:	6878      	ldr	r0, [r7, #4]
 80071c4:	f7ff fa14 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 80071c8:	4603      	mov	r3, r0
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d101      	bne.n	80071d2 <LSM6DSL_ACC_GYRO_R_DSD_YH+0x20>
    return MEMS_ERROR;
 80071ce:	2300      	movs	r3, #0
 80071d0:	e007      	b.n	80071e2 <LSM6DSL_ACC_GYRO_R_DSD_YH+0x30>

  *value &= LSM6DSL_ACC_GYRO_DSD_YH_MASK; //mask
 80071d2:	683b      	ldr	r3, [r7, #0]
 80071d4:	781b      	ldrb	r3, [r3, #0]
 80071d6:	f003 0308 	and.w	r3, r3, #8
 80071da:	b2da      	uxtb	r2, r3
 80071dc:	683b      	ldr	r3, [r7, #0]
 80071de:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 80071e0:	2301      	movs	r3, #1
}
 80071e2:	4618      	mov	r0, r3
 80071e4:	3708      	adds	r7, #8
 80071e6:	46bd      	mov	sp, r7
 80071e8:	bd80      	pop	{r7, pc}

080071ea <LSM6DSL_ACC_GYRO_R_DSD_ZL>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_DSD_ZL_t
* Output         : Status of DSD_ZL see LSM6DSL_ACC_GYRO_DSD_ZL_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_DSD_ZL(void *handle, LSM6DSL_ACC_GYRO_DSD_ZL_t *value)
{
 80071ea:	b580      	push	{r7, lr}
 80071ec:	b082      	sub	sp, #8
 80071ee:	af00      	add	r7, sp, #0
 80071f0:	6078      	str	r0, [r7, #4]
 80071f2:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_D6D_SRC, (u8_t *)value, 1) )
 80071f4:	2301      	movs	r3, #1
 80071f6:	683a      	ldr	r2, [r7, #0]
 80071f8:	211d      	movs	r1, #29
 80071fa:	6878      	ldr	r0, [r7, #4]
 80071fc:	f7ff f9f8 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 8007200:	4603      	mov	r3, r0
 8007202:	2b00      	cmp	r3, #0
 8007204:	d101      	bne.n	800720a <LSM6DSL_ACC_GYRO_R_DSD_ZL+0x20>
    return MEMS_ERROR;
 8007206:	2300      	movs	r3, #0
 8007208:	e007      	b.n	800721a <LSM6DSL_ACC_GYRO_R_DSD_ZL+0x30>

  *value &= LSM6DSL_ACC_GYRO_DSD_ZL_MASK; //mask
 800720a:	683b      	ldr	r3, [r7, #0]
 800720c:	781b      	ldrb	r3, [r3, #0]
 800720e:	f003 0310 	and.w	r3, r3, #16
 8007212:	b2da      	uxtb	r2, r3
 8007214:	683b      	ldr	r3, [r7, #0]
 8007216:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8007218:	2301      	movs	r3, #1
}
 800721a:	4618      	mov	r0, r3
 800721c:	3708      	adds	r7, #8
 800721e:	46bd      	mov	sp, r7
 8007220:	bd80      	pop	{r7, pc}

08007222 <LSM6DSL_ACC_GYRO_R_DSD_ZH>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_DSD_ZH_t
* Output         : Status of DSD_ZH see LSM6DSL_ACC_GYRO_DSD_ZH_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_DSD_ZH(void *handle, LSM6DSL_ACC_GYRO_DSD_ZH_t *value)
{
 8007222:	b580      	push	{r7, lr}
 8007224:	b082      	sub	sp, #8
 8007226:	af00      	add	r7, sp, #0
 8007228:	6078      	str	r0, [r7, #4]
 800722a:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_D6D_SRC, (u8_t *)value, 1) )
 800722c:	2301      	movs	r3, #1
 800722e:	683a      	ldr	r2, [r7, #0]
 8007230:	211d      	movs	r1, #29
 8007232:	6878      	ldr	r0, [r7, #4]
 8007234:	f7ff f9dc 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 8007238:	4603      	mov	r3, r0
 800723a:	2b00      	cmp	r3, #0
 800723c:	d101      	bne.n	8007242 <LSM6DSL_ACC_GYRO_R_DSD_ZH+0x20>
    return MEMS_ERROR;
 800723e:	2300      	movs	r3, #0
 8007240:	e007      	b.n	8007252 <LSM6DSL_ACC_GYRO_R_DSD_ZH+0x30>

  *value &= LSM6DSL_ACC_GYRO_DSD_ZH_MASK; //mask
 8007242:	683b      	ldr	r3, [r7, #0]
 8007244:	781b      	ldrb	r3, [r3, #0]
 8007246:	f003 0320 	and.w	r3, r3, #32
 800724a:	b2da      	uxtb	r2, r3
 800724c:	683b      	ldr	r3, [r7, #0]
 800724e:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8007250:	2301      	movs	r3, #1
}
 8007252:	4618      	mov	r0, r3
 8007254:	3708      	adds	r7, #8
 8007256:	46bd      	mov	sp, r7
 8007258:	bd80      	pop	{r7, pc}

0800725a <LSM6DSL_ACC_GYRO_R_D6D_EV_STATUS>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_D6D_EV_STATUS_t
* Output         : Status of D6D_EV_STATUS see LSM6DSL_ACC_GYRO_D6D_EV_STATUS_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_D6D_EV_STATUS(void *handle, LSM6DSL_ACC_GYRO_D6D_EV_STATUS_t *value)
{
 800725a:	b580      	push	{r7, lr}
 800725c:	b082      	sub	sp, #8
 800725e:	af00      	add	r7, sp, #0
 8007260:	6078      	str	r0, [r7, #4]
 8007262:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_D6D_SRC, (u8_t *)value, 1) )
 8007264:	2301      	movs	r3, #1
 8007266:	683a      	ldr	r2, [r7, #0]
 8007268:	211d      	movs	r1, #29
 800726a:	6878      	ldr	r0, [r7, #4]
 800726c:	f7ff f9c0 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 8007270:	4603      	mov	r3, r0
 8007272:	2b00      	cmp	r3, #0
 8007274:	d101      	bne.n	800727a <LSM6DSL_ACC_GYRO_R_D6D_EV_STATUS+0x20>
    return MEMS_ERROR;
 8007276:	2300      	movs	r3, #0
 8007278:	e007      	b.n	800728a <LSM6DSL_ACC_GYRO_R_D6D_EV_STATUS+0x30>

  *value &= LSM6DSL_ACC_GYRO_D6D_EV_STATUS_MASK; //mask
 800727a:	683b      	ldr	r3, [r7, #0]
 800727c:	781b      	ldrb	r3, [r3, #0]
 800727e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007282:	b2da      	uxtb	r2, r3
 8007284:	683b      	ldr	r3, [r7, #0]
 8007286:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8007288:	2301      	movs	r3, #1
}
 800728a:	4618      	mov	r0, r3
 800728c:	3708      	adds	r7, #8
 800728e:	46bd      	mov	sp, r7
 8007290:	bd80      	pop	{r7, pc}

08007292 <LSM6DSL_ACC_GYRO_R_XLDA>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_XLDA_t
* Output         : Status of XLDA see LSM6DSL_ACC_GYRO_XLDA_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_XLDA(void *handle, LSM6DSL_ACC_GYRO_XLDA_t *value)
{
 8007292:	b580      	push	{r7, lr}
 8007294:	b082      	sub	sp, #8
 8007296:	af00      	add	r7, sp, #0
 8007298:	6078      	str	r0, [r7, #4]
 800729a:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_STATUS_REG, (u8_t *)value, 1) )
 800729c:	2301      	movs	r3, #1
 800729e:	683a      	ldr	r2, [r7, #0]
 80072a0:	211e      	movs	r1, #30
 80072a2:	6878      	ldr	r0, [r7, #4]
 80072a4:	f7ff f9a4 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 80072a8:	4603      	mov	r3, r0
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d101      	bne.n	80072b2 <LSM6DSL_ACC_GYRO_R_XLDA+0x20>
    return MEMS_ERROR;
 80072ae:	2300      	movs	r3, #0
 80072b0:	e007      	b.n	80072c2 <LSM6DSL_ACC_GYRO_R_XLDA+0x30>

  *value &= LSM6DSL_ACC_GYRO_XLDA_MASK; //mask
 80072b2:	683b      	ldr	r3, [r7, #0]
 80072b4:	781b      	ldrb	r3, [r3, #0]
 80072b6:	f003 0301 	and.w	r3, r3, #1
 80072ba:	b2da      	uxtb	r2, r3
 80072bc:	683b      	ldr	r3, [r7, #0]
 80072be:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 80072c0:	2301      	movs	r3, #1
}
 80072c2:	4618      	mov	r0, r3
 80072c4:	3708      	adds	r7, #8
 80072c6:	46bd      	mov	sp, r7
 80072c8:	bd80      	pop	{r7, pc}

080072ca <LSM6DSL_ACC_GYRO_R_GDA>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_GDA_t
* Output         : Status of GDA see LSM6DSL_ACC_GYRO_GDA_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_GDA(void *handle, LSM6DSL_ACC_GYRO_GDA_t *value)
{
 80072ca:	b580      	push	{r7, lr}
 80072cc:	b082      	sub	sp, #8
 80072ce:	af00      	add	r7, sp, #0
 80072d0:	6078      	str	r0, [r7, #4]
 80072d2:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_STATUS_REG, (u8_t *)value, 1) )
 80072d4:	2301      	movs	r3, #1
 80072d6:	683a      	ldr	r2, [r7, #0]
 80072d8:	211e      	movs	r1, #30
 80072da:	6878      	ldr	r0, [r7, #4]
 80072dc:	f7ff f988 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 80072e0:	4603      	mov	r3, r0
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d101      	bne.n	80072ea <LSM6DSL_ACC_GYRO_R_GDA+0x20>
    return MEMS_ERROR;
 80072e6:	2300      	movs	r3, #0
 80072e8:	e007      	b.n	80072fa <LSM6DSL_ACC_GYRO_R_GDA+0x30>

  *value &= LSM6DSL_ACC_GYRO_GDA_MASK; //mask
 80072ea:	683b      	ldr	r3, [r7, #0]
 80072ec:	781b      	ldrb	r3, [r3, #0]
 80072ee:	f003 0302 	and.w	r3, r3, #2
 80072f2:	b2da      	uxtb	r2, r3
 80072f4:	683b      	ldr	r3, [r7, #0]
 80072f6:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 80072f8:	2301      	movs	r3, #1
}
 80072fa:	4618      	mov	r0, r3
 80072fc:	3708      	adds	r7, #8
 80072fe:	46bd      	mov	sp, r7
 8007300:	bd80      	pop	{r7, pc}

08007302 <LSM6DSL_ACC_GYRO_R_FIFONumOfEntries>:
* Input          : Pointer to u16_t
* Output         : Status of DIFF_FIFO
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_FIFONumOfEntries(void *handle, u16_t *value)
{
 8007302:	b580      	push	{r7, lr}
 8007304:	b084      	sub	sp, #16
 8007306:	af00      	add	r7, sp, #0
 8007308:	6078      	str	r0, [r7, #4]
 800730a:	6039      	str	r1, [r7, #0]
  u8_t valueH, valueL;

  /* Low part from FIFO_STATUS1 */
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_STATUS1, (u8_t *)&valueL, 1) )
 800730c:	f107 020e 	add.w	r2, r7, #14
 8007310:	2301      	movs	r3, #1
 8007312:	213a      	movs	r1, #58	; 0x3a
 8007314:	6878      	ldr	r0, [r7, #4]
 8007316:	f7ff f96b 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 800731a:	4603      	mov	r3, r0
 800731c:	2b00      	cmp	r3, #0
 800731e:	d101      	bne.n	8007324 <LSM6DSL_ACC_GYRO_R_FIFONumOfEntries+0x22>
    return MEMS_ERROR;
 8007320:	2300      	movs	r3, #0
 8007322:	e021      	b.n	8007368 <LSM6DSL_ACC_GYRO_R_FIFONumOfEntries+0x66>

  valueL &= LSM6DSL_ACC_GYRO_DIFF_FIFO_STATUS1_MASK; //coerce
 8007324:	7bbb      	ldrb	r3, [r7, #14]
 8007326:	73bb      	strb	r3, [r7, #14]
  valueL = valueL >> LSM6DSL_ACC_GYRO_DIFF_FIFO_STATUS1_POSITION; //mask
 8007328:	7bbb      	ldrb	r3, [r7, #14]
 800732a:	73bb      	strb	r3, [r7, #14]

  /* High part from FIFO_STATUS2 */
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_STATUS2, (u8_t *)&valueH, 1) )
 800732c:	f107 020f 	add.w	r2, r7, #15
 8007330:	2301      	movs	r3, #1
 8007332:	213b      	movs	r1, #59	; 0x3b
 8007334:	6878      	ldr	r0, [r7, #4]
 8007336:	f7ff f95b 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 800733a:	4603      	mov	r3, r0
 800733c:	2b00      	cmp	r3, #0
 800733e:	d101      	bne.n	8007344 <LSM6DSL_ACC_GYRO_R_FIFONumOfEntries+0x42>
    return MEMS_ERROR;
 8007340:	2300      	movs	r3, #0
 8007342:	e011      	b.n	8007368 <LSM6DSL_ACC_GYRO_R_FIFONumOfEntries+0x66>

  valueH &= LSM6DSL_ACC_GYRO_DIFF_FIFO_STATUS2_MASK; //coerce
 8007344:	7bfb      	ldrb	r3, [r7, #15]
 8007346:	f003 030f 	and.w	r3, r3, #15
 800734a:	b2db      	uxtb	r3, r3
 800734c:	73fb      	strb	r3, [r7, #15]
  valueH = valueH >> LSM6DSL_ACC_GYRO_DIFF_FIFO_STATUS2_POSITION; //mask
 800734e:	7bfb      	ldrb	r3, [r7, #15]
 8007350:	73fb      	strb	r3, [r7, #15]

  *value = ((valueH << 8) & 0xFF00) | valueL;
 8007352:	7bfb      	ldrb	r3, [r7, #15]
 8007354:	021b      	lsls	r3, r3, #8
 8007356:	b21a      	sxth	r2, r3
 8007358:	7bbb      	ldrb	r3, [r7, #14]
 800735a:	b21b      	sxth	r3, r3
 800735c:	4313      	orrs	r3, r2
 800735e:	b21b      	sxth	r3, r3
 8007360:	b29a      	uxth	r2, r3
 8007362:	683b      	ldr	r3, [r7, #0]
 8007364:	801a      	strh	r2, [r3, #0]

  return MEMS_SUCCESS;
 8007366:	2301      	movs	r3, #1
}
 8007368:	4618      	mov	r0, r3
 800736a:	3710      	adds	r7, #16
 800736c:	46bd      	mov	sp, r7
 800736e:	bd80      	pop	{r7, pc}

08007370 <LSM6DSL_ACC_GYRO_R_FIFOEmpty>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_FIFO_EMPTY_t
* Output         : Status of FIFO_EMPTY see LSM6DSL_ACC_GYRO_FIFO_EMPTY_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_FIFOEmpty(void *handle, LSM6DSL_ACC_GYRO_FIFO_EMPTY_t *value)
{
 8007370:	b580      	push	{r7, lr}
 8007372:	b082      	sub	sp, #8
 8007374:	af00      	add	r7, sp, #0
 8007376:	6078      	str	r0, [r7, #4]
 8007378:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_STATUS2, (u8_t *)value, 1) )
 800737a:	2301      	movs	r3, #1
 800737c:	683a      	ldr	r2, [r7, #0]
 800737e:	213b      	movs	r1, #59	; 0x3b
 8007380:	6878      	ldr	r0, [r7, #4]
 8007382:	f7ff f935 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 8007386:	4603      	mov	r3, r0
 8007388:	2b00      	cmp	r3, #0
 800738a:	d101      	bne.n	8007390 <LSM6DSL_ACC_GYRO_R_FIFOEmpty+0x20>
    return MEMS_ERROR;
 800738c:	2300      	movs	r3, #0
 800738e:	e007      	b.n	80073a0 <LSM6DSL_ACC_GYRO_R_FIFOEmpty+0x30>

  *value &= LSM6DSL_ACC_GYRO_FIFO_EMPTY_MASK; //mask
 8007390:	683b      	ldr	r3, [r7, #0]
 8007392:	781b      	ldrb	r3, [r3, #0]
 8007394:	f003 0310 	and.w	r3, r3, #16
 8007398:	b2da      	uxtb	r2, r3
 800739a:	683b      	ldr	r3, [r7, #0]
 800739c:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800739e:	2301      	movs	r3, #1
}
 80073a0:	4618      	mov	r0, r3
 80073a2:	3708      	adds	r7, #8
 80073a4:	46bd      	mov	sp, r7
 80073a6:	bd80      	pop	{r7, pc}

080073a8 <LSM6DSL_ACC_GYRO_R_FIFOFull>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_FIFO_FULL_t
* Output         : Status of FIFO_FULL see LSM6DSL_ACC_GYRO_FIFO_FULL_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_FIFOFull(void *handle, LSM6DSL_ACC_GYRO_FIFO_FULL_t *value)
{
 80073a8:	b580      	push	{r7, lr}
 80073aa:	b082      	sub	sp, #8
 80073ac:	af00      	add	r7, sp, #0
 80073ae:	6078      	str	r0, [r7, #4]
 80073b0:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_STATUS2, (u8_t *)value, 1) )
 80073b2:	2301      	movs	r3, #1
 80073b4:	683a      	ldr	r2, [r7, #0]
 80073b6:	213b      	movs	r1, #59	; 0x3b
 80073b8:	6878      	ldr	r0, [r7, #4]
 80073ba:	f7ff f919 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 80073be:	4603      	mov	r3, r0
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d101      	bne.n	80073c8 <LSM6DSL_ACC_GYRO_R_FIFOFull+0x20>
    return MEMS_ERROR;
 80073c4:	2300      	movs	r3, #0
 80073c6:	e007      	b.n	80073d8 <LSM6DSL_ACC_GYRO_R_FIFOFull+0x30>

  *value &= LSM6DSL_ACC_GYRO_FIFO_FULL_MASK; //mask
 80073c8:	683b      	ldr	r3, [r7, #0]
 80073ca:	781b      	ldrb	r3, [r3, #0]
 80073cc:	f003 0320 	and.w	r3, r3, #32
 80073d0:	b2da      	uxtb	r2, r3
 80073d2:	683b      	ldr	r3, [r7, #0]
 80073d4:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 80073d6:	2301      	movs	r3, #1
}
 80073d8:	4618      	mov	r0, r3
 80073da:	3708      	adds	r7, #8
 80073dc:	46bd      	mov	sp, r7
 80073de:	bd80      	pop	{r7, pc}

080073e0 <LSM6DSL_ACC_GYRO_R_OVERRUN>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_OVERRUN_t
* Output         : Status of OVERRUN see LSM6DSL_ACC_GYRO_OVERRUN_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_OVERRUN(void *handle, LSM6DSL_ACC_GYRO_OVERRUN_t *value)
{
 80073e0:	b580      	push	{r7, lr}
 80073e2:	b082      	sub	sp, #8
 80073e4:	af00      	add	r7, sp, #0
 80073e6:	6078      	str	r0, [r7, #4]
 80073e8:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_STATUS2, (u8_t *)value, 1) )
 80073ea:	2301      	movs	r3, #1
 80073ec:	683a      	ldr	r2, [r7, #0]
 80073ee:	213b      	movs	r1, #59	; 0x3b
 80073f0:	6878      	ldr	r0, [r7, #4]
 80073f2:	f7ff f8fd 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 80073f6:	4603      	mov	r3, r0
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d101      	bne.n	8007400 <LSM6DSL_ACC_GYRO_R_OVERRUN+0x20>
    return MEMS_ERROR;
 80073fc:	2300      	movs	r3, #0
 80073fe:	e007      	b.n	8007410 <LSM6DSL_ACC_GYRO_R_OVERRUN+0x30>

  *value &= LSM6DSL_ACC_GYRO_OVERRUN_MASK; //mask
 8007400:	683b      	ldr	r3, [r7, #0]
 8007402:	781b      	ldrb	r3, [r3, #0]
 8007404:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007408:	b2da      	uxtb	r2, r3
 800740a:	683b      	ldr	r3, [r7, #0]
 800740c:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800740e:	2301      	movs	r3, #1
}
 8007410:	4618      	mov	r0, r3
 8007412:	3708      	adds	r7, #8
 8007414:	46bd      	mov	sp, r7
 8007416:	bd80      	pop	{r7, pc}

08007418 <LSM6DSL_ACC_GYRO_R_FIFOPattern>:
* Input          : Pointer to u16_t
* Output         : Status of FIFO_PATTERN
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_FIFOPattern(void *handle, u16_t *value)
{
 8007418:	b580      	push	{r7, lr}
 800741a:	b084      	sub	sp, #16
 800741c:	af00      	add	r7, sp, #0
 800741e:	6078      	str	r0, [r7, #4]
 8007420:	6039      	str	r1, [r7, #0]
  u8_t valueH, valueL;

  /* Low part from FIFO_STATUS3 */
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_STATUS3, (u8_t *)&valueL, 1) )
 8007422:	f107 020e 	add.w	r2, r7, #14
 8007426:	2301      	movs	r3, #1
 8007428:	213c      	movs	r1, #60	; 0x3c
 800742a:	6878      	ldr	r0, [r7, #4]
 800742c:	f7ff f8e0 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 8007430:	4603      	mov	r3, r0
 8007432:	2b00      	cmp	r3, #0
 8007434:	d101      	bne.n	800743a <LSM6DSL_ACC_GYRO_R_FIFOPattern+0x22>
    return MEMS_ERROR;
 8007436:	2300      	movs	r3, #0
 8007438:	e021      	b.n	800747e <LSM6DSL_ACC_GYRO_R_FIFOPattern+0x66>

  valueL &= LSM6DSL_ACC_GYRO_FIFO_STATUS3_PATTERN_MASK; //coerce
 800743a:	7bbb      	ldrb	r3, [r7, #14]
 800743c:	73bb      	strb	r3, [r7, #14]
  valueL = valueL >> LSM6DSL_ACC_GYRO_FIFO_STATUS3_PATTERN_POSITION; //mask
 800743e:	7bbb      	ldrb	r3, [r7, #14]
 8007440:	73bb      	strb	r3, [r7, #14]

  /* High part from FIFO_STATUS4 */
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_STATUS4, (u8_t *)&valueH, 1) )
 8007442:	f107 020f 	add.w	r2, r7, #15
 8007446:	2301      	movs	r3, #1
 8007448:	213d      	movs	r1, #61	; 0x3d
 800744a:	6878      	ldr	r0, [r7, #4]
 800744c:	f7ff f8d0 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 8007450:	4603      	mov	r3, r0
 8007452:	2b00      	cmp	r3, #0
 8007454:	d101      	bne.n	800745a <LSM6DSL_ACC_GYRO_R_FIFOPattern+0x42>
    return MEMS_ERROR;
 8007456:	2300      	movs	r3, #0
 8007458:	e011      	b.n	800747e <LSM6DSL_ACC_GYRO_R_FIFOPattern+0x66>

  valueH &= LSM6DSL_ACC_GYRO_FIFO_STATUS4_PATTERN_MASK; //coerce
 800745a:	7bfb      	ldrb	r3, [r7, #15]
 800745c:	f003 0303 	and.w	r3, r3, #3
 8007460:	b2db      	uxtb	r3, r3
 8007462:	73fb      	strb	r3, [r7, #15]
  valueH = valueH >> LSM6DSL_ACC_GYRO_FIFO_STATUS4_PATTERN_POSITION; //mask
 8007464:	7bfb      	ldrb	r3, [r7, #15]
 8007466:	73fb      	strb	r3, [r7, #15]

  *value = ((valueH << 8) & 0xFF00) | valueL;
 8007468:	7bfb      	ldrb	r3, [r7, #15]
 800746a:	021b      	lsls	r3, r3, #8
 800746c:	b21a      	sxth	r2, r3
 800746e:	7bbb      	ldrb	r3, [r7, #14]
 8007470:	b21b      	sxth	r3, r3
 8007472:	4313      	orrs	r3, r2
 8007474:	b21b      	sxth	r3, r3
 8007476:	b29a      	uxth	r2, r3
 8007478:	683b      	ldr	r3, [r7, #0]
 800747a:	801a      	strh	r2, [r3, #0]

  return MEMS_SUCCESS;
 800747c:	2301      	movs	r3, #1
}
 800747e:	4618      	mov	r0, r3
 8007480:	3710      	adds	r7, #16
 8007482:	46bd      	mov	sp, r7
 8007484:	bd80      	pop	{r7, pc}

08007486 <LSM6DSL_ACC_GYRO_R_PEDO_EV_STATUS>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_PEDO_EV_STATUS_t
* Output         : Status of PEDO_EV_STATUS see LSM6DSL_ACC_GYRO_PEDO_EV_STATUS_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_PEDO_EV_STATUS(void *handle, LSM6DSL_ACC_GYRO_PEDO_EV_STATUS_t *value)
{
 8007486:	b580      	push	{r7, lr}
 8007488:	b082      	sub	sp, #8
 800748a:	af00      	add	r7, sp, #0
 800748c:	6078      	str	r0, [r7, #4]
 800748e:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FUNC_SRC, (u8_t *)value, 1) )
 8007490:	2301      	movs	r3, #1
 8007492:	683a      	ldr	r2, [r7, #0]
 8007494:	2153      	movs	r1, #83	; 0x53
 8007496:	6878      	ldr	r0, [r7, #4]
 8007498:	f7ff f8aa 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 800749c:	4603      	mov	r3, r0
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d101      	bne.n	80074a6 <LSM6DSL_ACC_GYRO_R_PEDO_EV_STATUS+0x20>
    return MEMS_ERROR;
 80074a2:	2300      	movs	r3, #0
 80074a4:	e007      	b.n	80074b6 <LSM6DSL_ACC_GYRO_R_PEDO_EV_STATUS+0x30>

  *value &= LSM6DSL_ACC_GYRO_PEDO_EV_STATUS_MASK; //mask
 80074a6:	683b      	ldr	r3, [r7, #0]
 80074a8:	781b      	ldrb	r3, [r3, #0]
 80074aa:	f003 0310 	and.w	r3, r3, #16
 80074ae:	b2da      	uxtb	r2, r3
 80074b0:	683b      	ldr	r3, [r7, #0]
 80074b2:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 80074b4:	2301      	movs	r3, #1
}
 80074b6:	4618      	mov	r0, r3
 80074b8:	3708      	adds	r7, #8
 80074ba:	46bd      	mov	sp, r7
 80074bc:	bd80      	pop	{r7, pc}

080074be <LSM6DSL_ACC_GYRO_R_TILT_EV_STATUS>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_TILT_EV_STATUS_t
* Output         : Status of TILT_EV_STATUS see LSM6DSL_ACC_GYRO_TILT_EV_STATUS_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_TILT_EV_STATUS(void *handle, LSM6DSL_ACC_GYRO_TILT_EV_STATUS_t *value)
{
 80074be:	b580      	push	{r7, lr}
 80074c0:	b082      	sub	sp, #8
 80074c2:	af00      	add	r7, sp, #0
 80074c4:	6078      	str	r0, [r7, #4]
 80074c6:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FUNC_SRC, (u8_t *)value, 1) )
 80074c8:	2301      	movs	r3, #1
 80074ca:	683a      	ldr	r2, [r7, #0]
 80074cc:	2153      	movs	r1, #83	; 0x53
 80074ce:	6878      	ldr	r0, [r7, #4]
 80074d0:	f7ff f88e 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 80074d4:	4603      	mov	r3, r0
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d101      	bne.n	80074de <LSM6DSL_ACC_GYRO_R_TILT_EV_STATUS+0x20>
    return MEMS_ERROR;
 80074da:	2300      	movs	r3, #0
 80074dc:	e007      	b.n	80074ee <LSM6DSL_ACC_GYRO_R_TILT_EV_STATUS+0x30>

  *value &= LSM6DSL_ACC_GYRO_TILT_EV_STATUS_MASK; //mask
 80074de:	683b      	ldr	r3, [r7, #0]
 80074e0:	781b      	ldrb	r3, [r3, #0]
 80074e2:	f003 0320 	and.w	r3, r3, #32
 80074e6:	b2da      	uxtb	r2, r3
 80074e8:	683b      	ldr	r3, [r7, #0]
 80074ea:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 80074ec:	2301      	movs	r3, #1
}
 80074ee:	4618      	mov	r0, r3
 80074f0:	3708      	adds	r7, #8
 80074f2:	46bd      	mov	sp, r7
 80074f4:	bd80      	pop	{r7, pc}

080074f6 <LSM6DSL_ACC_GYRO_W_LIR>:
* Input          : LSM6DSL_ACC_GYRO_LIR_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_LIR(void *handle, LSM6DSL_ACC_GYRO_LIR_t newValue)
{
 80074f6:	b580      	push	{r7, lr}
 80074f8:	b084      	sub	sp, #16
 80074fa:	af00      	add	r7, sp, #0
 80074fc:	6078      	str	r0, [r7, #4]
 80074fe:	460b      	mov	r3, r1
 8007500:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_TAP_CFG1, &value, 1) )
 8007502:	f107 020f 	add.w	r2, r7, #15
 8007506:	2301      	movs	r3, #1
 8007508:	2158      	movs	r1, #88	; 0x58
 800750a:	6878      	ldr	r0, [r7, #4]
 800750c:	f7ff f870 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 8007510:	4603      	mov	r3, r0
 8007512:	2b00      	cmp	r3, #0
 8007514:	d101      	bne.n	800751a <LSM6DSL_ACC_GYRO_W_LIR+0x24>
    return MEMS_ERROR;
 8007516:	2300      	movs	r3, #0
 8007518:	e016      	b.n	8007548 <LSM6DSL_ACC_GYRO_W_LIR+0x52>

  value &= ~LSM6DSL_ACC_GYRO_LIR_MASK;
 800751a:	7bfb      	ldrb	r3, [r7, #15]
 800751c:	f023 0301 	bic.w	r3, r3, #1
 8007520:	b2db      	uxtb	r3, r3
 8007522:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8007524:	7bfa      	ldrb	r2, [r7, #15]
 8007526:	78fb      	ldrb	r3, [r7, #3]
 8007528:	4313      	orrs	r3, r2
 800752a:	b2db      	uxtb	r3, r3
 800752c:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_TAP_CFG1, &value, 1) )
 800752e:	f107 020f 	add.w	r2, r7, #15
 8007532:	2301      	movs	r3, #1
 8007534:	2158      	movs	r1, #88	; 0x58
 8007536:	6878      	ldr	r0, [r7, #4]
 8007538:	f7ff f874 	bl	8006624 <LSM6DSL_ACC_GYRO_WriteReg>
 800753c:	4603      	mov	r3, r0
 800753e:	2b00      	cmp	r3, #0
 8007540:	d101      	bne.n	8007546 <LSM6DSL_ACC_GYRO_W_LIR+0x50>
    return MEMS_ERROR;
 8007542:	2300      	movs	r3, #0
 8007544:	e000      	b.n	8007548 <LSM6DSL_ACC_GYRO_W_LIR+0x52>

  return MEMS_SUCCESS;
 8007546:	2301      	movs	r3, #1
}
 8007548:	4618      	mov	r0, r3
 800754a:	3710      	adds	r7, #16
 800754c:	46bd      	mov	sp, r7
 800754e:	bd80      	pop	{r7, pc}

08007550 <LSM6DSL_ACC_GYRO_W_TAP_Z_EN>:
* Input          : LSM6DSL_ACC_GYRO_TAP_Z_EN_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_TAP_Z_EN(void *handle, LSM6DSL_ACC_GYRO_TAP_Z_EN_t newValue)
{
 8007550:	b580      	push	{r7, lr}
 8007552:	b084      	sub	sp, #16
 8007554:	af00      	add	r7, sp, #0
 8007556:	6078      	str	r0, [r7, #4]
 8007558:	460b      	mov	r3, r1
 800755a:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_TAP_CFG1, &value, 1) )
 800755c:	f107 020f 	add.w	r2, r7, #15
 8007560:	2301      	movs	r3, #1
 8007562:	2158      	movs	r1, #88	; 0x58
 8007564:	6878      	ldr	r0, [r7, #4]
 8007566:	f7ff f843 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 800756a:	4603      	mov	r3, r0
 800756c:	2b00      	cmp	r3, #0
 800756e:	d101      	bne.n	8007574 <LSM6DSL_ACC_GYRO_W_TAP_Z_EN+0x24>
    return MEMS_ERROR;
 8007570:	2300      	movs	r3, #0
 8007572:	e016      	b.n	80075a2 <LSM6DSL_ACC_GYRO_W_TAP_Z_EN+0x52>

  value &= ~LSM6DSL_ACC_GYRO_TAP_Z_EN_MASK;
 8007574:	7bfb      	ldrb	r3, [r7, #15]
 8007576:	f023 0302 	bic.w	r3, r3, #2
 800757a:	b2db      	uxtb	r3, r3
 800757c:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800757e:	7bfa      	ldrb	r2, [r7, #15]
 8007580:	78fb      	ldrb	r3, [r7, #3]
 8007582:	4313      	orrs	r3, r2
 8007584:	b2db      	uxtb	r3, r3
 8007586:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_TAP_CFG1, &value, 1) )
 8007588:	f107 020f 	add.w	r2, r7, #15
 800758c:	2301      	movs	r3, #1
 800758e:	2158      	movs	r1, #88	; 0x58
 8007590:	6878      	ldr	r0, [r7, #4]
 8007592:	f7ff f847 	bl	8006624 <LSM6DSL_ACC_GYRO_WriteReg>
 8007596:	4603      	mov	r3, r0
 8007598:	2b00      	cmp	r3, #0
 800759a:	d101      	bne.n	80075a0 <LSM6DSL_ACC_GYRO_W_TAP_Z_EN+0x50>
    return MEMS_ERROR;
 800759c:	2300      	movs	r3, #0
 800759e:	e000      	b.n	80075a2 <LSM6DSL_ACC_GYRO_W_TAP_Z_EN+0x52>

  return MEMS_SUCCESS;
 80075a0:	2301      	movs	r3, #1
}
 80075a2:	4618      	mov	r0, r3
 80075a4:	3710      	adds	r7, #16
 80075a6:	46bd      	mov	sp, r7
 80075a8:	bd80      	pop	{r7, pc}

080075aa <LSM6DSL_ACC_GYRO_W_TAP_Y_EN>:
* Input          : LSM6DSL_ACC_GYRO_TAP_Y_EN_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_TAP_Y_EN(void *handle, LSM6DSL_ACC_GYRO_TAP_Y_EN_t newValue)
{
 80075aa:	b580      	push	{r7, lr}
 80075ac:	b084      	sub	sp, #16
 80075ae:	af00      	add	r7, sp, #0
 80075b0:	6078      	str	r0, [r7, #4]
 80075b2:	460b      	mov	r3, r1
 80075b4:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_TAP_CFG1, &value, 1) )
 80075b6:	f107 020f 	add.w	r2, r7, #15
 80075ba:	2301      	movs	r3, #1
 80075bc:	2158      	movs	r1, #88	; 0x58
 80075be:	6878      	ldr	r0, [r7, #4]
 80075c0:	f7ff f816 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 80075c4:	4603      	mov	r3, r0
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d101      	bne.n	80075ce <LSM6DSL_ACC_GYRO_W_TAP_Y_EN+0x24>
    return MEMS_ERROR;
 80075ca:	2300      	movs	r3, #0
 80075cc:	e016      	b.n	80075fc <LSM6DSL_ACC_GYRO_W_TAP_Y_EN+0x52>

  value &= ~LSM6DSL_ACC_GYRO_TAP_Y_EN_MASK;
 80075ce:	7bfb      	ldrb	r3, [r7, #15]
 80075d0:	f023 0304 	bic.w	r3, r3, #4
 80075d4:	b2db      	uxtb	r3, r3
 80075d6:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 80075d8:	7bfa      	ldrb	r2, [r7, #15]
 80075da:	78fb      	ldrb	r3, [r7, #3]
 80075dc:	4313      	orrs	r3, r2
 80075de:	b2db      	uxtb	r3, r3
 80075e0:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_TAP_CFG1, &value, 1) )
 80075e2:	f107 020f 	add.w	r2, r7, #15
 80075e6:	2301      	movs	r3, #1
 80075e8:	2158      	movs	r1, #88	; 0x58
 80075ea:	6878      	ldr	r0, [r7, #4]
 80075ec:	f7ff f81a 	bl	8006624 <LSM6DSL_ACC_GYRO_WriteReg>
 80075f0:	4603      	mov	r3, r0
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d101      	bne.n	80075fa <LSM6DSL_ACC_GYRO_W_TAP_Y_EN+0x50>
    return MEMS_ERROR;
 80075f6:	2300      	movs	r3, #0
 80075f8:	e000      	b.n	80075fc <LSM6DSL_ACC_GYRO_W_TAP_Y_EN+0x52>

  return MEMS_SUCCESS;
 80075fa:	2301      	movs	r3, #1
}
 80075fc:	4618      	mov	r0, r3
 80075fe:	3710      	adds	r7, #16
 8007600:	46bd      	mov	sp, r7
 8007602:	bd80      	pop	{r7, pc}

08007604 <LSM6DSL_ACC_GYRO_W_TAP_X_EN>:
* Input          : LSM6DSL_ACC_GYRO_TAP_X_EN_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_TAP_X_EN(void *handle, LSM6DSL_ACC_GYRO_TAP_X_EN_t newValue)
{
 8007604:	b580      	push	{r7, lr}
 8007606:	b084      	sub	sp, #16
 8007608:	af00      	add	r7, sp, #0
 800760a:	6078      	str	r0, [r7, #4]
 800760c:	460b      	mov	r3, r1
 800760e:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_TAP_CFG1, &value, 1) )
 8007610:	f107 020f 	add.w	r2, r7, #15
 8007614:	2301      	movs	r3, #1
 8007616:	2158      	movs	r1, #88	; 0x58
 8007618:	6878      	ldr	r0, [r7, #4]
 800761a:	f7fe ffe9 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 800761e:	4603      	mov	r3, r0
 8007620:	2b00      	cmp	r3, #0
 8007622:	d101      	bne.n	8007628 <LSM6DSL_ACC_GYRO_W_TAP_X_EN+0x24>
    return MEMS_ERROR;
 8007624:	2300      	movs	r3, #0
 8007626:	e016      	b.n	8007656 <LSM6DSL_ACC_GYRO_W_TAP_X_EN+0x52>

  value &= ~LSM6DSL_ACC_GYRO_TAP_X_EN_MASK;
 8007628:	7bfb      	ldrb	r3, [r7, #15]
 800762a:	f023 0308 	bic.w	r3, r3, #8
 800762e:	b2db      	uxtb	r3, r3
 8007630:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8007632:	7bfa      	ldrb	r2, [r7, #15]
 8007634:	78fb      	ldrb	r3, [r7, #3]
 8007636:	4313      	orrs	r3, r2
 8007638:	b2db      	uxtb	r3, r3
 800763a:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_TAP_CFG1, &value, 1) )
 800763c:	f107 020f 	add.w	r2, r7, #15
 8007640:	2301      	movs	r3, #1
 8007642:	2158      	movs	r1, #88	; 0x58
 8007644:	6878      	ldr	r0, [r7, #4]
 8007646:	f7fe ffed 	bl	8006624 <LSM6DSL_ACC_GYRO_WriteReg>
 800764a:	4603      	mov	r3, r0
 800764c:	2b00      	cmp	r3, #0
 800764e:	d101      	bne.n	8007654 <LSM6DSL_ACC_GYRO_W_TAP_X_EN+0x50>
    return MEMS_ERROR;
 8007650:	2300      	movs	r3, #0
 8007652:	e000      	b.n	8007656 <LSM6DSL_ACC_GYRO_W_TAP_X_EN+0x52>

  return MEMS_SUCCESS;
 8007654:	2301      	movs	r3, #1
}
 8007656:	4618      	mov	r0, r3
 8007658:	3710      	adds	r7, #16
 800765a:	46bd      	mov	sp, r7
 800765c:	bd80      	pop	{r7, pc}

0800765e <LSM6DSL_ACC_GYRO_W_BASIC_INT>:
* Input          : LSM6DSL_ACC_GYRO_INT_EN_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_BASIC_INT(void *handle, LSM6DSL_ACC_GYRO_INT_EN_t newValue)
{
 800765e:	b580      	push	{r7, lr}
 8007660:	b084      	sub	sp, #16
 8007662:	af00      	add	r7, sp, #0
 8007664:	6078      	str	r0, [r7, #4]
 8007666:	460b      	mov	r3, r1
 8007668:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_TAP_CFG1, &value, 1) )
 800766a:	f107 020f 	add.w	r2, r7, #15
 800766e:	2301      	movs	r3, #1
 8007670:	2158      	movs	r1, #88	; 0x58
 8007672:	6878      	ldr	r0, [r7, #4]
 8007674:	f7fe ffbc 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 8007678:	4603      	mov	r3, r0
 800767a:	2b00      	cmp	r3, #0
 800767c:	d101      	bne.n	8007682 <LSM6DSL_ACC_GYRO_W_BASIC_INT+0x24>
    return MEMS_ERROR;
 800767e:	2300      	movs	r3, #0
 8007680:	e016      	b.n	80076b0 <LSM6DSL_ACC_GYRO_W_BASIC_INT+0x52>

  value &= ~LSM6DSL_ACC_GYRO_INT_EN_MASK;
 8007682:	7bfb      	ldrb	r3, [r7, #15]
 8007684:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007688:	b2db      	uxtb	r3, r3
 800768a:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800768c:	7bfa      	ldrb	r2, [r7, #15]
 800768e:	78fb      	ldrb	r3, [r7, #3]
 8007690:	4313      	orrs	r3, r2
 8007692:	b2db      	uxtb	r3, r3
 8007694:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_TAP_CFG1, &value, 1) )
 8007696:	f107 020f 	add.w	r2, r7, #15
 800769a:	2301      	movs	r3, #1
 800769c:	2158      	movs	r1, #88	; 0x58
 800769e:	6878      	ldr	r0, [r7, #4]
 80076a0:	f7fe ffc0 	bl	8006624 <LSM6DSL_ACC_GYRO_WriteReg>
 80076a4:	4603      	mov	r3, r0
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d101      	bne.n	80076ae <LSM6DSL_ACC_GYRO_W_BASIC_INT+0x50>
    return MEMS_ERROR;
 80076aa:	2300      	movs	r3, #0
 80076ac:	e000      	b.n	80076b0 <LSM6DSL_ACC_GYRO_W_BASIC_INT+0x52>

  return MEMS_SUCCESS;
 80076ae:	2301      	movs	r3, #1
}
 80076b0:	4618      	mov	r0, r3
 80076b2:	3710      	adds	r7, #16
 80076b4:	46bd      	mov	sp, r7
 80076b6:	bd80      	pop	{r7, pc}

080076b8 <LSM6DSL_ACC_GYRO_W_TAP_THS>:
* Input          : u8_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_TAP_THS(void *handle, u8_t newValue)
{
 80076b8:	b580      	push	{r7, lr}
 80076ba:	b084      	sub	sp, #16
 80076bc:	af00      	add	r7, sp, #0
 80076be:	6078      	str	r0, [r7, #4]
 80076c0:	460b      	mov	r3, r1
 80076c2:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  newValue = newValue << LSM6DSL_ACC_GYRO_TAP_THS_POSITION; //mask
  newValue &= LSM6DSL_ACC_GYRO_TAP_THS_MASK; //coerce
 80076c4:	78fb      	ldrb	r3, [r7, #3]
 80076c6:	f003 031f 	and.w	r3, r3, #31
 80076ca:	70fb      	strb	r3, [r7, #3]

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_TAP_THS_6D, &value, 1) )
 80076cc:	f107 020f 	add.w	r2, r7, #15
 80076d0:	2301      	movs	r3, #1
 80076d2:	2159      	movs	r1, #89	; 0x59
 80076d4:	6878      	ldr	r0, [r7, #4]
 80076d6:	f7fe ff8b 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 80076da:	4603      	mov	r3, r0
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d101      	bne.n	80076e4 <LSM6DSL_ACC_GYRO_W_TAP_THS+0x2c>
    return MEMS_ERROR;
 80076e0:	2300      	movs	r3, #0
 80076e2:	e016      	b.n	8007712 <LSM6DSL_ACC_GYRO_W_TAP_THS+0x5a>

  value &= ~LSM6DSL_ACC_GYRO_TAP_THS_MASK;
 80076e4:	7bfb      	ldrb	r3, [r7, #15]
 80076e6:	f023 031f 	bic.w	r3, r3, #31
 80076ea:	b2db      	uxtb	r3, r3
 80076ec:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 80076ee:	7bfa      	ldrb	r2, [r7, #15]
 80076f0:	78fb      	ldrb	r3, [r7, #3]
 80076f2:	4313      	orrs	r3, r2
 80076f4:	b2db      	uxtb	r3, r3
 80076f6:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_TAP_THS_6D, &value, 1) )
 80076f8:	f107 020f 	add.w	r2, r7, #15
 80076fc:	2301      	movs	r3, #1
 80076fe:	2159      	movs	r1, #89	; 0x59
 8007700:	6878      	ldr	r0, [r7, #4]
 8007702:	f7fe ff8f 	bl	8006624 <LSM6DSL_ACC_GYRO_WriteReg>
 8007706:	4603      	mov	r3, r0
 8007708:	2b00      	cmp	r3, #0
 800770a:	d101      	bne.n	8007710 <LSM6DSL_ACC_GYRO_W_TAP_THS+0x58>
    return MEMS_ERROR;
 800770c:	2300      	movs	r3, #0
 800770e:	e000      	b.n	8007712 <LSM6DSL_ACC_GYRO_W_TAP_THS+0x5a>

  return MEMS_SUCCESS;
 8007710:	2301      	movs	r3, #1
}
 8007712:	4618      	mov	r0, r3
 8007714:	3710      	adds	r7, #16
 8007716:	46bd      	mov	sp, r7
 8007718:	bd80      	pop	{r7, pc}

0800771a <LSM6DSL_ACC_GYRO_W_SIXD_THS>:
* Input          : LSM6DSL_ACC_GYRO_SIXD_THS_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_SIXD_THS(void *handle, LSM6DSL_ACC_GYRO_SIXD_THS_t newValue)
{
 800771a:	b580      	push	{r7, lr}
 800771c:	b084      	sub	sp, #16
 800771e:	af00      	add	r7, sp, #0
 8007720:	6078      	str	r0, [r7, #4]
 8007722:	460b      	mov	r3, r1
 8007724:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_TAP_THS_6D, &value, 1) )
 8007726:	f107 020f 	add.w	r2, r7, #15
 800772a:	2301      	movs	r3, #1
 800772c:	2159      	movs	r1, #89	; 0x59
 800772e:	6878      	ldr	r0, [r7, #4]
 8007730:	f7fe ff5e 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 8007734:	4603      	mov	r3, r0
 8007736:	2b00      	cmp	r3, #0
 8007738:	d101      	bne.n	800773e <LSM6DSL_ACC_GYRO_W_SIXD_THS+0x24>
    return MEMS_ERROR;
 800773a:	2300      	movs	r3, #0
 800773c:	e016      	b.n	800776c <LSM6DSL_ACC_GYRO_W_SIXD_THS+0x52>

  value &= ~LSM6DSL_ACC_GYRO_SIXD_THS_MASK;
 800773e:	7bfb      	ldrb	r3, [r7, #15]
 8007740:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8007744:	b2db      	uxtb	r3, r3
 8007746:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8007748:	7bfa      	ldrb	r2, [r7, #15]
 800774a:	78fb      	ldrb	r3, [r7, #3]
 800774c:	4313      	orrs	r3, r2
 800774e:	b2db      	uxtb	r3, r3
 8007750:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_TAP_THS_6D, &value, 1) )
 8007752:	f107 020f 	add.w	r2, r7, #15
 8007756:	2301      	movs	r3, #1
 8007758:	2159      	movs	r1, #89	; 0x59
 800775a:	6878      	ldr	r0, [r7, #4]
 800775c:	f7fe ff62 	bl	8006624 <LSM6DSL_ACC_GYRO_WriteReg>
 8007760:	4603      	mov	r3, r0
 8007762:	2b00      	cmp	r3, #0
 8007764:	d101      	bne.n	800776a <LSM6DSL_ACC_GYRO_W_SIXD_THS+0x50>
    return MEMS_ERROR;
 8007766:	2300      	movs	r3, #0
 8007768:	e000      	b.n	800776c <LSM6DSL_ACC_GYRO_W_SIXD_THS+0x52>

  return MEMS_SUCCESS;
 800776a:	2301      	movs	r3, #1
}
 800776c:	4618      	mov	r0, r3
 800776e:	3710      	adds	r7, #16
 8007770:	46bd      	mov	sp, r7
 8007772:	bd80      	pop	{r7, pc}

08007774 <LSM6DSL_ACC_GYRO_W_SHOCK_Duration>:
* Input          : u8_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_SHOCK_Duration(void *handle, u8_t newValue)
{
 8007774:	b580      	push	{r7, lr}
 8007776:	b084      	sub	sp, #16
 8007778:	af00      	add	r7, sp, #0
 800777a:	6078      	str	r0, [r7, #4]
 800777c:	460b      	mov	r3, r1
 800777e:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  newValue = newValue << LSM6DSL_ACC_GYRO_SHOCK_POSITION; //mask
  newValue &= LSM6DSL_ACC_GYRO_SHOCK_MASK; //coerce
 8007780:	78fb      	ldrb	r3, [r7, #3]
 8007782:	f003 0303 	and.w	r3, r3, #3
 8007786:	70fb      	strb	r3, [r7, #3]

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_INT_DUR2, &value, 1) )
 8007788:	f107 020f 	add.w	r2, r7, #15
 800778c:	2301      	movs	r3, #1
 800778e:	215a      	movs	r1, #90	; 0x5a
 8007790:	6878      	ldr	r0, [r7, #4]
 8007792:	f7fe ff2d 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 8007796:	4603      	mov	r3, r0
 8007798:	2b00      	cmp	r3, #0
 800779a:	d101      	bne.n	80077a0 <LSM6DSL_ACC_GYRO_W_SHOCK_Duration+0x2c>
    return MEMS_ERROR;
 800779c:	2300      	movs	r3, #0
 800779e:	e016      	b.n	80077ce <LSM6DSL_ACC_GYRO_W_SHOCK_Duration+0x5a>

  value &= ~LSM6DSL_ACC_GYRO_SHOCK_MASK;
 80077a0:	7bfb      	ldrb	r3, [r7, #15]
 80077a2:	f023 0303 	bic.w	r3, r3, #3
 80077a6:	b2db      	uxtb	r3, r3
 80077a8:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 80077aa:	7bfa      	ldrb	r2, [r7, #15]
 80077ac:	78fb      	ldrb	r3, [r7, #3]
 80077ae:	4313      	orrs	r3, r2
 80077b0:	b2db      	uxtb	r3, r3
 80077b2:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_INT_DUR2, &value, 1) )
 80077b4:	f107 020f 	add.w	r2, r7, #15
 80077b8:	2301      	movs	r3, #1
 80077ba:	215a      	movs	r1, #90	; 0x5a
 80077bc:	6878      	ldr	r0, [r7, #4]
 80077be:	f7fe ff31 	bl	8006624 <LSM6DSL_ACC_GYRO_WriteReg>
 80077c2:	4603      	mov	r3, r0
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d101      	bne.n	80077cc <LSM6DSL_ACC_GYRO_W_SHOCK_Duration+0x58>
    return MEMS_ERROR;
 80077c8:	2300      	movs	r3, #0
 80077ca:	e000      	b.n	80077ce <LSM6DSL_ACC_GYRO_W_SHOCK_Duration+0x5a>

  return MEMS_SUCCESS;
 80077cc:	2301      	movs	r3, #1
}
 80077ce:	4618      	mov	r0, r3
 80077d0:	3710      	adds	r7, #16
 80077d2:	46bd      	mov	sp, r7
 80077d4:	bd80      	pop	{r7, pc}

080077d6 <LSM6DSL_ACC_GYRO_W_QUIET_Duration>:
* Input          : u8_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_QUIET_Duration(void *handle, u8_t newValue)
{
 80077d6:	b580      	push	{r7, lr}
 80077d8:	b084      	sub	sp, #16
 80077da:	af00      	add	r7, sp, #0
 80077dc:	6078      	str	r0, [r7, #4]
 80077de:	460b      	mov	r3, r1
 80077e0:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  newValue = newValue << LSM6DSL_ACC_GYRO_QUIET_POSITION; //mask
 80077e2:	78fb      	ldrb	r3, [r7, #3]
 80077e4:	009b      	lsls	r3, r3, #2
 80077e6:	70fb      	strb	r3, [r7, #3]
  newValue &= LSM6DSL_ACC_GYRO_QUIET_MASK; //coerce
 80077e8:	78fb      	ldrb	r3, [r7, #3]
 80077ea:	f003 030c 	and.w	r3, r3, #12
 80077ee:	70fb      	strb	r3, [r7, #3]

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_INT_DUR2, &value, 1) )
 80077f0:	f107 020f 	add.w	r2, r7, #15
 80077f4:	2301      	movs	r3, #1
 80077f6:	215a      	movs	r1, #90	; 0x5a
 80077f8:	6878      	ldr	r0, [r7, #4]
 80077fa:	f7fe fef9 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 80077fe:	4603      	mov	r3, r0
 8007800:	2b00      	cmp	r3, #0
 8007802:	d101      	bne.n	8007808 <LSM6DSL_ACC_GYRO_W_QUIET_Duration+0x32>
    return MEMS_ERROR;
 8007804:	2300      	movs	r3, #0
 8007806:	e016      	b.n	8007836 <LSM6DSL_ACC_GYRO_W_QUIET_Duration+0x60>

  value &= ~LSM6DSL_ACC_GYRO_QUIET_MASK;
 8007808:	7bfb      	ldrb	r3, [r7, #15]
 800780a:	f023 030c 	bic.w	r3, r3, #12
 800780e:	b2db      	uxtb	r3, r3
 8007810:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8007812:	7bfa      	ldrb	r2, [r7, #15]
 8007814:	78fb      	ldrb	r3, [r7, #3]
 8007816:	4313      	orrs	r3, r2
 8007818:	b2db      	uxtb	r3, r3
 800781a:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_INT_DUR2, &value, 1) )
 800781c:	f107 020f 	add.w	r2, r7, #15
 8007820:	2301      	movs	r3, #1
 8007822:	215a      	movs	r1, #90	; 0x5a
 8007824:	6878      	ldr	r0, [r7, #4]
 8007826:	f7fe fefd 	bl	8006624 <LSM6DSL_ACC_GYRO_WriteReg>
 800782a:	4603      	mov	r3, r0
 800782c:	2b00      	cmp	r3, #0
 800782e:	d101      	bne.n	8007834 <LSM6DSL_ACC_GYRO_W_QUIET_Duration+0x5e>
    return MEMS_ERROR;
 8007830:	2300      	movs	r3, #0
 8007832:	e000      	b.n	8007836 <LSM6DSL_ACC_GYRO_W_QUIET_Duration+0x60>

  return MEMS_SUCCESS;
 8007834:	2301      	movs	r3, #1
}
 8007836:	4618      	mov	r0, r3
 8007838:	3710      	adds	r7, #16
 800783a:	46bd      	mov	sp, r7
 800783c:	bd80      	pop	{r7, pc}

0800783e <LSM6DSL_ACC_GYRO_W_DUR>:
* Input          : u8_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_DUR(void *handle, u8_t newValue)
{
 800783e:	b580      	push	{r7, lr}
 8007840:	b084      	sub	sp, #16
 8007842:	af00      	add	r7, sp, #0
 8007844:	6078      	str	r0, [r7, #4]
 8007846:	460b      	mov	r3, r1
 8007848:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  newValue = newValue << LSM6DSL_ACC_GYRO_DUR_POSITION; //mask
 800784a:	78fb      	ldrb	r3, [r7, #3]
 800784c:	011b      	lsls	r3, r3, #4
 800784e:	70fb      	strb	r3, [r7, #3]
  newValue &= LSM6DSL_ACC_GYRO_DUR_MASK; //coerce
 8007850:	78fb      	ldrb	r3, [r7, #3]
 8007852:	f023 030f 	bic.w	r3, r3, #15
 8007856:	70fb      	strb	r3, [r7, #3]

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_INT_DUR2, &value, 1) )
 8007858:	f107 020f 	add.w	r2, r7, #15
 800785c:	2301      	movs	r3, #1
 800785e:	215a      	movs	r1, #90	; 0x5a
 8007860:	6878      	ldr	r0, [r7, #4]
 8007862:	f7fe fec5 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 8007866:	4603      	mov	r3, r0
 8007868:	2b00      	cmp	r3, #0
 800786a:	d101      	bne.n	8007870 <LSM6DSL_ACC_GYRO_W_DUR+0x32>
    return MEMS_ERROR;
 800786c:	2300      	movs	r3, #0
 800786e:	e016      	b.n	800789e <LSM6DSL_ACC_GYRO_W_DUR+0x60>

  value &= ~LSM6DSL_ACC_GYRO_DUR_MASK;
 8007870:	7bfb      	ldrb	r3, [r7, #15]
 8007872:	f003 030f 	and.w	r3, r3, #15
 8007876:	b2db      	uxtb	r3, r3
 8007878:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800787a:	7bfa      	ldrb	r2, [r7, #15]
 800787c:	78fb      	ldrb	r3, [r7, #3]
 800787e:	4313      	orrs	r3, r2
 8007880:	b2db      	uxtb	r3, r3
 8007882:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_INT_DUR2, &value, 1) )
 8007884:	f107 020f 	add.w	r2, r7, #15
 8007888:	2301      	movs	r3, #1
 800788a:	215a      	movs	r1, #90	; 0x5a
 800788c:	6878      	ldr	r0, [r7, #4]
 800788e:	f7fe fec9 	bl	8006624 <LSM6DSL_ACC_GYRO_WriteReg>
 8007892:	4603      	mov	r3, r0
 8007894:	2b00      	cmp	r3, #0
 8007896:	d101      	bne.n	800789c <LSM6DSL_ACC_GYRO_W_DUR+0x5e>
    return MEMS_ERROR;
 8007898:	2300      	movs	r3, #0
 800789a:	e000      	b.n	800789e <LSM6DSL_ACC_GYRO_W_DUR+0x60>

  return MEMS_SUCCESS;
 800789c:	2301      	movs	r3, #1
}
 800789e:	4618      	mov	r0, r3
 80078a0:	3710      	adds	r7, #16
 80078a2:	46bd      	mov	sp, r7
 80078a4:	bd80      	pop	{r7, pc}

080078a6 <LSM6DSL_ACC_GYRO_W_WK_THS>:
* Input          : u8_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_WK_THS(void *handle, u8_t newValue)
{
 80078a6:	b580      	push	{r7, lr}
 80078a8:	b084      	sub	sp, #16
 80078aa:	af00      	add	r7, sp, #0
 80078ac:	6078      	str	r0, [r7, #4]
 80078ae:	460b      	mov	r3, r1
 80078b0:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  newValue = newValue << LSM6DSL_ACC_GYRO_WK_THS_POSITION; //mask
  newValue &= LSM6DSL_ACC_GYRO_WK_THS_MASK; //coerce
 80078b2:	78fb      	ldrb	r3, [r7, #3]
 80078b4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80078b8:	70fb      	strb	r3, [r7, #3]

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_THS, &value, 1) )
 80078ba:	f107 020f 	add.w	r2, r7, #15
 80078be:	2301      	movs	r3, #1
 80078c0:	215b      	movs	r1, #91	; 0x5b
 80078c2:	6878      	ldr	r0, [r7, #4]
 80078c4:	f7fe fe94 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 80078c8:	4603      	mov	r3, r0
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d101      	bne.n	80078d2 <LSM6DSL_ACC_GYRO_W_WK_THS+0x2c>
    return MEMS_ERROR;
 80078ce:	2300      	movs	r3, #0
 80078d0:	e016      	b.n	8007900 <LSM6DSL_ACC_GYRO_W_WK_THS+0x5a>

  value &= ~LSM6DSL_ACC_GYRO_WK_THS_MASK;
 80078d2:	7bfb      	ldrb	r3, [r7, #15]
 80078d4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80078d8:	b2db      	uxtb	r3, r3
 80078da:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 80078dc:	7bfa      	ldrb	r2, [r7, #15]
 80078de:	78fb      	ldrb	r3, [r7, #3]
 80078e0:	4313      	orrs	r3, r2
 80078e2:	b2db      	uxtb	r3, r3
 80078e4:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_THS, &value, 1) )
 80078e6:	f107 020f 	add.w	r2, r7, #15
 80078ea:	2301      	movs	r3, #1
 80078ec:	215b      	movs	r1, #91	; 0x5b
 80078ee:	6878      	ldr	r0, [r7, #4]
 80078f0:	f7fe fe98 	bl	8006624 <LSM6DSL_ACC_GYRO_WriteReg>
 80078f4:	4603      	mov	r3, r0
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d101      	bne.n	80078fe <LSM6DSL_ACC_GYRO_W_WK_THS+0x58>
    return MEMS_ERROR;
 80078fa:	2300      	movs	r3, #0
 80078fc:	e000      	b.n	8007900 <LSM6DSL_ACC_GYRO_W_WK_THS+0x5a>

  return MEMS_SUCCESS;
 80078fe:	2301      	movs	r3, #1
}
 8007900:	4618      	mov	r0, r3
 8007902:	3710      	adds	r7, #16
 8007904:	46bd      	mov	sp, r7
 8007906:	bd80      	pop	{r7, pc}

08007908 <LSM6DSL_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV>:
* Input          : LSM6DSL_ACC_GYRO_SINGLE_DOUBLE_TAP_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV(void *handle, LSM6DSL_ACC_GYRO_SINGLE_DOUBLE_TAP_t newValue)
{
 8007908:	b580      	push	{r7, lr}
 800790a:	b084      	sub	sp, #16
 800790c:	af00      	add	r7, sp, #0
 800790e:	6078      	str	r0, [r7, #4]
 8007910:	460b      	mov	r3, r1
 8007912:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_THS, &value, 1) )
 8007914:	f107 020f 	add.w	r2, r7, #15
 8007918:	2301      	movs	r3, #1
 800791a:	215b      	movs	r1, #91	; 0x5b
 800791c:	6878      	ldr	r0, [r7, #4]
 800791e:	f7fe fe67 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 8007922:	4603      	mov	r3, r0
 8007924:	2b00      	cmp	r3, #0
 8007926:	d101      	bne.n	800792c <LSM6DSL_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV+0x24>
    return MEMS_ERROR;
 8007928:	2300      	movs	r3, #0
 800792a:	e016      	b.n	800795a <LSM6DSL_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV+0x52>

  value &= ~LSM6DSL_ACC_GYRO_SINGLE_DOUBLE_TAP_MASK;
 800792c:	7bfb      	ldrb	r3, [r7, #15]
 800792e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007932:	b2db      	uxtb	r3, r3
 8007934:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8007936:	7bfa      	ldrb	r2, [r7, #15]
 8007938:	78fb      	ldrb	r3, [r7, #3]
 800793a:	4313      	orrs	r3, r2
 800793c:	b2db      	uxtb	r3, r3
 800793e:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_THS, &value, 1) )
 8007940:	f107 020f 	add.w	r2, r7, #15
 8007944:	2301      	movs	r3, #1
 8007946:	215b      	movs	r1, #91	; 0x5b
 8007948:	6878      	ldr	r0, [r7, #4]
 800794a:	f7fe fe6b 	bl	8006624 <LSM6DSL_ACC_GYRO_WriteReg>
 800794e:	4603      	mov	r3, r0
 8007950:	2b00      	cmp	r3, #0
 8007952:	d101      	bne.n	8007958 <LSM6DSL_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV+0x50>
    return MEMS_ERROR;
 8007954:	2300      	movs	r3, #0
 8007956:	e000      	b.n	800795a <LSM6DSL_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV+0x52>

  return MEMS_SUCCESS;
 8007958:	2301      	movs	r3, #1
}
 800795a:	4618      	mov	r0, r3
 800795c:	3710      	adds	r7, #16
 800795e:	46bd      	mov	sp, r7
 8007960:	bd80      	pop	{r7, pc}

08007962 <LSM6DSL_ACC_GYRO_W_SLEEP_DUR>:
* Input          : u8_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_SLEEP_DUR(void *handle, u8_t newValue)
{
 8007962:	b580      	push	{r7, lr}
 8007964:	b084      	sub	sp, #16
 8007966:	af00      	add	r7, sp, #0
 8007968:	6078      	str	r0, [r7, #4]
 800796a:	460b      	mov	r3, r1
 800796c:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  newValue = newValue << LSM6DSL_ACC_GYRO_SLEEP_DUR_POSITION; //mask
  newValue &= LSM6DSL_ACC_GYRO_SLEEP_DUR_MASK; //coerce
 800796e:	78fb      	ldrb	r3, [r7, #3]
 8007970:	f003 030f 	and.w	r3, r3, #15
 8007974:	70fb      	strb	r3, [r7, #3]

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_DUR, &value, 1) )
 8007976:	f107 020f 	add.w	r2, r7, #15
 800797a:	2301      	movs	r3, #1
 800797c:	215c      	movs	r1, #92	; 0x5c
 800797e:	6878      	ldr	r0, [r7, #4]
 8007980:	f7fe fe36 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 8007984:	4603      	mov	r3, r0
 8007986:	2b00      	cmp	r3, #0
 8007988:	d101      	bne.n	800798e <LSM6DSL_ACC_GYRO_W_SLEEP_DUR+0x2c>
    return MEMS_ERROR;
 800798a:	2300      	movs	r3, #0
 800798c:	e016      	b.n	80079bc <LSM6DSL_ACC_GYRO_W_SLEEP_DUR+0x5a>

  value &= ~LSM6DSL_ACC_GYRO_SLEEP_DUR_MASK;
 800798e:	7bfb      	ldrb	r3, [r7, #15]
 8007990:	f023 030f 	bic.w	r3, r3, #15
 8007994:	b2db      	uxtb	r3, r3
 8007996:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8007998:	7bfa      	ldrb	r2, [r7, #15]
 800799a:	78fb      	ldrb	r3, [r7, #3]
 800799c:	4313      	orrs	r3, r2
 800799e:	b2db      	uxtb	r3, r3
 80079a0:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_DUR, &value, 1) )
 80079a2:	f107 020f 	add.w	r2, r7, #15
 80079a6:	2301      	movs	r3, #1
 80079a8:	215c      	movs	r1, #92	; 0x5c
 80079aa:	6878      	ldr	r0, [r7, #4]
 80079ac:	f7fe fe3a 	bl	8006624 <LSM6DSL_ACC_GYRO_WriteReg>
 80079b0:	4603      	mov	r3, r0
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d101      	bne.n	80079ba <LSM6DSL_ACC_GYRO_W_SLEEP_DUR+0x58>
    return MEMS_ERROR;
 80079b6:	2300      	movs	r3, #0
 80079b8:	e000      	b.n	80079bc <LSM6DSL_ACC_GYRO_W_SLEEP_DUR+0x5a>

  return MEMS_SUCCESS;
 80079ba:	2301      	movs	r3, #1
}
 80079bc:	4618      	mov	r0, r3
 80079be:	3710      	adds	r7, #16
 80079c0:	46bd      	mov	sp, r7
 80079c2:	bd80      	pop	{r7, pc}

080079c4 <LSM6DSL_ACC_GYRO_W_TIMER_HR>:
* Input          : LSM6DSL_ACC_GYRO_TIMER_HR_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_TIMER_HR(void *handle, LSM6DSL_ACC_GYRO_TIMER_HR_t newValue)
{
 80079c4:	b580      	push	{r7, lr}
 80079c6:	b084      	sub	sp, #16
 80079c8:	af00      	add	r7, sp, #0
 80079ca:	6078      	str	r0, [r7, #4]
 80079cc:	460b      	mov	r3, r1
 80079ce:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_DUR, &value, 1) )
 80079d0:	f107 020f 	add.w	r2, r7, #15
 80079d4:	2301      	movs	r3, #1
 80079d6:	215c      	movs	r1, #92	; 0x5c
 80079d8:	6878      	ldr	r0, [r7, #4]
 80079da:	f7fe fe09 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 80079de:	4603      	mov	r3, r0
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d101      	bne.n	80079e8 <LSM6DSL_ACC_GYRO_W_TIMER_HR+0x24>
    return MEMS_ERROR;
 80079e4:	2300      	movs	r3, #0
 80079e6:	e016      	b.n	8007a16 <LSM6DSL_ACC_GYRO_W_TIMER_HR+0x52>

  value &= ~LSM6DSL_ACC_GYRO_TIMER_HR_MASK;
 80079e8:	7bfb      	ldrb	r3, [r7, #15]
 80079ea:	f023 0310 	bic.w	r3, r3, #16
 80079ee:	b2db      	uxtb	r3, r3
 80079f0:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 80079f2:	7bfa      	ldrb	r2, [r7, #15]
 80079f4:	78fb      	ldrb	r3, [r7, #3]
 80079f6:	4313      	orrs	r3, r2
 80079f8:	b2db      	uxtb	r3, r3
 80079fa:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_DUR, &value, 1) )
 80079fc:	f107 020f 	add.w	r2, r7, #15
 8007a00:	2301      	movs	r3, #1
 8007a02:	215c      	movs	r1, #92	; 0x5c
 8007a04:	6878      	ldr	r0, [r7, #4]
 8007a06:	f7fe fe0d 	bl	8006624 <LSM6DSL_ACC_GYRO_WriteReg>
 8007a0a:	4603      	mov	r3, r0
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d101      	bne.n	8007a14 <LSM6DSL_ACC_GYRO_W_TIMER_HR+0x50>
    return MEMS_ERROR;
 8007a10:	2300      	movs	r3, #0
 8007a12:	e000      	b.n	8007a16 <LSM6DSL_ACC_GYRO_W_TIMER_HR+0x52>

  return MEMS_SUCCESS;
 8007a14:	2301      	movs	r3, #1
}
 8007a16:	4618      	mov	r0, r3
 8007a18:	3710      	adds	r7, #16
 8007a1a:	46bd      	mov	sp, r7
 8007a1c:	bd80      	pop	{r7, pc}

08007a1e <LSM6DSL_ACC_GYRO_W_WAKE_DUR>:
* Input          : u8_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_WAKE_DUR(void *handle, u8_t newValue)
{
 8007a1e:	b580      	push	{r7, lr}
 8007a20:	b084      	sub	sp, #16
 8007a22:	af00      	add	r7, sp, #0
 8007a24:	6078      	str	r0, [r7, #4]
 8007a26:	460b      	mov	r3, r1
 8007a28:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  newValue = newValue << LSM6DSL_ACC_GYRO_WAKE_DUR_POSITION; //mask
 8007a2a:	78fb      	ldrb	r3, [r7, #3]
 8007a2c:	015b      	lsls	r3, r3, #5
 8007a2e:	70fb      	strb	r3, [r7, #3]
  newValue &= LSM6DSL_ACC_GYRO_WAKE_DUR_MASK; //coerce
 8007a30:	78fb      	ldrb	r3, [r7, #3]
 8007a32:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007a36:	70fb      	strb	r3, [r7, #3]

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_DUR, &value, 1) )
 8007a38:	f107 020f 	add.w	r2, r7, #15
 8007a3c:	2301      	movs	r3, #1
 8007a3e:	215c      	movs	r1, #92	; 0x5c
 8007a40:	6878      	ldr	r0, [r7, #4]
 8007a42:	f7fe fdd5 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 8007a46:	4603      	mov	r3, r0
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d101      	bne.n	8007a50 <LSM6DSL_ACC_GYRO_W_WAKE_DUR+0x32>
    return MEMS_ERROR;
 8007a4c:	2300      	movs	r3, #0
 8007a4e:	e016      	b.n	8007a7e <LSM6DSL_ACC_GYRO_W_WAKE_DUR+0x60>

  value &= ~LSM6DSL_ACC_GYRO_WAKE_DUR_MASK;
 8007a50:	7bfb      	ldrb	r3, [r7, #15]
 8007a52:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8007a56:	b2db      	uxtb	r3, r3
 8007a58:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8007a5a:	7bfa      	ldrb	r2, [r7, #15]
 8007a5c:	78fb      	ldrb	r3, [r7, #3]
 8007a5e:	4313      	orrs	r3, r2
 8007a60:	b2db      	uxtb	r3, r3
 8007a62:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_DUR, &value, 1) )
 8007a64:	f107 020f 	add.w	r2, r7, #15
 8007a68:	2301      	movs	r3, #1
 8007a6a:	215c      	movs	r1, #92	; 0x5c
 8007a6c:	6878      	ldr	r0, [r7, #4]
 8007a6e:	f7fe fdd9 	bl	8006624 <LSM6DSL_ACC_GYRO_WriteReg>
 8007a72:	4603      	mov	r3, r0
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d101      	bne.n	8007a7c <LSM6DSL_ACC_GYRO_W_WAKE_DUR+0x5e>
    return MEMS_ERROR;
 8007a78:	2300      	movs	r3, #0
 8007a7a:	e000      	b.n	8007a7e <LSM6DSL_ACC_GYRO_W_WAKE_DUR+0x60>

  return MEMS_SUCCESS;
 8007a7c:	2301      	movs	r3, #1
}
 8007a7e:	4618      	mov	r0, r3
 8007a80:	3710      	adds	r7, #16
 8007a82:	46bd      	mov	sp, r7
 8007a84:	bd80      	pop	{r7, pc}

08007a86 <LSM6DSL_ACC_GYRO_W_FF_THS>:
* Input          : LSM6DSL_ACC_GYRO_FF_THS_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_FF_THS(void *handle, LSM6DSL_ACC_GYRO_FF_THS_t newValue)
{
 8007a86:	b580      	push	{r7, lr}
 8007a88:	b084      	sub	sp, #16
 8007a8a:	af00      	add	r7, sp, #0
 8007a8c:	6078      	str	r0, [r7, #4]
 8007a8e:	460b      	mov	r3, r1
 8007a90:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FREE_FALL, &value, 1) )
 8007a92:	f107 020f 	add.w	r2, r7, #15
 8007a96:	2301      	movs	r3, #1
 8007a98:	215d      	movs	r1, #93	; 0x5d
 8007a9a:	6878      	ldr	r0, [r7, #4]
 8007a9c:	f7fe fda8 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 8007aa0:	4603      	mov	r3, r0
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d101      	bne.n	8007aaa <LSM6DSL_ACC_GYRO_W_FF_THS+0x24>
    return MEMS_ERROR;
 8007aa6:	2300      	movs	r3, #0
 8007aa8:	e016      	b.n	8007ad8 <LSM6DSL_ACC_GYRO_W_FF_THS+0x52>

  value &= ~LSM6DSL_ACC_GYRO_FF_THS_MASK;
 8007aaa:	7bfb      	ldrb	r3, [r7, #15]
 8007aac:	f023 0307 	bic.w	r3, r3, #7
 8007ab0:	b2db      	uxtb	r3, r3
 8007ab2:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8007ab4:	7bfa      	ldrb	r2, [r7, #15]
 8007ab6:	78fb      	ldrb	r3, [r7, #3]
 8007ab8:	4313      	orrs	r3, r2
 8007aba:	b2db      	uxtb	r3, r3
 8007abc:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_FREE_FALL, &value, 1) )
 8007abe:	f107 020f 	add.w	r2, r7, #15
 8007ac2:	2301      	movs	r3, #1
 8007ac4:	215d      	movs	r1, #93	; 0x5d
 8007ac6:	6878      	ldr	r0, [r7, #4]
 8007ac8:	f7fe fdac 	bl	8006624 <LSM6DSL_ACC_GYRO_WriteReg>
 8007acc:	4603      	mov	r3, r0
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d101      	bne.n	8007ad6 <LSM6DSL_ACC_GYRO_W_FF_THS+0x50>
    return MEMS_ERROR;
 8007ad2:	2300      	movs	r3, #0
 8007ad4:	e000      	b.n	8007ad8 <LSM6DSL_ACC_GYRO_W_FF_THS+0x52>

  return MEMS_SUCCESS;
 8007ad6:	2301      	movs	r3, #1
}
 8007ad8:	4618      	mov	r0, r3
 8007ada:	3710      	adds	r7, #16
 8007adc:	46bd      	mov	sp, r7
 8007ade:	bd80      	pop	{r7, pc}

08007ae0 <LSM6DSL_ACC_GYRO_W_FF_Duration>:
* Input          : u8_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_FF_Duration(void *handle, u8_t newValue)
{
 8007ae0:	b580      	push	{r7, lr}
 8007ae2:	b084      	sub	sp, #16
 8007ae4:	af00      	add	r7, sp, #0
 8007ae6:	6078      	str	r0, [r7, #4]
 8007ae8:	460b      	mov	r3, r1
 8007aea:	70fb      	strb	r3, [r7, #3]
  u8_t valueH, valueL;
  u8_t value;

  valueL = newValue & 0x1F;
 8007aec:	78fb      	ldrb	r3, [r7, #3]
 8007aee:	f003 031f 	and.w	r3, r3, #31
 8007af2:	73fb      	strb	r3, [r7, #15]
  valueH = (newValue >> 5) & 0x1;
 8007af4:	78fb      	ldrb	r3, [r7, #3]
 8007af6:	095b      	lsrs	r3, r3, #5
 8007af8:	b2db      	uxtb	r3, r3
 8007afa:	f003 0301 	and.w	r3, r3, #1
 8007afe:	73bb      	strb	r3, [r7, #14]

  /* Low part in FREE_FALL reg */
  valueL = valueL << LSM6DSL_ACC_GYRO_FF_FREE_FALL_DUR_POSITION; //mask
 8007b00:	7bfb      	ldrb	r3, [r7, #15]
 8007b02:	00db      	lsls	r3, r3, #3
 8007b04:	73fb      	strb	r3, [r7, #15]
  valueL &= LSM6DSL_ACC_GYRO_FF_FREE_FALL_DUR_MASK; //coerce
 8007b06:	7bfb      	ldrb	r3, [r7, #15]
 8007b08:	f023 0307 	bic.w	r3, r3, #7
 8007b0c:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FREE_FALL, &value, 1) )
 8007b0e:	f107 020d 	add.w	r2, r7, #13
 8007b12:	2301      	movs	r3, #1
 8007b14:	215d      	movs	r1, #93	; 0x5d
 8007b16:	6878      	ldr	r0, [r7, #4]
 8007b18:	f7fe fd6a 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 8007b1c:	4603      	mov	r3, r0
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d101      	bne.n	8007b26 <LSM6DSL_ACC_GYRO_W_FF_Duration+0x46>
    return MEMS_ERROR;
 8007b22:	2300      	movs	r3, #0
 8007b24:	e03f      	b.n	8007ba6 <LSM6DSL_ACC_GYRO_W_FF_Duration+0xc6>

  value &= ~LSM6DSL_ACC_GYRO_FF_FREE_FALL_DUR_MASK;
 8007b26:	7b7b      	ldrb	r3, [r7, #13]
 8007b28:	f003 0307 	and.w	r3, r3, #7
 8007b2c:	b2db      	uxtb	r3, r3
 8007b2e:	737b      	strb	r3, [r7, #13]
  value |= valueL;
 8007b30:	7b7a      	ldrb	r2, [r7, #13]
 8007b32:	7bfb      	ldrb	r3, [r7, #15]
 8007b34:	4313      	orrs	r3, r2
 8007b36:	b2db      	uxtb	r3, r3
 8007b38:	737b      	strb	r3, [r7, #13]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_FREE_FALL, &value, 1) )
 8007b3a:	f107 020d 	add.w	r2, r7, #13
 8007b3e:	2301      	movs	r3, #1
 8007b40:	215d      	movs	r1, #93	; 0x5d
 8007b42:	6878      	ldr	r0, [r7, #4]
 8007b44:	f7fe fd6e 	bl	8006624 <LSM6DSL_ACC_GYRO_WriteReg>
 8007b48:	4603      	mov	r3, r0
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d101      	bne.n	8007b52 <LSM6DSL_ACC_GYRO_W_FF_Duration+0x72>
    return MEMS_ERROR;
 8007b4e:	2300      	movs	r3, #0
 8007b50:	e029      	b.n	8007ba6 <LSM6DSL_ACC_GYRO_W_FF_Duration+0xc6>

  /* High part in WAKE_UP_DUR reg */
  valueH = valueH << LSM6DSL_ACC_GYRO_FF_WAKE_UP_DUR_POSITION; //mask
 8007b52:	7bbb      	ldrb	r3, [r7, #14]
 8007b54:	01db      	lsls	r3, r3, #7
 8007b56:	73bb      	strb	r3, [r7, #14]
  valueH &= LSM6DSL_ACC_GYRO_FF_WAKE_UP_DUR_MASK; //coerce
 8007b58:	7bbb      	ldrb	r3, [r7, #14]
 8007b5a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007b5e:	73bb      	strb	r3, [r7, #14]

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_DUR, &value, 1) )
 8007b60:	f107 020d 	add.w	r2, r7, #13
 8007b64:	2301      	movs	r3, #1
 8007b66:	215c      	movs	r1, #92	; 0x5c
 8007b68:	6878      	ldr	r0, [r7, #4]
 8007b6a:	f7fe fd41 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 8007b6e:	4603      	mov	r3, r0
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d101      	bne.n	8007b78 <LSM6DSL_ACC_GYRO_W_FF_Duration+0x98>
    return MEMS_ERROR;
 8007b74:	2300      	movs	r3, #0
 8007b76:	e016      	b.n	8007ba6 <LSM6DSL_ACC_GYRO_W_FF_Duration+0xc6>

  value &= ~LSM6DSL_ACC_GYRO_FF_WAKE_UP_DUR_MASK;
 8007b78:	7b7b      	ldrb	r3, [r7, #13]
 8007b7a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007b7e:	b2db      	uxtb	r3, r3
 8007b80:	737b      	strb	r3, [r7, #13]
  value |= valueH;
 8007b82:	7b7a      	ldrb	r2, [r7, #13]
 8007b84:	7bbb      	ldrb	r3, [r7, #14]
 8007b86:	4313      	orrs	r3, r2
 8007b88:	b2db      	uxtb	r3, r3
 8007b8a:	737b      	strb	r3, [r7, #13]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_DUR, &value, 1) )
 8007b8c:	f107 020d 	add.w	r2, r7, #13
 8007b90:	2301      	movs	r3, #1
 8007b92:	215c      	movs	r1, #92	; 0x5c
 8007b94:	6878      	ldr	r0, [r7, #4]
 8007b96:	f7fe fd45 	bl	8006624 <LSM6DSL_ACC_GYRO_WriteReg>
 8007b9a:	4603      	mov	r3, r0
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d101      	bne.n	8007ba4 <LSM6DSL_ACC_GYRO_W_FF_Duration+0xc4>
    return MEMS_ERROR;
 8007ba0:	2300      	movs	r3, #0
 8007ba2:	e000      	b.n	8007ba6 <LSM6DSL_ACC_GYRO_W_FF_Duration+0xc6>

  return MEMS_SUCCESS;
 8007ba4:	2301      	movs	r3, #1
}
 8007ba6:	4618      	mov	r0, r3
 8007ba8:	3710      	adds	r7, #16
 8007baa:	46bd      	mov	sp, r7
 8007bac:	bd80      	pop	{r7, pc}

08007bae <LSM6DSL_ACC_GYRO_W_TiltEvOnInt1>:
* Input          : LSM6DSL_ACC_GYRO_INT1_TILT_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_TiltEvOnInt1(void *handle, LSM6DSL_ACC_GYRO_INT1_TILT_t newValue)
{
 8007bae:	b580      	push	{r7, lr}
 8007bb0:	b084      	sub	sp, #16
 8007bb2:	af00      	add	r7, sp, #0
 8007bb4:	6078      	str	r0, [r7, #4]
 8007bb6:	460b      	mov	r3, r1
 8007bb8:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_MD1_CFG, &value, 1) )
 8007bba:	f107 020f 	add.w	r2, r7, #15
 8007bbe:	2301      	movs	r3, #1
 8007bc0:	215e      	movs	r1, #94	; 0x5e
 8007bc2:	6878      	ldr	r0, [r7, #4]
 8007bc4:	f7fe fd14 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 8007bc8:	4603      	mov	r3, r0
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d101      	bne.n	8007bd2 <LSM6DSL_ACC_GYRO_W_TiltEvOnInt1+0x24>
    return MEMS_ERROR;
 8007bce:	2300      	movs	r3, #0
 8007bd0:	e016      	b.n	8007c00 <LSM6DSL_ACC_GYRO_W_TiltEvOnInt1+0x52>

  value &= ~LSM6DSL_ACC_GYRO_INT1_TILT_MASK;
 8007bd2:	7bfb      	ldrb	r3, [r7, #15]
 8007bd4:	f023 0302 	bic.w	r3, r3, #2
 8007bd8:	b2db      	uxtb	r3, r3
 8007bda:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8007bdc:	7bfa      	ldrb	r2, [r7, #15]
 8007bde:	78fb      	ldrb	r3, [r7, #3]
 8007be0:	4313      	orrs	r3, r2
 8007be2:	b2db      	uxtb	r3, r3
 8007be4:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_MD1_CFG, &value, 1) )
 8007be6:	f107 020f 	add.w	r2, r7, #15
 8007bea:	2301      	movs	r3, #1
 8007bec:	215e      	movs	r1, #94	; 0x5e
 8007bee:	6878      	ldr	r0, [r7, #4]
 8007bf0:	f7fe fd18 	bl	8006624 <LSM6DSL_ACC_GYRO_WriteReg>
 8007bf4:	4603      	mov	r3, r0
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d101      	bne.n	8007bfe <LSM6DSL_ACC_GYRO_W_TiltEvOnInt1+0x50>
    return MEMS_ERROR;
 8007bfa:	2300      	movs	r3, #0
 8007bfc:	e000      	b.n	8007c00 <LSM6DSL_ACC_GYRO_W_TiltEvOnInt1+0x52>

  return MEMS_SUCCESS;
 8007bfe:	2301      	movs	r3, #1
}
 8007c00:	4618      	mov	r0, r3
 8007c02:	3710      	adds	r7, #16
 8007c04:	46bd      	mov	sp, r7
 8007c06:	bd80      	pop	{r7, pc}

08007c08 <LSM6DSL_ACC_GYRO_W_6DEvOnInt1>:
* Input          : LSM6DSL_ACC_GYRO_INT1_6D_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_6DEvOnInt1(void *handle, LSM6DSL_ACC_GYRO_INT1_6D_t newValue)
{
 8007c08:	b580      	push	{r7, lr}
 8007c0a:	b084      	sub	sp, #16
 8007c0c:	af00      	add	r7, sp, #0
 8007c0e:	6078      	str	r0, [r7, #4]
 8007c10:	460b      	mov	r3, r1
 8007c12:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_MD1_CFG, &value, 1) )
 8007c14:	f107 020f 	add.w	r2, r7, #15
 8007c18:	2301      	movs	r3, #1
 8007c1a:	215e      	movs	r1, #94	; 0x5e
 8007c1c:	6878      	ldr	r0, [r7, #4]
 8007c1e:	f7fe fce7 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 8007c22:	4603      	mov	r3, r0
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d101      	bne.n	8007c2c <LSM6DSL_ACC_GYRO_W_6DEvOnInt1+0x24>
    return MEMS_ERROR;
 8007c28:	2300      	movs	r3, #0
 8007c2a:	e016      	b.n	8007c5a <LSM6DSL_ACC_GYRO_W_6DEvOnInt1+0x52>

  value &= ~LSM6DSL_ACC_GYRO_INT1_6D_MASK;
 8007c2c:	7bfb      	ldrb	r3, [r7, #15]
 8007c2e:	f023 0304 	bic.w	r3, r3, #4
 8007c32:	b2db      	uxtb	r3, r3
 8007c34:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8007c36:	7bfa      	ldrb	r2, [r7, #15]
 8007c38:	78fb      	ldrb	r3, [r7, #3]
 8007c3a:	4313      	orrs	r3, r2
 8007c3c:	b2db      	uxtb	r3, r3
 8007c3e:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_MD1_CFG, &value, 1) )
 8007c40:	f107 020f 	add.w	r2, r7, #15
 8007c44:	2301      	movs	r3, #1
 8007c46:	215e      	movs	r1, #94	; 0x5e
 8007c48:	6878      	ldr	r0, [r7, #4]
 8007c4a:	f7fe fceb 	bl	8006624 <LSM6DSL_ACC_GYRO_WriteReg>
 8007c4e:	4603      	mov	r3, r0
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d101      	bne.n	8007c58 <LSM6DSL_ACC_GYRO_W_6DEvOnInt1+0x50>
    return MEMS_ERROR;
 8007c54:	2300      	movs	r3, #0
 8007c56:	e000      	b.n	8007c5a <LSM6DSL_ACC_GYRO_W_6DEvOnInt1+0x52>

  return MEMS_SUCCESS;
 8007c58:	2301      	movs	r3, #1
}
 8007c5a:	4618      	mov	r0, r3
 8007c5c:	3710      	adds	r7, #16
 8007c5e:	46bd      	mov	sp, r7
 8007c60:	bd80      	pop	{r7, pc}

08007c62 <LSM6DSL_ACC_GYRO_W_TapEvOnInt1>:
* Input          : LSM6DSL_ACC_GYRO_INT1_TAP_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_TapEvOnInt1(void *handle, LSM6DSL_ACC_GYRO_INT1_TAP_t newValue)
{
 8007c62:	b580      	push	{r7, lr}
 8007c64:	b084      	sub	sp, #16
 8007c66:	af00      	add	r7, sp, #0
 8007c68:	6078      	str	r0, [r7, #4]
 8007c6a:	460b      	mov	r3, r1
 8007c6c:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_MD1_CFG, &value, 1) )
 8007c6e:	f107 020f 	add.w	r2, r7, #15
 8007c72:	2301      	movs	r3, #1
 8007c74:	215e      	movs	r1, #94	; 0x5e
 8007c76:	6878      	ldr	r0, [r7, #4]
 8007c78:	f7fe fcba 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 8007c7c:	4603      	mov	r3, r0
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d101      	bne.n	8007c86 <LSM6DSL_ACC_GYRO_W_TapEvOnInt1+0x24>
    return MEMS_ERROR;
 8007c82:	2300      	movs	r3, #0
 8007c84:	e016      	b.n	8007cb4 <LSM6DSL_ACC_GYRO_W_TapEvOnInt1+0x52>

  value &= ~LSM6DSL_ACC_GYRO_INT1_TAP_MASK;
 8007c86:	7bfb      	ldrb	r3, [r7, #15]
 8007c88:	f023 0308 	bic.w	r3, r3, #8
 8007c8c:	b2db      	uxtb	r3, r3
 8007c8e:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8007c90:	7bfa      	ldrb	r2, [r7, #15]
 8007c92:	78fb      	ldrb	r3, [r7, #3]
 8007c94:	4313      	orrs	r3, r2
 8007c96:	b2db      	uxtb	r3, r3
 8007c98:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_MD1_CFG, &value, 1) )
 8007c9a:	f107 020f 	add.w	r2, r7, #15
 8007c9e:	2301      	movs	r3, #1
 8007ca0:	215e      	movs	r1, #94	; 0x5e
 8007ca2:	6878      	ldr	r0, [r7, #4]
 8007ca4:	f7fe fcbe 	bl	8006624 <LSM6DSL_ACC_GYRO_WriteReg>
 8007ca8:	4603      	mov	r3, r0
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d101      	bne.n	8007cb2 <LSM6DSL_ACC_GYRO_W_TapEvOnInt1+0x50>
    return MEMS_ERROR;
 8007cae:	2300      	movs	r3, #0
 8007cb0:	e000      	b.n	8007cb4 <LSM6DSL_ACC_GYRO_W_TapEvOnInt1+0x52>

  return MEMS_SUCCESS;
 8007cb2:	2301      	movs	r3, #1
}
 8007cb4:	4618      	mov	r0, r3
 8007cb6:	3710      	adds	r7, #16
 8007cb8:	46bd      	mov	sp, r7
 8007cba:	bd80      	pop	{r7, pc}

08007cbc <LSM6DSL_ACC_GYRO_W_FFEvOnInt1>:
* Input          : LSM6DSL_ACC_GYRO_INT1_FF_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_FFEvOnInt1(void *handle, LSM6DSL_ACC_GYRO_INT1_FF_t newValue)
{
 8007cbc:	b580      	push	{r7, lr}
 8007cbe:	b084      	sub	sp, #16
 8007cc0:	af00      	add	r7, sp, #0
 8007cc2:	6078      	str	r0, [r7, #4]
 8007cc4:	460b      	mov	r3, r1
 8007cc6:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_MD1_CFG, &value, 1) )
 8007cc8:	f107 020f 	add.w	r2, r7, #15
 8007ccc:	2301      	movs	r3, #1
 8007cce:	215e      	movs	r1, #94	; 0x5e
 8007cd0:	6878      	ldr	r0, [r7, #4]
 8007cd2:	f7fe fc8d 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 8007cd6:	4603      	mov	r3, r0
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d101      	bne.n	8007ce0 <LSM6DSL_ACC_GYRO_W_FFEvOnInt1+0x24>
    return MEMS_ERROR;
 8007cdc:	2300      	movs	r3, #0
 8007cde:	e016      	b.n	8007d0e <LSM6DSL_ACC_GYRO_W_FFEvOnInt1+0x52>

  value &= ~LSM6DSL_ACC_GYRO_INT1_FF_MASK;
 8007ce0:	7bfb      	ldrb	r3, [r7, #15]
 8007ce2:	f023 0310 	bic.w	r3, r3, #16
 8007ce6:	b2db      	uxtb	r3, r3
 8007ce8:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8007cea:	7bfa      	ldrb	r2, [r7, #15]
 8007cec:	78fb      	ldrb	r3, [r7, #3]
 8007cee:	4313      	orrs	r3, r2
 8007cf0:	b2db      	uxtb	r3, r3
 8007cf2:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_MD1_CFG, &value, 1) )
 8007cf4:	f107 020f 	add.w	r2, r7, #15
 8007cf8:	2301      	movs	r3, #1
 8007cfa:	215e      	movs	r1, #94	; 0x5e
 8007cfc:	6878      	ldr	r0, [r7, #4]
 8007cfe:	f7fe fc91 	bl	8006624 <LSM6DSL_ACC_GYRO_WriteReg>
 8007d02:	4603      	mov	r3, r0
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d101      	bne.n	8007d0c <LSM6DSL_ACC_GYRO_W_FFEvOnInt1+0x50>
    return MEMS_ERROR;
 8007d08:	2300      	movs	r3, #0
 8007d0a:	e000      	b.n	8007d0e <LSM6DSL_ACC_GYRO_W_FFEvOnInt1+0x52>

  return MEMS_SUCCESS;
 8007d0c:	2301      	movs	r3, #1
}
 8007d0e:	4618      	mov	r0, r3
 8007d10:	3710      	adds	r7, #16
 8007d12:	46bd      	mov	sp, r7
 8007d14:	bd80      	pop	{r7, pc}

08007d16 <LSM6DSL_ACC_GYRO_W_WUEvOnInt1>:
* Input          : LSM6DSL_ACC_GYRO_INT1_WU_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_WUEvOnInt1(void *handle, LSM6DSL_ACC_GYRO_INT1_WU_t newValue)
{
 8007d16:	b580      	push	{r7, lr}
 8007d18:	b084      	sub	sp, #16
 8007d1a:	af00      	add	r7, sp, #0
 8007d1c:	6078      	str	r0, [r7, #4]
 8007d1e:	460b      	mov	r3, r1
 8007d20:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_MD1_CFG, &value, 1) )
 8007d22:	f107 020f 	add.w	r2, r7, #15
 8007d26:	2301      	movs	r3, #1
 8007d28:	215e      	movs	r1, #94	; 0x5e
 8007d2a:	6878      	ldr	r0, [r7, #4]
 8007d2c:	f7fe fc60 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 8007d30:	4603      	mov	r3, r0
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d101      	bne.n	8007d3a <LSM6DSL_ACC_GYRO_W_WUEvOnInt1+0x24>
    return MEMS_ERROR;
 8007d36:	2300      	movs	r3, #0
 8007d38:	e016      	b.n	8007d68 <LSM6DSL_ACC_GYRO_W_WUEvOnInt1+0x52>

  value &= ~LSM6DSL_ACC_GYRO_INT1_WU_MASK;
 8007d3a:	7bfb      	ldrb	r3, [r7, #15]
 8007d3c:	f023 0320 	bic.w	r3, r3, #32
 8007d40:	b2db      	uxtb	r3, r3
 8007d42:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8007d44:	7bfa      	ldrb	r2, [r7, #15]
 8007d46:	78fb      	ldrb	r3, [r7, #3]
 8007d48:	4313      	orrs	r3, r2
 8007d4a:	b2db      	uxtb	r3, r3
 8007d4c:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_MD1_CFG, &value, 1) )
 8007d4e:	f107 020f 	add.w	r2, r7, #15
 8007d52:	2301      	movs	r3, #1
 8007d54:	215e      	movs	r1, #94	; 0x5e
 8007d56:	6878      	ldr	r0, [r7, #4]
 8007d58:	f7fe fc64 	bl	8006624 <LSM6DSL_ACC_GYRO_WriteReg>
 8007d5c:	4603      	mov	r3, r0
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d101      	bne.n	8007d66 <LSM6DSL_ACC_GYRO_W_WUEvOnInt1+0x50>
    return MEMS_ERROR;
 8007d62:	2300      	movs	r3, #0
 8007d64:	e000      	b.n	8007d68 <LSM6DSL_ACC_GYRO_W_WUEvOnInt1+0x52>

  return MEMS_SUCCESS;
 8007d66:	2301      	movs	r3, #1
}
 8007d68:	4618      	mov	r0, r3
 8007d6a:	3710      	adds	r7, #16
 8007d6c:	46bd      	mov	sp, r7
 8007d6e:	bd80      	pop	{r7, pc}

08007d70 <LSM6DSL_ACC_GYRO_W_SingleTapOnInt1>:
* Input          : LSM6DSL_ACC_GYRO_INT1_SINGLE_TAP_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_SingleTapOnInt1(void *handle, LSM6DSL_ACC_GYRO_INT1_SINGLE_TAP_t newValue)
{
 8007d70:	b580      	push	{r7, lr}
 8007d72:	b084      	sub	sp, #16
 8007d74:	af00      	add	r7, sp, #0
 8007d76:	6078      	str	r0, [r7, #4]
 8007d78:	460b      	mov	r3, r1
 8007d7a:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_MD1_CFG, &value, 1) )
 8007d7c:	f107 020f 	add.w	r2, r7, #15
 8007d80:	2301      	movs	r3, #1
 8007d82:	215e      	movs	r1, #94	; 0x5e
 8007d84:	6878      	ldr	r0, [r7, #4]
 8007d86:	f7fe fc33 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 8007d8a:	4603      	mov	r3, r0
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d101      	bne.n	8007d94 <LSM6DSL_ACC_GYRO_W_SingleTapOnInt1+0x24>
    return MEMS_ERROR;
 8007d90:	2300      	movs	r3, #0
 8007d92:	e016      	b.n	8007dc2 <LSM6DSL_ACC_GYRO_W_SingleTapOnInt1+0x52>

  value &= ~LSM6DSL_ACC_GYRO_INT1_SINGLE_TAP_MASK;
 8007d94:	7bfb      	ldrb	r3, [r7, #15]
 8007d96:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007d9a:	b2db      	uxtb	r3, r3
 8007d9c:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8007d9e:	7bfa      	ldrb	r2, [r7, #15]
 8007da0:	78fb      	ldrb	r3, [r7, #3]
 8007da2:	4313      	orrs	r3, r2
 8007da4:	b2db      	uxtb	r3, r3
 8007da6:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_MD1_CFG, &value, 1) )
 8007da8:	f107 020f 	add.w	r2, r7, #15
 8007dac:	2301      	movs	r3, #1
 8007dae:	215e      	movs	r1, #94	; 0x5e
 8007db0:	6878      	ldr	r0, [r7, #4]
 8007db2:	f7fe fc37 	bl	8006624 <LSM6DSL_ACC_GYRO_WriteReg>
 8007db6:	4603      	mov	r3, r0
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d101      	bne.n	8007dc0 <LSM6DSL_ACC_GYRO_W_SingleTapOnInt1+0x50>
    return MEMS_ERROR;
 8007dbc:	2300      	movs	r3, #0
 8007dbe:	e000      	b.n	8007dc2 <LSM6DSL_ACC_GYRO_W_SingleTapOnInt1+0x52>

  return MEMS_SUCCESS;
 8007dc0:	2301      	movs	r3, #1
}
 8007dc2:	4618      	mov	r0, r3
 8007dc4:	3710      	adds	r7, #16
 8007dc6:	46bd      	mov	sp, r7
 8007dc8:	bd80      	pop	{r7, pc}

08007dca <LSM6DSL_ACC_GYRO_Get_GetFIFOData>:
* Input          : pointer to [u8_t]
* Output         : GetFIFOData buffer u8_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_Get_GetFIFOData(void *handle, u8_t *buff)
{
 8007dca:	b580      	push	{r7, lr}
 8007dcc:	b084      	sub	sp, #16
 8007dce:	af00      	add	r7, sp, #0
 8007dd0:	6078      	str	r0, [r7, #4]
 8007dd2:	6039      	str	r1, [r7, #0]
  u8_t i, j, k;
  u8_t numberOfByteForDimension;

  numberOfByteForDimension = 2 / 1;
 8007dd4:	2302      	movs	r3, #2
 8007dd6:	733b      	strb	r3, [r7, #12]

  k = 0;
 8007dd8:	2300      	movs	r3, #0
 8007dda:	737b      	strb	r3, [r7, #13]
  for (i = 0; i < 1; i++ )
 8007ddc:	2300      	movs	r3, #0
 8007dde:	73fb      	strb	r3, [r7, #15]
 8007de0:	e01e      	b.n	8007e20 <LSM6DSL_ACC_GYRO_Get_GetFIFOData+0x56>
  {
    for (j = 0; j < numberOfByteForDimension; j++ )
 8007de2:	2300      	movs	r3, #0
 8007de4:	73bb      	strb	r3, [r7, #14]
 8007de6:	e014      	b.n	8007e12 <LSM6DSL_ACC_GYRO_Get_GetFIFOData+0x48>
    {
      if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_DATA_OUT_L + k, &buff[k], 1))
 8007de8:	7b7b      	ldrb	r3, [r7, #13]
 8007dea:	333e      	adds	r3, #62	; 0x3e
 8007dec:	b2d9      	uxtb	r1, r3
 8007dee:	7b7b      	ldrb	r3, [r7, #13]
 8007df0:	683a      	ldr	r2, [r7, #0]
 8007df2:	441a      	add	r2, r3
 8007df4:	2301      	movs	r3, #1
 8007df6:	6878      	ldr	r0, [r7, #4]
 8007df8:	f7fe fbfa 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 8007dfc:	4603      	mov	r3, r0
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d101      	bne.n	8007e06 <LSM6DSL_ACC_GYRO_Get_GetFIFOData+0x3c>
        return MEMS_ERROR;
 8007e02:	2300      	movs	r3, #0
 8007e04:	e010      	b.n	8007e28 <LSM6DSL_ACC_GYRO_Get_GetFIFOData+0x5e>
      k++;
 8007e06:	7b7b      	ldrb	r3, [r7, #13]
 8007e08:	3301      	adds	r3, #1
 8007e0a:	737b      	strb	r3, [r7, #13]
    for (j = 0; j < numberOfByteForDimension; j++ )
 8007e0c:	7bbb      	ldrb	r3, [r7, #14]
 8007e0e:	3301      	adds	r3, #1
 8007e10:	73bb      	strb	r3, [r7, #14]
 8007e12:	7bba      	ldrb	r2, [r7, #14]
 8007e14:	7b3b      	ldrb	r3, [r7, #12]
 8007e16:	429a      	cmp	r2, r3
 8007e18:	d3e6      	bcc.n	8007de8 <LSM6DSL_ACC_GYRO_Get_GetFIFOData+0x1e>
  for (i = 0; i < 1; i++ )
 8007e1a:	7bfb      	ldrb	r3, [r7, #15]
 8007e1c:	3301      	adds	r3, #1
 8007e1e:	73fb      	strb	r3, [r7, #15]
 8007e20:	7bfb      	ldrb	r3, [r7, #15]
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d0dd      	beq.n	8007de2 <LSM6DSL_ACC_GYRO_Get_GetFIFOData+0x18>
    }
  }

  return MEMS_SUCCESS;
 8007e26:	2301      	movs	r3, #1
}
 8007e28:	4618      	mov	r0, r3
 8007e2a:	3710      	adds	r7, #16
 8007e2c:	46bd      	mov	sp, r7
 8007e2e:	bd80      	pop	{r7, pc}

08007e30 <LSM6DSL_ACC_GYRO_Get_GetStepCounter>:
* Input          : pointer to [u8_t]
* Output         : GetStepCounter buffer u8_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_Get_GetStepCounter(void *handle, u8_t *buff)
{
 8007e30:	b580      	push	{r7, lr}
 8007e32:	b084      	sub	sp, #16
 8007e34:	af00      	add	r7, sp, #0
 8007e36:	6078      	str	r0, [r7, #4]
 8007e38:	6039      	str	r1, [r7, #0]
  u8_t i, j, k;
  u8_t numberOfByteForDimension;

  numberOfByteForDimension = 2 / 1;
 8007e3a:	2302      	movs	r3, #2
 8007e3c:	733b      	strb	r3, [r7, #12]

  k = 0;
 8007e3e:	2300      	movs	r3, #0
 8007e40:	737b      	strb	r3, [r7, #13]
  for (i = 0; i < 1; i++ )
 8007e42:	2300      	movs	r3, #0
 8007e44:	73fb      	strb	r3, [r7, #15]
 8007e46:	e01e      	b.n	8007e86 <LSM6DSL_ACC_GYRO_Get_GetStepCounter+0x56>
  {
    for (j = 0; j < numberOfByteForDimension; j++ )
 8007e48:	2300      	movs	r3, #0
 8007e4a:	73bb      	strb	r3, [r7, #14]
 8007e4c:	e014      	b.n	8007e78 <LSM6DSL_ACC_GYRO_Get_GetStepCounter+0x48>
    {
      if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_STEP_COUNTER_L + k, &buff[k], 1))
 8007e4e:	7b7b      	ldrb	r3, [r7, #13]
 8007e50:	334b      	adds	r3, #75	; 0x4b
 8007e52:	b2d9      	uxtb	r1, r3
 8007e54:	7b7b      	ldrb	r3, [r7, #13]
 8007e56:	683a      	ldr	r2, [r7, #0]
 8007e58:	441a      	add	r2, r3
 8007e5a:	2301      	movs	r3, #1
 8007e5c:	6878      	ldr	r0, [r7, #4]
 8007e5e:	f7fe fbc7 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 8007e62:	4603      	mov	r3, r0
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d101      	bne.n	8007e6c <LSM6DSL_ACC_GYRO_Get_GetStepCounter+0x3c>
        return MEMS_ERROR;
 8007e68:	2300      	movs	r3, #0
 8007e6a:	e010      	b.n	8007e8e <LSM6DSL_ACC_GYRO_Get_GetStepCounter+0x5e>
      k++;
 8007e6c:	7b7b      	ldrb	r3, [r7, #13]
 8007e6e:	3301      	adds	r3, #1
 8007e70:	737b      	strb	r3, [r7, #13]
    for (j = 0; j < numberOfByteForDimension; j++ )
 8007e72:	7bbb      	ldrb	r3, [r7, #14]
 8007e74:	3301      	adds	r3, #1
 8007e76:	73bb      	strb	r3, [r7, #14]
 8007e78:	7bba      	ldrb	r2, [r7, #14]
 8007e7a:	7b3b      	ldrb	r3, [r7, #12]
 8007e7c:	429a      	cmp	r2, r3
 8007e7e:	d3e6      	bcc.n	8007e4e <LSM6DSL_ACC_GYRO_Get_GetStepCounter+0x1e>
  for (i = 0; i < 1; i++ )
 8007e80:	7bfb      	ldrb	r3, [r7, #15]
 8007e82:	3301      	adds	r3, #1
 8007e84:	73fb      	strb	r3, [r7, #15]
 8007e86:	7bfb      	ldrb	r3, [r7, #15]
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	d0dd      	beq.n	8007e48 <LSM6DSL_ACC_GYRO_Get_GetStepCounter+0x18>
    }
  }

  return MEMS_SUCCESS;
 8007e8c:	2301      	movs	r3, #1
}
 8007e8e:	4618      	mov	r0, r3
 8007e90:	3710      	adds	r7, #16
 8007e92:	46bd      	mov	sp, r7
 8007e94:	bd80      	pop	{r7, pc}

08007e96 <LSM6DSL_ACC_GYRO_W_PedoThreshold>:
* Input          : pointer to [u8_t]
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_PedoThreshold(void *handle, u8_t newValue)
{
 8007e96:	b580      	push	{r7, lr}
 8007e98:	b084      	sub	sp, #16
 8007e9a:	af00      	add	r7, sp, #0
 8007e9c:	6078      	str	r0, [r7, #4]
 8007e9e:	460b      	mov	r3, r1
 8007ea0:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  /* Open Embedded Function Register page*/
  LSM6DSL_ACC_GYRO_W_EmbeddedAccess(handle, LSM6DSL_ACC_GYRO_EMBEDDED_ACCESS_ENABLED);
 8007ea2:	2180      	movs	r1, #128	; 0x80
 8007ea4:	6878      	ldr	r0, [r7, #4]
 8007ea6:	f7fe fdf4 	bl	8006a92 <LSM6DSL_ACC_GYRO_W_EmbeddedAccess>

  /* read current value */
  LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CONFIG_PEDO_THS_MIN, &value, 1);
 8007eaa:	f107 020f 	add.w	r2, r7, #15
 8007eae:	2301      	movs	r3, #1
 8007eb0:	210f      	movs	r1, #15
 8007eb2:	6878      	ldr	r0, [r7, #4]
 8007eb4:	f7fe fb9c 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>

  value &= ~0x1F;
 8007eb8:	7bfb      	ldrb	r3, [r7, #15]
 8007eba:	f023 031f 	bic.w	r3, r3, #31
 8007ebe:	b2db      	uxtb	r3, r3
 8007ec0:	73fb      	strb	r3, [r7, #15]
  value |= (newValue & 0x1F);
 8007ec2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007ec6:	f003 031f 	and.w	r3, r3, #31
 8007eca:	b25a      	sxtb	r2, r3
 8007ecc:	7bfb      	ldrb	r3, [r7, #15]
 8007ece:	b25b      	sxtb	r3, r3
 8007ed0:	4313      	orrs	r3, r2
 8007ed2:	b25b      	sxtb	r3, r3
 8007ed4:	b2db      	uxtb	r3, r3
 8007ed6:	73fb      	strb	r3, [r7, #15]

  /* write new value */
  LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CONFIG_PEDO_THS_MIN, &value, 1);
 8007ed8:	f107 020f 	add.w	r2, r7, #15
 8007edc:	2301      	movs	r3, #1
 8007ede:	210f      	movs	r1, #15
 8007ee0:	6878      	ldr	r0, [r7, #4]
 8007ee2:	f7fe fb9f 	bl	8006624 <LSM6DSL_ACC_GYRO_WriteReg>

  /* Close Embedded Function Register page*/
  LSM6DSL_ACC_GYRO_W_EmbeddedAccess(handle, LSM6DSL_ACC_GYRO_EMBEDDED_ACCESS_DISABLED);
 8007ee6:	2100      	movs	r1, #0
 8007ee8:	6878      	ldr	r0, [r7, #4]
 8007eea:	f7fe fdd2 	bl	8006a92 <LSM6DSL_ACC_GYRO_W_EmbeddedAccess>

  return MEMS_SUCCESS;
 8007eee:	2301      	movs	r3, #1
}
 8007ef0:	4618      	mov	r0, r3
 8007ef2:	3710      	adds	r7, #16
 8007ef4:	46bd      	mov	sp, r7
 8007ef6:	bd80      	pop	{r7, pc}

08007ef8 <LSM6DSL_X_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Init( DrvContextTypeDef *handle )
{
 8007ef8:	b580      	push	{r7, lr}
 8007efa:	b086      	sub	sp, #24
 8007efc:	af00      	add	r7, sp, #0
 8007efe:	6078      	str	r0, [r7, #4]

  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	689b      	ldr	r3, [r3, #8]
 8007f04:	617b      	str	r3, [r7, #20]
  LSM6DSL_X_Data_t *pComponentData = ( LSM6DSL_X_Data_t * )pData->pComponentData;
 8007f06:	697b      	ldr	r3, [r7, #20]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	613b      	str	r3, [r7, #16]
  LSM6DSL_Combo_Data_t *comboData = pComponentData->comboData;
 8007f0c:	693b      	ldr	r3, [r7, #16]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	60fb      	str	r3, [r7, #12]

  if ( LSM6DSL_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 8007f12:	6878      	ldr	r0, [r7, #4]
 8007f14:	f000 ff96 	bl	8008e44 <LSM6DSL_Check_WhoAmI>
 8007f18:	4603      	mov	r3, r0
 8007f1a:	2b01      	cmp	r3, #1
 8007f1c:	d101      	bne.n	8007f22 <LSM6DSL_X_Init+0x2a>
  {
    return COMPONENT_ERROR;
 8007f1e:	2301      	movs	r3, #1
 8007f20:	e036      	b.n	8007f90 <LSM6DSL_X_Init+0x98>
  }

  /* Enable register address automatically incremented during a multiple byte
     access with a serial interface. */
  if ( LSM6DSL_ACC_GYRO_W_IF_Addr_Incr( (void *)handle, LSM6DSL_ACC_GYRO_IF_INC_ENABLED ) == MEMS_ERROR )
 8007f22:	2104      	movs	r1, #4
 8007f24:	6878      	ldr	r0, [r7, #4]
 8007f26:	f7fe ff45 	bl	8006db4 <LSM6DSL_ACC_GYRO_W_IF_Addr_Incr>
 8007f2a:	4603      	mov	r3, r0
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d101      	bne.n	8007f34 <LSM6DSL_X_Init+0x3c>
  {
    return COMPONENT_ERROR;
 8007f30:	2301      	movs	r3, #1
 8007f32:	e02d      	b.n	8007f90 <LSM6DSL_X_Init+0x98>
  }

  /* Enable BDU */
  if ( LSM6DSL_ACC_GYRO_W_BDU( (void *)handle, LSM6DSL_ACC_GYRO_BDU_BLOCK_UPDATE ) == MEMS_ERROR )
 8007f34:	2140      	movs	r1, #64	; 0x40
 8007f36:	6878      	ldr	r0, [r7, #4]
 8007f38:	f7fe fbab 	bl	8006692 <LSM6DSL_ACC_GYRO_W_BDU>
 8007f3c:	4603      	mov	r3, r0
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d101      	bne.n	8007f46 <LSM6DSL_X_Init+0x4e>
  {
    return COMPONENT_ERROR;
 8007f42:	2301      	movs	r3, #1
 8007f44:	e024      	b.n	8007f90 <LSM6DSL_X_Init+0x98>
  }

  /* FIFO mode selection */
  if ( LSM6DSL_ACC_GYRO_W_FIFO_MODE( (void *)handle, LSM6DSL_ACC_GYRO_FIFO_MODE_BYPASS ) == MEMS_ERROR )
 8007f46:	2100      	movs	r1, #0
 8007f48:	6878      	ldr	r0, [r7, #4]
 8007f4a:	f7fe fe7f 	bl	8006c4c <LSM6DSL_ACC_GYRO_W_FIFO_MODE>
 8007f4e:	4603      	mov	r3, r0
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d101      	bne.n	8007f58 <LSM6DSL_X_Init+0x60>
  {
    return COMPONENT_ERROR;
 8007f54:	2301      	movs	r3, #1
 8007f56:	e01b      	b.n	8007f90 <LSM6DSL_X_Init+0x98>
  }

  /* Select default output data rate. */
  pComponentData->Previous_ODR = 104.0f;
 8007f58:	693b      	ldr	r3, [r7, #16]
 8007f5a:	4a0f      	ldr	r2, [pc, #60]	; (8007f98 <LSM6DSL_X_Init+0xa0>)
 8007f5c:	605a      	str	r2, [r3, #4]

  /* Output data rate selection - power down. */
  if ( LSM6DSL_ACC_GYRO_W_ODR_XL( (void *)handle, LSM6DSL_ACC_GYRO_ODR_XL_POWER_DOWN ) == MEMS_ERROR )
 8007f5e:	2100      	movs	r1, #0
 8007f60:	6878      	ldr	r0, [r7, #4]
 8007f62:	f7fe fc3f 	bl	80067e4 <LSM6DSL_ACC_GYRO_W_ODR_XL>
 8007f66:	4603      	mov	r3, r0
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d101      	bne.n	8007f70 <LSM6DSL_X_Init+0x78>
  {
    return COMPONENT_ERROR;
 8007f6c:	2301      	movs	r3, #1
 8007f6e:	e00f      	b.n	8007f90 <LSM6DSL_X_Init+0x98>
  }

  /* Full scale selection. */
  if ( LSM6DSL_X_Set_FS( handle, FS_LOW ) == COMPONENT_ERROR )
 8007f70:	2100      	movs	r1, #0
 8007f72:	6878      	ldr	r0, [r7, #4]
 8007f74:	f000 fac8 	bl	8008508 <LSM6DSL_X_Set_FS>
 8007f78:	4603      	mov	r3, r0
 8007f7a:	2b01      	cmp	r3, #1
 8007f7c:	d101      	bne.n	8007f82 <LSM6DSL_X_Init+0x8a>
  {
    return COMPONENT_ERROR;
 8007f7e:	2301      	movs	r3, #1
 8007f80:	e006      	b.n	8007f90 <LSM6DSL_X_Init+0x98>
  }

  comboData->isAccInitialized = 1;
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	2201      	movs	r2, #1
 8007f86:	701a      	strb	r2, [r3, #0]

  handle->isInitialized = 1;
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	2201      	movs	r2, #1
 8007f8c:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 8007f8e:	2300      	movs	r3, #0
}
 8007f90:	4618      	mov	r0, r3
 8007f92:	3718      	adds	r7, #24
 8007f94:	46bd      	mov	sp, r7
 8007f96:	bd80      	pop	{r7, pc}
 8007f98:	42d00000 	.word	0x42d00000

08007f9c <LSM6DSL_X_DeInit>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_DeInit( DrvContextTypeDef *handle )
{
 8007f9c:	b580      	push	{r7, lr}
 8007f9e:	b086      	sub	sp, #24
 8007fa0:	af00      	add	r7, sp, #0
 8007fa2:	6078      	str	r0, [r7, #4]

  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	689b      	ldr	r3, [r3, #8]
 8007fa8:	617b      	str	r3, [r7, #20]
  LSM6DSL_X_Data_t *pComponentData = ( LSM6DSL_X_Data_t * )pData->pComponentData;
 8007faa:	697b      	ldr	r3, [r7, #20]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	613b      	str	r3, [r7, #16]
  LSM6DSL_Combo_Data_t *comboData = pComponentData->comboData;
 8007fb0:	693b      	ldr	r3, [r7, #16]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	60fb      	str	r3, [r7, #12]

  if ( LSM6DSL_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 8007fb6:	6878      	ldr	r0, [r7, #4]
 8007fb8:	f000 ff44 	bl	8008e44 <LSM6DSL_Check_WhoAmI>
 8007fbc:	4603      	mov	r3, r0
 8007fbe:	2b01      	cmp	r3, #1
 8007fc0:	d101      	bne.n	8007fc6 <LSM6DSL_X_DeInit+0x2a>
  {
    return COMPONENT_ERROR;
 8007fc2:	2301      	movs	r3, #1
 8007fc4:	e04a      	b.n	800805c <LSM6DSL_X_DeInit+0xc0>
  }

  /* Try to disable free fall detection */
  if( LSM6DSL_X_Disable_Free_Fall_Detection( handle ) == COMPONENT_ERROR )
 8007fc6:	6878      	ldr	r0, [r7, #4]
 8007fc8:	f001 fbbe 	bl	8009748 <LSM6DSL_X_Disable_Free_Fall_Detection>
 8007fcc:	4603      	mov	r3, r0
 8007fce:	2b01      	cmp	r3, #1
 8007fd0:	d101      	bne.n	8007fd6 <LSM6DSL_X_DeInit+0x3a>
  {
    return COMPONENT_ERROR;
 8007fd2:	2301      	movs	r3, #1
 8007fd4:	e042      	b.n	800805c <LSM6DSL_X_DeInit+0xc0>
  }

  /* Try to disable 6D orientation */
  if( LSM6DSL_X_Disable_6D_Orientation( handle ) == COMPONENT_ERROR )
 8007fd6:	6878      	ldr	r0, [r7, #4]
 8007fd8:	f002 f88a 	bl	800a0f0 <LSM6DSL_X_Disable_6D_Orientation>
 8007fdc:	4603      	mov	r3, r0
 8007fde:	2b01      	cmp	r3, #1
 8007fe0:	d101      	bne.n	8007fe6 <LSM6DSL_X_DeInit+0x4a>
  {
    return COMPONENT_ERROR;
 8007fe2:	2301      	movs	r3, #1
 8007fe4:	e03a      	b.n	800805c <LSM6DSL_X_DeInit+0xc0>
  }

  /* Try to disable pedometer */
  if( LSM6DSL_X_Disable_Pedometer( handle ) == COMPONENT_ERROR )
 8007fe6:	6878      	ldr	r0, [r7, #4]
 8007fe8:	f001 fc54 	bl	8009894 <LSM6DSL_X_Disable_Pedometer>
 8007fec:	4603      	mov	r3, r0
 8007fee:	2b01      	cmp	r3, #1
 8007ff0:	d101      	bne.n	8007ff6 <LSM6DSL_X_DeInit+0x5a>
  {
    return COMPONENT_ERROR;
 8007ff2:	2301      	movs	r3, #1
 8007ff4:	e032      	b.n	800805c <LSM6DSL_X_DeInit+0xc0>
  }

  /* Try to disable single tap detection */
  if( LSM6DSL_X_Disable_Single_Tap_Detection( handle ) == COMPONENT_ERROR )
 8007ff6:	6878      	ldr	r0, [r7, #4]
 8007ff8:	f001 fe76 	bl	8009ce8 <LSM6DSL_X_Disable_Single_Tap_Detection>
 8007ffc:	4603      	mov	r3, r0
 8007ffe:	2b01      	cmp	r3, #1
 8008000:	d101      	bne.n	8008006 <LSM6DSL_X_DeInit+0x6a>
  {
    return COMPONENT_ERROR;
 8008002:	2301      	movs	r3, #1
 8008004:	e02a      	b.n	800805c <LSM6DSL_X_DeInit+0xc0>
  }

  /* Try to disable double tap detection */
  if( LSM6DSL_X_Disable_Double_Tap_Detection( handle ) == COMPONENT_ERROR )
 8008006:	6878      	ldr	r0, [r7, #4]
 8008008:	f001 ff5c 	bl	8009ec4 <LSM6DSL_X_Disable_Double_Tap_Detection>
 800800c:	4603      	mov	r3, r0
 800800e:	2b01      	cmp	r3, #1
 8008010:	d101      	bne.n	8008016 <LSM6DSL_X_DeInit+0x7a>
  {
    return COMPONENT_ERROR;
 8008012:	2301      	movs	r3, #1
 8008014:	e022      	b.n	800805c <LSM6DSL_X_DeInit+0xc0>
  }

  /* Try to disable tilt detection */
  if( LSM6DSL_X_Disable_Tilt_Detection( handle ) == COMPONENT_ERROR )
 8008016:	6878      	ldr	r0, [r7, #4]
 8008018:	f001 fd10 	bl	8009a3c <LSM6DSL_X_Disable_Tilt_Detection>
 800801c:	4603      	mov	r3, r0
 800801e:	2b01      	cmp	r3, #1
 8008020:	d101      	bne.n	8008026 <LSM6DSL_X_DeInit+0x8a>
  {
    return COMPONENT_ERROR;
 8008022:	2301      	movs	r3, #1
 8008024:	e01a      	b.n	800805c <LSM6DSL_X_DeInit+0xc0>
  }

  /* Try to disable wake up detection */
  if( LSM6DSL_X_Disable_Wake_Up_Detection( handle ) == COMPONENT_ERROR )
 8008026:	6878      	ldr	r0, [r7, #4]
 8008028:	f001 fd92 	bl	8009b50 <LSM6DSL_X_Disable_Wake_Up_Detection>
 800802c:	4603      	mov	r3, r0
 800802e:	2b01      	cmp	r3, #1
 8008030:	d101      	bne.n	8008036 <LSM6DSL_X_DeInit+0x9a>
  {
    return COMPONENT_ERROR;
 8008032:	2301      	movs	r3, #1
 8008034:	e012      	b.n	800805c <LSM6DSL_X_DeInit+0xc0>
  }

  /* Disable the component */
  if( LSM6DSL_X_Sensor_Disable( handle ) == COMPONENT_ERROR )
 8008036:	6878      	ldr	r0, [r7, #4]
 8008038:	f000 f839 	bl	80080ae <LSM6DSL_X_Sensor_Disable>
 800803c:	4603      	mov	r3, r0
 800803e:	2b01      	cmp	r3, #1
 8008040:	d101      	bne.n	8008046 <LSM6DSL_X_DeInit+0xaa>
  {
    return COMPONENT_ERROR;
 8008042:	2301      	movs	r3, #1
 8008044:	e00a      	b.n	800805c <LSM6DSL_X_DeInit+0xc0>
  }

  /* Reset output data rate. */
  pComponentData->Previous_ODR = 0.0f;
 8008046:	693b      	ldr	r3, [r7, #16]
 8008048:	f04f 0200 	mov.w	r2, #0
 800804c:	605a      	str	r2, [r3, #4]

  comboData->isAccInitialized = 0;
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	2200      	movs	r2, #0
 8008052:	701a      	strb	r2, [r3, #0]

  handle->isInitialized = 0;
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	2200      	movs	r2, #0
 8008058:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 800805a:	2300      	movs	r3, #0
}
 800805c:	4618      	mov	r0, r3
 800805e:	3718      	adds	r7, #24
 8008060:	46bd      	mov	sp, r7
 8008062:	bd80      	pop	{r7, pc}

08008064 <LSM6DSL_X_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Sensor_Enable( DrvContextTypeDef *handle )
{
 8008064:	b580      	push	{r7, lr}
 8008066:	b084      	sub	sp, #16
 8008068:	af00      	add	r7, sp, #0
 800806a:	6078      	str	r0, [r7, #4]
  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	689b      	ldr	r3, [r3, #8]
 8008070:	60fb      	str	r3, [r7, #12]
  LSM6DSL_X_Data_t *pComponentData = ( LSM6DSL_X_Data_t * )pData->pComponentData;
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	60bb      	str	r3, [r7, #8]

  /* Check if the component is already enabled */
  if ( handle->isEnabled == 1 )
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	799b      	ldrb	r3, [r3, #6]
 800807c:	2b01      	cmp	r3, #1
 800807e:	d101      	bne.n	8008084 <LSM6DSL_X_Sensor_Enable+0x20>
  {
    return COMPONENT_OK;
 8008080:	2300      	movs	r3, #0
 8008082:	e010      	b.n	80080a6 <LSM6DSL_X_Sensor_Enable+0x42>
  }

  /* Output data rate selection. */
  if ( LSM6DSL_X_Set_ODR_Value_When_Enabled( handle, pComponentData->Previous_ODR ) == COMPONENT_ERROR )
 8008084:	68bb      	ldr	r3, [r7, #8]
 8008086:	edd3 7a01 	vldr	s15, [r3, #4]
 800808a:	eeb0 0a67 	vmov.f32	s0, s15
 800808e:	6878      	ldr	r0, [r7, #4]
 8008090:	f000 fffa 	bl	8009088 <LSM6DSL_X_Set_ODR_Value_When_Enabled>
 8008094:	4603      	mov	r3, r0
 8008096:	2b01      	cmp	r3, #1
 8008098:	d101      	bne.n	800809e <LSM6DSL_X_Sensor_Enable+0x3a>
  {
    return COMPONENT_ERROR;
 800809a:	2301      	movs	r3, #1
 800809c:	e003      	b.n	80080a6 <LSM6DSL_X_Sensor_Enable+0x42>
  }

  handle->isEnabled = 1;
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	2201      	movs	r2, #1
 80080a2:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 80080a4:	2300      	movs	r3, #0
}
 80080a6:	4618      	mov	r0, r3
 80080a8:	3710      	adds	r7, #16
 80080aa:	46bd      	mov	sp, r7
 80080ac:	bd80      	pop	{r7, pc}

080080ae <LSM6DSL_X_Sensor_Disable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Sensor_Disable( DrvContextTypeDef *handle )
{
 80080ae:	b580      	push	{r7, lr}
 80080b0:	b084      	sub	sp, #16
 80080b2:	af00      	add	r7, sp, #0
 80080b4:	6078      	str	r0, [r7, #4]
  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	689b      	ldr	r3, [r3, #8]
 80080ba:	60fb      	str	r3, [r7, #12]
  LSM6DSL_X_Data_t *pComponentData = ( LSM6DSL_X_Data_t * )pData->pComponentData;
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	60bb      	str	r3, [r7, #8]

  /* Check if the component is already disabled */
  if ( handle->isEnabled == 0 )
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	799b      	ldrb	r3, [r3, #6]
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d101      	bne.n	80080ce <LSM6DSL_X_Sensor_Disable+0x20>
  {
    return COMPONENT_OK;
 80080ca:	2300      	movs	r3, #0
 80080cc:	e017      	b.n	80080fe <LSM6DSL_X_Sensor_Disable+0x50>
  }

  /* Store actual output data rate. */
  if ( LSM6DSL_X_Get_ODR( handle, &( pComponentData->Previous_ODR ) ) == COMPONENT_ERROR )
 80080ce:	68bb      	ldr	r3, [r7, #8]
 80080d0:	3304      	adds	r3, #4
 80080d2:	4619      	mov	r1, r3
 80080d4:	6878      	ldr	r0, [r7, #4]
 80080d6:	f000 f8f9 	bl	80082cc <LSM6DSL_X_Get_ODR>
 80080da:	4603      	mov	r3, r0
 80080dc:	2b01      	cmp	r3, #1
 80080de:	d101      	bne.n	80080e4 <LSM6DSL_X_Sensor_Disable+0x36>
  {
    return COMPONENT_ERROR;
 80080e0:	2301      	movs	r3, #1
 80080e2:	e00c      	b.n	80080fe <LSM6DSL_X_Sensor_Disable+0x50>
  }

  /* Output data rate selection - power down. */
  if ( LSM6DSL_ACC_GYRO_W_ODR_XL( (void *)handle, LSM6DSL_ACC_GYRO_ODR_XL_POWER_DOWN ) == MEMS_ERROR )
 80080e4:	2100      	movs	r1, #0
 80080e6:	6878      	ldr	r0, [r7, #4]
 80080e8:	f7fe fb7c 	bl	80067e4 <LSM6DSL_ACC_GYRO_W_ODR_XL>
 80080ec:	4603      	mov	r3, r0
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d101      	bne.n	80080f6 <LSM6DSL_X_Sensor_Disable+0x48>
  {
    return COMPONENT_ERROR;
 80080f2:	2301      	movs	r3, #1
 80080f4:	e003      	b.n	80080fe <LSM6DSL_X_Sensor_Disable+0x50>
  }

  handle->isEnabled = 0;
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	2200      	movs	r2, #0
 80080fa:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 80080fc:	2300      	movs	r3, #0
}
 80080fe:	4618      	mov	r0, r3
 8008100:	3710      	adds	r7, #16
 8008102:	46bd      	mov	sp, r7
 8008104:	bd80      	pop	{r7, pc}

08008106 <LSM6DSL_X_Get_WhoAmI>:
 * @param who_am_i pointer to the value of WHO_AM_I register
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_WhoAmI( DrvContextTypeDef *handle, uint8_t *who_am_i )
{
 8008106:	b580      	push	{r7, lr}
 8008108:	b082      	sub	sp, #8
 800810a:	af00      	add	r7, sp, #0
 800810c:	6078      	str	r0, [r7, #4]
 800810e:	6039      	str	r1, [r7, #0]

  return LSM6DSL_Get_WhoAmI(handle, who_am_i);
 8008110:	6839      	ldr	r1, [r7, #0]
 8008112:	6878      	ldr	r0, [r7, #4]
 8008114:	f000 fe83 	bl	8008e1e <LSM6DSL_Get_WhoAmI>
 8008118:	4603      	mov	r3, r0
}
 800811a:	4618      	mov	r0, r3
 800811c:	3708      	adds	r7, #8
 800811e:	46bd      	mov	sp, r7
 8008120:	bd80      	pop	{r7, pc}

08008122 <LSM6DSL_X_Check_WhoAmI>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Check_WhoAmI( DrvContextTypeDef *handle )
{
 8008122:	b580      	push	{r7, lr}
 8008124:	b082      	sub	sp, #8
 8008126:	af00      	add	r7, sp, #0
 8008128:	6078      	str	r0, [r7, #4]

  return LSM6DSL_Check_WhoAmI(handle);
 800812a:	6878      	ldr	r0, [r7, #4]
 800812c:	f000 fe8a 	bl	8008e44 <LSM6DSL_Check_WhoAmI>
 8008130:	4603      	mov	r3, r0
}
 8008132:	4618      	mov	r0, r3
 8008134:	3708      	adds	r7, #8
 8008136:	46bd      	mov	sp, r7
 8008138:	bd80      	pop	{r7, pc}

0800813a <LSM6DSL_X_Get_Axes>:
 * @param acceleration pointer where the values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_Axes( DrvContextTypeDef *handle, SensorAxes_t *acceleration )
{
 800813a:	b580      	push	{r7, lr}
 800813c:	b086      	sub	sp, #24
 800813e:	af00      	add	r7, sp, #0
 8008140:	6078      	str	r0, [r7, #4]
 8008142:	6039      	str	r1, [r7, #0]

  int16_t dataRaw[3];
  float sensitivity = 0;
 8008144:	f04f 0300 	mov.w	r3, #0
 8008148:	60fb      	str	r3, [r7, #12]

  /* Read raw data from LSM6DSL output register. */
  if ( LSM6DSL_X_Get_Axes_Raw( handle, dataRaw ) == COMPONENT_ERROR )
 800814a:	f107 0310 	add.w	r3, r7, #16
 800814e:	4619      	mov	r1, r3
 8008150:	6878      	ldr	r0, [r7, #4]
 8008152:	f000 fedf 	bl	8008f14 <LSM6DSL_X_Get_Axes_Raw>
 8008156:	4603      	mov	r3, r0
 8008158:	2b01      	cmp	r3, #1
 800815a:	d101      	bne.n	8008160 <LSM6DSL_X_Get_Axes+0x26>
  {
    return COMPONENT_ERROR;
 800815c:	2301      	movs	r3, #1
 800815e:	e03b      	b.n	80081d8 <LSM6DSL_X_Get_Axes+0x9e>
  }

  /* Get LSM6DSL actual sensitivity. */
  if ( LSM6DSL_X_Get_Sensitivity( handle, &sensitivity ) == COMPONENT_ERROR )
 8008160:	f107 030c 	add.w	r3, r7, #12
 8008164:	4619      	mov	r1, r3
 8008166:	6878      	ldr	r0, [r7, #4]
 8008168:	f000 f85c 	bl	8008224 <LSM6DSL_X_Get_Sensitivity>
 800816c:	4603      	mov	r3, r0
 800816e:	2b01      	cmp	r3, #1
 8008170:	d101      	bne.n	8008176 <LSM6DSL_X_Get_Axes+0x3c>
  {
    return COMPONENT_ERROR;
 8008172:	2301      	movs	r3, #1
 8008174:	e030      	b.n	80081d8 <LSM6DSL_X_Get_Axes+0x9e>
  }

  /* Calculate the data. */
  acceleration->AXIS_X = ( int32_t )( dataRaw[0] * sensitivity );
 8008176:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800817a:	ee07 3a90 	vmov	s15, r3
 800817e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008182:	edd7 7a03 	vldr	s15, [r7, #12]
 8008186:	ee67 7a27 	vmul.f32	s15, s14, s15
 800818a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800818e:	ee17 2a90 	vmov	r2, s15
 8008192:	683b      	ldr	r3, [r7, #0]
 8008194:	601a      	str	r2, [r3, #0]
  acceleration->AXIS_Y = ( int32_t )( dataRaw[1] * sensitivity );
 8008196:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800819a:	ee07 3a90 	vmov	s15, r3
 800819e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80081a2:	edd7 7a03 	vldr	s15, [r7, #12]
 80081a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80081aa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80081ae:	ee17 2a90 	vmov	r2, s15
 80081b2:	683b      	ldr	r3, [r7, #0]
 80081b4:	605a      	str	r2, [r3, #4]
  acceleration->AXIS_Z = ( int32_t )( dataRaw[2] * sensitivity );
 80081b6:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80081ba:	ee07 3a90 	vmov	s15, r3
 80081be:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80081c2:	edd7 7a03 	vldr	s15, [r7, #12]
 80081c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80081ca:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80081ce:	ee17 2a90 	vmov	r2, s15
 80081d2:	683b      	ldr	r3, [r7, #0]
 80081d4:	609a      	str	r2, [r3, #8]

  return COMPONENT_OK;
 80081d6:	2300      	movs	r3, #0
}
 80081d8:	4618      	mov	r0, r3
 80081da:	3718      	adds	r7, #24
 80081dc:	46bd      	mov	sp, r7
 80081de:	bd80      	pop	{r7, pc}

080081e0 <LSM6DSL_X_Get_AxesRaw>:
 * @param value pointer where the raw values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_AxesRaw( DrvContextTypeDef *handle, SensorAxesRaw_t *value )
{
 80081e0:	b580      	push	{r7, lr}
 80081e2:	b084      	sub	sp, #16
 80081e4:	af00      	add	r7, sp, #0
 80081e6:	6078      	str	r0, [r7, #4]
 80081e8:	6039      	str	r1, [r7, #0]

  int16_t dataRaw[3];

  /* Read raw data from LSM6DSL output register. */
  if ( LSM6DSL_X_Get_Axes_Raw( handle, dataRaw ) == COMPONENT_ERROR )
 80081ea:	f107 0308 	add.w	r3, r7, #8
 80081ee:	4619      	mov	r1, r3
 80081f0:	6878      	ldr	r0, [r7, #4]
 80081f2:	f000 fe8f 	bl	8008f14 <LSM6DSL_X_Get_Axes_Raw>
 80081f6:	4603      	mov	r3, r0
 80081f8:	2b01      	cmp	r3, #1
 80081fa:	d101      	bne.n	8008200 <LSM6DSL_X_Get_AxesRaw+0x20>
  {
    return COMPONENT_ERROR;
 80081fc:	2301      	movs	r3, #1
 80081fe:	e00c      	b.n	800821a <LSM6DSL_X_Get_AxesRaw+0x3a>
  }

  /* Set the raw data. */
  value->AXIS_X = dataRaw[0];
 8008200:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8008204:	683b      	ldr	r3, [r7, #0]
 8008206:	801a      	strh	r2, [r3, #0]
  value->AXIS_Y = dataRaw[1];
 8008208:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 800820c:	683b      	ldr	r3, [r7, #0]
 800820e:	805a      	strh	r2, [r3, #2]
  value->AXIS_Z = dataRaw[2];
 8008210:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8008214:	683b      	ldr	r3, [r7, #0]
 8008216:	809a      	strh	r2, [r3, #4]

  return COMPONENT_OK;
 8008218:	2300      	movs	r3, #0
}
 800821a:	4618      	mov	r0, r3
 800821c:	3710      	adds	r7, #16
 800821e:	46bd      	mov	sp, r7
 8008220:	bd80      	pop	{r7, pc}
	...

08008224 <LSM6DSL_X_Get_Sensitivity>:
 * @param sensitivity pointer where the sensitivity value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_Sensitivity( DrvContextTypeDef *handle, float *sensitivity )
{
 8008224:	b580      	push	{r7, lr}
 8008226:	b084      	sub	sp, #16
 8008228:	af00      	add	r7, sp, #0
 800822a:	6078      	str	r0, [r7, #4]
 800822c:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_FS_XL_t fullScale;

  /* Read actual full scale selection from sensor. */
  if ( LSM6DSL_ACC_GYRO_R_FS_XL( (void *)handle, &fullScale ) == MEMS_ERROR )
 800822e:	f107 030f 	add.w	r3, r7, #15
 8008232:	4619      	mov	r1, r3
 8008234:	6878      	ldr	r0, [r7, #4]
 8008236:	f7fe fa86 	bl	8006746 <LSM6DSL_ACC_GYRO_R_FS_XL>
 800823a:	4603      	mov	r3, r0
 800823c:	2b00      	cmp	r3, #0
 800823e:	d101      	bne.n	8008244 <LSM6DSL_X_Get_Sensitivity+0x20>
  {
    return COMPONENT_ERROR;
 8008240:	2301      	movs	r3, #1
 8008242:	e035      	b.n	80082b0 <LSM6DSL_X_Get_Sensitivity+0x8c>
  }

  /* Store the sensitivity based on actual full scale. */
  switch( fullScale )
 8008244:	7bfb      	ldrb	r3, [r7, #15]
 8008246:	2b0c      	cmp	r3, #12
 8008248:	d82c      	bhi.n	80082a4 <LSM6DSL_X_Get_Sensitivity+0x80>
 800824a:	a201      	add	r2, pc, #4	; (adr r2, 8008250 <LSM6DSL_X_Get_Sensitivity+0x2c>)
 800824c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008250:	08008285 	.word	0x08008285
 8008254:	080082a5 	.word	0x080082a5
 8008258:	080082a5 	.word	0x080082a5
 800825c:	080082a5 	.word	0x080082a5
 8008260:	0800829d 	.word	0x0800829d
 8008264:	080082a5 	.word	0x080082a5
 8008268:	080082a5 	.word	0x080082a5
 800826c:	080082a5 	.word	0x080082a5
 8008270:	0800828d 	.word	0x0800828d
 8008274:	080082a5 	.word	0x080082a5
 8008278:	080082a5 	.word	0x080082a5
 800827c:	080082a5 	.word	0x080082a5
 8008280:	08008295 	.word	0x08008295
  {
    case LSM6DSL_ACC_GYRO_FS_XL_2g:
      *sensitivity = ( float )LSM6DSL_ACC_SENSITIVITY_FOR_FS_2G;
 8008284:	683b      	ldr	r3, [r7, #0]
 8008286:	4a0c      	ldr	r2, [pc, #48]	; (80082b8 <LSM6DSL_X_Get_Sensitivity+0x94>)
 8008288:	601a      	str	r2, [r3, #0]
      break;
 800828a:	e010      	b.n	80082ae <LSM6DSL_X_Get_Sensitivity+0x8a>
    case LSM6DSL_ACC_GYRO_FS_XL_4g:
      *sensitivity = ( float )LSM6DSL_ACC_SENSITIVITY_FOR_FS_4G;
 800828c:	683b      	ldr	r3, [r7, #0]
 800828e:	4a0b      	ldr	r2, [pc, #44]	; (80082bc <LSM6DSL_X_Get_Sensitivity+0x98>)
 8008290:	601a      	str	r2, [r3, #0]
      break;
 8008292:	e00c      	b.n	80082ae <LSM6DSL_X_Get_Sensitivity+0x8a>
    case LSM6DSL_ACC_GYRO_FS_XL_8g:
      *sensitivity = ( float )LSM6DSL_ACC_SENSITIVITY_FOR_FS_8G;
 8008294:	683b      	ldr	r3, [r7, #0]
 8008296:	4a0a      	ldr	r2, [pc, #40]	; (80082c0 <LSM6DSL_X_Get_Sensitivity+0x9c>)
 8008298:	601a      	str	r2, [r3, #0]
      break;
 800829a:	e008      	b.n	80082ae <LSM6DSL_X_Get_Sensitivity+0x8a>
    case LSM6DSL_ACC_GYRO_FS_XL_16g:
      *sensitivity = ( float )LSM6DSL_ACC_SENSITIVITY_FOR_FS_16G;
 800829c:	683b      	ldr	r3, [r7, #0]
 800829e:	4a09      	ldr	r2, [pc, #36]	; (80082c4 <LSM6DSL_X_Get_Sensitivity+0xa0>)
 80082a0:	601a      	str	r2, [r3, #0]
      break;
 80082a2:	e004      	b.n	80082ae <LSM6DSL_X_Get_Sensitivity+0x8a>
    default:
      *sensitivity = -1.0f;
 80082a4:	683b      	ldr	r3, [r7, #0]
 80082a6:	4a08      	ldr	r2, [pc, #32]	; (80082c8 <LSM6DSL_X_Get_Sensitivity+0xa4>)
 80082a8:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 80082aa:	2301      	movs	r3, #1
 80082ac:	e000      	b.n	80082b0 <LSM6DSL_X_Get_Sensitivity+0x8c>
  }

  return COMPONENT_OK;
 80082ae:	2300      	movs	r3, #0
}
 80082b0:	4618      	mov	r0, r3
 80082b2:	3710      	adds	r7, #16
 80082b4:	46bd      	mov	sp, r7
 80082b6:	bd80      	pop	{r7, pc}
 80082b8:	3d79db23 	.word	0x3d79db23
 80082bc:	3df9db23 	.word	0x3df9db23
 80082c0:	3e79db23 	.word	0x3e79db23
 80082c4:	3ef9db23 	.word	0x3ef9db23
 80082c8:	bf800000 	.word	0xbf800000

080082cc <LSM6DSL_X_Get_ODR>:
 * @param odr pointer where the output data rate is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_ODR( DrvContextTypeDef *handle, float *odr )
{
 80082cc:	b580      	push	{r7, lr}
 80082ce:	b084      	sub	sp, #16
 80082d0:	af00      	add	r7, sp, #0
 80082d2:	6078      	str	r0, [r7, #4]
 80082d4:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_ODR_XL_t odr_low_level;

  if ( LSM6DSL_ACC_GYRO_R_ODR_XL( (void *)handle, &odr_low_level ) == MEMS_ERROR )
 80082d6:	f107 030f 	add.w	r3, r7, #15
 80082da:	4619      	mov	r1, r3
 80082dc:	6878      	ldr	r0, [r7, #4]
 80082de:	f7fe faae 	bl	800683e <LSM6DSL_ACC_GYRO_R_ODR_XL>
 80082e2:	4603      	mov	r3, r0
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d101      	bne.n	80082ec <LSM6DSL_X_Get_ODR+0x20>
  {
    return COMPONENT_ERROR;
 80082e8:	2301      	movs	r3, #1
 80082ea:	e05c      	b.n	80083a6 <LSM6DSL_X_Get_ODR+0xda>
  }

  switch( odr_low_level )
 80082ec:	7bfb      	ldrb	r3, [r7, #15]
 80082ee:	2ba0      	cmp	r3, #160	; 0xa0
 80082f0:	d04f      	beq.n	8008392 <LSM6DSL_X_Get_ODR+0xc6>
 80082f2:	2ba0      	cmp	r3, #160	; 0xa0
 80082f4:	dc51      	bgt.n	800839a <LSM6DSL_X_Get_ODR+0xce>
 80082f6:	2b90      	cmp	r3, #144	; 0x90
 80082f8:	d047      	beq.n	800838a <LSM6DSL_X_Get_ODR+0xbe>
 80082fa:	2b90      	cmp	r3, #144	; 0x90
 80082fc:	dc4d      	bgt.n	800839a <LSM6DSL_X_Get_ODR+0xce>
 80082fe:	2b80      	cmp	r3, #128	; 0x80
 8008300:	d03f      	beq.n	8008382 <LSM6DSL_X_Get_ODR+0xb6>
 8008302:	2b80      	cmp	r3, #128	; 0x80
 8008304:	dc49      	bgt.n	800839a <LSM6DSL_X_Get_ODR+0xce>
 8008306:	2b70      	cmp	r3, #112	; 0x70
 8008308:	d037      	beq.n	800837a <LSM6DSL_X_Get_ODR+0xae>
 800830a:	2b70      	cmp	r3, #112	; 0x70
 800830c:	dc45      	bgt.n	800839a <LSM6DSL_X_Get_ODR+0xce>
 800830e:	2b60      	cmp	r3, #96	; 0x60
 8008310:	d02f      	beq.n	8008372 <LSM6DSL_X_Get_ODR+0xa6>
 8008312:	2b60      	cmp	r3, #96	; 0x60
 8008314:	dc41      	bgt.n	800839a <LSM6DSL_X_Get_ODR+0xce>
 8008316:	2b50      	cmp	r3, #80	; 0x50
 8008318:	d027      	beq.n	800836a <LSM6DSL_X_Get_ODR+0x9e>
 800831a:	2b50      	cmp	r3, #80	; 0x50
 800831c:	dc3d      	bgt.n	800839a <LSM6DSL_X_Get_ODR+0xce>
 800831e:	2b40      	cmp	r3, #64	; 0x40
 8008320:	d01f      	beq.n	8008362 <LSM6DSL_X_Get_ODR+0x96>
 8008322:	2b40      	cmp	r3, #64	; 0x40
 8008324:	dc39      	bgt.n	800839a <LSM6DSL_X_Get_ODR+0xce>
 8008326:	2b30      	cmp	r3, #48	; 0x30
 8008328:	d017      	beq.n	800835a <LSM6DSL_X_Get_ODR+0x8e>
 800832a:	2b30      	cmp	r3, #48	; 0x30
 800832c:	dc35      	bgt.n	800839a <LSM6DSL_X_Get_ODR+0xce>
 800832e:	2b20      	cmp	r3, #32
 8008330:	d00f      	beq.n	8008352 <LSM6DSL_X_Get_ODR+0x86>
 8008332:	2b20      	cmp	r3, #32
 8008334:	dc31      	bgt.n	800839a <LSM6DSL_X_Get_ODR+0xce>
 8008336:	2b00      	cmp	r3, #0
 8008338:	d002      	beq.n	8008340 <LSM6DSL_X_Get_ODR+0x74>
 800833a:	2b10      	cmp	r3, #16
 800833c:	d005      	beq.n	800834a <LSM6DSL_X_Get_ODR+0x7e>
 800833e:	e02c      	b.n	800839a <LSM6DSL_X_Get_ODR+0xce>
  {
    case LSM6DSL_ACC_GYRO_ODR_XL_POWER_DOWN:
      *odr =     0.0f;
 8008340:	683b      	ldr	r3, [r7, #0]
 8008342:	f04f 0200 	mov.w	r2, #0
 8008346:	601a      	str	r2, [r3, #0]
      break;
 8008348:	e02c      	b.n	80083a4 <LSM6DSL_X_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_XL_13Hz:
      *odr =    13.0f;
 800834a:	683b      	ldr	r3, [r7, #0]
 800834c:	4a18      	ldr	r2, [pc, #96]	; (80083b0 <LSM6DSL_X_Get_ODR+0xe4>)
 800834e:	601a      	str	r2, [r3, #0]
      break;
 8008350:	e028      	b.n	80083a4 <LSM6DSL_X_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_XL_26Hz:
      *odr =    26.0f;
 8008352:	683b      	ldr	r3, [r7, #0]
 8008354:	4a17      	ldr	r2, [pc, #92]	; (80083b4 <LSM6DSL_X_Get_ODR+0xe8>)
 8008356:	601a      	str	r2, [r3, #0]
      break;
 8008358:	e024      	b.n	80083a4 <LSM6DSL_X_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_XL_52Hz:
      *odr =    52.0f;
 800835a:	683b      	ldr	r3, [r7, #0]
 800835c:	4a16      	ldr	r2, [pc, #88]	; (80083b8 <LSM6DSL_X_Get_ODR+0xec>)
 800835e:	601a      	str	r2, [r3, #0]
      break;
 8008360:	e020      	b.n	80083a4 <LSM6DSL_X_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_XL_104Hz:
      *odr =   104.0f;
 8008362:	683b      	ldr	r3, [r7, #0]
 8008364:	4a15      	ldr	r2, [pc, #84]	; (80083bc <LSM6DSL_X_Get_ODR+0xf0>)
 8008366:	601a      	str	r2, [r3, #0]
      break;
 8008368:	e01c      	b.n	80083a4 <LSM6DSL_X_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_XL_208Hz:
      *odr =   208.0f;
 800836a:	683b      	ldr	r3, [r7, #0]
 800836c:	4a14      	ldr	r2, [pc, #80]	; (80083c0 <LSM6DSL_X_Get_ODR+0xf4>)
 800836e:	601a      	str	r2, [r3, #0]
      break;
 8008370:	e018      	b.n	80083a4 <LSM6DSL_X_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_XL_416Hz:
      *odr =   416.0f;
 8008372:	683b      	ldr	r3, [r7, #0]
 8008374:	4a13      	ldr	r2, [pc, #76]	; (80083c4 <LSM6DSL_X_Get_ODR+0xf8>)
 8008376:	601a      	str	r2, [r3, #0]
      break;
 8008378:	e014      	b.n	80083a4 <LSM6DSL_X_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_XL_833Hz:
      *odr =   833.0f;
 800837a:	683b      	ldr	r3, [r7, #0]
 800837c:	4a12      	ldr	r2, [pc, #72]	; (80083c8 <LSM6DSL_X_Get_ODR+0xfc>)
 800837e:	601a      	str	r2, [r3, #0]
      break;
 8008380:	e010      	b.n	80083a4 <LSM6DSL_X_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_XL_1660Hz:
      *odr =  1660.0f;
 8008382:	683b      	ldr	r3, [r7, #0]
 8008384:	4a11      	ldr	r2, [pc, #68]	; (80083cc <LSM6DSL_X_Get_ODR+0x100>)
 8008386:	601a      	str	r2, [r3, #0]
      break;
 8008388:	e00c      	b.n	80083a4 <LSM6DSL_X_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_XL_3330Hz:
      *odr =  3330.0f;
 800838a:	683b      	ldr	r3, [r7, #0]
 800838c:	4a10      	ldr	r2, [pc, #64]	; (80083d0 <LSM6DSL_X_Get_ODR+0x104>)
 800838e:	601a      	str	r2, [r3, #0]
      break;
 8008390:	e008      	b.n	80083a4 <LSM6DSL_X_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_XL_6660Hz:
      *odr =  6660.0f;
 8008392:	683b      	ldr	r3, [r7, #0]
 8008394:	4a0f      	ldr	r2, [pc, #60]	; (80083d4 <LSM6DSL_X_Get_ODR+0x108>)
 8008396:	601a      	str	r2, [r3, #0]
      break;
 8008398:	e004      	b.n	80083a4 <LSM6DSL_X_Get_ODR+0xd8>
    default:
      *odr =    -1.0f;
 800839a:	683b      	ldr	r3, [r7, #0]
 800839c:	4a0e      	ldr	r2, [pc, #56]	; (80083d8 <LSM6DSL_X_Get_ODR+0x10c>)
 800839e:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 80083a0:	2301      	movs	r3, #1
 80083a2:	e000      	b.n	80083a6 <LSM6DSL_X_Get_ODR+0xda>
  }

  return COMPONENT_OK;
 80083a4:	2300      	movs	r3, #0
}
 80083a6:	4618      	mov	r0, r3
 80083a8:	3710      	adds	r7, #16
 80083aa:	46bd      	mov	sp, r7
 80083ac:	bd80      	pop	{r7, pc}
 80083ae:	bf00      	nop
 80083b0:	41500000 	.word	0x41500000
 80083b4:	41d00000 	.word	0x41d00000
 80083b8:	42500000 	.word	0x42500000
 80083bc:	42d00000 	.word	0x42d00000
 80083c0:	43500000 	.word	0x43500000
 80083c4:	43d00000 	.word	0x43d00000
 80083c8:	44504000 	.word	0x44504000
 80083cc:	44cf8000 	.word	0x44cf8000
 80083d0:	45502000 	.word	0x45502000
 80083d4:	45d02000 	.word	0x45d02000
 80083d8:	bf800000 	.word	0xbf800000

080083dc <LSM6DSL_X_Set_ODR>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_ODR( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 80083dc:	b580      	push	{r7, lr}
 80083de:	b082      	sub	sp, #8
 80083e0:	af00      	add	r7, sp, #0
 80083e2:	6078      	str	r0, [r7, #4]
 80083e4:	460b      	mov	r3, r1
 80083e6:	70fb      	strb	r3, [r7, #3]

  if(handle->isEnabled == 1)
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	799b      	ldrb	r3, [r3, #6]
 80083ec:	2b01      	cmp	r3, #1
 80083ee:	d109      	bne.n	8008404 <LSM6DSL_X_Set_ODR+0x28>
  {
    if(LSM6DSL_X_Set_ODR_When_Enabled(handle, odr) == COMPONENT_ERROR)
 80083f0:	78fb      	ldrb	r3, [r7, #3]
 80083f2:	4619      	mov	r1, r3
 80083f4:	6878      	ldr	r0, [r7, #4]
 80083f6:	f000 fdcf 	bl	8008f98 <LSM6DSL_X_Set_ODR_When_Enabled>
 80083fa:	4603      	mov	r3, r0
 80083fc:	2b01      	cmp	r3, #1
 80083fe:	d10b      	bne.n	8008418 <LSM6DSL_X_Set_ODR+0x3c>
    {
      return COMPONENT_ERROR;
 8008400:	2301      	movs	r3, #1
 8008402:	e00a      	b.n	800841a <LSM6DSL_X_Set_ODR+0x3e>
    }
  }
  else
  {
    if(LSM6DSL_X_Set_ODR_When_Disabled(handle, odr) == COMPONENT_ERROR)
 8008404:	78fb      	ldrb	r3, [r7, #3]
 8008406:	4619      	mov	r1, r3
 8008408:	6878      	ldr	r0, [r7, #4]
 800840a:	f000 fdfb 	bl	8009004 <LSM6DSL_X_Set_ODR_When_Disabled>
 800840e:	4603      	mov	r3, r0
 8008410:	2b01      	cmp	r3, #1
 8008412:	d101      	bne.n	8008418 <LSM6DSL_X_Set_ODR+0x3c>
    {
      return COMPONENT_ERROR;
 8008414:	2301      	movs	r3, #1
 8008416:	e000      	b.n	800841a <LSM6DSL_X_Set_ODR+0x3e>
    }
  }

  return COMPONENT_OK;
 8008418:	2300      	movs	r3, #0
}
 800841a:	4618      	mov	r0, r3
 800841c:	3708      	adds	r7, #8
 800841e:	46bd      	mov	sp, r7
 8008420:	bd80      	pop	{r7, pc}

08008422 <LSM6DSL_X_Set_ODR_Value>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_ODR_Value( DrvContextTypeDef *handle, float odr )
{
 8008422:	b580      	push	{r7, lr}
 8008424:	b082      	sub	sp, #8
 8008426:	af00      	add	r7, sp, #0
 8008428:	6078      	str	r0, [r7, #4]
 800842a:	ed87 0a00 	vstr	s0, [r7]

  if(handle->isEnabled == 1)
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	799b      	ldrb	r3, [r3, #6]
 8008432:	2b01      	cmp	r3, #1
 8008434:	d109      	bne.n	800844a <LSM6DSL_X_Set_ODR_Value+0x28>
  {
    if(LSM6DSL_X_Set_ODR_Value_When_Enabled(handle, odr) == COMPONENT_ERROR)
 8008436:	ed97 0a00 	vldr	s0, [r7]
 800843a:	6878      	ldr	r0, [r7, #4]
 800843c:	f000 fe24 	bl	8009088 <LSM6DSL_X_Set_ODR_Value_When_Enabled>
 8008440:	4603      	mov	r3, r0
 8008442:	2b01      	cmp	r3, #1
 8008444:	d10b      	bne.n	800845e <LSM6DSL_X_Set_ODR_Value+0x3c>
    {
      return COMPONENT_ERROR;
 8008446:	2301      	movs	r3, #1
 8008448:	e00a      	b.n	8008460 <LSM6DSL_X_Set_ODR_Value+0x3e>
    }
  }
  else
  {
    if(LSM6DSL_X_Set_ODR_Value_When_Disabled(handle, odr) == COMPONENT_ERROR)
 800844a:	ed97 0a00 	vldr	s0, [r7]
 800844e:	6878      	ldr	r0, [r7, #4]
 8008450:	f000 fea2 	bl	8009198 <LSM6DSL_X_Set_ODR_Value_When_Disabled>
 8008454:	4603      	mov	r3, r0
 8008456:	2b01      	cmp	r3, #1
 8008458:	d101      	bne.n	800845e <LSM6DSL_X_Set_ODR_Value+0x3c>
    {
      return COMPONENT_ERROR;
 800845a:	2301      	movs	r3, #1
 800845c:	e000      	b.n	8008460 <LSM6DSL_X_Set_ODR_Value+0x3e>
    }
  }

  return COMPONENT_OK;
 800845e:	2300      	movs	r3, #0
}
 8008460:	4618      	mov	r0, r3
 8008462:	3708      	adds	r7, #8
 8008464:	46bd      	mov	sp, r7
 8008466:	bd80      	pop	{r7, pc}

08008468 <LSM6DSL_X_Get_FS>:
 * @param fullScale pointer where the full scale is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_FS( DrvContextTypeDef *handle, float *fullScale )
{
 8008468:	b580      	push	{r7, lr}
 800846a:	b084      	sub	sp, #16
 800846c:	af00      	add	r7, sp, #0
 800846e:	6078      	str	r0, [r7, #4]
 8008470:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_FS_XL_t fs_low_level;

  if ( LSM6DSL_ACC_GYRO_R_FS_XL( (void *)handle, &fs_low_level ) == MEMS_ERROR )
 8008472:	f107 030f 	add.w	r3, r7, #15
 8008476:	4619      	mov	r1, r3
 8008478:	6878      	ldr	r0, [r7, #4]
 800847a:	f7fe f964 	bl	8006746 <LSM6DSL_ACC_GYRO_R_FS_XL>
 800847e:	4603      	mov	r3, r0
 8008480:	2b00      	cmp	r3, #0
 8008482:	d101      	bne.n	8008488 <LSM6DSL_X_Get_FS+0x20>
  {
    return COMPONENT_ERROR;
 8008484:	2301      	movs	r3, #1
 8008486:	e039      	b.n	80084fc <LSM6DSL_X_Get_FS+0x94>
  }

  switch( fs_low_level )
 8008488:	7bfb      	ldrb	r3, [r7, #15]
 800848a:	2b0c      	cmp	r3, #12
 800848c:	d830      	bhi.n	80084f0 <LSM6DSL_X_Get_FS+0x88>
 800848e:	a201      	add	r2, pc, #4	; (adr r2, 8008494 <LSM6DSL_X_Get_FS+0x2c>)
 8008490:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008494:	080084c9 	.word	0x080084c9
 8008498:	080084f1 	.word	0x080084f1
 800849c:	080084f1 	.word	0x080084f1
 80084a0:	080084f1 	.word	0x080084f1
 80084a4:	080084e7 	.word	0x080084e7
 80084a8:	080084f1 	.word	0x080084f1
 80084ac:	080084f1 	.word	0x080084f1
 80084b0:	080084f1 	.word	0x080084f1
 80084b4:	080084d3 	.word	0x080084d3
 80084b8:	080084f1 	.word	0x080084f1
 80084bc:	080084f1 	.word	0x080084f1
 80084c0:	080084f1 	.word	0x080084f1
 80084c4:	080084dd 	.word	0x080084dd
  {
    case LSM6DSL_ACC_GYRO_FS_XL_2g:
      *fullScale =  2.0f;
 80084c8:	683b      	ldr	r3, [r7, #0]
 80084ca:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80084ce:	601a      	str	r2, [r3, #0]
      break;
 80084d0:	e013      	b.n	80084fa <LSM6DSL_X_Get_FS+0x92>
    case LSM6DSL_ACC_GYRO_FS_XL_4g:
      *fullScale =  4.0f;
 80084d2:	683b      	ldr	r3, [r7, #0]
 80084d4:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 80084d8:	601a      	str	r2, [r3, #0]
      break;
 80084da:	e00e      	b.n	80084fa <LSM6DSL_X_Get_FS+0x92>
    case LSM6DSL_ACC_GYRO_FS_XL_8g:
      *fullScale =  8.0f;
 80084dc:	683b      	ldr	r3, [r7, #0]
 80084de:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
 80084e2:	601a      	str	r2, [r3, #0]
      break;
 80084e4:	e009      	b.n	80084fa <LSM6DSL_X_Get_FS+0x92>
    case LSM6DSL_ACC_GYRO_FS_XL_16g:
      *fullScale = 16.0f;
 80084e6:	683b      	ldr	r3, [r7, #0]
 80084e8:	f04f 4283 	mov.w	r2, #1098907648	; 0x41800000
 80084ec:	601a      	str	r2, [r3, #0]
      break;
 80084ee:	e004      	b.n	80084fa <LSM6DSL_X_Get_FS+0x92>
    default:
      *fullScale = -1.0f;
 80084f0:	683b      	ldr	r3, [r7, #0]
 80084f2:	4a04      	ldr	r2, [pc, #16]	; (8008504 <LSM6DSL_X_Get_FS+0x9c>)
 80084f4:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 80084f6:	2301      	movs	r3, #1
 80084f8:	e000      	b.n	80084fc <LSM6DSL_X_Get_FS+0x94>
  }

  return COMPONENT_OK;
 80084fa:	2300      	movs	r3, #0
}
 80084fc:	4618      	mov	r0, r3
 80084fe:	3710      	adds	r7, #16
 8008500:	46bd      	mov	sp, r7
 8008502:	bd80      	pop	{r7, pc}
 8008504:	bf800000 	.word	0xbf800000

08008508 <LSM6DSL_X_Set_FS>:
 * @param fullScale the functional full scale to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_FS( DrvContextTypeDef *handle, SensorFs_t fullScale )
{
 8008508:	b580      	push	{r7, lr}
 800850a:	b084      	sub	sp, #16
 800850c:	af00      	add	r7, sp, #0
 800850e:	6078      	str	r0, [r7, #4]
 8008510:	460b      	mov	r3, r1
 8008512:	70fb      	strb	r3, [r7, #3]

  LSM6DSL_ACC_GYRO_FS_XL_t new_fs;

  switch( fullScale )
 8008514:	78fb      	ldrb	r3, [r7, #3]
 8008516:	2b04      	cmp	r3, #4
 8008518:	d00c      	beq.n	8008534 <LSM6DSL_X_Set_FS+0x2c>
 800851a:	2b04      	cmp	r3, #4
 800851c:	dc0d      	bgt.n	800853a <LSM6DSL_X_Set_FS+0x32>
 800851e:	2b00      	cmp	r3, #0
 8008520:	d002      	beq.n	8008528 <LSM6DSL_X_Set_FS+0x20>
 8008522:	2b02      	cmp	r3, #2
 8008524:	d003      	beq.n	800852e <LSM6DSL_X_Set_FS+0x26>
 8008526:	e008      	b.n	800853a <LSM6DSL_X_Set_FS+0x32>
  {
    case FS_LOW:
      new_fs = LSM6DSL_ACC_GYRO_FS_XL_2g;
 8008528:	2300      	movs	r3, #0
 800852a:	73fb      	strb	r3, [r7, #15]
      break;
 800852c:	e007      	b.n	800853e <LSM6DSL_X_Set_FS+0x36>
    case FS_MID:
      new_fs = LSM6DSL_ACC_GYRO_FS_XL_4g;
 800852e:	2308      	movs	r3, #8
 8008530:	73fb      	strb	r3, [r7, #15]
      break;
 8008532:	e004      	b.n	800853e <LSM6DSL_X_Set_FS+0x36>
    case FS_HIGH:
      new_fs = LSM6DSL_ACC_GYRO_FS_XL_8g;
 8008534:	230c      	movs	r3, #12
 8008536:	73fb      	strb	r3, [r7, #15]
      break;
 8008538:	e001      	b.n	800853e <LSM6DSL_X_Set_FS+0x36>
    default:
      return COMPONENT_ERROR;
 800853a:	2301      	movs	r3, #1
 800853c:	e00a      	b.n	8008554 <LSM6DSL_X_Set_FS+0x4c>
  }

  if ( LSM6DSL_ACC_GYRO_W_FS_XL( (void *)handle, new_fs ) == MEMS_ERROR )
 800853e:	7bfb      	ldrb	r3, [r7, #15]
 8008540:	4619      	mov	r1, r3
 8008542:	6878      	ldr	r0, [r7, #4]
 8008544:	f7fe f8d2 	bl	80066ec <LSM6DSL_ACC_GYRO_W_FS_XL>
 8008548:	4603      	mov	r3, r0
 800854a:	2b00      	cmp	r3, #0
 800854c:	d101      	bne.n	8008552 <LSM6DSL_X_Set_FS+0x4a>
  {
    return COMPONENT_ERROR;
 800854e:	2301      	movs	r3, #1
 8008550:	e000      	b.n	8008554 <LSM6DSL_X_Set_FS+0x4c>
  }

  return COMPONENT_OK;
 8008552:	2300      	movs	r3, #0
}
 8008554:	4618      	mov	r0, r3
 8008556:	3710      	adds	r7, #16
 8008558:	46bd      	mov	sp, r7
 800855a:	bd80      	pop	{r7, pc}

0800855c <LSM6DSL_X_Set_FS_Value>:
 * @param fullScale the full scale value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_FS_Value( DrvContextTypeDef *handle, float fullScale )
{
 800855c:	b580      	push	{r7, lr}
 800855e:	b084      	sub	sp, #16
 8008560:	af00      	add	r7, sp, #0
 8008562:	6078      	str	r0, [r7, #4]
 8008564:	ed87 0a00 	vstr	s0, [r7]

  LSM6DSL_ACC_GYRO_FS_XL_t new_fs;

  new_fs = ( fullScale <= 2.0f ) ? LSM6DSL_ACC_GYRO_FS_XL_2g
           : ( fullScale <= 4.0f ) ? LSM6DSL_ACC_GYRO_FS_XL_4g
 8008568:	edd7 7a00 	vldr	s15, [r7]
 800856c:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8008570:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008574:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008578:	d801      	bhi.n	800857e <LSM6DSL_X_Set_FS_Value+0x22>
 800857a:	2300      	movs	r3, #0
 800857c:	e016      	b.n	80085ac <LSM6DSL_X_Set_FS_Value+0x50>
 800857e:	edd7 7a00 	vldr	s15, [r7]
 8008582:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8008586:	eef4 7ac7 	vcmpe.f32	s15, s14
 800858a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800858e:	d801      	bhi.n	8008594 <LSM6DSL_X_Set_FS_Value+0x38>
 8008590:	2308      	movs	r3, #8
 8008592:	e00b      	b.n	80085ac <LSM6DSL_X_Set_FS_Value+0x50>
 8008594:	edd7 7a00 	vldr	s15, [r7]
 8008598:	eeb2 7a00 	vmov.f32	s14, #32	; 0x41000000  8.0
 800859c:	eef4 7ac7 	vcmpe.f32	s15, s14
 80085a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80085a4:	d801      	bhi.n	80085aa <LSM6DSL_X_Set_FS_Value+0x4e>
 80085a6:	230c      	movs	r3, #12
 80085a8:	e000      	b.n	80085ac <LSM6DSL_X_Set_FS_Value+0x50>
 80085aa:	2304      	movs	r3, #4
  new_fs = ( fullScale <= 2.0f ) ? LSM6DSL_ACC_GYRO_FS_XL_2g
 80085ac:	73fb      	strb	r3, [r7, #15]
           : ( fullScale <= 8.0f ) ? LSM6DSL_ACC_GYRO_FS_XL_8g
           :                         LSM6DSL_ACC_GYRO_FS_XL_16g;

  if ( LSM6DSL_ACC_GYRO_W_FS_XL( (void *)handle, new_fs ) == MEMS_ERROR )
 80085ae:	7bfb      	ldrb	r3, [r7, #15]
 80085b0:	4619      	mov	r1, r3
 80085b2:	6878      	ldr	r0, [r7, #4]
 80085b4:	f7fe f89a 	bl	80066ec <LSM6DSL_ACC_GYRO_W_FS_XL>
 80085b8:	4603      	mov	r3, r0
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d101      	bne.n	80085c2 <LSM6DSL_X_Set_FS_Value+0x66>
  {
    return COMPONENT_ERROR;
 80085be:	2301      	movs	r3, #1
 80085c0:	e000      	b.n	80085c4 <LSM6DSL_X_Set_FS_Value+0x68>
  }

  return COMPONENT_OK;
 80085c2:	2300      	movs	r3, #0
}
 80085c4:	4618      	mov	r0, r3
 80085c6:	3710      	adds	r7, #16
 80085c8:	46bd      	mov	sp, r7
 80085ca:	bd80      	pop	{r7, pc}

080085cc <LSM6DSL_X_Read_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Read_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t *data )
{
 80085cc:	b580      	push	{r7, lr}
 80085ce:	b084      	sub	sp, #16
 80085d0:	af00      	add	r7, sp, #0
 80085d2:	60f8      	str	r0, [r7, #12]
 80085d4:	460b      	mov	r3, r1
 80085d6:	607a      	str	r2, [r7, #4]
 80085d8:	72fb      	strb	r3, [r7, #11]

  if ( LSM6DSL_Read_Reg( handle, reg, data ) == COMPONENT_ERROR )
 80085da:	7afb      	ldrb	r3, [r7, #11]
 80085dc:	687a      	ldr	r2, [r7, #4]
 80085de:	4619      	mov	r1, r3
 80085e0:	68f8      	ldr	r0, [r7, #12]
 80085e2:	f000 fc4c 	bl	8008e7e <LSM6DSL_Read_Reg>
 80085e6:	4603      	mov	r3, r0
 80085e8:	2b01      	cmp	r3, #1
 80085ea:	d101      	bne.n	80085f0 <LSM6DSL_X_Read_Reg+0x24>
  {
    return COMPONENT_ERROR;
 80085ec:	2301      	movs	r3, #1
 80085ee:	e000      	b.n	80085f2 <LSM6DSL_X_Read_Reg+0x26>
  }

  return COMPONENT_OK;
 80085f0:	2300      	movs	r3, #0
}
 80085f2:	4618      	mov	r0, r3
 80085f4:	3710      	adds	r7, #16
 80085f6:	46bd      	mov	sp, r7
 80085f8:	bd80      	pop	{r7, pc}

080085fa <LSM6DSL_X_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Write_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t data )
{
 80085fa:	b580      	push	{r7, lr}
 80085fc:	b082      	sub	sp, #8
 80085fe:	af00      	add	r7, sp, #0
 8008600:	6078      	str	r0, [r7, #4]
 8008602:	460b      	mov	r3, r1
 8008604:	70fb      	strb	r3, [r7, #3]
 8008606:	4613      	mov	r3, r2
 8008608:	70bb      	strb	r3, [r7, #2]

  if ( LSM6DSL_Write_Reg( handle, reg, data ) == COMPONENT_ERROR )
 800860a:	78ba      	ldrb	r2, [r7, #2]
 800860c:	78fb      	ldrb	r3, [r7, #3]
 800860e:	4619      	mov	r1, r3
 8008610:	6878      	ldr	r0, [r7, #4]
 8008612:	f000 fc4b 	bl	8008eac <LSM6DSL_Write_Reg>
 8008616:	4603      	mov	r3, r0
 8008618:	2b01      	cmp	r3, #1
 800861a:	d101      	bne.n	8008620 <LSM6DSL_X_Write_Reg+0x26>
  {
    return COMPONENT_ERROR;
 800861c:	2301      	movs	r3, #1
 800861e:	e000      	b.n	8008622 <LSM6DSL_X_Write_Reg+0x28>
  }

  return COMPONENT_OK;
 8008620:	2300      	movs	r3, #0
}
 8008622:	4618      	mov	r0, r3
 8008624:	3708      	adds	r7, #8
 8008626:	46bd      	mov	sp, r7
 8008628:	bd80      	pop	{r7, pc}

0800862a <LSM6DSL_X_Get_DRDY_Status>:
 * @param status the data ready status
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_DRDY_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800862a:	b580      	push	{r7, lr}
 800862c:	b084      	sub	sp, #16
 800862e:	af00      	add	r7, sp, #0
 8008630:	6078      	str	r0, [r7, #4]
 8008632:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_XLDA_t status_raw;

  if ( LSM6DSL_ACC_GYRO_R_XLDA( (void *)handle, &status_raw ) == MEMS_ERROR )
 8008634:	f107 030f 	add.w	r3, r7, #15
 8008638:	4619      	mov	r1, r3
 800863a:	6878      	ldr	r0, [r7, #4]
 800863c:	f7fe fe29 	bl	8007292 <LSM6DSL_ACC_GYRO_R_XLDA>
 8008640:	4603      	mov	r3, r0
 8008642:	2b00      	cmp	r3, #0
 8008644:	d101      	bne.n	800864a <LSM6DSL_X_Get_DRDY_Status+0x20>
  {
    return COMPONENT_ERROR;
 8008646:	2301      	movs	r3, #1
 8008648:	e00f      	b.n	800866a <LSM6DSL_X_Get_DRDY_Status+0x40>
  }

  switch( status_raw )
 800864a:	7bfb      	ldrb	r3, [r7, #15]
 800864c:	2b00      	cmp	r3, #0
 800864e:	d005      	beq.n	800865c <LSM6DSL_X_Get_DRDY_Status+0x32>
 8008650:	2b01      	cmp	r3, #1
 8008652:	d107      	bne.n	8008664 <LSM6DSL_X_Get_DRDY_Status+0x3a>
  {
    case LSM6DSL_ACC_GYRO_XLDA_DATA_AVAIL:
      *status = 1;
 8008654:	683b      	ldr	r3, [r7, #0]
 8008656:	2201      	movs	r2, #1
 8008658:	701a      	strb	r2, [r3, #0]
      break;
 800865a:	e005      	b.n	8008668 <LSM6DSL_X_Get_DRDY_Status+0x3e>
    case LSM6DSL_ACC_GYRO_XLDA_NO_DATA_AVAIL:
      *status = 0;
 800865c:	683b      	ldr	r3, [r7, #0]
 800865e:	2200      	movs	r2, #0
 8008660:	701a      	strb	r2, [r3, #0]
      break;
 8008662:	e001      	b.n	8008668 <LSM6DSL_X_Get_DRDY_Status+0x3e>
    default:
      return COMPONENT_ERROR;
 8008664:	2301      	movs	r3, #1
 8008666:	e000      	b.n	800866a <LSM6DSL_X_Get_DRDY_Status+0x40>
  }

  return COMPONENT_OK;
 8008668:	2300      	movs	r3, #0
}
 800866a:	4618      	mov	r0, r3
 800866c:	3710      	adds	r7, #16
 800866e:	46bd      	mov	sp, r7
 8008670:	bd80      	pop	{r7, pc}
	...

08008674 <LSM6DSL_G_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Init( DrvContextTypeDef *handle )
{
 8008674:	b580      	push	{r7, lr}
 8008676:	b086      	sub	sp, #24
 8008678:	af00      	add	r7, sp, #0
 800867a:	6078      	str	r0, [r7, #4]

  GYRO_Data_t *pData = ( GYRO_Data_t * )handle->pData;
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	689b      	ldr	r3, [r3, #8]
 8008680:	617b      	str	r3, [r7, #20]
  LSM6DSL_G_Data_t *pComponentData = ( LSM6DSL_G_Data_t * )pData->pComponentData;
 8008682:	697b      	ldr	r3, [r7, #20]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	613b      	str	r3, [r7, #16]
  LSM6DSL_Combo_Data_t *comboData = pComponentData->comboData;
 8008688:	693b      	ldr	r3, [r7, #16]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	60fb      	str	r3, [r7, #12]

  if ( LSM6DSL_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 800868e:	6878      	ldr	r0, [r7, #4]
 8008690:	f000 fbd8 	bl	8008e44 <LSM6DSL_Check_WhoAmI>
 8008694:	4603      	mov	r3, r0
 8008696:	2b01      	cmp	r3, #1
 8008698:	d101      	bne.n	800869e <LSM6DSL_G_Init+0x2a>
  {
    return COMPONENT_ERROR;
 800869a:	2301      	movs	r3, #1
 800869c:	e036      	b.n	800870c <LSM6DSL_G_Init+0x98>
  }

  /* Enable register address automatically incremented during a multiple byte
     access with a serial interface. */
  if ( LSM6DSL_ACC_GYRO_W_IF_Addr_Incr( (void *)handle, LSM6DSL_ACC_GYRO_IF_INC_ENABLED ) == MEMS_ERROR )
 800869e:	2104      	movs	r1, #4
 80086a0:	6878      	ldr	r0, [r7, #4]
 80086a2:	f7fe fb87 	bl	8006db4 <LSM6DSL_ACC_GYRO_W_IF_Addr_Incr>
 80086a6:	4603      	mov	r3, r0
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d101      	bne.n	80086b0 <LSM6DSL_G_Init+0x3c>
  {
    return COMPONENT_ERROR;
 80086ac:	2301      	movs	r3, #1
 80086ae:	e02d      	b.n	800870c <LSM6DSL_G_Init+0x98>
  }

  /* Enable BDU */
  if ( LSM6DSL_ACC_GYRO_W_BDU( (void *)handle, LSM6DSL_ACC_GYRO_BDU_BLOCK_UPDATE ) == MEMS_ERROR )
 80086b0:	2140      	movs	r1, #64	; 0x40
 80086b2:	6878      	ldr	r0, [r7, #4]
 80086b4:	f7fd ffed 	bl	8006692 <LSM6DSL_ACC_GYRO_W_BDU>
 80086b8:	4603      	mov	r3, r0
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d101      	bne.n	80086c2 <LSM6DSL_G_Init+0x4e>
  {
    return COMPONENT_ERROR;
 80086be:	2301      	movs	r3, #1
 80086c0:	e024      	b.n	800870c <LSM6DSL_G_Init+0x98>
  }

  /* FIFO mode selection */
  if ( LSM6DSL_ACC_GYRO_W_FIFO_MODE( (void *)handle, LSM6DSL_ACC_GYRO_FIFO_MODE_BYPASS ) == MEMS_ERROR )
 80086c2:	2100      	movs	r1, #0
 80086c4:	6878      	ldr	r0, [r7, #4]
 80086c6:	f7fe fac1 	bl	8006c4c <LSM6DSL_ACC_GYRO_W_FIFO_MODE>
 80086ca:	4603      	mov	r3, r0
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d101      	bne.n	80086d4 <LSM6DSL_G_Init+0x60>
  {
    return COMPONENT_ERROR;
 80086d0:	2301      	movs	r3, #1
 80086d2:	e01b      	b.n	800870c <LSM6DSL_G_Init+0x98>
  }

  /* Select default output data rate. */
  pComponentData->Previous_ODR = 104.0f;
 80086d4:	693b      	ldr	r3, [r7, #16]
 80086d6:	4a0f      	ldr	r2, [pc, #60]	; (8008714 <LSM6DSL_G_Init+0xa0>)
 80086d8:	605a      	str	r2, [r3, #4]

  /* Output data rate selection - power down */
  if ( LSM6DSL_ACC_GYRO_W_ODR_G( (void *)handle, LSM6DSL_ACC_GYRO_ODR_G_POWER_DOWN ) == MEMS_ERROR )
 80086da:	2100      	movs	r1, #0
 80086dc:	6878      	ldr	r0, [r7, #4]
 80086de:	f7fe f946 	bl	800696e <LSM6DSL_ACC_GYRO_W_ODR_G>
 80086e2:	4603      	mov	r3, r0
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d101      	bne.n	80086ec <LSM6DSL_G_Init+0x78>
  {
    return COMPONENT_ERROR;
 80086e8:	2301      	movs	r3, #1
 80086ea:	e00f      	b.n	800870c <LSM6DSL_G_Init+0x98>
  }

  /* Full scale selection. */
  if ( LSM6DSL_G_Set_FS( handle, FS_HIGH ) == COMPONENT_ERROR )
 80086ec:	2104      	movs	r1, #4
 80086ee:	6878      	ldr	r0, [r7, #4]
 80086f0:	f000 fabc 	bl	8008c6c <LSM6DSL_G_Set_FS>
 80086f4:	4603      	mov	r3, r0
 80086f6:	2b01      	cmp	r3, #1
 80086f8:	d101      	bne.n	80086fe <LSM6DSL_G_Init+0x8a>
  {
    return COMPONENT_ERROR;
 80086fa:	2301      	movs	r3, #1
 80086fc:	e006      	b.n	800870c <LSM6DSL_G_Init+0x98>
  }

  comboData->isGyroInitialized = 1;
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	2201      	movs	r2, #1
 8008702:	705a      	strb	r2, [r3, #1]

  handle->isInitialized = 1;
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	2201      	movs	r2, #1
 8008708:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 800870a:	2300      	movs	r3, #0
}
 800870c:	4618      	mov	r0, r3
 800870e:	3718      	adds	r7, #24
 8008710:	46bd      	mov	sp, r7
 8008712:	bd80      	pop	{r7, pc}
 8008714:	42d00000 	.word	0x42d00000

08008718 <LSM6DSL_G_DeInit>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_DeInit( DrvContextTypeDef *handle )
{
 8008718:	b580      	push	{r7, lr}
 800871a:	b086      	sub	sp, #24
 800871c:	af00      	add	r7, sp, #0
 800871e:	6078      	str	r0, [r7, #4]
  GYRO_Data_t *pData = ( GYRO_Data_t * )handle->pData;
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	689b      	ldr	r3, [r3, #8]
 8008724:	617b      	str	r3, [r7, #20]
  LSM6DSL_G_Data_t *pComponentData = ( LSM6DSL_G_Data_t * )pData->pComponentData;
 8008726:	697b      	ldr	r3, [r7, #20]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	613b      	str	r3, [r7, #16]
  LSM6DSL_Combo_Data_t *comboData = pComponentData->comboData;
 800872c:	693b      	ldr	r3, [r7, #16]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	60fb      	str	r3, [r7, #12]

  if ( LSM6DSL_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 8008732:	6878      	ldr	r0, [r7, #4]
 8008734:	f000 fb86 	bl	8008e44 <LSM6DSL_Check_WhoAmI>
 8008738:	4603      	mov	r3, r0
 800873a:	2b01      	cmp	r3, #1
 800873c:	d101      	bne.n	8008742 <LSM6DSL_G_DeInit+0x2a>
  {
    return COMPONENT_ERROR;
 800873e:	2301      	movs	r3, #1
 8008740:	e012      	b.n	8008768 <LSM6DSL_G_DeInit+0x50>
  }

  /* Disable the component */
  if ( LSM6DSL_G_Sensor_Disable( handle ) == COMPONENT_ERROR )
 8008742:	6878      	ldr	r0, [r7, #4]
 8008744:	f000 f839 	bl	80087ba <LSM6DSL_G_Sensor_Disable>
 8008748:	4603      	mov	r3, r0
 800874a:	2b01      	cmp	r3, #1
 800874c:	d101      	bne.n	8008752 <LSM6DSL_G_DeInit+0x3a>
  {
    return COMPONENT_ERROR;
 800874e:	2301      	movs	r3, #1
 8008750:	e00a      	b.n	8008768 <LSM6DSL_G_DeInit+0x50>
  }

  /* Reset output data rate. */
  pComponentData->Previous_ODR = 0.0f;
 8008752:	693b      	ldr	r3, [r7, #16]
 8008754:	f04f 0200 	mov.w	r2, #0
 8008758:	605a      	str	r2, [r3, #4]

  comboData->isGyroInitialized = 0;
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	2200      	movs	r2, #0
 800875e:	705a      	strb	r2, [r3, #1]

  handle->isInitialized = 0;
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	2200      	movs	r2, #0
 8008764:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 8008766:	2300      	movs	r3, #0
}
 8008768:	4618      	mov	r0, r3
 800876a:	3718      	adds	r7, #24
 800876c:	46bd      	mov	sp, r7
 800876e:	bd80      	pop	{r7, pc}

08008770 <LSM6DSL_G_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Sensor_Enable( DrvContextTypeDef *handle )
{
 8008770:	b580      	push	{r7, lr}
 8008772:	b084      	sub	sp, #16
 8008774:	af00      	add	r7, sp, #0
 8008776:	6078      	str	r0, [r7, #4]
  GYRO_Data_t *pData = ( GYRO_Data_t * )handle->pData;
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	689b      	ldr	r3, [r3, #8]
 800877c:	60fb      	str	r3, [r7, #12]
  LSM6DSL_G_Data_t *pComponentData = ( LSM6DSL_G_Data_t * )pData->pComponentData;
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	60bb      	str	r3, [r7, #8]

  /* Check if the component is already enabled */
  if ( handle->isEnabled == 1 )
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	799b      	ldrb	r3, [r3, #6]
 8008788:	2b01      	cmp	r3, #1
 800878a:	d101      	bne.n	8008790 <LSM6DSL_G_Sensor_Enable+0x20>
  {
    return COMPONENT_OK;
 800878c:	2300      	movs	r3, #0
 800878e:	e010      	b.n	80087b2 <LSM6DSL_G_Sensor_Enable+0x42>
  }

  /* Output data rate selection. */
  if ( LSM6DSL_G_Set_ODR_Value_When_Enabled( handle, pComponentData->Previous_ODR ) == COMPONENT_ERROR )
 8008790:	68bb      	ldr	r3, [r7, #8]
 8008792:	edd3 7a01 	vldr	s15, [r3, #4]
 8008796:	eeb0 0a67 	vmov.f32	s0, s15
 800879a:	6878      	ldr	r0, [r7, #4]
 800879c:	f000 fe52 	bl	8009444 <LSM6DSL_G_Set_ODR_Value_When_Enabled>
 80087a0:	4603      	mov	r3, r0
 80087a2:	2b01      	cmp	r3, #1
 80087a4:	d101      	bne.n	80087aa <LSM6DSL_G_Sensor_Enable+0x3a>
  {
    return COMPONENT_ERROR;
 80087a6:	2301      	movs	r3, #1
 80087a8:	e003      	b.n	80087b2 <LSM6DSL_G_Sensor_Enable+0x42>
  }

  handle->isEnabled = 1;
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	2201      	movs	r2, #1
 80087ae:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 80087b0:	2300      	movs	r3, #0
}
 80087b2:	4618      	mov	r0, r3
 80087b4:	3710      	adds	r7, #16
 80087b6:	46bd      	mov	sp, r7
 80087b8:	bd80      	pop	{r7, pc}

080087ba <LSM6DSL_G_Sensor_Disable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Sensor_Disable( DrvContextTypeDef *handle )
{
 80087ba:	b580      	push	{r7, lr}
 80087bc:	b084      	sub	sp, #16
 80087be:	af00      	add	r7, sp, #0
 80087c0:	6078      	str	r0, [r7, #4]
  GYRO_Data_t *pData = ( GYRO_Data_t * )handle->pData;
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	689b      	ldr	r3, [r3, #8]
 80087c6:	60fb      	str	r3, [r7, #12]
  LSM6DSL_G_Data_t *pComponentData = ( LSM6DSL_G_Data_t * )pData->pComponentData;
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	60bb      	str	r3, [r7, #8]

  /* Check if the component is already disabled */
  if ( handle->isEnabled == 0 )
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	799b      	ldrb	r3, [r3, #6]
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d101      	bne.n	80087da <LSM6DSL_G_Sensor_Disable+0x20>
  {
    return COMPONENT_OK;
 80087d6:	2300      	movs	r3, #0
 80087d8:	e017      	b.n	800880a <LSM6DSL_G_Sensor_Disable+0x50>
  }

  /* Store actual output data rate. */
  if ( LSM6DSL_G_Get_ODR( handle, &( pComponentData->Previous_ODR ) ) == COMPONENT_ERROR )
 80087da:	68bb      	ldr	r3, [r7, #8]
 80087dc:	3304      	adds	r3, #4
 80087de:	4619      	mov	r1, r3
 80087e0:	6878      	ldr	r0, [r7, #4]
 80087e2:	f000 f90d 	bl	8008a00 <LSM6DSL_G_Get_ODR>
 80087e6:	4603      	mov	r3, r0
 80087e8:	2b01      	cmp	r3, #1
 80087ea:	d101      	bne.n	80087f0 <LSM6DSL_G_Sensor_Disable+0x36>
  {
    return COMPONENT_ERROR;
 80087ec:	2301      	movs	r3, #1
 80087ee:	e00c      	b.n	800880a <LSM6DSL_G_Sensor_Disable+0x50>
  }

  /* Output data rate selection - power down */
  if ( LSM6DSL_ACC_GYRO_W_ODR_G( (void *)handle, LSM6DSL_ACC_GYRO_ODR_G_POWER_DOWN ) == MEMS_ERROR )
 80087f0:	2100      	movs	r1, #0
 80087f2:	6878      	ldr	r0, [r7, #4]
 80087f4:	f7fe f8bb 	bl	800696e <LSM6DSL_ACC_GYRO_W_ODR_G>
 80087f8:	4603      	mov	r3, r0
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d101      	bne.n	8008802 <LSM6DSL_G_Sensor_Disable+0x48>
  {
    return COMPONENT_ERROR;
 80087fe:	2301      	movs	r3, #1
 8008800:	e003      	b.n	800880a <LSM6DSL_G_Sensor_Disable+0x50>
  }

  handle->isEnabled = 0;
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	2200      	movs	r2, #0
 8008806:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 8008808:	2300      	movs	r3, #0
}
 800880a:	4618      	mov	r0, r3
 800880c:	3710      	adds	r7, #16
 800880e:	46bd      	mov	sp, r7
 8008810:	bd80      	pop	{r7, pc}

08008812 <LSM6DSL_G_Get_WhoAmI>:
 * @param who_am_i pointer to the value of WHO_AM_I register
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Get_WhoAmI( DrvContextTypeDef *handle, uint8_t *who_am_i )
{
 8008812:	b580      	push	{r7, lr}
 8008814:	b082      	sub	sp, #8
 8008816:	af00      	add	r7, sp, #0
 8008818:	6078      	str	r0, [r7, #4]
 800881a:	6039      	str	r1, [r7, #0]

  return LSM6DSL_Get_WhoAmI(handle, who_am_i);
 800881c:	6839      	ldr	r1, [r7, #0]
 800881e:	6878      	ldr	r0, [r7, #4]
 8008820:	f000 fafd 	bl	8008e1e <LSM6DSL_Get_WhoAmI>
 8008824:	4603      	mov	r3, r0
}
 8008826:	4618      	mov	r0, r3
 8008828:	3708      	adds	r7, #8
 800882a:	46bd      	mov	sp, r7
 800882c:	bd80      	pop	{r7, pc}

0800882e <LSM6DSL_G_Check_WhoAmI>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Check_WhoAmI( DrvContextTypeDef *handle )
{
 800882e:	b580      	push	{r7, lr}
 8008830:	b082      	sub	sp, #8
 8008832:	af00      	add	r7, sp, #0
 8008834:	6078      	str	r0, [r7, #4]

  return LSM6DSL_Check_WhoAmI(handle);
 8008836:	6878      	ldr	r0, [r7, #4]
 8008838:	f000 fb04 	bl	8008e44 <LSM6DSL_Check_WhoAmI>
 800883c:	4603      	mov	r3, r0
}
 800883e:	4618      	mov	r0, r3
 8008840:	3708      	adds	r7, #8
 8008842:	46bd      	mov	sp, r7
 8008844:	bd80      	pop	{r7, pc}

08008846 <LSM6DSL_G_Get_Axes>:
 * @param angular_velocity pointer where the values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Get_Axes( DrvContextTypeDef *handle, SensorAxes_t *angular_velocity )
{
 8008846:	b580      	push	{r7, lr}
 8008848:	b086      	sub	sp, #24
 800884a:	af00      	add	r7, sp, #0
 800884c:	6078      	str	r0, [r7, #4]
 800884e:	6039      	str	r1, [r7, #0]

  int16_t dataRaw[3];
  float   sensitivity = 0;
 8008850:	f04f 0300 	mov.w	r3, #0
 8008854:	60fb      	str	r3, [r7, #12]

  /* Read raw data from LSM6DSL output register. */
  if ( LSM6DSL_G_Get_Axes_Raw( handle, dataRaw ) == COMPONENT_ERROR )
 8008856:	f107 0310 	add.w	r3, r7, #16
 800885a:	4619      	mov	r1, r3
 800885c:	6878      	ldr	r0, [r7, #4]
 800885e:	f000 fd37 	bl	80092d0 <LSM6DSL_G_Get_Axes_Raw>
 8008862:	4603      	mov	r3, r0
 8008864:	2b01      	cmp	r3, #1
 8008866:	d101      	bne.n	800886c <LSM6DSL_G_Get_Axes+0x26>
  {
    return COMPONENT_ERROR;
 8008868:	2301      	movs	r3, #1
 800886a:	e03b      	b.n	80088e4 <LSM6DSL_G_Get_Axes+0x9e>
  }

  /* Get LSM6DSL actual sensitivity. */
  if ( LSM6DSL_G_Get_Sensitivity( handle, &sensitivity ) == COMPONENT_ERROR )
 800886c:	f107 030c 	add.w	r3, r7, #12
 8008870:	4619      	mov	r1, r3
 8008872:	6878      	ldr	r0, [r7, #4]
 8008874:	f000 f85c 	bl	8008930 <LSM6DSL_G_Get_Sensitivity>
 8008878:	4603      	mov	r3, r0
 800887a:	2b01      	cmp	r3, #1
 800887c:	d101      	bne.n	8008882 <LSM6DSL_G_Get_Axes+0x3c>
  {
    return COMPONENT_ERROR;
 800887e:	2301      	movs	r3, #1
 8008880:	e030      	b.n	80088e4 <LSM6DSL_G_Get_Axes+0x9e>
  }

  /* Calculate the data. */
  angular_velocity->AXIS_X = ( int32_t )( dataRaw[0] * sensitivity );
 8008882:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8008886:	ee07 3a90 	vmov	s15, r3
 800888a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800888e:	edd7 7a03 	vldr	s15, [r7, #12]
 8008892:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008896:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800889a:	ee17 2a90 	vmov	r2, s15
 800889e:	683b      	ldr	r3, [r7, #0]
 80088a0:	601a      	str	r2, [r3, #0]
  angular_velocity->AXIS_Y = ( int32_t )( dataRaw[1] * sensitivity );
 80088a2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80088a6:	ee07 3a90 	vmov	s15, r3
 80088aa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80088ae:	edd7 7a03 	vldr	s15, [r7, #12]
 80088b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80088b6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80088ba:	ee17 2a90 	vmov	r2, s15
 80088be:	683b      	ldr	r3, [r7, #0]
 80088c0:	605a      	str	r2, [r3, #4]
  angular_velocity->AXIS_Z = ( int32_t )( dataRaw[2] * sensitivity );
 80088c2:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80088c6:	ee07 3a90 	vmov	s15, r3
 80088ca:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80088ce:	edd7 7a03 	vldr	s15, [r7, #12]
 80088d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80088d6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80088da:	ee17 2a90 	vmov	r2, s15
 80088de:	683b      	ldr	r3, [r7, #0]
 80088e0:	609a      	str	r2, [r3, #8]

  return COMPONENT_OK;
 80088e2:	2300      	movs	r3, #0
}
 80088e4:	4618      	mov	r0, r3
 80088e6:	3718      	adds	r7, #24
 80088e8:	46bd      	mov	sp, r7
 80088ea:	bd80      	pop	{r7, pc}

080088ec <LSM6DSL_G_Get_AxesRaw>:
 * @param value pointer where the raw values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Get_AxesRaw( DrvContextTypeDef *handle, SensorAxesRaw_t *value )
{
 80088ec:	b580      	push	{r7, lr}
 80088ee:	b084      	sub	sp, #16
 80088f0:	af00      	add	r7, sp, #0
 80088f2:	6078      	str	r0, [r7, #4]
 80088f4:	6039      	str	r1, [r7, #0]

  int16_t dataRaw[3];

  /* Read raw data from LSM6DSL output register. */
  if ( LSM6DSL_G_Get_Axes_Raw( handle, dataRaw ) == COMPONENT_ERROR )
 80088f6:	f107 0308 	add.w	r3, r7, #8
 80088fa:	4619      	mov	r1, r3
 80088fc:	6878      	ldr	r0, [r7, #4]
 80088fe:	f000 fce7 	bl	80092d0 <LSM6DSL_G_Get_Axes_Raw>
 8008902:	4603      	mov	r3, r0
 8008904:	2b01      	cmp	r3, #1
 8008906:	d101      	bne.n	800890c <LSM6DSL_G_Get_AxesRaw+0x20>
  {
    return COMPONENT_ERROR;
 8008908:	2301      	movs	r3, #1
 800890a:	e00c      	b.n	8008926 <LSM6DSL_G_Get_AxesRaw+0x3a>
  }

  /* Set the raw data. */
  value->AXIS_X = dataRaw[0];
 800890c:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8008910:	683b      	ldr	r3, [r7, #0]
 8008912:	801a      	strh	r2, [r3, #0]
  value->AXIS_Y = dataRaw[1];
 8008914:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8008918:	683b      	ldr	r3, [r7, #0]
 800891a:	805a      	strh	r2, [r3, #2]
  value->AXIS_Z = dataRaw[2];
 800891c:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8008920:	683b      	ldr	r3, [r7, #0]
 8008922:	809a      	strh	r2, [r3, #4]

  return COMPONENT_OK;
 8008924:	2300      	movs	r3, #0
}
 8008926:	4618      	mov	r0, r3
 8008928:	3710      	adds	r7, #16
 800892a:	46bd      	mov	sp, r7
 800892c:	bd80      	pop	{r7, pc}
	...

08008930 <LSM6DSL_G_Get_Sensitivity>:
 * @param sensitivity pointer where the sensitivity value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Get_Sensitivity( DrvContextTypeDef *handle, float *sensitivity )
{
 8008930:	b580      	push	{r7, lr}
 8008932:	b084      	sub	sp, #16
 8008934:	af00      	add	r7, sp, #0
 8008936:	6078      	str	r0, [r7, #4]
 8008938:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_FS_125_t fullScale125;
  LSM6DSL_ACC_GYRO_FS_G_t   fullScale;

  /* Read full scale 125 selection from sensor. */
  if ( LSM6DSL_ACC_GYRO_R_FS_125( (void *)handle, &fullScale125 ) == MEMS_ERROR )
 800893a:	f107 030f 	add.w	r3, r7, #15
 800893e:	4619      	mov	r1, r3
 8008940:	6878      	ldr	r0, [r7, #4]
 8008942:	f7fe f88a 	bl	8006a5a <LSM6DSL_ACC_GYRO_R_FS_125>
 8008946:	4603      	mov	r3, r0
 8008948:	2b00      	cmp	r3, #0
 800894a:	d101      	bne.n	8008950 <LSM6DSL_G_Get_Sensitivity+0x20>
  {
    return COMPONENT_ERROR;
 800894c:	2301      	movs	r3, #1
 800894e:	e047      	b.n	80089e0 <LSM6DSL_G_Get_Sensitivity+0xb0>
  }

  if ( fullScale125 == LSM6DSL_ACC_GYRO_FS_125_ENABLED )
 8008950:	7bfb      	ldrb	r3, [r7, #15]
 8008952:	2b02      	cmp	r3, #2
 8008954:	d103      	bne.n	800895e <LSM6DSL_G_Get_Sensitivity+0x2e>
  {
    *sensitivity = ( float )LSM6DSL_GYRO_SENSITIVITY_FOR_FS_125DPS;
 8008956:	683b      	ldr	r3, [r7, #0]
 8008958:	4a23      	ldr	r2, [pc, #140]	; (80089e8 <LSM6DSL_G_Get_Sensitivity+0xb8>)
 800895a:	601a      	str	r2, [r3, #0]
 800895c:	e03f      	b.n	80089de <LSM6DSL_G_Get_Sensitivity+0xae>

  else
  {

    /* Read actual full scale selection from sensor. */
    if ( LSM6DSL_ACC_GYRO_R_FS_G( (void *)handle, &fullScale ) == MEMS_ERROR )
 800895e:	f107 030e 	add.w	r3, r7, #14
 8008962:	4619      	mov	r1, r3
 8008964:	6878      	ldr	r0, [r7, #4]
 8008966:	f7fd ffb3 	bl	80068d0 <LSM6DSL_ACC_GYRO_R_FS_G>
 800896a:	4603      	mov	r3, r0
 800896c:	2b00      	cmp	r3, #0
 800896e:	d101      	bne.n	8008974 <LSM6DSL_G_Get_Sensitivity+0x44>
    {
      return COMPONENT_ERROR;
 8008970:	2301      	movs	r3, #1
 8008972:	e035      	b.n	80089e0 <LSM6DSL_G_Get_Sensitivity+0xb0>
    }

    /* Store the sensitivity based on actual full scale. */
    switch( fullScale )
 8008974:	7bbb      	ldrb	r3, [r7, #14]
 8008976:	2b0c      	cmp	r3, #12
 8008978:	d82c      	bhi.n	80089d4 <LSM6DSL_G_Get_Sensitivity+0xa4>
 800897a:	a201      	add	r2, pc, #4	; (adr r2, 8008980 <LSM6DSL_G_Get_Sensitivity+0x50>)
 800897c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008980:	080089b5 	.word	0x080089b5
 8008984:	080089d5 	.word	0x080089d5
 8008988:	080089d5 	.word	0x080089d5
 800898c:	080089d5 	.word	0x080089d5
 8008990:	080089bd 	.word	0x080089bd
 8008994:	080089d5 	.word	0x080089d5
 8008998:	080089d5 	.word	0x080089d5
 800899c:	080089d5 	.word	0x080089d5
 80089a0:	080089c5 	.word	0x080089c5
 80089a4:	080089d5 	.word	0x080089d5
 80089a8:	080089d5 	.word	0x080089d5
 80089ac:	080089d5 	.word	0x080089d5
 80089b0:	080089cd 	.word	0x080089cd
    {
      case LSM6DSL_ACC_GYRO_FS_G_245dps:
        *sensitivity = ( float )LSM6DSL_GYRO_SENSITIVITY_FOR_FS_245DPS;
 80089b4:	683b      	ldr	r3, [r7, #0]
 80089b6:	4a0d      	ldr	r2, [pc, #52]	; (80089ec <LSM6DSL_G_Get_Sensitivity+0xbc>)
 80089b8:	601a      	str	r2, [r3, #0]
        break;
 80089ba:	e010      	b.n	80089de <LSM6DSL_G_Get_Sensitivity+0xae>
      case LSM6DSL_ACC_GYRO_FS_G_500dps:
        *sensitivity = ( float )LSM6DSL_GYRO_SENSITIVITY_FOR_FS_500DPS;
 80089bc:	683b      	ldr	r3, [r7, #0]
 80089be:	4a0c      	ldr	r2, [pc, #48]	; (80089f0 <LSM6DSL_G_Get_Sensitivity+0xc0>)
 80089c0:	601a      	str	r2, [r3, #0]
        break;
 80089c2:	e00c      	b.n	80089de <LSM6DSL_G_Get_Sensitivity+0xae>
      case LSM6DSL_ACC_GYRO_FS_G_1000dps:
        *sensitivity = ( float )LSM6DSL_GYRO_SENSITIVITY_FOR_FS_1000DPS;
 80089c4:	683b      	ldr	r3, [r7, #0]
 80089c6:	4a0b      	ldr	r2, [pc, #44]	; (80089f4 <LSM6DSL_G_Get_Sensitivity+0xc4>)
 80089c8:	601a      	str	r2, [r3, #0]
        break;
 80089ca:	e008      	b.n	80089de <LSM6DSL_G_Get_Sensitivity+0xae>
      case LSM6DSL_ACC_GYRO_FS_G_2000dps:
        *sensitivity = ( float )LSM6DSL_GYRO_SENSITIVITY_FOR_FS_2000DPS;
 80089cc:	683b      	ldr	r3, [r7, #0]
 80089ce:	4a0a      	ldr	r2, [pc, #40]	; (80089f8 <LSM6DSL_G_Get_Sensitivity+0xc8>)
 80089d0:	601a      	str	r2, [r3, #0]
        break;
 80089d2:	e004      	b.n	80089de <LSM6DSL_G_Get_Sensitivity+0xae>
      default:
        *sensitivity = -1.0f;
 80089d4:	683b      	ldr	r3, [r7, #0]
 80089d6:	4a09      	ldr	r2, [pc, #36]	; (80089fc <LSM6DSL_G_Get_Sensitivity+0xcc>)
 80089d8:	601a      	str	r2, [r3, #0]
        return COMPONENT_ERROR;
 80089da:	2301      	movs	r3, #1
 80089dc:	e000      	b.n	80089e0 <LSM6DSL_G_Get_Sensitivity+0xb0>
    }
  }

  return COMPONENT_OK;
 80089de:	2300      	movs	r3, #0
}
 80089e0:	4618      	mov	r0, r3
 80089e2:	3710      	adds	r7, #16
 80089e4:	46bd      	mov	sp, r7
 80089e6:	bd80      	pop	{r7, pc}
 80089e8:	408c0000 	.word	0x408c0000
 80089ec:	410c0000 	.word	0x410c0000
 80089f0:	418c0000 	.word	0x418c0000
 80089f4:	420c0000 	.word	0x420c0000
 80089f8:	428c0000 	.word	0x428c0000
 80089fc:	bf800000 	.word	0xbf800000

08008a00 <LSM6DSL_G_Get_ODR>:
 * @param odr pointer where the output data rate is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Get_ODR( DrvContextTypeDef *handle, float *odr )
{
 8008a00:	b580      	push	{r7, lr}
 8008a02:	b084      	sub	sp, #16
 8008a04:	af00      	add	r7, sp, #0
 8008a06:	6078      	str	r0, [r7, #4]
 8008a08:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_ODR_G_t odr_low_level;

  if ( LSM6DSL_ACC_GYRO_R_ODR_G( (void *)handle, &odr_low_level ) == MEMS_ERROR )
 8008a0a:	f107 030f 	add.w	r3, r7, #15
 8008a0e:	4619      	mov	r1, r3
 8008a10:	6878      	ldr	r0, [r7, #4]
 8008a12:	f7fd ffd9 	bl	80069c8 <LSM6DSL_ACC_GYRO_R_ODR_G>
 8008a16:	4603      	mov	r3, r0
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d101      	bne.n	8008a20 <LSM6DSL_G_Get_ODR+0x20>
  {
    return COMPONENT_ERROR;
 8008a1c:	2301      	movs	r3, #1
 8008a1e:	e05c      	b.n	8008ada <LSM6DSL_G_Get_ODR+0xda>
  }

  switch( odr_low_level )
 8008a20:	7bfb      	ldrb	r3, [r7, #15]
 8008a22:	2ba0      	cmp	r3, #160	; 0xa0
 8008a24:	d04f      	beq.n	8008ac6 <LSM6DSL_G_Get_ODR+0xc6>
 8008a26:	2ba0      	cmp	r3, #160	; 0xa0
 8008a28:	dc51      	bgt.n	8008ace <LSM6DSL_G_Get_ODR+0xce>
 8008a2a:	2b90      	cmp	r3, #144	; 0x90
 8008a2c:	d047      	beq.n	8008abe <LSM6DSL_G_Get_ODR+0xbe>
 8008a2e:	2b90      	cmp	r3, #144	; 0x90
 8008a30:	dc4d      	bgt.n	8008ace <LSM6DSL_G_Get_ODR+0xce>
 8008a32:	2b80      	cmp	r3, #128	; 0x80
 8008a34:	d03f      	beq.n	8008ab6 <LSM6DSL_G_Get_ODR+0xb6>
 8008a36:	2b80      	cmp	r3, #128	; 0x80
 8008a38:	dc49      	bgt.n	8008ace <LSM6DSL_G_Get_ODR+0xce>
 8008a3a:	2b70      	cmp	r3, #112	; 0x70
 8008a3c:	d037      	beq.n	8008aae <LSM6DSL_G_Get_ODR+0xae>
 8008a3e:	2b70      	cmp	r3, #112	; 0x70
 8008a40:	dc45      	bgt.n	8008ace <LSM6DSL_G_Get_ODR+0xce>
 8008a42:	2b60      	cmp	r3, #96	; 0x60
 8008a44:	d02f      	beq.n	8008aa6 <LSM6DSL_G_Get_ODR+0xa6>
 8008a46:	2b60      	cmp	r3, #96	; 0x60
 8008a48:	dc41      	bgt.n	8008ace <LSM6DSL_G_Get_ODR+0xce>
 8008a4a:	2b50      	cmp	r3, #80	; 0x50
 8008a4c:	d027      	beq.n	8008a9e <LSM6DSL_G_Get_ODR+0x9e>
 8008a4e:	2b50      	cmp	r3, #80	; 0x50
 8008a50:	dc3d      	bgt.n	8008ace <LSM6DSL_G_Get_ODR+0xce>
 8008a52:	2b40      	cmp	r3, #64	; 0x40
 8008a54:	d01f      	beq.n	8008a96 <LSM6DSL_G_Get_ODR+0x96>
 8008a56:	2b40      	cmp	r3, #64	; 0x40
 8008a58:	dc39      	bgt.n	8008ace <LSM6DSL_G_Get_ODR+0xce>
 8008a5a:	2b30      	cmp	r3, #48	; 0x30
 8008a5c:	d017      	beq.n	8008a8e <LSM6DSL_G_Get_ODR+0x8e>
 8008a5e:	2b30      	cmp	r3, #48	; 0x30
 8008a60:	dc35      	bgt.n	8008ace <LSM6DSL_G_Get_ODR+0xce>
 8008a62:	2b20      	cmp	r3, #32
 8008a64:	d00f      	beq.n	8008a86 <LSM6DSL_G_Get_ODR+0x86>
 8008a66:	2b20      	cmp	r3, #32
 8008a68:	dc31      	bgt.n	8008ace <LSM6DSL_G_Get_ODR+0xce>
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d002      	beq.n	8008a74 <LSM6DSL_G_Get_ODR+0x74>
 8008a6e:	2b10      	cmp	r3, #16
 8008a70:	d005      	beq.n	8008a7e <LSM6DSL_G_Get_ODR+0x7e>
 8008a72:	e02c      	b.n	8008ace <LSM6DSL_G_Get_ODR+0xce>
  {
    case LSM6DSL_ACC_GYRO_ODR_G_POWER_DOWN:
      *odr =    0.0f;
 8008a74:	683b      	ldr	r3, [r7, #0]
 8008a76:	f04f 0200 	mov.w	r2, #0
 8008a7a:	601a      	str	r2, [r3, #0]
      break;
 8008a7c:	e02c      	b.n	8008ad8 <LSM6DSL_G_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_G_13Hz:
      *odr =   13.0f;
 8008a7e:	683b      	ldr	r3, [r7, #0]
 8008a80:	4a18      	ldr	r2, [pc, #96]	; (8008ae4 <LSM6DSL_G_Get_ODR+0xe4>)
 8008a82:	601a      	str	r2, [r3, #0]
      break;
 8008a84:	e028      	b.n	8008ad8 <LSM6DSL_G_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_G_26Hz:
      *odr =   26.0f;
 8008a86:	683b      	ldr	r3, [r7, #0]
 8008a88:	4a17      	ldr	r2, [pc, #92]	; (8008ae8 <LSM6DSL_G_Get_ODR+0xe8>)
 8008a8a:	601a      	str	r2, [r3, #0]
      break;
 8008a8c:	e024      	b.n	8008ad8 <LSM6DSL_G_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_G_52Hz:
      *odr =   52.0f;
 8008a8e:	683b      	ldr	r3, [r7, #0]
 8008a90:	4a16      	ldr	r2, [pc, #88]	; (8008aec <LSM6DSL_G_Get_ODR+0xec>)
 8008a92:	601a      	str	r2, [r3, #0]
      break;
 8008a94:	e020      	b.n	8008ad8 <LSM6DSL_G_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_G_104Hz:
      *odr =  104.0f;
 8008a96:	683b      	ldr	r3, [r7, #0]
 8008a98:	4a15      	ldr	r2, [pc, #84]	; (8008af0 <LSM6DSL_G_Get_ODR+0xf0>)
 8008a9a:	601a      	str	r2, [r3, #0]
      break;
 8008a9c:	e01c      	b.n	8008ad8 <LSM6DSL_G_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_G_208Hz:
      *odr =  208.0f;
 8008a9e:	683b      	ldr	r3, [r7, #0]
 8008aa0:	4a14      	ldr	r2, [pc, #80]	; (8008af4 <LSM6DSL_G_Get_ODR+0xf4>)
 8008aa2:	601a      	str	r2, [r3, #0]
      break;
 8008aa4:	e018      	b.n	8008ad8 <LSM6DSL_G_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_G_416Hz:
      *odr =  416.0f;
 8008aa6:	683b      	ldr	r3, [r7, #0]
 8008aa8:	4a13      	ldr	r2, [pc, #76]	; (8008af8 <LSM6DSL_G_Get_ODR+0xf8>)
 8008aaa:	601a      	str	r2, [r3, #0]
      break;
 8008aac:	e014      	b.n	8008ad8 <LSM6DSL_G_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_G_833Hz:
      *odr =  833.0f;
 8008aae:	683b      	ldr	r3, [r7, #0]
 8008ab0:	4a12      	ldr	r2, [pc, #72]	; (8008afc <LSM6DSL_G_Get_ODR+0xfc>)
 8008ab2:	601a      	str	r2, [r3, #0]
      break;
 8008ab4:	e010      	b.n	8008ad8 <LSM6DSL_G_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_G_1660Hz:
      *odr = 1660.0f;
 8008ab6:	683b      	ldr	r3, [r7, #0]
 8008ab8:	4a11      	ldr	r2, [pc, #68]	; (8008b00 <LSM6DSL_G_Get_ODR+0x100>)
 8008aba:	601a      	str	r2, [r3, #0]
      break;
 8008abc:	e00c      	b.n	8008ad8 <LSM6DSL_G_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_G_3330Hz:
      *odr = 3330.0f;
 8008abe:	683b      	ldr	r3, [r7, #0]
 8008ac0:	4a10      	ldr	r2, [pc, #64]	; (8008b04 <LSM6DSL_G_Get_ODR+0x104>)
 8008ac2:	601a      	str	r2, [r3, #0]
      break;
 8008ac4:	e008      	b.n	8008ad8 <LSM6DSL_G_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_G_6660Hz:
      *odr = 6660.0f;
 8008ac6:	683b      	ldr	r3, [r7, #0]
 8008ac8:	4a0f      	ldr	r2, [pc, #60]	; (8008b08 <LSM6DSL_G_Get_ODR+0x108>)
 8008aca:	601a      	str	r2, [r3, #0]
      break;
 8008acc:	e004      	b.n	8008ad8 <LSM6DSL_G_Get_ODR+0xd8>
    default:
      *odr =   -1.0f;
 8008ace:	683b      	ldr	r3, [r7, #0]
 8008ad0:	4a0e      	ldr	r2, [pc, #56]	; (8008b0c <LSM6DSL_G_Get_ODR+0x10c>)
 8008ad2:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 8008ad4:	2301      	movs	r3, #1
 8008ad6:	e000      	b.n	8008ada <LSM6DSL_G_Get_ODR+0xda>
  }

  return COMPONENT_OK;
 8008ad8:	2300      	movs	r3, #0
}
 8008ada:	4618      	mov	r0, r3
 8008adc:	3710      	adds	r7, #16
 8008ade:	46bd      	mov	sp, r7
 8008ae0:	bd80      	pop	{r7, pc}
 8008ae2:	bf00      	nop
 8008ae4:	41500000 	.word	0x41500000
 8008ae8:	41d00000 	.word	0x41d00000
 8008aec:	42500000 	.word	0x42500000
 8008af0:	42d00000 	.word	0x42d00000
 8008af4:	43500000 	.word	0x43500000
 8008af8:	43d00000 	.word	0x43d00000
 8008afc:	44504000 	.word	0x44504000
 8008b00:	44cf8000 	.word	0x44cf8000
 8008b04:	45502000 	.word	0x45502000
 8008b08:	45d02000 	.word	0x45d02000
 8008b0c:	bf800000 	.word	0xbf800000

08008b10 <LSM6DSL_G_Set_ODR>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Set_ODR( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 8008b10:	b580      	push	{r7, lr}
 8008b12:	b082      	sub	sp, #8
 8008b14:	af00      	add	r7, sp, #0
 8008b16:	6078      	str	r0, [r7, #4]
 8008b18:	460b      	mov	r3, r1
 8008b1a:	70fb      	strb	r3, [r7, #3]

  if(handle->isEnabled == 1)
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	799b      	ldrb	r3, [r3, #6]
 8008b20:	2b01      	cmp	r3, #1
 8008b22:	d109      	bne.n	8008b38 <LSM6DSL_G_Set_ODR+0x28>
  {
    if(LSM6DSL_G_Set_ODR_When_Enabled(handle, odr) == COMPONENT_ERROR)
 8008b24:	78fb      	ldrb	r3, [r7, #3]
 8008b26:	4619      	mov	r1, r3
 8008b28:	6878      	ldr	r0, [r7, #4]
 8008b2a:	f000 fc13 	bl	8009354 <LSM6DSL_G_Set_ODR_When_Enabled>
 8008b2e:	4603      	mov	r3, r0
 8008b30:	2b01      	cmp	r3, #1
 8008b32:	d10b      	bne.n	8008b4c <LSM6DSL_G_Set_ODR+0x3c>
    {
      return COMPONENT_ERROR;
 8008b34:	2301      	movs	r3, #1
 8008b36:	e00a      	b.n	8008b4e <LSM6DSL_G_Set_ODR+0x3e>
    }
  }
  else
  {
    if(LSM6DSL_G_Set_ODR_When_Disabled(handle, odr) == COMPONENT_ERROR)
 8008b38:	78fb      	ldrb	r3, [r7, #3]
 8008b3a:	4619      	mov	r1, r3
 8008b3c:	6878      	ldr	r0, [r7, #4]
 8008b3e:	f000 fc3f 	bl	80093c0 <LSM6DSL_G_Set_ODR_When_Disabled>
 8008b42:	4603      	mov	r3, r0
 8008b44:	2b01      	cmp	r3, #1
 8008b46:	d101      	bne.n	8008b4c <LSM6DSL_G_Set_ODR+0x3c>
    {
      return COMPONENT_ERROR;
 8008b48:	2301      	movs	r3, #1
 8008b4a:	e000      	b.n	8008b4e <LSM6DSL_G_Set_ODR+0x3e>
    }
  }

  return COMPONENT_OK;
 8008b4c:	2300      	movs	r3, #0
}
 8008b4e:	4618      	mov	r0, r3
 8008b50:	3708      	adds	r7, #8
 8008b52:	46bd      	mov	sp, r7
 8008b54:	bd80      	pop	{r7, pc}

08008b56 <LSM6DSL_G_Set_ODR_Value>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Set_ODR_Value( DrvContextTypeDef *handle, float odr )
{
 8008b56:	b580      	push	{r7, lr}
 8008b58:	b082      	sub	sp, #8
 8008b5a:	af00      	add	r7, sp, #0
 8008b5c:	6078      	str	r0, [r7, #4]
 8008b5e:	ed87 0a00 	vstr	s0, [r7]

  if(handle->isEnabled == 1)
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	799b      	ldrb	r3, [r3, #6]
 8008b66:	2b01      	cmp	r3, #1
 8008b68:	d109      	bne.n	8008b7e <LSM6DSL_G_Set_ODR_Value+0x28>
  {
    if(LSM6DSL_G_Set_ODR_Value_When_Enabled(handle, odr) == COMPONENT_ERROR)
 8008b6a:	ed97 0a00 	vldr	s0, [r7]
 8008b6e:	6878      	ldr	r0, [r7, #4]
 8008b70:	f000 fc68 	bl	8009444 <LSM6DSL_G_Set_ODR_Value_When_Enabled>
 8008b74:	4603      	mov	r3, r0
 8008b76:	2b01      	cmp	r3, #1
 8008b78:	d10b      	bne.n	8008b92 <LSM6DSL_G_Set_ODR_Value+0x3c>
    {
      return COMPONENT_ERROR;
 8008b7a:	2301      	movs	r3, #1
 8008b7c:	e00a      	b.n	8008b94 <LSM6DSL_G_Set_ODR_Value+0x3e>
    }
  }
  else
  {
    if(LSM6DSL_G_Set_ODR_Value_When_Disabled(handle, odr) == COMPONENT_ERROR)
 8008b7e:	ed97 0a00 	vldr	s0, [r7]
 8008b82:	6878      	ldr	r0, [r7, #4]
 8008b84:	f000 fce6 	bl	8009554 <LSM6DSL_G_Set_ODR_Value_When_Disabled>
 8008b88:	4603      	mov	r3, r0
 8008b8a:	2b01      	cmp	r3, #1
 8008b8c:	d101      	bne.n	8008b92 <LSM6DSL_G_Set_ODR_Value+0x3c>
    {
      return COMPONENT_ERROR;
 8008b8e:	2301      	movs	r3, #1
 8008b90:	e000      	b.n	8008b94 <LSM6DSL_G_Set_ODR_Value+0x3e>
    }
  }

  return COMPONENT_OK;
 8008b92:	2300      	movs	r3, #0
}
 8008b94:	4618      	mov	r0, r3
 8008b96:	3708      	adds	r7, #8
 8008b98:	46bd      	mov	sp, r7
 8008b9a:	bd80      	pop	{r7, pc}

08008b9c <LSM6DSL_G_Get_FS>:
 * @param fullScale pointer where the full scale is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Get_FS( DrvContextTypeDef *handle, float *fullScale )
{
 8008b9c:	b580      	push	{r7, lr}
 8008b9e:	b084      	sub	sp, #16
 8008ba0:	af00      	add	r7, sp, #0
 8008ba2:	6078      	str	r0, [r7, #4]
 8008ba4:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_FS_G_t fs_low_level;
  LSM6DSL_ACC_GYRO_FS_125_t fs_125;

  if ( LSM6DSL_ACC_GYRO_R_FS_125( (void *)handle, &fs_125 ) == MEMS_ERROR )
 8008ba6:	f107 030e 	add.w	r3, r7, #14
 8008baa:	4619      	mov	r1, r3
 8008bac:	6878      	ldr	r0, [r7, #4]
 8008bae:	f7fd ff54 	bl	8006a5a <LSM6DSL_ACC_GYRO_R_FS_125>
 8008bb2:	4603      	mov	r3, r0
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d101      	bne.n	8008bbc <LSM6DSL_G_Get_FS+0x20>
  {
    return COMPONENT_ERROR;
 8008bb8:	2301      	movs	r3, #1
 8008bba:	e047      	b.n	8008c4c <LSM6DSL_G_Get_FS+0xb0>
  }
  if ( LSM6DSL_ACC_GYRO_R_FS_G( (void *)handle, &fs_low_level ) == MEMS_ERROR )
 8008bbc:	f107 030f 	add.w	r3, r7, #15
 8008bc0:	4619      	mov	r1, r3
 8008bc2:	6878      	ldr	r0, [r7, #4]
 8008bc4:	f7fd fe84 	bl	80068d0 <LSM6DSL_ACC_GYRO_R_FS_G>
 8008bc8:	4603      	mov	r3, r0
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d101      	bne.n	8008bd2 <LSM6DSL_G_Get_FS+0x36>
  {
    return COMPONENT_ERROR;
 8008bce:	2301      	movs	r3, #1
 8008bd0:	e03c      	b.n	8008c4c <LSM6DSL_G_Get_FS+0xb0>
  }

  if ( fs_125 == LSM6DSL_ACC_GYRO_FS_125_ENABLED )
 8008bd2:	7bbb      	ldrb	r3, [r7, #14]
 8008bd4:	2b02      	cmp	r3, #2
 8008bd6:	d103      	bne.n	8008be0 <LSM6DSL_G_Get_FS+0x44>
  {
    *fullScale = 125.0f;
 8008bd8:	683b      	ldr	r3, [r7, #0]
 8008bda:	4a1e      	ldr	r2, [pc, #120]	; (8008c54 <LSM6DSL_G_Get_FS+0xb8>)
 8008bdc:	601a      	str	r2, [r3, #0]
 8008bde:	e034      	b.n	8008c4a <LSM6DSL_G_Get_FS+0xae>
  }

  else
  {
    switch( fs_low_level )
 8008be0:	7bfb      	ldrb	r3, [r7, #15]
 8008be2:	2b0c      	cmp	r3, #12
 8008be4:	d82c      	bhi.n	8008c40 <LSM6DSL_G_Get_FS+0xa4>
 8008be6:	a201      	add	r2, pc, #4	; (adr r2, 8008bec <LSM6DSL_G_Get_FS+0x50>)
 8008be8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008bec:	08008c21 	.word	0x08008c21
 8008bf0:	08008c41 	.word	0x08008c41
 8008bf4:	08008c41 	.word	0x08008c41
 8008bf8:	08008c41 	.word	0x08008c41
 8008bfc:	08008c29 	.word	0x08008c29
 8008c00:	08008c41 	.word	0x08008c41
 8008c04:	08008c41 	.word	0x08008c41
 8008c08:	08008c41 	.word	0x08008c41
 8008c0c:	08008c31 	.word	0x08008c31
 8008c10:	08008c41 	.word	0x08008c41
 8008c14:	08008c41 	.word	0x08008c41
 8008c18:	08008c41 	.word	0x08008c41
 8008c1c:	08008c39 	.word	0x08008c39
    {
      case LSM6DSL_ACC_GYRO_FS_G_245dps:
        *fullScale =  245.0f;
 8008c20:	683b      	ldr	r3, [r7, #0]
 8008c22:	4a0d      	ldr	r2, [pc, #52]	; (8008c58 <LSM6DSL_G_Get_FS+0xbc>)
 8008c24:	601a      	str	r2, [r3, #0]
        break;
 8008c26:	e010      	b.n	8008c4a <LSM6DSL_G_Get_FS+0xae>
      case LSM6DSL_ACC_GYRO_FS_G_500dps:
        *fullScale =  500.0f;
 8008c28:	683b      	ldr	r3, [r7, #0]
 8008c2a:	4a0c      	ldr	r2, [pc, #48]	; (8008c5c <LSM6DSL_G_Get_FS+0xc0>)
 8008c2c:	601a      	str	r2, [r3, #0]
        break;
 8008c2e:	e00c      	b.n	8008c4a <LSM6DSL_G_Get_FS+0xae>
      case LSM6DSL_ACC_GYRO_FS_G_1000dps:
        *fullScale = 1000.0f;
 8008c30:	683b      	ldr	r3, [r7, #0]
 8008c32:	4a0b      	ldr	r2, [pc, #44]	; (8008c60 <LSM6DSL_G_Get_FS+0xc4>)
 8008c34:	601a      	str	r2, [r3, #0]
        break;
 8008c36:	e008      	b.n	8008c4a <LSM6DSL_G_Get_FS+0xae>
      case LSM6DSL_ACC_GYRO_FS_G_2000dps:
        *fullScale = 2000.0f;
 8008c38:	683b      	ldr	r3, [r7, #0]
 8008c3a:	4a0a      	ldr	r2, [pc, #40]	; (8008c64 <LSM6DSL_G_Get_FS+0xc8>)
 8008c3c:	601a      	str	r2, [r3, #0]
        break;
 8008c3e:	e004      	b.n	8008c4a <LSM6DSL_G_Get_FS+0xae>
      default:
        *fullScale =   -1.0f;
 8008c40:	683b      	ldr	r3, [r7, #0]
 8008c42:	4a09      	ldr	r2, [pc, #36]	; (8008c68 <LSM6DSL_G_Get_FS+0xcc>)
 8008c44:	601a      	str	r2, [r3, #0]
        return COMPONENT_ERROR;
 8008c46:	2301      	movs	r3, #1
 8008c48:	e000      	b.n	8008c4c <LSM6DSL_G_Get_FS+0xb0>
    }
  }

  return COMPONENT_OK;
 8008c4a:	2300      	movs	r3, #0
}
 8008c4c:	4618      	mov	r0, r3
 8008c4e:	3710      	adds	r7, #16
 8008c50:	46bd      	mov	sp, r7
 8008c52:	bd80      	pop	{r7, pc}
 8008c54:	42fa0000 	.word	0x42fa0000
 8008c58:	43750000 	.word	0x43750000
 8008c5c:	43fa0000 	.word	0x43fa0000
 8008c60:	447a0000 	.word	0x447a0000
 8008c64:	44fa0000 	.word	0x44fa0000
 8008c68:	bf800000 	.word	0xbf800000

08008c6c <LSM6DSL_G_Set_FS>:
 * @param fullScale the functional full scale to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Set_FS( DrvContextTypeDef *handle, SensorFs_t fullScale )
{
 8008c6c:	b580      	push	{r7, lr}
 8008c6e:	b084      	sub	sp, #16
 8008c70:	af00      	add	r7, sp, #0
 8008c72:	6078      	str	r0, [r7, #4]
 8008c74:	460b      	mov	r3, r1
 8008c76:	70fb      	strb	r3, [r7, #3]

  LSM6DSL_ACC_GYRO_FS_G_t new_fs;

  switch( fullScale )
 8008c78:	78fb      	ldrb	r3, [r7, #3]
 8008c7a:	2b04      	cmp	r3, #4
 8008c7c:	d00c      	beq.n	8008c98 <LSM6DSL_G_Set_FS+0x2c>
 8008c7e:	2b04      	cmp	r3, #4
 8008c80:	dc0d      	bgt.n	8008c9e <LSM6DSL_G_Set_FS+0x32>
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d002      	beq.n	8008c8c <LSM6DSL_G_Set_FS+0x20>
 8008c86:	2b02      	cmp	r3, #2
 8008c88:	d003      	beq.n	8008c92 <LSM6DSL_G_Set_FS+0x26>
 8008c8a:	e008      	b.n	8008c9e <LSM6DSL_G_Set_FS+0x32>
  {
    case FS_LOW:
      new_fs = LSM6DSL_ACC_GYRO_FS_G_245dps;
 8008c8c:	2300      	movs	r3, #0
 8008c8e:	73fb      	strb	r3, [r7, #15]
      break;
 8008c90:	e007      	b.n	8008ca2 <LSM6DSL_G_Set_FS+0x36>
    case FS_MID:
      new_fs = LSM6DSL_ACC_GYRO_FS_G_500dps;
 8008c92:	2304      	movs	r3, #4
 8008c94:	73fb      	strb	r3, [r7, #15]
      break;
 8008c96:	e004      	b.n	8008ca2 <LSM6DSL_G_Set_FS+0x36>
    case FS_HIGH:
      new_fs = LSM6DSL_ACC_GYRO_FS_G_2000dps;
 8008c98:	230c      	movs	r3, #12
 8008c9a:	73fb      	strb	r3, [r7, #15]
      break;
 8008c9c:	e001      	b.n	8008ca2 <LSM6DSL_G_Set_FS+0x36>
    default:
      return COMPONENT_ERROR;
 8008c9e:	2301      	movs	r3, #1
 8008ca0:	e00a      	b.n	8008cb8 <LSM6DSL_G_Set_FS+0x4c>
  }

  if ( LSM6DSL_ACC_GYRO_W_FS_G( (void *)handle, new_fs ) == MEMS_ERROR )
 8008ca2:	7bfb      	ldrb	r3, [r7, #15]
 8008ca4:	4619      	mov	r1, r3
 8008ca6:	6878      	ldr	r0, [r7, #4]
 8008ca8:	f7fd fde5 	bl	8006876 <LSM6DSL_ACC_GYRO_W_FS_G>
 8008cac:	4603      	mov	r3, r0
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d101      	bne.n	8008cb6 <LSM6DSL_G_Set_FS+0x4a>
  {
    return COMPONENT_ERROR;
 8008cb2:	2301      	movs	r3, #1
 8008cb4:	e000      	b.n	8008cb8 <LSM6DSL_G_Set_FS+0x4c>
  }

  return COMPONENT_OK;
 8008cb6:	2300      	movs	r3, #0
}
 8008cb8:	4618      	mov	r0, r3
 8008cba:	3710      	adds	r7, #16
 8008cbc:	46bd      	mov	sp, r7
 8008cbe:	bd80      	pop	{r7, pc}

08008cc0 <LSM6DSL_G_Set_FS_Value>:
 * @param fullScale the full scale value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Set_FS_Value( DrvContextTypeDef *handle, float fullScale )
{
 8008cc0:	b580      	push	{r7, lr}
 8008cc2:	b084      	sub	sp, #16
 8008cc4:	af00      	add	r7, sp, #0
 8008cc6:	6078      	str	r0, [r7, #4]
 8008cc8:	ed87 0a00 	vstr	s0, [r7]

  LSM6DSL_ACC_GYRO_FS_G_t new_fs;

  if ( fullScale <= 125.0f )
 8008ccc:	edd7 7a00 	vldr	s15, [r7]
 8008cd0:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8008d68 <LSM6DSL_G_Set_FS_Value+0xa8>
 8008cd4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008cd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008cdc:	d808      	bhi.n	8008cf0 <LSM6DSL_G_Set_FS_Value+0x30>
  {
    if ( LSM6DSL_ACC_GYRO_W_FS_125( (void *)handle, LSM6DSL_ACC_GYRO_FS_125_ENABLED ) == MEMS_ERROR )
 8008cde:	2102      	movs	r1, #2
 8008ce0:	6878      	ldr	r0, [r7, #4]
 8008ce2:	f7fd fe8d 	bl	8006a00 <LSM6DSL_ACC_GYRO_W_FS_125>
 8008ce6:	4603      	mov	r3, r0
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d137      	bne.n	8008d5c <LSM6DSL_G_Set_FS_Value+0x9c>
    {
      return COMPONENT_ERROR;
 8008cec:	2301      	movs	r3, #1
 8008cee:	e036      	b.n	8008d5e <LSM6DSL_G_Set_FS_Value+0x9e>
  }

  else
  {
    new_fs = ( fullScale <=  245.0f ) ? LSM6DSL_ACC_GYRO_FS_G_245dps
             : ( fullScale <=  500.0f ) ? LSM6DSL_ACC_GYRO_FS_G_500dps
 8008cf0:	edd7 7a00 	vldr	s15, [r7]
 8008cf4:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8008d6c <LSM6DSL_G_Set_FS_Value+0xac>
 8008cf8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008cfc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d00:	d801      	bhi.n	8008d06 <LSM6DSL_G_Set_FS_Value+0x46>
 8008d02:	2300      	movs	r3, #0
 8008d04:	e016      	b.n	8008d34 <LSM6DSL_G_Set_FS_Value+0x74>
 8008d06:	edd7 7a00 	vldr	s15, [r7]
 8008d0a:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8008d70 <LSM6DSL_G_Set_FS_Value+0xb0>
 8008d0e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008d12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d16:	d801      	bhi.n	8008d1c <LSM6DSL_G_Set_FS_Value+0x5c>
 8008d18:	2304      	movs	r3, #4
 8008d1a:	e00b      	b.n	8008d34 <LSM6DSL_G_Set_FS_Value+0x74>
 8008d1c:	edd7 7a00 	vldr	s15, [r7]
 8008d20:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8008d74 <LSM6DSL_G_Set_FS_Value+0xb4>
 8008d24:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008d28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d2c:	d801      	bhi.n	8008d32 <LSM6DSL_G_Set_FS_Value+0x72>
 8008d2e:	2308      	movs	r3, #8
 8008d30:	e000      	b.n	8008d34 <LSM6DSL_G_Set_FS_Value+0x74>
 8008d32:	230c      	movs	r3, #12
    new_fs = ( fullScale <=  245.0f ) ? LSM6DSL_ACC_GYRO_FS_G_245dps
 8008d34:	73fb      	strb	r3, [r7, #15]
             : ( fullScale <= 1000.0f ) ? LSM6DSL_ACC_GYRO_FS_G_1000dps
             :                            LSM6DSL_ACC_GYRO_FS_G_2000dps;

    if ( LSM6DSL_ACC_GYRO_W_FS_125( (void *)handle, LSM6DSL_ACC_GYRO_FS_125_DISABLED ) == MEMS_ERROR )
 8008d36:	2100      	movs	r1, #0
 8008d38:	6878      	ldr	r0, [r7, #4]
 8008d3a:	f7fd fe61 	bl	8006a00 <LSM6DSL_ACC_GYRO_W_FS_125>
 8008d3e:	4603      	mov	r3, r0
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	d101      	bne.n	8008d48 <LSM6DSL_G_Set_FS_Value+0x88>
    {
      return COMPONENT_ERROR;
 8008d44:	2301      	movs	r3, #1
 8008d46:	e00a      	b.n	8008d5e <LSM6DSL_G_Set_FS_Value+0x9e>
    }
    if ( LSM6DSL_ACC_GYRO_W_FS_G( (void *)handle, new_fs ) == MEMS_ERROR )
 8008d48:	7bfb      	ldrb	r3, [r7, #15]
 8008d4a:	4619      	mov	r1, r3
 8008d4c:	6878      	ldr	r0, [r7, #4]
 8008d4e:	f7fd fd92 	bl	8006876 <LSM6DSL_ACC_GYRO_W_FS_G>
 8008d52:	4603      	mov	r3, r0
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d101      	bne.n	8008d5c <LSM6DSL_G_Set_FS_Value+0x9c>
    {
      return COMPONENT_ERROR;
 8008d58:	2301      	movs	r3, #1
 8008d5a:	e000      	b.n	8008d5e <LSM6DSL_G_Set_FS_Value+0x9e>
    }
  }

  return COMPONENT_OK;
 8008d5c:	2300      	movs	r3, #0
}
 8008d5e:	4618      	mov	r0, r3
 8008d60:	3710      	adds	r7, #16
 8008d62:	46bd      	mov	sp, r7
 8008d64:	bd80      	pop	{r7, pc}
 8008d66:	bf00      	nop
 8008d68:	42fa0000 	.word	0x42fa0000
 8008d6c:	43750000 	.word	0x43750000
 8008d70:	43fa0000 	.word	0x43fa0000
 8008d74:	447a0000 	.word	0x447a0000

08008d78 <LSM6DSL_G_Read_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Read_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t *data )
{
 8008d78:	b580      	push	{r7, lr}
 8008d7a:	b084      	sub	sp, #16
 8008d7c:	af00      	add	r7, sp, #0
 8008d7e:	60f8      	str	r0, [r7, #12]
 8008d80:	460b      	mov	r3, r1
 8008d82:	607a      	str	r2, [r7, #4]
 8008d84:	72fb      	strb	r3, [r7, #11]

  if ( LSM6DSL_Read_Reg( handle, reg, data ) == COMPONENT_ERROR )
 8008d86:	7afb      	ldrb	r3, [r7, #11]
 8008d88:	687a      	ldr	r2, [r7, #4]
 8008d8a:	4619      	mov	r1, r3
 8008d8c:	68f8      	ldr	r0, [r7, #12]
 8008d8e:	f000 f876 	bl	8008e7e <LSM6DSL_Read_Reg>
 8008d92:	4603      	mov	r3, r0
 8008d94:	2b01      	cmp	r3, #1
 8008d96:	d101      	bne.n	8008d9c <LSM6DSL_G_Read_Reg+0x24>
  {
    return COMPONENT_ERROR;
 8008d98:	2301      	movs	r3, #1
 8008d9a:	e000      	b.n	8008d9e <LSM6DSL_G_Read_Reg+0x26>
  }

  return COMPONENT_OK;
 8008d9c:	2300      	movs	r3, #0
}
 8008d9e:	4618      	mov	r0, r3
 8008da0:	3710      	adds	r7, #16
 8008da2:	46bd      	mov	sp, r7
 8008da4:	bd80      	pop	{r7, pc}

08008da6 <LSM6DSL_G_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Write_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t data )
{
 8008da6:	b580      	push	{r7, lr}
 8008da8:	b082      	sub	sp, #8
 8008daa:	af00      	add	r7, sp, #0
 8008dac:	6078      	str	r0, [r7, #4]
 8008dae:	460b      	mov	r3, r1
 8008db0:	70fb      	strb	r3, [r7, #3]
 8008db2:	4613      	mov	r3, r2
 8008db4:	70bb      	strb	r3, [r7, #2]

  if ( LSM6DSL_Write_Reg( handle, reg, data ) == COMPONENT_ERROR )
 8008db6:	78ba      	ldrb	r2, [r7, #2]
 8008db8:	78fb      	ldrb	r3, [r7, #3]
 8008dba:	4619      	mov	r1, r3
 8008dbc:	6878      	ldr	r0, [r7, #4]
 8008dbe:	f000 f875 	bl	8008eac <LSM6DSL_Write_Reg>
 8008dc2:	4603      	mov	r3, r0
 8008dc4:	2b01      	cmp	r3, #1
 8008dc6:	d101      	bne.n	8008dcc <LSM6DSL_G_Write_Reg+0x26>
  {
    return COMPONENT_ERROR;
 8008dc8:	2301      	movs	r3, #1
 8008dca:	e000      	b.n	8008dce <LSM6DSL_G_Write_Reg+0x28>
  }

  return COMPONENT_OK;
 8008dcc:	2300      	movs	r3, #0
}
 8008dce:	4618      	mov	r0, r3
 8008dd0:	3708      	adds	r7, #8
 8008dd2:	46bd      	mov	sp, r7
 8008dd4:	bd80      	pop	{r7, pc}

08008dd6 <LSM6DSL_G_Get_DRDY_Status>:
 * @param status the data ready status
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Get_DRDY_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 8008dd6:	b580      	push	{r7, lr}
 8008dd8:	b084      	sub	sp, #16
 8008dda:	af00      	add	r7, sp, #0
 8008ddc:	6078      	str	r0, [r7, #4]
 8008dde:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_GDA_t status_raw;

  if ( LSM6DSL_ACC_GYRO_R_GDA( (void *)handle, &status_raw ) == MEMS_ERROR )
 8008de0:	f107 030f 	add.w	r3, r7, #15
 8008de4:	4619      	mov	r1, r3
 8008de6:	6878      	ldr	r0, [r7, #4]
 8008de8:	f7fe fa6f 	bl	80072ca <LSM6DSL_ACC_GYRO_R_GDA>
 8008dec:	4603      	mov	r3, r0
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d101      	bne.n	8008df6 <LSM6DSL_G_Get_DRDY_Status+0x20>
  {
    return COMPONENT_ERROR;
 8008df2:	2301      	movs	r3, #1
 8008df4:	e00f      	b.n	8008e16 <LSM6DSL_G_Get_DRDY_Status+0x40>
  }

  switch( status_raw )
 8008df6:	7bfb      	ldrb	r3, [r7, #15]
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	d005      	beq.n	8008e08 <LSM6DSL_G_Get_DRDY_Status+0x32>
 8008dfc:	2b02      	cmp	r3, #2
 8008dfe:	d107      	bne.n	8008e10 <LSM6DSL_G_Get_DRDY_Status+0x3a>
  {
    case LSM6DSL_ACC_GYRO_GDA_DATA_AVAIL:
      *status = 1;
 8008e00:	683b      	ldr	r3, [r7, #0]
 8008e02:	2201      	movs	r2, #1
 8008e04:	701a      	strb	r2, [r3, #0]
      break;
 8008e06:	e005      	b.n	8008e14 <LSM6DSL_G_Get_DRDY_Status+0x3e>
    case LSM6DSL_ACC_GYRO_GDA_NO_DATA_AVAIL:
      *status = 0;
 8008e08:	683b      	ldr	r3, [r7, #0]
 8008e0a:	2200      	movs	r2, #0
 8008e0c:	701a      	strb	r2, [r3, #0]
      break;
 8008e0e:	e001      	b.n	8008e14 <LSM6DSL_G_Get_DRDY_Status+0x3e>
    default:
      return COMPONENT_ERROR;
 8008e10:	2301      	movs	r3, #1
 8008e12:	e000      	b.n	8008e16 <LSM6DSL_G_Get_DRDY_Status+0x40>
  }

  return COMPONENT_OK;
 8008e14:	2300      	movs	r3, #0
}
 8008e16:	4618      	mov	r0, r3
 8008e18:	3710      	adds	r7, #16
 8008e1a:	46bd      	mov	sp, r7
 8008e1c:	bd80      	pop	{r7, pc}

08008e1e <LSM6DSL_Get_WhoAmI>:
 * @param who_am_i pointer to the value of WHO_AM_I register
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_Get_WhoAmI( DrvContextTypeDef *handle, uint8_t *who_am_i )
{
 8008e1e:	b580      	push	{r7, lr}
 8008e20:	b082      	sub	sp, #8
 8008e22:	af00      	add	r7, sp, #0
 8008e24:	6078      	str	r0, [r7, #4]
 8008e26:	6039      	str	r1, [r7, #0]

  /* Read WHO AM I register */
  if ( LSM6DSL_ACC_GYRO_R_WHO_AM_I( (void *)handle, ( uint8_t* )who_am_i ) == MEMS_ERROR )
 8008e28:	6839      	ldr	r1, [r7, #0]
 8008e2a:	6878      	ldr	r0, [r7, #4]
 8008e2c:	f7fd fc14 	bl	8006658 <LSM6DSL_ACC_GYRO_R_WHO_AM_I>
 8008e30:	4603      	mov	r3, r0
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d101      	bne.n	8008e3a <LSM6DSL_Get_WhoAmI+0x1c>
  {
    return COMPONENT_ERROR;
 8008e36:	2301      	movs	r3, #1
 8008e38:	e000      	b.n	8008e3c <LSM6DSL_Get_WhoAmI+0x1e>
  }

  return COMPONENT_OK;
 8008e3a:	2300      	movs	r3, #0
}
 8008e3c:	4618      	mov	r0, r3
 8008e3e:	3708      	adds	r7, #8
 8008e40:	46bd      	mov	sp, r7
 8008e42:	bd80      	pop	{r7, pc}

08008e44 <LSM6DSL_Check_WhoAmI>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_Check_WhoAmI( DrvContextTypeDef *handle )
{
 8008e44:	b580      	push	{r7, lr}
 8008e46:	b084      	sub	sp, #16
 8008e48:	af00      	add	r7, sp, #0
 8008e4a:	6078      	str	r0, [r7, #4]

  uint8_t who_am_i = 0x00;
 8008e4c:	2300      	movs	r3, #0
 8008e4e:	73fb      	strb	r3, [r7, #15]

  if ( LSM6DSL_Get_WhoAmI( handle, &who_am_i ) == COMPONENT_ERROR )
 8008e50:	f107 030f 	add.w	r3, r7, #15
 8008e54:	4619      	mov	r1, r3
 8008e56:	6878      	ldr	r0, [r7, #4]
 8008e58:	f7ff ffe1 	bl	8008e1e <LSM6DSL_Get_WhoAmI>
 8008e5c:	4603      	mov	r3, r0
 8008e5e:	2b01      	cmp	r3, #1
 8008e60:	d101      	bne.n	8008e66 <LSM6DSL_Check_WhoAmI+0x22>
  {
    return COMPONENT_ERROR;
 8008e62:	2301      	movs	r3, #1
 8008e64:	e007      	b.n	8008e76 <LSM6DSL_Check_WhoAmI+0x32>
  }
  if ( who_am_i != handle->who_am_i )
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	781a      	ldrb	r2, [r3, #0]
 8008e6a:	7bfb      	ldrb	r3, [r7, #15]
 8008e6c:	429a      	cmp	r2, r3
 8008e6e:	d001      	beq.n	8008e74 <LSM6DSL_Check_WhoAmI+0x30>
  {
    return COMPONENT_ERROR;
 8008e70:	2301      	movs	r3, #1
 8008e72:	e000      	b.n	8008e76 <LSM6DSL_Check_WhoAmI+0x32>
  }

  return COMPONENT_OK;
 8008e74:	2300      	movs	r3, #0
}
 8008e76:	4618      	mov	r0, r3
 8008e78:	3710      	adds	r7, #16
 8008e7a:	46bd      	mov	sp, r7
 8008e7c:	bd80      	pop	{r7, pc}

08008e7e <LSM6DSL_Read_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_Read_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t *data )
{
 8008e7e:	b580      	push	{r7, lr}
 8008e80:	b084      	sub	sp, #16
 8008e82:	af00      	add	r7, sp, #0
 8008e84:	60f8      	str	r0, [r7, #12]
 8008e86:	460b      	mov	r3, r1
 8008e88:	607a      	str	r2, [r7, #4]
 8008e8a:	72fb      	strb	r3, [r7, #11]

  if ( LSM6DSL_ACC_GYRO_ReadReg( (void *)handle, reg, data, 1 ) == MEMS_ERROR )
 8008e8c:	7af9      	ldrb	r1, [r7, #11]
 8008e8e:	2301      	movs	r3, #1
 8008e90:	687a      	ldr	r2, [r7, #4]
 8008e92:	68f8      	ldr	r0, [r7, #12]
 8008e94:	f7fd fbac 	bl	80065f0 <LSM6DSL_ACC_GYRO_ReadReg>
 8008e98:	4603      	mov	r3, r0
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d101      	bne.n	8008ea2 <LSM6DSL_Read_Reg+0x24>
  {
    return COMPONENT_ERROR;
 8008e9e:	2301      	movs	r3, #1
 8008ea0:	e000      	b.n	8008ea4 <LSM6DSL_Read_Reg+0x26>
  }

  return COMPONENT_OK;
 8008ea2:	2300      	movs	r3, #0
}
 8008ea4:	4618      	mov	r0, r3
 8008ea6:	3710      	adds	r7, #16
 8008ea8:	46bd      	mov	sp, r7
 8008eaa:	bd80      	pop	{r7, pc}

08008eac <LSM6DSL_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_Write_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t data )
{
 8008eac:	b580      	push	{r7, lr}
 8008eae:	b082      	sub	sp, #8
 8008eb0:	af00      	add	r7, sp, #0
 8008eb2:	6078      	str	r0, [r7, #4]
 8008eb4:	460b      	mov	r3, r1
 8008eb6:	70fb      	strb	r3, [r7, #3]
 8008eb8:	4613      	mov	r3, r2
 8008eba:	70bb      	strb	r3, [r7, #2]

  if ( LSM6DSL_ACC_GYRO_WriteReg( (void *)handle, reg, &data, 1 ) == MEMS_ERROR )
 8008ebc:	1cba      	adds	r2, r7, #2
 8008ebe:	78f9      	ldrb	r1, [r7, #3]
 8008ec0:	2301      	movs	r3, #1
 8008ec2:	6878      	ldr	r0, [r7, #4]
 8008ec4:	f7fd fbae 	bl	8006624 <LSM6DSL_ACC_GYRO_WriteReg>
 8008ec8:	4603      	mov	r3, r0
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	d101      	bne.n	8008ed2 <LSM6DSL_Write_Reg+0x26>
  {
    return COMPONENT_ERROR;
 8008ece:	2301      	movs	r3, #1
 8008ed0:	e000      	b.n	8008ed4 <LSM6DSL_Write_Reg+0x28>
  }

  return COMPONENT_OK;
 8008ed2:	2300      	movs	r3, #0
}
 8008ed4:	4618      	mov	r0, r3
 8008ed6:	3708      	adds	r7, #8
 8008ed8:	46bd      	mov	sp, r7
 8008eda:	bd80      	pop	{r7, pc}

08008edc <LSM6DSL_Set_Interrupt_Latch>:
 * @param status interrupt latch enable/disable
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_Set_Interrupt_Latch( DrvContextTypeDef *handle, uint8_t status )
{
 8008edc:	b580      	push	{r7, lr}
 8008ede:	b082      	sub	sp, #8
 8008ee0:	af00      	add	r7, sp, #0
 8008ee2:	6078      	str	r0, [r7, #4]
 8008ee4:	460b      	mov	r3, r1
 8008ee6:	70fb      	strb	r3, [r7, #3]

  /* Verify that the passed parameter contains one of the valid values. */
  switch ( ( LSM6DSL_ACC_GYRO_LIR_t )status )
 8008ee8:	78fb      	ldrb	r3, [r7, #3]
 8008eea:	2b01      	cmp	r3, #1
 8008eec:	d901      	bls.n	8008ef2 <LSM6DSL_Set_Interrupt_Latch+0x16>
  {
    case LSM6DSL_ACC_GYRO_LIR_DISABLED:
    case LSM6DSL_ACC_GYRO_LIR_ENABLED:
      break;
    default:
      return COMPONENT_ERROR;
 8008eee:	2301      	movs	r3, #1
 8008ef0:	e00b      	b.n	8008f0a <LSM6DSL_Set_Interrupt_Latch+0x2e>
      break;
 8008ef2:	bf00      	nop
  }

  if ( LSM6DSL_ACC_GYRO_W_LIR( handle, ( LSM6DSL_ACC_GYRO_LIR_t )status ) == MEMS_ERROR )
 8008ef4:	78fb      	ldrb	r3, [r7, #3]
 8008ef6:	4619      	mov	r1, r3
 8008ef8:	6878      	ldr	r0, [r7, #4]
 8008efa:	f7fe fafc 	bl	80074f6 <LSM6DSL_ACC_GYRO_W_LIR>
 8008efe:	4603      	mov	r3, r0
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d101      	bne.n	8008f08 <LSM6DSL_Set_Interrupt_Latch+0x2c>
  {
    return COMPONENT_ERROR;
 8008f04:	2301      	movs	r3, #1
 8008f06:	e000      	b.n	8008f0a <LSM6DSL_Set_Interrupt_Latch+0x2e>
  }

  return COMPONENT_OK;
 8008f08:	2300      	movs	r3, #0
}
 8008f0a:	4618      	mov	r0, r3
 8008f0c:	3708      	adds	r7, #8
 8008f0e:	46bd      	mov	sp, r7
 8008f10:	bd80      	pop	{r7, pc}
	...

08008f14 <LSM6DSL_X_Get_Axes_Raw>:
 * @param pData pointer where the raw values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_Axes_Raw(DrvContextTypeDef *handle, int16_t *pData)
{
 8008f14:	b580      	push	{r7, lr}
 8008f16:	b084      	sub	sp, #16
 8008f18:	af00      	add	r7, sp, #0
 8008f1a:	6078      	str	r0, [r7, #4]
 8008f1c:	6039      	str	r1, [r7, #0]

  uint8_t regValue[6] = {0, 0, 0, 0, 0, 0};
 8008f1e:	4a1d      	ldr	r2, [pc, #116]	; (8008f94 <LSM6DSL_X_Get_Axes_Raw+0x80>)
 8008f20:	f107 0308 	add.w	r3, r7, #8
 8008f24:	e892 0003 	ldmia.w	r2, {r0, r1}
 8008f28:	6018      	str	r0, [r3, #0]
 8008f2a:	3304      	adds	r3, #4
 8008f2c:	8019      	strh	r1, [r3, #0]

  /* Read output registers from LSM6DSL_ACC_GYRO_OUTX_L_XL to LSM6DSL_ACC_GYRO_OUTZ_H_XL. */
  if ( LSM6DSL_ACC_GYRO_GetRawAccData( (void *)handle, ( uint8_t* )regValue ) == MEMS_ERROR )
 8008f2e:	f107 0308 	add.w	r3, r7, #8
 8008f32:	4619      	mov	r1, r3
 8008f34:	6878      	ldr	r0, [r7, #4]
 8008f36:	f7fd fc22 	bl	800677e <LSM6DSL_ACC_GYRO_GetRawAccData>
 8008f3a:	4603      	mov	r3, r0
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d101      	bne.n	8008f44 <LSM6DSL_X_Get_Axes_Raw+0x30>
  {
    return COMPONENT_ERROR;
 8008f40:	2301      	movs	r3, #1
 8008f42:	e023      	b.n	8008f8c <LSM6DSL_X_Get_Axes_Raw+0x78>
  }

  /* Format the data. */
  pData[0] = ( ( ( ( int16_t )regValue[1] ) << 8 ) + ( int16_t )regValue[0] );
 8008f44:	7a7b      	ldrb	r3, [r7, #9]
 8008f46:	b29b      	uxth	r3, r3
 8008f48:	021b      	lsls	r3, r3, #8
 8008f4a:	b29a      	uxth	r2, r3
 8008f4c:	7a3b      	ldrb	r3, [r7, #8]
 8008f4e:	b29b      	uxth	r3, r3
 8008f50:	4413      	add	r3, r2
 8008f52:	b29b      	uxth	r3, r3
 8008f54:	b21a      	sxth	r2, r3
 8008f56:	683b      	ldr	r3, [r7, #0]
 8008f58:	801a      	strh	r2, [r3, #0]
  pData[1] = ( ( ( ( int16_t )regValue[3] ) << 8 ) + ( int16_t )regValue[2] );
 8008f5a:	7afb      	ldrb	r3, [r7, #11]
 8008f5c:	b29b      	uxth	r3, r3
 8008f5e:	021b      	lsls	r3, r3, #8
 8008f60:	b29a      	uxth	r2, r3
 8008f62:	7abb      	ldrb	r3, [r7, #10]
 8008f64:	b29b      	uxth	r3, r3
 8008f66:	4413      	add	r3, r2
 8008f68:	b29a      	uxth	r2, r3
 8008f6a:	683b      	ldr	r3, [r7, #0]
 8008f6c:	3302      	adds	r3, #2
 8008f6e:	b212      	sxth	r2, r2
 8008f70:	801a      	strh	r2, [r3, #0]
  pData[2] = ( ( ( ( int16_t )regValue[5] ) << 8 ) + ( int16_t )regValue[4] );
 8008f72:	7b7b      	ldrb	r3, [r7, #13]
 8008f74:	b29b      	uxth	r3, r3
 8008f76:	021b      	lsls	r3, r3, #8
 8008f78:	b29a      	uxth	r2, r3
 8008f7a:	7b3b      	ldrb	r3, [r7, #12]
 8008f7c:	b29b      	uxth	r3, r3
 8008f7e:	4413      	add	r3, r2
 8008f80:	b29a      	uxth	r2, r3
 8008f82:	683b      	ldr	r3, [r7, #0]
 8008f84:	3304      	adds	r3, #4
 8008f86:	b212      	sxth	r2, r2
 8008f88:	801a      	strh	r2, [r3, #0]

  return COMPONENT_OK;
 8008f8a:	2300      	movs	r3, #0
}
 8008f8c:	4618      	mov	r0, r3
 8008f8e:	3710      	adds	r7, #16
 8008f90:	46bd      	mov	sp, r7
 8008f92:	bd80      	pop	{r7, pc}
 8008f94:	08016290 	.word	0x08016290

08008f98 <LSM6DSL_X_Set_ODR_When_Enabled>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_ODR_When_Enabled( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 8008f98:	b580      	push	{r7, lr}
 8008f9a:	b084      	sub	sp, #16
 8008f9c:	af00      	add	r7, sp, #0
 8008f9e:	6078      	str	r0, [r7, #4]
 8008fa0:	460b      	mov	r3, r1
 8008fa2:	70fb      	strb	r3, [r7, #3]
  LSM6DSL_ACC_GYRO_ODR_XL_t new_odr;

  switch( odr )
 8008fa4:	78fb      	ldrb	r3, [r7, #3]
 8008fa6:	2b04      	cmp	r3, #4
 8008fa8:	d81b      	bhi.n	8008fe2 <LSM6DSL_X_Set_ODR_When_Enabled+0x4a>
 8008faa:	a201      	add	r2, pc, #4	; (adr r2, 8008fb0 <LSM6DSL_X_Set_ODR_When_Enabled+0x18>)
 8008fac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fb0:	08008fc5 	.word	0x08008fc5
 8008fb4:	08008fcb 	.word	0x08008fcb
 8008fb8:	08008fd1 	.word	0x08008fd1
 8008fbc:	08008fd7 	.word	0x08008fd7
 8008fc0:	08008fdd 	.word	0x08008fdd
  {
    case ODR_LOW:
      new_odr = LSM6DSL_ACC_GYRO_ODR_XL_13Hz;
 8008fc4:	2310      	movs	r3, #16
 8008fc6:	73fb      	strb	r3, [r7, #15]
      break;
 8008fc8:	e00d      	b.n	8008fe6 <LSM6DSL_X_Set_ODR_When_Enabled+0x4e>
    case ODR_MID_LOW:
      new_odr = LSM6DSL_ACC_GYRO_ODR_XL_13Hz;
 8008fca:	2310      	movs	r3, #16
 8008fcc:	73fb      	strb	r3, [r7, #15]
      break;
 8008fce:	e00a      	b.n	8008fe6 <LSM6DSL_X_Set_ODR_When_Enabled+0x4e>
    case ODR_MID:
      new_odr = LSM6DSL_ACC_GYRO_ODR_XL_26Hz;
 8008fd0:	2320      	movs	r3, #32
 8008fd2:	73fb      	strb	r3, [r7, #15]
      break;
 8008fd4:	e007      	b.n	8008fe6 <LSM6DSL_X_Set_ODR_When_Enabled+0x4e>
    case ODR_MID_HIGH:
      new_odr = LSM6DSL_ACC_GYRO_ODR_XL_52Hz;
 8008fd6:	2330      	movs	r3, #48	; 0x30
 8008fd8:	73fb      	strb	r3, [r7, #15]
      break;
 8008fda:	e004      	b.n	8008fe6 <LSM6DSL_X_Set_ODR_When_Enabled+0x4e>
    case ODR_HIGH:
      new_odr = LSM6DSL_ACC_GYRO_ODR_XL_104Hz;
 8008fdc:	2340      	movs	r3, #64	; 0x40
 8008fde:	73fb      	strb	r3, [r7, #15]
      break;
 8008fe0:	e001      	b.n	8008fe6 <LSM6DSL_X_Set_ODR_When_Enabled+0x4e>
    default:
      return COMPONENT_ERROR;
 8008fe2:	2301      	movs	r3, #1
 8008fe4:	e00a      	b.n	8008ffc <LSM6DSL_X_Set_ODR_When_Enabled+0x64>
  }

  if ( LSM6DSL_ACC_GYRO_W_ODR_XL( (void *)handle, new_odr ) == MEMS_ERROR )
 8008fe6:	7bfb      	ldrb	r3, [r7, #15]
 8008fe8:	4619      	mov	r1, r3
 8008fea:	6878      	ldr	r0, [r7, #4]
 8008fec:	f7fd fbfa 	bl	80067e4 <LSM6DSL_ACC_GYRO_W_ODR_XL>
 8008ff0:	4603      	mov	r3, r0
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d101      	bne.n	8008ffa <LSM6DSL_X_Set_ODR_When_Enabled+0x62>
  {
    return COMPONENT_ERROR;
 8008ff6:	2301      	movs	r3, #1
 8008ff8:	e000      	b.n	8008ffc <LSM6DSL_X_Set_ODR_When_Enabled+0x64>
  }

  return COMPONENT_OK;
 8008ffa:	2300      	movs	r3, #0
}
 8008ffc:	4618      	mov	r0, r3
 8008ffe:	3710      	adds	r7, #16
 8009000:	46bd      	mov	sp, r7
 8009002:	bd80      	pop	{r7, pc}

08009004 <LSM6DSL_X_Set_ODR_When_Disabled>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_ODR_When_Disabled( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 8009004:	b480      	push	{r7}
 8009006:	b085      	sub	sp, #20
 8009008:	af00      	add	r7, sp, #0
 800900a:	6078      	str	r0, [r7, #4]
 800900c:	460b      	mov	r3, r1
 800900e:	70fb      	strb	r3, [r7, #3]
  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	689b      	ldr	r3, [r3, #8]
 8009014:	60fb      	str	r3, [r7, #12]
  LSM6DSL_X_Data_t *pComponentData = ( LSM6DSL_X_Data_t * )pData->pComponentData;
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	60bb      	str	r3, [r7, #8]

  switch( odr )
 800901c:	78fb      	ldrb	r3, [r7, #3]
 800901e:	2b04      	cmp	r3, #4
 8009020:	d820      	bhi.n	8009064 <LSM6DSL_X_Set_ODR_When_Disabled+0x60>
 8009022:	a201      	add	r2, pc, #4	; (adr r2, 8009028 <LSM6DSL_X_Set_ODR_When_Disabled+0x24>)
 8009024:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009028:	0800903d 	.word	0x0800903d
 800902c:	08009045 	.word	0x08009045
 8009030:	0800904d 	.word	0x0800904d
 8009034:	08009055 	.word	0x08009055
 8009038:	0800905d 	.word	0x0800905d
  {
    case ODR_LOW:
      pComponentData->Previous_ODR = 13.0f;
 800903c:	68bb      	ldr	r3, [r7, #8]
 800903e:	4a0e      	ldr	r2, [pc, #56]	; (8009078 <LSM6DSL_X_Set_ODR_When_Disabled+0x74>)
 8009040:	605a      	str	r2, [r3, #4]
      break;
 8009042:	e011      	b.n	8009068 <LSM6DSL_X_Set_ODR_When_Disabled+0x64>
    case ODR_MID_LOW:
      pComponentData->Previous_ODR = 13.0f;
 8009044:	68bb      	ldr	r3, [r7, #8]
 8009046:	4a0c      	ldr	r2, [pc, #48]	; (8009078 <LSM6DSL_X_Set_ODR_When_Disabled+0x74>)
 8009048:	605a      	str	r2, [r3, #4]
      break;
 800904a:	e00d      	b.n	8009068 <LSM6DSL_X_Set_ODR_When_Disabled+0x64>
    case ODR_MID:
      pComponentData->Previous_ODR = 26.0f;
 800904c:	68bb      	ldr	r3, [r7, #8]
 800904e:	4a0b      	ldr	r2, [pc, #44]	; (800907c <LSM6DSL_X_Set_ODR_When_Disabled+0x78>)
 8009050:	605a      	str	r2, [r3, #4]
      break;
 8009052:	e009      	b.n	8009068 <LSM6DSL_X_Set_ODR_When_Disabled+0x64>
    case ODR_MID_HIGH:
      pComponentData->Previous_ODR = 52.0f;
 8009054:	68bb      	ldr	r3, [r7, #8]
 8009056:	4a0a      	ldr	r2, [pc, #40]	; (8009080 <LSM6DSL_X_Set_ODR_When_Disabled+0x7c>)
 8009058:	605a      	str	r2, [r3, #4]
      break;
 800905a:	e005      	b.n	8009068 <LSM6DSL_X_Set_ODR_When_Disabled+0x64>
    case ODR_HIGH:
      pComponentData->Previous_ODR = 104.0f;
 800905c:	68bb      	ldr	r3, [r7, #8]
 800905e:	4a09      	ldr	r2, [pc, #36]	; (8009084 <LSM6DSL_X_Set_ODR_When_Disabled+0x80>)
 8009060:	605a      	str	r2, [r3, #4]
      break;
 8009062:	e001      	b.n	8009068 <LSM6DSL_X_Set_ODR_When_Disabled+0x64>
    default:
      return COMPONENT_ERROR;
 8009064:	2301      	movs	r3, #1
 8009066:	e000      	b.n	800906a <LSM6DSL_X_Set_ODR_When_Disabled+0x66>
  }

  return COMPONENT_OK;
 8009068:	2300      	movs	r3, #0
}
 800906a:	4618      	mov	r0, r3
 800906c:	3714      	adds	r7, #20
 800906e:	46bd      	mov	sp, r7
 8009070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009074:	4770      	bx	lr
 8009076:	bf00      	nop
 8009078:	41500000 	.word	0x41500000
 800907c:	41d00000 	.word	0x41d00000
 8009080:	42500000 	.word	0x42500000
 8009084:	42d00000 	.word	0x42d00000

08009088 <LSM6DSL_X_Set_ODR_Value_When_Enabled>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_ODR_Value_When_Enabled( DrvContextTypeDef *handle, float odr )
{
 8009088:	b580      	push	{r7, lr}
 800908a:	b084      	sub	sp, #16
 800908c:	af00      	add	r7, sp, #0
 800908e:	6078      	str	r0, [r7, #4]
 8009090:	ed87 0a00 	vstr	s0, [r7]

  LSM6DSL_ACC_GYRO_ODR_XL_t new_odr;

  new_odr = ( odr <=   13.0f ) ? LSM6DSL_ACC_GYRO_ODR_XL_13Hz
            : ( odr <=   26.0f ) ? LSM6DSL_ACC_GYRO_ODR_XL_26Hz
 8009094:	edd7 7a00 	vldr	s15, [r7]
 8009098:	eeb2 7a0a 	vmov.f32	s14, #42	; 0x41500000  13.0
 800909c:	eef4 7ac7 	vcmpe.f32	s15, s14
 80090a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80090a4:	d801      	bhi.n	80090aa <LSM6DSL_X_Set_ODR_Value_When_Enabled+0x22>
 80090a6:	2310      	movs	r3, #16
 80090a8:	e058      	b.n	800915c <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xd4>
 80090aa:	edd7 7a00 	vldr	s15, [r7]
 80090ae:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 80090b2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80090b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80090ba:	d801      	bhi.n	80090c0 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0x38>
 80090bc:	2320      	movs	r3, #32
 80090be:	e04d      	b.n	800915c <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xd4>
 80090c0:	edd7 7a00 	vldr	s15, [r7]
 80090c4:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 800917c <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xf4>
 80090c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80090cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80090d0:	d801      	bhi.n	80090d6 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0x4e>
 80090d2:	2330      	movs	r3, #48	; 0x30
 80090d4:	e042      	b.n	800915c <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xd4>
 80090d6:	edd7 7a00 	vldr	s15, [r7]
 80090da:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8009180 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xf8>
 80090de:	eef4 7ac7 	vcmpe.f32	s15, s14
 80090e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80090e6:	d801      	bhi.n	80090ec <LSM6DSL_X_Set_ODR_Value_When_Enabled+0x64>
 80090e8:	2340      	movs	r3, #64	; 0x40
 80090ea:	e037      	b.n	800915c <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xd4>
 80090ec:	edd7 7a00 	vldr	s15, [r7]
 80090f0:	ed9f 7a24 	vldr	s14, [pc, #144]	; 8009184 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xfc>
 80090f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80090f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80090fc:	d801      	bhi.n	8009102 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0x7a>
 80090fe:	2350      	movs	r3, #80	; 0x50
 8009100:	e02c      	b.n	800915c <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xd4>
 8009102:	edd7 7a00 	vldr	s15, [r7]
 8009106:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8009188 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0x100>
 800910a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800910e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009112:	d801      	bhi.n	8009118 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0x90>
 8009114:	2360      	movs	r3, #96	; 0x60
 8009116:	e021      	b.n	800915c <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xd4>
 8009118:	edd7 7a00 	vldr	s15, [r7]
 800911c:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 800918c <LSM6DSL_X_Set_ODR_Value_When_Enabled+0x104>
 8009120:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009124:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009128:	d801      	bhi.n	800912e <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xa6>
 800912a:	2370      	movs	r3, #112	; 0x70
 800912c:	e016      	b.n	800915c <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xd4>
 800912e:	edd7 7a00 	vldr	s15, [r7]
 8009132:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8009190 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0x108>
 8009136:	eef4 7ac7 	vcmpe.f32	s15, s14
 800913a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800913e:	d801      	bhi.n	8009144 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xbc>
 8009140:	2380      	movs	r3, #128	; 0x80
 8009142:	e00b      	b.n	800915c <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xd4>
 8009144:	edd7 7a00 	vldr	s15, [r7]
 8009148:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8009194 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0x10c>
 800914c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009150:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009154:	d801      	bhi.n	800915a <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xd2>
 8009156:	2390      	movs	r3, #144	; 0x90
 8009158:	e000      	b.n	800915c <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xd4>
 800915a:	23a0      	movs	r3, #160	; 0xa0
  new_odr = ( odr <=   13.0f ) ? LSM6DSL_ACC_GYRO_ODR_XL_13Hz
 800915c:	73fb      	strb	r3, [r7, #15]
            : ( odr <=  833.0f ) ? LSM6DSL_ACC_GYRO_ODR_XL_833Hz
            : ( odr <= 1660.0f ) ? LSM6DSL_ACC_GYRO_ODR_XL_1660Hz
            : ( odr <= 3330.0f ) ? LSM6DSL_ACC_GYRO_ODR_XL_3330Hz
            :                      LSM6DSL_ACC_GYRO_ODR_XL_6660Hz;

  if ( LSM6DSL_ACC_GYRO_W_ODR_XL( (void *)handle, new_odr ) == MEMS_ERROR )
 800915e:	7bfb      	ldrb	r3, [r7, #15]
 8009160:	4619      	mov	r1, r3
 8009162:	6878      	ldr	r0, [r7, #4]
 8009164:	f7fd fb3e 	bl	80067e4 <LSM6DSL_ACC_GYRO_W_ODR_XL>
 8009168:	4603      	mov	r3, r0
 800916a:	2b00      	cmp	r3, #0
 800916c:	d101      	bne.n	8009172 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xea>
  {
    return COMPONENT_ERROR;
 800916e:	2301      	movs	r3, #1
 8009170:	e000      	b.n	8009174 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xec>
  }

  return COMPONENT_OK;
 8009172:	2300      	movs	r3, #0
}
 8009174:	4618      	mov	r0, r3
 8009176:	3710      	adds	r7, #16
 8009178:	46bd      	mov	sp, r7
 800917a:	bd80      	pop	{r7, pc}
 800917c:	42500000 	.word	0x42500000
 8009180:	42d00000 	.word	0x42d00000
 8009184:	43500000 	.word	0x43500000
 8009188:	43d00000 	.word	0x43d00000
 800918c:	44504000 	.word	0x44504000
 8009190:	44cf8000 	.word	0x44cf8000
 8009194:	45502000 	.word	0x45502000

08009198 <LSM6DSL_X_Set_ODR_Value_When_Disabled>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_ODR_Value_When_Disabled( DrvContextTypeDef *handle, float odr )
{
 8009198:	b480      	push	{r7}
 800919a:	b085      	sub	sp, #20
 800919c:	af00      	add	r7, sp, #0
 800919e:	6078      	str	r0, [r7, #4]
 80091a0:	ed87 0a00 	vstr	s0, [r7]

  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	689b      	ldr	r3, [r3, #8]
 80091a8:	60fb      	str	r3, [r7, #12]
  LSM6DSL_X_Data_t *pComponentData = ( LSM6DSL_X_Data_t * )pData->pComponentData;
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	60bb      	str	r3, [r7, #8]

  pComponentData->Previous_ODR = ( odr <=   13.0f ) ? 13.0f
                                 : ( odr <=   26.0f ) ? 26.0f
 80091b0:	edd7 7a00 	vldr	s15, [r7]
 80091b4:	eeb2 7a0a 	vmov.f32	s14, #42	; 0x41500000  13.0
 80091b8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80091bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80091c0:	d801      	bhi.n	80091c6 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x2e>
 80091c2:	4b32      	ldr	r3, [pc, #200]	; (800928c <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xf4>)
 80091c4:	e058      	b.n	8009278 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <=   52.0f ) ? 52.0f
 80091c6:	edd7 7a00 	vldr	s15, [r7]
 80091ca:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 80091ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 80091d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80091d6:	d801      	bhi.n	80091dc <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x44>
 80091d8:	4b2d      	ldr	r3, [pc, #180]	; (8009290 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xf8>)
 80091da:	e04d      	b.n	8009278 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <=  104.0f ) ? 104.0f
 80091dc:	edd7 7a00 	vldr	s15, [r7]
 80091e0:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 8009294 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xfc>
 80091e4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80091e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80091ec:	d801      	bhi.n	80091f2 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x5a>
 80091ee:	4b2a      	ldr	r3, [pc, #168]	; (8009298 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x100>)
 80091f0:	e042      	b.n	8009278 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <=  208.0f ) ? 208.0f
 80091f2:	edd7 7a00 	vldr	s15, [r7]
 80091f6:	ed9f 7a29 	vldr	s14, [pc, #164]	; 800929c <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x104>
 80091fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80091fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009202:	d801      	bhi.n	8009208 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x70>
 8009204:	4b26      	ldr	r3, [pc, #152]	; (80092a0 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x108>)
 8009206:	e037      	b.n	8009278 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <=  416.0f ) ? 416.0f
 8009208:	edd7 7a00 	vldr	s15, [r7]
 800920c:	ed9f 7a25 	vldr	s14, [pc, #148]	; 80092a4 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x10c>
 8009210:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009214:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009218:	d801      	bhi.n	800921e <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x86>
 800921a:	4b23      	ldr	r3, [pc, #140]	; (80092a8 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x110>)
 800921c:	e02c      	b.n	8009278 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <=  833.0f ) ? 833.0f
 800921e:	edd7 7a00 	vldr	s15, [r7]
 8009222:	ed9f 7a22 	vldr	s14, [pc, #136]	; 80092ac <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x114>
 8009226:	eef4 7ac7 	vcmpe.f32	s15, s14
 800922a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800922e:	d801      	bhi.n	8009234 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x9c>
 8009230:	4b1f      	ldr	r3, [pc, #124]	; (80092b0 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x118>)
 8009232:	e021      	b.n	8009278 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <= 1660.0f ) ? 1660.0f
 8009234:	edd7 7a00 	vldr	s15, [r7]
 8009238:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 80092b4 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x11c>
 800923c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009240:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009244:	d801      	bhi.n	800924a <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xb2>
 8009246:	4b1c      	ldr	r3, [pc, #112]	; (80092b8 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x120>)
 8009248:	e016      	b.n	8009278 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <= 3330.0f ) ? 3330.0f
 800924a:	edd7 7a00 	vldr	s15, [r7]
 800924e:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 80092bc <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x124>
 8009252:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009256:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800925a:	d801      	bhi.n	8009260 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xc8>
 800925c:	4b18      	ldr	r3, [pc, #96]	; (80092c0 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x128>)
 800925e:	e00b      	b.n	8009278 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xe0>
                                 :                      6660.0f;
 8009260:	edd7 7a00 	vldr	s15, [r7]
 8009264:	ed9f 7a17 	vldr	s14, [pc, #92]	; 80092c4 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x12c>
 8009268:	eef4 7ac7 	vcmpe.f32	s15, s14
 800926c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009270:	d801      	bhi.n	8009276 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xde>
 8009272:	4b15      	ldr	r3, [pc, #84]	; (80092c8 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x130>)
 8009274:	e000      	b.n	8009278 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xe0>
 8009276:	4b15      	ldr	r3, [pc, #84]	; (80092cc <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x134>)
  pComponentData->Previous_ODR = ( odr <=   13.0f ) ? 13.0f
 8009278:	68ba      	ldr	r2, [r7, #8]
 800927a:	6053      	str	r3, [r2, #4]

  return COMPONENT_OK;
 800927c:	2300      	movs	r3, #0
}
 800927e:	4618      	mov	r0, r3
 8009280:	3714      	adds	r7, #20
 8009282:	46bd      	mov	sp, r7
 8009284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009288:	4770      	bx	lr
 800928a:	bf00      	nop
 800928c:	41500000 	.word	0x41500000
 8009290:	41d00000 	.word	0x41d00000
 8009294:	42500000 	.word	0x42500000
 8009298:	42500000 	.word	0x42500000
 800929c:	42d00000 	.word	0x42d00000
 80092a0:	42d00000 	.word	0x42d00000
 80092a4:	43500000 	.word	0x43500000
 80092a8:	43500000 	.word	0x43500000
 80092ac:	43d00000 	.word	0x43d00000
 80092b0:	43d00000 	.word	0x43d00000
 80092b4:	44504000 	.word	0x44504000
 80092b8:	44504000 	.word	0x44504000
 80092bc:	44cf8000 	.word	0x44cf8000
 80092c0:	44cf8000 	.word	0x44cf8000
 80092c4:	45502000 	.word	0x45502000
 80092c8:	45502000 	.word	0x45502000
 80092cc:	45d02000 	.word	0x45d02000

080092d0 <LSM6DSL_G_Get_Axes_Raw>:
 * @param pData pointer where the raw values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Get_Axes_Raw(DrvContextTypeDef *handle, int16_t *pData)
{
 80092d0:	b580      	push	{r7, lr}
 80092d2:	b084      	sub	sp, #16
 80092d4:	af00      	add	r7, sp, #0
 80092d6:	6078      	str	r0, [r7, #4]
 80092d8:	6039      	str	r1, [r7, #0]

  uint8_t regValue[6] = {0, 0, 0, 0, 0, 0};
 80092da:	4a1d      	ldr	r2, [pc, #116]	; (8009350 <LSM6DSL_G_Get_Axes_Raw+0x80>)
 80092dc:	f107 0308 	add.w	r3, r7, #8
 80092e0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80092e4:	6018      	str	r0, [r3, #0]
 80092e6:	3304      	adds	r3, #4
 80092e8:	8019      	strh	r1, [r3, #0]

  /* Read output registers from LSM6DSL_ACC_GYRO_OUTX_L_G to LSM6DSL_ACC_GYRO_OUTZ_H_G. */
  if ( LSM6DSL_ACC_GYRO_GetRawGyroData( (void *)handle, ( uint8_t* )regValue ) == MEMS_ERROR )
 80092ea:	f107 0308 	add.w	r3, r7, #8
 80092ee:	4619      	mov	r1, r3
 80092f0:	6878      	ldr	r0, [r7, #4]
 80092f2:	f7fd fb09 	bl	8006908 <LSM6DSL_ACC_GYRO_GetRawGyroData>
 80092f6:	4603      	mov	r3, r0
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d101      	bne.n	8009300 <LSM6DSL_G_Get_Axes_Raw+0x30>
  {
    return COMPONENT_ERROR;
 80092fc:	2301      	movs	r3, #1
 80092fe:	e023      	b.n	8009348 <LSM6DSL_G_Get_Axes_Raw+0x78>
  }

  /* Format the data. */
  pData[0] = ( ( ( ( int16_t )regValue[1] ) << 8 ) + ( int16_t )regValue[0] );
 8009300:	7a7b      	ldrb	r3, [r7, #9]
 8009302:	b29b      	uxth	r3, r3
 8009304:	021b      	lsls	r3, r3, #8
 8009306:	b29a      	uxth	r2, r3
 8009308:	7a3b      	ldrb	r3, [r7, #8]
 800930a:	b29b      	uxth	r3, r3
 800930c:	4413      	add	r3, r2
 800930e:	b29b      	uxth	r3, r3
 8009310:	b21a      	sxth	r2, r3
 8009312:	683b      	ldr	r3, [r7, #0]
 8009314:	801a      	strh	r2, [r3, #0]
  pData[1] = ( ( ( ( int16_t )regValue[3] ) << 8 ) + ( int16_t )regValue[2] );
 8009316:	7afb      	ldrb	r3, [r7, #11]
 8009318:	b29b      	uxth	r3, r3
 800931a:	021b      	lsls	r3, r3, #8
 800931c:	b29a      	uxth	r2, r3
 800931e:	7abb      	ldrb	r3, [r7, #10]
 8009320:	b29b      	uxth	r3, r3
 8009322:	4413      	add	r3, r2
 8009324:	b29a      	uxth	r2, r3
 8009326:	683b      	ldr	r3, [r7, #0]
 8009328:	3302      	adds	r3, #2
 800932a:	b212      	sxth	r2, r2
 800932c:	801a      	strh	r2, [r3, #0]
  pData[2] = ( ( ( ( int16_t )regValue[5] ) << 8 ) + ( int16_t )regValue[4] );
 800932e:	7b7b      	ldrb	r3, [r7, #13]
 8009330:	b29b      	uxth	r3, r3
 8009332:	021b      	lsls	r3, r3, #8
 8009334:	b29a      	uxth	r2, r3
 8009336:	7b3b      	ldrb	r3, [r7, #12]
 8009338:	b29b      	uxth	r3, r3
 800933a:	4413      	add	r3, r2
 800933c:	b29a      	uxth	r2, r3
 800933e:	683b      	ldr	r3, [r7, #0]
 8009340:	3304      	adds	r3, #4
 8009342:	b212      	sxth	r2, r2
 8009344:	801a      	strh	r2, [r3, #0]

  return COMPONENT_OK;
 8009346:	2300      	movs	r3, #0
}
 8009348:	4618      	mov	r0, r3
 800934a:	3710      	adds	r7, #16
 800934c:	46bd      	mov	sp, r7
 800934e:	bd80      	pop	{r7, pc}
 8009350:	08016290 	.word	0x08016290

08009354 <LSM6DSL_G_Set_ODR_When_Enabled>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Set_ODR_When_Enabled( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 8009354:	b580      	push	{r7, lr}
 8009356:	b084      	sub	sp, #16
 8009358:	af00      	add	r7, sp, #0
 800935a:	6078      	str	r0, [r7, #4]
 800935c:	460b      	mov	r3, r1
 800935e:	70fb      	strb	r3, [r7, #3]
  LSM6DSL_ACC_GYRO_ODR_G_t new_odr;

  switch( odr )
 8009360:	78fb      	ldrb	r3, [r7, #3]
 8009362:	2b04      	cmp	r3, #4
 8009364:	d81b      	bhi.n	800939e <LSM6DSL_G_Set_ODR_When_Enabled+0x4a>
 8009366:	a201      	add	r2, pc, #4	; (adr r2, 800936c <LSM6DSL_G_Set_ODR_When_Enabled+0x18>)
 8009368:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800936c:	08009381 	.word	0x08009381
 8009370:	08009387 	.word	0x08009387
 8009374:	0800938d 	.word	0x0800938d
 8009378:	08009393 	.word	0x08009393
 800937c:	08009399 	.word	0x08009399
  {
    case ODR_LOW:
      new_odr = LSM6DSL_ACC_GYRO_ODR_G_13Hz;
 8009380:	2310      	movs	r3, #16
 8009382:	73fb      	strb	r3, [r7, #15]
      break;
 8009384:	e00d      	b.n	80093a2 <LSM6DSL_G_Set_ODR_When_Enabled+0x4e>
    case ODR_MID_LOW:
      new_odr = LSM6DSL_ACC_GYRO_ODR_G_13Hz;
 8009386:	2310      	movs	r3, #16
 8009388:	73fb      	strb	r3, [r7, #15]
      break;
 800938a:	e00a      	b.n	80093a2 <LSM6DSL_G_Set_ODR_When_Enabled+0x4e>
    case ODR_MID:
      new_odr = LSM6DSL_ACC_GYRO_ODR_G_26Hz;
 800938c:	2320      	movs	r3, #32
 800938e:	73fb      	strb	r3, [r7, #15]
      break;
 8009390:	e007      	b.n	80093a2 <LSM6DSL_G_Set_ODR_When_Enabled+0x4e>
    case ODR_MID_HIGH:
      new_odr = LSM6DSL_ACC_GYRO_ODR_G_52Hz;
 8009392:	2330      	movs	r3, #48	; 0x30
 8009394:	73fb      	strb	r3, [r7, #15]
      break;
 8009396:	e004      	b.n	80093a2 <LSM6DSL_G_Set_ODR_When_Enabled+0x4e>
    case ODR_HIGH:
      new_odr = LSM6DSL_ACC_GYRO_ODR_G_104Hz;
 8009398:	2340      	movs	r3, #64	; 0x40
 800939a:	73fb      	strb	r3, [r7, #15]
      break;
 800939c:	e001      	b.n	80093a2 <LSM6DSL_G_Set_ODR_When_Enabled+0x4e>
    default:
      return COMPONENT_ERROR;
 800939e:	2301      	movs	r3, #1
 80093a0:	e00a      	b.n	80093b8 <LSM6DSL_G_Set_ODR_When_Enabled+0x64>
  }

  if ( LSM6DSL_ACC_GYRO_W_ODR_G( (void *)handle, new_odr ) == MEMS_ERROR )
 80093a2:	7bfb      	ldrb	r3, [r7, #15]
 80093a4:	4619      	mov	r1, r3
 80093a6:	6878      	ldr	r0, [r7, #4]
 80093a8:	f7fd fae1 	bl	800696e <LSM6DSL_ACC_GYRO_W_ODR_G>
 80093ac:	4603      	mov	r3, r0
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	d101      	bne.n	80093b6 <LSM6DSL_G_Set_ODR_When_Enabled+0x62>
  {
    return COMPONENT_ERROR;
 80093b2:	2301      	movs	r3, #1
 80093b4:	e000      	b.n	80093b8 <LSM6DSL_G_Set_ODR_When_Enabled+0x64>
  }

  return COMPONENT_OK;
 80093b6:	2300      	movs	r3, #0
}
 80093b8:	4618      	mov	r0, r3
 80093ba:	3710      	adds	r7, #16
 80093bc:	46bd      	mov	sp, r7
 80093be:	bd80      	pop	{r7, pc}

080093c0 <LSM6DSL_G_Set_ODR_When_Disabled>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Set_ODR_When_Disabled( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 80093c0:	b480      	push	{r7}
 80093c2:	b085      	sub	sp, #20
 80093c4:	af00      	add	r7, sp, #0
 80093c6:	6078      	str	r0, [r7, #4]
 80093c8:	460b      	mov	r3, r1
 80093ca:	70fb      	strb	r3, [r7, #3]
  GYRO_Data_t *pData = ( GYRO_Data_t * )handle->pData;
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	689b      	ldr	r3, [r3, #8]
 80093d0:	60fb      	str	r3, [r7, #12]
  LSM6DSL_G_Data_t *pComponentData = ( LSM6DSL_G_Data_t * )pData->pComponentData;
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	60bb      	str	r3, [r7, #8]

  switch( odr )
 80093d8:	78fb      	ldrb	r3, [r7, #3]
 80093da:	2b04      	cmp	r3, #4
 80093dc:	d820      	bhi.n	8009420 <LSM6DSL_G_Set_ODR_When_Disabled+0x60>
 80093de:	a201      	add	r2, pc, #4	; (adr r2, 80093e4 <LSM6DSL_G_Set_ODR_When_Disabled+0x24>)
 80093e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093e4:	080093f9 	.word	0x080093f9
 80093e8:	08009401 	.word	0x08009401
 80093ec:	08009409 	.word	0x08009409
 80093f0:	08009411 	.word	0x08009411
 80093f4:	08009419 	.word	0x08009419
  {
    case ODR_LOW:
      pComponentData->Previous_ODR = 13.0f;
 80093f8:	68bb      	ldr	r3, [r7, #8]
 80093fa:	4a0e      	ldr	r2, [pc, #56]	; (8009434 <LSM6DSL_G_Set_ODR_When_Disabled+0x74>)
 80093fc:	605a      	str	r2, [r3, #4]
      break;
 80093fe:	e011      	b.n	8009424 <LSM6DSL_G_Set_ODR_When_Disabled+0x64>
    case ODR_MID_LOW:
      pComponentData->Previous_ODR = 13.0f;
 8009400:	68bb      	ldr	r3, [r7, #8]
 8009402:	4a0c      	ldr	r2, [pc, #48]	; (8009434 <LSM6DSL_G_Set_ODR_When_Disabled+0x74>)
 8009404:	605a      	str	r2, [r3, #4]
      break;
 8009406:	e00d      	b.n	8009424 <LSM6DSL_G_Set_ODR_When_Disabled+0x64>
    case ODR_MID:
      pComponentData->Previous_ODR = 26.0f;
 8009408:	68bb      	ldr	r3, [r7, #8]
 800940a:	4a0b      	ldr	r2, [pc, #44]	; (8009438 <LSM6DSL_G_Set_ODR_When_Disabled+0x78>)
 800940c:	605a      	str	r2, [r3, #4]
      break;
 800940e:	e009      	b.n	8009424 <LSM6DSL_G_Set_ODR_When_Disabled+0x64>
    case ODR_MID_HIGH:
      pComponentData->Previous_ODR = 52.0f;
 8009410:	68bb      	ldr	r3, [r7, #8]
 8009412:	4a0a      	ldr	r2, [pc, #40]	; (800943c <LSM6DSL_G_Set_ODR_When_Disabled+0x7c>)
 8009414:	605a      	str	r2, [r3, #4]
      break;
 8009416:	e005      	b.n	8009424 <LSM6DSL_G_Set_ODR_When_Disabled+0x64>
    case ODR_HIGH:
      pComponentData->Previous_ODR = 104.0f;
 8009418:	68bb      	ldr	r3, [r7, #8]
 800941a:	4a09      	ldr	r2, [pc, #36]	; (8009440 <LSM6DSL_G_Set_ODR_When_Disabled+0x80>)
 800941c:	605a      	str	r2, [r3, #4]
      break;
 800941e:	e001      	b.n	8009424 <LSM6DSL_G_Set_ODR_When_Disabled+0x64>
    default:
      return COMPONENT_ERROR;
 8009420:	2301      	movs	r3, #1
 8009422:	e000      	b.n	8009426 <LSM6DSL_G_Set_ODR_When_Disabled+0x66>
  }

  return COMPONENT_OK;
 8009424:	2300      	movs	r3, #0
}
 8009426:	4618      	mov	r0, r3
 8009428:	3714      	adds	r7, #20
 800942a:	46bd      	mov	sp, r7
 800942c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009430:	4770      	bx	lr
 8009432:	bf00      	nop
 8009434:	41500000 	.word	0x41500000
 8009438:	41d00000 	.word	0x41d00000
 800943c:	42500000 	.word	0x42500000
 8009440:	42d00000 	.word	0x42d00000

08009444 <LSM6DSL_G_Set_ODR_Value_When_Enabled>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Set_ODR_Value_When_Enabled( DrvContextTypeDef *handle, float odr )
{
 8009444:	b580      	push	{r7, lr}
 8009446:	b084      	sub	sp, #16
 8009448:	af00      	add	r7, sp, #0
 800944a:	6078      	str	r0, [r7, #4]
 800944c:	ed87 0a00 	vstr	s0, [r7]

  LSM6DSL_ACC_GYRO_ODR_G_t new_odr;

  new_odr = ( odr <=  13.0f )  ? LSM6DSL_ACC_GYRO_ODR_G_13Hz
            : ( odr <=  26.0f )  ? LSM6DSL_ACC_GYRO_ODR_G_26Hz
 8009450:	edd7 7a00 	vldr	s15, [r7]
 8009454:	eeb2 7a0a 	vmov.f32	s14, #42	; 0x41500000  13.0
 8009458:	eef4 7ac7 	vcmpe.f32	s15, s14
 800945c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009460:	d801      	bhi.n	8009466 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0x22>
 8009462:	2310      	movs	r3, #16
 8009464:	e058      	b.n	8009518 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xd4>
 8009466:	edd7 7a00 	vldr	s15, [r7]
 800946a:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 800946e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009472:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009476:	d801      	bhi.n	800947c <LSM6DSL_G_Set_ODR_Value_When_Enabled+0x38>
 8009478:	2320      	movs	r3, #32
 800947a:	e04d      	b.n	8009518 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xd4>
 800947c:	edd7 7a00 	vldr	s15, [r7]
 8009480:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 8009538 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xf4>
 8009484:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009488:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800948c:	d801      	bhi.n	8009492 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0x4e>
 800948e:	2330      	movs	r3, #48	; 0x30
 8009490:	e042      	b.n	8009518 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xd4>
 8009492:	edd7 7a00 	vldr	s15, [r7]
 8009496:	ed9f 7a29 	vldr	s14, [pc, #164]	; 800953c <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xf8>
 800949a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800949e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80094a2:	d801      	bhi.n	80094a8 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0x64>
 80094a4:	2340      	movs	r3, #64	; 0x40
 80094a6:	e037      	b.n	8009518 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xd4>
 80094a8:	edd7 7a00 	vldr	s15, [r7]
 80094ac:	ed9f 7a24 	vldr	s14, [pc, #144]	; 8009540 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xfc>
 80094b0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80094b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80094b8:	d801      	bhi.n	80094be <LSM6DSL_G_Set_ODR_Value_When_Enabled+0x7a>
 80094ba:	2350      	movs	r3, #80	; 0x50
 80094bc:	e02c      	b.n	8009518 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xd4>
 80094be:	edd7 7a00 	vldr	s15, [r7]
 80094c2:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8009544 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0x100>
 80094c6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80094ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80094ce:	d801      	bhi.n	80094d4 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0x90>
 80094d0:	2360      	movs	r3, #96	; 0x60
 80094d2:	e021      	b.n	8009518 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xd4>
 80094d4:	edd7 7a00 	vldr	s15, [r7]
 80094d8:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8009548 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0x104>
 80094dc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80094e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80094e4:	d801      	bhi.n	80094ea <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xa6>
 80094e6:	2370      	movs	r3, #112	; 0x70
 80094e8:	e016      	b.n	8009518 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xd4>
 80094ea:	edd7 7a00 	vldr	s15, [r7]
 80094ee:	ed9f 7a17 	vldr	s14, [pc, #92]	; 800954c <LSM6DSL_G_Set_ODR_Value_When_Enabled+0x108>
 80094f2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80094f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80094fa:	d801      	bhi.n	8009500 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xbc>
 80094fc:	2380      	movs	r3, #128	; 0x80
 80094fe:	e00b      	b.n	8009518 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xd4>
 8009500:	edd7 7a00 	vldr	s15, [r7]
 8009504:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8009550 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0x10c>
 8009508:	eef4 7ac7 	vcmpe.f32	s15, s14
 800950c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009510:	d801      	bhi.n	8009516 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xd2>
 8009512:	2390      	movs	r3, #144	; 0x90
 8009514:	e000      	b.n	8009518 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xd4>
 8009516:	23a0      	movs	r3, #160	; 0xa0
  new_odr = ( odr <=  13.0f )  ? LSM6DSL_ACC_GYRO_ODR_G_13Hz
 8009518:	73fb      	strb	r3, [r7, #15]
            : ( odr <= 833.0f )  ? LSM6DSL_ACC_GYRO_ODR_G_833Hz
            : ( odr <= 1660.0f ) ? LSM6DSL_ACC_GYRO_ODR_G_1660Hz
            : ( odr <= 3330.0f ) ? LSM6DSL_ACC_GYRO_ODR_G_3330Hz
            :                      LSM6DSL_ACC_GYRO_ODR_G_6660Hz;

  if ( LSM6DSL_ACC_GYRO_W_ODR_G( (void *)handle, new_odr ) == MEMS_ERROR )
 800951a:	7bfb      	ldrb	r3, [r7, #15]
 800951c:	4619      	mov	r1, r3
 800951e:	6878      	ldr	r0, [r7, #4]
 8009520:	f7fd fa25 	bl	800696e <LSM6DSL_ACC_GYRO_W_ODR_G>
 8009524:	4603      	mov	r3, r0
 8009526:	2b00      	cmp	r3, #0
 8009528:	d101      	bne.n	800952e <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xea>
  {
    return COMPONENT_ERROR;
 800952a:	2301      	movs	r3, #1
 800952c:	e000      	b.n	8009530 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xec>
  }

  return COMPONENT_OK;
 800952e:	2300      	movs	r3, #0
}
 8009530:	4618      	mov	r0, r3
 8009532:	3710      	adds	r7, #16
 8009534:	46bd      	mov	sp, r7
 8009536:	bd80      	pop	{r7, pc}
 8009538:	42500000 	.word	0x42500000
 800953c:	42d00000 	.word	0x42d00000
 8009540:	43500000 	.word	0x43500000
 8009544:	43d00000 	.word	0x43d00000
 8009548:	44504000 	.word	0x44504000
 800954c:	44cf8000 	.word	0x44cf8000
 8009550:	45502000 	.word	0x45502000

08009554 <LSM6DSL_G_Set_ODR_Value_When_Disabled>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Set_ODR_Value_When_Disabled( DrvContextTypeDef *handle, float odr )
{
 8009554:	b480      	push	{r7}
 8009556:	b085      	sub	sp, #20
 8009558:	af00      	add	r7, sp, #0
 800955a:	6078      	str	r0, [r7, #4]
 800955c:	ed87 0a00 	vstr	s0, [r7]

  GYRO_Data_t *pData = ( GYRO_Data_t * )handle->pData;
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	689b      	ldr	r3, [r3, #8]
 8009564:	60fb      	str	r3, [r7, #12]
  LSM6DSL_G_Data_t *pComponentData = ( LSM6DSL_G_Data_t * )pData->pComponentData;
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	60bb      	str	r3, [r7, #8]

  pComponentData->Previous_ODR = ( odr <=  13.0f )  ? 13.0f
                                 : ( odr <=  26.0f )  ? 26.0f
 800956c:	edd7 7a00 	vldr	s15, [r7]
 8009570:	eeb2 7a0a 	vmov.f32	s14, #42	; 0x41500000  13.0
 8009574:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009578:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800957c:	d801      	bhi.n	8009582 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x2e>
 800957e:	4b32      	ldr	r3, [pc, #200]	; (8009648 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xf4>)
 8009580:	e058      	b.n	8009634 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <=  52.0f )  ? 52.0f
 8009582:	edd7 7a00 	vldr	s15, [r7]
 8009586:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 800958a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800958e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009592:	d801      	bhi.n	8009598 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x44>
 8009594:	4b2d      	ldr	r3, [pc, #180]	; (800964c <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xf8>)
 8009596:	e04d      	b.n	8009634 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <= 104.0f )  ? 104.0f
 8009598:	edd7 7a00 	vldr	s15, [r7]
 800959c:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 8009650 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xfc>
 80095a0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80095a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80095a8:	d801      	bhi.n	80095ae <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x5a>
 80095aa:	4b2a      	ldr	r3, [pc, #168]	; (8009654 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x100>)
 80095ac:	e042      	b.n	8009634 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <= 208.0f )  ? 208.0f
 80095ae:	edd7 7a00 	vldr	s15, [r7]
 80095b2:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8009658 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x104>
 80095b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80095ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80095be:	d801      	bhi.n	80095c4 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x70>
 80095c0:	4b26      	ldr	r3, [pc, #152]	; (800965c <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x108>)
 80095c2:	e037      	b.n	8009634 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <= 416.0f )  ? 416.0f
 80095c4:	edd7 7a00 	vldr	s15, [r7]
 80095c8:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8009660 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x10c>
 80095cc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80095d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80095d4:	d801      	bhi.n	80095da <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x86>
 80095d6:	4b23      	ldr	r3, [pc, #140]	; (8009664 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x110>)
 80095d8:	e02c      	b.n	8009634 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <= 833.0f )  ? 833.0f
 80095da:	edd7 7a00 	vldr	s15, [r7]
 80095de:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8009668 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x114>
 80095e2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80095e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80095ea:	d801      	bhi.n	80095f0 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x9c>
 80095ec:	4b1f      	ldr	r3, [pc, #124]	; (800966c <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x118>)
 80095ee:	e021      	b.n	8009634 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <= 1660.0f ) ? 1660.0f
 80095f0:	edd7 7a00 	vldr	s15, [r7]
 80095f4:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8009670 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x11c>
 80095f8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80095fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009600:	d801      	bhi.n	8009606 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xb2>
 8009602:	4b1c      	ldr	r3, [pc, #112]	; (8009674 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x120>)
 8009604:	e016      	b.n	8009634 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <= 3330.0f ) ? 3330.0f
 8009606:	edd7 7a00 	vldr	s15, [r7]
 800960a:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8009678 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x124>
 800960e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009612:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009616:	d801      	bhi.n	800961c <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xc8>
 8009618:	4b18      	ldr	r3, [pc, #96]	; (800967c <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x128>)
 800961a:	e00b      	b.n	8009634 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xe0>
                                 :                      6660.0f;
 800961c:	edd7 7a00 	vldr	s15, [r7]
 8009620:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8009680 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x12c>
 8009624:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009628:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800962c:	d801      	bhi.n	8009632 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xde>
 800962e:	4b15      	ldr	r3, [pc, #84]	; (8009684 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x130>)
 8009630:	e000      	b.n	8009634 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xe0>
 8009632:	4b15      	ldr	r3, [pc, #84]	; (8009688 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x134>)
  pComponentData->Previous_ODR = ( odr <=  13.0f )  ? 13.0f
 8009634:	68ba      	ldr	r2, [r7, #8]
 8009636:	6053      	str	r3, [r2, #4]

  return COMPONENT_OK;
 8009638:	2300      	movs	r3, #0
}
 800963a:	4618      	mov	r0, r3
 800963c:	3714      	adds	r7, #20
 800963e:	46bd      	mov	sp, r7
 8009640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009644:	4770      	bx	lr
 8009646:	bf00      	nop
 8009648:	41500000 	.word	0x41500000
 800964c:	41d00000 	.word	0x41d00000
 8009650:	42500000 	.word	0x42500000
 8009654:	42500000 	.word	0x42500000
 8009658:	42d00000 	.word	0x42d00000
 800965c:	42d00000 	.word	0x42d00000
 8009660:	43500000 	.word	0x43500000
 8009664:	43500000 	.word	0x43500000
 8009668:	43d00000 	.word	0x43d00000
 800966c:	43d00000 	.word	0x43d00000
 8009670:	44504000 	.word	0x44504000
 8009674:	44504000 	.word	0x44504000
 8009678:	44cf8000 	.word	0x44cf8000
 800967c:	44cf8000 	.word	0x44cf8000
 8009680:	45502000 	.word	0x45502000
 8009684:	45502000 	.word	0x45502000
 8009688:	45d02000 	.word	0x45d02000

0800968c <LSM6DSL_X_Enable_Free_Fall_Detection>:
 * @note  This function sets the LSM6DSL accelerometer ODR to 416Hz and the LSM6DSL accelerometer full scale to 2g
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Enable_Free_Fall_Detection( DrvContextTypeDef *handle )
{
 800968c:	b580      	push	{r7, lr}
 800968e:	b082      	sub	sp, #8
 8009690:	af00      	add	r7, sp, #0
 8009692:	6078      	str	r0, [r7, #4]

  /* Output Data Rate selection */
  if(LSM6DSL_X_Set_ODR_Value(handle, 416.0f) == COMPONENT_ERROR)
 8009694:	ed9f 0a2b 	vldr	s0, [pc, #172]	; 8009744 <LSM6DSL_X_Enable_Free_Fall_Detection+0xb8>
 8009698:	6878      	ldr	r0, [r7, #4]
 800969a:	f7fe fec2 	bl	8008422 <LSM6DSL_X_Set_ODR_Value>
 800969e:	4603      	mov	r3, r0
 80096a0:	2b01      	cmp	r3, #1
 80096a2:	d101      	bne.n	80096a8 <LSM6DSL_X_Enable_Free_Fall_Detection+0x1c>
  {
    return COMPONENT_ERROR;
 80096a4:	2301      	movs	r3, #1
 80096a6:	e048      	b.n	800973a <LSM6DSL_X_Enable_Free_Fall_Detection+0xae>
  }

  /* Full scale selection */
  if ( LSM6DSL_ACC_GYRO_W_FS_XL( (void *)handle, LSM6DSL_ACC_GYRO_FS_XL_2g ) == MEMS_ERROR )
 80096a8:	2100      	movs	r1, #0
 80096aa:	6878      	ldr	r0, [r7, #4]
 80096ac:	f7fd f81e 	bl	80066ec <LSM6DSL_ACC_GYRO_W_FS_XL>
 80096b0:	4603      	mov	r3, r0
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	d101      	bne.n	80096ba <LSM6DSL_X_Enable_Free_Fall_Detection+0x2e>
  {
    return COMPONENT_ERROR;
 80096b6:	2301      	movs	r3, #1
 80096b8:	e03f      	b.n	800973a <LSM6DSL_X_Enable_Free_Fall_Detection+0xae>
  }

  /* FF_DUR setting */
  if ( LSM6DSL_ACC_GYRO_W_FF_Duration( (void *)handle, 0x06 ) == MEMS_ERROR )
 80096ba:	2106      	movs	r1, #6
 80096bc:	6878      	ldr	r0, [r7, #4]
 80096be:	f7fe fa0f 	bl	8007ae0 <LSM6DSL_ACC_GYRO_W_FF_Duration>
 80096c2:	4603      	mov	r3, r0
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d101      	bne.n	80096cc <LSM6DSL_X_Enable_Free_Fall_Detection+0x40>
  {
    return COMPONENT_ERROR;
 80096c8:	2301      	movs	r3, #1
 80096ca:	e036      	b.n	800973a <LSM6DSL_X_Enable_Free_Fall_Detection+0xae>
  }

  /* WAKE_DUR setting */
  if ( LSM6DSL_ACC_GYRO_W_WAKE_DUR( (void *)handle, 0x00 ) == MEMS_ERROR )
 80096cc:	2100      	movs	r1, #0
 80096ce:	6878      	ldr	r0, [r7, #4]
 80096d0:	f7fe f9a5 	bl	8007a1e <LSM6DSL_ACC_GYRO_W_WAKE_DUR>
 80096d4:	4603      	mov	r3, r0
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	d101      	bne.n	80096de <LSM6DSL_X_Enable_Free_Fall_Detection+0x52>
  {
    return COMPONENT_ERROR;
 80096da:	2301      	movs	r3, #1
 80096dc:	e02d      	b.n	800973a <LSM6DSL_X_Enable_Free_Fall_Detection+0xae>
  }

  /* TIMER_HR setting */
  if ( LSM6DSL_ACC_GYRO_W_TIMER_HR( (void *)handle, LSM6DSL_ACC_GYRO_TIMER_HR_6_4ms ) == MEMS_ERROR )
 80096de:	2100      	movs	r1, #0
 80096e0:	6878      	ldr	r0, [r7, #4]
 80096e2:	f7fe f96f 	bl	80079c4 <LSM6DSL_ACC_GYRO_W_TIMER_HR>
 80096e6:	4603      	mov	r3, r0
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d101      	bne.n	80096f0 <LSM6DSL_X_Enable_Free_Fall_Detection+0x64>
  {
    return COMPONENT_ERROR;
 80096ec:	2301      	movs	r3, #1
 80096ee:	e024      	b.n	800973a <LSM6DSL_X_Enable_Free_Fall_Detection+0xae>
  }

  /* SLEEP_DUR setting */
  if ( LSM6DSL_ACC_GYRO_W_SLEEP_DUR( (void *)handle, 0x00 ) == MEMS_ERROR )
 80096f0:	2100      	movs	r1, #0
 80096f2:	6878      	ldr	r0, [r7, #4]
 80096f4:	f7fe f935 	bl	8007962 <LSM6DSL_ACC_GYRO_W_SLEEP_DUR>
 80096f8:	4603      	mov	r3, r0
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d101      	bne.n	8009702 <LSM6DSL_X_Enable_Free_Fall_Detection+0x76>
  {
    return COMPONENT_ERROR;
 80096fe:	2301      	movs	r3, #1
 8009700:	e01b      	b.n	800973a <LSM6DSL_X_Enable_Free_Fall_Detection+0xae>
  }

  /* FF_THS setting */
  if ( LSM6DSL_ACC_GYRO_W_FF_THS( (void *) handle, LSM6DSL_ACC_GYRO_FF_THS_312mg ) == MEMS_ERROR )
 8009702:	2103      	movs	r1, #3
 8009704:	6878      	ldr	r0, [r7, #4]
 8009706:	f7fe f9be 	bl	8007a86 <LSM6DSL_ACC_GYRO_W_FF_THS>
 800970a:	4603      	mov	r3, r0
 800970c:	2b00      	cmp	r3, #0
 800970e:	d101      	bne.n	8009714 <LSM6DSL_X_Enable_Free_Fall_Detection+0x88>
  {
    return COMPONENT_ERROR;
 8009710:	2301      	movs	r3, #1
 8009712:	e012      	b.n	800973a <LSM6DSL_X_Enable_Free_Fall_Detection+0xae>
  }

  /* Enable basic Interrupts */
  if ( LSM6DSL_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSL_ACC_GYRO_BASIC_INT_ENABLED ) == MEMS_ERROR )
 8009714:	2180      	movs	r1, #128	; 0x80
 8009716:	6878      	ldr	r0, [r7, #4]
 8009718:	f7fd ffa1 	bl	800765e <LSM6DSL_ACC_GYRO_W_BASIC_INT>
 800971c:	4603      	mov	r3, r0
 800971e:	2b00      	cmp	r3, #0
 8009720:	d101      	bne.n	8009726 <LSM6DSL_X_Enable_Free_Fall_Detection+0x9a>
  {
    return COMPONENT_ERROR;
 8009722:	2301      	movs	r3, #1
 8009724:	e009      	b.n	800973a <LSM6DSL_X_Enable_Free_Fall_Detection+0xae>
  }

  /* INT1_FF setting */
  if ( LSM6DSL_ACC_GYRO_W_FFEvOnInt1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_FF_ENABLED ) == MEMS_ERROR )
 8009726:	2110      	movs	r1, #16
 8009728:	6878      	ldr	r0, [r7, #4]
 800972a:	f7fe fac7 	bl	8007cbc <LSM6DSL_ACC_GYRO_W_FFEvOnInt1>
 800972e:	4603      	mov	r3, r0
 8009730:	2b00      	cmp	r3, #0
 8009732:	d101      	bne.n	8009738 <LSM6DSL_X_Enable_Free_Fall_Detection+0xac>
  {
    return COMPONENT_ERROR;
 8009734:	2301      	movs	r3, #1
 8009736:	e000      	b.n	800973a <LSM6DSL_X_Enable_Free_Fall_Detection+0xae>
  }

  return COMPONENT_OK;
 8009738:	2300      	movs	r3, #0
}
 800973a:	4618      	mov	r0, r3
 800973c:	3708      	adds	r7, #8
 800973e:	46bd      	mov	sp, r7
 8009740:	bd80      	pop	{r7, pc}
 8009742:	bf00      	nop
 8009744:	43d00000 	.word	0x43d00000

08009748 <LSM6DSL_X_Disable_Free_Fall_Detection>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Disable_Free_Fall_Detection( DrvContextTypeDef *handle )
{
 8009748:	b580      	push	{r7, lr}
 800974a:	b082      	sub	sp, #8
 800974c:	af00      	add	r7, sp, #0
 800974e:	6078      	str	r0, [r7, #4]

  /* INT1_FF setting */
  if ( LSM6DSL_ACC_GYRO_W_FFEvOnInt1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_FF_DISABLED ) == MEMS_ERROR )
 8009750:	2100      	movs	r1, #0
 8009752:	6878      	ldr	r0, [r7, #4]
 8009754:	f7fe fab2 	bl	8007cbc <LSM6DSL_ACC_GYRO_W_FFEvOnInt1>
 8009758:	4603      	mov	r3, r0
 800975a:	2b00      	cmp	r3, #0
 800975c:	d101      	bne.n	8009762 <LSM6DSL_X_Disable_Free_Fall_Detection+0x1a>
  {
    return COMPONENT_ERROR;
 800975e:	2301      	movs	r3, #1
 8009760:	e01b      	b.n	800979a <LSM6DSL_X_Disable_Free_Fall_Detection+0x52>
  }

  /* Disable basic Interrupts */
  if ( LSM6DSL_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSL_ACC_GYRO_BASIC_INT_DISABLED ) == MEMS_ERROR )
 8009762:	2100      	movs	r1, #0
 8009764:	6878      	ldr	r0, [r7, #4]
 8009766:	f7fd ff7a 	bl	800765e <LSM6DSL_ACC_GYRO_W_BASIC_INT>
 800976a:	4603      	mov	r3, r0
 800976c:	2b00      	cmp	r3, #0
 800976e:	d101      	bne.n	8009774 <LSM6DSL_X_Disable_Free_Fall_Detection+0x2c>
  {
    return COMPONENT_ERROR;
 8009770:	2301      	movs	r3, #1
 8009772:	e012      	b.n	800979a <LSM6DSL_X_Disable_Free_Fall_Detection+0x52>
  }

  /* FF_DUR setting */
  if ( LSM6DSL_ACC_GYRO_W_FF_Duration( (void *)handle, 0x00 ) == MEMS_ERROR )
 8009774:	2100      	movs	r1, #0
 8009776:	6878      	ldr	r0, [r7, #4]
 8009778:	f7fe f9b2 	bl	8007ae0 <LSM6DSL_ACC_GYRO_W_FF_Duration>
 800977c:	4603      	mov	r3, r0
 800977e:	2b00      	cmp	r3, #0
 8009780:	d101      	bne.n	8009786 <LSM6DSL_X_Disable_Free_Fall_Detection+0x3e>
  {
    return COMPONENT_ERROR;
 8009782:	2301      	movs	r3, #1
 8009784:	e009      	b.n	800979a <LSM6DSL_X_Disable_Free_Fall_Detection+0x52>
  }

  /* FF_THS setting */
  if ( LSM6DSL_ACC_GYRO_W_FF_THS( (void *)handle, LSM6DSL_ACC_GYRO_FF_THS_156mg ) == MEMS_ERROR )
 8009786:	2100      	movs	r1, #0
 8009788:	6878      	ldr	r0, [r7, #4]
 800978a:	f7fe f97c 	bl	8007a86 <LSM6DSL_ACC_GYRO_W_FF_THS>
 800978e:	4603      	mov	r3, r0
 8009790:	2b00      	cmp	r3, #0
 8009792:	d101      	bne.n	8009798 <LSM6DSL_X_Disable_Free_Fall_Detection+0x50>
  {
    return COMPONENT_ERROR;
 8009794:	2301      	movs	r3, #1
 8009796:	e000      	b.n	800979a <LSM6DSL_X_Disable_Free_Fall_Detection+0x52>
  }

  return COMPONENT_OK;
 8009798:	2300      	movs	r3, #0
}
 800979a:	4618      	mov	r0, r3
 800979c:	3708      	adds	r7, #8
 800979e:	46bd      	mov	sp, r7
 80097a0:	bd80      	pop	{r7, pc}

080097a2 <LSM6DSL_X_Get_Free_Fall_Detection_Status>:
 * @param status the pointer to the status of free fall detection: 0 means no detection, 1 means detection happened
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_Free_Fall_Detection_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 80097a2:	b580      	push	{r7, lr}
 80097a4:	b084      	sub	sp, #16
 80097a6:	af00      	add	r7, sp, #0
 80097a8:	6078      	str	r0, [r7, #4]
 80097aa:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_FF_EV_STATUS_t free_fall_status;

  if ( LSM6DSL_ACC_GYRO_R_FF_EV_STATUS( (void *)handle, &free_fall_status ) == MEMS_ERROR )
 80097ac:	f107 030f 	add.w	r3, r7, #15
 80097b0:	4619      	mov	r1, r3
 80097b2:	6878      	ldr	r0, [r7, #4]
 80097b4:	f7fd fc55 	bl	8007062 <LSM6DSL_ACC_GYRO_R_FF_EV_STATUS>
 80097b8:	4603      	mov	r3, r0
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	d101      	bne.n	80097c2 <LSM6DSL_X_Get_Free_Fall_Detection_Status+0x20>
  {
    return COMPONENT_ERROR;
 80097be:	2301      	movs	r3, #1
 80097c0:	e00f      	b.n	80097e2 <LSM6DSL_X_Get_Free_Fall_Detection_Status+0x40>
  }

  switch( free_fall_status )
 80097c2:	7bfb      	ldrb	r3, [r7, #15]
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d005      	beq.n	80097d4 <LSM6DSL_X_Get_Free_Fall_Detection_Status+0x32>
 80097c8:	2b20      	cmp	r3, #32
 80097ca:	d107      	bne.n	80097dc <LSM6DSL_X_Get_Free_Fall_Detection_Status+0x3a>
  {
    case LSM6DSL_ACC_GYRO_FF_EV_STATUS_DETECTED:
      *status = 1;
 80097cc:	683b      	ldr	r3, [r7, #0]
 80097ce:	2201      	movs	r2, #1
 80097d0:	701a      	strb	r2, [r3, #0]
      break;
 80097d2:	e005      	b.n	80097e0 <LSM6DSL_X_Get_Free_Fall_Detection_Status+0x3e>
    case LSM6DSL_ACC_GYRO_FF_EV_STATUS_NOT_DETECTED:
      *status = 0;
 80097d4:	683b      	ldr	r3, [r7, #0]
 80097d6:	2200      	movs	r2, #0
 80097d8:	701a      	strb	r2, [r3, #0]
      break;
 80097da:	e001      	b.n	80097e0 <LSM6DSL_X_Get_Free_Fall_Detection_Status+0x3e>
    default:
      return COMPONENT_ERROR;
 80097dc:	2301      	movs	r3, #1
 80097de:	e000      	b.n	80097e2 <LSM6DSL_X_Get_Free_Fall_Detection_Status+0x40>
  }

  return COMPONENT_OK;
 80097e0:	2300      	movs	r3, #0
}
 80097e2:	4618      	mov	r0, r3
 80097e4:	3710      	adds	r7, #16
 80097e6:	46bd      	mov	sp, r7
 80097e8:	bd80      	pop	{r7, pc}

080097ea <LSM6DSL_X_Set_Free_Fall_Threshold>:
 * @param thr the threshold to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_Free_Fall_Threshold( DrvContextTypeDef *handle, uint8_t thr )
{
 80097ea:	b580      	push	{r7, lr}
 80097ec:	b082      	sub	sp, #8
 80097ee:	af00      	add	r7, sp, #0
 80097f0:	6078      	str	r0, [r7, #4]
 80097f2:	460b      	mov	r3, r1
 80097f4:	70fb      	strb	r3, [r7, #3]

  if ( LSM6DSL_ACC_GYRO_W_FF_THS( (void *)handle, (LSM6DSL_ACC_GYRO_FF_THS_t)thr ) == MEMS_ERROR )
 80097f6:	78fb      	ldrb	r3, [r7, #3]
 80097f8:	4619      	mov	r1, r3
 80097fa:	6878      	ldr	r0, [r7, #4]
 80097fc:	f7fe f943 	bl	8007a86 <LSM6DSL_ACC_GYRO_W_FF_THS>
 8009800:	4603      	mov	r3, r0
 8009802:	2b00      	cmp	r3, #0
 8009804:	d101      	bne.n	800980a <LSM6DSL_X_Set_Free_Fall_Threshold+0x20>
  {
    return COMPONENT_ERROR;
 8009806:	2301      	movs	r3, #1
 8009808:	e000      	b.n	800980c <LSM6DSL_X_Set_Free_Fall_Threshold+0x22>
  }

  return COMPONENT_OK;
 800980a:	2300      	movs	r3, #0
}
 800980c:	4618      	mov	r0, r3
 800980e:	3708      	adds	r7, #8
 8009810:	46bd      	mov	sp, r7
 8009812:	bd80      	pop	{r7, pc}

08009814 <LSM6DSL_X_Enable_Pedometer>:
 * @note  This function sets the LSM6DSL accelerometer ODR to 26Hz and the LSM6DSL accelerometer full scale to 2g
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Enable_Pedometer( DrvContextTypeDef *handle )
{
 8009814:	b580      	push	{r7, lr}
 8009816:	b082      	sub	sp, #8
 8009818:	af00      	add	r7, sp, #0
 800981a:	6078      	str	r0, [r7, #4]

  /* Output Data Rate selection */
  if(LSM6DSL_X_Set_ODR_Value(handle, 26.0f) == COMPONENT_ERROR)
 800981c:	eeb3 0a0a 	vmov.f32	s0, #58	; 0x41d00000  26.0
 8009820:	6878      	ldr	r0, [r7, #4]
 8009822:	f7fe fdfe 	bl	8008422 <LSM6DSL_X_Set_ODR_Value>
 8009826:	4603      	mov	r3, r0
 8009828:	2b01      	cmp	r3, #1
 800982a:	d101      	bne.n	8009830 <LSM6DSL_X_Enable_Pedometer+0x1c>
  {
    return COMPONENT_ERROR;
 800982c:	2301      	movs	r3, #1
 800982e:	e02d      	b.n	800988c <LSM6DSL_X_Enable_Pedometer+0x78>
  }

  /* Full scale selection. */
  if ( LSM6DSL_ACC_GYRO_W_FS_XL( (void *)handle, LSM6DSL_ACC_GYRO_FS_XL_2g ) == MEMS_ERROR )
 8009830:	2100      	movs	r1, #0
 8009832:	6878      	ldr	r0, [r7, #4]
 8009834:	f7fc ff5a 	bl	80066ec <LSM6DSL_ACC_GYRO_W_FS_XL>
 8009838:	4603      	mov	r3, r0
 800983a:	2b00      	cmp	r3, #0
 800983c:	d101      	bne.n	8009842 <LSM6DSL_X_Enable_Pedometer+0x2e>
  {
    return COMPONENT_ERROR;
 800983e:	2301      	movs	r3, #1
 8009840:	e024      	b.n	800988c <LSM6DSL_X_Enable_Pedometer+0x78>
  }

  /* Set pedometer threshold. */
  if ( LSM6DSL_X_Set_Pedometer_Threshold( handle, LSM6DSL_PEDOMETER_THRESHOLD_MID_HIGH ) == COMPONENT_ERROR )
 8009842:	2117      	movs	r1, #23
 8009844:	6878      	ldr	r0, [r7, #4]
 8009846:	f000 f8ad 	bl	80099a4 <LSM6DSL_X_Set_Pedometer_Threshold>
 800984a:	4603      	mov	r3, r0
 800984c:	2b01      	cmp	r3, #1
 800984e:	d101      	bne.n	8009854 <LSM6DSL_X_Enable_Pedometer+0x40>
  {
    return COMPONENT_ERROR;
 8009850:	2301      	movs	r3, #1
 8009852:	e01b      	b.n	800988c <LSM6DSL_X_Enable_Pedometer+0x78>
  }

  /* Enable embedded functionalities. */
  if ( LSM6DSL_ACC_GYRO_W_FUNC_EN( (void *)handle, LSM6DSL_ACC_GYRO_FUNC_EN_ENABLED ) == MEMS_ERROR )
 8009854:	2104      	movs	r1, #4
 8009856:	6878      	ldr	r0, [r7, #4]
 8009858:	f7fd fbba 	bl	8006fd0 <LSM6DSL_ACC_GYRO_W_FUNC_EN>
 800985c:	4603      	mov	r3, r0
 800985e:	2b00      	cmp	r3, #0
 8009860:	d101      	bne.n	8009866 <LSM6DSL_X_Enable_Pedometer+0x52>
  {
    return COMPONENT_ERROR;
 8009862:	2301      	movs	r3, #1
 8009864:	e012      	b.n	800988c <LSM6DSL_X_Enable_Pedometer+0x78>
  }

  /* Enable pedometer algorithm. */
  if ( LSM6DSL_ACC_GYRO_W_PEDO( (void *)handle, LSM6DSL_ACC_GYRO_PEDO_ENABLED ) == MEMS_ERROR )
 8009866:	2110      	movs	r1, #16
 8009868:	6878      	ldr	r0, [r7, #4]
 800986a:	f7fd fb84 	bl	8006f76 <LSM6DSL_ACC_GYRO_W_PEDO>
 800986e:	4603      	mov	r3, r0
 8009870:	2b00      	cmp	r3, #0
 8009872:	d101      	bne.n	8009878 <LSM6DSL_X_Enable_Pedometer+0x64>
  {
    return COMPONENT_ERROR;
 8009874:	2301      	movs	r3, #1
 8009876:	e009      	b.n	800988c <LSM6DSL_X_Enable_Pedometer+0x78>
  }

  /* Enable pedometer on INT1. */
  if ( LSM6DSL_ACC_GYRO_W_STEP_DET_on_INT1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_PEDO_ENABLED ) == MEMS_ERROR )
 8009878:	2180      	movs	r1, #128	; 0x80
 800987a:	6878      	ldr	r0, [r7, #4]
 800987c:	f7fd fa6d 	bl	8006d5a <LSM6DSL_ACC_GYRO_W_STEP_DET_on_INT1>
 8009880:	4603      	mov	r3, r0
 8009882:	2b00      	cmp	r3, #0
 8009884:	d101      	bne.n	800988a <LSM6DSL_X_Enable_Pedometer+0x76>
  {
    return COMPONENT_ERROR;
 8009886:	2301      	movs	r3, #1
 8009888:	e000      	b.n	800988c <LSM6DSL_X_Enable_Pedometer+0x78>
  }

  return COMPONENT_OK;
 800988a:	2300      	movs	r3, #0
}
 800988c:	4618      	mov	r0, r3
 800988e:	3708      	adds	r7, #8
 8009890:	46bd      	mov	sp, r7
 8009892:	bd80      	pop	{r7, pc}

08009894 <LSM6DSL_X_Disable_Pedometer>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Disable_Pedometer( DrvContextTypeDef *handle )
{
 8009894:	b580      	push	{r7, lr}
 8009896:	b082      	sub	sp, #8
 8009898:	af00      	add	r7, sp, #0
 800989a:	6078      	str	r0, [r7, #4]

  /* Disable pedometer on INT1. */
  if ( LSM6DSL_ACC_GYRO_W_STEP_DET_on_INT1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_PEDO_DISABLED ) == MEMS_ERROR )
 800989c:	2100      	movs	r1, #0
 800989e:	6878      	ldr	r0, [r7, #4]
 80098a0:	f7fd fa5b 	bl	8006d5a <LSM6DSL_ACC_GYRO_W_STEP_DET_on_INT1>
 80098a4:	4603      	mov	r3, r0
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d101      	bne.n	80098ae <LSM6DSL_X_Disable_Pedometer+0x1a>
  {
    return COMPONENT_ERROR;
 80098aa:	2301      	movs	r3, #1
 80098ac:	e01b      	b.n	80098e6 <LSM6DSL_X_Disable_Pedometer+0x52>
  }

  /* Disable pedometer algorithm. */
  if ( LSM6DSL_ACC_GYRO_W_PEDO( (void *)handle, LSM6DSL_ACC_GYRO_PEDO_DISABLED ) == MEMS_ERROR )
 80098ae:	2100      	movs	r1, #0
 80098b0:	6878      	ldr	r0, [r7, #4]
 80098b2:	f7fd fb60 	bl	8006f76 <LSM6DSL_ACC_GYRO_W_PEDO>
 80098b6:	4603      	mov	r3, r0
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	d101      	bne.n	80098c0 <LSM6DSL_X_Disable_Pedometer+0x2c>
  {
    return COMPONENT_ERROR;
 80098bc:	2301      	movs	r3, #1
 80098be:	e012      	b.n	80098e6 <LSM6DSL_X_Disable_Pedometer+0x52>
  }

  /* Disable embedded functionalities. */
  if ( LSM6DSL_ACC_GYRO_W_FUNC_EN( (void *)handle, LSM6DSL_ACC_GYRO_FUNC_EN_DISABLED ) == MEMS_ERROR )
 80098c0:	2100      	movs	r1, #0
 80098c2:	6878      	ldr	r0, [r7, #4]
 80098c4:	f7fd fb84 	bl	8006fd0 <LSM6DSL_ACC_GYRO_W_FUNC_EN>
 80098c8:	4603      	mov	r3, r0
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	d101      	bne.n	80098d2 <LSM6DSL_X_Disable_Pedometer+0x3e>
  {
    return COMPONENT_ERROR;
 80098ce:	2301      	movs	r3, #1
 80098d0:	e009      	b.n	80098e6 <LSM6DSL_X_Disable_Pedometer+0x52>
  }

  /* Reset pedometer threshold. */
  if ( LSM6DSL_X_Set_Pedometer_Threshold( handle, 0x0 ) == COMPONENT_ERROR )
 80098d2:	2100      	movs	r1, #0
 80098d4:	6878      	ldr	r0, [r7, #4]
 80098d6:	f000 f865 	bl	80099a4 <LSM6DSL_X_Set_Pedometer_Threshold>
 80098da:	4603      	mov	r3, r0
 80098dc:	2b01      	cmp	r3, #1
 80098de:	d101      	bne.n	80098e4 <LSM6DSL_X_Disable_Pedometer+0x50>
  {
    return COMPONENT_ERROR;
 80098e0:	2301      	movs	r3, #1
 80098e2:	e000      	b.n	80098e6 <LSM6DSL_X_Disable_Pedometer+0x52>
  }

  return COMPONENT_OK;
 80098e4:	2300      	movs	r3, #0
}
 80098e6:	4618      	mov	r0, r3
 80098e8:	3708      	adds	r7, #8
 80098ea:	46bd      	mov	sp, r7
 80098ec:	bd80      	pop	{r7, pc}

080098ee <LSM6DSL_X_Get_Pedometer_Status>:
 * @param status the pointer to the pedometer status: 0 means no step detected, 1 means step detected
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_Pedometer_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 80098ee:	b580      	push	{r7, lr}
 80098f0:	b084      	sub	sp, #16
 80098f2:	af00      	add	r7, sp, #0
 80098f4:	6078      	str	r0, [r7, #4]
 80098f6:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_PEDO_EV_STATUS_t pedometer_status;

  if ( LSM6DSL_ACC_GYRO_R_PEDO_EV_STATUS( (void *)handle, &pedometer_status ) == MEMS_ERROR )
 80098f8:	f107 030f 	add.w	r3, r7, #15
 80098fc:	4619      	mov	r1, r3
 80098fe:	6878      	ldr	r0, [r7, #4]
 8009900:	f7fd fdc1 	bl	8007486 <LSM6DSL_ACC_GYRO_R_PEDO_EV_STATUS>
 8009904:	4603      	mov	r3, r0
 8009906:	2b00      	cmp	r3, #0
 8009908:	d101      	bne.n	800990e <LSM6DSL_X_Get_Pedometer_Status+0x20>
  {
    return COMPONENT_ERROR;
 800990a:	2301      	movs	r3, #1
 800990c:	e00f      	b.n	800992e <LSM6DSL_X_Get_Pedometer_Status+0x40>
  }

  switch( pedometer_status )
 800990e:	7bfb      	ldrb	r3, [r7, #15]
 8009910:	2b00      	cmp	r3, #0
 8009912:	d005      	beq.n	8009920 <LSM6DSL_X_Get_Pedometer_Status+0x32>
 8009914:	2b10      	cmp	r3, #16
 8009916:	d107      	bne.n	8009928 <LSM6DSL_X_Get_Pedometer_Status+0x3a>
  {
    case LSM6DSL_ACC_GYRO_PEDO_EV_STATUS_DETECTED:
      *status = 1;
 8009918:	683b      	ldr	r3, [r7, #0]
 800991a:	2201      	movs	r2, #1
 800991c:	701a      	strb	r2, [r3, #0]
      break;
 800991e:	e005      	b.n	800992c <LSM6DSL_X_Get_Pedometer_Status+0x3e>
    case LSM6DSL_ACC_GYRO_PEDO_EV_STATUS_NOT_DETECTED:
      *status = 0;
 8009920:	683b      	ldr	r3, [r7, #0]
 8009922:	2200      	movs	r2, #0
 8009924:	701a      	strb	r2, [r3, #0]
      break;
 8009926:	e001      	b.n	800992c <LSM6DSL_X_Get_Pedometer_Status+0x3e>
    default:
      return COMPONENT_ERROR;
 8009928:	2301      	movs	r3, #1
 800992a:	e000      	b.n	800992e <LSM6DSL_X_Get_Pedometer_Status+0x40>
  }

  return COMPONENT_OK;
 800992c:	2300      	movs	r3, #0
}
 800992e:	4618      	mov	r0, r3
 8009930:	3710      	adds	r7, #16
 8009932:	46bd      	mov	sp, r7
 8009934:	bd80      	pop	{r7, pc}

08009936 <LSM6DSL_X_Get_Step_Count>:
 * @param step_count the pointer to the step counter
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_Step_Count( DrvContextTypeDef *handle, uint16_t *step_count )
{
 8009936:	b580      	push	{r7, lr}
 8009938:	b082      	sub	sp, #8
 800993a:	af00      	add	r7, sp, #0
 800993c:	6078      	str	r0, [r7, #4]
 800993e:	6039      	str	r1, [r7, #0]

  if ( LSM6DSL_ACC_GYRO_Get_GetStepCounter( (void *)handle, ( uint8_t* )step_count ) == MEMS_ERROR )
 8009940:	6839      	ldr	r1, [r7, #0]
 8009942:	6878      	ldr	r0, [r7, #4]
 8009944:	f7fe fa74 	bl	8007e30 <LSM6DSL_ACC_GYRO_Get_GetStepCounter>
 8009948:	4603      	mov	r3, r0
 800994a:	2b00      	cmp	r3, #0
 800994c:	d101      	bne.n	8009952 <LSM6DSL_X_Get_Step_Count+0x1c>
  {
    return COMPONENT_ERROR;
 800994e:	2301      	movs	r3, #1
 8009950:	e000      	b.n	8009954 <LSM6DSL_X_Get_Step_Count+0x1e>
  }

  return COMPONENT_OK;
 8009952:	2300      	movs	r3, #0
}
 8009954:	4618      	mov	r0, r3
 8009956:	3708      	adds	r7, #8
 8009958:	46bd      	mov	sp, r7
 800995a:	bd80      	pop	{r7, pc}

0800995c <LSM6DSL_X_Enable_Step_Counter_Reset>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Enable_Step_Counter_Reset( DrvContextTypeDef *handle )
{
 800995c:	b580      	push	{r7, lr}
 800995e:	b082      	sub	sp, #8
 8009960:	af00      	add	r7, sp, #0
 8009962:	6078      	str	r0, [r7, #4]

  if ( LSM6DSL_ACC_GYRO_W_PedoStepReset( (void *)handle, LSM6DSL_ACC_GYRO_PEDO_RST_STEP_ENABLED ) == MEMS_ERROR )
 8009964:	2102      	movs	r1, #2
 8009966:	6878      	ldr	r0, [r7, #4]
 8009968:	f7fd faab 	bl	8006ec2 <LSM6DSL_ACC_GYRO_W_PedoStepReset>
 800996c:	4603      	mov	r3, r0
 800996e:	2b00      	cmp	r3, #0
 8009970:	d101      	bne.n	8009976 <LSM6DSL_X_Enable_Step_Counter_Reset+0x1a>
  {
    return COMPONENT_ERROR;
 8009972:	2301      	movs	r3, #1
 8009974:	e000      	b.n	8009978 <LSM6DSL_X_Enable_Step_Counter_Reset+0x1c>
  }

  return COMPONENT_OK;
 8009976:	2300      	movs	r3, #0
}
 8009978:	4618      	mov	r0, r3
 800997a:	3708      	adds	r7, #8
 800997c:	46bd      	mov	sp, r7
 800997e:	bd80      	pop	{r7, pc}

08009980 <LSM6DSL_X_Disable_Step_Counter_Reset>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Disable_Step_Counter_Reset( DrvContextTypeDef *handle )
{
 8009980:	b580      	push	{r7, lr}
 8009982:	b082      	sub	sp, #8
 8009984:	af00      	add	r7, sp, #0
 8009986:	6078      	str	r0, [r7, #4]

  if ( LSM6DSL_ACC_GYRO_W_PedoStepReset( (void *)handle, LSM6DSL_ACC_GYRO_PEDO_RST_STEP_DISABLED ) == MEMS_ERROR )
 8009988:	2100      	movs	r1, #0
 800998a:	6878      	ldr	r0, [r7, #4]
 800998c:	f7fd fa99 	bl	8006ec2 <LSM6DSL_ACC_GYRO_W_PedoStepReset>
 8009990:	4603      	mov	r3, r0
 8009992:	2b00      	cmp	r3, #0
 8009994:	d101      	bne.n	800999a <LSM6DSL_X_Disable_Step_Counter_Reset+0x1a>
  {
    return COMPONENT_ERROR;
 8009996:	2301      	movs	r3, #1
 8009998:	e000      	b.n	800999c <LSM6DSL_X_Disable_Step_Counter_Reset+0x1c>
  }

  return COMPONENT_OK;
 800999a:	2300      	movs	r3, #0
}
 800999c:	4618      	mov	r0, r3
 800999e:	3708      	adds	r7, #8
 80099a0:	46bd      	mov	sp, r7
 80099a2:	bd80      	pop	{r7, pc}

080099a4 <LSM6DSL_X_Set_Pedometer_Threshold>:
 * @param thr the threshold to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_Pedometer_Threshold( DrvContextTypeDef *handle, uint8_t thr )
{
 80099a4:	b580      	push	{r7, lr}
 80099a6:	b082      	sub	sp, #8
 80099a8:	af00      	add	r7, sp, #0
 80099aa:	6078      	str	r0, [r7, #4]
 80099ac:	460b      	mov	r3, r1
 80099ae:	70fb      	strb	r3, [r7, #3]

  if ( LSM6DSL_ACC_GYRO_W_PedoThreshold( (void *)handle, thr ) == MEMS_ERROR )
 80099b0:	78fb      	ldrb	r3, [r7, #3]
 80099b2:	4619      	mov	r1, r3
 80099b4:	6878      	ldr	r0, [r7, #4]
 80099b6:	f7fe fa6e 	bl	8007e96 <LSM6DSL_ACC_GYRO_W_PedoThreshold>
 80099ba:	4603      	mov	r3, r0
 80099bc:	2b00      	cmp	r3, #0
 80099be:	d101      	bne.n	80099c4 <LSM6DSL_X_Set_Pedometer_Threshold+0x20>
  {
    return COMPONENT_ERROR;
 80099c0:	2301      	movs	r3, #1
 80099c2:	e000      	b.n	80099c6 <LSM6DSL_X_Set_Pedometer_Threshold+0x22>
  }

  return COMPONENT_OK;
 80099c4:	2300      	movs	r3, #0
}
 80099c6:	4618      	mov	r0, r3
 80099c8:	3708      	adds	r7, #8
 80099ca:	46bd      	mov	sp, r7
 80099cc:	bd80      	pop	{r7, pc}

080099ce <LSM6DSL_X_Enable_Tilt_Detection>:
 * @note  This function sets the LSM6DSL accelerometer ODR to 26Hz and the LSM6DSL accelerometer full scale to 2g
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Enable_Tilt_Detection( DrvContextTypeDef *handle )
{
 80099ce:	b580      	push	{r7, lr}
 80099d0:	b082      	sub	sp, #8
 80099d2:	af00      	add	r7, sp, #0
 80099d4:	6078      	str	r0, [r7, #4]

  /* Output Data Rate selection */
  if(LSM6DSL_X_Set_ODR_Value(handle, 26.0f) == COMPONENT_ERROR)
 80099d6:	eeb3 0a0a 	vmov.f32	s0, #58	; 0x41d00000  26.0
 80099da:	6878      	ldr	r0, [r7, #4]
 80099dc:	f7fe fd21 	bl	8008422 <LSM6DSL_X_Set_ODR_Value>
 80099e0:	4603      	mov	r3, r0
 80099e2:	2b01      	cmp	r3, #1
 80099e4:	d101      	bne.n	80099ea <LSM6DSL_X_Enable_Tilt_Detection+0x1c>
  {
    return COMPONENT_ERROR;
 80099e6:	2301      	movs	r3, #1
 80099e8:	e024      	b.n	8009a34 <LSM6DSL_X_Enable_Tilt_Detection+0x66>
  }

  /* Full scale selection */
  if ( LSM6DSL_ACC_GYRO_W_FS_XL( (void *)handle, LSM6DSL_ACC_GYRO_FS_XL_2g ) == MEMS_ERROR )
 80099ea:	2100      	movs	r1, #0
 80099ec:	6878      	ldr	r0, [r7, #4]
 80099ee:	f7fc fe7d 	bl	80066ec <LSM6DSL_ACC_GYRO_W_FS_XL>
 80099f2:	4603      	mov	r3, r0
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	d101      	bne.n	80099fc <LSM6DSL_X_Enable_Tilt_Detection+0x2e>
  {
    return COMPONENT_ERROR;
 80099f8:	2301      	movs	r3, #1
 80099fa:	e01b      	b.n	8009a34 <LSM6DSL_X_Enable_Tilt_Detection+0x66>
  }

  /* Enable embedded functionalities */
  if ( LSM6DSL_ACC_GYRO_W_FUNC_EN( (void *)handle, LSM6DSL_ACC_GYRO_FUNC_EN_ENABLED ) == MEMS_ERROR )
 80099fc:	2104      	movs	r1, #4
 80099fe:	6878      	ldr	r0, [r7, #4]
 8009a00:	f7fd fae6 	bl	8006fd0 <LSM6DSL_ACC_GYRO_W_FUNC_EN>
 8009a04:	4603      	mov	r3, r0
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	d101      	bne.n	8009a0e <LSM6DSL_X_Enable_Tilt_Detection+0x40>
  {
    return COMPONENT_ERROR;
 8009a0a:	2301      	movs	r3, #1
 8009a0c:	e012      	b.n	8009a34 <LSM6DSL_X_Enable_Tilt_Detection+0x66>
  }

  /* Enable tilt calculation. */
  if ( LSM6DSL_ACC_GYRO_W_TILT( (void *)handle, LSM6DSL_ACC_GYRO_TILT_ENABLED ) == MEMS_ERROR )
 8009a0e:	2108      	movs	r1, #8
 8009a10:	6878      	ldr	r0, [r7, #4]
 8009a12:	f7fd fa83 	bl	8006f1c <LSM6DSL_ACC_GYRO_W_TILT>
 8009a16:	4603      	mov	r3, r0
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d101      	bne.n	8009a20 <LSM6DSL_X_Enable_Tilt_Detection+0x52>
  {
    return COMPONENT_ERROR;
 8009a1c:	2301      	movs	r3, #1
 8009a1e:	e009      	b.n	8009a34 <LSM6DSL_X_Enable_Tilt_Detection+0x66>
  }

  /* Enable tilt event on INT1. */
  if ( LSM6DSL_ACC_GYRO_W_TiltEvOnInt1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_TILT_ENABLED ) == MEMS_ERROR )
 8009a20:	2102      	movs	r1, #2
 8009a22:	6878      	ldr	r0, [r7, #4]
 8009a24:	f7fe f8c3 	bl	8007bae <LSM6DSL_ACC_GYRO_W_TiltEvOnInt1>
 8009a28:	4603      	mov	r3, r0
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	d101      	bne.n	8009a32 <LSM6DSL_X_Enable_Tilt_Detection+0x64>
  {
    return COMPONENT_ERROR;
 8009a2e:	2301      	movs	r3, #1
 8009a30:	e000      	b.n	8009a34 <LSM6DSL_X_Enable_Tilt_Detection+0x66>
  }

  return COMPONENT_OK;
 8009a32:	2300      	movs	r3, #0
}
 8009a34:	4618      	mov	r0, r3
 8009a36:	3708      	adds	r7, #8
 8009a38:	46bd      	mov	sp, r7
 8009a3a:	bd80      	pop	{r7, pc}

08009a3c <LSM6DSL_X_Disable_Tilt_Detection>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Disable_Tilt_Detection( DrvContextTypeDef *handle )
{
 8009a3c:	b580      	push	{r7, lr}
 8009a3e:	b082      	sub	sp, #8
 8009a40:	af00      	add	r7, sp, #0
 8009a42:	6078      	str	r0, [r7, #4]

  /* Disable tilt event on INT1. */
  if ( LSM6DSL_ACC_GYRO_W_TiltEvOnInt1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_TILT_DISABLED ) == MEMS_ERROR )
 8009a44:	2100      	movs	r1, #0
 8009a46:	6878      	ldr	r0, [r7, #4]
 8009a48:	f7fe f8b1 	bl	8007bae <LSM6DSL_ACC_GYRO_W_TiltEvOnInt1>
 8009a4c:	4603      	mov	r3, r0
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d101      	bne.n	8009a56 <LSM6DSL_X_Disable_Tilt_Detection+0x1a>
  {
    return COMPONENT_ERROR;
 8009a52:	2301      	movs	r3, #1
 8009a54:	e012      	b.n	8009a7c <LSM6DSL_X_Disable_Tilt_Detection+0x40>
  }

  /* Disable tilt calculation. */
  if ( LSM6DSL_ACC_GYRO_W_TILT( (void *)handle, LSM6DSL_ACC_GYRO_TILT_DISABLED ) == MEMS_ERROR )
 8009a56:	2100      	movs	r1, #0
 8009a58:	6878      	ldr	r0, [r7, #4]
 8009a5a:	f7fd fa5f 	bl	8006f1c <LSM6DSL_ACC_GYRO_W_TILT>
 8009a5e:	4603      	mov	r3, r0
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	d101      	bne.n	8009a68 <LSM6DSL_X_Disable_Tilt_Detection+0x2c>
  {
    return COMPONENT_ERROR;
 8009a64:	2301      	movs	r3, #1
 8009a66:	e009      	b.n	8009a7c <LSM6DSL_X_Disable_Tilt_Detection+0x40>
  }

  /* Disable embedded functionalities */
  if ( LSM6DSL_ACC_GYRO_W_FUNC_EN( (void *)handle, LSM6DSL_ACC_GYRO_FUNC_EN_DISABLED ) == MEMS_ERROR )
 8009a68:	2100      	movs	r1, #0
 8009a6a:	6878      	ldr	r0, [r7, #4]
 8009a6c:	f7fd fab0 	bl	8006fd0 <LSM6DSL_ACC_GYRO_W_FUNC_EN>
 8009a70:	4603      	mov	r3, r0
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	d101      	bne.n	8009a7a <LSM6DSL_X_Disable_Tilt_Detection+0x3e>
  {
    return COMPONENT_ERROR;
 8009a76:	2301      	movs	r3, #1
 8009a78:	e000      	b.n	8009a7c <LSM6DSL_X_Disable_Tilt_Detection+0x40>
  }

  return COMPONENT_OK;
 8009a7a:	2300      	movs	r3, #0
}
 8009a7c:	4618      	mov	r0, r3
 8009a7e:	3708      	adds	r7, #8
 8009a80:	46bd      	mov	sp, r7
 8009a82:	bd80      	pop	{r7, pc}

08009a84 <LSM6DSL_X_Get_Tilt_Detection_Status>:
 * @param status the pointer to the tilt detection status: 0 means no tilt detected, 1 means tilt detected
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_Tilt_Detection_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 8009a84:	b580      	push	{r7, lr}
 8009a86:	b084      	sub	sp, #16
 8009a88:	af00      	add	r7, sp, #0
 8009a8a:	6078      	str	r0, [r7, #4]
 8009a8c:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_TILT_EV_STATUS_t tilt_status;

  if ( LSM6DSL_ACC_GYRO_R_TILT_EV_STATUS( (void *)handle, &tilt_status ) == MEMS_ERROR )
 8009a8e:	f107 030f 	add.w	r3, r7, #15
 8009a92:	4619      	mov	r1, r3
 8009a94:	6878      	ldr	r0, [r7, #4]
 8009a96:	f7fd fd12 	bl	80074be <LSM6DSL_ACC_GYRO_R_TILT_EV_STATUS>
 8009a9a:	4603      	mov	r3, r0
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	d101      	bne.n	8009aa4 <LSM6DSL_X_Get_Tilt_Detection_Status+0x20>
  {
    return COMPONENT_ERROR;
 8009aa0:	2301      	movs	r3, #1
 8009aa2:	e00f      	b.n	8009ac4 <LSM6DSL_X_Get_Tilt_Detection_Status+0x40>
  }

  switch( tilt_status )
 8009aa4:	7bfb      	ldrb	r3, [r7, #15]
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	d005      	beq.n	8009ab6 <LSM6DSL_X_Get_Tilt_Detection_Status+0x32>
 8009aaa:	2b20      	cmp	r3, #32
 8009aac:	d107      	bne.n	8009abe <LSM6DSL_X_Get_Tilt_Detection_Status+0x3a>
  {
    case LSM6DSL_ACC_GYRO_TILT_EV_STATUS_DETECTED:
      *status = 1;
 8009aae:	683b      	ldr	r3, [r7, #0]
 8009ab0:	2201      	movs	r2, #1
 8009ab2:	701a      	strb	r2, [r3, #0]
      break;
 8009ab4:	e005      	b.n	8009ac2 <LSM6DSL_X_Get_Tilt_Detection_Status+0x3e>
    case LSM6DSL_ACC_GYRO_TILT_EV_STATUS_NOT_DETECTED:
      *status = 0;
 8009ab6:	683b      	ldr	r3, [r7, #0]
 8009ab8:	2200      	movs	r2, #0
 8009aba:	701a      	strb	r2, [r3, #0]
      break;
 8009abc:	e001      	b.n	8009ac2 <LSM6DSL_X_Get_Tilt_Detection_Status+0x3e>
    default:
      return COMPONENT_ERROR;
 8009abe:	2301      	movs	r3, #1
 8009ac0:	e000      	b.n	8009ac4 <LSM6DSL_X_Get_Tilt_Detection_Status+0x40>
  }

  return COMPONENT_OK;
 8009ac2:	2300      	movs	r3, #0
}
 8009ac4:	4618      	mov	r0, r3
 8009ac6:	3710      	adds	r7, #16
 8009ac8:	46bd      	mov	sp, r7
 8009aca:	bd80      	pop	{r7, pc}

08009acc <LSM6DSL_X_Enable_Wake_Up_Detection>:
 * @note  This function sets the LSM6DSL accelerometer ODR to 416Hz and the LSM6DSL accelerometer full scale to 2g
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Enable_Wake_Up_Detection( DrvContextTypeDef *handle )
{
 8009acc:	b580      	push	{r7, lr}
 8009ace:	b082      	sub	sp, #8
 8009ad0:	af00      	add	r7, sp, #0
 8009ad2:	6078      	str	r0, [r7, #4]

  /* Output Data Rate selection */
  if(LSM6DSL_X_Set_ODR_Value(handle, 416.0f) == COMPONENT_ERROR)
 8009ad4:	ed9f 0a1d 	vldr	s0, [pc, #116]	; 8009b4c <LSM6DSL_X_Enable_Wake_Up_Detection+0x80>
 8009ad8:	6878      	ldr	r0, [r7, #4]
 8009ada:	f7fe fca2 	bl	8008422 <LSM6DSL_X_Set_ODR_Value>
 8009ade:	4603      	mov	r3, r0
 8009ae0:	2b01      	cmp	r3, #1
 8009ae2:	d101      	bne.n	8009ae8 <LSM6DSL_X_Enable_Wake_Up_Detection+0x1c>
  {
    return COMPONENT_ERROR;
 8009ae4:	2301      	movs	r3, #1
 8009ae6:	e02d      	b.n	8009b44 <LSM6DSL_X_Enable_Wake_Up_Detection+0x78>
  }

  /* Full scale selection */
  if ( LSM6DSL_ACC_GYRO_W_FS_XL( (void *)handle, LSM6DSL_ACC_GYRO_FS_XL_2g ) == MEMS_ERROR )
 8009ae8:	2100      	movs	r1, #0
 8009aea:	6878      	ldr	r0, [r7, #4]
 8009aec:	f7fc fdfe 	bl	80066ec <LSM6DSL_ACC_GYRO_W_FS_XL>
 8009af0:	4603      	mov	r3, r0
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	d101      	bne.n	8009afa <LSM6DSL_X_Enable_Wake_Up_Detection+0x2e>
  {
    return COMPONENT_ERROR;
 8009af6:	2301      	movs	r3, #1
 8009af8:	e024      	b.n	8009b44 <LSM6DSL_X_Enable_Wake_Up_Detection+0x78>
  }

  /* WAKE_DUR setting */
  if ( LSM6DSL_ACC_GYRO_W_WAKE_DUR( (void *)handle, 0x00 ) == MEMS_ERROR )
 8009afa:	2100      	movs	r1, #0
 8009afc:	6878      	ldr	r0, [r7, #4]
 8009afe:	f7fd ff8e 	bl	8007a1e <LSM6DSL_ACC_GYRO_W_WAKE_DUR>
 8009b02:	4603      	mov	r3, r0
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	d101      	bne.n	8009b0c <LSM6DSL_X_Enable_Wake_Up_Detection+0x40>
  {
    return COMPONENT_ERROR;
 8009b08:	2301      	movs	r3, #1
 8009b0a:	e01b      	b.n	8009b44 <LSM6DSL_X_Enable_Wake_Up_Detection+0x78>
  }

  /* Set wake up threshold. */
  if ( LSM6DSL_ACC_GYRO_W_WK_THS( (void *)handle, 0x02 ) == MEMS_ERROR )
 8009b0c:	2102      	movs	r1, #2
 8009b0e:	6878      	ldr	r0, [r7, #4]
 8009b10:	f7fd fec9 	bl	80078a6 <LSM6DSL_ACC_GYRO_W_WK_THS>
 8009b14:	4603      	mov	r3, r0
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	d101      	bne.n	8009b1e <LSM6DSL_X_Enable_Wake_Up_Detection+0x52>
  {
    return COMPONENT_ERROR;
 8009b1a:	2301      	movs	r3, #1
 8009b1c:	e012      	b.n	8009b44 <LSM6DSL_X_Enable_Wake_Up_Detection+0x78>
  }

  /* Enable basic Interrupts */
  if ( LSM6DSL_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSL_ACC_GYRO_BASIC_INT_ENABLED ) == MEMS_ERROR )
 8009b1e:	2180      	movs	r1, #128	; 0x80
 8009b20:	6878      	ldr	r0, [r7, #4]
 8009b22:	f7fd fd9c 	bl	800765e <LSM6DSL_ACC_GYRO_W_BASIC_INT>
 8009b26:	4603      	mov	r3, r0
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	d101      	bne.n	8009b30 <LSM6DSL_X_Enable_Wake_Up_Detection+0x64>
  {
    return COMPONENT_ERROR;
 8009b2c:	2301      	movs	r3, #1
 8009b2e:	e009      	b.n	8009b44 <LSM6DSL_X_Enable_Wake_Up_Detection+0x78>
  }

  /* INT1_WU setting */
  if ( LSM6DSL_ACC_GYRO_W_WUEvOnInt1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_WU_ENABLED ) == MEMS_ERROR )
 8009b30:	2120      	movs	r1, #32
 8009b32:	6878      	ldr	r0, [r7, #4]
 8009b34:	f7fe f8ef 	bl	8007d16 <LSM6DSL_ACC_GYRO_W_WUEvOnInt1>
 8009b38:	4603      	mov	r3, r0
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	d101      	bne.n	8009b42 <LSM6DSL_X_Enable_Wake_Up_Detection+0x76>
  {
    return COMPONENT_ERROR;
 8009b3e:	2301      	movs	r3, #1
 8009b40:	e000      	b.n	8009b44 <LSM6DSL_X_Enable_Wake_Up_Detection+0x78>
  }

  return COMPONENT_OK;
 8009b42:	2300      	movs	r3, #0
}
 8009b44:	4618      	mov	r0, r3
 8009b46:	3708      	adds	r7, #8
 8009b48:	46bd      	mov	sp, r7
 8009b4a:	bd80      	pop	{r7, pc}
 8009b4c:	43d00000 	.word	0x43d00000

08009b50 <LSM6DSL_X_Disable_Wake_Up_Detection>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Disable_Wake_Up_Detection( DrvContextTypeDef *handle )
{
 8009b50:	b580      	push	{r7, lr}
 8009b52:	b082      	sub	sp, #8
 8009b54:	af00      	add	r7, sp, #0
 8009b56:	6078      	str	r0, [r7, #4]

  /* INT1_WU setting */
  if ( LSM6DSL_ACC_GYRO_W_WUEvOnInt1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_WU_DISABLED ) == MEMS_ERROR )
 8009b58:	2100      	movs	r1, #0
 8009b5a:	6878      	ldr	r0, [r7, #4]
 8009b5c:	f7fe f8db 	bl	8007d16 <LSM6DSL_ACC_GYRO_W_WUEvOnInt1>
 8009b60:	4603      	mov	r3, r0
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	d101      	bne.n	8009b6a <LSM6DSL_X_Disable_Wake_Up_Detection+0x1a>
  {
    return COMPONENT_ERROR;
 8009b66:	2301      	movs	r3, #1
 8009b68:	e01b      	b.n	8009ba2 <LSM6DSL_X_Disable_Wake_Up_Detection+0x52>
  }

  /* Disable basic Interrupts */
  if ( LSM6DSL_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSL_ACC_GYRO_BASIC_INT_DISABLED ) == MEMS_ERROR )
 8009b6a:	2100      	movs	r1, #0
 8009b6c:	6878      	ldr	r0, [r7, #4]
 8009b6e:	f7fd fd76 	bl	800765e <LSM6DSL_ACC_GYRO_W_BASIC_INT>
 8009b72:	4603      	mov	r3, r0
 8009b74:	2b00      	cmp	r3, #0
 8009b76:	d101      	bne.n	8009b7c <LSM6DSL_X_Disable_Wake_Up_Detection+0x2c>
  {
    return COMPONENT_ERROR;
 8009b78:	2301      	movs	r3, #1
 8009b7a:	e012      	b.n	8009ba2 <LSM6DSL_X_Disable_Wake_Up_Detection+0x52>
  }

  /* WU_DUR setting */
  if ( LSM6DSL_ACC_GYRO_W_WAKE_DUR( (void *)handle, 0x00 ) == MEMS_ERROR )
 8009b7c:	2100      	movs	r1, #0
 8009b7e:	6878      	ldr	r0, [r7, #4]
 8009b80:	f7fd ff4d 	bl	8007a1e <LSM6DSL_ACC_GYRO_W_WAKE_DUR>
 8009b84:	4603      	mov	r3, r0
 8009b86:	2b00      	cmp	r3, #0
 8009b88:	d101      	bne.n	8009b8e <LSM6DSL_X_Disable_Wake_Up_Detection+0x3e>
  {
    return COMPONENT_ERROR;
 8009b8a:	2301      	movs	r3, #1
 8009b8c:	e009      	b.n	8009ba2 <LSM6DSL_X_Disable_Wake_Up_Detection+0x52>
  }

  /* WU_THS setting */
  if ( LSM6DSL_ACC_GYRO_W_WK_THS( (void *)handle, 0x00 ) == MEMS_ERROR )
 8009b8e:	2100      	movs	r1, #0
 8009b90:	6878      	ldr	r0, [r7, #4]
 8009b92:	f7fd fe88 	bl	80078a6 <LSM6DSL_ACC_GYRO_W_WK_THS>
 8009b96:	4603      	mov	r3, r0
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	d101      	bne.n	8009ba0 <LSM6DSL_X_Disable_Wake_Up_Detection+0x50>
  {
    return COMPONENT_ERROR;
 8009b9c:	2301      	movs	r3, #1
 8009b9e:	e000      	b.n	8009ba2 <LSM6DSL_X_Disable_Wake_Up_Detection+0x52>
  }

  return COMPONENT_OK;
 8009ba0:	2300      	movs	r3, #0
}
 8009ba2:	4618      	mov	r0, r3
 8009ba4:	3708      	adds	r7, #8
 8009ba6:	46bd      	mov	sp, r7
 8009ba8:	bd80      	pop	{r7, pc}

08009baa <LSM6DSL_X_Get_Wake_Up_Detection_Status>:
 * @param status the pointer to the status of the wake up detection: 0 means no detection, 1 means detection happened
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_Wake_Up_Detection_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 8009baa:	b580      	push	{r7, lr}
 8009bac:	b084      	sub	sp, #16
 8009bae:	af00      	add	r7, sp, #0
 8009bb0:	6078      	str	r0, [r7, #4]
 8009bb2:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_WU_EV_STATUS_t wake_up_status;

  if ( LSM6DSL_ACC_GYRO_R_WU_EV_STATUS( (void *)handle, &wake_up_status ) == MEMS_ERROR )
 8009bb4:	f107 030f 	add.w	r3, r7, #15
 8009bb8:	4619      	mov	r1, r3
 8009bba:	6878      	ldr	r0, [r7, #4]
 8009bbc:	f7fd fa35 	bl	800702a <LSM6DSL_ACC_GYRO_R_WU_EV_STATUS>
 8009bc0:	4603      	mov	r3, r0
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	d101      	bne.n	8009bca <LSM6DSL_X_Get_Wake_Up_Detection_Status+0x20>
  {
    return COMPONENT_ERROR;
 8009bc6:	2301      	movs	r3, #1
 8009bc8:	e00f      	b.n	8009bea <LSM6DSL_X_Get_Wake_Up_Detection_Status+0x40>
  }

  switch( wake_up_status )
 8009bca:	7bfb      	ldrb	r3, [r7, #15]
 8009bcc:	2b00      	cmp	r3, #0
 8009bce:	d005      	beq.n	8009bdc <LSM6DSL_X_Get_Wake_Up_Detection_Status+0x32>
 8009bd0:	2b08      	cmp	r3, #8
 8009bd2:	d107      	bne.n	8009be4 <LSM6DSL_X_Get_Wake_Up_Detection_Status+0x3a>
  {
    case LSM6DSL_ACC_GYRO_WU_EV_STATUS_DETECTED:
      *status = 1;
 8009bd4:	683b      	ldr	r3, [r7, #0]
 8009bd6:	2201      	movs	r2, #1
 8009bd8:	701a      	strb	r2, [r3, #0]
      break;
 8009bda:	e005      	b.n	8009be8 <LSM6DSL_X_Get_Wake_Up_Detection_Status+0x3e>
    case LSM6DSL_ACC_GYRO_WU_EV_STATUS_NOT_DETECTED:
      *status = 0;
 8009bdc:	683b      	ldr	r3, [r7, #0]
 8009bde:	2200      	movs	r2, #0
 8009be0:	701a      	strb	r2, [r3, #0]
      break;
 8009be2:	e001      	b.n	8009be8 <LSM6DSL_X_Get_Wake_Up_Detection_Status+0x3e>
    default:
      return COMPONENT_ERROR;
 8009be4:	2301      	movs	r3, #1
 8009be6:	e000      	b.n	8009bea <LSM6DSL_X_Get_Wake_Up_Detection_Status+0x40>
  }

  return COMPONENT_OK;
 8009be8:	2300      	movs	r3, #0
}
 8009bea:	4618      	mov	r0, r3
 8009bec:	3710      	adds	r7, #16
 8009bee:	46bd      	mov	sp, r7
 8009bf0:	bd80      	pop	{r7, pc}

08009bf2 <LSM6DSL_X_Set_Wake_Up_Threshold>:
 * @param thr the threshold to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_Wake_Up_Threshold( DrvContextTypeDef *handle, uint8_t thr )
{
 8009bf2:	b580      	push	{r7, lr}
 8009bf4:	b082      	sub	sp, #8
 8009bf6:	af00      	add	r7, sp, #0
 8009bf8:	6078      	str	r0, [r7, #4]
 8009bfa:	460b      	mov	r3, r1
 8009bfc:	70fb      	strb	r3, [r7, #3]

  if ( LSM6DSL_ACC_GYRO_W_WK_THS( (void *)handle, thr ) == MEMS_ERROR )
 8009bfe:	78fb      	ldrb	r3, [r7, #3]
 8009c00:	4619      	mov	r1, r3
 8009c02:	6878      	ldr	r0, [r7, #4]
 8009c04:	f7fd fe4f 	bl	80078a6 <LSM6DSL_ACC_GYRO_W_WK_THS>
 8009c08:	4603      	mov	r3, r0
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	d101      	bne.n	8009c12 <LSM6DSL_X_Set_Wake_Up_Threshold+0x20>
  {
    return COMPONENT_ERROR;
 8009c0e:	2301      	movs	r3, #1
 8009c10:	e000      	b.n	8009c14 <LSM6DSL_X_Set_Wake_Up_Threshold+0x22>
  }

  return COMPONENT_OK;
 8009c12:	2300      	movs	r3, #0
}
 8009c14:	4618      	mov	r0, r3
 8009c16:	3708      	adds	r7, #8
 8009c18:	46bd      	mov	sp, r7
 8009c1a:	bd80      	pop	{r7, pc}

08009c1c <LSM6DSL_X_Enable_Single_Tap_Detection>:
 * @note  This function sets the LSM6DSL accelerometer ODR to 416Hz and the LSM6DSL accelerometer full scale to 2g
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Enable_Single_Tap_Detection( DrvContextTypeDef *handle )
{
 8009c1c:	b580      	push	{r7, lr}
 8009c1e:	b082      	sub	sp, #8
 8009c20:	af00      	add	r7, sp, #0
 8009c22:	6078      	str	r0, [r7, #4]

  /* Output Data Rate selection */
  if(LSM6DSL_X_Set_ODR_Value(handle, 416.0f) == COMPONENT_ERROR)
 8009c24:	ed9f 0a2f 	vldr	s0, [pc, #188]	; 8009ce4 <LSM6DSL_X_Enable_Single_Tap_Detection+0xc8>
 8009c28:	6878      	ldr	r0, [r7, #4]
 8009c2a:	f7fe fbfa 	bl	8008422 <LSM6DSL_X_Set_ODR_Value>
 8009c2e:	4603      	mov	r3, r0
 8009c30:	2b01      	cmp	r3, #1
 8009c32:	d101      	bne.n	8009c38 <LSM6DSL_X_Enable_Single_Tap_Detection+0x1c>
  {
    return COMPONENT_ERROR;
 8009c34:	2301      	movs	r3, #1
 8009c36:	e051      	b.n	8009cdc <LSM6DSL_X_Enable_Single_Tap_Detection+0xc0>
  }

  /* Full scale selection */
  if ( LSM6DSL_ACC_GYRO_W_FS_XL( (void *)handle, LSM6DSL_ACC_GYRO_FS_XL_2g ) == MEMS_ERROR )
 8009c38:	2100      	movs	r1, #0
 8009c3a:	6878      	ldr	r0, [r7, #4]
 8009c3c:	f7fc fd56 	bl	80066ec <LSM6DSL_ACC_GYRO_W_FS_XL>
 8009c40:	4603      	mov	r3, r0
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	d101      	bne.n	8009c4a <LSM6DSL_X_Enable_Single_Tap_Detection+0x2e>
  {
    return COMPONENT_ERROR;
 8009c46:	2301      	movs	r3, #1
 8009c48:	e048      	b.n	8009cdc <LSM6DSL_X_Enable_Single_Tap_Detection+0xc0>
  }

  /* Enable X direction in tap recognition. */
  if ( LSM6DSL_ACC_GYRO_W_TAP_X_EN( (void *)handle, LSM6DSL_ACC_GYRO_TAP_X_EN_ENABLED ) == MEMS_ERROR )
 8009c4a:	2108      	movs	r1, #8
 8009c4c:	6878      	ldr	r0, [r7, #4]
 8009c4e:	f7fd fcd9 	bl	8007604 <LSM6DSL_ACC_GYRO_W_TAP_X_EN>
 8009c52:	4603      	mov	r3, r0
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	d101      	bne.n	8009c5c <LSM6DSL_X_Enable_Single_Tap_Detection+0x40>
  {
    return COMPONENT_ERROR;
 8009c58:	2301      	movs	r3, #1
 8009c5a:	e03f      	b.n	8009cdc <LSM6DSL_X_Enable_Single_Tap_Detection+0xc0>
  }

  /* Enable Y direction in tap recognition. */
  if ( LSM6DSL_ACC_GYRO_W_TAP_Y_EN( (void *)handle, LSM6DSL_ACC_GYRO_TAP_Y_EN_ENABLED ) == MEMS_ERROR )
 8009c5c:	2104      	movs	r1, #4
 8009c5e:	6878      	ldr	r0, [r7, #4]
 8009c60:	f7fd fca3 	bl	80075aa <LSM6DSL_ACC_GYRO_W_TAP_Y_EN>
 8009c64:	4603      	mov	r3, r0
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d101      	bne.n	8009c6e <LSM6DSL_X_Enable_Single_Tap_Detection+0x52>
  {
    return COMPONENT_ERROR;
 8009c6a:	2301      	movs	r3, #1
 8009c6c:	e036      	b.n	8009cdc <LSM6DSL_X_Enable_Single_Tap_Detection+0xc0>
  }

  /* Enable Z direction in tap recognition. */
  if ( LSM6DSL_ACC_GYRO_W_TAP_Z_EN( (void *)handle, LSM6DSL_ACC_GYRO_TAP_Z_EN_ENABLED ) == MEMS_ERROR )
 8009c6e:	2102      	movs	r1, #2
 8009c70:	6878      	ldr	r0, [r7, #4]
 8009c72:	f7fd fc6d 	bl	8007550 <LSM6DSL_ACC_GYRO_W_TAP_Z_EN>
 8009c76:	4603      	mov	r3, r0
 8009c78:	2b00      	cmp	r3, #0
 8009c7a:	d101      	bne.n	8009c80 <LSM6DSL_X_Enable_Single_Tap_Detection+0x64>
  {
    return COMPONENT_ERROR;
 8009c7c:	2301      	movs	r3, #1
 8009c7e:	e02d      	b.n	8009cdc <LSM6DSL_X_Enable_Single_Tap_Detection+0xc0>
  }

  /* Set tap threshold. */
  if ( LSM6DSL_X_Set_Tap_Threshold( handle, LSM6DSL_TAP_THRESHOLD_MID_LOW ) == COMPONENT_ERROR )
 8009c80:	2108      	movs	r1, #8
 8009c82:	6878      	ldr	r0, [r7, #4]
 8009c84:	f000 f9a5 	bl	8009fd2 <LSM6DSL_X_Set_Tap_Threshold>
 8009c88:	4603      	mov	r3, r0
 8009c8a:	2b01      	cmp	r3, #1
 8009c8c:	d101      	bne.n	8009c92 <LSM6DSL_X_Enable_Single_Tap_Detection+0x76>
  {
    return COMPONENT_ERROR;
 8009c8e:	2301      	movs	r3, #1
 8009c90:	e024      	b.n	8009cdc <LSM6DSL_X_Enable_Single_Tap_Detection+0xc0>
  }

  /* Set tap shock time window. */
  if ( LSM6DSL_X_Set_Tap_Shock_Time( handle, LSM6DSL_TAP_SHOCK_TIME_MID_HIGH ) == COMPONENT_ERROR )
 8009c92:	2102      	movs	r1, #2
 8009c94:	6878      	ldr	r0, [r7, #4]
 8009c96:	f000 f9b1 	bl	8009ffc <LSM6DSL_X_Set_Tap_Shock_Time>
 8009c9a:	4603      	mov	r3, r0
 8009c9c:	2b01      	cmp	r3, #1
 8009c9e:	d101      	bne.n	8009ca4 <LSM6DSL_X_Enable_Single_Tap_Detection+0x88>
  {
    return COMPONENT_ERROR;
 8009ca0:	2301      	movs	r3, #1
 8009ca2:	e01b      	b.n	8009cdc <LSM6DSL_X_Enable_Single_Tap_Detection+0xc0>
  }

  /* Set tap quiet time window. */
  if ( LSM6DSL_X_Set_Tap_Quiet_Time( handle, LSM6DSL_TAP_QUIET_TIME_MID_LOW ) == COMPONENT_ERROR )
 8009ca4:	2101      	movs	r1, #1
 8009ca6:	6878      	ldr	r0, [r7, #4]
 8009ca8:	f000 f9bd 	bl	800a026 <LSM6DSL_X_Set_Tap_Quiet_Time>
 8009cac:	4603      	mov	r3, r0
 8009cae:	2b01      	cmp	r3, #1
 8009cb0:	d101      	bne.n	8009cb6 <LSM6DSL_X_Enable_Single_Tap_Detection+0x9a>
  {
    return COMPONENT_ERROR;
 8009cb2:	2301      	movs	r3, #1
 8009cb4:	e012      	b.n	8009cdc <LSM6DSL_X_Enable_Single_Tap_Detection+0xc0>
  /* _NOTE_: Tap duration time window - don't care for single tap. */

  /* _NOTE_: Single/Double Tap event - don't care of this flag for single tap. */

  /* Enable basic Interrupts */
  if ( LSM6DSL_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSL_ACC_GYRO_BASIC_INT_ENABLED ) == MEMS_ERROR )
 8009cb6:	2180      	movs	r1, #128	; 0x80
 8009cb8:	6878      	ldr	r0, [r7, #4]
 8009cba:	f7fd fcd0 	bl	800765e <LSM6DSL_ACC_GYRO_W_BASIC_INT>
 8009cbe:	4603      	mov	r3, r0
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	d101      	bne.n	8009cc8 <LSM6DSL_X_Enable_Single_Tap_Detection+0xac>
  {
    return COMPONENT_ERROR;
 8009cc4:	2301      	movs	r3, #1
 8009cc6:	e009      	b.n	8009cdc <LSM6DSL_X_Enable_Single_Tap_Detection+0xc0>
  }

  /* Enable single tap interrupt on INT1 pin. */
  if ( LSM6DSL_ACC_GYRO_W_SingleTapOnInt1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_SINGLE_TAP_ENABLED ) == MEMS_ERROR )
 8009cc8:	2140      	movs	r1, #64	; 0x40
 8009cca:	6878      	ldr	r0, [r7, #4]
 8009ccc:	f7fe f850 	bl	8007d70 <LSM6DSL_ACC_GYRO_W_SingleTapOnInt1>
 8009cd0:	4603      	mov	r3, r0
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	d101      	bne.n	8009cda <LSM6DSL_X_Enable_Single_Tap_Detection+0xbe>
  {
    return COMPONENT_ERROR;
 8009cd6:	2301      	movs	r3, #1
 8009cd8:	e000      	b.n	8009cdc <LSM6DSL_X_Enable_Single_Tap_Detection+0xc0>
  }

  return COMPONENT_OK;
 8009cda:	2300      	movs	r3, #0
}
 8009cdc:	4618      	mov	r0, r3
 8009cde:	3708      	adds	r7, #8
 8009ce0:	46bd      	mov	sp, r7
 8009ce2:	bd80      	pop	{r7, pc}
 8009ce4:	43d00000 	.word	0x43d00000

08009ce8 <LSM6DSL_X_Disable_Single_Tap_Detection>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Disable_Single_Tap_Detection( DrvContextTypeDef *handle )
{
 8009ce8:	b580      	push	{r7, lr}
 8009cea:	b082      	sub	sp, #8
 8009cec:	af00      	add	r7, sp, #0
 8009cee:	6078      	str	r0, [r7, #4]

  /* Disable single tap interrupt on INT1 pin. */
  if ( LSM6DSL_ACC_GYRO_W_SingleTapOnInt1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_SINGLE_TAP_DISABLED ) == MEMS_ERROR )
 8009cf0:	2100      	movs	r1, #0
 8009cf2:	6878      	ldr	r0, [r7, #4]
 8009cf4:	f7fe f83c 	bl	8007d70 <LSM6DSL_ACC_GYRO_W_SingleTapOnInt1>
 8009cf8:	4603      	mov	r3, r0
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d101      	bne.n	8009d02 <LSM6DSL_X_Disable_Single_Tap_Detection+0x1a>
  {
    return COMPONENT_ERROR;
 8009cfe:	2301      	movs	r3, #1
 8009d00:	e03f      	b.n	8009d82 <LSM6DSL_X_Disable_Single_Tap_Detection+0x9a>
  }

  /* Disable basic Interrupts */
  if ( LSM6DSL_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSL_ACC_GYRO_BASIC_INT_DISABLED ) == MEMS_ERROR )
 8009d02:	2100      	movs	r1, #0
 8009d04:	6878      	ldr	r0, [r7, #4]
 8009d06:	f7fd fcaa 	bl	800765e <LSM6DSL_ACC_GYRO_W_BASIC_INT>
 8009d0a:	4603      	mov	r3, r0
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	d101      	bne.n	8009d14 <LSM6DSL_X_Disable_Single_Tap_Detection+0x2c>
  {
    return COMPONENT_ERROR;
 8009d10:	2301      	movs	r3, #1
 8009d12:	e036      	b.n	8009d82 <LSM6DSL_X_Disable_Single_Tap_Detection+0x9a>
  }

  /* Reset tap threshold. */
  if ( LSM6DSL_X_Set_Tap_Threshold( handle, 0x0 ) == COMPONENT_ERROR )
 8009d14:	2100      	movs	r1, #0
 8009d16:	6878      	ldr	r0, [r7, #4]
 8009d18:	f000 f95b 	bl	8009fd2 <LSM6DSL_X_Set_Tap_Threshold>
 8009d1c:	4603      	mov	r3, r0
 8009d1e:	2b01      	cmp	r3, #1
 8009d20:	d101      	bne.n	8009d26 <LSM6DSL_X_Disable_Single_Tap_Detection+0x3e>
  {
    return COMPONENT_ERROR;
 8009d22:	2301      	movs	r3, #1
 8009d24:	e02d      	b.n	8009d82 <LSM6DSL_X_Disable_Single_Tap_Detection+0x9a>
  }

  /* Reset tap shock time window. */
  if ( LSM6DSL_X_Set_Tap_Shock_Time( handle, 0x0 ) == COMPONENT_ERROR )
 8009d26:	2100      	movs	r1, #0
 8009d28:	6878      	ldr	r0, [r7, #4]
 8009d2a:	f000 f967 	bl	8009ffc <LSM6DSL_X_Set_Tap_Shock_Time>
 8009d2e:	4603      	mov	r3, r0
 8009d30:	2b01      	cmp	r3, #1
 8009d32:	d101      	bne.n	8009d38 <LSM6DSL_X_Disable_Single_Tap_Detection+0x50>
  {
    return COMPONENT_ERROR;
 8009d34:	2301      	movs	r3, #1
 8009d36:	e024      	b.n	8009d82 <LSM6DSL_X_Disable_Single_Tap_Detection+0x9a>
  }

  /* Reset tap quiet time window. */
  if ( LSM6DSL_X_Set_Tap_Quiet_Time( handle, 0x0 ) == COMPONENT_ERROR )
 8009d38:	2100      	movs	r1, #0
 8009d3a:	6878      	ldr	r0, [r7, #4]
 8009d3c:	f000 f973 	bl	800a026 <LSM6DSL_X_Set_Tap_Quiet_Time>
 8009d40:	4603      	mov	r3, r0
 8009d42:	2b01      	cmp	r3, #1
 8009d44:	d101      	bne.n	8009d4a <LSM6DSL_X_Disable_Single_Tap_Detection+0x62>
  {
    return COMPONENT_ERROR;
 8009d46:	2301      	movs	r3, #1
 8009d48:	e01b      	b.n	8009d82 <LSM6DSL_X_Disable_Single_Tap_Detection+0x9a>
  /* _NOTE_: Tap duration time window - don't care for single tap. */

  /* _NOTE_: Single/Double Tap event - don't care of this flag for single tap. */

  /* Disable Z direction in tap recognition. */
  if ( LSM6DSL_ACC_GYRO_W_TAP_Z_EN( (void *)handle, LSM6DSL_ACC_GYRO_TAP_Z_EN_DISABLED ) == MEMS_ERROR )
 8009d4a:	2100      	movs	r1, #0
 8009d4c:	6878      	ldr	r0, [r7, #4]
 8009d4e:	f7fd fbff 	bl	8007550 <LSM6DSL_ACC_GYRO_W_TAP_Z_EN>
 8009d52:	4603      	mov	r3, r0
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	d101      	bne.n	8009d5c <LSM6DSL_X_Disable_Single_Tap_Detection+0x74>
  {
    return COMPONENT_ERROR;
 8009d58:	2301      	movs	r3, #1
 8009d5a:	e012      	b.n	8009d82 <LSM6DSL_X_Disable_Single_Tap_Detection+0x9a>
  }

  /* Disable Y direction in tap recognition. */
  if ( LSM6DSL_ACC_GYRO_W_TAP_Y_EN( (void *)handle, LSM6DSL_ACC_GYRO_TAP_Y_EN_DISABLED ) == MEMS_ERROR )
 8009d5c:	2100      	movs	r1, #0
 8009d5e:	6878      	ldr	r0, [r7, #4]
 8009d60:	f7fd fc23 	bl	80075aa <LSM6DSL_ACC_GYRO_W_TAP_Y_EN>
 8009d64:	4603      	mov	r3, r0
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	d101      	bne.n	8009d6e <LSM6DSL_X_Disable_Single_Tap_Detection+0x86>
  {
    return COMPONENT_ERROR;
 8009d6a:	2301      	movs	r3, #1
 8009d6c:	e009      	b.n	8009d82 <LSM6DSL_X_Disable_Single_Tap_Detection+0x9a>
  }

  /* Disable X direction in tap recognition. */
  if ( LSM6DSL_ACC_GYRO_W_TAP_X_EN( (void *)handle, LSM6DSL_ACC_GYRO_TAP_X_EN_DISABLED ) == MEMS_ERROR )
 8009d6e:	2100      	movs	r1, #0
 8009d70:	6878      	ldr	r0, [r7, #4]
 8009d72:	f7fd fc47 	bl	8007604 <LSM6DSL_ACC_GYRO_W_TAP_X_EN>
 8009d76:	4603      	mov	r3, r0
 8009d78:	2b00      	cmp	r3, #0
 8009d7a:	d101      	bne.n	8009d80 <LSM6DSL_X_Disable_Single_Tap_Detection+0x98>
  {
    return COMPONENT_ERROR;
 8009d7c:	2301      	movs	r3, #1
 8009d7e:	e000      	b.n	8009d82 <LSM6DSL_X_Disable_Single_Tap_Detection+0x9a>
  }

  return COMPONENT_OK;
 8009d80:	2300      	movs	r3, #0
}
 8009d82:	4618      	mov	r0, r3
 8009d84:	3708      	adds	r7, #8
 8009d86:	46bd      	mov	sp, r7
 8009d88:	bd80      	pop	{r7, pc}

08009d8a <LSM6DSL_X_Get_Single_Tap_Detection_Status>:
 * @param status the pointer to the single tap detection status: 0 means no single tap detected, 1 means single tap detected
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_Single_Tap_Detection_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 8009d8a:	b580      	push	{r7, lr}
 8009d8c:	b084      	sub	sp, #16
 8009d8e:	af00      	add	r7, sp, #0
 8009d90:	6078      	str	r0, [r7, #4]
 8009d92:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_SINGLE_TAP_EV_STATUS_t tap_status;

  if ( LSM6DSL_ACC_GYRO_R_SINGLE_TAP_EV_STATUS( (void *)handle, &tap_status ) == MEMS_ERROR )
 8009d94:	f107 030f 	add.w	r3, r7, #15
 8009d98:	4619      	mov	r1, r3
 8009d9a:	6878      	ldr	r0, [r7, #4]
 8009d9c:	f7fd f999 	bl	80070d2 <LSM6DSL_ACC_GYRO_R_SINGLE_TAP_EV_STATUS>
 8009da0:	4603      	mov	r3, r0
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	d101      	bne.n	8009daa <LSM6DSL_X_Get_Single_Tap_Detection_Status+0x20>
  {
    return COMPONENT_ERROR;
 8009da6:	2301      	movs	r3, #1
 8009da8:	e00f      	b.n	8009dca <LSM6DSL_X_Get_Single_Tap_Detection_Status+0x40>
  }

  switch( tap_status )
 8009daa:	7bfb      	ldrb	r3, [r7, #15]
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d005      	beq.n	8009dbc <LSM6DSL_X_Get_Single_Tap_Detection_Status+0x32>
 8009db0:	2b20      	cmp	r3, #32
 8009db2:	d107      	bne.n	8009dc4 <LSM6DSL_X_Get_Single_Tap_Detection_Status+0x3a>
  {
    case LSM6DSL_ACC_GYRO_SINGLE_TAP_EV_STATUS_DETECTED:
      *status = 1;
 8009db4:	683b      	ldr	r3, [r7, #0]
 8009db6:	2201      	movs	r2, #1
 8009db8:	701a      	strb	r2, [r3, #0]
      break;
 8009dba:	e005      	b.n	8009dc8 <LSM6DSL_X_Get_Single_Tap_Detection_Status+0x3e>

    case LSM6DSL_ACC_GYRO_SINGLE_TAP_EV_STATUS_NOT_DETECTED:
      *status = 0;
 8009dbc:	683b      	ldr	r3, [r7, #0]
 8009dbe:	2200      	movs	r2, #0
 8009dc0:	701a      	strb	r2, [r3, #0]
      break;
 8009dc2:	e001      	b.n	8009dc8 <LSM6DSL_X_Get_Single_Tap_Detection_Status+0x3e>

    default:
      return COMPONENT_ERROR;
 8009dc4:	2301      	movs	r3, #1
 8009dc6:	e000      	b.n	8009dca <LSM6DSL_X_Get_Single_Tap_Detection_Status+0x40>
  }

  return COMPONENT_OK;
 8009dc8:	2300      	movs	r3, #0
}
 8009dca:	4618      	mov	r0, r3
 8009dcc:	3710      	adds	r7, #16
 8009dce:	46bd      	mov	sp, r7
 8009dd0:	bd80      	pop	{r7, pc}
	...

08009dd4 <LSM6DSL_X_Enable_Double_Tap_Detection>:
 * @note  This function sets the LSM6DSL accelerometer ODR to 416Hz and the LSM6DSL accelerometer full scale to 2g
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Enable_Double_Tap_Detection( DrvContextTypeDef *handle )
{
 8009dd4:	b580      	push	{r7, lr}
 8009dd6:	b082      	sub	sp, #8
 8009dd8:	af00      	add	r7, sp, #0
 8009dda:	6078      	str	r0, [r7, #4]

  /* Output Data Rate selection */
  if(LSM6DSL_X_Set_ODR_Value(handle, 416.0f) == COMPONENT_ERROR)
 8009ddc:	ed9f 0a38 	vldr	s0, [pc, #224]	; 8009ec0 <LSM6DSL_X_Enable_Double_Tap_Detection+0xec>
 8009de0:	6878      	ldr	r0, [r7, #4]
 8009de2:	f7fe fb1e 	bl	8008422 <LSM6DSL_X_Set_ODR_Value>
 8009de6:	4603      	mov	r3, r0
 8009de8:	2b01      	cmp	r3, #1
 8009dea:	d101      	bne.n	8009df0 <LSM6DSL_X_Enable_Double_Tap_Detection+0x1c>
  {
    return COMPONENT_ERROR;
 8009dec:	2301      	movs	r3, #1
 8009dee:	e063      	b.n	8009eb8 <LSM6DSL_X_Enable_Double_Tap_Detection+0xe4>
  }

  /* Full scale selection */
  if ( LSM6DSL_ACC_GYRO_W_FS_XL( (void *)handle, LSM6DSL_ACC_GYRO_FS_XL_2g ) == MEMS_ERROR )
 8009df0:	2100      	movs	r1, #0
 8009df2:	6878      	ldr	r0, [r7, #4]
 8009df4:	f7fc fc7a 	bl	80066ec <LSM6DSL_ACC_GYRO_W_FS_XL>
 8009df8:	4603      	mov	r3, r0
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	d101      	bne.n	8009e02 <LSM6DSL_X_Enable_Double_Tap_Detection+0x2e>
  {
    return COMPONENT_ERROR;
 8009dfe:	2301      	movs	r3, #1
 8009e00:	e05a      	b.n	8009eb8 <LSM6DSL_X_Enable_Double_Tap_Detection+0xe4>
  }

  /* Enable X direction in tap recognition. */
  if ( LSM6DSL_ACC_GYRO_W_TAP_X_EN( (void *)handle, LSM6DSL_ACC_GYRO_TAP_X_EN_ENABLED ) == MEMS_ERROR )
 8009e02:	2108      	movs	r1, #8
 8009e04:	6878      	ldr	r0, [r7, #4]
 8009e06:	f7fd fbfd 	bl	8007604 <LSM6DSL_ACC_GYRO_W_TAP_X_EN>
 8009e0a:	4603      	mov	r3, r0
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	d101      	bne.n	8009e14 <LSM6DSL_X_Enable_Double_Tap_Detection+0x40>
  {
    return COMPONENT_ERROR;
 8009e10:	2301      	movs	r3, #1
 8009e12:	e051      	b.n	8009eb8 <LSM6DSL_X_Enable_Double_Tap_Detection+0xe4>
  }

  /* Enable Y direction in tap recognition. */
  if ( LSM6DSL_ACC_GYRO_W_TAP_Y_EN( (void *)handle, LSM6DSL_ACC_GYRO_TAP_Y_EN_ENABLED ) == MEMS_ERROR )
 8009e14:	2104      	movs	r1, #4
 8009e16:	6878      	ldr	r0, [r7, #4]
 8009e18:	f7fd fbc7 	bl	80075aa <LSM6DSL_ACC_GYRO_W_TAP_Y_EN>
 8009e1c:	4603      	mov	r3, r0
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	d101      	bne.n	8009e26 <LSM6DSL_X_Enable_Double_Tap_Detection+0x52>
  {
    return COMPONENT_ERROR;
 8009e22:	2301      	movs	r3, #1
 8009e24:	e048      	b.n	8009eb8 <LSM6DSL_X_Enable_Double_Tap_Detection+0xe4>
  }

  /* Enable Z direction in tap recognition. */
  if ( LSM6DSL_ACC_GYRO_W_TAP_Z_EN( (void *)handle, LSM6DSL_ACC_GYRO_TAP_Z_EN_ENABLED ) == MEMS_ERROR )
 8009e26:	2102      	movs	r1, #2
 8009e28:	6878      	ldr	r0, [r7, #4]
 8009e2a:	f7fd fb91 	bl	8007550 <LSM6DSL_ACC_GYRO_W_TAP_Z_EN>
 8009e2e:	4603      	mov	r3, r0
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	d101      	bne.n	8009e38 <LSM6DSL_X_Enable_Double_Tap_Detection+0x64>
  {
    return COMPONENT_ERROR;
 8009e34:	2301      	movs	r3, #1
 8009e36:	e03f      	b.n	8009eb8 <LSM6DSL_X_Enable_Double_Tap_Detection+0xe4>
  }

  /* Set tap threshold. */
  if ( LSM6DSL_X_Set_Tap_Threshold( handle, LSM6DSL_TAP_THRESHOLD_MID_LOW ) == COMPONENT_ERROR )
 8009e38:	2108      	movs	r1, #8
 8009e3a:	6878      	ldr	r0, [r7, #4]
 8009e3c:	f000 f8c9 	bl	8009fd2 <LSM6DSL_X_Set_Tap_Threshold>
 8009e40:	4603      	mov	r3, r0
 8009e42:	2b01      	cmp	r3, #1
 8009e44:	d101      	bne.n	8009e4a <LSM6DSL_X_Enable_Double_Tap_Detection+0x76>
  {
    return COMPONENT_ERROR;
 8009e46:	2301      	movs	r3, #1
 8009e48:	e036      	b.n	8009eb8 <LSM6DSL_X_Enable_Double_Tap_Detection+0xe4>
  }

  /* Set tap shock time window. */
  if ( LSM6DSL_X_Set_Tap_Shock_Time( handle, LSM6DSL_TAP_SHOCK_TIME_HIGH ) == COMPONENT_ERROR )
 8009e4a:	2103      	movs	r1, #3
 8009e4c:	6878      	ldr	r0, [r7, #4]
 8009e4e:	f000 f8d5 	bl	8009ffc <LSM6DSL_X_Set_Tap_Shock_Time>
 8009e52:	4603      	mov	r3, r0
 8009e54:	2b01      	cmp	r3, #1
 8009e56:	d101      	bne.n	8009e5c <LSM6DSL_X_Enable_Double_Tap_Detection+0x88>
  {
    return COMPONENT_ERROR;
 8009e58:	2301      	movs	r3, #1
 8009e5a:	e02d      	b.n	8009eb8 <LSM6DSL_X_Enable_Double_Tap_Detection+0xe4>
  }

  /* Set tap quiet time window. */
  if ( LSM6DSL_X_Set_Tap_Quiet_Time( handle, LSM6DSL_TAP_QUIET_TIME_HIGH ) == COMPONENT_ERROR )
 8009e5c:	2103      	movs	r1, #3
 8009e5e:	6878      	ldr	r0, [r7, #4]
 8009e60:	f000 f8e1 	bl	800a026 <LSM6DSL_X_Set_Tap_Quiet_Time>
 8009e64:	4603      	mov	r3, r0
 8009e66:	2b01      	cmp	r3, #1
 8009e68:	d101      	bne.n	8009e6e <LSM6DSL_X_Enable_Double_Tap_Detection+0x9a>
  {
    return COMPONENT_ERROR;
 8009e6a:	2301      	movs	r3, #1
 8009e6c:	e024      	b.n	8009eb8 <LSM6DSL_X_Enable_Double_Tap_Detection+0xe4>
  }

  /* Set tap duration time window. */
  if ( LSM6DSL_X_Set_Tap_Duration_Time( handle, LSM6DSL_TAP_DURATION_TIME_MID ) == COMPONENT_ERROR )
 8009e6e:	2108      	movs	r1, #8
 8009e70:	6878      	ldr	r0, [r7, #4]
 8009e72:	f000 f8ed 	bl	800a050 <LSM6DSL_X_Set_Tap_Duration_Time>
 8009e76:	4603      	mov	r3, r0
 8009e78:	2b01      	cmp	r3, #1
 8009e7a:	d101      	bne.n	8009e80 <LSM6DSL_X_Enable_Double_Tap_Detection+0xac>
  {
    return COMPONENT_ERROR;
 8009e7c:	2301      	movs	r3, #1
 8009e7e:	e01b      	b.n	8009eb8 <LSM6DSL_X_Enable_Double_Tap_Detection+0xe4>
  }

  /* Single and double tap enabled. */
  if ( LSM6DSL_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV( (void *)handle,
 8009e80:	2180      	movs	r1, #128	; 0x80
 8009e82:	6878      	ldr	r0, [r7, #4]
 8009e84:	f7fd fd40 	bl	8007908 <LSM6DSL_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV>
 8009e88:	4603      	mov	r3, r0
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	d101      	bne.n	8009e92 <LSM6DSL_X_Enable_Double_Tap_Detection+0xbe>
       LSM6DSL_ACC_GYRO_SINGLE_DOUBLE_TAP_DOUBLE_TAP ) == MEMS_ERROR )
  {
    return COMPONENT_ERROR;
 8009e8e:	2301      	movs	r3, #1
 8009e90:	e012      	b.n	8009eb8 <LSM6DSL_X_Enable_Double_Tap_Detection+0xe4>
  }

  /* Enable basic Interrupts */
  if ( LSM6DSL_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSL_ACC_GYRO_BASIC_INT_ENABLED ) == MEMS_ERROR )
 8009e92:	2180      	movs	r1, #128	; 0x80
 8009e94:	6878      	ldr	r0, [r7, #4]
 8009e96:	f7fd fbe2 	bl	800765e <LSM6DSL_ACC_GYRO_W_BASIC_INT>
 8009e9a:	4603      	mov	r3, r0
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	d101      	bne.n	8009ea4 <LSM6DSL_X_Enable_Double_Tap_Detection+0xd0>
  {
    return COMPONENT_ERROR;
 8009ea0:	2301      	movs	r3, #1
 8009ea2:	e009      	b.n	8009eb8 <LSM6DSL_X_Enable_Double_Tap_Detection+0xe4>
  }

  /* Enable double tap interrupt on INT1 pin. */
  if ( LSM6DSL_ACC_GYRO_W_TapEvOnInt1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_TAP_ENABLED ) == MEMS_ERROR )
 8009ea4:	2108      	movs	r1, #8
 8009ea6:	6878      	ldr	r0, [r7, #4]
 8009ea8:	f7fd fedb 	bl	8007c62 <LSM6DSL_ACC_GYRO_W_TapEvOnInt1>
 8009eac:	4603      	mov	r3, r0
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	d101      	bne.n	8009eb6 <LSM6DSL_X_Enable_Double_Tap_Detection+0xe2>
  {
    return COMPONENT_ERROR;
 8009eb2:	2301      	movs	r3, #1
 8009eb4:	e000      	b.n	8009eb8 <LSM6DSL_X_Enable_Double_Tap_Detection+0xe4>
  }

  return COMPONENT_OK;
 8009eb6:	2300      	movs	r3, #0
}
 8009eb8:	4618      	mov	r0, r3
 8009eba:	3708      	adds	r7, #8
 8009ebc:	46bd      	mov	sp, r7
 8009ebe:	bd80      	pop	{r7, pc}
 8009ec0:	43d00000 	.word	0x43d00000

08009ec4 <LSM6DSL_X_Disable_Double_Tap_Detection>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Disable_Double_Tap_Detection( DrvContextTypeDef *handle )
{
 8009ec4:	b580      	push	{r7, lr}
 8009ec6:	b082      	sub	sp, #8
 8009ec8:	af00      	add	r7, sp, #0
 8009eca:	6078      	str	r0, [r7, #4]

  /* Disable double tap interrupt on INT1 pin. */
  if ( LSM6DSL_ACC_GYRO_W_TapEvOnInt1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_TAP_DISABLED ) == MEMS_ERROR )
 8009ecc:	2100      	movs	r1, #0
 8009ece:	6878      	ldr	r0, [r7, #4]
 8009ed0:	f7fd fec7 	bl	8007c62 <LSM6DSL_ACC_GYRO_W_TapEvOnInt1>
 8009ed4:	4603      	mov	r3, r0
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d101      	bne.n	8009ede <LSM6DSL_X_Disable_Double_Tap_Detection+0x1a>
  {
    return COMPONENT_ERROR;
 8009eda:	2301      	movs	r3, #1
 8009edc:	e051      	b.n	8009f82 <LSM6DSL_X_Disable_Double_Tap_Detection+0xbe>
  }

  /* Disable basic Interrupts */
  if ( LSM6DSL_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSL_ACC_GYRO_BASIC_INT_DISABLED ) == MEMS_ERROR )
 8009ede:	2100      	movs	r1, #0
 8009ee0:	6878      	ldr	r0, [r7, #4]
 8009ee2:	f7fd fbbc 	bl	800765e <LSM6DSL_ACC_GYRO_W_BASIC_INT>
 8009ee6:	4603      	mov	r3, r0
 8009ee8:	2b00      	cmp	r3, #0
 8009eea:	d101      	bne.n	8009ef0 <LSM6DSL_X_Disable_Double_Tap_Detection+0x2c>
  {
    return COMPONENT_ERROR;
 8009eec:	2301      	movs	r3, #1
 8009eee:	e048      	b.n	8009f82 <LSM6DSL_X_Disable_Double_Tap_Detection+0xbe>
  }

  /* Reset tap threshold. */
  if ( LSM6DSL_X_Set_Tap_Threshold( handle, 0x0 ) == COMPONENT_ERROR )
 8009ef0:	2100      	movs	r1, #0
 8009ef2:	6878      	ldr	r0, [r7, #4]
 8009ef4:	f000 f86d 	bl	8009fd2 <LSM6DSL_X_Set_Tap_Threshold>
 8009ef8:	4603      	mov	r3, r0
 8009efa:	2b01      	cmp	r3, #1
 8009efc:	d101      	bne.n	8009f02 <LSM6DSL_X_Disable_Double_Tap_Detection+0x3e>
  {
    return COMPONENT_ERROR;
 8009efe:	2301      	movs	r3, #1
 8009f00:	e03f      	b.n	8009f82 <LSM6DSL_X_Disable_Double_Tap_Detection+0xbe>
  }

  /* Reset tap shock time window. */
  if ( LSM6DSL_X_Set_Tap_Shock_Time( handle, 0x0 ) == COMPONENT_ERROR )
 8009f02:	2100      	movs	r1, #0
 8009f04:	6878      	ldr	r0, [r7, #4]
 8009f06:	f000 f879 	bl	8009ffc <LSM6DSL_X_Set_Tap_Shock_Time>
 8009f0a:	4603      	mov	r3, r0
 8009f0c:	2b01      	cmp	r3, #1
 8009f0e:	d101      	bne.n	8009f14 <LSM6DSL_X_Disable_Double_Tap_Detection+0x50>
  {
    return COMPONENT_ERROR;
 8009f10:	2301      	movs	r3, #1
 8009f12:	e036      	b.n	8009f82 <LSM6DSL_X_Disable_Double_Tap_Detection+0xbe>
  }

  /* Reset tap quiet time window. */
  if ( LSM6DSL_X_Set_Tap_Quiet_Time( handle, 0x0 ) == COMPONENT_ERROR )
 8009f14:	2100      	movs	r1, #0
 8009f16:	6878      	ldr	r0, [r7, #4]
 8009f18:	f000 f885 	bl	800a026 <LSM6DSL_X_Set_Tap_Quiet_Time>
 8009f1c:	4603      	mov	r3, r0
 8009f1e:	2b01      	cmp	r3, #1
 8009f20:	d101      	bne.n	8009f26 <LSM6DSL_X_Disable_Double_Tap_Detection+0x62>
  {
    return COMPONENT_ERROR;
 8009f22:	2301      	movs	r3, #1
 8009f24:	e02d      	b.n	8009f82 <LSM6DSL_X_Disable_Double_Tap_Detection+0xbe>
  }

  /* Reset tap duration time window. */
  if ( LSM6DSL_X_Set_Tap_Duration_Time( handle, 0x0 ) == COMPONENT_ERROR )
 8009f26:	2100      	movs	r1, #0
 8009f28:	6878      	ldr	r0, [r7, #4]
 8009f2a:	f000 f891 	bl	800a050 <LSM6DSL_X_Set_Tap_Duration_Time>
 8009f2e:	4603      	mov	r3, r0
 8009f30:	2b01      	cmp	r3, #1
 8009f32:	d101      	bne.n	8009f38 <LSM6DSL_X_Disable_Double_Tap_Detection+0x74>
  {
    return COMPONENT_ERROR;
 8009f34:	2301      	movs	r3, #1
 8009f36:	e024      	b.n	8009f82 <LSM6DSL_X_Disable_Double_Tap_Detection+0xbe>
  }

  /* Only single tap enabled. */
  if ( LSM6DSL_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV( (void *)handle,
 8009f38:	2100      	movs	r1, #0
 8009f3a:	6878      	ldr	r0, [r7, #4]
 8009f3c:	f7fd fce4 	bl	8007908 <LSM6DSL_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV>
 8009f40:	4603      	mov	r3, r0
 8009f42:	2b00      	cmp	r3, #0
 8009f44:	d101      	bne.n	8009f4a <LSM6DSL_X_Disable_Double_Tap_Detection+0x86>
       LSM6DSL_ACC_GYRO_SINGLE_DOUBLE_TAP_SINGLE_TAP ) == MEMS_ERROR )
  {
    return COMPONENT_ERROR;
 8009f46:	2301      	movs	r3, #1
 8009f48:	e01b      	b.n	8009f82 <LSM6DSL_X_Disable_Double_Tap_Detection+0xbe>
  }

  /* Disable Z direction in tap recognition. */
  if ( LSM6DSL_ACC_GYRO_W_TAP_Z_EN( (void *)handle, LSM6DSL_ACC_GYRO_TAP_Z_EN_DISABLED ) == MEMS_ERROR )
 8009f4a:	2100      	movs	r1, #0
 8009f4c:	6878      	ldr	r0, [r7, #4]
 8009f4e:	f7fd faff 	bl	8007550 <LSM6DSL_ACC_GYRO_W_TAP_Z_EN>
 8009f52:	4603      	mov	r3, r0
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	d101      	bne.n	8009f5c <LSM6DSL_X_Disable_Double_Tap_Detection+0x98>
  {
    return COMPONENT_ERROR;
 8009f58:	2301      	movs	r3, #1
 8009f5a:	e012      	b.n	8009f82 <LSM6DSL_X_Disable_Double_Tap_Detection+0xbe>
  }

  /* Disable Y direction in tap recognition. */
  if ( LSM6DSL_ACC_GYRO_W_TAP_Y_EN( (void *)handle, LSM6DSL_ACC_GYRO_TAP_Y_EN_DISABLED ) == MEMS_ERROR )
 8009f5c:	2100      	movs	r1, #0
 8009f5e:	6878      	ldr	r0, [r7, #4]
 8009f60:	f7fd fb23 	bl	80075aa <LSM6DSL_ACC_GYRO_W_TAP_Y_EN>
 8009f64:	4603      	mov	r3, r0
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	d101      	bne.n	8009f6e <LSM6DSL_X_Disable_Double_Tap_Detection+0xaa>
  {
    return COMPONENT_ERROR;
 8009f6a:	2301      	movs	r3, #1
 8009f6c:	e009      	b.n	8009f82 <LSM6DSL_X_Disable_Double_Tap_Detection+0xbe>
  }

  /* Disable X direction in tap recognition. */
  if ( LSM6DSL_ACC_GYRO_W_TAP_X_EN( (void *)handle, LSM6DSL_ACC_GYRO_TAP_X_EN_DISABLED ) == MEMS_ERROR )
 8009f6e:	2100      	movs	r1, #0
 8009f70:	6878      	ldr	r0, [r7, #4]
 8009f72:	f7fd fb47 	bl	8007604 <LSM6DSL_ACC_GYRO_W_TAP_X_EN>
 8009f76:	4603      	mov	r3, r0
 8009f78:	2b00      	cmp	r3, #0
 8009f7a:	d101      	bne.n	8009f80 <LSM6DSL_X_Disable_Double_Tap_Detection+0xbc>
  {
    return COMPONENT_ERROR;
 8009f7c:	2301      	movs	r3, #1
 8009f7e:	e000      	b.n	8009f82 <LSM6DSL_X_Disable_Double_Tap_Detection+0xbe>
  }

  return COMPONENT_OK;
 8009f80:	2300      	movs	r3, #0
}
 8009f82:	4618      	mov	r0, r3
 8009f84:	3708      	adds	r7, #8
 8009f86:	46bd      	mov	sp, r7
 8009f88:	bd80      	pop	{r7, pc}

08009f8a <LSM6DSL_X_Get_Double_Tap_Detection_Status>:
 * @param status the pointer to the double tap detection status: 0 means no double tap detected, 1 means double tap detected
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_Double_Tap_Detection_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 8009f8a:	b580      	push	{r7, lr}
 8009f8c:	b084      	sub	sp, #16
 8009f8e:	af00      	add	r7, sp, #0
 8009f90:	6078      	str	r0, [r7, #4]
 8009f92:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_DOUBLE_TAP_EV_STATUS_t tap_status;

  if ( LSM6DSL_ACC_GYRO_R_DOUBLE_TAP_EV_STATUS( (void *)handle, &tap_status ) == MEMS_ERROR )
 8009f94:	f107 030f 	add.w	r3, r7, #15
 8009f98:	4619      	mov	r1, r3
 8009f9a:	6878      	ldr	r0, [r7, #4]
 8009f9c:	f7fd f87d 	bl	800709a <LSM6DSL_ACC_GYRO_R_DOUBLE_TAP_EV_STATUS>
 8009fa0:	4603      	mov	r3, r0
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	d101      	bne.n	8009faa <LSM6DSL_X_Get_Double_Tap_Detection_Status+0x20>
  {
    return COMPONENT_ERROR;
 8009fa6:	2301      	movs	r3, #1
 8009fa8:	e00f      	b.n	8009fca <LSM6DSL_X_Get_Double_Tap_Detection_Status+0x40>
  }

  switch( tap_status )
 8009faa:	7bfb      	ldrb	r3, [r7, #15]
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	d005      	beq.n	8009fbc <LSM6DSL_X_Get_Double_Tap_Detection_Status+0x32>
 8009fb0:	2b10      	cmp	r3, #16
 8009fb2:	d107      	bne.n	8009fc4 <LSM6DSL_X_Get_Double_Tap_Detection_Status+0x3a>
  {
    case LSM6DSL_ACC_GYRO_DOUBLE_TAP_EV_STATUS_DETECTED:
      *status = 1;
 8009fb4:	683b      	ldr	r3, [r7, #0]
 8009fb6:	2201      	movs	r2, #1
 8009fb8:	701a      	strb	r2, [r3, #0]
      break;
 8009fba:	e005      	b.n	8009fc8 <LSM6DSL_X_Get_Double_Tap_Detection_Status+0x3e>

    case LSM6DSL_ACC_GYRO_DOUBLE_TAP_EV_STATUS_NOT_DETECTED:
      *status = 0;
 8009fbc:	683b      	ldr	r3, [r7, #0]
 8009fbe:	2200      	movs	r2, #0
 8009fc0:	701a      	strb	r2, [r3, #0]
      break;
 8009fc2:	e001      	b.n	8009fc8 <LSM6DSL_X_Get_Double_Tap_Detection_Status+0x3e>

    default:
      return COMPONENT_ERROR;
 8009fc4:	2301      	movs	r3, #1
 8009fc6:	e000      	b.n	8009fca <LSM6DSL_X_Get_Double_Tap_Detection_Status+0x40>
  }

  return COMPONENT_OK;
 8009fc8:	2300      	movs	r3, #0
}
 8009fca:	4618      	mov	r0, r3
 8009fcc:	3710      	adds	r7, #16
 8009fce:	46bd      	mov	sp, r7
 8009fd0:	bd80      	pop	{r7, pc}

08009fd2 <LSM6DSL_X_Set_Tap_Threshold>:
 * @param thr the threshold to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_Tap_Threshold( DrvContextTypeDef *handle, uint8_t thr )
{
 8009fd2:	b580      	push	{r7, lr}
 8009fd4:	b082      	sub	sp, #8
 8009fd6:	af00      	add	r7, sp, #0
 8009fd8:	6078      	str	r0, [r7, #4]
 8009fda:	460b      	mov	r3, r1
 8009fdc:	70fb      	strb	r3, [r7, #3]

  if ( LSM6DSL_ACC_GYRO_W_TAP_THS( (void *)handle, thr ) == MEMS_ERROR )
 8009fde:	78fb      	ldrb	r3, [r7, #3]
 8009fe0:	4619      	mov	r1, r3
 8009fe2:	6878      	ldr	r0, [r7, #4]
 8009fe4:	f7fd fb68 	bl	80076b8 <LSM6DSL_ACC_GYRO_W_TAP_THS>
 8009fe8:	4603      	mov	r3, r0
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	d101      	bne.n	8009ff2 <LSM6DSL_X_Set_Tap_Threshold+0x20>
  {
    return COMPONENT_ERROR;
 8009fee:	2301      	movs	r3, #1
 8009ff0:	e000      	b.n	8009ff4 <LSM6DSL_X_Set_Tap_Threshold+0x22>
  }

  return COMPONENT_OK;
 8009ff2:	2300      	movs	r3, #0
}
 8009ff4:	4618      	mov	r0, r3
 8009ff6:	3708      	adds	r7, #8
 8009ff8:	46bd      	mov	sp, r7
 8009ffa:	bd80      	pop	{r7, pc}

08009ffc <LSM6DSL_X_Set_Tap_Shock_Time>:
 * @param time the shock time window to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_Tap_Shock_Time( DrvContextTypeDef *handle, uint8_t time )
{
 8009ffc:	b580      	push	{r7, lr}
 8009ffe:	b082      	sub	sp, #8
 800a000:	af00      	add	r7, sp, #0
 800a002:	6078      	str	r0, [r7, #4]
 800a004:	460b      	mov	r3, r1
 800a006:	70fb      	strb	r3, [r7, #3]

  if ( LSM6DSL_ACC_GYRO_W_SHOCK_Duration( (void *)handle, time ) == MEMS_ERROR )
 800a008:	78fb      	ldrb	r3, [r7, #3]
 800a00a:	4619      	mov	r1, r3
 800a00c:	6878      	ldr	r0, [r7, #4]
 800a00e:	f7fd fbb1 	bl	8007774 <LSM6DSL_ACC_GYRO_W_SHOCK_Duration>
 800a012:	4603      	mov	r3, r0
 800a014:	2b00      	cmp	r3, #0
 800a016:	d101      	bne.n	800a01c <LSM6DSL_X_Set_Tap_Shock_Time+0x20>
  {
    return COMPONENT_ERROR;
 800a018:	2301      	movs	r3, #1
 800a01a:	e000      	b.n	800a01e <LSM6DSL_X_Set_Tap_Shock_Time+0x22>
  }

  return COMPONENT_OK;
 800a01c:	2300      	movs	r3, #0
}
 800a01e:	4618      	mov	r0, r3
 800a020:	3708      	adds	r7, #8
 800a022:	46bd      	mov	sp, r7
 800a024:	bd80      	pop	{r7, pc}

0800a026 <LSM6DSL_X_Set_Tap_Quiet_Time>:
 * @param time the quiet time window to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_Tap_Quiet_Time( DrvContextTypeDef *handle, uint8_t time )
{
 800a026:	b580      	push	{r7, lr}
 800a028:	b082      	sub	sp, #8
 800a02a:	af00      	add	r7, sp, #0
 800a02c:	6078      	str	r0, [r7, #4]
 800a02e:	460b      	mov	r3, r1
 800a030:	70fb      	strb	r3, [r7, #3]

  if ( LSM6DSL_ACC_GYRO_W_QUIET_Duration( (void *)handle, time ) == MEMS_ERROR )
 800a032:	78fb      	ldrb	r3, [r7, #3]
 800a034:	4619      	mov	r1, r3
 800a036:	6878      	ldr	r0, [r7, #4]
 800a038:	f7fd fbcd 	bl	80077d6 <LSM6DSL_ACC_GYRO_W_QUIET_Duration>
 800a03c:	4603      	mov	r3, r0
 800a03e:	2b00      	cmp	r3, #0
 800a040:	d101      	bne.n	800a046 <LSM6DSL_X_Set_Tap_Quiet_Time+0x20>
  {
    return COMPONENT_ERROR;
 800a042:	2301      	movs	r3, #1
 800a044:	e000      	b.n	800a048 <LSM6DSL_X_Set_Tap_Quiet_Time+0x22>
  }

  return COMPONENT_OK;
 800a046:	2300      	movs	r3, #0
}
 800a048:	4618      	mov	r0, r3
 800a04a:	3708      	adds	r7, #8
 800a04c:	46bd      	mov	sp, r7
 800a04e:	bd80      	pop	{r7, pc}

0800a050 <LSM6DSL_X_Set_Tap_Duration_Time>:
 * @param time the duration of the time window to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_Tap_Duration_Time( DrvContextTypeDef *handle, uint8_t time )
{
 800a050:	b580      	push	{r7, lr}
 800a052:	b082      	sub	sp, #8
 800a054:	af00      	add	r7, sp, #0
 800a056:	6078      	str	r0, [r7, #4]
 800a058:	460b      	mov	r3, r1
 800a05a:	70fb      	strb	r3, [r7, #3]

  if ( LSM6DSL_ACC_GYRO_W_DUR( (void *)handle, time ) == MEMS_ERROR )
 800a05c:	78fb      	ldrb	r3, [r7, #3]
 800a05e:	4619      	mov	r1, r3
 800a060:	6878      	ldr	r0, [r7, #4]
 800a062:	f7fd fbec 	bl	800783e <LSM6DSL_ACC_GYRO_W_DUR>
 800a066:	4603      	mov	r3, r0
 800a068:	2b00      	cmp	r3, #0
 800a06a:	d101      	bne.n	800a070 <LSM6DSL_X_Set_Tap_Duration_Time+0x20>
  {
    return COMPONENT_ERROR;
 800a06c:	2301      	movs	r3, #1
 800a06e:	e000      	b.n	800a072 <LSM6DSL_X_Set_Tap_Duration_Time+0x22>
  }

  return COMPONENT_OK;
 800a070:	2300      	movs	r3, #0
}
 800a072:	4618      	mov	r0, r3
 800a074:	3708      	adds	r7, #8
 800a076:	46bd      	mov	sp, r7
 800a078:	bd80      	pop	{r7, pc}
	...

0800a07c <LSM6DSL_X_Enable_6D_Orientation>:
 * @note  This function sets the LSM6DSL accelerometer ODR to 416Hz and the LSM6DSL accelerometer full scale to 2g
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Enable_6D_Orientation( DrvContextTypeDef *handle )
{
 800a07c:	b580      	push	{r7, lr}
 800a07e:	b082      	sub	sp, #8
 800a080:	af00      	add	r7, sp, #0
 800a082:	6078      	str	r0, [r7, #4]

  /* Output Data Rate selection */
  if(LSM6DSL_X_Set_ODR_Value(handle, 416.0f) == COMPONENT_ERROR)
 800a084:	ed9f 0a19 	vldr	s0, [pc, #100]	; 800a0ec <LSM6DSL_X_Enable_6D_Orientation+0x70>
 800a088:	6878      	ldr	r0, [r7, #4]
 800a08a:	f7fe f9ca 	bl	8008422 <LSM6DSL_X_Set_ODR_Value>
 800a08e:	4603      	mov	r3, r0
 800a090:	2b01      	cmp	r3, #1
 800a092:	d101      	bne.n	800a098 <LSM6DSL_X_Enable_6D_Orientation+0x1c>
  {
    return COMPONENT_ERROR;
 800a094:	2301      	movs	r3, #1
 800a096:	e024      	b.n	800a0e2 <LSM6DSL_X_Enable_6D_Orientation+0x66>
  }

  /* Full scale selection. */
  if ( LSM6DSL_ACC_GYRO_W_FS_XL( (void *)handle, LSM6DSL_ACC_GYRO_FS_XL_2g ) == MEMS_ERROR )
 800a098:	2100      	movs	r1, #0
 800a09a:	6878      	ldr	r0, [r7, #4]
 800a09c:	f7fc fb26 	bl	80066ec <LSM6DSL_ACC_GYRO_W_FS_XL>
 800a0a0:	4603      	mov	r3, r0
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	d101      	bne.n	800a0aa <LSM6DSL_X_Enable_6D_Orientation+0x2e>
  {
    return COMPONENT_ERROR;
 800a0a6:	2301      	movs	r3, #1
 800a0a8:	e01b      	b.n	800a0e2 <LSM6DSL_X_Enable_6D_Orientation+0x66>
  }

  /* Set 6D threshold. */
  if ( LSM6DSL_ACC_GYRO_W_SIXD_THS( (void *)handle, LSM6DSL_ACC_GYRO_SIXD_THS_60_degree ) == MEMS_ERROR )
 800a0aa:	2140      	movs	r1, #64	; 0x40
 800a0ac:	6878      	ldr	r0, [r7, #4]
 800a0ae:	f7fd fb34 	bl	800771a <LSM6DSL_ACC_GYRO_W_SIXD_THS>
 800a0b2:	4603      	mov	r3, r0
 800a0b4:	2b00      	cmp	r3, #0
 800a0b6:	d101      	bne.n	800a0bc <LSM6DSL_X_Enable_6D_Orientation+0x40>
  {
    return COMPONENT_ERROR;
 800a0b8:	2301      	movs	r3, #1
 800a0ba:	e012      	b.n	800a0e2 <LSM6DSL_X_Enable_6D_Orientation+0x66>
  }

  /* Enable basic Interrupts */
  if ( LSM6DSL_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSL_ACC_GYRO_BASIC_INT_ENABLED ) == MEMS_ERROR )
 800a0bc:	2180      	movs	r1, #128	; 0x80
 800a0be:	6878      	ldr	r0, [r7, #4]
 800a0c0:	f7fd facd 	bl	800765e <LSM6DSL_ACC_GYRO_W_BASIC_INT>
 800a0c4:	4603      	mov	r3, r0
 800a0c6:	2b00      	cmp	r3, #0
 800a0c8:	d101      	bne.n	800a0ce <LSM6DSL_X_Enable_6D_Orientation+0x52>
  {
    return COMPONENT_ERROR;
 800a0ca:	2301      	movs	r3, #1
 800a0cc:	e009      	b.n	800a0e2 <LSM6DSL_X_Enable_6D_Orientation+0x66>
  }

  /* INT1_6D setting. */
  if ( LSM6DSL_ACC_GYRO_W_6DEvOnInt1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_6D_ENABLED ) == MEMS_ERROR )
 800a0ce:	2104      	movs	r1, #4
 800a0d0:	6878      	ldr	r0, [r7, #4]
 800a0d2:	f7fd fd99 	bl	8007c08 <LSM6DSL_ACC_GYRO_W_6DEvOnInt1>
 800a0d6:	4603      	mov	r3, r0
 800a0d8:	2b00      	cmp	r3, #0
 800a0da:	d101      	bne.n	800a0e0 <LSM6DSL_X_Enable_6D_Orientation+0x64>
  {
    return COMPONENT_ERROR;
 800a0dc:	2301      	movs	r3, #1
 800a0de:	e000      	b.n	800a0e2 <LSM6DSL_X_Enable_6D_Orientation+0x66>
  }

  return COMPONENT_OK;
 800a0e0:	2300      	movs	r3, #0
}
 800a0e2:	4618      	mov	r0, r3
 800a0e4:	3708      	adds	r7, #8
 800a0e6:	46bd      	mov	sp, r7
 800a0e8:	bd80      	pop	{r7, pc}
 800a0ea:	bf00      	nop
 800a0ec:	43d00000 	.word	0x43d00000

0800a0f0 <LSM6DSL_X_Disable_6D_Orientation>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Disable_6D_Orientation( DrvContextTypeDef *handle )
{
 800a0f0:	b580      	push	{r7, lr}
 800a0f2:	b082      	sub	sp, #8
 800a0f4:	af00      	add	r7, sp, #0
 800a0f6:	6078      	str	r0, [r7, #4]

  /* INT1_6D setting. */
  if ( LSM6DSL_ACC_GYRO_W_6DEvOnInt1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_6D_DISABLED ) == MEMS_ERROR )
 800a0f8:	2100      	movs	r1, #0
 800a0fa:	6878      	ldr	r0, [r7, #4]
 800a0fc:	f7fd fd84 	bl	8007c08 <LSM6DSL_ACC_GYRO_W_6DEvOnInt1>
 800a100:	4603      	mov	r3, r0
 800a102:	2b00      	cmp	r3, #0
 800a104:	d101      	bne.n	800a10a <LSM6DSL_X_Disable_6D_Orientation+0x1a>
  {
    return COMPONENT_ERROR;
 800a106:	2301      	movs	r3, #1
 800a108:	e012      	b.n	800a130 <LSM6DSL_X_Disable_6D_Orientation+0x40>
  }

  /* Disable basic Interrupts */
  if ( LSM6DSL_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSL_ACC_GYRO_BASIC_INT_DISABLED ) == MEMS_ERROR )
 800a10a:	2100      	movs	r1, #0
 800a10c:	6878      	ldr	r0, [r7, #4]
 800a10e:	f7fd faa6 	bl	800765e <LSM6DSL_ACC_GYRO_W_BASIC_INT>
 800a112:	4603      	mov	r3, r0
 800a114:	2b00      	cmp	r3, #0
 800a116:	d101      	bne.n	800a11c <LSM6DSL_X_Disable_6D_Orientation+0x2c>
  {
    return COMPONENT_ERROR;
 800a118:	2301      	movs	r3, #1
 800a11a:	e009      	b.n	800a130 <LSM6DSL_X_Disable_6D_Orientation+0x40>
  }

  /* Reset 6D threshold. */
  if ( LSM6DSL_ACC_GYRO_W_SIXD_THS( (void *)handle, LSM6DSL_ACC_GYRO_SIXD_THS_80_degree ) == MEMS_ERROR )
 800a11c:	2100      	movs	r1, #0
 800a11e:	6878      	ldr	r0, [r7, #4]
 800a120:	f7fd fafb 	bl	800771a <LSM6DSL_ACC_GYRO_W_SIXD_THS>
 800a124:	4603      	mov	r3, r0
 800a126:	2b00      	cmp	r3, #0
 800a128:	d101      	bne.n	800a12e <LSM6DSL_X_Disable_6D_Orientation+0x3e>
  {
    return COMPONENT_ERROR;
 800a12a:	2301      	movs	r3, #1
 800a12c:	e000      	b.n	800a130 <LSM6DSL_X_Disable_6D_Orientation+0x40>
  }

  return COMPONENT_OK;
 800a12e:	2300      	movs	r3, #0
}
 800a130:	4618      	mov	r0, r3
 800a132:	3708      	adds	r7, #8
 800a134:	46bd      	mov	sp, r7
 800a136:	bd80      	pop	{r7, pc}

0800a138 <LSM6DSL_X_Get_6D_Orientation_Status>:
 * @param status the pointer to the status of the 6D orientation detection: 0 means no detection, 1 means detection happened
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_6D_Orientation_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800a138:	b580      	push	{r7, lr}
 800a13a:	b084      	sub	sp, #16
 800a13c:	af00      	add	r7, sp, #0
 800a13e:	6078      	str	r0, [r7, #4]
 800a140:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_D6D_EV_STATUS_t status_raw;

  if ( LSM6DSL_ACC_GYRO_R_D6D_EV_STATUS( (void *)handle, &status_raw ) == MEMS_ERROR )
 800a142:	f107 030f 	add.w	r3, r7, #15
 800a146:	4619      	mov	r1, r3
 800a148:	6878      	ldr	r0, [r7, #4]
 800a14a:	f7fd f886 	bl	800725a <LSM6DSL_ACC_GYRO_R_D6D_EV_STATUS>
 800a14e:	4603      	mov	r3, r0
 800a150:	2b00      	cmp	r3, #0
 800a152:	d101      	bne.n	800a158 <LSM6DSL_X_Get_6D_Orientation_Status+0x20>
  {
    return COMPONENT_ERROR;
 800a154:	2301      	movs	r3, #1
 800a156:	e00f      	b.n	800a178 <LSM6DSL_X_Get_6D_Orientation_Status+0x40>
  }

  switch( status_raw )
 800a158:	7bfb      	ldrb	r3, [r7, #15]
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	d005      	beq.n	800a16a <LSM6DSL_X_Get_6D_Orientation_Status+0x32>
 800a15e:	2b40      	cmp	r3, #64	; 0x40
 800a160:	d107      	bne.n	800a172 <LSM6DSL_X_Get_6D_Orientation_Status+0x3a>
  {
    case LSM6DSL_ACC_GYRO_D6D_EV_STATUS_DETECTED:
      *status = 1;
 800a162:	683b      	ldr	r3, [r7, #0]
 800a164:	2201      	movs	r2, #1
 800a166:	701a      	strb	r2, [r3, #0]
      break;
 800a168:	e005      	b.n	800a176 <LSM6DSL_X_Get_6D_Orientation_Status+0x3e>
    case LSM6DSL_ACC_GYRO_D6D_EV_STATUS_NOT_DETECTED:
      *status = 0;
 800a16a:	683b      	ldr	r3, [r7, #0]
 800a16c:	2200      	movs	r2, #0
 800a16e:	701a      	strb	r2, [r3, #0]
      break;
 800a170:	e001      	b.n	800a176 <LSM6DSL_X_Get_6D_Orientation_Status+0x3e>
    default:
      return COMPONENT_ERROR;
 800a172:	2301      	movs	r3, #1
 800a174:	e000      	b.n	800a178 <LSM6DSL_X_Get_6D_Orientation_Status+0x40>
  }

  return COMPONENT_OK;
 800a176:	2300      	movs	r3, #0
}
 800a178:	4618      	mov	r0, r3
 800a17a:	3710      	adds	r7, #16
 800a17c:	46bd      	mov	sp, r7
 800a17e:	bd80      	pop	{r7, pc}

0800a180 <LSM6DSL_X_Get_6D_Orientation_XL>:
 * @param xl the pointer to the 6D orientation XL axis
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_6D_Orientation_XL( DrvContextTypeDef *handle, uint8_t *xl )
{
 800a180:	b580      	push	{r7, lr}
 800a182:	b084      	sub	sp, #16
 800a184:	af00      	add	r7, sp, #0
 800a186:	6078      	str	r0, [r7, #4]
 800a188:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_DSD_XL_t xl_raw;

  if ( LSM6DSL_ACC_GYRO_R_DSD_XL( (void *)handle, &xl_raw ) == MEMS_ERROR )
 800a18a:	f107 030f 	add.w	r3, r7, #15
 800a18e:	4619      	mov	r1, r3
 800a190:	6878      	ldr	r0, [r7, #4]
 800a192:	f7fc ffba 	bl	800710a <LSM6DSL_ACC_GYRO_R_DSD_XL>
 800a196:	4603      	mov	r3, r0
 800a198:	2b00      	cmp	r3, #0
 800a19a:	d101      	bne.n	800a1a0 <LSM6DSL_X_Get_6D_Orientation_XL+0x20>
  {
    return COMPONENT_ERROR;
 800a19c:	2301      	movs	r3, #1
 800a19e:	e00f      	b.n	800a1c0 <LSM6DSL_X_Get_6D_Orientation_XL+0x40>
  }

  switch( xl_raw )
 800a1a0:	7bfb      	ldrb	r3, [r7, #15]
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	d005      	beq.n	800a1b2 <LSM6DSL_X_Get_6D_Orientation_XL+0x32>
 800a1a6:	2b01      	cmp	r3, #1
 800a1a8:	d107      	bne.n	800a1ba <LSM6DSL_X_Get_6D_Orientation_XL+0x3a>
  {
    case LSM6DSL_ACC_GYRO_DSD_XL_DETECTED:
      *xl = 1;
 800a1aa:	683b      	ldr	r3, [r7, #0]
 800a1ac:	2201      	movs	r2, #1
 800a1ae:	701a      	strb	r2, [r3, #0]
      break;
 800a1b0:	e005      	b.n	800a1be <LSM6DSL_X_Get_6D_Orientation_XL+0x3e>
    case LSM6DSL_ACC_GYRO_DSD_XL_NOT_DETECTED:
      *xl = 0;
 800a1b2:	683b      	ldr	r3, [r7, #0]
 800a1b4:	2200      	movs	r2, #0
 800a1b6:	701a      	strb	r2, [r3, #0]
      break;
 800a1b8:	e001      	b.n	800a1be <LSM6DSL_X_Get_6D_Orientation_XL+0x3e>
    default:
      return COMPONENT_ERROR;
 800a1ba:	2301      	movs	r3, #1
 800a1bc:	e000      	b.n	800a1c0 <LSM6DSL_X_Get_6D_Orientation_XL+0x40>
  }

  return COMPONENT_OK;
 800a1be:	2300      	movs	r3, #0
}
 800a1c0:	4618      	mov	r0, r3
 800a1c2:	3710      	adds	r7, #16
 800a1c4:	46bd      	mov	sp, r7
 800a1c6:	bd80      	pop	{r7, pc}

0800a1c8 <LSM6DSL_X_Get_6D_Orientation_XH>:
 * @param xh the pointer to the 6D orientation XH axis
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_6D_Orientation_XH( DrvContextTypeDef *handle, uint8_t *xh )
{
 800a1c8:	b580      	push	{r7, lr}
 800a1ca:	b084      	sub	sp, #16
 800a1cc:	af00      	add	r7, sp, #0
 800a1ce:	6078      	str	r0, [r7, #4]
 800a1d0:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_DSD_XH_t xh_raw;

  if ( LSM6DSL_ACC_GYRO_R_DSD_XH( (void *)handle, &xh_raw ) == MEMS_ERROR )
 800a1d2:	f107 030f 	add.w	r3, r7, #15
 800a1d6:	4619      	mov	r1, r3
 800a1d8:	6878      	ldr	r0, [r7, #4]
 800a1da:	f7fc ffb2 	bl	8007142 <LSM6DSL_ACC_GYRO_R_DSD_XH>
 800a1de:	4603      	mov	r3, r0
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	d101      	bne.n	800a1e8 <LSM6DSL_X_Get_6D_Orientation_XH+0x20>
  {
    return COMPONENT_ERROR;
 800a1e4:	2301      	movs	r3, #1
 800a1e6:	e00f      	b.n	800a208 <LSM6DSL_X_Get_6D_Orientation_XH+0x40>
  }

  switch( xh_raw )
 800a1e8:	7bfb      	ldrb	r3, [r7, #15]
 800a1ea:	2b00      	cmp	r3, #0
 800a1ec:	d005      	beq.n	800a1fa <LSM6DSL_X_Get_6D_Orientation_XH+0x32>
 800a1ee:	2b02      	cmp	r3, #2
 800a1f0:	d107      	bne.n	800a202 <LSM6DSL_X_Get_6D_Orientation_XH+0x3a>
  {
    case LSM6DSL_ACC_GYRO_DSD_XH_DETECTED:
      *xh = 1;
 800a1f2:	683b      	ldr	r3, [r7, #0]
 800a1f4:	2201      	movs	r2, #1
 800a1f6:	701a      	strb	r2, [r3, #0]
      break;
 800a1f8:	e005      	b.n	800a206 <LSM6DSL_X_Get_6D_Orientation_XH+0x3e>
    case LSM6DSL_ACC_GYRO_DSD_XH_NOT_DETECTED:
      *xh = 0;
 800a1fa:	683b      	ldr	r3, [r7, #0]
 800a1fc:	2200      	movs	r2, #0
 800a1fe:	701a      	strb	r2, [r3, #0]
      break;
 800a200:	e001      	b.n	800a206 <LSM6DSL_X_Get_6D_Orientation_XH+0x3e>
    default:
      return COMPONENT_ERROR;
 800a202:	2301      	movs	r3, #1
 800a204:	e000      	b.n	800a208 <LSM6DSL_X_Get_6D_Orientation_XH+0x40>
  }

  return COMPONENT_OK;
 800a206:	2300      	movs	r3, #0
}
 800a208:	4618      	mov	r0, r3
 800a20a:	3710      	adds	r7, #16
 800a20c:	46bd      	mov	sp, r7
 800a20e:	bd80      	pop	{r7, pc}

0800a210 <LSM6DSL_X_Get_6D_Orientation_YL>:
 * @param yl the pointer to the 6D orientation YL axis
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_6D_Orientation_YL( DrvContextTypeDef *handle, uint8_t *yl )
{
 800a210:	b580      	push	{r7, lr}
 800a212:	b084      	sub	sp, #16
 800a214:	af00      	add	r7, sp, #0
 800a216:	6078      	str	r0, [r7, #4]
 800a218:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_DSD_YL_t yl_raw;

  if ( LSM6DSL_ACC_GYRO_R_DSD_YL( (void *)handle, &yl_raw ) == MEMS_ERROR )
 800a21a:	f107 030f 	add.w	r3, r7, #15
 800a21e:	4619      	mov	r1, r3
 800a220:	6878      	ldr	r0, [r7, #4]
 800a222:	f7fc ffaa 	bl	800717a <LSM6DSL_ACC_GYRO_R_DSD_YL>
 800a226:	4603      	mov	r3, r0
 800a228:	2b00      	cmp	r3, #0
 800a22a:	d101      	bne.n	800a230 <LSM6DSL_X_Get_6D_Orientation_YL+0x20>
  {
    return COMPONENT_ERROR;
 800a22c:	2301      	movs	r3, #1
 800a22e:	e00f      	b.n	800a250 <LSM6DSL_X_Get_6D_Orientation_YL+0x40>
  }

  switch( yl_raw )
 800a230:	7bfb      	ldrb	r3, [r7, #15]
 800a232:	2b00      	cmp	r3, #0
 800a234:	d005      	beq.n	800a242 <LSM6DSL_X_Get_6D_Orientation_YL+0x32>
 800a236:	2b04      	cmp	r3, #4
 800a238:	d107      	bne.n	800a24a <LSM6DSL_X_Get_6D_Orientation_YL+0x3a>
  {
    case LSM6DSL_ACC_GYRO_DSD_YL_DETECTED:
      *yl = 1;
 800a23a:	683b      	ldr	r3, [r7, #0]
 800a23c:	2201      	movs	r2, #1
 800a23e:	701a      	strb	r2, [r3, #0]
      break;
 800a240:	e005      	b.n	800a24e <LSM6DSL_X_Get_6D_Orientation_YL+0x3e>
    case LSM6DSL_ACC_GYRO_DSD_YL_NOT_DETECTED:
      *yl = 0;
 800a242:	683b      	ldr	r3, [r7, #0]
 800a244:	2200      	movs	r2, #0
 800a246:	701a      	strb	r2, [r3, #0]
      break;
 800a248:	e001      	b.n	800a24e <LSM6DSL_X_Get_6D_Orientation_YL+0x3e>
    default:
      return COMPONENT_ERROR;
 800a24a:	2301      	movs	r3, #1
 800a24c:	e000      	b.n	800a250 <LSM6DSL_X_Get_6D_Orientation_YL+0x40>
  }

  return COMPONENT_OK;
 800a24e:	2300      	movs	r3, #0
}
 800a250:	4618      	mov	r0, r3
 800a252:	3710      	adds	r7, #16
 800a254:	46bd      	mov	sp, r7
 800a256:	bd80      	pop	{r7, pc}

0800a258 <LSM6DSL_X_Get_6D_Orientation_YH>:
 * @param yh the pointer to the 6D orientation YH axis
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_6D_Orientation_YH( DrvContextTypeDef *handle, uint8_t *yh )
{
 800a258:	b580      	push	{r7, lr}
 800a25a:	b084      	sub	sp, #16
 800a25c:	af00      	add	r7, sp, #0
 800a25e:	6078      	str	r0, [r7, #4]
 800a260:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_DSD_YH_t yh_raw;

  if ( LSM6DSL_ACC_GYRO_R_DSD_YH( (void *)handle, &yh_raw ) == MEMS_ERROR )
 800a262:	f107 030f 	add.w	r3, r7, #15
 800a266:	4619      	mov	r1, r3
 800a268:	6878      	ldr	r0, [r7, #4]
 800a26a:	f7fc ffa2 	bl	80071b2 <LSM6DSL_ACC_GYRO_R_DSD_YH>
 800a26e:	4603      	mov	r3, r0
 800a270:	2b00      	cmp	r3, #0
 800a272:	d101      	bne.n	800a278 <LSM6DSL_X_Get_6D_Orientation_YH+0x20>
  {
    return COMPONENT_ERROR;
 800a274:	2301      	movs	r3, #1
 800a276:	e00f      	b.n	800a298 <LSM6DSL_X_Get_6D_Orientation_YH+0x40>
  }

  switch( yh_raw )
 800a278:	7bfb      	ldrb	r3, [r7, #15]
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	d005      	beq.n	800a28a <LSM6DSL_X_Get_6D_Orientation_YH+0x32>
 800a27e:	2b08      	cmp	r3, #8
 800a280:	d107      	bne.n	800a292 <LSM6DSL_X_Get_6D_Orientation_YH+0x3a>
  {
    case LSM6DSL_ACC_GYRO_DSD_YH_DETECTED:
      *yh = 1;
 800a282:	683b      	ldr	r3, [r7, #0]
 800a284:	2201      	movs	r2, #1
 800a286:	701a      	strb	r2, [r3, #0]
      break;
 800a288:	e005      	b.n	800a296 <LSM6DSL_X_Get_6D_Orientation_YH+0x3e>
    case LSM6DSL_ACC_GYRO_DSD_YH_NOT_DETECTED:
      *yh = 0;
 800a28a:	683b      	ldr	r3, [r7, #0]
 800a28c:	2200      	movs	r2, #0
 800a28e:	701a      	strb	r2, [r3, #0]
      break;
 800a290:	e001      	b.n	800a296 <LSM6DSL_X_Get_6D_Orientation_YH+0x3e>
    default:
      return COMPONENT_ERROR;
 800a292:	2301      	movs	r3, #1
 800a294:	e000      	b.n	800a298 <LSM6DSL_X_Get_6D_Orientation_YH+0x40>
  }

  return COMPONENT_OK;
 800a296:	2300      	movs	r3, #0
}
 800a298:	4618      	mov	r0, r3
 800a29a:	3710      	adds	r7, #16
 800a29c:	46bd      	mov	sp, r7
 800a29e:	bd80      	pop	{r7, pc}

0800a2a0 <LSM6DSL_X_Get_6D_Orientation_ZL>:
 * @param zl the pointer to the 6D orientation ZL axis
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_6D_Orientation_ZL( DrvContextTypeDef *handle, uint8_t *zl )
{
 800a2a0:	b580      	push	{r7, lr}
 800a2a2:	b084      	sub	sp, #16
 800a2a4:	af00      	add	r7, sp, #0
 800a2a6:	6078      	str	r0, [r7, #4]
 800a2a8:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_DSD_ZL_t zl_raw;

  if ( LSM6DSL_ACC_GYRO_R_DSD_ZL( (void *)handle, &zl_raw ) == MEMS_ERROR )
 800a2aa:	f107 030f 	add.w	r3, r7, #15
 800a2ae:	4619      	mov	r1, r3
 800a2b0:	6878      	ldr	r0, [r7, #4]
 800a2b2:	f7fc ff9a 	bl	80071ea <LSM6DSL_ACC_GYRO_R_DSD_ZL>
 800a2b6:	4603      	mov	r3, r0
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	d101      	bne.n	800a2c0 <LSM6DSL_X_Get_6D_Orientation_ZL+0x20>
  {
    return COMPONENT_ERROR;
 800a2bc:	2301      	movs	r3, #1
 800a2be:	e00f      	b.n	800a2e0 <LSM6DSL_X_Get_6D_Orientation_ZL+0x40>
  }

  switch( zl_raw )
 800a2c0:	7bfb      	ldrb	r3, [r7, #15]
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	d005      	beq.n	800a2d2 <LSM6DSL_X_Get_6D_Orientation_ZL+0x32>
 800a2c6:	2b10      	cmp	r3, #16
 800a2c8:	d107      	bne.n	800a2da <LSM6DSL_X_Get_6D_Orientation_ZL+0x3a>
  {
    case LSM6DSL_ACC_GYRO_DSD_ZL_DETECTED:
      *zl = 1;
 800a2ca:	683b      	ldr	r3, [r7, #0]
 800a2cc:	2201      	movs	r2, #1
 800a2ce:	701a      	strb	r2, [r3, #0]
      break;
 800a2d0:	e005      	b.n	800a2de <LSM6DSL_X_Get_6D_Orientation_ZL+0x3e>
    case LSM6DSL_ACC_GYRO_DSD_ZL_NOT_DETECTED:
      *zl = 0;
 800a2d2:	683b      	ldr	r3, [r7, #0]
 800a2d4:	2200      	movs	r2, #0
 800a2d6:	701a      	strb	r2, [r3, #0]
      break;
 800a2d8:	e001      	b.n	800a2de <LSM6DSL_X_Get_6D_Orientation_ZL+0x3e>
    default:
      return COMPONENT_ERROR;
 800a2da:	2301      	movs	r3, #1
 800a2dc:	e000      	b.n	800a2e0 <LSM6DSL_X_Get_6D_Orientation_ZL+0x40>
  }

  return COMPONENT_OK;
 800a2de:	2300      	movs	r3, #0
}
 800a2e0:	4618      	mov	r0, r3
 800a2e2:	3710      	adds	r7, #16
 800a2e4:	46bd      	mov	sp, r7
 800a2e6:	bd80      	pop	{r7, pc}

0800a2e8 <LSM6DSL_X_Get_6D_Orientation_ZH>:
 * @param zh the pointer to the 6D orientation ZH axis
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_6D_Orientation_ZH( DrvContextTypeDef *handle, uint8_t *zh )
{
 800a2e8:	b580      	push	{r7, lr}
 800a2ea:	b084      	sub	sp, #16
 800a2ec:	af00      	add	r7, sp, #0
 800a2ee:	6078      	str	r0, [r7, #4]
 800a2f0:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_DSD_ZH_t zh_raw;

  if ( LSM6DSL_ACC_GYRO_R_DSD_ZH( (void *)handle, &zh_raw ) == MEMS_ERROR )
 800a2f2:	f107 030f 	add.w	r3, r7, #15
 800a2f6:	4619      	mov	r1, r3
 800a2f8:	6878      	ldr	r0, [r7, #4]
 800a2fa:	f7fc ff92 	bl	8007222 <LSM6DSL_ACC_GYRO_R_DSD_ZH>
 800a2fe:	4603      	mov	r3, r0
 800a300:	2b00      	cmp	r3, #0
 800a302:	d101      	bne.n	800a308 <LSM6DSL_X_Get_6D_Orientation_ZH+0x20>
  {
    return COMPONENT_ERROR;
 800a304:	2301      	movs	r3, #1
 800a306:	e00f      	b.n	800a328 <LSM6DSL_X_Get_6D_Orientation_ZH+0x40>
  }

  switch( zh_raw )
 800a308:	7bfb      	ldrb	r3, [r7, #15]
 800a30a:	2b00      	cmp	r3, #0
 800a30c:	d005      	beq.n	800a31a <LSM6DSL_X_Get_6D_Orientation_ZH+0x32>
 800a30e:	2b20      	cmp	r3, #32
 800a310:	d107      	bne.n	800a322 <LSM6DSL_X_Get_6D_Orientation_ZH+0x3a>
  {
    case LSM6DSL_ACC_GYRO_DSD_ZH_DETECTED:
      *zh = 1;
 800a312:	683b      	ldr	r3, [r7, #0]
 800a314:	2201      	movs	r2, #1
 800a316:	701a      	strb	r2, [r3, #0]
      break;
 800a318:	e005      	b.n	800a326 <LSM6DSL_X_Get_6D_Orientation_ZH+0x3e>
    case LSM6DSL_ACC_GYRO_DSD_ZH_NOT_DETECTED:
      *zh = 0;
 800a31a:	683b      	ldr	r3, [r7, #0]
 800a31c:	2200      	movs	r2, #0
 800a31e:	701a      	strb	r2, [r3, #0]
      break;
 800a320:	e001      	b.n	800a326 <LSM6DSL_X_Get_6D_Orientation_ZH+0x3e>
    default:
      return COMPONENT_ERROR;
 800a322:	2301      	movs	r3, #1
 800a324:	e000      	b.n	800a328 <LSM6DSL_X_Get_6D_Orientation_ZH+0x40>
  }

  return COMPONENT_OK;
 800a326:	2300      	movs	r3, #0
}
 800a328:	4618      	mov	r0, r3
 800a32a:	3710      	adds	r7, #16
 800a32c:	46bd      	mov	sp, r7
 800a32e:	bd80      	pop	{r7, pc}

0800a330 <LSM6DSL_FIFO_Set_ODR_Value>:
 * @param odr Output data rate
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_Set_ODR_Value( DrvContextTypeDef *handle, float odr )
{
 800a330:	b580      	push	{r7, lr}
 800a332:	b084      	sub	sp, #16
 800a334:	af00      	add	r7, sp, #0
 800a336:	6078      	str	r0, [r7, #4]
 800a338:	ed87 0a00 	vstr	s0, [r7]

  LSM6DSL_ACC_GYRO_ODR_FIFO_t new_odr;

  new_odr = ( odr <=   10.0f ) ? LSM6DSL_ACC_GYRO_ODR_FIFO_10Hz
            : ( odr <=   25.0f ) ? LSM6DSL_ACC_GYRO_ODR_FIFO_25Hz
 800a33c:	edd7 7a00 	vldr	s15, [r7]
 800a340:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800a344:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a348:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a34c:	d801      	bhi.n	800a352 <LSM6DSL_FIFO_Set_ODR_Value+0x22>
 800a34e:	2308      	movs	r3, #8
 800a350:	e058      	b.n	800a404 <LSM6DSL_FIFO_Set_ODR_Value+0xd4>
 800a352:	edd7 7a00 	vldr	s15, [r7]
 800a356:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 800a35a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a35e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a362:	d801      	bhi.n	800a368 <LSM6DSL_FIFO_Set_ODR_Value+0x38>
 800a364:	2310      	movs	r3, #16
 800a366:	e04d      	b.n	800a404 <LSM6DSL_FIFO_Set_ODR_Value+0xd4>
 800a368:	edd7 7a00 	vldr	s15, [r7]
 800a36c:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 800a424 <LSM6DSL_FIFO_Set_ODR_Value+0xf4>
 800a370:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a374:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a378:	d801      	bhi.n	800a37e <LSM6DSL_FIFO_Set_ODR_Value+0x4e>
 800a37a:	2318      	movs	r3, #24
 800a37c:	e042      	b.n	800a404 <LSM6DSL_FIFO_Set_ODR_Value+0xd4>
 800a37e:	edd7 7a00 	vldr	s15, [r7]
 800a382:	ed9f 7a29 	vldr	s14, [pc, #164]	; 800a428 <LSM6DSL_FIFO_Set_ODR_Value+0xf8>
 800a386:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a38a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a38e:	d801      	bhi.n	800a394 <LSM6DSL_FIFO_Set_ODR_Value+0x64>
 800a390:	2320      	movs	r3, #32
 800a392:	e037      	b.n	800a404 <LSM6DSL_FIFO_Set_ODR_Value+0xd4>
 800a394:	edd7 7a00 	vldr	s15, [r7]
 800a398:	ed9f 7a24 	vldr	s14, [pc, #144]	; 800a42c <LSM6DSL_FIFO_Set_ODR_Value+0xfc>
 800a39c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a3a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a3a4:	d801      	bhi.n	800a3aa <LSM6DSL_FIFO_Set_ODR_Value+0x7a>
 800a3a6:	2328      	movs	r3, #40	; 0x28
 800a3a8:	e02c      	b.n	800a404 <LSM6DSL_FIFO_Set_ODR_Value+0xd4>
 800a3aa:	edd7 7a00 	vldr	s15, [r7]
 800a3ae:	ed9f 7a20 	vldr	s14, [pc, #128]	; 800a430 <LSM6DSL_FIFO_Set_ODR_Value+0x100>
 800a3b2:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a3b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a3ba:	d801      	bhi.n	800a3c0 <LSM6DSL_FIFO_Set_ODR_Value+0x90>
 800a3bc:	2330      	movs	r3, #48	; 0x30
 800a3be:	e021      	b.n	800a404 <LSM6DSL_FIFO_Set_ODR_Value+0xd4>
 800a3c0:	edd7 7a00 	vldr	s15, [r7]
 800a3c4:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 800a434 <LSM6DSL_FIFO_Set_ODR_Value+0x104>
 800a3c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a3cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a3d0:	d801      	bhi.n	800a3d6 <LSM6DSL_FIFO_Set_ODR_Value+0xa6>
 800a3d2:	2338      	movs	r3, #56	; 0x38
 800a3d4:	e016      	b.n	800a404 <LSM6DSL_FIFO_Set_ODR_Value+0xd4>
 800a3d6:	edd7 7a00 	vldr	s15, [r7]
 800a3da:	ed9f 7a17 	vldr	s14, [pc, #92]	; 800a438 <LSM6DSL_FIFO_Set_ODR_Value+0x108>
 800a3de:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a3e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a3e6:	d801      	bhi.n	800a3ec <LSM6DSL_FIFO_Set_ODR_Value+0xbc>
 800a3e8:	2340      	movs	r3, #64	; 0x40
 800a3ea:	e00b      	b.n	800a404 <LSM6DSL_FIFO_Set_ODR_Value+0xd4>
 800a3ec:	edd7 7a00 	vldr	s15, [r7]
 800a3f0:	ed9f 7a12 	vldr	s14, [pc, #72]	; 800a43c <LSM6DSL_FIFO_Set_ODR_Value+0x10c>
 800a3f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a3f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a3fc:	d801      	bhi.n	800a402 <LSM6DSL_FIFO_Set_ODR_Value+0xd2>
 800a3fe:	2348      	movs	r3, #72	; 0x48
 800a400:	e000      	b.n	800a404 <LSM6DSL_FIFO_Set_ODR_Value+0xd4>
 800a402:	2350      	movs	r3, #80	; 0x50
  new_odr = ( odr <=   10.0f ) ? LSM6DSL_ACC_GYRO_ODR_FIFO_10Hz
 800a404:	73fb      	strb	r3, [r7, #15]
            : ( odr <=  800.0f ) ? LSM6DSL_ACC_GYRO_ODR_FIFO_800Hz
            : ( odr <= 1600.0f ) ? LSM6DSL_ACC_GYRO_ODR_FIFO_1600Hz
            : ( odr <= 3300.0f ) ? LSM6DSL_ACC_GYRO_ODR_FIFO_3300Hz
            :                      LSM6DSL_ACC_GYRO_ODR_FIFO_6600Hz;

  if ( LSM6DSL_ACC_GYRO_W_ODR_FIFO( handle, new_odr ) == MEMS_ERROR )
 800a406:	7bfb      	ldrb	r3, [r7, #15]
 800a408:	4619      	mov	r1, r3
 800a40a:	6878      	ldr	r0, [r7, #4]
 800a40c:	f7fc fc4b 	bl	8006ca6 <LSM6DSL_ACC_GYRO_W_ODR_FIFO>
 800a410:	4603      	mov	r3, r0
 800a412:	2b00      	cmp	r3, #0
 800a414:	d101      	bne.n	800a41a <LSM6DSL_FIFO_Set_ODR_Value+0xea>
  {
    return COMPONENT_ERROR;
 800a416:	2301      	movs	r3, #1
 800a418:	e000      	b.n	800a41c <LSM6DSL_FIFO_Set_ODR_Value+0xec>
  }

  return COMPONENT_OK;
 800a41a:	2300      	movs	r3, #0
}
 800a41c:	4618      	mov	r0, r3
 800a41e:	3710      	adds	r7, #16
 800a420:	46bd      	mov	sp, r7
 800a422:	bd80      	pop	{r7, pc}
 800a424:	42480000 	.word	0x42480000
 800a428:	42c80000 	.word	0x42c80000
 800a42c:	43480000 	.word	0x43480000
 800a430:	43c80000 	.word	0x43c80000
 800a434:	44480000 	.word	0x44480000
 800a438:	44c80000 	.word	0x44c80000
 800a43c:	454e4000 	.word	0x454e4000

0800a440 <LSM6DSL_FIFO_Get_Full_Status>:
 *        1 ... detection happened
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_Get_Full_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800a440:	b580      	push	{r7, lr}
 800a442:	b084      	sub	sp, #16
 800a444:	af00      	add	r7, sp, #0
 800a446:	6078      	str	r0, [r7, #4]
 800a448:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_FIFO_FULL_t status_raw;

  if ( LSM6DSL_ACC_GYRO_R_FIFOFull( handle, &status_raw ) == MEMS_ERROR )
 800a44a:	f107 030f 	add.w	r3, r7, #15
 800a44e:	4619      	mov	r1, r3
 800a450:	6878      	ldr	r0, [r7, #4]
 800a452:	f7fc ffa9 	bl	80073a8 <LSM6DSL_ACC_GYRO_R_FIFOFull>
 800a456:	4603      	mov	r3, r0
 800a458:	2b00      	cmp	r3, #0
 800a45a:	d101      	bne.n	800a460 <LSM6DSL_FIFO_Get_Full_Status+0x20>
  {
    return COMPONENT_ERROR;
 800a45c:	2301      	movs	r3, #1
 800a45e:	e010      	b.n	800a482 <LSM6DSL_FIFO_Get_Full_Status+0x42>
  }

  switch( status_raw )
 800a460:	7bfb      	ldrb	r3, [r7, #15]
 800a462:	2b00      	cmp	r3, #0
 800a464:	d002      	beq.n	800a46c <LSM6DSL_FIFO_Get_Full_Status+0x2c>
 800a466:	2b20      	cmp	r3, #32
 800a468:	d004      	beq.n	800a474 <LSM6DSL_FIFO_Get_Full_Status+0x34>
 800a46a:	e007      	b.n	800a47c <LSM6DSL_FIFO_Get_Full_Status+0x3c>
  {
    case LSM6DSL_ACC_GYRO_FIFO_FULL_FIFO_NOT_FULL:
      *status = 0;
 800a46c:	683b      	ldr	r3, [r7, #0]
 800a46e:	2200      	movs	r2, #0
 800a470:	701a      	strb	r2, [r3, #0]
      break;
 800a472:	e005      	b.n	800a480 <LSM6DSL_FIFO_Get_Full_Status+0x40>
    case LSM6DSL_ACC_GYRO_FIFO_FULL_FIFO_FULL:
      *status = 1;
 800a474:	683b      	ldr	r3, [r7, #0]
 800a476:	2201      	movs	r2, #1
 800a478:	701a      	strb	r2, [r3, #0]
      break;
 800a47a:	e001      	b.n	800a480 <LSM6DSL_FIFO_Get_Full_Status+0x40>
    default:
      return COMPONENT_ERROR;
 800a47c:	2301      	movs	r3, #1
 800a47e:	e000      	b.n	800a482 <LSM6DSL_FIFO_Get_Full_Status+0x42>
  }

  return COMPONENT_OK;
 800a480:	2300      	movs	r3, #0
}
 800a482:	4618      	mov	r0, r3
 800a484:	3710      	adds	r7, #16
 800a486:	46bd      	mov	sp, r7
 800a488:	bd80      	pop	{r7, pc}

0800a48a <LSM6DSL_FIFO_Get_Empty_Status>:
 *        1 ... FIFO is empty
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_Get_Empty_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800a48a:	b580      	push	{r7, lr}
 800a48c:	b084      	sub	sp, #16
 800a48e:	af00      	add	r7, sp, #0
 800a490:	6078      	str	r0, [r7, #4]
 800a492:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_FIFO_EMPTY_t status_raw;

  if ( LSM6DSL_ACC_GYRO_R_FIFOEmpty( handle, &status_raw ) == MEMS_ERROR )
 800a494:	f107 030f 	add.w	r3, r7, #15
 800a498:	4619      	mov	r1, r3
 800a49a:	6878      	ldr	r0, [r7, #4]
 800a49c:	f7fc ff68 	bl	8007370 <LSM6DSL_ACC_GYRO_R_FIFOEmpty>
 800a4a0:	4603      	mov	r3, r0
 800a4a2:	2b00      	cmp	r3, #0
 800a4a4:	d101      	bne.n	800a4aa <LSM6DSL_FIFO_Get_Empty_Status+0x20>
  {
    return COMPONENT_ERROR;
 800a4a6:	2301      	movs	r3, #1
 800a4a8:	e010      	b.n	800a4cc <LSM6DSL_FIFO_Get_Empty_Status+0x42>
  }

  switch( status_raw )
 800a4aa:	7bfb      	ldrb	r3, [r7, #15]
 800a4ac:	2b00      	cmp	r3, #0
 800a4ae:	d002      	beq.n	800a4b6 <LSM6DSL_FIFO_Get_Empty_Status+0x2c>
 800a4b0:	2b10      	cmp	r3, #16
 800a4b2:	d004      	beq.n	800a4be <LSM6DSL_FIFO_Get_Empty_Status+0x34>
 800a4b4:	e007      	b.n	800a4c6 <LSM6DSL_FIFO_Get_Empty_Status+0x3c>
  {
    case LSM6DSL_ACC_GYRO_FIFO_EMPTY_FIFO_NOT_EMPTY:
      *status = 0;
 800a4b6:	683b      	ldr	r3, [r7, #0]
 800a4b8:	2200      	movs	r2, #0
 800a4ba:	701a      	strb	r2, [r3, #0]
      break;
 800a4bc:	e005      	b.n	800a4ca <LSM6DSL_FIFO_Get_Empty_Status+0x40>
    case LSM6DSL_ACC_GYRO_FIFO_EMPTY_FIFO_EMPTY:
      *status = 1;
 800a4be:	683b      	ldr	r3, [r7, #0]
 800a4c0:	2201      	movs	r2, #1
 800a4c2:	701a      	strb	r2, [r3, #0]
      break;
 800a4c4:	e001      	b.n	800a4ca <LSM6DSL_FIFO_Get_Empty_Status+0x40>
    default:
      return COMPONENT_ERROR;
 800a4c6:	2301      	movs	r3, #1
 800a4c8:	e000      	b.n	800a4cc <LSM6DSL_FIFO_Get_Empty_Status+0x42>
  }

  return COMPONENT_OK;
 800a4ca:	2300      	movs	r3, #0
}
 800a4cc:	4618      	mov	r0, r3
 800a4ce:	3710      	adds	r7, #16
 800a4d0:	46bd      	mov	sp, r7
 800a4d2:	bd80      	pop	{r7, pc}

0800a4d4 <LSM6DSL_FIFO_Get_Overrun_Status>:
 *        1 ... at least 1 sample overrun
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_Get_Overrun_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800a4d4:	b580      	push	{r7, lr}
 800a4d6:	b084      	sub	sp, #16
 800a4d8:	af00      	add	r7, sp, #0
 800a4da:	6078      	str	r0, [r7, #4]
 800a4dc:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_OVERRUN_t status_raw;

  if ( LSM6DSL_ACC_GYRO_R_OVERRUN( handle, &status_raw ) == MEMS_ERROR )
 800a4de:	f107 030f 	add.w	r3, r7, #15
 800a4e2:	4619      	mov	r1, r3
 800a4e4:	6878      	ldr	r0, [r7, #4]
 800a4e6:	f7fc ff7b 	bl	80073e0 <LSM6DSL_ACC_GYRO_R_OVERRUN>
 800a4ea:	4603      	mov	r3, r0
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	d101      	bne.n	800a4f4 <LSM6DSL_FIFO_Get_Overrun_Status+0x20>
  {
    return COMPONENT_ERROR;
 800a4f0:	2301      	movs	r3, #1
 800a4f2:	e010      	b.n	800a516 <LSM6DSL_FIFO_Get_Overrun_Status+0x42>
  }

  switch( status_raw )
 800a4f4:	7bfb      	ldrb	r3, [r7, #15]
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	d002      	beq.n	800a500 <LSM6DSL_FIFO_Get_Overrun_Status+0x2c>
 800a4fa:	2b40      	cmp	r3, #64	; 0x40
 800a4fc:	d004      	beq.n	800a508 <LSM6DSL_FIFO_Get_Overrun_Status+0x34>
 800a4fe:	e007      	b.n	800a510 <LSM6DSL_FIFO_Get_Overrun_Status+0x3c>
  {
    case LSM6DSL_ACC_GYRO_OVERRUN_NO_OVERRUN:
      *status = 0;
 800a500:	683b      	ldr	r3, [r7, #0]
 800a502:	2200      	movs	r2, #0
 800a504:	701a      	strb	r2, [r3, #0]
      break;
 800a506:	e005      	b.n	800a514 <LSM6DSL_FIFO_Get_Overrun_Status+0x40>
    case LSM6DSL_ACC_GYRO_OVERRUN_OVERRUN:
      *status = 1;
 800a508:	683b      	ldr	r3, [r7, #0]
 800a50a:	2201      	movs	r2, #1
 800a50c:	701a      	strb	r2, [r3, #0]
      break;
 800a50e:	e001      	b.n	800a514 <LSM6DSL_FIFO_Get_Overrun_Status+0x40>
    default:
      return COMPONENT_ERROR;
 800a510:	2301      	movs	r3, #1
 800a512:	e000      	b.n	800a516 <LSM6DSL_FIFO_Get_Overrun_Status+0x42>
  }

  return COMPONENT_OK;
 800a514:	2300      	movs	r3, #0
}
 800a516:	4618      	mov	r0, r3
 800a518:	3710      	adds	r7, #16
 800a51a:	46bd      	mov	sp, r7
 800a51c:	bd80      	pop	{r7, pc}

0800a51e <LSM6DSL_FIFO_Get_Pattern>:
 * @param *pattern Pointer where the pattern is stored
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_Get_Pattern( DrvContextTypeDef *handle, uint16_t *pattern)
{
 800a51e:	b580      	push	{r7, lr}
 800a520:	b082      	sub	sp, #8
 800a522:	af00      	add	r7, sp, #0
 800a524:	6078      	str	r0, [r7, #4]
 800a526:	6039      	str	r1, [r7, #0]

  if ( LSM6DSL_ACC_GYRO_R_FIFOPattern( handle, pattern ) == MEMS_ERROR )
 800a528:	6839      	ldr	r1, [r7, #0]
 800a52a:	6878      	ldr	r0, [r7, #4]
 800a52c:	f7fc ff74 	bl	8007418 <LSM6DSL_ACC_GYRO_R_FIFOPattern>
 800a530:	4603      	mov	r3, r0
 800a532:	2b00      	cmp	r3, #0
 800a534:	d101      	bne.n	800a53a <LSM6DSL_FIFO_Get_Pattern+0x1c>
  {
    return COMPONENT_ERROR;
 800a536:	2301      	movs	r3, #1
 800a538:	e000      	b.n	800a53c <LSM6DSL_FIFO_Get_Pattern+0x1e>
  }

  return COMPONENT_OK;
 800a53a:	2300      	movs	r3, #0
}
 800a53c:	4618      	mov	r0, r3
 800a53e:	3708      	adds	r7, #8
 800a540:	46bd      	mov	sp, r7
 800a542:	bd80      	pop	{r7, pc}

0800a544 <LSM6DSL_FIFO_Get_Data>:
 * @param *aData Pointer to the array where the data are stored
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_Get_Data( DrvContextTypeDef *handle, uint8_t *aData )
{
 800a544:	b580      	push	{r7, lr}
 800a546:	b082      	sub	sp, #8
 800a548:	af00      	add	r7, sp, #0
 800a54a:	6078      	str	r0, [r7, #4]
 800a54c:	6039      	str	r1, [r7, #0]

  if ( LSM6DSL_ACC_GYRO_Get_GetFIFOData( handle, aData ) == MEMS_ERROR )
 800a54e:	6839      	ldr	r1, [r7, #0]
 800a550:	6878      	ldr	r0, [r7, #4]
 800a552:	f7fd fc3a 	bl	8007dca <LSM6DSL_ACC_GYRO_Get_GetFIFOData>
 800a556:	4603      	mov	r3, r0
 800a558:	2b00      	cmp	r3, #0
 800a55a:	d101      	bne.n	800a560 <LSM6DSL_FIFO_Get_Data+0x1c>
  {
    return COMPONENT_ERROR;
 800a55c:	2301      	movs	r3, #1
 800a55e:	e000      	b.n	800a562 <LSM6DSL_FIFO_Get_Data+0x1e>
  }

  return COMPONENT_OK;
 800a560:	2300      	movs	r3, #0
}
 800a562:	4618      	mov	r0, r3
 800a564:	3708      	adds	r7, #8
 800a566:	46bd      	mov	sp, r7
 800a568:	bd80      	pop	{r7, pc}

0800a56a <LSM6DSL_FIFO_Get_Num_Of_Samples>:
 * @param *nSamples Number of unread FIFO samples
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_Get_Num_Of_Samples( DrvContextTypeDef *handle, uint16_t *nSamples )
{
 800a56a:	b580      	push	{r7, lr}
 800a56c:	b082      	sub	sp, #8
 800a56e:	af00      	add	r7, sp, #0
 800a570:	6078      	str	r0, [r7, #4]
 800a572:	6039      	str	r1, [r7, #0]

  if ( LSM6DSL_ACC_GYRO_R_FIFONumOfEntries( handle, nSamples ) == MEMS_ERROR )
 800a574:	6839      	ldr	r1, [r7, #0]
 800a576:	6878      	ldr	r0, [r7, #4]
 800a578:	f7fc fec3 	bl	8007302 <LSM6DSL_ACC_GYRO_R_FIFONumOfEntries>
 800a57c:	4603      	mov	r3, r0
 800a57e:	2b00      	cmp	r3, #0
 800a580:	d101      	bne.n	800a586 <LSM6DSL_FIFO_Get_Num_Of_Samples+0x1c>
  {
    return COMPONENT_ERROR;
 800a582:	2301      	movs	r3, #1
 800a584:	e000      	b.n	800a588 <LSM6DSL_FIFO_Get_Num_Of_Samples+0x1e>
  }

  return COMPONENT_OK;
 800a586:	2300      	movs	r3, #0
}
 800a588:	4618      	mov	r0, r3
 800a58a:	3708      	adds	r7, #8
 800a58c:	46bd      	mov	sp, r7
 800a58e:	bd80      	pop	{r7, pc}

0800a590 <LSM6DSL_FIFO_X_Set_Decimation>:
 * @param decimation FIFO decimation for accelerometer
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_X_Set_Decimation( DrvContextTypeDef *handle, uint8_t decimation )
{
 800a590:	b580      	push	{r7, lr}
 800a592:	b082      	sub	sp, #8
 800a594:	af00      	add	r7, sp, #0
 800a596:	6078      	str	r0, [r7, #4]
 800a598:	460b      	mov	r3, r1
 800a59a:	70fb      	strb	r3, [r7, #3]

  /* Verify that the passed parameter contains one of the valid values. */
  switch ( ( LSM6DSL_ACC_GYRO_DEC_FIFO_XL_t )decimation )
 800a59c:	78fb      	ldrb	r3, [r7, #3]
 800a59e:	2b07      	cmp	r3, #7
 800a5a0:	d901      	bls.n	800a5a6 <LSM6DSL_FIFO_X_Set_Decimation+0x16>
    case LSM6DSL_ACC_GYRO_DEC_FIFO_XL_DECIMATION_BY_8:
    case LSM6DSL_ACC_GYRO_DEC_FIFO_XL_DECIMATION_BY_16:
    case LSM6DSL_ACC_GYRO_DEC_FIFO_XL_DECIMATION_BY_32:
      break;
    default:
      return COMPONENT_ERROR;
 800a5a2:	2301      	movs	r3, #1
 800a5a4:	e00b      	b.n	800a5be <LSM6DSL_FIFO_X_Set_Decimation+0x2e>
      break;
 800a5a6:	bf00      	nop
  }

  if ( LSM6DSL_ACC_GYRO_W_DEC_FIFO_XL( handle, ( LSM6DSL_ACC_GYRO_DEC_FIFO_XL_t )decimation ) == MEMS_ERROR )
 800a5a8:	78fb      	ldrb	r3, [r7, #3]
 800a5aa:	4619      	mov	r1, r3
 800a5ac:	6878      	ldr	r0, [r7, #4]
 800a5ae:	f7fc faf3 	bl	8006b98 <LSM6DSL_ACC_GYRO_W_DEC_FIFO_XL>
 800a5b2:	4603      	mov	r3, r0
 800a5b4:	2b00      	cmp	r3, #0
 800a5b6:	d101      	bne.n	800a5bc <LSM6DSL_FIFO_X_Set_Decimation+0x2c>
  {
    return COMPONENT_ERROR;
 800a5b8:	2301      	movs	r3, #1
 800a5ba:	e000      	b.n	800a5be <LSM6DSL_FIFO_X_Set_Decimation+0x2e>
  }

  return COMPONENT_OK;
 800a5bc:	2300      	movs	r3, #0
}
 800a5be:	4618      	mov	r0, r3
 800a5c0:	3708      	adds	r7, #8
 800a5c2:	46bd      	mov	sp, r7
 800a5c4:	bd80      	pop	{r7, pc}

0800a5c6 <LSM6DSL_FIFO_X_Get_Axis>:
 * @param acceleration the pointer to the acceleration value
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_FIFO_X_Get_Axis( DrvContextTypeDef *handle, int32_t *acceleration )
{
 800a5c6:	b580      	push	{r7, lr}
 800a5c8:	b084      	sub	sp, #16
 800a5ca:	af00      	add	r7, sp, #0
 800a5cc:	6078      	str	r0, [r7, #4]
 800a5ce:	6039      	str	r1, [r7, #0]

  uint8_t aData[2];
  int16_t rawData = 0;
 800a5d0:	2300      	movs	r3, #0
 800a5d2:	81fb      	strh	r3, [r7, #14]
  float sensitivity = 0;
 800a5d4:	f04f 0300 	mov.w	r3, #0
 800a5d8:	60bb      	str	r3, [r7, #8]

  /* Read single axis raw data from LSM6DSL FIFO output registers. */
  if ( LSM6DSL_FIFO_Get_Data( handle, aData ) == COMPONENT_ERROR )
 800a5da:	f107 030c 	add.w	r3, r7, #12
 800a5de:	4619      	mov	r1, r3
 800a5e0:	6878      	ldr	r0, [r7, #4]
 800a5e2:	f7ff ffaf 	bl	800a544 <LSM6DSL_FIFO_Get_Data>
 800a5e6:	4603      	mov	r3, r0
 800a5e8:	2b01      	cmp	r3, #1
 800a5ea:	d101      	bne.n	800a5f0 <LSM6DSL_FIFO_X_Get_Axis+0x2a>
  {
    return COMPONENT_ERROR;
 800a5ec:	2301      	movs	r3, #1
 800a5ee:	e022      	b.n	800a636 <LSM6DSL_FIFO_X_Get_Axis+0x70>
  }

  rawData = ( aData[1] << 8 ) | aData[0];
 800a5f0:	7b7b      	ldrb	r3, [r7, #13]
 800a5f2:	021b      	lsls	r3, r3, #8
 800a5f4:	b21a      	sxth	r2, r3
 800a5f6:	7b3b      	ldrb	r3, [r7, #12]
 800a5f8:	b21b      	sxth	r3, r3
 800a5fa:	4313      	orrs	r3, r2
 800a5fc:	81fb      	strh	r3, [r7, #14]

  /* Get LSM6DSL actual sensitivity. */
  if ( LSM6DSL_X_Get_Sensitivity( handle, &sensitivity ) == COMPONENT_ERROR )
 800a5fe:	f107 0308 	add.w	r3, r7, #8
 800a602:	4619      	mov	r1, r3
 800a604:	6878      	ldr	r0, [r7, #4]
 800a606:	f7fd fe0d 	bl	8008224 <LSM6DSL_X_Get_Sensitivity>
 800a60a:	4603      	mov	r3, r0
 800a60c:	2b01      	cmp	r3, #1
 800a60e:	d101      	bne.n	800a614 <LSM6DSL_FIFO_X_Get_Axis+0x4e>
  {
    return COMPONENT_ERROR;
 800a610:	2301      	movs	r3, #1
 800a612:	e010      	b.n	800a636 <LSM6DSL_FIFO_X_Get_Axis+0x70>
  }

  /* Calculate the acceleration. */
  *acceleration = ( int32_t )( rawData * sensitivity );
 800a614:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800a618:	ee07 3a90 	vmov	s15, r3
 800a61c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a620:	edd7 7a02 	vldr	s15, [r7, #8]
 800a624:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a628:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a62c:	ee17 2a90 	vmov	r2, s15
 800a630:	683b      	ldr	r3, [r7, #0]
 800a632:	601a      	str	r2, [r3, #0]

  return COMPONENT_OK;
 800a634:	2300      	movs	r3, #0
}
 800a636:	4618      	mov	r0, r3
 800a638:	3710      	adds	r7, #16
 800a63a:	46bd      	mov	sp, r7
 800a63c:	bd80      	pop	{r7, pc}

0800a63e <LSM6DSL_FIFO_Set_Mode>:
 * @param mode FIFO mode
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_Set_Mode( DrvContextTypeDef *handle, uint8_t mode )
{
 800a63e:	b580      	push	{r7, lr}
 800a640:	b082      	sub	sp, #8
 800a642:	af00      	add	r7, sp, #0
 800a644:	6078      	str	r0, [r7, #4]
 800a646:	460b      	mov	r3, r1
 800a648:	70fb      	strb	r3, [r7, #3]

  /* Verify that the passed parameter contains one of the valid values. */
  switch ( ( LSM6DSL_ACC_GYRO_FIFO_MODE_t )mode )
 800a64a:	78fb      	ldrb	r3, [r7, #3]
 800a64c:	2b06      	cmp	r3, #6
 800a64e:	bf8c      	ite	hi
 800a650:	2201      	movhi	r2, #1
 800a652:	2200      	movls	r2, #0
 800a654:	b2d2      	uxtb	r2, r2
 800a656:	2a00      	cmp	r2, #0
 800a658:	d10b      	bne.n	800a672 <LSM6DSL_FIFO_Set_Mode+0x34>
 800a65a:	2201      	movs	r2, #1
 800a65c:	fa02 f303 	lsl.w	r3, r2, r3
 800a660:	f003 035b 	and.w	r3, r3, #91	; 0x5b
 800a664:	2b00      	cmp	r3, #0
 800a666:	bf14      	ite	ne
 800a668:	2301      	movne	r3, #1
 800a66a:	2300      	moveq	r3, #0
 800a66c:	b2db      	uxtb	r3, r3
 800a66e:	2b00      	cmp	r3, #0
 800a670:	d101      	bne.n	800a676 <LSM6DSL_FIFO_Set_Mode+0x38>
    case LSM6DSL_ACC_GYRO_FIFO_MODE_DYN_STREAM_2: /* Continuous mode. */
    case LSM6DSL_ACC_GYRO_FIFO_MODE_BTS:          /* Bypass to Continuous mode. */
    case LSM6DSL_ACC_GYRO_FIFO_MODE_STF:          /* Continuous to FIFO mode. */
      break;
    default:
      return COMPONENT_ERROR;
 800a672:	2301      	movs	r3, #1
 800a674:	e00b      	b.n	800a68e <LSM6DSL_FIFO_Set_Mode+0x50>
      break;
 800a676:	bf00      	nop
  }

  if ( LSM6DSL_ACC_GYRO_W_FIFO_MODE( handle, ( LSM6DSL_ACC_GYRO_FIFO_MODE_t )mode ) == MEMS_ERROR )
 800a678:	78fb      	ldrb	r3, [r7, #3]
 800a67a:	4619      	mov	r1, r3
 800a67c:	6878      	ldr	r0, [r7, #4]
 800a67e:	f7fc fae5 	bl	8006c4c <LSM6DSL_ACC_GYRO_W_FIFO_MODE>
 800a682:	4603      	mov	r3, r0
 800a684:	2b00      	cmp	r3, #0
 800a686:	d101      	bne.n	800a68c <LSM6DSL_FIFO_Set_Mode+0x4e>
  {
    return COMPONENT_ERROR;
 800a688:	2301      	movs	r3, #1
 800a68a:	e000      	b.n	800a68e <LSM6DSL_FIFO_Set_Mode+0x50>
  }

  return COMPONENT_OK;
 800a68c:	2300      	movs	r3, #0
}
 800a68e:	4618      	mov	r0, r3
 800a690:	3708      	adds	r7, #8
 800a692:	46bd      	mov	sp, r7
 800a694:	bd80      	pop	{r7, pc}

0800a696 <LSM6DSL_FIFO_Set_INT1_FIFO_Full>:
 * @param status FIFO_FULL interrupt on INT1 pin enable/disable
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_Set_INT1_FIFO_Full( DrvContextTypeDef *handle, uint8_t status )
{
 800a696:	b580      	push	{r7, lr}
 800a698:	b082      	sub	sp, #8
 800a69a:	af00      	add	r7, sp, #0
 800a69c:	6078      	str	r0, [r7, #4]
 800a69e:	460b      	mov	r3, r1
 800a6a0:	70fb      	strb	r3, [r7, #3]

  /* Verify that the passed parameter contains one of the valid values. */
  switch ( ( LSM6DSL_ACC_GYRO_INT1_FULL_FLAG_t )status )
 800a6a2:	78fb      	ldrb	r3, [r7, #3]
 800a6a4:	2b00      	cmp	r3, #0
 800a6a6:	d003      	beq.n	800a6b0 <LSM6DSL_FIFO_Set_INT1_FIFO_Full+0x1a>
 800a6a8:	2b20      	cmp	r3, #32
 800a6aa:	d001      	beq.n	800a6b0 <LSM6DSL_FIFO_Set_INT1_FIFO_Full+0x1a>
  {
    case LSM6DSL_ACC_GYRO_INT1_FULL_FLAG_DISABLED:
    case LSM6DSL_ACC_GYRO_INT1_FULL_FLAG_ENABLED:
      break;
    default:
      return COMPONENT_ERROR;
 800a6ac:	2301      	movs	r3, #1
 800a6ae:	e00b      	b.n	800a6c8 <LSM6DSL_FIFO_Set_INT1_FIFO_Full+0x32>
      break;
 800a6b0:	bf00      	nop
  }

  if ( LSM6DSL_ACC_GYRO_W_FULL_FLAG_on_INT1( handle, ( LSM6DSL_ACC_GYRO_INT1_FULL_FLAG_t )status ) == MEMS_ERROR )
 800a6b2:	78fb      	ldrb	r3, [r7, #3]
 800a6b4:	4619      	mov	r1, r3
 800a6b6:	6878      	ldr	r0, [r7, #4]
 800a6b8:	f7fc fb22 	bl	8006d00 <LSM6DSL_ACC_GYRO_W_FULL_FLAG_on_INT1>
 800a6bc:	4603      	mov	r3, r0
 800a6be:	2b00      	cmp	r3, #0
 800a6c0:	d101      	bne.n	800a6c6 <LSM6DSL_FIFO_Set_INT1_FIFO_Full+0x30>
  {
    return COMPONENT_ERROR;
 800a6c2:	2301      	movs	r3, #1
 800a6c4:	e000      	b.n	800a6c8 <LSM6DSL_FIFO_Set_INT1_FIFO_Full+0x32>
  }

  return COMPONENT_OK;
 800a6c6:	2300      	movs	r3, #0
}
 800a6c8:	4618      	mov	r0, r3
 800a6ca:	3708      	adds	r7, #8
 800a6cc:	46bd      	mov	sp, r7
 800a6ce:	bd80      	pop	{r7, pc}

0800a6d0 <LSM6DSL_FIFO_Set_Watermark_Level>:
 * @param watermark FIFO watermark level
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_Set_Watermark_Level( DrvContextTypeDef *handle, uint16_t watermark )
{
 800a6d0:	b580      	push	{r7, lr}
 800a6d2:	b082      	sub	sp, #8
 800a6d4:	af00      	add	r7, sp, #0
 800a6d6:	6078      	str	r0, [r7, #4]
 800a6d8:	460b      	mov	r3, r1
 800a6da:	807b      	strh	r3, [r7, #2]

  if ( LSM6DSL_ACC_GYRO_W_FIFO_Watermark( handle, watermark ) == MEMS_ERROR )
 800a6dc:	887b      	ldrh	r3, [r7, #2]
 800a6de:	4619      	mov	r1, r3
 800a6e0:	6878      	ldr	r0, [r7, #4]
 800a6e2:	f7fc fa03 	bl	8006aec <LSM6DSL_ACC_GYRO_W_FIFO_Watermark>
 800a6e6:	4603      	mov	r3, r0
 800a6e8:	2b00      	cmp	r3, #0
 800a6ea:	d101      	bne.n	800a6f0 <LSM6DSL_FIFO_Set_Watermark_Level+0x20>
  {
    return COMPONENT_ERROR;
 800a6ec:	2301      	movs	r3, #1
 800a6ee:	e000      	b.n	800a6f2 <LSM6DSL_FIFO_Set_Watermark_Level+0x22>
  }

  return COMPONENT_OK;
 800a6f0:	2300      	movs	r3, #0
}
 800a6f2:	4618      	mov	r0, r3
 800a6f4:	3708      	adds	r7, #8
 800a6f6:	46bd      	mov	sp, r7
 800a6f8:	bd80      	pop	{r7, pc}

0800a6fa <LSM6DSL_FIFO_Set_Stop_On_Fth>:
 * @param status FIFO stop on FTH interrupt enable/disable
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_Set_Stop_On_Fth( DrvContextTypeDef *handle, uint8_t status )
{
 800a6fa:	b580      	push	{r7, lr}
 800a6fc:	b082      	sub	sp, #8
 800a6fe:	af00      	add	r7, sp, #0
 800a700:	6078      	str	r0, [r7, #4]
 800a702:	460b      	mov	r3, r1
 800a704:	70fb      	strb	r3, [r7, #3]

  /* Verify that the passed parameter contains one of the valid values. */
  switch ( ( LSM6DSL_ACC_GYRO_STOP_ON_FTH_t )status )
 800a706:	78fb      	ldrb	r3, [r7, #3]
 800a708:	2b00      	cmp	r3, #0
 800a70a:	d003      	beq.n	800a714 <LSM6DSL_FIFO_Set_Stop_On_Fth+0x1a>
 800a70c:	2b80      	cmp	r3, #128	; 0x80
 800a70e:	d001      	beq.n	800a714 <LSM6DSL_FIFO_Set_Stop_On_Fth+0x1a>
  {
    case LSM6DSL_ACC_GYRO_STOP_ON_FTH_DISABLED:
    case LSM6DSL_ACC_GYRO_STOP_ON_FTH_ENABLED:
      break;
    default:
      return COMPONENT_ERROR;
 800a710:	2301      	movs	r3, #1
 800a712:	e00b      	b.n	800a72c <LSM6DSL_FIFO_Set_Stop_On_Fth+0x32>
      break;
 800a714:	bf00      	nop
  }

  if ( LSM6DSL_ACC_GYRO_W_STOP_ON_FTH( handle, ( LSM6DSL_ACC_GYRO_STOP_ON_FTH_t )status ) == MEMS_ERROR )
 800a716:	78fb      	ldrb	r3, [r7, #3]
 800a718:	4619      	mov	r1, r3
 800a71a:	6878      	ldr	r0, [r7, #4]
 800a71c:	f7fc fa69 	bl	8006bf2 <LSM6DSL_ACC_GYRO_W_STOP_ON_FTH>
 800a720:	4603      	mov	r3, r0
 800a722:	2b00      	cmp	r3, #0
 800a724:	d101      	bne.n	800a72a <LSM6DSL_FIFO_Set_Stop_On_Fth+0x30>
  {
    return COMPONENT_ERROR;
 800a726:	2301      	movs	r3, #1
 800a728:	e000      	b.n	800a72c <LSM6DSL_FIFO_Set_Stop_On_Fth+0x32>
  }

  return COMPONENT_OK;
 800a72a:	2300      	movs	r3, #0
}
 800a72c:	4618      	mov	r0, r3
 800a72e:	3708      	adds	r7, #8
 800a730:	46bd      	mov	sp, r7
 800a732:	bd80      	pop	{r7, pc}

0800a734 <LSM6DSL_X_Set_Interrupt_Latch>:
 * @param status interrupt latch enable/disable
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_X_Set_Interrupt_Latch( DrvContextTypeDef *handle, uint8_t status )
{
 800a734:	b580      	push	{r7, lr}
 800a736:	b082      	sub	sp, #8
 800a738:	af00      	add	r7, sp, #0
 800a73a:	6078      	str	r0, [r7, #4]
 800a73c:	460b      	mov	r3, r1
 800a73e:	70fb      	strb	r3, [r7, #3]

  return LSM6DSL_Set_Interrupt_Latch( handle, status );
 800a740:	78fb      	ldrb	r3, [r7, #3]
 800a742:	4619      	mov	r1, r3
 800a744:	6878      	ldr	r0, [r7, #4]
 800a746:	f7fe fbc9 	bl	8008edc <LSM6DSL_Set_Interrupt_Latch>
 800a74a:	4603      	mov	r3, r0
}
 800a74c:	4618      	mov	r0, r3
 800a74e:	3708      	adds	r7, #8
 800a750:	46bd      	mov	sp, r7
 800a752:	bd80      	pop	{r7, pc}

0800a754 <LSM6DSL_X_Set_SelfTest>:
 * @param status self-test enable/disable
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_X_Set_SelfTest( DrvContextTypeDef *handle, uint8_t status )
{
 800a754:	b580      	push	{r7, lr}
 800a756:	b082      	sub	sp, #8
 800a758:	af00      	add	r7, sp, #0
 800a75a:	6078      	str	r0, [r7, #4]
 800a75c:	460b      	mov	r3, r1
 800a75e:	70fb      	strb	r3, [r7, #3]

  /* Verify that the passed parameter contains one of the valid values. */
  switch ( ( LSM6DSL_ACC_GYRO_ST_XL_t )status )
 800a760:	78fb      	ldrb	r3, [r7, #3]
 800a762:	2b03      	cmp	r3, #3
 800a764:	d901      	bls.n	800a76a <LSM6DSL_X_Set_SelfTest+0x16>
    case LSM6DSL_ACC_GYRO_ST_XL_POS_SIGN_TEST:
    case LSM6DSL_ACC_GYRO_ST_XL_NEG_SIGN_TEST:
    case LSM6DSL_ACC_GYRO_ST_XL_NA:
      break;
    default:
      return COMPONENT_ERROR;
 800a766:	2301      	movs	r3, #1
 800a768:	e00b      	b.n	800a782 <LSM6DSL_X_Set_SelfTest+0x2e>
      break;
 800a76a:	bf00      	nop
  }

  if ( LSM6DSL_ACC_GYRO_W_SelfTest_XL( handle, ( LSM6DSL_ACC_GYRO_ST_XL_t )status ) == MEMS_ERROR )
 800a76c:	78fb      	ldrb	r3, [r7, #3]
 800a76e:	4619      	mov	r1, r3
 800a770:	6878      	ldr	r0, [r7, #4]
 800a772:	f7fc fb79 	bl	8006e68 <LSM6DSL_ACC_GYRO_W_SelfTest_XL>
 800a776:	4603      	mov	r3, r0
 800a778:	2b00      	cmp	r3, #0
 800a77a:	d101      	bne.n	800a780 <LSM6DSL_X_Set_SelfTest+0x2c>
  {
    return COMPONENT_ERROR;
 800a77c:	2301      	movs	r3, #1
 800a77e:	e000      	b.n	800a782 <LSM6DSL_X_Set_SelfTest+0x2e>
  }

  return COMPONENT_OK;
 800a780:	2300      	movs	r3, #0
}
 800a782:	4618      	mov	r0, r3
 800a784:	3708      	adds	r7, #8
 800a786:	46bd      	mov	sp, r7
 800a788:	bd80      	pop	{r7, pc}
	...

0800a78c <HAL_GPIO_EXTI_Callback>:
 * @brief  EXTI line detection callback.
 * @param  uint16_t GPIO_Pin Specifies the pins connected EXTI line
 * @retval None
 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{  
 800a78c:	b580      	push	{r7, lr}
 800a78e:	b082      	sub	sp, #8
 800a790:	af00      	add	r7, sp, #0
 800a792:	4603      	mov	r3, r0
 800a794:	80fb      	strh	r3, [r7, #6]
  switch(GPIO_Pin){
 800a796:	88fb      	ldrh	r3, [r7, #6]
 800a798:	2b10      	cmp	r3, #16
 800a79a:	d105      	bne.n	800a7a8 <HAL_GPIO_EXTI_Callback+0x1c>
    case BNRG_SPI_EXTI_PIN:
      HCI_Isr();
 800a79c:	f005 fa14 	bl	800fbc8 <HCI_Isr>
      HCI_ProcessEvent=1;
 800a7a0:	4b03      	ldr	r3, [pc, #12]	; (800a7b0 <HAL_GPIO_EXTI_Callback+0x24>)
 800a7a2:	2201      	movs	r2, #1
 800a7a4:	601a      	str	r2, [r3, #0]
    break;
 800a7a6:	bf00      	nop
  }
}
 800a7a8:	bf00      	nop
 800a7aa:	3708      	adds	r7, #8
 800a7ac:	46bd      	mov	sp, r7
 800a7ae:	bd80      	pop	{r7, pc}
 800a7b0:	2000046c 	.word	0x2000046c

0800a7b4 <BlueNRG_DataPresent>:
* @param  None
* @retval 1 if data are present, 0 otherwise
*/
// FIXME: find a better way to handle this return value (bool type? TRUE and FALSE)
uint8_t BlueNRG_DataPresent(void)
{
 800a7b4:	b580      	push	{r7, lr}
 800a7b6:	af00      	add	r7, sp, #0
  if (HAL_GPIO_ReadPin(BNRG_SPI_EXTI_PORT, BNRG_SPI_EXTI_PIN) == GPIO_PIN_SET)
 800a7b8:	2110      	movs	r1, #16
 800a7ba:	4805      	ldr	r0, [pc, #20]	; (800a7d0 <BlueNRG_DataPresent+0x1c>)
 800a7bc:	f000 fe3a 	bl	800b434 <HAL_GPIO_ReadPin>
 800a7c0:	4603      	mov	r3, r0
 800a7c2:	2b01      	cmp	r3, #1
 800a7c4:	d101      	bne.n	800a7ca <BlueNRG_DataPresent+0x16>
    return 1;
 800a7c6:	2301      	movs	r3, #1
 800a7c8:	e000      	b.n	800a7cc <BlueNRG_DataPresent+0x18>
  else  
    return 0;
 800a7ca:	2300      	movs	r3, #0
} /* end BlueNRG_DataPresent() */
 800a7cc:	4618      	mov	r0, r3
 800a7ce:	bd80      	pop	{r7, pc}
 800a7d0:	40020000 	.word	0x40020000

0800a7d4 <BlueNRG_SPI_Read_All>:
* @param  buff_size: Buffer size
* @retval int32_t  : Number of read bytes
*/
int32_t BlueNRG_SPI_Read_All(SPI_HandleTypeDef *hspi, uint8_t *buffer,
                             uint8_t buff_size)
{
 800a7d4:	b580      	push	{r7, lr}
 800a7d6:	b08c      	sub	sp, #48	; 0x30
 800a7d8:	af02      	add	r7, sp, #8
 800a7da:	60f8      	str	r0, [r7, #12]
 800a7dc:	60b9      	str	r1, [r7, #8]
 800a7de:	4613      	mov	r3, r2
 800a7e0:	71fb      	strb	r3, [r7, #7]
  uint16_t byte_count;
  uint8_t len = 0;
 800a7e2:	2300      	movs	r3, #0
 800a7e4:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  uint8_t char_ff = 0xff;
 800a7e8:	23ff      	movs	r3, #255	; 0xff
 800a7ea:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  volatile uint8_t read_char;
  
  uint8_t header_master[HEADER_SIZE] = {0x0b, 0x00, 0x00, 0x00, 0x00};
 800a7ee:	4a33      	ldr	r2, [pc, #204]	; (800a8bc <BlueNRG_SPI_Read_All+0xe8>)
 800a7f0:	f107 031c 	add.w	r3, r7, #28
 800a7f4:	e892 0003 	ldmia.w	r2, {r0, r1}
 800a7f8:	6018      	str	r0, [r3, #0]
 800a7fa:	3304      	adds	r3, #4
 800a7fc:	7019      	strb	r1, [r3, #0]
  uint8_t header_slave[HEADER_SIZE];
  
  /* CS reset */
  HAL_GPIO_WritePin(BNRG_SPI_CS_PORT, BNRG_SPI_CS_PIN, GPIO_PIN_RESET);
 800a7fe:	2200      	movs	r2, #0
 800a800:	2101      	movs	r1, #1
 800a802:	482f      	ldr	r0, [pc, #188]	; (800a8c0 <BlueNRG_SPI_Read_All+0xec>)
 800a804:	f000 fe2e 	bl	800b464 <HAL_GPIO_WritePin>
  
  /* Read the header */  
  HAL_SPI_TransmitReceive(hspi, header_master, header_slave, HEADER_SIZE, TIMEOUT_DURATION);
 800a808:	f107 0214 	add.w	r2, r7, #20
 800a80c:	f107 011c 	add.w	r1, r7, #28
 800a810:	230f      	movs	r3, #15
 800a812:	9300      	str	r3, [sp, #0]
 800a814:	2305      	movs	r3, #5
 800a816:	68f8      	ldr	r0, [r7, #12]
 800a818:	f002 f9d6 	bl	800cbc8 <HAL_SPI_TransmitReceive>
  
  if (header_slave[0] == 0x02) {
 800a81c:	7d3b      	ldrb	r3, [r7, #20]
 800a81e:	2b02      	cmp	r3, #2
 800a820:	d136      	bne.n	800a890 <BlueNRG_SPI_Read_All+0xbc>
    /* device is ready */
    byte_count = (header_slave[4]<<8)|header_slave[3];
 800a822:	7e3b      	ldrb	r3, [r7, #24]
 800a824:	021b      	lsls	r3, r3, #8
 800a826:	b21a      	sxth	r2, r3
 800a828:	7dfb      	ldrb	r3, [r7, #23]
 800a82a:	b21b      	sxth	r3, r3
 800a82c:	4313      	orrs	r3, r2
 800a82e:	b21b      	sxth	r3, r3
 800a830:	84fb      	strh	r3, [r7, #38]	; 0x26
    if (byte_count > 0) {
 800a832:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800a834:	2b00      	cmp	r3, #0
 800a836:	d02b      	beq.n	800a890 <BlueNRG_SPI_Read_All+0xbc>
      
      /* avoid to read more data that size of the buffer */
      if (byte_count > buff_size){
 800a838:	79fb      	ldrb	r3, [r7, #7]
 800a83a:	b29b      	uxth	r3, r3
 800a83c:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800a83e:	429a      	cmp	r2, r3
 800a840:	d901      	bls.n	800a846 <BlueNRG_SPI_Read_All+0x72>
        byte_count = buff_size;
 800a842:	79fb      	ldrb	r3, [r7, #7]
 800a844:	84fb      	strh	r3, [r7, #38]	; 0x26
      }
      
      for (len = 0; len < byte_count; len++){
 800a846:	2300      	movs	r3, #0
 800a848:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 800a84c:	e01a      	b.n	800a884 <BlueNRG_SPI_Read_All+0xb0>
  __ASM volatile ("cpsid i" : : : "memory");
 800a84e:	b672      	cpsid	i
}
 800a850:	bf00      	nop
        __disable_irq();
        HAL_SPI_TransmitReceive(hspi, &char_ff, (uint8_t*)&read_char, 1, TIMEOUT_DURATION);
 800a852:	f107 0223 	add.w	r2, r7, #35	; 0x23
 800a856:	f107 0124 	add.w	r1, r7, #36	; 0x24
 800a85a:	230f      	movs	r3, #15
 800a85c:	9300      	str	r3, [sp, #0]
 800a85e:	2301      	movs	r3, #1
 800a860:	68f8      	ldr	r0, [r7, #12]
 800a862:	f002 f9b1 	bl	800cbc8 <HAL_SPI_TransmitReceive>
  __ASM volatile ("cpsie i" : : : "memory");
 800a866:	b662      	cpsie	i
}
 800a868:	bf00      	nop
        __enable_irq();
        buffer[len] = read_char;
 800a86a:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800a86e:	68ba      	ldr	r2, [r7, #8]
 800a870:	4413      	add	r3, r2
 800a872:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 800a876:	b2d2      	uxtb	r2, r2
 800a878:	701a      	strb	r2, [r3, #0]
      for (len = 0; len < byte_count; len++){
 800a87a:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800a87e:	3301      	adds	r3, #1
 800a880:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 800a884:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800a888:	b29b      	uxth	r3, r3
 800a88a:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800a88c:	429a      	cmp	r2, r3
 800a88e:	d8de      	bhi.n	800a84e <BlueNRG_SPI_Read_All+0x7a>
      }
    }    
  }
  /* Release CS line */
  HAL_GPIO_WritePin(BNRG_SPI_CS_PORT, BNRG_SPI_CS_PIN, GPIO_PIN_SET);
 800a890:	2201      	movs	r2, #1
 800a892:	2101      	movs	r1, #1
 800a894:	480a      	ldr	r0, [pc, #40]	; (800a8c0 <BlueNRG_SPI_Read_All+0xec>)
 800a896:	f000 fde5 	bl	800b464 <HAL_GPIO_WritePin>
  
  // Add a small delay to give time to the BlueNRG to set the IRQ pin low
  // to avoid a useless SPI read at the end of the transaction
  for(volatile int i = 0; i < 2; i++)__NOP();
 800a89a:	2300      	movs	r3, #0
 800a89c:	613b      	str	r3, [r7, #16]
 800a89e:	e004      	b.n	800a8aa <BlueNRG_SPI_Read_All+0xd6>
  __ASM volatile ("nop");
 800a8a0:	bf00      	nop
}
 800a8a2:	bf00      	nop
 800a8a4:	693b      	ldr	r3, [r7, #16]
 800a8a6:	3301      	adds	r3, #1
 800a8a8:	613b      	str	r3, [r7, #16]
 800a8aa:	693b      	ldr	r3, [r7, #16]
 800a8ac:	2b01      	cmp	r3, #1
 800a8ae:	ddf7      	ble.n	800a8a0 <BlueNRG_SPI_Read_All+0xcc>
    }
    PRINT_CSV("\n");
  }
#endif
  
  return len;   
 800a8b0:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
}
 800a8b4:	4618      	mov	r0, r3
 800a8b6:	3728      	adds	r7, #40	; 0x28
 800a8b8:	46bd      	mov	sp, r7
 800a8ba:	bd80      	pop	{r7, pc}
 800a8bc:	08016298 	.word	0x08016298
 800a8c0:	40020400 	.word	0x40020400

0800a8c4 <Clear_SPI_EXTI_Flag>:
* @brief  Clear EXTI (External Interrupt) line for SPI IRQ.
* @param  None
* @retval None
*/
void Clear_SPI_EXTI_Flag(void)
{  
 800a8c4:	b480      	push	{r7}
 800a8c6:	af00      	add	r7, sp, #0
  __HAL_GPIO_EXTI_CLEAR_IT(BNRG_SPI_EXTI_PIN);  
 800a8c8:	4b03      	ldr	r3, [pc, #12]	; (800a8d8 <Clear_SPI_EXTI_Flag+0x14>)
 800a8ca:	2210      	movs	r2, #16
 800a8cc:	615a      	str	r2, [r3, #20]
}
 800a8ce:	bf00      	nop
 800a8d0:	46bd      	mov	sp, r7
 800a8d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8d6:	4770      	bx	lr
 800a8d8:	40013c00 	.word	0x40013c00

0800a8dc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800a8dc:	b580      	push	{r7, lr}
 800a8de:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800a8e0:	4b0e      	ldr	r3, [pc, #56]	; (800a91c <HAL_Init+0x40>)
 800a8e2:	681b      	ldr	r3, [r3, #0]
 800a8e4:	4a0d      	ldr	r2, [pc, #52]	; (800a91c <HAL_Init+0x40>)
 800a8e6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800a8ea:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 800a8ec:	4b0b      	ldr	r3, [pc, #44]	; (800a91c <HAL_Init+0x40>)
 800a8ee:	681b      	ldr	r3, [r3, #0]
 800a8f0:	4a0a      	ldr	r2, [pc, #40]	; (800a91c <HAL_Init+0x40>)
 800a8f2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800a8f6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800a8f8:	4b08      	ldr	r3, [pc, #32]	; (800a91c <HAL_Init+0x40>)
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	4a07      	ldr	r2, [pc, #28]	; (800a91c <HAL_Init+0x40>)
 800a8fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a902:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800a904:	2003      	movs	r0, #3
 800a906:	f000 fb8b 	bl	800b020 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800a90a:	200f      	movs	r0, #15
 800a90c:	f000 f808 	bl	800a920 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 800a910:	f7f7 f9e7 	bl	8001ce2 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 800a914:	2300      	movs	r3, #0
}
 800a916:	4618      	mov	r0, r3
 800a918:	bd80      	pop	{r7, pc}
 800a91a:	bf00      	nop
 800a91c:	40023c00 	.word	0x40023c00

0800a920 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800a920:	b580      	push	{r7, lr}
 800a922:	b082      	sub	sp, #8
 800a924:	af00      	add	r7, sp, #0
 800a926:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 800a928:	4b09      	ldr	r3, [pc, #36]	; (800a950 <HAL_InitTick+0x30>)
 800a92a:	681b      	ldr	r3, [r3, #0]
 800a92c:	4a09      	ldr	r2, [pc, #36]	; (800a954 <HAL_InitTick+0x34>)
 800a92e:	fba2 2303 	umull	r2, r3, r2, r3
 800a932:	099b      	lsrs	r3, r3, #6
 800a934:	4618      	mov	r0, r3
 800a936:	f000 fba8 	bl	800b08a <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 800a93a:	2200      	movs	r2, #0
 800a93c:	6879      	ldr	r1, [r7, #4]
 800a93e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a942:	f000 fb78 	bl	800b036 <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
 800a946:	2300      	movs	r3, #0
}
 800a948:	4618      	mov	r0, r3
 800a94a:	3708      	adds	r7, #8
 800a94c:	46bd      	mov	sp, r7
 800a94e:	bd80      	pop	{r7, pc}
 800a950:	20000008 	.word	0x20000008
 800a954:	10624dd3 	.word	0x10624dd3

0800a958 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800a958:	b480      	push	{r7}
 800a95a:	af00      	add	r7, sp, #0
  uwTick++;
 800a95c:	4b04      	ldr	r3, [pc, #16]	; (800a970 <HAL_IncTick+0x18>)
 800a95e:	681b      	ldr	r3, [r3, #0]
 800a960:	3301      	adds	r3, #1
 800a962:	4a03      	ldr	r2, [pc, #12]	; (800a970 <HAL_IncTick+0x18>)
 800a964:	6013      	str	r3, [r2, #0]
}
 800a966:	bf00      	nop
 800a968:	46bd      	mov	sp, r7
 800a96a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a96e:	4770      	bx	lr
 800a970:	200011cc 	.word	0x200011cc

0800a974 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800a974:	b480      	push	{r7}
 800a976:	af00      	add	r7, sp, #0
  return uwTick;
 800a978:	4b03      	ldr	r3, [pc, #12]	; (800a988 <HAL_GetTick+0x14>)
 800a97a:	681b      	ldr	r3, [r3, #0]
}
 800a97c:	4618      	mov	r0, r3
 800a97e:	46bd      	mov	sp, r7
 800a980:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a984:	4770      	bx	lr
 800a986:	bf00      	nop
 800a988:	200011cc 	.word	0x200011cc

0800a98c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 800a98c:	b580      	push	{r7, lr}
 800a98e:	b084      	sub	sp, #16
 800a990:	af00      	add	r7, sp, #0
 800a992:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800a994:	2300      	movs	r3, #0
 800a996:	60fb      	str	r3, [r7, #12]
  tickstart = HAL_GetTick();
 800a998:	f7ff ffec 	bl	800a974 <HAL_GetTick>
 800a99c:	60f8      	str	r0, [r7, #12]
  while((HAL_GetTick() - tickstart) < Delay)
 800a99e:	bf00      	nop
 800a9a0:	f7ff ffe8 	bl	800a974 <HAL_GetTick>
 800a9a4:	4602      	mov	r2, r0
 800a9a6:	68fb      	ldr	r3, [r7, #12]
 800a9a8:	1ad2      	subs	r2, r2, r3
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	429a      	cmp	r2, r3
 800a9ae:	d3f7      	bcc.n	800a9a0 <HAL_Delay+0x14>
  {
  }
}
 800a9b0:	bf00      	nop
 800a9b2:	bf00      	nop
 800a9b4:	3710      	adds	r7, #16
 800a9b6:	46bd      	mov	sp, r7
 800a9b8:	bd80      	pop	{r7, pc}

0800a9ba <HAL_ADC_Init>:
  * @param  hadc: pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800a9ba:	b580      	push	{r7, lr}
 800a9bc:	b084      	sub	sp, #16
 800a9be:	af00      	add	r7, sp, #0
 800a9c0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800a9c2:	2300      	movs	r3, #0
 800a9c4:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	2b00      	cmp	r3, #0
 800a9ca:	d101      	bne.n	800a9d0 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800a9cc:	2301      	movs	r3, #1
 800a9ce:	e033      	b.n	800aa38 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a9d4:	2b00      	cmp	r3, #0
 800a9d6:	d109      	bne.n	800a9ec <HAL_ADC_Init+0x32>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	2200      	movs	r2, #0
 800a9dc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	2200      	movs	r2, #0
 800a9e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800a9e6:	6878      	ldr	r0, [r7, #4]
 800a9e8:	f7f7 f988 	bl	8001cfc <HAL_ADC_MspInit>
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a9f0:	f003 0310 	and.w	r3, r3, #16
 800a9f4:	2b00      	cmp	r3, #0
 800a9f6:	d118      	bne.n	800aa2a <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a9fc:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800aa00:	f023 0302 	bic.w	r3, r3, #2
 800aa04:	f043 0202 	orr.w	r2, r3, #2
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800aa0c:	6878      	ldr	r0, [r7, #4]
 800aa0e:	f000 f937 	bl	800ac80 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	2200      	movs	r2, #0
 800aa16:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa1c:	f023 0303 	bic.w	r3, r3, #3
 800aa20:	f043 0201 	orr.w	r2, r3, #1
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	641a      	str	r2, [r3, #64]	; 0x40
 800aa28:	e001      	b.n	800aa2e <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800aa2a:	2301      	movs	r3, #1
 800aa2c:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	2200      	movs	r2, #0
 800aa32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800aa36:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa38:	4618      	mov	r0, r3
 800aa3a:	3710      	adds	r7, #16
 800aa3c:	46bd      	mov	sp, r7
 800aa3e:	bd80      	pop	{r7, pc}

0800aa40 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig: ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800aa40:	b480      	push	{r7}
 800aa42:	b085      	sub	sp, #20
 800aa44:	af00      	add	r7, sp, #0
 800aa46:	6078      	str	r0, [r7, #4]
 800aa48:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800aa4a:	2300      	movs	r3, #0
 800aa4c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800aa54:	2b01      	cmp	r3, #1
 800aa56:	d101      	bne.n	800aa5c <HAL_ADC_ConfigChannel+0x1c>
 800aa58:	2302      	movs	r3, #2
 800aa5a:	e103      	b.n	800ac64 <HAL_ADC_ConfigChannel+0x224>
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	2201      	movs	r2, #1
 800aa60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800aa64:	683b      	ldr	r3, [r7, #0]
 800aa66:	681b      	ldr	r3, [r3, #0]
 800aa68:	2b09      	cmp	r3, #9
 800aa6a:	d925      	bls.n	800aab8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	681b      	ldr	r3, [r3, #0]
 800aa70:	68d9      	ldr	r1, [r3, #12]
 800aa72:	683b      	ldr	r3, [r7, #0]
 800aa74:	681b      	ldr	r3, [r3, #0]
 800aa76:	b29b      	uxth	r3, r3
 800aa78:	461a      	mov	r2, r3
 800aa7a:	4613      	mov	r3, r2
 800aa7c:	005b      	lsls	r3, r3, #1
 800aa7e:	4413      	add	r3, r2
 800aa80:	3b1e      	subs	r3, #30
 800aa82:	2207      	movs	r2, #7
 800aa84:	fa02 f303 	lsl.w	r3, r2, r3
 800aa88:	43da      	mvns	r2, r3
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	681b      	ldr	r3, [r3, #0]
 800aa8e:	400a      	ands	r2, r1
 800aa90:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	681b      	ldr	r3, [r3, #0]
 800aa96:	68d9      	ldr	r1, [r3, #12]
 800aa98:	683b      	ldr	r3, [r7, #0]
 800aa9a:	689a      	ldr	r2, [r3, #8]
 800aa9c:	683b      	ldr	r3, [r7, #0]
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	b29b      	uxth	r3, r3
 800aaa2:	4618      	mov	r0, r3
 800aaa4:	4603      	mov	r3, r0
 800aaa6:	005b      	lsls	r3, r3, #1
 800aaa8:	4403      	add	r3, r0
 800aaaa:	3b1e      	subs	r3, #30
 800aaac:	409a      	lsls	r2, r3
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	681b      	ldr	r3, [r3, #0]
 800aab2:	430a      	orrs	r2, r1
 800aab4:	60da      	str	r2, [r3, #12]
 800aab6:	e022      	b.n	800aafe <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	681b      	ldr	r3, [r3, #0]
 800aabc:	6919      	ldr	r1, [r3, #16]
 800aabe:	683b      	ldr	r3, [r7, #0]
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	b29b      	uxth	r3, r3
 800aac4:	461a      	mov	r2, r3
 800aac6:	4613      	mov	r3, r2
 800aac8:	005b      	lsls	r3, r3, #1
 800aaca:	4413      	add	r3, r2
 800aacc:	2207      	movs	r2, #7
 800aace:	fa02 f303 	lsl.w	r3, r2, r3
 800aad2:	43da      	mvns	r2, r3
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	400a      	ands	r2, r1
 800aada:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	681b      	ldr	r3, [r3, #0]
 800aae0:	6919      	ldr	r1, [r3, #16]
 800aae2:	683b      	ldr	r3, [r7, #0]
 800aae4:	689a      	ldr	r2, [r3, #8]
 800aae6:	683b      	ldr	r3, [r7, #0]
 800aae8:	681b      	ldr	r3, [r3, #0]
 800aaea:	b29b      	uxth	r3, r3
 800aaec:	4618      	mov	r0, r3
 800aaee:	4603      	mov	r3, r0
 800aaf0:	005b      	lsls	r3, r3, #1
 800aaf2:	4403      	add	r3, r0
 800aaf4:	409a      	lsls	r2, r3
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	681b      	ldr	r3, [r3, #0]
 800aafa:	430a      	orrs	r2, r1
 800aafc:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800aafe:	683b      	ldr	r3, [r7, #0]
 800ab00:	685b      	ldr	r3, [r3, #4]
 800ab02:	2b06      	cmp	r3, #6
 800ab04:	d824      	bhi.n	800ab50 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	681b      	ldr	r3, [r3, #0]
 800ab0a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800ab0c:	683b      	ldr	r3, [r7, #0]
 800ab0e:	685a      	ldr	r2, [r3, #4]
 800ab10:	4613      	mov	r3, r2
 800ab12:	009b      	lsls	r3, r3, #2
 800ab14:	4413      	add	r3, r2
 800ab16:	3b05      	subs	r3, #5
 800ab18:	221f      	movs	r2, #31
 800ab1a:	fa02 f303 	lsl.w	r3, r2, r3
 800ab1e:	43da      	mvns	r2, r3
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	681b      	ldr	r3, [r3, #0]
 800ab24:	400a      	ands	r2, r1
 800ab26:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	681b      	ldr	r3, [r3, #0]
 800ab2c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800ab2e:	683b      	ldr	r3, [r7, #0]
 800ab30:	681b      	ldr	r3, [r3, #0]
 800ab32:	b29b      	uxth	r3, r3
 800ab34:	4618      	mov	r0, r3
 800ab36:	683b      	ldr	r3, [r7, #0]
 800ab38:	685a      	ldr	r2, [r3, #4]
 800ab3a:	4613      	mov	r3, r2
 800ab3c:	009b      	lsls	r3, r3, #2
 800ab3e:	4413      	add	r3, r2
 800ab40:	3b05      	subs	r3, #5
 800ab42:	fa00 f203 	lsl.w	r2, r0, r3
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	681b      	ldr	r3, [r3, #0]
 800ab4a:	430a      	orrs	r2, r1
 800ab4c:	635a      	str	r2, [r3, #52]	; 0x34
 800ab4e:	e04c      	b.n	800abea <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800ab50:	683b      	ldr	r3, [r7, #0]
 800ab52:	685b      	ldr	r3, [r3, #4]
 800ab54:	2b0c      	cmp	r3, #12
 800ab56:	d824      	bhi.n	800aba2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	681b      	ldr	r3, [r3, #0]
 800ab5c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800ab5e:	683b      	ldr	r3, [r7, #0]
 800ab60:	685a      	ldr	r2, [r3, #4]
 800ab62:	4613      	mov	r3, r2
 800ab64:	009b      	lsls	r3, r3, #2
 800ab66:	4413      	add	r3, r2
 800ab68:	3b23      	subs	r3, #35	; 0x23
 800ab6a:	221f      	movs	r2, #31
 800ab6c:	fa02 f303 	lsl.w	r3, r2, r3
 800ab70:	43da      	mvns	r2, r3
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	681b      	ldr	r3, [r3, #0]
 800ab76:	400a      	ands	r2, r1
 800ab78:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800ab80:	683b      	ldr	r3, [r7, #0]
 800ab82:	681b      	ldr	r3, [r3, #0]
 800ab84:	b29b      	uxth	r3, r3
 800ab86:	4618      	mov	r0, r3
 800ab88:	683b      	ldr	r3, [r7, #0]
 800ab8a:	685a      	ldr	r2, [r3, #4]
 800ab8c:	4613      	mov	r3, r2
 800ab8e:	009b      	lsls	r3, r3, #2
 800ab90:	4413      	add	r3, r2
 800ab92:	3b23      	subs	r3, #35	; 0x23
 800ab94:	fa00 f203 	lsl.w	r2, r0, r3
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	681b      	ldr	r3, [r3, #0]
 800ab9c:	430a      	orrs	r2, r1
 800ab9e:	631a      	str	r2, [r3, #48]	; 0x30
 800aba0:	e023      	b.n	800abea <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800aba8:	683b      	ldr	r3, [r7, #0]
 800abaa:	685a      	ldr	r2, [r3, #4]
 800abac:	4613      	mov	r3, r2
 800abae:	009b      	lsls	r3, r3, #2
 800abb0:	4413      	add	r3, r2
 800abb2:	3b41      	subs	r3, #65	; 0x41
 800abb4:	221f      	movs	r2, #31
 800abb6:	fa02 f303 	lsl.w	r3, r2, r3
 800abba:	43da      	mvns	r2, r3
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	681b      	ldr	r3, [r3, #0]
 800abc0:	400a      	ands	r2, r1
 800abc2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	681b      	ldr	r3, [r3, #0]
 800abc8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800abca:	683b      	ldr	r3, [r7, #0]
 800abcc:	681b      	ldr	r3, [r3, #0]
 800abce:	b29b      	uxth	r3, r3
 800abd0:	4618      	mov	r0, r3
 800abd2:	683b      	ldr	r3, [r7, #0]
 800abd4:	685a      	ldr	r2, [r3, #4]
 800abd6:	4613      	mov	r3, r2
 800abd8:	009b      	lsls	r3, r3, #2
 800abda:	4413      	add	r3, r2
 800abdc:	3b41      	subs	r3, #65	; 0x41
 800abde:	fa00 f203 	lsl.w	r2, r0, r3
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	681b      	ldr	r3, [r3, #0]
 800abe6:	430a      	orrs	r2, r1
 800abe8:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	681b      	ldr	r3, [r3, #0]
 800abee:	4a20      	ldr	r2, [pc, #128]	; (800ac70 <HAL_ADC_ConfigChannel+0x230>)
 800abf0:	4293      	cmp	r3, r2
 800abf2:	d109      	bne.n	800ac08 <HAL_ADC_ConfigChannel+0x1c8>
 800abf4:	683b      	ldr	r3, [r7, #0]
 800abf6:	681b      	ldr	r3, [r3, #0]
 800abf8:	2b12      	cmp	r3, #18
 800abfa:	d105      	bne.n	800ac08 <HAL_ADC_ConfigChannel+0x1c8>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 800abfc:	4b1d      	ldr	r3, [pc, #116]	; (800ac74 <HAL_ADC_ConfigChannel+0x234>)
 800abfe:	685b      	ldr	r3, [r3, #4]
 800ac00:	4a1c      	ldr	r2, [pc, #112]	; (800ac74 <HAL_ADC_ConfigChannel+0x234>)
 800ac02:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800ac06:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	681b      	ldr	r3, [r3, #0]
 800ac0c:	4a18      	ldr	r2, [pc, #96]	; (800ac70 <HAL_ADC_ConfigChannel+0x230>)
 800ac0e:	4293      	cmp	r3, r2
 800ac10:	d123      	bne.n	800ac5a <HAL_ADC_ConfigChannel+0x21a>
 800ac12:	683b      	ldr	r3, [r7, #0]
 800ac14:	681b      	ldr	r3, [r3, #0]
 800ac16:	2b10      	cmp	r3, #16
 800ac18:	d003      	beq.n	800ac22 <HAL_ADC_ConfigChannel+0x1e2>
 800ac1a:	683b      	ldr	r3, [r7, #0]
 800ac1c:	681b      	ldr	r3, [r3, #0]
 800ac1e:	2b11      	cmp	r3, #17
 800ac20:	d11b      	bne.n	800ac5a <HAL_ADC_ConfigChannel+0x21a>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 800ac22:	4b14      	ldr	r3, [pc, #80]	; (800ac74 <HAL_ADC_ConfigChannel+0x234>)
 800ac24:	685b      	ldr	r3, [r3, #4]
 800ac26:	4a13      	ldr	r2, [pc, #76]	; (800ac74 <HAL_ADC_ConfigChannel+0x234>)
 800ac28:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800ac2c:	6053      	str	r3, [r2, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800ac2e:	683b      	ldr	r3, [r7, #0]
 800ac30:	681b      	ldr	r3, [r3, #0]
 800ac32:	2b10      	cmp	r3, #16
 800ac34:	d111      	bne.n	800ac5a <HAL_ADC_ConfigChannel+0x21a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800ac36:	4b10      	ldr	r3, [pc, #64]	; (800ac78 <HAL_ADC_ConfigChannel+0x238>)
 800ac38:	681b      	ldr	r3, [r3, #0]
 800ac3a:	4a10      	ldr	r2, [pc, #64]	; (800ac7c <HAL_ADC_ConfigChannel+0x23c>)
 800ac3c:	fba2 2303 	umull	r2, r3, r2, r3
 800ac40:	0c9a      	lsrs	r2, r3, #18
 800ac42:	4613      	mov	r3, r2
 800ac44:	009b      	lsls	r3, r3, #2
 800ac46:	4413      	add	r3, r2
 800ac48:	005b      	lsls	r3, r3, #1
 800ac4a:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 800ac4c:	e002      	b.n	800ac54 <HAL_ADC_ConfigChannel+0x214>
      {
        counter--;
 800ac4e:	68fb      	ldr	r3, [r7, #12]
 800ac50:	3b01      	subs	r3, #1
 800ac52:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 800ac54:	68fb      	ldr	r3, [r7, #12]
 800ac56:	2b00      	cmp	r3, #0
 800ac58:	d1f9      	bne.n	800ac4e <HAL_ADC_ConfigChannel+0x20e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	2200      	movs	r2, #0
 800ac5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800ac62:	2300      	movs	r3, #0
}
 800ac64:	4618      	mov	r0, r3
 800ac66:	3714      	adds	r7, #20
 800ac68:	46bd      	mov	sp, r7
 800ac6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac6e:	4770      	bx	lr
 800ac70:	40012000 	.word	0x40012000
 800ac74:	40012300 	.word	0x40012300
 800ac78:	20000008 	.word	0x20000008
 800ac7c:	431bde83 	.word	0x431bde83

0800ac80 <ADC_Init>:
  * @param  hadc: pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800ac80:	b480      	push	{r7}
 800ac82:	b085      	sub	sp, #20
 800ac84:	af00      	add	r7, sp, #0
 800ac86:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 800ac88:	4b7d      	ldr	r3, [pc, #500]	; (800ae80 <ADC_Init+0x200>)
 800ac8a:	685b      	ldr	r3, [r3, #4]
 800ac8c:	4a7c      	ldr	r2, [pc, #496]	; (800ae80 <ADC_Init+0x200>)
 800ac8e:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800ac92:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 800ac94:	4b7a      	ldr	r3, [pc, #488]	; (800ae80 <ADC_Init+0x200>)
 800ac96:	685a      	ldr	r2, [r3, #4]
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	685b      	ldr	r3, [r3, #4]
 800ac9c:	4978      	ldr	r1, [pc, #480]	; (800ae80 <ADC_Init+0x200>)
 800ac9e:	4313      	orrs	r3, r2
 800aca0:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	681b      	ldr	r3, [r3, #0]
 800aca6:	685a      	ldr	r2, [r3, #4]
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	681b      	ldr	r3, [r3, #0]
 800acac:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800acb0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	6859      	ldr	r1, [r3, #4]
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	691b      	ldr	r3, [r3, #16]
 800acbc:	021a      	lsls	r2, r3, #8
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	681b      	ldr	r3, [r3, #0]
 800acc2:	430a      	orrs	r2, r1
 800acc4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	681b      	ldr	r3, [r3, #0]
 800acca:	685a      	ldr	r2, [r3, #4]
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	681b      	ldr	r3, [r3, #0]
 800acd0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800acd4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	681b      	ldr	r3, [r3, #0]
 800acda:	6859      	ldr	r1, [r3, #4]
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	689a      	ldr	r2, [r3, #8]
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	681b      	ldr	r3, [r3, #0]
 800ace4:	430a      	orrs	r2, r1
 800ace6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	681b      	ldr	r3, [r3, #0]
 800acec:	689a      	ldr	r2, [r3, #8]
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	681b      	ldr	r3, [r3, #0]
 800acf2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800acf6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	681b      	ldr	r3, [r3, #0]
 800acfc:	6899      	ldr	r1, [r3, #8]
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	68da      	ldr	r2, [r3, #12]
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	681b      	ldr	r3, [r3, #0]
 800ad06:	430a      	orrs	r2, r1
 800ad08:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ad0e:	4a5d      	ldr	r2, [pc, #372]	; (800ae84 <ADC_Init+0x204>)
 800ad10:	4293      	cmp	r3, r2
 800ad12:	d022      	beq.n	800ad5a <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	681b      	ldr	r3, [r3, #0]
 800ad18:	689a      	ldr	r2, [r3, #8]
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	681b      	ldr	r3, [r3, #0]
 800ad1e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800ad22:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	681b      	ldr	r3, [r3, #0]
 800ad28:	6899      	ldr	r1, [r3, #8]
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	681b      	ldr	r3, [r3, #0]
 800ad32:	430a      	orrs	r2, r1
 800ad34:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	689a      	ldr	r2, [r3, #8]
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	681b      	ldr	r3, [r3, #0]
 800ad40:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800ad44:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	681b      	ldr	r3, [r3, #0]
 800ad4a:	6899      	ldr	r1, [r3, #8]
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	681b      	ldr	r3, [r3, #0]
 800ad54:	430a      	orrs	r2, r1
 800ad56:	609a      	str	r2, [r3, #8]
 800ad58:	e00f      	b.n	800ad7a <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	689a      	ldr	r2, [r3, #8]
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	681b      	ldr	r3, [r3, #0]
 800ad64:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800ad68:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	681b      	ldr	r3, [r3, #0]
 800ad6e:	689a      	ldr	r2, [r3, #8]
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	681b      	ldr	r3, [r3, #0]
 800ad74:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800ad78:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	681b      	ldr	r3, [r3, #0]
 800ad7e:	689a      	ldr	r2, [r3, #8]
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	681b      	ldr	r3, [r3, #0]
 800ad84:	f022 0202 	bic.w	r2, r2, #2
 800ad88:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	681b      	ldr	r3, [r3, #0]
 800ad8e:	6899      	ldr	r1, [r3, #8]
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	699b      	ldr	r3, [r3, #24]
 800ad94:	005a      	lsls	r2, r3, #1
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	681b      	ldr	r3, [r3, #0]
 800ad9a:	430a      	orrs	r2, r1
 800ad9c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	6a1b      	ldr	r3, [r3, #32]
 800ada2:	2b00      	cmp	r3, #0
 800ada4:	d026      	beq.n	800adf4 <ADC_Init+0x174>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	681b      	ldr	r3, [r3, #0]
 800adaa:	685a      	ldr	r2, [r3, #4]
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	681b      	ldr	r3, [r3, #0]
 800adb0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800adb4:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	681b      	ldr	r3, [r3, #0]
 800adba:	685a      	ldr	r2, [r3, #4]
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	681b      	ldr	r3, [r3, #0]
 800adc0:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800adc4:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800adca:	1e5a      	subs	r2, r3, #1
 800adcc:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800add0:	60fb      	str	r3, [r7, #12]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800add2:	68fb      	ldr	r3, [r7, #12]
 800add4:	fa93 f3a3 	rbit	r3, r3
 800add8:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800adda:	68bb      	ldr	r3, [r7, #8]
 800addc:	fab3 f383 	clz	r3, r3
 800ade0:	fa02 f103 	lsl.w	r1, r2, r3
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	681b      	ldr	r3, [r3, #0]
 800ade8:	685a      	ldr	r2, [r3, #4]
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	681b      	ldr	r3, [r3, #0]
 800adee:	430a      	orrs	r2, r1
 800adf0:	605a      	str	r2, [r3, #4]
 800adf2:	e007      	b.n	800ae04 <ADC_Init+0x184>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	685a      	ldr	r2, [r3, #4]
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	681b      	ldr	r3, [r3, #0]
 800adfe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800ae02:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	681b      	ldr	r3, [r3, #0]
 800ae08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	681b      	ldr	r3, [r3, #0]
 800ae0e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800ae12:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	681b      	ldr	r3, [r3, #0]
 800ae18:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	69db      	ldr	r3, [r3, #28]
 800ae1e:	3b01      	subs	r3, #1
 800ae20:	051a      	lsls	r2, r3, #20
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	681b      	ldr	r3, [r3, #0]
 800ae26:	430a      	orrs	r2, r1
 800ae28:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	681b      	ldr	r3, [r3, #0]
 800ae2e:	689a      	ldr	r2, [r3, #8]
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	681b      	ldr	r3, [r3, #0]
 800ae34:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800ae38:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	681b      	ldr	r3, [r3, #0]
 800ae3e:	6899      	ldr	r1, [r3, #8]
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ae44:	025a      	lsls	r2, r3, #9
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	681b      	ldr	r3, [r3, #0]
 800ae4a:	430a      	orrs	r2, r1
 800ae4c:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	681b      	ldr	r3, [r3, #0]
 800ae52:	689a      	ldr	r2, [r3, #8]
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	681b      	ldr	r3, [r3, #0]
 800ae58:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800ae5c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	681b      	ldr	r3, [r3, #0]
 800ae62:	6899      	ldr	r1, [r3, #8]
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	695b      	ldr	r3, [r3, #20]
 800ae68:	029a      	lsls	r2, r3, #10
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	681b      	ldr	r3, [r3, #0]
 800ae6e:	430a      	orrs	r2, r1
 800ae70:	609a      	str	r2, [r3, #8]
}
 800ae72:	bf00      	nop
 800ae74:	3714      	adds	r7, #20
 800ae76:	46bd      	mov	sp, r7
 800ae78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae7c:	4770      	bx	lr
 800ae7e:	bf00      	nop
 800ae80:	40012300 	.word	0x40012300
 800ae84:	0f000001 	.word	0x0f000001

0800ae88 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800ae88:	b480      	push	{r7}
 800ae8a:	b085      	sub	sp, #20
 800ae8c:	af00      	add	r7, sp, #0
 800ae8e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	f003 0307 	and.w	r3, r3, #7
 800ae96:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800ae98:	4b0c      	ldr	r3, [pc, #48]	; (800aecc <NVIC_SetPriorityGrouping+0x44>)
 800ae9a:	68db      	ldr	r3, [r3, #12]
 800ae9c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800ae9e:	68ba      	ldr	r2, [r7, #8]
 800aea0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800aea4:	4013      	ands	r3, r2
 800aea6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 800aea8:	68fb      	ldr	r3, [r7, #12]
 800aeaa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800aeac:	68bb      	ldr	r3, [r7, #8]
 800aeae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800aeb0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800aeb4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800aeb8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800aeba:	4a04      	ldr	r2, [pc, #16]	; (800aecc <NVIC_SetPriorityGrouping+0x44>)
 800aebc:	68bb      	ldr	r3, [r7, #8]
 800aebe:	60d3      	str	r3, [r2, #12]
}
 800aec0:	bf00      	nop
 800aec2:	3714      	adds	r7, #20
 800aec4:	46bd      	mov	sp, r7
 800aec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeca:	4770      	bx	lr
 800aecc:	e000ed00 	.word	0xe000ed00

0800aed0 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 800aed0:	b480      	push	{r7}
 800aed2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800aed4:	4b04      	ldr	r3, [pc, #16]	; (800aee8 <NVIC_GetPriorityGrouping+0x18>)
 800aed6:	68db      	ldr	r3, [r3, #12]
 800aed8:	0a1b      	lsrs	r3, r3, #8
 800aeda:	f003 0307 	and.w	r3, r3, #7
}
 800aede:	4618      	mov	r0, r3
 800aee0:	46bd      	mov	sp, r7
 800aee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aee6:	4770      	bx	lr
 800aee8:	e000ed00 	.word	0xe000ed00

0800aeec <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800aeec:	b480      	push	{r7}
 800aeee:	b083      	sub	sp, #12
 800aef0:	af00      	add	r7, sp, #0
 800aef2:	4603      	mov	r3, r0
 800aef4:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800aef6:	79fb      	ldrb	r3, [r7, #7]
 800aef8:	f003 021f 	and.w	r2, r3, #31
 800aefc:	4907      	ldr	r1, [pc, #28]	; (800af1c <NVIC_EnableIRQ+0x30>)
 800aefe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800af02:	095b      	lsrs	r3, r3, #5
 800af04:	2001      	movs	r0, #1
 800af06:	fa00 f202 	lsl.w	r2, r0, r2
 800af0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800af0e:	bf00      	nop
 800af10:	370c      	adds	r7, #12
 800af12:	46bd      	mov	sp, r7
 800af14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af18:	4770      	bx	lr
 800af1a:	bf00      	nop
 800af1c:	e000e100 	.word	0xe000e100

0800af20 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800af20:	b480      	push	{r7}
 800af22:	b083      	sub	sp, #12
 800af24:	af00      	add	r7, sp, #0
 800af26:	4603      	mov	r3, r0
 800af28:	6039      	str	r1, [r7, #0]
 800af2a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 800af2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800af30:	2b00      	cmp	r3, #0
 800af32:	da0b      	bge.n	800af4c <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800af34:	683b      	ldr	r3, [r7, #0]
 800af36:	b2da      	uxtb	r2, r3
 800af38:	490c      	ldr	r1, [pc, #48]	; (800af6c <NVIC_SetPriority+0x4c>)
 800af3a:	79fb      	ldrb	r3, [r7, #7]
 800af3c:	f003 030f 	and.w	r3, r3, #15
 800af40:	3b04      	subs	r3, #4
 800af42:	0112      	lsls	r2, r2, #4
 800af44:	b2d2      	uxtb	r2, r2
 800af46:	440b      	add	r3, r1
 800af48:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800af4a:	e009      	b.n	800af60 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800af4c:	683b      	ldr	r3, [r7, #0]
 800af4e:	b2da      	uxtb	r2, r3
 800af50:	4907      	ldr	r1, [pc, #28]	; (800af70 <NVIC_SetPriority+0x50>)
 800af52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800af56:	0112      	lsls	r2, r2, #4
 800af58:	b2d2      	uxtb	r2, r2
 800af5a:	440b      	add	r3, r1
 800af5c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800af60:	bf00      	nop
 800af62:	370c      	adds	r7, #12
 800af64:	46bd      	mov	sp, r7
 800af66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af6a:	4770      	bx	lr
 800af6c:	e000ed00 	.word	0xe000ed00
 800af70:	e000e100 	.word	0xe000e100

0800af74 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800af74:	b480      	push	{r7}
 800af76:	b089      	sub	sp, #36	; 0x24
 800af78:	af00      	add	r7, sp, #0
 800af7a:	60f8      	str	r0, [r7, #12]
 800af7c:	60b9      	str	r1, [r7, #8]
 800af7e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800af80:	68fb      	ldr	r3, [r7, #12]
 800af82:	f003 0307 	and.w	r3, r3, #7
 800af86:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800af88:	69fb      	ldr	r3, [r7, #28]
 800af8a:	f1c3 0307 	rsb	r3, r3, #7
 800af8e:	2b04      	cmp	r3, #4
 800af90:	bf28      	it	cs
 800af92:	2304      	movcs	r3, #4
 800af94:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800af96:	69fb      	ldr	r3, [r7, #28]
 800af98:	3304      	adds	r3, #4
 800af9a:	2b06      	cmp	r3, #6
 800af9c:	d902      	bls.n	800afa4 <NVIC_EncodePriority+0x30>
 800af9e:	69fb      	ldr	r3, [r7, #28]
 800afa0:	3b03      	subs	r3, #3
 800afa2:	e000      	b.n	800afa6 <NVIC_EncodePriority+0x32>
 800afa4:	2300      	movs	r3, #0
 800afa6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800afa8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800afac:	69bb      	ldr	r3, [r7, #24]
 800afae:	fa02 f303 	lsl.w	r3, r2, r3
 800afb2:	43da      	mvns	r2, r3
 800afb4:	68bb      	ldr	r3, [r7, #8]
 800afb6:	401a      	ands	r2, r3
 800afb8:	697b      	ldr	r3, [r7, #20]
 800afba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800afbc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800afc0:	697b      	ldr	r3, [r7, #20]
 800afc2:	fa01 f303 	lsl.w	r3, r1, r3
 800afc6:	43d9      	mvns	r1, r3
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800afcc:	4313      	orrs	r3, r2
         );
}
 800afce:	4618      	mov	r0, r3
 800afd0:	3724      	adds	r7, #36	; 0x24
 800afd2:	46bd      	mov	sp, r7
 800afd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afd8:	4770      	bx	lr
	...

0800afdc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800afdc:	b580      	push	{r7, lr}
 800afde:	b082      	sub	sp, #8
 800afe0:	af00      	add	r7, sp, #0
 800afe2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	3b01      	subs	r3, #1
 800afe8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800afec:	d301      	bcc.n	800aff2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800afee:	2301      	movs	r3, #1
 800aff0:	e00f      	b.n	800b012 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800aff2:	4a0a      	ldr	r2, [pc, #40]	; (800b01c <SysTick_Config+0x40>)
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	3b01      	subs	r3, #1
 800aff8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800affa:	210f      	movs	r1, #15
 800affc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b000:	f7ff ff8e 	bl	800af20 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800b004:	4b05      	ldr	r3, [pc, #20]	; (800b01c <SysTick_Config+0x40>)
 800b006:	2200      	movs	r2, #0
 800b008:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800b00a:	4b04      	ldr	r3, [pc, #16]	; (800b01c <SysTick_Config+0x40>)
 800b00c:	2207      	movs	r2, #7
 800b00e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800b010:	2300      	movs	r3, #0
}
 800b012:	4618      	mov	r0, r3
 800b014:	3708      	adds	r7, #8
 800b016:	46bd      	mov	sp, r7
 800b018:	bd80      	pop	{r7, pc}
 800b01a:	bf00      	nop
 800b01c:	e000e010 	.word	0xe000e010

0800b020 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800b020:	b580      	push	{r7, lr}
 800b022:	b082      	sub	sp, #8
 800b024:	af00      	add	r7, sp, #0
 800b026:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800b028:	6878      	ldr	r0, [r7, #4]
 800b02a:	f7ff ff2d 	bl	800ae88 <NVIC_SetPriorityGrouping>
}
 800b02e:	bf00      	nop
 800b030:	3708      	adds	r7, #8
 800b032:	46bd      	mov	sp, r7
 800b034:	bd80      	pop	{r7, pc}

0800b036 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800b036:	b580      	push	{r7, lr}
 800b038:	b086      	sub	sp, #24
 800b03a:	af00      	add	r7, sp, #0
 800b03c:	4603      	mov	r3, r0
 800b03e:	60b9      	str	r1, [r7, #8]
 800b040:	607a      	str	r2, [r7, #4]
 800b042:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800b044:	2300      	movs	r3, #0
 800b046:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800b048:	f7ff ff42 	bl	800aed0 <NVIC_GetPriorityGrouping>
 800b04c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800b04e:	687a      	ldr	r2, [r7, #4]
 800b050:	68b9      	ldr	r1, [r7, #8]
 800b052:	6978      	ldr	r0, [r7, #20]
 800b054:	f7ff ff8e 	bl	800af74 <NVIC_EncodePriority>
 800b058:	4602      	mov	r2, r0
 800b05a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b05e:	4611      	mov	r1, r2
 800b060:	4618      	mov	r0, r3
 800b062:	f7ff ff5d 	bl	800af20 <NVIC_SetPriority>
}
 800b066:	bf00      	nop
 800b068:	3718      	adds	r7, #24
 800b06a:	46bd      	mov	sp, r7
 800b06c:	bd80      	pop	{r7, pc}

0800b06e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800b06e:	b580      	push	{r7, lr}
 800b070:	b082      	sub	sp, #8
 800b072:	af00      	add	r7, sp, #0
 800b074:	4603      	mov	r3, r0
 800b076:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800b078:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b07c:	4618      	mov	r0, r3
 800b07e:	f7ff ff35 	bl	800aeec <NVIC_EnableIRQ>
}
 800b082:	bf00      	nop
 800b084:	3708      	adds	r7, #8
 800b086:	46bd      	mov	sp, r7
 800b088:	bd80      	pop	{r7, pc}

0800b08a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800b08a:	b580      	push	{r7, lr}
 800b08c:	b082      	sub	sp, #8
 800b08e:	af00      	add	r7, sp, #0
 800b090:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800b092:	6878      	ldr	r0, [r7, #4]
 800b094:	f7ff ffa2 	bl	800afdc <SysTick_Config>
 800b098:	4603      	mov	r3, r0
}
 800b09a:	4618      	mov	r0, r3
 800b09c:	3708      	adds	r7, #8
 800b09e:	46bd      	mov	sp, r7
 800b0a0:	bd80      	pop	{r7, pc}
	...

0800b0a4 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 800b0a4:	b480      	push	{r7}
 800b0a6:	b083      	sub	sp, #12
 800b0a8:	af00      	add	r7, sp, #0
 800b0aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	2b04      	cmp	r3, #4
 800b0b0:	d106      	bne.n	800b0c0 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800b0b2:	4b09      	ldr	r3, [pc, #36]	; (800b0d8 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800b0b4:	681b      	ldr	r3, [r3, #0]
 800b0b6:	4a08      	ldr	r2, [pc, #32]	; (800b0d8 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800b0b8:	f043 0304 	orr.w	r3, r3, #4
 800b0bc:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 800b0be:	e005      	b.n	800b0cc <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 800b0c0:	4b05      	ldr	r3, [pc, #20]	; (800b0d8 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800b0c2:	681b      	ldr	r3, [r3, #0]
 800b0c4:	4a04      	ldr	r2, [pc, #16]	; (800b0d8 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800b0c6:	f023 0304 	bic.w	r3, r3, #4
 800b0ca:	6013      	str	r3, [r2, #0]
}
 800b0cc:	bf00      	nop
 800b0ce:	370c      	adds	r7, #12
 800b0d0:	46bd      	mov	sp, r7
 800b0d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0d6:	4770      	bx	lr
 800b0d8:	e000e010 	.word	0xe000e010

0800b0dc <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 800b0dc:	b580      	push	{r7, lr}
 800b0de:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 800b0e0:	f7f6 fd32 	bl	8001b48 <HAL_SYSTICK_Callback>
}
 800b0e4:	bf00      	nop
 800b0e6:	bd80      	pop	{r7, pc}

0800b0e8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800b0e8:	b480      	push	{r7}
 800b0ea:	b083      	sub	sp, #12
 800b0ec:	af00      	add	r7, sp, #0
 800b0ee:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800b0f6:	b2db      	uxtb	r3, r3
 800b0f8:	2b02      	cmp	r3, #2
 800b0fa:	d004      	beq.n	800b106 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	2280      	movs	r2, #128	; 0x80
 800b100:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800b102:	2301      	movs	r3, #1
 800b104:	e00c      	b.n	800b120 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	2205      	movs	r2, #5
 800b10a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	681b      	ldr	r3, [r3, #0]
 800b112:	681a      	ldr	r2, [r3, #0]
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	681b      	ldr	r3, [r3, #0]
 800b118:	f022 0201 	bic.w	r2, r2, #1
 800b11c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800b11e:	2300      	movs	r3, #0
}
 800b120:	4618      	mov	r0, r3
 800b122:	370c      	adds	r7, #12
 800b124:	46bd      	mov	sp, r7
 800b126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b12a:	4770      	bx	lr

0800b12c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800b12c:	b480      	push	{r7}
 800b12e:	b089      	sub	sp, #36	; 0x24
 800b130:	af00      	add	r7, sp, #0
 800b132:	6078      	str	r0, [r7, #4]
 800b134:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800b136:	2300      	movs	r3, #0
 800b138:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800b13a:	2300      	movs	r3, #0
 800b13c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800b13e:	2300      	movs	r3, #0
 800b140:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800b142:	2300      	movs	r3, #0
 800b144:	61fb      	str	r3, [r7, #28]
 800b146:	e159      	b.n	800b3fc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01U) << position;
 800b148:	2201      	movs	r2, #1
 800b14a:	69fb      	ldr	r3, [r7, #28]
 800b14c:	fa02 f303 	lsl.w	r3, r2, r3
 800b150:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800b152:	683b      	ldr	r3, [r7, #0]
 800b154:	681b      	ldr	r3, [r3, #0]
 800b156:	697a      	ldr	r2, [r7, #20]
 800b158:	4013      	ands	r3, r2
 800b15a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800b15c:	693a      	ldr	r2, [r7, #16]
 800b15e:	697b      	ldr	r3, [r7, #20]
 800b160:	429a      	cmp	r2, r3
 800b162:	f040 8148 	bne.w	800b3f6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800b166:	683b      	ldr	r3, [r7, #0]
 800b168:	685b      	ldr	r3, [r3, #4]
 800b16a:	2b02      	cmp	r3, #2
 800b16c:	d003      	beq.n	800b176 <HAL_GPIO_Init+0x4a>
 800b16e:	683b      	ldr	r3, [r7, #0]
 800b170:	685b      	ldr	r3, [r3, #4]
 800b172:	2b12      	cmp	r3, #18
 800b174:	d123      	bne.n	800b1be <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800b176:	69fb      	ldr	r3, [r7, #28]
 800b178:	08da      	lsrs	r2, r3, #3
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	3208      	adds	r2, #8
 800b17e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b182:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 800b184:	69fb      	ldr	r3, [r7, #28]
 800b186:	f003 0307 	and.w	r3, r3, #7
 800b18a:	009b      	lsls	r3, r3, #2
 800b18c:	220f      	movs	r2, #15
 800b18e:	fa02 f303 	lsl.w	r3, r2, r3
 800b192:	43db      	mvns	r3, r3
 800b194:	69ba      	ldr	r2, [r7, #24]
 800b196:	4013      	ands	r3, r2
 800b198:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 800b19a:	683b      	ldr	r3, [r7, #0]
 800b19c:	691a      	ldr	r2, [r3, #16]
 800b19e:	69fb      	ldr	r3, [r7, #28]
 800b1a0:	f003 0307 	and.w	r3, r3, #7
 800b1a4:	009b      	lsls	r3, r3, #2
 800b1a6:	fa02 f303 	lsl.w	r3, r2, r3
 800b1aa:	69ba      	ldr	r2, [r7, #24]
 800b1ac:	4313      	orrs	r3, r2
 800b1ae:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800b1b0:	69fb      	ldr	r3, [r7, #28]
 800b1b2:	08da      	lsrs	r2, r3, #3
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	3208      	adds	r2, #8
 800b1b8:	69b9      	ldr	r1, [r7, #24]
 800b1ba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	681b      	ldr	r3, [r3, #0]
 800b1c2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800b1c4:	69fb      	ldr	r3, [r7, #28]
 800b1c6:	005b      	lsls	r3, r3, #1
 800b1c8:	2203      	movs	r2, #3
 800b1ca:	fa02 f303 	lsl.w	r3, r2, r3
 800b1ce:	43db      	mvns	r3, r3
 800b1d0:	69ba      	ldr	r2, [r7, #24]
 800b1d2:	4013      	ands	r3, r2
 800b1d4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800b1d6:	683b      	ldr	r3, [r7, #0]
 800b1d8:	685b      	ldr	r3, [r3, #4]
 800b1da:	f003 0203 	and.w	r2, r3, #3
 800b1de:	69fb      	ldr	r3, [r7, #28]
 800b1e0:	005b      	lsls	r3, r3, #1
 800b1e2:	fa02 f303 	lsl.w	r3, r2, r3
 800b1e6:	69ba      	ldr	r2, [r7, #24]
 800b1e8:	4313      	orrs	r3, r2
 800b1ea:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	69ba      	ldr	r2, [r7, #24]
 800b1f0:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800b1f2:	683b      	ldr	r3, [r7, #0]
 800b1f4:	685b      	ldr	r3, [r3, #4]
 800b1f6:	2b01      	cmp	r3, #1
 800b1f8:	d00b      	beq.n	800b212 <HAL_GPIO_Init+0xe6>
 800b1fa:	683b      	ldr	r3, [r7, #0]
 800b1fc:	685b      	ldr	r3, [r3, #4]
 800b1fe:	2b02      	cmp	r3, #2
 800b200:	d007      	beq.n	800b212 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800b202:	683b      	ldr	r3, [r7, #0]
 800b204:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800b206:	2b11      	cmp	r3, #17
 800b208:	d003      	beq.n	800b212 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800b20a:	683b      	ldr	r3, [r7, #0]
 800b20c:	685b      	ldr	r3, [r3, #4]
 800b20e:	2b12      	cmp	r3, #18
 800b210:	d130      	bne.n	800b274 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	689b      	ldr	r3, [r3, #8]
 800b216:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800b218:	69fb      	ldr	r3, [r7, #28]
 800b21a:	005b      	lsls	r3, r3, #1
 800b21c:	2203      	movs	r2, #3
 800b21e:	fa02 f303 	lsl.w	r3, r2, r3
 800b222:	43db      	mvns	r3, r3
 800b224:	69ba      	ldr	r2, [r7, #24]
 800b226:	4013      	ands	r3, r2
 800b228:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800b22a:	683b      	ldr	r3, [r7, #0]
 800b22c:	68da      	ldr	r2, [r3, #12]
 800b22e:	69fb      	ldr	r3, [r7, #28]
 800b230:	005b      	lsls	r3, r3, #1
 800b232:	fa02 f303 	lsl.w	r3, r2, r3
 800b236:	69ba      	ldr	r2, [r7, #24]
 800b238:	4313      	orrs	r3, r2
 800b23a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	69ba      	ldr	r2, [r7, #24]
 800b240:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	685b      	ldr	r3, [r3, #4]
 800b246:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800b248:	2201      	movs	r2, #1
 800b24a:	69fb      	ldr	r3, [r7, #28]
 800b24c:	fa02 f303 	lsl.w	r3, r2, r3
 800b250:	43db      	mvns	r3, r3
 800b252:	69ba      	ldr	r2, [r7, #24]
 800b254:	4013      	ands	r3, r2
 800b256:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800b258:	683b      	ldr	r3, [r7, #0]
 800b25a:	685b      	ldr	r3, [r3, #4]
 800b25c:	091b      	lsrs	r3, r3, #4
 800b25e:	f003 0201 	and.w	r2, r3, #1
 800b262:	69fb      	ldr	r3, [r7, #28]
 800b264:	fa02 f303 	lsl.w	r3, r2, r3
 800b268:	69ba      	ldr	r2, [r7, #24]
 800b26a:	4313      	orrs	r3, r2
 800b26c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	69ba      	ldr	r2, [r7, #24]
 800b272:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	68db      	ldr	r3, [r3, #12]
 800b278:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800b27a:	69fb      	ldr	r3, [r7, #28]
 800b27c:	005b      	lsls	r3, r3, #1
 800b27e:	2203      	movs	r2, #3
 800b280:	fa02 f303 	lsl.w	r3, r2, r3
 800b284:	43db      	mvns	r3, r3
 800b286:	69ba      	ldr	r2, [r7, #24]
 800b288:	4013      	ands	r3, r2
 800b28a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800b28c:	683b      	ldr	r3, [r7, #0]
 800b28e:	689a      	ldr	r2, [r3, #8]
 800b290:	69fb      	ldr	r3, [r7, #28]
 800b292:	005b      	lsls	r3, r3, #1
 800b294:	fa02 f303 	lsl.w	r3, r2, r3
 800b298:	69ba      	ldr	r2, [r7, #24]
 800b29a:	4313      	orrs	r3, r2
 800b29c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	69ba      	ldr	r2, [r7, #24]
 800b2a2:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800b2a4:	683b      	ldr	r3, [r7, #0]
 800b2a6:	685b      	ldr	r3, [r3, #4]
 800b2a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b2ac:	2b00      	cmp	r3, #0
 800b2ae:	f000 80a2 	beq.w	800b3f6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800b2b2:	2300      	movs	r3, #0
 800b2b4:	60fb      	str	r3, [r7, #12]
 800b2b6:	4b57      	ldr	r3, [pc, #348]	; (800b414 <HAL_GPIO_Init+0x2e8>)
 800b2b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b2ba:	4a56      	ldr	r2, [pc, #344]	; (800b414 <HAL_GPIO_Init+0x2e8>)
 800b2bc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800b2c0:	6453      	str	r3, [r2, #68]	; 0x44
 800b2c2:	4b54      	ldr	r3, [pc, #336]	; (800b414 <HAL_GPIO_Init+0x2e8>)
 800b2c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b2c6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b2ca:	60fb      	str	r3, [r7, #12]
 800b2cc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800b2ce:	4a52      	ldr	r2, [pc, #328]	; (800b418 <HAL_GPIO_Init+0x2ec>)
 800b2d0:	69fb      	ldr	r3, [r7, #28]
 800b2d2:	089b      	lsrs	r3, r3, #2
 800b2d4:	3302      	adds	r3, #2
 800b2d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b2da:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 800b2dc:	69fb      	ldr	r3, [r7, #28]
 800b2de:	f003 0303 	and.w	r3, r3, #3
 800b2e2:	009b      	lsls	r3, r3, #2
 800b2e4:	220f      	movs	r2, #15
 800b2e6:	fa02 f303 	lsl.w	r3, r2, r3
 800b2ea:	43db      	mvns	r3, r3
 800b2ec:	69ba      	ldr	r2, [r7, #24]
 800b2ee:	4013      	ands	r3, r2
 800b2f0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	4a49      	ldr	r2, [pc, #292]	; (800b41c <HAL_GPIO_Init+0x2f0>)
 800b2f6:	4293      	cmp	r3, r2
 800b2f8:	d019      	beq.n	800b32e <HAL_GPIO_Init+0x202>
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	4a48      	ldr	r2, [pc, #288]	; (800b420 <HAL_GPIO_Init+0x2f4>)
 800b2fe:	4293      	cmp	r3, r2
 800b300:	d013      	beq.n	800b32a <HAL_GPIO_Init+0x1fe>
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	4a47      	ldr	r2, [pc, #284]	; (800b424 <HAL_GPIO_Init+0x2f8>)
 800b306:	4293      	cmp	r3, r2
 800b308:	d00d      	beq.n	800b326 <HAL_GPIO_Init+0x1fa>
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	4a46      	ldr	r2, [pc, #280]	; (800b428 <HAL_GPIO_Init+0x2fc>)
 800b30e:	4293      	cmp	r3, r2
 800b310:	d007      	beq.n	800b322 <HAL_GPIO_Init+0x1f6>
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	4a45      	ldr	r2, [pc, #276]	; (800b42c <HAL_GPIO_Init+0x300>)
 800b316:	4293      	cmp	r3, r2
 800b318:	d101      	bne.n	800b31e <HAL_GPIO_Init+0x1f2>
 800b31a:	2304      	movs	r3, #4
 800b31c:	e008      	b.n	800b330 <HAL_GPIO_Init+0x204>
 800b31e:	2307      	movs	r3, #7
 800b320:	e006      	b.n	800b330 <HAL_GPIO_Init+0x204>
 800b322:	2303      	movs	r3, #3
 800b324:	e004      	b.n	800b330 <HAL_GPIO_Init+0x204>
 800b326:	2302      	movs	r3, #2
 800b328:	e002      	b.n	800b330 <HAL_GPIO_Init+0x204>
 800b32a:	2301      	movs	r3, #1
 800b32c:	e000      	b.n	800b330 <HAL_GPIO_Init+0x204>
 800b32e:	2300      	movs	r3, #0
 800b330:	69fa      	ldr	r2, [r7, #28]
 800b332:	f002 0203 	and.w	r2, r2, #3
 800b336:	0092      	lsls	r2, r2, #2
 800b338:	4093      	lsls	r3, r2
 800b33a:	69ba      	ldr	r2, [r7, #24]
 800b33c:	4313      	orrs	r3, r2
 800b33e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800b340:	4935      	ldr	r1, [pc, #212]	; (800b418 <HAL_GPIO_Init+0x2ec>)
 800b342:	69fb      	ldr	r3, [r7, #28]
 800b344:	089b      	lsrs	r3, r3, #2
 800b346:	3302      	adds	r3, #2
 800b348:	69ba      	ldr	r2, [r7, #24]
 800b34a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800b34e:	4b38      	ldr	r3, [pc, #224]	; (800b430 <HAL_GPIO_Init+0x304>)
 800b350:	681b      	ldr	r3, [r3, #0]
 800b352:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800b354:	693b      	ldr	r3, [r7, #16]
 800b356:	43db      	mvns	r3, r3
 800b358:	69ba      	ldr	r2, [r7, #24]
 800b35a:	4013      	ands	r3, r2
 800b35c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800b35e:	683b      	ldr	r3, [r7, #0]
 800b360:	685b      	ldr	r3, [r3, #4]
 800b362:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b366:	2b00      	cmp	r3, #0
 800b368:	d003      	beq.n	800b372 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800b36a:	69ba      	ldr	r2, [r7, #24]
 800b36c:	693b      	ldr	r3, [r7, #16]
 800b36e:	4313      	orrs	r3, r2
 800b370:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800b372:	4a2f      	ldr	r2, [pc, #188]	; (800b430 <HAL_GPIO_Init+0x304>)
 800b374:	69bb      	ldr	r3, [r7, #24]
 800b376:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800b378:	4b2d      	ldr	r3, [pc, #180]	; (800b430 <HAL_GPIO_Init+0x304>)
 800b37a:	685b      	ldr	r3, [r3, #4]
 800b37c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800b37e:	693b      	ldr	r3, [r7, #16]
 800b380:	43db      	mvns	r3, r3
 800b382:	69ba      	ldr	r2, [r7, #24]
 800b384:	4013      	ands	r3, r2
 800b386:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800b388:	683b      	ldr	r3, [r7, #0]
 800b38a:	685b      	ldr	r3, [r3, #4]
 800b38c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b390:	2b00      	cmp	r3, #0
 800b392:	d003      	beq.n	800b39c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800b394:	69ba      	ldr	r2, [r7, #24]
 800b396:	693b      	ldr	r3, [r7, #16]
 800b398:	4313      	orrs	r3, r2
 800b39a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800b39c:	4a24      	ldr	r2, [pc, #144]	; (800b430 <HAL_GPIO_Init+0x304>)
 800b39e:	69bb      	ldr	r3, [r7, #24]
 800b3a0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800b3a2:	4b23      	ldr	r3, [pc, #140]	; (800b430 <HAL_GPIO_Init+0x304>)
 800b3a4:	689b      	ldr	r3, [r3, #8]
 800b3a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800b3a8:	693b      	ldr	r3, [r7, #16]
 800b3aa:	43db      	mvns	r3, r3
 800b3ac:	69ba      	ldr	r2, [r7, #24]
 800b3ae:	4013      	ands	r3, r2
 800b3b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800b3b2:	683b      	ldr	r3, [r7, #0]
 800b3b4:	685b      	ldr	r3, [r3, #4]
 800b3b6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800b3ba:	2b00      	cmp	r3, #0
 800b3bc:	d003      	beq.n	800b3c6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800b3be:	69ba      	ldr	r2, [r7, #24]
 800b3c0:	693b      	ldr	r3, [r7, #16]
 800b3c2:	4313      	orrs	r3, r2
 800b3c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800b3c6:	4a1a      	ldr	r2, [pc, #104]	; (800b430 <HAL_GPIO_Init+0x304>)
 800b3c8:	69bb      	ldr	r3, [r7, #24]
 800b3ca:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800b3cc:	4b18      	ldr	r3, [pc, #96]	; (800b430 <HAL_GPIO_Init+0x304>)
 800b3ce:	68db      	ldr	r3, [r3, #12]
 800b3d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800b3d2:	693b      	ldr	r3, [r7, #16]
 800b3d4:	43db      	mvns	r3, r3
 800b3d6:	69ba      	ldr	r2, [r7, #24]
 800b3d8:	4013      	ands	r3, r2
 800b3da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800b3dc:	683b      	ldr	r3, [r7, #0]
 800b3de:	685b      	ldr	r3, [r3, #4]
 800b3e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800b3e4:	2b00      	cmp	r3, #0
 800b3e6:	d003      	beq.n	800b3f0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800b3e8:	69ba      	ldr	r2, [r7, #24]
 800b3ea:	693b      	ldr	r3, [r7, #16]
 800b3ec:	4313      	orrs	r3, r2
 800b3ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800b3f0:	4a0f      	ldr	r2, [pc, #60]	; (800b430 <HAL_GPIO_Init+0x304>)
 800b3f2:	69bb      	ldr	r3, [r7, #24]
 800b3f4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800b3f6:	69fb      	ldr	r3, [r7, #28]
 800b3f8:	3301      	adds	r3, #1
 800b3fa:	61fb      	str	r3, [r7, #28]
 800b3fc:	69fb      	ldr	r3, [r7, #28]
 800b3fe:	2b0f      	cmp	r3, #15
 800b400:	f67f aea2 	bls.w	800b148 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800b404:	bf00      	nop
 800b406:	bf00      	nop
 800b408:	3724      	adds	r7, #36	; 0x24
 800b40a:	46bd      	mov	sp, r7
 800b40c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b410:	4770      	bx	lr
 800b412:	bf00      	nop
 800b414:	40023800 	.word	0x40023800
 800b418:	40013800 	.word	0x40013800
 800b41c:	40020000 	.word	0x40020000
 800b420:	40020400 	.word	0x40020400
 800b424:	40020800 	.word	0x40020800
 800b428:	40020c00 	.word	0x40020c00
 800b42c:	40021000 	.word	0x40021000
 800b430:	40013c00 	.word	0x40013c00

0800b434 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800b434:	b480      	push	{r7}
 800b436:	b085      	sub	sp, #20
 800b438:	af00      	add	r7, sp, #0
 800b43a:	6078      	str	r0, [r7, #4]
 800b43c:	460b      	mov	r3, r1
 800b43e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	691a      	ldr	r2, [r3, #16]
 800b444:	887b      	ldrh	r3, [r7, #2]
 800b446:	4013      	ands	r3, r2
 800b448:	2b00      	cmp	r3, #0
 800b44a:	d002      	beq.n	800b452 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800b44c:	2301      	movs	r3, #1
 800b44e:	73fb      	strb	r3, [r7, #15]
 800b450:	e001      	b.n	800b456 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800b452:	2300      	movs	r3, #0
 800b454:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800b456:	7bfb      	ldrb	r3, [r7, #15]
}
 800b458:	4618      	mov	r0, r3
 800b45a:	3714      	adds	r7, #20
 800b45c:	46bd      	mov	sp, r7
 800b45e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b462:	4770      	bx	lr

0800b464 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800b464:	b480      	push	{r7}
 800b466:	b083      	sub	sp, #12
 800b468:	af00      	add	r7, sp, #0
 800b46a:	6078      	str	r0, [r7, #4]
 800b46c:	460b      	mov	r3, r1
 800b46e:	807b      	strh	r3, [r7, #2]
 800b470:	4613      	mov	r3, r2
 800b472:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800b474:	787b      	ldrb	r3, [r7, #1]
 800b476:	2b00      	cmp	r3, #0
 800b478:	d003      	beq.n	800b482 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800b47a:	887a      	ldrh	r2, [r7, #2]
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800b480:	e003      	b.n	800b48a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800b482:	887b      	ldrh	r3, [r7, #2]
 800b484:	041a      	lsls	r2, r3, #16
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	619a      	str	r2, [r3, #24]
}
 800b48a:	bf00      	nop
 800b48c:	370c      	adds	r7, #12
 800b48e:	46bd      	mov	sp, r7
 800b490:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b494:	4770      	bx	lr
	...

0800b498 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800b498:	b580      	push	{r7, lr}
 800b49a:	b082      	sub	sp, #8
 800b49c:	af00      	add	r7, sp, #0
 800b49e:	4603      	mov	r3, r0
 800b4a0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800b4a2:	4b08      	ldr	r3, [pc, #32]	; (800b4c4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800b4a4:	695a      	ldr	r2, [r3, #20]
 800b4a6:	88fb      	ldrh	r3, [r7, #6]
 800b4a8:	4013      	ands	r3, r2
 800b4aa:	2b00      	cmp	r3, #0
 800b4ac:	d006      	beq.n	800b4bc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800b4ae:	4a05      	ldr	r2, [pc, #20]	; (800b4c4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800b4b0:	88fb      	ldrh	r3, [r7, #6]
 800b4b2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800b4b4:	88fb      	ldrh	r3, [r7, #6]
 800b4b6:	4618      	mov	r0, r3
 800b4b8:	f7ff f968 	bl	800a78c <HAL_GPIO_EXTI_Callback>
  }
}
 800b4bc:	bf00      	nop
 800b4be:	3708      	adds	r7, #8
 800b4c0:	46bd      	mov	sp, r7
 800b4c2:	bd80      	pop	{r7, pc}
 800b4c4:	40013c00 	.word	0x40013c00

0800b4c8 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800b4c8:	b580      	push	{r7, lr}
 800b4ca:	b08c      	sub	sp, #48	; 0x30
 800b4cc:	af00      	add	r7, sp, #0
 800b4ce:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	681b      	ldr	r3, [r3, #0]
 800b4d4:	623b      	str	r3, [r7, #32]
  uint32_t i = 0U, ep_intr = 0U, epint = 0U, epnum = 0U;
 800b4d6:	2300      	movs	r3, #0
 800b4d8:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b4da:	2300      	movs	r3, #0
 800b4dc:	62bb      	str	r3, [r7, #40]	; 0x28
 800b4de:	2300      	movs	r3, #0
 800b4e0:	61fb      	str	r3, [r7, #28]
 800b4e2:	2300      	movs	r3, #0
 800b4e4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t fifoemptymsk = 0U, temp = 0U;
 800b4e6:	2300      	movs	r3, #0
 800b4e8:	61bb      	str	r3, [r7, #24]
 800b4ea:	2300      	movs	r3, #0
 800b4ec:	617b      	str	r3, [r7, #20]
  USB_OTG_EPTypeDef *ep;
  uint32_t hclk = 180000000;
 800b4ee:	4b7c      	ldr	r3, [pc, #496]	; (800b6e0 <HAL_PCD_IRQHandler+0x218>)
 800b4f0:	613b      	str	r3, [r7, #16]
  
  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	681b      	ldr	r3, [r3, #0]
 800b4f6:	4618      	mov	r0, r3
 800b4f8:	f004 fac3 	bl	800fa82 <USB_GetMode>
 800b4fc:	4603      	mov	r3, r0
 800b4fe:	2b00      	cmp	r3, #0
 800b500:	f040 845c 	bne.w	800bdbc <HAL_PCD_IRQHandler+0x8f4>
  {    
    /* avoid spurious interrupt */
    if(__HAL_PCD_IS_INVALID_INTERRUPT(hpcd)) 
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	681b      	ldr	r3, [r3, #0]
 800b508:	4618      	mov	r0, r3
 800b50a:	f004 fa2f 	bl	800f96c <USB_ReadInterrupts>
 800b50e:	4603      	mov	r3, r0
 800b510:	2b00      	cmp	r3, #0
 800b512:	f000 8452 	beq.w	800bdba <HAL_PCD_IRQHandler+0x8f2>
    {
      return;
    }
    
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	681b      	ldr	r3, [r3, #0]
 800b51a:	4618      	mov	r0, r3
 800b51c:	f004 fa26 	bl	800f96c <USB_ReadInterrupts>
 800b520:	4603      	mov	r3, r0
 800b522:	f003 0302 	and.w	r3, r3, #2
 800b526:	2b02      	cmp	r3, #2
 800b528:	d107      	bne.n	800b53a <HAL_PCD_IRQHandler+0x72>
    {
     /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	681b      	ldr	r3, [r3, #0]
 800b52e:	695a      	ldr	r2, [r3, #20]
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	681b      	ldr	r3, [r3, #0]
 800b534:	f002 0202 	and.w	r2, r2, #2
 800b538:	615a      	str	r2, [r3, #20]
    }
    
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	681b      	ldr	r3, [r3, #0]
 800b53e:	4618      	mov	r0, r3
 800b540:	f004 fa14 	bl	800f96c <USB_ReadInterrupts>
 800b544:	4603      	mov	r3, r0
 800b546:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800b54a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800b54e:	f040 80b2 	bne.w	800b6b6 <HAL_PCD_IRQHandler+0x1ee>
    {
      epnum = 0U;
 800b552:	2300      	movs	r3, #0
 800b554:	627b      	str	r3, [r7, #36]	; 0x24
      
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	681b      	ldr	r3, [r3, #0]
 800b55a:	4618      	mov	r0, r3
 800b55c:	f004 fa1b 	bl	800f996 <USB_ReadDevAllOutEpInterrupt>
 800b560:	62b8      	str	r0, [r7, #40]	; 0x28
      
      while ( ep_intr )
 800b562:	e0a4      	b.n	800b6ae <HAL_PCD_IRQHandler+0x1e6>
      {
        if (ep_intr & 0x1U)
 800b564:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b566:	f003 0301 	and.w	r3, r3, #1
 800b56a:	2b00      	cmp	r3, #0
 800b56c:	f000 8099 	beq.w	800b6a2 <HAL_PCD_IRQHandler+0x1da>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, epnum);
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	681b      	ldr	r3, [r3, #0]
 800b574:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b576:	b2d2      	uxtb	r2, r2
 800b578:	4611      	mov	r1, r2
 800b57a:	4618      	mov	r0, r3
 800b57c:	f004 fa3b 	bl	800f9f6 <USB_ReadDevOutEPInterrupt>
 800b580:	61f8      	str	r0, [r7, #28]
          
          if(( epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800b582:	69fb      	ldr	r3, [r7, #28]
 800b584:	f003 0301 	and.w	r3, r3, #1
 800b588:	2b00      	cmp	r3, #0
 800b58a:	d06b      	beq.n	800b664 <HAL_PCD_IRQHandler+0x19c>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800b58c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b58e:	015a      	lsls	r2, r3, #5
 800b590:	6a3b      	ldr	r3, [r7, #32]
 800b592:	4413      	add	r3, r2
 800b594:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b598:	461a      	mov	r2, r3
 800b59a:	2301      	movs	r3, #1
 800b59c:	6093      	str	r3, [r2, #8]
            
            if(hpcd->Init.dma_enable == 1U)
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	691b      	ldr	r3, [r3, #16]
 800b5a2:	2b01      	cmp	r3, #1
 800b5a4:	d13c      	bne.n	800b620 <HAL_PCD_IRQHandler+0x158>
            {
              hpcd->OUT_ep[epnum].xfer_count = hpcd->OUT_ep[epnum].maxpacket- (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ); 
 800b5a6:	6879      	ldr	r1, [r7, #4]
 800b5a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b5aa:	4613      	mov	r3, r2
 800b5ac:	00db      	lsls	r3, r3, #3
 800b5ae:	1a9b      	subs	r3, r3, r2
 800b5b0:	009b      	lsls	r3, r3, #2
 800b5b2:	440b      	add	r3, r1
 800b5b4:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800b5b8:	681a      	ldr	r2, [r3, #0]
 800b5ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b5bc:	0159      	lsls	r1, r3, #5
 800b5be:	6a3b      	ldr	r3, [r7, #32]
 800b5c0:	440b      	add	r3, r1
 800b5c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b5c6:	691b      	ldr	r3, [r3, #16]
 800b5c8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b5cc:	1ad1      	subs	r1, r2, r3
 800b5ce:	6878      	ldr	r0, [r7, #4]
 800b5d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b5d2:	4613      	mov	r3, r2
 800b5d4:	00db      	lsls	r3, r3, #3
 800b5d6:	1a9b      	subs	r3, r3, r2
 800b5d8:	009b      	lsls	r3, r3, #2
 800b5da:	4403      	add	r3, r0
 800b5dc:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800b5e0:	6019      	str	r1, [r3, #0]
              hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;            
 800b5e2:	6879      	ldr	r1, [r7, #4]
 800b5e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b5e6:	4613      	mov	r3, r2
 800b5e8:	00db      	lsls	r3, r3, #3
 800b5ea:	1a9b      	subs	r3, r3, r2
 800b5ec:	009b      	lsls	r3, r3, #2
 800b5ee:	440b      	add	r3, r1
 800b5f0:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800b5f4:	6819      	ldr	r1, [r3, #0]
 800b5f6:	6878      	ldr	r0, [r7, #4]
 800b5f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b5fa:	4613      	mov	r3, r2
 800b5fc:	00db      	lsls	r3, r3, #3
 800b5fe:	1a9b      	subs	r3, r3, r2
 800b600:	009b      	lsls	r3, r3, #2
 800b602:	4403      	add	r3, r0
 800b604:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800b608:	681b      	ldr	r3, [r3, #0]
 800b60a:	4419      	add	r1, r3
 800b60c:	6878      	ldr	r0, [r7, #4]
 800b60e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b610:	4613      	mov	r3, r2
 800b612:	00db      	lsls	r3, r3, #3
 800b614:	1a9b      	subs	r3, r3, r2
 800b616:	009b      	lsls	r3, r3, #2
 800b618:	4403      	add	r3, r0
 800b61a:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800b61e:	6019      	str	r1, [r3, #0]
            }
            
            HAL_PCD_DataOutStageCallback(hpcd, epnum);
 800b620:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b622:	b2db      	uxtb	r3, r3
 800b624:	4619      	mov	r1, r3
 800b626:	6878      	ldr	r0, [r7, #4]
 800b628:	f7f6 fd8a 	bl	8002140 <HAL_PCD_DataOutStageCallback>
            if(hpcd->Init.dma_enable == 1U)
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	691b      	ldr	r3, [r3, #16]
 800b630:	2b01      	cmp	r3, #1
 800b632:	d117      	bne.n	800b664 <HAL_PCD_IRQHandler+0x19c>
            {
              if((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800b634:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b636:	2b00      	cmp	r3, #0
 800b638:	d114      	bne.n	800b664 <HAL_PCD_IRQHandler+0x19c>
 800b63a:	6879      	ldr	r1, [r7, #4]
 800b63c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b63e:	4613      	mov	r3, r2
 800b640:	00db      	lsls	r3, r3, #3
 800b642:	1a9b      	subs	r3, r3, r2
 800b644:	009b      	lsls	r3, r3, #2
 800b646:	440b      	add	r3, r1
 800b648:	f503 7303 	add.w	r3, r3, #524	; 0x20c
 800b64c:	681b      	ldr	r3, [r3, #0]
 800b64e:	2b00      	cmp	r3, #0
 800b650:	d108      	bne.n	800b664 <HAL_PCD_IRQHandler+0x19c>
              {
                 /* this is ZLP, so prepare EP0 for next setup */
                USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	6818      	ldr	r0, [r3, #0]
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	f503 736f 	add.w	r3, r3, #956	; 0x3bc
 800b65c:	461a      	mov	r2, r3
 800b65e:	2101      	movs	r1, #1
 800b660:	f004 fa50 	bl	800fb04 <USB_EP0_OutStart>
              }              
            }
          }
          
          if(( epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800b664:	69fb      	ldr	r3, [r7, #28]
 800b666:	f003 0308 	and.w	r3, r3, #8
 800b66a:	2b00      	cmp	r3, #0
 800b66c:	d00b      	beq.n	800b686 <HAL_PCD_IRQHandler+0x1be>
          {
            /* Inform the upper layer that a setup packet is available */
            HAL_PCD_SetupStageCallback(hpcd);
 800b66e:	6878      	ldr	r0, [r7, #4]
 800b670:	f7f6 fd54 	bl	800211c <HAL_PCD_SetupStageCallback>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800b674:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b676:	015a      	lsls	r2, r3, #5
 800b678:	6a3b      	ldr	r3, [r7, #32]
 800b67a:	4413      	add	r3, r2
 800b67c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b680:	461a      	mov	r2, r3
 800b682:	2308      	movs	r3, #8
 800b684:	6093      	str	r3, [r2, #8]
          }
          
          if(( epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800b686:	69fb      	ldr	r3, [r7, #28]
 800b688:	f003 0310 	and.w	r3, r3, #16
 800b68c:	2b00      	cmp	r3, #0
 800b68e:	d008      	beq.n	800b6a2 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800b690:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b692:	015a      	lsls	r2, r3, #5
 800b694:	6a3b      	ldr	r3, [r7, #32]
 800b696:	4413      	add	r3, r2
 800b698:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b69c:	461a      	mov	r2, r3
 800b69e:	2310      	movs	r3, #16
 800b6a0:	6093      	str	r3, [r2, #8]
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
          }
#endif /* USB_OTG_DOEPINT_OTEPSPR */
        }
        epnum++;
 800b6a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b6a4:	3301      	adds	r3, #1
 800b6a6:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800b6a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b6aa:	085b      	lsrs	r3, r3, #1
 800b6ac:	62bb      	str	r3, [r7, #40]	; 0x28
      while ( ep_intr )
 800b6ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b6b0:	2b00      	cmp	r3, #0
 800b6b2:	f47f af57 	bne.w	800b564 <HAL_PCD_IRQHandler+0x9c>
      }
    }
    
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	681b      	ldr	r3, [r3, #0]
 800b6ba:	4618      	mov	r0, r3
 800b6bc:	f004 f956 	bl	800f96c <USB_ReadInterrupts>
 800b6c0:	4603      	mov	r3, r0
 800b6c2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800b6c6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800b6ca:	f040 80c4 	bne.w	800b856 <HAL_PCD_IRQHandler+0x38e>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	681b      	ldr	r3, [r3, #0]
 800b6d2:	4618      	mov	r0, r3
 800b6d4:	f004 f977 	bl	800f9c6 <USB_ReadDevAllInEpInterrupt>
 800b6d8:	62b8      	str	r0, [r7, #40]	; 0x28
      
      epnum = 0U;
 800b6da:	2300      	movs	r3, #0
 800b6dc:	627b      	str	r3, [r7, #36]	; 0x24
      
      while ( ep_intr )
 800b6de:	e0b6      	b.n	800b84e <HAL_PCD_IRQHandler+0x386>
 800b6e0:	0aba9500 	.word	0x0aba9500
      {
        if (ep_intr & 0x1U) /* In ITR */
 800b6e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b6e6:	f003 0301 	and.w	r3, r3, #1
 800b6ea:	2b00      	cmp	r3, #0
 800b6ec:	f000 80a9 	beq.w	800b842 <HAL_PCD_IRQHandler+0x37a>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, epnum);
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	681b      	ldr	r3, [r3, #0]
 800b6f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b6f6:	b2d2      	uxtb	r2, r2
 800b6f8:	4611      	mov	r1, r2
 800b6fa:	4618      	mov	r0, r3
 800b6fc:	f004 f997 	bl	800fa2e <USB_ReadDevInEPInterrupt>
 800b700:	61f8      	str	r0, [r7, #28]

           if(( epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800b702:	69fb      	ldr	r3, [r7, #28]
 800b704:	f003 0301 	and.w	r3, r3, #1
 800b708:	2b00      	cmp	r3, #0
 800b70a:	d059      	beq.n	800b7c0 <HAL_PCD_IRQHandler+0x2f8>
          {
            fifoemptymsk = 0x1U << epnum;
 800b70c:	2201      	movs	r2, #1
 800b70e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b710:	fa02 f303 	lsl.w	r3, r2, r3
 800b714:	61bb      	str	r3, [r7, #24]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800b716:	6a3b      	ldr	r3, [r7, #32]
 800b718:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b71c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b71e:	69bb      	ldr	r3, [r7, #24]
 800b720:	43db      	mvns	r3, r3
 800b722:	6a39      	ldr	r1, [r7, #32]
 800b724:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b728:	4013      	ands	r3, r2
 800b72a:	634b      	str	r3, [r1, #52]	; 0x34
            
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800b72c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b72e:	015a      	lsls	r2, r3, #5
 800b730:	6a3b      	ldr	r3, [r7, #32]
 800b732:	4413      	add	r3, r2
 800b734:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b738:	461a      	mov	r2, r3
 800b73a:	2301      	movs	r3, #1
 800b73c:	6093      	str	r3, [r2, #8]
            
            if (hpcd->Init.dma_enable == 1U)
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	691b      	ldr	r3, [r3, #16]
 800b742:	2b01      	cmp	r3, #1
 800b744:	d11b      	bne.n	800b77e <HAL_PCD_IRQHandler+0x2b6>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket; 
 800b746:	6879      	ldr	r1, [r7, #4]
 800b748:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b74a:	4613      	mov	r3, r2
 800b74c:	00db      	lsls	r3, r3, #3
 800b74e:	1a9b      	subs	r3, r3, r2
 800b750:	009b      	lsls	r3, r3, #2
 800b752:	440b      	add	r3, r1
 800b754:	3344      	adds	r3, #68	; 0x44
 800b756:	6819      	ldr	r1, [r3, #0]
 800b758:	6878      	ldr	r0, [r7, #4]
 800b75a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b75c:	4613      	mov	r3, r2
 800b75e:	00db      	lsls	r3, r3, #3
 800b760:	1a9b      	subs	r3, r3, r2
 800b762:	009b      	lsls	r3, r3, #2
 800b764:	4403      	add	r3, r0
 800b766:	3340      	adds	r3, #64	; 0x40
 800b768:	681b      	ldr	r3, [r3, #0]
 800b76a:	4419      	add	r1, r3
 800b76c:	6878      	ldr	r0, [r7, #4]
 800b76e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b770:	4613      	mov	r3, r2
 800b772:	00db      	lsls	r3, r3, #3
 800b774:	1a9b      	subs	r3, r3, r2
 800b776:	009b      	lsls	r3, r3, #2
 800b778:	4403      	add	r3, r0
 800b77a:	3344      	adds	r3, #68	; 0x44
 800b77c:	6019      	str	r1, [r3, #0]
            }
                                      
            HAL_PCD_DataInStageCallback(hpcd, epnum);
 800b77e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b780:	b2db      	uxtb	r3, r3
 800b782:	4619      	mov	r1, r3
 800b784:	6878      	ldr	r0, [r7, #4]
 800b786:	f7f6 fcf6 	bl	8002176 <HAL_PCD_DataInStageCallback>

            if (hpcd->Init.dma_enable == 1U)
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	691b      	ldr	r3, [r3, #16]
 800b78e:	2b01      	cmp	r3, #1
 800b790:	d116      	bne.n	800b7c0 <HAL_PCD_IRQHandler+0x2f8>
            {
              /* this is ZLP, so prepare EP0 for next setup */
              if((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800b792:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b794:	2b00      	cmp	r3, #0
 800b796:	d113      	bne.n	800b7c0 <HAL_PCD_IRQHandler+0x2f8>
 800b798:	6879      	ldr	r1, [r7, #4]
 800b79a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b79c:	4613      	mov	r3, r2
 800b79e:	00db      	lsls	r3, r3, #3
 800b7a0:	1a9b      	subs	r3, r3, r2
 800b7a2:	009b      	lsls	r3, r3, #2
 800b7a4:	440b      	add	r3, r1
 800b7a6:	334c      	adds	r3, #76	; 0x4c
 800b7a8:	681b      	ldr	r3, [r3, #0]
 800b7aa:	2b00      	cmp	r3, #0
 800b7ac:	d108      	bne.n	800b7c0 <HAL_PCD_IRQHandler+0x2f8>
              {
                /* prepare to rx more setup packets */
                USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	6818      	ldr	r0, [r3, #0]
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	f503 736f 	add.w	r3, r3, #956	; 0x3bc
 800b7b8:	461a      	mov	r2, r3
 800b7ba:	2101      	movs	r1, #1
 800b7bc:	f004 f9a2 	bl	800fb04 <USB_EP0_OutStart>
              }
            }           
          }
           if(( epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800b7c0:	69fb      	ldr	r3, [r7, #28]
 800b7c2:	f003 0308 	and.w	r3, r3, #8
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	d008      	beq.n	800b7dc <HAL_PCD_IRQHandler+0x314>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800b7ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b7cc:	015a      	lsls	r2, r3, #5
 800b7ce:	6a3b      	ldr	r3, [r7, #32]
 800b7d0:	4413      	add	r3, r2
 800b7d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b7d6:	461a      	mov	r2, r3
 800b7d8:	2308      	movs	r3, #8
 800b7da:	6093      	str	r3, [r2, #8]
          }
          if(( epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800b7dc:	69fb      	ldr	r3, [r7, #28]
 800b7de:	f003 0310 	and.w	r3, r3, #16
 800b7e2:	2b00      	cmp	r3, #0
 800b7e4:	d008      	beq.n	800b7f8 <HAL_PCD_IRQHandler+0x330>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800b7e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b7e8:	015a      	lsls	r2, r3, #5
 800b7ea:	6a3b      	ldr	r3, [r7, #32]
 800b7ec:	4413      	add	r3, r2
 800b7ee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b7f2:	461a      	mov	r2, r3
 800b7f4:	2310      	movs	r3, #16
 800b7f6:	6093      	str	r3, [r2, #8]
          }
          if(( epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800b7f8:	69fb      	ldr	r3, [r7, #28]
 800b7fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b7fe:	2b00      	cmp	r3, #0
 800b800:	d008      	beq.n	800b814 <HAL_PCD_IRQHandler+0x34c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800b802:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b804:	015a      	lsls	r2, r3, #5
 800b806:	6a3b      	ldr	r3, [r7, #32]
 800b808:	4413      	add	r3, r2
 800b80a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b80e:	461a      	mov	r2, r3
 800b810:	2340      	movs	r3, #64	; 0x40
 800b812:	6093      	str	r3, [r2, #8]
          }
          if(( epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800b814:	69fb      	ldr	r3, [r7, #28]
 800b816:	f003 0302 	and.w	r3, r3, #2
 800b81a:	2b00      	cmp	r3, #0
 800b81c:	d008      	beq.n	800b830 <HAL_PCD_IRQHandler+0x368>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800b81e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b820:	015a      	lsls	r2, r3, #5
 800b822:	6a3b      	ldr	r3, [r7, #32]
 800b824:	4413      	add	r3, r2
 800b826:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b82a:	461a      	mov	r2, r3
 800b82c:	2302      	movs	r3, #2
 800b82e:	6093      	str	r3, [r2, #8]
          }       
          if(( epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800b830:	69fb      	ldr	r3, [r7, #28]
 800b832:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b836:	2b00      	cmp	r3, #0
 800b838:	d003      	beq.n	800b842 <HAL_PCD_IRQHandler+0x37a>
          {
            PCD_WriteEmptyTxFifo(hpcd , epnum);
 800b83a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800b83c:	6878      	ldr	r0, [r7, #4]
 800b83e:	f000 fca1 	bl	800c184 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800b842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b844:	3301      	adds	r3, #1
 800b846:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800b848:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b84a:	085b      	lsrs	r3, r3, #1
 800b84c:	62bb      	str	r3, [r7, #40]	; 0x28
      while ( ep_intr )
 800b84e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b850:	2b00      	cmp	r3, #0
 800b852:	f47f af47 	bne.w	800b6e4 <HAL_PCD_IRQHandler+0x21c>
      }
    }
    
    /* Handle Resume Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	681b      	ldr	r3, [r3, #0]
 800b85a:	4618      	mov	r0, r3
 800b85c:	f004 f886 	bl	800f96c <USB_ReadInterrupts>
 800b860:	4603      	mov	r3, r0
 800b862:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b866:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b86a:	d114      	bne.n	800b896 <HAL_PCD_IRQHandler+0x3ce>
    {    
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800b86c:	6a3b      	ldr	r3, [r7, #32]
 800b86e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b872:	685b      	ldr	r3, [r3, #4]
 800b874:	6a3a      	ldr	r2, [r7, #32]
 800b876:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b87a:	f023 0301 	bic.w	r3, r3, #1
 800b87e:	6053      	str	r3, [r2, #4]
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
      }
      else
#endif /* USB_OTG_GLPMCFG_LPMEN */
      {
        HAL_PCD_ResumeCallback(hpcd);
 800b880:	6878      	ldr	r0, [r7, #4]
 800b882:	f7f6 fcef 	bl	8002264 <HAL_PCD_ResumeCallback>
      }
      
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	681b      	ldr	r3, [r3, #0]
 800b88a:	695a      	ldr	r2, [r3, #20]
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	681b      	ldr	r3, [r3, #0]
 800b890:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800b894:	615a      	str	r2, [r3, #20]
    }
    
    /* Handle Suspend Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	681b      	ldr	r3, [r3, #0]
 800b89a:	4618      	mov	r0, r3
 800b89c:	f004 f866 	bl	800f96c <USB_ReadInterrupts>
 800b8a0:	4603      	mov	r3, r0
 800b8a2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b8a6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b8aa:	d112      	bne.n	800b8d2 <HAL_PCD_IRQHandler+0x40a>
    {
      if((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800b8ac:	6a3b      	ldr	r3, [r7, #32]
 800b8ae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b8b2:	689b      	ldr	r3, [r3, #8]
 800b8b4:	f003 0301 	and.w	r3, r3, #1
 800b8b8:	2b01      	cmp	r3, #1
 800b8ba:	d102      	bne.n	800b8c2 <HAL_PCD_IRQHandler+0x3fa>
      {
        
        HAL_PCD_SuspendCallback(hpcd);
 800b8bc:	6878      	ldr	r0, [r7, #4]
 800b8be:	f7f6 fcab 	bl	8002218 <HAL_PCD_SuspendCallback>
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	681b      	ldr	r3, [r3, #0]
 800b8c6:	695a      	ldr	r2, [r3, #20]
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	681b      	ldr	r3, [r3, #0]
 800b8cc:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 800b8d0:	615a      	str	r2, [r3, #20]
      }
    }
#endif /* USB_OTG_GLPMCFG_LPMEN */

    /* Handle Reset Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	681b      	ldr	r3, [r3, #0]
 800b8d6:	4618      	mov	r0, r3
 800b8d8:	f004 f848 	bl	800f96c <USB_ReadInterrupts>
 800b8dc:	4603      	mov	r3, r0
 800b8de:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800b8e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b8e6:	f040 808a 	bne.w	800b9fe <HAL_PCD_IRQHandler+0x536>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG; 
 800b8ea:	6a3b      	ldr	r3, [r7, #32]
 800b8ec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b8f0:	685b      	ldr	r3, [r3, #4]
 800b8f2:	6a3a      	ldr	r2, [r7, #32]
 800b8f4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b8f8:	f023 0301 	bic.w	r3, r3, #1
 800b8fc:	6053      	str	r3, [r2, #4]
      USB_FlushTxFifo(hpcd->Instance , 0U);
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	681b      	ldr	r3, [r3, #0]
 800b902:	2100      	movs	r1, #0
 800b904:	4618      	mov	r0, r3
 800b906:	f003 fa7d 	bl	800ee04 <USB_FlushTxFifo>
      
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800b90a:	2300      	movs	r3, #0
 800b90c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b90e:	e014      	b.n	800b93a <HAL_PCD_IRQHandler+0x472>
      {
        USBx_INEP(i)->DIEPINT = 0xFFU;
 800b910:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b912:	015a      	lsls	r2, r3, #5
 800b914:	6a3b      	ldr	r3, [r7, #32]
 800b916:	4413      	add	r3, r2
 800b918:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b91c:	461a      	mov	r2, r3
 800b91e:	23ff      	movs	r3, #255	; 0xff
 800b920:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPINT = 0xFFU;
 800b922:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b924:	015a      	lsls	r2, r3, #5
 800b926:	6a3b      	ldr	r3, [r7, #32]
 800b928:	4413      	add	r3, r2
 800b92a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b92e:	461a      	mov	r2, r3
 800b930:	23ff      	movs	r3, #255	; 0xff
 800b932:	6093      	str	r3, [r2, #8]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800b934:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b936:	3301      	adds	r3, #1
 800b938:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	685b      	ldr	r3, [r3, #4]
 800b93e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b940:	429a      	cmp	r2, r3
 800b942:	d3e5      	bcc.n	800b910 <HAL_PCD_IRQHandler+0x448>
      }
      USBx_DEVICE->DAINT = 0xFFFFFFFFU;
 800b944:	6a3b      	ldr	r3, [r7, #32]
 800b946:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b94a:	461a      	mov	r2, r3
 800b94c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b950:	6193      	str	r3, [r2, #24]
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800b952:	6a3b      	ldr	r3, [r7, #32]
 800b954:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b958:	69db      	ldr	r3, [r3, #28]
 800b95a:	6a3a      	ldr	r2, [r7, #32]
 800b95c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b960:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 800b964:	61d3      	str	r3, [r2, #28]
      
      if(hpcd->Init.use_dedicated_ep1)
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b96a:	2b00      	cmp	r3, #0
 800b96c:	d016      	beq.n	800b99c <HAL_PCD_IRQHandler+0x4d4>
      {
        USBx_DEVICE->DOUTEP1MSK |= (USB_OTG_DOEPMSK_STUPM | USB_OTG_DOEPMSK_XFRCM | USB_OTG_DOEPMSK_EPDM); 
 800b96e:	6a3b      	ldr	r3, [r7, #32]
 800b970:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b974:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b978:	6a3a      	ldr	r2, [r7, #32]
 800b97a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b97e:	f043 030b 	orr.w	r3, r3, #11
 800b982:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
        USBx_DEVICE->DINEP1MSK |= (USB_OTG_DIEPMSK_TOM | USB_OTG_DIEPMSK_XFRCM | USB_OTG_DIEPMSK_EPDM);  
 800b986:	6a3b      	ldr	r3, [r7, #32]
 800b988:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b98c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b98e:	6a3a      	ldr	r2, [r7, #32]
 800b990:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b994:	f043 030b 	orr.w	r3, r3, #11
 800b998:	6453      	str	r3, [r2, #68]	; 0x44
 800b99a:	e013      	b.n	800b9c4 <HAL_PCD_IRQHandler+0x4fc>
      else
      {
#ifdef USB_OTG_DOEPINT_OTEPSPR
        USBx_DEVICE->DOEPMSK |= (USB_OTG_DOEPMSK_STUPM | USB_OTG_DOEPMSK_XFRCM | USB_OTG_DOEPMSK_EPDM | USB_OTG_DOEPMSK_OTEPSPRM);
#else
        USBx_DEVICE->DOEPMSK |= (USB_OTG_DOEPMSK_STUPM | USB_OTG_DOEPMSK_XFRCM | USB_OTG_DOEPMSK_EPDM);
 800b99c:	6a3b      	ldr	r3, [r7, #32]
 800b99e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b9a2:	695b      	ldr	r3, [r3, #20]
 800b9a4:	6a3a      	ldr	r2, [r7, #32]
 800b9a6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b9aa:	f043 030b 	orr.w	r3, r3, #11
 800b9ae:	6153      	str	r3, [r2, #20]
#endif /* USB_OTG_DOEPINT_OTEPSPR */
        USBx_DEVICE->DIEPMSK |= (USB_OTG_DIEPMSK_TOM | USB_OTG_DIEPMSK_XFRCM | USB_OTG_DIEPMSK_EPDM);
 800b9b0:	6a3b      	ldr	r3, [r7, #32]
 800b9b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b9b6:	691b      	ldr	r3, [r3, #16]
 800b9b8:	6a3a      	ldr	r2, [r7, #32]
 800b9ba:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b9be:	f043 030b 	orr.w	r3, r3, #11
 800b9c2:	6113      	str	r3, [r2, #16]
      }
      
      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800b9c4:	6a3b      	ldr	r3, [r7, #32]
 800b9c6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b9ca:	681b      	ldr	r3, [r3, #0]
 800b9cc:	6a3a      	ldr	r2, [r7, #32]
 800b9ce:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b9d2:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800b9d6:	6013      	str	r3, [r2, #0]
      
      /* setup EP0 to receive SETUP packets */
      USB_EP0_OutStart(hpcd->Instance, hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	6818      	ldr	r0, [r3, #0]
 800b9dc:	687b      	ldr	r3, [r7, #4]
 800b9de:	691b      	ldr	r3, [r3, #16]
 800b9e0:	b2d9      	uxtb	r1, r3
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	f503 736f 	add.w	r3, r3, #956	; 0x3bc
 800b9e8:	461a      	mov	r2, r3
 800b9ea:	f004 f88b 	bl	800fb04 <USB_EP0_OutStart>
        
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	681b      	ldr	r3, [r3, #0]
 800b9f2:	695a      	ldr	r2, [r3, #20]
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	681b      	ldr	r3, [r3, #0]
 800b9f8:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800b9fc:	615a      	str	r2, [r3, #20]
    }
    
    /* Handle Enumeration done Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	681b      	ldr	r3, [r3, #0]
 800ba02:	4618      	mov	r0, r3
 800ba04:	f003 ffb2 	bl	800f96c <USB_ReadInterrupts>
 800ba08:	4603      	mov	r3, r0
 800ba0a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800ba0e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ba12:	f040 80d7 	bne.w	800bbc4 <HAL_PCD_IRQHandler+0x6fc>
    {
      USB_ActivateSetup(hpcd->Instance);
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	681b      	ldr	r3, [r3, #0]
 800ba1a:	4618      	mov	r0, r3
 800ba1c:	f004 f83f 	bl	800fa9e <USB_ActivateSetup>
      hpcd->Instance->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	681b      	ldr	r3, [r3, #0]
 800ba24:	68da      	ldr	r2, [r3, #12]
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	681b      	ldr	r3, [r3, #0]
 800ba2a:	f422 5270 	bic.w	r2, r2, #15360	; 0x3c00
 800ba2e:	60da      	str	r2, [r3, #12]
      
      if ( USB_GetDevSpeed(hpcd->Instance) == USB_OTG_SPEED_HIGH)
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	681b      	ldr	r3, [r3, #0]
 800ba34:	4618      	mov	r0, r3
 800ba36:	f003 fa0b 	bl	800ee50 <USB_GetDevSpeed>
 800ba3a:	4603      	mov	r3, r0
 800ba3c:	2b00      	cmp	r3, #0
 800ba3e:	d10f      	bne.n	800ba60 <HAL_PCD_IRQHandler+0x598>
      {
        hpcd->Init.speed            = USB_OTG_SPEED_HIGH;
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	2200      	movs	r2, #0
 800ba44:	60da      	str	r2, [r3, #12]
        hpcd->Init.ep0_mps          = USB_OTG_HS_MAX_PACKET_SIZE ;    
 800ba46:	687b      	ldr	r3, [r7, #4]
 800ba48:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ba4c:	615a      	str	r2, [r3, #20]
        hpcd->Instance->GUSBCFG |= (uint32_t)((USBD_HS_TRDT_VALUE << 10U) & USB_OTG_GUSBCFG_TRDT);
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	681b      	ldr	r3, [r3, #0]
 800ba52:	68da      	ldr	r2, [r3, #12]
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	681b      	ldr	r3, [r3, #0]
 800ba58:	f442 5210 	orr.w	r2, r2, #9216	; 0x2400
 800ba5c:	60da      	str	r2, [r3, #12]
 800ba5e:	e0a6      	b.n	800bbae <HAL_PCD_IRQHandler+0x6e6>
      }
      else
      {
        hpcd->Init.speed            = USB_OTG_SPEED_FULL;
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	2203      	movs	r2, #3
 800ba64:	60da      	str	r2, [r3, #12]
        hpcd->Init.ep0_mps          = USB_OTG_FS_MAX_PACKET_SIZE ;  
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	2240      	movs	r2, #64	; 0x40
 800ba6a:	615a      	str	r2, [r3, #20]
        /* The USBTRD is configured according to the tables below, depending on AHB frequency 
        used by application. In the low AHB frequency range it is used to stretch enough the USB response 
        time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access 
        latency to the Data FIFO */
        
        if((hclk >= 14200000)&&(hclk < 15000000))
 800ba6c:	693b      	ldr	r3, [r7, #16]
 800ba6e:	4a7b      	ldr	r2, [pc, #492]	; (800bc5c <HAL_PCD_IRQHandler+0x794>)
 800ba70:	4293      	cmp	r3, r2
 800ba72:	d90c      	bls.n	800ba8e <HAL_PCD_IRQHandler+0x5c6>
 800ba74:	693b      	ldr	r3, [r7, #16]
 800ba76:	4a7a      	ldr	r2, [pc, #488]	; (800bc60 <HAL_PCD_IRQHandler+0x798>)
 800ba78:	4293      	cmp	r3, r2
 800ba7a:	d208      	bcs.n	800ba8e <HAL_PCD_IRQHandler+0x5c6>
        {
          /* hclk Clock Range between 14.2-15 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xF << 10) & USB_OTG_GUSBCFG_TRDT);
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	681b      	ldr	r3, [r3, #0]
 800ba80:	68da      	ldr	r2, [r3, #12]
 800ba82:	687b      	ldr	r3, [r7, #4]
 800ba84:	681b      	ldr	r3, [r3, #0]
 800ba86:	f442 5270 	orr.w	r2, r2, #15360	; 0x3c00
 800ba8a:	60da      	str	r2, [r3, #12]
 800ba8c:	e08f      	b.n	800bbae <HAL_PCD_IRQHandler+0x6e6>
        }
        
        else if((hclk >= 15000000)&&(hclk < 16000000))
 800ba8e:	693b      	ldr	r3, [r7, #16]
 800ba90:	4a73      	ldr	r2, [pc, #460]	; (800bc60 <HAL_PCD_IRQHandler+0x798>)
 800ba92:	4293      	cmp	r3, r2
 800ba94:	d30c      	bcc.n	800bab0 <HAL_PCD_IRQHandler+0x5e8>
 800ba96:	693b      	ldr	r3, [r7, #16]
 800ba98:	4a72      	ldr	r2, [pc, #456]	; (800bc64 <HAL_PCD_IRQHandler+0x79c>)
 800ba9a:	4293      	cmp	r3, r2
 800ba9c:	d208      	bcs.n	800bab0 <HAL_PCD_IRQHandler+0x5e8>
        {
          /* hclk Clock Range between 15-16 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xE << 10) & USB_OTG_GUSBCFG_TRDT);
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	681b      	ldr	r3, [r3, #0]
 800baa2:	68da      	ldr	r2, [r3, #12]
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	681b      	ldr	r3, [r3, #0]
 800baa8:	f442 5260 	orr.w	r2, r2, #14336	; 0x3800
 800baac:	60da      	str	r2, [r3, #12]
 800baae:	e07e      	b.n	800bbae <HAL_PCD_IRQHandler+0x6e6>
        }
        
        else if((hclk >= 16000000)&&(hclk < 17200000))
 800bab0:	693b      	ldr	r3, [r7, #16]
 800bab2:	4a6c      	ldr	r2, [pc, #432]	; (800bc64 <HAL_PCD_IRQHandler+0x79c>)
 800bab4:	4293      	cmp	r3, r2
 800bab6:	d30c      	bcc.n	800bad2 <HAL_PCD_IRQHandler+0x60a>
 800bab8:	693b      	ldr	r3, [r7, #16]
 800baba:	4a6b      	ldr	r2, [pc, #428]	; (800bc68 <HAL_PCD_IRQHandler+0x7a0>)
 800babc:	4293      	cmp	r3, r2
 800babe:	d208      	bcs.n	800bad2 <HAL_PCD_IRQHandler+0x60a>
        {
          /* hclk Clock Range between 16-17.2 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xD << 10) & USB_OTG_GUSBCFG_TRDT);
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	681b      	ldr	r3, [r3, #0]
 800bac4:	68da      	ldr	r2, [r3, #12]
 800bac6:	687b      	ldr	r3, [r7, #4]
 800bac8:	681b      	ldr	r3, [r3, #0]
 800baca:	f442 5250 	orr.w	r2, r2, #13312	; 0x3400
 800bace:	60da      	str	r2, [r3, #12]
 800bad0:	e06d      	b.n	800bbae <HAL_PCD_IRQHandler+0x6e6>
        }
        
        else if((hclk >= 17200000)&&(hclk < 18500000))
 800bad2:	693b      	ldr	r3, [r7, #16]
 800bad4:	4a64      	ldr	r2, [pc, #400]	; (800bc68 <HAL_PCD_IRQHandler+0x7a0>)
 800bad6:	4293      	cmp	r3, r2
 800bad8:	d30c      	bcc.n	800baf4 <HAL_PCD_IRQHandler+0x62c>
 800bada:	693b      	ldr	r3, [r7, #16]
 800badc:	4a63      	ldr	r2, [pc, #396]	; (800bc6c <HAL_PCD_IRQHandler+0x7a4>)
 800bade:	4293      	cmp	r3, r2
 800bae0:	d808      	bhi.n	800baf4 <HAL_PCD_IRQHandler+0x62c>
        {
          /* hclk Clock Range between 17.2-18.5 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xC << 10) & USB_OTG_GUSBCFG_TRDT);
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	681b      	ldr	r3, [r3, #0]
 800bae6:	68da      	ldr	r2, [r3, #12]
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	681b      	ldr	r3, [r3, #0]
 800baec:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 800baf0:	60da      	str	r2, [r3, #12]
 800baf2:	e05c      	b.n	800bbae <HAL_PCD_IRQHandler+0x6e6>
        }
        
        else if((hclk >= 18500000)&&(hclk < 20000000))
 800baf4:	693b      	ldr	r3, [r7, #16]
 800baf6:	4a5d      	ldr	r2, [pc, #372]	; (800bc6c <HAL_PCD_IRQHandler+0x7a4>)
 800baf8:	4293      	cmp	r3, r2
 800bafa:	d90c      	bls.n	800bb16 <HAL_PCD_IRQHandler+0x64e>
 800bafc:	693b      	ldr	r3, [r7, #16]
 800bafe:	4a5c      	ldr	r2, [pc, #368]	; (800bc70 <HAL_PCD_IRQHandler+0x7a8>)
 800bb00:	4293      	cmp	r3, r2
 800bb02:	d808      	bhi.n	800bb16 <HAL_PCD_IRQHandler+0x64e>
        {
          /* hclk Clock Range between 18.5-20 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xB << 10) & USB_OTG_GUSBCFG_TRDT);
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	681b      	ldr	r3, [r3, #0]
 800bb08:	68da      	ldr	r2, [r3, #12]
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	681b      	ldr	r3, [r3, #0]
 800bb0e:	f442 5230 	orr.w	r2, r2, #11264	; 0x2c00
 800bb12:	60da      	str	r2, [r3, #12]
 800bb14:	e04b      	b.n	800bbae <HAL_PCD_IRQHandler+0x6e6>
        }
        
        else if((hclk >= 20000000)&&(hclk < 21800000))
 800bb16:	693b      	ldr	r3, [r7, #16]
 800bb18:	4a55      	ldr	r2, [pc, #340]	; (800bc70 <HAL_PCD_IRQHandler+0x7a8>)
 800bb1a:	4293      	cmp	r3, r2
 800bb1c:	d90c      	bls.n	800bb38 <HAL_PCD_IRQHandler+0x670>
 800bb1e:	693b      	ldr	r3, [r7, #16]
 800bb20:	4a54      	ldr	r2, [pc, #336]	; (800bc74 <HAL_PCD_IRQHandler+0x7ac>)
 800bb22:	4293      	cmp	r3, r2
 800bb24:	d808      	bhi.n	800bb38 <HAL_PCD_IRQHandler+0x670>
        {
          /* hclk Clock Range between 20-21.8 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xA << 10) & USB_OTG_GUSBCFG_TRDT);
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	681b      	ldr	r3, [r3, #0]
 800bb2a:	68da      	ldr	r2, [r3, #12]
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	681b      	ldr	r3, [r3, #0]
 800bb30:	f442 5220 	orr.w	r2, r2, #10240	; 0x2800
 800bb34:	60da      	str	r2, [r3, #12]
 800bb36:	e03a      	b.n	800bbae <HAL_PCD_IRQHandler+0x6e6>
        }
        
        else if((hclk >= 21800000)&&(hclk < 24000000))
 800bb38:	693b      	ldr	r3, [r7, #16]
 800bb3a:	4a4e      	ldr	r2, [pc, #312]	; (800bc74 <HAL_PCD_IRQHandler+0x7ac>)
 800bb3c:	4293      	cmp	r3, r2
 800bb3e:	d90c      	bls.n	800bb5a <HAL_PCD_IRQHandler+0x692>
 800bb40:	693b      	ldr	r3, [r7, #16]
 800bb42:	4a4d      	ldr	r2, [pc, #308]	; (800bc78 <HAL_PCD_IRQHandler+0x7b0>)
 800bb44:	4293      	cmp	r3, r2
 800bb46:	d208      	bcs.n	800bb5a <HAL_PCD_IRQHandler+0x692>
        {
          /* hclk Clock Range between 21.8-24 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x9 << 10) & USB_OTG_GUSBCFG_TRDT);
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	681b      	ldr	r3, [r3, #0]
 800bb4c:	68da      	ldr	r2, [r3, #12]
 800bb4e:	687b      	ldr	r3, [r7, #4]
 800bb50:	681b      	ldr	r3, [r3, #0]
 800bb52:	f442 5210 	orr.w	r2, r2, #9216	; 0x2400
 800bb56:	60da      	str	r2, [r3, #12]
 800bb58:	e029      	b.n	800bbae <HAL_PCD_IRQHandler+0x6e6>
        }
        
        else if((hclk >= 24000000)&&(hclk < 27700000))
 800bb5a:	693b      	ldr	r3, [r7, #16]
 800bb5c:	4a46      	ldr	r2, [pc, #280]	; (800bc78 <HAL_PCD_IRQHandler+0x7b0>)
 800bb5e:	4293      	cmp	r3, r2
 800bb60:	d30c      	bcc.n	800bb7c <HAL_PCD_IRQHandler+0x6b4>
 800bb62:	693b      	ldr	r3, [r7, #16]
 800bb64:	4a45      	ldr	r2, [pc, #276]	; (800bc7c <HAL_PCD_IRQHandler+0x7b4>)
 800bb66:	4293      	cmp	r3, r2
 800bb68:	d808      	bhi.n	800bb7c <HAL_PCD_IRQHandler+0x6b4>
        {
          /* hclk Clock Range between 24-27.7 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x8 << 10) & USB_OTG_GUSBCFG_TRDT);
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	681b      	ldr	r3, [r3, #0]
 800bb6e:	68da      	ldr	r2, [r3, #12]
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	681b      	ldr	r3, [r3, #0]
 800bb74:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800bb78:	60da      	str	r2, [r3, #12]
 800bb7a:	e018      	b.n	800bbae <HAL_PCD_IRQHandler+0x6e6>
        }
        
        else if((hclk >= 27700000)&&(hclk < 32000000))
 800bb7c:	693b      	ldr	r3, [r7, #16]
 800bb7e:	4a3f      	ldr	r2, [pc, #252]	; (800bc7c <HAL_PCD_IRQHandler+0x7b4>)
 800bb80:	4293      	cmp	r3, r2
 800bb82:	d90c      	bls.n	800bb9e <HAL_PCD_IRQHandler+0x6d6>
 800bb84:	693b      	ldr	r3, [r7, #16]
 800bb86:	4a3e      	ldr	r2, [pc, #248]	; (800bc80 <HAL_PCD_IRQHandler+0x7b8>)
 800bb88:	4293      	cmp	r3, r2
 800bb8a:	d208      	bcs.n	800bb9e <HAL_PCD_IRQHandler+0x6d6>
        {
          /* hclk Clock Range between 27.7-32 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x7 << 10) & USB_OTG_GUSBCFG_TRDT);
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	681b      	ldr	r3, [r3, #0]
 800bb90:	68da      	ldr	r2, [r3, #12]
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	681b      	ldr	r3, [r3, #0]
 800bb96:	f442 52e0 	orr.w	r2, r2, #7168	; 0x1c00
 800bb9a:	60da      	str	r2, [r3, #12]
 800bb9c:	e007      	b.n	800bbae <HAL_PCD_IRQHandler+0x6e6>
        }
        
        else /* if(hclk >= 32000000) */
        {
          /* hclk Clock Range between 32-180 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x6 << 10) & USB_OTG_GUSBCFG_TRDT);
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	681b      	ldr	r3, [r3, #0]
 800bba2:	68da      	ldr	r2, [r3, #12]
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	681b      	ldr	r3, [r3, #0]
 800bba8:	f442 52c0 	orr.w	r2, r2, #6144	; 0x1800
 800bbac:	60da      	str	r2, [r3, #12]
        }  
      }
      
      HAL_PCD_ResetCallback(hpcd);
 800bbae:	6878      	ldr	r0, [r7, #4]
 800bbb0:	f7f6 fb09 	bl	80021c6 <HAL_PCD_ResetCallback>
      
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	681b      	ldr	r3, [r3, #0]
 800bbb8:	695a      	ldr	r2, [r3, #20]
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	681b      	ldr	r3, [r3, #0]
 800bbbe:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 800bbc2:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	681b      	ldr	r3, [r3, #0]
 800bbc8:	4618      	mov	r0, r3
 800bbca:	f003 fecf 	bl	800f96c <USB_ReadInterrupts>
 800bbce:	4603      	mov	r3, r0
 800bbd0:	f003 0310 	and.w	r3, r3, #16
 800bbd4:	2b10      	cmp	r3, #16
 800bbd6:	d174      	bne.n	800bcc2 <HAL_PCD_IRQHandler+0x7fa>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	681b      	ldr	r3, [r3, #0]
 800bbdc:	699a      	ldr	r2, [r3, #24]
 800bbde:	687b      	ldr	r3, [r7, #4]
 800bbe0:	681b      	ldr	r3, [r3, #0]
 800bbe2:	f022 0210 	bic.w	r2, r2, #16
 800bbe6:	619a      	str	r2, [r3, #24]
      
      temp = USBx->GRXSTSP;
 800bbe8:	6a3b      	ldr	r3, [r7, #32]
 800bbea:	6a1b      	ldr	r3, [r3, #32]
 800bbec:	617b      	str	r3, [r7, #20]
      
      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 800bbee:	697b      	ldr	r3, [r7, #20]
 800bbf0:	f003 020f 	and.w	r2, r3, #15
 800bbf4:	4613      	mov	r3, r2
 800bbf6:	00db      	lsls	r3, r3, #3
 800bbf8:	1a9b      	subs	r3, r3, r2
 800bbfa:	009b      	lsls	r3, r3, #2
 800bbfc:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800bc00:	687a      	ldr	r2, [r7, #4]
 800bc02:	4413      	add	r3, r2
 800bc04:	60fb      	str	r3, [r7, #12]
      
      if(((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17U) ==  STS_DATA_UPDT)
 800bc06:	697b      	ldr	r3, [r7, #20]
 800bc08:	0c5b      	lsrs	r3, r3, #17
 800bc0a:	f003 030f 	and.w	r3, r3, #15
 800bc0e:	2b02      	cmp	r3, #2
 800bc10:	d138      	bne.n	800bc84 <HAL_PCD_IRQHandler+0x7bc>
      {
        if((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 800bc12:	697a      	ldr	r2, [r7, #20]
 800bc14:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 800bc18:	4013      	ands	r3, r2
 800bc1a:	2b00      	cmp	r3, #0
 800bc1c:	d049      	beq.n	800bcb2 <HAL_PCD_IRQHandler+0x7ea>
        {
          USB_ReadPacket(USBx, ep->xfer_buff, (temp & USB_OTG_GRXSTSP_BCNT) >> 4U);
 800bc1e:	68fb      	ldr	r3, [r7, #12]
 800bc20:	68d9      	ldr	r1, [r3, #12]
 800bc22:	697b      	ldr	r3, [r7, #20]
 800bc24:	091b      	lsrs	r3, r3, #4
 800bc26:	b29b      	uxth	r3, r3
 800bc28:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800bc2c:	b29b      	uxth	r3, r3
 800bc2e:	461a      	mov	r2, r3
 800bc30:	6a38      	ldr	r0, [r7, #32]
 800bc32:	f003 fd7a 	bl	800f72a <USB_ReadPacket>
          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4U;
 800bc36:	68fb      	ldr	r3, [r7, #12]
 800bc38:	68da      	ldr	r2, [r3, #12]
 800bc3a:	697b      	ldr	r3, [r7, #20]
 800bc3c:	091b      	lsrs	r3, r3, #4
 800bc3e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800bc42:	441a      	add	r2, r3
 800bc44:	68fb      	ldr	r3, [r7, #12]
 800bc46:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4U;
 800bc48:	68fb      	ldr	r3, [r7, #12]
 800bc4a:	699a      	ldr	r2, [r3, #24]
 800bc4c:	697b      	ldr	r3, [r7, #20]
 800bc4e:	091b      	lsrs	r3, r3, #4
 800bc50:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800bc54:	441a      	add	r2, r3
 800bc56:	68fb      	ldr	r3, [r7, #12]
 800bc58:	619a      	str	r2, [r3, #24]
 800bc5a:	e02a      	b.n	800bcb2 <HAL_PCD_IRQHandler+0x7ea>
 800bc5c:	00d8acbf 	.word	0x00d8acbf
 800bc60:	00e4e1c0 	.word	0x00e4e1c0
 800bc64:	00f42400 	.word	0x00f42400
 800bc68:	01067380 	.word	0x01067380
 800bc6c:	011a499f 	.word	0x011a499f
 800bc70:	01312cff 	.word	0x01312cff
 800bc74:	014ca43f 	.word	0x014ca43f
 800bc78:	016e3600 	.word	0x016e3600
 800bc7c:	01a6ab1f 	.word	0x01a6ab1f
 800bc80:	01e84800 	.word	0x01e84800
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17U) ==  STS_SETUP_UPDT)
 800bc84:	697b      	ldr	r3, [r7, #20]
 800bc86:	0c5b      	lsrs	r3, r3, #17
 800bc88:	f003 030f 	and.w	r3, r3, #15
 800bc8c:	2b06      	cmp	r3, #6
 800bc8e:	d110      	bne.n	800bcb2 <HAL_PCD_IRQHandler+0x7ea>
      {
        USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	f503 736f 	add.w	r3, r3, #956	; 0x3bc
 800bc96:	2208      	movs	r2, #8
 800bc98:	4619      	mov	r1, r3
 800bc9a:	6a38      	ldr	r0, [r7, #32]
 800bc9c:	f003 fd45 	bl	800f72a <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4U;
 800bca0:	68fb      	ldr	r3, [r7, #12]
 800bca2:	699a      	ldr	r2, [r3, #24]
 800bca4:	697b      	ldr	r3, [r7, #20]
 800bca6:	091b      	lsrs	r3, r3, #4
 800bca8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800bcac:	441a      	add	r2, r3
 800bcae:	68fb      	ldr	r3, [r7, #12]
 800bcb0:	619a      	str	r2, [r3, #24]
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	681b      	ldr	r3, [r3, #0]
 800bcb6:	699a      	ldr	r2, [r3, #24]
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	681b      	ldr	r3, [r3, #0]
 800bcbc:	f042 0210 	orr.w	r2, r2, #16
 800bcc0:	619a      	str	r2, [r3, #24]
    }
    
    /* Handle SOF Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800bcc2:	687b      	ldr	r3, [r7, #4]
 800bcc4:	681b      	ldr	r3, [r3, #0]
 800bcc6:	4618      	mov	r0, r3
 800bcc8:	f003 fe50 	bl	800f96c <USB_ReadInterrupts>
 800bccc:	4603      	mov	r3, r0
 800bcce:	f003 0308 	and.w	r3, r3, #8
 800bcd2:	2b08      	cmp	r3, #8
 800bcd4:	d10a      	bne.n	800bcec <HAL_PCD_IRQHandler+0x824>
    {
      HAL_PCD_SOFCallback(hpcd);
 800bcd6:	6878      	ldr	r0, [r7, #4]
 800bcd8:	f7f6 fa67 	bl	80021aa <HAL_PCD_SOFCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	681b      	ldr	r3, [r3, #0]
 800bce0:	695a      	ldr	r2, [r3, #20]
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	681b      	ldr	r3, [r3, #0]
 800bce6:	f002 0208 	and.w	r2, r2, #8
 800bcea:	615a      	str	r2, [r3, #20]
    }
    
    /* Handle Incomplete ISO IN Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800bcec:	687b      	ldr	r3, [r7, #4]
 800bcee:	681b      	ldr	r3, [r3, #0]
 800bcf0:	4618      	mov	r0, r3
 800bcf2:	f003 fe3b 	bl	800f96c <USB_ReadInterrupts>
 800bcf6:	4603      	mov	r3, r0
 800bcf8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800bcfc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800bd00:	d10d      	bne.n	800bd1e <HAL_PCD_IRQHandler+0x856>
    {
      HAL_PCD_ISOINIncompleteCallback(hpcd, epnum);
 800bd02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd04:	b2db      	uxtb	r3, r3
 800bd06:	4619      	mov	r1, r3
 800bd08:	6878      	ldr	r0, [r7, #4]
 800bd0a:	f7f6 facb 	bl	80022a4 <HAL_PCD_ISOINIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	681b      	ldr	r3, [r3, #0]
 800bd12:	695a      	ldr	r2, [r3, #20]
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	681b      	ldr	r3, [r3, #0]
 800bd18:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 800bd1c:	615a      	str	r2, [r3, #20]
    } 
    
    /* Handle Incomplete ISO OUT Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	681b      	ldr	r3, [r3, #0]
 800bd22:	4618      	mov	r0, r3
 800bd24:	f003 fe22 	bl	800f96c <USB_ReadInterrupts>
 800bd28:	4603      	mov	r3, r0
 800bd2a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800bd2e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800bd32:	d10d      	bne.n	800bd50 <HAL_PCD_IRQHandler+0x888>
    {
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, epnum);
 800bd34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd36:	b2db      	uxtb	r3, r3
 800bd38:	4619      	mov	r1, r3
 800bd3a:	6878      	ldr	r0, [r7, #4]
 800bd3c:	f7f6 faa0 	bl	8002280 <HAL_PCD_ISOOUTIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	681b      	ldr	r3, [r3, #0]
 800bd44:	695a      	ldr	r2, [r3, #20]
 800bd46:	687b      	ldr	r3, [r7, #4]
 800bd48:	681b      	ldr	r3, [r3, #0]
 800bd4a:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 800bd4e:	615a      	str	r2, [r3, #20]
    } 
    
    /* Handle Connection event Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800bd50:	687b      	ldr	r3, [r7, #4]
 800bd52:	681b      	ldr	r3, [r3, #0]
 800bd54:	4618      	mov	r0, r3
 800bd56:	f003 fe09 	bl	800f96c <USB_ReadInterrupts>
 800bd5a:	4603      	mov	r3, r0
 800bd5c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800bd60:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bd64:	d10a      	bne.n	800bd7c <HAL_PCD_IRQHandler+0x8b4>
    {
      HAL_PCD_ConnectCallback(hpcd);
 800bd66:	6878      	ldr	r0, [r7, #4]
 800bd68:	f7f6 faae 	bl	80022c8 <HAL_PCD_ConnectCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	681b      	ldr	r3, [r3, #0]
 800bd70:	695a      	ldr	r2, [r3, #20]
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	681b      	ldr	r3, [r3, #0]
 800bd76:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 800bd7a:	615a      	str	r2, [r3, #20]
    } 
    
    /* Handle Disconnection event Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	681b      	ldr	r3, [r3, #0]
 800bd80:	4618      	mov	r0, r3
 800bd82:	f003 fdf3 	bl	800f96c <USB_ReadInterrupts>
 800bd86:	4603      	mov	r3, r0
 800bd88:	f003 0304 	and.w	r3, r3, #4
 800bd8c:	2b04      	cmp	r3, #4
 800bd8e:	d115      	bne.n	800bdbc <HAL_PCD_IRQHandler+0x8f4>
    {
      temp = hpcd->Instance->GOTGINT;
 800bd90:	687b      	ldr	r3, [r7, #4]
 800bd92:	681b      	ldr	r3, [r3, #0]
 800bd94:	685b      	ldr	r3, [r3, #4]
 800bd96:	617b      	str	r3, [r7, #20]
      
      if((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800bd98:	697b      	ldr	r3, [r7, #20]
 800bd9a:	f003 0304 	and.w	r3, r3, #4
 800bd9e:	2b00      	cmp	r3, #0
 800bda0:	d002      	beq.n	800bda8 <HAL_PCD_IRQHandler+0x8e0>
      {
        HAL_PCD_DisconnectCallback(hpcd);
 800bda2:	6878      	ldr	r0, [r7, #4]
 800bda4:	f7f6 fa9e 	bl	80022e4 <HAL_PCD_DisconnectCallback>
      }
      hpcd->Instance->GOTGINT |= temp;
 800bda8:	687b      	ldr	r3, [r7, #4]
 800bdaa:	681b      	ldr	r3, [r3, #0]
 800bdac:	6859      	ldr	r1, [r3, #4]
 800bdae:	687b      	ldr	r3, [r7, #4]
 800bdb0:	681b      	ldr	r3, [r3, #0]
 800bdb2:	697a      	ldr	r2, [r7, #20]
 800bdb4:	430a      	orrs	r2, r1
 800bdb6:	605a      	str	r2, [r3, #4]
 800bdb8:	e000      	b.n	800bdbc <HAL_PCD_IRQHandler+0x8f4>
      return;
 800bdba:	bf00      	nop
    }
  }
}
 800bdbc:	3730      	adds	r7, #48	; 0x30
 800bdbe:	46bd      	mov	sp, r7
 800bdc0:	bd80      	pop	{r7, pc}
 800bdc2:	bf00      	nop

0800bdc4 <HAL_PCD_SetAddress>:
  * @param  hpcd: PCD handle
  * @param  address: new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800bdc4:	b580      	push	{r7, lr}
 800bdc6:	b082      	sub	sp, #8
 800bdc8:	af00      	add	r7, sp, #0
 800bdca:	6078      	str	r0, [r7, #4]
 800bdcc:	460b      	mov	r3, r1
 800bdce:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd); 
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	f893 33b8 	ldrb.w	r3, [r3, #952]	; 0x3b8
 800bdd6:	2b01      	cmp	r3, #1
 800bdd8:	d101      	bne.n	800bdde <HAL_PCD_SetAddress+0x1a>
 800bdda:	2302      	movs	r3, #2
 800bddc:	e00f      	b.n	800bdfe <HAL_PCD_SetAddress+0x3a>
 800bdde:	687b      	ldr	r3, [r7, #4]
 800bde0:	2201      	movs	r2, #1
 800bde2:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
  USB_SetDevAddress(hpcd->Instance, address);
 800bde6:	687b      	ldr	r3, [r7, #4]
 800bde8:	681b      	ldr	r3, [r3, #0]
 800bdea:	78fa      	ldrb	r2, [r7, #3]
 800bdec:	4611      	mov	r1, r2
 800bdee:	4618      	mov	r0, r3
 800bdf0:	f003 fd98 	bl	800f924 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);   
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	2200      	movs	r2, #0
 800bdf8:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
  return HAL_OK;
 800bdfc:	2300      	movs	r3, #0
}
 800bdfe:	4618      	mov	r0, r3
 800be00:	3708      	adds	r7, #8
 800be02:	46bd      	mov	sp, r7
 800be04:	bd80      	pop	{r7, pc}

0800be06 <HAL_PCD_EP_Open>:
  * @param  ep_mps: endpoint max packet size
  * @param  ep_type: endpoint type   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 800be06:	b580      	push	{r7, lr}
 800be08:	b084      	sub	sp, #16
 800be0a:	af00      	add	r7, sp, #0
 800be0c:	6078      	str	r0, [r7, #4]
 800be0e:	4608      	mov	r0, r1
 800be10:	4611      	mov	r1, r2
 800be12:	461a      	mov	r2, r3
 800be14:	4603      	mov	r3, r0
 800be16:	70fb      	strb	r3, [r7, #3]
 800be18:	460b      	mov	r3, r1
 800be1a:	803b      	strh	r3, [r7, #0]
 800be1c:	4613      	mov	r3, r2
 800be1e:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800be20:	2300      	movs	r3, #0
 800be22:	72fb      	strb	r3, [r7, #11]
  USB_OTG_EPTypeDef *ep;
  
  if ((ep_addr & 0x80U) == 0x80U)
 800be24:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800be28:	2b00      	cmp	r3, #0
 800be2a:	da0b      	bge.n	800be44 <HAL_PCD_EP_Open+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 800be2c:	78fb      	ldrb	r3, [r7, #3]
 800be2e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800be32:	4613      	mov	r3, r2
 800be34:	00db      	lsls	r3, r3, #3
 800be36:	1a9b      	subs	r3, r3, r2
 800be38:	009b      	lsls	r3, r3, #2
 800be3a:	3338      	adds	r3, #56	; 0x38
 800be3c:	687a      	ldr	r2, [r7, #4]
 800be3e:	4413      	add	r3, r2
 800be40:	60fb      	str	r3, [r7, #12]
 800be42:	e00b      	b.n	800be5c <HAL_PCD_EP_Open+0x56>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7FU];
 800be44:	78fb      	ldrb	r3, [r7, #3]
 800be46:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800be4a:	4613      	mov	r3, r2
 800be4c:	00db      	lsls	r3, r3, #3
 800be4e:	1a9b      	subs	r3, r3, r2
 800be50:	009b      	lsls	r3, r3, #2
 800be52:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800be56:	687a      	ldr	r2, [r7, #4]
 800be58:	4413      	add	r3, r2
 800be5a:	60fb      	str	r3, [r7, #12]
  }
  ep->num   = ep_addr & 0x7FU;
 800be5c:	78fb      	ldrb	r3, [r7, #3]
 800be5e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800be62:	b2da      	uxtb	r2, r3
 800be64:	68fb      	ldr	r3, [r7, #12]
 800be66:	701a      	strb	r2, [r3, #0]
  
  ep->is_in = (0x80U & ep_addr) != 0U;
 800be68:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800be6c:	b2db      	uxtb	r3, r3
 800be6e:	09db      	lsrs	r3, r3, #7
 800be70:	b2db      	uxtb	r3, r3
 800be72:	461a      	mov	r2, r3
 800be74:	68fb      	ldr	r3, [r7, #12]
 800be76:	705a      	strb	r2, [r3, #1]
  ep->maxpacket = ep_mps;
 800be78:	883a      	ldrh	r2, [r7, #0]
 800be7a:	68fb      	ldr	r3, [r7, #12]
 800be7c:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800be7e:	68fb      	ldr	r3, [r7, #12]
 800be80:	78ba      	ldrb	r2, [r7, #2]
 800be82:	70da      	strb	r2, [r3, #3]
  if (ep->is_in)
 800be84:	68fb      	ldr	r3, [r7, #12]
 800be86:	785b      	ldrb	r3, [r3, #1]
 800be88:	2b00      	cmp	r3, #0
 800be8a:	d004      	beq.n	800be96 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800be8c:	68fb      	ldr	r3, [r7, #12]
 800be8e:	781b      	ldrb	r3, [r3, #0]
 800be90:	b29a      	uxth	r2, r3
 800be92:	68fb      	ldr	r3, [r7, #12]
 800be94:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK )
 800be96:	78bb      	ldrb	r3, [r7, #2]
 800be98:	2b02      	cmp	r3, #2
 800be9a:	d102      	bne.n	800bea2 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 800be9c:	68fb      	ldr	r3, [r7, #12]
 800be9e:	2200      	movs	r2, #0
 800bea0:	711a      	strb	r2, [r3, #4]
  }
  
  __HAL_LOCK(hpcd); 
 800bea2:	687b      	ldr	r3, [r7, #4]
 800bea4:	f893 33b8 	ldrb.w	r3, [r3, #952]	; 0x3b8
 800bea8:	2b01      	cmp	r3, #1
 800beaa:	d101      	bne.n	800beb0 <HAL_PCD_EP_Open+0xaa>
 800beac:	2302      	movs	r3, #2
 800beae:	e00e      	b.n	800bece <HAL_PCD_EP_Open+0xc8>
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	2201      	movs	r2, #1
 800beb4:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
  USB_ActivateEndpoint(hpcd->Instance , ep);
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	681b      	ldr	r3, [r3, #0]
 800bebc:	68f9      	ldr	r1, [r7, #12]
 800bebe:	4618      	mov	r0, r3
 800bec0:	f002 fffb 	bl	800eeba <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);   
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	2200      	movs	r2, #0
 800bec8:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
  return ret;
 800becc:	7afb      	ldrb	r3, [r7, #11]
}
 800bece:	4618      	mov	r0, r3
 800bed0:	3710      	adds	r7, #16
 800bed2:	46bd      	mov	sp, r7
 800bed4:	bd80      	pop	{r7, pc}

0800bed6 <HAL_PCD_EP_Receive>:
  * @param  pBuf: pointer to the reception buffer   
  * @param  len: amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800bed6:	b580      	push	{r7, lr}
 800bed8:	b086      	sub	sp, #24
 800beda:	af00      	add	r7, sp, #0
 800bedc:	60f8      	str	r0, [r7, #12]
 800bede:	607a      	str	r2, [r7, #4]
 800bee0:	603b      	str	r3, [r7, #0]
 800bee2:	460b      	mov	r3, r1
 800bee4:	72fb      	strb	r3, [r7, #11]
  USB_OTG_EPTypeDef *ep;
  
  ep = &hpcd->OUT_ep[ep_addr & 0x7FU];
 800bee6:	7afb      	ldrb	r3, [r7, #11]
 800bee8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800beec:	4613      	mov	r3, r2
 800beee:	00db      	lsls	r3, r3, #3
 800bef0:	1a9b      	subs	r3, r3, r2
 800bef2:	009b      	lsls	r3, r3, #2
 800bef4:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800bef8:	68fa      	ldr	r2, [r7, #12]
 800befa:	4413      	add	r3, r2
 800befc:	617b      	str	r3, [r7, #20]
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
 800befe:	697b      	ldr	r3, [r7, #20]
 800bf00:	687a      	ldr	r2, [r7, #4]
 800bf02:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800bf04:	697b      	ldr	r3, [r7, #20]
 800bf06:	683a      	ldr	r2, [r7, #0]
 800bf08:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 800bf0a:	697b      	ldr	r3, [r7, #20]
 800bf0c:	2200      	movs	r2, #0
 800bf0e:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 800bf10:	697b      	ldr	r3, [r7, #20]
 800bf12:	2200      	movs	r2, #0
 800bf14:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & 0x7FU;
 800bf16:	7afb      	ldrb	r3, [r7, #11]
 800bf18:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bf1c:	b2da      	uxtb	r2, r3
 800bf1e:	697b      	ldr	r3, [r7, #20]
 800bf20:	701a      	strb	r2, [r3, #0]
  
  if (hpcd->Init.dma_enable == 1U)
 800bf22:	68fb      	ldr	r3, [r7, #12]
 800bf24:	691b      	ldr	r3, [r3, #16]
 800bf26:	2b01      	cmp	r3, #1
 800bf28:	d102      	bne.n	800bf30 <HAL_PCD_EP_Receive+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;  
 800bf2a:	687a      	ldr	r2, [r7, #4]
 800bf2c:	697b      	ldr	r3, [r7, #20]
 800bf2e:	611a      	str	r2, [r3, #16]
  }
  
  __HAL_LOCK(hpcd); 
 800bf30:	68fb      	ldr	r3, [r7, #12]
 800bf32:	f893 33b8 	ldrb.w	r3, [r3, #952]	; 0x3b8
 800bf36:	2b01      	cmp	r3, #1
 800bf38:	d101      	bne.n	800bf3e <HAL_PCD_EP_Receive+0x68>
 800bf3a:	2302      	movs	r3, #2
 800bf3c:	e020      	b.n	800bf80 <HAL_PCD_EP_Receive+0xaa>
 800bf3e:	68fb      	ldr	r3, [r7, #12]
 800bf40:	2201      	movs	r2, #1
 800bf42:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
  
  if ((ep_addr & 0x7FU) == 0U)
 800bf46:	7afb      	ldrb	r3, [r7, #11]
 800bf48:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bf4c:	2b00      	cmp	r3, #0
 800bf4e:	d109      	bne.n	800bf64 <HAL_PCD_EP_Receive+0x8e>
  {
    USB_EP0StartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 800bf50:	68fb      	ldr	r3, [r7, #12]
 800bf52:	6818      	ldr	r0, [r3, #0]
 800bf54:	68fb      	ldr	r3, [r7, #12]
 800bf56:	691b      	ldr	r3, [r3, #16]
 800bf58:	b2db      	uxtb	r3, r3
 800bf5a:	461a      	mov	r2, r3
 800bf5c:	6979      	ldr	r1, [r7, #20]
 800bf5e:	f003 fa5f 	bl	800f420 <USB_EP0StartXfer>
 800bf62:	e008      	b.n	800bf76 <HAL_PCD_EP_Receive+0xa0>
  }
  else
  {
    USB_EPStartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 800bf64:	68fb      	ldr	r3, [r7, #12]
 800bf66:	6818      	ldr	r0, [r3, #0]
 800bf68:	68fb      	ldr	r3, [r7, #12]
 800bf6a:	691b      	ldr	r3, [r3, #16]
 800bf6c:	b2db      	uxtb	r3, r3
 800bf6e:	461a      	mov	r2, r3
 800bf70:	6979      	ldr	r1, [r7, #20]
 800bf72:	f003 f827 	bl	800efc4 <USB_EPStartXfer>
  }
  __HAL_UNLOCK(hpcd); 
 800bf76:	68fb      	ldr	r3, [r7, #12]
 800bf78:	2200      	movs	r2, #0
 800bf7a:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
  
  return HAL_OK;
 800bf7e:	2300      	movs	r3, #0
}
 800bf80:	4618      	mov	r0, r3
 800bf82:	3718      	adds	r7, #24
 800bf84:	46bd      	mov	sp, r7
 800bf86:	bd80      	pop	{r7, pc}

0800bf88 <HAL_PCD_EP_Transmit>:
  * @param  pBuf: pointer to the transmission buffer   
  * @param  len: amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800bf88:	b580      	push	{r7, lr}
 800bf8a:	b086      	sub	sp, #24
 800bf8c:	af00      	add	r7, sp, #0
 800bf8e:	60f8      	str	r0, [r7, #12]
 800bf90:	607a      	str	r2, [r7, #4]
 800bf92:	603b      	str	r3, [r7, #0]
 800bf94:	460b      	mov	r3, r1
 800bf96:	72fb      	strb	r3, [r7, #11]
  USB_OTG_EPTypeDef *ep;
  
  ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 800bf98:	7afb      	ldrb	r3, [r7, #11]
 800bf9a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800bf9e:	4613      	mov	r3, r2
 800bfa0:	00db      	lsls	r3, r3, #3
 800bfa2:	1a9b      	subs	r3, r3, r2
 800bfa4:	009b      	lsls	r3, r3, #2
 800bfa6:	3338      	adds	r3, #56	; 0x38
 800bfa8:	68fa      	ldr	r2, [r7, #12]
 800bfaa:	4413      	add	r3, r2
 800bfac:	617b      	str	r3, [r7, #20]
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
 800bfae:	697b      	ldr	r3, [r7, #20]
 800bfb0:	687a      	ldr	r2, [r7, #4]
 800bfb2:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800bfb4:	697b      	ldr	r3, [r7, #20]
 800bfb6:	683a      	ldr	r2, [r7, #0]
 800bfb8:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 800bfba:	697b      	ldr	r3, [r7, #20]
 800bfbc:	2200      	movs	r2, #0
 800bfbe:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 800bfc0:	697b      	ldr	r3, [r7, #20]
 800bfc2:	2201      	movs	r2, #1
 800bfc4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & 0x7FU;
 800bfc6:	7afb      	ldrb	r3, [r7, #11]
 800bfc8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bfcc:	b2da      	uxtb	r2, r3
 800bfce:	697b      	ldr	r3, [r7, #20]
 800bfd0:	701a      	strb	r2, [r3, #0]
  
  if (hpcd->Init.dma_enable == 1U)
 800bfd2:	68fb      	ldr	r3, [r7, #12]
 800bfd4:	691b      	ldr	r3, [r3, #16]
 800bfd6:	2b01      	cmp	r3, #1
 800bfd8:	d102      	bne.n	800bfe0 <HAL_PCD_EP_Transmit+0x58>
  {
    ep->dma_addr = (uint32_t)pBuf;  
 800bfda:	687a      	ldr	r2, [r7, #4]
 800bfdc:	697b      	ldr	r3, [r7, #20]
 800bfde:	611a      	str	r2, [r3, #16]
  }
  
  __HAL_LOCK(hpcd); 
 800bfe0:	68fb      	ldr	r3, [r7, #12]
 800bfe2:	f893 33b8 	ldrb.w	r3, [r3, #952]	; 0x3b8
 800bfe6:	2b01      	cmp	r3, #1
 800bfe8:	d101      	bne.n	800bfee <HAL_PCD_EP_Transmit+0x66>
 800bfea:	2302      	movs	r3, #2
 800bfec:	e020      	b.n	800c030 <HAL_PCD_EP_Transmit+0xa8>
 800bfee:	68fb      	ldr	r3, [r7, #12]
 800bff0:	2201      	movs	r2, #1
 800bff2:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
  
  if ((ep_addr & 0x7FU) == 0U)
 800bff6:	7afb      	ldrb	r3, [r7, #11]
 800bff8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bffc:	2b00      	cmp	r3, #0
 800bffe:	d109      	bne.n	800c014 <HAL_PCD_EP_Transmit+0x8c>
  {
    USB_EP0StartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 800c000:	68fb      	ldr	r3, [r7, #12]
 800c002:	6818      	ldr	r0, [r3, #0]
 800c004:	68fb      	ldr	r3, [r7, #12]
 800c006:	691b      	ldr	r3, [r3, #16]
 800c008:	b2db      	uxtb	r3, r3
 800c00a:	461a      	mov	r2, r3
 800c00c:	6979      	ldr	r1, [r7, #20]
 800c00e:	f003 fa07 	bl	800f420 <USB_EP0StartXfer>
 800c012:	e008      	b.n	800c026 <HAL_PCD_EP_Transmit+0x9e>
  }
  else
  {
    USB_EPStartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 800c014:	68fb      	ldr	r3, [r7, #12]
 800c016:	6818      	ldr	r0, [r3, #0]
 800c018:	68fb      	ldr	r3, [r7, #12]
 800c01a:	691b      	ldr	r3, [r3, #16]
 800c01c:	b2db      	uxtb	r3, r3
 800c01e:	461a      	mov	r2, r3
 800c020:	6979      	ldr	r1, [r7, #20]
 800c022:	f002 ffcf 	bl	800efc4 <USB_EPStartXfer>
  }
  
  __HAL_UNLOCK(hpcd);
 800c026:	68fb      	ldr	r3, [r7, #12]
 800c028:	2200      	movs	r2, #0
 800c02a:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
     
  return HAL_OK;
 800c02e:	2300      	movs	r3, #0
}
 800c030:	4618      	mov	r0, r3
 800c032:	3718      	adds	r7, #24
 800c034:	46bd      	mov	sp, r7
 800c036:	bd80      	pop	{r7, pc}

0800c038 <HAL_PCD_EP_SetStall>:
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800c038:	b580      	push	{r7, lr}
 800c03a:	b084      	sub	sp, #16
 800c03c:	af00      	add	r7, sp, #0
 800c03e:	6078      	str	r0, [r7, #4]
 800c040:	460b      	mov	r3, r1
 800c042:	70fb      	strb	r3, [r7, #3]
  USB_OTG_EPTypeDef *ep;
  
  if ((0x80U & ep_addr) == 0x80U)
 800c044:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c048:	2b00      	cmp	r3, #0
 800c04a:	da0b      	bge.n	800c064 <HAL_PCD_EP_SetStall+0x2c>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 800c04c:	78fb      	ldrb	r3, [r7, #3]
 800c04e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800c052:	4613      	mov	r3, r2
 800c054:	00db      	lsls	r3, r3, #3
 800c056:	1a9b      	subs	r3, r3, r2
 800c058:	009b      	lsls	r3, r3, #2
 800c05a:	3338      	adds	r3, #56	; 0x38
 800c05c:	687a      	ldr	r2, [r7, #4]
 800c05e:	4413      	add	r3, r2
 800c060:	60fb      	str	r3, [r7, #12]
 800c062:	e009      	b.n	800c078 <HAL_PCD_EP_SetStall+0x40>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800c064:	78fa      	ldrb	r2, [r7, #3]
 800c066:	4613      	mov	r3, r2
 800c068:	00db      	lsls	r3, r3, #3
 800c06a:	1a9b      	subs	r3, r3, r2
 800c06c:	009b      	lsls	r3, r3, #2
 800c06e:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800c072:	687a      	ldr	r2, [r7, #4]
 800c074:	4413      	add	r3, r2
 800c076:	60fb      	str	r3, [r7, #12]
  }
  
  ep->is_stall = 1U;
 800c078:	68fb      	ldr	r3, [r7, #12]
 800c07a:	2201      	movs	r2, #1
 800c07c:	709a      	strb	r2, [r3, #2]
  ep->num   = ep_addr & 0x7FU;
 800c07e:	78fb      	ldrb	r3, [r7, #3]
 800c080:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c084:	b2da      	uxtb	r2, r3
 800c086:	68fb      	ldr	r3, [r7, #12]
 800c088:	701a      	strb	r2, [r3, #0]
  ep->is_in = ((ep_addr & 0x80U) == 0x80U);
 800c08a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c08e:	b2db      	uxtb	r3, r3
 800c090:	09db      	lsrs	r3, r3, #7
 800c092:	b2db      	uxtb	r3, r3
 800c094:	461a      	mov	r2, r3
 800c096:	68fb      	ldr	r3, [r7, #12]
 800c098:	705a      	strb	r2, [r3, #1]
  
  
  __HAL_LOCK(hpcd); 
 800c09a:	687b      	ldr	r3, [r7, #4]
 800c09c:	f893 33b8 	ldrb.w	r3, [r3, #952]	; 0x3b8
 800c0a0:	2b01      	cmp	r3, #1
 800c0a2:	d101      	bne.n	800c0a8 <HAL_PCD_EP_SetStall+0x70>
 800c0a4:	2302      	movs	r3, #2
 800c0a6:	e01e      	b.n	800c0e6 <HAL_PCD_EP_SetStall+0xae>
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	2201      	movs	r2, #1
 800c0ac:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
  USB_EPSetStall(hpcd->Instance , ep);
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	681b      	ldr	r3, [r3, #0]
 800c0b4:	68f9      	ldr	r1, [r7, #12]
 800c0b6:	4618      	mov	r0, r3
 800c0b8:	f003 fb5e 	bl	800f778 <USB_EPSetStall>
  if((ep_addr & 0x7FU) == 0U)
 800c0bc:	78fb      	ldrb	r3, [r7, #3]
 800c0be:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c0c2:	2b00      	cmp	r3, #0
 800c0c4:	d10a      	bne.n	800c0dc <HAL_PCD_EP_SetStall+0xa4>
  {
    USB_EP0_OutStart(hpcd->Instance, hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800c0c6:	687b      	ldr	r3, [r7, #4]
 800c0c8:	6818      	ldr	r0, [r3, #0]
 800c0ca:	687b      	ldr	r3, [r7, #4]
 800c0cc:	691b      	ldr	r3, [r3, #16]
 800c0ce:	b2d9      	uxtb	r1, r3
 800c0d0:	687b      	ldr	r3, [r7, #4]
 800c0d2:	f503 736f 	add.w	r3, r3, #956	; 0x3bc
 800c0d6:	461a      	mov	r2, r3
 800c0d8:	f003 fd14 	bl	800fb04 <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd); 
 800c0dc:	687b      	ldr	r3, [r7, #4]
 800c0de:	2200      	movs	r2, #0
 800c0e0:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
  
  return HAL_OK;
 800c0e4:	2300      	movs	r3, #0
}
 800c0e6:	4618      	mov	r0, r3
 800c0e8:	3710      	adds	r7, #16
 800c0ea:	46bd      	mov	sp, r7
 800c0ec:	bd80      	pop	{r7, pc}

0800c0ee <HAL_PCD_EP_ClrStall>:
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800c0ee:	b580      	push	{r7, lr}
 800c0f0:	b084      	sub	sp, #16
 800c0f2:	af00      	add	r7, sp, #0
 800c0f4:	6078      	str	r0, [r7, #4]
 800c0f6:	460b      	mov	r3, r1
 800c0f8:	70fb      	strb	r3, [r7, #3]
  USB_OTG_EPTypeDef *ep;
  
  if ((0x80U & ep_addr) == 0x80U)
 800c0fa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c0fe:	2b00      	cmp	r3, #0
 800c100:	da0b      	bge.n	800c11a <HAL_PCD_EP_ClrStall+0x2c>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 800c102:	78fb      	ldrb	r3, [r7, #3]
 800c104:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800c108:	4613      	mov	r3, r2
 800c10a:	00db      	lsls	r3, r3, #3
 800c10c:	1a9b      	subs	r3, r3, r2
 800c10e:	009b      	lsls	r3, r3, #2
 800c110:	3338      	adds	r3, #56	; 0x38
 800c112:	687a      	ldr	r2, [r7, #4]
 800c114:	4413      	add	r3, r2
 800c116:	60fb      	str	r3, [r7, #12]
 800c118:	e009      	b.n	800c12e <HAL_PCD_EP_ClrStall+0x40>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800c11a:	78fa      	ldrb	r2, [r7, #3]
 800c11c:	4613      	mov	r3, r2
 800c11e:	00db      	lsls	r3, r3, #3
 800c120:	1a9b      	subs	r3, r3, r2
 800c122:	009b      	lsls	r3, r3, #2
 800c124:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800c128:	687a      	ldr	r2, [r7, #4]
 800c12a:	4413      	add	r3, r2
 800c12c:	60fb      	str	r3, [r7, #12]
  }
  
  ep->is_stall = 0U;
 800c12e:	68fb      	ldr	r3, [r7, #12]
 800c130:	2200      	movs	r2, #0
 800c132:	709a      	strb	r2, [r3, #2]
  ep->num   = ep_addr & 0x7FU;
 800c134:	78fb      	ldrb	r3, [r7, #3]
 800c136:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c13a:	b2da      	uxtb	r2, r3
 800c13c:	68fb      	ldr	r3, [r7, #12]
 800c13e:	701a      	strb	r2, [r3, #0]
  ep->is_in = ((ep_addr & 0x80U) == 0x80U);
 800c140:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c144:	b2db      	uxtb	r3, r3
 800c146:	09db      	lsrs	r3, r3, #7
 800c148:	b2db      	uxtb	r3, r3
 800c14a:	461a      	mov	r2, r3
 800c14c:	68fb      	ldr	r3, [r7, #12]
 800c14e:	705a      	strb	r2, [r3, #1]
  
  __HAL_LOCK(hpcd); 
 800c150:	687b      	ldr	r3, [r7, #4]
 800c152:	f893 33b8 	ldrb.w	r3, [r3, #952]	; 0x3b8
 800c156:	2b01      	cmp	r3, #1
 800c158:	d101      	bne.n	800c15e <HAL_PCD_EP_ClrStall+0x70>
 800c15a:	2302      	movs	r3, #2
 800c15c:	e00e      	b.n	800c17c <HAL_PCD_EP_ClrStall+0x8e>
 800c15e:	687b      	ldr	r3, [r7, #4]
 800c160:	2201      	movs	r2, #1
 800c162:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
  USB_EPClearStall(hpcd->Instance , ep);
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	681b      	ldr	r3, [r3, #0]
 800c16a:	68f9      	ldr	r1, [r7, #12]
 800c16c:	4618      	mov	r0, r3
 800c16e:	f003 fb70 	bl	800f852 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd); 
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	2200      	movs	r2, #0
 800c176:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
    
  return HAL_OK;
 800c17a:	2300      	movs	r3, #0
}
 800c17c:	4618      	mov	r0, r3
 800c17e:	3710      	adds	r7, #16
 800c180:	46bd      	mov	sp, r7
 800c182:	bd80      	pop	{r7, pc}

0800c184 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd: PCD handle
  * @param  epnum : endpoint number   
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800c184:	b580      	push	{r7, lr}
 800c186:	b08a      	sub	sp, #40	; 0x28
 800c188:	af02      	add	r7, sp, #8
 800c18a:	6078      	str	r0, [r7, #4]
 800c18c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;  
 800c18e:	687b      	ldr	r3, [r7, #4]
 800c190:	681b      	ldr	r3, [r3, #0]
 800c192:	617b      	str	r3, [r7, #20]
  USB_OTG_EPTypeDef *ep;
  int32_t len = 0U;
 800c194:	2300      	movs	r3, #0
 800c196:	61fb      	str	r3, [r7, #28]
  uint32_t len32b;
  uint32_t fifoemptymsk = 0U;
 800c198:	2300      	movs	r3, #0
 800c19a:	613b      	str	r3, [r7, #16]

  ep = &hpcd->IN_ep[epnum];
 800c19c:	683a      	ldr	r2, [r7, #0]
 800c19e:	4613      	mov	r3, r2
 800c1a0:	00db      	lsls	r3, r3, #3
 800c1a2:	1a9b      	subs	r3, r3, r2
 800c1a4:	009b      	lsls	r3, r3, #2
 800c1a6:	3338      	adds	r3, #56	; 0x38
 800c1a8:	687a      	ldr	r2, [r7, #4]
 800c1aa:	4413      	add	r3, r2
 800c1ac:	60fb      	str	r3, [r7, #12]
  len = ep->xfer_len - ep->xfer_count;
 800c1ae:	68fb      	ldr	r3, [r7, #12]
 800c1b0:	695a      	ldr	r2, [r3, #20]
 800c1b2:	68fb      	ldr	r3, [r7, #12]
 800c1b4:	699b      	ldr	r3, [r3, #24]
 800c1b6:	1ad3      	subs	r3, r2, r3
 800c1b8:	61fb      	str	r3, [r7, #28]
  
  if (len > ep->maxpacket)
 800c1ba:	68fb      	ldr	r3, [r7, #12]
 800c1bc:	689a      	ldr	r2, [r3, #8]
 800c1be:	69fb      	ldr	r3, [r7, #28]
 800c1c0:	429a      	cmp	r2, r3
 800c1c2:	d202      	bcs.n	800c1ca <PCD_WriteEmptyTxFifo+0x46>
  {
    len = ep->maxpacket;
 800c1c4:	68fb      	ldr	r3, [r7, #12]
 800c1c6:	689b      	ldr	r3, [r3, #8]
 800c1c8:	61fb      	str	r3, [r7, #28]
  }
  
  
  len32b = (len + 3U) / 4U;
 800c1ca:	69fb      	ldr	r3, [r7, #28]
 800c1cc:	3303      	adds	r3, #3
 800c1ce:	089b      	lsrs	r3, r3, #2
 800c1d0:	61bb      	str	r3, [r7, #24]
 
  while  ( (USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) > len32b &&
 800c1d2:	e02b      	b.n	800c22c <PCD_WriteEmptyTxFifo+0xa8>
          ep->xfer_count < ep->xfer_len &&
            ep->xfer_len != 0U)
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800c1d4:	68fb      	ldr	r3, [r7, #12]
 800c1d6:	695a      	ldr	r2, [r3, #20]
 800c1d8:	68fb      	ldr	r3, [r7, #12]
 800c1da:	699b      	ldr	r3, [r3, #24]
 800c1dc:	1ad3      	subs	r3, r2, r3
 800c1de:	61fb      	str	r3, [r7, #28]
    
    if (len > ep->maxpacket)
 800c1e0:	68fb      	ldr	r3, [r7, #12]
 800c1e2:	689a      	ldr	r2, [r3, #8]
 800c1e4:	69fb      	ldr	r3, [r7, #28]
 800c1e6:	429a      	cmp	r2, r3
 800c1e8:	d202      	bcs.n	800c1f0 <PCD_WriteEmptyTxFifo+0x6c>
    {
      len = ep->maxpacket;
 800c1ea:	68fb      	ldr	r3, [r7, #12]
 800c1ec:	689b      	ldr	r3, [r3, #8]
 800c1ee:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800c1f0:	69fb      	ldr	r3, [r7, #28]
 800c1f2:	3303      	adds	r3, #3
 800c1f4:	089b      	lsrs	r3, r3, #2
 800c1f6:	61bb      	str	r3, [r7, #24]
    
    USB_WritePacket(USBx, ep->xfer_buff, epnum, len, hpcd->Init.dma_enable); 
 800c1f8:	68fb      	ldr	r3, [r7, #12]
 800c1fa:	68d9      	ldr	r1, [r3, #12]
 800c1fc:	683b      	ldr	r3, [r7, #0]
 800c1fe:	b2da      	uxtb	r2, r3
 800c200:	69fb      	ldr	r3, [r7, #28]
 800c202:	b298      	uxth	r0, r3
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	691b      	ldr	r3, [r3, #16]
 800c208:	b2db      	uxtb	r3, r3
 800c20a:	9300      	str	r3, [sp, #0]
 800c20c:	4603      	mov	r3, r0
 800c20e:	6978      	ldr	r0, [r7, #20]
 800c210:	f003 fa56 	bl	800f6c0 <USB_WritePacket>
    
    ep->xfer_buff  += len;
 800c214:	68fb      	ldr	r3, [r7, #12]
 800c216:	68da      	ldr	r2, [r3, #12]
 800c218:	69fb      	ldr	r3, [r7, #28]
 800c21a:	441a      	add	r2, r3
 800c21c:	68fb      	ldr	r3, [r7, #12]
 800c21e:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800c220:	68fb      	ldr	r3, [r7, #12]
 800c222:	699a      	ldr	r2, [r3, #24]
 800c224:	69fb      	ldr	r3, [r7, #28]
 800c226:	441a      	add	r2, r3
 800c228:	68fb      	ldr	r3, [r7, #12]
 800c22a:	619a      	str	r2, [r3, #24]
  while  ( (USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) > len32b &&
 800c22c:	683b      	ldr	r3, [r7, #0]
 800c22e:	015a      	lsls	r2, r3, #5
 800c230:	697b      	ldr	r3, [r7, #20]
 800c232:	4413      	add	r3, r2
 800c234:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c238:	699b      	ldr	r3, [r3, #24]
 800c23a:	b29b      	uxth	r3, r3
 800c23c:	69ba      	ldr	r2, [r7, #24]
 800c23e:	429a      	cmp	r2, r3
 800c240:	d209      	bcs.n	800c256 <PCD_WriteEmptyTxFifo+0xd2>
          ep->xfer_count < ep->xfer_len &&
 800c242:	68fb      	ldr	r3, [r7, #12]
 800c244:	699a      	ldr	r2, [r3, #24]
 800c246:	68fb      	ldr	r3, [r7, #12]
 800c248:	695b      	ldr	r3, [r3, #20]
  while  ( (USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) > len32b &&
 800c24a:	429a      	cmp	r2, r3
 800c24c:	d203      	bcs.n	800c256 <PCD_WriteEmptyTxFifo+0xd2>
            ep->xfer_len != 0U)
 800c24e:	68fb      	ldr	r3, [r7, #12]
 800c250:	695b      	ldr	r3, [r3, #20]
          ep->xfer_count < ep->xfer_len &&
 800c252:	2b00      	cmp	r3, #0
 800c254:	d1be      	bne.n	800c1d4 <PCD_WriteEmptyTxFifo+0x50>
  }
  
  if(len <= 0U)
 800c256:	69fb      	ldr	r3, [r7, #28]
 800c258:	2b00      	cmp	r3, #0
 800c25a:	d10f      	bne.n	800c27c <PCD_WriteEmptyTxFifo+0xf8>
  {
    fifoemptymsk = 0x1U << epnum;
 800c25c:	2201      	movs	r2, #1
 800c25e:	683b      	ldr	r3, [r7, #0]
 800c260:	fa02 f303 	lsl.w	r3, r2, r3
 800c264:	613b      	str	r3, [r7, #16]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800c266:	697b      	ldr	r3, [r7, #20]
 800c268:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c26c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c26e:	693b      	ldr	r3, [r7, #16]
 800c270:	43db      	mvns	r3, r3
 800c272:	6979      	ldr	r1, [r7, #20]
 800c274:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c278:	4013      	ands	r3, r2
 800c27a:	634b      	str	r3, [r1, #52]	; 0x34
    
  }
  
  return HAL_OK;  
 800c27c:	2300      	movs	r3, #0
}
 800c27e:	4618      	mov	r0, r3
 800c280:	3720      	adds	r7, #32
 800c282:	46bd      	mov	sp, r7
 800c284:	bd80      	pop	{r7, pc}
	...

0800c288 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800c288:	b580      	push	{r7, lr}
 800c28a:	b08e      	sub	sp, #56	; 0x38
 800c28c:	af00      	add	r7, sp, #0
 800c28e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;  
 800c290:	2300      	movs	r3, #0
 800c292:	637b      	str	r3, [r7, #52]	; 0x34
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800c294:	687b      	ldr	r3, [r7, #4]
 800c296:	681b      	ldr	r3, [r3, #0]
 800c298:	f003 0301 	and.w	r3, r3, #1
 800c29c:	2b00      	cmp	r3, #0
 800c29e:	d075      	beq.n	800c38c <HAL_RCC_OscConfig+0x104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800c2a0:	4ba4      	ldr	r3, [pc, #656]	; (800c534 <HAL_RCC_OscConfig+0x2ac>)
 800c2a2:	689b      	ldr	r3, [r3, #8]
 800c2a4:	f003 030c 	and.w	r3, r3, #12
 800c2a8:	2b04      	cmp	r3, #4
 800c2aa:	d00c      	beq.n	800c2c6 <HAL_RCC_OscConfig+0x3e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800c2ac:	4ba1      	ldr	r3, [pc, #644]	; (800c534 <HAL_RCC_OscConfig+0x2ac>)
 800c2ae:	689b      	ldr	r3, [r3, #8]
 800c2b0:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800c2b4:	2b08      	cmp	r3, #8
 800c2b6:	d112      	bne.n	800c2de <HAL_RCC_OscConfig+0x56>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800c2b8:	4b9e      	ldr	r3, [pc, #632]	; (800c534 <HAL_RCC_OscConfig+0x2ac>)
 800c2ba:	685b      	ldr	r3, [r3, #4]
 800c2bc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c2c0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800c2c4:	d10b      	bne.n	800c2de <HAL_RCC_OscConfig+0x56>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800c2c6:	4b9b      	ldr	r3, [pc, #620]	; (800c534 <HAL_RCC_OscConfig+0x2ac>)
 800c2c8:	681b      	ldr	r3, [r3, #0]
 800c2ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c2ce:	2b00      	cmp	r3, #0
 800c2d0:	d05b      	beq.n	800c38a <HAL_RCC_OscConfig+0x102>
 800c2d2:	687b      	ldr	r3, [r7, #4]
 800c2d4:	685b      	ldr	r3, [r3, #4]
 800c2d6:	2b00      	cmp	r3, #0
 800c2d8:	d157      	bne.n	800c38a <HAL_RCC_OscConfig+0x102>
      {
        return HAL_ERROR;
 800c2da:	2301      	movs	r3, #1
 800c2dc:	e224      	b.n	800c728 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800c2de:	687b      	ldr	r3, [r7, #4]
 800c2e0:	685b      	ldr	r3, [r3, #4]
 800c2e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c2e6:	d106      	bne.n	800c2f6 <HAL_RCC_OscConfig+0x6e>
 800c2e8:	4b92      	ldr	r3, [pc, #584]	; (800c534 <HAL_RCC_OscConfig+0x2ac>)
 800c2ea:	681b      	ldr	r3, [r3, #0]
 800c2ec:	4a91      	ldr	r2, [pc, #580]	; (800c534 <HAL_RCC_OscConfig+0x2ac>)
 800c2ee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c2f2:	6013      	str	r3, [r2, #0]
 800c2f4:	e01d      	b.n	800c332 <HAL_RCC_OscConfig+0xaa>
 800c2f6:	687b      	ldr	r3, [r7, #4]
 800c2f8:	685b      	ldr	r3, [r3, #4]
 800c2fa:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800c2fe:	d10c      	bne.n	800c31a <HAL_RCC_OscConfig+0x92>
 800c300:	4b8c      	ldr	r3, [pc, #560]	; (800c534 <HAL_RCC_OscConfig+0x2ac>)
 800c302:	681b      	ldr	r3, [r3, #0]
 800c304:	4a8b      	ldr	r2, [pc, #556]	; (800c534 <HAL_RCC_OscConfig+0x2ac>)
 800c306:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800c30a:	6013      	str	r3, [r2, #0]
 800c30c:	4b89      	ldr	r3, [pc, #548]	; (800c534 <HAL_RCC_OscConfig+0x2ac>)
 800c30e:	681b      	ldr	r3, [r3, #0]
 800c310:	4a88      	ldr	r2, [pc, #544]	; (800c534 <HAL_RCC_OscConfig+0x2ac>)
 800c312:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c316:	6013      	str	r3, [r2, #0]
 800c318:	e00b      	b.n	800c332 <HAL_RCC_OscConfig+0xaa>
 800c31a:	4b86      	ldr	r3, [pc, #536]	; (800c534 <HAL_RCC_OscConfig+0x2ac>)
 800c31c:	681b      	ldr	r3, [r3, #0]
 800c31e:	4a85      	ldr	r2, [pc, #532]	; (800c534 <HAL_RCC_OscConfig+0x2ac>)
 800c320:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800c324:	6013      	str	r3, [r2, #0]
 800c326:	4b83      	ldr	r3, [pc, #524]	; (800c534 <HAL_RCC_OscConfig+0x2ac>)
 800c328:	681b      	ldr	r3, [r3, #0]
 800c32a:	4a82      	ldr	r2, [pc, #520]	; (800c534 <HAL_RCC_OscConfig+0x2ac>)
 800c32c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800c330:	6013      	str	r3, [r2, #0]
      
      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800c332:	687b      	ldr	r3, [r7, #4]
 800c334:	685b      	ldr	r3, [r3, #4]
 800c336:	2b00      	cmp	r3, #0
 800c338:	d013      	beq.n	800c362 <HAL_RCC_OscConfig+0xda>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c33a:	f7fe fb1b 	bl	800a974 <HAL_GetTick>
 800c33e:	6378      	str	r0, [r7, #52]	; 0x34
      
        /* Wait till HSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800c340:	e008      	b.n	800c354 <HAL_RCC_OscConfig+0xcc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800c342:	f7fe fb17 	bl	800a974 <HAL_GetTick>
 800c346:	4602      	mov	r2, r0
 800c348:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c34a:	1ad3      	subs	r3, r2, r3
 800c34c:	2b64      	cmp	r3, #100	; 0x64
 800c34e:	d901      	bls.n	800c354 <HAL_RCC_OscConfig+0xcc>
          {
            return HAL_TIMEOUT;
 800c350:	2303      	movs	r3, #3
 800c352:	e1e9      	b.n	800c728 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800c354:	4b77      	ldr	r3, [pc, #476]	; (800c534 <HAL_RCC_OscConfig+0x2ac>)
 800c356:	681b      	ldr	r3, [r3, #0]
 800c358:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c35c:	2b00      	cmp	r3, #0
 800c35e:	d0f0      	beq.n	800c342 <HAL_RCC_OscConfig+0xba>
 800c360:	e014      	b.n	800c38c <HAL_RCC_OscConfig+0x104>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c362:	f7fe fb07 	bl	800a974 <HAL_GetTick>
 800c366:	6378      	str	r0, [r7, #52]	; 0x34

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800c368:	e008      	b.n	800c37c <HAL_RCC_OscConfig+0xf4>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800c36a:	f7fe fb03 	bl	800a974 <HAL_GetTick>
 800c36e:	4602      	mov	r2, r0
 800c370:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c372:	1ad3      	subs	r3, r2, r3
 800c374:	2b64      	cmp	r3, #100	; 0x64
 800c376:	d901      	bls.n	800c37c <HAL_RCC_OscConfig+0xf4>
          {
            return HAL_TIMEOUT;
 800c378:	2303      	movs	r3, #3
 800c37a:	e1d5      	b.n	800c728 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800c37c:	4b6d      	ldr	r3, [pc, #436]	; (800c534 <HAL_RCC_OscConfig+0x2ac>)
 800c37e:	681b      	ldr	r3, [r3, #0]
 800c380:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c384:	2b00      	cmp	r3, #0
 800c386:	d1f0      	bne.n	800c36a <HAL_RCC_OscConfig+0xe2>
 800c388:	e000      	b.n	800c38c <HAL_RCC_OscConfig+0x104>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800c38a:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800c38c:	687b      	ldr	r3, [r7, #4]
 800c38e:	681b      	ldr	r3, [r3, #0]
 800c390:	f003 0302 	and.w	r3, r3, #2
 800c394:	2b00      	cmp	r3, #0
 800c396:	d077      	beq.n	800c488 <HAL_RCC_OscConfig+0x200>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800c398:	4b66      	ldr	r3, [pc, #408]	; (800c534 <HAL_RCC_OscConfig+0x2ac>)
 800c39a:	689b      	ldr	r3, [r3, #8]
 800c39c:	f003 030c 	and.w	r3, r3, #12
 800c3a0:	2b00      	cmp	r3, #0
 800c3a2:	d00b      	beq.n	800c3bc <HAL_RCC_OscConfig+0x134>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800c3a4:	4b63      	ldr	r3, [pc, #396]	; (800c534 <HAL_RCC_OscConfig+0x2ac>)
 800c3a6:	689b      	ldr	r3, [r3, #8]
 800c3a8:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800c3ac:	2b08      	cmp	r3, #8
 800c3ae:	d126      	bne.n	800c3fe <HAL_RCC_OscConfig+0x176>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800c3b0:	4b60      	ldr	r3, [pc, #384]	; (800c534 <HAL_RCC_OscConfig+0x2ac>)
 800c3b2:	685b      	ldr	r3, [r3, #4]
 800c3b4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c3b8:	2b00      	cmp	r3, #0
 800c3ba:	d120      	bne.n	800c3fe <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800c3bc:	4b5d      	ldr	r3, [pc, #372]	; (800c534 <HAL_RCC_OscConfig+0x2ac>)
 800c3be:	681b      	ldr	r3, [r3, #0]
 800c3c0:	f003 0302 	and.w	r3, r3, #2
 800c3c4:	2b00      	cmp	r3, #0
 800c3c6:	d005      	beq.n	800c3d4 <HAL_RCC_OscConfig+0x14c>
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	68db      	ldr	r3, [r3, #12]
 800c3cc:	2b01      	cmp	r3, #1
 800c3ce:	d001      	beq.n	800c3d4 <HAL_RCC_OscConfig+0x14c>
      {
        return HAL_ERROR;
 800c3d0:	2301      	movs	r3, #1
 800c3d2:	e1a9      	b.n	800c728 <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800c3d4:	4b57      	ldr	r3, [pc, #348]	; (800c534 <HAL_RCC_OscConfig+0x2ac>)
 800c3d6:	681b      	ldr	r3, [r3, #0]
 800c3d8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	6919      	ldr	r1, [r3, #16]
 800c3e0:	23f8      	movs	r3, #248	; 0xf8
 800c3e2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c3e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3e6:	fa93 f3a3 	rbit	r3, r3
 800c3ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 800c3ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c3ee:	fab3 f383 	clz	r3, r3
 800c3f2:	fa01 f303 	lsl.w	r3, r1, r3
 800c3f6:	494f      	ldr	r1, [pc, #316]	; (800c534 <HAL_RCC_OscConfig+0x2ac>)
 800c3f8:	4313      	orrs	r3, r2
 800c3fa:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800c3fc:	e044      	b.n	800c488 <HAL_RCC_OscConfig+0x200>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800c3fe:	687b      	ldr	r3, [r7, #4]
 800c400:	68db      	ldr	r3, [r3, #12]
 800c402:	2b00      	cmp	r3, #0
 800c404:	d02a      	beq.n	800c45c <HAL_RCC_OscConfig+0x1d4>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800c406:	4b4c      	ldr	r3, [pc, #304]	; (800c538 <HAL_RCC_OscConfig+0x2b0>)
 800c408:	2201      	movs	r2, #1
 800c40a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c40c:	f7fe fab2 	bl	800a974 <HAL_GetTick>
 800c410:	6378      	str	r0, [r7, #52]	; 0x34

        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800c412:	e008      	b.n	800c426 <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800c414:	f7fe faae 	bl	800a974 <HAL_GetTick>
 800c418:	4602      	mov	r2, r0
 800c41a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c41c:	1ad3      	subs	r3, r2, r3
 800c41e:	2b02      	cmp	r3, #2
 800c420:	d901      	bls.n	800c426 <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800c422:	2303      	movs	r3, #3
 800c424:	e180      	b.n	800c728 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800c426:	4b43      	ldr	r3, [pc, #268]	; (800c534 <HAL_RCC_OscConfig+0x2ac>)
 800c428:	681b      	ldr	r3, [r3, #0]
 800c42a:	f003 0302 	and.w	r3, r3, #2
 800c42e:	2b00      	cmp	r3, #0
 800c430:	d0f0      	beq.n	800c414 <HAL_RCC_OscConfig+0x18c>
          }       
        } 
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800c432:	4b40      	ldr	r3, [pc, #256]	; (800c534 <HAL_RCC_OscConfig+0x2ac>)
 800c434:	681b      	ldr	r3, [r3, #0]
 800c436:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800c43a:	687b      	ldr	r3, [r7, #4]
 800c43c:	6919      	ldr	r1, [r3, #16]
 800c43e:	23f8      	movs	r3, #248	; 0xf8
 800c440:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c442:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c444:	fa93 f3a3 	rbit	r3, r3
 800c448:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800c44a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c44c:	fab3 f383 	clz	r3, r3
 800c450:	fa01 f303 	lsl.w	r3, r1, r3
 800c454:	4937      	ldr	r1, [pc, #220]	; (800c534 <HAL_RCC_OscConfig+0x2ac>)
 800c456:	4313      	orrs	r3, r2
 800c458:	600b      	str	r3, [r1, #0]
 800c45a:	e015      	b.n	800c488 <HAL_RCC_OscConfig+0x200>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800c45c:	4b36      	ldr	r3, [pc, #216]	; (800c538 <HAL_RCC_OscConfig+0x2b0>)
 800c45e:	2200      	movs	r2, #0
 800c460:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c462:	f7fe fa87 	bl	800a974 <HAL_GetTick>
 800c466:	6378      	str	r0, [r7, #52]	; 0x34
      
        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800c468:	e008      	b.n	800c47c <HAL_RCC_OscConfig+0x1f4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800c46a:	f7fe fa83 	bl	800a974 <HAL_GetTick>
 800c46e:	4602      	mov	r2, r0
 800c470:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c472:	1ad3      	subs	r3, r2, r3
 800c474:	2b02      	cmp	r3, #2
 800c476:	d901      	bls.n	800c47c <HAL_RCC_OscConfig+0x1f4>
          {
            return HAL_TIMEOUT;
 800c478:	2303      	movs	r3, #3
 800c47a:	e155      	b.n	800c728 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800c47c:	4b2d      	ldr	r3, [pc, #180]	; (800c534 <HAL_RCC_OscConfig+0x2ac>)
 800c47e:	681b      	ldr	r3, [r3, #0]
 800c480:	f003 0302 	and.w	r3, r3, #2
 800c484:	2b00      	cmp	r3, #0
 800c486:	d1f0      	bne.n	800c46a <HAL_RCC_OscConfig+0x1e2>
        } 
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800c488:	687b      	ldr	r3, [r7, #4]
 800c48a:	681b      	ldr	r3, [r3, #0]
 800c48c:	f003 0308 	and.w	r3, r3, #8
 800c490:	2b00      	cmp	r3, #0
 800c492:	d030      	beq.n	800c4f6 <HAL_RCC_OscConfig+0x26e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800c494:	687b      	ldr	r3, [r7, #4]
 800c496:	695b      	ldr	r3, [r3, #20]
 800c498:	2b00      	cmp	r3, #0
 800c49a:	d016      	beq.n	800c4ca <HAL_RCC_OscConfig+0x242>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800c49c:	4b27      	ldr	r3, [pc, #156]	; (800c53c <HAL_RCC_OscConfig+0x2b4>)
 800c49e:	2201      	movs	r2, #1
 800c4a0:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c4a2:	f7fe fa67 	bl	800a974 <HAL_GetTick>
 800c4a6:	6378      	str	r0, [r7, #52]	; 0x34
      
      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800c4a8:	e008      	b.n	800c4bc <HAL_RCC_OscConfig+0x234>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800c4aa:	f7fe fa63 	bl	800a974 <HAL_GetTick>
 800c4ae:	4602      	mov	r2, r0
 800c4b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c4b2:	1ad3      	subs	r3, r2, r3
 800c4b4:	2b02      	cmp	r3, #2
 800c4b6:	d901      	bls.n	800c4bc <HAL_RCC_OscConfig+0x234>
        {
          return HAL_TIMEOUT;
 800c4b8:	2303      	movs	r3, #3
 800c4ba:	e135      	b.n	800c728 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800c4bc:	4b1d      	ldr	r3, [pc, #116]	; (800c534 <HAL_RCC_OscConfig+0x2ac>)
 800c4be:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c4c0:	f003 0302 	and.w	r3, r3, #2
 800c4c4:	2b00      	cmp	r3, #0
 800c4c6:	d0f0      	beq.n	800c4aa <HAL_RCC_OscConfig+0x222>
 800c4c8:	e015      	b.n	800c4f6 <HAL_RCC_OscConfig+0x26e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800c4ca:	4b1c      	ldr	r3, [pc, #112]	; (800c53c <HAL_RCC_OscConfig+0x2b4>)
 800c4cc:	2200      	movs	r2, #0
 800c4ce:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c4d0:	f7fe fa50 	bl	800a974 <HAL_GetTick>
 800c4d4:	6378      	str	r0, [r7, #52]	; 0x34
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800c4d6:	e008      	b.n	800c4ea <HAL_RCC_OscConfig+0x262>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800c4d8:	f7fe fa4c 	bl	800a974 <HAL_GetTick>
 800c4dc:	4602      	mov	r2, r0
 800c4de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c4e0:	1ad3      	subs	r3, r2, r3
 800c4e2:	2b02      	cmp	r3, #2
 800c4e4:	d901      	bls.n	800c4ea <HAL_RCC_OscConfig+0x262>
        {
          return HAL_TIMEOUT;
 800c4e6:	2303      	movs	r3, #3
 800c4e8:	e11e      	b.n	800c728 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800c4ea:	4b12      	ldr	r3, [pc, #72]	; (800c534 <HAL_RCC_OscConfig+0x2ac>)
 800c4ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c4ee:	f003 0302 	and.w	r3, r3, #2
 800c4f2:	2b00      	cmp	r3, #0
 800c4f4:	d1f0      	bne.n	800c4d8 <HAL_RCC_OscConfig+0x250>
        }       
      } 
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800c4f6:	687b      	ldr	r3, [r7, #4]
 800c4f8:	681b      	ldr	r3, [r3, #0]
 800c4fa:	f003 0304 	and.w	r3, r3, #4
 800c4fe:	2b00      	cmp	r3, #0
 800c500:	f000 8086 	beq.w	800c610 <HAL_RCC_OscConfig+0x388>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800c504:	2300      	movs	r3, #0
 800c506:	60bb      	str	r3, [r7, #8]
 800c508:	4b0a      	ldr	r3, [pc, #40]	; (800c534 <HAL_RCC_OscConfig+0x2ac>)
 800c50a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c50c:	4a09      	ldr	r2, [pc, #36]	; (800c534 <HAL_RCC_OscConfig+0x2ac>)
 800c50e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c512:	6413      	str	r3, [r2, #64]	; 0x40
 800c514:	4b07      	ldr	r3, [pc, #28]	; (800c534 <HAL_RCC_OscConfig+0x2ac>)
 800c516:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c518:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c51c:	60bb      	str	r3, [r7, #8]
 800c51e:	68bb      	ldr	r3, [r7, #8]
    
    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800c520:	4b07      	ldr	r3, [pc, #28]	; (800c540 <HAL_RCC_OscConfig+0x2b8>)
 800c522:	681b      	ldr	r3, [r3, #0]
 800c524:	4a06      	ldr	r2, [pc, #24]	; (800c540 <HAL_RCC_OscConfig+0x2b8>)
 800c526:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c52a:	6013      	str	r3, [r2, #0]
    
    /* Wait for Backup domain Write protection enable */
    tickstart = HAL_GetTick();
 800c52c:	f7fe fa22 	bl	800a974 <HAL_GetTick>
 800c530:	6378      	str	r0, [r7, #52]	; 0x34
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800c532:	e010      	b.n	800c556 <HAL_RCC_OscConfig+0x2ce>
 800c534:	40023800 	.word	0x40023800
 800c538:	42470000 	.word	0x42470000
 800c53c:	42470e80 	.word	0x42470e80
 800c540:	40007000 	.word	0x40007000
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800c544:	f7fe fa16 	bl	800a974 <HAL_GetTick>
 800c548:	4602      	mov	r2, r0
 800c54a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c54c:	1ad3      	subs	r3, r2, r3
 800c54e:	2b02      	cmp	r3, #2
 800c550:	d901      	bls.n	800c556 <HAL_RCC_OscConfig+0x2ce>
      {
        return HAL_TIMEOUT;
 800c552:	2303      	movs	r3, #3
 800c554:	e0e8      	b.n	800c728 <HAL_RCC_OscConfig+0x4a0>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800c556:	4b76      	ldr	r3, [pc, #472]	; (800c730 <HAL_RCC_OscConfig+0x4a8>)
 800c558:	681b      	ldr	r3, [r3, #0]
 800c55a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c55e:	2b00      	cmp	r3, #0
 800c560:	d0f0      	beq.n	800c544 <HAL_RCC_OscConfig+0x2bc>
      }      
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	689b      	ldr	r3, [r3, #8]
 800c566:	2b01      	cmp	r3, #1
 800c568:	d106      	bne.n	800c578 <HAL_RCC_OscConfig+0x2f0>
 800c56a:	4b72      	ldr	r3, [pc, #456]	; (800c734 <HAL_RCC_OscConfig+0x4ac>)
 800c56c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c56e:	4a71      	ldr	r2, [pc, #452]	; (800c734 <HAL_RCC_OscConfig+0x4ac>)
 800c570:	f043 0301 	orr.w	r3, r3, #1
 800c574:	6713      	str	r3, [r2, #112]	; 0x70
 800c576:	e01c      	b.n	800c5b2 <HAL_RCC_OscConfig+0x32a>
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	689b      	ldr	r3, [r3, #8]
 800c57c:	2b05      	cmp	r3, #5
 800c57e:	d10c      	bne.n	800c59a <HAL_RCC_OscConfig+0x312>
 800c580:	4b6c      	ldr	r3, [pc, #432]	; (800c734 <HAL_RCC_OscConfig+0x4ac>)
 800c582:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c584:	4a6b      	ldr	r2, [pc, #428]	; (800c734 <HAL_RCC_OscConfig+0x4ac>)
 800c586:	f043 0304 	orr.w	r3, r3, #4
 800c58a:	6713      	str	r3, [r2, #112]	; 0x70
 800c58c:	4b69      	ldr	r3, [pc, #420]	; (800c734 <HAL_RCC_OscConfig+0x4ac>)
 800c58e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c590:	4a68      	ldr	r2, [pc, #416]	; (800c734 <HAL_RCC_OscConfig+0x4ac>)
 800c592:	f043 0301 	orr.w	r3, r3, #1
 800c596:	6713      	str	r3, [r2, #112]	; 0x70
 800c598:	e00b      	b.n	800c5b2 <HAL_RCC_OscConfig+0x32a>
 800c59a:	4b66      	ldr	r3, [pc, #408]	; (800c734 <HAL_RCC_OscConfig+0x4ac>)
 800c59c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c59e:	4a65      	ldr	r2, [pc, #404]	; (800c734 <HAL_RCC_OscConfig+0x4ac>)
 800c5a0:	f023 0301 	bic.w	r3, r3, #1
 800c5a4:	6713      	str	r3, [r2, #112]	; 0x70
 800c5a6:	4b63      	ldr	r3, [pc, #396]	; (800c734 <HAL_RCC_OscConfig+0x4ac>)
 800c5a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c5aa:	4a62      	ldr	r2, [pc, #392]	; (800c734 <HAL_RCC_OscConfig+0x4ac>)
 800c5ac:	f023 0304 	bic.w	r3, r3, #4
 800c5b0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800c5b2:	687b      	ldr	r3, [r7, #4]
 800c5b4:	689b      	ldr	r3, [r3, #8]
 800c5b6:	2b00      	cmp	r3, #0
 800c5b8:	d015      	beq.n	800c5e6 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c5ba:	f7fe f9db 	bl	800a974 <HAL_GetTick>
 800c5be:	6378      	str	r0, [r7, #52]	; 0x34
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800c5c0:	e00a      	b.n	800c5d8 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800c5c2:	f7fe f9d7 	bl	800a974 <HAL_GetTick>
 800c5c6:	4602      	mov	r2, r0
 800c5c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c5ca:	1ad3      	subs	r3, r2, r3
 800c5cc:	f241 3288 	movw	r2, #5000	; 0x1388
 800c5d0:	4293      	cmp	r3, r2
 800c5d2:	d901      	bls.n	800c5d8 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800c5d4:	2303      	movs	r3, #3
 800c5d6:	e0a7      	b.n	800c728 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800c5d8:	4b56      	ldr	r3, [pc, #344]	; (800c734 <HAL_RCC_OscConfig+0x4ac>)
 800c5da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c5dc:	f003 0302 	and.w	r3, r3, #2
 800c5e0:	2b00      	cmp	r3, #0
 800c5e2:	d0ee      	beq.n	800c5c2 <HAL_RCC_OscConfig+0x33a>
 800c5e4:	e014      	b.n	800c610 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c5e6:	f7fe f9c5 	bl	800a974 <HAL_GetTick>
 800c5ea:	6378      	str	r0, [r7, #52]	; 0x34
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800c5ec:	e00a      	b.n	800c604 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800c5ee:	f7fe f9c1 	bl	800a974 <HAL_GetTick>
 800c5f2:	4602      	mov	r2, r0
 800c5f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c5f6:	1ad3      	subs	r3, r2, r3
 800c5f8:	f241 3288 	movw	r2, #5000	; 0x1388
 800c5fc:	4293      	cmp	r3, r2
 800c5fe:	d901      	bls.n	800c604 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800c600:	2303      	movs	r3, #3
 800c602:	e091      	b.n	800c728 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800c604:	4b4b      	ldr	r3, [pc, #300]	; (800c734 <HAL_RCC_OscConfig+0x4ac>)
 800c606:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c608:	f003 0302 	and.w	r3, r3, #2
 800c60c:	2b00      	cmp	r3, #0
 800c60e:	d1ee      	bne.n	800c5ee <HAL_RCC_OscConfig+0x366>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800c610:	687b      	ldr	r3, [r7, #4]
 800c612:	699b      	ldr	r3, [r3, #24]
 800c614:	2b00      	cmp	r3, #0
 800c616:	f000 8086 	beq.w	800c726 <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800c61a:	4b46      	ldr	r3, [pc, #280]	; (800c734 <HAL_RCC_OscConfig+0x4ac>)
 800c61c:	689b      	ldr	r3, [r3, #8]
 800c61e:	f003 030c 	and.w	r3, r3, #12
 800c622:	2b08      	cmp	r3, #8
 800c624:	d07d      	beq.n	800c722 <HAL_RCC_OscConfig+0x49a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800c626:	687b      	ldr	r3, [r7, #4]
 800c628:	699b      	ldr	r3, [r3, #24]
 800c62a:	2b02      	cmp	r3, #2
 800c62c:	d162      	bne.n	800c6f4 <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800c62e:	4b42      	ldr	r3, [pc, #264]	; (800c738 <HAL_RCC_OscConfig+0x4b0>)
 800c630:	2200      	movs	r2, #0
 800c632:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c634:	f7fe f99e 	bl	800a974 <HAL_GetTick>
 800c638:	6378      	str	r0, [r7, #52]	; 0x34
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800c63a:	e008      	b.n	800c64e <HAL_RCC_OscConfig+0x3c6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800c63c:	f7fe f99a 	bl	800a974 <HAL_GetTick>
 800c640:	4602      	mov	r2, r0
 800c642:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c644:	1ad3      	subs	r3, r2, r3
 800c646:	2b02      	cmp	r3, #2
 800c648:	d901      	bls.n	800c64e <HAL_RCC_OscConfig+0x3c6>
          {
            return HAL_TIMEOUT;
 800c64a:	2303      	movs	r3, #3
 800c64c:	e06c      	b.n	800c728 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800c64e:	4b39      	ldr	r3, [pc, #228]	; (800c734 <HAL_RCC_OscConfig+0x4ac>)
 800c650:	681b      	ldr	r3, [r3, #0]
 800c652:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c656:	2b00      	cmp	r3, #0
 800c658:	d1f0      	bne.n	800c63c <HAL_RCC_OscConfig+0x3b4>
          }
        }        

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800c65a:	687b      	ldr	r3, [r7, #4]
 800c65c:	69da      	ldr	r2, [r3, #28]
 800c65e:	687b      	ldr	r3, [r7, #4]
 800c660:	6a1b      	ldr	r3, [r3, #32]
 800c662:	431a      	orrs	r2, r3
 800c664:	687b      	ldr	r3, [r7, #4]
 800c666:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800c668:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800c66c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c66e:	693b      	ldr	r3, [r7, #16]
 800c670:	fa93 f3a3 	rbit	r3, r3
 800c674:	60fb      	str	r3, [r7, #12]
  return(result);
 800c676:	68fb      	ldr	r3, [r7, #12]
 800c678:	fab3 f383 	clz	r3, r3
 800c67c:	fa01 f303 	lsl.w	r3, r1, r3
 800c680:	431a      	orrs	r2, r3
 800c682:	687b      	ldr	r3, [r7, #4]
 800c684:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c686:	085b      	lsrs	r3, r3, #1
 800c688:	1e59      	subs	r1, r3, #1
 800c68a:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 800c68e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c690:	69bb      	ldr	r3, [r7, #24]
 800c692:	fa93 f3a3 	rbit	r3, r3
 800c696:	617b      	str	r3, [r7, #20]
  return(result);
 800c698:	697b      	ldr	r3, [r7, #20]
 800c69a:	fab3 f383 	clz	r3, r3
 800c69e:	fa01 f303 	lsl.w	r3, r1, r3
 800c6a2:	431a      	orrs	r2, r3
 800c6a4:	687b      	ldr	r3, [r7, #4]
 800c6a6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800c6a8:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
 800c6ac:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c6ae:	6a3b      	ldr	r3, [r7, #32]
 800c6b0:	fa93 f3a3 	rbit	r3, r3
 800c6b4:	61fb      	str	r3, [r7, #28]
  return(result);
 800c6b6:	69fb      	ldr	r3, [r7, #28]
 800c6b8:	fab3 f383 	clz	r3, r3
 800c6bc:	fa01 f303 	lsl.w	r3, r1, r3
 800c6c0:	491c      	ldr	r1, [pc, #112]	; (800c734 <HAL_RCC_OscConfig+0x4ac>)
 800c6c2:	4313      	orrs	r3, r2
 800c6c4:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << POSITION_VAL(RCC_PLLCFGR_PLLN))             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << POSITION_VAL(RCC_PLLCFGR_PLLP)) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << POSITION_VAL(RCC_PLLCFGR_PLLQ))));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800c6c6:	4b1c      	ldr	r3, [pc, #112]	; (800c738 <HAL_RCC_OscConfig+0x4b0>)
 800c6c8:	2201      	movs	r2, #1
 800c6ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c6cc:	f7fe f952 	bl	800a974 <HAL_GetTick>
 800c6d0:	6378      	str	r0, [r7, #52]	; 0x34
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800c6d2:	e008      	b.n	800c6e6 <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800c6d4:	f7fe f94e 	bl	800a974 <HAL_GetTick>
 800c6d8:	4602      	mov	r2, r0
 800c6da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c6dc:	1ad3      	subs	r3, r2, r3
 800c6de:	2b02      	cmp	r3, #2
 800c6e0:	d901      	bls.n	800c6e6 <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 800c6e2:	2303      	movs	r3, #3
 800c6e4:	e020      	b.n	800c728 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800c6e6:	4b13      	ldr	r3, [pc, #76]	; (800c734 <HAL_RCC_OscConfig+0x4ac>)
 800c6e8:	681b      	ldr	r3, [r3, #0]
 800c6ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c6ee:	2b00      	cmp	r3, #0
 800c6f0:	d0f0      	beq.n	800c6d4 <HAL_RCC_OscConfig+0x44c>
 800c6f2:	e018      	b.n	800c726 <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800c6f4:	4b10      	ldr	r3, [pc, #64]	; (800c738 <HAL_RCC_OscConfig+0x4b0>)
 800c6f6:	2200      	movs	r2, #0
 800c6f8:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c6fa:	f7fe f93b 	bl	800a974 <HAL_GetTick>
 800c6fe:	6378      	str	r0, [r7, #52]	; 0x34
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800c700:	e008      	b.n	800c714 <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800c702:	f7fe f937 	bl	800a974 <HAL_GetTick>
 800c706:	4602      	mov	r2, r0
 800c708:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c70a:	1ad3      	subs	r3, r2, r3
 800c70c:	2b02      	cmp	r3, #2
 800c70e:	d901      	bls.n	800c714 <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 800c710:	2303      	movs	r3, #3
 800c712:	e009      	b.n	800c728 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800c714:	4b07      	ldr	r3, [pc, #28]	; (800c734 <HAL_RCC_OscConfig+0x4ac>)
 800c716:	681b      	ldr	r3, [r3, #0]
 800c718:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c71c:	2b00      	cmp	r3, #0
 800c71e:	d1f0      	bne.n	800c702 <HAL_RCC_OscConfig+0x47a>
 800c720:	e001      	b.n	800c726 <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800c722:	2301      	movs	r3, #1
 800c724:	e000      	b.n	800c728 <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 800c726:	2300      	movs	r3, #0
}
 800c728:	4618      	mov	r0, r3
 800c72a:	3738      	adds	r7, #56	; 0x38
 800c72c:	46bd      	mov	sp, r7
 800c72e:	bd80      	pop	{r7, pc}
 800c730:	40007000 	.word	0x40007000
 800c734:	40023800 	.word	0x40023800
 800c738:	42470060 	.word	0x42470060

0800c73c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800c73c:	b580      	push	{r7, lr}
 800c73e:	b086      	sub	sp, #24
 800c740:	af00      	add	r7, sp, #0
 800c742:	6078      	str	r0, [r7, #4]
 800c744:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;   
 800c746:	2300      	movs	r3, #0
 800c748:	617b      	str	r3, [r7, #20]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
    must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) and the supply voltage of the device. */
  
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800c74a:	4b81      	ldr	r3, [pc, #516]	; (800c950 <HAL_RCC_ClockConfig+0x214>)
 800c74c:	681b      	ldr	r3, [r3, #0]
 800c74e:	f003 030f 	and.w	r3, r3, #15
 800c752:	683a      	ldr	r2, [r7, #0]
 800c754:	429a      	cmp	r2, r3
 800c756:	d90c      	bls.n	800c772 <HAL_RCC_ClockConfig+0x36>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c758:	4b7d      	ldr	r3, [pc, #500]	; (800c950 <HAL_RCC_ClockConfig+0x214>)
 800c75a:	683a      	ldr	r2, [r7, #0]
 800c75c:	b2d2      	uxtb	r2, r2
 800c75e:	701a      	strb	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800c760:	4b7b      	ldr	r3, [pc, #492]	; (800c950 <HAL_RCC_ClockConfig+0x214>)
 800c762:	681b      	ldr	r3, [r3, #0]
 800c764:	f003 030f 	and.w	r3, r3, #15
 800c768:	683a      	ldr	r2, [r7, #0]
 800c76a:	429a      	cmp	r2, r3
 800c76c:	d001      	beq.n	800c772 <HAL_RCC_ClockConfig+0x36>
    {
      return HAL_ERROR;
 800c76e:	2301      	movs	r3, #1
 800c770:	e0ea      	b.n	800c948 <HAL_RCC_ClockConfig+0x20c>
    }
  }
 
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800c772:	687b      	ldr	r3, [r7, #4]
 800c774:	681b      	ldr	r3, [r3, #0]
 800c776:	f003 0302 	and.w	r3, r3, #2
 800c77a:	2b00      	cmp	r3, #0
 800c77c:	d008      	beq.n	800c790 <HAL_RCC_ClockConfig+0x54>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800c77e:	4b75      	ldr	r3, [pc, #468]	; (800c954 <HAL_RCC_ClockConfig+0x218>)
 800c780:	689b      	ldr	r3, [r3, #8]
 800c782:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800c786:	687b      	ldr	r3, [r7, #4]
 800c788:	689b      	ldr	r3, [r3, #8]
 800c78a:	4972      	ldr	r1, [pc, #456]	; (800c954 <HAL_RCC_ClockConfig+0x218>)
 800c78c:	4313      	orrs	r3, r2
 800c78e:	608b      	str	r3, [r1, #8]
  }
  
  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800c790:	687b      	ldr	r3, [r7, #4]
 800c792:	681b      	ldr	r3, [r3, #0]
 800c794:	f003 0301 	and.w	r3, r3, #1
 800c798:	2b00      	cmp	r3, #0
 800c79a:	f000 8086 	beq.w	800c8aa <HAL_RCC_ClockConfig+0x16e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800c79e:	687b      	ldr	r3, [r7, #4]
 800c7a0:	685b      	ldr	r3, [r3, #4]
 800c7a2:	2b01      	cmp	r3, #1
 800c7a4:	d107      	bne.n	800c7b6 <HAL_RCC_ClockConfig+0x7a>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800c7a6:	4b6b      	ldr	r3, [pc, #428]	; (800c954 <HAL_RCC_ClockConfig+0x218>)
 800c7a8:	681b      	ldr	r3, [r3, #0]
 800c7aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c7ae:	2b00      	cmp	r3, #0
 800c7b0:	d119      	bne.n	800c7e6 <HAL_RCC_ClockConfig+0xaa>
      {
        return HAL_ERROR;
 800c7b2:	2301      	movs	r3, #1
 800c7b4:	e0c8      	b.n	800c948 <HAL_RCC_ClockConfig+0x20c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 800c7b6:	687b      	ldr	r3, [r7, #4]
 800c7b8:	685b      	ldr	r3, [r3, #4]
 800c7ba:	2b02      	cmp	r3, #2
 800c7bc:	d003      	beq.n	800c7c6 <HAL_RCC_ClockConfig+0x8a>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800c7be:	687b      	ldr	r3, [r7, #4]
 800c7c0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 800c7c2:	2b03      	cmp	r3, #3
 800c7c4:	d107      	bne.n	800c7d6 <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800c7c6:	4b63      	ldr	r3, [pc, #396]	; (800c954 <HAL_RCC_ClockConfig+0x218>)
 800c7c8:	681b      	ldr	r3, [r3, #0]
 800c7ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c7ce:	2b00      	cmp	r3, #0
 800c7d0:	d109      	bne.n	800c7e6 <HAL_RCC_ClockConfig+0xaa>
      {
        return HAL_ERROR;
 800c7d2:	2301      	movs	r3, #1
 800c7d4:	e0b8      	b.n	800c948 <HAL_RCC_ClockConfig+0x20c>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800c7d6:	4b5f      	ldr	r3, [pc, #380]	; (800c954 <HAL_RCC_ClockConfig+0x218>)
 800c7d8:	681b      	ldr	r3, [r3, #0]
 800c7da:	f003 0302 	and.w	r3, r3, #2
 800c7de:	2b00      	cmp	r3, #0
 800c7e0:	d101      	bne.n	800c7e6 <HAL_RCC_ClockConfig+0xaa>
      {
        return HAL_ERROR;
 800c7e2:	2301      	movs	r3, #1
 800c7e4:	e0b0      	b.n	800c948 <HAL_RCC_ClockConfig+0x20c>
      }
    }
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800c7e6:	4b5b      	ldr	r3, [pc, #364]	; (800c954 <HAL_RCC_ClockConfig+0x218>)
 800c7e8:	689b      	ldr	r3, [r3, #8]
 800c7ea:	f023 0203 	bic.w	r2, r3, #3
 800c7ee:	687b      	ldr	r3, [r7, #4]
 800c7f0:	685b      	ldr	r3, [r3, #4]
 800c7f2:	4958      	ldr	r1, [pc, #352]	; (800c954 <HAL_RCC_ClockConfig+0x218>)
 800c7f4:	4313      	orrs	r3, r2
 800c7f6:	608b      	str	r3, [r1, #8]
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c7f8:	f7fe f8bc 	bl	800a974 <HAL_GetTick>
 800c7fc:	6178      	str	r0, [r7, #20]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800c7fe:	687b      	ldr	r3, [r7, #4]
 800c800:	685b      	ldr	r3, [r3, #4]
 800c802:	2b01      	cmp	r3, #1
 800c804:	d112      	bne.n	800c82c <HAL_RCC_ClockConfig+0xf0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800c806:	e00a      	b.n	800c81e <HAL_RCC_ClockConfig+0xe2>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c808:	f7fe f8b4 	bl	800a974 <HAL_GetTick>
 800c80c:	4602      	mov	r2, r0
 800c80e:	697b      	ldr	r3, [r7, #20]
 800c810:	1ad3      	subs	r3, r2, r3
 800c812:	f241 3288 	movw	r2, #5000	; 0x1388
 800c816:	4293      	cmp	r3, r2
 800c818:	d901      	bls.n	800c81e <HAL_RCC_ClockConfig+0xe2>
        {
          return HAL_TIMEOUT;
 800c81a:	2303      	movs	r3, #3
 800c81c:	e094      	b.n	800c948 <HAL_RCC_ClockConfig+0x20c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800c81e:	4b4d      	ldr	r3, [pc, #308]	; (800c954 <HAL_RCC_ClockConfig+0x218>)
 800c820:	689b      	ldr	r3, [r3, #8]
 800c822:	f003 030c 	and.w	r3, r3, #12
 800c826:	2b04      	cmp	r3, #4
 800c828:	d1ee      	bne.n	800c808 <HAL_RCC_ClockConfig+0xcc>
 800c82a:	e03e      	b.n	800c8aa <HAL_RCC_ClockConfig+0x16e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800c82c:	687b      	ldr	r3, [r7, #4]
 800c82e:	685b      	ldr	r3, [r3, #4]
 800c830:	2b02      	cmp	r3, #2
 800c832:	d112      	bne.n	800c85a <HAL_RCC_ClockConfig+0x11e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800c834:	e00a      	b.n	800c84c <HAL_RCC_ClockConfig+0x110>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c836:	f7fe f89d 	bl	800a974 <HAL_GetTick>
 800c83a:	4602      	mov	r2, r0
 800c83c:	697b      	ldr	r3, [r7, #20]
 800c83e:	1ad3      	subs	r3, r2, r3
 800c840:	f241 3288 	movw	r2, #5000	; 0x1388
 800c844:	4293      	cmp	r3, r2
 800c846:	d901      	bls.n	800c84c <HAL_RCC_ClockConfig+0x110>
        {
          return HAL_TIMEOUT;
 800c848:	2303      	movs	r3, #3
 800c84a:	e07d      	b.n	800c948 <HAL_RCC_ClockConfig+0x20c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800c84c:	4b41      	ldr	r3, [pc, #260]	; (800c954 <HAL_RCC_ClockConfig+0x218>)
 800c84e:	689b      	ldr	r3, [r3, #8]
 800c850:	f003 030c 	and.w	r3, r3, #12
 800c854:	2b08      	cmp	r3, #8
 800c856:	d1ee      	bne.n	800c836 <HAL_RCC_ClockConfig+0xfa>
 800c858:	e027      	b.n	800c8aa <HAL_RCC_ClockConfig+0x16e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK)
 800c85a:	687b      	ldr	r3, [r7, #4]
 800c85c:	685b      	ldr	r3, [r3, #4]
 800c85e:	2b03      	cmp	r3, #3
 800c860:	d11d      	bne.n	800c89e <HAL_RCC_ClockConfig+0x162>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLRCLK)
 800c862:	e00a      	b.n	800c87a <HAL_RCC_ClockConfig+0x13e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c864:	f7fe f886 	bl	800a974 <HAL_GetTick>
 800c868:	4602      	mov	r2, r0
 800c86a:	697b      	ldr	r3, [r7, #20]
 800c86c:	1ad3      	subs	r3, r2, r3
 800c86e:	f241 3288 	movw	r2, #5000	; 0x1388
 800c872:	4293      	cmp	r3, r2
 800c874:	d901      	bls.n	800c87a <HAL_RCC_ClockConfig+0x13e>
        {
          return HAL_TIMEOUT;
 800c876:	2303      	movs	r3, #3
 800c878:	e066      	b.n	800c948 <HAL_RCC_ClockConfig+0x20c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLRCLK)
 800c87a:	4b36      	ldr	r3, [pc, #216]	; (800c954 <HAL_RCC_ClockConfig+0x218>)
 800c87c:	689b      	ldr	r3, [r3, #8]
 800c87e:	f003 030c 	and.w	r3, r3, #12
 800c882:	2b0c      	cmp	r3, #12
 800c884:	d1ee      	bne.n	800c864 <HAL_RCC_ClockConfig+0x128>
 800c886:	e010      	b.n	800c8aa <HAL_RCC_ClockConfig+0x16e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c888:	f7fe f874 	bl	800a974 <HAL_GetTick>
 800c88c:	4602      	mov	r2, r0
 800c88e:	697b      	ldr	r3, [r7, #20]
 800c890:	1ad3      	subs	r3, r2, r3
 800c892:	f241 3288 	movw	r2, #5000	; 0x1388
 800c896:	4293      	cmp	r3, r2
 800c898:	d901      	bls.n	800c89e <HAL_RCC_ClockConfig+0x162>
        {
          return HAL_TIMEOUT;
 800c89a:	2303      	movs	r3, #3
 800c89c:	e054      	b.n	800c948 <HAL_RCC_ClockConfig+0x20c>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800c89e:	4b2d      	ldr	r3, [pc, #180]	; (800c954 <HAL_RCC_ClockConfig+0x218>)
 800c8a0:	689b      	ldr	r3, [r3, #8]
 800c8a2:	f003 030c 	and.w	r3, r3, #12
 800c8a6:	2b00      	cmp	r3, #0
 800c8a8:	d1ee      	bne.n	800c888 <HAL_RCC_ClockConfig+0x14c>
      }
    }
  }    
  
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 800c8aa:	4b29      	ldr	r3, [pc, #164]	; (800c950 <HAL_RCC_ClockConfig+0x214>)
 800c8ac:	681b      	ldr	r3, [r3, #0]
 800c8ae:	f003 030f 	and.w	r3, r3, #15
 800c8b2:	683a      	ldr	r2, [r7, #0]
 800c8b4:	429a      	cmp	r2, r3
 800c8b6:	d20c      	bcs.n	800c8d2 <HAL_RCC_ClockConfig+0x196>
  { 
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c8b8:	4b25      	ldr	r3, [pc, #148]	; (800c950 <HAL_RCC_ClockConfig+0x214>)
 800c8ba:	683a      	ldr	r2, [r7, #0]
 800c8bc:	b2d2      	uxtb	r2, r2
 800c8be:	701a      	strb	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800c8c0:	4b23      	ldr	r3, [pc, #140]	; (800c950 <HAL_RCC_ClockConfig+0x214>)
 800c8c2:	681b      	ldr	r3, [r3, #0]
 800c8c4:	f003 030f 	and.w	r3, r3, #15
 800c8c8:	683a      	ldr	r2, [r7, #0]
 800c8ca:	429a      	cmp	r2, r3
 800c8cc:	d001      	beq.n	800c8d2 <HAL_RCC_ClockConfig+0x196>
    {
      return HAL_ERROR;
 800c8ce:	2301      	movs	r3, #1
 800c8d0:	e03a      	b.n	800c948 <HAL_RCC_ClockConfig+0x20c>
    }
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c8d2:	687b      	ldr	r3, [r7, #4]
 800c8d4:	681b      	ldr	r3, [r3, #0]
 800c8d6:	f003 0304 	and.w	r3, r3, #4
 800c8da:	2b00      	cmp	r3, #0
 800c8dc:	d008      	beq.n	800c8f0 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800c8de:	4b1d      	ldr	r3, [pc, #116]	; (800c954 <HAL_RCC_ClockConfig+0x218>)
 800c8e0:	689b      	ldr	r3, [r3, #8]
 800c8e2:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800c8e6:	687b      	ldr	r3, [r7, #4]
 800c8e8:	68db      	ldr	r3, [r3, #12]
 800c8ea:	491a      	ldr	r1, [pc, #104]	; (800c954 <HAL_RCC_ClockConfig+0x218>)
 800c8ec:	4313      	orrs	r3, r2
 800c8ee:	608b      	str	r3, [r1, #8]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c8f0:	687b      	ldr	r3, [r7, #4]
 800c8f2:	681b      	ldr	r3, [r3, #0]
 800c8f4:	f003 0308 	and.w	r3, r3, #8
 800c8f8:	2b00      	cmp	r3, #0
 800c8fa:	d009      	beq.n	800c910 <HAL_RCC_ClockConfig+0x1d4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800c8fc:	4b15      	ldr	r3, [pc, #84]	; (800c954 <HAL_RCC_ClockConfig+0x218>)
 800c8fe:	689b      	ldr	r3, [r3, #8]
 800c900:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800c904:	687b      	ldr	r3, [r7, #4]
 800c906:	691b      	ldr	r3, [r3, #16]
 800c908:	00db      	lsls	r3, r3, #3
 800c90a:	4912      	ldr	r1, [pc, #72]	; (800c954 <HAL_RCC_ClockConfig+0x218>)
 800c90c:	4313      	orrs	r3, r2
 800c90e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 800c910:	f000 f826 	bl	800c960 <HAL_RCC_GetSysClockFreq>
 800c914:	4601      	mov	r1, r0
 800c916:	4b0f      	ldr	r3, [pc, #60]	; (800c954 <HAL_RCC_ClockConfig+0x218>)
 800c918:	689b      	ldr	r3, [r3, #8]
 800c91a:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800c91e:	23f0      	movs	r3, #240	; 0xf0
 800c920:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c922:	693b      	ldr	r3, [r7, #16]
 800c924:	fa93 f3a3 	rbit	r3, r3
 800c928:	60fb      	str	r3, [r7, #12]
  return(result);
 800c92a:	68fb      	ldr	r3, [r7, #12]
 800c92c:	fab3 f383 	clz	r3, r3
 800c930:	fa22 f303 	lsr.w	r3, r2, r3
 800c934:	4a08      	ldr	r2, [pc, #32]	; (800c958 <HAL_RCC_ClockConfig+0x21c>)
 800c936:	5cd3      	ldrb	r3, [r2, r3]
 800c938:	fa21 f303 	lsr.w	r3, r1, r3
 800c93c:	4a07      	ldr	r2, [pc, #28]	; (800c95c <HAL_RCC_ClockConfig+0x220>)
 800c93e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 800c940:	200f      	movs	r0, #15
 800c942:	f7fd ffed 	bl	800a920 <HAL_InitTick>
  
  return HAL_OK;
 800c946:	2300      	movs	r3, #0
}
 800c948:	4618      	mov	r0, r3
 800c94a:	3718      	adds	r7, #24
 800c94c:	46bd      	mov	sp, r7
 800c94e:	bd80      	pop	{r7, pc}
 800c950:	40023c00 	.word	0x40023c00
 800c954:	40023800 	.word	0x40023800
 800c958:	08016318 	.word	0x08016318
 800c95c:	20000008 	.word	0x20000008

0800c960 <HAL_RCC_GetSysClockFreq>:
  *         
  *               
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800c960:	b480      	push	{r7}
 800c962:	b08b      	sub	sp, #44	; 0x2c
 800c964:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800c966:	2300      	movs	r3, #0
 800c968:	61fb      	str	r3, [r7, #28]
 800c96a:	2300      	movs	r3, #0
 800c96c:	627b      	str	r3, [r7, #36]	; 0x24
 800c96e:	2300      	movs	r3, #0
 800c970:	61bb      	str	r3, [r7, #24]
  uint32_t sysclockfreq = 0U;
 800c972:	2300      	movs	r3, #0
 800c974:	623b      	str	r3, [r7, #32]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800c976:	4b38      	ldr	r3, [pc, #224]	; (800ca58 <HAL_RCC_GetSysClockFreq+0xf8>)
 800c978:	689b      	ldr	r3, [r3, #8]
 800c97a:	f003 030c 	and.w	r3, r3, #12
 800c97e:	2b08      	cmp	r3, #8
 800c980:	d00c      	beq.n	800c99c <HAL_RCC_GetSysClockFreq+0x3c>
 800c982:	2b08      	cmp	r3, #8
 800c984:	d85d      	bhi.n	800ca42 <HAL_RCC_GetSysClockFreq+0xe2>
 800c986:	2b00      	cmp	r3, #0
 800c988:	d002      	beq.n	800c990 <HAL_RCC_GetSysClockFreq+0x30>
 800c98a:	2b04      	cmp	r3, #4
 800c98c:	d003      	beq.n	800c996 <HAL_RCC_GetSysClockFreq+0x36>
 800c98e:	e058      	b.n	800ca42 <HAL_RCC_GetSysClockFreq+0xe2>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800c990:	4b32      	ldr	r3, [pc, #200]	; (800ca5c <HAL_RCC_GetSysClockFreq+0xfc>)
 800c992:	623b      	str	r3, [r7, #32]
       break;
 800c994:	e058      	b.n	800ca48 <HAL_RCC_GetSysClockFreq+0xe8>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800c996:	4b31      	ldr	r3, [pc, #196]	; (800ca5c <HAL_RCC_GetSysClockFreq+0xfc>)
 800c998:	623b      	str	r3, [r7, #32]
      break;
 800c99a:	e055      	b.n	800ca48 <HAL_RCC_GetSysClockFreq+0xe8>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800c99c:	4b2e      	ldr	r3, [pc, #184]	; (800ca58 <HAL_RCC_GetSysClockFreq+0xf8>)
 800c99e:	685b      	ldr	r3, [r3, #4]
 800c9a0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c9a4:	61fb      	str	r3, [r7, #28]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800c9a6:	4b2c      	ldr	r3, [pc, #176]	; (800ca58 <HAL_RCC_GetSysClockFreq+0xf8>)
 800c9a8:	685b      	ldr	r3, [r3, #4]
 800c9aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c9ae:	2b00      	cmp	r3, #0
 800c9b0:	d017      	beq.n	800c9e2 <HAL_RCC_GetSysClockFreq+0x82>
      {
        /* HSE used as PLL clock source */
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 800c9b2:	4a2a      	ldr	r2, [pc, #168]	; (800ca5c <HAL_RCC_GetSysClockFreq+0xfc>)
 800c9b4:	69fb      	ldr	r3, [r7, #28]
 800c9b6:	fbb2 f2f3 	udiv	r2, r2, r3
 800c9ba:	4b27      	ldr	r3, [pc, #156]	; (800ca58 <HAL_RCC_GetSysClockFreq+0xf8>)
 800c9bc:	6859      	ldr	r1, [r3, #4]
 800c9be:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800c9c2:	400b      	ands	r3, r1
 800c9c4:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 800c9c8:	6179      	str	r1, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c9ca:	6979      	ldr	r1, [r7, #20]
 800c9cc:	fa91 f1a1 	rbit	r1, r1
 800c9d0:	6139      	str	r1, [r7, #16]
  return(result);
 800c9d2:	6939      	ldr	r1, [r7, #16]
 800c9d4:	fab1 f181 	clz	r1, r1
 800c9d8:	40cb      	lsrs	r3, r1
 800c9da:	fb03 f302 	mul.w	r3, r3, r2
 800c9de:	627b      	str	r3, [r7, #36]	; 0x24
 800c9e0:	e016      	b.n	800ca10 <HAL_RCC_GetSysClockFreq+0xb0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
 800c9e2:	4a1e      	ldr	r2, [pc, #120]	; (800ca5c <HAL_RCC_GetSysClockFreq+0xfc>)
 800c9e4:	69fb      	ldr	r3, [r7, #28]
 800c9e6:	fbb2 f2f3 	udiv	r2, r2, r3
 800c9ea:	4b1b      	ldr	r3, [pc, #108]	; (800ca58 <HAL_RCC_GetSysClockFreq+0xf8>)
 800c9ec:	6859      	ldr	r1, [r3, #4]
 800c9ee:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800c9f2:	400b      	ands	r3, r1
 800c9f4:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 800c9f8:	60f9      	str	r1, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c9fa:	68f9      	ldr	r1, [r7, #12]
 800c9fc:	fa91 f1a1 	rbit	r1, r1
 800ca00:	60b9      	str	r1, [r7, #8]
  return(result);
 800ca02:	68b9      	ldr	r1, [r7, #8]
 800ca04:	fab1 f181 	clz	r1, r1
 800ca08:	40cb      	lsrs	r3, r1
 800ca0a:	fb03 f302 	mul.w	r3, r3, r2
 800ca0e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1U) *2U);
 800ca10:	4b11      	ldr	r3, [pc, #68]	; (800ca58 <HAL_RCC_GetSysClockFreq+0xf8>)
 800ca12:	685b      	ldr	r3, [r3, #4]
 800ca14:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800ca18:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 800ca1c:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ca1e:	687b      	ldr	r3, [r7, #4]
 800ca20:	fa93 f3a3 	rbit	r3, r3
 800ca24:	603b      	str	r3, [r7, #0]
  return(result);
 800ca26:	683b      	ldr	r3, [r7, #0]
 800ca28:	fab3 f383 	clz	r3, r3
 800ca2c:	fa22 f303 	lsr.w	r3, r2, r3
 800ca30:	3301      	adds	r3, #1
 800ca32:	005b      	lsls	r3, r3, #1
 800ca34:	61bb      	str	r3, [r7, #24]
      
      sysclockfreq = pllvco/pllp;
 800ca36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ca38:	69bb      	ldr	r3, [r7, #24]
 800ca3a:	fbb2 f3f3 	udiv	r3, r2, r3
 800ca3e:	623b      	str	r3, [r7, #32]
      break;
 800ca40:	e002      	b.n	800ca48 <HAL_RCC_GetSysClockFreq+0xe8>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800ca42:	4b06      	ldr	r3, [pc, #24]	; (800ca5c <HAL_RCC_GetSysClockFreq+0xfc>)
 800ca44:	623b      	str	r3, [r7, #32]
      break;
 800ca46:	bf00      	nop
    }
  }
  return sysclockfreq;
 800ca48:	6a3b      	ldr	r3, [r7, #32]
}
 800ca4a:	4618      	mov	r0, r3
 800ca4c:	372c      	adds	r7, #44	; 0x2c
 800ca4e:	46bd      	mov	sp, r7
 800ca50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca54:	4770      	bx	lr
 800ca56:	bf00      	nop
 800ca58:	40023800 	.word	0x40023800
 800ca5c:	00f42400 	.word	0x00f42400

0800ca60 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800ca60:	b480      	push	{r7}
 800ca62:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800ca64:	4b03      	ldr	r3, [pc, #12]	; (800ca74 <HAL_RCC_GetHCLKFreq+0x14>)
 800ca66:	681b      	ldr	r3, [r3, #0]
}
 800ca68:	4618      	mov	r0, r3
 800ca6a:	46bd      	mov	sp, r7
 800ca6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca70:	4770      	bx	lr
 800ca72:	bf00      	nop
 800ca74:	20000008 	.word	0x20000008

0800ca78 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{  
 800ca78:	b580      	push	{r7, lr}
 800ca7a:	b082      	sub	sp, #8
 800ca7c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 800ca7e:	f7ff ffef 	bl	800ca60 <HAL_RCC_GetHCLKFreq>
 800ca82:	4601      	mov	r1, r0
 800ca84:	4b0b      	ldr	r3, [pc, #44]	; (800cab4 <HAL_RCC_GetPCLK1Freq+0x3c>)
 800ca86:	689b      	ldr	r3, [r3, #8]
 800ca88:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800ca8c:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800ca90:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ca92:	687b      	ldr	r3, [r7, #4]
 800ca94:	fa93 f3a3 	rbit	r3, r3
 800ca98:	603b      	str	r3, [r7, #0]
  return(result);
 800ca9a:	683b      	ldr	r3, [r7, #0]
 800ca9c:	fab3 f383 	clz	r3, r3
 800caa0:	fa22 f303 	lsr.w	r3, r2, r3
 800caa4:	4a04      	ldr	r2, [pc, #16]	; (800cab8 <HAL_RCC_GetPCLK1Freq+0x40>)
 800caa6:	5cd3      	ldrb	r3, [r2, r3]
 800caa8:	fa21 f303 	lsr.w	r3, r1, r3
}
 800caac:	4618      	mov	r0, r3
 800caae:	3708      	adds	r7, #8
 800cab0:	46bd      	mov	sp, r7
 800cab2:	bd80      	pop	{r7, pc}
 800cab4:	40023800 	.word	0x40023800
 800cab8:	08016318 	.word	0x08016318

0800cabc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800cabc:	b580      	push	{r7, lr}
 800cabe:	b082      	sub	sp, #8
 800cac0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 800cac2:	f7ff ffcd 	bl	800ca60 <HAL_RCC_GetHCLKFreq>
 800cac6:	4601      	mov	r1, r0
 800cac8:	4b0b      	ldr	r3, [pc, #44]	; (800caf8 <HAL_RCC_GetPCLK2Freq+0x3c>)
 800caca:	689b      	ldr	r3, [r3, #8]
 800cacc:	f403 4260 	and.w	r2, r3, #57344	; 0xe000
 800cad0:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800cad4:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800cad6:	687b      	ldr	r3, [r7, #4]
 800cad8:	fa93 f3a3 	rbit	r3, r3
 800cadc:	603b      	str	r3, [r7, #0]
  return(result);
 800cade:	683b      	ldr	r3, [r7, #0]
 800cae0:	fab3 f383 	clz	r3, r3
 800cae4:	fa22 f303 	lsr.w	r3, r2, r3
 800cae8:	4a04      	ldr	r2, [pc, #16]	; (800cafc <HAL_RCC_GetPCLK2Freq+0x40>)
 800caea:	5cd3      	ldrb	r3, [r2, r3]
 800caec:	fa21 f303 	lsr.w	r3, r1, r3
} 
 800caf0:	4618      	mov	r0, r3
 800caf2:	3708      	adds	r7, #8
 800caf4:	46bd      	mov	sp, r7
 800caf6:	bd80      	pop	{r7, pc}
 800caf8:	40023800 	.word	0x40023800
 800cafc:	08016318 	.word	0x08016318

0800cb00 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800cb00:	b580      	push	{r7, lr}
 800cb02:	b082      	sub	sp, #8
 800cb04:	af00      	add	r7, sp, #0
 800cb06:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 800cb08:	687b      	ldr	r3, [r7, #4]
 800cb0a:	2b00      	cmp	r3, #0
 800cb0c:	d101      	bne.n	800cb12 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800cb0e:	2301      	movs	r3, #1
 800cb10:	e056      	b.n	800cbc0 <HAL_SPI_Init+0xc0>
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800cb12:	687b      	ldr	r3, [r7, #4]
 800cb14:	2200      	movs	r2, #0
 800cb16:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 800cb18:	687b      	ldr	r3, [r7, #4]
 800cb1a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800cb1e:	b2db      	uxtb	r3, r3
 800cb20:	2b00      	cmp	r3, #0
 800cb22:	d106      	bne.n	800cb32 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800cb24:	687b      	ldr	r3, [r7, #4]
 800cb26:	2200      	movs	r2, #0
 800cb28:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800cb2c:	6878      	ldr	r0, [r7, #4]
 800cb2e:	f7f5 f913 	bl	8001d58 <HAL_SPI_MspInit>
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800cb32:	687b      	ldr	r3, [r7, #4]
 800cb34:	2202      	movs	r2, #2
 800cb36:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800cb3a:	687b      	ldr	r3, [r7, #4]
 800cb3c:	681b      	ldr	r3, [r3, #0]
 800cb3e:	681a      	ldr	r2, [r3, #0]
 800cb40:	687b      	ldr	r3, [r7, #4]
 800cb42:	681b      	ldr	r3, [r3, #0]
 800cb44:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800cb48:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800cb4a:	687b      	ldr	r3, [r7, #4]
 800cb4c:	685a      	ldr	r2, [r3, #4]
 800cb4e:	687b      	ldr	r3, [r7, #4]
 800cb50:	689b      	ldr	r3, [r3, #8]
 800cb52:	431a      	orrs	r2, r3
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	68db      	ldr	r3, [r3, #12]
 800cb58:	431a      	orrs	r2, r3
 800cb5a:	687b      	ldr	r3, [r7, #4]
 800cb5c:	691b      	ldr	r3, [r3, #16]
 800cb5e:	431a      	orrs	r2, r3
 800cb60:	687b      	ldr	r3, [r7, #4]
 800cb62:	695b      	ldr	r3, [r3, #20]
 800cb64:	431a      	orrs	r2, r3
 800cb66:	687b      	ldr	r3, [r7, #4]
 800cb68:	699b      	ldr	r3, [r3, #24]
 800cb6a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800cb6e:	431a      	orrs	r2, r3
 800cb70:	687b      	ldr	r3, [r7, #4]
 800cb72:	69db      	ldr	r3, [r3, #28]
 800cb74:	431a      	orrs	r2, r3
 800cb76:	687b      	ldr	r3, [r7, #4]
 800cb78:	6a1b      	ldr	r3, [r3, #32]
 800cb7a:	ea42 0103 	orr.w	r1, r2, r3
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800cb82:	687b      	ldr	r3, [r7, #4]
 800cb84:	681b      	ldr	r3, [r3, #0]
 800cb86:	430a      	orrs	r2, r1
 800cb88:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800cb8a:	687b      	ldr	r3, [r7, #4]
 800cb8c:	699b      	ldr	r3, [r3, #24]
 800cb8e:	0c1b      	lsrs	r3, r3, #16
 800cb90:	f003 0104 	and.w	r1, r3, #4
 800cb94:	687b      	ldr	r3, [r7, #4]
 800cb96:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800cb98:	687b      	ldr	r3, [r7, #4]
 800cb9a:	681b      	ldr	r3, [r3, #0]
 800cb9c:	430a      	orrs	r2, r1
 800cb9e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800cba0:	687b      	ldr	r3, [r7, #4]
 800cba2:	681b      	ldr	r3, [r3, #0]
 800cba4:	69da      	ldr	r2, [r3, #28]
 800cba6:	687b      	ldr	r3, [r7, #4]
 800cba8:	681b      	ldr	r3, [r3, #0]
 800cbaa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800cbae:	61da      	str	r2, [r3, #28]
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800cbb0:	687b      	ldr	r3, [r7, #4]
 800cbb2:	2200      	movs	r2, #0
 800cbb4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800cbb6:	687b      	ldr	r3, [r7, #4]
 800cbb8:	2201      	movs	r2, #1
 800cbba:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800cbbe:	2300      	movs	r3, #0
}
 800cbc0:	4618      	mov	r0, r3
 800cbc2:	3708      	adds	r7, #8
 800cbc4:	46bd      	mov	sp, r7
 800cbc6:	bd80      	pop	{r7, pc}

0800cbc8 <HAL_SPI_TransmitReceive>:
  * @param  Size: amount of data to be sent and received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, uint32_t Timeout)
{
 800cbc8:	b580      	push	{r7, lr}
 800cbca:	b08c      	sub	sp, #48	; 0x30
 800cbcc:	af02      	add	r7, sp, #8
 800cbce:	60f8      	str	r0, [r7, #12]
 800cbd0:	60b9      	str	r1, [r7, #8]
 800cbd2:	607a      	str	r2, [r7, #4]
 800cbd4:	807b      	strh	r3, [r7, #2]
  uint32_t tmp = 0U, tmp1 = 0U;
 800cbd6:	2300      	movs	r3, #0
 800cbd8:	61fb      	str	r3, [r7, #28]
 800cbda:	2300      	movs	r3, #0
 800cbdc:	61bb      	str	r3, [r7, #24]
#if (USE_SPI_CRC != 0U)
  __IO uint16_t tmpreg1 = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart = 0U;
 800cbde:	2300      	movs	r3, #0
 800cbe0:	617b      	str	r3, [r7, #20]
  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t txallowed = 1U;
 800cbe2:	2301      	movs	r3, #1
 800cbe4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef errorcode = HAL_OK;
 800cbe6:	2300      	movs	r3, #0
 800cbe8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800cbec:	68fb      	ldr	r3, [r7, #12]
 800cbee:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800cbf2:	2b01      	cmp	r3, #1
 800cbf4:	d101      	bne.n	800cbfa <HAL_SPI_TransmitReceive+0x32>
 800cbf6:	2302      	movs	r3, #2
 800cbf8:	e182      	b.n	800cf00 <HAL_SPI_TransmitReceive+0x338>
 800cbfa:	68fb      	ldr	r3, [r7, #12]
 800cbfc:	2201      	movs	r2, #1
 800cbfe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800cc02:	f7fd feb7 	bl	800a974 <HAL_GetTick>
 800cc06:	6178      	str	r0, [r7, #20]
  
  tmp  = hspi->State;
 800cc08:	68fb      	ldr	r3, [r7, #12]
 800cc0a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800cc0e:	b2db      	uxtb	r3, r3
 800cc10:	61fb      	str	r3, [r7, #28]
  tmp1 = hspi->Init.Mode;
 800cc12:	68fb      	ldr	r3, [r7, #12]
 800cc14:	685b      	ldr	r3, [r3, #4]
 800cc16:	61bb      	str	r3, [r7, #24]
  
  if(!((tmp == HAL_SPI_STATE_READY) || \
 800cc18:	69fb      	ldr	r3, [r7, #28]
 800cc1a:	2b01      	cmp	r3, #1
 800cc1c:	d00e      	beq.n	800cc3c <HAL_SPI_TransmitReceive+0x74>
 800cc1e:	69bb      	ldr	r3, [r7, #24]
 800cc20:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800cc24:	d106      	bne.n	800cc34 <HAL_SPI_TransmitReceive+0x6c>
    ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
 800cc26:	68fb      	ldr	r3, [r7, #12]
 800cc28:	689b      	ldr	r3, [r3, #8]
 800cc2a:	2b00      	cmp	r3, #0
 800cc2c:	d102      	bne.n	800cc34 <HAL_SPI_TransmitReceive+0x6c>
 800cc2e:	69fb      	ldr	r3, [r7, #28]
 800cc30:	2b04      	cmp	r3, #4
 800cc32:	d003      	beq.n	800cc3c <HAL_SPI_TransmitReceive+0x74>
  {
    errorcode = HAL_BUSY;
 800cc34:	2302      	movs	r3, #2
 800cc36:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800cc3a:	e157      	b.n	800ceec <HAL_SPI_TransmitReceive+0x324>
  }

  if((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800cc3c:	68bb      	ldr	r3, [r7, #8]
 800cc3e:	2b00      	cmp	r3, #0
 800cc40:	d005      	beq.n	800cc4e <HAL_SPI_TransmitReceive+0x86>
 800cc42:	687b      	ldr	r3, [r7, #4]
 800cc44:	2b00      	cmp	r3, #0
 800cc46:	d002      	beq.n	800cc4e <HAL_SPI_TransmitReceive+0x86>
 800cc48:	887b      	ldrh	r3, [r7, #2]
 800cc4a:	2b00      	cmp	r3, #0
 800cc4c:	d103      	bne.n	800cc56 <HAL_SPI_TransmitReceive+0x8e>
  {
    errorcode = HAL_ERROR;
 800cc4e:	2301      	movs	r3, #1
 800cc50:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800cc54:	e14a      	b.n	800ceec <HAL_SPI_TransmitReceive+0x324>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if(hspi->State == HAL_SPI_STATE_READY)
 800cc56:	68fb      	ldr	r3, [r7, #12]
 800cc58:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800cc5c:	b2db      	uxtb	r3, r3
 800cc5e:	2b01      	cmp	r3, #1
 800cc60:	d103      	bne.n	800cc6a <HAL_SPI_TransmitReceive+0xa2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800cc62:	68fb      	ldr	r3, [r7, #12]
 800cc64:	2205      	movs	r2, #5
 800cc66:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800cc6a:	68fb      	ldr	r3, [r7, #12]
 800cc6c:	2200      	movs	r2, #0
 800cc6e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800cc70:	68fb      	ldr	r3, [r7, #12]
 800cc72:	687a      	ldr	r2, [r7, #4]
 800cc74:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800cc76:	68fb      	ldr	r3, [r7, #12]
 800cc78:	887a      	ldrh	r2, [r7, #2]
 800cc7a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800cc7c:	68fb      	ldr	r3, [r7, #12]
 800cc7e:	887a      	ldrh	r2, [r7, #2]
 800cc80:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800cc82:	68fb      	ldr	r3, [r7, #12]
 800cc84:	68ba      	ldr	r2, [r7, #8]
 800cc86:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800cc88:	68fb      	ldr	r3, [r7, #12]
 800cc8a:	887a      	ldrh	r2, [r7, #2]
 800cc8c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800cc8e:	68fb      	ldr	r3, [r7, #12]
 800cc90:	887a      	ldrh	r2, [r7, #2]
 800cc92:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800cc94:	68fb      	ldr	r3, [r7, #12]
 800cc96:	2200      	movs	r2, #0
 800cc98:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800cc9a:	68fb      	ldr	r3, [r7, #12]
 800cc9c:	2200      	movs	r2, #0
 800cc9e:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 800cca0:	68fb      	ldr	r3, [r7, #12]
 800cca2:	681b      	ldr	r3, [r3, #0]
 800cca4:	681b      	ldr	r3, [r3, #0]
 800cca6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ccaa:	2b40      	cmp	r3, #64	; 0x40
 800ccac:	d007      	beq.n	800ccbe <HAL_SPI_TransmitReceive+0xf6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800ccae:	68fb      	ldr	r3, [r7, #12]
 800ccb0:	681b      	ldr	r3, [r3, #0]
 800ccb2:	681a      	ldr	r2, [r3, #0]
 800ccb4:	68fb      	ldr	r3, [r7, #12]
 800ccb6:	681b      	ldr	r3, [r3, #0]
 800ccb8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ccbc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800ccbe:	68fb      	ldr	r3, [r7, #12]
 800ccc0:	68db      	ldr	r3, [r3, #12]
 800ccc2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ccc6:	d171      	bne.n	800cdac <HAL_SPI_TransmitReceive+0x1e4>
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 800ccc8:	68fb      	ldr	r3, [r7, #12]
 800ccca:	685b      	ldr	r3, [r3, #4]
 800cccc:	2b00      	cmp	r3, #0
 800ccce:	d004      	beq.n	800ccda <HAL_SPI_TransmitReceive+0x112>
 800ccd0:	68fb      	ldr	r3, [r7, #12]
 800ccd2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ccd4:	b29b      	uxth	r3, r3
 800ccd6:	2b01      	cmp	r3, #1
 800ccd8:	d15d      	bne.n	800cd96 <HAL_SPI_TransmitReceive+0x1ce>
    {
      hspi->Instance->DR = *((uint16_t *)pTxData);
 800ccda:	68bb      	ldr	r3, [r7, #8]
 800ccdc:	881a      	ldrh	r2, [r3, #0]
 800ccde:	68fb      	ldr	r3, [r7, #12]
 800cce0:	681b      	ldr	r3, [r3, #0]
 800cce2:	60da      	str	r2, [r3, #12]
      pTxData += sizeof(uint16_t);
 800cce4:	68bb      	ldr	r3, [r7, #8]
 800cce6:	3302      	adds	r3, #2
 800cce8:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 800ccea:	68fb      	ldr	r3, [r7, #12]
 800ccec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ccee:	b29b      	uxth	r3, r3
 800ccf0:	3b01      	subs	r3, #1
 800ccf2:	b29a      	uxth	r2, r3
 800ccf4:	68fb      	ldr	r3, [r7, #12]
 800ccf6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ccf8:	e04d      	b.n	800cd96 <HAL_SPI_TransmitReceive+0x1ce>
    {
      /* Check TXE flag */
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 800ccfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ccfc:	2b00      	cmp	r3, #0
 800ccfe:	d01c      	beq.n	800cd3a <HAL_SPI_TransmitReceive+0x172>
 800cd00:	68fb      	ldr	r3, [r7, #12]
 800cd02:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800cd04:	b29b      	uxth	r3, r3
 800cd06:	2b00      	cmp	r3, #0
 800cd08:	d017      	beq.n	800cd3a <HAL_SPI_TransmitReceive+0x172>
 800cd0a:	68fb      	ldr	r3, [r7, #12]
 800cd0c:	681b      	ldr	r3, [r3, #0]
 800cd0e:	689b      	ldr	r3, [r3, #8]
 800cd10:	f003 0302 	and.w	r3, r3, #2
 800cd14:	2b02      	cmp	r3, #2
 800cd16:	d110      	bne.n	800cd3a <HAL_SPI_TransmitReceive+0x172>
      {
        hspi->Instance->DR = *((uint16_t *)pTxData);
 800cd18:	68bb      	ldr	r3, [r7, #8]
 800cd1a:	881a      	ldrh	r2, [r3, #0]
 800cd1c:	68fb      	ldr	r3, [r7, #12]
 800cd1e:	681b      	ldr	r3, [r3, #0]
 800cd20:	60da      	str	r2, [r3, #12]
        pTxData += sizeof(uint16_t);
 800cd22:	68bb      	ldr	r3, [r7, #8]
 800cd24:	3302      	adds	r3, #2
 800cd26:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 800cd28:	68fb      	ldr	r3, [r7, #12]
 800cd2a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800cd2c:	b29b      	uxth	r3, r3
 800cd2e:	3b01      	subs	r3, #1
 800cd30:	b29a      	uxth	r2, r3
 800cd32:	68fb      	ldr	r3, [r7, #12]
 800cd34:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */ 
        txallowed = 0U;
 800cd36:	2300      	movs	r3, #0
 800cd38:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 800cd3a:	68fb      	ldr	r3, [r7, #12]
 800cd3c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cd3e:	b29b      	uxth	r3, r3
 800cd40:	2b00      	cmp	r3, #0
 800cd42:	d018      	beq.n	800cd76 <HAL_SPI_TransmitReceive+0x1ae>
 800cd44:	68fb      	ldr	r3, [r7, #12]
 800cd46:	681b      	ldr	r3, [r3, #0]
 800cd48:	689b      	ldr	r3, [r3, #8]
 800cd4a:	f003 0301 	and.w	r3, r3, #1
 800cd4e:	2b01      	cmp	r3, #1
 800cd50:	d111      	bne.n	800cd76 <HAL_SPI_TransmitReceive+0x1ae>
      {
        *((uint16_t *)pRxData) = hspi->Instance->DR;
 800cd52:	68fb      	ldr	r3, [r7, #12]
 800cd54:	681b      	ldr	r3, [r3, #0]
 800cd56:	68db      	ldr	r3, [r3, #12]
 800cd58:	b29a      	uxth	r2, r3
 800cd5a:	687b      	ldr	r3, [r7, #4]
 800cd5c:	801a      	strh	r2, [r3, #0]
        pRxData += sizeof(uint16_t);
 800cd5e:	687b      	ldr	r3, [r7, #4]
 800cd60:	3302      	adds	r3, #2
 800cd62:	607b      	str	r3, [r7, #4]
        hspi->RxXferCount--;
 800cd64:	68fb      	ldr	r3, [r7, #12]
 800cd66:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cd68:	b29b      	uxth	r3, r3
 800cd6a:	3b01      	subs	r3, #1
 800cd6c:	b29a      	uxth	r2, r3
 800cd6e:	68fb      	ldr	r3, [r7, #12]
 800cd70:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */ 
        txallowed = 1U;
 800cd72:	2301      	movs	r3, #1
 800cd74:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 800cd76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd78:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800cd7c:	d00b      	beq.n	800cd96 <HAL_SPI_TransmitReceive+0x1ce>
 800cd7e:	f7fd fdf9 	bl	800a974 <HAL_GetTick>
 800cd82:	4602      	mov	r2, r0
 800cd84:	697b      	ldr	r3, [r7, #20]
 800cd86:	1ad3      	subs	r3, r2, r3
 800cd88:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cd8a:	429a      	cmp	r2, r3
 800cd8c:	d803      	bhi.n	800cd96 <HAL_SPI_TransmitReceive+0x1ce>
      {
        errorcode = HAL_TIMEOUT;
 800cd8e:	2303      	movs	r3, #3
 800cd90:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800cd94:	e0aa      	b.n	800ceec <HAL_SPI_TransmitReceive+0x324>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800cd96:	68fb      	ldr	r3, [r7, #12]
 800cd98:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800cd9a:	b29b      	uxth	r3, r3
 800cd9c:	2b00      	cmp	r3, #0
 800cd9e:	d1ac      	bne.n	800ccfa <HAL_SPI_TransmitReceive+0x132>
 800cda0:	68fb      	ldr	r3, [r7, #12]
 800cda2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cda4:	b29b      	uxth	r3, r3
 800cda6:	2b00      	cmp	r3, #0
 800cda8:	d1a7      	bne.n	800ccfa <HAL_SPI_TransmitReceive+0x132>
 800cdaa:	e070      	b.n	800ce8e <HAL_SPI_TransmitReceive+0x2c6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 800cdac:	68fb      	ldr	r3, [r7, #12]
 800cdae:	685b      	ldr	r3, [r3, #4]
 800cdb0:	2b00      	cmp	r3, #0
 800cdb2:	d004      	beq.n	800cdbe <HAL_SPI_TransmitReceive+0x1f6>
 800cdb4:	68fb      	ldr	r3, [r7, #12]
 800cdb6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800cdb8:	b29b      	uxth	r3, r3
 800cdba:	2b01      	cmp	r3, #1
 800cdbc:	d15d      	bne.n	800ce7a <HAL_SPI_TransmitReceive+0x2b2>
    {
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pTxData);
 800cdbe:	68fb      	ldr	r3, [r7, #12]
 800cdc0:	681b      	ldr	r3, [r3, #0]
 800cdc2:	330c      	adds	r3, #12
 800cdc4:	68ba      	ldr	r2, [r7, #8]
 800cdc6:	7812      	ldrb	r2, [r2, #0]
 800cdc8:	701a      	strb	r2, [r3, #0]
      pTxData += sizeof(uint8_t);
 800cdca:	68bb      	ldr	r3, [r7, #8]
 800cdcc:	3301      	adds	r3, #1
 800cdce:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 800cdd0:	68fb      	ldr	r3, [r7, #12]
 800cdd2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800cdd4:	b29b      	uxth	r3, r3
 800cdd6:	3b01      	subs	r3, #1
 800cdd8:	b29a      	uxth	r2, r3
 800cdda:	68fb      	ldr	r3, [r7, #12]
 800cddc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800cdde:	e04c      	b.n	800ce7a <HAL_SPI_TransmitReceive+0x2b2>
    {
      /* check TXE flag */
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 800cde0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cde2:	2b00      	cmp	r3, #0
 800cde4:	d01c      	beq.n	800ce20 <HAL_SPI_TransmitReceive+0x258>
 800cde6:	68fb      	ldr	r3, [r7, #12]
 800cde8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800cdea:	b29b      	uxth	r3, r3
 800cdec:	2b00      	cmp	r3, #0
 800cdee:	d017      	beq.n	800ce20 <HAL_SPI_TransmitReceive+0x258>
 800cdf0:	68fb      	ldr	r3, [r7, #12]
 800cdf2:	681b      	ldr	r3, [r3, #0]
 800cdf4:	689b      	ldr	r3, [r3, #8]
 800cdf6:	f003 0302 	and.w	r3, r3, #2
 800cdfa:	2b02      	cmp	r3, #2
 800cdfc:	d110      	bne.n	800ce20 <HAL_SPI_TransmitReceive+0x258>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 800cdfe:	68bb      	ldr	r3, [r7, #8]
 800ce00:	1c5a      	adds	r2, r3, #1
 800ce02:	60ba      	str	r2, [r7, #8]
 800ce04:	68fa      	ldr	r2, [r7, #12]
 800ce06:	6812      	ldr	r2, [r2, #0]
 800ce08:	320c      	adds	r2, #12
 800ce0a:	781b      	ldrb	r3, [r3, #0]
 800ce0c:	7013      	strb	r3, [r2, #0]
        hspi->TxXferCount--;
 800ce0e:	68fb      	ldr	r3, [r7, #12]
 800ce10:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ce12:	b29b      	uxth	r3, r3
 800ce14:	3b01      	subs	r3, #1
 800ce16:	b29a      	uxth	r2, r3
 800ce18:	68fb      	ldr	r3, [r7, #12]
 800ce1a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */ 
        txallowed = 0U;
 800ce1c:	2300      	movs	r3, #0
 800ce1e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 800ce20:	68fb      	ldr	r3, [r7, #12]
 800ce22:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ce24:	b29b      	uxth	r3, r3
 800ce26:	2b00      	cmp	r3, #0
 800ce28:	d017      	beq.n	800ce5a <HAL_SPI_TransmitReceive+0x292>
 800ce2a:	68fb      	ldr	r3, [r7, #12]
 800ce2c:	681b      	ldr	r3, [r3, #0]
 800ce2e:	689b      	ldr	r3, [r3, #8]
 800ce30:	f003 0301 	and.w	r3, r3, #1
 800ce34:	2b01      	cmp	r3, #1
 800ce36:	d110      	bne.n	800ce5a <HAL_SPI_TransmitReceive+0x292>
      {
        (*(uint8_t *)pRxData++) = hspi->Instance->DR;
 800ce38:	68fb      	ldr	r3, [r7, #12]
 800ce3a:	681b      	ldr	r3, [r3, #0]
 800ce3c:	68d9      	ldr	r1, [r3, #12]
 800ce3e:	687b      	ldr	r3, [r7, #4]
 800ce40:	1c5a      	adds	r2, r3, #1
 800ce42:	607a      	str	r2, [r7, #4]
 800ce44:	b2ca      	uxtb	r2, r1
 800ce46:	701a      	strb	r2, [r3, #0]
        hspi->RxXferCount--;
 800ce48:	68fb      	ldr	r3, [r7, #12]
 800ce4a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ce4c:	b29b      	uxth	r3, r3
 800ce4e:	3b01      	subs	r3, #1
 800ce50:	b29a      	uxth	r2, r3
 800ce52:	68fb      	ldr	r3, [r7, #12]
 800ce54:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */ 
        txallowed = 1U;
 800ce56:	2301      	movs	r3, #1
 800ce58:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 800ce5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce5c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ce60:	d00b      	beq.n	800ce7a <HAL_SPI_TransmitReceive+0x2b2>
 800ce62:	f7fd fd87 	bl	800a974 <HAL_GetTick>
 800ce66:	4602      	mov	r2, r0
 800ce68:	697b      	ldr	r3, [r7, #20]
 800ce6a:	1ad3      	subs	r3, r2, r3
 800ce6c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ce6e:	429a      	cmp	r2, r3
 800ce70:	d803      	bhi.n	800ce7a <HAL_SPI_TransmitReceive+0x2b2>
      {
        errorcode = HAL_TIMEOUT;
 800ce72:	2303      	movs	r3, #3
 800ce74:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800ce78:	e038      	b.n	800ceec <HAL_SPI_TransmitReceive+0x324>
    while((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ce7a:	68fb      	ldr	r3, [r7, #12]
 800ce7c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ce7e:	b29b      	uxth	r3, r3
 800ce80:	2b00      	cmp	r3, #0
 800ce82:	d1ad      	bne.n	800cde0 <HAL_SPI_TransmitReceive+0x218>
 800ce84:	68fb      	ldr	r3, [r7, #12]
 800ce86:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ce88:	b29b      	uxth	r3, r3
 800ce8a:	2b00      	cmp	r3, #0
 800ce8c:	d1a8      	bne.n	800cde0 <HAL_SPI_TransmitReceive+0x218>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 800ce8e:	697b      	ldr	r3, [r7, #20]
 800ce90:	9300      	str	r3, [sp, #0]
 800ce92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce94:	2201      	movs	r2, #1
 800ce96:	2102      	movs	r1, #2
 800ce98:	68f8      	ldr	r0, [r7, #12]
 800ce9a:	f000 f939 	bl	800d110 <SPI_WaitFlagStateUntilTimeout>
 800ce9e:	4603      	mov	r3, r0
 800cea0:	2b00      	cmp	r3, #0
 800cea2:	d003      	beq.n	800ceac <HAL_SPI_TransmitReceive+0x2e4>
  {
    errorcode = HAL_TIMEOUT;
 800cea4:	2303      	movs	r3, #3
 800cea6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800ceaa:	e01f      	b.n	800ceec <HAL_SPI_TransmitReceive+0x324>
  }
  
  /* Check Busy flag */
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 800ceac:	697a      	ldr	r2, [r7, #20]
 800ceae:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800ceb0:	68f8      	ldr	r0, [r7, #12]
 800ceb2:	f000 f996 	bl	800d1e2 <SPI_CheckFlag_BSY>
 800ceb6:	4603      	mov	r3, r0
 800ceb8:	2b00      	cmp	r3, #0
 800ceba:	d006      	beq.n	800ceca <HAL_SPI_TransmitReceive+0x302>
  {
    errorcode = HAL_ERROR;
 800cebc:	2301      	movs	r3, #1
 800cebe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800cec2:	68fb      	ldr	r3, [r7, #12]
 800cec4:	2220      	movs	r2, #32
 800cec6:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800cec8:	e010      	b.n	800ceec <HAL_SPI_TransmitReceive+0x324>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800ceca:	68fb      	ldr	r3, [r7, #12]
 800cecc:	689b      	ldr	r3, [r3, #8]
 800cece:	2b00      	cmp	r3, #0
 800ced0:	d10b      	bne.n	800ceea <HAL_SPI_TransmitReceive+0x322>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800ced2:	2300      	movs	r3, #0
 800ced4:	613b      	str	r3, [r7, #16]
 800ced6:	68fb      	ldr	r3, [r7, #12]
 800ced8:	681b      	ldr	r3, [r3, #0]
 800ceda:	68db      	ldr	r3, [r3, #12]
 800cedc:	613b      	str	r3, [r7, #16]
 800cede:	68fb      	ldr	r3, [r7, #12]
 800cee0:	681b      	ldr	r3, [r3, #0]
 800cee2:	689b      	ldr	r3, [r3, #8]
 800cee4:	613b      	str	r3, [r7, #16]
 800cee6:	693b      	ldr	r3, [r7, #16]
 800cee8:	e000      	b.n	800ceec <HAL_SPI_TransmitReceive+0x324>
  }
  
error :
 800ceea:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800ceec:	68fb      	ldr	r3, [r7, #12]
 800ceee:	2201      	movs	r2, #1
 800cef0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800cef4:	68fb      	ldr	r3, [r7, #12]
 800cef6:	2200      	movs	r2, #0
 800cef8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800cefc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 800cf00:	4618      	mov	r0, r3
 800cf02:	3728      	adds	r7, #40	; 0x28
 800cf04:	46bd      	mov	sp, r7
 800cf06:	bd80      	pop	{r7, pc}

0800cf08 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800cf08:	b580      	push	{r7, lr}
 800cf0a:	b088      	sub	sp, #32
 800cf0c:	af00      	add	r7, sp, #0
 800cf0e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800cf10:	687b      	ldr	r3, [r7, #4]
 800cf12:	681b      	ldr	r3, [r3, #0]
 800cf14:	685b      	ldr	r3, [r3, #4]
 800cf16:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800cf18:	687b      	ldr	r3, [r7, #4]
 800cf1a:	681b      	ldr	r3, [r3, #0]
 800cf1c:	689b      	ldr	r3, [r3, #8]
 800cf1e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if(((itflag & SPI_FLAG_OVR) == RESET) &&
 800cf20:	69bb      	ldr	r3, [r7, #24]
 800cf22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cf26:	2b00      	cmp	r3, #0
 800cf28:	d10e      	bne.n	800cf48 <HAL_SPI_IRQHandler+0x40>
     ((itflag & SPI_FLAG_RXNE) != RESET) && ((itsource & SPI_IT_RXNE) != RESET))
 800cf2a:	69bb      	ldr	r3, [r7, #24]
 800cf2c:	f003 0301 	and.w	r3, r3, #1
  if(((itflag & SPI_FLAG_OVR) == RESET) &&
 800cf30:	2b00      	cmp	r3, #0
 800cf32:	d009      	beq.n	800cf48 <HAL_SPI_IRQHandler+0x40>
     ((itflag & SPI_FLAG_RXNE) != RESET) && ((itsource & SPI_IT_RXNE) != RESET))
 800cf34:	69fb      	ldr	r3, [r7, #28]
 800cf36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cf3a:	2b00      	cmp	r3, #0
 800cf3c:	d004      	beq.n	800cf48 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 800cf3e:	687b      	ldr	r3, [r7, #4]
 800cf40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cf42:	6878      	ldr	r0, [r7, #4]
 800cf44:	4798      	blx	r3
    return;
 800cf46:	e0b1      	b.n	800d0ac <HAL_SPI_IRQHandler+0x1a4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if(((itflag & SPI_FLAG_TXE) != RESET) && ((itsource & SPI_IT_TXE) != RESET))
 800cf48:	69bb      	ldr	r3, [r7, #24]
 800cf4a:	f003 0302 	and.w	r3, r3, #2
 800cf4e:	2b00      	cmp	r3, #0
 800cf50:	d009      	beq.n	800cf66 <HAL_SPI_IRQHandler+0x5e>
 800cf52:	69fb      	ldr	r3, [r7, #28]
 800cf54:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cf58:	2b00      	cmp	r3, #0
 800cf5a:	d004      	beq.n	800cf66 <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 800cf5c:	687b      	ldr	r3, [r7, #4]
 800cf5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cf60:	6878      	ldr	r0, [r7, #4]
 800cf62:	4798      	blx	r3
    return;
 800cf64:	e0a2      	b.n	800d0ac <HAL_SPI_IRQHandler+0x1a4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if(((itflag & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE)) != RESET) && ((itsource & SPI_IT_ERR) != RESET))
 800cf66:	69bb      	ldr	r3, [r7, #24]
 800cf68:	f403 73b0 	and.w	r3, r3, #352	; 0x160
 800cf6c:	2b00      	cmp	r3, #0
 800cf6e:	f000 809d 	beq.w	800d0ac <HAL_SPI_IRQHandler+0x1a4>
 800cf72:	69fb      	ldr	r3, [r7, #28]
 800cf74:	f003 0320 	and.w	r3, r3, #32
 800cf78:	2b00      	cmp	r3, #0
 800cf7a:	f000 8097 	beq.w	800d0ac <HAL_SPI_IRQHandler+0x1a4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if((itflag & SPI_FLAG_OVR) != RESET)
 800cf7e:	69bb      	ldr	r3, [r7, #24]
 800cf80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cf84:	2b00      	cmp	r3, #0
 800cf86:	d023      	beq.n	800cfd0 <HAL_SPI_IRQHandler+0xc8>
    {
      if(hspi->State != HAL_SPI_STATE_BUSY_TX)
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800cf8e:	b2db      	uxtb	r3, r3
 800cf90:	2b03      	cmp	r3, #3
 800cf92:	d011      	beq.n	800cfb8 <HAL_SPI_IRQHandler+0xb0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800cf94:	687b      	ldr	r3, [r7, #4]
 800cf96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cf98:	f043 0204 	orr.w	r2, r3, #4
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800cfa0:	2300      	movs	r3, #0
 800cfa2:	617b      	str	r3, [r7, #20]
 800cfa4:	687b      	ldr	r3, [r7, #4]
 800cfa6:	681b      	ldr	r3, [r3, #0]
 800cfa8:	68db      	ldr	r3, [r3, #12]
 800cfaa:	617b      	str	r3, [r7, #20]
 800cfac:	687b      	ldr	r3, [r7, #4]
 800cfae:	681b      	ldr	r3, [r3, #0]
 800cfb0:	689b      	ldr	r3, [r3, #8]
 800cfb2:	617b      	str	r3, [r7, #20]
 800cfb4:	697b      	ldr	r3, [r7, #20]
 800cfb6:	e00b      	b.n	800cfd0 <HAL_SPI_IRQHandler+0xc8>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800cfb8:	2300      	movs	r3, #0
 800cfba:	613b      	str	r3, [r7, #16]
 800cfbc:	687b      	ldr	r3, [r7, #4]
 800cfbe:	681b      	ldr	r3, [r3, #0]
 800cfc0:	68db      	ldr	r3, [r3, #12]
 800cfc2:	613b      	str	r3, [r7, #16]
 800cfc4:	687b      	ldr	r3, [r7, #4]
 800cfc6:	681b      	ldr	r3, [r3, #0]
 800cfc8:	689b      	ldr	r3, [r3, #8]
 800cfca:	613b      	str	r3, [r7, #16]
 800cfcc:	693b      	ldr	r3, [r7, #16]
        return;
 800cfce:	e06d      	b.n	800d0ac <HAL_SPI_IRQHandler+0x1a4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if((itflag & SPI_FLAG_MODF) != RESET)
 800cfd0:	69bb      	ldr	r3, [r7, #24]
 800cfd2:	f003 0320 	and.w	r3, r3, #32
 800cfd6:	2b00      	cmp	r3, #0
 800cfd8:	d014      	beq.n	800d004 <HAL_SPI_IRQHandler+0xfc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800cfda:	687b      	ldr	r3, [r7, #4]
 800cfdc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cfde:	f043 0201 	orr.w	r2, r3, #1
 800cfe2:	687b      	ldr	r3, [r7, #4]
 800cfe4:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800cfe6:	2300      	movs	r3, #0
 800cfe8:	60fb      	str	r3, [r7, #12]
 800cfea:	687b      	ldr	r3, [r7, #4]
 800cfec:	681b      	ldr	r3, [r3, #0]
 800cfee:	689b      	ldr	r3, [r3, #8]
 800cff0:	60fb      	str	r3, [r7, #12]
 800cff2:	687b      	ldr	r3, [r7, #4]
 800cff4:	681b      	ldr	r3, [r3, #0]
 800cff6:	681a      	ldr	r2, [r3, #0]
 800cff8:	687b      	ldr	r3, [r7, #4]
 800cffa:	681b      	ldr	r3, [r3, #0]
 800cffc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d000:	601a      	str	r2, [r3, #0]
 800d002:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if((itflag & SPI_FLAG_FRE) != RESET)
 800d004:	69bb      	ldr	r3, [r7, #24]
 800d006:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d00a:	2b00      	cmp	r3, #0
 800d00c:	d00c      	beq.n	800d028 <HAL_SPI_IRQHandler+0x120>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800d00e:	687b      	ldr	r3, [r7, #4]
 800d010:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d012:	f043 0208 	orr.w	r2, r3, #8
 800d016:	687b      	ldr	r3, [r7, #4]
 800d018:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800d01a:	2300      	movs	r3, #0
 800d01c:	60bb      	str	r3, [r7, #8]
 800d01e:	687b      	ldr	r3, [r7, #4]
 800d020:	681b      	ldr	r3, [r3, #0]
 800d022:	689b      	ldr	r3, [r3, #8]
 800d024:	60bb      	str	r3, [r7, #8]
 800d026:	68bb      	ldr	r3, [r7, #8]
    }

    if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800d028:	687b      	ldr	r3, [r7, #4]
 800d02a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d02c:	2b00      	cmp	r3, #0
 800d02e:	d03c      	beq.n	800d0aa <HAL_SPI_IRQHandler+0x1a2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800d030:	687b      	ldr	r3, [r7, #4]
 800d032:	681b      	ldr	r3, [r3, #0]
 800d034:	685a      	ldr	r2, [r3, #4]
 800d036:	687b      	ldr	r3, [r7, #4]
 800d038:	681b      	ldr	r3, [r3, #0]
 800d03a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800d03e:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800d040:	687b      	ldr	r3, [r7, #4]
 800d042:	2201      	movs	r2, #1
 800d044:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN))||(HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800d048:	69fb      	ldr	r3, [r7, #28]
 800d04a:	f003 0302 	and.w	r3, r3, #2
 800d04e:	2b00      	cmp	r3, #0
 800d050:	d104      	bne.n	800d05c <HAL_SPI_IRQHandler+0x154>
 800d052:	69fb      	ldr	r3, [r7, #28]
 800d054:	f003 0301 	and.w	r3, r3, #1
 800d058:	2b00      	cmp	r3, #0
 800d05a:	d022      	beq.n	800d0a2 <HAL_SPI_IRQHandler+0x19a>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800d05c:	687b      	ldr	r3, [r7, #4]
 800d05e:	681b      	ldr	r3, [r3, #0]
 800d060:	685a      	ldr	r2, [r3, #4]
 800d062:	687b      	ldr	r3, [r7, #4]
 800d064:	681b      	ldr	r3, [r3, #0]
 800d066:	f022 0203 	bic.w	r2, r2, #3
 800d06a:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if(hspi->hdmarx != NULL)
 800d06c:	687b      	ldr	r3, [r7, #4]
 800d06e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d070:	2b00      	cmp	r3, #0
 800d072:	d008      	beq.n	800d086 <HAL_SPI_IRQHandler+0x17e>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800d074:	687b      	ldr	r3, [r7, #4]
 800d076:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d078:	4a0e      	ldr	r2, [pc, #56]	; (800d0b4 <HAL_SPI_IRQHandler+0x1ac>)
 800d07a:	651a      	str	r2, [r3, #80]	; 0x50
          HAL_DMA_Abort_IT(hspi->hdmarx);
 800d07c:	687b      	ldr	r3, [r7, #4]
 800d07e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d080:	4618      	mov	r0, r3
 800d082:	f7fe f831 	bl	800b0e8 <HAL_DMA_Abort_IT>
        }
        /* Abort the SPI DMA Tx channel */
        if(hspi->hdmatx != NULL)
 800d086:	687b      	ldr	r3, [r7, #4]
 800d088:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d08a:	2b00      	cmp	r3, #0
 800d08c:	d00d      	beq.n	800d0aa <HAL_SPI_IRQHandler+0x1a2>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800d08e:	687b      	ldr	r3, [r7, #4]
 800d090:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d092:	4a08      	ldr	r2, [pc, #32]	; (800d0b4 <HAL_SPI_IRQHandler+0x1ac>)
 800d094:	651a      	str	r2, [r3, #80]	; 0x50
          HAL_DMA_Abort_IT(hspi->hdmatx);
 800d096:	687b      	ldr	r3, [r7, #4]
 800d098:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d09a:	4618      	mov	r0, r3
 800d09c:	f7fe f824 	bl	800b0e8 <HAL_DMA_Abort_IT>
        if(hspi->hdmatx != NULL)
 800d0a0:	e003      	b.n	800d0aa <HAL_SPI_IRQHandler+0x1a2>
        }
      }
      else
      {
        /* Call user error callback */
        HAL_SPI_ErrorCallback(hspi);
 800d0a2:	6878      	ldr	r0, [r7, #4]
 800d0a4:	f000 f808 	bl	800d0b8 <HAL_SPI_ErrorCallback>
      }
    }
    return;
 800d0a8:	e7ff      	b.n	800d0aa <HAL_SPI_IRQHandler+0x1a2>
 800d0aa:	bf00      	nop
  }
}
 800d0ac:	3720      	adds	r7, #32
 800d0ae:	46bd      	mov	sp, r7
 800d0b0:	bd80      	pop	{r7, pc}
 800d0b2:	bf00      	nop
 800d0b4:	0800d0e9 	.word	0x0800d0e9

0800d0b8 <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
 __weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800d0b8:	b480      	push	{r7}
 800d0ba:	b083      	sub	sp, #12
 800d0bc:	af00      	add	r7, sp, #0
 800d0be:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
  */
}
 800d0c0:	bf00      	nop
 800d0c2:	370c      	adds	r7, #12
 800d0c4:	46bd      	mov	sp, r7
 800d0c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0ca:	4770      	bx	lr

0800d0cc <HAL_SPI_GetState>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 800d0cc:	b480      	push	{r7}
 800d0ce:	b083      	sub	sp, #12
 800d0d0:	af00      	add	r7, sp, #0
 800d0d2:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800d0d4:	687b      	ldr	r3, [r7, #4]
 800d0d6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800d0da:	b2db      	uxtb	r3, r3
}
 800d0dc:	4618      	mov	r0, r3
 800d0de:	370c      	adds	r7, #12
 800d0e0:	46bd      	mov	sp, r7
 800d0e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0e6:	4770      	bx	lr

0800d0e8 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800d0e8:	b580      	push	{r7, lr}
 800d0ea:	b084      	sub	sp, #16
 800d0ec:	af00      	add	r7, sp, #0
 800d0ee:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef* hspi = ( SPI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800d0f0:	687b      	ldr	r3, [r7, #4]
 800d0f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d0f4:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0;
 800d0f6:	68fb      	ldr	r3, [r7, #12]
 800d0f8:	2200      	movs	r2, #0
 800d0fa:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0;
 800d0fc:	68fb      	ldr	r3, [r7, #12]
 800d0fe:	2200      	movs	r2, #0
 800d100:	86da      	strh	r2, [r3, #54]	; 0x36

  HAL_SPI_ErrorCallback(hspi);
 800d102:	68f8      	ldr	r0, [r7, #12]
 800d104:	f7ff ffd8 	bl	800d0b8 <HAL_SPI_ErrorCallback>
}
 800d108:	bf00      	nop
 800d10a:	3710      	adds	r7, #16
 800d10c:	46bd      	mov	sp, r7
 800d10e:	bd80      	pop	{r7, pc}

0800d110 <SPI_WaitFlagStateUntilTimeout>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout, uint32_t Tickstart)
{
 800d110:	b580      	push	{r7, lr}
 800d112:	b084      	sub	sp, #16
 800d114:	af00      	add	r7, sp, #0
 800d116:	60f8      	str	r0, [r7, #12]
 800d118:	60b9      	str	r1, [r7, #8]
 800d11a:	607a      	str	r2, [r7, #4]
 800d11c:	603b      	str	r3, [r7, #0]
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 800d11e:	e04d      	b.n	800d1bc <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if(Timeout != HAL_MAX_DELAY)
 800d120:	683b      	ldr	r3, [r7, #0]
 800d122:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d126:	d049      	beq.n	800d1bc <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 800d128:	683b      	ldr	r3, [r7, #0]
 800d12a:	2b00      	cmp	r3, #0
 800d12c:	d007      	beq.n	800d13e <SPI_WaitFlagStateUntilTimeout+0x2e>
 800d12e:	f7fd fc21 	bl	800a974 <HAL_GetTick>
 800d132:	4602      	mov	r2, r0
 800d134:	69bb      	ldr	r3, [r7, #24]
 800d136:	1ad3      	subs	r3, r2, r3
 800d138:	683a      	ldr	r2, [r7, #0]
 800d13a:	429a      	cmp	r2, r3
 800d13c:	d83e      	bhi.n	800d1bc <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800d13e:	68fb      	ldr	r3, [r7, #12]
 800d140:	681b      	ldr	r3, [r3, #0]
 800d142:	685a      	ldr	r2, [r3, #4]
 800d144:	68fb      	ldr	r3, [r7, #12]
 800d146:	681b      	ldr	r3, [r3, #0]
 800d148:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800d14c:	605a      	str	r2, [r3, #4]

        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800d14e:	68fb      	ldr	r3, [r7, #12]
 800d150:	685b      	ldr	r3, [r3, #4]
 800d152:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800d156:	d111      	bne.n	800d17c <SPI_WaitFlagStateUntilTimeout+0x6c>
 800d158:	68fb      	ldr	r3, [r7, #12]
 800d15a:	689b      	ldr	r3, [r3, #8]
 800d15c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d160:	d004      	beq.n	800d16c <SPI_WaitFlagStateUntilTimeout+0x5c>
 800d162:	68fb      	ldr	r3, [r7, #12]
 800d164:	689b      	ldr	r3, [r3, #8]
 800d166:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d16a:	d107      	bne.n	800d17c <SPI_WaitFlagStateUntilTimeout+0x6c>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800d16c:	68fb      	ldr	r3, [r7, #12]
 800d16e:	681b      	ldr	r3, [r3, #0]
 800d170:	681a      	ldr	r2, [r3, #0]
 800d172:	68fb      	ldr	r3, [r7, #12]
 800d174:	681b      	ldr	r3, [r3, #0]
 800d176:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d17a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800d17c:	68fb      	ldr	r3, [r7, #12]
 800d17e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d180:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d184:	d110      	bne.n	800d1a8 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800d186:	68fb      	ldr	r3, [r7, #12]
 800d188:	681b      	ldr	r3, [r3, #0]
 800d18a:	6819      	ldr	r1, [r3, #0]
 800d18c:	68fb      	ldr	r3, [r7, #12]
 800d18e:	681a      	ldr	r2, [r3, #0]
 800d190:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 800d194:	400b      	ands	r3, r1
 800d196:	6013      	str	r3, [r2, #0]
 800d198:	68fb      	ldr	r3, [r7, #12]
 800d19a:	681b      	ldr	r3, [r3, #0]
 800d19c:	681a      	ldr	r2, [r3, #0]
 800d19e:	68fb      	ldr	r3, [r7, #12]
 800d1a0:	681b      	ldr	r3, [r3, #0]
 800d1a2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800d1a6:	601a      	str	r2, [r3, #0]
        }

        hspi->State= HAL_SPI_STATE_READY;
 800d1a8:	68fb      	ldr	r3, [r7, #12]
 800d1aa:	2201      	movs	r2, #1
 800d1ac:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800d1b0:	68fb      	ldr	r3, [r7, #12]
 800d1b2:	2200      	movs	r2, #0
 800d1b4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800d1b8:	2303      	movs	r3, #3
 800d1ba:	e00e      	b.n	800d1da <SPI_WaitFlagStateUntilTimeout+0xca>
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 800d1bc:	68fb      	ldr	r3, [r7, #12]
 800d1be:	681b      	ldr	r3, [r3, #0]
 800d1c0:	689a      	ldr	r2, [r3, #8]
 800d1c2:	68bb      	ldr	r3, [r7, #8]
 800d1c4:	4013      	ands	r3, r2
 800d1c6:	68ba      	ldr	r2, [r7, #8]
 800d1c8:	429a      	cmp	r2, r3
 800d1ca:	d101      	bne.n	800d1d0 <SPI_WaitFlagStateUntilTimeout+0xc0>
 800d1cc:	2201      	movs	r2, #1
 800d1ce:	e000      	b.n	800d1d2 <SPI_WaitFlagStateUntilTimeout+0xc2>
 800d1d0:	2200      	movs	r2, #0
 800d1d2:	687b      	ldr	r3, [r7, #4]
 800d1d4:	429a      	cmp	r2, r3
 800d1d6:	d1a3      	bne.n	800d120 <SPI_WaitFlagStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 800d1d8:	2300      	movs	r3, #0
}
 800d1da:	4618      	mov	r0, r3
 800d1dc:	3710      	adds	r7, #16
 800d1de:	46bd      	mov	sp, r7
 800d1e0:	bd80      	pop	{r7, pc}

0800d1e2 <SPI_CheckFlag_BSY>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800d1e2:	b580      	push	{r7, lr}
 800d1e4:	b086      	sub	sp, #24
 800d1e6:	af02      	add	r7, sp, #8
 800d1e8:	60f8      	str	r0, [r7, #12]
 800d1ea:	60b9      	str	r1, [r7, #8]
 800d1ec:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800d1ee:	687b      	ldr	r3, [r7, #4]
 800d1f0:	9300      	str	r3, [sp, #0]
 800d1f2:	68bb      	ldr	r3, [r7, #8]
 800d1f4:	2200      	movs	r2, #0
 800d1f6:	2180      	movs	r1, #128	; 0x80
 800d1f8:	68f8      	ldr	r0, [r7, #12]
 800d1fa:	f7ff ff89 	bl	800d110 <SPI_WaitFlagStateUntilTimeout>
 800d1fe:	4603      	mov	r3, r0
 800d200:	2b00      	cmp	r3, #0
 800d202:	d007      	beq.n	800d214 <SPI_CheckFlag_BSY+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d204:	68fb      	ldr	r3, [r7, #12]
 800d206:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d208:	f043 0220 	orr.w	r2, r3, #32
 800d20c:	68fb      	ldr	r3, [r7, #12]
 800d20e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 800d210:	2303      	movs	r3, #3
 800d212:	e000      	b.n	800d216 <SPI_CheckFlag_BSY+0x34>
  }
  return HAL_OK;
 800d214:	2300      	movs	r3, #0
}
 800d216:	4618      	mov	r0, r3
 800d218:	3710      	adds	r7, #16
 800d21a:	46bd      	mov	sp, r7
 800d21c:	bd80      	pop	{r7, pc}

0800d21e <HAL_TIM_Base_Init>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
 800d21e:	b580      	push	{r7, lr}
 800d220:	b082      	sub	sp, #8
 800d222:	af00      	add	r7, sp, #0
 800d224:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 800d226:	687b      	ldr	r3, [r7, #4]
 800d228:	2b00      	cmp	r3, #0
 800d22a:	d101      	bne.n	800d230 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800d22c:	2301      	movs	r3, #1
 800d22e:	e01d      	b.n	800d26c <HAL_TIM_Base_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  
  if(htim->State == HAL_TIM_STATE_RESET)
 800d230:	687b      	ldr	r3, [r7, #4]
 800d232:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800d236:	b2db      	uxtb	r3, r3
 800d238:	2b00      	cmp	r3, #0
 800d23a:	d106      	bne.n	800d24a <HAL_TIM_Base_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d23c:	687b      	ldr	r3, [r7, #4]
 800d23e:	2200      	movs	r2, #0
 800d240:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800d244:	6878      	ldr	r0, [r7, #4]
 800d246:	f7f4 fe3b 	bl	8001ec0 <HAL_TIM_Base_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 800d24a:	687b      	ldr	r3, [r7, #4]
 800d24c:	2202      	movs	r2, #2
 800d24e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 800d252:	687b      	ldr	r3, [r7, #4]
 800d254:	681a      	ldr	r2, [r3, #0]
 800d256:	687b      	ldr	r3, [r7, #4]
 800d258:	3304      	adds	r3, #4
 800d25a:	4619      	mov	r1, r3
 800d25c:	4610      	mov	r0, r2
 800d25e:	f000 fc03 	bl	800da68 <TIM_Base_SetConfig>
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 800d262:	687b      	ldr	r3, [r7, #4]
 800d264:	2201      	movs	r2, #1
 800d266:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 800d26a:	2300      	movs	r3, #0
}
 800d26c:	4618      	mov	r0, r3
 800d26e:	3708      	adds	r7, #8
 800d270:	46bd      	mov	sp, r7
 800d272:	bd80      	pop	{r7, pc}

0800d274 <HAL_TIM_Base_Start_IT>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800d274:	b480      	push	{r7}
 800d276:	b083      	sub	sp, #12
 800d278:	af00      	add	r7, sp, #0
 800d27a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800d27c:	687b      	ldr	r3, [r7, #4]
 800d27e:	681b      	ldr	r3, [r3, #0]
 800d280:	68da      	ldr	r2, [r3, #12]
 800d282:	687b      	ldr	r3, [r7, #4]
 800d284:	681b      	ldr	r3, [r3, #0]
 800d286:	f042 0201 	orr.w	r2, r2, #1
 800d28a:	60da      	str	r2, [r3, #12]
      
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800d28c:	687b      	ldr	r3, [r7, #4]
 800d28e:	681b      	ldr	r3, [r3, #0]
 800d290:	681a      	ldr	r2, [r3, #0]
 800d292:	687b      	ldr	r3, [r7, #4]
 800d294:	681b      	ldr	r3, [r3, #0]
 800d296:	f042 0201 	orr.w	r2, r2, #1
 800d29a:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
 800d29c:	2300      	movs	r3, #0
}
 800d29e:	4618      	mov	r0, r3
 800d2a0:	370c      	adds	r7, #12
 800d2a2:	46bd      	mov	sp, r7
 800d2a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2a8:	4770      	bx	lr

0800d2aa <HAL_TIM_PWM_Init>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800d2aa:	b580      	push	{r7, lr}
 800d2ac:	b082      	sub	sp, #8
 800d2ae:	af00      	add	r7, sp, #0
 800d2b0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 800d2b2:	687b      	ldr	r3, [r7, #4]
 800d2b4:	2b00      	cmp	r3, #0
 800d2b6:	d101      	bne.n	800d2bc <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800d2b8:	2301      	movs	r3, #1
 800d2ba:	e01d      	b.n	800d2f8 <HAL_TIM_PWM_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));

  if(htim->State == HAL_TIM_STATE_RESET)
 800d2bc:	687b      	ldr	r3, [r7, #4]
 800d2be:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800d2c2:	b2db      	uxtb	r3, r3
 800d2c4:	2b00      	cmp	r3, #0
 800d2c6:	d106      	bne.n	800d2d6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d2c8:	687b      	ldr	r3, [r7, #4]
 800d2ca:	2200      	movs	r2, #0
 800d2cc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800d2d0:	6878      	ldr	r0, [r7, #4]
 800d2d2:	f000 f815 	bl	800d300 <HAL_TIM_PWM_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;  
 800d2d6:	687b      	ldr	r3, [r7, #4]
 800d2d8:	2202      	movs	r2, #2
 800d2da:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Init the base time for the PWM */  
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 800d2de:	687b      	ldr	r3, [r7, #4]
 800d2e0:	681a      	ldr	r2, [r3, #0]
 800d2e2:	687b      	ldr	r3, [r7, #4]
 800d2e4:	3304      	adds	r3, #4
 800d2e6:	4619      	mov	r1, r3
 800d2e8:	4610      	mov	r0, r2
 800d2ea:	f000 fbbd 	bl	800da68 <TIM_Base_SetConfig>
   
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 800d2ee:	687b      	ldr	r3, [r7, #4]
 800d2f0:	2201      	movs	r2, #1
 800d2f2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 800d2f6:	2300      	movs	r3, #0
}  
 800d2f8:	4618      	mov	r0, r3
 800d2fa:	3708      	adds	r7, #8
 800d2fc:	46bd      	mov	sp, r7
 800d2fe:	bd80      	pop	{r7, pc}

0800d300 <HAL_TIM_PWM_MspInit>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800d300:	b480      	push	{r7}
 800d302:	b083      	sub	sp, #12
 800d304:	af00      	add	r7, sp, #0
 800d306:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800d308:	bf00      	nop
 800d30a:	370c      	adds	r7, #12
 800d30c:	46bd      	mov	sp, r7
 800d30e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d312:	4770      	bx	lr

0800d314 <HAL_TIM_IC_Init>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800d314:	b580      	push	{r7, lr}
 800d316:	b082      	sub	sp, #8
 800d318:	af00      	add	r7, sp, #0
 800d31a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 800d31c:	687b      	ldr	r3, [r7, #4]
 800d31e:	2b00      	cmp	r3, #0
 800d320:	d101      	bne.n	800d326 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800d322:	2301      	movs	r3, #1
 800d324:	e01d      	b.n	800d362 <HAL_TIM_IC_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision)); 

  if(htim->State == HAL_TIM_STATE_RESET)
 800d326:	687b      	ldr	r3, [r7, #4]
 800d328:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800d32c:	b2db      	uxtb	r3, r3
 800d32e:	2b00      	cmp	r3, #0
 800d330:	d106      	bne.n	800d340 <HAL_TIM_IC_Init+0x2c>
  { 
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d332:	687b      	ldr	r3, [r7, #4]
 800d334:	2200      	movs	r2, #0
 800d336:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800d33a:	6878      	ldr	r0, [r7, #4]
 800d33c:	f000 f815 	bl	800d36a <HAL_TIM_IC_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;   
 800d340:	687b      	ldr	r3, [r7, #4]
 800d342:	2202      	movs	r2, #2
 800d344:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Init the base time for the input capture */  
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 800d348:	687b      	ldr	r3, [r7, #4]
 800d34a:	681a      	ldr	r2, [r3, #0]
 800d34c:	687b      	ldr	r3, [r7, #4]
 800d34e:	3304      	adds	r3, #4
 800d350:	4619      	mov	r1, r3
 800d352:	4610      	mov	r0, r2
 800d354:	f000 fb88 	bl	800da68 <TIM_Base_SetConfig>
   
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 800d358:	687b      	ldr	r3, [r7, #4]
 800d35a:	2201      	movs	r2, #1
 800d35c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 800d360:	2300      	movs	r3, #0
}
 800d362:	4618      	mov	r0, r3
 800d364:	3708      	adds	r7, #8
 800d366:	46bd      	mov	sp, r7
 800d368:	bd80      	pop	{r7, pc}

0800d36a <HAL_TIM_IC_MspInit>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800d36a:	b480      	push	{r7}
 800d36c:	b083      	sub	sp, #12
 800d36e:	af00      	add	r7, sp, #0
 800d370:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800d372:	bf00      	nop
 800d374:	370c      	adds	r7, #12
 800d376:	46bd      	mov	sp, r7
 800d378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d37c:	4770      	bx	lr

0800d37e <HAL_TIM_IRQHandler>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800d37e:	b580      	push	{r7, lr}
 800d380:	b082      	sub	sp, #8
 800d382:	af00      	add	r7, sp, #0
 800d384:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800d386:	687b      	ldr	r3, [r7, #4]
 800d388:	681b      	ldr	r3, [r3, #0]
 800d38a:	691b      	ldr	r3, [r3, #16]
 800d38c:	f003 0302 	and.w	r3, r3, #2
 800d390:	2b02      	cmp	r3, #2
 800d392:	d122      	bne.n	800d3da <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	681b      	ldr	r3, [r3, #0]
 800d398:	68db      	ldr	r3, [r3, #12]
 800d39a:	f003 0302 	and.w	r3, r3, #2
 800d39e:	2b02      	cmp	r3, #2
 800d3a0:	d11b      	bne.n	800d3da <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800d3a2:	687b      	ldr	r3, [r7, #4]
 800d3a4:	681b      	ldr	r3, [r3, #0]
 800d3a6:	f06f 0202 	mvn.w	r2, #2
 800d3aa:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800d3ac:	687b      	ldr	r3, [r7, #4]
 800d3ae:	2201      	movs	r2, #1
 800d3b0:	761a      	strb	r2, [r3, #24]
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800d3b2:	687b      	ldr	r3, [r7, #4]
 800d3b4:	681b      	ldr	r3, [r3, #0]
 800d3b6:	699b      	ldr	r3, [r3, #24]
 800d3b8:	f003 0303 	and.w	r3, r3, #3
 800d3bc:	2b00      	cmp	r3, #0
 800d3be:	d003      	beq.n	800d3c8 <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 800d3c0:	6878      	ldr	r0, [r7, #4]
 800d3c2:	f7f4 fbb5 	bl	8001b30 <HAL_TIM_IC_CaptureCallback>
 800d3c6:	e005      	b.n	800d3d4 <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800d3c8:	6878      	ldr	r0, [r7, #4]
 800d3ca:	f000 fb2e 	bl	800da2a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d3ce:	6878      	ldr	r0, [r7, #4]
 800d3d0:	f000 fb35 	bl	800da3e <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d3d4:	687b      	ldr	r3, [r7, #4]
 800d3d6:	2200      	movs	r2, #0
 800d3d8:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800d3da:	687b      	ldr	r3, [r7, #4]
 800d3dc:	681b      	ldr	r3, [r3, #0]
 800d3de:	691b      	ldr	r3, [r3, #16]
 800d3e0:	f003 0304 	and.w	r3, r3, #4
 800d3e4:	2b04      	cmp	r3, #4
 800d3e6:	d122      	bne.n	800d42e <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 800d3e8:	687b      	ldr	r3, [r7, #4]
 800d3ea:	681b      	ldr	r3, [r3, #0]
 800d3ec:	68db      	ldr	r3, [r3, #12]
 800d3ee:	f003 0304 	and.w	r3, r3, #4
 800d3f2:	2b04      	cmp	r3, #4
 800d3f4:	d11b      	bne.n	800d42e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800d3f6:	687b      	ldr	r3, [r7, #4]
 800d3f8:	681b      	ldr	r3, [r3, #0]
 800d3fa:	f06f 0204 	mvn.w	r2, #4
 800d3fe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800d400:	687b      	ldr	r3, [r7, #4]
 800d402:	2202      	movs	r2, #2
 800d404:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800d406:	687b      	ldr	r3, [r7, #4]
 800d408:	681b      	ldr	r3, [r3, #0]
 800d40a:	699b      	ldr	r3, [r3, #24]
 800d40c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800d410:	2b00      	cmp	r3, #0
 800d412:	d003      	beq.n	800d41c <HAL_TIM_IRQHandler+0x9e>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 800d414:	6878      	ldr	r0, [r7, #4]
 800d416:	f7f4 fb8b 	bl	8001b30 <HAL_TIM_IC_CaptureCallback>
 800d41a:	e005      	b.n	800d428 <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d41c:	6878      	ldr	r0, [r7, #4]
 800d41e:	f000 fb04 	bl	800da2a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d422:	6878      	ldr	r0, [r7, #4]
 800d424:	f000 fb0b 	bl	800da3e <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d428:	687b      	ldr	r3, [r7, #4]
 800d42a:	2200      	movs	r2, #0
 800d42c:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800d42e:	687b      	ldr	r3, [r7, #4]
 800d430:	681b      	ldr	r3, [r3, #0]
 800d432:	691b      	ldr	r3, [r3, #16]
 800d434:	f003 0308 	and.w	r3, r3, #8
 800d438:	2b08      	cmp	r3, #8
 800d43a:	d122      	bne.n	800d482 <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 800d43c:	687b      	ldr	r3, [r7, #4]
 800d43e:	681b      	ldr	r3, [r3, #0]
 800d440:	68db      	ldr	r3, [r3, #12]
 800d442:	f003 0308 	and.w	r3, r3, #8
 800d446:	2b08      	cmp	r3, #8
 800d448:	d11b      	bne.n	800d482 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800d44a:	687b      	ldr	r3, [r7, #4]
 800d44c:	681b      	ldr	r3, [r3, #0]
 800d44e:	f06f 0208 	mvn.w	r2, #8
 800d452:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800d454:	687b      	ldr	r3, [r7, #4]
 800d456:	2204      	movs	r2, #4
 800d458:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800d45a:	687b      	ldr	r3, [r7, #4]
 800d45c:	681b      	ldr	r3, [r3, #0]
 800d45e:	69db      	ldr	r3, [r3, #28]
 800d460:	f003 0303 	and.w	r3, r3, #3
 800d464:	2b00      	cmp	r3, #0
 800d466:	d003      	beq.n	800d470 <HAL_TIM_IRQHandler+0xf2>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 800d468:	6878      	ldr	r0, [r7, #4]
 800d46a:	f7f4 fb61 	bl	8001b30 <HAL_TIM_IC_CaptureCallback>
 800d46e:	e005      	b.n	800d47c <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d470:	6878      	ldr	r0, [r7, #4]
 800d472:	f000 fada 	bl	800da2a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 800d476:	6878      	ldr	r0, [r7, #4]
 800d478:	f000 fae1 	bl	800da3e <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d47c:	687b      	ldr	r3, [r7, #4]
 800d47e:	2200      	movs	r2, #0
 800d480:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800d482:	687b      	ldr	r3, [r7, #4]
 800d484:	681b      	ldr	r3, [r3, #0]
 800d486:	691b      	ldr	r3, [r3, #16]
 800d488:	f003 0310 	and.w	r3, r3, #16
 800d48c:	2b10      	cmp	r3, #16
 800d48e:	d122      	bne.n	800d4d6 <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 800d490:	687b      	ldr	r3, [r7, #4]
 800d492:	681b      	ldr	r3, [r3, #0]
 800d494:	68db      	ldr	r3, [r3, #12]
 800d496:	f003 0310 	and.w	r3, r3, #16
 800d49a:	2b10      	cmp	r3, #16
 800d49c:	d11b      	bne.n	800d4d6 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800d49e:	687b      	ldr	r3, [r7, #4]
 800d4a0:	681b      	ldr	r3, [r3, #0]
 800d4a2:	f06f 0210 	mvn.w	r2, #16
 800d4a6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800d4a8:	687b      	ldr	r3, [r7, #4]
 800d4aa:	2208      	movs	r2, #8
 800d4ac:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800d4ae:	687b      	ldr	r3, [r7, #4]
 800d4b0:	681b      	ldr	r3, [r3, #0]
 800d4b2:	69db      	ldr	r3, [r3, #28]
 800d4b4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800d4b8:	2b00      	cmp	r3, #0
 800d4ba:	d003      	beq.n	800d4c4 <HAL_TIM_IRQHandler+0x146>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 800d4bc:	6878      	ldr	r0, [r7, #4]
 800d4be:	f7f4 fb37 	bl	8001b30 <HAL_TIM_IC_CaptureCallback>
 800d4c2:	e005      	b.n	800d4d0 <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d4c4:	6878      	ldr	r0, [r7, #4]
 800d4c6:	f000 fab0 	bl	800da2a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d4ca:	6878      	ldr	r0, [r7, #4]
 800d4cc:	f000 fab7 	bl	800da3e <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d4d0:	687b      	ldr	r3, [r7, #4]
 800d4d2:	2200      	movs	r2, #0
 800d4d4:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800d4d6:	687b      	ldr	r3, [r7, #4]
 800d4d8:	681b      	ldr	r3, [r3, #0]
 800d4da:	691b      	ldr	r3, [r3, #16]
 800d4dc:	f003 0301 	and.w	r3, r3, #1
 800d4e0:	2b01      	cmp	r3, #1
 800d4e2:	d10e      	bne.n	800d502 <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 800d4e4:	687b      	ldr	r3, [r7, #4]
 800d4e6:	681b      	ldr	r3, [r3, #0]
 800d4e8:	68db      	ldr	r3, [r3, #12]
 800d4ea:	f003 0301 	and.w	r3, r3, #1
 800d4ee:	2b01      	cmp	r3, #1
 800d4f0:	d107      	bne.n	800d502 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800d4f2:	687b      	ldr	r3, [r7, #4]
 800d4f4:	681b      	ldr	r3, [r3, #0]
 800d4f6:	f06f 0201 	mvn.w	r2, #1
 800d4fa:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800d4fc:	6878      	ldr	r0, [r7, #4]
 800d4fe:	f7f4 fa43 	bl	8001988 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800d502:	687b      	ldr	r3, [r7, #4]
 800d504:	681b      	ldr	r3, [r3, #0]
 800d506:	691b      	ldr	r3, [r3, #16]
 800d508:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d50c:	2b80      	cmp	r3, #128	; 0x80
 800d50e:	d10e      	bne.n	800d52e <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 800d510:	687b      	ldr	r3, [r7, #4]
 800d512:	681b      	ldr	r3, [r3, #0]
 800d514:	68db      	ldr	r3, [r3, #12]
 800d516:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d51a:	2b80      	cmp	r3, #128	; 0x80
 800d51c:	d107      	bne.n	800d52e <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800d51e:	687b      	ldr	r3, [r7, #4]
 800d520:	681b      	ldr	r3, [r3, #0]
 800d522:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800d526:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800d528:	6878      	ldr	r0, [r7, #4]
 800d52a:	f000 fee3 	bl	800e2f4 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800d52e:	687b      	ldr	r3, [r7, #4]
 800d530:	681b      	ldr	r3, [r3, #0]
 800d532:	691b      	ldr	r3, [r3, #16]
 800d534:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d538:	2b40      	cmp	r3, #64	; 0x40
 800d53a:	d10e      	bne.n	800d55a <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 800d53c:	687b      	ldr	r3, [r7, #4]
 800d53e:	681b      	ldr	r3, [r3, #0]
 800d540:	68db      	ldr	r3, [r3, #12]
 800d542:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d546:	2b40      	cmp	r3, #64	; 0x40
 800d548:	d107      	bne.n	800d55a <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800d54a:	687b      	ldr	r3, [r7, #4]
 800d54c:	681b      	ldr	r3, [r3, #0]
 800d54e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800d552:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800d554:	6878      	ldr	r0, [r7, #4]
 800d556:	f000 fa7c 	bl	800da52 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800d55a:	687b      	ldr	r3, [r7, #4]
 800d55c:	681b      	ldr	r3, [r3, #0]
 800d55e:	691b      	ldr	r3, [r3, #16]
 800d560:	f003 0320 	and.w	r3, r3, #32
 800d564:	2b20      	cmp	r3, #32
 800d566:	d10e      	bne.n	800d586 <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 800d568:	687b      	ldr	r3, [r7, #4]
 800d56a:	681b      	ldr	r3, [r3, #0]
 800d56c:	68db      	ldr	r3, [r3, #12]
 800d56e:	f003 0320 	and.w	r3, r3, #32
 800d572:	2b20      	cmp	r3, #32
 800d574:	d107      	bne.n	800d586 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800d576:	687b      	ldr	r3, [r7, #4]
 800d578:	681b      	ldr	r3, [r3, #0]
 800d57a:	f06f 0220 	mvn.w	r2, #32
 800d57e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 800d580:	6878      	ldr	r0, [r7, #4]
 800d582:	f000 fead 	bl	800e2e0 <HAL_TIMEx_CommutationCallback>
    }
  }
}
 800d586:	bf00      	nop
 800d588:	3708      	adds	r7, #8
 800d58a:	46bd      	mov	sp, r7
 800d58c:	bd80      	pop	{r7, pc}

0800d58e <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef* sConfig, uint32_t Channel)
{
 800d58e:	b580      	push	{r7, lr}
 800d590:	b084      	sub	sp, #16
 800d592:	af00      	add	r7, sp, #0
 800d594:	60f8      	str	r0, [r7, #12]
 800d596:	60b9      	str	r1, [r7, #8]
 800d598:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_POLARITY(sConfig->ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));
  
  __HAL_LOCK(htim);
 800d59a:	68fb      	ldr	r3, [r7, #12]
 800d59c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800d5a0:	2b01      	cmp	r3, #1
 800d5a2:	d101      	bne.n	800d5a8 <HAL_TIM_IC_ConfigChannel+0x1a>
 800d5a4:	2302      	movs	r3, #2
 800d5a6:	e08a      	b.n	800d6be <HAL_TIM_IC_ConfigChannel+0x130>
 800d5a8:	68fb      	ldr	r3, [r7, #12]
 800d5aa:	2201      	movs	r2, #1
 800d5ac:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
 800d5b0:	68fb      	ldr	r3, [r7, #12]
 800d5b2:	2202      	movs	r2, #2
 800d5b4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  if (Channel == TIM_CHANNEL_1)
 800d5b8:	687b      	ldr	r3, [r7, #4]
 800d5ba:	2b00      	cmp	r3, #0
 800d5bc:	d11b      	bne.n	800d5f6 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800d5be:	68fb      	ldr	r3, [r7, #12]
 800d5c0:	6818      	ldr	r0, [r3, #0]
 800d5c2:	68bb      	ldr	r3, [r7, #8]
 800d5c4:	6819      	ldr	r1, [r3, #0]
 800d5c6:	68bb      	ldr	r3, [r7, #8]
 800d5c8:	685a      	ldr	r2, [r3, #4]
 800d5ca:	68bb      	ldr	r3, [r7, #8]
 800d5cc:	68db      	ldr	r3, [r3, #12]
 800d5ce:	f000 facf 	bl	800db70 <TIM_TI1_SetConfig>
               sConfig->ICPolarity,
               sConfig->ICSelection,
               sConfig->ICFilter);
               
    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800d5d2:	68fb      	ldr	r3, [r7, #12]
 800d5d4:	681b      	ldr	r3, [r3, #0]
 800d5d6:	699a      	ldr	r2, [r3, #24]
 800d5d8:	68fb      	ldr	r3, [r7, #12]
 800d5da:	681b      	ldr	r3, [r3, #0]
 800d5dc:	f022 020c 	bic.w	r2, r2, #12
 800d5e0:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800d5e2:	68fb      	ldr	r3, [r7, #12]
 800d5e4:	681b      	ldr	r3, [r3, #0]
 800d5e6:	6999      	ldr	r1, [r3, #24]
 800d5e8:	68bb      	ldr	r3, [r7, #8]
 800d5ea:	689a      	ldr	r2, [r3, #8]
 800d5ec:	68fb      	ldr	r3, [r7, #12]
 800d5ee:	681b      	ldr	r3, [r3, #0]
 800d5f0:	430a      	orrs	r2, r1
 800d5f2:	619a      	str	r2, [r3, #24]
 800d5f4:	e05a      	b.n	800d6ac <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 800d5f6:	687b      	ldr	r3, [r7, #4]
 800d5f8:	2b04      	cmp	r3, #4
 800d5fa:	d11c      	bne.n	800d636 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
    
    TIM_TI2_SetConfig(htim->Instance, 
 800d5fc:	68fb      	ldr	r3, [r7, #12]
 800d5fe:	6818      	ldr	r0, [r3, #0]
 800d600:	68bb      	ldr	r3, [r7, #8]
 800d602:	6819      	ldr	r1, [r3, #0]
 800d604:	68bb      	ldr	r3, [r7, #8]
 800d606:	685a      	ldr	r2, [r3, #4]
 800d608:	68bb      	ldr	r3, [r7, #8]
 800d60a:	68db      	ldr	r3, [r3, #12]
 800d60c:	f000 fceb 	bl	800dfe6 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);
               
    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800d610:	68fb      	ldr	r3, [r7, #12]
 800d612:	681b      	ldr	r3, [r3, #0]
 800d614:	699a      	ldr	r2, [r3, #24]
 800d616:	68fb      	ldr	r3, [r7, #12]
 800d618:	681b      	ldr	r3, [r3, #0]
 800d61a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800d61e:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800d620:	68fb      	ldr	r3, [r7, #12]
 800d622:	681b      	ldr	r3, [r3, #0]
 800d624:	6999      	ldr	r1, [r3, #24]
 800d626:	68bb      	ldr	r3, [r7, #8]
 800d628:	689b      	ldr	r3, [r3, #8]
 800d62a:	021a      	lsls	r2, r3, #8
 800d62c:	68fb      	ldr	r3, [r7, #12]
 800d62e:	681b      	ldr	r3, [r3, #0]
 800d630:	430a      	orrs	r2, r1
 800d632:	619a      	str	r2, [r3, #24]
 800d634:	e03a      	b.n	800d6ac <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 800d636:	687b      	ldr	r3, [r7, #4]
 800d638:	2b08      	cmp	r3, #8
 800d63a:	d11b      	bne.n	800d674 <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
    
    TIM_TI3_SetConfig(htim->Instance,  
 800d63c:	68fb      	ldr	r3, [r7, #12]
 800d63e:	6818      	ldr	r0, [r3, #0]
 800d640:	68bb      	ldr	r3, [r7, #8]
 800d642:	6819      	ldr	r1, [r3, #0]
 800d644:	68bb      	ldr	r3, [r7, #8]
 800d646:	685a      	ldr	r2, [r3, #4]
 800d648:	68bb      	ldr	r3, [r7, #8]
 800d64a:	68db      	ldr	r3, [r3, #12]
 800d64c:	f000 fd40 	bl	800e0d0 <TIM_TI3_SetConfig>
               sConfig->ICPolarity,
               sConfig->ICSelection,
               sConfig->ICFilter);
               
    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800d650:	68fb      	ldr	r3, [r7, #12]
 800d652:	681b      	ldr	r3, [r3, #0]
 800d654:	69da      	ldr	r2, [r3, #28]
 800d656:	68fb      	ldr	r3, [r7, #12]
 800d658:	681b      	ldr	r3, [r3, #0]
 800d65a:	f022 020c 	bic.w	r2, r2, #12
 800d65e:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800d660:	68fb      	ldr	r3, [r7, #12]
 800d662:	681b      	ldr	r3, [r3, #0]
 800d664:	69d9      	ldr	r1, [r3, #28]
 800d666:	68bb      	ldr	r3, [r7, #8]
 800d668:	689a      	ldr	r2, [r3, #8]
 800d66a:	68fb      	ldr	r3, [r7, #12]
 800d66c:	681b      	ldr	r3, [r3, #0]
 800d66e:	430a      	orrs	r2, r1
 800d670:	61da      	str	r2, [r3, #28]
 800d672:	e01b      	b.n	800d6ac <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
    
    TIM_TI4_SetConfig(htim->Instance, 
 800d674:	68fb      	ldr	r3, [r7, #12]
 800d676:	6818      	ldr	r0, [r3, #0]
 800d678:	68bb      	ldr	r3, [r7, #8]
 800d67a:	6819      	ldr	r1, [r3, #0]
 800d67c:	68bb      	ldr	r3, [r7, #8]
 800d67e:	685a      	ldr	r2, [r3, #4]
 800d680:	68bb      	ldr	r3, [r7, #8]
 800d682:	68db      	ldr	r3, [r3, #12]
 800d684:	f000 fd64 	bl	800e150 <TIM_TI4_SetConfig>
               sConfig->ICPolarity,
               sConfig->ICSelection,
               sConfig->ICFilter);
               
    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800d688:	68fb      	ldr	r3, [r7, #12]
 800d68a:	681b      	ldr	r3, [r3, #0]
 800d68c:	69da      	ldr	r2, [r3, #28]
 800d68e:	68fb      	ldr	r3, [r7, #12]
 800d690:	681b      	ldr	r3, [r3, #0]
 800d692:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800d696:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800d698:	68fb      	ldr	r3, [r7, #12]
 800d69a:	681b      	ldr	r3, [r3, #0]
 800d69c:	69d9      	ldr	r1, [r3, #28]
 800d69e:	68bb      	ldr	r3, [r7, #8]
 800d6a0:	689b      	ldr	r3, [r3, #8]
 800d6a2:	021a      	lsls	r2, r3, #8
 800d6a4:	68fb      	ldr	r3, [r7, #12]
 800d6a6:	681b      	ldr	r3, [r3, #0]
 800d6a8:	430a      	orrs	r2, r1
 800d6aa:	61da      	str	r2, [r3, #28]
  }
  
  htim->State = HAL_TIM_STATE_READY;
 800d6ac:	68fb      	ldr	r3, [r7, #12]
 800d6ae:	2201      	movs	r2, #1
 800d6b0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  __HAL_UNLOCK(htim);
 800d6b4:	68fb      	ldr	r3, [r7, #12]
 800d6b6:	2200      	movs	r2, #0
 800d6b8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK; 
 800d6bc:	2300      	movs	r3, #0
}
 800d6be:	4618      	mov	r0, r3
 800d6c0:	3710      	adds	r7, #16
 800d6c2:	46bd      	mov	sp, r7
 800d6c4:	bd80      	pop	{r7, pc}
	...

0800d6c8 <HAL_TIM_PWM_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel)
{
 800d6c8:	b580      	push	{r7, lr}
 800d6ca:	b084      	sub	sp, #16
 800d6cc:	af00      	add	r7, sp, #0
 800d6ce:	60f8      	str	r0, [r7, #12]
 800d6d0:	60b9      	str	r1, [r7, #8]
 800d6d2:	607a      	str	r2, [r7, #4]
  __HAL_LOCK(htim);
 800d6d4:	68fb      	ldr	r3, [r7, #12]
 800d6d6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800d6da:	2b01      	cmp	r3, #1
 800d6dc:	d101      	bne.n	800d6e2 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800d6de:	2302      	movs	r3, #2
 800d6e0:	e0b4      	b.n	800d84c <HAL_TIM_PWM_ConfigChannel+0x184>
 800d6e2:	68fb      	ldr	r3, [r7, #12]
 800d6e4:	2201      	movs	r2, #1
 800d6e6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  assert_param(IS_TIM_CHANNELS(Channel)); 
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  htim->State = HAL_TIM_STATE_BUSY;
 800d6ea:	68fb      	ldr	r3, [r7, #12]
 800d6ec:	2202      	movs	r2, #2
 800d6ee:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 800d6f2:	687b      	ldr	r3, [r7, #4]
 800d6f4:	2b0c      	cmp	r3, #12
 800d6f6:	f200 809f 	bhi.w	800d838 <HAL_TIM_PWM_ConfigChannel+0x170>
 800d6fa:	a201      	add	r2, pc, #4	; (adr r2, 800d700 <HAL_TIM_PWM_ConfigChannel+0x38>)
 800d6fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d700:	0800d735 	.word	0x0800d735
 800d704:	0800d839 	.word	0x0800d839
 800d708:	0800d839 	.word	0x0800d839
 800d70c:	0800d839 	.word	0x0800d839
 800d710:	0800d775 	.word	0x0800d775
 800d714:	0800d839 	.word	0x0800d839
 800d718:	0800d839 	.word	0x0800d839
 800d71c:	0800d839 	.word	0x0800d839
 800d720:	0800d7b7 	.word	0x0800d7b7
 800d724:	0800d839 	.word	0x0800d839
 800d728:	0800d839 	.word	0x0800d839
 800d72c:	0800d839 	.word	0x0800d839
 800d730:	0800d7f7 	.word	0x0800d7f7
  {
    case TIM_CHANNEL_1:
    {
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800d734:	68fb      	ldr	r3, [r7, #12]
 800d736:	681b      	ldr	r3, [r3, #0]
 800d738:	68b9      	ldr	r1, [r7, #8]
 800d73a:	4618      	mov	r0, r3
 800d73c:	f000 faf6 	bl	800dd2c <TIM_OC1_SetConfig>
      
      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800d740:	68fb      	ldr	r3, [r7, #12]
 800d742:	681b      	ldr	r3, [r3, #0]
 800d744:	699a      	ldr	r2, [r3, #24]
 800d746:	68fb      	ldr	r3, [r7, #12]
 800d748:	681b      	ldr	r3, [r3, #0]
 800d74a:	f042 0208 	orr.w	r2, r2, #8
 800d74e:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800d750:	68fb      	ldr	r3, [r7, #12]
 800d752:	681b      	ldr	r3, [r3, #0]
 800d754:	699a      	ldr	r2, [r3, #24]
 800d756:	68fb      	ldr	r3, [r7, #12]
 800d758:	681b      	ldr	r3, [r3, #0]
 800d75a:	f022 0204 	bic.w	r2, r2, #4
 800d75e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800d760:	68fb      	ldr	r3, [r7, #12]
 800d762:	681b      	ldr	r3, [r3, #0]
 800d764:	6999      	ldr	r1, [r3, #24]
 800d766:	68bb      	ldr	r3, [r7, #8]
 800d768:	691a      	ldr	r2, [r3, #16]
 800d76a:	68fb      	ldr	r3, [r7, #12]
 800d76c:	681b      	ldr	r3, [r3, #0]
 800d76e:	430a      	orrs	r2, r1
 800d770:	619a      	str	r2, [r3, #24]
    }
    break;
 800d772:	e062      	b.n	800d83a <HAL_TIM_PWM_ConfigChannel+0x172>
    
    case TIM_CHANNEL_2:
    {
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800d774:	68fb      	ldr	r3, [r7, #12]
 800d776:	681b      	ldr	r3, [r3, #0]
 800d778:	68b9      	ldr	r1, [r7, #8]
 800d77a:	4618      	mov	r0, r3
 800d77c:	f000 fa68 	bl	800dc50 <TIM_OC2_SetConfig>
      
      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800d780:	68fb      	ldr	r3, [r7, #12]
 800d782:	681b      	ldr	r3, [r3, #0]
 800d784:	699a      	ldr	r2, [r3, #24]
 800d786:	68fb      	ldr	r3, [r7, #12]
 800d788:	681b      	ldr	r3, [r3, #0]
 800d78a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d78e:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800d790:	68fb      	ldr	r3, [r7, #12]
 800d792:	681b      	ldr	r3, [r3, #0]
 800d794:	699a      	ldr	r2, [r3, #24]
 800d796:	68fb      	ldr	r3, [r7, #12]
 800d798:	681b      	ldr	r3, [r3, #0]
 800d79a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d79e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800d7a0:	68fb      	ldr	r3, [r7, #12]
 800d7a2:	681b      	ldr	r3, [r3, #0]
 800d7a4:	6999      	ldr	r1, [r3, #24]
 800d7a6:	68bb      	ldr	r3, [r7, #8]
 800d7a8:	691b      	ldr	r3, [r3, #16]
 800d7aa:	021a      	lsls	r2, r3, #8
 800d7ac:	68fb      	ldr	r3, [r7, #12]
 800d7ae:	681b      	ldr	r3, [r3, #0]
 800d7b0:	430a      	orrs	r2, r1
 800d7b2:	619a      	str	r2, [r3, #24]
    }
    break;
 800d7b4:	e041      	b.n	800d83a <HAL_TIM_PWM_ConfigChannel+0x172>
    
    case TIM_CHANNEL_3:
    {
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800d7b6:	68fb      	ldr	r3, [r7, #12]
 800d7b8:	681b      	ldr	r3, [r3, #0]
 800d7ba:	68b9      	ldr	r1, [r7, #8]
 800d7bc:	4618      	mov	r0, r3
 800d7be:	f000 fb1d 	bl	800ddfc <TIM_OC3_SetConfig>
      
      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800d7c2:	68fb      	ldr	r3, [r7, #12]
 800d7c4:	681b      	ldr	r3, [r3, #0]
 800d7c6:	69da      	ldr	r2, [r3, #28]
 800d7c8:	68fb      	ldr	r3, [r7, #12]
 800d7ca:	681b      	ldr	r3, [r3, #0]
 800d7cc:	f042 0208 	orr.w	r2, r2, #8
 800d7d0:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800d7d2:	68fb      	ldr	r3, [r7, #12]
 800d7d4:	681b      	ldr	r3, [r3, #0]
 800d7d6:	69da      	ldr	r2, [r3, #28]
 800d7d8:	68fb      	ldr	r3, [r7, #12]
 800d7da:	681b      	ldr	r3, [r3, #0]
 800d7dc:	f022 0204 	bic.w	r2, r2, #4
 800d7e0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 800d7e2:	68fb      	ldr	r3, [r7, #12]
 800d7e4:	681b      	ldr	r3, [r3, #0]
 800d7e6:	69d9      	ldr	r1, [r3, #28]
 800d7e8:	68bb      	ldr	r3, [r7, #8]
 800d7ea:	691a      	ldr	r2, [r3, #16]
 800d7ec:	68fb      	ldr	r3, [r7, #12]
 800d7ee:	681b      	ldr	r3, [r3, #0]
 800d7f0:	430a      	orrs	r2, r1
 800d7f2:	61da      	str	r2, [r3, #28]
    }
    break;
 800d7f4:	e021      	b.n	800d83a <HAL_TIM_PWM_ConfigChannel+0x172>
    
    case TIM_CHANNEL_4:
    {
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800d7f6:	68fb      	ldr	r3, [r7, #12]
 800d7f8:	681b      	ldr	r3, [r3, #0]
 800d7fa:	68b9      	ldr	r1, [r7, #8]
 800d7fc:	4618      	mov	r0, r3
 800d7fe:	f000 fb69 	bl	800ded4 <TIM_OC4_SetConfig>
      
      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800d802:	68fb      	ldr	r3, [r7, #12]
 800d804:	681b      	ldr	r3, [r3, #0]
 800d806:	69da      	ldr	r2, [r3, #28]
 800d808:	68fb      	ldr	r3, [r7, #12]
 800d80a:	681b      	ldr	r3, [r3, #0]
 800d80c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d810:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800d812:	68fb      	ldr	r3, [r7, #12]
 800d814:	681b      	ldr	r3, [r3, #0]
 800d816:	69da      	ldr	r2, [r3, #28]
 800d818:	68fb      	ldr	r3, [r7, #12]
 800d81a:	681b      	ldr	r3, [r3, #0]
 800d81c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d820:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 800d822:	68fb      	ldr	r3, [r7, #12]
 800d824:	681b      	ldr	r3, [r3, #0]
 800d826:	69d9      	ldr	r1, [r3, #28]
 800d828:	68bb      	ldr	r3, [r7, #8]
 800d82a:	691b      	ldr	r3, [r3, #16]
 800d82c:	021a      	lsls	r2, r3, #8
 800d82e:	68fb      	ldr	r3, [r7, #12]
 800d830:	681b      	ldr	r3, [r3, #0]
 800d832:	430a      	orrs	r2, r1
 800d834:	61da      	str	r2, [r3, #28]
    }
    break;
 800d836:	e000      	b.n	800d83a <HAL_TIM_PWM_ConfigChannel+0x172>
    
    default:
    break;    
 800d838:	bf00      	nop
  }
  
  htim->State = HAL_TIM_STATE_READY;
 800d83a:	68fb      	ldr	r3, [r7, #12]
 800d83c:	2201      	movs	r2, #1
 800d83e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  __HAL_UNLOCK(htim);
 800d842:	68fb      	ldr	r3, [r7, #12]
 800d844:	2200      	movs	r2, #0
 800d846:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 800d84a:	2300      	movs	r3, #0
}
 800d84c:	4618      	mov	r0, r3
 800d84e:	3710      	adds	r7, #16
 800d850:	46bd      	mov	sp, r7
 800d852:	bd80      	pop	{r7, pc}

0800d854 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig: pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral. 
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
 800d854:	b580      	push	{r7, lr}
 800d856:	b084      	sub	sp, #16
 800d858:	af00      	add	r7, sp, #0
 800d85a:	6078      	str	r0, [r7, #4]
 800d85c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 800d85e:	2300      	movs	r3, #0
 800d860:	60fb      	str	r3, [r7, #12]
    
  /* Process Locked */
  __HAL_LOCK(htim);
 800d862:	687b      	ldr	r3, [r7, #4]
 800d864:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800d868:	2b01      	cmp	r3, #1
 800d86a:	d101      	bne.n	800d870 <HAL_TIM_ConfigClockSource+0x1c>
 800d86c:	2302      	movs	r3, #2
 800d86e:	e0d8      	b.n	800da22 <HAL_TIM_ConfigClockSource+0x1ce>
 800d870:	687b      	ldr	r3, [r7, #4]
 800d872:	2201      	movs	r2, #1
 800d874:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
 800d878:	687b      	ldr	r3, [r7, #4]
 800d87a:	2202      	movs	r2, #2
 800d87c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
  
  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800d880:	687b      	ldr	r3, [r7, #4]
 800d882:	681b      	ldr	r3, [r3, #0]
 800d884:	689b      	ldr	r3, [r3, #8]
 800d886:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800d888:	68fb      	ldr	r3, [r7, #12]
 800d88a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800d88e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d890:	68fb      	ldr	r3, [r7, #12]
 800d892:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800d896:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800d898:	687b      	ldr	r3, [r7, #4]
 800d89a:	681b      	ldr	r3, [r3, #0]
 800d89c:	68fa      	ldr	r2, [r7, #12]
 800d89e:	609a      	str	r2, [r3, #8]
  
  switch (sClockSourceConfig->ClockSource)
 800d8a0:	683b      	ldr	r3, [r7, #0]
 800d8a2:	681b      	ldr	r3, [r3, #0]
 800d8a4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d8a8:	d052      	beq.n	800d950 <HAL_TIM_ConfigClockSource+0xfc>
 800d8aa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d8ae:	f200 80ae 	bhi.w	800da0e <HAL_TIM_ConfigClockSource+0x1ba>
 800d8b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d8b6:	d027      	beq.n	800d908 <HAL_TIM_ConfigClockSource+0xb4>
 800d8b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d8bc:	f200 80a7 	bhi.w	800da0e <HAL_TIM_ConfigClockSource+0x1ba>
 800d8c0:	2b70      	cmp	r3, #112	; 0x70
 800d8c2:	d02a      	beq.n	800d91a <HAL_TIM_ConfigClockSource+0xc6>
 800d8c4:	2b70      	cmp	r3, #112	; 0x70
 800d8c6:	f200 80a2 	bhi.w	800da0e <HAL_TIM_ConfigClockSource+0x1ba>
 800d8ca:	2b60      	cmp	r3, #96	; 0x60
 800d8cc:	d063      	beq.n	800d996 <HAL_TIM_ConfigClockSource+0x142>
 800d8ce:	2b60      	cmp	r3, #96	; 0x60
 800d8d0:	f200 809d 	bhi.w	800da0e <HAL_TIM_ConfigClockSource+0x1ba>
 800d8d4:	2b50      	cmp	r3, #80	; 0x50
 800d8d6:	d04e      	beq.n	800d976 <HAL_TIM_ConfigClockSource+0x122>
 800d8d8:	2b50      	cmp	r3, #80	; 0x50
 800d8da:	f200 8098 	bhi.w	800da0e <HAL_TIM_ConfigClockSource+0x1ba>
 800d8de:	2b40      	cmp	r3, #64	; 0x40
 800d8e0:	d069      	beq.n	800d9b6 <HAL_TIM_ConfigClockSource+0x162>
 800d8e2:	2b40      	cmp	r3, #64	; 0x40
 800d8e4:	f200 8093 	bhi.w	800da0e <HAL_TIM_ConfigClockSource+0x1ba>
 800d8e8:	2b30      	cmp	r3, #48	; 0x30
 800d8ea:	f000 8089 	beq.w	800da00 <HAL_TIM_ConfigClockSource+0x1ac>
 800d8ee:	2b30      	cmp	r3, #48	; 0x30
 800d8f0:	f200 808d 	bhi.w	800da0e <HAL_TIM_ConfigClockSource+0x1ba>
 800d8f4:	2b20      	cmp	r3, #32
 800d8f6:	d07c      	beq.n	800d9f2 <HAL_TIM_ConfigClockSource+0x19e>
 800d8f8:	2b20      	cmp	r3, #32
 800d8fa:	f200 8088 	bhi.w	800da0e <HAL_TIM_ConfigClockSource+0x1ba>
 800d8fe:	2b00      	cmp	r3, #0
 800d900:	d069      	beq.n	800d9d6 <HAL_TIM_ConfigClockSource+0x182>
 800d902:	2b10      	cmp	r3, #16
 800d904:	d06e      	beq.n	800d9e4 <HAL_TIM_ConfigClockSource+0x190>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;
    
    default:
    break;    
 800d906:	e082      	b.n	800da0e <HAL_TIM_ConfigClockSource+0x1ba>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 800d908:	687b      	ldr	r3, [r7, #4]
 800d90a:	681b      	ldr	r3, [r3, #0]
 800d90c:	689a      	ldr	r2, [r3, #8]
 800d90e:	687b      	ldr	r3, [r7, #4]
 800d910:	681b      	ldr	r3, [r3, #0]
 800d912:	f022 0207 	bic.w	r2, r2, #7
 800d916:	609a      	str	r2, [r3, #8]
    break;
 800d918:	e07a      	b.n	800da10 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ETR_SetConfig(htim->Instance, 
 800d91a:	687b      	ldr	r3, [r7, #4]
 800d91c:	6818      	ldr	r0, [r3, #0]
 800d91e:	683b      	ldr	r3, [r7, #0]
 800d920:	6899      	ldr	r1, [r3, #8]
 800d922:	683b      	ldr	r3, [r7, #0]
 800d924:	685a      	ldr	r2, [r3, #4]
 800d926:	683b      	ldr	r3, [r7, #0]
 800d928:	68db      	ldr	r3, [r3, #12]
 800d92a:	f000 fc72 	bl	800e212 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800d92e:	687b      	ldr	r3, [r7, #4]
 800d930:	681b      	ldr	r3, [r3, #0]
 800d932:	689b      	ldr	r3, [r3, #8]
 800d934:	60fb      	str	r3, [r7, #12]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800d936:	68fb      	ldr	r3, [r7, #12]
 800d938:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800d93c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800d93e:	68fb      	ldr	r3, [r7, #12]
 800d940:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800d944:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800d946:	687b      	ldr	r3, [r7, #4]
 800d948:	681b      	ldr	r3, [r3, #0]
 800d94a:	68fa      	ldr	r2, [r7, #12]
 800d94c:	609a      	str	r2, [r3, #8]
    break;
 800d94e:	e05f      	b.n	800da10 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ETR_SetConfig(htim->Instance, 
 800d950:	687b      	ldr	r3, [r7, #4]
 800d952:	6818      	ldr	r0, [r3, #0]
 800d954:	683b      	ldr	r3, [r7, #0]
 800d956:	6899      	ldr	r1, [r3, #8]
 800d958:	683b      	ldr	r3, [r7, #0]
 800d95a:	685a      	ldr	r2, [r3, #4]
 800d95c:	683b      	ldr	r3, [r7, #0]
 800d95e:	68db      	ldr	r3, [r3, #12]
 800d960:	f000 fc57 	bl	800e212 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800d964:	687b      	ldr	r3, [r7, #4]
 800d966:	681b      	ldr	r3, [r3, #0]
 800d968:	689a      	ldr	r2, [r3, #8]
 800d96a:	687b      	ldr	r3, [r7, #4]
 800d96c:	681b      	ldr	r3, [r3, #0]
 800d96e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800d972:	609a      	str	r2, [r3, #8]
    break;
 800d974:	e04c      	b.n	800da10 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 800d976:	687b      	ldr	r3, [r7, #4]
 800d978:	6818      	ldr	r0, [r3, #0]
 800d97a:	683b      	ldr	r3, [r7, #0]
 800d97c:	6859      	ldr	r1, [r3, #4]
 800d97e:	683b      	ldr	r3, [r7, #0]
 800d980:	68db      	ldr	r3, [r3, #12]
 800d982:	461a      	mov	r2, r3
 800d984:	f000 fafc 	bl	800df80 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800d988:	687b      	ldr	r3, [r7, #4]
 800d98a:	681b      	ldr	r3, [r3, #0]
 800d98c:	2150      	movs	r1, #80	; 0x50
 800d98e:	4618      	mov	r0, r3
 800d990:	f000 fc1f 	bl	800e1d2 <TIM_ITRx_SetConfig>
    break;
 800d994:	e03c      	b.n	800da10 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_TI2_ConfigInputStage(htim->Instance, 
 800d996:	687b      	ldr	r3, [r7, #4]
 800d998:	6818      	ldr	r0, [r3, #0]
 800d99a:	683b      	ldr	r3, [r7, #0]
 800d99c:	6859      	ldr	r1, [r3, #4]
 800d99e:	683b      	ldr	r3, [r7, #0]
 800d9a0:	68db      	ldr	r3, [r3, #12]
 800d9a2:	461a      	mov	r2, r3
 800d9a4:	f000 fb60 	bl	800e068 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800d9a8:	687b      	ldr	r3, [r7, #4]
 800d9aa:	681b      	ldr	r3, [r3, #0]
 800d9ac:	2160      	movs	r1, #96	; 0x60
 800d9ae:	4618      	mov	r0, r3
 800d9b0:	f000 fc0f 	bl	800e1d2 <TIM_ITRx_SetConfig>
    break;
 800d9b4:	e02c      	b.n	800da10 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 800d9b6:	687b      	ldr	r3, [r7, #4]
 800d9b8:	6818      	ldr	r0, [r3, #0]
 800d9ba:	683b      	ldr	r3, [r7, #0]
 800d9bc:	6859      	ldr	r1, [r3, #4]
 800d9be:	683b      	ldr	r3, [r7, #0]
 800d9c0:	68db      	ldr	r3, [r3, #12]
 800d9c2:	461a      	mov	r2, r3
 800d9c4:	f000 fadc 	bl	800df80 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800d9c8:	687b      	ldr	r3, [r7, #4]
 800d9ca:	681b      	ldr	r3, [r3, #0]
 800d9cc:	2140      	movs	r1, #64	; 0x40
 800d9ce:	4618      	mov	r0, r3
 800d9d0:	f000 fbff 	bl	800e1d2 <TIM_ITRx_SetConfig>
    break;
 800d9d4:	e01c      	b.n	800da10 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 800d9d6:	687b      	ldr	r3, [r7, #4]
 800d9d8:	681b      	ldr	r3, [r3, #0]
 800d9da:	2100      	movs	r1, #0
 800d9dc:	4618      	mov	r0, r3
 800d9de:	f000 fbf8 	bl	800e1d2 <TIM_ITRx_SetConfig>
    break;
 800d9e2:	e015      	b.n	800da10 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 800d9e4:	687b      	ldr	r3, [r7, #4]
 800d9e6:	681b      	ldr	r3, [r3, #0]
 800d9e8:	2110      	movs	r1, #16
 800d9ea:	4618      	mov	r0, r3
 800d9ec:	f000 fbf1 	bl	800e1d2 <TIM_ITRx_SetConfig>
    break;
 800d9f0:	e00e      	b.n	800da10 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 800d9f2:	687b      	ldr	r3, [r7, #4]
 800d9f4:	681b      	ldr	r3, [r3, #0]
 800d9f6:	2120      	movs	r1, #32
 800d9f8:	4618      	mov	r0, r3
 800d9fa:	f000 fbea 	bl	800e1d2 <TIM_ITRx_SetConfig>
    break;
 800d9fe:	e007      	b.n	800da10 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 800da00:	687b      	ldr	r3, [r7, #4]
 800da02:	681b      	ldr	r3, [r3, #0]
 800da04:	2130      	movs	r1, #48	; 0x30
 800da06:	4618      	mov	r0, r3
 800da08:	f000 fbe3 	bl	800e1d2 <TIM_ITRx_SetConfig>
    break;
 800da0c:	e000      	b.n	800da10 <HAL_TIM_ConfigClockSource+0x1bc>
    break;    
 800da0e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800da10:	687b      	ldr	r3, [r7, #4]
 800da12:	2201      	movs	r2, #1
 800da14:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 800da18:	687b      	ldr	r3, [r7, #4]
 800da1a:	2200      	movs	r2, #0
 800da1c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 800da20:	2300      	movs	r3, #0
}
 800da22:	4618      	mov	r0, r3
 800da24:	3710      	adds	r7, #16
 800da26:	46bd      	mov	sp, r7
 800da28:	bd80      	pop	{r7, pc}

0800da2a <HAL_TIM_OC_DelayElapsedCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800da2a:	b480      	push	{r7}
 800da2c:	b083      	sub	sp, #12
 800da2e:	af00      	add	r7, sp, #0
 800da30:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800da32:	bf00      	nop
 800da34:	370c      	adds	r7, #12
 800da36:	46bd      	mov	sp, r7
 800da38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da3c:	4770      	bx	lr

0800da3e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800da3e:	b480      	push	{r7}
 800da40:	b083      	sub	sp, #12
 800da42:	af00      	add	r7, sp, #0
 800da44:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800da46:	bf00      	nop
 800da48:	370c      	adds	r7, #12
 800da4a:	46bd      	mov	sp, r7
 800da4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da50:	4770      	bx	lr

0800da52 <HAL_TIM_TriggerCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800da52:	b480      	push	{r7}
 800da54:	b083      	sub	sp, #12
 800da56:	af00      	add	r7, sp, #0
 800da58:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800da5a:	bf00      	nop
 800da5c:	370c      	adds	r7, #12
 800da5e:	46bd      	mov	sp, r7
 800da60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da64:	4770      	bx	lr
	...

0800da68 <TIM_Base_SetConfig>:
  * @param  TIMx: TIM peripheral
  * @param  Structure: pointer on TIM Time Base required parameters  
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800da68:	b480      	push	{r7}
 800da6a:	b085      	sub	sp, #20
 800da6c:	af00      	add	r7, sp, #0
 800da6e:	6078      	str	r0, [r7, #4]
 800da70:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 800da72:	2300      	movs	r3, #0
 800da74:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 800da76:	687b      	ldr	r3, [r7, #4]
 800da78:	681b      	ldr	r3, [r3, #0]
 800da7a:	60fb      	str	r3, [r7, #12]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 800da7c:	687b      	ldr	r3, [r7, #4]
 800da7e:	4a35      	ldr	r2, [pc, #212]	; (800db54 <TIM_Base_SetConfig+0xec>)
 800da80:	4293      	cmp	r3, r2
 800da82:	d00f      	beq.n	800daa4 <TIM_Base_SetConfig+0x3c>
 800da84:	687b      	ldr	r3, [r7, #4]
 800da86:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800da8a:	d00b      	beq.n	800daa4 <TIM_Base_SetConfig+0x3c>
 800da8c:	687b      	ldr	r3, [r7, #4]
 800da8e:	4a32      	ldr	r2, [pc, #200]	; (800db58 <TIM_Base_SetConfig+0xf0>)
 800da90:	4293      	cmp	r3, r2
 800da92:	d007      	beq.n	800daa4 <TIM_Base_SetConfig+0x3c>
 800da94:	687b      	ldr	r3, [r7, #4]
 800da96:	4a31      	ldr	r2, [pc, #196]	; (800db5c <TIM_Base_SetConfig+0xf4>)
 800da98:	4293      	cmp	r3, r2
 800da9a:	d003      	beq.n	800daa4 <TIM_Base_SetConfig+0x3c>
 800da9c:	687b      	ldr	r3, [r7, #4]
 800da9e:	4a30      	ldr	r2, [pc, #192]	; (800db60 <TIM_Base_SetConfig+0xf8>)
 800daa0:	4293      	cmp	r3, r2
 800daa2:	d101      	bne.n	800daa8 <TIM_Base_SetConfig+0x40>
 800daa4:	2301      	movs	r3, #1
 800daa6:	e000      	b.n	800daaa <TIM_Base_SetConfig+0x42>
 800daa8:	2300      	movs	r3, #0
 800daaa:	2b00      	cmp	r3, #0
 800daac:	d008      	beq.n	800dac0 <TIM_Base_SetConfig+0x58>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800daae:	68fb      	ldr	r3, [r7, #12]
 800dab0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800dab4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800dab6:	683b      	ldr	r3, [r7, #0]
 800dab8:	685b      	ldr	r3, [r3, #4]
 800daba:	68fa      	ldr	r2, [r7, #12]
 800dabc:	4313      	orrs	r3, r2
 800dabe:	60fb      	str	r3, [r7, #12]
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 800dac0:	687b      	ldr	r3, [r7, #4]
 800dac2:	4a24      	ldr	r2, [pc, #144]	; (800db54 <TIM_Base_SetConfig+0xec>)
 800dac4:	4293      	cmp	r3, r2
 800dac6:	d01b      	beq.n	800db00 <TIM_Base_SetConfig+0x98>
 800dac8:	687b      	ldr	r3, [r7, #4]
 800daca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800dace:	d017      	beq.n	800db00 <TIM_Base_SetConfig+0x98>
 800dad0:	687b      	ldr	r3, [r7, #4]
 800dad2:	4a21      	ldr	r2, [pc, #132]	; (800db58 <TIM_Base_SetConfig+0xf0>)
 800dad4:	4293      	cmp	r3, r2
 800dad6:	d013      	beq.n	800db00 <TIM_Base_SetConfig+0x98>
 800dad8:	687b      	ldr	r3, [r7, #4]
 800dada:	4a20      	ldr	r2, [pc, #128]	; (800db5c <TIM_Base_SetConfig+0xf4>)
 800dadc:	4293      	cmp	r3, r2
 800dade:	d00f      	beq.n	800db00 <TIM_Base_SetConfig+0x98>
 800dae0:	687b      	ldr	r3, [r7, #4]
 800dae2:	4a1f      	ldr	r2, [pc, #124]	; (800db60 <TIM_Base_SetConfig+0xf8>)
 800dae4:	4293      	cmp	r3, r2
 800dae6:	d00b      	beq.n	800db00 <TIM_Base_SetConfig+0x98>
 800dae8:	687b      	ldr	r3, [r7, #4]
 800daea:	4a1e      	ldr	r2, [pc, #120]	; (800db64 <TIM_Base_SetConfig+0xfc>)
 800daec:	4293      	cmp	r3, r2
 800daee:	d007      	beq.n	800db00 <TIM_Base_SetConfig+0x98>
 800daf0:	687b      	ldr	r3, [r7, #4]
 800daf2:	4a1d      	ldr	r2, [pc, #116]	; (800db68 <TIM_Base_SetConfig+0x100>)
 800daf4:	4293      	cmp	r3, r2
 800daf6:	d003      	beq.n	800db00 <TIM_Base_SetConfig+0x98>
 800daf8:	687b      	ldr	r3, [r7, #4]
 800dafa:	4a1c      	ldr	r2, [pc, #112]	; (800db6c <TIM_Base_SetConfig+0x104>)
 800dafc:	4293      	cmp	r3, r2
 800dafe:	d101      	bne.n	800db04 <TIM_Base_SetConfig+0x9c>
 800db00:	2301      	movs	r3, #1
 800db02:	e000      	b.n	800db06 <TIM_Base_SetConfig+0x9e>
 800db04:	2300      	movs	r3, #0
 800db06:	2b00      	cmp	r3, #0
 800db08:	d008      	beq.n	800db1c <TIM_Base_SetConfig+0xb4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800db0a:	68fb      	ldr	r3, [r7, #12]
 800db0c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800db10:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800db12:	683b      	ldr	r3, [r7, #0]
 800db14:	68db      	ldr	r3, [r3, #12]
 800db16:	68fa      	ldr	r2, [r7, #12]
 800db18:	4313      	orrs	r3, r2
 800db1a:	60fb      	str	r3, [r7, #12]
  }

  TIMx->CR1 = tmpcr1;
 800db1c:	687b      	ldr	r3, [r7, #4]
 800db1e:	68fa      	ldr	r2, [r7, #12]
 800db20:	601a      	str	r2, [r3, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800db22:	683b      	ldr	r3, [r7, #0]
 800db24:	689a      	ldr	r2, [r3, #8]
 800db26:	687b      	ldr	r3, [r7, #4]
 800db28:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800db2a:	683b      	ldr	r3, [r7, #0]
 800db2c:	681a      	ldr	r2, [r3, #0]
 800db2e:	687b      	ldr	r3, [r7, #4]
 800db30:	629a      	str	r2, [r3, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 800db32:	687b      	ldr	r3, [r7, #4]
 800db34:	4a07      	ldr	r2, [pc, #28]	; (800db54 <TIM_Base_SetConfig+0xec>)
 800db36:	4293      	cmp	r3, r2
 800db38:	d103      	bne.n	800db42 <TIM_Base_SetConfig+0xda>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800db3a:	683b      	ldr	r3, [r7, #0]
 800db3c:	691a      	ldr	r2, [r3, #16]
 800db3e:	687b      	ldr	r3, [r7, #4]
 800db40:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800db42:	687b      	ldr	r3, [r7, #4]
 800db44:	2201      	movs	r2, #1
 800db46:	615a      	str	r2, [r3, #20]
}
 800db48:	bf00      	nop
 800db4a:	3714      	adds	r7, #20
 800db4c:	46bd      	mov	sp, r7
 800db4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db52:	4770      	bx	lr
 800db54:	40010000 	.word	0x40010000
 800db58:	40000400 	.word	0x40000400
 800db5c:	40000800 	.word	0x40000800
 800db60:	40000c00 	.word	0x40000c00
 800db64:	40014000 	.word	0x40014000
 800db68:	40014400 	.word	0x40014400
 800db6c:	40014800 	.word	0x40014800

0800db70 <TIM_TI1_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800db70:	b480      	push	{r7}
 800db72:	b087      	sub	sp, #28
 800db74:	af00      	add	r7, sp, #0
 800db76:	60f8      	str	r0, [r7, #12]
 800db78:	60b9      	str	r1, [r7, #8]
 800db7a:	607a      	str	r2, [r7, #4]
 800db7c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1 = 0U;
 800db7e:	2300      	movs	r3, #0
 800db80:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 800db82:	2300      	movs	r3, #0
 800db84:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800db86:	68fb      	ldr	r3, [r7, #12]
 800db88:	6a1b      	ldr	r3, [r3, #32]
 800db8a:	f023 0201 	bic.w	r2, r3, #1
 800db8e:	68fb      	ldr	r3, [r7, #12]
 800db90:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800db92:	68fb      	ldr	r3, [r7, #12]
 800db94:	699b      	ldr	r3, [r3, #24]
 800db96:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800db98:	68fb      	ldr	r3, [r7, #12]
 800db9a:	6a1b      	ldr	r3, [r3, #32]
 800db9c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800db9e:	68fb      	ldr	r3, [r7, #12]
 800dba0:	4a26      	ldr	r2, [pc, #152]	; (800dc3c <TIM_TI1_SetConfig+0xcc>)
 800dba2:	4293      	cmp	r3, r2
 800dba4:	d013      	beq.n	800dbce <TIM_TI1_SetConfig+0x5e>
 800dba6:	68fb      	ldr	r3, [r7, #12]
 800dba8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800dbac:	d00f      	beq.n	800dbce <TIM_TI1_SetConfig+0x5e>
 800dbae:	68fb      	ldr	r3, [r7, #12]
 800dbb0:	4a23      	ldr	r2, [pc, #140]	; (800dc40 <TIM_TI1_SetConfig+0xd0>)
 800dbb2:	4293      	cmp	r3, r2
 800dbb4:	d00b      	beq.n	800dbce <TIM_TI1_SetConfig+0x5e>
 800dbb6:	68fb      	ldr	r3, [r7, #12]
 800dbb8:	4a22      	ldr	r2, [pc, #136]	; (800dc44 <TIM_TI1_SetConfig+0xd4>)
 800dbba:	4293      	cmp	r3, r2
 800dbbc:	d007      	beq.n	800dbce <TIM_TI1_SetConfig+0x5e>
 800dbbe:	68fb      	ldr	r3, [r7, #12]
 800dbc0:	4a21      	ldr	r2, [pc, #132]	; (800dc48 <TIM_TI1_SetConfig+0xd8>)
 800dbc2:	4293      	cmp	r3, r2
 800dbc4:	d003      	beq.n	800dbce <TIM_TI1_SetConfig+0x5e>
 800dbc6:	68fb      	ldr	r3, [r7, #12]
 800dbc8:	4a20      	ldr	r2, [pc, #128]	; (800dc4c <TIM_TI1_SetConfig+0xdc>)
 800dbca:	4293      	cmp	r3, r2
 800dbcc:	d101      	bne.n	800dbd2 <TIM_TI1_SetConfig+0x62>
 800dbce:	2301      	movs	r3, #1
 800dbd0:	e000      	b.n	800dbd4 <TIM_TI1_SetConfig+0x64>
 800dbd2:	2300      	movs	r3, #0
 800dbd4:	2b00      	cmp	r3, #0
 800dbd6:	d008      	beq.n	800dbea <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800dbd8:	697b      	ldr	r3, [r7, #20]
 800dbda:	f023 0303 	bic.w	r3, r3, #3
 800dbde:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800dbe0:	697a      	ldr	r2, [r7, #20]
 800dbe2:	687b      	ldr	r3, [r7, #4]
 800dbe4:	4313      	orrs	r3, r2
 800dbe6:	617b      	str	r3, [r7, #20]
 800dbe8:	e007      	b.n	800dbfa <TIM_TI1_SetConfig+0x8a>
  } 
  else
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800dbea:	697b      	ldr	r3, [r7, #20]
 800dbec:	f023 0303 	bic.w	r3, r3, #3
 800dbf0:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800dbf2:	697b      	ldr	r3, [r7, #20]
 800dbf4:	f043 0301 	orr.w	r3, r3, #1
 800dbf8:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800dbfa:	697b      	ldr	r3, [r7, #20]
 800dbfc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800dc00:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800dc02:	683b      	ldr	r3, [r7, #0]
 800dc04:	011b      	lsls	r3, r3, #4
 800dc06:	b2db      	uxtb	r3, r3
 800dc08:	697a      	ldr	r2, [r7, #20]
 800dc0a:	4313      	orrs	r3, r2
 800dc0c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800dc0e:	693b      	ldr	r3, [r7, #16]
 800dc10:	f023 030a 	bic.w	r3, r3, #10
 800dc14:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800dc16:	68bb      	ldr	r3, [r7, #8]
 800dc18:	f003 030a 	and.w	r3, r3, #10
 800dc1c:	693a      	ldr	r2, [r7, #16]
 800dc1e:	4313      	orrs	r3, r2
 800dc20:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800dc22:	68fb      	ldr	r3, [r7, #12]
 800dc24:	697a      	ldr	r2, [r7, #20]
 800dc26:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800dc28:	68fb      	ldr	r3, [r7, #12]
 800dc2a:	693a      	ldr	r2, [r7, #16]
 800dc2c:	621a      	str	r2, [r3, #32]
}
 800dc2e:	bf00      	nop
 800dc30:	371c      	adds	r7, #28
 800dc32:	46bd      	mov	sp, r7
 800dc34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc38:	4770      	bx	lr
 800dc3a:	bf00      	nop
 800dc3c:	40010000 	.word	0x40010000
 800dc40:	40000400 	.word	0x40000400
 800dc44:	40000800 	.word	0x40000800
 800dc48:	40000c00 	.word	0x40000c00
 800dc4c:	40014000 	.word	0x40014000

0800dc50 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config: The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800dc50:	b480      	push	{r7}
 800dc52:	b087      	sub	sp, #28
 800dc54:	af00      	add	r7, sp, #0
 800dc56:	6078      	str	r0, [r7, #4]
 800dc58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 800dc5a:	2300      	movs	r3, #0
 800dc5c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 800dc5e:	2300      	movs	r3, #0
 800dc60:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 800dc62:	2300      	movs	r3, #0
 800dc64:	613b      	str	r3, [r7, #16]
   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800dc66:	687b      	ldr	r3, [r7, #4]
 800dc68:	6a1b      	ldr	r3, [r3, #32]
 800dc6a:	f023 0210 	bic.w	r2, r3, #16
 800dc6e:	687b      	ldr	r3, [r7, #4]
 800dc70:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 800dc72:	687b      	ldr	r3, [r7, #4]
 800dc74:	6a1b      	ldr	r3, [r3, #32]
 800dc76:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 800dc78:	687b      	ldr	r3, [r7, #4]
 800dc7a:	685b      	ldr	r3, [r3, #4]
 800dc7c:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800dc7e:	687b      	ldr	r3, [r7, #4]
 800dc80:	699b      	ldr	r3, [r3, #24]
 800dc82:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800dc84:	68fb      	ldr	r3, [r7, #12]
 800dc86:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800dc8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800dc8c:	68fb      	ldr	r3, [r7, #12]
 800dc8e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800dc92:	60fb      	str	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800dc94:	683b      	ldr	r3, [r7, #0]
 800dc96:	681b      	ldr	r3, [r3, #0]
 800dc98:	021b      	lsls	r3, r3, #8
 800dc9a:	68fa      	ldr	r2, [r7, #12]
 800dc9c:	4313      	orrs	r3, r2
 800dc9e:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800dca0:	697b      	ldr	r3, [r7, #20]
 800dca2:	f023 0320 	bic.w	r3, r3, #32
 800dca6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800dca8:	683b      	ldr	r3, [r7, #0]
 800dcaa:	689b      	ldr	r3, [r3, #8]
 800dcac:	011b      	lsls	r3, r3, #4
 800dcae:	697a      	ldr	r2, [r7, #20]
 800dcb0:	4313      	orrs	r3, r2
 800dcb2:	617b      	str	r3, [r7, #20]
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 800dcb4:	687b      	ldr	r3, [r7, #4]
 800dcb6:	4a1c      	ldr	r2, [pc, #112]	; (800dd28 <TIM_OC2_SetConfig+0xd8>)
 800dcb8:	4293      	cmp	r3, r2
 800dcba:	d121      	bne.n	800dd00 <TIM_OC2_SetConfig+0xb0>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800dcbc:	697b      	ldr	r3, [r7, #20]
 800dcbe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800dcc2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800dcc4:	683b      	ldr	r3, [r7, #0]
 800dcc6:	68db      	ldr	r3, [r3, #12]
 800dcc8:	011b      	lsls	r3, r3, #4
 800dcca:	697a      	ldr	r2, [r7, #20]
 800dccc:	4313      	orrs	r3, r2
 800dcce:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800dcd0:	697b      	ldr	r3, [r7, #20]
 800dcd2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800dcd6:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800dcd8:	693b      	ldr	r3, [r7, #16]
 800dcda:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800dcde:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800dce0:	693b      	ldr	r3, [r7, #16]
 800dce2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800dce6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800dce8:	683b      	ldr	r3, [r7, #0]
 800dcea:	695b      	ldr	r3, [r3, #20]
 800dcec:	009b      	lsls	r3, r3, #2
 800dcee:	693a      	ldr	r2, [r7, #16]
 800dcf0:	4313      	orrs	r3, r2
 800dcf2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800dcf4:	683b      	ldr	r3, [r7, #0]
 800dcf6:	699b      	ldr	r3, [r3, #24]
 800dcf8:	009b      	lsls	r3, r3, #2
 800dcfa:	693a      	ldr	r2, [r7, #16]
 800dcfc:	4313      	orrs	r3, r2
 800dcfe:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800dd00:	687b      	ldr	r3, [r7, #4]
 800dd02:	693a      	ldr	r2, [r7, #16]
 800dd04:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800dd06:	687b      	ldr	r3, [r7, #4]
 800dd08:	68fa      	ldr	r2, [r7, #12]
 800dd0a:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800dd0c:	683b      	ldr	r3, [r7, #0]
 800dd0e:	685a      	ldr	r2, [r3, #4]
 800dd10:	687b      	ldr	r3, [r7, #4]
 800dd12:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800dd14:	687b      	ldr	r3, [r7, #4]
 800dd16:	697a      	ldr	r2, [r7, #20]
 800dd18:	621a      	str	r2, [r3, #32]
}
 800dd1a:	bf00      	nop
 800dd1c:	371c      	adds	r7, #28
 800dd1e:	46bd      	mov	sp, r7
 800dd20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd24:	4770      	bx	lr
 800dd26:	bf00      	nop
 800dd28:	40010000 	.word	0x40010000

0800dd2c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config: The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800dd2c:	b480      	push	{r7}
 800dd2e:	b087      	sub	sp, #28
 800dd30:	af00      	add	r7, sp, #0
 800dd32:	6078      	str	r0, [r7, #4]
 800dd34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 800dd36:	2300      	movs	r3, #0
 800dd38:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 800dd3a:	2300      	movs	r3, #0
 800dd3c:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;  
 800dd3e:	2300      	movs	r3, #0
 800dd40:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800dd42:	687b      	ldr	r3, [r7, #4]
 800dd44:	6a1b      	ldr	r3, [r3, #32]
 800dd46:	f023 0201 	bic.w	r2, r3, #1
 800dd4a:	687b      	ldr	r3, [r7, #4]
 800dd4c:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800dd4e:	687b      	ldr	r3, [r7, #4]
 800dd50:	6a1b      	ldr	r3, [r3, #32]
 800dd52:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 800dd54:	687b      	ldr	r3, [r7, #4]
 800dd56:	685b      	ldr	r3, [r3, #4]
 800dd58:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800dd5a:	687b      	ldr	r3, [r7, #4]
 800dd5c:	699b      	ldr	r3, [r3, #24]
 800dd5e:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800dd60:	68fb      	ldr	r3, [r7, #12]
 800dd62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800dd66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800dd68:	68fb      	ldr	r3, [r7, #12]
 800dd6a:	f023 0303 	bic.w	r3, r3, #3
 800dd6e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800dd70:	683b      	ldr	r3, [r7, #0]
 800dd72:	681b      	ldr	r3, [r3, #0]
 800dd74:	68fa      	ldr	r2, [r7, #12]
 800dd76:	4313      	orrs	r3, r2
 800dd78:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800dd7a:	697b      	ldr	r3, [r7, #20]
 800dd7c:	f023 0302 	bic.w	r3, r3, #2
 800dd80:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800dd82:	683b      	ldr	r3, [r7, #0]
 800dd84:	689b      	ldr	r3, [r3, #8]
 800dd86:	697a      	ldr	r2, [r7, #20]
 800dd88:	4313      	orrs	r3, r2
 800dd8a:	617b      	str	r3, [r7, #20]

    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 800dd8c:	687b      	ldr	r3, [r7, #4]
 800dd8e:	4a1a      	ldr	r2, [pc, #104]	; (800ddf8 <TIM_OC1_SetConfig+0xcc>)
 800dd90:	4293      	cmp	r3, r2
 800dd92:	d11e      	bne.n	800ddd2 <TIM_OC1_SetConfig+0xa6>
  {   
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800dd94:	697b      	ldr	r3, [r7, #20]
 800dd96:	f023 0308 	bic.w	r3, r3, #8
 800dd9a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800dd9c:	683b      	ldr	r3, [r7, #0]
 800dd9e:	68db      	ldr	r3, [r3, #12]
 800dda0:	697a      	ldr	r2, [r7, #20]
 800dda2:	4313      	orrs	r3, r2
 800dda4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800dda6:	697b      	ldr	r3, [r7, #20]
 800dda8:	f023 0304 	bic.w	r3, r3, #4
 800ddac:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800ddae:	693b      	ldr	r3, [r7, #16]
 800ddb0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ddb4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800ddb6:	693b      	ldr	r3, [r7, #16]
 800ddb8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800ddbc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800ddbe:	683b      	ldr	r3, [r7, #0]
 800ddc0:	695b      	ldr	r3, [r3, #20]
 800ddc2:	693a      	ldr	r2, [r7, #16]
 800ddc4:	4313      	orrs	r3, r2
 800ddc6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800ddc8:	683b      	ldr	r3, [r7, #0]
 800ddca:	699b      	ldr	r3, [r3, #24]
 800ddcc:	693a      	ldr	r2, [r7, #16]
 800ddce:	4313      	orrs	r3, r2
 800ddd0:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ddd2:	687b      	ldr	r3, [r7, #4]
 800ddd4:	693a      	ldr	r2, [r7, #16]
 800ddd6:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ddd8:	687b      	ldr	r3, [r7, #4]
 800ddda:	68fa      	ldr	r2, [r7, #12]
 800dddc:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800ddde:	683b      	ldr	r3, [r7, #0]
 800dde0:	685a      	ldr	r2, [r3, #4]
 800dde2:	687b      	ldr	r3, [r7, #4]
 800dde4:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 800dde6:	687b      	ldr	r3, [r7, #4]
 800dde8:	697a      	ldr	r2, [r7, #20]
 800ddea:	621a      	str	r2, [r3, #32]
} 
 800ddec:	bf00      	nop
 800ddee:	371c      	adds	r7, #28
 800ddf0:	46bd      	mov	sp, r7
 800ddf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddf6:	4770      	bx	lr
 800ddf8:	40010000 	.word	0x40010000

0800ddfc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config: The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ddfc:	b480      	push	{r7}
 800ddfe:	b087      	sub	sp, #28
 800de00:	af00      	add	r7, sp, #0
 800de02:	6078      	str	r0, [r7, #4]
 800de04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 800de06:	2300      	movs	r3, #0
 800de08:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 800de0a:	2300      	movs	r3, #0
 800de0c:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;   
 800de0e:	2300      	movs	r3, #0
 800de10:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800de12:	687b      	ldr	r3, [r7, #4]
 800de14:	6a1b      	ldr	r3, [r3, #32]
 800de16:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800de1a:	687b      	ldr	r3, [r7, #4]
 800de1c:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800de1e:	687b      	ldr	r3, [r7, #4]
 800de20:	6a1b      	ldr	r3, [r3, #32]
 800de22:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 800de24:	687b      	ldr	r3, [r7, #4]
 800de26:	685b      	ldr	r3, [r3, #4]
 800de28:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800de2a:	687b      	ldr	r3, [r7, #4]
 800de2c:	69db      	ldr	r3, [r3, #28]
 800de2e:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800de30:	68fb      	ldr	r3, [r7, #12]
 800de32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800de36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 800de38:	68fb      	ldr	r3, [r7, #12]
 800de3a:	f023 0303 	bic.w	r3, r3, #3
 800de3e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800de40:	683b      	ldr	r3, [r7, #0]
 800de42:	681b      	ldr	r3, [r3, #0]
 800de44:	68fa      	ldr	r2, [r7, #12]
 800de46:	4313      	orrs	r3, r2
 800de48:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800de4a:	697b      	ldr	r3, [r7, #20]
 800de4c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800de50:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800de52:	683b      	ldr	r3, [r7, #0]
 800de54:	689b      	ldr	r3, [r3, #8]
 800de56:	021b      	lsls	r3, r3, #8
 800de58:	697a      	ldr	r2, [r7, #20]
 800de5a:	4313      	orrs	r3, r2
 800de5c:	617b      	str	r3, [r7, #20]
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 800de5e:	687b      	ldr	r3, [r7, #4]
 800de60:	4a1b      	ldr	r2, [pc, #108]	; (800ded0 <TIM_OC3_SetConfig+0xd4>)
 800de62:	4293      	cmp	r3, r2
 800de64:	d121      	bne.n	800deaa <TIM_OC3_SetConfig+0xae>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800de66:	697b      	ldr	r3, [r7, #20]
 800de68:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800de6c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800de6e:	683b      	ldr	r3, [r7, #0]
 800de70:	68db      	ldr	r3, [r3, #12]
 800de72:	021b      	lsls	r3, r3, #8
 800de74:	697a      	ldr	r2, [r7, #20]
 800de76:	4313      	orrs	r3, r2
 800de78:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800de7a:	697b      	ldr	r3, [r7, #20]
 800de7c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800de80:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800de82:	693b      	ldr	r3, [r7, #16]
 800de84:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800de88:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800de8a:	693b      	ldr	r3, [r7, #16]
 800de8c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800de90:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800de92:	683b      	ldr	r3, [r7, #0]
 800de94:	695b      	ldr	r3, [r3, #20]
 800de96:	011b      	lsls	r3, r3, #4
 800de98:	693a      	ldr	r2, [r7, #16]
 800de9a:	4313      	orrs	r3, r2
 800de9c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800de9e:	683b      	ldr	r3, [r7, #0]
 800dea0:	699b      	ldr	r3, [r3, #24]
 800dea2:	011b      	lsls	r3, r3, #4
 800dea4:	693a      	ldr	r2, [r7, #16]
 800dea6:	4313      	orrs	r3, r2
 800dea8:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800deaa:	687b      	ldr	r3, [r7, #4]
 800deac:	693a      	ldr	r2, [r7, #16]
 800deae:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800deb0:	687b      	ldr	r3, [r7, #4]
 800deb2:	68fa      	ldr	r2, [r7, #12]
 800deb4:	61da      	str	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800deb6:	683b      	ldr	r3, [r7, #0]
 800deb8:	685a      	ldr	r2, [r3, #4]
 800deba:	687b      	ldr	r3, [r7, #4]
 800debc:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800debe:	687b      	ldr	r3, [r7, #4]
 800dec0:	697a      	ldr	r2, [r7, #20]
 800dec2:	621a      	str	r2, [r3, #32]
}
 800dec4:	bf00      	nop
 800dec6:	371c      	adds	r7, #28
 800dec8:	46bd      	mov	sp, r7
 800deca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dece:	4770      	bx	lr
 800ded0:	40010000 	.word	0x40010000

0800ded4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config: The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ded4:	b480      	push	{r7}
 800ded6:	b087      	sub	sp, #28
 800ded8:	af00      	add	r7, sp, #0
 800deda:	6078      	str	r0, [r7, #4]
 800dedc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 800dede:	2300      	movs	r3, #0
 800dee0:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 800dee2:	2300      	movs	r3, #0
 800dee4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0U;
 800dee6:	2300      	movs	r3, #0
 800dee8:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800deea:	687b      	ldr	r3, [r7, #4]
 800deec:	6a1b      	ldr	r3, [r3, #32]
 800deee:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800def2:	687b      	ldr	r3, [r7, #4]
 800def4:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800def6:	687b      	ldr	r3, [r7, #4]
 800def8:	6a1b      	ldr	r3, [r3, #32]
 800defa:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 800defc:	687b      	ldr	r3, [r7, #4]
 800defe:	685b      	ldr	r3, [r3, #4]
 800df00:	617b      	str	r3, [r7, #20]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800df02:	687b      	ldr	r3, [r7, #4]
 800df04:	69db      	ldr	r3, [r3, #28]
 800df06:	613b      	str	r3, [r7, #16]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800df08:	693b      	ldr	r3, [r7, #16]
 800df0a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800df0e:	613b      	str	r3, [r7, #16]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800df10:	693b      	ldr	r3, [r7, #16]
 800df12:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800df16:	613b      	str	r3, [r7, #16]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800df18:	683b      	ldr	r3, [r7, #0]
 800df1a:	681b      	ldr	r3, [r3, #0]
 800df1c:	021b      	lsls	r3, r3, #8
 800df1e:	693a      	ldr	r2, [r7, #16]
 800df20:	4313      	orrs	r3, r2
 800df22:	613b      	str	r3, [r7, #16]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800df24:	68fb      	ldr	r3, [r7, #12]
 800df26:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800df2a:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800df2c:	683b      	ldr	r3, [r7, #0]
 800df2e:	689b      	ldr	r3, [r3, #8]
 800df30:	031b      	lsls	r3, r3, #12
 800df32:	68fa      	ldr	r2, [r7, #12]
 800df34:	4313      	orrs	r3, r2
 800df36:	60fb      	str	r3, [r7, #12]
   
  /*if((TIMx == TIM1) || (TIMx == TIM8))*/
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 800df38:	687b      	ldr	r3, [r7, #4]
 800df3a:	4a10      	ldr	r2, [pc, #64]	; (800df7c <TIM_OC4_SetConfig+0xa8>)
 800df3c:	4293      	cmp	r3, r2
 800df3e:	d109      	bne.n	800df54 <TIM_OC4_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800df40:	697b      	ldr	r3, [r7, #20]
 800df42:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800df46:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800df48:	683b      	ldr	r3, [r7, #0]
 800df4a:	695b      	ldr	r3, [r3, #20]
 800df4c:	019b      	lsls	r3, r3, #6
 800df4e:	697a      	ldr	r2, [r7, #20]
 800df50:	4313      	orrs	r3, r2
 800df52:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800df54:	687b      	ldr	r3, [r7, #4]
 800df56:	697a      	ldr	r2, [r7, #20]
 800df58:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 800df5a:	687b      	ldr	r3, [r7, #4]
 800df5c:	693a      	ldr	r2, [r7, #16]
 800df5e:	61da      	str	r2, [r3, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800df60:	683b      	ldr	r3, [r7, #0]
 800df62:	685a      	ldr	r2, [r3, #4]
 800df64:	687b      	ldr	r3, [r7, #4]
 800df66:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800df68:	687b      	ldr	r3, [r7, #4]
 800df6a:	68fa      	ldr	r2, [r7, #12]
 800df6c:	621a      	str	r2, [r3, #32]
}
 800df6e:	bf00      	nop
 800df70:	371c      	adds	r7, #28
 800df72:	46bd      	mov	sp, r7
 800df74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df78:	4770      	bx	lr
 800df7a:	bf00      	nop
 800df7c:	40010000 	.word	0x40010000

0800df80 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter: Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800df80:	b480      	push	{r7}
 800df82:	b087      	sub	sp, #28
 800df84:	af00      	add	r7, sp, #0
 800df86:	60f8      	str	r0, [r7, #12]
 800df88:	60b9      	str	r1, [r7, #8]
 800df8a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 800df8c:	2300      	movs	r3, #0
 800df8e:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 800df90:	2300      	movs	r3, #0
 800df92:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800df94:	68fb      	ldr	r3, [r7, #12]
 800df96:	6a1b      	ldr	r3, [r3, #32]
 800df98:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800df9a:	68fb      	ldr	r3, [r7, #12]
 800df9c:	6a1b      	ldr	r3, [r3, #32]
 800df9e:	f023 0201 	bic.w	r2, r3, #1
 800dfa2:	68fb      	ldr	r3, [r7, #12]
 800dfa4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 800dfa6:	68fb      	ldr	r3, [r7, #12]
 800dfa8:	699b      	ldr	r3, [r3, #24]
 800dfaa:	617b      	str	r3, [r7, #20]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800dfac:	697b      	ldr	r3, [r7, #20]
 800dfae:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800dfb2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800dfb4:	687b      	ldr	r3, [r7, #4]
 800dfb6:	011b      	lsls	r3, r3, #4
 800dfb8:	697a      	ldr	r2, [r7, #20]
 800dfba:	4313      	orrs	r3, r2
 800dfbc:	617b      	str	r3, [r7, #20]
  
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800dfbe:	693b      	ldr	r3, [r7, #16]
 800dfc0:	f023 030a 	bic.w	r3, r3, #10
 800dfc4:	613b      	str	r3, [r7, #16]
  tmpccer |= TIM_ICPolarity;
 800dfc6:	693a      	ldr	r2, [r7, #16]
 800dfc8:	68bb      	ldr	r3, [r7, #8]
 800dfca:	4313      	orrs	r3, r2
 800dfcc:	613b      	str	r3, [r7, #16]
  
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800dfce:	68fb      	ldr	r3, [r7, #12]
 800dfd0:	697a      	ldr	r2, [r7, #20]
 800dfd2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800dfd4:	68fb      	ldr	r3, [r7, #12]
 800dfd6:	693a      	ldr	r2, [r7, #16]
 800dfd8:	621a      	str	r2, [r3, #32]
}
 800dfda:	bf00      	nop
 800dfdc:	371c      	adds	r7, #28
 800dfde:	46bd      	mov	sp, r7
 800dfe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfe4:	4770      	bx	lr

0800dfe6 <TIM_TI2_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800dfe6:	b480      	push	{r7}
 800dfe8:	b087      	sub	sp, #28
 800dfea:	af00      	add	r7, sp, #0
 800dfec:	60f8      	str	r0, [r7, #12]
 800dfee:	60b9      	str	r1, [r7, #8]
 800dff0:	607a      	str	r2, [r7, #4]
 800dff2:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1 = 0U;
 800dff4:	2300      	movs	r3, #0
 800dff6:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 800dff8:	2300      	movs	r3, #0
 800dffa:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800dffc:	68fb      	ldr	r3, [r7, #12]
 800dffe:	6a1b      	ldr	r3, [r3, #32]
 800e000:	f023 0210 	bic.w	r2, r3, #16
 800e004:	68fb      	ldr	r3, [r7, #12]
 800e006:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e008:	68fb      	ldr	r3, [r7, #12]
 800e00a:	699b      	ldr	r3, [r3, #24]
 800e00c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800e00e:	68fb      	ldr	r3, [r7, #12]
 800e010:	6a1b      	ldr	r3, [r3, #32]
 800e012:	613b      	str	r3, [r7, #16]
  
  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800e014:	697b      	ldr	r3, [r7, #20]
 800e016:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800e01a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800e01c:	687b      	ldr	r3, [r7, #4]
 800e01e:	021b      	lsls	r3, r3, #8
 800e020:	697a      	ldr	r2, [r7, #20]
 800e022:	4313      	orrs	r3, r2
 800e024:	617b      	str	r3, [r7, #20]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800e026:	697b      	ldr	r3, [r7, #20]
 800e028:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800e02c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800e02e:	683b      	ldr	r3, [r7, #0]
 800e030:	031b      	lsls	r3, r3, #12
 800e032:	b29b      	uxth	r3, r3
 800e034:	697a      	ldr	r2, [r7, #20]
 800e036:	4313      	orrs	r3, r2
 800e038:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800e03a:	693b      	ldr	r3, [r7, #16]
 800e03c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800e040:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800e042:	68bb      	ldr	r3, [r7, #8]
 800e044:	011b      	lsls	r3, r3, #4
 800e046:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800e04a:	693a      	ldr	r2, [r7, #16]
 800e04c:	4313      	orrs	r3, r2
 800e04e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800e050:	68fb      	ldr	r3, [r7, #12]
 800e052:	697a      	ldr	r2, [r7, #20]
 800e054:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e056:	68fb      	ldr	r3, [r7, #12]
 800e058:	693a      	ldr	r2, [r7, #16]
 800e05a:	621a      	str	r2, [r3, #32]
}
 800e05c:	bf00      	nop
 800e05e:	371c      	adds	r7, #28
 800e060:	46bd      	mov	sp, r7
 800e062:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e066:	4770      	bx	lr

0800e068 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter: Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800e068:	b480      	push	{r7}
 800e06a:	b087      	sub	sp, #28
 800e06c:	af00      	add	r7, sp, #0
 800e06e:	60f8      	str	r0, [r7, #12]
 800e070:	60b9      	str	r1, [r7, #8]
 800e072:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 800e074:	2300      	movs	r3, #0
 800e076:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 800e078:	2300      	movs	r3, #0
 800e07a:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e07c:	68fb      	ldr	r3, [r7, #12]
 800e07e:	6a1b      	ldr	r3, [r3, #32]
 800e080:	f023 0210 	bic.w	r2, r3, #16
 800e084:	68fb      	ldr	r3, [r7, #12]
 800e086:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e088:	68fb      	ldr	r3, [r7, #12]
 800e08a:	699b      	ldr	r3, [r3, #24]
 800e08c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800e08e:	68fb      	ldr	r3, [r7, #12]
 800e090:	6a1b      	ldr	r3, [r3, #32]
 800e092:	613b      	str	r3, [r7, #16]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800e094:	697b      	ldr	r3, [r7, #20]
 800e096:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800e09a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800e09c:	687b      	ldr	r3, [r7, #4]
 800e09e:	031b      	lsls	r3, r3, #12
 800e0a0:	697a      	ldr	r2, [r7, #20]
 800e0a2:	4313      	orrs	r3, r2
 800e0a4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800e0a6:	693b      	ldr	r3, [r7, #16]
 800e0a8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800e0ac:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800e0ae:	68bb      	ldr	r3, [r7, #8]
 800e0b0:	011b      	lsls	r3, r3, #4
 800e0b2:	693a      	ldr	r2, [r7, #16]
 800e0b4:	4313      	orrs	r3, r2
 800e0b6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800e0b8:	68fb      	ldr	r3, [r7, #12]
 800e0ba:	697a      	ldr	r2, [r7, #20]
 800e0bc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e0be:	68fb      	ldr	r3, [r7, #12]
 800e0c0:	693a      	ldr	r2, [r7, #16]
 800e0c2:	621a      	str	r2, [r3, #32]
}
 800e0c4:	bf00      	nop
 800e0c6:	371c      	adds	r7, #28
 800e0c8:	46bd      	mov	sp, r7
 800e0ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0ce:	4770      	bx	lr

0800e0d0 <TIM_TI3_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800e0d0:	b480      	push	{r7}
 800e0d2:	b087      	sub	sp, #28
 800e0d4:	af00      	add	r7, sp, #0
 800e0d6:	60f8      	str	r0, [r7, #12]
 800e0d8:	60b9      	str	r1, [r7, #8]
 800e0da:	607a      	str	r2, [r7, #4]
 800e0dc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2 = 0U;
 800e0de:	2300      	movs	r3, #0
 800e0e0:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 800e0e2:	2300      	movs	r3, #0
 800e0e4:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800e0e6:	68fb      	ldr	r3, [r7, #12]
 800e0e8:	6a1b      	ldr	r3, [r3, #32]
 800e0ea:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800e0ee:	68fb      	ldr	r3, [r7, #12]
 800e0f0:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800e0f2:	68fb      	ldr	r3, [r7, #12]
 800e0f4:	69db      	ldr	r3, [r3, #28]
 800e0f6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800e0f8:	68fb      	ldr	r3, [r7, #12]
 800e0fa:	6a1b      	ldr	r3, [r3, #32]
 800e0fc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800e0fe:	697b      	ldr	r3, [r7, #20]
 800e100:	f023 0303 	bic.w	r3, r3, #3
 800e104:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800e106:	697a      	ldr	r2, [r7, #20]
 800e108:	687b      	ldr	r3, [r7, #4]
 800e10a:	4313      	orrs	r3, r2
 800e10c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800e10e:	697b      	ldr	r3, [r7, #20]
 800e110:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800e114:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800e116:	683b      	ldr	r3, [r7, #0]
 800e118:	011b      	lsls	r3, r3, #4
 800e11a:	b2db      	uxtb	r3, r3
 800e11c:	697a      	ldr	r2, [r7, #20]
 800e11e:	4313      	orrs	r3, r2
 800e120:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800e122:	693b      	ldr	r3, [r7, #16]
 800e124:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800e128:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800e12a:	68bb      	ldr	r3, [r7, #8]
 800e12c:	021b      	lsls	r3, r3, #8
 800e12e:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800e132:	693a      	ldr	r2, [r7, #16]
 800e134:	4313      	orrs	r3, r2
 800e136:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800e138:	68fb      	ldr	r3, [r7, #12]
 800e13a:	697a      	ldr	r2, [r7, #20]
 800e13c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800e13e:	68fb      	ldr	r3, [r7, #12]
 800e140:	693a      	ldr	r2, [r7, #16]
 800e142:	621a      	str	r2, [r3, #32]
}
 800e144:	bf00      	nop
 800e146:	371c      	adds	r7, #28
 800e148:	46bd      	mov	sp, r7
 800e14a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e14e:	4770      	bx	lr

0800e150 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800e150:	b480      	push	{r7}
 800e152:	b087      	sub	sp, #28
 800e154:	af00      	add	r7, sp, #0
 800e156:	60f8      	str	r0, [r7, #12]
 800e158:	60b9      	str	r1, [r7, #8]
 800e15a:	607a      	str	r2, [r7, #4]
 800e15c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2 = 0U;
 800e15e:	2300      	movs	r3, #0
 800e160:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 800e162:	2300      	movs	r3, #0
 800e164:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800e166:	68fb      	ldr	r3, [r7, #12]
 800e168:	6a1b      	ldr	r3, [r3, #32]
 800e16a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800e16e:	68fb      	ldr	r3, [r7, #12]
 800e170:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800e172:	68fb      	ldr	r3, [r7, #12]
 800e174:	69db      	ldr	r3, [r3, #28]
 800e176:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800e178:	68fb      	ldr	r3, [r7, #12]
 800e17a:	6a1b      	ldr	r3, [r3, #32]
 800e17c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800e17e:	697b      	ldr	r3, [r7, #20]
 800e180:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800e184:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800e186:	687b      	ldr	r3, [r7, #4]
 800e188:	021b      	lsls	r3, r3, #8
 800e18a:	697a      	ldr	r2, [r7, #20]
 800e18c:	4313      	orrs	r3, r2
 800e18e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800e190:	697b      	ldr	r3, [r7, #20]
 800e192:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800e196:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800e198:	683b      	ldr	r3, [r7, #0]
 800e19a:	031b      	lsls	r3, r3, #12
 800e19c:	b29b      	uxth	r3, r3
 800e19e:	697a      	ldr	r2, [r7, #20]
 800e1a0:	4313      	orrs	r3, r2
 800e1a2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800e1a4:	693b      	ldr	r3, [r7, #16]
 800e1a6:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800e1aa:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800e1ac:	68bb      	ldr	r3, [r7, #8]
 800e1ae:	031b      	lsls	r3, r3, #12
 800e1b0:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800e1b4:	693a      	ldr	r2, [r7, #16]
 800e1b6:	4313      	orrs	r3, r2
 800e1b8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800e1ba:	68fb      	ldr	r3, [r7, #12]
 800e1bc:	697a      	ldr	r2, [r7, #20]
 800e1be:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800e1c0:	68fb      	ldr	r3, [r7, #12]
 800e1c2:	693a      	ldr	r2, [r7, #16]
 800e1c4:	621a      	str	r2, [r3, #32]
}
 800e1c6:	bf00      	nop
 800e1c8:	371c      	adds	r7, #28
 800e1ca:	46bd      	mov	sp, r7
 800e1cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1d0:	4770      	bx	lr

0800e1d2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
 800e1d2:	b480      	push	{r7}
 800e1d4:	b085      	sub	sp, #20
 800e1d6:	af00      	add	r7, sp, #0
 800e1d8:	6078      	str	r0, [r7, #4]
 800e1da:	460b      	mov	r3, r1
 800e1dc:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr = 0U;
 800e1de:	2300      	movs	r3, #0
 800e1e0:	60fb      	str	r3, [r7, #12]
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 800e1e2:	687b      	ldr	r3, [r7, #4]
 800e1e4:	689b      	ldr	r3, [r3, #8]
 800e1e6:	60fb      	str	r3, [r7, #12]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 800e1e8:	68fb      	ldr	r3, [r7, #12]
 800e1ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e1ee:	60fb      	str	r3, [r7, #12]
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 800e1f0:	887b      	ldrh	r3, [r7, #2]
 800e1f2:	f043 0307 	orr.w	r3, r3, #7
 800e1f6:	b29b      	uxth	r3, r3
 800e1f8:	461a      	mov	r2, r3
 800e1fa:	68fb      	ldr	r3, [r7, #12]
 800e1fc:	4313      	orrs	r3, r2
 800e1fe:	60fb      	str	r3, [r7, #12]
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 800e200:	687b      	ldr	r3, [r7, #4]
 800e202:	68fa      	ldr	r2, [r7, #12]
 800e204:	609a      	str	r2, [r3, #8]
}
 800e206:	bf00      	nop
 800e208:	3714      	adds	r7, #20
 800e20a:	46bd      	mov	sp, r7
 800e20c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e210:	4770      	bx	lr

0800e212 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800e212:	b480      	push	{r7}
 800e214:	b087      	sub	sp, #28
 800e216:	af00      	add	r7, sp, #0
 800e218:	60f8      	str	r0, [r7, #12]
 800e21a:	60b9      	str	r1, [r7, #8]
 800e21c:	607a      	str	r2, [r7, #4]
 800e21e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr = 0U;
 800e220:	2300      	movs	r3, #0
 800e222:	617b      	str	r3, [r7, #20]

  tmpsmcr = TIMx->SMCR;
 800e224:	68fb      	ldr	r3, [r7, #12]
 800e226:	689b      	ldr	r3, [r3, #8]
 800e228:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800e22a:	697b      	ldr	r3, [r7, #20]
 800e22c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800e230:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 800e232:	683b      	ldr	r3, [r7, #0]
 800e234:	021a      	lsls	r2, r3, #8
 800e236:	687b      	ldr	r3, [r7, #4]
 800e238:	431a      	orrs	r2, r3
 800e23a:	68bb      	ldr	r3, [r7, #8]
 800e23c:	4313      	orrs	r3, r2
 800e23e:	697a      	ldr	r2, [r7, #20]
 800e240:	4313      	orrs	r3, r2
 800e242:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800e244:	68fb      	ldr	r3, [r7, #12]
 800e246:	697a      	ldr	r2, [r7, #20]
 800e248:	609a      	str	r2, [r3, #8]
} 
 800e24a:	bf00      	nop
 800e24c:	371c      	adds	r7, #28
 800e24e:	46bd      	mov	sp, r7
 800e250:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e254:	4770      	bx	lr

0800e256 <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave 
  *         mode. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 800e256:	b480      	push	{r7}
 800e258:	b083      	sub	sp, #12
 800e25a:	af00      	add	r7, sp, #0
 800e25c:	6078      	str	r0, [r7, #4]
 800e25e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 800e260:	687b      	ldr	r3, [r7, #4]
 800e262:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800e266:	2b01      	cmp	r3, #1
 800e268:	d101      	bne.n	800e26e <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800e26a:	2302      	movs	r3, #2
 800e26c:	e032      	b.n	800e2d4 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 800e26e:	687b      	ldr	r3, [r7, #4]
 800e270:	2201      	movs	r2, #1
 800e272:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
 800e276:	687b      	ldr	r3, [r7, #4]
 800e278:	2202      	movs	r2, #2
 800e27a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800e27e:	687b      	ldr	r3, [r7, #4]
 800e280:	681b      	ldr	r3, [r3, #0]
 800e282:	685a      	ldr	r2, [r3, #4]
 800e284:	687b      	ldr	r3, [r7, #4]
 800e286:	681b      	ldr	r3, [r3, #0]
 800e288:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800e28c:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 800e28e:	687b      	ldr	r3, [r7, #4]
 800e290:	681b      	ldr	r3, [r3, #0]
 800e292:	6859      	ldr	r1, [r3, #4]
 800e294:	683b      	ldr	r3, [r7, #0]
 800e296:	681a      	ldr	r2, [r3, #0]
 800e298:	687b      	ldr	r3, [r7, #4]
 800e29a:	681b      	ldr	r3, [r3, #0]
 800e29c:	430a      	orrs	r2, r1
 800e29e:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 800e2a0:	687b      	ldr	r3, [r7, #4]
 800e2a2:	681b      	ldr	r3, [r3, #0]
 800e2a4:	689a      	ldr	r2, [r3, #8]
 800e2a6:	687b      	ldr	r3, [r7, #4]
 800e2a8:	681b      	ldr	r3, [r3, #0]
 800e2aa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800e2ae:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 800e2b0:	687b      	ldr	r3, [r7, #4]
 800e2b2:	681b      	ldr	r3, [r3, #0]
 800e2b4:	6899      	ldr	r1, [r3, #8]
 800e2b6:	683b      	ldr	r3, [r7, #0]
 800e2b8:	685a      	ldr	r2, [r3, #4]
 800e2ba:	687b      	ldr	r3, [r7, #4]
 800e2bc:	681b      	ldr	r3, [r3, #0]
 800e2be:	430a      	orrs	r2, r1
 800e2c0:	609a      	str	r2, [r3, #8]
  
  htim->State = HAL_TIM_STATE_READY;
 800e2c2:	687b      	ldr	r3, [r7, #4]
 800e2c4:	2201      	movs	r2, #1
 800e2c6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 800e2ca:	687b      	ldr	r3, [r7, #4]
 800e2cc:	2200      	movs	r2, #0
 800e2ce:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 800e2d2:	2300      	movs	r3, #0
} 
 800e2d4:	4618      	mov	r0, r3
 800e2d6:	370c      	adds	r7, #12
 800e2d8:	46bd      	mov	sp, r7
 800e2da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2de:	4770      	bx	lr

0800e2e0 <HAL_TIMEx_CommutationCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 800e2e0:	b480      	push	{r7}
 800e2e2:	b083      	sub	sp, #12
 800e2e4:	af00      	add	r7, sp, #0
 800e2e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 800e2e8:	bf00      	nop
 800e2ea:	370c      	adds	r7, #12
 800e2ec:	46bd      	mov	sp, r7
 800e2ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2f2:	4770      	bx	lr

0800e2f4 <HAL_TIMEx_BreakCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800e2f4:	b480      	push	{r7}
 800e2f6:	b083      	sub	sp, #12
 800e2f8:	af00      	add	r7, sp, #0
 800e2fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800e2fc:	bf00      	nop
 800e2fe:	370c      	adds	r7, #12
 800e300:	46bd      	mov	sp, r7
 800e302:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e306:	4770      	bx	lr

0800e308 <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800e308:	b580      	push	{r7, lr}
 800e30a:	b082      	sub	sp, #8
 800e30c:	af00      	add	r7, sp, #0
 800e30e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 800e310:	687b      	ldr	r3, [r7, #4]
 800e312:	2b00      	cmp	r3, #0
 800e314:	d101      	bne.n	800e31a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800e316:	2301      	movs	r3, #1
 800e318:	e03f      	b.n	800e39a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
  
  if(huart->gState == HAL_UART_STATE_RESET)
 800e31a:	687b      	ldr	r3, [r7, #4]
 800e31c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800e320:	b2db      	uxtb	r3, r3
 800e322:	2b00      	cmp	r3, #0
 800e324:	d106      	bne.n	800e334 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800e326:	687b      	ldr	r3, [r7, #4]
 800e328:	2200      	movs	r2, #0
 800e32a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 800e32e:	6878      	ldr	r0, [r7, #4]
 800e330:	f7f3 fe44 	bl	8001fbc <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800e334:	687b      	ldr	r3, [r7, #4]
 800e336:	2224      	movs	r2, #36	; 0x24
 800e338:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800e33c:	687b      	ldr	r3, [r7, #4]
 800e33e:	681b      	ldr	r3, [r3, #0]
 800e340:	68da      	ldr	r2, [r3, #12]
 800e342:	687b      	ldr	r3, [r7, #4]
 800e344:	681b      	ldr	r3, [r3, #0]
 800e346:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800e34a:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800e34c:	6878      	ldr	r0, [r7, #4]
 800e34e:	f000 fb3d 	bl	800e9cc <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800e352:	687b      	ldr	r3, [r7, #4]
 800e354:	681b      	ldr	r3, [r3, #0]
 800e356:	691a      	ldr	r2, [r3, #16]
 800e358:	687b      	ldr	r3, [r7, #4]
 800e35a:	681b      	ldr	r3, [r3, #0]
 800e35c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800e360:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800e362:	687b      	ldr	r3, [r7, #4]
 800e364:	681b      	ldr	r3, [r3, #0]
 800e366:	695a      	ldr	r2, [r3, #20]
 800e368:	687b      	ldr	r3, [r7, #4]
 800e36a:	681b      	ldr	r3, [r3, #0]
 800e36c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800e370:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800e372:	687b      	ldr	r3, [r7, #4]
 800e374:	681b      	ldr	r3, [r3, #0]
 800e376:	68da      	ldr	r2, [r3, #12]
 800e378:	687b      	ldr	r3, [r7, #4]
 800e37a:	681b      	ldr	r3, [r3, #0]
 800e37c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800e380:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e382:	687b      	ldr	r3, [r7, #4]
 800e384:	2200      	movs	r2, #0
 800e386:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 800e388:	687b      	ldr	r3, [r7, #4]
 800e38a:	2220      	movs	r2, #32
 800e38c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 800e390:	687b      	ldr	r3, [r7, #4]
 800e392:	2220      	movs	r2, #32
 800e394:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 800e398:	2300      	movs	r3, #0
}
 800e39a:	4618      	mov	r0, r3
 800e39c:	3708      	adds	r7, #8
 800e39e:	46bd      	mov	sp, r7
 800e3a0:	bd80      	pop	{r7, pc}

0800e3a2 <HAL_UART_Transmit>:
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e3a2:	b580      	push	{r7, lr}
 800e3a4:	b088      	sub	sp, #32
 800e3a6:	af02      	add	r7, sp, #8
 800e3a8:	60f8      	str	r0, [r7, #12]
 800e3aa:	60b9      	str	r1, [r7, #8]
 800e3ac:	603b      	str	r3, [r7, #0]
 800e3ae:	4613      	mov	r3, r2
 800e3b0:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 800e3b2:	2300      	movs	r3, #0
 800e3b4:	617b      	str	r3, [r7, #20]
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY) 
 800e3b6:	68fb      	ldr	r3, [r7, #12]
 800e3b8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800e3bc:	b2db      	uxtb	r3, r3
 800e3be:	2b20      	cmp	r3, #32
 800e3c0:	f040 8083 	bne.w	800e4ca <HAL_UART_Transmit+0x128>
  {
    if((pData == NULL ) || (Size == 0U)) 
 800e3c4:	68bb      	ldr	r3, [r7, #8]
 800e3c6:	2b00      	cmp	r3, #0
 800e3c8:	d002      	beq.n	800e3d0 <HAL_UART_Transmit+0x2e>
 800e3ca:	88fb      	ldrh	r3, [r7, #6]
 800e3cc:	2b00      	cmp	r3, #0
 800e3ce:	d101      	bne.n	800e3d4 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 800e3d0:	2301      	movs	r3, #1
 800e3d2:	e07b      	b.n	800e4cc <HAL_UART_Transmit+0x12a>
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 800e3d4:	68fb      	ldr	r3, [r7, #12]
 800e3d6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800e3da:	2b01      	cmp	r3, #1
 800e3dc:	d101      	bne.n	800e3e2 <HAL_UART_Transmit+0x40>
 800e3de:	2302      	movs	r3, #2
 800e3e0:	e074      	b.n	800e4cc <HAL_UART_Transmit+0x12a>
 800e3e2:	68fb      	ldr	r3, [r7, #12]
 800e3e4:	2201      	movs	r2, #1
 800e3e6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e3ea:	68fb      	ldr	r3, [r7, #12]
 800e3ec:	2200      	movs	r2, #0
 800e3ee:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800e3f0:	68fb      	ldr	r3, [r7, #12]
 800e3f2:	2221      	movs	r2, #33	; 0x21
 800e3f4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
	
    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800e3f8:	f7fc fabc 	bl	800a974 <HAL_GetTick>
 800e3fc:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800e3fe:	68fb      	ldr	r3, [r7, #12]
 800e400:	88fa      	ldrh	r2, [r7, #6]
 800e402:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800e404:	68fb      	ldr	r3, [r7, #12]
 800e406:	88fa      	ldrh	r2, [r7, #6]
 800e408:	84da      	strh	r2, [r3, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 800e40a:	e042      	b.n	800e492 <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 800e40c:	68fb      	ldr	r3, [r7, #12]
 800e40e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800e410:	b29b      	uxth	r3, r3
 800e412:	3b01      	subs	r3, #1
 800e414:	b29a      	uxth	r2, r3
 800e416:	68fb      	ldr	r3, [r7, #12]
 800e418:	84da      	strh	r2, [r3, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800e41a:	68fb      	ldr	r3, [r7, #12]
 800e41c:	689b      	ldr	r3, [r3, #8]
 800e41e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e422:	d122      	bne.n	800e46a <HAL_UART_Transmit+0xc8>
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800e424:	683b      	ldr	r3, [r7, #0]
 800e426:	9300      	str	r3, [sp, #0]
 800e428:	697b      	ldr	r3, [r7, #20]
 800e42a:	2200      	movs	r2, #0
 800e42c:	2180      	movs	r1, #128	; 0x80
 800e42e:	68f8      	ldr	r0, [r7, #12]
 800e430:	f000 f968 	bl	800e704 <UART_WaitOnFlagUntilTimeout>
 800e434:	4603      	mov	r3, r0
 800e436:	2b00      	cmp	r3, #0
 800e438:	d001      	beq.n	800e43e <HAL_UART_Transmit+0x9c>
        { 
          return HAL_TIMEOUT;
 800e43a:	2303      	movs	r3, #3
 800e43c:	e046      	b.n	800e4cc <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t*) pData;
 800e43e:	68bb      	ldr	r3, [r7, #8]
 800e440:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FFU);
 800e442:	693b      	ldr	r3, [r7, #16]
 800e444:	881b      	ldrh	r3, [r3, #0]
 800e446:	461a      	mov	r2, r3
 800e448:	68fb      	ldr	r3, [r7, #12]
 800e44a:	681b      	ldr	r3, [r3, #0]
 800e44c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800e450:	605a      	str	r2, [r3, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 800e452:	68fb      	ldr	r3, [r7, #12]
 800e454:	691b      	ldr	r3, [r3, #16]
 800e456:	2b00      	cmp	r3, #0
 800e458:	d103      	bne.n	800e462 <HAL_UART_Transmit+0xc0>
        {
          pData +=2U;
 800e45a:	68bb      	ldr	r3, [r7, #8]
 800e45c:	3302      	adds	r3, #2
 800e45e:	60bb      	str	r3, [r7, #8]
 800e460:	e017      	b.n	800e492 <HAL_UART_Transmit+0xf0>
        }
        else
        { 
          pData +=1U;
 800e462:	68bb      	ldr	r3, [r7, #8]
 800e464:	3301      	adds	r3, #1
 800e466:	60bb      	str	r3, [r7, #8]
 800e468:	e013      	b.n	800e492 <HAL_UART_Transmit+0xf0>
        }
      } 
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800e46a:	683b      	ldr	r3, [r7, #0]
 800e46c:	9300      	str	r3, [sp, #0]
 800e46e:	697b      	ldr	r3, [r7, #20]
 800e470:	2200      	movs	r2, #0
 800e472:	2180      	movs	r1, #128	; 0x80
 800e474:	68f8      	ldr	r0, [r7, #12]
 800e476:	f000 f945 	bl	800e704 <UART_WaitOnFlagUntilTimeout>
 800e47a:	4603      	mov	r3, r0
 800e47c:	2b00      	cmp	r3, #0
 800e47e:	d001      	beq.n	800e484 <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 800e480:	2303      	movs	r3, #3
 800e482:	e023      	b.n	800e4cc <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFFU);
 800e484:	68bb      	ldr	r3, [r7, #8]
 800e486:	1c5a      	adds	r2, r3, #1
 800e488:	60ba      	str	r2, [r7, #8]
 800e48a:	781a      	ldrb	r2, [r3, #0]
 800e48c:	68fb      	ldr	r3, [r7, #12]
 800e48e:	681b      	ldr	r3, [r3, #0]
 800e490:	605a      	str	r2, [r3, #4]
    while(huart->TxXferCount > 0U)
 800e492:	68fb      	ldr	r3, [r7, #12]
 800e494:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800e496:	b29b      	uxth	r3, r3
 800e498:	2b00      	cmp	r3, #0
 800e49a:	d1b7      	bne.n	800e40c <HAL_UART_Transmit+0x6a>
      } 
    }
    
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800e49c:	683b      	ldr	r3, [r7, #0]
 800e49e:	9300      	str	r3, [sp, #0]
 800e4a0:	697b      	ldr	r3, [r7, #20]
 800e4a2:	2200      	movs	r2, #0
 800e4a4:	2140      	movs	r1, #64	; 0x40
 800e4a6:	68f8      	ldr	r0, [r7, #12]
 800e4a8:	f000 f92c 	bl	800e704 <UART_WaitOnFlagUntilTimeout>
 800e4ac:	4603      	mov	r3, r0
 800e4ae:	2b00      	cmp	r3, #0
 800e4b0:	d001      	beq.n	800e4b6 <HAL_UART_Transmit+0x114>
    { 
      return HAL_TIMEOUT;
 800e4b2:	2303      	movs	r3, #3
 800e4b4:	e00a      	b.n	800e4cc <HAL_UART_Transmit+0x12a>
    }
    
    /* At end of Tx process, restore huart->gState to Ready */
      huart->gState = HAL_UART_STATE_READY;
 800e4b6:	68fb      	ldr	r3, [r7, #12]
 800e4b8:	2220      	movs	r2, #32
 800e4ba:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800e4be:	68fb      	ldr	r3, [r7, #12]
 800e4c0:	2200      	movs	r2, #0
 800e4c2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    return HAL_OK;
 800e4c6:	2300      	movs	r3, #0
 800e4c8:	e000      	b.n	800e4cc <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800e4ca:	2302      	movs	r3, #2
  }
}
 800e4cc:	4618      	mov	r0, r3
 800e4ce:	3718      	adds	r7, #24
 800e4d0:	46bd      	mov	sp, r7
 800e4d2:	bd80      	pop	{r7, pc}

0800e4d4 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800e4d4:	b580      	push	{r7, lr}
 800e4d6:	b088      	sub	sp, #32
 800e4d8:	af00      	add	r7, sp, #0
 800e4da:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800e4dc:	687b      	ldr	r3, [r7, #4]
 800e4de:	681b      	ldr	r3, [r3, #0]
 800e4e0:	681b      	ldr	r3, [r3, #0]
 800e4e2:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800e4e4:	687b      	ldr	r3, [r7, #4]
 800e4e6:	681b      	ldr	r3, [r3, #0]
 800e4e8:	68db      	ldr	r3, [r3, #12]
 800e4ea:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800e4ec:	687b      	ldr	r3, [r7, #4]
 800e4ee:	681b      	ldr	r3, [r3, #0]
 800e4f0:	695b      	ldr	r3, [r3, #20]
 800e4f2:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 800e4f4:	2300      	movs	r3, #0
 800e4f6:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 800e4f8:	2300      	movs	r3, #0
 800e4fa:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800e4fc:	69fb      	ldr	r3, [r7, #28]
 800e4fe:	f003 030f 	and.w	r3, r3, #15
 800e502:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 800e504:	693b      	ldr	r3, [r7, #16]
 800e506:	2b00      	cmp	r3, #0
 800e508:	d10d      	bne.n	800e526 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800e50a:	69fb      	ldr	r3, [r7, #28]
 800e50c:	f003 0320 	and.w	r3, r3, #32
 800e510:	2b00      	cmp	r3, #0
 800e512:	d008      	beq.n	800e526 <HAL_UART_IRQHandler+0x52>
 800e514:	69bb      	ldr	r3, [r7, #24]
 800e516:	f003 0320 	and.w	r3, r3, #32
 800e51a:	2b00      	cmp	r3, #0
 800e51c:	d003      	beq.n	800e526 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800e51e:	6878      	ldr	r0, [r7, #4]
 800e520:	f000 f9da 	bl	800e8d8 <UART_Receive_IT>
      return;
 800e524:	e0cb      	b.n	800e6be <HAL_UART_IRQHandler+0x1ea>
    }
  }  

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800e526:	693b      	ldr	r3, [r7, #16]
 800e528:	2b00      	cmp	r3, #0
 800e52a:	f000 80ab 	beq.w	800e684 <HAL_UART_IRQHandler+0x1b0>
 800e52e:	697b      	ldr	r3, [r7, #20]
 800e530:	f003 0301 	and.w	r3, r3, #1
 800e534:	2b00      	cmp	r3, #0
 800e536:	d105      	bne.n	800e544 <HAL_UART_IRQHandler+0x70>
 800e538:	69bb      	ldr	r3, [r7, #24]
 800e53a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800e53e:	2b00      	cmp	r3, #0
 800e540:	f000 80a0 	beq.w	800e684 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800e544:	69fb      	ldr	r3, [r7, #28]
 800e546:	f003 0301 	and.w	r3, r3, #1
 800e54a:	2b00      	cmp	r3, #0
 800e54c:	d00a      	beq.n	800e564 <HAL_UART_IRQHandler+0x90>
 800e54e:	69bb      	ldr	r3, [r7, #24]
 800e550:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e554:	2b00      	cmp	r3, #0
 800e556:	d005      	beq.n	800e564 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800e558:	687b      	ldr	r3, [r7, #4]
 800e55a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e55c:	f043 0201 	orr.w	r2, r3, #1
 800e560:	687b      	ldr	r3, [r7, #4]
 800e562:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800e564:	69fb      	ldr	r3, [r7, #28]
 800e566:	f003 0304 	and.w	r3, r3, #4
 800e56a:	2b00      	cmp	r3, #0
 800e56c:	d00a      	beq.n	800e584 <HAL_UART_IRQHandler+0xb0>
 800e56e:	697b      	ldr	r3, [r7, #20]
 800e570:	f003 0301 	and.w	r3, r3, #1
 800e574:	2b00      	cmp	r3, #0
 800e576:	d005      	beq.n	800e584 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800e578:	687b      	ldr	r3, [r7, #4]
 800e57a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e57c:	f043 0202 	orr.w	r2, r3, #2
 800e580:	687b      	ldr	r3, [r7, #4]
 800e582:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800e584:	69fb      	ldr	r3, [r7, #28]
 800e586:	f003 0302 	and.w	r3, r3, #2
 800e58a:	2b00      	cmp	r3, #0
 800e58c:	d00a      	beq.n	800e5a4 <HAL_UART_IRQHandler+0xd0>
 800e58e:	697b      	ldr	r3, [r7, #20]
 800e590:	f003 0301 	and.w	r3, r3, #1
 800e594:	2b00      	cmp	r3, #0
 800e596:	d005      	beq.n	800e5a4 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800e598:	687b      	ldr	r3, [r7, #4]
 800e59a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e59c:	f043 0204 	orr.w	r2, r3, #4
 800e5a0:	687b      	ldr	r3, [r7, #4]
 800e5a2:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800e5a4:	69fb      	ldr	r3, [r7, #28]
 800e5a6:	f003 0308 	and.w	r3, r3, #8
 800e5aa:	2b00      	cmp	r3, #0
 800e5ac:	d00a      	beq.n	800e5c4 <HAL_UART_IRQHandler+0xf0>
 800e5ae:	697b      	ldr	r3, [r7, #20]
 800e5b0:	f003 0301 	and.w	r3, r3, #1
 800e5b4:	2b00      	cmp	r3, #0
 800e5b6:	d005      	beq.n	800e5c4 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800e5b8:	687b      	ldr	r3, [r7, #4]
 800e5ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e5bc:	f043 0208 	orr.w	r2, r3, #8
 800e5c0:	687b      	ldr	r3, [r7, #4]
 800e5c2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/    
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 800e5c4:	687b      	ldr	r3, [r7, #4]
 800e5c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e5c8:	2b00      	cmp	r3, #0
 800e5ca:	d077      	beq.n	800e6bc <HAL_UART_IRQHandler+0x1e8>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800e5cc:	69fb      	ldr	r3, [r7, #28]
 800e5ce:	f003 0320 	and.w	r3, r3, #32
 800e5d2:	2b00      	cmp	r3, #0
 800e5d4:	d007      	beq.n	800e5e6 <HAL_UART_IRQHandler+0x112>
 800e5d6:	69bb      	ldr	r3, [r7, #24]
 800e5d8:	f003 0320 	and.w	r3, r3, #32
 800e5dc:	2b00      	cmp	r3, #0
 800e5de:	d002      	beq.n	800e5e6 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 800e5e0:	6878      	ldr	r0, [r7, #4]
 800e5e2:	f000 f979 	bl	800e8d8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800e5e6:	687b      	ldr	r3, [r7, #4]
 800e5e8:	681b      	ldr	r3, [r3, #0]
 800e5ea:	695b      	ldr	r3, [r3, #20]
 800e5ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e5f0:	2b00      	cmp	r3, #0
 800e5f2:	bf14      	ite	ne
 800e5f4:	2301      	movne	r3, #1
 800e5f6:	2300      	moveq	r3, #0
 800e5f8:	b2db      	uxtb	r3, r3
 800e5fa:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800e5fc:	687b      	ldr	r3, [r7, #4]
 800e5fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e600:	f003 0308 	and.w	r3, r3, #8
 800e604:	2b00      	cmp	r3, #0
 800e606:	d102      	bne.n	800e60e <HAL_UART_IRQHandler+0x13a>
 800e608:	68fb      	ldr	r3, [r7, #12]
 800e60a:	2b00      	cmp	r3, #0
 800e60c:	d031      	beq.n	800e672 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800e60e:	6878      	ldr	r0, [r7, #4]
 800e610:	f000 f8c2 	bl	800e798 <UART_EndRxTransfer>
        
        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e614:	687b      	ldr	r3, [r7, #4]
 800e616:	681b      	ldr	r3, [r3, #0]
 800e618:	695b      	ldr	r3, [r3, #20]
 800e61a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e61e:	2b00      	cmp	r3, #0
 800e620:	d023      	beq.n	800e66a <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e622:	687b      	ldr	r3, [r7, #4]
 800e624:	681b      	ldr	r3, [r3, #0]
 800e626:	695a      	ldr	r2, [r3, #20]
 800e628:	687b      	ldr	r3, [r7, #4]
 800e62a:	681b      	ldr	r3, [r3, #0]
 800e62c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e630:	615a      	str	r2, [r3, #20]
          
          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 800e632:	687b      	ldr	r3, [r7, #4]
 800e634:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e636:	2b00      	cmp	r3, #0
 800e638:	d013      	beq.n	800e662 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800e63a:	687b      	ldr	r3, [r7, #4]
 800e63c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e63e:	4a21      	ldr	r2, [pc, #132]	; (800e6c4 <HAL_UART_IRQHandler+0x1f0>)
 800e640:	651a      	str	r2, [r3, #80]	; 0x50
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800e642:	687b      	ldr	r3, [r7, #4]
 800e644:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e646:	4618      	mov	r0, r3
 800e648:	f7fc fd4e 	bl	800b0e8 <HAL_DMA_Abort_IT>
 800e64c:	4603      	mov	r3, r0
 800e64e:	2b00      	cmp	r3, #0
 800e650:	d016      	beq.n	800e680 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800e652:	687b      	ldr	r3, [r7, #4]
 800e654:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e656:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e658:	687a      	ldr	r2, [r7, #4]
 800e65a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800e65c:	4610      	mov	r0, r2
 800e65e:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e660:	e00e      	b.n	800e680 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 800e662:	6878      	ldr	r0, [r7, #4]
 800e664:	f000 f844 	bl	800e6f0 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e668:	e00a      	b.n	800e680 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 800e66a:	6878      	ldr	r0, [r7, #4]
 800e66c:	f000 f840 	bl	800e6f0 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e670:	e006      	b.n	800e680 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 800e672:	6878      	ldr	r0, [r7, #4]
 800e674:	f000 f83c 	bl	800e6f0 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e678:	687b      	ldr	r3, [r7, #4]
 800e67a:	2200      	movs	r2, #0
 800e67c:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800e67e:	e01d      	b.n	800e6bc <HAL_UART_IRQHandler+0x1e8>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e680:	bf00      	nop
    return;
 800e682:	e01b      	b.n	800e6bc <HAL_UART_IRQHandler+0x1e8>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800e684:	69fb      	ldr	r3, [r7, #28]
 800e686:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e68a:	2b00      	cmp	r3, #0
 800e68c:	d008      	beq.n	800e6a0 <HAL_UART_IRQHandler+0x1cc>
 800e68e:	69bb      	ldr	r3, [r7, #24]
 800e690:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e694:	2b00      	cmp	r3, #0
 800e696:	d003      	beq.n	800e6a0 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 800e698:	6878      	ldr	r0, [r7, #4]
 800e69a:	f000 f8af 	bl	800e7fc <UART_Transmit_IT>
    return;
 800e69e:	e00e      	b.n	800e6be <HAL_UART_IRQHandler+0x1ea>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800e6a0:	69fb      	ldr	r3, [r7, #28]
 800e6a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e6a6:	2b00      	cmp	r3, #0
 800e6a8:	d009      	beq.n	800e6be <HAL_UART_IRQHandler+0x1ea>
 800e6aa:	69bb      	ldr	r3, [r7, #24]
 800e6ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e6b0:	2b00      	cmp	r3, #0
 800e6b2:	d004      	beq.n	800e6be <HAL_UART_IRQHandler+0x1ea>
  {
    UART_EndTransmit_IT(huart);
 800e6b4:	6878      	ldr	r0, [r7, #4]
 800e6b6:	f000 f8f7 	bl	800e8a8 <UART_EndTransmit_IT>
    return;
 800e6ba:	e000      	b.n	800e6be <HAL_UART_IRQHandler+0x1ea>
    return;
 800e6bc:	bf00      	nop
  }
}
 800e6be:	3720      	adds	r7, #32
 800e6c0:	46bd      	mov	sp, r7
 800e6c2:	bd80      	pop	{r7, pc}
 800e6c4:	0800e7d5 	.word	0x0800e7d5

0800e6c8 <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800e6c8:	b480      	push	{r7}
 800e6ca:	b083      	sub	sp, #12
 800e6cc:	af00      	add	r7, sp, #0
 800e6ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 800e6d0:	bf00      	nop
 800e6d2:	370c      	adds	r7, #12
 800e6d4:	46bd      	mov	sp, r7
 800e6d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6da:	4770      	bx	lr

0800e6dc <HAL_UART_RxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800e6dc:	b480      	push	{r7}
 800e6de:	b083      	sub	sp, #12
 800e6e0:	af00      	add	r7, sp, #0
 800e6e2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800e6e4:	bf00      	nop
 800e6e6:	370c      	adds	r7, #12
 800e6e8:	46bd      	mov	sp, r7
 800e6ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6ee:	4770      	bx	lr

0800e6f0 <HAL_UART_ErrorCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800e6f0:	b480      	push	{r7}
 800e6f2:	b083      	sub	sp, #12
 800e6f4:	af00      	add	r7, sp, #0
 800e6f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart); 
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */ 
}
 800e6f8:	bf00      	nop
 800e6fa:	370c      	adds	r7, #12
 800e6fc:	46bd      	mov	sp, r7
 800e6fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e702:	4770      	bx	lr

0800e704 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800e704:	b580      	push	{r7, lr}
 800e706:	b084      	sub	sp, #16
 800e708:	af00      	add	r7, sp, #0
 800e70a:	60f8      	str	r0, [r7, #12]
 800e70c:	60b9      	str	r1, [r7, #8]
 800e70e:	603b      	str	r3, [r7, #0]
 800e710:	4613      	mov	r3, r2
 800e712:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 800e714:	e02c      	b.n	800e770 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 800e716:	69bb      	ldr	r3, [r7, #24]
 800e718:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e71c:	d028      	beq.n	800e770 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 800e71e:	69bb      	ldr	r3, [r7, #24]
 800e720:	2b00      	cmp	r3, #0
 800e722:	d007      	beq.n	800e734 <UART_WaitOnFlagUntilTimeout+0x30>
 800e724:	f7fc f926 	bl	800a974 <HAL_GetTick>
 800e728:	4602      	mov	r2, r0
 800e72a:	683b      	ldr	r3, [r7, #0]
 800e72c:	1ad3      	subs	r3, r2, r3
 800e72e:	69ba      	ldr	r2, [r7, #24]
 800e730:	429a      	cmp	r2, r3
 800e732:	d21d      	bcs.n	800e770 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800e734:	68fb      	ldr	r3, [r7, #12]
 800e736:	681b      	ldr	r3, [r3, #0]
 800e738:	68da      	ldr	r2, [r3, #12]
 800e73a:	68fb      	ldr	r3, [r7, #12]
 800e73c:	681b      	ldr	r3, [r3, #0]
 800e73e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800e742:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e744:	68fb      	ldr	r3, [r7, #12]
 800e746:	681b      	ldr	r3, [r3, #0]
 800e748:	695a      	ldr	r2, [r3, #20]
 800e74a:	68fb      	ldr	r3, [r7, #12]
 800e74c:	681b      	ldr	r3, [r3, #0]
 800e74e:	f022 0201 	bic.w	r2, r2, #1
 800e752:	615a      	str	r2, [r3, #20]
        
        huart->gState  = HAL_UART_STATE_READY;
 800e754:	68fb      	ldr	r3, [r7, #12]
 800e756:	2220      	movs	r2, #32
 800e758:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800e75c:	68fb      	ldr	r3, [r7, #12]
 800e75e:	2220      	movs	r2, #32
 800e760:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
        
        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800e764:	68fb      	ldr	r3, [r7, #12]
 800e766:	2200      	movs	r2, #0
 800e768:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        
        return HAL_TIMEOUT;
 800e76c:	2303      	movs	r3, #3
 800e76e:	e00f      	b.n	800e790 <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 800e770:	68fb      	ldr	r3, [r7, #12]
 800e772:	681b      	ldr	r3, [r3, #0]
 800e774:	681a      	ldr	r2, [r3, #0]
 800e776:	68bb      	ldr	r3, [r7, #8]
 800e778:	4013      	ands	r3, r2
 800e77a:	68ba      	ldr	r2, [r7, #8]
 800e77c:	429a      	cmp	r2, r3
 800e77e:	bf0c      	ite	eq
 800e780:	2301      	moveq	r3, #1
 800e782:	2300      	movne	r3, #0
 800e784:	b2db      	uxtb	r3, r3
 800e786:	461a      	mov	r2, r3
 800e788:	79fb      	ldrb	r3, [r7, #7]
 800e78a:	429a      	cmp	r2, r3
 800e78c:	d0c3      	beq.n	800e716 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  
  return HAL_OK;
 800e78e:	2300      	movs	r3, #0
}
 800e790:	4618      	mov	r0, r3
 800e792:	3710      	adds	r7, #16
 800e794:	46bd      	mov	sp, r7
 800e796:	bd80      	pop	{r7, pc}

0800e798 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800e798:	b480      	push	{r7}
 800e79a:	b083      	sub	sp, #12
 800e79c:	af00      	add	r7, sp, #0
 800e79e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800e7a0:	687b      	ldr	r3, [r7, #4]
 800e7a2:	681b      	ldr	r3, [r3, #0]
 800e7a4:	68da      	ldr	r2, [r3, #12]
 800e7a6:	687b      	ldr	r3, [r7, #4]
 800e7a8:	681b      	ldr	r3, [r3, #0]
 800e7aa:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800e7ae:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e7b0:	687b      	ldr	r3, [r7, #4]
 800e7b2:	681b      	ldr	r3, [r3, #0]
 800e7b4:	695a      	ldr	r2, [r3, #20]
 800e7b6:	687b      	ldr	r3, [r7, #4]
 800e7b8:	681b      	ldr	r3, [r3, #0]
 800e7ba:	f022 0201 	bic.w	r2, r2, #1
 800e7be:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800e7c0:	687b      	ldr	r3, [r7, #4]
 800e7c2:	2220      	movs	r2, #32
 800e7c4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800e7c8:	bf00      	nop
 800e7ca:	370c      	adds	r7, #12
 800e7cc:	46bd      	mov	sp, r7
 800e7ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7d2:	4770      	bx	lr

0800e7d4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800e7d4:	b580      	push	{r7, lr}
 800e7d6:	b084      	sub	sp, #16
 800e7d8:	af00      	add	r7, sp, #0
 800e7da:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800e7dc:	687b      	ldr	r3, [r7, #4]
 800e7de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e7e0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0;
 800e7e2:	68fb      	ldr	r3, [r7, #12]
 800e7e4:	2200      	movs	r2, #0
 800e7e6:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0;
 800e7e8:	68fb      	ldr	r3, [r7, #12]
 800e7ea:	2200      	movs	r2, #0
 800e7ec:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 800e7ee:	68f8      	ldr	r0, [r7, #12]
 800e7f0:	f7ff ff7e 	bl	800e6f0 <HAL_UART_ErrorCallback>
}
 800e7f4:	bf00      	nop
 800e7f6:	3710      	adds	r7, #16
 800e7f8:	46bd      	mov	sp, r7
 800e7fa:	bd80      	pop	{r7, pc}

0800e7fc <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800e7fc:	b480      	push	{r7}
 800e7fe:	b085      	sub	sp, #20
 800e800:	af00      	add	r7, sp, #0
 800e802:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 800e804:	687b      	ldr	r3, [r7, #4]
 800e806:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800e80a:	b2db      	uxtb	r3, r3
 800e80c:	2b21      	cmp	r3, #33	; 0x21
 800e80e:	d144      	bne.n	800e89a <UART_Transmit_IT+0x9e>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800e810:	687b      	ldr	r3, [r7, #4]
 800e812:	689b      	ldr	r3, [r3, #8]
 800e814:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e818:	d11a      	bne.n	800e850 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 800e81a:	687b      	ldr	r3, [r7, #4]
 800e81c:	6a1b      	ldr	r3, [r3, #32]
 800e81e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FFU);
 800e820:	68fb      	ldr	r3, [r7, #12]
 800e822:	881b      	ldrh	r3, [r3, #0]
 800e824:	461a      	mov	r2, r3
 800e826:	687b      	ldr	r3, [r7, #4]
 800e828:	681b      	ldr	r3, [r3, #0]
 800e82a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800e82e:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 800e830:	687b      	ldr	r3, [r7, #4]
 800e832:	691b      	ldr	r3, [r3, #16]
 800e834:	2b00      	cmp	r3, #0
 800e836:	d105      	bne.n	800e844 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 800e838:	687b      	ldr	r3, [r7, #4]
 800e83a:	6a1b      	ldr	r3, [r3, #32]
 800e83c:	1c9a      	adds	r2, r3, #2
 800e83e:	687b      	ldr	r3, [r7, #4]
 800e840:	621a      	str	r2, [r3, #32]
 800e842:	e00e      	b.n	800e862 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800e844:	687b      	ldr	r3, [r7, #4]
 800e846:	6a1b      	ldr	r3, [r3, #32]
 800e848:	1c5a      	adds	r2, r3, #1
 800e84a:	687b      	ldr	r3, [r7, #4]
 800e84c:	621a      	str	r2, [r3, #32]
 800e84e:	e008      	b.n	800e862 <UART_Transmit_IT+0x66>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FFU);
 800e850:	687b      	ldr	r3, [r7, #4]
 800e852:	6a1b      	ldr	r3, [r3, #32]
 800e854:	1c59      	adds	r1, r3, #1
 800e856:	687a      	ldr	r2, [r7, #4]
 800e858:	6211      	str	r1, [r2, #32]
 800e85a:	781a      	ldrb	r2, [r3, #0]
 800e85c:	687b      	ldr	r3, [r7, #4]
 800e85e:	681b      	ldr	r3, [r3, #0]
 800e860:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 800e862:	687b      	ldr	r3, [r7, #4]
 800e864:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800e866:	b29b      	uxth	r3, r3
 800e868:	3b01      	subs	r3, #1
 800e86a:	b29b      	uxth	r3, r3
 800e86c:	687a      	ldr	r2, [r7, #4]
 800e86e:	4619      	mov	r1, r3
 800e870:	84d1      	strh	r1, [r2, #38]	; 0x26
 800e872:	2b00      	cmp	r3, #0
 800e874:	d10f      	bne.n	800e896 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800e876:	687b      	ldr	r3, [r7, #4]
 800e878:	681b      	ldr	r3, [r3, #0]
 800e87a:	68da      	ldr	r2, [r3, #12]
 800e87c:	687b      	ldr	r3, [r7, #4]
 800e87e:	681b      	ldr	r3, [r3, #0]
 800e880:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800e884:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800e886:	687b      	ldr	r3, [r7, #4]
 800e888:	681b      	ldr	r3, [r3, #0]
 800e88a:	68da      	ldr	r2, [r3, #12]
 800e88c:	687b      	ldr	r3, [r7, #4]
 800e88e:	681b      	ldr	r3, [r3, #0]
 800e890:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800e894:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800e896:	2300      	movs	r3, #0
 800e898:	e000      	b.n	800e89c <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800e89a:	2302      	movs	r3, #2
  }
}
 800e89c:	4618      	mov	r0, r3
 800e89e:	3714      	adds	r7, #20
 800e8a0:	46bd      	mov	sp, r7
 800e8a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8a6:	4770      	bx	lr

0800e8a8 <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800e8a8:	b580      	push	{r7, lr}
 800e8aa:	b082      	sub	sp, #8
 800e8ac:	af00      	add	r7, sp, #0
 800e8ae:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800e8b0:	687b      	ldr	r3, [r7, #4]
 800e8b2:	681b      	ldr	r3, [r3, #0]
 800e8b4:	68da      	ldr	r2, [r3, #12]
 800e8b6:	687b      	ldr	r3, [r7, #4]
 800e8b8:	681b      	ldr	r3, [r3, #0]
 800e8ba:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e8be:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800e8c0:	687b      	ldr	r3, [r7, #4]
 800e8c2:	2220      	movs	r2, #32
 800e8c4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  HAL_UART_TxCpltCallback(huart);
 800e8c8:	6878      	ldr	r0, [r7, #4]
 800e8ca:	f7ff fefd 	bl	800e6c8 <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 800e8ce:	2300      	movs	r3, #0
}
 800e8d0:	4618      	mov	r0, r3
 800e8d2:	3708      	adds	r7, #8
 800e8d4:	46bd      	mov	sp, r7
 800e8d6:	bd80      	pop	{r7, pc}

0800e8d8 <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800e8d8:	b580      	push	{r7, lr}
 800e8da:	b084      	sub	sp, #16
 800e8dc:	af00      	add	r7, sp, #0
 800e8de:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 800e8e0:	687b      	ldr	r3, [r7, #4]
 800e8e2:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800e8e6:	b2db      	uxtb	r3, r3
 800e8e8:	2b22      	cmp	r3, #34	; 0x22
 800e8ea:	d169      	bne.n	800e9c0 <UART_Receive_IT+0xe8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800e8ec:	687b      	ldr	r3, [r7, #4]
 800e8ee:	689b      	ldr	r3, [r3, #8]
 800e8f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e8f4:	d123      	bne.n	800e93e <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 800e8f6:	687b      	ldr	r3, [r7, #4]
 800e8f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e8fa:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 800e8fc:	687b      	ldr	r3, [r7, #4]
 800e8fe:	691b      	ldr	r3, [r3, #16]
 800e900:	2b00      	cmp	r3, #0
 800e902:	d10e      	bne.n	800e922 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FFU);
 800e904:	687b      	ldr	r3, [r7, #4]
 800e906:	681b      	ldr	r3, [r3, #0]
 800e908:	685b      	ldr	r3, [r3, #4]
 800e90a:	b29b      	uxth	r3, r3
 800e90c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e910:	b29a      	uxth	r2, r3
 800e912:	68fb      	ldr	r3, [r7, #12]
 800e914:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800e916:	687b      	ldr	r3, [r7, #4]
 800e918:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e91a:	1c9a      	adds	r2, r3, #2
 800e91c:	687b      	ldr	r3, [r7, #4]
 800e91e:	629a      	str	r2, [r3, #40]	; 0x28
 800e920:	e029      	b.n	800e976 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FFU);
 800e922:	687b      	ldr	r3, [r7, #4]
 800e924:	681b      	ldr	r3, [r3, #0]
 800e926:	685b      	ldr	r3, [r3, #4]
 800e928:	b29b      	uxth	r3, r3
 800e92a:	b2db      	uxtb	r3, r3
 800e92c:	b29a      	uxth	r2, r3
 800e92e:	68fb      	ldr	r3, [r7, #12]
 800e930:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800e932:	687b      	ldr	r3, [r7, #4]
 800e934:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e936:	1c5a      	adds	r2, r3, #1
 800e938:	687b      	ldr	r3, [r7, #4]
 800e93a:	629a      	str	r2, [r3, #40]	; 0x28
 800e93c:	e01b      	b.n	800e976 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 800e93e:	687b      	ldr	r3, [r7, #4]
 800e940:	691b      	ldr	r3, [r3, #16]
 800e942:	2b00      	cmp	r3, #0
 800e944:	d10a      	bne.n	800e95c <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FFU);
 800e946:	687b      	ldr	r3, [r7, #4]
 800e948:	681b      	ldr	r3, [r3, #0]
 800e94a:	6858      	ldr	r0, [r3, #4]
 800e94c:	687b      	ldr	r3, [r7, #4]
 800e94e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e950:	1c59      	adds	r1, r3, #1
 800e952:	687a      	ldr	r2, [r7, #4]
 800e954:	6291      	str	r1, [r2, #40]	; 0x28
 800e956:	b2c2      	uxtb	r2, r0
 800e958:	701a      	strb	r2, [r3, #0]
 800e95a:	e00c      	b.n	800e976 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007FU);
 800e95c:	687b      	ldr	r3, [r7, #4]
 800e95e:	681b      	ldr	r3, [r3, #0]
 800e960:	685b      	ldr	r3, [r3, #4]
 800e962:	b2da      	uxtb	r2, r3
 800e964:	687b      	ldr	r3, [r7, #4]
 800e966:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e968:	1c58      	adds	r0, r3, #1
 800e96a:	6879      	ldr	r1, [r7, #4]
 800e96c:	6288      	str	r0, [r1, #40]	; 0x28
 800e96e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800e972:	b2d2      	uxtb	r2, r2
 800e974:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 800e976:	687b      	ldr	r3, [r7, #4]
 800e978:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800e97a:	b29b      	uxth	r3, r3
 800e97c:	3b01      	subs	r3, #1
 800e97e:	b29b      	uxth	r3, r3
 800e980:	687a      	ldr	r2, [r7, #4]
 800e982:	4619      	mov	r1, r3
 800e984:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800e986:	2b00      	cmp	r3, #0
 800e988:	d118      	bne.n	800e9bc <UART_Receive_IT+0xe4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800e98a:	687b      	ldr	r3, [r7, #4]
 800e98c:	681b      	ldr	r3, [r3, #0]
 800e98e:	68da      	ldr	r2, [r3, #12]
 800e990:	687b      	ldr	r3, [r7, #4]
 800e992:	681b      	ldr	r3, [r3, #0]
 800e994:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800e998:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e99a:	687b      	ldr	r3, [r7, #4]
 800e99c:	681b      	ldr	r3, [r3, #0]
 800e99e:	695a      	ldr	r2, [r3, #20]
 800e9a0:	687b      	ldr	r3, [r7, #4]
 800e9a2:	681b      	ldr	r3, [r3, #0]
 800e9a4:	f022 0201 	bic.w	r2, r2, #1
 800e9a8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800e9aa:	687b      	ldr	r3, [r7, #4]
 800e9ac:	2220      	movs	r2, #32
 800e9ae:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
     
      HAL_UART_RxCpltCallback(huart);
 800e9b2:	6878      	ldr	r0, [r7, #4]
 800e9b4:	f7ff fe92 	bl	800e6dc <HAL_UART_RxCpltCallback>

      return HAL_OK;
 800e9b8:	2300      	movs	r3, #0
 800e9ba:	e002      	b.n	800e9c2 <UART_Receive_IT+0xea>
    }
    return HAL_OK;
 800e9bc:	2300      	movs	r3, #0
 800e9be:	e000      	b.n	800e9c2 <UART_Receive_IT+0xea>
  }
  else
  {
    return HAL_BUSY;
 800e9c0:	2302      	movs	r3, #2
  }
}
 800e9c2:	4618      	mov	r0, r3
 800e9c4:	3710      	adds	r7, #16
 800e9c6:	46bd      	mov	sp, r7
 800e9c8:	bd80      	pop	{r7, pc}
	...

0800e9cc <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800e9cc:	b5b0      	push	{r4, r5, r7, lr}
 800e9ce:	b084      	sub	sp, #16
 800e9d0:	af00      	add	r7, sp, #0
 800e9d2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 800e9d4:	2300      	movs	r3, #0
 800e9d6:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 800e9d8:	687b      	ldr	r3, [r7, #4]
 800e9da:	681b      	ldr	r3, [r3, #0]
 800e9dc:	691b      	ldr	r3, [r3, #16]
 800e9de:	60fb      	str	r3, [r7, #12]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 800e9e0:	68fb      	ldr	r3, [r7, #12]
 800e9e2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800e9e6:	60fb      	str	r3, [r7, #12]

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 800e9e8:	687b      	ldr	r3, [r7, #4]
 800e9ea:	68db      	ldr	r3, [r3, #12]
 800e9ec:	68fa      	ldr	r2, [r7, #12]
 800e9ee:	4313      	orrs	r3, r2
 800e9f0:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR2 */
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 800e9f2:	687b      	ldr	r3, [r7, #4]
 800e9f4:	681b      	ldr	r3, [r3, #0]
 800e9f6:	68fa      	ldr	r2, [r7, #12]
 800e9f8:	611a      	str	r2, [r3, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 800e9fa:	687b      	ldr	r3, [r7, #4]
 800e9fc:	681b      	ldr	r3, [r3, #0]
 800e9fe:	68db      	ldr	r3, [r3, #12]
 800ea00:	60fb      	str	r3, [r7, #12]

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 800ea02:	68fb      	ldr	r3, [r7, #12]
 800ea04:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800ea08:	f023 030c 	bic.w	r3, r3, #12
 800ea0c:	60fb      	str	r3, [r7, #12]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800ea0e:	687b      	ldr	r3, [r7, #4]
 800ea10:	689a      	ldr	r2, [r3, #8]
 800ea12:	687b      	ldr	r3, [r7, #4]
 800ea14:	691b      	ldr	r3, [r3, #16]
 800ea16:	431a      	orrs	r2, r3
 800ea18:	687b      	ldr	r3, [r7, #4]
 800ea1a:	695b      	ldr	r3, [r3, #20]
 800ea1c:	431a      	orrs	r2, r3
 800ea1e:	687b      	ldr	r3, [r7, #4]
 800ea20:	69db      	ldr	r3, [r3, #28]
 800ea22:	4313      	orrs	r3, r2
 800ea24:	68fa      	ldr	r2, [r7, #12]
 800ea26:	4313      	orrs	r3, r2
 800ea28:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 800ea2a:	687b      	ldr	r3, [r7, #4]
 800ea2c:	681b      	ldr	r3, [r3, #0]
 800ea2e:	68fa      	ldr	r2, [r7, #12]
 800ea30:	60da      	str	r2, [r3, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 800ea32:	687b      	ldr	r3, [r7, #4]
 800ea34:	681b      	ldr	r3, [r3, #0]
 800ea36:	695b      	ldr	r3, [r3, #20]
 800ea38:	60fb      	str	r3, [r7, #12]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 800ea3a:	68fb      	ldr	r3, [r7, #12]
 800ea3c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ea40:	60fb      	str	r3, [r7, #12]
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 800ea42:	687b      	ldr	r3, [r7, #4]
 800ea44:	699b      	ldr	r3, [r3, #24]
 800ea46:	68fa      	ldr	r2, [r7, #12]
 800ea48:	4313      	orrs	r3, r2
 800ea4a:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 800ea4c:	687b      	ldr	r3, [r7, #4]
 800ea4e:	681b      	ldr	r3, [r3, #0]
 800ea50:	68fa      	ldr	r2, [r7, #12]
 800ea52:	615a      	str	r2, [r3, #20]
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ea54:	687b      	ldr	r3, [r7, #4]
 800ea56:	69db      	ldr	r3, [r3, #28]
 800ea58:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ea5c:	f040 80e4 	bne.w	800ec28 <UART_SetConfig+0x25c>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 800ea60:	687b      	ldr	r3, [r7, #4]
 800ea62:	681b      	ldr	r3, [r3, #0]
 800ea64:	4aab      	ldr	r2, [pc, #684]	; (800ed14 <UART_SetConfig+0x348>)
 800ea66:	4293      	cmp	r3, r2
 800ea68:	d004      	beq.n	800ea74 <UART_SetConfig+0xa8>
 800ea6a:	687b      	ldr	r3, [r7, #4]
 800ea6c:	681b      	ldr	r3, [r3, #0]
 800ea6e:	4aaa      	ldr	r2, [pc, #680]	; (800ed18 <UART_SetConfig+0x34c>)
 800ea70:	4293      	cmp	r3, r2
 800ea72:	d16c      	bne.n	800eb4e <UART_SetConfig+0x182>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800ea74:	f7fe f822 	bl	800cabc <HAL_RCC_GetPCLK2Freq>
 800ea78:	4602      	mov	r2, r0
 800ea7a:	4613      	mov	r3, r2
 800ea7c:	009b      	lsls	r3, r3, #2
 800ea7e:	4413      	add	r3, r2
 800ea80:	009a      	lsls	r2, r3, #2
 800ea82:	441a      	add	r2, r3
 800ea84:	687b      	ldr	r3, [r7, #4]
 800ea86:	685b      	ldr	r3, [r3, #4]
 800ea88:	005b      	lsls	r3, r3, #1
 800ea8a:	fbb2 f3f3 	udiv	r3, r2, r3
 800ea8e:	4aa3      	ldr	r2, [pc, #652]	; (800ed1c <UART_SetConfig+0x350>)
 800ea90:	fba2 2303 	umull	r2, r3, r2, r3
 800ea94:	095b      	lsrs	r3, r3, #5
 800ea96:	011c      	lsls	r4, r3, #4
 800ea98:	f7fe f810 	bl	800cabc <HAL_RCC_GetPCLK2Freq>
 800ea9c:	4602      	mov	r2, r0
 800ea9e:	4613      	mov	r3, r2
 800eaa0:	009b      	lsls	r3, r3, #2
 800eaa2:	4413      	add	r3, r2
 800eaa4:	009a      	lsls	r2, r3, #2
 800eaa6:	441a      	add	r2, r3
 800eaa8:	687b      	ldr	r3, [r7, #4]
 800eaaa:	685b      	ldr	r3, [r3, #4]
 800eaac:	005b      	lsls	r3, r3, #1
 800eaae:	fbb2 f5f3 	udiv	r5, r2, r3
 800eab2:	f7fe f803 	bl	800cabc <HAL_RCC_GetPCLK2Freq>
 800eab6:	4602      	mov	r2, r0
 800eab8:	4613      	mov	r3, r2
 800eaba:	009b      	lsls	r3, r3, #2
 800eabc:	4413      	add	r3, r2
 800eabe:	009a      	lsls	r2, r3, #2
 800eac0:	441a      	add	r2, r3
 800eac2:	687b      	ldr	r3, [r7, #4]
 800eac4:	685b      	ldr	r3, [r3, #4]
 800eac6:	005b      	lsls	r3, r3, #1
 800eac8:	fbb2 f3f3 	udiv	r3, r2, r3
 800eacc:	4a93      	ldr	r2, [pc, #588]	; (800ed1c <UART_SetConfig+0x350>)
 800eace:	fba2 2303 	umull	r2, r3, r2, r3
 800ead2:	095b      	lsrs	r3, r3, #5
 800ead4:	2264      	movs	r2, #100	; 0x64
 800ead6:	fb02 f303 	mul.w	r3, r2, r3
 800eada:	1aeb      	subs	r3, r5, r3
 800eadc:	00db      	lsls	r3, r3, #3
 800eade:	3332      	adds	r3, #50	; 0x32
 800eae0:	4a8e      	ldr	r2, [pc, #568]	; (800ed1c <UART_SetConfig+0x350>)
 800eae2:	fba2 2303 	umull	r2, r3, r2, r3
 800eae6:	095b      	lsrs	r3, r3, #5
 800eae8:	005b      	lsls	r3, r3, #1
 800eaea:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800eaee:	441c      	add	r4, r3
 800eaf0:	f7fd ffe4 	bl	800cabc <HAL_RCC_GetPCLK2Freq>
 800eaf4:	4602      	mov	r2, r0
 800eaf6:	4613      	mov	r3, r2
 800eaf8:	009b      	lsls	r3, r3, #2
 800eafa:	4413      	add	r3, r2
 800eafc:	009a      	lsls	r2, r3, #2
 800eafe:	441a      	add	r2, r3
 800eb00:	687b      	ldr	r3, [r7, #4]
 800eb02:	685b      	ldr	r3, [r3, #4]
 800eb04:	005b      	lsls	r3, r3, #1
 800eb06:	fbb2 f5f3 	udiv	r5, r2, r3
 800eb0a:	f7fd ffd7 	bl	800cabc <HAL_RCC_GetPCLK2Freq>
 800eb0e:	4602      	mov	r2, r0
 800eb10:	4613      	mov	r3, r2
 800eb12:	009b      	lsls	r3, r3, #2
 800eb14:	4413      	add	r3, r2
 800eb16:	009a      	lsls	r2, r3, #2
 800eb18:	441a      	add	r2, r3
 800eb1a:	687b      	ldr	r3, [r7, #4]
 800eb1c:	685b      	ldr	r3, [r3, #4]
 800eb1e:	005b      	lsls	r3, r3, #1
 800eb20:	fbb2 f3f3 	udiv	r3, r2, r3
 800eb24:	4a7d      	ldr	r2, [pc, #500]	; (800ed1c <UART_SetConfig+0x350>)
 800eb26:	fba2 2303 	umull	r2, r3, r2, r3
 800eb2a:	095b      	lsrs	r3, r3, #5
 800eb2c:	2264      	movs	r2, #100	; 0x64
 800eb2e:	fb02 f303 	mul.w	r3, r2, r3
 800eb32:	1aeb      	subs	r3, r5, r3
 800eb34:	00db      	lsls	r3, r3, #3
 800eb36:	3332      	adds	r3, #50	; 0x32
 800eb38:	4a78      	ldr	r2, [pc, #480]	; (800ed1c <UART_SetConfig+0x350>)
 800eb3a:	fba2 2303 	umull	r2, r3, r2, r3
 800eb3e:	095b      	lsrs	r3, r3, #5
 800eb40:	f003 0207 	and.w	r2, r3, #7
 800eb44:	687b      	ldr	r3, [r7, #4]
 800eb46:	681b      	ldr	r3, [r3, #0]
 800eb48:	4422      	add	r2, r4
 800eb4a:	609a      	str	r2, [r3, #8]
 800eb4c:	e154      	b.n	800edf8 <UART_SetConfig+0x42c>
    }
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800eb4e:	f7fd ff93 	bl	800ca78 <HAL_RCC_GetPCLK1Freq>
 800eb52:	4602      	mov	r2, r0
 800eb54:	4613      	mov	r3, r2
 800eb56:	009b      	lsls	r3, r3, #2
 800eb58:	4413      	add	r3, r2
 800eb5a:	009a      	lsls	r2, r3, #2
 800eb5c:	441a      	add	r2, r3
 800eb5e:	687b      	ldr	r3, [r7, #4]
 800eb60:	685b      	ldr	r3, [r3, #4]
 800eb62:	005b      	lsls	r3, r3, #1
 800eb64:	fbb2 f3f3 	udiv	r3, r2, r3
 800eb68:	4a6c      	ldr	r2, [pc, #432]	; (800ed1c <UART_SetConfig+0x350>)
 800eb6a:	fba2 2303 	umull	r2, r3, r2, r3
 800eb6e:	095b      	lsrs	r3, r3, #5
 800eb70:	011c      	lsls	r4, r3, #4
 800eb72:	f7fd ff81 	bl	800ca78 <HAL_RCC_GetPCLK1Freq>
 800eb76:	4602      	mov	r2, r0
 800eb78:	4613      	mov	r3, r2
 800eb7a:	009b      	lsls	r3, r3, #2
 800eb7c:	4413      	add	r3, r2
 800eb7e:	009a      	lsls	r2, r3, #2
 800eb80:	441a      	add	r2, r3
 800eb82:	687b      	ldr	r3, [r7, #4]
 800eb84:	685b      	ldr	r3, [r3, #4]
 800eb86:	005b      	lsls	r3, r3, #1
 800eb88:	fbb2 f5f3 	udiv	r5, r2, r3
 800eb8c:	f7fd ff74 	bl	800ca78 <HAL_RCC_GetPCLK1Freq>
 800eb90:	4602      	mov	r2, r0
 800eb92:	4613      	mov	r3, r2
 800eb94:	009b      	lsls	r3, r3, #2
 800eb96:	4413      	add	r3, r2
 800eb98:	009a      	lsls	r2, r3, #2
 800eb9a:	441a      	add	r2, r3
 800eb9c:	687b      	ldr	r3, [r7, #4]
 800eb9e:	685b      	ldr	r3, [r3, #4]
 800eba0:	005b      	lsls	r3, r3, #1
 800eba2:	fbb2 f3f3 	udiv	r3, r2, r3
 800eba6:	4a5d      	ldr	r2, [pc, #372]	; (800ed1c <UART_SetConfig+0x350>)
 800eba8:	fba2 2303 	umull	r2, r3, r2, r3
 800ebac:	095b      	lsrs	r3, r3, #5
 800ebae:	2264      	movs	r2, #100	; 0x64
 800ebb0:	fb02 f303 	mul.w	r3, r2, r3
 800ebb4:	1aeb      	subs	r3, r5, r3
 800ebb6:	00db      	lsls	r3, r3, #3
 800ebb8:	3332      	adds	r3, #50	; 0x32
 800ebba:	4a58      	ldr	r2, [pc, #352]	; (800ed1c <UART_SetConfig+0x350>)
 800ebbc:	fba2 2303 	umull	r2, r3, r2, r3
 800ebc0:	095b      	lsrs	r3, r3, #5
 800ebc2:	005b      	lsls	r3, r3, #1
 800ebc4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800ebc8:	441c      	add	r4, r3
 800ebca:	f7fd ff55 	bl	800ca78 <HAL_RCC_GetPCLK1Freq>
 800ebce:	4602      	mov	r2, r0
 800ebd0:	4613      	mov	r3, r2
 800ebd2:	009b      	lsls	r3, r3, #2
 800ebd4:	4413      	add	r3, r2
 800ebd6:	009a      	lsls	r2, r3, #2
 800ebd8:	441a      	add	r2, r3
 800ebda:	687b      	ldr	r3, [r7, #4]
 800ebdc:	685b      	ldr	r3, [r3, #4]
 800ebde:	005b      	lsls	r3, r3, #1
 800ebe0:	fbb2 f5f3 	udiv	r5, r2, r3
 800ebe4:	f7fd ff48 	bl	800ca78 <HAL_RCC_GetPCLK1Freq>
 800ebe8:	4602      	mov	r2, r0
 800ebea:	4613      	mov	r3, r2
 800ebec:	009b      	lsls	r3, r3, #2
 800ebee:	4413      	add	r3, r2
 800ebf0:	009a      	lsls	r2, r3, #2
 800ebf2:	441a      	add	r2, r3
 800ebf4:	687b      	ldr	r3, [r7, #4]
 800ebf6:	685b      	ldr	r3, [r3, #4]
 800ebf8:	005b      	lsls	r3, r3, #1
 800ebfa:	fbb2 f3f3 	udiv	r3, r2, r3
 800ebfe:	4a47      	ldr	r2, [pc, #284]	; (800ed1c <UART_SetConfig+0x350>)
 800ec00:	fba2 2303 	umull	r2, r3, r2, r3
 800ec04:	095b      	lsrs	r3, r3, #5
 800ec06:	2264      	movs	r2, #100	; 0x64
 800ec08:	fb02 f303 	mul.w	r3, r2, r3
 800ec0c:	1aeb      	subs	r3, r5, r3
 800ec0e:	00db      	lsls	r3, r3, #3
 800ec10:	3332      	adds	r3, #50	; 0x32
 800ec12:	4a42      	ldr	r2, [pc, #264]	; (800ed1c <UART_SetConfig+0x350>)
 800ec14:	fba2 2303 	umull	r2, r3, r2, r3
 800ec18:	095b      	lsrs	r3, r3, #5
 800ec1a:	f003 0207 	and.w	r2, r3, #7
 800ec1e:	687b      	ldr	r3, [r7, #4]
 800ec20:	681b      	ldr	r3, [r3, #0]
 800ec22:	4422      	add	r2, r4
 800ec24:	609a      	str	r2, [r3, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 800ec26:	e0e7      	b.n	800edf8 <UART_SetConfig+0x42c>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 800ec28:	687b      	ldr	r3, [r7, #4]
 800ec2a:	681b      	ldr	r3, [r3, #0]
 800ec2c:	4a39      	ldr	r2, [pc, #228]	; (800ed14 <UART_SetConfig+0x348>)
 800ec2e:	4293      	cmp	r3, r2
 800ec30:	d004      	beq.n	800ec3c <UART_SetConfig+0x270>
 800ec32:	687b      	ldr	r3, [r7, #4]
 800ec34:	681b      	ldr	r3, [r3, #0]
 800ec36:	4a38      	ldr	r2, [pc, #224]	; (800ed18 <UART_SetConfig+0x34c>)
 800ec38:	4293      	cmp	r3, r2
 800ec3a:	d171      	bne.n	800ed20 <UART_SetConfig+0x354>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800ec3c:	f7fd ff3e 	bl	800cabc <HAL_RCC_GetPCLK2Freq>
 800ec40:	4602      	mov	r2, r0
 800ec42:	4613      	mov	r3, r2
 800ec44:	009b      	lsls	r3, r3, #2
 800ec46:	4413      	add	r3, r2
 800ec48:	009a      	lsls	r2, r3, #2
 800ec4a:	441a      	add	r2, r3
 800ec4c:	687b      	ldr	r3, [r7, #4]
 800ec4e:	685b      	ldr	r3, [r3, #4]
 800ec50:	009b      	lsls	r3, r3, #2
 800ec52:	fbb2 f3f3 	udiv	r3, r2, r3
 800ec56:	4a31      	ldr	r2, [pc, #196]	; (800ed1c <UART_SetConfig+0x350>)
 800ec58:	fba2 2303 	umull	r2, r3, r2, r3
 800ec5c:	095b      	lsrs	r3, r3, #5
 800ec5e:	011c      	lsls	r4, r3, #4
 800ec60:	f7fd ff2c 	bl	800cabc <HAL_RCC_GetPCLK2Freq>
 800ec64:	4602      	mov	r2, r0
 800ec66:	4613      	mov	r3, r2
 800ec68:	009b      	lsls	r3, r3, #2
 800ec6a:	4413      	add	r3, r2
 800ec6c:	009a      	lsls	r2, r3, #2
 800ec6e:	441a      	add	r2, r3
 800ec70:	687b      	ldr	r3, [r7, #4]
 800ec72:	685b      	ldr	r3, [r3, #4]
 800ec74:	009b      	lsls	r3, r3, #2
 800ec76:	fbb2 f5f3 	udiv	r5, r2, r3
 800ec7a:	f7fd ff1f 	bl	800cabc <HAL_RCC_GetPCLK2Freq>
 800ec7e:	4602      	mov	r2, r0
 800ec80:	4613      	mov	r3, r2
 800ec82:	009b      	lsls	r3, r3, #2
 800ec84:	4413      	add	r3, r2
 800ec86:	009a      	lsls	r2, r3, #2
 800ec88:	441a      	add	r2, r3
 800ec8a:	687b      	ldr	r3, [r7, #4]
 800ec8c:	685b      	ldr	r3, [r3, #4]
 800ec8e:	009b      	lsls	r3, r3, #2
 800ec90:	fbb2 f3f3 	udiv	r3, r2, r3
 800ec94:	4a21      	ldr	r2, [pc, #132]	; (800ed1c <UART_SetConfig+0x350>)
 800ec96:	fba2 2303 	umull	r2, r3, r2, r3
 800ec9a:	095b      	lsrs	r3, r3, #5
 800ec9c:	2264      	movs	r2, #100	; 0x64
 800ec9e:	fb02 f303 	mul.w	r3, r2, r3
 800eca2:	1aeb      	subs	r3, r5, r3
 800eca4:	011b      	lsls	r3, r3, #4
 800eca6:	3332      	adds	r3, #50	; 0x32
 800eca8:	4a1c      	ldr	r2, [pc, #112]	; (800ed1c <UART_SetConfig+0x350>)
 800ecaa:	fba2 2303 	umull	r2, r3, r2, r3
 800ecae:	095b      	lsrs	r3, r3, #5
 800ecb0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ecb4:	441c      	add	r4, r3
 800ecb6:	f7fd ff01 	bl	800cabc <HAL_RCC_GetPCLK2Freq>
 800ecba:	4602      	mov	r2, r0
 800ecbc:	4613      	mov	r3, r2
 800ecbe:	009b      	lsls	r3, r3, #2
 800ecc0:	4413      	add	r3, r2
 800ecc2:	009a      	lsls	r2, r3, #2
 800ecc4:	441a      	add	r2, r3
 800ecc6:	687b      	ldr	r3, [r7, #4]
 800ecc8:	685b      	ldr	r3, [r3, #4]
 800ecca:	009b      	lsls	r3, r3, #2
 800eccc:	fbb2 f5f3 	udiv	r5, r2, r3
 800ecd0:	f7fd fef4 	bl	800cabc <HAL_RCC_GetPCLK2Freq>
 800ecd4:	4602      	mov	r2, r0
 800ecd6:	4613      	mov	r3, r2
 800ecd8:	009b      	lsls	r3, r3, #2
 800ecda:	4413      	add	r3, r2
 800ecdc:	009a      	lsls	r2, r3, #2
 800ecde:	441a      	add	r2, r3
 800ece0:	687b      	ldr	r3, [r7, #4]
 800ece2:	685b      	ldr	r3, [r3, #4]
 800ece4:	009b      	lsls	r3, r3, #2
 800ece6:	fbb2 f3f3 	udiv	r3, r2, r3
 800ecea:	4a0c      	ldr	r2, [pc, #48]	; (800ed1c <UART_SetConfig+0x350>)
 800ecec:	fba2 2303 	umull	r2, r3, r2, r3
 800ecf0:	095b      	lsrs	r3, r3, #5
 800ecf2:	2264      	movs	r2, #100	; 0x64
 800ecf4:	fb02 f303 	mul.w	r3, r2, r3
 800ecf8:	1aeb      	subs	r3, r5, r3
 800ecfa:	011b      	lsls	r3, r3, #4
 800ecfc:	3332      	adds	r3, #50	; 0x32
 800ecfe:	4a07      	ldr	r2, [pc, #28]	; (800ed1c <UART_SetConfig+0x350>)
 800ed00:	fba2 2303 	umull	r2, r3, r2, r3
 800ed04:	095b      	lsrs	r3, r3, #5
 800ed06:	f003 020f 	and.w	r2, r3, #15
 800ed0a:	687b      	ldr	r3, [r7, #4]
 800ed0c:	681b      	ldr	r3, [r3, #0]
 800ed0e:	4422      	add	r2, r4
 800ed10:	609a      	str	r2, [r3, #8]
 800ed12:	e071      	b.n	800edf8 <UART_SetConfig+0x42c>
 800ed14:	40011000 	.word	0x40011000
 800ed18:	40011400 	.word	0x40011400
 800ed1c:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800ed20:	f7fd feaa 	bl	800ca78 <HAL_RCC_GetPCLK1Freq>
 800ed24:	4602      	mov	r2, r0
 800ed26:	4613      	mov	r3, r2
 800ed28:	009b      	lsls	r3, r3, #2
 800ed2a:	4413      	add	r3, r2
 800ed2c:	009a      	lsls	r2, r3, #2
 800ed2e:	441a      	add	r2, r3
 800ed30:	687b      	ldr	r3, [r7, #4]
 800ed32:	685b      	ldr	r3, [r3, #4]
 800ed34:	009b      	lsls	r3, r3, #2
 800ed36:	fbb2 f3f3 	udiv	r3, r2, r3
 800ed3a:	4a31      	ldr	r2, [pc, #196]	; (800ee00 <UART_SetConfig+0x434>)
 800ed3c:	fba2 2303 	umull	r2, r3, r2, r3
 800ed40:	095b      	lsrs	r3, r3, #5
 800ed42:	011c      	lsls	r4, r3, #4
 800ed44:	f7fd fe98 	bl	800ca78 <HAL_RCC_GetPCLK1Freq>
 800ed48:	4602      	mov	r2, r0
 800ed4a:	4613      	mov	r3, r2
 800ed4c:	009b      	lsls	r3, r3, #2
 800ed4e:	4413      	add	r3, r2
 800ed50:	009a      	lsls	r2, r3, #2
 800ed52:	441a      	add	r2, r3
 800ed54:	687b      	ldr	r3, [r7, #4]
 800ed56:	685b      	ldr	r3, [r3, #4]
 800ed58:	009b      	lsls	r3, r3, #2
 800ed5a:	fbb2 f5f3 	udiv	r5, r2, r3
 800ed5e:	f7fd fe8b 	bl	800ca78 <HAL_RCC_GetPCLK1Freq>
 800ed62:	4602      	mov	r2, r0
 800ed64:	4613      	mov	r3, r2
 800ed66:	009b      	lsls	r3, r3, #2
 800ed68:	4413      	add	r3, r2
 800ed6a:	009a      	lsls	r2, r3, #2
 800ed6c:	441a      	add	r2, r3
 800ed6e:	687b      	ldr	r3, [r7, #4]
 800ed70:	685b      	ldr	r3, [r3, #4]
 800ed72:	009b      	lsls	r3, r3, #2
 800ed74:	fbb2 f3f3 	udiv	r3, r2, r3
 800ed78:	4a21      	ldr	r2, [pc, #132]	; (800ee00 <UART_SetConfig+0x434>)
 800ed7a:	fba2 2303 	umull	r2, r3, r2, r3
 800ed7e:	095b      	lsrs	r3, r3, #5
 800ed80:	2264      	movs	r2, #100	; 0x64
 800ed82:	fb02 f303 	mul.w	r3, r2, r3
 800ed86:	1aeb      	subs	r3, r5, r3
 800ed88:	011b      	lsls	r3, r3, #4
 800ed8a:	3332      	adds	r3, #50	; 0x32
 800ed8c:	4a1c      	ldr	r2, [pc, #112]	; (800ee00 <UART_SetConfig+0x434>)
 800ed8e:	fba2 2303 	umull	r2, r3, r2, r3
 800ed92:	095b      	lsrs	r3, r3, #5
 800ed94:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ed98:	441c      	add	r4, r3
 800ed9a:	f7fd fe6d 	bl	800ca78 <HAL_RCC_GetPCLK1Freq>
 800ed9e:	4602      	mov	r2, r0
 800eda0:	4613      	mov	r3, r2
 800eda2:	009b      	lsls	r3, r3, #2
 800eda4:	4413      	add	r3, r2
 800eda6:	009a      	lsls	r2, r3, #2
 800eda8:	441a      	add	r2, r3
 800edaa:	687b      	ldr	r3, [r7, #4]
 800edac:	685b      	ldr	r3, [r3, #4]
 800edae:	009b      	lsls	r3, r3, #2
 800edb0:	fbb2 f5f3 	udiv	r5, r2, r3
 800edb4:	f7fd fe60 	bl	800ca78 <HAL_RCC_GetPCLK1Freq>
 800edb8:	4602      	mov	r2, r0
 800edba:	4613      	mov	r3, r2
 800edbc:	009b      	lsls	r3, r3, #2
 800edbe:	4413      	add	r3, r2
 800edc0:	009a      	lsls	r2, r3, #2
 800edc2:	441a      	add	r2, r3
 800edc4:	687b      	ldr	r3, [r7, #4]
 800edc6:	685b      	ldr	r3, [r3, #4]
 800edc8:	009b      	lsls	r3, r3, #2
 800edca:	fbb2 f3f3 	udiv	r3, r2, r3
 800edce:	4a0c      	ldr	r2, [pc, #48]	; (800ee00 <UART_SetConfig+0x434>)
 800edd0:	fba2 2303 	umull	r2, r3, r2, r3
 800edd4:	095b      	lsrs	r3, r3, #5
 800edd6:	2264      	movs	r2, #100	; 0x64
 800edd8:	fb02 f303 	mul.w	r3, r2, r3
 800eddc:	1aeb      	subs	r3, r5, r3
 800edde:	011b      	lsls	r3, r3, #4
 800ede0:	3332      	adds	r3, #50	; 0x32
 800ede2:	4a07      	ldr	r2, [pc, #28]	; (800ee00 <UART_SetConfig+0x434>)
 800ede4:	fba2 2303 	umull	r2, r3, r2, r3
 800ede8:	095b      	lsrs	r3, r3, #5
 800edea:	f003 020f 	and.w	r2, r3, #15
 800edee:	687b      	ldr	r3, [r7, #4]
 800edf0:	681b      	ldr	r3, [r3, #0]
 800edf2:	4422      	add	r2, r4
 800edf4:	609a      	str	r2, [r3, #8]
}
 800edf6:	e7ff      	b.n	800edf8 <UART_SetConfig+0x42c>
 800edf8:	bf00      	nop
 800edfa:	3710      	adds	r7, #16
 800edfc:	46bd      	mov	sp, r7
 800edfe:	bdb0      	pop	{r4, r5, r7, pc}
 800ee00:	51eb851f 	.word	0x51eb851f

0800ee04 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo (USB_OTG_GlobalTypeDef *USBx, uint32_t num )
{
 800ee04:	b480      	push	{r7}
 800ee06:	b085      	sub	sp, #20
 800ee08:	af00      	add	r7, sp, #0
 800ee0a:	6078      	str	r0, [r7, #4]
 800ee0c:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800ee0e:	2300      	movs	r3, #0
 800ee10:	60fb      	str	r3, [r7, #12]
 
  USBx->GRSTCTL = ( USB_OTG_GRSTCTL_TXFFLSH |(uint32_t)( num << 6)); 
 800ee12:	683b      	ldr	r3, [r7, #0]
 800ee14:	019b      	lsls	r3, r3, #6
 800ee16:	f043 0220 	orr.w	r2, r3, #32
 800ee1a:	687b      	ldr	r3, [r7, #4]
 800ee1c:	611a      	str	r2, [r3, #16]
 
  do
  {
    if (++count > 200000U)
 800ee1e:	68fb      	ldr	r3, [r7, #12]
 800ee20:	3301      	adds	r3, #1
 800ee22:	60fb      	str	r3, [r7, #12]
 800ee24:	68fb      	ldr	r3, [r7, #12]
 800ee26:	4a09      	ldr	r2, [pc, #36]	; (800ee4c <USB_FlushTxFifo+0x48>)
 800ee28:	4293      	cmp	r3, r2
 800ee2a:	d901      	bls.n	800ee30 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800ee2c:	2303      	movs	r3, #3
 800ee2e:	e006      	b.n	800ee3e <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800ee30:	687b      	ldr	r3, [r7, #4]
 800ee32:	691b      	ldr	r3, [r3, #16]
 800ee34:	f003 0320 	and.w	r3, r3, #32
 800ee38:	2b20      	cmp	r3, #32
 800ee3a:	d0f0      	beq.n	800ee1e <USB_FlushTxFifo+0x1a>
  
  return HAL_OK;
 800ee3c:	2300      	movs	r3, #0
}
 800ee3e:	4618      	mov	r0, r3
 800ee40:	3714      	adds	r7, #20
 800ee42:	46bd      	mov	sp, r7
 800ee44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee48:	4770      	bx	lr
 800ee4a:	bf00      	nop
 800ee4c:	00030d40 	.word	0x00030d40

0800ee50 <USB_GetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH: High speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  *            @arg USB_OTG_SPEED_LOW: Low speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800ee50:	b480      	push	{r7}
 800ee52:	b085      	sub	sp, #20
 800ee54:	af00      	add	r7, sp, #0
 800ee56:	6078      	str	r0, [r7, #4]
  uint8_t speed = 0U;
 800ee58:	2300      	movs	r3, #0
 800ee5a:	73fb      	strb	r3, [r7, #15]
  
  if((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800ee5c:	687b      	ldr	r3, [r7, #4]
 800ee5e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ee62:	689b      	ldr	r3, [r3, #8]
 800ee64:	f003 0306 	and.w	r3, r3, #6
 800ee68:	2b00      	cmp	r3, #0
 800ee6a:	d102      	bne.n	800ee72 <USB_GetDevSpeed+0x22>
  {
    speed = USB_OTG_SPEED_HIGH;
 800ee6c:	2300      	movs	r3, #0
 800ee6e:	73fb      	strb	r3, [r7, #15]
 800ee70:	e01c      	b.n	800eeac <USB_GetDevSpeed+0x5c>
  }
  else if (((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ)||
 800ee72:	687b      	ldr	r3, [r7, #4]
 800ee74:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ee78:	689b      	ldr	r3, [r3, #8]
 800ee7a:	f003 0306 	and.w	r3, r3, #6
 800ee7e:	2b02      	cmp	r3, #2
 800ee80:	d007      	beq.n	800ee92 <USB_GetDevSpeed+0x42>
           ((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_FS_PHY_48MHZ))
 800ee82:	687b      	ldr	r3, [r7, #4]
 800ee84:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ee88:	689b      	ldr	r3, [r3, #8]
 800ee8a:	f003 0306 	and.w	r3, r3, #6
  else if (((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ)||
 800ee8e:	2b06      	cmp	r3, #6
 800ee90:	d102      	bne.n	800ee98 <USB_GetDevSpeed+0x48>
  {
    speed = USB_OTG_SPEED_FULL;
 800ee92:	2303      	movs	r3, #3
 800ee94:	73fb      	strb	r3, [r7, #15]
 800ee96:	e009      	b.n	800eeac <USB_GetDevSpeed+0x5c>
  }
  else if((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_LS_PHY_6MHZ)
 800ee98:	687b      	ldr	r3, [r7, #4]
 800ee9a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ee9e:	689b      	ldr	r3, [r3, #8]
 800eea0:	f003 0306 	and.w	r3, r3, #6
 800eea4:	2b04      	cmp	r3, #4
 800eea6:	d101      	bne.n	800eeac <USB_GetDevSpeed+0x5c>
  {
    speed = USB_OTG_SPEED_LOW;
 800eea8:	2302      	movs	r3, #2
 800eeaa:	73fb      	strb	r3, [r7, #15]
  }
  
  return speed;
 800eeac:	7bfb      	ldrb	r3, [r7, #15]
}
 800eeae:	4618      	mov	r0, r3
 800eeb0:	3714      	adds	r7, #20
 800eeb2:	46bd      	mov	sp, r7
 800eeb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eeb8:	4770      	bx	lr

0800eeba <USB_ActivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800eeba:	b480      	push	{r7}
 800eebc:	b083      	sub	sp, #12
 800eebe:	af00      	add	r7, sp, #0
 800eec0:	6078      	str	r0, [r7, #4]
 800eec2:	6039      	str	r1, [r7, #0]
  if (ep->is_in == 1U)
 800eec4:	683b      	ldr	r3, [r7, #0]
 800eec6:	785b      	ldrb	r3, [r3, #1]
 800eec8:	2b01      	cmp	r3, #1
 800eeca:	d13c      	bne.n	800ef46 <USB_ActivateEndpoint+0x8c>
  {
   USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & ((1U << (ep->num)));
 800eecc:	687b      	ldr	r3, [r7, #4]
 800eece:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800eed2:	69da      	ldr	r2, [r3, #28]
 800eed4:	683b      	ldr	r3, [r7, #0]
 800eed6:	781b      	ldrb	r3, [r3, #0]
 800eed8:	4619      	mov	r1, r3
 800eeda:	2301      	movs	r3, #1
 800eedc:	408b      	lsls	r3, r1
 800eede:	b29b      	uxth	r3, r3
 800eee0:	6879      	ldr	r1, [r7, #4]
 800eee2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800eee6:	4313      	orrs	r3, r2
 800eee8:	61cb      	str	r3, [r1, #28]
   
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800eeea:	683b      	ldr	r3, [r7, #0]
 800eeec:	781b      	ldrb	r3, [r3, #0]
 800eeee:	015a      	lsls	r2, r3, #5
 800eef0:	687b      	ldr	r3, [r7, #4]
 800eef2:	4413      	add	r3, r2
 800eef4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800eef8:	681b      	ldr	r3, [r3, #0]
 800eefa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800eefe:	2b00      	cmp	r3, #0
 800ef00:	d159      	bne.n	800efb6 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(ep->num)->DIEPCTL |= ((ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ ) | (ep->type << 18U) |\
 800ef02:	683b      	ldr	r3, [r7, #0]
 800ef04:	781b      	ldrb	r3, [r3, #0]
 800ef06:	015a      	lsls	r2, r3, #5
 800ef08:	687b      	ldr	r3, [r7, #4]
 800ef0a:	4413      	add	r3, r2
 800ef0c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ef10:	681a      	ldr	r2, [r3, #0]
 800ef12:	683b      	ldr	r3, [r7, #0]
 800ef14:	689b      	ldr	r3, [r3, #8]
 800ef16:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800ef1a:	6839      	ldr	r1, [r7, #0]
 800ef1c:	78c9      	ldrb	r1, [r1, #3]
 800ef1e:	0489      	lsls	r1, r1, #18
 800ef20:	430b      	orrs	r3, r1
        ((ep->num) << 22U) | (USB_OTG_DIEPCTL_SD0PID_SEVNFRM) | (USB_OTG_DIEPCTL_USBAEP)); 
 800ef22:	6839      	ldr	r1, [r7, #0]
 800ef24:	7809      	ldrb	r1, [r1, #0]
 800ef26:	0589      	lsls	r1, r1, #22
      USBx_INEP(ep->num)->DIEPCTL |= ((ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ ) | (ep->type << 18U) |\
 800ef28:	430b      	orrs	r3, r1
 800ef2a:	4313      	orrs	r3, r2
 800ef2c:	683a      	ldr	r2, [r7, #0]
 800ef2e:	7812      	ldrb	r2, [r2, #0]
 800ef30:	0151      	lsls	r1, r2, #5
 800ef32:	687a      	ldr	r2, [r7, #4]
 800ef34:	440a      	add	r2, r1
 800ef36:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ef3a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ef3e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ef42:	6013      	str	r3, [r2, #0]
 800ef44:	e037      	b.n	800efb6 <USB_ActivateEndpoint+0xfc>
    } 
  }
  else
  {
     USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((1U << (ep->num)) << 16U);
 800ef46:	687b      	ldr	r3, [r7, #4]
 800ef48:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ef4c:	69da      	ldr	r2, [r3, #28]
 800ef4e:	683b      	ldr	r3, [r7, #0]
 800ef50:	781b      	ldrb	r3, [r3, #0]
 800ef52:	4619      	mov	r1, r3
 800ef54:	2301      	movs	r3, #1
 800ef56:	408b      	lsls	r3, r1
 800ef58:	041b      	lsls	r3, r3, #16
 800ef5a:	6879      	ldr	r1, [r7, #4]
 800ef5c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ef60:	4313      	orrs	r3, r2
 800ef62:	61cb      	str	r3, [r1, #28]
     
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800ef64:	683b      	ldr	r3, [r7, #0]
 800ef66:	781b      	ldrb	r3, [r3, #0]
 800ef68:	015a      	lsls	r2, r3, #5
 800ef6a:	687b      	ldr	r3, [r7, #4]
 800ef6c:	4413      	add	r3, r2
 800ef6e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ef72:	681b      	ldr	r3, [r3, #0]
 800ef74:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800ef78:	2b00      	cmp	r3, #0
 800ef7a:	d11c      	bne.n	800efb6 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= ((ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ ) | (ep->type << 18U) |\
 800ef7c:	683b      	ldr	r3, [r7, #0]
 800ef7e:	781b      	ldrb	r3, [r3, #0]
 800ef80:	015a      	lsls	r2, r3, #5
 800ef82:	687b      	ldr	r3, [r7, #4]
 800ef84:	4413      	add	r3, r2
 800ef86:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ef8a:	681a      	ldr	r2, [r3, #0]
 800ef8c:	683b      	ldr	r3, [r7, #0]
 800ef8e:	689b      	ldr	r3, [r3, #8]
 800ef90:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800ef94:	6839      	ldr	r1, [r7, #0]
 800ef96:	78c9      	ldrb	r1, [r1, #3]
 800ef98:	0489      	lsls	r1, r1, #18
 800ef9a:	430b      	orrs	r3, r1
 800ef9c:	4313      	orrs	r3, r2
 800ef9e:	683a      	ldr	r2, [r7, #0]
 800efa0:	7812      	ldrb	r2, [r2, #0]
 800efa2:	0151      	lsls	r1, r2, #5
 800efa4:	687a      	ldr	r2, [r7, #4]
 800efa6:	440a      	add	r2, r1
 800efa8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800efac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800efb0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800efb4:	6013      	str	r3, [r2, #0]
       (USB_OTG_DIEPCTL_SD0PID_SEVNFRM)| (USB_OTG_DOEPCTL_USBAEP));
    } 
  }
  return HAL_OK;
 800efb6:	2300      	movs	r3, #0
}
 800efb8:	4618      	mov	r0, r3
 800efba:	370c      	adds	r7, #12
 800efbc:	46bd      	mov	sp, r7
 800efbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efc2:	4770      	bx	lr

0800efc4 <USB_EPStartXfer>:
  *           0 : DMA feature not used 
  *           1 : DMA feature used  
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx , USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800efc4:	b580      	push	{r7, lr}
 800efc6:	b088      	sub	sp, #32
 800efc8:	af02      	add	r7, sp, #8
 800efca:	60f8      	str	r0, [r7, #12]
 800efcc:	60b9      	str	r1, [r7, #8]
 800efce:	4613      	mov	r3, r2
 800efd0:	71fb      	strb	r3, [r7, #7]
  uint16_t pktcnt = 0U;
 800efd2:	2300      	movs	r3, #0
 800efd4:	82fb      	strh	r3, [r7, #22]
  
  /* IN endpoint */
  if (ep->is_in == 1U)
 800efd6:	68bb      	ldr	r3, [r7, #8]
 800efd8:	785b      	ldrb	r3, [r3, #1]
 800efda:	2b01      	cmp	r3, #1
 800efdc:	f040 8139 	bne.w	800f252 <USB_EPStartXfer+0x28e>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800efe0:	68bb      	ldr	r3, [r7, #8]
 800efe2:	695b      	ldr	r3, [r3, #20]
 800efe4:	2b00      	cmp	r3, #0
 800efe6:	d138      	bne.n	800f05a <USB_EPStartXfer+0x96>
    {
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 800efe8:	68bb      	ldr	r3, [r7, #8]
 800efea:	781b      	ldrb	r3, [r3, #0]
 800efec:	015a      	lsls	r2, r3, #5
 800efee:	68fb      	ldr	r3, [r7, #12]
 800eff0:	4413      	add	r3, r2
 800eff2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800eff6:	691b      	ldr	r3, [r3, #16]
 800eff8:	68ba      	ldr	r2, [r7, #8]
 800effa:	7812      	ldrb	r2, [r2, #0]
 800effc:	0151      	lsls	r1, r2, #5
 800effe:	68fa      	ldr	r2, [r7, #12]
 800f000:	440a      	add	r2, r1
 800f002:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f006:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800f00a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800f00e:	6113      	str	r3, [r2, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19U)) ;
 800f010:	68bb      	ldr	r3, [r7, #8]
 800f012:	781b      	ldrb	r3, [r3, #0]
 800f014:	015a      	lsls	r2, r3, #5
 800f016:	68fb      	ldr	r3, [r7, #12]
 800f018:	4413      	add	r3, r2
 800f01a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f01e:	691b      	ldr	r3, [r3, #16]
 800f020:	68ba      	ldr	r2, [r7, #8]
 800f022:	7812      	ldrb	r2, [r2, #0]
 800f024:	0151      	lsls	r1, r2, #5
 800f026:	68fa      	ldr	r2, [r7, #12]
 800f028:	440a      	add	r2, r1
 800f02a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f02e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800f032:	6113      	str	r3, [r2, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ); 
 800f034:	68bb      	ldr	r3, [r7, #8]
 800f036:	781b      	ldrb	r3, [r3, #0]
 800f038:	015a      	lsls	r2, r3, #5
 800f03a:	68fb      	ldr	r3, [r7, #12]
 800f03c:	4413      	add	r3, r2
 800f03e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f042:	691b      	ldr	r3, [r3, #16]
 800f044:	68ba      	ldr	r2, [r7, #8]
 800f046:	7812      	ldrb	r2, [r2, #0]
 800f048:	0151      	lsls	r1, r2, #5
 800f04a:	68fa      	ldr	r2, [r7, #12]
 800f04c:	440a      	add	r2, r1
 800f04e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f052:	0cdb      	lsrs	r3, r3, #19
 800f054:	04db      	lsls	r3, r3, #19
 800f056:	6113      	str	r3, [r2, #16]
 800f058:	e080      	b.n	800f15c <USB_EPStartXfer+0x198>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800f05a:	68bb      	ldr	r3, [r7, #8]
 800f05c:	781b      	ldrb	r3, [r3, #0]
 800f05e:	015a      	lsls	r2, r3, #5
 800f060:	68fb      	ldr	r3, [r7, #12]
 800f062:	4413      	add	r3, r2
 800f064:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f068:	691b      	ldr	r3, [r3, #16]
 800f06a:	68ba      	ldr	r2, [r7, #8]
 800f06c:	7812      	ldrb	r2, [r2, #0]
 800f06e:	0151      	lsls	r1, r2, #5
 800f070:	68fa      	ldr	r2, [r7, #12]
 800f072:	440a      	add	r2, r1
 800f074:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f078:	0cdb      	lsrs	r3, r3, #19
 800f07a:	04db      	lsls	r3, r3, #19
 800f07c:	6113      	str	r3, [r2, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 800f07e:	68bb      	ldr	r3, [r7, #8]
 800f080:	781b      	ldrb	r3, [r3, #0]
 800f082:	015a      	lsls	r2, r3, #5
 800f084:	68fb      	ldr	r3, [r7, #12]
 800f086:	4413      	add	r3, r2
 800f088:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f08c:	691b      	ldr	r3, [r3, #16]
 800f08e:	68ba      	ldr	r2, [r7, #8]
 800f090:	7812      	ldrb	r2, [r2, #0]
 800f092:	0151      	lsls	r1, r2, #5
 800f094:	68fa      	ldr	r2, [r7, #12]
 800f096:	440a      	add	r2, r1
 800f098:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f09c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800f0a0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800f0a4:	6113      	str	r3, [r2, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket -1U)/ ep->maxpacket) << 19U)) ;
 800f0a6:	68bb      	ldr	r3, [r7, #8]
 800f0a8:	781b      	ldrb	r3, [r3, #0]
 800f0aa:	015a      	lsls	r2, r3, #5
 800f0ac:	68fb      	ldr	r3, [r7, #12]
 800f0ae:	4413      	add	r3, r2
 800f0b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f0b4:	691a      	ldr	r2, [r3, #16]
 800f0b6:	68bb      	ldr	r3, [r7, #8]
 800f0b8:	6959      	ldr	r1, [r3, #20]
 800f0ba:	68bb      	ldr	r3, [r7, #8]
 800f0bc:	689b      	ldr	r3, [r3, #8]
 800f0be:	440b      	add	r3, r1
 800f0c0:	1e59      	subs	r1, r3, #1
 800f0c2:	68bb      	ldr	r3, [r7, #8]
 800f0c4:	689b      	ldr	r3, [r3, #8]
 800f0c6:	fbb1 f3f3 	udiv	r3, r1, r3
 800f0ca:	04d9      	lsls	r1, r3, #19
 800f0cc:	4b8a      	ldr	r3, [pc, #552]	; (800f2f8 <USB_EPStartXfer+0x334>)
 800f0ce:	400b      	ands	r3, r1
 800f0d0:	68b9      	ldr	r1, [r7, #8]
 800f0d2:	7809      	ldrb	r1, [r1, #0]
 800f0d4:	0148      	lsls	r0, r1, #5
 800f0d6:	68f9      	ldr	r1, [r7, #12]
 800f0d8:	4401      	add	r1, r0
 800f0da:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800f0de:	4313      	orrs	r3, r2
 800f0e0:	610b      	str	r3, [r1, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len); 
 800f0e2:	68bb      	ldr	r3, [r7, #8]
 800f0e4:	781b      	ldrb	r3, [r3, #0]
 800f0e6:	015a      	lsls	r2, r3, #5
 800f0e8:	68fb      	ldr	r3, [r7, #12]
 800f0ea:	4413      	add	r3, r2
 800f0ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f0f0:	691a      	ldr	r2, [r3, #16]
 800f0f2:	68bb      	ldr	r3, [r7, #8]
 800f0f4:	695b      	ldr	r3, [r3, #20]
 800f0f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800f0fa:	68b9      	ldr	r1, [r7, #8]
 800f0fc:	7809      	ldrb	r1, [r1, #0]
 800f0fe:	0148      	lsls	r0, r1, #5
 800f100:	68f9      	ldr	r1, [r7, #12]
 800f102:	4401      	add	r1, r0
 800f104:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800f108:	4313      	orrs	r3, r2
 800f10a:	610b      	str	r3, [r1, #16]
      
      if (ep->type == EP_TYPE_ISOC)
 800f10c:	68bb      	ldr	r3, [r7, #8]
 800f10e:	78db      	ldrb	r3, [r3, #3]
 800f110:	2b01      	cmp	r3, #1
 800f112:	d123      	bne.n	800f15c <USB_EPStartXfer+0x198>
      {
        USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT); 
 800f114:	68bb      	ldr	r3, [r7, #8]
 800f116:	781b      	ldrb	r3, [r3, #0]
 800f118:	015a      	lsls	r2, r3, #5
 800f11a:	68fb      	ldr	r3, [r7, #12]
 800f11c:	4413      	add	r3, r2
 800f11e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f122:	691b      	ldr	r3, [r3, #16]
 800f124:	68ba      	ldr	r2, [r7, #8]
 800f126:	7812      	ldrb	r2, [r2, #0]
 800f128:	0151      	lsls	r1, r2, #5
 800f12a:	68fa      	ldr	r2, [r7, #12]
 800f12c:	440a      	add	r2, r1
 800f12e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f132:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800f136:	6113      	str	r3, [r2, #16]
        USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29U)); 
 800f138:	68bb      	ldr	r3, [r7, #8]
 800f13a:	781b      	ldrb	r3, [r3, #0]
 800f13c:	015a      	lsls	r2, r3, #5
 800f13e:	68fb      	ldr	r3, [r7, #12]
 800f140:	4413      	add	r3, r2
 800f142:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f146:	691b      	ldr	r3, [r3, #16]
 800f148:	68ba      	ldr	r2, [r7, #8]
 800f14a:	7812      	ldrb	r2, [r2, #0]
 800f14c:	0151      	lsls	r1, r2, #5
 800f14e:	68fa      	ldr	r2, [r7, #12]
 800f150:	440a      	add	r2, r1
 800f152:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f156:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800f15a:	6113      	str	r3, [r2, #16]
      }       
    }

    if (dma == 1U)
 800f15c:	79fb      	ldrb	r3, [r7, #7]
 800f15e:	2b01      	cmp	r3, #1
 800f160:	d10b      	bne.n	800f17a <USB_EPStartXfer+0x1b6>
    {
      USBx_INEP(ep->num)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800f162:	68bb      	ldr	r3, [r7, #8]
 800f164:	781b      	ldrb	r3, [r3, #0]
 800f166:	015a      	lsls	r2, r3, #5
 800f168:	68fb      	ldr	r3, [r7, #12]
 800f16a:	4413      	add	r3, r2
 800f16c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f170:	461a      	mov	r2, r3
 800f172:	68bb      	ldr	r3, [r7, #8]
 800f174:	691b      	ldr	r3, [r3, #16]
 800f176:	6153      	str	r3, [r2, #20]
 800f178:	e015      	b.n	800f1a6 <USB_EPStartXfer+0x1e2>
    }
    else
    {
      if (ep->type != EP_TYPE_ISOC)
 800f17a:	68bb      	ldr	r3, [r7, #8]
 800f17c:	78db      	ldrb	r3, [r3, #3]
 800f17e:	2b01      	cmp	r3, #1
 800f180:	d011      	beq.n	800f1a6 <USB_EPStartXfer+0x1e2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800f182:	68bb      	ldr	r3, [r7, #8]
 800f184:	695b      	ldr	r3, [r3, #20]
 800f186:	2b00      	cmp	r3, #0
 800f188:	d00d      	beq.n	800f1a6 <USB_EPStartXfer+0x1e2>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1U << ep->num;
 800f18a:	68fb      	ldr	r3, [r7, #12]
 800f18c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f190:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f192:	68bb      	ldr	r3, [r7, #8]
 800f194:	781b      	ldrb	r3, [r3, #0]
 800f196:	4619      	mov	r1, r3
 800f198:	2301      	movs	r3, #1
 800f19a:	408b      	lsls	r3, r1
 800f19c:	68f9      	ldr	r1, [r7, #12]
 800f19e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800f1a2:	4313      	orrs	r3, r2
 800f1a4:	634b      	str	r3, [r1, #52]	; 0x34
        }
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800f1a6:	68bb      	ldr	r3, [r7, #8]
 800f1a8:	78db      	ldrb	r3, [r3, #3]
 800f1aa:	2b01      	cmp	r3, #1
 800f1ac:	d12c      	bne.n	800f208 <USB_EPStartXfer+0x244>
    {
      if ((USBx_DEVICE->DSTS & ( 1U << 8U )) == 0U)
 800f1ae:	68fb      	ldr	r3, [r7, #12]
 800f1b0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f1b4:	689b      	ldr	r3, [r3, #8]
 800f1b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800f1ba:	2b00      	cmp	r3, #0
 800f1bc:	d112      	bne.n	800f1e4 <USB_EPStartXfer+0x220>
      {
        USBx_INEP(ep->num)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800f1be:	68bb      	ldr	r3, [r7, #8]
 800f1c0:	781b      	ldrb	r3, [r3, #0]
 800f1c2:	015a      	lsls	r2, r3, #5
 800f1c4:	68fb      	ldr	r3, [r7, #12]
 800f1c6:	4413      	add	r3, r2
 800f1c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f1cc:	681b      	ldr	r3, [r3, #0]
 800f1ce:	68ba      	ldr	r2, [r7, #8]
 800f1d0:	7812      	ldrb	r2, [r2, #0]
 800f1d2:	0151      	lsls	r1, r2, #5
 800f1d4:	68fa      	ldr	r2, [r7, #12]
 800f1d6:	440a      	add	r2, r1
 800f1d8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f1dc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800f1e0:	6013      	str	r3, [r2, #0]
 800f1e2:	e011      	b.n	800f208 <USB_EPStartXfer+0x244>
      }
      else
      {
        USBx_INEP(ep->num)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800f1e4:	68bb      	ldr	r3, [r7, #8]
 800f1e6:	781b      	ldrb	r3, [r3, #0]
 800f1e8:	015a      	lsls	r2, r3, #5
 800f1ea:	68fb      	ldr	r3, [r7, #12]
 800f1ec:	4413      	add	r3, r2
 800f1ee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f1f2:	681b      	ldr	r3, [r3, #0]
 800f1f4:	68ba      	ldr	r2, [r7, #8]
 800f1f6:	7812      	ldrb	r2, [r2, #0]
 800f1f8:	0151      	lsls	r1, r2, #5
 800f1fa:	68fa      	ldr	r2, [r7, #12]
 800f1fc:	440a      	add	r2, r1
 800f1fe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f202:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800f206:	6013      	str	r3, [r2, #0]
      }
    } 
    
    /* EP enable, IN data in FIFO */
    USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800f208:	68bb      	ldr	r3, [r7, #8]
 800f20a:	781b      	ldrb	r3, [r3, #0]
 800f20c:	015a      	lsls	r2, r3, #5
 800f20e:	68fb      	ldr	r3, [r7, #12]
 800f210:	4413      	add	r3, r2
 800f212:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f216:	681b      	ldr	r3, [r3, #0]
 800f218:	68ba      	ldr	r2, [r7, #8]
 800f21a:	7812      	ldrb	r2, [r2, #0]
 800f21c:	0151      	lsls	r1, r2, #5
 800f21e:	68fa      	ldr	r2, [r7, #12]
 800f220:	440a      	add	r2, r1
 800f222:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f226:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800f22a:	6013      	str	r3, [r2, #0]
    
    if (ep->type == EP_TYPE_ISOC)
 800f22c:	68bb      	ldr	r3, [r7, #8]
 800f22e:	78db      	ldrb	r3, [r3, #3]
 800f230:	2b01      	cmp	r3, #1
 800f232:	f040 80ed 	bne.w	800f410 <USB_EPStartXfer+0x44c>
    {
      USB_WritePacket(USBx, ep->xfer_buff, ep->num, ep->xfer_len, dma);   
 800f236:	68bb      	ldr	r3, [r7, #8]
 800f238:	68d9      	ldr	r1, [r3, #12]
 800f23a:	68bb      	ldr	r3, [r7, #8]
 800f23c:	781a      	ldrb	r2, [r3, #0]
 800f23e:	68bb      	ldr	r3, [r7, #8]
 800f240:	695b      	ldr	r3, [r3, #20]
 800f242:	b298      	uxth	r0, r3
 800f244:	79fb      	ldrb	r3, [r7, #7]
 800f246:	9300      	str	r3, [sp, #0]
 800f248:	4603      	mov	r3, r0
 800f24a:	68f8      	ldr	r0, [r7, #12]
 800f24c:	f000 fa38 	bl	800f6c0 <USB_WritePacket>
 800f250:	e0de      	b.n	800f410 <USB_EPStartXfer+0x44c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */  
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ); 
 800f252:	68bb      	ldr	r3, [r7, #8]
 800f254:	781b      	ldrb	r3, [r3, #0]
 800f256:	015a      	lsls	r2, r3, #5
 800f258:	68fb      	ldr	r3, [r7, #12]
 800f25a:	4413      	add	r3, r2
 800f25c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f260:	691b      	ldr	r3, [r3, #16]
 800f262:	68ba      	ldr	r2, [r7, #8]
 800f264:	7812      	ldrb	r2, [r2, #0]
 800f266:	0151      	lsls	r1, r2, #5
 800f268:	68fa      	ldr	r2, [r7, #12]
 800f26a:	440a      	add	r2, r1
 800f26c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f270:	0cdb      	lsrs	r3, r3, #19
 800f272:	04db      	lsls	r3, r3, #19
 800f274:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT); 
 800f276:	68bb      	ldr	r3, [r7, #8]
 800f278:	781b      	ldrb	r3, [r3, #0]
 800f27a:	015a      	lsls	r2, r3, #5
 800f27c:	68fb      	ldr	r3, [r7, #12]
 800f27e:	4413      	add	r3, r2
 800f280:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f284:	691b      	ldr	r3, [r3, #16]
 800f286:	68ba      	ldr	r2, [r7, #8]
 800f288:	7812      	ldrb	r2, [r2, #0]
 800f28a:	0151      	lsls	r1, r2, #5
 800f28c:	68fa      	ldr	r2, [r7, #12]
 800f28e:	440a      	add	r2, r1
 800f290:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f294:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800f298:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800f29c:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800f29e:	68bb      	ldr	r3, [r7, #8]
 800f2a0:	695b      	ldr	r3, [r3, #20]
 800f2a2:	2b00      	cmp	r3, #0
 800f2a4:	d12a      	bne.n	800f2fc <USB_EPStartXfer+0x338>
    {
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800f2a6:	68bb      	ldr	r3, [r7, #8]
 800f2a8:	781b      	ldrb	r3, [r3, #0]
 800f2aa:	015a      	lsls	r2, r3, #5
 800f2ac:	68fb      	ldr	r3, [r7, #12]
 800f2ae:	4413      	add	r3, r2
 800f2b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f2b4:	691a      	ldr	r2, [r3, #16]
 800f2b6:	68bb      	ldr	r3, [r7, #8]
 800f2b8:	689b      	ldr	r3, [r3, #8]
 800f2ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800f2be:	68b9      	ldr	r1, [r7, #8]
 800f2c0:	7809      	ldrb	r1, [r1, #0]
 800f2c2:	0148      	lsls	r0, r1, #5
 800f2c4:	68f9      	ldr	r1, [r7, #12]
 800f2c6:	4401      	add	r1, r0
 800f2c8:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800f2cc:	4313      	orrs	r3, r2
 800f2ce:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19U));
 800f2d0:	68bb      	ldr	r3, [r7, #8]
 800f2d2:	781b      	ldrb	r3, [r3, #0]
 800f2d4:	015a      	lsls	r2, r3, #5
 800f2d6:	68fb      	ldr	r3, [r7, #12]
 800f2d8:	4413      	add	r3, r2
 800f2da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f2de:	691b      	ldr	r3, [r3, #16]
 800f2e0:	68ba      	ldr	r2, [r7, #8]
 800f2e2:	7812      	ldrb	r2, [r2, #0]
 800f2e4:	0151      	lsls	r1, r2, #5
 800f2e6:	68fa      	ldr	r2, [r7, #12]
 800f2e8:	440a      	add	r2, r1
 800f2ea:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f2ee:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800f2f2:	6113      	str	r3, [r2, #16]
 800f2f4:	e03b      	b.n	800f36e <USB_EPStartXfer+0x3aa>
 800f2f6:	bf00      	nop
 800f2f8:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (ep->xfer_len + ep->maxpacket -1U)/ ep->maxpacket; 
 800f2fc:	68bb      	ldr	r3, [r7, #8]
 800f2fe:	695a      	ldr	r2, [r3, #20]
 800f300:	68bb      	ldr	r3, [r7, #8]
 800f302:	689b      	ldr	r3, [r3, #8]
 800f304:	4413      	add	r3, r2
 800f306:	1e5a      	subs	r2, r3, #1
 800f308:	68bb      	ldr	r3, [r7, #8]
 800f30a:	689b      	ldr	r3, [r3, #8]
 800f30c:	fbb2 f3f3 	udiv	r3, r2, r3
 800f310:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (pktcnt << 19U));
 800f312:	68bb      	ldr	r3, [r7, #8]
 800f314:	781b      	ldrb	r3, [r3, #0]
 800f316:	015a      	lsls	r2, r3, #5
 800f318:	68fb      	ldr	r3, [r7, #12]
 800f31a:	4413      	add	r3, r2
 800f31c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f320:	691a      	ldr	r2, [r3, #16]
 800f322:	8afb      	ldrh	r3, [r7, #22]
 800f324:	04db      	lsls	r3, r3, #19
 800f326:	4619      	mov	r1, r3
 800f328:	4b3c      	ldr	r3, [pc, #240]	; (800f41c <USB_EPStartXfer+0x458>)
 800f32a:	400b      	ands	r3, r1
 800f32c:	68b9      	ldr	r1, [r7, #8]
 800f32e:	7809      	ldrb	r1, [r1, #0]
 800f330:	0148      	lsls	r0, r1, #5
 800f332:	68f9      	ldr	r1, [r7, #12]
 800f334:	4401      	add	r1, r0
 800f336:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800f33a:	4313      	orrs	r3, r2
 800f33c:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt));
 800f33e:	68bb      	ldr	r3, [r7, #8]
 800f340:	781b      	ldrb	r3, [r3, #0]
 800f342:	015a      	lsls	r2, r3, #5
 800f344:	68fb      	ldr	r3, [r7, #12]
 800f346:	4413      	add	r3, r2
 800f348:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f34c:	691a      	ldr	r2, [r3, #16]
 800f34e:	68bb      	ldr	r3, [r7, #8]
 800f350:	689b      	ldr	r3, [r3, #8]
 800f352:	8af9      	ldrh	r1, [r7, #22]
 800f354:	fb01 f303 	mul.w	r3, r1, r3
 800f358:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800f35c:	68b9      	ldr	r1, [r7, #8]
 800f35e:	7809      	ldrb	r1, [r1, #0]
 800f360:	0148      	lsls	r0, r1, #5
 800f362:	68f9      	ldr	r1, [r7, #12]
 800f364:	4401      	add	r1, r0
 800f366:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800f36a:	4313      	orrs	r3, r2
 800f36c:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800f36e:	79fb      	ldrb	r3, [r7, #7]
 800f370:	2b01      	cmp	r3, #1
 800f372:	d10a      	bne.n	800f38a <USB_EPStartXfer+0x3c6>
    {
      USBx_OUTEP(ep->num)->DOEPDMA = (uint32_t)ep->xfer_buff;
 800f374:	68bb      	ldr	r3, [r7, #8]
 800f376:	68d9      	ldr	r1, [r3, #12]
 800f378:	68bb      	ldr	r3, [r7, #8]
 800f37a:	781b      	ldrb	r3, [r3, #0]
 800f37c:	015a      	lsls	r2, r3, #5
 800f37e:	68fb      	ldr	r3, [r7, #12]
 800f380:	4413      	add	r3, r2
 800f382:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f386:	460a      	mov	r2, r1
 800f388:	615a      	str	r2, [r3, #20]
    }
    
    if (ep->type == EP_TYPE_ISOC)
 800f38a:	68bb      	ldr	r3, [r7, #8]
 800f38c:	78db      	ldrb	r3, [r3, #3]
 800f38e:	2b01      	cmp	r3, #1
 800f390:	d12c      	bne.n	800f3ec <USB_EPStartXfer+0x428>
    {
      if ((USBx_DEVICE->DSTS & ( 1U << 8U )) == 0U)
 800f392:	68fb      	ldr	r3, [r7, #12]
 800f394:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f398:	689b      	ldr	r3, [r3, #8]
 800f39a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800f39e:	2b00      	cmp	r3, #0
 800f3a0:	d112      	bne.n	800f3c8 <USB_EPStartXfer+0x404>
      {
        USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800f3a2:	68bb      	ldr	r3, [r7, #8]
 800f3a4:	781b      	ldrb	r3, [r3, #0]
 800f3a6:	015a      	lsls	r2, r3, #5
 800f3a8:	68fb      	ldr	r3, [r7, #12]
 800f3aa:	4413      	add	r3, r2
 800f3ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f3b0:	681b      	ldr	r3, [r3, #0]
 800f3b2:	68ba      	ldr	r2, [r7, #8]
 800f3b4:	7812      	ldrb	r2, [r2, #0]
 800f3b6:	0151      	lsls	r1, r2, #5
 800f3b8:	68fa      	ldr	r2, [r7, #12]
 800f3ba:	440a      	add	r2, r1
 800f3bc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f3c0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800f3c4:	6013      	str	r3, [r2, #0]
 800f3c6:	e011      	b.n	800f3ec <USB_EPStartXfer+0x428>
      }
      else
      {
        USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800f3c8:	68bb      	ldr	r3, [r7, #8]
 800f3ca:	781b      	ldrb	r3, [r3, #0]
 800f3cc:	015a      	lsls	r2, r3, #5
 800f3ce:	68fb      	ldr	r3, [r7, #12]
 800f3d0:	4413      	add	r3, r2
 800f3d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f3d6:	681b      	ldr	r3, [r3, #0]
 800f3d8:	68ba      	ldr	r2, [r7, #8]
 800f3da:	7812      	ldrb	r2, [r2, #0]
 800f3dc:	0151      	lsls	r1, r2, #5
 800f3de:	68fa      	ldr	r2, [r7, #12]
 800f3e0:	440a      	add	r2, r1
 800f3e2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f3e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800f3ea:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800f3ec:	68bb      	ldr	r3, [r7, #8]
 800f3ee:	781b      	ldrb	r3, [r3, #0]
 800f3f0:	015a      	lsls	r2, r3, #5
 800f3f2:	68fb      	ldr	r3, [r7, #12]
 800f3f4:	4413      	add	r3, r2
 800f3f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f3fa:	681b      	ldr	r3, [r3, #0]
 800f3fc:	68ba      	ldr	r2, [r7, #8]
 800f3fe:	7812      	ldrb	r2, [r2, #0]
 800f400:	0151      	lsls	r1, r2, #5
 800f402:	68fa      	ldr	r2, [r7, #12]
 800f404:	440a      	add	r2, r1
 800f406:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f40a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800f40e:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800f410:	2300      	movs	r3, #0
}
 800f412:	4618      	mov	r0, r3
 800f414:	3718      	adds	r7, #24
 800f416:	46bd      	mov	sp, r7
 800f418:	bd80      	pop	{r7, pc}
 800f41a:	bf00      	nop
 800f41c:	1ff80000 	.word	0x1ff80000

0800f420 <USB_EP0StartXfer>:
  *           0 : DMA feature not used 
  *           1 : DMA feature used  
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx , USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800f420:	b480      	push	{r7}
 800f422:	b085      	sub	sp, #20
 800f424:	af00      	add	r7, sp, #0
 800f426:	60f8      	str	r0, [r7, #12]
 800f428:	60b9      	str	r1, [r7, #8]
 800f42a:	4613      	mov	r3, r2
 800f42c:	71fb      	strb	r3, [r7, #7]
  /* IN endpoint */
  if (ep->is_in == 1U)
 800f42e:	68bb      	ldr	r3, [r7, #8]
 800f430:	785b      	ldrb	r3, [r3, #1]
 800f432:	2b01      	cmp	r3, #1
 800f434:	f040 80c8 	bne.w	800f5c8 <USB_EP0StartXfer+0x1a8>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800f438:	68bb      	ldr	r3, [r7, #8]
 800f43a:	695b      	ldr	r3, [r3, #20]
 800f43c:	2b00      	cmp	r3, #0
 800f43e:	d138      	bne.n	800f4b2 <USB_EP0StartXfer+0x92>
    {
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 800f440:	68bb      	ldr	r3, [r7, #8]
 800f442:	781b      	ldrb	r3, [r3, #0]
 800f444:	015a      	lsls	r2, r3, #5
 800f446:	68fb      	ldr	r3, [r7, #12]
 800f448:	4413      	add	r3, r2
 800f44a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f44e:	691b      	ldr	r3, [r3, #16]
 800f450:	68ba      	ldr	r2, [r7, #8]
 800f452:	7812      	ldrb	r2, [r2, #0]
 800f454:	0151      	lsls	r1, r2, #5
 800f456:	68fa      	ldr	r2, [r7, #12]
 800f458:	440a      	add	r2, r1
 800f45a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f45e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800f462:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800f466:	6113      	str	r3, [r2, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19U)) ;
 800f468:	68bb      	ldr	r3, [r7, #8]
 800f46a:	781b      	ldrb	r3, [r3, #0]
 800f46c:	015a      	lsls	r2, r3, #5
 800f46e:	68fb      	ldr	r3, [r7, #12]
 800f470:	4413      	add	r3, r2
 800f472:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f476:	691b      	ldr	r3, [r3, #16]
 800f478:	68ba      	ldr	r2, [r7, #8]
 800f47a:	7812      	ldrb	r2, [r2, #0]
 800f47c:	0151      	lsls	r1, r2, #5
 800f47e:	68fa      	ldr	r2, [r7, #12]
 800f480:	440a      	add	r2, r1
 800f482:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f486:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800f48a:	6113      	str	r3, [r2, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ); 
 800f48c:	68bb      	ldr	r3, [r7, #8]
 800f48e:	781b      	ldrb	r3, [r3, #0]
 800f490:	015a      	lsls	r2, r3, #5
 800f492:	68fb      	ldr	r3, [r7, #12]
 800f494:	4413      	add	r3, r2
 800f496:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f49a:	691b      	ldr	r3, [r3, #16]
 800f49c:	68ba      	ldr	r2, [r7, #8]
 800f49e:	7812      	ldrb	r2, [r2, #0]
 800f4a0:	0151      	lsls	r1, r2, #5
 800f4a2:	68fa      	ldr	r2, [r7, #12]
 800f4a4:	440a      	add	r2, r1
 800f4a6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f4aa:	0cdb      	lsrs	r3, r3, #19
 800f4ac:	04db      	lsls	r3, r3, #19
 800f4ae:	6113      	str	r3, [r2, #16]
 800f4b0:	e056      	b.n	800f560 <USB_EP0StartXfer+0x140>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800f4b2:	68bb      	ldr	r3, [r7, #8]
 800f4b4:	781b      	ldrb	r3, [r3, #0]
 800f4b6:	015a      	lsls	r2, r3, #5
 800f4b8:	68fb      	ldr	r3, [r7, #12]
 800f4ba:	4413      	add	r3, r2
 800f4bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f4c0:	691b      	ldr	r3, [r3, #16]
 800f4c2:	68ba      	ldr	r2, [r7, #8]
 800f4c4:	7812      	ldrb	r2, [r2, #0]
 800f4c6:	0151      	lsls	r1, r2, #5
 800f4c8:	68fa      	ldr	r2, [r7, #12]
 800f4ca:	440a      	add	r2, r1
 800f4cc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f4d0:	0cdb      	lsrs	r3, r3, #19
 800f4d2:	04db      	lsls	r3, r3, #19
 800f4d4:	6113      	str	r3, [r2, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 800f4d6:	68bb      	ldr	r3, [r7, #8]
 800f4d8:	781b      	ldrb	r3, [r3, #0]
 800f4da:	015a      	lsls	r2, r3, #5
 800f4dc:	68fb      	ldr	r3, [r7, #12]
 800f4de:	4413      	add	r3, r2
 800f4e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f4e4:	691b      	ldr	r3, [r3, #16]
 800f4e6:	68ba      	ldr	r2, [r7, #8]
 800f4e8:	7812      	ldrb	r2, [r2, #0]
 800f4ea:	0151      	lsls	r1, r2, #5
 800f4ec:	68fa      	ldr	r2, [r7, #12]
 800f4ee:	440a      	add	r2, r1
 800f4f0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f4f4:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800f4f8:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800f4fc:	6113      	str	r3, [r2, #16]
      
      if(ep->xfer_len > ep->maxpacket)
 800f4fe:	68bb      	ldr	r3, [r7, #8]
 800f500:	695a      	ldr	r2, [r3, #20]
 800f502:	68bb      	ldr	r3, [r7, #8]
 800f504:	689b      	ldr	r3, [r3, #8]
 800f506:	429a      	cmp	r2, r3
 800f508:	d903      	bls.n	800f512 <USB_EP0StartXfer+0xf2>
      {
        ep->xfer_len = ep->maxpacket;
 800f50a:	68bb      	ldr	r3, [r7, #8]
 800f50c:	689a      	ldr	r2, [r3, #8]
 800f50e:	68bb      	ldr	r3, [r7, #8]
 800f510:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19U)) ;
 800f512:	68bb      	ldr	r3, [r7, #8]
 800f514:	781b      	ldrb	r3, [r3, #0]
 800f516:	015a      	lsls	r2, r3, #5
 800f518:	68fb      	ldr	r3, [r7, #12]
 800f51a:	4413      	add	r3, r2
 800f51c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f520:	691b      	ldr	r3, [r3, #16]
 800f522:	68ba      	ldr	r2, [r7, #8]
 800f524:	7812      	ldrb	r2, [r2, #0]
 800f526:	0151      	lsls	r1, r2, #5
 800f528:	68fa      	ldr	r2, [r7, #12]
 800f52a:	440a      	add	r2, r1
 800f52c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f530:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800f534:	6113      	str	r3, [r2, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len); 
 800f536:	68bb      	ldr	r3, [r7, #8]
 800f538:	781b      	ldrb	r3, [r3, #0]
 800f53a:	015a      	lsls	r2, r3, #5
 800f53c:	68fb      	ldr	r3, [r7, #12]
 800f53e:	4413      	add	r3, r2
 800f540:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f544:	691a      	ldr	r2, [r3, #16]
 800f546:	68bb      	ldr	r3, [r7, #8]
 800f548:	695b      	ldr	r3, [r3, #20]
 800f54a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800f54e:	68b9      	ldr	r1, [r7, #8]
 800f550:	7809      	ldrb	r1, [r1, #0]
 800f552:	0148      	lsls	r0, r1, #5
 800f554:	68f9      	ldr	r1, [r7, #12]
 800f556:	4401      	add	r1, r0
 800f558:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800f55c:	4313      	orrs	r3, r2
 800f55e:	610b      	str	r3, [r1, #16]
    
    }
    
    if (dma == 1)
 800f560:	79fb      	ldrb	r3, [r7, #7]
 800f562:	2b01      	cmp	r3, #1
 800f564:	d10b      	bne.n	800f57e <USB_EP0StartXfer+0x15e>
    {
      USBx_INEP(ep->num)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800f566:	68bb      	ldr	r3, [r7, #8]
 800f568:	781b      	ldrb	r3, [r3, #0]
 800f56a:	015a      	lsls	r2, r3, #5
 800f56c:	68fb      	ldr	r3, [r7, #12]
 800f56e:	4413      	add	r3, r2
 800f570:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f574:	461a      	mov	r2, r3
 800f576:	68bb      	ldr	r3, [r7, #8]
 800f578:	691b      	ldr	r3, [r3, #16]
 800f57a:	6153      	str	r3, [r2, #20]
 800f57c:	e011      	b.n	800f5a2 <USB_EP0StartXfer+0x182>
    }
    else
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800f57e:	68bb      	ldr	r3, [r7, #8]
 800f580:	695b      	ldr	r3, [r3, #20]
 800f582:	2b00      	cmp	r3, #0
 800f584:	d00d      	beq.n	800f5a2 <USB_EP0StartXfer+0x182>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1U << (ep->num);
 800f586:	68fb      	ldr	r3, [r7, #12]
 800f588:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f58c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f58e:	68bb      	ldr	r3, [r7, #8]
 800f590:	781b      	ldrb	r3, [r3, #0]
 800f592:	4619      	mov	r1, r3
 800f594:	2301      	movs	r3, #1
 800f596:	408b      	lsls	r3, r1
 800f598:	68f9      	ldr	r1, [r7, #12]
 800f59a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800f59e:	4313      	orrs	r3, r2
 800f5a0:	634b      	str	r3, [r1, #52]	; 0x34
      }
    }
    
    /* EP enable, IN data in FIFO */
    USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);   
 800f5a2:	68bb      	ldr	r3, [r7, #8]
 800f5a4:	781b      	ldrb	r3, [r3, #0]
 800f5a6:	015a      	lsls	r2, r3, #5
 800f5a8:	68fb      	ldr	r3, [r7, #12]
 800f5aa:	4413      	add	r3, r2
 800f5ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f5b0:	681b      	ldr	r3, [r3, #0]
 800f5b2:	68ba      	ldr	r2, [r7, #8]
 800f5b4:	7812      	ldrb	r2, [r2, #0]
 800f5b6:	0151      	lsls	r1, r2, #5
 800f5b8:	68fa      	ldr	r2, [r7, #12]
 800f5ba:	440a      	add	r2, r1
 800f5bc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f5c0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800f5c4:	6013      	str	r3, [r2, #0]
 800f5c6:	e074      	b.n	800f6b2 <USB_EP0StartXfer+0x292>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ); 
 800f5c8:	68bb      	ldr	r3, [r7, #8]
 800f5ca:	781b      	ldrb	r3, [r3, #0]
 800f5cc:	015a      	lsls	r2, r3, #5
 800f5ce:	68fb      	ldr	r3, [r7, #12]
 800f5d0:	4413      	add	r3, r2
 800f5d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f5d6:	691b      	ldr	r3, [r3, #16]
 800f5d8:	68ba      	ldr	r2, [r7, #8]
 800f5da:	7812      	ldrb	r2, [r2, #0]
 800f5dc:	0151      	lsls	r1, r2, #5
 800f5de:	68fa      	ldr	r2, [r7, #12]
 800f5e0:	440a      	add	r2, r1
 800f5e2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f5e6:	0cdb      	lsrs	r3, r3, #19
 800f5e8:	04db      	lsls	r3, r3, #19
 800f5ea:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT); 
 800f5ec:	68bb      	ldr	r3, [r7, #8]
 800f5ee:	781b      	ldrb	r3, [r3, #0]
 800f5f0:	015a      	lsls	r2, r3, #5
 800f5f2:	68fb      	ldr	r3, [r7, #12]
 800f5f4:	4413      	add	r3, r2
 800f5f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f5fa:	691b      	ldr	r3, [r3, #16]
 800f5fc:	68ba      	ldr	r2, [r7, #8]
 800f5fe:	7812      	ldrb	r2, [r2, #0]
 800f600:	0151      	lsls	r1, r2, #5
 800f602:	68fa      	ldr	r2, [r7, #12]
 800f604:	440a      	add	r2, r1
 800f606:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f60a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800f60e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800f612:	6113      	str	r3, [r2, #16]
      
    if (ep->xfer_len > 0U)
 800f614:	68bb      	ldr	r3, [r7, #8]
 800f616:	695b      	ldr	r3, [r3, #20]
 800f618:	2b00      	cmp	r3, #0
 800f61a:	d003      	beq.n	800f624 <USB_EP0StartXfer+0x204>
    {
      ep->xfer_len = ep->maxpacket;
 800f61c:	68bb      	ldr	r3, [r7, #8]
 800f61e:	689a      	ldr	r2, [r3, #8]
 800f620:	68bb      	ldr	r3, [r7, #8]
 800f622:	615a      	str	r2, [r3, #20]
    }
    
    USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19U));
 800f624:	68bb      	ldr	r3, [r7, #8]
 800f626:	781b      	ldrb	r3, [r3, #0]
 800f628:	015a      	lsls	r2, r3, #5
 800f62a:	68fb      	ldr	r3, [r7, #12]
 800f62c:	4413      	add	r3, r2
 800f62e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f632:	691b      	ldr	r3, [r3, #16]
 800f634:	68ba      	ldr	r2, [r7, #8]
 800f636:	7812      	ldrb	r2, [r2, #0]
 800f638:	0151      	lsls	r1, r2, #5
 800f63a:	68fa      	ldr	r2, [r7, #12]
 800f63c:	440a      	add	r2, r1
 800f63e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f642:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800f646:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket)); 
 800f648:	68bb      	ldr	r3, [r7, #8]
 800f64a:	781b      	ldrb	r3, [r3, #0]
 800f64c:	015a      	lsls	r2, r3, #5
 800f64e:	68fb      	ldr	r3, [r7, #12]
 800f650:	4413      	add	r3, r2
 800f652:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f656:	691a      	ldr	r2, [r3, #16]
 800f658:	68bb      	ldr	r3, [r7, #8]
 800f65a:	689b      	ldr	r3, [r3, #8]
 800f65c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800f660:	68b9      	ldr	r1, [r7, #8]
 800f662:	7809      	ldrb	r1, [r1, #0]
 800f664:	0148      	lsls	r0, r1, #5
 800f666:	68f9      	ldr	r1, [r7, #12]
 800f668:	4401      	add	r1, r0
 800f66a:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800f66e:	4313      	orrs	r3, r2
 800f670:	610b      	str	r3, [r1, #16]
    

    if (dma == 1U)
 800f672:	79fb      	ldrb	r3, [r7, #7]
 800f674:	2b01      	cmp	r3, #1
 800f676:	d10a      	bne.n	800f68e <USB_EP0StartXfer+0x26e>
    {
      USBx_OUTEP(ep->num)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800f678:	68bb      	ldr	r3, [r7, #8]
 800f67a:	68d9      	ldr	r1, [r3, #12]
 800f67c:	68bb      	ldr	r3, [r7, #8]
 800f67e:	781b      	ldrb	r3, [r3, #0]
 800f680:	015a      	lsls	r2, r3, #5
 800f682:	68fb      	ldr	r3, [r7, #12]
 800f684:	4413      	add	r3, r2
 800f686:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f68a:	460a      	mov	r2, r1
 800f68c:	615a      	str	r2, [r3, #20]
    }
    
    /* EP enable */
    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);    
 800f68e:	68bb      	ldr	r3, [r7, #8]
 800f690:	781b      	ldrb	r3, [r3, #0]
 800f692:	015a      	lsls	r2, r3, #5
 800f694:	68fb      	ldr	r3, [r7, #12]
 800f696:	4413      	add	r3, r2
 800f698:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f69c:	681b      	ldr	r3, [r3, #0]
 800f69e:	68ba      	ldr	r2, [r7, #8]
 800f6a0:	7812      	ldrb	r2, [r2, #0]
 800f6a2:	0151      	lsls	r1, r2, #5
 800f6a4:	68fa      	ldr	r2, [r7, #12]
 800f6a6:	440a      	add	r2, r1
 800f6a8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f6ac:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800f6b0:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800f6b2:	2300      	movs	r3, #0
}
 800f6b4:	4618      	mov	r0, r3
 800f6b6:	3714      	adds	r7, #20
 800f6b8:	46bd      	mov	sp, r7
 800f6ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6be:	4770      	bx	lr

0800f6c0 <USB_WritePacket>:
  *           0 : DMA feature not used 
  *           1 : DMA feature used  
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800f6c0:	b480      	push	{r7}
 800f6c2:	b087      	sub	sp, #28
 800f6c4:	af00      	add	r7, sp, #0
 800f6c6:	60f8      	str	r0, [r7, #12]
 800f6c8:	60b9      	str	r1, [r7, #8]
 800f6ca:	4611      	mov	r1, r2
 800f6cc:	461a      	mov	r2, r3
 800f6ce:	460b      	mov	r3, r1
 800f6d0:	71fb      	strb	r3, [r7, #7]
 800f6d2:	4613      	mov	r3, r2
 800f6d4:	80bb      	strh	r3, [r7, #4]
  uint32_t count32b = 0U , i = 0U;
 800f6d6:	2300      	movs	r3, #0
 800f6d8:	613b      	str	r3, [r7, #16]
 800f6da:	2300      	movs	r3, #0
 800f6dc:	617b      	str	r3, [r7, #20]
  
  if (dma == 0U)
 800f6de:	f897 3020 	ldrb.w	r3, [r7, #32]
 800f6e2:	2b00      	cmp	r3, #0
 800f6e4:	d11a      	bne.n	800f71c <USB_WritePacket+0x5c>
  {
    count32b =  (len + 3U) / 4U;
 800f6e6:	88bb      	ldrh	r3, [r7, #4]
 800f6e8:	3303      	adds	r3, #3
 800f6ea:	089b      	lsrs	r3, r3, #2
 800f6ec:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++, src += 4U)
 800f6ee:	2300      	movs	r3, #0
 800f6f0:	617b      	str	r3, [r7, #20]
 800f6f2:	e00f      	b.n	800f714 <USB_WritePacket+0x54>
    {
      USBx_DFIFO(ch_ep_num) = *((__packed uint32_t *)src);
 800f6f4:	79fb      	ldrb	r3, [r7, #7]
 800f6f6:	031a      	lsls	r2, r3, #12
 800f6f8:	68fb      	ldr	r3, [r7, #12]
 800f6fa:	4413      	add	r3, r2
 800f6fc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f700:	461a      	mov	r2, r3
 800f702:	68bb      	ldr	r3, [r7, #8]
 800f704:	681b      	ldr	r3, [r3, #0]
 800f706:	6013      	str	r3, [r2, #0]
    for (i = 0U; i < count32b; i++, src += 4U)
 800f708:	697b      	ldr	r3, [r7, #20]
 800f70a:	3301      	adds	r3, #1
 800f70c:	617b      	str	r3, [r7, #20]
 800f70e:	68bb      	ldr	r3, [r7, #8]
 800f710:	3304      	adds	r3, #4
 800f712:	60bb      	str	r3, [r7, #8]
 800f714:	697a      	ldr	r2, [r7, #20]
 800f716:	693b      	ldr	r3, [r7, #16]
 800f718:	429a      	cmp	r2, r3
 800f71a:	d3eb      	bcc.n	800f6f4 <USB_WritePacket+0x34>
    }
  }
  return HAL_OK;
 800f71c:	2300      	movs	r3, #0
}
 800f71e:	4618      	mov	r0, r3
 800f720:	371c      	adds	r7, #28
 800f722:	46bd      	mov	sp, r7
 800f724:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f728:	4770      	bx	lr

0800f72a <USB_ReadPacket>:
  *           0 : DMA feature not used 
  *           1 : DMA feature used  
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800f72a:	b480      	push	{r7}
 800f72c:	b087      	sub	sp, #28
 800f72e:	af00      	add	r7, sp, #0
 800f730:	60f8      	str	r0, [r7, #12]
 800f732:	60b9      	str	r1, [r7, #8]
 800f734:	4613      	mov	r3, r2
 800f736:	80fb      	strh	r3, [r7, #6]
  uint32_t i=0U;
 800f738:	2300      	movs	r3, #0
 800f73a:	617b      	str	r3, [r7, #20]
  uint32_t count32b = (len + 3U) / 4U;
 800f73c:	88fb      	ldrh	r3, [r7, #6]
 800f73e:	3303      	adds	r3, #3
 800f740:	089b      	lsrs	r3, r3, #2
 800f742:	613b      	str	r3, [r7, #16]
  
  for ( i = 0U; i < count32b; i++, dest += 4U )
 800f744:	2300      	movs	r3, #0
 800f746:	617b      	str	r3, [r7, #20]
 800f748:	e00b      	b.n	800f762 <USB_ReadPacket+0x38>
  {
    *(__packed uint32_t *)dest = USBx_DFIFO(0U);
 800f74a:	68fb      	ldr	r3, [r7, #12]
 800f74c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f750:	681a      	ldr	r2, [r3, #0]
 800f752:	68bb      	ldr	r3, [r7, #8]
 800f754:	601a      	str	r2, [r3, #0]
  for ( i = 0U; i < count32b; i++, dest += 4U )
 800f756:	697b      	ldr	r3, [r7, #20]
 800f758:	3301      	adds	r3, #1
 800f75a:	617b      	str	r3, [r7, #20]
 800f75c:	68bb      	ldr	r3, [r7, #8]
 800f75e:	3304      	adds	r3, #4
 800f760:	60bb      	str	r3, [r7, #8]
 800f762:	697a      	ldr	r2, [r7, #20]
 800f764:	693b      	ldr	r3, [r7, #16]
 800f766:	429a      	cmp	r2, r3
 800f768:	d3ef      	bcc.n	800f74a <USB_ReadPacket+0x20>
    
  }
  return ((void *)dest);
 800f76a:	68bb      	ldr	r3, [r7, #8]
}
 800f76c:	4618      	mov	r0, r3
 800f76e:	371c      	adds	r7, #28
 800f770:	46bd      	mov	sp, r7
 800f772:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f776:	4770      	bx	lr

0800f778 <USB_EPSetStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure   
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx , USB_OTG_EPTypeDef *ep)
{
 800f778:	b480      	push	{r7}
 800f77a:	b083      	sub	sp, #12
 800f77c:	af00      	add	r7, sp, #0
 800f77e:	6078      	str	r0, [r7, #4]
 800f780:	6039      	str	r1, [r7, #0]
  if (ep->is_in == 1U)
 800f782:	683b      	ldr	r3, [r7, #0]
 800f784:	785b      	ldrb	r3, [r3, #1]
 800f786:	2b01      	cmp	r3, #1
 800f788:	d12e      	bne.n	800f7e8 <USB_EPSetStall+0x70>
  {
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == 0U)
 800f78a:	683b      	ldr	r3, [r7, #0]
 800f78c:	781b      	ldrb	r3, [r3, #0]
 800f78e:	015a      	lsls	r2, r3, #5
 800f790:	687b      	ldr	r3, [r7, #4]
 800f792:	4413      	add	r3, r2
 800f794:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f798:	681b      	ldr	r3, [r3, #0]
 800f79a:	2b00      	cmp	r3, #0
 800f79c:	db11      	blt.n	800f7c2 <USB_EPSetStall+0x4a>
    {
      USBx_INEP(ep->num)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS); 
 800f79e:	683b      	ldr	r3, [r7, #0]
 800f7a0:	781b      	ldrb	r3, [r3, #0]
 800f7a2:	015a      	lsls	r2, r3, #5
 800f7a4:	687b      	ldr	r3, [r7, #4]
 800f7a6:	4413      	add	r3, r2
 800f7a8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f7ac:	681b      	ldr	r3, [r3, #0]
 800f7ae:	683a      	ldr	r2, [r7, #0]
 800f7b0:	7812      	ldrb	r2, [r2, #0]
 800f7b2:	0151      	lsls	r1, r2, #5
 800f7b4:	687a      	ldr	r2, [r7, #4]
 800f7b6:	440a      	add	r2, r1
 800f7b8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f7bc:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800f7c0:	6013      	str	r3, [r2, #0]
    } 
    USBx_INEP(ep->num)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800f7c2:	683b      	ldr	r3, [r7, #0]
 800f7c4:	781b      	ldrb	r3, [r3, #0]
 800f7c6:	015a      	lsls	r2, r3, #5
 800f7c8:	687b      	ldr	r3, [r7, #4]
 800f7ca:	4413      	add	r3, r2
 800f7cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f7d0:	681b      	ldr	r3, [r3, #0]
 800f7d2:	683a      	ldr	r2, [r7, #0]
 800f7d4:	7812      	ldrb	r2, [r2, #0]
 800f7d6:	0151      	lsls	r1, r2, #5
 800f7d8:	687a      	ldr	r2, [r7, #4]
 800f7da:	440a      	add	r2, r1
 800f7dc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f7e0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800f7e4:	6013      	str	r3, [r2, #0]
 800f7e6:	e02d      	b.n	800f844 <USB_EPSetStall+0xcc>
  }
  else
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == 0U)
 800f7e8:	683b      	ldr	r3, [r7, #0]
 800f7ea:	781b      	ldrb	r3, [r3, #0]
 800f7ec:	015a      	lsls	r2, r3, #5
 800f7ee:	687b      	ldr	r3, [r7, #4]
 800f7f0:	4413      	add	r3, r2
 800f7f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f7f6:	681b      	ldr	r3, [r3, #0]
 800f7f8:	2b00      	cmp	r3, #0
 800f7fa:	db11      	blt.n	800f820 <USB_EPSetStall+0xa8>
    {
      USBx_OUTEP(ep->num)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS); 
 800f7fc:	683b      	ldr	r3, [r7, #0]
 800f7fe:	781b      	ldrb	r3, [r3, #0]
 800f800:	015a      	lsls	r2, r3, #5
 800f802:	687b      	ldr	r3, [r7, #4]
 800f804:	4413      	add	r3, r2
 800f806:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f80a:	681b      	ldr	r3, [r3, #0]
 800f80c:	683a      	ldr	r2, [r7, #0]
 800f80e:	7812      	ldrb	r2, [r2, #0]
 800f810:	0151      	lsls	r1, r2, #5
 800f812:	687a      	ldr	r2, [r7, #4]
 800f814:	440a      	add	r2, r1
 800f816:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f81a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800f81e:	6013      	str	r3, [r2, #0]
    } 
    USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800f820:	683b      	ldr	r3, [r7, #0]
 800f822:	781b      	ldrb	r3, [r3, #0]
 800f824:	015a      	lsls	r2, r3, #5
 800f826:	687b      	ldr	r3, [r7, #4]
 800f828:	4413      	add	r3, r2
 800f82a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f82e:	681b      	ldr	r3, [r3, #0]
 800f830:	683a      	ldr	r2, [r7, #0]
 800f832:	7812      	ldrb	r2, [r2, #0]
 800f834:	0151      	lsls	r1, r2, #5
 800f836:	687a      	ldr	r2, [r7, #4]
 800f838:	440a      	add	r2, r1
 800f83a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f83e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800f842:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800f844:	2300      	movs	r3, #0
}
 800f846:	4618      	mov	r0, r3
 800f848:	370c      	adds	r7, #12
 800f84a:	46bd      	mov	sp, r7
 800f84c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f850:	4770      	bx	lr

0800f852 <USB_EPClearStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure   
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800f852:	b480      	push	{r7}
 800f854:	b083      	sub	sp, #12
 800f856:	af00      	add	r7, sp, #0
 800f858:	6078      	str	r0, [r7, #4]
 800f85a:	6039      	str	r1, [r7, #0]
  if (ep->is_in == 1U)
 800f85c:	683b      	ldr	r3, [r7, #0]
 800f85e:	785b      	ldrb	r3, [r3, #1]
 800f860:	2b01      	cmp	r3, #1
 800f862:	d12c      	bne.n	800f8be <USB_EPClearStall+0x6c>
  {
    USBx_INEP(ep->num)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800f864:	683b      	ldr	r3, [r7, #0]
 800f866:	781b      	ldrb	r3, [r3, #0]
 800f868:	015a      	lsls	r2, r3, #5
 800f86a:	687b      	ldr	r3, [r7, #4]
 800f86c:	4413      	add	r3, r2
 800f86e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f872:	681b      	ldr	r3, [r3, #0]
 800f874:	683a      	ldr	r2, [r7, #0]
 800f876:	7812      	ldrb	r2, [r2, #0]
 800f878:	0151      	lsls	r1, r2, #5
 800f87a:	687a      	ldr	r2, [r7, #4]
 800f87c:	440a      	add	r2, r1
 800f87e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f882:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800f886:	6013      	str	r3, [r2, #0]
    if (ep->type == EP_TYPE_INTR || ep->type == EP_TYPE_BULK)
 800f888:	683b      	ldr	r3, [r7, #0]
 800f88a:	78db      	ldrb	r3, [r3, #3]
 800f88c:	2b03      	cmp	r3, #3
 800f88e:	d003      	beq.n	800f898 <USB_EPClearStall+0x46>
 800f890:	683b      	ldr	r3, [r7, #0]
 800f892:	78db      	ldrb	r3, [r3, #3]
 800f894:	2b02      	cmp	r3, #2
 800f896:	d13e      	bne.n	800f916 <USB_EPClearStall+0xc4>
    {
       USBx_INEP(ep->num)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800f898:	683b      	ldr	r3, [r7, #0]
 800f89a:	781b      	ldrb	r3, [r3, #0]
 800f89c:	015a      	lsls	r2, r3, #5
 800f89e:	687b      	ldr	r3, [r7, #4]
 800f8a0:	4413      	add	r3, r2
 800f8a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f8a6:	681b      	ldr	r3, [r3, #0]
 800f8a8:	683a      	ldr	r2, [r7, #0]
 800f8aa:	7812      	ldrb	r2, [r2, #0]
 800f8ac:	0151      	lsls	r1, r2, #5
 800f8ae:	687a      	ldr	r2, [r7, #4]
 800f8b0:	440a      	add	r2, r1
 800f8b2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f8b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800f8ba:	6013      	str	r3, [r2, #0]
 800f8bc:	e02b      	b.n	800f916 <USB_EPClearStall+0xc4>
    }    
  }
  else
  {
    USBx_OUTEP(ep->num)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800f8be:	683b      	ldr	r3, [r7, #0]
 800f8c0:	781b      	ldrb	r3, [r3, #0]
 800f8c2:	015a      	lsls	r2, r3, #5
 800f8c4:	687b      	ldr	r3, [r7, #4]
 800f8c6:	4413      	add	r3, r2
 800f8c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f8cc:	681b      	ldr	r3, [r3, #0]
 800f8ce:	683a      	ldr	r2, [r7, #0]
 800f8d0:	7812      	ldrb	r2, [r2, #0]
 800f8d2:	0151      	lsls	r1, r2, #5
 800f8d4:	687a      	ldr	r2, [r7, #4]
 800f8d6:	440a      	add	r2, r1
 800f8d8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f8dc:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800f8e0:	6013      	str	r3, [r2, #0]
    if (ep->type == EP_TYPE_INTR || ep->type == EP_TYPE_BULK)
 800f8e2:	683b      	ldr	r3, [r7, #0]
 800f8e4:	78db      	ldrb	r3, [r3, #3]
 800f8e6:	2b03      	cmp	r3, #3
 800f8e8:	d003      	beq.n	800f8f2 <USB_EPClearStall+0xa0>
 800f8ea:	683b      	ldr	r3, [r7, #0]
 800f8ec:	78db      	ldrb	r3, [r3, #3]
 800f8ee:	2b02      	cmp	r3, #2
 800f8f0:	d111      	bne.n	800f916 <USB_EPClearStall+0xc4>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800f8f2:	683b      	ldr	r3, [r7, #0]
 800f8f4:	781b      	ldrb	r3, [r3, #0]
 800f8f6:	015a      	lsls	r2, r3, #5
 800f8f8:	687b      	ldr	r3, [r7, #4]
 800f8fa:	4413      	add	r3, r2
 800f8fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f900:	681b      	ldr	r3, [r3, #0]
 800f902:	683a      	ldr	r2, [r7, #0]
 800f904:	7812      	ldrb	r2, [r2, #0]
 800f906:	0151      	lsls	r1, r2, #5
 800f908:	687a      	ldr	r2, [r7, #4]
 800f90a:	440a      	add	r2, r1
 800f90c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f910:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800f914:	6013      	str	r3, [r2, #0]
    }    
  }
  return HAL_OK;
 800f916:	2300      	movs	r3, #0
}
 800f918:	4618      	mov	r0, r3
 800f91a:	370c      	adds	r7, #12
 800f91c:	46bd      	mov	sp, r7
 800f91e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f922:	4770      	bx	lr

0800f924 <USB_SetDevAddress>:
  * @param  address : new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress (USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800f924:	b480      	push	{r7}
 800f926:	b083      	sub	sp, #12
 800f928:	af00      	add	r7, sp, #0
 800f92a:	6078      	str	r0, [r7, #4]
 800f92c:	460b      	mov	r3, r1
 800f92e:	70fb      	strb	r3, [r7, #3]
  USBx_DEVICE->DCFG &= ~ (USB_OTG_DCFG_DAD);
 800f930:	687b      	ldr	r3, [r7, #4]
 800f932:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f936:	681b      	ldr	r3, [r3, #0]
 800f938:	687a      	ldr	r2, [r7, #4]
 800f93a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800f93e:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800f942:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= (address << 4U) & USB_OTG_DCFG_DAD ;
 800f944:	687b      	ldr	r3, [r7, #4]
 800f946:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f94a:	681a      	ldr	r2, [r3, #0]
 800f94c:	78fb      	ldrb	r3, [r7, #3]
 800f94e:	011b      	lsls	r3, r3, #4
 800f950:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800f954:	6879      	ldr	r1, [r7, #4]
 800f956:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800f95a:	4313      	orrs	r3, r2
 800f95c:	600b      	str	r3, [r1, #0]
  
  return HAL_OK;  
 800f95e:	2300      	movs	r3, #0
}
 800f960:	4618      	mov	r0, r3
 800f962:	370c      	adds	r7, #12
 800f964:	46bd      	mov	sp, r7
 800f966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f96a:	4770      	bx	lr

0800f96c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx : Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts (USB_OTG_GlobalTypeDef *USBx)
{
 800f96c:	b480      	push	{r7}
 800f96e:	b085      	sub	sp, #20
 800f970:	af00      	add	r7, sp, #0
 800f972:	6078      	str	r0, [r7, #4]
  uint32_t v = 0U;
 800f974:	2300      	movs	r3, #0
 800f976:	60fb      	str	r3, [r7, #12]
  
  v = USBx->GINTSTS;
 800f978:	687b      	ldr	r3, [r7, #4]
 800f97a:	695b      	ldr	r3, [r3, #20]
 800f97c:	60fb      	str	r3, [r7, #12]
  v &= USBx->GINTMSK;
 800f97e:	687b      	ldr	r3, [r7, #4]
 800f980:	699b      	ldr	r3, [r3, #24]
 800f982:	68fa      	ldr	r2, [r7, #12]
 800f984:	4013      	ands	r3, r2
 800f986:	60fb      	str	r3, [r7, #12]
  return v;  
 800f988:	68fb      	ldr	r3, [r7, #12]
}
 800f98a:	4618      	mov	r0, r3
 800f98c:	3714      	adds	r7, #20
 800f98e:	46bd      	mov	sp, r7
 800f990:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f994:	4770      	bx	lr

0800f996 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx : Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt (USB_OTG_GlobalTypeDef *USBx)
{
 800f996:	b480      	push	{r7}
 800f998:	b085      	sub	sp, #20
 800f99a:	af00      	add	r7, sp, #0
 800f99c:	6078      	str	r0, [r7, #4]
  uint32_t v;
  v  = USBx_DEVICE->DAINT;
 800f99e:	687b      	ldr	r3, [r7, #4]
 800f9a0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f9a4:	699b      	ldr	r3, [r3, #24]
 800f9a6:	60fb      	str	r3, [r7, #12]
  v &= USBx_DEVICE->DAINTMSK;
 800f9a8:	687b      	ldr	r3, [r7, #4]
 800f9aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f9ae:	69db      	ldr	r3, [r3, #28]
 800f9b0:	68fa      	ldr	r2, [r7, #12]
 800f9b2:	4013      	ands	r3, r2
 800f9b4:	60fb      	str	r3, [r7, #12]
  return ((v & 0xffff0000U) >> 16U);
 800f9b6:	68fb      	ldr	r3, [r7, #12]
 800f9b8:	0c1b      	lsrs	r3, r3, #16
}
 800f9ba:	4618      	mov	r0, r3
 800f9bc:	3714      	adds	r7, #20
 800f9be:	46bd      	mov	sp, r7
 800f9c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9c4:	4770      	bx	lr

0800f9c6 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx : Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt (USB_OTG_GlobalTypeDef *USBx)
{
 800f9c6:	b480      	push	{r7}
 800f9c8:	b085      	sub	sp, #20
 800f9ca:	af00      	add	r7, sp, #0
 800f9cc:	6078      	str	r0, [r7, #4]
  uint32_t v;
  v  = USBx_DEVICE->DAINT;
 800f9ce:	687b      	ldr	r3, [r7, #4]
 800f9d0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f9d4:	699b      	ldr	r3, [r3, #24]
 800f9d6:	60fb      	str	r3, [r7, #12]
  v &= USBx_DEVICE->DAINTMSK;
 800f9d8:	687b      	ldr	r3, [r7, #4]
 800f9da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f9de:	69db      	ldr	r3, [r3, #28]
 800f9e0:	68fa      	ldr	r2, [r7, #12]
 800f9e2:	4013      	ands	r3, r2
 800f9e4:	60fb      	str	r3, [r7, #12]
  return ((v & 0xFFFFU));
 800f9e6:	68fb      	ldr	r3, [r7, #12]
 800f9e8:	b29b      	uxth	r3, r3
}
 800f9ea:	4618      	mov	r0, r3
 800f9ec:	3714      	adds	r7, #20
 800f9ee:	46bd      	mov	sp, r7
 800f9f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9f4:	4770      	bx	lr

0800f9f6 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum : endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt (USB_OTG_GlobalTypeDef *USBx , uint8_t epnum)
{
 800f9f6:	b480      	push	{r7}
 800f9f8:	b085      	sub	sp, #20
 800f9fa:	af00      	add	r7, sp, #0
 800f9fc:	6078      	str	r0, [r7, #4]
 800f9fe:	460b      	mov	r3, r1
 800fa00:	70fb      	strb	r3, [r7, #3]
  uint32_t v;
  v  = USBx_OUTEP(epnum)->DOEPINT;
 800fa02:	78fb      	ldrb	r3, [r7, #3]
 800fa04:	015a      	lsls	r2, r3, #5
 800fa06:	687b      	ldr	r3, [r7, #4]
 800fa08:	4413      	add	r3, r2
 800fa0a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fa0e:	689b      	ldr	r3, [r3, #8]
 800fa10:	60fb      	str	r3, [r7, #12]
  v &= USBx_DEVICE->DOEPMSK;
 800fa12:	687b      	ldr	r3, [r7, #4]
 800fa14:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fa18:	695b      	ldr	r3, [r3, #20]
 800fa1a:	68fa      	ldr	r2, [r7, #12]
 800fa1c:	4013      	ands	r3, r2
 800fa1e:	60fb      	str	r3, [r7, #12]
  return v;
 800fa20:	68fb      	ldr	r3, [r7, #12]
}
 800fa22:	4618      	mov	r0, r3
 800fa24:	3714      	adds	r7, #20
 800fa26:	46bd      	mov	sp, r7
 800fa28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa2c:	4770      	bx	lr

0800fa2e <USB_ReadDevInEPInterrupt>:
  * @param  epnum : endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt (USB_OTG_GlobalTypeDef *USBx , uint8_t epnum)
{
 800fa2e:	b480      	push	{r7}
 800fa30:	b087      	sub	sp, #28
 800fa32:	af00      	add	r7, sp, #0
 800fa34:	6078      	str	r0, [r7, #4]
 800fa36:	460b      	mov	r3, r1
 800fa38:	70fb      	strb	r3, [r7, #3]
  uint32_t v, msk, emp;
  
  msk = USBx_DEVICE->DIEPMSK;
 800fa3a:	687b      	ldr	r3, [r7, #4]
 800fa3c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fa40:	691b      	ldr	r3, [r3, #16]
 800fa42:	617b      	str	r3, [r7, #20]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800fa44:	687b      	ldr	r3, [r7, #4]
 800fa46:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fa4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800fa4c:	613b      	str	r3, [r7, #16]
  msk |= ((emp >> epnum) & 0x1U) << 7U;
 800fa4e:	78fb      	ldrb	r3, [r7, #3]
 800fa50:	693a      	ldr	r2, [r7, #16]
 800fa52:	fa22 f303 	lsr.w	r3, r2, r3
 800fa56:	01db      	lsls	r3, r3, #7
 800fa58:	b2db      	uxtb	r3, r3
 800fa5a:	697a      	ldr	r2, [r7, #20]
 800fa5c:	4313      	orrs	r3, r2
 800fa5e:	617b      	str	r3, [r7, #20]
  v = USBx_INEP(epnum)->DIEPINT & msk;
 800fa60:	78fb      	ldrb	r3, [r7, #3]
 800fa62:	015a      	lsls	r2, r3, #5
 800fa64:	687b      	ldr	r3, [r7, #4]
 800fa66:	4413      	add	r3, r2
 800fa68:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fa6c:	689b      	ldr	r3, [r3, #8]
 800fa6e:	697a      	ldr	r2, [r7, #20]
 800fa70:	4013      	ands	r3, r2
 800fa72:	60fb      	str	r3, [r7, #12]
  return v;
 800fa74:	68fb      	ldr	r3, [r7, #12]
}
 800fa76:	4618      	mov	r0, r3
 800fa78:	371c      	adds	r7, #28
 800fa7a:	46bd      	mov	sp, r7
 800fa7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa80:	4770      	bx	lr

0800fa82 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host 
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800fa82:	b480      	push	{r7}
 800fa84:	b083      	sub	sp, #12
 800fa86:	af00      	add	r7, sp, #0
 800fa88:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS ) & 0x1U);
 800fa8a:	687b      	ldr	r3, [r7, #4]
 800fa8c:	695b      	ldr	r3, [r3, #20]
 800fa8e:	f003 0301 	and.w	r3, r3, #1
}
 800fa92:	4618      	mov	r0, r3
 800fa94:	370c      	adds	r7, #12
 800fa96:	46bd      	mov	sp, r7
 800fa98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa9c:	4770      	bx	lr

0800fa9e <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup (USB_OTG_GlobalTypeDef *USBx)
{
 800fa9e:	b480      	push	{r7}
 800faa0:	b083      	sub	sp, #12
 800faa2:	af00      	add	r7, sp, #0
 800faa4:	6078      	str	r0, [r7, #4]
  /* Set the MPS of the IN EP based on the enumeration speed */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800faa6:	687b      	ldr	r3, [r7, #4]
 800faa8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800faac:	681b      	ldr	r3, [r3, #0]
 800faae:	687a      	ldr	r2, [r7, #4]
 800fab0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fab4:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800fab8:	f023 0307 	bic.w	r3, r3, #7
 800fabc:	6013      	str	r3, [r2, #0]
  
  if((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_LS_PHY_6MHZ)
 800fabe:	687b      	ldr	r3, [r7, #4]
 800fac0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fac4:	689b      	ldr	r3, [r3, #8]
 800fac6:	f003 0306 	and.w	r3, r3, #6
 800faca:	2b04      	cmp	r3, #4
 800facc:	d109      	bne.n	800fae2 <USB_ActivateSetup+0x44>
  {
    USBx_INEP(0U)->DIEPCTL |= 3U;
 800face:	687b      	ldr	r3, [r7, #4]
 800fad0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fad4:	681b      	ldr	r3, [r3, #0]
 800fad6:	687a      	ldr	r2, [r7, #4]
 800fad8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fadc:	f043 0303 	orr.w	r3, r3, #3
 800fae0:	6013      	str	r3, [r2, #0]
  }
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800fae2:	687b      	ldr	r3, [r7, #4]
 800fae4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fae8:	685b      	ldr	r3, [r3, #4]
 800faea:	687a      	ldr	r2, [r7, #4]
 800faec:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800faf0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800faf4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800faf6:	2300      	movs	r3, #0
}
 800faf8:	4618      	mov	r0, r3
 800fafa:	370c      	adds	r7, #12
 800fafc:	46bd      	mov	sp, r7
 800fafe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb02:	4770      	bx	lr

0800fb04 <USB_EP0_OutStart>:
  *           1 : DMA feature used  
  * @param  psetup : pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800fb04:	b480      	push	{r7}
 800fb06:	b085      	sub	sp, #20
 800fb08:	af00      	add	r7, sp, #0
 800fb0a:	60f8      	str	r0, [r7, #12]
 800fb0c:	460b      	mov	r3, r1
 800fb0e:	607a      	str	r2, [r7, #4]
 800fb10:	72fb      	strb	r3, [r7, #11]
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800fb12:	68fb      	ldr	r3, [r7, #12]
 800fb14:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fb18:	461a      	mov	r2, r3
 800fb1a:	2300      	movs	r3, #0
 800fb1c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19U)) ;
 800fb1e:	68fb      	ldr	r3, [r7, #12]
 800fb20:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fb24:	691b      	ldr	r3, [r3, #16]
 800fb26:	68fa      	ldr	r2, [r7, #12]
 800fb28:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800fb2c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800fb30:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800fb32:	68fb      	ldr	r3, [r7, #12]
 800fb34:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fb38:	691b      	ldr	r3, [r3, #16]
 800fb3a:	68fa      	ldr	r2, [r7, #12]
 800fb3c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800fb40:	f043 0318 	orr.w	r3, r3, #24
 800fb44:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;  
 800fb46:	68fb      	ldr	r3, [r7, #12]
 800fb48:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fb4c:	691b      	ldr	r3, [r3, #16]
 800fb4e:	68fa      	ldr	r2, [r7, #12]
 800fb50:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800fb54:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800fb58:	6113      	str	r3, [r2, #16]
  
  if (dma == 1U)
 800fb5a:	7afb      	ldrb	r3, [r7, #11]
 800fb5c:	2b01      	cmp	r3, #1
 800fb5e:	d10c      	bne.n	800fb7a <USB_EP0_OutStart+0x76>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800fb60:	68fb      	ldr	r3, [r7, #12]
 800fb62:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fb66:	461a      	mov	r2, r3
 800fb68:	687b      	ldr	r3, [r7, #4]
 800fb6a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL = 0x80008000U;
 800fb6c:	68fb      	ldr	r3, [r7, #12]
 800fb6e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fb72:	461a      	mov	r2, r3
 800fb74:	f04f 2380 	mov.w	r3, #2147516416	; 0x80008000
 800fb78:	6013      	str	r3, [r2, #0]
  }
  
  return HAL_OK;  
 800fb7a:	2300      	movs	r3, #0
}
 800fb7c:	4618      	mov	r0, r3
 800fb7e:	3714      	adds	r7, #20
 800fb80:	46bd      	mov	sp, r7
 800fb82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb86:	4770      	bx	lr

0800fb88 <HCI_verify>:
 *
 * @param[in] hciReadPacket    The packet that is received from HCI interface.
 * @return 0 if HCI packet is as expected
 */
int HCI_verify(const tHciDataPacket * hciReadPacket)
{
 800fb88:	b480      	push	{r7}
 800fb8a:	b085      	sub	sp, #20
 800fb8c:	af00      	add	r7, sp, #0
 800fb8e:	6078      	str	r0, [r7, #4]
  const uint8_t *hci_pckt = hciReadPacket->dataBuff;
 800fb90:	687b      	ldr	r3, [r7, #4]
 800fb92:	3308      	adds	r3, #8
 800fb94:	60fb      	str	r3, [r7, #12]
  
  if(hci_pckt[HCI_PCK_TYPE_OFFSET] != HCI_EVENT_PKT)
 800fb96:	68fb      	ldr	r3, [r7, #12]
 800fb98:	781b      	ldrb	r3, [r3, #0]
 800fb9a:	2b04      	cmp	r3, #4
 800fb9c:	d001      	beq.n	800fba2 <HCI_verify+0x1a>
    return 1;  /* Incorrect type. */
 800fb9e:	2301      	movs	r3, #1
 800fba0:	e00c      	b.n	800fbbc <HCI_verify+0x34>
  
  if(hci_pckt[EVENT_PARAMETER_TOT_LEN_OFFSET] != hciReadPacket->data_len - (1+HCI_EVENT_HDR_SIZE))
 800fba2:	68fb      	ldr	r3, [r7, #12]
 800fba4:	3302      	adds	r3, #2
 800fba6:	781b      	ldrb	r3, [r3, #0]
 800fba8:	461a      	mov	r2, r3
 800fbaa:	687b      	ldr	r3, [r7, #4]
 800fbac:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 800fbb0:	3b03      	subs	r3, #3
 800fbb2:	429a      	cmp	r2, r3
 800fbb4:	d001      	beq.n	800fbba <HCI_verify+0x32>
    return 2; /* Wrong length (packet truncated or too long). */
 800fbb6:	2302      	movs	r3, #2
 800fbb8:	e000      	b.n	800fbbc <HCI_verify+0x34>
  
  return 0;      
 800fbba:	2300      	movs	r3, #0
}
 800fbbc:	4618      	mov	r0, r3
 800fbbe:	3714      	adds	r7, #20
 800fbc0:	46bd      	mov	sp, r7
 800fbc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbc6:	4770      	bx	lr

0800fbc8 <HCI_Isr>:
{
  return list_is_empty(&hciReadPktRxQueue);
}

void HCI_Isr(void)
{
 800fbc8:	b580      	push	{r7, lr}
 800fbca:	b082      	sub	sp, #8
 800fbcc:	af00      	add	r7, sp, #0
  tHciDataPacket * hciReadPacket = NULL;
 800fbce:	2300      	movs	r3, #0
 800fbd0:	603b      	str	r3, [r7, #0]
  uint8_t data_len;
  
  Clear_SPI_EXTI_Flag();
 800fbd2:	f7fa fe77 	bl	800a8c4 <Clear_SPI_EXTI_Flag>
  while(BlueNRG_DataPresent()){        
 800fbd6:	e038      	b.n	800fc4a <HCI_Isr+0x82>
    if (list_is_empty (&hciReadPktPool) == FALSE){
 800fbd8:	4820      	ldr	r0, [pc, #128]	; (800fc5c <HCI_Isr+0x94>)
 800fbda:	f000 f845 	bl	800fc68 <list_is_empty>
 800fbde:	4603      	mov	r3, r0
 800fbe0:	2b00      	cmp	r3, #0
 800fbe2:	d12d      	bne.n	800fc40 <HCI_Isr+0x78>
      
      /* enqueueing a packet for read */
      list_remove_head (&hciReadPktPool, (tListNode **)&hciReadPacket);
 800fbe4:	463b      	mov	r3, r7
 800fbe6:	4619      	mov	r1, r3
 800fbe8:	481c      	ldr	r0, [pc, #112]	; (800fc5c <HCI_Isr+0x94>)
 800fbea:	f000 f8cc 	bl	800fd86 <list_remove_head>
      
      data_len = BlueNRG_SPI_Read_All(&SpiHandle, hciReadPacket->dataBuff, HCI_READ_PACKET_SIZE);
 800fbee:	683b      	ldr	r3, [r7, #0]
 800fbf0:	3308      	adds	r3, #8
 800fbf2:	2280      	movs	r2, #128	; 0x80
 800fbf4:	4619      	mov	r1, r3
 800fbf6:	481a      	ldr	r0, [pc, #104]	; (800fc60 <HCI_Isr+0x98>)
 800fbf8:	f7fa fdec 	bl	800a7d4 <BlueNRG_SPI_Read_All>
 800fbfc:	4603      	mov	r3, r0
 800fbfe:	71fb      	strb	r3, [r7, #7]
      if(data_len > 0){                    
 800fc00:	79fb      	ldrb	r3, [r7, #7]
 800fc02:	2b00      	cmp	r3, #0
 800fc04:	d016      	beq.n	800fc34 <HCI_Isr+0x6c>
        hciReadPacket->data_len = data_len;
 800fc06:	683b      	ldr	r3, [r7, #0]
 800fc08:	79fa      	ldrb	r2, [r7, #7]
 800fc0a:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
        if(HCI_verify(hciReadPacket) == 0)
 800fc0e:	683b      	ldr	r3, [r7, #0]
 800fc10:	4618      	mov	r0, r3
 800fc12:	f7ff ffb9 	bl	800fb88 <HCI_verify>
 800fc16:	4603      	mov	r3, r0
 800fc18:	2b00      	cmp	r3, #0
 800fc1a:	d105      	bne.n	800fc28 <HCI_Isr+0x60>
          list_insert_tail(&hciReadPktRxQueue, (tListNode *)hciReadPacket);
 800fc1c:	683b      	ldr	r3, [r7, #0]
 800fc1e:	4619      	mov	r1, r3
 800fc20:	4810      	ldr	r0, [pc, #64]	; (800fc64 <HCI_Isr+0x9c>)
 800fc22:	f000 f869 	bl	800fcf8 <list_insert_tail>
 800fc26:	e00e      	b.n	800fc46 <HCI_Isr+0x7e>
        else
          list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);          
 800fc28:	683b      	ldr	r3, [r7, #0]
 800fc2a:	4619      	mov	r1, r3
 800fc2c:	480b      	ldr	r0, [pc, #44]	; (800fc5c <HCI_Isr+0x94>)
 800fc2e:	f000 f83d 	bl	800fcac <list_insert_head>
 800fc32:	e008      	b.n	800fc46 <HCI_Isr+0x7e>
      }
      else {
        // Insert the packet back into the pool.
        list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 800fc34:	683b      	ldr	r3, [r7, #0]
 800fc36:	4619      	mov	r1, r3
 800fc38:	4808      	ldr	r0, [pc, #32]	; (800fc5c <HCI_Isr+0x94>)
 800fc3a:	f000 f837 	bl	800fcac <list_insert_head>
 800fc3e:	e002      	b.n	800fc46 <HCI_Isr+0x7e>
      }
      
    }
    else{
      // HCI Read Packet Pool is empty, wait for a free packet.
      Clear_SPI_EXTI_Flag();
 800fc40:	f7fa fe40 	bl	800a8c4 <Clear_SPI_EXTI_Flag>
 800fc44:	e006      	b.n	800fc54 <HCI_Isr+0x8c>
      return;
    }
    
    Clear_SPI_EXTI_Flag();
 800fc46:	f7fa fe3d 	bl	800a8c4 <Clear_SPI_EXTI_Flag>
  while(BlueNRG_DataPresent()){        
 800fc4a:	f7fa fdb3 	bl	800a7b4 <BlueNRG_DataPresent>
 800fc4e:	4603      	mov	r3, r0
 800fc50:	2b00      	cmp	r3, #0
 800fc52:	d1c1      	bne.n	800fbd8 <HCI_Isr+0x10>
  }
}
 800fc54:	3708      	adds	r7, #8
 800fc56:	46bd      	mov	sp, r7
 800fc58:	bd80      	pop	{r7, pc}
 800fc5a:	bf00      	nop
 800fc5c:	200011d0 	.word	0x200011d0
 800fc60:	20001174 	.word	0x20001174
 800fc64:	200011d8 	.word	0x200011d8

0800fc68 <list_is_empty>:
  listHead->next = listHead;
  listHead->prev = listHead;	
}

uint8_t list_is_empty (tListNode * listHead)
{
 800fc68:	b480      	push	{r7}
 800fc6a:	b087      	sub	sp, #28
 800fc6c:	af00      	add	r7, sp, #0
 800fc6e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800fc70:	f3ef 8310 	mrs	r3, PRIMASK
 800fc74:	60fb      	str	r3, [r7, #12]
  return(result);
 800fc76:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uint8_t return_value;

  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800fc78:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800fc7a:	b672      	cpsid	i
}
 800fc7c:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  if(listHead->next == listHead)
 800fc7e:	687b      	ldr	r3, [r7, #4]
 800fc80:	681b      	ldr	r3, [r3, #0]
 800fc82:	687a      	ldr	r2, [r7, #4]
 800fc84:	429a      	cmp	r2, r3
 800fc86:	d102      	bne.n	800fc8e <list_is_empty+0x26>
  {
    return_value = TRUE;
 800fc88:	2301      	movs	r3, #1
 800fc8a:	75fb      	strb	r3, [r7, #23]
 800fc8c:	e001      	b.n	800fc92 <list_is_empty+0x2a>
  }
  else
  {
    return_value = FALSE;
 800fc8e:	2300      	movs	r3, #0
 800fc90:	75fb      	strb	r3, [r7, #23]
 800fc92:	693b      	ldr	r3, [r7, #16]
 800fc94:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800fc96:	68bb      	ldr	r3, [r7, #8]
 800fc98:	f383 8810 	msr	PRIMASK, r3
}
 800fc9c:	bf00      	nop
  }
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/

  return return_value;
 800fc9e:	7dfb      	ldrb	r3, [r7, #23]
}
 800fca0:	4618      	mov	r0, r3
 800fca2:	371c      	adds	r7, #28
 800fca4:	46bd      	mov	sp, r7
 800fca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcaa:	4770      	bx	lr

0800fcac <list_insert_head>:

void list_insert_head (tListNode * listHead, tListNode * node)
{
 800fcac:	b480      	push	{r7}
 800fcae:	b087      	sub	sp, #28
 800fcb0:	af00      	add	r7, sp, #0
 800fcb2:	6078      	str	r0, [r7, #4]
 800fcb4:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800fcb6:	f3ef 8310 	mrs	r3, PRIMASK
 800fcba:	60fb      	str	r3, [r7, #12]
  return(result);
 800fcbc:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;

  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800fcbe:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800fcc0:	b672      	cpsid	i
}
 800fcc2:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead->next;
 800fcc4:	687b      	ldr	r3, [r7, #4]
 800fcc6:	681a      	ldr	r2, [r3, #0]
 800fcc8:	683b      	ldr	r3, [r7, #0]
 800fcca:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 800fccc:	683b      	ldr	r3, [r7, #0]
 800fcce:	687a      	ldr	r2, [r7, #4]
 800fcd0:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 800fcd2:	687b      	ldr	r3, [r7, #4]
 800fcd4:	683a      	ldr	r2, [r7, #0]
 800fcd6:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 800fcd8:	683b      	ldr	r3, [r7, #0]
 800fcda:	681b      	ldr	r3, [r3, #0]
 800fcdc:	683a      	ldr	r2, [r7, #0]
 800fcde:	605a      	str	r2, [r3, #4]
 800fce0:	697b      	ldr	r3, [r7, #20]
 800fce2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800fce4:	693b      	ldr	r3, [r7, #16]
 800fce6:	f383 8810 	msr	PRIMASK, r3
}
 800fcea:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800fcec:	bf00      	nop
 800fcee:	371c      	adds	r7, #28
 800fcf0:	46bd      	mov	sp, r7
 800fcf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcf6:	4770      	bx	lr

0800fcf8 <list_insert_tail>:

void list_insert_tail (tListNode * listHead, tListNode * node)
{
 800fcf8:	b480      	push	{r7}
 800fcfa:	b087      	sub	sp, #28
 800fcfc:	af00      	add	r7, sp, #0
 800fcfe:	6078      	str	r0, [r7, #4]
 800fd00:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800fd02:	f3ef 8310 	mrs	r3, PRIMASK
 800fd06:	60fb      	str	r3, [r7, #12]
  return(result);
 800fd08:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;

  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800fd0a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800fd0c:	b672      	cpsid	i
}
 800fd0e:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead;
 800fd10:	683b      	ldr	r3, [r7, #0]
 800fd12:	687a      	ldr	r2, [r7, #4]
 800fd14:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 800fd16:	687b      	ldr	r3, [r7, #4]
 800fd18:	685a      	ldr	r2, [r3, #4]
 800fd1a:	683b      	ldr	r3, [r7, #0]
 800fd1c:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 800fd1e:	687b      	ldr	r3, [r7, #4]
 800fd20:	683a      	ldr	r2, [r7, #0]
 800fd22:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 800fd24:	683b      	ldr	r3, [r7, #0]
 800fd26:	685b      	ldr	r3, [r3, #4]
 800fd28:	683a      	ldr	r2, [r7, #0]
 800fd2a:	601a      	str	r2, [r3, #0]
 800fd2c:	697b      	ldr	r3, [r7, #20]
 800fd2e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800fd30:	693b      	ldr	r3, [r7, #16]
 800fd32:	f383 8810 	msr	PRIMASK, r3
}
 800fd36:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800fd38:	bf00      	nop
 800fd3a:	371c      	adds	r7, #28
 800fd3c:	46bd      	mov	sp, r7
 800fd3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd42:	4770      	bx	lr

0800fd44 <list_remove_node>:

void list_remove_node (tListNode * node)
{
 800fd44:	b480      	push	{r7}
 800fd46:	b087      	sub	sp, #28
 800fd48:	af00      	add	r7, sp, #0
 800fd4a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800fd4c:	f3ef 8310 	mrs	r3, PRIMASK
 800fd50:	60fb      	str	r3, [r7, #12]
  return(result);
 800fd52:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;

  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800fd54:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800fd56:	b672      	cpsid	i
}
 800fd58:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  (node->prev)->next = node->next;
 800fd5a:	687b      	ldr	r3, [r7, #4]
 800fd5c:	685b      	ldr	r3, [r3, #4]
 800fd5e:	687a      	ldr	r2, [r7, #4]
 800fd60:	6812      	ldr	r2, [r2, #0]
 800fd62:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 800fd64:	687b      	ldr	r3, [r7, #4]
 800fd66:	681b      	ldr	r3, [r3, #0]
 800fd68:	687a      	ldr	r2, [r7, #4]
 800fd6a:	6852      	ldr	r2, [r2, #4]
 800fd6c:	605a      	str	r2, [r3, #4]
 800fd6e:	697b      	ldr	r3, [r7, #20]
 800fd70:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800fd72:	693b      	ldr	r3, [r7, #16]
 800fd74:	f383 8810 	msr	PRIMASK, r3
}
 800fd78:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800fd7a:	bf00      	nop
 800fd7c:	371c      	adds	r7, #28
 800fd7e:	46bd      	mov	sp, r7
 800fd80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd84:	4770      	bx	lr

0800fd86 <list_remove_head>:

void list_remove_head (tListNode * listHead, tListNode ** node )
{
 800fd86:	b580      	push	{r7, lr}
 800fd88:	b086      	sub	sp, #24
 800fd8a:	af00      	add	r7, sp, #0
 800fd8c:	6078      	str	r0, [r7, #4]
 800fd8e:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800fd90:	f3ef 8310 	mrs	r3, PRIMASK
 800fd94:	60fb      	str	r3, [r7, #12]
  return(result);
 800fd96:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;

  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800fd98:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800fd9a:	b672      	cpsid	i
}
 800fd9c:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->next;
 800fd9e:	687b      	ldr	r3, [r7, #4]
 800fda0:	681a      	ldr	r2, [r3, #0]
 800fda2:	683b      	ldr	r3, [r7, #0]
 800fda4:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->next);
 800fda6:	687b      	ldr	r3, [r7, #4]
 800fda8:	681b      	ldr	r3, [r3, #0]
 800fdaa:	4618      	mov	r0, r3
 800fdac:	f7ff ffca 	bl	800fd44 <list_remove_node>
  (*node)->next = NULL;
 800fdb0:	683b      	ldr	r3, [r7, #0]
 800fdb2:	681b      	ldr	r3, [r3, #0]
 800fdb4:	2200      	movs	r2, #0
 800fdb6:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 800fdb8:	683b      	ldr	r3, [r7, #0]
 800fdba:	681b      	ldr	r3, [r3, #0]
 800fdbc:	2200      	movs	r2, #0
 800fdbe:	605a      	str	r2, [r3, #4]
 800fdc0:	697b      	ldr	r3, [r7, #20]
 800fdc2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800fdc4:	693b      	ldr	r3, [r7, #16]
 800fdc6:	f383 8810 	msr	PRIMASK, r3
}
 800fdca:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800fdcc:	bf00      	nop
 800fdce:	3718      	adds	r7, #24
 800fdd0:	46bd      	mov	sp, r7
 800fdd2:	bd80      	pop	{r7, pc}

0800fdd4 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode (USBD_HandleTypeDef  *pdev) 
{
 800fdd4:	b480      	push	{r7}
 800fdd6:	b083      	sub	sp, #12
 800fdd8:	af00      	add	r7, sp, #0
 800fdda:	6078      	str	r0, [r7, #4]
  return USBD_OK;
 800fddc:	2300      	movs	r3, #0
}
 800fdde:	4618      	mov	r0, r3
 800fde0:	370c      	adds	r7, #12
 800fde2:	46bd      	mov	sp, r7
 800fde4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fde8:	4770      	bx	lr

0800fdea <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800fdea:	b580      	push	{r7, lr}
 800fdec:	b084      	sub	sp, #16
 800fdee:	af00      	add	r7, sp, #0
 800fdf0:	6078      	str	r0, [r7, #4]
 800fdf2:	460b      	mov	r3, r1
 800fdf4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef   ret = USBD_FAIL;
 800fdf6:	2302      	movs	r3, #2
 800fdf8:	73fb      	strb	r3, [r7, #15]
  
  if(pdev->pClass != NULL)
 800fdfa:	687b      	ldr	r3, [r7, #4]
 800fdfc:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800fe00:	2b00      	cmp	r3, #0
 800fe02:	d00c      	beq.n	800fe1e <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if(pdev->pClass->Init(pdev, cfgidx) == 0)
 800fe04:	687b      	ldr	r3, [r7, #4]
 800fe06:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800fe0a:	681b      	ldr	r3, [r3, #0]
 800fe0c:	78fa      	ldrb	r2, [r7, #3]
 800fe0e:	4611      	mov	r1, r2
 800fe10:	6878      	ldr	r0, [r7, #4]
 800fe12:	4798      	blx	r3
 800fe14:	4603      	mov	r3, r0
 800fe16:	2b00      	cmp	r3, #0
 800fe18:	d101      	bne.n	800fe1e <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800fe1a:	2300      	movs	r3, #0
 800fe1c:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret; 
 800fe1e:	7bfb      	ldrb	r3, [r7, #15]
}
 800fe20:	4618      	mov	r0, r3
 800fe22:	3710      	adds	r7, #16
 800fe24:	46bd      	mov	sp, r7
 800fe26:	bd80      	pop	{r7, pc}

0800fe28 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800fe28:	b580      	push	{r7, lr}
 800fe2a:	b082      	sub	sp, #8
 800fe2c:	af00      	add	r7, sp, #0
 800fe2e:	6078      	str	r0, [r7, #4]
 800fe30:	460b      	mov	r3, r1
 800fe32:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);  
 800fe34:	687b      	ldr	r3, [r7, #4]
 800fe36:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800fe3a:	685b      	ldr	r3, [r3, #4]
 800fe3c:	78fa      	ldrb	r2, [r7, #3]
 800fe3e:	4611      	mov	r1, r2
 800fe40:	6878      	ldr	r0, [r7, #4]
 800fe42:	4798      	blx	r3
  return USBD_OK;
 800fe44:	2300      	movs	r3, #0
}
 800fe46:	4618      	mov	r0, r3
 800fe48:	3708      	adds	r7, #8
 800fe4a:	46bd      	mov	sp, r7
 800fe4c:	bd80      	pop	{r7, pc}

0800fe4e <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800fe4e:	b580      	push	{r7, lr}
 800fe50:	b082      	sub	sp, #8
 800fe52:	af00      	add	r7, sp, #0
 800fe54:	6078      	str	r0, [r7, #4]
 800fe56:	6039      	str	r1, [r7, #0]

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800fe58:	687b      	ldr	r3, [r7, #4]
 800fe5a:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800fe5e:	6839      	ldr	r1, [r7, #0]
 800fe60:	4618      	mov	r0, r3
 800fe62:	f000 fda2 	bl	80109aa <USBD_ParseSetupRequest>
  
  pdev->ep0_state = USBD_EP0_SETUP;
 800fe66:	687b      	ldr	r3, [r7, #4]
 800fe68:	2201      	movs	r2, #1
 800fe6a:	f8c3 21f4 	str.w	r2, [r3, #500]	; 0x1f4
  pdev->ep0_data_len = pdev->request.wLength;
 800fe6e:	687b      	ldr	r3, [r7, #4]
 800fe70:	f8b3 320e 	ldrh.w	r3, [r3, #526]	; 0x20e
 800fe74:	461a      	mov	r2, r3
 800fe76:	687b      	ldr	r3, [r7, #4]
 800fe78:	f8c3 21f8 	str.w	r2, [r3, #504]	; 0x1f8
  
  switch (pdev->request.bmRequest & 0x1F) 
 800fe7c:	687b      	ldr	r3, [r7, #4]
 800fe7e:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 800fe82:	f003 031f 	and.w	r3, r3, #31
 800fe86:	2b02      	cmp	r3, #2
 800fe88:	d016      	beq.n	800feb8 <USBD_LL_SetupStage+0x6a>
 800fe8a:	2b02      	cmp	r3, #2
 800fe8c:	dc1c      	bgt.n	800fec8 <USBD_LL_SetupStage+0x7a>
 800fe8e:	2b00      	cmp	r3, #0
 800fe90:	d002      	beq.n	800fe98 <USBD_LL_SetupStage+0x4a>
 800fe92:	2b01      	cmp	r3, #1
 800fe94:	d008      	beq.n	800fea8 <USBD_LL_SetupStage+0x5a>
 800fe96:	e017      	b.n	800fec8 <USBD_LL_SetupStage+0x7a>
  {
  case USB_REQ_RECIPIENT_DEVICE:   
    USBD_StdDevReq (pdev, &pdev->request);
 800fe98:	687b      	ldr	r3, [r7, #4]
 800fe9a:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800fe9e:	4619      	mov	r1, r3
 800fea0:	6878      	ldr	r0, [r7, #4]
 800fea2:	f000 f9c7 	bl	8010234 <USBD_StdDevReq>
    break;
 800fea6:	e01a      	b.n	800fede <USBD_LL_SetupStage+0x90>
    
  case USB_REQ_RECIPIENT_INTERFACE:     
    USBD_StdItfReq(pdev, &pdev->request);
 800fea8:	687b      	ldr	r3, [r7, #4]
 800feaa:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800feae:	4619      	mov	r1, r3
 800feb0:	6878      	ldr	r0, [r7, #4]
 800feb2:	f000 fa0f 	bl	80102d4 <USBD_StdItfReq>
    break;
 800feb6:	e012      	b.n	800fede <USBD_LL_SetupStage+0x90>
    
  case USB_REQ_RECIPIENT_ENDPOINT:        
    USBD_StdEPReq(pdev, &pdev->request);   
 800feb8:	687b      	ldr	r3, [r7, #4]
 800feba:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800febe:	4619      	mov	r1, r3
 800fec0:	6878      	ldr	r0, [r7, #4]
 800fec2:	f000 fa3a 	bl	801033a <USBD_StdEPReq>
    break;
 800fec6:	e00a      	b.n	800fede <USBD_LL_SetupStage+0x90>
    
  default:           
    USBD_LL_StallEP(pdev , pdev->request.bmRequest & 0x80);
 800fec8:	687b      	ldr	r3, [r7, #4]
 800feca:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 800fece:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800fed2:	b2db      	uxtb	r3, r3
 800fed4:	4619      	mov	r1, r3
 800fed6:	6878      	ldr	r0, [r7, #4]
 800fed8:	f7f2 fa2c 	bl	8002334 <USBD_LL_StallEP>
    break;
 800fedc:	bf00      	nop
  }  
  return USBD_OK;  
 800fede:	2300      	movs	r3, #0
}
 800fee0:	4618      	mov	r0, r3
 800fee2:	3708      	adds	r7, #8
 800fee4:	46bd      	mov	sp, r7
 800fee6:	bd80      	pop	{r7, pc}

0800fee8 <USBD_LL_DataOutStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev , uint8_t epnum, uint8_t *pdata)
{
 800fee8:	b580      	push	{r7, lr}
 800feea:	b086      	sub	sp, #24
 800feec:	af00      	add	r7, sp, #0
 800feee:	60f8      	str	r0, [r7, #12]
 800fef0:	460b      	mov	r3, r1
 800fef2:	607a      	str	r2, [r7, #4]
 800fef4:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef    *pep;
  
  if(epnum == 0) 
 800fef6:	7afb      	ldrb	r3, [r7, #11]
 800fef8:	2b00      	cmp	r3, #0
 800fefa:	d138      	bne.n	800ff6e <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800fefc:	68fb      	ldr	r3, [r7, #12]
 800fefe:	f503 7382 	add.w	r3, r3, #260	; 0x104
 800ff02:	617b      	str	r3, [r7, #20]
    
    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
 800ff04:	68fb      	ldr	r3, [r7, #12]
 800ff06:	f8d3 31f4 	ldr.w	r3, [r3, #500]	; 0x1f4
 800ff0a:	2b03      	cmp	r3, #3
 800ff0c:	d142      	bne.n	800ff94 <USBD_LL_DataOutStage+0xac>
    {
      if(pep->rem_length > pep->maxpacket)
 800ff0e:	697b      	ldr	r3, [r7, #20]
 800ff10:	689a      	ldr	r2, [r3, #8]
 800ff12:	697b      	ldr	r3, [r7, #20]
 800ff14:	68db      	ldr	r3, [r3, #12]
 800ff16:	429a      	cmp	r2, r3
 800ff18:	d914      	bls.n	800ff44 <USBD_LL_DataOutStage+0x5c>
      {
        pep->rem_length -=  pep->maxpacket;
 800ff1a:	697b      	ldr	r3, [r7, #20]
 800ff1c:	689a      	ldr	r2, [r3, #8]
 800ff1e:	697b      	ldr	r3, [r7, #20]
 800ff20:	68db      	ldr	r3, [r3, #12]
 800ff22:	1ad2      	subs	r2, r2, r3
 800ff24:	697b      	ldr	r3, [r7, #20]
 800ff26:	609a      	str	r2, [r3, #8]
       
        USBD_CtlContinueRx (pdev, 
                            pdata,
                            MIN(pep->rem_length ,pep->maxpacket));
 800ff28:	697b      	ldr	r3, [r7, #20]
 800ff2a:	68da      	ldr	r2, [r3, #12]
 800ff2c:	697b      	ldr	r3, [r7, #20]
 800ff2e:	689b      	ldr	r3, [r3, #8]
 800ff30:	4293      	cmp	r3, r2
 800ff32:	bf28      	it	cs
 800ff34:	4613      	movcs	r3, r2
        USBD_CtlContinueRx (pdev, 
 800ff36:	b29b      	uxth	r3, r3
 800ff38:	461a      	mov	r2, r3
 800ff3a:	6879      	ldr	r1, [r7, #4]
 800ff3c:	68f8      	ldr	r0, [r7, #12]
 800ff3e:	f000 fdb0 	bl	8010aa2 <USBD_CtlContinueRx>
 800ff42:	e027      	b.n	800ff94 <USBD_LL_DataOutStage+0xac>
      }
      else
      {
        if((pdev->pClass->EP0_RxReady != NULL)&&
 800ff44:	68fb      	ldr	r3, [r7, #12]
 800ff46:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800ff4a:	691b      	ldr	r3, [r3, #16]
 800ff4c:	2b00      	cmp	r3, #0
 800ff4e:	d00a      	beq.n	800ff66 <USBD_LL_DataOutStage+0x7e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800ff50:	68fb      	ldr	r3, [r7, #12]
 800ff52:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
        if((pdev->pClass->EP0_RxReady != NULL)&&
 800ff56:	2b03      	cmp	r3, #3
 800ff58:	d105      	bne.n	800ff66 <USBD_LL_DataOutStage+0x7e>
        {
          pdev->pClass->EP0_RxReady(pdev); 
 800ff5a:	68fb      	ldr	r3, [r7, #12]
 800ff5c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800ff60:	691b      	ldr	r3, [r3, #16]
 800ff62:	68f8      	ldr	r0, [r7, #12]
 800ff64:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800ff66:	68f8      	ldr	r0, [r7, #12]
 800ff68:	f000 fdad 	bl	8010ac6 <USBD_CtlSendStatus>
 800ff6c:	e012      	b.n	800ff94 <USBD_LL_DataOutStage+0xac>
      }
    }
  }
  else if((pdev->pClass->DataOut != NULL)&&
 800ff6e:	68fb      	ldr	r3, [r7, #12]
 800ff70:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800ff74:	699b      	ldr	r3, [r3, #24]
 800ff76:	2b00      	cmp	r3, #0
 800ff78:	d00c      	beq.n	800ff94 <USBD_LL_DataOutStage+0xac>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 800ff7a:	68fb      	ldr	r3, [r7, #12]
 800ff7c:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
  else if((pdev->pClass->DataOut != NULL)&&
 800ff80:	2b03      	cmp	r3, #3
 800ff82:	d107      	bne.n	800ff94 <USBD_LL_DataOutStage+0xac>
  {
    pdev->pClass->DataOut(pdev, epnum); 
 800ff84:	68fb      	ldr	r3, [r7, #12]
 800ff86:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800ff8a:	699b      	ldr	r3, [r3, #24]
 800ff8c:	7afa      	ldrb	r2, [r7, #11]
 800ff8e:	4611      	mov	r1, r2
 800ff90:	68f8      	ldr	r0, [r7, #12]
 800ff92:	4798      	blx	r3
  }  
  return USBD_OK;
 800ff94:	2300      	movs	r3, #0
}
 800ff96:	4618      	mov	r0, r3
 800ff98:	3718      	adds	r7, #24
 800ff9a:	46bd      	mov	sp, r7
 800ff9c:	bd80      	pop	{r7, pc}

0800ff9e <USBD_LL_DataInStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev ,uint8_t epnum, uint8_t *pdata)
{
 800ff9e:	b580      	push	{r7, lr}
 800ffa0:	b086      	sub	sp, #24
 800ffa2:	af00      	add	r7, sp, #0
 800ffa4:	60f8      	str	r0, [r7, #12]
 800ffa6:	460b      	mov	r3, r1
 800ffa8:	607a      	str	r2, [r7, #4]
 800ffaa:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef    *pep;
    
  if(epnum == 0) 
 800ffac:	7afb      	ldrb	r3, [r7, #11]
 800ffae:	2b00      	cmp	r3, #0
 800ffb0:	d16c      	bne.n	801008c <USBD_LL_DataInStage+0xee>
  {
    pep = &pdev->ep_in[0];
 800ffb2:	68fb      	ldr	r3, [r7, #12]
 800ffb4:	3314      	adds	r3, #20
 800ffb6:	617b      	str	r3, [r7, #20]
    
    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
 800ffb8:	68fb      	ldr	r3, [r7, #12]
 800ffba:	f8d3 31f4 	ldr.w	r3, [r3, #500]	; 0x1f4
 800ffbe:	2b02      	cmp	r3, #2
 800ffc0:	d157      	bne.n	8010072 <USBD_LL_DataInStage+0xd4>
    {
      if(pep->rem_length > pep->maxpacket)
 800ffc2:	697b      	ldr	r3, [r7, #20]
 800ffc4:	689a      	ldr	r2, [r3, #8]
 800ffc6:	697b      	ldr	r3, [r7, #20]
 800ffc8:	68db      	ldr	r3, [r3, #12]
 800ffca:	429a      	cmp	r2, r3
 800ffcc:	d915      	bls.n	800fffa <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -=  pep->maxpacket;
 800ffce:	697b      	ldr	r3, [r7, #20]
 800ffd0:	689a      	ldr	r2, [r3, #8]
 800ffd2:	697b      	ldr	r3, [r7, #20]
 800ffd4:	68db      	ldr	r3, [r3, #12]
 800ffd6:	1ad2      	subs	r2, r2, r3
 800ffd8:	697b      	ldr	r3, [r7, #20]
 800ffda:	609a      	str	r2, [r3, #8]
        
        USBD_CtlContinueSendData (pdev, 
                                  pdata, 
                                  pep->rem_length);
 800ffdc:	697b      	ldr	r3, [r7, #20]
 800ffde:	689b      	ldr	r3, [r3, #8]
        USBD_CtlContinueSendData (pdev, 
 800ffe0:	b29b      	uxth	r3, r3
 800ffe2:	461a      	mov	r2, r3
 800ffe4:	6879      	ldr	r1, [r7, #4]
 800ffe6:	68f8      	ldr	r0, [r7, #12]
 800ffe8:	f000 fd49 	bl	8010a7e <USBD_CtlContinueSendData>
        
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 800ffec:	2300      	movs	r3, #0
 800ffee:	2200      	movs	r2, #0
 800fff0:	2100      	movs	r1, #0
 800fff2:	68f8      	ldr	r0, [r7, #12]
 800fff4:	f7f2 fa1a 	bl	800242c <USBD_LL_PrepareReceive>
 800fff8:	e03b      	b.n	8010072 <USBD_LL_DataInStage+0xd4>
                                NULL,
                                0);  
      }
      else
      { /* last packet is MPS multiple, so send ZLP packet */
        if((pep->total_length % pep->maxpacket == 0) &&
 800fffa:	697b      	ldr	r3, [r7, #20]
 800fffc:	685b      	ldr	r3, [r3, #4]
 800fffe:	697a      	ldr	r2, [r7, #20]
 8010000:	68d2      	ldr	r2, [r2, #12]
 8010002:	fbb3 f1f2 	udiv	r1, r3, r2
 8010006:	fb02 f201 	mul.w	r2, r2, r1
 801000a:	1a9b      	subs	r3, r3, r2
 801000c:	2b00      	cmp	r3, #0
 801000e:	d11c      	bne.n	801004a <USBD_LL_DataInStage+0xac>
           (pep->total_length >= pep->maxpacket) &&
 8010010:	697b      	ldr	r3, [r7, #20]
 8010012:	685a      	ldr	r2, [r3, #4]
 8010014:	697b      	ldr	r3, [r7, #20]
 8010016:	68db      	ldr	r3, [r3, #12]
        if((pep->total_length % pep->maxpacket == 0) &&
 8010018:	429a      	cmp	r2, r3
 801001a:	d316      	bcc.n	801004a <USBD_LL_DataInStage+0xac>
             (pep->total_length < pdev->ep0_data_len ))
 801001c:	697b      	ldr	r3, [r7, #20]
 801001e:	685a      	ldr	r2, [r3, #4]
 8010020:	68fb      	ldr	r3, [r7, #12]
 8010022:	f8d3 31f8 	ldr.w	r3, [r3, #504]	; 0x1f8
           (pep->total_length >= pep->maxpacket) &&
 8010026:	429a      	cmp	r2, r3
 8010028:	d20f      	bcs.n	801004a <USBD_LL_DataInStage+0xac>
        {
          
          USBD_CtlContinueSendData(pdev , NULL, 0);
 801002a:	2200      	movs	r2, #0
 801002c:	2100      	movs	r1, #0
 801002e:	68f8      	ldr	r0, [r7, #12]
 8010030:	f000 fd25 	bl	8010a7e <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0;
 8010034:	68fb      	ldr	r3, [r7, #12]
 8010036:	2200      	movs	r2, #0
 8010038:	f8c3 21f8 	str.w	r2, [r3, #504]	; 0x1f8
          
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 801003c:	2300      	movs	r3, #0
 801003e:	2200      	movs	r2, #0
 8010040:	2100      	movs	r1, #0
 8010042:	68f8      	ldr	r0, [r7, #12]
 8010044:	f7f2 f9f2 	bl	800242c <USBD_LL_PrepareReceive>
 8010048:	e013      	b.n	8010072 <USBD_LL_DataInStage+0xd4>
                                NULL,
                                0);
        }
        else
        {
          if((pdev->pClass->EP0_TxSent != NULL)&&
 801004a:	68fb      	ldr	r3, [r7, #12]
 801004c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010050:	68db      	ldr	r3, [r3, #12]
 8010052:	2b00      	cmp	r3, #0
 8010054:	d00a      	beq.n	801006c <USBD_LL_DataInStage+0xce>
             (pdev->dev_state == USBD_STATE_CONFIGURED))
 8010056:	68fb      	ldr	r3, [r7, #12]
 8010058:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
          if((pdev->pClass->EP0_TxSent != NULL)&&
 801005c:	2b03      	cmp	r3, #3
 801005e:	d105      	bne.n	801006c <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev); 
 8010060:	68fb      	ldr	r3, [r7, #12]
 8010062:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010066:	68db      	ldr	r3, [r3, #12]
 8010068:	68f8      	ldr	r0, [r7, #12]
 801006a:	4798      	blx	r3
          }          
          USBD_CtlReceiveStatus(pdev);
 801006c:	68f8      	ldr	r0, [r7, #12]
 801006e:	f000 fd3d 	bl	8010aec <USBD_CtlReceiveStatus>
        }
      }
    }
    if (pdev->dev_test_mode == 1)
 8010072:	68fb      	ldr	r3, [r7, #12]
 8010074:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8010078:	2b01      	cmp	r3, #1
 801007a:	d11a      	bne.n	80100b2 <USBD_LL_DataInStage+0x114>
    {
      USBD_RunTestMode(pdev); 
 801007c:	68f8      	ldr	r0, [r7, #12]
 801007e:	f7ff fea9 	bl	800fdd4 <USBD_RunTestMode>
      pdev->dev_test_mode = 0;
 8010082:	68fb      	ldr	r3, [r7, #12]
 8010084:	2200      	movs	r2, #0
 8010086:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
 801008a:	e012      	b.n	80100b2 <USBD_LL_DataInStage+0x114>
    }
  }
  else if((pdev->pClass->DataIn != NULL)&& 
 801008c:	68fb      	ldr	r3, [r7, #12]
 801008e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010092:	695b      	ldr	r3, [r3, #20]
 8010094:	2b00      	cmp	r3, #0
 8010096:	d00c      	beq.n	80100b2 <USBD_LL_DataInStage+0x114>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 8010098:	68fb      	ldr	r3, [r7, #12]
 801009a:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
  else if((pdev->pClass->DataIn != NULL)&& 
 801009e:	2b03      	cmp	r3, #3
 80100a0:	d107      	bne.n	80100b2 <USBD_LL_DataInStage+0x114>
  {
    pdev->pClass->DataIn(pdev, epnum); 
 80100a2:	68fb      	ldr	r3, [r7, #12]
 80100a4:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80100a8:	695b      	ldr	r3, [r3, #20]
 80100aa:	7afa      	ldrb	r2, [r7, #11]
 80100ac:	4611      	mov	r1, r2
 80100ae:	68f8      	ldr	r0, [r7, #12]
 80100b0:	4798      	blx	r3
  }  
  return USBD_OK;
 80100b2:	2300      	movs	r3, #0
}
 80100b4:	4618      	mov	r0, r3
 80100b6:	3718      	adds	r7, #24
 80100b8:	46bd      	mov	sp, r7
 80100ba:	bd80      	pop	{r7, pc}

080100bc <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
 80100bc:	b580      	push	{r7, lr}
 80100be:	b082      	sub	sp, #8
 80100c0:	af00      	add	r7, sp, #0
 80100c2:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev,
 80100c4:	2340      	movs	r3, #64	; 0x40
 80100c6:	2200      	movs	r2, #0
 80100c8:	2100      	movs	r1, #0
 80100ca:	6878      	ldr	r0, [r7, #4]
 80100cc:	f7f2 f918 	bl	8002300 <USBD_LL_OpenEP>
              0x00,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80100d0:	687b      	ldr	r3, [r7, #4]
 80100d2:	2240      	movs	r2, #64	; 0x40
 80100d4:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
  
  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev,
 80100d8:	2340      	movs	r3, #64	; 0x40
 80100da:	2200      	movs	r2, #0
 80100dc:	2180      	movs	r1, #128	; 0x80
 80100de:	6878      	ldr	r0, [r7, #4]
 80100e0:	f7f2 f90e 	bl	8002300 <USBD_LL_OpenEP>
              0x80,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80100e4:	687b      	ldr	r3, [r7, #4]
 80100e6:	2240      	movs	r2, #64	; 0x40
 80100e8:	621a      	str	r2, [r3, #32]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80100ea:	687b      	ldr	r3, [r7, #4]
 80100ec:	2201      	movs	r2, #1
 80100ee:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
  
  if (pdev->pClassData) 
 80100f2:	687b      	ldr	r3, [r7, #4]
 80100f4:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80100f8:	2b00      	cmp	r3, #0
 80100fa:	d009      	beq.n	8010110 <USBD_LL_Reset+0x54>
    pdev->pClass->DeInit(pdev, pdev->dev_config);  
 80100fc:	687b      	ldr	r3, [r7, #4]
 80100fe:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010102:	685b      	ldr	r3, [r3, #4]
 8010104:	687a      	ldr	r2, [r7, #4]
 8010106:	6852      	ldr	r2, [r2, #4]
 8010108:	b2d2      	uxtb	r2, r2
 801010a:	4611      	mov	r1, r2
 801010c:	6878      	ldr	r0, [r7, #4]
 801010e:	4798      	blx	r3
 
  
  return USBD_OK;
 8010110:	2300      	movs	r3, #0
}
 8010112:	4618      	mov	r0, r3
 8010114:	3708      	adds	r7, #8
 8010116:	46bd      	mov	sp, r7
 8010118:	bd80      	pop	{r7, pc}

0801011a <USBD_LL_SetSpeed>:
*         Handle Reset event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef  *pdev, USBD_SpeedTypeDef speed)
{
 801011a:	b480      	push	{r7}
 801011c:	b083      	sub	sp, #12
 801011e:	af00      	add	r7, sp, #0
 8010120:	6078      	str	r0, [r7, #4]
 8010122:	460b      	mov	r3, r1
 8010124:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8010126:	687b      	ldr	r3, [r7, #4]
 8010128:	78fa      	ldrb	r2, [r7, #3]
 801012a:	741a      	strb	r2, [r3, #16]
  return USBD_OK;
 801012c:	2300      	movs	r3, #0
}
 801012e:	4618      	mov	r0, r3
 8010130:	370c      	adds	r7, #12
 8010132:	46bd      	mov	sp, r7
 8010134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010138:	4770      	bx	lr

0801013a <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef  *pdev)
{
 801013a:	b480      	push	{r7}
 801013c:	b083      	sub	sp, #12
 801013e:	af00      	add	r7, sp, #0
 8010140:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8010142:	687b      	ldr	r3, [r7, #4]
 8010144:	f893 21fc 	ldrb.w	r2, [r3, #508]	; 0x1fc
 8010148:	687b      	ldr	r3, [r7, #4]
 801014a:	f883 21fd 	strb.w	r2, [r3, #509]	; 0x1fd
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 801014e:	687b      	ldr	r3, [r7, #4]
 8010150:	2204      	movs	r2, #4
 8010152:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
  return USBD_OK;
 8010156:	2300      	movs	r3, #0
}
 8010158:	4618      	mov	r0, r3
 801015a:	370c      	adds	r7, #12
 801015c:	46bd      	mov	sp, r7
 801015e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010162:	4770      	bx	lr

08010164 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef  *pdev)
{
 8010164:	b480      	push	{r7}
 8010166:	b083      	sub	sp, #12
 8010168:	af00      	add	r7, sp, #0
 801016a:	6078      	str	r0, [r7, #4]
  pdev->dev_state = pdev->dev_old_state;  
 801016c:	687b      	ldr	r3, [r7, #4]
 801016e:	f893 21fd 	ldrb.w	r2, [r3, #509]	; 0x1fd
 8010172:	687b      	ldr	r3, [r7, #4]
 8010174:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
  return USBD_OK;
 8010178:	2300      	movs	r3, #0
}
 801017a:	4618      	mov	r0, r3
 801017c:	370c      	adds	r7, #12
 801017e:	46bd      	mov	sp, r7
 8010180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010184:	4770      	bx	lr

08010186 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef  *pdev)
{
 8010186:	b580      	push	{r7, lr}
 8010188:	b082      	sub	sp, #8
 801018a:	af00      	add	r7, sp, #0
 801018c:	6078      	str	r0, [r7, #4]
  if(pdev->dev_state == USBD_STATE_CONFIGURED)
 801018e:	687b      	ldr	r3, [r7, #4]
 8010190:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8010194:	2b03      	cmp	r3, #3
 8010196:	d10b      	bne.n	80101b0 <USBD_LL_SOF+0x2a>
  {
    if(pdev->pClass->SOF != NULL)
 8010198:	687b      	ldr	r3, [r7, #4]
 801019a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 801019e:	69db      	ldr	r3, [r3, #28]
 80101a0:	2b00      	cmp	r3, #0
 80101a2:	d005      	beq.n	80101b0 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 80101a4:	687b      	ldr	r3, [r7, #4]
 80101a6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80101aa:	69db      	ldr	r3, [r3, #28]
 80101ac:	6878      	ldr	r0, [r7, #4]
 80101ae:	4798      	blx	r3
    }
  }
  return USBD_OK;
 80101b0:	2300      	movs	r3, #0
}
 80101b2:	4618      	mov	r0, r3
 80101b4:	3708      	adds	r7, #8
 80101b6:	46bd      	mov	sp, r7
 80101b8:	bd80      	pop	{r7, pc}

080101ba <USBD_LL_IsoINIncomplete>:
*         Handle iso in incomplete event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef  *pdev, uint8_t epnum)
{
 80101ba:	b480      	push	{r7}
 80101bc:	b083      	sub	sp, #12
 80101be:	af00      	add	r7, sp, #0
 80101c0:	6078      	str	r0, [r7, #4]
 80101c2:	460b      	mov	r3, r1
 80101c4:	70fb      	strb	r3, [r7, #3]
  return USBD_OK;
 80101c6:	2300      	movs	r3, #0
}
 80101c8:	4618      	mov	r0, r3
 80101ca:	370c      	adds	r7, #12
 80101cc:	46bd      	mov	sp, r7
 80101ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101d2:	4770      	bx	lr

080101d4 <USBD_LL_IsoOUTIncomplete>:
*         Handle iso out incomplete event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef  *pdev, uint8_t epnum)
{
 80101d4:	b480      	push	{r7}
 80101d6:	b083      	sub	sp, #12
 80101d8:	af00      	add	r7, sp, #0
 80101da:	6078      	str	r0, [r7, #4]
 80101dc:	460b      	mov	r3, r1
 80101de:	70fb      	strb	r3, [r7, #3]
  return USBD_OK;
 80101e0:	2300      	movs	r3, #0
}
 80101e2:	4618      	mov	r0, r3
 80101e4:	370c      	adds	r7, #12
 80101e6:	46bd      	mov	sp, r7
 80101e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101ec:	4770      	bx	lr

080101ee <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef  *pdev)
{
 80101ee:	b480      	push	{r7}
 80101f0:	b083      	sub	sp, #12
 80101f2:	af00      	add	r7, sp, #0
 80101f4:	6078      	str	r0, [r7, #4]
  return USBD_OK;
 80101f6:	2300      	movs	r3, #0
}
 80101f8:	4618      	mov	r0, r3
 80101fa:	370c      	adds	r7, #12
 80101fc:	46bd      	mov	sp, r7
 80101fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010202:	4770      	bx	lr

08010204 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef  *pdev)
{
 8010204:	b580      	push	{r7, lr}
 8010206:	b082      	sub	sp, #8
 8010208:	af00      	add	r7, sp, #0
 801020a:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 801020c:	687b      	ldr	r3, [r7, #4]
 801020e:	2201      	movs	r2, #1
 8010210:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
  pdev->pClass->DeInit(pdev, pdev->dev_config);  
 8010214:	687b      	ldr	r3, [r7, #4]
 8010216:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 801021a:	685b      	ldr	r3, [r3, #4]
 801021c:	687a      	ldr	r2, [r7, #4]
 801021e:	6852      	ldr	r2, [r2, #4]
 8010220:	b2d2      	uxtb	r2, r2
 8010222:	4611      	mov	r1, r2
 8010224:	6878      	ldr	r0, [r7, #4]
 8010226:	4798      	blx	r3
   
  return USBD_OK;
 8010228:	2300      	movs	r3, #0
}
 801022a:	4618      	mov	r0, r3
 801022c:	3708      	adds	r7, #8
 801022e:	46bd      	mov	sp, r7
 8010230:	bd80      	pop	{r7, pc}
	...

08010234 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8010234:	b580      	push	{r7, lr}
 8010236:	b084      	sub	sp, #16
 8010238:	af00      	add	r7, sp, #0
 801023a:	6078      	str	r0, [r7, #4]
 801023c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;  
 801023e:	2300      	movs	r3, #0
 8010240:	73fb      	strb	r3, [r7, #15]
  
  switch (req->bRequest) 
 8010242:	683b      	ldr	r3, [r7, #0]
 8010244:	785b      	ldrb	r3, [r3, #1]
 8010246:	2b09      	cmp	r3, #9
 8010248:	d839      	bhi.n	80102be <USBD_StdDevReq+0x8a>
 801024a:	a201      	add	r2, pc, #4	; (adr r2, 8010250 <USBD_StdDevReq+0x1c>)
 801024c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010250:	080102a1 	.word	0x080102a1
 8010254:	080102b5 	.word	0x080102b5
 8010258:	080102bf 	.word	0x080102bf
 801025c:	080102ab 	.word	0x080102ab
 8010260:	080102bf 	.word	0x080102bf
 8010264:	08010283 	.word	0x08010283
 8010268:	08010279 	.word	0x08010279
 801026c:	080102bf 	.word	0x080102bf
 8010270:	08010297 	.word	0x08010297
 8010274:	0801028d 	.word	0x0801028d
  {
  case USB_REQ_GET_DESCRIPTOR: 
    
    USBD_GetDescriptor (pdev, req) ;
 8010278:	6839      	ldr	r1, [r7, #0]
 801027a:	6878      	ldr	r0, [r7, #4]
 801027c:	f000 f93a 	bl	80104f4 <USBD_GetDescriptor>
    break;
 8010280:	e022      	b.n	80102c8 <USBD_StdDevReq+0x94>
    
  case USB_REQ_SET_ADDRESS:                      
    USBD_SetAddress(pdev, req);
 8010282:	6839      	ldr	r1, [r7, #0]
 8010284:	6878      	ldr	r0, [r7, #4]
 8010286:	f000 fa29 	bl	80106dc <USBD_SetAddress>
    break;
 801028a:	e01d      	b.n	80102c8 <USBD_StdDevReq+0x94>
    
  case USB_REQ_SET_CONFIGURATION:                    
    USBD_SetConfig (pdev , req);
 801028c:	6839      	ldr	r1, [r7, #0]
 801028e:	6878      	ldr	r0, [r7, #4]
 8010290:	f000 fa64 	bl	801075c <USBD_SetConfig>
    break;
 8010294:	e018      	b.n	80102c8 <USBD_StdDevReq+0x94>
    
  case USB_REQ_GET_CONFIGURATION:                 
    USBD_GetConfig (pdev , req);
 8010296:	6839      	ldr	r1, [r7, #0]
 8010298:	6878      	ldr	r0, [r7, #4]
 801029a:	f000 fae7 	bl	801086c <USBD_GetConfig>
    break;
 801029e:	e013      	b.n	80102c8 <USBD_StdDevReq+0x94>
    
  case USB_REQ_GET_STATUS:                                  
    USBD_GetStatus (pdev , req);
 80102a0:	6839      	ldr	r1, [r7, #0]
 80102a2:	6878      	ldr	r0, [r7, #4]
 80102a4:	f000 fb14 	bl	80108d0 <USBD_GetStatus>
    break;
 80102a8:	e00e      	b.n	80102c8 <USBD_StdDevReq+0x94>
    
    
  case USB_REQ_SET_FEATURE:   
    USBD_SetFeature (pdev , req);    
 80102aa:	6839      	ldr	r1, [r7, #0]
 80102ac:	6878      	ldr	r0, [r7, #4]
 80102ae:	f000 fb39 	bl	8010924 <USBD_SetFeature>
    break;
 80102b2:	e009      	b.n	80102c8 <USBD_StdDevReq+0x94>
    
  case USB_REQ_CLEAR_FEATURE:                                   
    USBD_ClrFeature (pdev , req);
 80102b4:	6839      	ldr	r1, [r7, #0]
 80102b6:	6878      	ldr	r0, [r7, #4]
 80102b8:	f000 fb4f 	bl	801095a <USBD_ClrFeature>
    break;
 80102bc:	e004      	b.n	80102c8 <USBD_StdDevReq+0x94>
    
  default:  
    USBD_CtlError(pdev , req);
 80102be:	6839      	ldr	r1, [r7, #0]
 80102c0:	6878      	ldr	r0, [r7, #4]
 80102c2:	f000 fbaf 	bl	8010a24 <USBD_CtlError>
    break;
 80102c6:	bf00      	nop
  }
  
  return ret;
 80102c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80102ca:	4618      	mov	r0, r3
 80102cc:	3710      	adds	r7, #16
 80102ce:	46bd      	mov	sp, r7
 80102d0:	bd80      	pop	{r7, pc}
 80102d2:	bf00      	nop

080102d4 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 80102d4:	b580      	push	{r7, lr}
 80102d6:	b084      	sub	sp, #16
 80102d8:	af00      	add	r7, sp, #0
 80102da:	6078      	str	r0, [r7, #4]
 80102dc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK; 
 80102de:	2300      	movs	r3, #0
 80102e0:	73fb      	strb	r3, [r7, #15]
  
  switch (pdev->dev_state) 
 80102e2:	687b      	ldr	r3, [r7, #4]
 80102e4:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 80102e8:	2b03      	cmp	r3, #3
 80102ea:	d11b      	bne.n	8010324 <USBD_StdItfReq+0x50>
  {
  case USBD_STATE_CONFIGURED:
    
    if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES) 
 80102ec:	683b      	ldr	r3, [r7, #0]
 80102ee:	889b      	ldrh	r3, [r3, #4]
 80102f0:	b2db      	uxtb	r3, r3
 80102f2:	2b01      	cmp	r3, #1
 80102f4:	d811      	bhi.n	801031a <USBD_StdItfReq+0x46>
    {
      pdev->pClass->Setup (pdev, req); 
 80102f6:	687b      	ldr	r3, [r7, #4]
 80102f8:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80102fc:	689b      	ldr	r3, [r3, #8]
 80102fe:	6839      	ldr	r1, [r7, #0]
 8010300:	6878      	ldr	r0, [r7, #4]
 8010302:	4798      	blx	r3
      
      if((req->wLength == 0)&& (ret == USBD_OK))
 8010304:	683b      	ldr	r3, [r7, #0]
 8010306:	88db      	ldrh	r3, [r3, #6]
 8010308:	2b00      	cmp	r3, #0
 801030a:	d110      	bne.n	801032e <USBD_StdItfReq+0x5a>
 801030c:	7bfb      	ldrb	r3, [r7, #15]
 801030e:	2b00      	cmp	r3, #0
 8010310:	d10d      	bne.n	801032e <USBD_StdItfReq+0x5a>
      {
         USBD_CtlSendStatus(pdev);
 8010312:	6878      	ldr	r0, [r7, #4]
 8010314:	f000 fbd7 	bl	8010ac6 <USBD_CtlSendStatus>
    } 
    else 
    {                                               
       USBD_CtlError(pdev , req);
    }
    break;
 8010318:	e009      	b.n	801032e <USBD_StdItfReq+0x5a>
       USBD_CtlError(pdev , req);
 801031a:	6839      	ldr	r1, [r7, #0]
 801031c:	6878      	ldr	r0, [r7, #4]
 801031e:	f000 fb81 	bl	8010a24 <USBD_CtlError>
    break;
 8010322:	e004      	b.n	801032e <USBD_StdItfReq+0x5a>
    
  default:
     USBD_CtlError(pdev , req);
 8010324:	6839      	ldr	r1, [r7, #0]
 8010326:	6878      	ldr	r0, [r7, #4]
 8010328:	f000 fb7c 	bl	8010a24 <USBD_CtlError>
    break;
 801032c:	e000      	b.n	8010330 <USBD_StdItfReq+0x5c>
    break;
 801032e:	bf00      	nop
  }
  return USBD_OK;
 8010330:	2300      	movs	r3, #0
}
 8010332:	4618      	mov	r0, r3
 8010334:	3710      	adds	r7, #16
 8010336:	46bd      	mov	sp, r7
 8010338:	bd80      	pop	{r7, pc}

0801033a <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 801033a:	b580      	push	{r7, lr}
 801033c:	b084      	sub	sp, #16
 801033e:	af00      	add	r7, sp, #0
 8010340:	6078      	str	r0, [r7, #4]
 8010342:	6039      	str	r1, [r7, #0]
  
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK; 
 8010344:	2300      	movs	r3, #0
 8010346:	73fb      	strb	r3, [r7, #15]
  USBD_EndpointTypeDef   *pep;
  ep_addr  = LOBYTE(req->wIndex);   
 8010348:	683b      	ldr	r3, [r7, #0]
 801034a:	889b      	ldrh	r3, [r3, #4]
 801034c:	73bb      	strb	r3, [r7, #14]
  
  /* Check if it is a class request */
  if ((req->bmRequest & 0x60) == 0x20)
 801034e:	683b      	ldr	r3, [r7, #0]
 8010350:	781b      	ldrb	r3, [r3, #0]
 8010352:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8010356:	2b20      	cmp	r3, #32
 8010358:	d108      	bne.n	801036c <USBD_StdEPReq+0x32>
  {
    pdev->pClass->Setup (pdev, req);
 801035a:	687b      	ldr	r3, [r7, #4]
 801035c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010360:	689b      	ldr	r3, [r3, #8]
 8010362:	6839      	ldr	r1, [r7, #0]
 8010364:	6878      	ldr	r0, [r7, #4]
 8010366:	4798      	blx	r3
    
    return USBD_OK;
 8010368:	2300      	movs	r3, #0
 801036a:	e0be      	b.n	80104ea <USBD_StdEPReq+0x1b0>
  }
  
  switch (req->bRequest) 
 801036c:	683b      	ldr	r3, [r7, #0]
 801036e:	785b      	ldrb	r3, [r3, #1]
 8010370:	2b03      	cmp	r3, #3
 8010372:	d007      	beq.n	8010384 <USBD_StdEPReq+0x4a>
 8010374:	2b03      	cmp	r3, #3
 8010376:	f300 80b6 	bgt.w	80104e6 <USBD_StdEPReq+0x1ac>
 801037a:	2b00      	cmp	r3, #0
 801037c:	d06d      	beq.n	801045a <USBD_StdEPReq+0x120>
 801037e:	2b01      	cmp	r3, #1
 8010380:	d035      	beq.n	80103ee <USBD_StdEPReq+0xb4>
      break;
    }
    break;
    
  default:
    break;
 8010382:	e0b0      	b.n	80104e6 <USBD_StdEPReq+0x1ac>
    switch (pdev->dev_state) 
 8010384:	687b      	ldr	r3, [r7, #4]
 8010386:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 801038a:	2b02      	cmp	r3, #2
 801038c:	d002      	beq.n	8010394 <USBD_StdEPReq+0x5a>
 801038e:	2b03      	cmp	r3, #3
 8010390:	d00c      	beq.n	80103ac <USBD_StdEPReq+0x72>
 8010392:	e025      	b.n	80103e0 <USBD_StdEPReq+0xa6>
      if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 8010394:	7bbb      	ldrb	r3, [r7, #14]
 8010396:	2b00      	cmp	r3, #0
 8010398:	d027      	beq.n	80103ea <USBD_StdEPReq+0xb0>
 801039a:	7bbb      	ldrb	r3, [r7, #14]
 801039c:	2b80      	cmp	r3, #128	; 0x80
 801039e:	d024      	beq.n	80103ea <USBD_StdEPReq+0xb0>
        USBD_LL_StallEP(pdev , ep_addr);
 80103a0:	7bbb      	ldrb	r3, [r7, #14]
 80103a2:	4619      	mov	r1, r3
 80103a4:	6878      	ldr	r0, [r7, #4]
 80103a6:	f7f1 ffc5 	bl	8002334 <USBD_LL_StallEP>
      break;	
 80103aa:	e01e      	b.n	80103ea <USBD_StdEPReq+0xb0>
      if (req->wValue == USB_FEATURE_EP_HALT)
 80103ac:	683b      	ldr	r3, [r7, #0]
 80103ae:	885b      	ldrh	r3, [r3, #2]
 80103b0:	2b00      	cmp	r3, #0
 80103b2:	d10a      	bne.n	80103ca <USBD_StdEPReq+0x90>
        if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 80103b4:	7bbb      	ldrb	r3, [r7, #14]
 80103b6:	2b00      	cmp	r3, #0
 80103b8:	d007      	beq.n	80103ca <USBD_StdEPReq+0x90>
 80103ba:	7bbb      	ldrb	r3, [r7, #14]
 80103bc:	2b80      	cmp	r3, #128	; 0x80
 80103be:	d004      	beq.n	80103ca <USBD_StdEPReq+0x90>
          USBD_LL_StallEP(pdev , ep_addr);
 80103c0:	7bbb      	ldrb	r3, [r7, #14]
 80103c2:	4619      	mov	r1, r3
 80103c4:	6878      	ldr	r0, [r7, #4]
 80103c6:	f7f1 ffb5 	bl	8002334 <USBD_LL_StallEP>
      pdev->pClass->Setup (pdev, req);   
 80103ca:	687b      	ldr	r3, [r7, #4]
 80103cc:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80103d0:	689b      	ldr	r3, [r3, #8]
 80103d2:	6839      	ldr	r1, [r7, #0]
 80103d4:	6878      	ldr	r0, [r7, #4]
 80103d6:	4798      	blx	r3
      USBD_CtlSendStatus(pdev);
 80103d8:	6878      	ldr	r0, [r7, #4]
 80103da:	f000 fb74 	bl	8010ac6 <USBD_CtlSendStatus>
      break;
 80103de:	e005      	b.n	80103ec <USBD_StdEPReq+0xb2>
      USBD_CtlError(pdev , req);
 80103e0:	6839      	ldr	r1, [r7, #0]
 80103e2:	6878      	ldr	r0, [r7, #4]
 80103e4:	f000 fb1e 	bl	8010a24 <USBD_CtlError>
      break;    
 80103e8:	e000      	b.n	80103ec <USBD_StdEPReq+0xb2>
      break;	
 80103ea:	bf00      	nop
    break;
 80103ec:	e07c      	b.n	80104e8 <USBD_StdEPReq+0x1ae>
    switch (pdev->dev_state) 
 80103ee:	687b      	ldr	r3, [r7, #4]
 80103f0:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 80103f4:	2b02      	cmp	r3, #2
 80103f6:	d002      	beq.n	80103fe <USBD_StdEPReq+0xc4>
 80103f8:	2b03      	cmp	r3, #3
 80103fa:	d00c      	beq.n	8010416 <USBD_StdEPReq+0xdc>
 80103fc:	e024      	b.n	8010448 <USBD_StdEPReq+0x10e>
      if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 80103fe:	7bbb      	ldrb	r3, [r7, #14]
 8010400:	2b00      	cmp	r3, #0
 8010402:	d026      	beq.n	8010452 <USBD_StdEPReq+0x118>
 8010404:	7bbb      	ldrb	r3, [r7, #14]
 8010406:	2b80      	cmp	r3, #128	; 0x80
 8010408:	d023      	beq.n	8010452 <USBD_StdEPReq+0x118>
        USBD_LL_StallEP(pdev , ep_addr);
 801040a:	7bbb      	ldrb	r3, [r7, #14]
 801040c:	4619      	mov	r1, r3
 801040e:	6878      	ldr	r0, [r7, #4]
 8010410:	f7f1 ff90 	bl	8002334 <USBD_LL_StallEP>
      break;	
 8010414:	e01d      	b.n	8010452 <USBD_StdEPReq+0x118>
      if (req->wValue == USB_FEATURE_EP_HALT)
 8010416:	683b      	ldr	r3, [r7, #0]
 8010418:	885b      	ldrh	r3, [r3, #2]
 801041a:	2b00      	cmp	r3, #0
 801041c:	d11b      	bne.n	8010456 <USBD_StdEPReq+0x11c>
        if ((ep_addr & 0x7F) != 0x00) 
 801041e:	7bbb      	ldrb	r3, [r7, #14]
 8010420:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010424:	2b00      	cmp	r3, #0
 8010426:	d00b      	beq.n	8010440 <USBD_StdEPReq+0x106>
          USBD_LL_ClearStallEP(pdev , ep_addr);
 8010428:	7bbb      	ldrb	r3, [r7, #14]
 801042a:	4619      	mov	r1, r3
 801042c:	6878      	ldr	r0, [r7, #4]
 801042e:	f7f1 ff94 	bl	800235a <USBD_LL_ClearStallEP>
          pdev->pClass->Setup (pdev, req);
 8010432:	687b      	ldr	r3, [r7, #4]
 8010434:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010438:	689b      	ldr	r3, [r3, #8]
 801043a:	6839      	ldr	r1, [r7, #0]
 801043c:	6878      	ldr	r0, [r7, #4]
 801043e:	4798      	blx	r3
        USBD_CtlSendStatus(pdev);
 8010440:	6878      	ldr	r0, [r7, #4]
 8010442:	f000 fb40 	bl	8010ac6 <USBD_CtlSendStatus>
      break;
 8010446:	e006      	b.n	8010456 <USBD_StdEPReq+0x11c>
      USBD_CtlError(pdev , req);
 8010448:	6839      	ldr	r1, [r7, #0]
 801044a:	6878      	ldr	r0, [r7, #4]
 801044c:	f000 faea 	bl	8010a24 <USBD_CtlError>
      break;    
 8010450:	e002      	b.n	8010458 <USBD_StdEPReq+0x11e>
      break;	
 8010452:	bf00      	nop
 8010454:	e048      	b.n	80104e8 <USBD_StdEPReq+0x1ae>
      break;
 8010456:	bf00      	nop
    break;
 8010458:	e046      	b.n	80104e8 <USBD_StdEPReq+0x1ae>
    switch (pdev->dev_state) 
 801045a:	687b      	ldr	r3, [r7, #4]
 801045c:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8010460:	2b02      	cmp	r3, #2
 8010462:	d002      	beq.n	801046a <USBD_StdEPReq+0x130>
 8010464:	2b03      	cmp	r3, #3
 8010466:	d00b      	beq.n	8010480 <USBD_StdEPReq+0x146>
 8010468:	e036      	b.n	80104d8 <USBD_StdEPReq+0x19e>
      if ((ep_addr & 0x7F) != 0x00) 
 801046a:	7bbb      	ldrb	r3, [r7, #14]
 801046c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010470:	2b00      	cmp	r3, #0
 8010472:	d036      	beq.n	80104e2 <USBD_StdEPReq+0x1a8>
        USBD_LL_StallEP(pdev , ep_addr);
 8010474:	7bbb      	ldrb	r3, [r7, #14]
 8010476:	4619      	mov	r1, r3
 8010478:	6878      	ldr	r0, [r7, #4]
 801047a:	f7f1 ff5b 	bl	8002334 <USBD_LL_StallEP>
      break;	
 801047e:	e030      	b.n	80104e2 <USBD_StdEPReq+0x1a8>
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 8010480:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010484:	2b00      	cmp	r3, #0
 8010486:	da08      	bge.n	801049a <USBD_StdEPReq+0x160>
 8010488:	7bbb      	ldrb	r3, [r7, #14]
 801048a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801048e:	3301      	adds	r3, #1
 8010490:	011b      	lsls	r3, r3, #4
 8010492:	687a      	ldr	r2, [r7, #4]
 8010494:	4413      	add	r3, r2
 8010496:	3304      	adds	r3, #4
 8010498:	e007      	b.n	80104aa <USBD_StdEPReq+0x170>
                                         &pdev->ep_out[ep_addr & 0x7F];
 801049a:	7bbb      	ldrb	r3, [r7, #14]
 801049c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 80104a0:	3310      	adds	r3, #16
 80104a2:	011b      	lsls	r3, r3, #4
 80104a4:	687a      	ldr	r2, [r7, #4]
 80104a6:	4413      	add	r3, r2
 80104a8:	3304      	adds	r3, #4
 80104aa:	60bb      	str	r3, [r7, #8]
      if(USBD_LL_IsStallEP(pdev, ep_addr))
 80104ac:	7bbb      	ldrb	r3, [r7, #14]
 80104ae:	4619      	mov	r1, r3
 80104b0:	6878      	ldr	r0, [r7, #4]
 80104b2:	f7f1 ff65 	bl	8002380 <USBD_LL_IsStallEP>
 80104b6:	4603      	mov	r3, r0
 80104b8:	2b00      	cmp	r3, #0
 80104ba:	d003      	beq.n	80104c4 <USBD_StdEPReq+0x18a>
        pep->status = 0x0001;     
 80104bc:	68bb      	ldr	r3, [r7, #8]
 80104be:	2201      	movs	r2, #1
 80104c0:	601a      	str	r2, [r3, #0]
 80104c2:	e002      	b.n	80104ca <USBD_StdEPReq+0x190>
        pep->status = 0x0000;  
 80104c4:	68bb      	ldr	r3, [r7, #8]
 80104c6:	2200      	movs	r2, #0
 80104c8:	601a      	str	r2, [r3, #0]
                        (uint8_t *)&pep->status,
 80104ca:	68bb      	ldr	r3, [r7, #8]
      USBD_CtlSendData (pdev,
 80104cc:	2202      	movs	r2, #2
 80104ce:	4619      	mov	r1, r3
 80104d0:	6878      	ldr	r0, [r7, #4]
 80104d2:	f000 fab8 	bl	8010a46 <USBD_CtlSendData>
      break;
 80104d6:	e005      	b.n	80104e4 <USBD_StdEPReq+0x1aa>
      USBD_CtlError(pdev , req);
 80104d8:	6839      	ldr	r1, [r7, #0]
 80104da:	6878      	ldr	r0, [r7, #4]
 80104dc:	f000 faa2 	bl	8010a24 <USBD_CtlError>
      break;
 80104e0:	e000      	b.n	80104e4 <USBD_StdEPReq+0x1aa>
      break;	
 80104e2:	bf00      	nop
    break;
 80104e4:	e000      	b.n	80104e8 <USBD_StdEPReq+0x1ae>
    break;
 80104e6:	bf00      	nop
  }
  return ret;
 80104e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80104ea:	4618      	mov	r0, r3
 80104ec:	3710      	adds	r7, #16
 80104ee:	46bd      	mov	sp, r7
 80104f0:	bd80      	pop	{r7, pc}
	...

080104f4 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev , 
                               USBD_SetupReqTypedef *req)
{
 80104f4:	b580      	push	{r7, lr}
 80104f6:	b084      	sub	sp, #16
 80104f8:	af00      	add	r7, sp, #0
 80104fa:	6078      	str	r0, [r7, #4]
 80104fc:	6039      	str	r1, [r7, #0]
  uint16_t len;
  uint8_t *pbuf;
  
    
  switch (req->wValue >> 8)
 80104fe:	683b      	ldr	r3, [r7, #0]
 8010500:	885b      	ldrh	r3, [r3, #2]
 8010502:	0a1b      	lsrs	r3, r3, #8
 8010504:	b29b      	uxth	r3, r3
 8010506:	3b01      	subs	r3, #1
 8010508:	2b06      	cmp	r3, #6
 801050a:	f200 80c9 	bhi.w	80106a0 <USBD_GetDescriptor+0x1ac>
 801050e:	a201      	add	r2, pc, #4	; (adr r2, 8010514 <USBD_GetDescriptor+0x20>)
 8010510:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010514:	08010531 	.word	0x08010531
 8010518:	08010549 	.word	0x08010549
 801051c:	08010589 	.word	0x08010589
 8010520:	080106a1 	.word	0x080106a1
 8010524:	080106a1 	.word	0x080106a1
 8010528:	0801064d 	.word	0x0801064d
 801052c:	08010673 	.word	0x08010673
  case USB_DESC_TYPE_BOS:
    pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
    break;
#endif    
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8010530:	687b      	ldr	r3, [r7, #4]
 8010532:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8010536:	681b      	ldr	r3, [r3, #0]
 8010538:	687a      	ldr	r2, [r7, #4]
 801053a:	7c12      	ldrb	r2, [r2, #16]
 801053c:	f107 010a 	add.w	r1, r7, #10
 8010540:	4610      	mov	r0, r2
 8010542:	4798      	blx	r3
 8010544:	60f8      	str	r0, [r7, #12]
    break;
 8010546:	e0b0      	b.n	80106aa <USBD_GetDescriptor+0x1b6>
    
  case USB_DESC_TYPE_CONFIGURATION:     
    if(pdev->dev_speed == USBD_SPEED_HIGH )   
 8010548:	687b      	ldr	r3, [r7, #4]
 801054a:	7c1b      	ldrb	r3, [r3, #16]
 801054c:	2b00      	cmp	r3, #0
 801054e:	d10d      	bne.n	801056c <USBD_GetDescriptor+0x78>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
 8010550:	687b      	ldr	r3, [r7, #4]
 8010552:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010556:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010558:	f107 020a 	add.w	r2, r7, #10
 801055c:	4610      	mov	r0, r2
 801055e:	4798      	blx	r3
 8010560:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8010562:	68fb      	ldr	r3, [r7, #12]
 8010564:	3301      	adds	r3, #1
 8010566:	2202      	movs	r2, #2
 8010568:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 801056a:	e09e      	b.n	80106aa <USBD_GetDescriptor+0x1b6>
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 801056c:	687b      	ldr	r3, [r7, #4]
 801056e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010572:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010574:	f107 020a 	add.w	r2, r7, #10
 8010578:	4610      	mov	r0, r2
 801057a:	4798      	blx	r3
 801057c:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801057e:	68fb      	ldr	r3, [r7, #12]
 8010580:	3301      	adds	r3, #1
 8010582:	2202      	movs	r2, #2
 8010584:	701a      	strb	r2, [r3, #0]
    break;
 8010586:	e090      	b.n	80106aa <USBD_GetDescriptor+0x1b6>
    
  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 8010588:	683b      	ldr	r3, [r7, #0]
 801058a:	885b      	ldrh	r3, [r3, #2]
 801058c:	b2db      	uxtb	r3, r3
 801058e:	2b05      	cmp	r3, #5
 8010590:	d856      	bhi.n	8010640 <USBD_GetDescriptor+0x14c>
 8010592:	a201      	add	r2, pc, #4	; (adr r2, 8010598 <USBD_GetDescriptor+0xa4>)
 8010594:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010598:	080105b1 	.word	0x080105b1
 801059c:	080105c9 	.word	0x080105c9
 80105a0:	080105e1 	.word	0x080105e1
 80105a4:	080105f9 	.word	0x080105f9
 80105a8:	08010611 	.word	0x08010611
 80105ac:	08010629 	.word	0x08010629
    {
    case USBD_IDX_LANGID_STR:
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);        
 80105b0:	687b      	ldr	r3, [r7, #4]
 80105b2:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80105b6:	685b      	ldr	r3, [r3, #4]
 80105b8:	687a      	ldr	r2, [r7, #4]
 80105ba:	7c12      	ldrb	r2, [r2, #16]
 80105bc:	f107 010a 	add.w	r1, r7, #10
 80105c0:	4610      	mov	r0, r2
 80105c2:	4798      	blx	r3
 80105c4:	60f8      	str	r0, [r7, #12]
      break;
 80105c6:	e040      	b.n	801064a <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_MFC_STR:
      pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80105c8:	687b      	ldr	r3, [r7, #4]
 80105ca:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80105ce:	689b      	ldr	r3, [r3, #8]
 80105d0:	687a      	ldr	r2, [r7, #4]
 80105d2:	7c12      	ldrb	r2, [r2, #16]
 80105d4:	f107 010a 	add.w	r1, r7, #10
 80105d8:	4610      	mov	r0, r2
 80105da:	4798      	blx	r3
 80105dc:	60f8      	str	r0, [r7, #12]
      break;
 80105de:	e034      	b.n	801064a <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_PRODUCT_STR:
      pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80105e0:	687b      	ldr	r3, [r7, #4]
 80105e2:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80105e6:	68db      	ldr	r3, [r3, #12]
 80105e8:	687a      	ldr	r2, [r7, #4]
 80105ea:	7c12      	ldrb	r2, [r2, #16]
 80105ec:	f107 010a 	add.w	r1, r7, #10
 80105f0:	4610      	mov	r0, r2
 80105f2:	4798      	blx	r3
 80105f4:	60f8      	str	r0, [r7, #12]
      break;
 80105f6:	e028      	b.n	801064a <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_SERIAL_STR:
      pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80105f8:	687b      	ldr	r3, [r7, #4]
 80105fa:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80105fe:	691b      	ldr	r3, [r3, #16]
 8010600:	687a      	ldr	r2, [r7, #4]
 8010602:	7c12      	ldrb	r2, [r2, #16]
 8010604:	f107 010a 	add.w	r1, r7, #10
 8010608:	4610      	mov	r0, r2
 801060a:	4798      	blx	r3
 801060c:	60f8      	str	r0, [r7, #12]
      break;
 801060e:	e01c      	b.n	801064a <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_CONFIG_STR:
      pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8010610:	687b      	ldr	r3, [r7, #4]
 8010612:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8010616:	695b      	ldr	r3, [r3, #20]
 8010618:	687a      	ldr	r2, [r7, #4]
 801061a:	7c12      	ldrb	r2, [r2, #16]
 801061c:	f107 010a 	add.w	r1, r7, #10
 8010620:	4610      	mov	r0, r2
 8010622:	4798      	blx	r3
 8010624:	60f8      	str	r0, [r7, #12]
      break;
 8010626:	e010      	b.n	801064a <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_INTERFACE_STR:
      pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8010628:	687b      	ldr	r3, [r7, #4]
 801062a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 801062e:	699b      	ldr	r3, [r3, #24]
 8010630:	687a      	ldr	r2, [r7, #4]
 8010632:	7c12      	ldrb	r2, [r2, #16]
 8010634:	f107 010a 	add.w	r1, r7, #10
 8010638:	4610      	mov	r0, r2
 801063a:	4798      	blx	r3
 801063c:	60f8      	str	r0, [r7, #12]
      break;
 801063e:	e004      	b.n	801064a <USBD_GetDescriptor+0x156>
    default:
#if (USBD_SUPPORT_USER_STRING == 1)
      pbuf = pdev->pClass->GetUsrStrDescriptor(pdev, (req->wValue) , &len);
      break;
#else      
       USBD_CtlError(pdev , req);
 8010640:	6839      	ldr	r1, [r7, #0]
 8010642:	6878      	ldr	r0, [r7, #4]
 8010644:	f000 f9ee 	bl	8010a24 <USBD_CtlError>
      return;
 8010648:	e044      	b.n	80106d4 <USBD_GetDescriptor+0x1e0>
#endif   
    }
    break;
 801064a:	e02e      	b.n	80106aa <USBD_GetDescriptor+0x1b6>
  case USB_DESC_TYPE_DEVICE_QUALIFIER:                   

    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 801064c:	687b      	ldr	r3, [r7, #4]
 801064e:	7c1b      	ldrb	r3, [r3, #16]
 8010650:	2b00      	cmp	r3, #0
 8010652:	d109      	bne.n	8010668 <USBD_GetDescriptor+0x174>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8010654:	687b      	ldr	r3, [r7, #4]
 8010656:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 801065a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801065c:	f107 020a 	add.w	r2, r7, #10
 8010660:	4610      	mov	r0, r2
 8010662:	4798      	blx	r3
 8010664:	60f8      	str	r0, [r7, #12]
      break;
 8010666:	e020      	b.n	80106aa <USBD_GetDescriptor+0x1b6>
    }
    else
    {
      USBD_CtlError(pdev , req);
 8010668:	6839      	ldr	r1, [r7, #0]
 801066a:	6878      	ldr	r0, [r7, #4]
 801066c:	f000 f9da 	bl	8010a24 <USBD_CtlError>
      return;
 8010670:	e030      	b.n	80106d4 <USBD_GetDescriptor+0x1e0>
    } 

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 8010672:	687b      	ldr	r3, [r7, #4]
 8010674:	7c1b      	ldrb	r3, [r3, #16]
 8010676:	2b00      	cmp	r3, #0
 8010678:	d10d      	bne.n	8010696 <USBD_GetDescriptor+0x1a2>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 801067a:	687b      	ldr	r3, [r7, #4]
 801067c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010682:	f107 020a 	add.w	r2, r7, #10
 8010686:	4610      	mov	r0, r2
 8010688:	4798      	blx	r3
 801068a:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 801068c:	68fb      	ldr	r3, [r7, #12]
 801068e:	3301      	adds	r3, #1
 8010690:	2207      	movs	r2, #7
 8010692:	701a      	strb	r2, [r3, #0]
      break; 
 8010694:	e009      	b.n	80106aa <USBD_GetDescriptor+0x1b6>
    }
    else
    {
      USBD_CtlError(pdev , req);
 8010696:	6839      	ldr	r1, [r7, #0]
 8010698:	6878      	ldr	r0, [r7, #4]
 801069a:	f000 f9c3 	bl	8010a24 <USBD_CtlError>
      return;
 801069e:	e019      	b.n	80106d4 <USBD_GetDescriptor+0x1e0>
    }

  default: 
     USBD_CtlError(pdev , req);
 80106a0:	6839      	ldr	r1, [r7, #0]
 80106a2:	6878      	ldr	r0, [r7, #4]
 80106a4:	f000 f9be 	bl	8010a24 <USBD_CtlError>
    return;
 80106a8:	e014      	b.n	80106d4 <USBD_GetDescriptor+0x1e0>
  }
  
  if((len != 0)&& (req->wLength != 0))
 80106aa:	897b      	ldrh	r3, [r7, #10]
 80106ac:	2b00      	cmp	r3, #0
 80106ae:	d011      	beq.n	80106d4 <USBD_GetDescriptor+0x1e0>
 80106b0:	683b      	ldr	r3, [r7, #0]
 80106b2:	88db      	ldrh	r3, [r3, #6]
 80106b4:	2b00      	cmp	r3, #0
 80106b6:	d00d      	beq.n	80106d4 <USBD_GetDescriptor+0x1e0>
  {
    
    len = MIN(len , req->wLength);
 80106b8:	683b      	ldr	r3, [r7, #0]
 80106ba:	88da      	ldrh	r2, [r3, #6]
 80106bc:	897b      	ldrh	r3, [r7, #10]
 80106be:	4293      	cmp	r3, r2
 80106c0:	bf28      	it	cs
 80106c2:	4613      	movcs	r3, r2
 80106c4:	b29b      	uxth	r3, r3
 80106c6:	817b      	strh	r3, [r7, #10]
    
    USBD_CtlSendData (pdev, 
 80106c8:	897b      	ldrh	r3, [r7, #10]
 80106ca:	461a      	mov	r2, r3
 80106cc:	68f9      	ldr	r1, [r7, #12]
 80106ce:	6878      	ldr	r0, [r7, #4]
 80106d0:	f000 f9b9 	bl	8010a46 <USBD_CtlSendData>
                      pbuf,
                      len);
  }
  
}
 80106d4:	3710      	adds	r7, #16
 80106d6:	46bd      	mov	sp, r7
 80106d8:	bd80      	pop	{r7, pc}
 80106da:	bf00      	nop

080106dc <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{
 80106dc:	b580      	push	{r7, lr}
 80106de:	b084      	sub	sp, #16
 80106e0:	af00      	add	r7, sp, #0
 80106e2:	6078      	str	r0, [r7, #4]
 80106e4:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr; 
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
 80106e6:	683b      	ldr	r3, [r7, #0]
 80106e8:	889b      	ldrh	r3, [r3, #4]
 80106ea:	2b00      	cmp	r3, #0
 80106ec:	d12c      	bne.n	8010748 <USBD_SetAddress+0x6c>
 80106ee:	683b      	ldr	r3, [r7, #0]
 80106f0:	88db      	ldrh	r3, [r3, #6]
 80106f2:	2b00      	cmp	r3, #0
 80106f4:	d128      	bne.n	8010748 <USBD_SetAddress+0x6c>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 80106f6:	683b      	ldr	r3, [r7, #0]
 80106f8:	885b      	ldrh	r3, [r3, #2]
 80106fa:	b2db      	uxtb	r3, r3
 80106fc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010700:	73fb      	strb	r3, [r7, #15]
    
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8010702:	687b      	ldr	r3, [r7, #4]
 8010704:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8010708:	2b03      	cmp	r3, #3
 801070a:	d104      	bne.n	8010716 <USBD_SetAddress+0x3a>
    {
      USBD_CtlError(pdev , req);
 801070c:	6839      	ldr	r1, [r7, #0]
 801070e:	6878      	ldr	r0, [r7, #4]
 8010710:	f000 f988 	bl	8010a24 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8010714:	e01d      	b.n	8010752 <USBD_SetAddress+0x76>
    } 
    else 
    {
      pdev->dev_address = dev_addr;
 8010716:	687b      	ldr	r3, [r7, #4]
 8010718:	7bfa      	ldrb	r2, [r7, #15]
 801071a:	f883 21fe 	strb.w	r2, [r3, #510]	; 0x1fe
      USBD_LL_SetUSBAddress(pdev, dev_addr);               
 801071e:	7bfb      	ldrb	r3, [r7, #15]
 8010720:	4619      	mov	r1, r3
 8010722:	6878      	ldr	r0, [r7, #4]
 8010724:	f7f1 fe58 	bl	80023d8 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);                         
 8010728:	6878      	ldr	r0, [r7, #4]
 801072a:	f000 f9cc 	bl	8010ac6 <USBD_CtlSendStatus>
      
      if (dev_addr != 0) 
 801072e:	7bfb      	ldrb	r3, [r7, #15]
 8010730:	2b00      	cmp	r3, #0
 8010732:	d004      	beq.n	801073e <USBD_SetAddress+0x62>
      {
        pdev->dev_state  = USBD_STATE_ADDRESSED;
 8010734:	687b      	ldr	r3, [r7, #4]
 8010736:	2202      	movs	r2, #2
 8010738:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 801073c:	e009      	b.n	8010752 <USBD_SetAddress+0x76>
      } 
      else 
      {
        pdev->dev_state  = USBD_STATE_DEFAULT; 
 801073e:	687b      	ldr	r3, [r7, #4]
 8010740:	2201      	movs	r2, #1
 8010742:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8010746:	e004      	b.n	8010752 <USBD_SetAddress+0x76>
      }
    }
  } 
  else 
  {
     USBD_CtlError(pdev , req);                        
 8010748:	6839      	ldr	r1, [r7, #0]
 801074a:	6878      	ldr	r0, [r7, #4]
 801074c:	f000 f96a 	bl	8010a24 <USBD_CtlError>
  } 
}
 8010750:	bf00      	nop
 8010752:	bf00      	nop
 8010754:	3710      	adds	r7, #16
 8010756:	46bd      	mov	sp, r7
 8010758:	bd80      	pop	{r7, pc}
	...

0801075c <USBD_SetConfig>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev , 
                           USBD_SetupReqTypedef *req)
{
 801075c:	b580      	push	{r7, lr}
 801075e:	b082      	sub	sp, #8
 8010760:	af00      	add	r7, sp, #0
 8010762:	6078      	str	r0, [r7, #4]
 8010764:	6039      	str	r1, [r7, #0]
  
  static uint8_t  cfgidx;
  
  cfgidx = (uint8_t)(req->wValue);                 
 8010766:	683b      	ldr	r3, [r7, #0]
 8010768:	885b      	ldrh	r3, [r3, #2]
 801076a:	b2da      	uxtb	r2, r3
 801076c:	4b3e      	ldr	r3, [pc, #248]	; (8010868 <USBD_SetConfig+0x10c>)
 801076e:	701a      	strb	r2, [r3, #0]
  
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION ) 
 8010770:	4b3d      	ldr	r3, [pc, #244]	; (8010868 <USBD_SetConfig+0x10c>)
 8010772:	781b      	ldrb	r3, [r3, #0]
 8010774:	2b01      	cmp	r3, #1
 8010776:	d904      	bls.n	8010782 <USBD_SetConfig+0x26>
  {            
     USBD_CtlError(pdev , req);                              
 8010778:	6839      	ldr	r1, [r7, #0]
 801077a:	6878      	ldr	r0, [r7, #4]
 801077c:	f000 f952 	bl	8010a24 <USBD_CtlError>
 8010780:	e06f      	b.n	8010862 <USBD_SetConfig+0x106>
  } 
  else 
  {
    switch (pdev->dev_state) 
 8010782:	687b      	ldr	r3, [r7, #4]
 8010784:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8010788:	2b02      	cmp	r3, #2
 801078a:	d002      	beq.n	8010792 <USBD_SetConfig+0x36>
 801078c:	2b03      	cmp	r3, #3
 801078e:	d023      	beq.n	80107d8 <USBD_SetConfig+0x7c>
 8010790:	e062      	b.n	8010858 <USBD_SetConfig+0xfc>
    {
    case USBD_STATE_ADDRESSED:
      if (cfgidx) 
 8010792:	4b35      	ldr	r3, [pc, #212]	; (8010868 <USBD_SetConfig+0x10c>)
 8010794:	781b      	ldrb	r3, [r3, #0]
 8010796:	2b00      	cmp	r3, #0
 8010798:	d01a      	beq.n	80107d0 <USBD_SetConfig+0x74>
      {                                			   							   							   				
        pdev->dev_config = cfgidx;
 801079a:	4b33      	ldr	r3, [pc, #204]	; (8010868 <USBD_SetConfig+0x10c>)
 801079c:	781b      	ldrb	r3, [r3, #0]
 801079e:	461a      	mov	r2, r3
 80107a0:	687b      	ldr	r3, [r7, #4]
 80107a2:	605a      	str	r2, [r3, #4]
        pdev->dev_state = USBD_STATE_CONFIGURED;
 80107a4:	687b      	ldr	r3, [r7, #4]
 80107a6:	2203      	movs	r2, #3
 80107a8:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
        if(USBD_SetClassConfig(pdev , cfgidx) == USBD_FAIL)
 80107ac:	4b2e      	ldr	r3, [pc, #184]	; (8010868 <USBD_SetConfig+0x10c>)
 80107ae:	781b      	ldrb	r3, [r3, #0]
 80107b0:	4619      	mov	r1, r3
 80107b2:	6878      	ldr	r0, [r7, #4]
 80107b4:	f7ff fb19 	bl	800fdea <USBD_SetClassConfig>
 80107b8:	4603      	mov	r3, r0
 80107ba:	2b02      	cmp	r3, #2
 80107bc:	d104      	bne.n	80107c8 <USBD_SetConfig+0x6c>
        {
          USBD_CtlError(pdev , req);  
 80107be:	6839      	ldr	r1, [r7, #0]
 80107c0:	6878      	ldr	r0, [r7, #4]
 80107c2:	f000 f92f 	bl	8010a24 <USBD_CtlError>
          return;
 80107c6:	e04c      	b.n	8010862 <USBD_SetConfig+0x106>
        }
        USBD_CtlSendStatus(pdev);
 80107c8:	6878      	ldr	r0, [r7, #4]
 80107ca:	f000 f97c 	bl	8010ac6 <USBD_CtlSendStatus>
      }
      else 
      {
         USBD_CtlSendStatus(pdev);
      }
      break;
 80107ce:	e048      	b.n	8010862 <USBD_SetConfig+0x106>
         USBD_CtlSendStatus(pdev);
 80107d0:	6878      	ldr	r0, [r7, #4]
 80107d2:	f000 f978 	bl	8010ac6 <USBD_CtlSendStatus>
      break;
 80107d6:	e044      	b.n	8010862 <USBD_SetConfig+0x106>
      
    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0) 
 80107d8:	4b23      	ldr	r3, [pc, #140]	; (8010868 <USBD_SetConfig+0x10c>)
 80107da:	781b      	ldrb	r3, [r3, #0]
 80107dc:	2b00      	cmp	r3, #0
 80107de:	d112      	bne.n	8010806 <USBD_SetConfig+0xaa>
      {                           
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80107e0:	687b      	ldr	r3, [r7, #4]
 80107e2:	2202      	movs	r2, #2
 80107e4:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
        pdev->dev_config = cfgidx;          
 80107e8:	4b1f      	ldr	r3, [pc, #124]	; (8010868 <USBD_SetConfig+0x10c>)
 80107ea:	781b      	ldrb	r3, [r3, #0]
 80107ec:	461a      	mov	r2, r3
 80107ee:	687b      	ldr	r3, [r7, #4]
 80107f0:	605a      	str	r2, [r3, #4]
        USBD_ClrClassConfig(pdev , cfgidx);
 80107f2:	4b1d      	ldr	r3, [pc, #116]	; (8010868 <USBD_SetConfig+0x10c>)
 80107f4:	781b      	ldrb	r3, [r3, #0]
 80107f6:	4619      	mov	r1, r3
 80107f8:	6878      	ldr	r0, [r7, #4]
 80107fa:	f7ff fb15 	bl	800fe28 <USBD_ClrClassConfig>
        USBD_CtlSendStatus(pdev);
 80107fe:	6878      	ldr	r0, [r7, #4]
 8010800:	f000 f961 	bl	8010ac6 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlSendStatus(pdev);
      }
      break;
 8010804:	e02d      	b.n	8010862 <USBD_SetConfig+0x106>
      else  if (cfgidx != pdev->dev_config) 
 8010806:	4b18      	ldr	r3, [pc, #96]	; (8010868 <USBD_SetConfig+0x10c>)
 8010808:	781b      	ldrb	r3, [r3, #0]
 801080a:	461a      	mov	r2, r3
 801080c:	687b      	ldr	r3, [r7, #4]
 801080e:	685b      	ldr	r3, [r3, #4]
 8010810:	429a      	cmp	r2, r3
 8010812:	d01d      	beq.n	8010850 <USBD_SetConfig+0xf4>
        USBD_ClrClassConfig(pdev , pdev->dev_config);
 8010814:	687b      	ldr	r3, [r7, #4]
 8010816:	685b      	ldr	r3, [r3, #4]
 8010818:	b2db      	uxtb	r3, r3
 801081a:	4619      	mov	r1, r3
 801081c:	6878      	ldr	r0, [r7, #4]
 801081e:	f7ff fb03 	bl	800fe28 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8010822:	4b11      	ldr	r3, [pc, #68]	; (8010868 <USBD_SetConfig+0x10c>)
 8010824:	781b      	ldrb	r3, [r3, #0]
 8010826:	461a      	mov	r2, r3
 8010828:	687b      	ldr	r3, [r7, #4]
 801082a:	605a      	str	r2, [r3, #4]
        if(USBD_SetClassConfig(pdev , cfgidx) == USBD_FAIL)
 801082c:	4b0e      	ldr	r3, [pc, #56]	; (8010868 <USBD_SetConfig+0x10c>)
 801082e:	781b      	ldrb	r3, [r3, #0]
 8010830:	4619      	mov	r1, r3
 8010832:	6878      	ldr	r0, [r7, #4]
 8010834:	f7ff fad9 	bl	800fdea <USBD_SetClassConfig>
 8010838:	4603      	mov	r3, r0
 801083a:	2b02      	cmp	r3, #2
 801083c:	d104      	bne.n	8010848 <USBD_SetConfig+0xec>
          USBD_CtlError(pdev , req);  
 801083e:	6839      	ldr	r1, [r7, #0]
 8010840:	6878      	ldr	r0, [r7, #4]
 8010842:	f000 f8ef 	bl	8010a24 <USBD_CtlError>
          return;
 8010846:	e00c      	b.n	8010862 <USBD_SetConfig+0x106>
        USBD_CtlSendStatus(pdev);
 8010848:	6878      	ldr	r0, [r7, #4]
 801084a:	f000 f93c 	bl	8010ac6 <USBD_CtlSendStatus>
      break;
 801084e:	e008      	b.n	8010862 <USBD_SetConfig+0x106>
        USBD_CtlSendStatus(pdev);
 8010850:	6878      	ldr	r0, [r7, #4]
 8010852:	f000 f938 	bl	8010ac6 <USBD_CtlSendStatus>
      break;
 8010856:	e004      	b.n	8010862 <USBD_SetConfig+0x106>
      
    default:					
       USBD_CtlError(pdev , req);                     
 8010858:	6839      	ldr	r1, [r7, #0]
 801085a:	6878      	ldr	r0, [r7, #4]
 801085c:	f000 f8e2 	bl	8010a24 <USBD_CtlError>
      break;
 8010860:	bf00      	nop
    }
  }
}
 8010862:	3708      	adds	r7, #8
 8010864:	46bd      	mov	sp, r7
 8010866:	bd80      	pop	{r7, pc}
 8010868:	200005cc 	.word	0x200005cc

0801086c <USBD_GetConfig>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev , 
                           USBD_SetupReqTypedef *req)
{
 801086c:	b580      	push	{r7, lr}
 801086e:	b082      	sub	sp, #8
 8010870:	af00      	add	r7, sp, #0
 8010872:	6078      	str	r0, [r7, #4]
 8010874:	6039      	str	r1, [r7, #0]

  if (req->wLength != 1) 
 8010876:	683b      	ldr	r3, [r7, #0]
 8010878:	88db      	ldrh	r3, [r3, #6]
 801087a:	2b01      	cmp	r3, #1
 801087c:	d004      	beq.n	8010888 <USBD_GetConfig+0x1c>
  {                   
     USBD_CtlError(pdev , req);
 801087e:	6839      	ldr	r1, [r7, #0]
 8010880:	6878      	ldr	r0, [r7, #4]
 8010882:	f000 f8cf 	bl	8010a24 <USBD_CtlError>
    default:
       USBD_CtlError(pdev , req);
      break;
    }
  }
}
 8010886:	e01f      	b.n	80108c8 <USBD_GetConfig+0x5c>
    switch (pdev->dev_state )  
 8010888:	687b      	ldr	r3, [r7, #4]
 801088a:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 801088e:	2b02      	cmp	r3, #2
 8010890:	d002      	beq.n	8010898 <USBD_GetConfig+0x2c>
 8010892:	2b03      	cmp	r3, #3
 8010894:	d00b      	beq.n	80108ae <USBD_GetConfig+0x42>
 8010896:	e012      	b.n	80108be <USBD_GetConfig+0x52>
      pdev->dev_default_config = 0;
 8010898:	687b      	ldr	r3, [r7, #4]
 801089a:	2200      	movs	r2, #0
 801089c:	609a      	str	r2, [r3, #8]
                        (uint8_t *)&pdev->dev_default_config,
 801089e:	687b      	ldr	r3, [r7, #4]
 80108a0:	3308      	adds	r3, #8
      USBD_CtlSendData (pdev, 
 80108a2:	2201      	movs	r2, #1
 80108a4:	4619      	mov	r1, r3
 80108a6:	6878      	ldr	r0, [r7, #4]
 80108a8:	f000 f8cd 	bl	8010a46 <USBD_CtlSendData>
      break;
 80108ac:	e00c      	b.n	80108c8 <USBD_GetConfig+0x5c>
                        (uint8_t *)&pdev->dev_config,
 80108ae:	687b      	ldr	r3, [r7, #4]
 80108b0:	3304      	adds	r3, #4
      USBD_CtlSendData (pdev, 
 80108b2:	2201      	movs	r2, #1
 80108b4:	4619      	mov	r1, r3
 80108b6:	6878      	ldr	r0, [r7, #4]
 80108b8:	f000 f8c5 	bl	8010a46 <USBD_CtlSendData>
      break;
 80108bc:	e004      	b.n	80108c8 <USBD_GetConfig+0x5c>
       USBD_CtlError(pdev , req);
 80108be:	6839      	ldr	r1, [r7, #0]
 80108c0:	6878      	ldr	r0, [r7, #4]
 80108c2:	f000 f8af 	bl	8010a24 <USBD_CtlError>
      break;
 80108c6:	bf00      	nop
}
 80108c8:	bf00      	nop
 80108ca:	3708      	adds	r7, #8
 80108cc:	46bd      	mov	sp, r7
 80108ce:	bd80      	pop	{r7, pc}

080108d0 <USBD_GetStatus>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev , 
                           USBD_SetupReqTypedef *req)
{
 80108d0:	b580      	push	{r7, lr}
 80108d2:	b082      	sub	sp, #8
 80108d4:	af00      	add	r7, sp, #0
 80108d6:	6078      	str	r0, [r7, #4]
 80108d8:	6039      	str	r1, [r7, #0]
  
    
  switch (pdev->dev_state) 
 80108da:	687b      	ldr	r3, [r7, #4]
 80108dc:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 80108e0:	3b02      	subs	r3, #2
 80108e2:	2b01      	cmp	r3, #1
 80108e4:	d815      	bhi.n	8010912 <USBD_GetStatus+0x42>
  {
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    
#if ( USBD_SELF_POWERED == 1)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;                                  
 80108e6:	687b      	ldr	r3, [r7, #4]
 80108e8:	2201      	movs	r2, #1
 80108ea:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0;                                   
#endif
                      
    if (pdev->dev_remote_wakeup) 
 80108ec:	687b      	ldr	r3, [r7, #4]
 80108ee:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80108f2:	2b00      	cmp	r3, #0
 80108f4:	d005      	beq.n	8010902 <USBD_GetStatus+0x32>
    {
       pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;                                
 80108f6:	687b      	ldr	r3, [r7, #4]
 80108f8:	68db      	ldr	r3, [r3, #12]
 80108fa:	f043 0202 	orr.w	r2, r3, #2
 80108fe:	687b      	ldr	r3, [r7, #4]
 8010900:	60da      	str	r2, [r3, #12]
    }
    
    USBD_CtlSendData (pdev, 
                      (uint8_t *)& pdev->dev_config_status,
 8010902:	687b      	ldr	r3, [r7, #4]
 8010904:	330c      	adds	r3, #12
    USBD_CtlSendData (pdev, 
 8010906:	2202      	movs	r2, #2
 8010908:	4619      	mov	r1, r3
 801090a:	6878      	ldr	r0, [r7, #4]
 801090c:	f000 f89b 	bl	8010a46 <USBD_CtlSendData>
                      2);
    break;
 8010910:	e004      	b.n	801091c <USBD_GetStatus+0x4c>
    
  default :
    USBD_CtlError(pdev , req);                        
 8010912:	6839      	ldr	r1, [r7, #0]
 8010914:	6878      	ldr	r0, [r7, #4]
 8010916:	f000 f885 	bl	8010a24 <USBD_CtlError>
    break;
 801091a:	bf00      	nop
  }
}
 801091c:	bf00      	nop
 801091e:	3708      	adds	r7, #8
 8010920:	46bd      	mov	sp, r7
 8010922:	bd80      	pop	{r7, pc}

08010924 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{
 8010924:	b580      	push	{r7, lr}
 8010926:	b082      	sub	sp, #8
 8010928:	af00      	add	r7, sp, #0
 801092a:	6078      	str	r0, [r7, #4]
 801092c:	6039      	str	r1, [r7, #0]

  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 801092e:	683b      	ldr	r3, [r7, #0]
 8010930:	885b      	ldrh	r3, [r3, #2]
 8010932:	2b01      	cmp	r3, #1
 8010934:	d10d      	bne.n	8010952 <USBD_SetFeature+0x2e>
  {
    pdev->dev_remote_wakeup = 1;  
 8010936:	687b      	ldr	r3, [r7, #4]
 8010938:	2201      	movs	r2, #1
 801093a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    pdev->pClass->Setup (pdev, req);   
 801093e:	687b      	ldr	r3, [r7, #4]
 8010940:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010944:	689b      	ldr	r3, [r3, #8]
 8010946:	6839      	ldr	r1, [r7, #0]
 8010948:	6878      	ldr	r0, [r7, #4]
 801094a:	4798      	blx	r3
    USBD_CtlSendStatus(pdev);
 801094c:	6878      	ldr	r0, [r7, #4]
 801094e:	f000 f8ba 	bl	8010ac6 <USBD_CtlSendStatus>
  }

}
 8010952:	bf00      	nop
 8010954:	3708      	adds	r7, #8
 8010956:	46bd      	mov	sp, r7
 8010958:	bd80      	pop	{r7, pc}

0801095a <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{
 801095a:	b580      	push	{r7, lr}
 801095c:	b082      	sub	sp, #8
 801095e:	af00      	add	r7, sp, #0
 8010960:	6078      	str	r0, [r7, #4]
 8010962:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8010964:	687b      	ldr	r3, [r7, #4]
 8010966:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 801096a:	3b02      	subs	r3, #2
 801096c:	2b01      	cmp	r3, #1
 801096e:	d812      	bhi.n	8010996 <USBD_ClrFeature+0x3c>
  {
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP) 
 8010970:	683b      	ldr	r3, [r7, #0]
 8010972:	885b      	ldrh	r3, [r3, #2]
 8010974:	2b01      	cmp	r3, #1
 8010976:	d113      	bne.n	80109a0 <USBD_ClrFeature+0x46>
    {
      pdev->dev_remote_wakeup = 0; 
 8010978:	687b      	ldr	r3, [r7, #4]
 801097a:	2200      	movs	r2, #0
 801097c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
      pdev->pClass->Setup (pdev, req);   
 8010980:	687b      	ldr	r3, [r7, #4]
 8010982:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010986:	689b      	ldr	r3, [r3, #8]
 8010988:	6839      	ldr	r1, [r7, #0]
 801098a:	6878      	ldr	r0, [r7, #4]
 801098c:	4798      	blx	r3
      USBD_CtlSendStatus(pdev);
 801098e:	6878      	ldr	r0, [r7, #4]
 8010990:	f000 f899 	bl	8010ac6 <USBD_CtlSendStatus>
    }
    break;
 8010994:	e004      	b.n	80109a0 <USBD_ClrFeature+0x46>
    
  default :
     USBD_CtlError(pdev , req);
 8010996:	6839      	ldr	r1, [r7, #0]
 8010998:	6878      	ldr	r0, [r7, #4]
 801099a:	f000 f843 	bl	8010a24 <USBD_CtlError>
    break;
 801099e:	e000      	b.n	80109a2 <USBD_ClrFeature+0x48>
    break;
 80109a0:	bf00      	nop
  }
}
 80109a2:	bf00      	nop
 80109a4:	3708      	adds	r7, #8
 80109a6:	46bd      	mov	sp, r7
 80109a8:	bd80      	pop	{r7, pc}

080109aa <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80109aa:	b480      	push	{r7}
 80109ac:	b083      	sub	sp, #12
 80109ae:	af00      	add	r7, sp, #0
 80109b0:	6078      	str	r0, [r7, #4]
 80109b2:	6039      	str	r1, [r7, #0]
  req->bmRequest     = *(uint8_t *)  (pdata);
 80109b4:	683b      	ldr	r3, [r7, #0]
 80109b6:	781a      	ldrb	r2, [r3, #0]
 80109b8:	687b      	ldr	r3, [r7, #4]
 80109ba:	701a      	strb	r2, [r3, #0]
  req->bRequest      = *(uint8_t *)  (pdata +  1);
 80109bc:	683b      	ldr	r3, [r7, #0]
 80109be:	785a      	ldrb	r2, [r3, #1]
 80109c0:	687b      	ldr	r3, [r7, #4]
 80109c2:	705a      	strb	r2, [r3, #1]
  req->wValue        = SWAPBYTE      (pdata +  2);
 80109c4:	683b      	ldr	r3, [r7, #0]
 80109c6:	3302      	adds	r3, #2
 80109c8:	781b      	ldrb	r3, [r3, #0]
 80109ca:	b29a      	uxth	r2, r3
 80109cc:	683b      	ldr	r3, [r7, #0]
 80109ce:	3303      	adds	r3, #3
 80109d0:	781b      	ldrb	r3, [r3, #0]
 80109d2:	b29b      	uxth	r3, r3
 80109d4:	021b      	lsls	r3, r3, #8
 80109d6:	b29b      	uxth	r3, r3
 80109d8:	4413      	add	r3, r2
 80109da:	b29a      	uxth	r2, r3
 80109dc:	687b      	ldr	r3, [r7, #4]
 80109de:	805a      	strh	r2, [r3, #2]
  req->wIndex        = SWAPBYTE      (pdata +  4);
 80109e0:	683b      	ldr	r3, [r7, #0]
 80109e2:	3304      	adds	r3, #4
 80109e4:	781b      	ldrb	r3, [r3, #0]
 80109e6:	b29a      	uxth	r2, r3
 80109e8:	683b      	ldr	r3, [r7, #0]
 80109ea:	3305      	adds	r3, #5
 80109ec:	781b      	ldrb	r3, [r3, #0]
 80109ee:	b29b      	uxth	r3, r3
 80109f0:	021b      	lsls	r3, r3, #8
 80109f2:	b29b      	uxth	r3, r3
 80109f4:	4413      	add	r3, r2
 80109f6:	b29a      	uxth	r2, r3
 80109f8:	687b      	ldr	r3, [r7, #4]
 80109fa:	809a      	strh	r2, [r3, #4]
  req->wLength       = SWAPBYTE      (pdata +  6);
 80109fc:	683b      	ldr	r3, [r7, #0]
 80109fe:	3306      	adds	r3, #6
 8010a00:	781b      	ldrb	r3, [r3, #0]
 8010a02:	b29a      	uxth	r2, r3
 8010a04:	683b      	ldr	r3, [r7, #0]
 8010a06:	3307      	adds	r3, #7
 8010a08:	781b      	ldrb	r3, [r3, #0]
 8010a0a:	b29b      	uxth	r3, r3
 8010a0c:	021b      	lsls	r3, r3, #8
 8010a0e:	b29b      	uxth	r3, r3
 8010a10:	4413      	add	r3, r2
 8010a12:	b29a      	uxth	r2, r3
 8010a14:	687b      	ldr	r3, [r7, #4]
 8010a16:	80da      	strh	r2, [r3, #6]

}
 8010a18:	bf00      	nop
 8010a1a:	370c      	adds	r7, #12
 8010a1c:	46bd      	mov	sp, r7
 8010a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a22:	4770      	bx	lr

08010a24 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 8010a24:	b580      	push	{r7, lr}
 8010a26:	b082      	sub	sp, #8
 8010a28:	af00      	add	r7, sp, #0
 8010a2a:	6078      	str	r0, [r7, #4]
 8010a2c:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev , 0x80);
 8010a2e:	2180      	movs	r1, #128	; 0x80
 8010a30:	6878      	ldr	r0, [r7, #4]
 8010a32:	f7f1 fc7f 	bl	8002334 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0);
 8010a36:	2100      	movs	r1, #0
 8010a38:	6878      	ldr	r0, [r7, #4]
 8010a3a:	f7f1 fc7b 	bl	8002334 <USBD_LL_StallEP>
}
 8010a3e:	bf00      	nop
 8010a40:	3708      	adds	r7, #8
 8010a42:	46bd      	mov	sp, r7
 8010a44:	bd80      	pop	{r7, pc}

08010a46 <USBD_CtlSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendData (USBD_HandleTypeDef  *pdev, 
                               uint8_t *pbuf,
                               uint16_t len)
{
 8010a46:	b580      	push	{r7, lr}
 8010a48:	b084      	sub	sp, #16
 8010a4a:	af00      	add	r7, sp, #0
 8010a4c:	60f8      	str	r0, [r7, #12]
 8010a4e:	60b9      	str	r1, [r7, #8]
 8010a50:	4613      	mov	r3, r2
 8010a52:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state          = USBD_EP0_DATA_IN;                                      
 8010a54:	68fb      	ldr	r3, [r7, #12]
 8010a56:	2202      	movs	r2, #2
 8010a58:	f8c3 21f4 	str.w	r2, [r3, #500]	; 0x1f4
  pdev->ep_in[0].total_length = len;
 8010a5c:	88fa      	ldrh	r2, [r7, #6]
 8010a5e:	68fb      	ldr	r3, [r7, #12]
 8010a60:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length   = len;
 8010a62:	88fa      	ldrh	r2, [r7, #6]
 8010a64:	68fb      	ldr	r3, [r7, #12]
 8010a66:	61da      	str	r2, [r3, #28]
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);  
 8010a68:	88fb      	ldrh	r3, [r7, #6]
 8010a6a:	68ba      	ldr	r2, [r7, #8]
 8010a6c:	2100      	movs	r1, #0
 8010a6e:	68f8      	ldr	r0, [r7, #12]
 8010a70:	f7f1 fcc5 	bl	80023fe <USBD_LL_Transmit>
  
  return USBD_OK;
 8010a74:	2300      	movs	r3, #0
}
 8010a76:	4618      	mov	r0, r3
 8010a78:	3710      	adds	r7, #16
 8010a7a:	46bd      	mov	sp, r7
 8010a7c:	bd80      	pop	{r7, pc}

08010a7e <USBD_CtlContinueSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueSendData (USBD_HandleTypeDef  *pdev, 
                                       uint8_t *pbuf,
                                       uint16_t len)
{
 8010a7e:	b580      	push	{r7, lr}
 8010a80:	b084      	sub	sp, #16
 8010a82:	af00      	add	r7, sp, #0
 8010a84:	60f8      	str	r0, [r7, #12]
 8010a86:	60b9      	str	r1, [r7, #8]
 8010a88:	4613      	mov	r3, r2
 8010a8a:	80fb      	strh	r3, [r7, #6]
 /* Start the next transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);   
 8010a8c:	88fb      	ldrh	r3, [r7, #6]
 8010a8e:	68ba      	ldr	r2, [r7, #8]
 8010a90:	2100      	movs	r1, #0
 8010a92:	68f8      	ldr	r0, [r7, #12]
 8010a94:	f7f1 fcb3 	bl	80023fe <USBD_LL_Transmit>
  
  return USBD_OK;
 8010a98:	2300      	movs	r3, #0
}
 8010a9a:	4618      	mov	r0, r3
 8010a9c:	3710      	adds	r7, #16
 8010a9e:	46bd      	mov	sp, r7
 8010aa0:	bd80      	pop	{r7, pc}

08010aa2 <USBD_CtlContinueRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueRx (USBD_HandleTypeDef  *pdev, 
                                          uint8_t *pbuf,                                          
                                          uint16_t len)
{
 8010aa2:	b580      	push	{r7, lr}
 8010aa4:	b084      	sub	sp, #16
 8010aa6:	af00      	add	r7, sp, #0
 8010aa8:	60f8      	str	r0, [r7, #12]
 8010aaa:	60b9      	str	r1, [r7, #8]
 8010aac:	4613      	mov	r3, r2
 8010aae:	80fb      	strh	r3, [r7, #6]

  USBD_LL_PrepareReceive (pdev,
 8010ab0:	88fb      	ldrh	r3, [r7, #6]
 8010ab2:	68ba      	ldr	r2, [r7, #8]
 8010ab4:	2100      	movs	r1, #0
 8010ab6:	68f8      	ldr	r0, [r7, #12]
 8010ab8:	f7f1 fcb8 	bl	800242c <USBD_LL_PrepareReceive>
                          0,                     
                          pbuf,                         
                          len);
  return USBD_OK;
 8010abc:	2300      	movs	r3, #0
}
 8010abe:	4618      	mov	r0, r3
 8010ac0:	3710      	adds	r7, #16
 8010ac2:	46bd      	mov	sp, r7
 8010ac4:	bd80      	pop	{r7, pc}

08010ac6 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendStatus (USBD_HandleTypeDef  *pdev)
{
 8010ac6:	b580      	push	{r7, lr}
 8010ac8:	b082      	sub	sp, #8
 8010aca:	af00      	add	r7, sp, #0
 8010acc:	6078      	str	r0, [r7, #4]

  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8010ace:	687b      	ldr	r3, [r7, #4]
 8010ad0:	2204      	movs	r2, #4
 8010ad2:	f8c3 21f4 	str.w	r2, [r3, #500]	; 0x1f4
  
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, NULL, 0);   
 8010ad6:	2300      	movs	r3, #0
 8010ad8:	2200      	movs	r2, #0
 8010ada:	2100      	movs	r1, #0
 8010adc:	6878      	ldr	r0, [r7, #4]
 8010ade:	f7f1 fc8e 	bl	80023fe <USBD_LL_Transmit>
  
  return USBD_OK;
 8010ae2:	2300      	movs	r3, #0
}
 8010ae4:	4618      	mov	r0, r3
 8010ae6:	3708      	adds	r7, #8
 8010ae8:	46bd      	mov	sp, r7
 8010aea:	bd80      	pop	{r7, pc}

08010aec <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlReceiveStatus (USBD_HandleTypeDef  *pdev)
{
 8010aec:	b580      	push	{r7, lr}
 8010aee:	b082      	sub	sp, #8
 8010af0:	af00      	add	r7, sp, #0
 8010af2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT; 
 8010af4:	687b      	ldr	r3, [r7, #4]
 8010af6:	2205      	movs	r2, #5
 8010af8:	f8c3 21f4 	str.w	r2, [r3, #500]	; 0x1f4
  
 /* Start the transfer */  
  USBD_LL_PrepareReceive ( pdev,
 8010afc:	2300      	movs	r3, #0
 8010afe:	2200      	movs	r2, #0
 8010b00:	2100      	movs	r1, #0
 8010b02:	6878      	ldr	r0, [r7, #4]
 8010b04:	f7f1 fc92 	bl	800242c <USBD_LL_PrepareReceive>
                    0,
                    NULL,
                    0);  

  return USBD_OK;
 8010b08:	2300      	movs	r3, #0
}
 8010b0a:	4618      	mov	r0, r3
 8010b0c:	3708      	adds	r7, #8
 8010b0e:	46bd      	mov	sp, r7
 8010b10:	bd80      	pop	{r7, pc}
	...

08010b14 <__libc_init_array>:
 8010b14:	b570      	push	{r4, r5, r6, lr}
 8010b16:	4d0d      	ldr	r5, [pc, #52]	; (8010b4c <__libc_init_array+0x38>)
 8010b18:	4c0d      	ldr	r4, [pc, #52]	; (8010b50 <__libc_init_array+0x3c>)
 8010b1a:	1b64      	subs	r4, r4, r5
 8010b1c:	10a4      	asrs	r4, r4, #2
 8010b1e:	2600      	movs	r6, #0
 8010b20:	42a6      	cmp	r6, r4
 8010b22:	d109      	bne.n	8010b38 <__libc_init_array+0x24>
 8010b24:	4d0b      	ldr	r5, [pc, #44]	; (8010b54 <__libc_init_array+0x40>)
 8010b26:	4c0c      	ldr	r4, [pc, #48]	; (8010b58 <__libc_init_array+0x44>)
 8010b28:	f005 f972 	bl	8015e10 <_init>
 8010b2c:	1b64      	subs	r4, r4, r5
 8010b2e:	10a4      	asrs	r4, r4, #2
 8010b30:	2600      	movs	r6, #0
 8010b32:	42a6      	cmp	r6, r4
 8010b34:	d105      	bne.n	8010b42 <__libc_init_array+0x2e>
 8010b36:	bd70      	pop	{r4, r5, r6, pc}
 8010b38:	f855 3b04 	ldr.w	r3, [r5], #4
 8010b3c:	4798      	blx	r3
 8010b3e:	3601      	adds	r6, #1
 8010b40:	e7ee      	b.n	8010b20 <__libc_init_array+0xc>
 8010b42:	f855 3b04 	ldr.w	r3, [r5], #4
 8010b46:	4798      	blx	r3
 8010b48:	3601      	adds	r6, #1
 8010b4a:	e7f2      	b.n	8010b32 <__libc_init_array+0x1e>
 8010b4c:	080169a0 	.word	0x080169a0
 8010b50:	080169a0 	.word	0x080169a0
 8010b54:	080169a0 	.word	0x080169a0
 8010b58:	080169a4 	.word	0x080169a4

08010b5c <malloc>:
 8010b5c:	4b02      	ldr	r3, [pc, #8]	; (8010b68 <malloc+0xc>)
 8010b5e:	4601      	mov	r1, r0
 8010b60:	6818      	ldr	r0, [r3, #0]
 8010b62:	f000 b869 	b.w	8010c38 <_malloc_r>
 8010b66:	bf00      	nop
 8010b68:	2000027c 	.word	0x2000027c

08010b6c <memcpy>:
 8010b6c:	440a      	add	r2, r1
 8010b6e:	4291      	cmp	r1, r2
 8010b70:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8010b74:	d100      	bne.n	8010b78 <memcpy+0xc>
 8010b76:	4770      	bx	lr
 8010b78:	b510      	push	{r4, lr}
 8010b7a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010b7e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8010b82:	4291      	cmp	r1, r2
 8010b84:	d1f9      	bne.n	8010b7a <memcpy+0xe>
 8010b86:	bd10      	pop	{r4, pc}

08010b88 <memset>:
 8010b88:	4402      	add	r2, r0
 8010b8a:	4603      	mov	r3, r0
 8010b8c:	4293      	cmp	r3, r2
 8010b8e:	d100      	bne.n	8010b92 <memset+0xa>
 8010b90:	4770      	bx	lr
 8010b92:	f803 1b01 	strb.w	r1, [r3], #1
 8010b96:	e7f9      	b.n	8010b8c <memset+0x4>

08010b98 <_free_r>:
 8010b98:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8010b9a:	2900      	cmp	r1, #0
 8010b9c:	d048      	beq.n	8010c30 <_free_r+0x98>
 8010b9e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010ba2:	9001      	str	r0, [sp, #4]
 8010ba4:	2b00      	cmp	r3, #0
 8010ba6:	f1a1 0404 	sub.w	r4, r1, #4
 8010baa:	bfb8      	it	lt
 8010bac:	18e4      	addlt	r4, r4, r3
 8010bae:	f001 fbcf 	bl	8012350 <__malloc_lock>
 8010bb2:	4a20      	ldr	r2, [pc, #128]	; (8010c34 <_free_r+0x9c>)
 8010bb4:	9801      	ldr	r0, [sp, #4]
 8010bb6:	6813      	ldr	r3, [r2, #0]
 8010bb8:	4615      	mov	r5, r2
 8010bba:	b933      	cbnz	r3, 8010bca <_free_r+0x32>
 8010bbc:	6063      	str	r3, [r4, #4]
 8010bbe:	6014      	str	r4, [r2, #0]
 8010bc0:	b003      	add	sp, #12
 8010bc2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8010bc6:	f001 bbc9 	b.w	801235c <__malloc_unlock>
 8010bca:	42a3      	cmp	r3, r4
 8010bcc:	d90b      	bls.n	8010be6 <_free_r+0x4e>
 8010bce:	6821      	ldr	r1, [r4, #0]
 8010bd0:	1862      	adds	r2, r4, r1
 8010bd2:	4293      	cmp	r3, r2
 8010bd4:	bf04      	itt	eq
 8010bd6:	681a      	ldreq	r2, [r3, #0]
 8010bd8:	685b      	ldreq	r3, [r3, #4]
 8010bda:	6063      	str	r3, [r4, #4]
 8010bdc:	bf04      	itt	eq
 8010bde:	1852      	addeq	r2, r2, r1
 8010be0:	6022      	streq	r2, [r4, #0]
 8010be2:	602c      	str	r4, [r5, #0]
 8010be4:	e7ec      	b.n	8010bc0 <_free_r+0x28>
 8010be6:	461a      	mov	r2, r3
 8010be8:	685b      	ldr	r3, [r3, #4]
 8010bea:	b10b      	cbz	r3, 8010bf0 <_free_r+0x58>
 8010bec:	42a3      	cmp	r3, r4
 8010bee:	d9fa      	bls.n	8010be6 <_free_r+0x4e>
 8010bf0:	6811      	ldr	r1, [r2, #0]
 8010bf2:	1855      	adds	r5, r2, r1
 8010bf4:	42a5      	cmp	r5, r4
 8010bf6:	d10b      	bne.n	8010c10 <_free_r+0x78>
 8010bf8:	6824      	ldr	r4, [r4, #0]
 8010bfa:	4421      	add	r1, r4
 8010bfc:	1854      	adds	r4, r2, r1
 8010bfe:	42a3      	cmp	r3, r4
 8010c00:	6011      	str	r1, [r2, #0]
 8010c02:	d1dd      	bne.n	8010bc0 <_free_r+0x28>
 8010c04:	681c      	ldr	r4, [r3, #0]
 8010c06:	685b      	ldr	r3, [r3, #4]
 8010c08:	6053      	str	r3, [r2, #4]
 8010c0a:	4421      	add	r1, r4
 8010c0c:	6011      	str	r1, [r2, #0]
 8010c0e:	e7d7      	b.n	8010bc0 <_free_r+0x28>
 8010c10:	d902      	bls.n	8010c18 <_free_r+0x80>
 8010c12:	230c      	movs	r3, #12
 8010c14:	6003      	str	r3, [r0, #0]
 8010c16:	e7d3      	b.n	8010bc0 <_free_r+0x28>
 8010c18:	6825      	ldr	r5, [r4, #0]
 8010c1a:	1961      	adds	r1, r4, r5
 8010c1c:	428b      	cmp	r3, r1
 8010c1e:	bf04      	itt	eq
 8010c20:	6819      	ldreq	r1, [r3, #0]
 8010c22:	685b      	ldreq	r3, [r3, #4]
 8010c24:	6063      	str	r3, [r4, #4]
 8010c26:	bf04      	itt	eq
 8010c28:	1949      	addeq	r1, r1, r5
 8010c2a:	6021      	streq	r1, [r4, #0]
 8010c2c:	6054      	str	r4, [r2, #4]
 8010c2e:	e7c7      	b.n	8010bc0 <_free_r+0x28>
 8010c30:	b003      	add	sp, #12
 8010c32:	bd30      	pop	{r4, r5, pc}
 8010c34:	200005d0 	.word	0x200005d0

08010c38 <_malloc_r>:
 8010c38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010c3a:	1ccd      	adds	r5, r1, #3
 8010c3c:	f025 0503 	bic.w	r5, r5, #3
 8010c40:	3508      	adds	r5, #8
 8010c42:	2d0c      	cmp	r5, #12
 8010c44:	bf38      	it	cc
 8010c46:	250c      	movcc	r5, #12
 8010c48:	2d00      	cmp	r5, #0
 8010c4a:	4606      	mov	r6, r0
 8010c4c:	db01      	blt.n	8010c52 <_malloc_r+0x1a>
 8010c4e:	42a9      	cmp	r1, r5
 8010c50:	d903      	bls.n	8010c5a <_malloc_r+0x22>
 8010c52:	230c      	movs	r3, #12
 8010c54:	6033      	str	r3, [r6, #0]
 8010c56:	2000      	movs	r0, #0
 8010c58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010c5a:	f001 fb79 	bl	8012350 <__malloc_lock>
 8010c5e:	4921      	ldr	r1, [pc, #132]	; (8010ce4 <_malloc_r+0xac>)
 8010c60:	680a      	ldr	r2, [r1, #0]
 8010c62:	4614      	mov	r4, r2
 8010c64:	b99c      	cbnz	r4, 8010c8e <_malloc_r+0x56>
 8010c66:	4f20      	ldr	r7, [pc, #128]	; (8010ce8 <_malloc_r+0xb0>)
 8010c68:	683b      	ldr	r3, [r7, #0]
 8010c6a:	b923      	cbnz	r3, 8010c76 <_malloc_r+0x3e>
 8010c6c:	4621      	mov	r1, r4
 8010c6e:	4630      	mov	r0, r6
 8010c70:	f000 fca6 	bl	80115c0 <_sbrk_r>
 8010c74:	6038      	str	r0, [r7, #0]
 8010c76:	4629      	mov	r1, r5
 8010c78:	4630      	mov	r0, r6
 8010c7a:	f000 fca1 	bl	80115c0 <_sbrk_r>
 8010c7e:	1c43      	adds	r3, r0, #1
 8010c80:	d123      	bne.n	8010cca <_malloc_r+0x92>
 8010c82:	230c      	movs	r3, #12
 8010c84:	6033      	str	r3, [r6, #0]
 8010c86:	4630      	mov	r0, r6
 8010c88:	f001 fb68 	bl	801235c <__malloc_unlock>
 8010c8c:	e7e3      	b.n	8010c56 <_malloc_r+0x1e>
 8010c8e:	6823      	ldr	r3, [r4, #0]
 8010c90:	1b5b      	subs	r3, r3, r5
 8010c92:	d417      	bmi.n	8010cc4 <_malloc_r+0x8c>
 8010c94:	2b0b      	cmp	r3, #11
 8010c96:	d903      	bls.n	8010ca0 <_malloc_r+0x68>
 8010c98:	6023      	str	r3, [r4, #0]
 8010c9a:	441c      	add	r4, r3
 8010c9c:	6025      	str	r5, [r4, #0]
 8010c9e:	e004      	b.n	8010caa <_malloc_r+0x72>
 8010ca0:	6863      	ldr	r3, [r4, #4]
 8010ca2:	42a2      	cmp	r2, r4
 8010ca4:	bf0c      	ite	eq
 8010ca6:	600b      	streq	r3, [r1, #0]
 8010ca8:	6053      	strne	r3, [r2, #4]
 8010caa:	4630      	mov	r0, r6
 8010cac:	f001 fb56 	bl	801235c <__malloc_unlock>
 8010cb0:	f104 000b 	add.w	r0, r4, #11
 8010cb4:	1d23      	adds	r3, r4, #4
 8010cb6:	f020 0007 	bic.w	r0, r0, #7
 8010cba:	1ac2      	subs	r2, r0, r3
 8010cbc:	d0cc      	beq.n	8010c58 <_malloc_r+0x20>
 8010cbe:	1a1b      	subs	r3, r3, r0
 8010cc0:	50a3      	str	r3, [r4, r2]
 8010cc2:	e7c9      	b.n	8010c58 <_malloc_r+0x20>
 8010cc4:	4622      	mov	r2, r4
 8010cc6:	6864      	ldr	r4, [r4, #4]
 8010cc8:	e7cc      	b.n	8010c64 <_malloc_r+0x2c>
 8010cca:	1cc4      	adds	r4, r0, #3
 8010ccc:	f024 0403 	bic.w	r4, r4, #3
 8010cd0:	42a0      	cmp	r0, r4
 8010cd2:	d0e3      	beq.n	8010c9c <_malloc_r+0x64>
 8010cd4:	1a21      	subs	r1, r4, r0
 8010cd6:	4630      	mov	r0, r6
 8010cd8:	f000 fc72 	bl	80115c0 <_sbrk_r>
 8010cdc:	3001      	adds	r0, #1
 8010cde:	d1dd      	bne.n	8010c9c <_malloc_r+0x64>
 8010ce0:	e7cf      	b.n	8010c82 <_malloc_r+0x4a>
 8010ce2:	bf00      	nop
 8010ce4:	200005d0 	.word	0x200005d0
 8010ce8:	200005d4 	.word	0x200005d4

08010cec <__cvt>:
 8010cec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010cf0:	ec55 4b10 	vmov	r4, r5, d0
 8010cf4:	2d00      	cmp	r5, #0
 8010cf6:	460e      	mov	r6, r1
 8010cf8:	4619      	mov	r1, r3
 8010cfa:	462b      	mov	r3, r5
 8010cfc:	bfbb      	ittet	lt
 8010cfe:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8010d02:	461d      	movlt	r5, r3
 8010d04:	2300      	movge	r3, #0
 8010d06:	232d      	movlt	r3, #45	; 0x2d
 8010d08:	700b      	strb	r3, [r1, #0]
 8010d0a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010d0c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8010d10:	4691      	mov	r9, r2
 8010d12:	f023 0820 	bic.w	r8, r3, #32
 8010d16:	bfbc      	itt	lt
 8010d18:	4622      	movlt	r2, r4
 8010d1a:	4614      	movlt	r4, r2
 8010d1c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8010d20:	d005      	beq.n	8010d2e <__cvt+0x42>
 8010d22:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8010d26:	d100      	bne.n	8010d2a <__cvt+0x3e>
 8010d28:	3601      	adds	r6, #1
 8010d2a:	2102      	movs	r1, #2
 8010d2c:	e000      	b.n	8010d30 <__cvt+0x44>
 8010d2e:	2103      	movs	r1, #3
 8010d30:	ab03      	add	r3, sp, #12
 8010d32:	9301      	str	r3, [sp, #4]
 8010d34:	ab02      	add	r3, sp, #8
 8010d36:	9300      	str	r3, [sp, #0]
 8010d38:	ec45 4b10 	vmov	d0, r4, r5
 8010d3c:	4653      	mov	r3, sl
 8010d3e:	4632      	mov	r2, r6
 8010d40:	f000 fd16 	bl	8011770 <_dtoa_r>
 8010d44:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8010d48:	4607      	mov	r7, r0
 8010d4a:	d102      	bne.n	8010d52 <__cvt+0x66>
 8010d4c:	f019 0f01 	tst.w	r9, #1
 8010d50:	d022      	beq.n	8010d98 <__cvt+0xac>
 8010d52:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8010d56:	eb07 0906 	add.w	r9, r7, r6
 8010d5a:	d110      	bne.n	8010d7e <__cvt+0x92>
 8010d5c:	783b      	ldrb	r3, [r7, #0]
 8010d5e:	2b30      	cmp	r3, #48	; 0x30
 8010d60:	d10a      	bne.n	8010d78 <__cvt+0x8c>
 8010d62:	2200      	movs	r2, #0
 8010d64:	2300      	movs	r3, #0
 8010d66:	4620      	mov	r0, r4
 8010d68:	4629      	mov	r1, r5
 8010d6a:	f7ef feb5 	bl	8000ad8 <__aeabi_dcmpeq>
 8010d6e:	b918      	cbnz	r0, 8010d78 <__cvt+0x8c>
 8010d70:	f1c6 0601 	rsb	r6, r6, #1
 8010d74:	f8ca 6000 	str.w	r6, [sl]
 8010d78:	f8da 3000 	ldr.w	r3, [sl]
 8010d7c:	4499      	add	r9, r3
 8010d7e:	2200      	movs	r2, #0
 8010d80:	2300      	movs	r3, #0
 8010d82:	4620      	mov	r0, r4
 8010d84:	4629      	mov	r1, r5
 8010d86:	f7ef fea7 	bl	8000ad8 <__aeabi_dcmpeq>
 8010d8a:	b108      	cbz	r0, 8010d90 <__cvt+0xa4>
 8010d8c:	f8cd 900c 	str.w	r9, [sp, #12]
 8010d90:	2230      	movs	r2, #48	; 0x30
 8010d92:	9b03      	ldr	r3, [sp, #12]
 8010d94:	454b      	cmp	r3, r9
 8010d96:	d307      	bcc.n	8010da8 <__cvt+0xbc>
 8010d98:	9b03      	ldr	r3, [sp, #12]
 8010d9a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8010d9c:	1bdb      	subs	r3, r3, r7
 8010d9e:	4638      	mov	r0, r7
 8010da0:	6013      	str	r3, [r2, #0]
 8010da2:	b004      	add	sp, #16
 8010da4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010da8:	1c59      	adds	r1, r3, #1
 8010daa:	9103      	str	r1, [sp, #12]
 8010dac:	701a      	strb	r2, [r3, #0]
 8010dae:	e7f0      	b.n	8010d92 <__cvt+0xa6>

08010db0 <__exponent>:
 8010db0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010db2:	4603      	mov	r3, r0
 8010db4:	2900      	cmp	r1, #0
 8010db6:	bfb8      	it	lt
 8010db8:	4249      	neglt	r1, r1
 8010dba:	f803 2b02 	strb.w	r2, [r3], #2
 8010dbe:	bfb4      	ite	lt
 8010dc0:	222d      	movlt	r2, #45	; 0x2d
 8010dc2:	222b      	movge	r2, #43	; 0x2b
 8010dc4:	2909      	cmp	r1, #9
 8010dc6:	7042      	strb	r2, [r0, #1]
 8010dc8:	dd2a      	ble.n	8010e20 <__exponent+0x70>
 8010dca:	f10d 0407 	add.w	r4, sp, #7
 8010dce:	46a4      	mov	ip, r4
 8010dd0:	270a      	movs	r7, #10
 8010dd2:	46a6      	mov	lr, r4
 8010dd4:	460a      	mov	r2, r1
 8010dd6:	fb91 f6f7 	sdiv	r6, r1, r7
 8010dda:	fb07 1516 	mls	r5, r7, r6, r1
 8010dde:	3530      	adds	r5, #48	; 0x30
 8010de0:	2a63      	cmp	r2, #99	; 0x63
 8010de2:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8010de6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8010dea:	4631      	mov	r1, r6
 8010dec:	dcf1      	bgt.n	8010dd2 <__exponent+0x22>
 8010dee:	3130      	adds	r1, #48	; 0x30
 8010df0:	f1ae 0502 	sub.w	r5, lr, #2
 8010df4:	f804 1c01 	strb.w	r1, [r4, #-1]
 8010df8:	1c44      	adds	r4, r0, #1
 8010dfa:	4629      	mov	r1, r5
 8010dfc:	4561      	cmp	r1, ip
 8010dfe:	d30a      	bcc.n	8010e16 <__exponent+0x66>
 8010e00:	f10d 0209 	add.w	r2, sp, #9
 8010e04:	eba2 020e 	sub.w	r2, r2, lr
 8010e08:	4565      	cmp	r5, ip
 8010e0a:	bf88      	it	hi
 8010e0c:	2200      	movhi	r2, #0
 8010e0e:	4413      	add	r3, r2
 8010e10:	1a18      	subs	r0, r3, r0
 8010e12:	b003      	add	sp, #12
 8010e14:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010e16:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010e1a:	f804 2f01 	strb.w	r2, [r4, #1]!
 8010e1e:	e7ed      	b.n	8010dfc <__exponent+0x4c>
 8010e20:	2330      	movs	r3, #48	; 0x30
 8010e22:	3130      	adds	r1, #48	; 0x30
 8010e24:	7083      	strb	r3, [r0, #2]
 8010e26:	70c1      	strb	r1, [r0, #3]
 8010e28:	1d03      	adds	r3, r0, #4
 8010e2a:	e7f1      	b.n	8010e10 <__exponent+0x60>

08010e2c <_printf_float>:
 8010e2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010e30:	ed2d 8b02 	vpush	{d8}
 8010e34:	b08d      	sub	sp, #52	; 0x34
 8010e36:	460c      	mov	r4, r1
 8010e38:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8010e3c:	4616      	mov	r6, r2
 8010e3e:	461f      	mov	r7, r3
 8010e40:	4605      	mov	r5, r0
 8010e42:	f001 fa81 	bl	8012348 <_localeconv_r>
 8010e46:	f8d0 a000 	ldr.w	sl, [r0]
 8010e4a:	4650      	mov	r0, sl
 8010e4c:	f7ef f9c8 	bl	80001e0 <strlen>
 8010e50:	2300      	movs	r3, #0
 8010e52:	930a      	str	r3, [sp, #40]	; 0x28
 8010e54:	6823      	ldr	r3, [r4, #0]
 8010e56:	9305      	str	r3, [sp, #20]
 8010e58:	f8d8 3000 	ldr.w	r3, [r8]
 8010e5c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8010e60:	3307      	adds	r3, #7
 8010e62:	f023 0307 	bic.w	r3, r3, #7
 8010e66:	f103 0208 	add.w	r2, r3, #8
 8010e6a:	f8c8 2000 	str.w	r2, [r8]
 8010e6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e72:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8010e76:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8010e7a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8010e7e:	9307      	str	r3, [sp, #28]
 8010e80:	f8cd 8018 	str.w	r8, [sp, #24]
 8010e84:	ee08 0a10 	vmov	s16, r0
 8010e88:	4b9f      	ldr	r3, [pc, #636]	; (8011108 <_printf_float+0x2dc>)
 8010e8a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010e8e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8010e92:	f7ef fe53 	bl	8000b3c <__aeabi_dcmpun>
 8010e96:	bb88      	cbnz	r0, 8010efc <_printf_float+0xd0>
 8010e98:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010e9c:	4b9a      	ldr	r3, [pc, #616]	; (8011108 <_printf_float+0x2dc>)
 8010e9e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8010ea2:	f7ef fe2d 	bl	8000b00 <__aeabi_dcmple>
 8010ea6:	bb48      	cbnz	r0, 8010efc <_printf_float+0xd0>
 8010ea8:	2200      	movs	r2, #0
 8010eaa:	2300      	movs	r3, #0
 8010eac:	4640      	mov	r0, r8
 8010eae:	4649      	mov	r1, r9
 8010eb0:	f7ef fe1c 	bl	8000aec <__aeabi_dcmplt>
 8010eb4:	b110      	cbz	r0, 8010ebc <_printf_float+0x90>
 8010eb6:	232d      	movs	r3, #45	; 0x2d
 8010eb8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010ebc:	4b93      	ldr	r3, [pc, #588]	; (801110c <_printf_float+0x2e0>)
 8010ebe:	4894      	ldr	r0, [pc, #592]	; (8011110 <_printf_float+0x2e4>)
 8010ec0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8010ec4:	bf94      	ite	ls
 8010ec6:	4698      	movls	r8, r3
 8010ec8:	4680      	movhi	r8, r0
 8010eca:	2303      	movs	r3, #3
 8010ecc:	6123      	str	r3, [r4, #16]
 8010ece:	9b05      	ldr	r3, [sp, #20]
 8010ed0:	f023 0204 	bic.w	r2, r3, #4
 8010ed4:	6022      	str	r2, [r4, #0]
 8010ed6:	f04f 0900 	mov.w	r9, #0
 8010eda:	9700      	str	r7, [sp, #0]
 8010edc:	4633      	mov	r3, r6
 8010ede:	aa0b      	add	r2, sp, #44	; 0x2c
 8010ee0:	4621      	mov	r1, r4
 8010ee2:	4628      	mov	r0, r5
 8010ee4:	f000 f9d8 	bl	8011298 <_printf_common>
 8010ee8:	3001      	adds	r0, #1
 8010eea:	f040 8090 	bne.w	801100e <_printf_float+0x1e2>
 8010eee:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8010ef2:	b00d      	add	sp, #52	; 0x34
 8010ef4:	ecbd 8b02 	vpop	{d8}
 8010ef8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010efc:	4642      	mov	r2, r8
 8010efe:	464b      	mov	r3, r9
 8010f00:	4640      	mov	r0, r8
 8010f02:	4649      	mov	r1, r9
 8010f04:	f7ef fe1a 	bl	8000b3c <__aeabi_dcmpun>
 8010f08:	b140      	cbz	r0, 8010f1c <_printf_float+0xf0>
 8010f0a:	464b      	mov	r3, r9
 8010f0c:	2b00      	cmp	r3, #0
 8010f0e:	bfbc      	itt	lt
 8010f10:	232d      	movlt	r3, #45	; 0x2d
 8010f12:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8010f16:	487f      	ldr	r0, [pc, #508]	; (8011114 <_printf_float+0x2e8>)
 8010f18:	4b7f      	ldr	r3, [pc, #508]	; (8011118 <_printf_float+0x2ec>)
 8010f1a:	e7d1      	b.n	8010ec0 <_printf_float+0x94>
 8010f1c:	6863      	ldr	r3, [r4, #4]
 8010f1e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8010f22:	9206      	str	r2, [sp, #24]
 8010f24:	1c5a      	adds	r2, r3, #1
 8010f26:	d13f      	bne.n	8010fa8 <_printf_float+0x17c>
 8010f28:	2306      	movs	r3, #6
 8010f2a:	6063      	str	r3, [r4, #4]
 8010f2c:	9b05      	ldr	r3, [sp, #20]
 8010f2e:	6861      	ldr	r1, [r4, #4]
 8010f30:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8010f34:	2300      	movs	r3, #0
 8010f36:	9303      	str	r3, [sp, #12]
 8010f38:	ab0a      	add	r3, sp, #40	; 0x28
 8010f3a:	e9cd b301 	strd	fp, r3, [sp, #4]
 8010f3e:	ab09      	add	r3, sp, #36	; 0x24
 8010f40:	ec49 8b10 	vmov	d0, r8, r9
 8010f44:	9300      	str	r3, [sp, #0]
 8010f46:	6022      	str	r2, [r4, #0]
 8010f48:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8010f4c:	4628      	mov	r0, r5
 8010f4e:	f7ff fecd 	bl	8010cec <__cvt>
 8010f52:	9b06      	ldr	r3, [sp, #24]
 8010f54:	9909      	ldr	r1, [sp, #36]	; 0x24
 8010f56:	2b47      	cmp	r3, #71	; 0x47
 8010f58:	4680      	mov	r8, r0
 8010f5a:	d108      	bne.n	8010f6e <_printf_float+0x142>
 8010f5c:	1cc8      	adds	r0, r1, #3
 8010f5e:	db02      	blt.n	8010f66 <_printf_float+0x13a>
 8010f60:	6863      	ldr	r3, [r4, #4]
 8010f62:	4299      	cmp	r1, r3
 8010f64:	dd41      	ble.n	8010fea <_printf_float+0x1be>
 8010f66:	f1ab 0b02 	sub.w	fp, fp, #2
 8010f6a:	fa5f fb8b 	uxtb.w	fp, fp
 8010f6e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8010f72:	d820      	bhi.n	8010fb6 <_printf_float+0x18a>
 8010f74:	3901      	subs	r1, #1
 8010f76:	465a      	mov	r2, fp
 8010f78:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8010f7c:	9109      	str	r1, [sp, #36]	; 0x24
 8010f7e:	f7ff ff17 	bl	8010db0 <__exponent>
 8010f82:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010f84:	1813      	adds	r3, r2, r0
 8010f86:	2a01      	cmp	r2, #1
 8010f88:	4681      	mov	r9, r0
 8010f8a:	6123      	str	r3, [r4, #16]
 8010f8c:	dc02      	bgt.n	8010f94 <_printf_float+0x168>
 8010f8e:	6822      	ldr	r2, [r4, #0]
 8010f90:	07d2      	lsls	r2, r2, #31
 8010f92:	d501      	bpl.n	8010f98 <_printf_float+0x16c>
 8010f94:	3301      	adds	r3, #1
 8010f96:	6123      	str	r3, [r4, #16]
 8010f98:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8010f9c:	2b00      	cmp	r3, #0
 8010f9e:	d09c      	beq.n	8010eda <_printf_float+0xae>
 8010fa0:	232d      	movs	r3, #45	; 0x2d
 8010fa2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010fa6:	e798      	b.n	8010eda <_printf_float+0xae>
 8010fa8:	9a06      	ldr	r2, [sp, #24]
 8010faa:	2a47      	cmp	r2, #71	; 0x47
 8010fac:	d1be      	bne.n	8010f2c <_printf_float+0x100>
 8010fae:	2b00      	cmp	r3, #0
 8010fb0:	d1bc      	bne.n	8010f2c <_printf_float+0x100>
 8010fb2:	2301      	movs	r3, #1
 8010fb4:	e7b9      	b.n	8010f2a <_printf_float+0xfe>
 8010fb6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8010fba:	d118      	bne.n	8010fee <_printf_float+0x1c2>
 8010fbc:	2900      	cmp	r1, #0
 8010fbe:	6863      	ldr	r3, [r4, #4]
 8010fc0:	dd0b      	ble.n	8010fda <_printf_float+0x1ae>
 8010fc2:	6121      	str	r1, [r4, #16]
 8010fc4:	b913      	cbnz	r3, 8010fcc <_printf_float+0x1a0>
 8010fc6:	6822      	ldr	r2, [r4, #0]
 8010fc8:	07d0      	lsls	r0, r2, #31
 8010fca:	d502      	bpl.n	8010fd2 <_printf_float+0x1a6>
 8010fcc:	3301      	adds	r3, #1
 8010fce:	440b      	add	r3, r1
 8010fd0:	6123      	str	r3, [r4, #16]
 8010fd2:	65a1      	str	r1, [r4, #88]	; 0x58
 8010fd4:	f04f 0900 	mov.w	r9, #0
 8010fd8:	e7de      	b.n	8010f98 <_printf_float+0x16c>
 8010fda:	b913      	cbnz	r3, 8010fe2 <_printf_float+0x1b6>
 8010fdc:	6822      	ldr	r2, [r4, #0]
 8010fde:	07d2      	lsls	r2, r2, #31
 8010fe0:	d501      	bpl.n	8010fe6 <_printf_float+0x1ba>
 8010fe2:	3302      	adds	r3, #2
 8010fe4:	e7f4      	b.n	8010fd0 <_printf_float+0x1a4>
 8010fe6:	2301      	movs	r3, #1
 8010fe8:	e7f2      	b.n	8010fd0 <_printf_float+0x1a4>
 8010fea:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8010fee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010ff0:	4299      	cmp	r1, r3
 8010ff2:	db05      	blt.n	8011000 <_printf_float+0x1d4>
 8010ff4:	6823      	ldr	r3, [r4, #0]
 8010ff6:	6121      	str	r1, [r4, #16]
 8010ff8:	07d8      	lsls	r0, r3, #31
 8010ffa:	d5ea      	bpl.n	8010fd2 <_printf_float+0x1a6>
 8010ffc:	1c4b      	adds	r3, r1, #1
 8010ffe:	e7e7      	b.n	8010fd0 <_printf_float+0x1a4>
 8011000:	2900      	cmp	r1, #0
 8011002:	bfd4      	ite	le
 8011004:	f1c1 0202 	rsble	r2, r1, #2
 8011008:	2201      	movgt	r2, #1
 801100a:	4413      	add	r3, r2
 801100c:	e7e0      	b.n	8010fd0 <_printf_float+0x1a4>
 801100e:	6823      	ldr	r3, [r4, #0]
 8011010:	055a      	lsls	r2, r3, #21
 8011012:	d407      	bmi.n	8011024 <_printf_float+0x1f8>
 8011014:	6923      	ldr	r3, [r4, #16]
 8011016:	4642      	mov	r2, r8
 8011018:	4631      	mov	r1, r6
 801101a:	4628      	mov	r0, r5
 801101c:	47b8      	blx	r7
 801101e:	3001      	adds	r0, #1
 8011020:	d12c      	bne.n	801107c <_printf_float+0x250>
 8011022:	e764      	b.n	8010eee <_printf_float+0xc2>
 8011024:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8011028:	f240 80e0 	bls.w	80111ec <_printf_float+0x3c0>
 801102c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8011030:	2200      	movs	r2, #0
 8011032:	2300      	movs	r3, #0
 8011034:	f7ef fd50 	bl	8000ad8 <__aeabi_dcmpeq>
 8011038:	2800      	cmp	r0, #0
 801103a:	d034      	beq.n	80110a6 <_printf_float+0x27a>
 801103c:	4a37      	ldr	r2, [pc, #220]	; (801111c <_printf_float+0x2f0>)
 801103e:	2301      	movs	r3, #1
 8011040:	4631      	mov	r1, r6
 8011042:	4628      	mov	r0, r5
 8011044:	47b8      	blx	r7
 8011046:	3001      	adds	r0, #1
 8011048:	f43f af51 	beq.w	8010eee <_printf_float+0xc2>
 801104c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011050:	429a      	cmp	r2, r3
 8011052:	db02      	blt.n	801105a <_printf_float+0x22e>
 8011054:	6823      	ldr	r3, [r4, #0]
 8011056:	07d8      	lsls	r0, r3, #31
 8011058:	d510      	bpl.n	801107c <_printf_float+0x250>
 801105a:	ee18 3a10 	vmov	r3, s16
 801105e:	4652      	mov	r2, sl
 8011060:	4631      	mov	r1, r6
 8011062:	4628      	mov	r0, r5
 8011064:	47b8      	blx	r7
 8011066:	3001      	adds	r0, #1
 8011068:	f43f af41 	beq.w	8010eee <_printf_float+0xc2>
 801106c:	f04f 0800 	mov.w	r8, #0
 8011070:	f104 091a 	add.w	r9, r4, #26
 8011074:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011076:	3b01      	subs	r3, #1
 8011078:	4543      	cmp	r3, r8
 801107a:	dc09      	bgt.n	8011090 <_printf_float+0x264>
 801107c:	6823      	ldr	r3, [r4, #0]
 801107e:	079b      	lsls	r3, r3, #30
 8011080:	f100 8105 	bmi.w	801128e <_printf_float+0x462>
 8011084:	68e0      	ldr	r0, [r4, #12]
 8011086:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011088:	4298      	cmp	r0, r3
 801108a:	bfb8      	it	lt
 801108c:	4618      	movlt	r0, r3
 801108e:	e730      	b.n	8010ef2 <_printf_float+0xc6>
 8011090:	2301      	movs	r3, #1
 8011092:	464a      	mov	r2, r9
 8011094:	4631      	mov	r1, r6
 8011096:	4628      	mov	r0, r5
 8011098:	47b8      	blx	r7
 801109a:	3001      	adds	r0, #1
 801109c:	f43f af27 	beq.w	8010eee <_printf_float+0xc2>
 80110a0:	f108 0801 	add.w	r8, r8, #1
 80110a4:	e7e6      	b.n	8011074 <_printf_float+0x248>
 80110a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80110a8:	2b00      	cmp	r3, #0
 80110aa:	dc39      	bgt.n	8011120 <_printf_float+0x2f4>
 80110ac:	4a1b      	ldr	r2, [pc, #108]	; (801111c <_printf_float+0x2f0>)
 80110ae:	2301      	movs	r3, #1
 80110b0:	4631      	mov	r1, r6
 80110b2:	4628      	mov	r0, r5
 80110b4:	47b8      	blx	r7
 80110b6:	3001      	adds	r0, #1
 80110b8:	f43f af19 	beq.w	8010eee <_printf_float+0xc2>
 80110bc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80110c0:	4313      	orrs	r3, r2
 80110c2:	d102      	bne.n	80110ca <_printf_float+0x29e>
 80110c4:	6823      	ldr	r3, [r4, #0]
 80110c6:	07d9      	lsls	r1, r3, #31
 80110c8:	d5d8      	bpl.n	801107c <_printf_float+0x250>
 80110ca:	ee18 3a10 	vmov	r3, s16
 80110ce:	4652      	mov	r2, sl
 80110d0:	4631      	mov	r1, r6
 80110d2:	4628      	mov	r0, r5
 80110d4:	47b8      	blx	r7
 80110d6:	3001      	adds	r0, #1
 80110d8:	f43f af09 	beq.w	8010eee <_printf_float+0xc2>
 80110dc:	f04f 0900 	mov.w	r9, #0
 80110e0:	f104 0a1a 	add.w	sl, r4, #26
 80110e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80110e6:	425b      	negs	r3, r3
 80110e8:	454b      	cmp	r3, r9
 80110ea:	dc01      	bgt.n	80110f0 <_printf_float+0x2c4>
 80110ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80110ee:	e792      	b.n	8011016 <_printf_float+0x1ea>
 80110f0:	2301      	movs	r3, #1
 80110f2:	4652      	mov	r2, sl
 80110f4:	4631      	mov	r1, r6
 80110f6:	4628      	mov	r0, r5
 80110f8:	47b8      	blx	r7
 80110fa:	3001      	adds	r0, #1
 80110fc:	f43f aef7 	beq.w	8010eee <_printf_float+0xc2>
 8011100:	f109 0901 	add.w	r9, r9, #1
 8011104:	e7ee      	b.n	80110e4 <_printf_float+0x2b8>
 8011106:	bf00      	nop
 8011108:	7fefffff 	.word	0x7fefffff
 801110c:	0801632c 	.word	0x0801632c
 8011110:	08016330 	.word	0x08016330
 8011114:	08016338 	.word	0x08016338
 8011118:	08016334 	.word	0x08016334
 801111c:	0801633c 	.word	0x0801633c
 8011120:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011122:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8011124:	429a      	cmp	r2, r3
 8011126:	bfa8      	it	ge
 8011128:	461a      	movge	r2, r3
 801112a:	2a00      	cmp	r2, #0
 801112c:	4691      	mov	r9, r2
 801112e:	dc37      	bgt.n	80111a0 <_printf_float+0x374>
 8011130:	f04f 0b00 	mov.w	fp, #0
 8011134:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011138:	f104 021a 	add.w	r2, r4, #26
 801113c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801113e:	9305      	str	r3, [sp, #20]
 8011140:	eba3 0309 	sub.w	r3, r3, r9
 8011144:	455b      	cmp	r3, fp
 8011146:	dc33      	bgt.n	80111b0 <_printf_float+0x384>
 8011148:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801114c:	429a      	cmp	r2, r3
 801114e:	db3b      	blt.n	80111c8 <_printf_float+0x39c>
 8011150:	6823      	ldr	r3, [r4, #0]
 8011152:	07da      	lsls	r2, r3, #31
 8011154:	d438      	bmi.n	80111c8 <_printf_float+0x39c>
 8011156:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011158:	9b05      	ldr	r3, [sp, #20]
 801115a:	9909      	ldr	r1, [sp, #36]	; 0x24
 801115c:	1ad3      	subs	r3, r2, r3
 801115e:	eba2 0901 	sub.w	r9, r2, r1
 8011162:	4599      	cmp	r9, r3
 8011164:	bfa8      	it	ge
 8011166:	4699      	movge	r9, r3
 8011168:	f1b9 0f00 	cmp.w	r9, #0
 801116c:	dc35      	bgt.n	80111da <_printf_float+0x3ae>
 801116e:	f04f 0800 	mov.w	r8, #0
 8011172:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011176:	f104 0a1a 	add.w	sl, r4, #26
 801117a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801117e:	1a9b      	subs	r3, r3, r2
 8011180:	eba3 0309 	sub.w	r3, r3, r9
 8011184:	4543      	cmp	r3, r8
 8011186:	f77f af79 	ble.w	801107c <_printf_float+0x250>
 801118a:	2301      	movs	r3, #1
 801118c:	4652      	mov	r2, sl
 801118e:	4631      	mov	r1, r6
 8011190:	4628      	mov	r0, r5
 8011192:	47b8      	blx	r7
 8011194:	3001      	adds	r0, #1
 8011196:	f43f aeaa 	beq.w	8010eee <_printf_float+0xc2>
 801119a:	f108 0801 	add.w	r8, r8, #1
 801119e:	e7ec      	b.n	801117a <_printf_float+0x34e>
 80111a0:	4613      	mov	r3, r2
 80111a2:	4631      	mov	r1, r6
 80111a4:	4642      	mov	r2, r8
 80111a6:	4628      	mov	r0, r5
 80111a8:	47b8      	blx	r7
 80111aa:	3001      	adds	r0, #1
 80111ac:	d1c0      	bne.n	8011130 <_printf_float+0x304>
 80111ae:	e69e      	b.n	8010eee <_printf_float+0xc2>
 80111b0:	2301      	movs	r3, #1
 80111b2:	4631      	mov	r1, r6
 80111b4:	4628      	mov	r0, r5
 80111b6:	9205      	str	r2, [sp, #20]
 80111b8:	47b8      	blx	r7
 80111ba:	3001      	adds	r0, #1
 80111bc:	f43f ae97 	beq.w	8010eee <_printf_float+0xc2>
 80111c0:	9a05      	ldr	r2, [sp, #20]
 80111c2:	f10b 0b01 	add.w	fp, fp, #1
 80111c6:	e7b9      	b.n	801113c <_printf_float+0x310>
 80111c8:	ee18 3a10 	vmov	r3, s16
 80111cc:	4652      	mov	r2, sl
 80111ce:	4631      	mov	r1, r6
 80111d0:	4628      	mov	r0, r5
 80111d2:	47b8      	blx	r7
 80111d4:	3001      	adds	r0, #1
 80111d6:	d1be      	bne.n	8011156 <_printf_float+0x32a>
 80111d8:	e689      	b.n	8010eee <_printf_float+0xc2>
 80111da:	9a05      	ldr	r2, [sp, #20]
 80111dc:	464b      	mov	r3, r9
 80111de:	4442      	add	r2, r8
 80111e0:	4631      	mov	r1, r6
 80111e2:	4628      	mov	r0, r5
 80111e4:	47b8      	blx	r7
 80111e6:	3001      	adds	r0, #1
 80111e8:	d1c1      	bne.n	801116e <_printf_float+0x342>
 80111ea:	e680      	b.n	8010eee <_printf_float+0xc2>
 80111ec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80111ee:	2a01      	cmp	r2, #1
 80111f0:	dc01      	bgt.n	80111f6 <_printf_float+0x3ca>
 80111f2:	07db      	lsls	r3, r3, #31
 80111f4:	d538      	bpl.n	8011268 <_printf_float+0x43c>
 80111f6:	2301      	movs	r3, #1
 80111f8:	4642      	mov	r2, r8
 80111fa:	4631      	mov	r1, r6
 80111fc:	4628      	mov	r0, r5
 80111fe:	47b8      	blx	r7
 8011200:	3001      	adds	r0, #1
 8011202:	f43f ae74 	beq.w	8010eee <_printf_float+0xc2>
 8011206:	ee18 3a10 	vmov	r3, s16
 801120a:	4652      	mov	r2, sl
 801120c:	4631      	mov	r1, r6
 801120e:	4628      	mov	r0, r5
 8011210:	47b8      	blx	r7
 8011212:	3001      	adds	r0, #1
 8011214:	f43f ae6b 	beq.w	8010eee <_printf_float+0xc2>
 8011218:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 801121c:	2200      	movs	r2, #0
 801121e:	2300      	movs	r3, #0
 8011220:	f7ef fc5a 	bl	8000ad8 <__aeabi_dcmpeq>
 8011224:	b9d8      	cbnz	r0, 801125e <_printf_float+0x432>
 8011226:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011228:	f108 0201 	add.w	r2, r8, #1
 801122c:	3b01      	subs	r3, #1
 801122e:	4631      	mov	r1, r6
 8011230:	4628      	mov	r0, r5
 8011232:	47b8      	blx	r7
 8011234:	3001      	adds	r0, #1
 8011236:	d10e      	bne.n	8011256 <_printf_float+0x42a>
 8011238:	e659      	b.n	8010eee <_printf_float+0xc2>
 801123a:	2301      	movs	r3, #1
 801123c:	4652      	mov	r2, sl
 801123e:	4631      	mov	r1, r6
 8011240:	4628      	mov	r0, r5
 8011242:	47b8      	blx	r7
 8011244:	3001      	adds	r0, #1
 8011246:	f43f ae52 	beq.w	8010eee <_printf_float+0xc2>
 801124a:	f108 0801 	add.w	r8, r8, #1
 801124e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011250:	3b01      	subs	r3, #1
 8011252:	4543      	cmp	r3, r8
 8011254:	dcf1      	bgt.n	801123a <_printf_float+0x40e>
 8011256:	464b      	mov	r3, r9
 8011258:	f104 0250 	add.w	r2, r4, #80	; 0x50
 801125c:	e6dc      	b.n	8011018 <_printf_float+0x1ec>
 801125e:	f04f 0800 	mov.w	r8, #0
 8011262:	f104 0a1a 	add.w	sl, r4, #26
 8011266:	e7f2      	b.n	801124e <_printf_float+0x422>
 8011268:	2301      	movs	r3, #1
 801126a:	4642      	mov	r2, r8
 801126c:	e7df      	b.n	801122e <_printf_float+0x402>
 801126e:	2301      	movs	r3, #1
 8011270:	464a      	mov	r2, r9
 8011272:	4631      	mov	r1, r6
 8011274:	4628      	mov	r0, r5
 8011276:	47b8      	blx	r7
 8011278:	3001      	adds	r0, #1
 801127a:	f43f ae38 	beq.w	8010eee <_printf_float+0xc2>
 801127e:	f108 0801 	add.w	r8, r8, #1
 8011282:	68e3      	ldr	r3, [r4, #12]
 8011284:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8011286:	1a5b      	subs	r3, r3, r1
 8011288:	4543      	cmp	r3, r8
 801128a:	dcf0      	bgt.n	801126e <_printf_float+0x442>
 801128c:	e6fa      	b.n	8011084 <_printf_float+0x258>
 801128e:	f04f 0800 	mov.w	r8, #0
 8011292:	f104 0919 	add.w	r9, r4, #25
 8011296:	e7f4      	b.n	8011282 <_printf_float+0x456>

08011298 <_printf_common>:
 8011298:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801129c:	4616      	mov	r6, r2
 801129e:	4699      	mov	r9, r3
 80112a0:	688a      	ldr	r2, [r1, #8]
 80112a2:	690b      	ldr	r3, [r1, #16]
 80112a4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80112a8:	4293      	cmp	r3, r2
 80112aa:	bfb8      	it	lt
 80112ac:	4613      	movlt	r3, r2
 80112ae:	6033      	str	r3, [r6, #0]
 80112b0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80112b4:	4607      	mov	r7, r0
 80112b6:	460c      	mov	r4, r1
 80112b8:	b10a      	cbz	r2, 80112be <_printf_common+0x26>
 80112ba:	3301      	adds	r3, #1
 80112bc:	6033      	str	r3, [r6, #0]
 80112be:	6823      	ldr	r3, [r4, #0]
 80112c0:	0699      	lsls	r1, r3, #26
 80112c2:	bf42      	ittt	mi
 80112c4:	6833      	ldrmi	r3, [r6, #0]
 80112c6:	3302      	addmi	r3, #2
 80112c8:	6033      	strmi	r3, [r6, #0]
 80112ca:	6825      	ldr	r5, [r4, #0]
 80112cc:	f015 0506 	ands.w	r5, r5, #6
 80112d0:	d106      	bne.n	80112e0 <_printf_common+0x48>
 80112d2:	f104 0a19 	add.w	sl, r4, #25
 80112d6:	68e3      	ldr	r3, [r4, #12]
 80112d8:	6832      	ldr	r2, [r6, #0]
 80112da:	1a9b      	subs	r3, r3, r2
 80112dc:	42ab      	cmp	r3, r5
 80112de:	dc26      	bgt.n	801132e <_printf_common+0x96>
 80112e0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80112e4:	1e13      	subs	r3, r2, #0
 80112e6:	6822      	ldr	r2, [r4, #0]
 80112e8:	bf18      	it	ne
 80112ea:	2301      	movne	r3, #1
 80112ec:	0692      	lsls	r2, r2, #26
 80112ee:	d42b      	bmi.n	8011348 <_printf_common+0xb0>
 80112f0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80112f4:	4649      	mov	r1, r9
 80112f6:	4638      	mov	r0, r7
 80112f8:	47c0      	blx	r8
 80112fa:	3001      	adds	r0, #1
 80112fc:	d01e      	beq.n	801133c <_printf_common+0xa4>
 80112fe:	6823      	ldr	r3, [r4, #0]
 8011300:	68e5      	ldr	r5, [r4, #12]
 8011302:	6832      	ldr	r2, [r6, #0]
 8011304:	f003 0306 	and.w	r3, r3, #6
 8011308:	2b04      	cmp	r3, #4
 801130a:	bf08      	it	eq
 801130c:	1aad      	subeq	r5, r5, r2
 801130e:	68a3      	ldr	r3, [r4, #8]
 8011310:	6922      	ldr	r2, [r4, #16]
 8011312:	bf0c      	ite	eq
 8011314:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8011318:	2500      	movne	r5, #0
 801131a:	4293      	cmp	r3, r2
 801131c:	bfc4      	itt	gt
 801131e:	1a9b      	subgt	r3, r3, r2
 8011320:	18ed      	addgt	r5, r5, r3
 8011322:	2600      	movs	r6, #0
 8011324:	341a      	adds	r4, #26
 8011326:	42b5      	cmp	r5, r6
 8011328:	d11a      	bne.n	8011360 <_printf_common+0xc8>
 801132a:	2000      	movs	r0, #0
 801132c:	e008      	b.n	8011340 <_printf_common+0xa8>
 801132e:	2301      	movs	r3, #1
 8011330:	4652      	mov	r2, sl
 8011332:	4649      	mov	r1, r9
 8011334:	4638      	mov	r0, r7
 8011336:	47c0      	blx	r8
 8011338:	3001      	adds	r0, #1
 801133a:	d103      	bne.n	8011344 <_printf_common+0xac>
 801133c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011340:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011344:	3501      	adds	r5, #1
 8011346:	e7c6      	b.n	80112d6 <_printf_common+0x3e>
 8011348:	18e1      	adds	r1, r4, r3
 801134a:	1c5a      	adds	r2, r3, #1
 801134c:	2030      	movs	r0, #48	; 0x30
 801134e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8011352:	4422      	add	r2, r4
 8011354:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8011358:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801135c:	3302      	adds	r3, #2
 801135e:	e7c7      	b.n	80112f0 <_printf_common+0x58>
 8011360:	2301      	movs	r3, #1
 8011362:	4622      	mov	r2, r4
 8011364:	4649      	mov	r1, r9
 8011366:	4638      	mov	r0, r7
 8011368:	47c0      	blx	r8
 801136a:	3001      	adds	r0, #1
 801136c:	d0e6      	beq.n	801133c <_printf_common+0xa4>
 801136e:	3601      	adds	r6, #1
 8011370:	e7d9      	b.n	8011326 <_printf_common+0x8e>
	...

08011374 <_printf_i>:
 8011374:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011378:	460c      	mov	r4, r1
 801137a:	4691      	mov	r9, r2
 801137c:	7e27      	ldrb	r7, [r4, #24]
 801137e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8011380:	2f78      	cmp	r7, #120	; 0x78
 8011382:	4680      	mov	r8, r0
 8011384:	469a      	mov	sl, r3
 8011386:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801138a:	d807      	bhi.n	801139c <_printf_i+0x28>
 801138c:	2f62      	cmp	r7, #98	; 0x62
 801138e:	d80a      	bhi.n	80113a6 <_printf_i+0x32>
 8011390:	2f00      	cmp	r7, #0
 8011392:	f000 80d8 	beq.w	8011546 <_printf_i+0x1d2>
 8011396:	2f58      	cmp	r7, #88	; 0x58
 8011398:	f000 80a3 	beq.w	80114e2 <_printf_i+0x16e>
 801139c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80113a0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80113a4:	e03a      	b.n	801141c <_printf_i+0xa8>
 80113a6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80113aa:	2b15      	cmp	r3, #21
 80113ac:	d8f6      	bhi.n	801139c <_printf_i+0x28>
 80113ae:	a001      	add	r0, pc, #4	; (adr r0, 80113b4 <_printf_i+0x40>)
 80113b0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80113b4:	0801140d 	.word	0x0801140d
 80113b8:	08011421 	.word	0x08011421
 80113bc:	0801139d 	.word	0x0801139d
 80113c0:	0801139d 	.word	0x0801139d
 80113c4:	0801139d 	.word	0x0801139d
 80113c8:	0801139d 	.word	0x0801139d
 80113cc:	08011421 	.word	0x08011421
 80113d0:	0801139d 	.word	0x0801139d
 80113d4:	0801139d 	.word	0x0801139d
 80113d8:	0801139d 	.word	0x0801139d
 80113dc:	0801139d 	.word	0x0801139d
 80113e0:	0801152d 	.word	0x0801152d
 80113e4:	08011451 	.word	0x08011451
 80113e8:	0801150f 	.word	0x0801150f
 80113ec:	0801139d 	.word	0x0801139d
 80113f0:	0801139d 	.word	0x0801139d
 80113f4:	0801154f 	.word	0x0801154f
 80113f8:	0801139d 	.word	0x0801139d
 80113fc:	08011451 	.word	0x08011451
 8011400:	0801139d 	.word	0x0801139d
 8011404:	0801139d 	.word	0x0801139d
 8011408:	08011517 	.word	0x08011517
 801140c:	680b      	ldr	r3, [r1, #0]
 801140e:	1d1a      	adds	r2, r3, #4
 8011410:	681b      	ldr	r3, [r3, #0]
 8011412:	600a      	str	r2, [r1, #0]
 8011414:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8011418:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801141c:	2301      	movs	r3, #1
 801141e:	e0a3      	b.n	8011568 <_printf_i+0x1f4>
 8011420:	6825      	ldr	r5, [r4, #0]
 8011422:	6808      	ldr	r0, [r1, #0]
 8011424:	062e      	lsls	r6, r5, #24
 8011426:	f100 0304 	add.w	r3, r0, #4
 801142a:	d50a      	bpl.n	8011442 <_printf_i+0xce>
 801142c:	6805      	ldr	r5, [r0, #0]
 801142e:	600b      	str	r3, [r1, #0]
 8011430:	2d00      	cmp	r5, #0
 8011432:	da03      	bge.n	801143c <_printf_i+0xc8>
 8011434:	232d      	movs	r3, #45	; 0x2d
 8011436:	426d      	negs	r5, r5
 8011438:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801143c:	485e      	ldr	r0, [pc, #376]	; (80115b8 <_printf_i+0x244>)
 801143e:	230a      	movs	r3, #10
 8011440:	e019      	b.n	8011476 <_printf_i+0x102>
 8011442:	f015 0f40 	tst.w	r5, #64	; 0x40
 8011446:	6805      	ldr	r5, [r0, #0]
 8011448:	600b      	str	r3, [r1, #0]
 801144a:	bf18      	it	ne
 801144c:	b22d      	sxthne	r5, r5
 801144e:	e7ef      	b.n	8011430 <_printf_i+0xbc>
 8011450:	680b      	ldr	r3, [r1, #0]
 8011452:	6825      	ldr	r5, [r4, #0]
 8011454:	1d18      	adds	r0, r3, #4
 8011456:	6008      	str	r0, [r1, #0]
 8011458:	0628      	lsls	r0, r5, #24
 801145a:	d501      	bpl.n	8011460 <_printf_i+0xec>
 801145c:	681d      	ldr	r5, [r3, #0]
 801145e:	e002      	b.n	8011466 <_printf_i+0xf2>
 8011460:	0669      	lsls	r1, r5, #25
 8011462:	d5fb      	bpl.n	801145c <_printf_i+0xe8>
 8011464:	881d      	ldrh	r5, [r3, #0]
 8011466:	4854      	ldr	r0, [pc, #336]	; (80115b8 <_printf_i+0x244>)
 8011468:	2f6f      	cmp	r7, #111	; 0x6f
 801146a:	bf0c      	ite	eq
 801146c:	2308      	moveq	r3, #8
 801146e:	230a      	movne	r3, #10
 8011470:	2100      	movs	r1, #0
 8011472:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8011476:	6866      	ldr	r6, [r4, #4]
 8011478:	60a6      	str	r6, [r4, #8]
 801147a:	2e00      	cmp	r6, #0
 801147c:	bfa2      	ittt	ge
 801147e:	6821      	ldrge	r1, [r4, #0]
 8011480:	f021 0104 	bicge.w	r1, r1, #4
 8011484:	6021      	strge	r1, [r4, #0]
 8011486:	b90d      	cbnz	r5, 801148c <_printf_i+0x118>
 8011488:	2e00      	cmp	r6, #0
 801148a:	d04d      	beq.n	8011528 <_printf_i+0x1b4>
 801148c:	4616      	mov	r6, r2
 801148e:	fbb5 f1f3 	udiv	r1, r5, r3
 8011492:	fb03 5711 	mls	r7, r3, r1, r5
 8011496:	5dc7      	ldrb	r7, [r0, r7]
 8011498:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801149c:	462f      	mov	r7, r5
 801149e:	42bb      	cmp	r3, r7
 80114a0:	460d      	mov	r5, r1
 80114a2:	d9f4      	bls.n	801148e <_printf_i+0x11a>
 80114a4:	2b08      	cmp	r3, #8
 80114a6:	d10b      	bne.n	80114c0 <_printf_i+0x14c>
 80114a8:	6823      	ldr	r3, [r4, #0]
 80114aa:	07df      	lsls	r7, r3, #31
 80114ac:	d508      	bpl.n	80114c0 <_printf_i+0x14c>
 80114ae:	6923      	ldr	r3, [r4, #16]
 80114b0:	6861      	ldr	r1, [r4, #4]
 80114b2:	4299      	cmp	r1, r3
 80114b4:	bfde      	ittt	le
 80114b6:	2330      	movle	r3, #48	; 0x30
 80114b8:	f806 3c01 	strble.w	r3, [r6, #-1]
 80114bc:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 80114c0:	1b92      	subs	r2, r2, r6
 80114c2:	6122      	str	r2, [r4, #16]
 80114c4:	f8cd a000 	str.w	sl, [sp]
 80114c8:	464b      	mov	r3, r9
 80114ca:	aa03      	add	r2, sp, #12
 80114cc:	4621      	mov	r1, r4
 80114ce:	4640      	mov	r0, r8
 80114d0:	f7ff fee2 	bl	8011298 <_printf_common>
 80114d4:	3001      	adds	r0, #1
 80114d6:	d14c      	bne.n	8011572 <_printf_i+0x1fe>
 80114d8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80114dc:	b004      	add	sp, #16
 80114de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80114e2:	4835      	ldr	r0, [pc, #212]	; (80115b8 <_printf_i+0x244>)
 80114e4:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80114e8:	6823      	ldr	r3, [r4, #0]
 80114ea:	680e      	ldr	r6, [r1, #0]
 80114ec:	061f      	lsls	r7, r3, #24
 80114ee:	f856 5b04 	ldr.w	r5, [r6], #4
 80114f2:	600e      	str	r6, [r1, #0]
 80114f4:	d514      	bpl.n	8011520 <_printf_i+0x1ac>
 80114f6:	07d9      	lsls	r1, r3, #31
 80114f8:	bf44      	itt	mi
 80114fa:	f043 0320 	orrmi.w	r3, r3, #32
 80114fe:	6023      	strmi	r3, [r4, #0]
 8011500:	b91d      	cbnz	r5, 801150a <_printf_i+0x196>
 8011502:	6823      	ldr	r3, [r4, #0]
 8011504:	f023 0320 	bic.w	r3, r3, #32
 8011508:	6023      	str	r3, [r4, #0]
 801150a:	2310      	movs	r3, #16
 801150c:	e7b0      	b.n	8011470 <_printf_i+0xfc>
 801150e:	6823      	ldr	r3, [r4, #0]
 8011510:	f043 0320 	orr.w	r3, r3, #32
 8011514:	6023      	str	r3, [r4, #0]
 8011516:	2378      	movs	r3, #120	; 0x78
 8011518:	4828      	ldr	r0, [pc, #160]	; (80115bc <_printf_i+0x248>)
 801151a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801151e:	e7e3      	b.n	80114e8 <_printf_i+0x174>
 8011520:	065e      	lsls	r6, r3, #25
 8011522:	bf48      	it	mi
 8011524:	b2ad      	uxthmi	r5, r5
 8011526:	e7e6      	b.n	80114f6 <_printf_i+0x182>
 8011528:	4616      	mov	r6, r2
 801152a:	e7bb      	b.n	80114a4 <_printf_i+0x130>
 801152c:	680b      	ldr	r3, [r1, #0]
 801152e:	6826      	ldr	r6, [r4, #0]
 8011530:	6960      	ldr	r0, [r4, #20]
 8011532:	1d1d      	adds	r5, r3, #4
 8011534:	600d      	str	r5, [r1, #0]
 8011536:	0635      	lsls	r5, r6, #24
 8011538:	681b      	ldr	r3, [r3, #0]
 801153a:	d501      	bpl.n	8011540 <_printf_i+0x1cc>
 801153c:	6018      	str	r0, [r3, #0]
 801153e:	e002      	b.n	8011546 <_printf_i+0x1d2>
 8011540:	0671      	lsls	r1, r6, #25
 8011542:	d5fb      	bpl.n	801153c <_printf_i+0x1c8>
 8011544:	8018      	strh	r0, [r3, #0]
 8011546:	2300      	movs	r3, #0
 8011548:	6123      	str	r3, [r4, #16]
 801154a:	4616      	mov	r6, r2
 801154c:	e7ba      	b.n	80114c4 <_printf_i+0x150>
 801154e:	680b      	ldr	r3, [r1, #0]
 8011550:	1d1a      	adds	r2, r3, #4
 8011552:	600a      	str	r2, [r1, #0]
 8011554:	681e      	ldr	r6, [r3, #0]
 8011556:	6862      	ldr	r2, [r4, #4]
 8011558:	2100      	movs	r1, #0
 801155a:	4630      	mov	r0, r6
 801155c:	f7ee fe48 	bl	80001f0 <memchr>
 8011560:	b108      	cbz	r0, 8011566 <_printf_i+0x1f2>
 8011562:	1b80      	subs	r0, r0, r6
 8011564:	6060      	str	r0, [r4, #4]
 8011566:	6863      	ldr	r3, [r4, #4]
 8011568:	6123      	str	r3, [r4, #16]
 801156a:	2300      	movs	r3, #0
 801156c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011570:	e7a8      	b.n	80114c4 <_printf_i+0x150>
 8011572:	6923      	ldr	r3, [r4, #16]
 8011574:	4632      	mov	r2, r6
 8011576:	4649      	mov	r1, r9
 8011578:	4640      	mov	r0, r8
 801157a:	47d0      	blx	sl
 801157c:	3001      	adds	r0, #1
 801157e:	d0ab      	beq.n	80114d8 <_printf_i+0x164>
 8011580:	6823      	ldr	r3, [r4, #0]
 8011582:	079b      	lsls	r3, r3, #30
 8011584:	d413      	bmi.n	80115ae <_printf_i+0x23a>
 8011586:	68e0      	ldr	r0, [r4, #12]
 8011588:	9b03      	ldr	r3, [sp, #12]
 801158a:	4298      	cmp	r0, r3
 801158c:	bfb8      	it	lt
 801158e:	4618      	movlt	r0, r3
 8011590:	e7a4      	b.n	80114dc <_printf_i+0x168>
 8011592:	2301      	movs	r3, #1
 8011594:	4632      	mov	r2, r6
 8011596:	4649      	mov	r1, r9
 8011598:	4640      	mov	r0, r8
 801159a:	47d0      	blx	sl
 801159c:	3001      	adds	r0, #1
 801159e:	d09b      	beq.n	80114d8 <_printf_i+0x164>
 80115a0:	3501      	adds	r5, #1
 80115a2:	68e3      	ldr	r3, [r4, #12]
 80115a4:	9903      	ldr	r1, [sp, #12]
 80115a6:	1a5b      	subs	r3, r3, r1
 80115a8:	42ab      	cmp	r3, r5
 80115aa:	dcf2      	bgt.n	8011592 <_printf_i+0x21e>
 80115ac:	e7eb      	b.n	8011586 <_printf_i+0x212>
 80115ae:	2500      	movs	r5, #0
 80115b0:	f104 0619 	add.w	r6, r4, #25
 80115b4:	e7f5      	b.n	80115a2 <_printf_i+0x22e>
 80115b6:	bf00      	nop
 80115b8:	0801633e 	.word	0x0801633e
 80115bc:	0801634f 	.word	0x0801634f

080115c0 <_sbrk_r>:
 80115c0:	b538      	push	{r3, r4, r5, lr}
 80115c2:	4d06      	ldr	r5, [pc, #24]	; (80115dc <_sbrk_r+0x1c>)
 80115c4:	2300      	movs	r3, #0
 80115c6:	4604      	mov	r4, r0
 80115c8:	4608      	mov	r0, r1
 80115ca:	602b      	str	r3, [r5, #0]
 80115cc:	f004 fc08 	bl	8015de0 <_sbrk>
 80115d0:	1c43      	adds	r3, r0, #1
 80115d2:	d102      	bne.n	80115da <_sbrk_r+0x1a>
 80115d4:	682b      	ldr	r3, [r5, #0]
 80115d6:	b103      	cbz	r3, 80115da <_sbrk_r+0x1a>
 80115d8:	6023      	str	r3, [r4, #0]
 80115da:	bd38      	pop	{r3, r4, r5, pc}
 80115dc:	200011e0 	.word	0x200011e0

080115e0 <_vsniprintf_r>:
 80115e0:	b530      	push	{r4, r5, lr}
 80115e2:	1e14      	subs	r4, r2, #0
 80115e4:	4605      	mov	r5, r0
 80115e6:	b09b      	sub	sp, #108	; 0x6c
 80115e8:	4618      	mov	r0, r3
 80115ea:	da05      	bge.n	80115f8 <_vsniprintf_r+0x18>
 80115ec:	238b      	movs	r3, #139	; 0x8b
 80115ee:	602b      	str	r3, [r5, #0]
 80115f0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80115f4:	b01b      	add	sp, #108	; 0x6c
 80115f6:	bd30      	pop	{r4, r5, pc}
 80115f8:	f44f 7302 	mov.w	r3, #520	; 0x208
 80115fc:	f8ad 300c 	strh.w	r3, [sp, #12]
 8011600:	bf14      	ite	ne
 8011602:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 8011606:	4623      	moveq	r3, r4
 8011608:	9302      	str	r3, [sp, #8]
 801160a:	9305      	str	r3, [sp, #20]
 801160c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8011610:	9100      	str	r1, [sp, #0]
 8011612:	9104      	str	r1, [sp, #16]
 8011614:	f8ad 300e 	strh.w	r3, [sp, #14]
 8011618:	4602      	mov	r2, r0
 801161a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 801161c:	4669      	mov	r1, sp
 801161e:	4628      	mov	r0, r5
 8011620:	f001 fa8a 	bl	8012b38 <_svfiprintf_r>
 8011624:	1c43      	adds	r3, r0, #1
 8011626:	bfbc      	itt	lt
 8011628:	238b      	movlt	r3, #139	; 0x8b
 801162a:	602b      	strlt	r3, [r5, #0]
 801162c:	2c00      	cmp	r4, #0
 801162e:	d0e1      	beq.n	80115f4 <_vsniprintf_r+0x14>
 8011630:	9b00      	ldr	r3, [sp, #0]
 8011632:	2200      	movs	r2, #0
 8011634:	701a      	strb	r2, [r3, #0]
 8011636:	e7dd      	b.n	80115f4 <_vsniprintf_r+0x14>

08011638 <vsniprintf>:
 8011638:	b507      	push	{r0, r1, r2, lr}
 801163a:	9300      	str	r3, [sp, #0]
 801163c:	4613      	mov	r3, r2
 801163e:	460a      	mov	r2, r1
 8011640:	4601      	mov	r1, r0
 8011642:	4803      	ldr	r0, [pc, #12]	; (8011650 <vsniprintf+0x18>)
 8011644:	6800      	ldr	r0, [r0, #0]
 8011646:	f7ff ffcb 	bl	80115e0 <_vsniprintf_r>
 801164a:	b003      	add	sp, #12
 801164c:	f85d fb04 	ldr.w	pc, [sp], #4
 8011650:	2000027c 	.word	0x2000027c

08011654 <quorem>:
 8011654:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011658:	6903      	ldr	r3, [r0, #16]
 801165a:	690c      	ldr	r4, [r1, #16]
 801165c:	42a3      	cmp	r3, r4
 801165e:	4607      	mov	r7, r0
 8011660:	f2c0 8081 	blt.w	8011766 <quorem+0x112>
 8011664:	3c01      	subs	r4, #1
 8011666:	f101 0814 	add.w	r8, r1, #20
 801166a:	f100 0514 	add.w	r5, r0, #20
 801166e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8011672:	9301      	str	r3, [sp, #4]
 8011674:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8011678:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801167c:	3301      	adds	r3, #1
 801167e:	429a      	cmp	r2, r3
 8011680:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8011684:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8011688:	fbb2 f6f3 	udiv	r6, r2, r3
 801168c:	d331      	bcc.n	80116f2 <quorem+0x9e>
 801168e:	f04f 0e00 	mov.w	lr, #0
 8011692:	4640      	mov	r0, r8
 8011694:	46ac      	mov	ip, r5
 8011696:	46f2      	mov	sl, lr
 8011698:	f850 2b04 	ldr.w	r2, [r0], #4
 801169c:	b293      	uxth	r3, r2
 801169e:	fb06 e303 	mla	r3, r6, r3, lr
 80116a2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80116a6:	b29b      	uxth	r3, r3
 80116a8:	ebaa 0303 	sub.w	r3, sl, r3
 80116ac:	0c12      	lsrs	r2, r2, #16
 80116ae:	f8dc a000 	ldr.w	sl, [ip]
 80116b2:	fb06 e202 	mla	r2, r6, r2, lr
 80116b6:	fa13 f38a 	uxtah	r3, r3, sl
 80116ba:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80116be:	fa1f fa82 	uxth.w	sl, r2
 80116c2:	f8dc 2000 	ldr.w	r2, [ip]
 80116c6:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80116ca:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80116ce:	b29b      	uxth	r3, r3
 80116d0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80116d4:	4581      	cmp	r9, r0
 80116d6:	f84c 3b04 	str.w	r3, [ip], #4
 80116da:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80116de:	d2db      	bcs.n	8011698 <quorem+0x44>
 80116e0:	f855 300b 	ldr.w	r3, [r5, fp]
 80116e4:	b92b      	cbnz	r3, 80116f2 <quorem+0x9e>
 80116e6:	9b01      	ldr	r3, [sp, #4]
 80116e8:	3b04      	subs	r3, #4
 80116ea:	429d      	cmp	r5, r3
 80116ec:	461a      	mov	r2, r3
 80116ee:	d32e      	bcc.n	801174e <quorem+0xfa>
 80116f0:	613c      	str	r4, [r7, #16]
 80116f2:	4638      	mov	r0, r7
 80116f4:	f001 f8b6 	bl	8012864 <__mcmp>
 80116f8:	2800      	cmp	r0, #0
 80116fa:	db24      	blt.n	8011746 <quorem+0xf2>
 80116fc:	3601      	adds	r6, #1
 80116fe:	4628      	mov	r0, r5
 8011700:	f04f 0c00 	mov.w	ip, #0
 8011704:	f858 2b04 	ldr.w	r2, [r8], #4
 8011708:	f8d0 e000 	ldr.w	lr, [r0]
 801170c:	b293      	uxth	r3, r2
 801170e:	ebac 0303 	sub.w	r3, ip, r3
 8011712:	0c12      	lsrs	r2, r2, #16
 8011714:	fa13 f38e 	uxtah	r3, r3, lr
 8011718:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 801171c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8011720:	b29b      	uxth	r3, r3
 8011722:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011726:	45c1      	cmp	r9, r8
 8011728:	f840 3b04 	str.w	r3, [r0], #4
 801172c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8011730:	d2e8      	bcs.n	8011704 <quorem+0xb0>
 8011732:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8011736:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801173a:	b922      	cbnz	r2, 8011746 <quorem+0xf2>
 801173c:	3b04      	subs	r3, #4
 801173e:	429d      	cmp	r5, r3
 8011740:	461a      	mov	r2, r3
 8011742:	d30a      	bcc.n	801175a <quorem+0x106>
 8011744:	613c      	str	r4, [r7, #16]
 8011746:	4630      	mov	r0, r6
 8011748:	b003      	add	sp, #12
 801174a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801174e:	6812      	ldr	r2, [r2, #0]
 8011750:	3b04      	subs	r3, #4
 8011752:	2a00      	cmp	r2, #0
 8011754:	d1cc      	bne.n	80116f0 <quorem+0x9c>
 8011756:	3c01      	subs	r4, #1
 8011758:	e7c7      	b.n	80116ea <quorem+0x96>
 801175a:	6812      	ldr	r2, [r2, #0]
 801175c:	3b04      	subs	r3, #4
 801175e:	2a00      	cmp	r2, #0
 8011760:	d1f0      	bne.n	8011744 <quorem+0xf0>
 8011762:	3c01      	subs	r4, #1
 8011764:	e7eb      	b.n	801173e <quorem+0xea>
 8011766:	2000      	movs	r0, #0
 8011768:	e7ee      	b.n	8011748 <quorem+0xf4>
 801176a:	0000      	movs	r0, r0
 801176c:	0000      	movs	r0, r0
	...

08011770 <_dtoa_r>:
 8011770:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011774:	ed2d 8b02 	vpush	{d8}
 8011778:	ec57 6b10 	vmov	r6, r7, d0
 801177c:	b095      	sub	sp, #84	; 0x54
 801177e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8011780:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8011784:	9105      	str	r1, [sp, #20]
 8011786:	e9cd 6702 	strd	r6, r7, [sp, #8]
 801178a:	4604      	mov	r4, r0
 801178c:	9209      	str	r2, [sp, #36]	; 0x24
 801178e:	930f      	str	r3, [sp, #60]	; 0x3c
 8011790:	b975      	cbnz	r5, 80117b0 <_dtoa_r+0x40>
 8011792:	2010      	movs	r0, #16
 8011794:	f7ff f9e2 	bl	8010b5c <malloc>
 8011798:	4602      	mov	r2, r0
 801179a:	6260      	str	r0, [r4, #36]	; 0x24
 801179c:	b920      	cbnz	r0, 80117a8 <_dtoa_r+0x38>
 801179e:	4bb2      	ldr	r3, [pc, #712]	; (8011a68 <_dtoa_r+0x2f8>)
 80117a0:	21ea      	movs	r1, #234	; 0xea
 80117a2:	48b2      	ldr	r0, [pc, #712]	; (8011a6c <_dtoa_r+0x2fc>)
 80117a4:	f001 fac8 	bl	8012d38 <__assert_func>
 80117a8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80117ac:	6005      	str	r5, [r0, #0]
 80117ae:	60c5      	str	r5, [r0, #12]
 80117b0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80117b2:	6819      	ldr	r1, [r3, #0]
 80117b4:	b151      	cbz	r1, 80117cc <_dtoa_r+0x5c>
 80117b6:	685a      	ldr	r2, [r3, #4]
 80117b8:	604a      	str	r2, [r1, #4]
 80117ba:	2301      	movs	r3, #1
 80117bc:	4093      	lsls	r3, r2
 80117be:	608b      	str	r3, [r1, #8]
 80117c0:	4620      	mov	r0, r4
 80117c2:	f000 fe11 	bl	80123e8 <_Bfree>
 80117c6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80117c8:	2200      	movs	r2, #0
 80117ca:	601a      	str	r2, [r3, #0]
 80117cc:	1e3b      	subs	r3, r7, #0
 80117ce:	bfb9      	ittee	lt
 80117d0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80117d4:	9303      	strlt	r3, [sp, #12]
 80117d6:	2300      	movge	r3, #0
 80117d8:	f8c8 3000 	strge.w	r3, [r8]
 80117dc:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80117e0:	4ba3      	ldr	r3, [pc, #652]	; (8011a70 <_dtoa_r+0x300>)
 80117e2:	bfbc      	itt	lt
 80117e4:	2201      	movlt	r2, #1
 80117e6:	f8c8 2000 	strlt.w	r2, [r8]
 80117ea:	ea33 0309 	bics.w	r3, r3, r9
 80117ee:	d11b      	bne.n	8011828 <_dtoa_r+0xb8>
 80117f0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80117f2:	f242 730f 	movw	r3, #9999	; 0x270f
 80117f6:	6013      	str	r3, [r2, #0]
 80117f8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80117fc:	4333      	orrs	r3, r6
 80117fe:	f000 857a 	beq.w	80122f6 <_dtoa_r+0xb86>
 8011802:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8011804:	b963      	cbnz	r3, 8011820 <_dtoa_r+0xb0>
 8011806:	4b9b      	ldr	r3, [pc, #620]	; (8011a74 <_dtoa_r+0x304>)
 8011808:	e024      	b.n	8011854 <_dtoa_r+0xe4>
 801180a:	4b9b      	ldr	r3, [pc, #620]	; (8011a78 <_dtoa_r+0x308>)
 801180c:	9300      	str	r3, [sp, #0]
 801180e:	3308      	adds	r3, #8
 8011810:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8011812:	6013      	str	r3, [r2, #0]
 8011814:	9800      	ldr	r0, [sp, #0]
 8011816:	b015      	add	sp, #84	; 0x54
 8011818:	ecbd 8b02 	vpop	{d8}
 801181c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011820:	4b94      	ldr	r3, [pc, #592]	; (8011a74 <_dtoa_r+0x304>)
 8011822:	9300      	str	r3, [sp, #0]
 8011824:	3303      	adds	r3, #3
 8011826:	e7f3      	b.n	8011810 <_dtoa_r+0xa0>
 8011828:	ed9d 7b02 	vldr	d7, [sp, #8]
 801182c:	2200      	movs	r2, #0
 801182e:	ec51 0b17 	vmov	r0, r1, d7
 8011832:	2300      	movs	r3, #0
 8011834:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8011838:	f7ef f94e 	bl	8000ad8 <__aeabi_dcmpeq>
 801183c:	4680      	mov	r8, r0
 801183e:	b158      	cbz	r0, 8011858 <_dtoa_r+0xe8>
 8011840:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8011842:	2301      	movs	r3, #1
 8011844:	6013      	str	r3, [r2, #0]
 8011846:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8011848:	2b00      	cmp	r3, #0
 801184a:	f000 8551 	beq.w	80122f0 <_dtoa_r+0xb80>
 801184e:	488b      	ldr	r0, [pc, #556]	; (8011a7c <_dtoa_r+0x30c>)
 8011850:	6018      	str	r0, [r3, #0]
 8011852:	1e43      	subs	r3, r0, #1
 8011854:	9300      	str	r3, [sp, #0]
 8011856:	e7dd      	b.n	8011814 <_dtoa_r+0xa4>
 8011858:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 801185c:	aa12      	add	r2, sp, #72	; 0x48
 801185e:	a913      	add	r1, sp, #76	; 0x4c
 8011860:	4620      	mov	r0, r4
 8011862:	f001 f8a3 	bl	80129ac <__d2b>
 8011866:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801186a:	4683      	mov	fp, r0
 801186c:	2d00      	cmp	r5, #0
 801186e:	d07c      	beq.n	801196a <_dtoa_r+0x1fa>
 8011870:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011872:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8011876:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801187a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 801187e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8011882:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8011886:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 801188a:	4b7d      	ldr	r3, [pc, #500]	; (8011a80 <_dtoa_r+0x310>)
 801188c:	2200      	movs	r2, #0
 801188e:	4630      	mov	r0, r6
 8011890:	4639      	mov	r1, r7
 8011892:	f7ee fd01 	bl	8000298 <__aeabi_dsub>
 8011896:	a36e      	add	r3, pc, #440	; (adr r3, 8011a50 <_dtoa_r+0x2e0>)
 8011898:	e9d3 2300 	ldrd	r2, r3, [r3]
 801189c:	f7ee feb4 	bl	8000608 <__aeabi_dmul>
 80118a0:	a36d      	add	r3, pc, #436	; (adr r3, 8011a58 <_dtoa_r+0x2e8>)
 80118a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80118a6:	f7ee fcf9 	bl	800029c <__adddf3>
 80118aa:	4606      	mov	r6, r0
 80118ac:	4628      	mov	r0, r5
 80118ae:	460f      	mov	r7, r1
 80118b0:	f7ee fe40 	bl	8000534 <__aeabi_i2d>
 80118b4:	a36a      	add	r3, pc, #424	; (adr r3, 8011a60 <_dtoa_r+0x2f0>)
 80118b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80118ba:	f7ee fea5 	bl	8000608 <__aeabi_dmul>
 80118be:	4602      	mov	r2, r0
 80118c0:	460b      	mov	r3, r1
 80118c2:	4630      	mov	r0, r6
 80118c4:	4639      	mov	r1, r7
 80118c6:	f7ee fce9 	bl	800029c <__adddf3>
 80118ca:	4606      	mov	r6, r0
 80118cc:	460f      	mov	r7, r1
 80118ce:	f7ef f94b 	bl	8000b68 <__aeabi_d2iz>
 80118d2:	2200      	movs	r2, #0
 80118d4:	4682      	mov	sl, r0
 80118d6:	2300      	movs	r3, #0
 80118d8:	4630      	mov	r0, r6
 80118da:	4639      	mov	r1, r7
 80118dc:	f7ef f906 	bl	8000aec <__aeabi_dcmplt>
 80118e0:	b148      	cbz	r0, 80118f6 <_dtoa_r+0x186>
 80118e2:	4650      	mov	r0, sl
 80118e4:	f7ee fe26 	bl	8000534 <__aeabi_i2d>
 80118e8:	4632      	mov	r2, r6
 80118ea:	463b      	mov	r3, r7
 80118ec:	f7ef f8f4 	bl	8000ad8 <__aeabi_dcmpeq>
 80118f0:	b908      	cbnz	r0, 80118f6 <_dtoa_r+0x186>
 80118f2:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80118f6:	f1ba 0f16 	cmp.w	sl, #22
 80118fa:	d854      	bhi.n	80119a6 <_dtoa_r+0x236>
 80118fc:	4b61      	ldr	r3, [pc, #388]	; (8011a84 <_dtoa_r+0x314>)
 80118fe:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8011902:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011906:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801190a:	f7ef f8ef 	bl	8000aec <__aeabi_dcmplt>
 801190e:	2800      	cmp	r0, #0
 8011910:	d04b      	beq.n	80119aa <_dtoa_r+0x23a>
 8011912:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8011916:	2300      	movs	r3, #0
 8011918:	930e      	str	r3, [sp, #56]	; 0x38
 801191a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801191c:	1b5d      	subs	r5, r3, r5
 801191e:	1e6b      	subs	r3, r5, #1
 8011920:	9304      	str	r3, [sp, #16]
 8011922:	bf43      	ittte	mi
 8011924:	2300      	movmi	r3, #0
 8011926:	f1c5 0801 	rsbmi	r8, r5, #1
 801192a:	9304      	strmi	r3, [sp, #16]
 801192c:	f04f 0800 	movpl.w	r8, #0
 8011930:	f1ba 0f00 	cmp.w	sl, #0
 8011934:	db3b      	blt.n	80119ae <_dtoa_r+0x23e>
 8011936:	9b04      	ldr	r3, [sp, #16]
 8011938:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 801193c:	4453      	add	r3, sl
 801193e:	9304      	str	r3, [sp, #16]
 8011940:	2300      	movs	r3, #0
 8011942:	9306      	str	r3, [sp, #24]
 8011944:	9b05      	ldr	r3, [sp, #20]
 8011946:	2b09      	cmp	r3, #9
 8011948:	d869      	bhi.n	8011a1e <_dtoa_r+0x2ae>
 801194a:	2b05      	cmp	r3, #5
 801194c:	bfc4      	itt	gt
 801194e:	3b04      	subgt	r3, #4
 8011950:	9305      	strgt	r3, [sp, #20]
 8011952:	9b05      	ldr	r3, [sp, #20]
 8011954:	f1a3 0302 	sub.w	r3, r3, #2
 8011958:	bfcc      	ite	gt
 801195a:	2500      	movgt	r5, #0
 801195c:	2501      	movle	r5, #1
 801195e:	2b03      	cmp	r3, #3
 8011960:	d869      	bhi.n	8011a36 <_dtoa_r+0x2c6>
 8011962:	e8df f003 	tbb	[pc, r3]
 8011966:	4e2c      	.short	0x4e2c
 8011968:	5a4c      	.short	0x5a4c
 801196a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 801196e:	441d      	add	r5, r3
 8011970:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8011974:	2b20      	cmp	r3, #32
 8011976:	bfc1      	itttt	gt
 8011978:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 801197c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8011980:	fa09 f303 	lslgt.w	r3, r9, r3
 8011984:	fa26 f000 	lsrgt.w	r0, r6, r0
 8011988:	bfda      	itte	le
 801198a:	f1c3 0320 	rsble	r3, r3, #32
 801198e:	fa06 f003 	lslle.w	r0, r6, r3
 8011992:	4318      	orrgt	r0, r3
 8011994:	f7ee fdbe 	bl	8000514 <__aeabi_ui2d>
 8011998:	2301      	movs	r3, #1
 801199a:	4606      	mov	r6, r0
 801199c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80119a0:	3d01      	subs	r5, #1
 80119a2:	9310      	str	r3, [sp, #64]	; 0x40
 80119a4:	e771      	b.n	801188a <_dtoa_r+0x11a>
 80119a6:	2301      	movs	r3, #1
 80119a8:	e7b6      	b.n	8011918 <_dtoa_r+0x1a8>
 80119aa:	900e      	str	r0, [sp, #56]	; 0x38
 80119ac:	e7b5      	b.n	801191a <_dtoa_r+0x1aa>
 80119ae:	f1ca 0300 	rsb	r3, sl, #0
 80119b2:	9306      	str	r3, [sp, #24]
 80119b4:	2300      	movs	r3, #0
 80119b6:	eba8 080a 	sub.w	r8, r8, sl
 80119ba:	930d      	str	r3, [sp, #52]	; 0x34
 80119bc:	e7c2      	b.n	8011944 <_dtoa_r+0x1d4>
 80119be:	2300      	movs	r3, #0
 80119c0:	9308      	str	r3, [sp, #32]
 80119c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80119c4:	2b00      	cmp	r3, #0
 80119c6:	dc39      	bgt.n	8011a3c <_dtoa_r+0x2cc>
 80119c8:	f04f 0901 	mov.w	r9, #1
 80119cc:	f8cd 9004 	str.w	r9, [sp, #4]
 80119d0:	464b      	mov	r3, r9
 80119d2:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80119d6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80119d8:	2200      	movs	r2, #0
 80119da:	6042      	str	r2, [r0, #4]
 80119dc:	2204      	movs	r2, #4
 80119de:	f102 0614 	add.w	r6, r2, #20
 80119e2:	429e      	cmp	r6, r3
 80119e4:	6841      	ldr	r1, [r0, #4]
 80119e6:	d92f      	bls.n	8011a48 <_dtoa_r+0x2d8>
 80119e8:	4620      	mov	r0, r4
 80119ea:	f000 fcbd 	bl	8012368 <_Balloc>
 80119ee:	9000      	str	r0, [sp, #0]
 80119f0:	2800      	cmp	r0, #0
 80119f2:	d14b      	bne.n	8011a8c <_dtoa_r+0x31c>
 80119f4:	4b24      	ldr	r3, [pc, #144]	; (8011a88 <_dtoa_r+0x318>)
 80119f6:	4602      	mov	r2, r0
 80119f8:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80119fc:	e6d1      	b.n	80117a2 <_dtoa_r+0x32>
 80119fe:	2301      	movs	r3, #1
 8011a00:	e7de      	b.n	80119c0 <_dtoa_r+0x250>
 8011a02:	2300      	movs	r3, #0
 8011a04:	9308      	str	r3, [sp, #32]
 8011a06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011a08:	eb0a 0903 	add.w	r9, sl, r3
 8011a0c:	f109 0301 	add.w	r3, r9, #1
 8011a10:	2b01      	cmp	r3, #1
 8011a12:	9301      	str	r3, [sp, #4]
 8011a14:	bfb8      	it	lt
 8011a16:	2301      	movlt	r3, #1
 8011a18:	e7dd      	b.n	80119d6 <_dtoa_r+0x266>
 8011a1a:	2301      	movs	r3, #1
 8011a1c:	e7f2      	b.n	8011a04 <_dtoa_r+0x294>
 8011a1e:	2501      	movs	r5, #1
 8011a20:	2300      	movs	r3, #0
 8011a22:	9305      	str	r3, [sp, #20]
 8011a24:	9508      	str	r5, [sp, #32]
 8011a26:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 8011a2a:	2200      	movs	r2, #0
 8011a2c:	f8cd 9004 	str.w	r9, [sp, #4]
 8011a30:	2312      	movs	r3, #18
 8011a32:	9209      	str	r2, [sp, #36]	; 0x24
 8011a34:	e7cf      	b.n	80119d6 <_dtoa_r+0x266>
 8011a36:	2301      	movs	r3, #1
 8011a38:	9308      	str	r3, [sp, #32]
 8011a3a:	e7f4      	b.n	8011a26 <_dtoa_r+0x2b6>
 8011a3c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8011a40:	f8cd 9004 	str.w	r9, [sp, #4]
 8011a44:	464b      	mov	r3, r9
 8011a46:	e7c6      	b.n	80119d6 <_dtoa_r+0x266>
 8011a48:	3101      	adds	r1, #1
 8011a4a:	6041      	str	r1, [r0, #4]
 8011a4c:	0052      	lsls	r2, r2, #1
 8011a4e:	e7c6      	b.n	80119de <_dtoa_r+0x26e>
 8011a50:	636f4361 	.word	0x636f4361
 8011a54:	3fd287a7 	.word	0x3fd287a7
 8011a58:	8b60c8b3 	.word	0x8b60c8b3
 8011a5c:	3fc68a28 	.word	0x3fc68a28
 8011a60:	509f79fb 	.word	0x509f79fb
 8011a64:	3fd34413 	.word	0x3fd34413
 8011a68:	0801636d 	.word	0x0801636d
 8011a6c:	08016384 	.word	0x08016384
 8011a70:	7ff00000 	.word	0x7ff00000
 8011a74:	08016369 	.word	0x08016369
 8011a78:	08016360 	.word	0x08016360
 8011a7c:	0801633d 	.word	0x0801633d
 8011a80:	3ff80000 	.word	0x3ff80000
 8011a84:	08016480 	.word	0x08016480
 8011a88:	080163e3 	.word	0x080163e3
 8011a8c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011a8e:	9a00      	ldr	r2, [sp, #0]
 8011a90:	601a      	str	r2, [r3, #0]
 8011a92:	9b01      	ldr	r3, [sp, #4]
 8011a94:	2b0e      	cmp	r3, #14
 8011a96:	f200 80ad 	bhi.w	8011bf4 <_dtoa_r+0x484>
 8011a9a:	2d00      	cmp	r5, #0
 8011a9c:	f000 80aa 	beq.w	8011bf4 <_dtoa_r+0x484>
 8011aa0:	f1ba 0f00 	cmp.w	sl, #0
 8011aa4:	dd36      	ble.n	8011b14 <_dtoa_r+0x3a4>
 8011aa6:	4ac3      	ldr	r2, [pc, #780]	; (8011db4 <_dtoa_r+0x644>)
 8011aa8:	f00a 030f 	and.w	r3, sl, #15
 8011aac:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8011ab0:	ed93 7b00 	vldr	d7, [r3]
 8011ab4:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8011ab8:	ea4f 172a 	mov.w	r7, sl, asr #4
 8011abc:	eeb0 8a47 	vmov.f32	s16, s14
 8011ac0:	eef0 8a67 	vmov.f32	s17, s15
 8011ac4:	d016      	beq.n	8011af4 <_dtoa_r+0x384>
 8011ac6:	4bbc      	ldr	r3, [pc, #752]	; (8011db8 <_dtoa_r+0x648>)
 8011ac8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8011acc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8011ad0:	f7ee fec4 	bl	800085c <__aeabi_ddiv>
 8011ad4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011ad8:	f007 070f 	and.w	r7, r7, #15
 8011adc:	2503      	movs	r5, #3
 8011ade:	4eb6      	ldr	r6, [pc, #728]	; (8011db8 <_dtoa_r+0x648>)
 8011ae0:	b957      	cbnz	r7, 8011af8 <_dtoa_r+0x388>
 8011ae2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011ae6:	ec53 2b18 	vmov	r2, r3, d8
 8011aea:	f7ee feb7 	bl	800085c <__aeabi_ddiv>
 8011aee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011af2:	e029      	b.n	8011b48 <_dtoa_r+0x3d8>
 8011af4:	2502      	movs	r5, #2
 8011af6:	e7f2      	b.n	8011ade <_dtoa_r+0x36e>
 8011af8:	07f9      	lsls	r1, r7, #31
 8011afa:	d508      	bpl.n	8011b0e <_dtoa_r+0x39e>
 8011afc:	ec51 0b18 	vmov	r0, r1, d8
 8011b00:	e9d6 2300 	ldrd	r2, r3, [r6]
 8011b04:	f7ee fd80 	bl	8000608 <__aeabi_dmul>
 8011b08:	ec41 0b18 	vmov	d8, r0, r1
 8011b0c:	3501      	adds	r5, #1
 8011b0e:	107f      	asrs	r7, r7, #1
 8011b10:	3608      	adds	r6, #8
 8011b12:	e7e5      	b.n	8011ae0 <_dtoa_r+0x370>
 8011b14:	f000 80a6 	beq.w	8011c64 <_dtoa_r+0x4f4>
 8011b18:	f1ca 0600 	rsb	r6, sl, #0
 8011b1c:	4ba5      	ldr	r3, [pc, #660]	; (8011db4 <_dtoa_r+0x644>)
 8011b1e:	4fa6      	ldr	r7, [pc, #664]	; (8011db8 <_dtoa_r+0x648>)
 8011b20:	f006 020f 	and.w	r2, r6, #15
 8011b24:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011b28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b2c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8011b30:	f7ee fd6a 	bl	8000608 <__aeabi_dmul>
 8011b34:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011b38:	1136      	asrs	r6, r6, #4
 8011b3a:	2300      	movs	r3, #0
 8011b3c:	2502      	movs	r5, #2
 8011b3e:	2e00      	cmp	r6, #0
 8011b40:	f040 8085 	bne.w	8011c4e <_dtoa_r+0x4de>
 8011b44:	2b00      	cmp	r3, #0
 8011b46:	d1d2      	bne.n	8011aee <_dtoa_r+0x37e>
 8011b48:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011b4a:	2b00      	cmp	r3, #0
 8011b4c:	f000 808c 	beq.w	8011c68 <_dtoa_r+0x4f8>
 8011b50:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8011b54:	4b99      	ldr	r3, [pc, #612]	; (8011dbc <_dtoa_r+0x64c>)
 8011b56:	2200      	movs	r2, #0
 8011b58:	4630      	mov	r0, r6
 8011b5a:	4639      	mov	r1, r7
 8011b5c:	f7ee ffc6 	bl	8000aec <__aeabi_dcmplt>
 8011b60:	2800      	cmp	r0, #0
 8011b62:	f000 8081 	beq.w	8011c68 <_dtoa_r+0x4f8>
 8011b66:	9b01      	ldr	r3, [sp, #4]
 8011b68:	2b00      	cmp	r3, #0
 8011b6a:	d07d      	beq.n	8011c68 <_dtoa_r+0x4f8>
 8011b6c:	f1b9 0f00 	cmp.w	r9, #0
 8011b70:	dd3c      	ble.n	8011bec <_dtoa_r+0x47c>
 8011b72:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 8011b76:	9307      	str	r3, [sp, #28]
 8011b78:	2200      	movs	r2, #0
 8011b7a:	4b91      	ldr	r3, [pc, #580]	; (8011dc0 <_dtoa_r+0x650>)
 8011b7c:	4630      	mov	r0, r6
 8011b7e:	4639      	mov	r1, r7
 8011b80:	f7ee fd42 	bl	8000608 <__aeabi_dmul>
 8011b84:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011b88:	3501      	adds	r5, #1
 8011b8a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8011b8e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8011b92:	4628      	mov	r0, r5
 8011b94:	f7ee fcce 	bl	8000534 <__aeabi_i2d>
 8011b98:	4632      	mov	r2, r6
 8011b9a:	463b      	mov	r3, r7
 8011b9c:	f7ee fd34 	bl	8000608 <__aeabi_dmul>
 8011ba0:	4b88      	ldr	r3, [pc, #544]	; (8011dc4 <_dtoa_r+0x654>)
 8011ba2:	2200      	movs	r2, #0
 8011ba4:	f7ee fb7a 	bl	800029c <__adddf3>
 8011ba8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8011bac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011bb0:	9303      	str	r3, [sp, #12]
 8011bb2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8011bb4:	2b00      	cmp	r3, #0
 8011bb6:	d15c      	bne.n	8011c72 <_dtoa_r+0x502>
 8011bb8:	4b83      	ldr	r3, [pc, #524]	; (8011dc8 <_dtoa_r+0x658>)
 8011bba:	2200      	movs	r2, #0
 8011bbc:	4630      	mov	r0, r6
 8011bbe:	4639      	mov	r1, r7
 8011bc0:	f7ee fb6a 	bl	8000298 <__aeabi_dsub>
 8011bc4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8011bc8:	4606      	mov	r6, r0
 8011bca:	460f      	mov	r7, r1
 8011bcc:	f7ee ffac 	bl	8000b28 <__aeabi_dcmpgt>
 8011bd0:	2800      	cmp	r0, #0
 8011bd2:	f040 8296 	bne.w	8012102 <_dtoa_r+0x992>
 8011bd6:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8011bda:	4630      	mov	r0, r6
 8011bdc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8011be0:	4639      	mov	r1, r7
 8011be2:	f7ee ff83 	bl	8000aec <__aeabi_dcmplt>
 8011be6:	2800      	cmp	r0, #0
 8011be8:	f040 8288 	bne.w	80120fc <_dtoa_r+0x98c>
 8011bec:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8011bf0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8011bf4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8011bf6:	2b00      	cmp	r3, #0
 8011bf8:	f2c0 8158 	blt.w	8011eac <_dtoa_r+0x73c>
 8011bfc:	f1ba 0f0e 	cmp.w	sl, #14
 8011c00:	f300 8154 	bgt.w	8011eac <_dtoa_r+0x73c>
 8011c04:	4b6b      	ldr	r3, [pc, #428]	; (8011db4 <_dtoa_r+0x644>)
 8011c06:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8011c0a:	e9d3 8900 	ldrd	r8, r9, [r3]
 8011c0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011c10:	2b00      	cmp	r3, #0
 8011c12:	f280 80e3 	bge.w	8011ddc <_dtoa_r+0x66c>
 8011c16:	9b01      	ldr	r3, [sp, #4]
 8011c18:	2b00      	cmp	r3, #0
 8011c1a:	f300 80df 	bgt.w	8011ddc <_dtoa_r+0x66c>
 8011c1e:	f040 826d 	bne.w	80120fc <_dtoa_r+0x98c>
 8011c22:	4b69      	ldr	r3, [pc, #420]	; (8011dc8 <_dtoa_r+0x658>)
 8011c24:	2200      	movs	r2, #0
 8011c26:	4640      	mov	r0, r8
 8011c28:	4649      	mov	r1, r9
 8011c2a:	f7ee fced 	bl	8000608 <__aeabi_dmul>
 8011c2e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8011c32:	f7ee ff6f 	bl	8000b14 <__aeabi_dcmpge>
 8011c36:	9e01      	ldr	r6, [sp, #4]
 8011c38:	4637      	mov	r7, r6
 8011c3a:	2800      	cmp	r0, #0
 8011c3c:	f040 8243 	bne.w	80120c6 <_dtoa_r+0x956>
 8011c40:	9d00      	ldr	r5, [sp, #0]
 8011c42:	2331      	movs	r3, #49	; 0x31
 8011c44:	f805 3b01 	strb.w	r3, [r5], #1
 8011c48:	f10a 0a01 	add.w	sl, sl, #1
 8011c4c:	e23f      	b.n	80120ce <_dtoa_r+0x95e>
 8011c4e:	07f2      	lsls	r2, r6, #31
 8011c50:	d505      	bpl.n	8011c5e <_dtoa_r+0x4ee>
 8011c52:	e9d7 2300 	ldrd	r2, r3, [r7]
 8011c56:	f7ee fcd7 	bl	8000608 <__aeabi_dmul>
 8011c5a:	3501      	adds	r5, #1
 8011c5c:	2301      	movs	r3, #1
 8011c5e:	1076      	asrs	r6, r6, #1
 8011c60:	3708      	adds	r7, #8
 8011c62:	e76c      	b.n	8011b3e <_dtoa_r+0x3ce>
 8011c64:	2502      	movs	r5, #2
 8011c66:	e76f      	b.n	8011b48 <_dtoa_r+0x3d8>
 8011c68:	9b01      	ldr	r3, [sp, #4]
 8011c6a:	f8cd a01c 	str.w	sl, [sp, #28]
 8011c6e:	930c      	str	r3, [sp, #48]	; 0x30
 8011c70:	e78d      	b.n	8011b8e <_dtoa_r+0x41e>
 8011c72:	9900      	ldr	r1, [sp, #0]
 8011c74:	980c      	ldr	r0, [sp, #48]	; 0x30
 8011c76:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8011c78:	4b4e      	ldr	r3, [pc, #312]	; (8011db4 <_dtoa_r+0x644>)
 8011c7a:	ed9d 7b02 	vldr	d7, [sp, #8]
 8011c7e:	4401      	add	r1, r0
 8011c80:	9102      	str	r1, [sp, #8]
 8011c82:	9908      	ldr	r1, [sp, #32]
 8011c84:	eeb0 8a47 	vmov.f32	s16, s14
 8011c88:	eef0 8a67 	vmov.f32	s17, s15
 8011c8c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011c90:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8011c94:	2900      	cmp	r1, #0
 8011c96:	d045      	beq.n	8011d24 <_dtoa_r+0x5b4>
 8011c98:	494c      	ldr	r1, [pc, #304]	; (8011dcc <_dtoa_r+0x65c>)
 8011c9a:	2000      	movs	r0, #0
 8011c9c:	f7ee fdde 	bl	800085c <__aeabi_ddiv>
 8011ca0:	ec53 2b18 	vmov	r2, r3, d8
 8011ca4:	f7ee faf8 	bl	8000298 <__aeabi_dsub>
 8011ca8:	9d00      	ldr	r5, [sp, #0]
 8011caa:	ec41 0b18 	vmov	d8, r0, r1
 8011cae:	4639      	mov	r1, r7
 8011cb0:	4630      	mov	r0, r6
 8011cb2:	f7ee ff59 	bl	8000b68 <__aeabi_d2iz>
 8011cb6:	900c      	str	r0, [sp, #48]	; 0x30
 8011cb8:	f7ee fc3c 	bl	8000534 <__aeabi_i2d>
 8011cbc:	4602      	mov	r2, r0
 8011cbe:	460b      	mov	r3, r1
 8011cc0:	4630      	mov	r0, r6
 8011cc2:	4639      	mov	r1, r7
 8011cc4:	f7ee fae8 	bl	8000298 <__aeabi_dsub>
 8011cc8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8011cca:	3330      	adds	r3, #48	; 0x30
 8011ccc:	f805 3b01 	strb.w	r3, [r5], #1
 8011cd0:	ec53 2b18 	vmov	r2, r3, d8
 8011cd4:	4606      	mov	r6, r0
 8011cd6:	460f      	mov	r7, r1
 8011cd8:	f7ee ff08 	bl	8000aec <__aeabi_dcmplt>
 8011cdc:	2800      	cmp	r0, #0
 8011cde:	d165      	bne.n	8011dac <_dtoa_r+0x63c>
 8011ce0:	4632      	mov	r2, r6
 8011ce2:	463b      	mov	r3, r7
 8011ce4:	4935      	ldr	r1, [pc, #212]	; (8011dbc <_dtoa_r+0x64c>)
 8011ce6:	2000      	movs	r0, #0
 8011ce8:	f7ee fad6 	bl	8000298 <__aeabi_dsub>
 8011cec:	ec53 2b18 	vmov	r2, r3, d8
 8011cf0:	f7ee fefc 	bl	8000aec <__aeabi_dcmplt>
 8011cf4:	2800      	cmp	r0, #0
 8011cf6:	f040 80b9 	bne.w	8011e6c <_dtoa_r+0x6fc>
 8011cfa:	9b02      	ldr	r3, [sp, #8]
 8011cfc:	429d      	cmp	r5, r3
 8011cfe:	f43f af75 	beq.w	8011bec <_dtoa_r+0x47c>
 8011d02:	4b2f      	ldr	r3, [pc, #188]	; (8011dc0 <_dtoa_r+0x650>)
 8011d04:	ec51 0b18 	vmov	r0, r1, d8
 8011d08:	2200      	movs	r2, #0
 8011d0a:	f7ee fc7d 	bl	8000608 <__aeabi_dmul>
 8011d0e:	4b2c      	ldr	r3, [pc, #176]	; (8011dc0 <_dtoa_r+0x650>)
 8011d10:	ec41 0b18 	vmov	d8, r0, r1
 8011d14:	2200      	movs	r2, #0
 8011d16:	4630      	mov	r0, r6
 8011d18:	4639      	mov	r1, r7
 8011d1a:	f7ee fc75 	bl	8000608 <__aeabi_dmul>
 8011d1e:	4606      	mov	r6, r0
 8011d20:	460f      	mov	r7, r1
 8011d22:	e7c4      	b.n	8011cae <_dtoa_r+0x53e>
 8011d24:	ec51 0b17 	vmov	r0, r1, d7
 8011d28:	f7ee fc6e 	bl	8000608 <__aeabi_dmul>
 8011d2c:	9b02      	ldr	r3, [sp, #8]
 8011d2e:	9d00      	ldr	r5, [sp, #0]
 8011d30:	930c      	str	r3, [sp, #48]	; 0x30
 8011d32:	ec41 0b18 	vmov	d8, r0, r1
 8011d36:	4639      	mov	r1, r7
 8011d38:	4630      	mov	r0, r6
 8011d3a:	f7ee ff15 	bl	8000b68 <__aeabi_d2iz>
 8011d3e:	9011      	str	r0, [sp, #68]	; 0x44
 8011d40:	f7ee fbf8 	bl	8000534 <__aeabi_i2d>
 8011d44:	4602      	mov	r2, r0
 8011d46:	460b      	mov	r3, r1
 8011d48:	4630      	mov	r0, r6
 8011d4a:	4639      	mov	r1, r7
 8011d4c:	f7ee faa4 	bl	8000298 <__aeabi_dsub>
 8011d50:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8011d52:	3330      	adds	r3, #48	; 0x30
 8011d54:	f805 3b01 	strb.w	r3, [r5], #1
 8011d58:	9b02      	ldr	r3, [sp, #8]
 8011d5a:	429d      	cmp	r5, r3
 8011d5c:	4606      	mov	r6, r0
 8011d5e:	460f      	mov	r7, r1
 8011d60:	f04f 0200 	mov.w	r2, #0
 8011d64:	d134      	bne.n	8011dd0 <_dtoa_r+0x660>
 8011d66:	4b19      	ldr	r3, [pc, #100]	; (8011dcc <_dtoa_r+0x65c>)
 8011d68:	ec51 0b18 	vmov	r0, r1, d8
 8011d6c:	f7ee fa96 	bl	800029c <__adddf3>
 8011d70:	4602      	mov	r2, r0
 8011d72:	460b      	mov	r3, r1
 8011d74:	4630      	mov	r0, r6
 8011d76:	4639      	mov	r1, r7
 8011d78:	f7ee fed6 	bl	8000b28 <__aeabi_dcmpgt>
 8011d7c:	2800      	cmp	r0, #0
 8011d7e:	d175      	bne.n	8011e6c <_dtoa_r+0x6fc>
 8011d80:	ec53 2b18 	vmov	r2, r3, d8
 8011d84:	4911      	ldr	r1, [pc, #68]	; (8011dcc <_dtoa_r+0x65c>)
 8011d86:	2000      	movs	r0, #0
 8011d88:	f7ee fa86 	bl	8000298 <__aeabi_dsub>
 8011d8c:	4602      	mov	r2, r0
 8011d8e:	460b      	mov	r3, r1
 8011d90:	4630      	mov	r0, r6
 8011d92:	4639      	mov	r1, r7
 8011d94:	f7ee feaa 	bl	8000aec <__aeabi_dcmplt>
 8011d98:	2800      	cmp	r0, #0
 8011d9a:	f43f af27 	beq.w	8011bec <_dtoa_r+0x47c>
 8011d9e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8011da0:	1e6b      	subs	r3, r5, #1
 8011da2:	930c      	str	r3, [sp, #48]	; 0x30
 8011da4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8011da8:	2b30      	cmp	r3, #48	; 0x30
 8011daa:	d0f8      	beq.n	8011d9e <_dtoa_r+0x62e>
 8011dac:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8011db0:	e04a      	b.n	8011e48 <_dtoa_r+0x6d8>
 8011db2:	bf00      	nop
 8011db4:	08016480 	.word	0x08016480
 8011db8:	08016458 	.word	0x08016458
 8011dbc:	3ff00000 	.word	0x3ff00000
 8011dc0:	40240000 	.word	0x40240000
 8011dc4:	401c0000 	.word	0x401c0000
 8011dc8:	40140000 	.word	0x40140000
 8011dcc:	3fe00000 	.word	0x3fe00000
 8011dd0:	4baf      	ldr	r3, [pc, #700]	; (8012090 <_dtoa_r+0x920>)
 8011dd2:	f7ee fc19 	bl	8000608 <__aeabi_dmul>
 8011dd6:	4606      	mov	r6, r0
 8011dd8:	460f      	mov	r7, r1
 8011dda:	e7ac      	b.n	8011d36 <_dtoa_r+0x5c6>
 8011ddc:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8011de0:	9d00      	ldr	r5, [sp, #0]
 8011de2:	4642      	mov	r2, r8
 8011de4:	464b      	mov	r3, r9
 8011de6:	4630      	mov	r0, r6
 8011de8:	4639      	mov	r1, r7
 8011dea:	f7ee fd37 	bl	800085c <__aeabi_ddiv>
 8011dee:	f7ee febb 	bl	8000b68 <__aeabi_d2iz>
 8011df2:	9002      	str	r0, [sp, #8]
 8011df4:	f7ee fb9e 	bl	8000534 <__aeabi_i2d>
 8011df8:	4642      	mov	r2, r8
 8011dfa:	464b      	mov	r3, r9
 8011dfc:	f7ee fc04 	bl	8000608 <__aeabi_dmul>
 8011e00:	4602      	mov	r2, r0
 8011e02:	460b      	mov	r3, r1
 8011e04:	4630      	mov	r0, r6
 8011e06:	4639      	mov	r1, r7
 8011e08:	f7ee fa46 	bl	8000298 <__aeabi_dsub>
 8011e0c:	9e02      	ldr	r6, [sp, #8]
 8011e0e:	9f01      	ldr	r7, [sp, #4]
 8011e10:	3630      	adds	r6, #48	; 0x30
 8011e12:	f805 6b01 	strb.w	r6, [r5], #1
 8011e16:	9e00      	ldr	r6, [sp, #0]
 8011e18:	1bae      	subs	r6, r5, r6
 8011e1a:	42b7      	cmp	r7, r6
 8011e1c:	4602      	mov	r2, r0
 8011e1e:	460b      	mov	r3, r1
 8011e20:	d137      	bne.n	8011e92 <_dtoa_r+0x722>
 8011e22:	f7ee fa3b 	bl	800029c <__adddf3>
 8011e26:	4642      	mov	r2, r8
 8011e28:	464b      	mov	r3, r9
 8011e2a:	4606      	mov	r6, r0
 8011e2c:	460f      	mov	r7, r1
 8011e2e:	f7ee fe7b 	bl	8000b28 <__aeabi_dcmpgt>
 8011e32:	b9c8      	cbnz	r0, 8011e68 <_dtoa_r+0x6f8>
 8011e34:	4642      	mov	r2, r8
 8011e36:	464b      	mov	r3, r9
 8011e38:	4630      	mov	r0, r6
 8011e3a:	4639      	mov	r1, r7
 8011e3c:	f7ee fe4c 	bl	8000ad8 <__aeabi_dcmpeq>
 8011e40:	b110      	cbz	r0, 8011e48 <_dtoa_r+0x6d8>
 8011e42:	9b02      	ldr	r3, [sp, #8]
 8011e44:	07d9      	lsls	r1, r3, #31
 8011e46:	d40f      	bmi.n	8011e68 <_dtoa_r+0x6f8>
 8011e48:	4620      	mov	r0, r4
 8011e4a:	4659      	mov	r1, fp
 8011e4c:	f000 facc 	bl	80123e8 <_Bfree>
 8011e50:	2300      	movs	r3, #0
 8011e52:	702b      	strb	r3, [r5, #0]
 8011e54:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8011e56:	f10a 0001 	add.w	r0, sl, #1
 8011e5a:	6018      	str	r0, [r3, #0]
 8011e5c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8011e5e:	2b00      	cmp	r3, #0
 8011e60:	f43f acd8 	beq.w	8011814 <_dtoa_r+0xa4>
 8011e64:	601d      	str	r5, [r3, #0]
 8011e66:	e4d5      	b.n	8011814 <_dtoa_r+0xa4>
 8011e68:	f8cd a01c 	str.w	sl, [sp, #28]
 8011e6c:	462b      	mov	r3, r5
 8011e6e:	461d      	mov	r5, r3
 8011e70:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8011e74:	2a39      	cmp	r2, #57	; 0x39
 8011e76:	d108      	bne.n	8011e8a <_dtoa_r+0x71a>
 8011e78:	9a00      	ldr	r2, [sp, #0]
 8011e7a:	429a      	cmp	r2, r3
 8011e7c:	d1f7      	bne.n	8011e6e <_dtoa_r+0x6fe>
 8011e7e:	9a07      	ldr	r2, [sp, #28]
 8011e80:	9900      	ldr	r1, [sp, #0]
 8011e82:	3201      	adds	r2, #1
 8011e84:	9207      	str	r2, [sp, #28]
 8011e86:	2230      	movs	r2, #48	; 0x30
 8011e88:	700a      	strb	r2, [r1, #0]
 8011e8a:	781a      	ldrb	r2, [r3, #0]
 8011e8c:	3201      	adds	r2, #1
 8011e8e:	701a      	strb	r2, [r3, #0]
 8011e90:	e78c      	b.n	8011dac <_dtoa_r+0x63c>
 8011e92:	4b7f      	ldr	r3, [pc, #508]	; (8012090 <_dtoa_r+0x920>)
 8011e94:	2200      	movs	r2, #0
 8011e96:	f7ee fbb7 	bl	8000608 <__aeabi_dmul>
 8011e9a:	2200      	movs	r2, #0
 8011e9c:	2300      	movs	r3, #0
 8011e9e:	4606      	mov	r6, r0
 8011ea0:	460f      	mov	r7, r1
 8011ea2:	f7ee fe19 	bl	8000ad8 <__aeabi_dcmpeq>
 8011ea6:	2800      	cmp	r0, #0
 8011ea8:	d09b      	beq.n	8011de2 <_dtoa_r+0x672>
 8011eaa:	e7cd      	b.n	8011e48 <_dtoa_r+0x6d8>
 8011eac:	9a08      	ldr	r2, [sp, #32]
 8011eae:	2a00      	cmp	r2, #0
 8011eb0:	f000 80c4 	beq.w	801203c <_dtoa_r+0x8cc>
 8011eb4:	9a05      	ldr	r2, [sp, #20]
 8011eb6:	2a01      	cmp	r2, #1
 8011eb8:	f300 80a8 	bgt.w	801200c <_dtoa_r+0x89c>
 8011ebc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8011ebe:	2a00      	cmp	r2, #0
 8011ec0:	f000 80a0 	beq.w	8012004 <_dtoa_r+0x894>
 8011ec4:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8011ec8:	9e06      	ldr	r6, [sp, #24]
 8011eca:	4645      	mov	r5, r8
 8011ecc:	9a04      	ldr	r2, [sp, #16]
 8011ece:	2101      	movs	r1, #1
 8011ed0:	441a      	add	r2, r3
 8011ed2:	4620      	mov	r0, r4
 8011ed4:	4498      	add	r8, r3
 8011ed6:	9204      	str	r2, [sp, #16]
 8011ed8:	f000 fb42 	bl	8012560 <__i2b>
 8011edc:	4607      	mov	r7, r0
 8011ede:	2d00      	cmp	r5, #0
 8011ee0:	dd0b      	ble.n	8011efa <_dtoa_r+0x78a>
 8011ee2:	9b04      	ldr	r3, [sp, #16]
 8011ee4:	2b00      	cmp	r3, #0
 8011ee6:	dd08      	ble.n	8011efa <_dtoa_r+0x78a>
 8011ee8:	42ab      	cmp	r3, r5
 8011eea:	9a04      	ldr	r2, [sp, #16]
 8011eec:	bfa8      	it	ge
 8011eee:	462b      	movge	r3, r5
 8011ef0:	eba8 0803 	sub.w	r8, r8, r3
 8011ef4:	1aed      	subs	r5, r5, r3
 8011ef6:	1ad3      	subs	r3, r2, r3
 8011ef8:	9304      	str	r3, [sp, #16]
 8011efa:	9b06      	ldr	r3, [sp, #24]
 8011efc:	b1fb      	cbz	r3, 8011f3e <_dtoa_r+0x7ce>
 8011efe:	9b08      	ldr	r3, [sp, #32]
 8011f00:	2b00      	cmp	r3, #0
 8011f02:	f000 809f 	beq.w	8012044 <_dtoa_r+0x8d4>
 8011f06:	2e00      	cmp	r6, #0
 8011f08:	dd11      	ble.n	8011f2e <_dtoa_r+0x7be>
 8011f0a:	4639      	mov	r1, r7
 8011f0c:	4632      	mov	r2, r6
 8011f0e:	4620      	mov	r0, r4
 8011f10:	f000 fbe2 	bl	80126d8 <__pow5mult>
 8011f14:	465a      	mov	r2, fp
 8011f16:	4601      	mov	r1, r0
 8011f18:	4607      	mov	r7, r0
 8011f1a:	4620      	mov	r0, r4
 8011f1c:	f000 fb36 	bl	801258c <__multiply>
 8011f20:	4659      	mov	r1, fp
 8011f22:	9007      	str	r0, [sp, #28]
 8011f24:	4620      	mov	r0, r4
 8011f26:	f000 fa5f 	bl	80123e8 <_Bfree>
 8011f2a:	9b07      	ldr	r3, [sp, #28]
 8011f2c:	469b      	mov	fp, r3
 8011f2e:	9b06      	ldr	r3, [sp, #24]
 8011f30:	1b9a      	subs	r2, r3, r6
 8011f32:	d004      	beq.n	8011f3e <_dtoa_r+0x7ce>
 8011f34:	4659      	mov	r1, fp
 8011f36:	4620      	mov	r0, r4
 8011f38:	f000 fbce 	bl	80126d8 <__pow5mult>
 8011f3c:	4683      	mov	fp, r0
 8011f3e:	2101      	movs	r1, #1
 8011f40:	4620      	mov	r0, r4
 8011f42:	f000 fb0d 	bl	8012560 <__i2b>
 8011f46:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011f48:	2b00      	cmp	r3, #0
 8011f4a:	4606      	mov	r6, r0
 8011f4c:	dd7c      	ble.n	8012048 <_dtoa_r+0x8d8>
 8011f4e:	461a      	mov	r2, r3
 8011f50:	4601      	mov	r1, r0
 8011f52:	4620      	mov	r0, r4
 8011f54:	f000 fbc0 	bl	80126d8 <__pow5mult>
 8011f58:	9b05      	ldr	r3, [sp, #20]
 8011f5a:	2b01      	cmp	r3, #1
 8011f5c:	4606      	mov	r6, r0
 8011f5e:	dd76      	ble.n	801204e <_dtoa_r+0x8de>
 8011f60:	2300      	movs	r3, #0
 8011f62:	9306      	str	r3, [sp, #24]
 8011f64:	6933      	ldr	r3, [r6, #16]
 8011f66:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8011f6a:	6918      	ldr	r0, [r3, #16]
 8011f6c:	f000 faa8 	bl	80124c0 <__hi0bits>
 8011f70:	f1c0 0020 	rsb	r0, r0, #32
 8011f74:	9b04      	ldr	r3, [sp, #16]
 8011f76:	4418      	add	r0, r3
 8011f78:	f010 001f 	ands.w	r0, r0, #31
 8011f7c:	f000 8086 	beq.w	801208c <_dtoa_r+0x91c>
 8011f80:	f1c0 0320 	rsb	r3, r0, #32
 8011f84:	2b04      	cmp	r3, #4
 8011f86:	dd7f      	ble.n	8012088 <_dtoa_r+0x918>
 8011f88:	f1c0 001c 	rsb	r0, r0, #28
 8011f8c:	9b04      	ldr	r3, [sp, #16]
 8011f8e:	4403      	add	r3, r0
 8011f90:	4480      	add	r8, r0
 8011f92:	4405      	add	r5, r0
 8011f94:	9304      	str	r3, [sp, #16]
 8011f96:	f1b8 0f00 	cmp.w	r8, #0
 8011f9a:	dd05      	ble.n	8011fa8 <_dtoa_r+0x838>
 8011f9c:	4659      	mov	r1, fp
 8011f9e:	4642      	mov	r2, r8
 8011fa0:	4620      	mov	r0, r4
 8011fa2:	f000 fbf3 	bl	801278c <__lshift>
 8011fa6:	4683      	mov	fp, r0
 8011fa8:	9b04      	ldr	r3, [sp, #16]
 8011faa:	2b00      	cmp	r3, #0
 8011fac:	dd05      	ble.n	8011fba <_dtoa_r+0x84a>
 8011fae:	4631      	mov	r1, r6
 8011fb0:	461a      	mov	r2, r3
 8011fb2:	4620      	mov	r0, r4
 8011fb4:	f000 fbea 	bl	801278c <__lshift>
 8011fb8:	4606      	mov	r6, r0
 8011fba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011fbc:	2b00      	cmp	r3, #0
 8011fbe:	d069      	beq.n	8012094 <_dtoa_r+0x924>
 8011fc0:	4631      	mov	r1, r6
 8011fc2:	4658      	mov	r0, fp
 8011fc4:	f000 fc4e 	bl	8012864 <__mcmp>
 8011fc8:	2800      	cmp	r0, #0
 8011fca:	da63      	bge.n	8012094 <_dtoa_r+0x924>
 8011fcc:	2300      	movs	r3, #0
 8011fce:	4659      	mov	r1, fp
 8011fd0:	220a      	movs	r2, #10
 8011fd2:	4620      	mov	r0, r4
 8011fd4:	f000 fa2a 	bl	801242c <__multadd>
 8011fd8:	9b08      	ldr	r3, [sp, #32]
 8011fda:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8011fde:	4683      	mov	fp, r0
 8011fe0:	2b00      	cmp	r3, #0
 8011fe2:	f000 818f 	beq.w	8012304 <_dtoa_r+0xb94>
 8011fe6:	4639      	mov	r1, r7
 8011fe8:	2300      	movs	r3, #0
 8011fea:	220a      	movs	r2, #10
 8011fec:	4620      	mov	r0, r4
 8011fee:	f000 fa1d 	bl	801242c <__multadd>
 8011ff2:	f1b9 0f00 	cmp.w	r9, #0
 8011ff6:	4607      	mov	r7, r0
 8011ff8:	f300 808e 	bgt.w	8012118 <_dtoa_r+0x9a8>
 8011ffc:	9b05      	ldr	r3, [sp, #20]
 8011ffe:	2b02      	cmp	r3, #2
 8012000:	dc50      	bgt.n	80120a4 <_dtoa_r+0x934>
 8012002:	e089      	b.n	8012118 <_dtoa_r+0x9a8>
 8012004:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8012006:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 801200a:	e75d      	b.n	8011ec8 <_dtoa_r+0x758>
 801200c:	9b01      	ldr	r3, [sp, #4]
 801200e:	1e5e      	subs	r6, r3, #1
 8012010:	9b06      	ldr	r3, [sp, #24]
 8012012:	42b3      	cmp	r3, r6
 8012014:	bfbf      	itttt	lt
 8012016:	9b06      	ldrlt	r3, [sp, #24]
 8012018:	9606      	strlt	r6, [sp, #24]
 801201a:	1af2      	sublt	r2, r6, r3
 801201c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 801201e:	bfb6      	itet	lt
 8012020:	189b      	addlt	r3, r3, r2
 8012022:	1b9e      	subge	r6, r3, r6
 8012024:	930d      	strlt	r3, [sp, #52]	; 0x34
 8012026:	9b01      	ldr	r3, [sp, #4]
 8012028:	bfb8      	it	lt
 801202a:	2600      	movlt	r6, #0
 801202c:	2b00      	cmp	r3, #0
 801202e:	bfb5      	itete	lt
 8012030:	eba8 0503 	sublt.w	r5, r8, r3
 8012034:	9b01      	ldrge	r3, [sp, #4]
 8012036:	2300      	movlt	r3, #0
 8012038:	4645      	movge	r5, r8
 801203a:	e747      	b.n	8011ecc <_dtoa_r+0x75c>
 801203c:	9e06      	ldr	r6, [sp, #24]
 801203e:	9f08      	ldr	r7, [sp, #32]
 8012040:	4645      	mov	r5, r8
 8012042:	e74c      	b.n	8011ede <_dtoa_r+0x76e>
 8012044:	9a06      	ldr	r2, [sp, #24]
 8012046:	e775      	b.n	8011f34 <_dtoa_r+0x7c4>
 8012048:	9b05      	ldr	r3, [sp, #20]
 801204a:	2b01      	cmp	r3, #1
 801204c:	dc18      	bgt.n	8012080 <_dtoa_r+0x910>
 801204e:	9b02      	ldr	r3, [sp, #8]
 8012050:	b9b3      	cbnz	r3, 8012080 <_dtoa_r+0x910>
 8012052:	9b03      	ldr	r3, [sp, #12]
 8012054:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012058:	b9a3      	cbnz	r3, 8012084 <_dtoa_r+0x914>
 801205a:	9b03      	ldr	r3, [sp, #12]
 801205c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8012060:	0d1b      	lsrs	r3, r3, #20
 8012062:	051b      	lsls	r3, r3, #20
 8012064:	b12b      	cbz	r3, 8012072 <_dtoa_r+0x902>
 8012066:	9b04      	ldr	r3, [sp, #16]
 8012068:	3301      	adds	r3, #1
 801206a:	9304      	str	r3, [sp, #16]
 801206c:	f108 0801 	add.w	r8, r8, #1
 8012070:	2301      	movs	r3, #1
 8012072:	9306      	str	r3, [sp, #24]
 8012074:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012076:	2b00      	cmp	r3, #0
 8012078:	f47f af74 	bne.w	8011f64 <_dtoa_r+0x7f4>
 801207c:	2001      	movs	r0, #1
 801207e:	e779      	b.n	8011f74 <_dtoa_r+0x804>
 8012080:	2300      	movs	r3, #0
 8012082:	e7f6      	b.n	8012072 <_dtoa_r+0x902>
 8012084:	9b02      	ldr	r3, [sp, #8]
 8012086:	e7f4      	b.n	8012072 <_dtoa_r+0x902>
 8012088:	d085      	beq.n	8011f96 <_dtoa_r+0x826>
 801208a:	4618      	mov	r0, r3
 801208c:	301c      	adds	r0, #28
 801208e:	e77d      	b.n	8011f8c <_dtoa_r+0x81c>
 8012090:	40240000 	.word	0x40240000
 8012094:	9b01      	ldr	r3, [sp, #4]
 8012096:	2b00      	cmp	r3, #0
 8012098:	dc38      	bgt.n	801210c <_dtoa_r+0x99c>
 801209a:	9b05      	ldr	r3, [sp, #20]
 801209c:	2b02      	cmp	r3, #2
 801209e:	dd35      	ble.n	801210c <_dtoa_r+0x99c>
 80120a0:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80120a4:	f1b9 0f00 	cmp.w	r9, #0
 80120a8:	d10d      	bne.n	80120c6 <_dtoa_r+0x956>
 80120aa:	4631      	mov	r1, r6
 80120ac:	464b      	mov	r3, r9
 80120ae:	2205      	movs	r2, #5
 80120b0:	4620      	mov	r0, r4
 80120b2:	f000 f9bb 	bl	801242c <__multadd>
 80120b6:	4601      	mov	r1, r0
 80120b8:	4606      	mov	r6, r0
 80120ba:	4658      	mov	r0, fp
 80120bc:	f000 fbd2 	bl	8012864 <__mcmp>
 80120c0:	2800      	cmp	r0, #0
 80120c2:	f73f adbd 	bgt.w	8011c40 <_dtoa_r+0x4d0>
 80120c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80120c8:	9d00      	ldr	r5, [sp, #0]
 80120ca:	ea6f 0a03 	mvn.w	sl, r3
 80120ce:	f04f 0800 	mov.w	r8, #0
 80120d2:	4631      	mov	r1, r6
 80120d4:	4620      	mov	r0, r4
 80120d6:	f000 f987 	bl	80123e8 <_Bfree>
 80120da:	2f00      	cmp	r7, #0
 80120dc:	f43f aeb4 	beq.w	8011e48 <_dtoa_r+0x6d8>
 80120e0:	f1b8 0f00 	cmp.w	r8, #0
 80120e4:	d005      	beq.n	80120f2 <_dtoa_r+0x982>
 80120e6:	45b8      	cmp	r8, r7
 80120e8:	d003      	beq.n	80120f2 <_dtoa_r+0x982>
 80120ea:	4641      	mov	r1, r8
 80120ec:	4620      	mov	r0, r4
 80120ee:	f000 f97b 	bl	80123e8 <_Bfree>
 80120f2:	4639      	mov	r1, r7
 80120f4:	4620      	mov	r0, r4
 80120f6:	f000 f977 	bl	80123e8 <_Bfree>
 80120fa:	e6a5      	b.n	8011e48 <_dtoa_r+0x6d8>
 80120fc:	2600      	movs	r6, #0
 80120fe:	4637      	mov	r7, r6
 8012100:	e7e1      	b.n	80120c6 <_dtoa_r+0x956>
 8012102:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8012104:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8012108:	4637      	mov	r7, r6
 801210a:	e599      	b.n	8011c40 <_dtoa_r+0x4d0>
 801210c:	9b08      	ldr	r3, [sp, #32]
 801210e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8012112:	2b00      	cmp	r3, #0
 8012114:	f000 80fd 	beq.w	8012312 <_dtoa_r+0xba2>
 8012118:	2d00      	cmp	r5, #0
 801211a:	dd05      	ble.n	8012128 <_dtoa_r+0x9b8>
 801211c:	4639      	mov	r1, r7
 801211e:	462a      	mov	r2, r5
 8012120:	4620      	mov	r0, r4
 8012122:	f000 fb33 	bl	801278c <__lshift>
 8012126:	4607      	mov	r7, r0
 8012128:	9b06      	ldr	r3, [sp, #24]
 801212a:	2b00      	cmp	r3, #0
 801212c:	d05c      	beq.n	80121e8 <_dtoa_r+0xa78>
 801212e:	6879      	ldr	r1, [r7, #4]
 8012130:	4620      	mov	r0, r4
 8012132:	f000 f919 	bl	8012368 <_Balloc>
 8012136:	4605      	mov	r5, r0
 8012138:	b928      	cbnz	r0, 8012146 <_dtoa_r+0x9d6>
 801213a:	4b80      	ldr	r3, [pc, #512]	; (801233c <_dtoa_r+0xbcc>)
 801213c:	4602      	mov	r2, r0
 801213e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8012142:	f7ff bb2e 	b.w	80117a2 <_dtoa_r+0x32>
 8012146:	693a      	ldr	r2, [r7, #16]
 8012148:	3202      	adds	r2, #2
 801214a:	0092      	lsls	r2, r2, #2
 801214c:	f107 010c 	add.w	r1, r7, #12
 8012150:	300c      	adds	r0, #12
 8012152:	f7fe fd0b 	bl	8010b6c <memcpy>
 8012156:	2201      	movs	r2, #1
 8012158:	4629      	mov	r1, r5
 801215a:	4620      	mov	r0, r4
 801215c:	f000 fb16 	bl	801278c <__lshift>
 8012160:	9b00      	ldr	r3, [sp, #0]
 8012162:	3301      	adds	r3, #1
 8012164:	9301      	str	r3, [sp, #4]
 8012166:	9b00      	ldr	r3, [sp, #0]
 8012168:	444b      	add	r3, r9
 801216a:	9307      	str	r3, [sp, #28]
 801216c:	9b02      	ldr	r3, [sp, #8]
 801216e:	f003 0301 	and.w	r3, r3, #1
 8012172:	46b8      	mov	r8, r7
 8012174:	9306      	str	r3, [sp, #24]
 8012176:	4607      	mov	r7, r0
 8012178:	9b01      	ldr	r3, [sp, #4]
 801217a:	4631      	mov	r1, r6
 801217c:	3b01      	subs	r3, #1
 801217e:	4658      	mov	r0, fp
 8012180:	9302      	str	r3, [sp, #8]
 8012182:	f7ff fa67 	bl	8011654 <quorem>
 8012186:	4603      	mov	r3, r0
 8012188:	3330      	adds	r3, #48	; 0x30
 801218a:	9004      	str	r0, [sp, #16]
 801218c:	4641      	mov	r1, r8
 801218e:	4658      	mov	r0, fp
 8012190:	9308      	str	r3, [sp, #32]
 8012192:	f000 fb67 	bl	8012864 <__mcmp>
 8012196:	463a      	mov	r2, r7
 8012198:	4681      	mov	r9, r0
 801219a:	4631      	mov	r1, r6
 801219c:	4620      	mov	r0, r4
 801219e:	f000 fb7d 	bl	801289c <__mdiff>
 80121a2:	68c2      	ldr	r2, [r0, #12]
 80121a4:	9b08      	ldr	r3, [sp, #32]
 80121a6:	4605      	mov	r5, r0
 80121a8:	bb02      	cbnz	r2, 80121ec <_dtoa_r+0xa7c>
 80121aa:	4601      	mov	r1, r0
 80121ac:	4658      	mov	r0, fp
 80121ae:	f000 fb59 	bl	8012864 <__mcmp>
 80121b2:	9b08      	ldr	r3, [sp, #32]
 80121b4:	4602      	mov	r2, r0
 80121b6:	4629      	mov	r1, r5
 80121b8:	4620      	mov	r0, r4
 80121ba:	e9cd 3208 	strd	r3, r2, [sp, #32]
 80121be:	f000 f913 	bl	80123e8 <_Bfree>
 80121c2:	9b05      	ldr	r3, [sp, #20]
 80121c4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80121c6:	9d01      	ldr	r5, [sp, #4]
 80121c8:	ea43 0102 	orr.w	r1, r3, r2
 80121cc:	9b06      	ldr	r3, [sp, #24]
 80121ce:	430b      	orrs	r3, r1
 80121d0:	9b08      	ldr	r3, [sp, #32]
 80121d2:	d10d      	bne.n	80121f0 <_dtoa_r+0xa80>
 80121d4:	2b39      	cmp	r3, #57	; 0x39
 80121d6:	d029      	beq.n	801222c <_dtoa_r+0xabc>
 80121d8:	f1b9 0f00 	cmp.w	r9, #0
 80121dc:	dd01      	ble.n	80121e2 <_dtoa_r+0xa72>
 80121de:	9b04      	ldr	r3, [sp, #16]
 80121e0:	3331      	adds	r3, #49	; 0x31
 80121e2:	9a02      	ldr	r2, [sp, #8]
 80121e4:	7013      	strb	r3, [r2, #0]
 80121e6:	e774      	b.n	80120d2 <_dtoa_r+0x962>
 80121e8:	4638      	mov	r0, r7
 80121ea:	e7b9      	b.n	8012160 <_dtoa_r+0x9f0>
 80121ec:	2201      	movs	r2, #1
 80121ee:	e7e2      	b.n	80121b6 <_dtoa_r+0xa46>
 80121f0:	f1b9 0f00 	cmp.w	r9, #0
 80121f4:	db06      	blt.n	8012204 <_dtoa_r+0xa94>
 80121f6:	9905      	ldr	r1, [sp, #20]
 80121f8:	ea41 0909 	orr.w	r9, r1, r9
 80121fc:	9906      	ldr	r1, [sp, #24]
 80121fe:	ea59 0101 	orrs.w	r1, r9, r1
 8012202:	d120      	bne.n	8012246 <_dtoa_r+0xad6>
 8012204:	2a00      	cmp	r2, #0
 8012206:	ddec      	ble.n	80121e2 <_dtoa_r+0xa72>
 8012208:	4659      	mov	r1, fp
 801220a:	2201      	movs	r2, #1
 801220c:	4620      	mov	r0, r4
 801220e:	9301      	str	r3, [sp, #4]
 8012210:	f000 fabc 	bl	801278c <__lshift>
 8012214:	4631      	mov	r1, r6
 8012216:	4683      	mov	fp, r0
 8012218:	f000 fb24 	bl	8012864 <__mcmp>
 801221c:	2800      	cmp	r0, #0
 801221e:	9b01      	ldr	r3, [sp, #4]
 8012220:	dc02      	bgt.n	8012228 <_dtoa_r+0xab8>
 8012222:	d1de      	bne.n	80121e2 <_dtoa_r+0xa72>
 8012224:	07da      	lsls	r2, r3, #31
 8012226:	d5dc      	bpl.n	80121e2 <_dtoa_r+0xa72>
 8012228:	2b39      	cmp	r3, #57	; 0x39
 801222a:	d1d8      	bne.n	80121de <_dtoa_r+0xa6e>
 801222c:	9a02      	ldr	r2, [sp, #8]
 801222e:	2339      	movs	r3, #57	; 0x39
 8012230:	7013      	strb	r3, [r2, #0]
 8012232:	462b      	mov	r3, r5
 8012234:	461d      	mov	r5, r3
 8012236:	3b01      	subs	r3, #1
 8012238:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801223c:	2a39      	cmp	r2, #57	; 0x39
 801223e:	d050      	beq.n	80122e2 <_dtoa_r+0xb72>
 8012240:	3201      	adds	r2, #1
 8012242:	701a      	strb	r2, [r3, #0]
 8012244:	e745      	b.n	80120d2 <_dtoa_r+0x962>
 8012246:	2a00      	cmp	r2, #0
 8012248:	dd03      	ble.n	8012252 <_dtoa_r+0xae2>
 801224a:	2b39      	cmp	r3, #57	; 0x39
 801224c:	d0ee      	beq.n	801222c <_dtoa_r+0xabc>
 801224e:	3301      	adds	r3, #1
 8012250:	e7c7      	b.n	80121e2 <_dtoa_r+0xa72>
 8012252:	9a01      	ldr	r2, [sp, #4]
 8012254:	9907      	ldr	r1, [sp, #28]
 8012256:	f802 3c01 	strb.w	r3, [r2, #-1]
 801225a:	428a      	cmp	r2, r1
 801225c:	d02a      	beq.n	80122b4 <_dtoa_r+0xb44>
 801225e:	4659      	mov	r1, fp
 8012260:	2300      	movs	r3, #0
 8012262:	220a      	movs	r2, #10
 8012264:	4620      	mov	r0, r4
 8012266:	f000 f8e1 	bl	801242c <__multadd>
 801226a:	45b8      	cmp	r8, r7
 801226c:	4683      	mov	fp, r0
 801226e:	f04f 0300 	mov.w	r3, #0
 8012272:	f04f 020a 	mov.w	r2, #10
 8012276:	4641      	mov	r1, r8
 8012278:	4620      	mov	r0, r4
 801227a:	d107      	bne.n	801228c <_dtoa_r+0xb1c>
 801227c:	f000 f8d6 	bl	801242c <__multadd>
 8012280:	4680      	mov	r8, r0
 8012282:	4607      	mov	r7, r0
 8012284:	9b01      	ldr	r3, [sp, #4]
 8012286:	3301      	adds	r3, #1
 8012288:	9301      	str	r3, [sp, #4]
 801228a:	e775      	b.n	8012178 <_dtoa_r+0xa08>
 801228c:	f000 f8ce 	bl	801242c <__multadd>
 8012290:	4639      	mov	r1, r7
 8012292:	4680      	mov	r8, r0
 8012294:	2300      	movs	r3, #0
 8012296:	220a      	movs	r2, #10
 8012298:	4620      	mov	r0, r4
 801229a:	f000 f8c7 	bl	801242c <__multadd>
 801229e:	4607      	mov	r7, r0
 80122a0:	e7f0      	b.n	8012284 <_dtoa_r+0xb14>
 80122a2:	f1b9 0f00 	cmp.w	r9, #0
 80122a6:	9a00      	ldr	r2, [sp, #0]
 80122a8:	bfcc      	ite	gt
 80122aa:	464d      	movgt	r5, r9
 80122ac:	2501      	movle	r5, #1
 80122ae:	4415      	add	r5, r2
 80122b0:	f04f 0800 	mov.w	r8, #0
 80122b4:	4659      	mov	r1, fp
 80122b6:	2201      	movs	r2, #1
 80122b8:	4620      	mov	r0, r4
 80122ba:	9301      	str	r3, [sp, #4]
 80122bc:	f000 fa66 	bl	801278c <__lshift>
 80122c0:	4631      	mov	r1, r6
 80122c2:	4683      	mov	fp, r0
 80122c4:	f000 face 	bl	8012864 <__mcmp>
 80122c8:	2800      	cmp	r0, #0
 80122ca:	dcb2      	bgt.n	8012232 <_dtoa_r+0xac2>
 80122cc:	d102      	bne.n	80122d4 <_dtoa_r+0xb64>
 80122ce:	9b01      	ldr	r3, [sp, #4]
 80122d0:	07db      	lsls	r3, r3, #31
 80122d2:	d4ae      	bmi.n	8012232 <_dtoa_r+0xac2>
 80122d4:	462b      	mov	r3, r5
 80122d6:	461d      	mov	r5, r3
 80122d8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80122dc:	2a30      	cmp	r2, #48	; 0x30
 80122de:	d0fa      	beq.n	80122d6 <_dtoa_r+0xb66>
 80122e0:	e6f7      	b.n	80120d2 <_dtoa_r+0x962>
 80122e2:	9a00      	ldr	r2, [sp, #0]
 80122e4:	429a      	cmp	r2, r3
 80122e6:	d1a5      	bne.n	8012234 <_dtoa_r+0xac4>
 80122e8:	f10a 0a01 	add.w	sl, sl, #1
 80122ec:	2331      	movs	r3, #49	; 0x31
 80122ee:	e779      	b.n	80121e4 <_dtoa_r+0xa74>
 80122f0:	4b13      	ldr	r3, [pc, #76]	; (8012340 <_dtoa_r+0xbd0>)
 80122f2:	f7ff baaf 	b.w	8011854 <_dtoa_r+0xe4>
 80122f6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80122f8:	2b00      	cmp	r3, #0
 80122fa:	f47f aa86 	bne.w	801180a <_dtoa_r+0x9a>
 80122fe:	4b11      	ldr	r3, [pc, #68]	; (8012344 <_dtoa_r+0xbd4>)
 8012300:	f7ff baa8 	b.w	8011854 <_dtoa_r+0xe4>
 8012304:	f1b9 0f00 	cmp.w	r9, #0
 8012308:	dc03      	bgt.n	8012312 <_dtoa_r+0xba2>
 801230a:	9b05      	ldr	r3, [sp, #20]
 801230c:	2b02      	cmp	r3, #2
 801230e:	f73f aec9 	bgt.w	80120a4 <_dtoa_r+0x934>
 8012312:	9d00      	ldr	r5, [sp, #0]
 8012314:	4631      	mov	r1, r6
 8012316:	4658      	mov	r0, fp
 8012318:	f7ff f99c 	bl	8011654 <quorem>
 801231c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8012320:	f805 3b01 	strb.w	r3, [r5], #1
 8012324:	9a00      	ldr	r2, [sp, #0]
 8012326:	1aaa      	subs	r2, r5, r2
 8012328:	4591      	cmp	r9, r2
 801232a:	ddba      	ble.n	80122a2 <_dtoa_r+0xb32>
 801232c:	4659      	mov	r1, fp
 801232e:	2300      	movs	r3, #0
 8012330:	220a      	movs	r2, #10
 8012332:	4620      	mov	r0, r4
 8012334:	f000 f87a 	bl	801242c <__multadd>
 8012338:	4683      	mov	fp, r0
 801233a:	e7eb      	b.n	8012314 <_dtoa_r+0xba4>
 801233c:	080163e3 	.word	0x080163e3
 8012340:	0801633c 	.word	0x0801633c
 8012344:	08016360 	.word	0x08016360

08012348 <_localeconv_r>:
 8012348:	4800      	ldr	r0, [pc, #0]	; (801234c <_localeconv_r+0x4>)
 801234a:	4770      	bx	lr
 801234c:	200003d0 	.word	0x200003d0

08012350 <__malloc_lock>:
 8012350:	4801      	ldr	r0, [pc, #4]	; (8012358 <__malloc_lock+0x8>)
 8012352:	f000 bd22 	b.w	8012d9a <__retarget_lock_acquire_recursive>
 8012356:	bf00      	nop
 8012358:	200011e8 	.word	0x200011e8

0801235c <__malloc_unlock>:
 801235c:	4801      	ldr	r0, [pc, #4]	; (8012364 <__malloc_unlock+0x8>)
 801235e:	f000 bd1d 	b.w	8012d9c <__retarget_lock_release_recursive>
 8012362:	bf00      	nop
 8012364:	200011e8 	.word	0x200011e8

08012368 <_Balloc>:
 8012368:	b570      	push	{r4, r5, r6, lr}
 801236a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801236c:	4604      	mov	r4, r0
 801236e:	460d      	mov	r5, r1
 8012370:	b976      	cbnz	r6, 8012390 <_Balloc+0x28>
 8012372:	2010      	movs	r0, #16
 8012374:	f7fe fbf2 	bl	8010b5c <malloc>
 8012378:	4602      	mov	r2, r0
 801237a:	6260      	str	r0, [r4, #36]	; 0x24
 801237c:	b920      	cbnz	r0, 8012388 <_Balloc+0x20>
 801237e:	4b18      	ldr	r3, [pc, #96]	; (80123e0 <_Balloc+0x78>)
 8012380:	4818      	ldr	r0, [pc, #96]	; (80123e4 <_Balloc+0x7c>)
 8012382:	2166      	movs	r1, #102	; 0x66
 8012384:	f000 fcd8 	bl	8012d38 <__assert_func>
 8012388:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801238c:	6006      	str	r6, [r0, #0]
 801238e:	60c6      	str	r6, [r0, #12]
 8012390:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8012392:	68f3      	ldr	r3, [r6, #12]
 8012394:	b183      	cbz	r3, 80123b8 <_Balloc+0x50>
 8012396:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012398:	68db      	ldr	r3, [r3, #12]
 801239a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801239e:	b9b8      	cbnz	r0, 80123d0 <_Balloc+0x68>
 80123a0:	2101      	movs	r1, #1
 80123a2:	fa01 f605 	lsl.w	r6, r1, r5
 80123a6:	1d72      	adds	r2, r6, #5
 80123a8:	0092      	lsls	r2, r2, #2
 80123aa:	4620      	mov	r0, r4
 80123ac:	f000 fb5a 	bl	8012a64 <_calloc_r>
 80123b0:	b160      	cbz	r0, 80123cc <_Balloc+0x64>
 80123b2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80123b6:	e00e      	b.n	80123d6 <_Balloc+0x6e>
 80123b8:	2221      	movs	r2, #33	; 0x21
 80123ba:	2104      	movs	r1, #4
 80123bc:	4620      	mov	r0, r4
 80123be:	f000 fb51 	bl	8012a64 <_calloc_r>
 80123c2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80123c4:	60f0      	str	r0, [r6, #12]
 80123c6:	68db      	ldr	r3, [r3, #12]
 80123c8:	2b00      	cmp	r3, #0
 80123ca:	d1e4      	bne.n	8012396 <_Balloc+0x2e>
 80123cc:	2000      	movs	r0, #0
 80123ce:	bd70      	pop	{r4, r5, r6, pc}
 80123d0:	6802      	ldr	r2, [r0, #0]
 80123d2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80123d6:	2300      	movs	r3, #0
 80123d8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80123dc:	e7f7      	b.n	80123ce <_Balloc+0x66>
 80123de:	bf00      	nop
 80123e0:	0801636d 	.word	0x0801636d
 80123e4:	080163f4 	.word	0x080163f4

080123e8 <_Bfree>:
 80123e8:	b570      	push	{r4, r5, r6, lr}
 80123ea:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80123ec:	4605      	mov	r5, r0
 80123ee:	460c      	mov	r4, r1
 80123f0:	b976      	cbnz	r6, 8012410 <_Bfree+0x28>
 80123f2:	2010      	movs	r0, #16
 80123f4:	f7fe fbb2 	bl	8010b5c <malloc>
 80123f8:	4602      	mov	r2, r0
 80123fa:	6268      	str	r0, [r5, #36]	; 0x24
 80123fc:	b920      	cbnz	r0, 8012408 <_Bfree+0x20>
 80123fe:	4b09      	ldr	r3, [pc, #36]	; (8012424 <_Bfree+0x3c>)
 8012400:	4809      	ldr	r0, [pc, #36]	; (8012428 <_Bfree+0x40>)
 8012402:	218a      	movs	r1, #138	; 0x8a
 8012404:	f000 fc98 	bl	8012d38 <__assert_func>
 8012408:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801240c:	6006      	str	r6, [r0, #0]
 801240e:	60c6      	str	r6, [r0, #12]
 8012410:	b13c      	cbz	r4, 8012422 <_Bfree+0x3a>
 8012412:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8012414:	6862      	ldr	r2, [r4, #4]
 8012416:	68db      	ldr	r3, [r3, #12]
 8012418:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801241c:	6021      	str	r1, [r4, #0]
 801241e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8012422:	bd70      	pop	{r4, r5, r6, pc}
 8012424:	0801636d 	.word	0x0801636d
 8012428:	080163f4 	.word	0x080163f4

0801242c <__multadd>:
 801242c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012430:	690e      	ldr	r6, [r1, #16]
 8012432:	4607      	mov	r7, r0
 8012434:	4698      	mov	r8, r3
 8012436:	460c      	mov	r4, r1
 8012438:	f101 0014 	add.w	r0, r1, #20
 801243c:	2300      	movs	r3, #0
 801243e:	6805      	ldr	r5, [r0, #0]
 8012440:	b2a9      	uxth	r1, r5
 8012442:	fb02 8101 	mla	r1, r2, r1, r8
 8012446:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 801244a:	0c2d      	lsrs	r5, r5, #16
 801244c:	fb02 c505 	mla	r5, r2, r5, ip
 8012450:	b289      	uxth	r1, r1
 8012452:	3301      	adds	r3, #1
 8012454:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8012458:	429e      	cmp	r6, r3
 801245a:	f840 1b04 	str.w	r1, [r0], #4
 801245e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8012462:	dcec      	bgt.n	801243e <__multadd+0x12>
 8012464:	f1b8 0f00 	cmp.w	r8, #0
 8012468:	d022      	beq.n	80124b0 <__multadd+0x84>
 801246a:	68a3      	ldr	r3, [r4, #8]
 801246c:	42b3      	cmp	r3, r6
 801246e:	dc19      	bgt.n	80124a4 <__multadd+0x78>
 8012470:	6861      	ldr	r1, [r4, #4]
 8012472:	4638      	mov	r0, r7
 8012474:	3101      	adds	r1, #1
 8012476:	f7ff ff77 	bl	8012368 <_Balloc>
 801247a:	4605      	mov	r5, r0
 801247c:	b928      	cbnz	r0, 801248a <__multadd+0x5e>
 801247e:	4602      	mov	r2, r0
 8012480:	4b0d      	ldr	r3, [pc, #52]	; (80124b8 <__multadd+0x8c>)
 8012482:	480e      	ldr	r0, [pc, #56]	; (80124bc <__multadd+0x90>)
 8012484:	21b5      	movs	r1, #181	; 0xb5
 8012486:	f000 fc57 	bl	8012d38 <__assert_func>
 801248a:	6922      	ldr	r2, [r4, #16]
 801248c:	3202      	adds	r2, #2
 801248e:	f104 010c 	add.w	r1, r4, #12
 8012492:	0092      	lsls	r2, r2, #2
 8012494:	300c      	adds	r0, #12
 8012496:	f7fe fb69 	bl	8010b6c <memcpy>
 801249a:	4621      	mov	r1, r4
 801249c:	4638      	mov	r0, r7
 801249e:	f7ff ffa3 	bl	80123e8 <_Bfree>
 80124a2:	462c      	mov	r4, r5
 80124a4:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80124a8:	3601      	adds	r6, #1
 80124aa:	f8c3 8014 	str.w	r8, [r3, #20]
 80124ae:	6126      	str	r6, [r4, #16]
 80124b0:	4620      	mov	r0, r4
 80124b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80124b6:	bf00      	nop
 80124b8:	080163e3 	.word	0x080163e3
 80124bc:	080163f4 	.word	0x080163f4

080124c0 <__hi0bits>:
 80124c0:	0c03      	lsrs	r3, r0, #16
 80124c2:	041b      	lsls	r3, r3, #16
 80124c4:	b9d3      	cbnz	r3, 80124fc <__hi0bits+0x3c>
 80124c6:	0400      	lsls	r0, r0, #16
 80124c8:	2310      	movs	r3, #16
 80124ca:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80124ce:	bf04      	itt	eq
 80124d0:	0200      	lsleq	r0, r0, #8
 80124d2:	3308      	addeq	r3, #8
 80124d4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80124d8:	bf04      	itt	eq
 80124da:	0100      	lsleq	r0, r0, #4
 80124dc:	3304      	addeq	r3, #4
 80124de:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80124e2:	bf04      	itt	eq
 80124e4:	0080      	lsleq	r0, r0, #2
 80124e6:	3302      	addeq	r3, #2
 80124e8:	2800      	cmp	r0, #0
 80124ea:	db05      	blt.n	80124f8 <__hi0bits+0x38>
 80124ec:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80124f0:	f103 0301 	add.w	r3, r3, #1
 80124f4:	bf08      	it	eq
 80124f6:	2320      	moveq	r3, #32
 80124f8:	4618      	mov	r0, r3
 80124fa:	4770      	bx	lr
 80124fc:	2300      	movs	r3, #0
 80124fe:	e7e4      	b.n	80124ca <__hi0bits+0xa>

08012500 <__lo0bits>:
 8012500:	6803      	ldr	r3, [r0, #0]
 8012502:	f013 0207 	ands.w	r2, r3, #7
 8012506:	4601      	mov	r1, r0
 8012508:	d00b      	beq.n	8012522 <__lo0bits+0x22>
 801250a:	07da      	lsls	r2, r3, #31
 801250c:	d424      	bmi.n	8012558 <__lo0bits+0x58>
 801250e:	0798      	lsls	r0, r3, #30
 8012510:	bf49      	itett	mi
 8012512:	085b      	lsrmi	r3, r3, #1
 8012514:	089b      	lsrpl	r3, r3, #2
 8012516:	2001      	movmi	r0, #1
 8012518:	600b      	strmi	r3, [r1, #0]
 801251a:	bf5c      	itt	pl
 801251c:	600b      	strpl	r3, [r1, #0]
 801251e:	2002      	movpl	r0, #2
 8012520:	4770      	bx	lr
 8012522:	b298      	uxth	r0, r3
 8012524:	b9b0      	cbnz	r0, 8012554 <__lo0bits+0x54>
 8012526:	0c1b      	lsrs	r3, r3, #16
 8012528:	2010      	movs	r0, #16
 801252a:	f013 0fff 	tst.w	r3, #255	; 0xff
 801252e:	bf04      	itt	eq
 8012530:	0a1b      	lsreq	r3, r3, #8
 8012532:	3008      	addeq	r0, #8
 8012534:	071a      	lsls	r2, r3, #28
 8012536:	bf04      	itt	eq
 8012538:	091b      	lsreq	r3, r3, #4
 801253a:	3004      	addeq	r0, #4
 801253c:	079a      	lsls	r2, r3, #30
 801253e:	bf04      	itt	eq
 8012540:	089b      	lsreq	r3, r3, #2
 8012542:	3002      	addeq	r0, #2
 8012544:	07da      	lsls	r2, r3, #31
 8012546:	d403      	bmi.n	8012550 <__lo0bits+0x50>
 8012548:	085b      	lsrs	r3, r3, #1
 801254a:	f100 0001 	add.w	r0, r0, #1
 801254e:	d005      	beq.n	801255c <__lo0bits+0x5c>
 8012550:	600b      	str	r3, [r1, #0]
 8012552:	4770      	bx	lr
 8012554:	4610      	mov	r0, r2
 8012556:	e7e8      	b.n	801252a <__lo0bits+0x2a>
 8012558:	2000      	movs	r0, #0
 801255a:	4770      	bx	lr
 801255c:	2020      	movs	r0, #32
 801255e:	4770      	bx	lr

08012560 <__i2b>:
 8012560:	b510      	push	{r4, lr}
 8012562:	460c      	mov	r4, r1
 8012564:	2101      	movs	r1, #1
 8012566:	f7ff feff 	bl	8012368 <_Balloc>
 801256a:	4602      	mov	r2, r0
 801256c:	b928      	cbnz	r0, 801257a <__i2b+0x1a>
 801256e:	4b05      	ldr	r3, [pc, #20]	; (8012584 <__i2b+0x24>)
 8012570:	4805      	ldr	r0, [pc, #20]	; (8012588 <__i2b+0x28>)
 8012572:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8012576:	f000 fbdf 	bl	8012d38 <__assert_func>
 801257a:	2301      	movs	r3, #1
 801257c:	6144      	str	r4, [r0, #20]
 801257e:	6103      	str	r3, [r0, #16]
 8012580:	bd10      	pop	{r4, pc}
 8012582:	bf00      	nop
 8012584:	080163e3 	.word	0x080163e3
 8012588:	080163f4 	.word	0x080163f4

0801258c <__multiply>:
 801258c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012590:	4614      	mov	r4, r2
 8012592:	690a      	ldr	r2, [r1, #16]
 8012594:	6923      	ldr	r3, [r4, #16]
 8012596:	429a      	cmp	r2, r3
 8012598:	bfb8      	it	lt
 801259a:	460b      	movlt	r3, r1
 801259c:	460d      	mov	r5, r1
 801259e:	bfbc      	itt	lt
 80125a0:	4625      	movlt	r5, r4
 80125a2:	461c      	movlt	r4, r3
 80125a4:	f8d5 a010 	ldr.w	sl, [r5, #16]
 80125a8:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80125ac:	68ab      	ldr	r3, [r5, #8]
 80125ae:	6869      	ldr	r1, [r5, #4]
 80125b0:	eb0a 0709 	add.w	r7, sl, r9
 80125b4:	42bb      	cmp	r3, r7
 80125b6:	b085      	sub	sp, #20
 80125b8:	bfb8      	it	lt
 80125ba:	3101      	addlt	r1, #1
 80125bc:	f7ff fed4 	bl	8012368 <_Balloc>
 80125c0:	b930      	cbnz	r0, 80125d0 <__multiply+0x44>
 80125c2:	4602      	mov	r2, r0
 80125c4:	4b42      	ldr	r3, [pc, #264]	; (80126d0 <__multiply+0x144>)
 80125c6:	4843      	ldr	r0, [pc, #268]	; (80126d4 <__multiply+0x148>)
 80125c8:	f240 115d 	movw	r1, #349	; 0x15d
 80125cc:	f000 fbb4 	bl	8012d38 <__assert_func>
 80125d0:	f100 0614 	add.w	r6, r0, #20
 80125d4:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80125d8:	4633      	mov	r3, r6
 80125da:	2200      	movs	r2, #0
 80125dc:	4543      	cmp	r3, r8
 80125de:	d31e      	bcc.n	801261e <__multiply+0x92>
 80125e0:	f105 0c14 	add.w	ip, r5, #20
 80125e4:	f104 0314 	add.w	r3, r4, #20
 80125e8:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 80125ec:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 80125f0:	9202      	str	r2, [sp, #8]
 80125f2:	ebac 0205 	sub.w	r2, ip, r5
 80125f6:	3a15      	subs	r2, #21
 80125f8:	f022 0203 	bic.w	r2, r2, #3
 80125fc:	3204      	adds	r2, #4
 80125fe:	f105 0115 	add.w	r1, r5, #21
 8012602:	458c      	cmp	ip, r1
 8012604:	bf38      	it	cc
 8012606:	2204      	movcc	r2, #4
 8012608:	9201      	str	r2, [sp, #4]
 801260a:	9a02      	ldr	r2, [sp, #8]
 801260c:	9303      	str	r3, [sp, #12]
 801260e:	429a      	cmp	r2, r3
 8012610:	d808      	bhi.n	8012624 <__multiply+0x98>
 8012612:	2f00      	cmp	r7, #0
 8012614:	dc55      	bgt.n	80126c2 <__multiply+0x136>
 8012616:	6107      	str	r7, [r0, #16]
 8012618:	b005      	add	sp, #20
 801261a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801261e:	f843 2b04 	str.w	r2, [r3], #4
 8012622:	e7db      	b.n	80125dc <__multiply+0x50>
 8012624:	f8b3 a000 	ldrh.w	sl, [r3]
 8012628:	f1ba 0f00 	cmp.w	sl, #0
 801262c:	d020      	beq.n	8012670 <__multiply+0xe4>
 801262e:	f105 0e14 	add.w	lr, r5, #20
 8012632:	46b1      	mov	r9, r6
 8012634:	2200      	movs	r2, #0
 8012636:	f85e 4b04 	ldr.w	r4, [lr], #4
 801263a:	f8d9 b000 	ldr.w	fp, [r9]
 801263e:	b2a1      	uxth	r1, r4
 8012640:	fa1f fb8b 	uxth.w	fp, fp
 8012644:	fb0a b101 	mla	r1, sl, r1, fp
 8012648:	4411      	add	r1, r2
 801264a:	f8d9 2000 	ldr.w	r2, [r9]
 801264e:	0c24      	lsrs	r4, r4, #16
 8012650:	0c12      	lsrs	r2, r2, #16
 8012652:	fb0a 2404 	mla	r4, sl, r4, r2
 8012656:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 801265a:	b289      	uxth	r1, r1
 801265c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8012660:	45f4      	cmp	ip, lr
 8012662:	f849 1b04 	str.w	r1, [r9], #4
 8012666:	ea4f 4214 	mov.w	r2, r4, lsr #16
 801266a:	d8e4      	bhi.n	8012636 <__multiply+0xaa>
 801266c:	9901      	ldr	r1, [sp, #4]
 801266e:	5072      	str	r2, [r6, r1]
 8012670:	9a03      	ldr	r2, [sp, #12]
 8012672:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8012676:	3304      	adds	r3, #4
 8012678:	f1b9 0f00 	cmp.w	r9, #0
 801267c:	d01f      	beq.n	80126be <__multiply+0x132>
 801267e:	6834      	ldr	r4, [r6, #0]
 8012680:	f105 0114 	add.w	r1, r5, #20
 8012684:	46b6      	mov	lr, r6
 8012686:	f04f 0a00 	mov.w	sl, #0
 801268a:	880a      	ldrh	r2, [r1, #0]
 801268c:	f8be b002 	ldrh.w	fp, [lr, #2]
 8012690:	fb09 b202 	mla	r2, r9, r2, fp
 8012694:	4492      	add	sl, r2
 8012696:	b2a4      	uxth	r4, r4
 8012698:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 801269c:	f84e 4b04 	str.w	r4, [lr], #4
 80126a0:	f851 4b04 	ldr.w	r4, [r1], #4
 80126a4:	f8be 2000 	ldrh.w	r2, [lr]
 80126a8:	0c24      	lsrs	r4, r4, #16
 80126aa:	fb09 2404 	mla	r4, r9, r4, r2
 80126ae:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 80126b2:	458c      	cmp	ip, r1
 80126b4:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80126b8:	d8e7      	bhi.n	801268a <__multiply+0xfe>
 80126ba:	9a01      	ldr	r2, [sp, #4]
 80126bc:	50b4      	str	r4, [r6, r2]
 80126be:	3604      	adds	r6, #4
 80126c0:	e7a3      	b.n	801260a <__multiply+0x7e>
 80126c2:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80126c6:	2b00      	cmp	r3, #0
 80126c8:	d1a5      	bne.n	8012616 <__multiply+0x8a>
 80126ca:	3f01      	subs	r7, #1
 80126cc:	e7a1      	b.n	8012612 <__multiply+0x86>
 80126ce:	bf00      	nop
 80126d0:	080163e3 	.word	0x080163e3
 80126d4:	080163f4 	.word	0x080163f4

080126d8 <__pow5mult>:
 80126d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80126dc:	4615      	mov	r5, r2
 80126de:	f012 0203 	ands.w	r2, r2, #3
 80126e2:	4606      	mov	r6, r0
 80126e4:	460f      	mov	r7, r1
 80126e6:	d007      	beq.n	80126f8 <__pow5mult+0x20>
 80126e8:	4c25      	ldr	r4, [pc, #148]	; (8012780 <__pow5mult+0xa8>)
 80126ea:	3a01      	subs	r2, #1
 80126ec:	2300      	movs	r3, #0
 80126ee:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80126f2:	f7ff fe9b 	bl	801242c <__multadd>
 80126f6:	4607      	mov	r7, r0
 80126f8:	10ad      	asrs	r5, r5, #2
 80126fa:	d03d      	beq.n	8012778 <__pow5mult+0xa0>
 80126fc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80126fe:	b97c      	cbnz	r4, 8012720 <__pow5mult+0x48>
 8012700:	2010      	movs	r0, #16
 8012702:	f7fe fa2b 	bl	8010b5c <malloc>
 8012706:	4602      	mov	r2, r0
 8012708:	6270      	str	r0, [r6, #36]	; 0x24
 801270a:	b928      	cbnz	r0, 8012718 <__pow5mult+0x40>
 801270c:	4b1d      	ldr	r3, [pc, #116]	; (8012784 <__pow5mult+0xac>)
 801270e:	481e      	ldr	r0, [pc, #120]	; (8012788 <__pow5mult+0xb0>)
 8012710:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8012714:	f000 fb10 	bl	8012d38 <__assert_func>
 8012718:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801271c:	6004      	str	r4, [r0, #0]
 801271e:	60c4      	str	r4, [r0, #12]
 8012720:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8012724:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8012728:	b94c      	cbnz	r4, 801273e <__pow5mult+0x66>
 801272a:	f240 2171 	movw	r1, #625	; 0x271
 801272e:	4630      	mov	r0, r6
 8012730:	f7ff ff16 	bl	8012560 <__i2b>
 8012734:	2300      	movs	r3, #0
 8012736:	f8c8 0008 	str.w	r0, [r8, #8]
 801273a:	4604      	mov	r4, r0
 801273c:	6003      	str	r3, [r0, #0]
 801273e:	f04f 0900 	mov.w	r9, #0
 8012742:	07eb      	lsls	r3, r5, #31
 8012744:	d50a      	bpl.n	801275c <__pow5mult+0x84>
 8012746:	4639      	mov	r1, r7
 8012748:	4622      	mov	r2, r4
 801274a:	4630      	mov	r0, r6
 801274c:	f7ff ff1e 	bl	801258c <__multiply>
 8012750:	4639      	mov	r1, r7
 8012752:	4680      	mov	r8, r0
 8012754:	4630      	mov	r0, r6
 8012756:	f7ff fe47 	bl	80123e8 <_Bfree>
 801275a:	4647      	mov	r7, r8
 801275c:	106d      	asrs	r5, r5, #1
 801275e:	d00b      	beq.n	8012778 <__pow5mult+0xa0>
 8012760:	6820      	ldr	r0, [r4, #0]
 8012762:	b938      	cbnz	r0, 8012774 <__pow5mult+0x9c>
 8012764:	4622      	mov	r2, r4
 8012766:	4621      	mov	r1, r4
 8012768:	4630      	mov	r0, r6
 801276a:	f7ff ff0f 	bl	801258c <__multiply>
 801276e:	6020      	str	r0, [r4, #0]
 8012770:	f8c0 9000 	str.w	r9, [r0]
 8012774:	4604      	mov	r4, r0
 8012776:	e7e4      	b.n	8012742 <__pow5mult+0x6a>
 8012778:	4638      	mov	r0, r7
 801277a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801277e:	bf00      	nop
 8012780:	08016548 	.word	0x08016548
 8012784:	0801636d 	.word	0x0801636d
 8012788:	080163f4 	.word	0x080163f4

0801278c <__lshift>:
 801278c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012790:	460c      	mov	r4, r1
 8012792:	6849      	ldr	r1, [r1, #4]
 8012794:	6923      	ldr	r3, [r4, #16]
 8012796:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801279a:	68a3      	ldr	r3, [r4, #8]
 801279c:	4607      	mov	r7, r0
 801279e:	4691      	mov	r9, r2
 80127a0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80127a4:	f108 0601 	add.w	r6, r8, #1
 80127a8:	42b3      	cmp	r3, r6
 80127aa:	db0b      	blt.n	80127c4 <__lshift+0x38>
 80127ac:	4638      	mov	r0, r7
 80127ae:	f7ff fddb 	bl	8012368 <_Balloc>
 80127b2:	4605      	mov	r5, r0
 80127b4:	b948      	cbnz	r0, 80127ca <__lshift+0x3e>
 80127b6:	4602      	mov	r2, r0
 80127b8:	4b28      	ldr	r3, [pc, #160]	; (801285c <__lshift+0xd0>)
 80127ba:	4829      	ldr	r0, [pc, #164]	; (8012860 <__lshift+0xd4>)
 80127bc:	f240 11d9 	movw	r1, #473	; 0x1d9
 80127c0:	f000 faba 	bl	8012d38 <__assert_func>
 80127c4:	3101      	adds	r1, #1
 80127c6:	005b      	lsls	r3, r3, #1
 80127c8:	e7ee      	b.n	80127a8 <__lshift+0x1c>
 80127ca:	2300      	movs	r3, #0
 80127cc:	f100 0114 	add.w	r1, r0, #20
 80127d0:	f100 0210 	add.w	r2, r0, #16
 80127d4:	4618      	mov	r0, r3
 80127d6:	4553      	cmp	r3, sl
 80127d8:	db33      	blt.n	8012842 <__lshift+0xb6>
 80127da:	6920      	ldr	r0, [r4, #16]
 80127dc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80127e0:	f104 0314 	add.w	r3, r4, #20
 80127e4:	f019 091f 	ands.w	r9, r9, #31
 80127e8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80127ec:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80127f0:	d02b      	beq.n	801284a <__lshift+0xbe>
 80127f2:	f1c9 0e20 	rsb	lr, r9, #32
 80127f6:	468a      	mov	sl, r1
 80127f8:	2200      	movs	r2, #0
 80127fa:	6818      	ldr	r0, [r3, #0]
 80127fc:	fa00 f009 	lsl.w	r0, r0, r9
 8012800:	4302      	orrs	r2, r0
 8012802:	f84a 2b04 	str.w	r2, [sl], #4
 8012806:	f853 2b04 	ldr.w	r2, [r3], #4
 801280a:	459c      	cmp	ip, r3
 801280c:	fa22 f20e 	lsr.w	r2, r2, lr
 8012810:	d8f3      	bhi.n	80127fa <__lshift+0x6e>
 8012812:	ebac 0304 	sub.w	r3, ip, r4
 8012816:	3b15      	subs	r3, #21
 8012818:	f023 0303 	bic.w	r3, r3, #3
 801281c:	3304      	adds	r3, #4
 801281e:	f104 0015 	add.w	r0, r4, #21
 8012822:	4584      	cmp	ip, r0
 8012824:	bf38      	it	cc
 8012826:	2304      	movcc	r3, #4
 8012828:	50ca      	str	r2, [r1, r3]
 801282a:	b10a      	cbz	r2, 8012830 <__lshift+0xa4>
 801282c:	f108 0602 	add.w	r6, r8, #2
 8012830:	3e01      	subs	r6, #1
 8012832:	4638      	mov	r0, r7
 8012834:	612e      	str	r6, [r5, #16]
 8012836:	4621      	mov	r1, r4
 8012838:	f7ff fdd6 	bl	80123e8 <_Bfree>
 801283c:	4628      	mov	r0, r5
 801283e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012842:	f842 0f04 	str.w	r0, [r2, #4]!
 8012846:	3301      	adds	r3, #1
 8012848:	e7c5      	b.n	80127d6 <__lshift+0x4a>
 801284a:	3904      	subs	r1, #4
 801284c:	f853 2b04 	ldr.w	r2, [r3], #4
 8012850:	f841 2f04 	str.w	r2, [r1, #4]!
 8012854:	459c      	cmp	ip, r3
 8012856:	d8f9      	bhi.n	801284c <__lshift+0xc0>
 8012858:	e7ea      	b.n	8012830 <__lshift+0xa4>
 801285a:	bf00      	nop
 801285c:	080163e3 	.word	0x080163e3
 8012860:	080163f4 	.word	0x080163f4

08012864 <__mcmp>:
 8012864:	b530      	push	{r4, r5, lr}
 8012866:	6902      	ldr	r2, [r0, #16]
 8012868:	690c      	ldr	r4, [r1, #16]
 801286a:	1b12      	subs	r2, r2, r4
 801286c:	d10e      	bne.n	801288c <__mcmp+0x28>
 801286e:	f100 0314 	add.w	r3, r0, #20
 8012872:	3114      	adds	r1, #20
 8012874:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8012878:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 801287c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8012880:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8012884:	42a5      	cmp	r5, r4
 8012886:	d003      	beq.n	8012890 <__mcmp+0x2c>
 8012888:	d305      	bcc.n	8012896 <__mcmp+0x32>
 801288a:	2201      	movs	r2, #1
 801288c:	4610      	mov	r0, r2
 801288e:	bd30      	pop	{r4, r5, pc}
 8012890:	4283      	cmp	r3, r0
 8012892:	d3f3      	bcc.n	801287c <__mcmp+0x18>
 8012894:	e7fa      	b.n	801288c <__mcmp+0x28>
 8012896:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801289a:	e7f7      	b.n	801288c <__mcmp+0x28>

0801289c <__mdiff>:
 801289c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80128a0:	460c      	mov	r4, r1
 80128a2:	4606      	mov	r6, r0
 80128a4:	4611      	mov	r1, r2
 80128a6:	4620      	mov	r0, r4
 80128a8:	4617      	mov	r7, r2
 80128aa:	f7ff ffdb 	bl	8012864 <__mcmp>
 80128ae:	1e05      	subs	r5, r0, #0
 80128b0:	d110      	bne.n	80128d4 <__mdiff+0x38>
 80128b2:	4629      	mov	r1, r5
 80128b4:	4630      	mov	r0, r6
 80128b6:	f7ff fd57 	bl	8012368 <_Balloc>
 80128ba:	b930      	cbnz	r0, 80128ca <__mdiff+0x2e>
 80128bc:	4b39      	ldr	r3, [pc, #228]	; (80129a4 <__mdiff+0x108>)
 80128be:	4602      	mov	r2, r0
 80128c0:	f240 2132 	movw	r1, #562	; 0x232
 80128c4:	4838      	ldr	r0, [pc, #224]	; (80129a8 <__mdiff+0x10c>)
 80128c6:	f000 fa37 	bl	8012d38 <__assert_func>
 80128ca:	2301      	movs	r3, #1
 80128cc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80128d0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80128d4:	bfa4      	itt	ge
 80128d6:	463b      	movge	r3, r7
 80128d8:	4627      	movge	r7, r4
 80128da:	4630      	mov	r0, r6
 80128dc:	6879      	ldr	r1, [r7, #4]
 80128de:	bfa6      	itte	ge
 80128e0:	461c      	movge	r4, r3
 80128e2:	2500      	movge	r5, #0
 80128e4:	2501      	movlt	r5, #1
 80128e6:	f7ff fd3f 	bl	8012368 <_Balloc>
 80128ea:	b920      	cbnz	r0, 80128f6 <__mdiff+0x5a>
 80128ec:	4b2d      	ldr	r3, [pc, #180]	; (80129a4 <__mdiff+0x108>)
 80128ee:	4602      	mov	r2, r0
 80128f0:	f44f 7110 	mov.w	r1, #576	; 0x240
 80128f4:	e7e6      	b.n	80128c4 <__mdiff+0x28>
 80128f6:	693e      	ldr	r6, [r7, #16]
 80128f8:	60c5      	str	r5, [r0, #12]
 80128fa:	6925      	ldr	r5, [r4, #16]
 80128fc:	f107 0114 	add.w	r1, r7, #20
 8012900:	f104 0914 	add.w	r9, r4, #20
 8012904:	f100 0e14 	add.w	lr, r0, #20
 8012908:	f107 0210 	add.w	r2, r7, #16
 801290c:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8012910:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8012914:	46f2      	mov	sl, lr
 8012916:	2700      	movs	r7, #0
 8012918:	f859 3b04 	ldr.w	r3, [r9], #4
 801291c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8012920:	fa1f f883 	uxth.w	r8, r3
 8012924:	fa17 f78b 	uxtah	r7, r7, fp
 8012928:	0c1b      	lsrs	r3, r3, #16
 801292a:	eba7 0808 	sub.w	r8, r7, r8
 801292e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8012932:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8012936:	fa1f f888 	uxth.w	r8, r8
 801293a:	141f      	asrs	r7, r3, #16
 801293c:	454d      	cmp	r5, r9
 801293e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8012942:	f84a 3b04 	str.w	r3, [sl], #4
 8012946:	d8e7      	bhi.n	8012918 <__mdiff+0x7c>
 8012948:	1b2b      	subs	r3, r5, r4
 801294a:	3b15      	subs	r3, #21
 801294c:	f023 0303 	bic.w	r3, r3, #3
 8012950:	3304      	adds	r3, #4
 8012952:	3415      	adds	r4, #21
 8012954:	42a5      	cmp	r5, r4
 8012956:	bf38      	it	cc
 8012958:	2304      	movcc	r3, #4
 801295a:	4419      	add	r1, r3
 801295c:	4473      	add	r3, lr
 801295e:	469e      	mov	lr, r3
 8012960:	460d      	mov	r5, r1
 8012962:	4565      	cmp	r5, ip
 8012964:	d30e      	bcc.n	8012984 <__mdiff+0xe8>
 8012966:	f10c 0203 	add.w	r2, ip, #3
 801296a:	1a52      	subs	r2, r2, r1
 801296c:	f022 0203 	bic.w	r2, r2, #3
 8012970:	3903      	subs	r1, #3
 8012972:	458c      	cmp	ip, r1
 8012974:	bf38      	it	cc
 8012976:	2200      	movcc	r2, #0
 8012978:	441a      	add	r2, r3
 801297a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 801297e:	b17b      	cbz	r3, 80129a0 <__mdiff+0x104>
 8012980:	6106      	str	r6, [r0, #16]
 8012982:	e7a5      	b.n	80128d0 <__mdiff+0x34>
 8012984:	f855 8b04 	ldr.w	r8, [r5], #4
 8012988:	fa17 f488 	uxtah	r4, r7, r8
 801298c:	1422      	asrs	r2, r4, #16
 801298e:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8012992:	b2a4      	uxth	r4, r4
 8012994:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8012998:	f84e 4b04 	str.w	r4, [lr], #4
 801299c:	1417      	asrs	r7, r2, #16
 801299e:	e7e0      	b.n	8012962 <__mdiff+0xc6>
 80129a0:	3e01      	subs	r6, #1
 80129a2:	e7ea      	b.n	801297a <__mdiff+0xde>
 80129a4:	080163e3 	.word	0x080163e3
 80129a8:	080163f4 	.word	0x080163f4

080129ac <__d2b>:
 80129ac:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80129b0:	4689      	mov	r9, r1
 80129b2:	2101      	movs	r1, #1
 80129b4:	ec57 6b10 	vmov	r6, r7, d0
 80129b8:	4690      	mov	r8, r2
 80129ba:	f7ff fcd5 	bl	8012368 <_Balloc>
 80129be:	4604      	mov	r4, r0
 80129c0:	b930      	cbnz	r0, 80129d0 <__d2b+0x24>
 80129c2:	4602      	mov	r2, r0
 80129c4:	4b25      	ldr	r3, [pc, #148]	; (8012a5c <__d2b+0xb0>)
 80129c6:	4826      	ldr	r0, [pc, #152]	; (8012a60 <__d2b+0xb4>)
 80129c8:	f240 310a 	movw	r1, #778	; 0x30a
 80129cc:	f000 f9b4 	bl	8012d38 <__assert_func>
 80129d0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80129d4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80129d8:	bb35      	cbnz	r5, 8012a28 <__d2b+0x7c>
 80129da:	2e00      	cmp	r6, #0
 80129dc:	9301      	str	r3, [sp, #4]
 80129de:	d028      	beq.n	8012a32 <__d2b+0x86>
 80129e0:	4668      	mov	r0, sp
 80129e2:	9600      	str	r6, [sp, #0]
 80129e4:	f7ff fd8c 	bl	8012500 <__lo0bits>
 80129e8:	9900      	ldr	r1, [sp, #0]
 80129ea:	b300      	cbz	r0, 8012a2e <__d2b+0x82>
 80129ec:	9a01      	ldr	r2, [sp, #4]
 80129ee:	f1c0 0320 	rsb	r3, r0, #32
 80129f2:	fa02 f303 	lsl.w	r3, r2, r3
 80129f6:	430b      	orrs	r3, r1
 80129f8:	40c2      	lsrs	r2, r0
 80129fa:	6163      	str	r3, [r4, #20]
 80129fc:	9201      	str	r2, [sp, #4]
 80129fe:	9b01      	ldr	r3, [sp, #4]
 8012a00:	61a3      	str	r3, [r4, #24]
 8012a02:	2b00      	cmp	r3, #0
 8012a04:	bf14      	ite	ne
 8012a06:	2202      	movne	r2, #2
 8012a08:	2201      	moveq	r2, #1
 8012a0a:	6122      	str	r2, [r4, #16]
 8012a0c:	b1d5      	cbz	r5, 8012a44 <__d2b+0x98>
 8012a0e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8012a12:	4405      	add	r5, r0
 8012a14:	f8c9 5000 	str.w	r5, [r9]
 8012a18:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8012a1c:	f8c8 0000 	str.w	r0, [r8]
 8012a20:	4620      	mov	r0, r4
 8012a22:	b003      	add	sp, #12
 8012a24:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012a28:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8012a2c:	e7d5      	b.n	80129da <__d2b+0x2e>
 8012a2e:	6161      	str	r1, [r4, #20]
 8012a30:	e7e5      	b.n	80129fe <__d2b+0x52>
 8012a32:	a801      	add	r0, sp, #4
 8012a34:	f7ff fd64 	bl	8012500 <__lo0bits>
 8012a38:	9b01      	ldr	r3, [sp, #4]
 8012a3a:	6163      	str	r3, [r4, #20]
 8012a3c:	2201      	movs	r2, #1
 8012a3e:	6122      	str	r2, [r4, #16]
 8012a40:	3020      	adds	r0, #32
 8012a42:	e7e3      	b.n	8012a0c <__d2b+0x60>
 8012a44:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8012a48:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8012a4c:	f8c9 0000 	str.w	r0, [r9]
 8012a50:	6918      	ldr	r0, [r3, #16]
 8012a52:	f7ff fd35 	bl	80124c0 <__hi0bits>
 8012a56:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8012a5a:	e7df      	b.n	8012a1c <__d2b+0x70>
 8012a5c:	080163e3 	.word	0x080163e3
 8012a60:	080163f4 	.word	0x080163f4

08012a64 <_calloc_r>:
 8012a64:	b513      	push	{r0, r1, r4, lr}
 8012a66:	434a      	muls	r2, r1
 8012a68:	4611      	mov	r1, r2
 8012a6a:	9201      	str	r2, [sp, #4]
 8012a6c:	f7fe f8e4 	bl	8010c38 <_malloc_r>
 8012a70:	4604      	mov	r4, r0
 8012a72:	b118      	cbz	r0, 8012a7c <_calloc_r+0x18>
 8012a74:	9a01      	ldr	r2, [sp, #4]
 8012a76:	2100      	movs	r1, #0
 8012a78:	f7fe f886 	bl	8010b88 <memset>
 8012a7c:	4620      	mov	r0, r4
 8012a7e:	b002      	add	sp, #8
 8012a80:	bd10      	pop	{r4, pc}

08012a82 <__ssputs_r>:
 8012a82:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012a86:	688e      	ldr	r6, [r1, #8]
 8012a88:	429e      	cmp	r6, r3
 8012a8a:	4682      	mov	sl, r0
 8012a8c:	460c      	mov	r4, r1
 8012a8e:	4690      	mov	r8, r2
 8012a90:	461f      	mov	r7, r3
 8012a92:	d838      	bhi.n	8012b06 <__ssputs_r+0x84>
 8012a94:	898a      	ldrh	r2, [r1, #12]
 8012a96:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8012a9a:	d032      	beq.n	8012b02 <__ssputs_r+0x80>
 8012a9c:	6825      	ldr	r5, [r4, #0]
 8012a9e:	6909      	ldr	r1, [r1, #16]
 8012aa0:	eba5 0901 	sub.w	r9, r5, r1
 8012aa4:	6965      	ldr	r5, [r4, #20]
 8012aa6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8012aaa:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8012aae:	3301      	adds	r3, #1
 8012ab0:	444b      	add	r3, r9
 8012ab2:	106d      	asrs	r5, r5, #1
 8012ab4:	429d      	cmp	r5, r3
 8012ab6:	bf38      	it	cc
 8012ab8:	461d      	movcc	r5, r3
 8012aba:	0553      	lsls	r3, r2, #21
 8012abc:	d531      	bpl.n	8012b22 <__ssputs_r+0xa0>
 8012abe:	4629      	mov	r1, r5
 8012ac0:	f7fe f8ba 	bl	8010c38 <_malloc_r>
 8012ac4:	4606      	mov	r6, r0
 8012ac6:	b950      	cbnz	r0, 8012ade <__ssputs_r+0x5c>
 8012ac8:	230c      	movs	r3, #12
 8012aca:	f8ca 3000 	str.w	r3, [sl]
 8012ace:	89a3      	ldrh	r3, [r4, #12]
 8012ad0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012ad4:	81a3      	strh	r3, [r4, #12]
 8012ad6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8012ada:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012ade:	6921      	ldr	r1, [r4, #16]
 8012ae0:	464a      	mov	r2, r9
 8012ae2:	f7fe f843 	bl	8010b6c <memcpy>
 8012ae6:	89a3      	ldrh	r3, [r4, #12]
 8012ae8:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8012aec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012af0:	81a3      	strh	r3, [r4, #12]
 8012af2:	6126      	str	r6, [r4, #16]
 8012af4:	6165      	str	r5, [r4, #20]
 8012af6:	444e      	add	r6, r9
 8012af8:	eba5 0509 	sub.w	r5, r5, r9
 8012afc:	6026      	str	r6, [r4, #0]
 8012afe:	60a5      	str	r5, [r4, #8]
 8012b00:	463e      	mov	r6, r7
 8012b02:	42be      	cmp	r6, r7
 8012b04:	d900      	bls.n	8012b08 <__ssputs_r+0x86>
 8012b06:	463e      	mov	r6, r7
 8012b08:	4632      	mov	r2, r6
 8012b0a:	6820      	ldr	r0, [r4, #0]
 8012b0c:	4641      	mov	r1, r8
 8012b0e:	f000 f958 	bl	8012dc2 <memmove>
 8012b12:	68a3      	ldr	r3, [r4, #8]
 8012b14:	6822      	ldr	r2, [r4, #0]
 8012b16:	1b9b      	subs	r3, r3, r6
 8012b18:	4432      	add	r2, r6
 8012b1a:	60a3      	str	r3, [r4, #8]
 8012b1c:	6022      	str	r2, [r4, #0]
 8012b1e:	2000      	movs	r0, #0
 8012b20:	e7db      	b.n	8012ada <__ssputs_r+0x58>
 8012b22:	462a      	mov	r2, r5
 8012b24:	f000 f967 	bl	8012df6 <_realloc_r>
 8012b28:	4606      	mov	r6, r0
 8012b2a:	2800      	cmp	r0, #0
 8012b2c:	d1e1      	bne.n	8012af2 <__ssputs_r+0x70>
 8012b2e:	6921      	ldr	r1, [r4, #16]
 8012b30:	4650      	mov	r0, sl
 8012b32:	f7fe f831 	bl	8010b98 <_free_r>
 8012b36:	e7c7      	b.n	8012ac8 <__ssputs_r+0x46>

08012b38 <_svfiprintf_r>:
 8012b38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012b3c:	4698      	mov	r8, r3
 8012b3e:	898b      	ldrh	r3, [r1, #12]
 8012b40:	061b      	lsls	r3, r3, #24
 8012b42:	b09d      	sub	sp, #116	; 0x74
 8012b44:	4607      	mov	r7, r0
 8012b46:	460d      	mov	r5, r1
 8012b48:	4614      	mov	r4, r2
 8012b4a:	d50e      	bpl.n	8012b6a <_svfiprintf_r+0x32>
 8012b4c:	690b      	ldr	r3, [r1, #16]
 8012b4e:	b963      	cbnz	r3, 8012b6a <_svfiprintf_r+0x32>
 8012b50:	2140      	movs	r1, #64	; 0x40
 8012b52:	f7fe f871 	bl	8010c38 <_malloc_r>
 8012b56:	6028      	str	r0, [r5, #0]
 8012b58:	6128      	str	r0, [r5, #16]
 8012b5a:	b920      	cbnz	r0, 8012b66 <_svfiprintf_r+0x2e>
 8012b5c:	230c      	movs	r3, #12
 8012b5e:	603b      	str	r3, [r7, #0]
 8012b60:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8012b64:	e0d1      	b.n	8012d0a <_svfiprintf_r+0x1d2>
 8012b66:	2340      	movs	r3, #64	; 0x40
 8012b68:	616b      	str	r3, [r5, #20]
 8012b6a:	2300      	movs	r3, #0
 8012b6c:	9309      	str	r3, [sp, #36]	; 0x24
 8012b6e:	2320      	movs	r3, #32
 8012b70:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8012b74:	f8cd 800c 	str.w	r8, [sp, #12]
 8012b78:	2330      	movs	r3, #48	; 0x30
 8012b7a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8012d24 <_svfiprintf_r+0x1ec>
 8012b7e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8012b82:	f04f 0901 	mov.w	r9, #1
 8012b86:	4623      	mov	r3, r4
 8012b88:	469a      	mov	sl, r3
 8012b8a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012b8e:	b10a      	cbz	r2, 8012b94 <_svfiprintf_r+0x5c>
 8012b90:	2a25      	cmp	r2, #37	; 0x25
 8012b92:	d1f9      	bne.n	8012b88 <_svfiprintf_r+0x50>
 8012b94:	ebba 0b04 	subs.w	fp, sl, r4
 8012b98:	d00b      	beq.n	8012bb2 <_svfiprintf_r+0x7a>
 8012b9a:	465b      	mov	r3, fp
 8012b9c:	4622      	mov	r2, r4
 8012b9e:	4629      	mov	r1, r5
 8012ba0:	4638      	mov	r0, r7
 8012ba2:	f7ff ff6e 	bl	8012a82 <__ssputs_r>
 8012ba6:	3001      	adds	r0, #1
 8012ba8:	f000 80aa 	beq.w	8012d00 <_svfiprintf_r+0x1c8>
 8012bac:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012bae:	445a      	add	r2, fp
 8012bb0:	9209      	str	r2, [sp, #36]	; 0x24
 8012bb2:	f89a 3000 	ldrb.w	r3, [sl]
 8012bb6:	2b00      	cmp	r3, #0
 8012bb8:	f000 80a2 	beq.w	8012d00 <_svfiprintf_r+0x1c8>
 8012bbc:	2300      	movs	r3, #0
 8012bbe:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8012bc2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012bc6:	f10a 0a01 	add.w	sl, sl, #1
 8012bca:	9304      	str	r3, [sp, #16]
 8012bcc:	9307      	str	r3, [sp, #28]
 8012bce:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8012bd2:	931a      	str	r3, [sp, #104]	; 0x68
 8012bd4:	4654      	mov	r4, sl
 8012bd6:	2205      	movs	r2, #5
 8012bd8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012bdc:	4851      	ldr	r0, [pc, #324]	; (8012d24 <_svfiprintf_r+0x1ec>)
 8012bde:	f7ed fb07 	bl	80001f0 <memchr>
 8012be2:	9a04      	ldr	r2, [sp, #16]
 8012be4:	b9d8      	cbnz	r0, 8012c1e <_svfiprintf_r+0xe6>
 8012be6:	06d0      	lsls	r0, r2, #27
 8012be8:	bf44      	itt	mi
 8012bea:	2320      	movmi	r3, #32
 8012bec:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012bf0:	0711      	lsls	r1, r2, #28
 8012bf2:	bf44      	itt	mi
 8012bf4:	232b      	movmi	r3, #43	; 0x2b
 8012bf6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012bfa:	f89a 3000 	ldrb.w	r3, [sl]
 8012bfe:	2b2a      	cmp	r3, #42	; 0x2a
 8012c00:	d015      	beq.n	8012c2e <_svfiprintf_r+0xf6>
 8012c02:	9a07      	ldr	r2, [sp, #28]
 8012c04:	4654      	mov	r4, sl
 8012c06:	2000      	movs	r0, #0
 8012c08:	f04f 0c0a 	mov.w	ip, #10
 8012c0c:	4621      	mov	r1, r4
 8012c0e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012c12:	3b30      	subs	r3, #48	; 0x30
 8012c14:	2b09      	cmp	r3, #9
 8012c16:	d94e      	bls.n	8012cb6 <_svfiprintf_r+0x17e>
 8012c18:	b1b0      	cbz	r0, 8012c48 <_svfiprintf_r+0x110>
 8012c1a:	9207      	str	r2, [sp, #28]
 8012c1c:	e014      	b.n	8012c48 <_svfiprintf_r+0x110>
 8012c1e:	eba0 0308 	sub.w	r3, r0, r8
 8012c22:	fa09 f303 	lsl.w	r3, r9, r3
 8012c26:	4313      	orrs	r3, r2
 8012c28:	9304      	str	r3, [sp, #16]
 8012c2a:	46a2      	mov	sl, r4
 8012c2c:	e7d2      	b.n	8012bd4 <_svfiprintf_r+0x9c>
 8012c2e:	9b03      	ldr	r3, [sp, #12]
 8012c30:	1d19      	adds	r1, r3, #4
 8012c32:	681b      	ldr	r3, [r3, #0]
 8012c34:	9103      	str	r1, [sp, #12]
 8012c36:	2b00      	cmp	r3, #0
 8012c38:	bfbb      	ittet	lt
 8012c3a:	425b      	neglt	r3, r3
 8012c3c:	f042 0202 	orrlt.w	r2, r2, #2
 8012c40:	9307      	strge	r3, [sp, #28]
 8012c42:	9307      	strlt	r3, [sp, #28]
 8012c44:	bfb8      	it	lt
 8012c46:	9204      	strlt	r2, [sp, #16]
 8012c48:	7823      	ldrb	r3, [r4, #0]
 8012c4a:	2b2e      	cmp	r3, #46	; 0x2e
 8012c4c:	d10c      	bne.n	8012c68 <_svfiprintf_r+0x130>
 8012c4e:	7863      	ldrb	r3, [r4, #1]
 8012c50:	2b2a      	cmp	r3, #42	; 0x2a
 8012c52:	d135      	bne.n	8012cc0 <_svfiprintf_r+0x188>
 8012c54:	9b03      	ldr	r3, [sp, #12]
 8012c56:	1d1a      	adds	r2, r3, #4
 8012c58:	681b      	ldr	r3, [r3, #0]
 8012c5a:	9203      	str	r2, [sp, #12]
 8012c5c:	2b00      	cmp	r3, #0
 8012c5e:	bfb8      	it	lt
 8012c60:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8012c64:	3402      	adds	r4, #2
 8012c66:	9305      	str	r3, [sp, #20]
 8012c68:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8012d34 <_svfiprintf_r+0x1fc>
 8012c6c:	7821      	ldrb	r1, [r4, #0]
 8012c6e:	2203      	movs	r2, #3
 8012c70:	4650      	mov	r0, sl
 8012c72:	f7ed fabd 	bl	80001f0 <memchr>
 8012c76:	b140      	cbz	r0, 8012c8a <_svfiprintf_r+0x152>
 8012c78:	2340      	movs	r3, #64	; 0x40
 8012c7a:	eba0 000a 	sub.w	r0, r0, sl
 8012c7e:	fa03 f000 	lsl.w	r0, r3, r0
 8012c82:	9b04      	ldr	r3, [sp, #16]
 8012c84:	4303      	orrs	r3, r0
 8012c86:	3401      	adds	r4, #1
 8012c88:	9304      	str	r3, [sp, #16]
 8012c8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012c8e:	4826      	ldr	r0, [pc, #152]	; (8012d28 <_svfiprintf_r+0x1f0>)
 8012c90:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8012c94:	2206      	movs	r2, #6
 8012c96:	f7ed faab 	bl	80001f0 <memchr>
 8012c9a:	2800      	cmp	r0, #0
 8012c9c:	d038      	beq.n	8012d10 <_svfiprintf_r+0x1d8>
 8012c9e:	4b23      	ldr	r3, [pc, #140]	; (8012d2c <_svfiprintf_r+0x1f4>)
 8012ca0:	bb1b      	cbnz	r3, 8012cea <_svfiprintf_r+0x1b2>
 8012ca2:	9b03      	ldr	r3, [sp, #12]
 8012ca4:	3307      	adds	r3, #7
 8012ca6:	f023 0307 	bic.w	r3, r3, #7
 8012caa:	3308      	adds	r3, #8
 8012cac:	9303      	str	r3, [sp, #12]
 8012cae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012cb0:	4433      	add	r3, r6
 8012cb2:	9309      	str	r3, [sp, #36]	; 0x24
 8012cb4:	e767      	b.n	8012b86 <_svfiprintf_r+0x4e>
 8012cb6:	fb0c 3202 	mla	r2, ip, r2, r3
 8012cba:	460c      	mov	r4, r1
 8012cbc:	2001      	movs	r0, #1
 8012cbe:	e7a5      	b.n	8012c0c <_svfiprintf_r+0xd4>
 8012cc0:	2300      	movs	r3, #0
 8012cc2:	3401      	adds	r4, #1
 8012cc4:	9305      	str	r3, [sp, #20]
 8012cc6:	4619      	mov	r1, r3
 8012cc8:	f04f 0c0a 	mov.w	ip, #10
 8012ccc:	4620      	mov	r0, r4
 8012cce:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012cd2:	3a30      	subs	r2, #48	; 0x30
 8012cd4:	2a09      	cmp	r2, #9
 8012cd6:	d903      	bls.n	8012ce0 <_svfiprintf_r+0x1a8>
 8012cd8:	2b00      	cmp	r3, #0
 8012cda:	d0c5      	beq.n	8012c68 <_svfiprintf_r+0x130>
 8012cdc:	9105      	str	r1, [sp, #20]
 8012cde:	e7c3      	b.n	8012c68 <_svfiprintf_r+0x130>
 8012ce0:	fb0c 2101 	mla	r1, ip, r1, r2
 8012ce4:	4604      	mov	r4, r0
 8012ce6:	2301      	movs	r3, #1
 8012ce8:	e7f0      	b.n	8012ccc <_svfiprintf_r+0x194>
 8012cea:	ab03      	add	r3, sp, #12
 8012cec:	9300      	str	r3, [sp, #0]
 8012cee:	462a      	mov	r2, r5
 8012cf0:	4b0f      	ldr	r3, [pc, #60]	; (8012d30 <_svfiprintf_r+0x1f8>)
 8012cf2:	a904      	add	r1, sp, #16
 8012cf4:	4638      	mov	r0, r7
 8012cf6:	f7fe f899 	bl	8010e2c <_printf_float>
 8012cfa:	1c42      	adds	r2, r0, #1
 8012cfc:	4606      	mov	r6, r0
 8012cfe:	d1d6      	bne.n	8012cae <_svfiprintf_r+0x176>
 8012d00:	89ab      	ldrh	r3, [r5, #12]
 8012d02:	065b      	lsls	r3, r3, #25
 8012d04:	f53f af2c 	bmi.w	8012b60 <_svfiprintf_r+0x28>
 8012d08:	9809      	ldr	r0, [sp, #36]	; 0x24
 8012d0a:	b01d      	add	sp, #116	; 0x74
 8012d0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012d10:	ab03      	add	r3, sp, #12
 8012d12:	9300      	str	r3, [sp, #0]
 8012d14:	462a      	mov	r2, r5
 8012d16:	4b06      	ldr	r3, [pc, #24]	; (8012d30 <_svfiprintf_r+0x1f8>)
 8012d18:	a904      	add	r1, sp, #16
 8012d1a:	4638      	mov	r0, r7
 8012d1c:	f7fe fb2a 	bl	8011374 <_printf_i>
 8012d20:	e7eb      	b.n	8012cfa <_svfiprintf_r+0x1c2>
 8012d22:	bf00      	nop
 8012d24:	08016554 	.word	0x08016554
 8012d28:	0801655e 	.word	0x0801655e
 8012d2c:	08010e2d 	.word	0x08010e2d
 8012d30:	08012a83 	.word	0x08012a83
 8012d34:	0801655a 	.word	0x0801655a

08012d38 <__assert_func>:
 8012d38:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8012d3a:	4614      	mov	r4, r2
 8012d3c:	461a      	mov	r2, r3
 8012d3e:	4b09      	ldr	r3, [pc, #36]	; (8012d64 <__assert_func+0x2c>)
 8012d40:	681b      	ldr	r3, [r3, #0]
 8012d42:	4605      	mov	r5, r0
 8012d44:	68d8      	ldr	r0, [r3, #12]
 8012d46:	b14c      	cbz	r4, 8012d5c <__assert_func+0x24>
 8012d48:	4b07      	ldr	r3, [pc, #28]	; (8012d68 <__assert_func+0x30>)
 8012d4a:	9100      	str	r1, [sp, #0]
 8012d4c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8012d50:	4906      	ldr	r1, [pc, #24]	; (8012d6c <__assert_func+0x34>)
 8012d52:	462b      	mov	r3, r5
 8012d54:	f000 f80e 	bl	8012d74 <fiprintf>
 8012d58:	f000 fa9a 	bl	8013290 <abort>
 8012d5c:	4b04      	ldr	r3, [pc, #16]	; (8012d70 <__assert_func+0x38>)
 8012d5e:	461c      	mov	r4, r3
 8012d60:	e7f3      	b.n	8012d4a <__assert_func+0x12>
 8012d62:	bf00      	nop
 8012d64:	2000027c 	.word	0x2000027c
 8012d68:	08016565 	.word	0x08016565
 8012d6c:	08016572 	.word	0x08016572
 8012d70:	080165a0 	.word	0x080165a0

08012d74 <fiprintf>:
 8012d74:	b40e      	push	{r1, r2, r3}
 8012d76:	b503      	push	{r0, r1, lr}
 8012d78:	4601      	mov	r1, r0
 8012d7a:	ab03      	add	r3, sp, #12
 8012d7c:	4805      	ldr	r0, [pc, #20]	; (8012d94 <fiprintf+0x20>)
 8012d7e:	f853 2b04 	ldr.w	r2, [r3], #4
 8012d82:	6800      	ldr	r0, [r0, #0]
 8012d84:	9301      	str	r3, [sp, #4]
 8012d86:	f000 f885 	bl	8012e94 <_vfiprintf_r>
 8012d8a:	b002      	add	sp, #8
 8012d8c:	f85d eb04 	ldr.w	lr, [sp], #4
 8012d90:	b003      	add	sp, #12
 8012d92:	4770      	bx	lr
 8012d94:	2000027c 	.word	0x2000027c

08012d98 <__retarget_lock_init_recursive>:
 8012d98:	4770      	bx	lr

08012d9a <__retarget_lock_acquire_recursive>:
 8012d9a:	4770      	bx	lr

08012d9c <__retarget_lock_release_recursive>:
 8012d9c:	4770      	bx	lr

08012d9e <__ascii_mbtowc>:
 8012d9e:	b082      	sub	sp, #8
 8012da0:	b901      	cbnz	r1, 8012da4 <__ascii_mbtowc+0x6>
 8012da2:	a901      	add	r1, sp, #4
 8012da4:	b142      	cbz	r2, 8012db8 <__ascii_mbtowc+0x1a>
 8012da6:	b14b      	cbz	r3, 8012dbc <__ascii_mbtowc+0x1e>
 8012da8:	7813      	ldrb	r3, [r2, #0]
 8012daa:	600b      	str	r3, [r1, #0]
 8012dac:	7812      	ldrb	r2, [r2, #0]
 8012dae:	1e10      	subs	r0, r2, #0
 8012db0:	bf18      	it	ne
 8012db2:	2001      	movne	r0, #1
 8012db4:	b002      	add	sp, #8
 8012db6:	4770      	bx	lr
 8012db8:	4610      	mov	r0, r2
 8012dba:	e7fb      	b.n	8012db4 <__ascii_mbtowc+0x16>
 8012dbc:	f06f 0001 	mvn.w	r0, #1
 8012dc0:	e7f8      	b.n	8012db4 <__ascii_mbtowc+0x16>

08012dc2 <memmove>:
 8012dc2:	4288      	cmp	r0, r1
 8012dc4:	b510      	push	{r4, lr}
 8012dc6:	eb01 0402 	add.w	r4, r1, r2
 8012dca:	d902      	bls.n	8012dd2 <memmove+0x10>
 8012dcc:	4284      	cmp	r4, r0
 8012dce:	4623      	mov	r3, r4
 8012dd0:	d807      	bhi.n	8012de2 <memmove+0x20>
 8012dd2:	1e43      	subs	r3, r0, #1
 8012dd4:	42a1      	cmp	r1, r4
 8012dd6:	d008      	beq.n	8012dea <memmove+0x28>
 8012dd8:	f811 2b01 	ldrb.w	r2, [r1], #1
 8012ddc:	f803 2f01 	strb.w	r2, [r3, #1]!
 8012de0:	e7f8      	b.n	8012dd4 <memmove+0x12>
 8012de2:	4402      	add	r2, r0
 8012de4:	4601      	mov	r1, r0
 8012de6:	428a      	cmp	r2, r1
 8012de8:	d100      	bne.n	8012dec <memmove+0x2a>
 8012dea:	bd10      	pop	{r4, pc}
 8012dec:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8012df0:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8012df4:	e7f7      	b.n	8012de6 <memmove+0x24>

08012df6 <_realloc_r>:
 8012df6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012df8:	4607      	mov	r7, r0
 8012dfa:	4614      	mov	r4, r2
 8012dfc:	460e      	mov	r6, r1
 8012dfe:	b921      	cbnz	r1, 8012e0a <_realloc_r+0x14>
 8012e00:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8012e04:	4611      	mov	r1, r2
 8012e06:	f7fd bf17 	b.w	8010c38 <_malloc_r>
 8012e0a:	b922      	cbnz	r2, 8012e16 <_realloc_r+0x20>
 8012e0c:	f7fd fec4 	bl	8010b98 <_free_r>
 8012e10:	4625      	mov	r5, r4
 8012e12:	4628      	mov	r0, r5
 8012e14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012e16:	f000 fc5f 	bl	80136d8 <_malloc_usable_size_r>
 8012e1a:	42a0      	cmp	r0, r4
 8012e1c:	d20f      	bcs.n	8012e3e <_realloc_r+0x48>
 8012e1e:	4621      	mov	r1, r4
 8012e20:	4638      	mov	r0, r7
 8012e22:	f7fd ff09 	bl	8010c38 <_malloc_r>
 8012e26:	4605      	mov	r5, r0
 8012e28:	2800      	cmp	r0, #0
 8012e2a:	d0f2      	beq.n	8012e12 <_realloc_r+0x1c>
 8012e2c:	4631      	mov	r1, r6
 8012e2e:	4622      	mov	r2, r4
 8012e30:	f7fd fe9c 	bl	8010b6c <memcpy>
 8012e34:	4631      	mov	r1, r6
 8012e36:	4638      	mov	r0, r7
 8012e38:	f7fd feae 	bl	8010b98 <_free_r>
 8012e3c:	e7e9      	b.n	8012e12 <_realloc_r+0x1c>
 8012e3e:	4635      	mov	r5, r6
 8012e40:	e7e7      	b.n	8012e12 <_realloc_r+0x1c>

08012e42 <__sfputc_r>:
 8012e42:	6893      	ldr	r3, [r2, #8]
 8012e44:	3b01      	subs	r3, #1
 8012e46:	2b00      	cmp	r3, #0
 8012e48:	b410      	push	{r4}
 8012e4a:	6093      	str	r3, [r2, #8]
 8012e4c:	da08      	bge.n	8012e60 <__sfputc_r+0x1e>
 8012e4e:	6994      	ldr	r4, [r2, #24]
 8012e50:	42a3      	cmp	r3, r4
 8012e52:	db01      	blt.n	8012e58 <__sfputc_r+0x16>
 8012e54:	290a      	cmp	r1, #10
 8012e56:	d103      	bne.n	8012e60 <__sfputc_r+0x1e>
 8012e58:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012e5c:	f000 b94a 	b.w	80130f4 <__swbuf_r>
 8012e60:	6813      	ldr	r3, [r2, #0]
 8012e62:	1c58      	adds	r0, r3, #1
 8012e64:	6010      	str	r0, [r2, #0]
 8012e66:	7019      	strb	r1, [r3, #0]
 8012e68:	4608      	mov	r0, r1
 8012e6a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012e6e:	4770      	bx	lr

08012e70 <__sfputs_r>:
 8012e70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012e72:	4606      	mov	r6, r0
 8012e74:	460f      	mov	r7, r1
 8012e76:	4614      	mov	r4, r2
 8012e78:	18d5      	adds	r5, r2, r3
 8012e7a:	42ac      	cmp	r4, r5
 8012e7c:	d101      	bne.n	8012e82 <__sfputs_r+0x12>
 8012e7e:	2000      	movs	r0, #0
 8012e80:	e007      	b.n	8012e92 <__sfputs_r+0x22>
 8012e82:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012e86:	463a      	mov	r2, r7
 8012e88:	4630      	mov	r0, r6
 8012e8a:	f7ff ffda 	bl	8012e42 <__sfputc_r>
 8012e8e:	1c43      	adds	r3, r0, #1
 8012e90:	d1f3      	bne.n	8012e7a <__sfputs_r+0xa>
 8012e92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08012e94 <_vfiprintf_r>:
 8012e94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012e98:	460d      	mov	r5, r1
 8012e9a:	b09d      	sub	sp, #116	; 0x74
 8012e9c:	4614      	mov	r4, r2
 8012e9e:	4698      	mov	r8, r3
 8012ea0:	4606      	mov	r6, r0
 8012ea2:	b118      	cbz	r0, 8012eac <_vfiprintf_r+0x18>
 8012ea4:	6983      	ldr	r3, [r0, #24]
 8012ea6:	b90b      	cbnz	r3, 8012eac <_vfiprintf_r+0x18>
 8012ea8:	f000 fb14 	bl	80134d4 <__sinit>
 8012eac:	4b89      	ldr	r3, [pc, #548]	; (80130d4 <_vfiprintf_r+0x240>)
 8012eae:	429d      	cmp	r5, r3
 8012eb0:	d11b      	bne.n	8012eea <_vfiprintf_r+0x56>
 8012eb2:	6875      	ldr	r5, [r6, #4]
 8012eb4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8012eb6:	07d9      	lsls	r1, r3, #31
 8012eb8:	d405      	bmi.n	8012ec6 <_vfiprintf_r+0x32>
 8012eba:	89ab      	ldrh	r3, [r5, #12]
 8012ebc:	059a      	lsls	r2, r3, #22
 8012ebe:	d402      	bmi.n	8012ec6 <_vfiprintf_r+0x32>
 8012ec0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8012ec2:	f7ff ff6a 	bl	8012d9a <__retarget_lock_acquire_recursive>
 8012ec6:	89ab      	ldrh	r3, [r5, #12]
 8012ec8:	071b      	lsls	r3, r3, #28
 8012eca:	d501      	bpl.n	8012ed0 <_vfiprintf_r+0x3c>
 8012ecc:	692b      	ldr	r3, [r5, #16]
 8012ece:	b9eb      	cbnz	r3, 8012f0c <_vfiprintf_r+0x78>
 8012ed0:	4629      	mov	r1, r5
 8012ed2:	4630      	mov	r0, r6
 8012ed4:	f000 f96e 	bl	80131b4 <__swsetup_r>
 8012ed8:	b1c0      	cbz	r0, 8012f0c <_vfiprintf_r+0x78>
 8012eda:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8012edc:	07dc      	lsls	r4, r3, #31
 8012ede:	d50e      	bpl.n	8012efe <_vfiprintf_r+0x6a>
 8012ee0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8012ee4:	b01d      	add	sp, #116	; 0x74
 8012ee6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012eea:	4b7b      	ldr	r3, [pc, #492]	; (80130d8 <_vfiprintf_r+0x244>)
 8012eec:	429d      	cmp	r5, r3
 8012eee:	d101      	bne.n	8012ef4 <_vfiprintf_r+0x60>
 8012ef0:	68b5      	ldr	r5, [r6, #8]
 8012ef2:	e7df      	b.n	8012eb4 <_vfiprintf_r+0x20>
 8012ef4:	4b79      	ldr	r3, [pc, #484]	; (80130dc <_vfiprintf_r+0x248>)
 8012ef6:	429d      	cmp	r5, r3
 8012ef8:	bf08      	it	eq
 8012efa:	68f5      	ldreq	r5, [r6, #12]
 8012efc:	e7da      	b.n	8012eb4 <_vfiprintf_r+0x20>
 8012efe:	89ab      	ldrh	r3, [r5, #12]
 8012f00:	0598      	lsls	r0, r3, #22
 8012f02:	d4ed      	bmi.n	8012ee0 <_vfiprintf_r+0x4c>
 8012f04:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8012f06:	f7ff ff49 	bl	8012d9c <__retarget_lock_release_recursive>
 8012f0a:	e7e9      	b.n	8012ee0 <_vfiprintf_r+0x4c>
 8012f0c:	2300      	movs	r3, #0
 8012f0e:	9309      	str	r3, [sp, #36]	; 0x24
 8012f10:	2320      	movs	r3, #32
 8012f12:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8012f16:	f8cd 800c 	str.w	r8, [sp, #12]
 8012f1a:	2330      	movs	r3, #48	; 0x30
 8012f1c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80130e0 <_vfiprintf_r+0x24c>
 8012f20:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8012f24:	f04f 0901 	mov.w	r9, #1
 8012f28:	4623      	mov	r3, r4
 8012f2a:	469a      	mov	sl, r3
 8012f2c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012f30:	b10a      	cbz	r2, 8012f36 <_vfiprintf_r+0xa2>
 8012f32:	2a25      	cmp	r2, #37	; 0x25
 8012f34:	d1f9      	bne.n	8012f2a <_vfiprintf_r+0x96>
 8012f36:	ebba 0b04 	subs.w	fp, sl, r4
 8012f3a:	d00b      	beq.n	8012f54 <_vfiprintf_r+0xc0>
 8012f3c:	465b      	mov	r3, fp
 8012f3e:	4622      	mov	r2, r4
 8012f40:	4629      	mov	r1, r5
 8012f42:	4630      	mov	r0, r6
 8012f44:	f7ff ff94 	bl	8012e70 <__sfputs_r>
 8012f48:	3001      	adds	r0, #1
 8012f4a:	f000 80aa 	beq.w	80130a2 <_vfiprintf_r+0x20e>
 8012f4e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012f50:	445a      	add	r2, fp
 8012f52:	9209      	str	r2, [sp, #36]	; 0x24
 8012f54:	f89a 3000 	ldrb.w	r3, [sl]
 8012f58:	2b00      	cmp	r3, #0
 8012f5a:	f000 80a2 	beq.w	80130a2 <_vfiprintf_r+0x20e>
 8012f5e:	2300      	movs	r3, #0
 8012f60:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8012f64:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012f68:	f10a 0a01 	add.w	sl, sl, #1
 8012f6c:	9304      	str	r3, [sp, #16]
 8012f6e:	9307      	str	r3, [sp, #28]
 8012f70:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8012f74:	931a      	str	r3, [sp, #104]	; 0x68
 8012f76:	4654      	mov	r4, sl
 8012f78:	2205      	movs	r2, #5
 8012f7a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012f7e:	4858      	ldr	r0, [pc, #352]	; (80130e0 <_vfiprintf_r+0x24c>)
 8012f80:	f7ed f936 	bl	80001f0 <memchr>
 8012f84:	9a04      	ldr	r2, [sp, #16]
 8012f86:	b9d8      	cbnz	r0, 8012fc0 <_vfiprintf_r+0x12c>
 8012f88:	06d1      	lsls	r1, r2, #27
 8012f8a:	bf44      	itt	mi
 8012f8c:	2320      	movmi	r3, #32
 8012f8e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012f92:	0713      	lsls	r3, r2, #28
 8012f94:	bf44      	itt	mi
 8012f96:	232b      	movmi	r3, #43	; 0x2b
 8012f98:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012f9c:	f89a 3000 	ldrb.w	r3, [sl]
 8012fa0:	2b2a      	cmp	r3, #42	; 0x2a
 8012fa2:	d015      	beq.n	8012fd0 <_vfiprintf_r+0x13c>
 8012fa4:	9a07      	ldr	r2, [sp, #28]
 8012fa6:	4654      	mov	r4, sl
 8012fa8:	2000      	movs	r0, #0
 8012faa:	f04f 0c0a 	mov.w	ip, #10
 8012fae:	4621      	mov	r1, r4
 8012fb0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012fb4:	3b30      	subs	r3, #48	; 0x30
 8012fb6:	2b09      	cmp	r3, #9
 8012fb8:	d94e      	bls.n	8013058 <_vfiprintf_r+0x1c4>
 8012fba:	b1b0      	cbz	r0, 8012fea <_vfiprintf_r+0x156>
 8012fbc:	9207      	str	r2, [sp, #28]
 8012fbe:	e014      	b.n	8012fea <_vfiprintf_r+0x156>
 8012fc0:	eba0 0308 	sub.w	r3, r0, r8
 8012fc4:	fa09 f303 	lsl.w	r3, r9, r3
 8012fc8:	4313      	orrs	r3, r2
 8012fca:	9304      	str	r3, [sp, #16]
 8012fcc:	46a2      	mov	sl, r4
 8012fce:	e7d2      	b.n	8012f76 <_vfiprintf_r+0xe2>
 8012fd0:	9b03      	ldr	r3, [sp, #12]
 8012fd2:	1d19      	adds	r1, r3, #4
 8012fd4:	681b      	ldr	r3, [r3, #0]
 8012fd6:	9103      	str	r1, [sp, #12]
 8012fd8:	2b00      	cmp	r3, #0
 8012fda:	bfbb      	ittet	lt
 8012fdc:	425b      	neglt	r3, r3
 8012fde:	f042 0202 	orrlt.w	r2, r2, #2
 8012fe2:	9307      	strge	r3, [sp, #28]
 8012fe4:	9307      	strlt	r3, [sp, #28]
 8012fe6:	bfb8      	it	lt
 8012fe8:	9204      	strlt	r2, [sp, #16]
 8012fea:	7823      	ldrb	r3, [r4, #0]
 8012fec:	2b2e      	cmp	r3, #46	; 0x2e
 8012fee:	d10c      	bne.n	801300a <_vfiprintf_r+0x176>
 8012ff0:	7863      	ldrb	r3, [r4, #1]
 8012ff2:	2b2a      	cmp	r3, #42	; 0x2a
 8012ff4:	d135      	bne.n	8013062 <_vfiprintf_r+0x1ce>
 8012ff6:	9b03      	ldr	r3, [sp, #12]
 8012ff8:	1d1a      	adds	r2, r3, #4
 8012ffa:	681b      	ldr	r3, [r3, #0]
 8012ffc:	9203      	str	r2, [sp, #12]
 8012ffe:	2b00      	cmp	r3, #0
 8013000:	bfb8      	it	lt
 8013002:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8013006:	3402      	adds	r4, #2
 8013008:	9305      	str	r3, [sp, #20]
 801300a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80130f0 <_vfiprintf_r+0x25c>
 801300e:	7821      	ldrb	r1, [r4, #0]
 8013010:	2203      	movs	r2, #3
 8013012:	4650      	mov	r0, sl
 8013014:	f7ed f8ec 	bl	80001f0 <memchr>
 8013018:	b140      	cbz	r0, 801302c <_vfiprintf_r+0x198>
 801301a:	2340      	movs	r3, #64	; 0x40
 801301c:	eba0 000a 	sub.w	r0, r0, sl
 8013020:	fa03 f000 	lsl.w	r0, r3, r0
 8013024:	9b04      	ldr	r3, [sp, #16]
 8013026:	4303      	orrs	r3, r0
 8013028:	3401      	adds	r4, #1
 801302a:	9304      	str	r3, [sp, #16]
 801302c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013030:	482c      	ldr	r0, [pc, #176]	; (80130e4 <_vfiprintf_r+0x250>)
 8013032:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8013036:	2206      	movs	r2, #6
 8013038:	f7ed f8da 	bl	80001f0 <memchr>
 801303c:	2800      	cmp	r0, #0
 801303e:	d03f      	beq.n	80130c0 <_vfiprintf_r+0x22c>
 8013040:	4b29      	ldr	r3, [pc, #164]	; (80130e8 <_vfiprintf_r+0x254>)
 8013042:	bb1b      	cbnz	r3, 801308c <_vfiprintf_r+0x1f8>
 8013044:	9b03      	ldr	r3, [sp, #12]
 8013046:	3307      	adds	r3, #7
 8013048:	f023 0307 	bic.w	r3, r3, #7
 801304c:	3308      	adds	r3, #8
 801304e:	9303      	str	r3, [sp, #12]
 8013050:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013052:	443b      	add	r3, r7
 8013054:	9309      	str	r3, [sp, #36]	; 0x24
 8013056:	e767      	b.n	8012f28 <_vfiprintf_r+0x94>
 8013058:	fb0c 3202 	mla	r2, ip, r2, r3
 801305c:	460c      	mov	r4, r1
 801305e:	2001      	movs	r0, #1
 8013060:	e7a5      	b.n	8012fae <_vfiprintf_r+0x11a>
 8013062:	2300      	movs	r3, #0
 8013064:	3401      	adds	r4, #1
 8013066:	9305      	str	r3, [sp, #20]
 8013068:	4619      	mov	r1, r3
 801306a:	f04f 0c0a 	mov.w	ip, #10
 801306e:	4620      	mov	r0, r4
 8013070:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013074:	3a30      	subs	r2, #48	; 0x30
 8013076:	2a09      	cmp	r2, #9
 8013078:	d903      	bls.n	8013082 <_vfiprintf_r+0x1ee>
 801307a:	2b00      	cmp	r3, #0
 801307c:	d0c5      	beq.n	801300a <_vfiprintf_r+0x176>
 801307e:	9105      	str	r1, [sp, #20]
 8013080:	e7c3      	b.n	801300a <_vfiprintf_r+0x176>
 8013082:	fb0c 2101 	mla	r1, ip, r1, r2
 8013086:	4604      	mov	r4, r0
 8013088:	2301      	movs	r3, #1
 801308a:	e7f0      	b.n	801306e <_vfiprintf_r+0x1da>
 801308c:	ab03      	add	r3, sp, #12
 801308e:	9300      	str	r3, [sp, #0]
 8013090:	462a      	mov	r2, r5
 8013092:	4b16      	ldr	r3, [pc, #88]	; (80130ec <_vfiprintf_r+0x258>)
 8013094:	a904      	add	r1, sp, #16
 8013096:	4630      	mov	r0, r6
 8013098:	f7fd fec8 	bl	8010e2c <_printf_float>
 801309c:	4607      	mov	r7, r0
 801309e:	1c78      	adds	r0, r7, #1
 80130a0:	d1d6      	bne.n	8013050 <_vfiprintf_r+0x1bc>
 80130a2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80130a4:	07d9      	lsls	r1, r3, #31
 80130a6:	d405      	bmi.n	80130b4 <_vfiprintf_r+0x220>
 80130a8:	89ab      	ldrh	r3, [r5, #12]
 80130aa:	059a      	lsls	r2, r3, #22
 80130ac:	d402      	bmi.n	80130b4 <_vfiprintf_r+0x220>
 80130ae:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80130b0:	f7ff fe74 	bl	8012d9c <__retarget_lock_release_recursive>
 80130b4:	89ab      	ldrh	r3, [r5, #12]
 80130b6:	065b      	lsls	r3, r3, #25
 80130b8:	f53f af12 	bmi.w	8012ee0 <_vfiprintf_r+0x4c>
 80130bc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80130be:	e711      	b.n	8012ee4 <_vfiprintf_r+0x50>
 80130c0:	ab03      	add	r3, sp, #12
 80130c2:	9300      	str	r3, [sp, #0]
 80130c4:	462a      	mov	r2, r5
 80130c6:	4b09      	ldr	r3, [pc, #36]	; (80130ec <_vfiprintf_r+0x258>)
 80130c8:	a904      	add	r1, sp, #16
 80130ca:	4630      	mov	r0, r6
 80130cc:	f7fe f952 	bl	8011374 <_printf_i>
 80130d0:	e7e4      	b.n	801309c <_vfiprintf_r+0x208>
 80130d2:	bf00      	nop
 80130d4:	080166cc 	.word	0x080166cc
 80130d8:	080166ec 	.word	0x080166ec
 80130dc:	080166ac 	.word	0x080166ac
 80130e0:	08016554 	.word	0x08016554
 80130e4:	0801655e 	.word	0x0801655e
 80130e8:	08010e2d 	.word	0x08010e2d
 80130ec:	08012e71 	.word	0x08012e71
 80130f0:	0801655a 	.word	0x0801655a

080130f4 <__swbuf_r>:
 80130f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80130f6:	460e      	mov	r6, r1
 80130f8:	4614      	mov	r4, r2
 80130fa:	4605      	mov	r5, r0
 80130fc:	b118      	cbz	r0, 8013106 <__swbuf_r+0x12>
 80130fe:	6983      	ldr	r3, [r0, #24]
 8013100:	b90b      	cbnz	r3, 8013106 <__swbuf_r+0x12>
 8013102:	f000 f9e7 	bl	80134d4 <__sinit>
 8013106:	4b21      	ldr	r3, [pc, #132]	; (801318c <__swbuf_r+0x98>)
 8013108:	429c      	cmp	r4, r3
 801310a:	d12b      	bne.n	8013164 <__swbuf_r+0x70>
 801310c:	686c      	ldr	r4, [r5, #4]
 801310e:	69a3      	ldr	r3, [r4, #24]
 8013110:	60a3      	str	r3, [r4, #8]
 8013112:	89a3      	ldrh	r3, [r4, #12]
 8013114:	071a      	lsls	r2, r3, #28
 8013116:	d52f      	bpl.n	8013178 <__swbuf_r+0x84>
 8013118:	6923      	ldr	r3, [r4, #16]
 801311a:	b36b      	cbz	r3, 8013178 <__swbuf_r+0x84>
 801311c:	6923      	ldr	r3, [r4, #16]
 801311e:	6820      	ldr	r0, [r4, #0]
 8013120:	1ac0      	subs	r0, r0, r3
 8013122:	6963      	ldr	r3, [r4, #20]
 8013124:	b2f6      	uxtb	r6, r6
 8013126:	4283      	cmp	r3, r0
 8013128:	4637      	mov	r7, r6
 801312a:	dc04      	bgt.n	8013136 <__swbuf_r+0x42>
 801312c:	4621      	mov	r1, r4
 801312e:	4628      	mov	r0, r5
 8013130:	f000 f93c 	bl	80133ac <_fflush_r>
 8013134:	bb30      	cbnz	r0, 8013184 <__swbuf_r+0x90>
 8013136:	68a3      	ldr	r3, [r4, #8]
 8013138:	3b01      	subs	r3, #1
 801313a:	60a3      	str	r3, [r4, #8]
 801313c:	6823      	ldr	r3, [r4, #0]
 801313e:	1c5a      	adds	r2, r3, #1
 8013140:	6022      	str	r2, [r4, #0]
 8013142:	701e      	strb	r6, [r3, #0]
 8013144:	6963      	ldr	r3, [r4, #20]
 8013146:	3001      	adds	r0, #1
 8013148:	4283      	cmp	r3, r0
 801314a:	d004      	beq.n	8013156 <__swbuf_r+0x62>
 801314c:	89a3      	ldrh	r3, [r4, #12]
 801314e:	07db      	lsls	r3, r3, #31
 8013150:	d506      	bpl.n	8013160 <__swbuf_r+0x6c>
 8013152:	2e0a      	cmp	r6, #10
 8013154:	d104      	bne.n	8013160 <__swbuf_r+0x6c>
 8013156:	4621      	mov	r1, r4
 8013158:	4628      	mov	r0, r5
 801315a:	f000 f927 	bl	80133ac <_fflush_r>
 801315e:	b988      	cbnz	r0, 8013184 <__swbuf_r+0x90>
 8013160:	4638      	mov	r0, r7
 8013162:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013164:	4b0a      	ldr	r3, [pc, #40]	; (8013190 <__swbuf_r+0x9c>)
 8013166:	429c      	cmp	r4, r3
 8013168:	d101      	bne.n	801316e <__swbuf_r+0x7a>
 801316a:	68ac      	ldr	r4, [r5, #8]
 801316c:	e7cf      	b.n	801310e <__swbuf_r+0x1a>
 801316e:	4b09      	ldr	r3, [pc, #36]	; (8013194 <__swbuf_r+0xa0>)
 8013170:	429c      	cmp	r4, r3
 8013172:	bf08      	it	eq
 8013174:	68ec      	ldreq	r4, [r5, #12]
 8013176:	e7ca      	b.n	801310e <__swbuf_r+0x1a>
 8013178:	4621      	mov	r1, r4
 801317a:	4628      	mov	r0, r5
 801317c:	f000 f81a 	bl	80131b4 <__swsetup_r>
 8013180:	2800      	cmp	r0, #0
 8013182:	d0cb      	beq.n	801311c <__swbuf_r+0x28>
 8013184:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8013188:	e7ea      	b.n	8013160 <__swbuf_r+0x6c>
 801318a:	bf00      	nop
 801318c:	080166cc 	.word	0x080166cc
 8013190:	080166ec 	.word	0x080166ec
 8013194:	080166ac 	.word	0x080166ac

08013198 <__ascii_wctomb>:
 8013198:	b149      	cbz	r1, 80131ae <__ascii_wctomb+0x16>
 801319a:	2aff      	cmp	r2, #255	; 0xff
 801319c:	bf85      	ittet	hi
 801319e:	238a      	movhi	r3, #138	; 0x8a
 80131a0:	6003      	strhi	r3, [r0, #0]
 80131a2:	700a      	strbls	r2, [r1, #0]
 80131a4:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 80131a8:	bf98      	it	ls
 80131aa:	2001      	movls	r0, #1
 80131ac:	4770      	bx	lr
 80131ae:	4608      	mov	r0, r1
 80131b0:	4770      	bx	lr
	...

080131b4 <__swsetup_r>:
 80131b4:	4b32      	ldr	r3, [pc, #200]	; (8013280 <__swsetup_r+0xcc>)
 80131b6:	b570      	push	{r4, r5, r6, lr}
 80131b8:	681d      	ldr	r5, [r3, #0]
 80131ba:	4606      	mov	r6, r0
 80131bc:	460c      	mov	r4, r1
 80131be:	b125      	cbz	r5, 80131ca <__swsetup_r+0x16>
 80131c0:	69ab      	ldr	r3, [r5, #24]
 80131c2:	b913      	cbnz	r3, 80131ca <__swsetup_r+0x16>
 80131c4:	4628      	mov	r0, r5
 80131c6:	f000 f985 	bl	80134d4 <__sinit>
 80131ca:	4b2e      	ldr	r3, [pc, #184]	; (8013284 <__swsetup_r+0xd0>)
 80131cc:	429c      	cmp	r4, r3
 80131ce:	d10f      	bne.n	80131f0 <__swsetup_r+0x3c>
 80131d0:	686c      	ldr	r4, [r5, #4]
 80131d2:	89a3      	ldrh	r3, [r4, #12]
 80131d4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80131d8:	0719      	lsls	r1, r3, #28
 80131da:	d42c      	bmi.n	8013236 <__swsetup_r+0x82>
 80131dc:	06dd      	lsls	r5, r3, #27
 80131de:	d411      	bmi.n	8013204 <__swsetup_r+0x50>
 80131e0:	2309      	movs	r3, #9
 80131e2:	6033      	str	r3, [r6, #0]
 80131e4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80131e8:	81a3      	strh	r3, [r4, #12]
 80131ea:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80131ee:	e03e      	b.n	801326e <__swsetup_r+0xba>
 80131f0:	4b25      	ldr	r3, [pc, #148]	; (8013288 <__swsetup_r+0xd4>)
 80131f2:	429c      	cmp	r4, r3
 80131f4:	d101      	bne.n	80131fa <__swsetup_r+0x46>
 80131f6:	68ac      	ldr	r4, [r5, #8]
 80131f8:	e7eb      	b.n	80131d2 <__swsetup_r+0x1e>
 80131fa:	4b24      	ldr	r3, [pc, #144]	; (801328c <__swsetup_r+0xd8>)
 80131fc:	429c      	cmp	r4, r3
 80131fe:	bf08      	it	eq
 8013200:	68ec      	ldreq	r4, [r5, #12]
 8013202:	e7e6      	b.n	80131d2 <__swsetup_r+0x1e>
 8013204:	0758      	lsls	r0, r3, #29
 8013206:	d512      	bpl.n	801322e <__swsetup_r+0x7a>
 8013208:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801320a:	b141      	cbz	r1, 801321e <__swsetup_r+0x6a>
 801320c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013210:	4299      	cmp	r1, r3
 8013212:	d002      	beq.n	801321a <__swsetup_r+0x66>
 8013214:	4630      	mov	r0, r6
 8013216:	f7fd fcbf 	bl	8010b98 <_free_r>
 801321a:	2300      	movs	r3, #0
 801321c:	6363      	str	r3, [r4, #52]	; 0x34
 801321e:	89a3      	ldrh	r3, [r4, #12]
 8013220:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8013224:	81a3      	strh	r3, [r4, #12]
 8013226:	2300      	movs	r3, #0
 8013228:	6063      	str	r3, [r4, #4]
 801322a:	6923      	ldr	r3, [r4, #16]
 801322c:	6023      	str	r3, [r4, #0]
 801322e:	89a3      	ldrh	r3, [r4, #12]
 8013230:	f043 0308 	orr.w	r3, r3, #8
 8013234:	81a3      	strh	r3, [r4, #12]
 8013236:	6923      	ldr	r3, [r4, #16]
 8013238:	b94b      	cbnz	r3, 801324e <__swsetup_r+0x9a>
 801323a:	89a3      	ldrh	r3, [r4, #12]
 801323c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8013240:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8013244:	d003      	beq.n	801324e <__swsetup_r+0x9a>
 8013246:	4621      	mov	r1, r4
 8013248:	4630      	mov	r0, r6
 801324a:	f000 fa05 	bl	8013658 <__smakebuf_r>
 801324e:	89a0      	ldrh	r0, [r4, #12]
 8013250:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8013254:	f010 0301 	ands.w	r3, r0, #1
 8013258:	d00a      	beq.n	8013270 <__swsetup_r+0xbc>
 801325a:	2300      	movs	r3, #0
 801325c:	60a3      	str	r3, [r4, #8]
 801325e:	6963      	ldr	r3, [r4, #20]
 8013260:	425b      	negs	r3, r3
 8013262:	61a3      	str	r3, [r4, #24]
 8013264:	6923      	ldr	r3, [r4, #16]
 8013266:	b943      	cbnz	r3, 801327a <__swsetup_r+0xc6>
 8013268:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801326c:	d1ba      	bne.n	80131e4 <__swsetup_r+0x30>
 801326e:	bd70      	pop	{r4, r5, r6, pc}
 8013270:	0781      	lsls	r1, r0, #30
 8013272:	bf58      	it	pl
 8013274:	6963      	ldrpl	r3, [r4, #20]
 8013276:	60a3      	str	r3, [r4, #8]
 8013278:	e7f4      	b.n	8013264 <__swsetup_r+0xb0>
 801327a:	2000      	movs	r0, #0
 801327c:	e7f7      	b.n	801326e <__swsetup_r+0xba>
 801327e:	bf00      	nop
 8013280:	2000027c 	.word	0x2000027c
 8013284:	080166cc 	.word	0x080166cc
 8013288:	080166ec 	.word	0x080166ec
 801328c:	080166ac 	.word	0x080166ac

08013290 <abort>:
 8013290:	b508      	push	{r3, lr}
 8013292:	2006      	movs	r0, #6
 8013294:	f000 fa50 	bl	8013738 <raise>
 8013298:	2001      	movs	r0, #1
 801329a:	f002 fdb7 	bl	8015e0c <_exit>
	...

080132a0 <__sflush_r>:
 80132a0:	898a      	ldrh	r2, [r1, #12]
 80132a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80132a6:	4605      	mov	r5, r0
 80132a8:	0710      	lsls	r0, r2, #28
 80132aa:	460c      	mov	r4, r1
 80132ac:	d458      	bmi.n	8013360 <__sflush_r+0xc0>
 80132ae:	684b      	ldr	r3, [r1, #4]
 80132b0:	2b00      	cmp	r3, #0
 80132b2:	dc05      	bgt.n	80132c0 <__sflush_r+0x20>
 80132b4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80132b6:	2b00      	cmp	r3, #0
 80132b8:	dc02      	bgt.n	80132c0 <__sflush_r+0x20>
 80132ba:	2000      	movs	r0, #0
 80132bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80132c0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80132c2:	2e00      	cmp	r6, #0
 80132c4:	d0f9      	beq.n	80132ba <__sflush_r+0x1a>
 80132c6:	2300      	movs	r3, #0
 80132c8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80132cc:	682f      	ldr	r7, [r5, #0]
 80132ce:	602b      	str	r3, [r5, #0]
 80132d0:	d032      	beq.n	8013338 <__sflush_r+0x98>
 80132d2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80132d4:	89a3      	ldrh	r3, [r4, #12]
 80132d6:	075a      	lsls	r2, r3, #29
 80132d8:	d505      	bpl.n	80132e6 <__sflush_r+0x46>
 80132da:	6863      	ldr	r3, [r4, #4]
 80132dc:	1ac0      	subs	r0, r0, r3
 80132de:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80132e0:	b10b      	cbz	r3, 80132e6 <__sflush_r+0x46>
 80132e2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80132e4:	1ac0      	subs	r0, r0, r3
 80132e6:	2300      	movs	r3, #0
 80132e8:	4602      	mov	r2, r0
 80132ea:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80132ec:	6a21      	ldr	r1, [r4, #32]
 80132ee:	4628      	mov	r0, r5
 80132f0:	47b0      	blx	r6
 80132f2:	1c43      	adds	r3, r0, #1
 80132f4:	89a3      	ldrh	r3, [r4, #12]
 80132f6:	d106      	bne.n	8013306 <__sflush_r+0x66>
 80132f8:	6829      	ldr	r1, [r5, #0]
 80132fa:	291d      	cmp	r1, #29
 80132fc:	d82c      	bhi.n	8013358 <__sflush_r+0xb8>
 80132fe:	4a2a      	ldr	r2, [pc, #168]	; (80133a8 <__sflush_r+0x108>)
 8013300:	40ca      	lsrs	r2, r1
 8013302:	07d6      	lsls	r6, r2, #31
 8013304:	d528      	bpl.n	8013358 <__sflush_r+0xb8>
 8013306:	2200      	movs	r2, #0
 8013308:	6062      	str	r2, [r4, #4]
 801330a:	04d9      	lsls	r1, r3, #19
 801330c:	6922      	ldr	r2, [r4, #16]
 801330e:	6022      	str	r2, [r4, #0]
 8013310:	d504      	bpl.n	801331c <__sflush_r+0x7c>
 8013312:	1c42      	adds	r2, r0, #1
 8013314:	d101      	bne.n	801331a <__sflush_r+0x7a>
 8013316:	682b      	ldr	r3, [r5, #0]
 8013318:	b903      	cbnz	r3, 801331c <__sflush_r+0x7c>
 801331a:	6560      	str	r0, [r4, #84]	; 0x54
 801331c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801331e:	602f      	str	r7, [r5, #0]
 8013320:	2900      	cmp	r1, #0
 8013322:	d0ca      	beq.n	80132ba <__sflush_r+0x1a>
 8013324:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013328:	4299      	cmp	r1, r3
 801332a:	d002      	beq.n	8013332 <__sflush_r+0x92>
 801332c:	4628      	mov	r0, r5
 801332e:	f7fd fc33 	bl	8010b98 <_free_r>
 8013332:	2000      	movs	r0, #0
 8013334:	6360      	str	r0, [r4, #52]	; 0x34
 8013336:	e7c1      	b.n	80132bc <__sflush_r+0x1c>
 8013338:	6a21      	ldr	r1, [r4, #32]
 801333a:	2301      	movs	r3, #1
 801333c:	4628      	mov	r0, r5
 801333e:	47b0      	blx	r6
 8013340:	1c41      	adds	r1, r0, #1
 8013342:	d1c7      	bne.n	80132d4 <__sflush_r+0x34>
 8013344:	682b      	ldr	r3, [r5, #0]
 8013346:	2b00      	cmp	r3, #0
 8013348:	d0c4      	beq.n	80132d4 <__sflush_r+0x34>
 801334a:	2b1d      	cmp	r3, #29
 801334c:	d001      	beq.n	8013352 <__sflush_r+0xb2>
 801334e:	2b16      	cmp	r3, #22
 8013350:	d101      	bne.n	8013356 <__sflush_r+0xb6>
 8013352:	602f      	str	r7, [r5, #0]
 8013354:	e7b1      	b.n	80132ba <__sflush_r+0x1a>
 8013356:	89a3      	ldrh	r3, [r4, #12]
 8013358:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801335c:	81a3      	strh	r3, [r4, #12]
 801335e:	e7ad      	b.n	80132bc <__sflush_r+0x1c>
 8013360:	690f      	ldr	r7, [r1, #16]
 8013362:	2f00      	cmp	r7, #0
 8013364:	d0a9      	beq.n	80132ba <__sflush_r+0x1a>
 8013366:	0793      	lsls	r3, r2, #30
 8013368:	680e      	ldr	r6, [r1, #0]
 801336a:	bf08      	it	eq
 801336c:	694b      	ldreq	r3, [r1, #20]
 801336e:	600f      	str	r7, [r1, #0]
 8013370:	bf18      	it	ne
 8013372:	2300      	movne	r3, #0
 8013374:	eba6 0807 	sub.w	r8, r6, r7
 8013378:	608b      	str	r3, [r1, #8]
 801337a:	f1b8 0f00 	cmp.w	r8, #0
 801337e:	dd9c      	ble.n	80132ba <__sflush_r+0x1a>
 8013380:	6a21      	ldr	r1, [r4, #32]
 8013382:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8013384:	4643      	mov	r3, r8
 8013386:	463a      	mov	r2, r7
 8013388:	4628      	mov	r0, r5
 801338a:	47b0      	blx	r6
 801338c:	2800      	cmp	r0, #0
 801338e:	dc06      	bgt.n	801339e <__sflush_r+0xfe>
 8013390:	89a3      	ldrh	r3, [r4, #12]
 8013392:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013396:	81a3      	strh	r3, [r4, #12]
 8013398:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801339c:	e78e      	b.n	80132bc <__sflush_r+0x1c>
 801339e:	4407      	add	r7, r0
 80133a0:	eba8 0800 	sub.w	r8, r8, r0
 80133a4:	e7e9      	b.n	801337a <__sflush_r+0xda>
 80133a6:	bf00      	nop
 80133a8:	20400001 	.word	0x20400001

080133ac <_fflush_r>:
 80133ac:	b538      	push	{r3, r4, r5, lr}
 80133ae:	690b      	ldr	r3, [r1, #16]
 80133b0:	4605      	mov	r5, r0
 80133b2:	460c      	mov	r4, r1
 80133b4:	b913      	cbnz	r3, 80133bc <_fflush_r+0x10>
 80133b6:	2500      	movs	r5, #0
 80133b8:	4628      	mov	r0, r5
 80133ba:	bd38      	pop	{r3, r4, r5, pc}
 80133bc:	b118      	cbz	r0, 80133c6 <_fflush_r+0x1a>
 80133be:	6983      	ldr	r3, [r0, #24]
 80133c0:	b90b      	cbnz	r3, 80133c6 <_fflush_r+0x1a>
 80133c2:	f000 f887 	bl	80134d4 <__sinit>
 80133c6:	4b14      	ldr	r3, [pc, #80]	; (8013418 <_fflush_r+0x6c>)
 80133c8:	429c      	cmp	r4, r3
 80133ca:	d11b      	bne.n	8013404 <_fflush_r+0x58>
 80133cc:	686c      	ldr	r4, [r5, #4]
 80133ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80133d2:	2b00      	cmp	r3, #0
 80133d4:	d0ef      	beq.n	80133b6 <_fflush_r+0xa>
 80133d6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80133d8:	07d0      	lsls	r0, r2, #31
 80133da:	d404      	bmi.n	80133e6 <_fflush_r+0x3a>
 80133dc:	0599      	lsls	r1, r3, #22
 80133de:	d402      	bmi.n	80133e6 <_fflush_r+0x3a>
 80133e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80133e2:	f7ff fcda 	bl	8012d9a <__retarget_lock_acquire_recursive>
 80133e6:	4628      	mov	r0, r5
 80133e8:	4621      	mov	r1, r4
 80133ea:	f7ff ff59 	bl	80132a0 <__sflush_r>
 80133ee:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80133f0:	07da      	lsls	r2, r3, #31
 80133f2:	4605      	mov	r5, r0
 80133f4:	d4e0      	bmi.n	80133b8 <_fflush_r+0xc>
 80133f6:	89a3      	ldrh	r3, [r4, #12]
 80133f8:	059b      	lsls	r3, r3, #22
 80133fa:	d4dd      	bmi.n	80133b8 <_fflush_r+0xc>
 80133fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80133fe:	f7ff fccd 	bl	8012d9c <__retarget_lock_release_recursive>
 8013402:	e7d9      	b.n	80133b8 <_fflush_r+0xc>
 8013404:	4b05      	ldr	r3, [pc, #20]	; (801341c <_fflush_r+0x70>)
 8013406:	429c      	cmp	r4, r3
 8013408:	d101      	bne.n	801340e <_fflush_r+0x62>
 801340a:	68ac      	ldr	r4, [r5, #8]
 801340c:	e7df      	b.n	80133ce <_fflush_r+0x22>
 801340e:	4b04      	ldr	r3, [pc, #16]	; (8013420 <_fflush_r+0x74>)
 8013410:	429c      	cmp	r4, r3
 8013412:	bf08      	it	eq
 8013414:	68ec      	ldreq	r4, [r5, #12]
 8013416:	e7da      	b.n	80133ce <_fflush_r+0x22>
 8013418:	080166cc 	.word	0x080166cc
 801341c:	080166ec 	.word	0x080166ec
 8013420:	080166ac 	.word	0x080166ac

08013424 <std>:
 8013424:	2300      	movs	r3, #0
 8013426:	b510      	push	{r4, lr}
 8013428:	4604      	mov	r4, r0
 801342a:	e9c0 3300 	strd	r3, r3, [r0]
 801342e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8013432:	6083      	str	r3, [r0, #8]
 8013434:	8181      	strh	r1, [r0, #12]
 8013436:	6643      	str	r3, [r0, #100]	; 0x64
 8013438:	81c2      	strh	r2, [r0, #14]
 801343a:	6183      	str	r3, [r0, #24]
 801343c:	4619      	mov	r1, r3
 801343e:	2208      	movs	r2, #8
 8013440:	305c      	adds	r0, #92	; 0x5c
 8013442:	f7fd fba1 	bl	8010b88 <memset>
 8013446:	4b05      	ldr	r3, [pc, #20]	; (801345c <std+0x38>)
 8013448:	6263      	str	r3, [r4, #36]	; 0x24
 801344a:	4b05      	ldr	r3, [pc, #20]	; (8013460 <std+0x3c>)
 801344c:	62a3      	str	r3, [r4, #40]	; 0x28
 801344e:	4b05      	ldr	r3, [pc, #20]	; (8013464 <std+0x40>)
 8013450:	62e3      	str	r3, [r4, #44]	; 0x2c
 8013452:	4b05      	ldr	r3, [pc, #20]	; (8013468 <std+0x44>)
 8013454:	6224      	str	r4, [r4, #32]
 8013456:	6323      	str	r3, [r4, #48]	; 0x30
 8013458:	bd10      	pop	{r4, pc}
 801345a:	bf00      	nop
 801345c:	08013771 	.word	0x08013771
 8013460:	08013793 	.word	0x08013793
 8013464:	080137cb 	.word	0x080137cb
 8013468:	080137ef 	.word	0x080137ef

0801346c <_cleanup_r>:
 801346c:	4901      	ldr	r1, [pc, #4]	; (8013474 <_cleanup_r+0x8>)
 801346e:	f000 b8af 	b.w	80135d0 <_fwalk_reent>
 8013472:	bf00      	nop
 8013474:	080133ad 	.word	0x080133ad

08013478 <__sfmoreglue>:
 8013478:	b570      	push	{r4, r5, r6, lr}
 801347a:	1e4a      	subs	r2, r1, #1
 801347c:	2568      	movs	r5, #104	; 0x68
 801347e:	4355      	muls	r5, r2
 8013480:	460e      	mov	r6, r1
 8013482:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8013486:	f7fd fbd7 	bl	8010c38 <_malloc_r>
 801348a:	4604      	mov	r4, r0
 801348c:	b140      	cbz	r0, 80134a0 <__sfmoreglue+0x28>
 801348e:	2100      	movs	r1, #0
 8013490:	e9c0 1600 	strd	r1, r6, [r0]
 8013494:	300c      	adds	r0, #12
 8013496:	60a0      	str	r0, [r4, #8]
 8013498:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801349c:	f7fd fb74 	bl	8010b88 <memset>
 80134a0:	4620      	mov	r0, r4
 80134a2:	bd70      	pop	{r4, r5, r6, pc}

080134a4 <__sfp_lock_acquire>:
 80134a4:	4801      	ldr	r0, [pc, #4]	; (80134ac <__sfp_lock_acquire+0x8>)
 80134a6:	f7ff bc78 	b.w	8012d9a <__retarget_lock_acquire_recursive>
 80134aa:	bf00      	nop
 80134ac:	200011ec 	.word	0x200011ec

080134b0 <__sfp_lock_release>:
 80134b0:	4801      	ldr	r0, [pc, #4]	; (80134b8 <__sfp_lock_release+0x8>)
 80134b2:	f7ff bc73 	b.w	8012d9c <__retarget_lock_release_recursive>
 80134b6:	bf00      	nop
 80134b8:	200011ec 	.word	0x200011ec

080134bc <__sinit_lock_acquire>:
 80134bc:	4801      	ldr	r0, [pc, #4]	; (80134c4 <__sinit_lock_acquire+0x8>)
 80134be:	f7ff bc6c 	b.w	8012d9a <__retarget_lock_acquire_recursive>
 80134c2:	bf00      	nop
 80134c4:	200011e7 	.word	0x200011e7

080134c8 <__sinit_lock_release>:
 80134c8:	4801      	ldr	r0, [pc, #4]	; (80134d0 <__sinit_lock_release+0x8>)
 80134ca:	f7ff bc67 	b.w	8012d9c <__retarget_lock_release_recursive>
 80134ce:	bf00      	nop
 80134d0:	200011e7 	.word	0x200011e7

080134d4 <__sinit>:
 80134d4:	b510      	push	{r4, lr}
 80134d6:	4604      	mov	r4, r0
 80134d8:	f7ff fff0 	bl	80134bc <__sinit_lock_acquire>
 80134dc:	69a3      	ldr	r3, [r4, #24]
 80134de:	b11b      	cbz	r3, 80134e8 <__sinit+0x14>
 80134e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80134e4:	f7ff bff0 	b.w	80134c8 <__sinit_lock_release>
 80134e8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80134ec:	6523      	str	r3, [r4, #80]	; 0x50
 80134ee:	4b13      	ldr	r3, [pc, #76]	; (801353c <__sinit+0x68>)
 80134f0:	4a13      	ldr	r2, [pc, #76]	; (8013540 <__sinit+0x6c>)
 80134f2:	681b      	ldr	r3, [r3, #0]
 80134f4:	62a2      	str	r2, [r4, #40]	; 0x28
 80134f6:	42a3      	cmp	r3, r4
 80134f8:	bf04      	itt	eq
 80134fa:	2301      	moveq	r3, #1
 80134fc:	61a3      	streq	r3, [r4, #24]
 80134fe:	4620      	mov	r0, r4
 8013500:	f000 f820 	bl	8013544 <__sfp>
 8013504:	6060      	str	r0, [r4, #4]
 8013506:	4620      	mov	r0, r4
 8013508:	f000 f81c 	bl	8013544 <__sfp>
 801350c:	60a0      	str	r0, [r4, #8]
 801350e:	4620      	mov	r0, r4
 8013510:	f000 f818 	bl	8013544 <__sfp>
 8013514:	2200      	movs	r2, #0
 8013516:	60e0      	str	r0, [r4, #12]
 8013518:	2104      	movs	r1, #4
 801351a:	6860      	ldr	r0, [r4, #4]
 801351c:	f7ff ff82 	bl	8013424 <std>
 8013520:	68a0      	ldr	r0, [r4, #8]
 8013522:	2201      	movs	r2, #1
 8013524:	2109      	movs	r1, #9
 8013526:	f7ff ff7d 	bl	8013424 <std>
 801352a:	68e0      	ldr	r0, [r4, #12]
 801352c:	2202      	movs	r2, #2
 801352e:	2112      	movs	r1, #18
 8013530:	f7ff ff78 	bl	8013424 <std>
 8013534:	2301      	movs	r3, #1
 8013536:	61a3      	str	r3, [r4, #24]
 8013538:	e7d2      	b.n	80134e0 <__sinit+0xc>
 801353a:	bf00      	nop
 801353c:	08016328 	.word	0x08016328
 8013540:	0801346d 	.word	0x0801346d

08013544 <__sfp>:
 8013544:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013546:	4607      	mov	r7, r0
 8013548:	f7ff ffac 	bl	80134a4 <__sfp_lock_acquire>
 801354c:	4b1e      	ldr	r3, [pc, #120]	; (80135c8 <__sfp+0x84>)
 801354e:	681e      	ldr	r6, [r3, #0]
 8013550:	69b3      	ldr	r3, [r6, #24]
 8013552:	b913      	cbnz	r3, 801355a <__sfp+0x16>
 8013554:	4630      	mov	r0, r6
 8013556:	f7ff ffbd 	bl	80134d4 <__sinit>
 801355a:	3648      	adds	r6, #72	; 0x48
 801355c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8013560:	3b01      	subs	r3, #1
 8013562:	d503      	bpl.n	801356c <__sfp+0x28>
 8013564:	6833      	ldr	r3, [r6, #0]
 8013566:	b30b      	cbz	r3, 80135ac <__sfp+0x68>
 8013568:	6836      	ldr	r6, [r6, #0]
 801356a:	e7f7      	b.n	801355c <__sfp+0x18>
 801356c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8013570:	b9d5      	cbnz	r5, 80135a8 <__sfp+0x64>
 8013572:	4b16      	ldr	r3, [pc, #88]	; (80135cc <__sfp+0x88>)
 8013574:	60e3      	str	r3, [r4, #12]
 8013576:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801357a:	6665      	str	r5, [r4, #100]	; 0x64
 801357c:	f7ff fc0c 	bl	8012d98 <__retarget_lock_init_recursive>
 8013580:	f7ff ff96 	bl	80134b0 <__sfp_lock_release>
 8013584:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8013588:	e9c4 5504 	strd	r5, r5, [r4, #16]
 801358c:	6025      	str	r5, [r4, #0]
 801358e:	61a5      	str	r5, [r4, #24]
 8013590:	2208      	movs	r2, #8
 8013592:	4629      	mov	r1, r5
 8013594:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8013598:	f7fd faf6 	bl	8010b88 <memset>
 801359c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80135a0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80135a4:	4620      	mov	r0, r4
 80135a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80135a8:	3468      	adds	r4, #104	; 0x68
 80135aa:	e7d9      	b.n	8013560 <__sfp+0x1c>
 80135ac:	2104      	movs	r1, #4
 80135ae:	4638      	mov	r0, r7
 80135b0:	f7ff ff62 	bl	8013478 <__sfmoreglue>
 80135b4:	4604      	mov	r4, r0
 80135b6:	6030      	str	r0, [r6, #0]
 80135b8:	2800      	cmp	r0, #0
 80135ba:	d1d5      	bne.n	8013568 <__sfp+0x24>
 80135bc:	f7ff ff78 	bl	80134b0 <__sfp_lock_release>
 80135c0:	230c      	movs	r3, #12
 80135c2:	603b      	str	r3, [r7, #0]
 80135c4:	e7ee      	b.n	80135a4 <__sfp+0x60>
 80135c6:	bf00      	nop
 80135c8:	08016328 	.word	0x08016328
 80135cc:	ffff0001 	.word	0xffff0001

080135d0 <_fwalk_reent>:
 80135d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80135d4:	4606      	mov	r6, r0
 80135d6:	4688      	mov	r8, r1
 80135d8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80135dc:	2700      	movs	r7, #0
 80135de:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80135e2:	f1b9 0901 	subs.w	r9, r9, #1
 80135e6:	d505      	bpl.n	80135f4 <_fwalk_reent+0x24>
 80135e8:	6824      	ldr	r4, [r4, #0]
 80135ea:	2c00      	cmp	r4, #0
 80135ec:	d1f7      	bne.n	80135de <_fwalk_reent+0xe>
 80135ee:	4638      	mov	r0, r7
 80135f0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80135f4:	89ab      	ldrh	r3, [r5, #12]
 80135f6:	2b01      	cmp	r3, #1
 80135f8:	d907      	bls.n	801360a <_fwalk_reent+0x3a>
 80135fa:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80135fe:	3301      	adds	r3, #1
 8013600:	d003      	beq.n	801360a <_fwalk_reent+0x3a>
 8013602:	4629      	mov	r1, r5
 8013604:	4630      	mov	r0, r6
 8013606:	47c0      	blx	r8
 8013608:	4307      	orrs	r7, r0
 801360a:	3568      	adds	r5, #104	; 0x68
 801360c:	e7e9      	b.n	80135e2 <_fwalk_reent+0x12>

0801360e <__swhatbuf_r>:
 801360e:	b570      	push	{r4, r5, r6, lr}
 8013610:	460e      	mov	r6, r1
 8013612:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013616:	2900      	cmp	r1, #0
 8013618:	b096      	sub	sp, #88	; 0x58
 801361a:	4614      	mov	r4, r2
 801361c:	461d      	mov	r5, r3
 801361e:	da07      	bge.n	8013630 <__swhatbuf_r+0x22>
 8013620:	2300      	movs	r3, #0
 8013622:	602b      	str	r3, [r5, #0]
 8013624:	89b3      	ldrh	r3, [r6, #12]
 8013626:	061a      	lsls	r2, r3, #24
 8013628:	d410      	bmi.n	801364c <__swhatbuf_r+0x3e>
 801362a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801362e:	e00e      	b.n	801364e <__swhatbuf_r+0x40>
 8013630:	466a      	mov	r2, sp
 8013632:	f000 f903 	bl	801383c <_fstat_r>
 8013636:	2800      	cmp	r0, #0
 8013638:	dbf2      	blt.n	8013620 <__swhatbuf_r+0x12>
 801363a:	9a01      	ldr	r2, [sp, #4]
 801363c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8013640:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8013644:	425a      	negs	r2, r3
 8013646:	415a      	adcs	r2, r3
 8013648:	602a      	str	r2, [r5, #0]
 801364a:	e7ee      	b.n	801362a <__swhatbuf_r+0x1c>
 801364c:	2340      	movs	r3, #64	; 0x40
 801364e:	2000      	movs	r0, #0
 8013650:	6023      	str	r3, [r4, #0]
 8013652:	b016      	add	sp, #88	; 0x58
 8013654:	bd70      	pop	{r4, r5, r6, pc}
	...

08013658 <__smakebuf_r>:
 8013658:	898b      	ldrh	r3, [r1, #12]
 801365a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801365c:	079d      	lsls	r5, r3, #30
 801365e:	4606      	mov	r6, r0
 8013660:	460c      	mov	r4, r1
 8013662:	d507      	bpl.n	8013674 <__smakebuf_r+0x1c>
 8013664:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8013668:	6023      	str	r3, [r4, #0]
 801366a:	6123      	str	r3, [r4, #16]
 801366c:	2301      	movs	r3, #1
 801366e:	6163      	str	r3, [r4, #20]
 8013670:	b002      	add	sp, #8
 8013672:	bd70      	pop	{r4, r5, r6, pc}
 8013674:	ab01      	add	r3, sp, #4
 8013676:	466a      	mov	r2, sp
 8013678:	f7ff ffc9 	bl	801360e <__swhatbuf_r>
 801367c:	9900      	ldr	r1, [sp, #0]
 801367e:	4605      	mov	r5, r0
 8013680:	4630      	mov	r0, r6
 8013682:	f7fd fad9 	bl	8010c38 <_malloc_r>
 8013686:	b948      	cbnz	r0, 801369c <__smakebuf_r+0x44>
 8013688:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801368c:	059a      	lsls	r2, r3, #22
 801368e:	d4ef      	bmi.n	8013670 <__smakebuf_r+0x18>
 8013690:	f023 0303 	bic.w	r3, r3, #3
 8013694:	f043 0302 	orr.w	r3, r3, #2
 8013698:	81a3      	strh	r3, [r4, #12]
 801369a:	e7e3      	b.n	8013664 <__smakebuf_r+0xc>
 801369c:	4b0d      	ldr	r3, [pc, #52]	; (80136d4 <__smakebuf_r+0x7c>)
 801369e:	62b3      	str	r3, [r6, #40]	; 0x28
 80136a0:	89a3      	ldrh	r3, [r4, #12]
 80136a2:	6020      	str	r0, [r4, #0]
 80136a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80136a8:	81a3      	strh	r3, [r4, #12]
 80136aa:	9b00      	ldr	r3, [sp, #0]
 80136ac:	6163      	str	r3, [r4, #20]
 80136ae:	9b01      	ldr	r3, [sp, #4]
 80136b0:	6120      	str	r0, [r4, #16]
 80136b2:	b15b      	cbz	r3, 80136cc <__smakebuf_r+0x74>
 80136b4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80136b8:	4630      	mov	r0, r6
 80136ba:	f000 f8d1 	bl	8013860 <_isatty_r>
 80136be:	b128      	cbz	r0, 80136cc <__smakebuf_r+0x74>
 80136c0:	89a3      	ldrh	r3, [r4, #12]
 80136c2:	f023 0303 	bic.w	r3, r3, #3
 80136c6:	f043 0301 	orr.w	r3, r3, #1
 80136ca:	81a3      	strh	r3, [r4, #12]
 80136cc:	89a0      	ldrh	r0, [r4, #12]
 80136ce:	4305      	orrs	r5, r0
 80136d0:	81a5      	strh	r5, [r4, #12]
 80136d2:	e7cd      	b.n	8013670 <__smakebuf_r+0x18>
 80136d4:	0801346d 	.word	0x0801346d

080136d8 <_malloc_usable_size_r>:
 80136d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80136dc:	1f18      	subs	r0, r3, #4
 80136de:	2b00      	cmp	r3, #0
 80136e0:	bfbc      	itt	lt
 80136e2:	580b      	ldrlt	r3, [r1, r0]
 80136e4:	18c0      	addlt	r0, r0, r3
 80136e6:	4770      	bx	lr

080136e8 <_raise_r>:
 80136e8:	291f      	cmp	r1, #31
 80136ea:	b538      	push	{r3, r4, r5, lr}
 80136ec:	4604      	mov	r4, r0
 80136ee:	460d      	mov	r5, r1
 80136f0:	d904      	bls.n	80136fc <_raise_r+0x14>
 80136f2:	2316      	movs	r3, #22
 80136f4:	6003      	str	r3, [r0, #0]
 80136f6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80136fa:	bd38      	pop	{r3, r4, r5, pc}
 80136fc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80136fe:	b112      	cbz	r2, 8013706 <_raise_r+0x1e>
 8013700:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8013704:	b94b      	cbnz	r3, 801371a <_raise_r+0x32>
 8013706:	4620      	mov	r0, r4
 8013708:	f000 f830 	bl	801376c <_getpid_r>
 801370c:	462a      	mov	r2, r5
 801370e:	4601      	mov	r1, r0
 8013710:	4620      	mov	r0, r4
 8013712:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013716:	f000 b817 	b.w	8013748 <_kill_r>
 801371a:	2b01      	cmp	r3, #1
 801371c:	d00a      	beq.n	8013734 <_raise_r+0x4c>
 801371e:	1c59      	adds	r1, r3, #1
 8013720:	d103      	bne.n	801372a <_raise_r+0x42>
 8013722:	2316      	movs	r3, #22
 8013724:	6003      	str	r3, [r0, #0]
 8013726:	2001      	movs	r0, #1
 8013728:	e7e7      	b.n	80136fa <_raise_r+0x12>
 801372a:	2400      	movs	r4, #0
 801372c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8013730:	4628      	mov	r0, r5
 8013732:	4798      	blx	r3
 8013734:	2000      	movs	r0, #0
 8013736:	e7e0      	b.n	80136fa <_raise_r+0x12>

08013738 <raise>:
 8013738:	4b02      	ldr	r3, [pc, #8]	; (8013744 <raise+0xc>)
 801373a:	4601      	mov	r1, r0
 801373c:	6818      	ldr	r0, [r3, #0]
 801373e:	f7ff bfd3 	b.w	80136e8 <_raise_r>
 8013742:	bf00      	nop
 8013744:	2000027c 	.word	0x2000027c

08013748 <_kill_r>:
 8013748:	b538      	push	{r3, r4, r5, lr}
 801374a:	4d07      	ldr	r5, [pc, #28]	; (8013768 <_kill_r+0x20>)
 801374c:	2300      	movs	r3, #0
 801374e:	4604      	mov	r4, r0
 8013750:	4608      	mov	r0, r1
 8013752:	4611      	mov	r1, r2
 8013754:	602b      	str	r3, [r5, #0]
 8013756:	f002 fb2b 	bl	8015db0 <_kill>
 801375a:	1c43      	adds	r3, r0, #1
 801375c:	d102      	bne.n	8013764 <_kill_r+0x1c>
 801375e:	682b      	ldr	r3, [r5, #0]
 8013760:	b103      	cbz	r3, 8013764 <_kill_r+0x1c>
 8013762:	6023      	str	r3, [r4, #0]
 8013764:	bd38      	pop	{r3, r4, r5, pc}
 8013766:	bf00      	nop
 8013768:	200011e0 	.word	0x200011e0

0801376c <_getpid_r>:
 801376c:	f002 bb10 	b.w	8015d90 <_getpid>

08013770 <__sread>:
 8013770:	b510      	push	{r4, lr}
 8013772:	460c      	mov	r4, r1
 8013774:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013778:	f000 f894 	bl	80138a4 <_read_r>
 801377c:	2800      	cmp	r0, #0
 801377e:	bfab      	itete	ge
 8013780:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8013782:	89a3      	ldrhlt	r3, [r4, #12]
 8013784:	181b      	addge	r3, r3, r0
 8013786:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801378a:	bfac      	ite	ge
 801378c:	6563      	strge	r3, [r4, #84]	; 0x54
 801378e:	81a3      	strhlt	r3, [r4, #12]
 8013790:	bd10      	pop	{r4, pc}

08013792 <__swrite>:
 8013792:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013796:	461f      	mov	r7, r3
 8013798:	898b      	ldrh	r3, [r1, #12]
 801379a:	05db      	lsls	r3, r3, #23
 801379c:	4605      	mov	r5, r0
 801379e:	460c      	mov	r4, r1
 80137a0:	4616      	mov	r6, r2
 80137a2:	d505      	bpl.n	80137b0 <__swrite+0x1e>
 80137a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80137a8:	2302      	movs	r3, #2
 80137aa:	2200      	movs	r2, #0
 80137ac:	f000 f868 	bl	8013880 <_lseek_r>
 80137b0:	89a3      	ldrh	r3, [r4, #12]
 80137b2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80137b6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80137ba:	81a3      	strh	r3, [r4, #12]
 80137bc:	4632      	mov	r2, r6
 80137be:	463b      	mov	r3, r7
 80137c0:	4628      	mov	r0, r5
 80137c2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80137c6:	f000 b817 	b.w	80137f8 <_write_r>

080137ca <__sseek>:
 80137ca:	b510      	push	{r4, lr}
 80137cc:	460c      	mov	r4, r1
 80137ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80137d2:	f000 f855 	bl	8013880 <_lseek_r>
 80137d6:	1c43      	adds	r3, r0, #1
 80137d8:	89a3      	ldrh	r3, [r4, #12]
 80137da:	bf15      	itete	ne
 80137dc:	6560      	strne	r0, [r4, #84]	; 0x54
 80137de:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80137e2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80137e6:	81a3      	strheq	r3, [r4, #12]
 80137e8:	bf18      	it	ne
 80137ea:	81a3      	strhne	r3, [r4, #12]
 80137ec:	bd10      	pop	{r4, pc}

080137ee <__sclose>:
 80137ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80137f2:	f000 b813 	b.w	801381c <_close_r>
	...

080137f8 <_write_r>:
 80137f8:	b538      	push	{r3, r4, r5, lr}
 80137fa:	4d07      	ldr	r5, [pc, #28]	; (8013818 <_write_r+0x20>)
 80137fc:	4604      	mov	r4, r0
 80137fe:	4608      	mov	r0, r1
 8013800:	4611      	mov	r1, r2
 8013802:	2200      	movs	r2, #0
 8013804:	602a      	str	r2, [r5, #0]
 8013806:	461a      	mov	r2, r3
 8013808:	f002 faf8 	bl	8015dfc <_write>
 801380c:	1c43      	adds	r3, r0, #1
 801380e:	d102      	bne.n	8013816 <_write_r+0x1e>
 8013810:	682b      	ldr	r3, [r5, #0]
 8013812:	b103      	cbz	r3, 8013816 <_write_r+0x1e>
 8013814:	6023      	str	r3, [r4, #0]
 8013816:	bd38      	pop	{r3, r4, r5, pc}
 8013818:	200011e0 	.word	0x200011e0

0801381c <_close_r>:
 801381c:	b538      	push	{r3, r4, r5, lr}
 801381e:	4d06      	ldr	r5, [pc, #24]	; (8013838 <_close_r+0x1c>)
 8013820:	2300      	movs	r3, #0
 8013822:	4604      	mov	r4, r0
 8013824:	4608      	mov	r0, r1
 8013826:	602b      	str	r3, [r5, #0]
 8013828:	f002 faa2 	bl	8015d70 <_close>
 801382c:	1c43      	adds	r3, r0, #1
 801382e:	d102      	bne.n	8013836 <_close_r+0x1a>
 8013830:	682b      	ldr	r3, [r5, #0]
 8013832:	b103      	cbz	r3, 8013836 <_close_r+0x1a>
 8013834:	6023      	str	r3, [r4, #0]
 8013836:	bd38      	pop	{r3, r4, r5, pc}
 8013838:	200011e0 	.word	0x200011e0

0801383c <_fstat_r>:
 801383c:	b538      	push	{r3, r4, r5, lr}
 801383e:	4d07      	ldr	r5, [pc, #28]	; (801385c <_fstat_r+0x20>)
 8013840:	2300      	movs	r3, #0
 8013842:	4604      	mov	r4, r0
 8013844:	4608      	mov	r0, r1
 8013846:	4611      	mov	r1, r2
 8013848:	602b      	str	r3, [r5, #0]
 801384a:	f002 fa99 	bl	8015d80 <_fstat>
 801384e:	1c43      	adds	r3, r0, #1
 8013850:	d102      	bne.n	8013858 <_fstat_r+0x1c>
 8013852:	682b      	ldr	r3, [r5, #0]
 8013854:	b103      	cbz	r3, 8013858 <_fstat_r+0x1c>
 8013856:	6023      	str	r3, [r4, #0]
 8013858:	bd38      	pop	{r3, r4, r5, pc}
 801385a:	bf00      	nop
 801385c:	200011e0 	.word	0x200011e0

08013860 <_isatty_r>:
 8013860:	b538      	push	{r3, r4, r5, lr}
 8013862:	4d06      	ldr	r5, [pc, #24]	; (801387c <_isatty_r+0x1c>)
 8013864:	2300      	movs	r3, #0
 8013866:	4604      	mov	r4, r0
 8013868:	4608      	mov	r0, r1
 801386a:	602b      	str	r3, [r5, #0]
 801386c:	f002 fa98 	bl	8015da0 <_isatty>
 8013870:	1c43      	adds	r3, r0, #1
 8013872:	d102      	bne.n	801387a <_isatty_r+0x1a>
 8013874:	682b      	ldr	r3, [r5, #0]
 8013876:	b103      	cbz	r3, 801387a <_isatty_r+0x1a>
 8013878:	6023      	str	r3, [r4, #0]
 801387a:	bd38      	pop	{r3, r4, r5, pc}
 801387c:	200011e0 	.word	0x200011e0

08013880 <_lseek_r>:
 8013880:	b538      	push	{r3, r4, r5, lr}
 8013882:	4d07      	ldr	r5, [pc, #28]	; (80138a0 <_lseek_r+0x20>)
 8013884:	4604      	mov	r4, r0
 8013886:	4608      	mov	r0, r1
 8013888:	4611      	mov	r1, r2
 801388a:	2200      	movs	r2, #0
 801388c:	602a      	str	r2, [r5, #0]
 801388e:	461a      	mov	r2, r3
 8013890:	f002 fa96 	bl	8015dc0 <_lseek>
 8013894:	1c43      	adds	r3, r0, #1
 8013896:	d102      	bne.n	801389e <_lseek_r+0x1e>
 8013898:	682b      	ldr	r3, [r5, #0]
 801389a:	b103      	cbz	r3, 801389e <_lseek_r+0x1e>
 801389c:	6023      	str	r3, [r4, #0]
 801389e:	bd38      	pop	{r3, r4, r5, pc}
 80138a0:	200011e0 	.word	0x200011e0

080138a4 <_read_r>:
 80138a4:	b538      	push	{r3, r4, r5, lr}
 80138a6:	4d07      	ldr	r5, [pc, #28]	; (80138c4 <_read_r+0x20>)
 80138a8:	4604      	mov	r4, r0
 80138aa:	4608      	mov	r0, r1
 80138ac:	4611      	mov	r1, r2
 80138ae:	2200      	movs	r2, #0
 80138b0:	602a      	str	r2, [r5, #0]
 80138b2:	461a      	mov	r2, r3
 80138b4:	f002 fa8c 	bl	8015dd0 <_read>
 80138b8:	1c43      	adds	r3, r0, #1
 80138ba:	d102      	bne.n	80138c2 <_read_r+0x1e>
 80138bc:	682b      	ldr	r3, [r5, #0]
 80138be:	b103      	cbz	r3, 80138c2 <_read_r+0x1e>
 80138c0:	6023      	str	r3, [r4, #0]
 80138c2:	bd38      	pop	{r3, r4, r5, pc}
 80138c4:	200011e0 	.word	0x200011e0

080138c8 <cos>:
 80138c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80138ca:	ec53 2b10 	vmov	r2, r3, d0
 80138ce:	4824      	ldr	r0, [pc, #144]	; (8013960 <cos+0x98>)
 80138d0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80138d4:	4281      	cmp	r1, r0
 80138d6:	dc06      	bgt.n	80138e6 <cos+0x1e>
 80138d8:	ed9f 1b1f 	vldr	d1, [pc, #124]	; 8013958 <cos+0x90>
 80138dc:	f001 fa2c 	bl	8014d38 <__kernel_cos>
 80138e0:	ec51 0b10 	vmov	r0, r1, d0
 80138e4:	e007      	b.n	80138f6 <cos+0x2e>
 80138e6:	481f      	ldr	r0, [pc, #124]	; (8013964 <cos+0x9c>)
 80138e8:	4281      	cmp	r1, r0
 80138ea:	dd09      	ble.n	8013900 <cos+0x38>
 80138ec:	ee10 0a10 	vmov	r0, s0
 80138f0:	4619      	mov	r1, r3
 80138f2:	f7ec fcd1 	bl	8000298 <__aeabi_dsub>
 80138f6:	ec41 0b10 	vmov	d0, r0, r1
 80138fa:	b005      	add	sp, #20
 80138fc:	f85d fb04 	ldr.w	pc, [sp], #4
 8013900:	4668      	mov	r0, sp
 8013902:	f000 ff59 	bl	80147b8 <__ieee754_rem_pio2>
 8013906:	f000 0003 	and.w	r0, r0, #3
 801390a:	2801      	cmp	r0, #1
 801390c:	d007      	beq.n	801391e <cos+0x56>
 801390e:	2802      	cmp	r0, #2
 8013910:	d012      	beq.n	8013938 <cos+0x70>
 8013912:	b9c0      	cbnz	r0, 8013946 <cos+0x7e>
 8013914:	ed9d 1b02 	vldr	d1, [sp, #8]
 8013918:	ed9d 0b00 	vldr	d0, [sp]
 801391c:	e7de      	b.n	80138dc <cos+0x14>
 801391e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8013922:	ed9d 0b00 	vldr	d0, [sp]
 8013926:	f001 fe0f 	bl	8015548 <__kernel_sin>
 801392a:	ec53 2b10 	vmov	r2, r3, d0
 801392e:	ee10 0a10 	vmov	r0, s0
 8013932:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8013936:	e7de      	b.n	80138f6 <cos+0x2e>
 8013938:	ed9d 1b02 	vldr	d1, [sp, #8]
 801393c:	ed9d 0b00 	vldr	d0, [sp]
 8013940:	f001 f9fa 	bl	8014d38 <__kernel_cos>
 8013944:	e7f1      	b.n	801392a <cos+0x62>
 8013946:	ed9d 1b02 	vldr	d1, [sp, #8]
 801394a:	ed9d 0b00 	vldr	d0, [sp]
 801394e:	2001      	movs	r0, #1
 8013950:	f001 fdfa 	bl	8015548 <__kernel_sin>
 8013954:	e7c4      	b.n	80138e0 <cos+0x18>
 8013956:	bf00      	nop
	...
 8013960:	3fe921fb 	.word	0x3fe921fb
 8013964:	7fefffff 	.word	0x7fefffff

08013968 <sin>:
 8013968:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801396a:	ec53 2b10 	vmov	r2, r3, d0
 801396e:	4826      	ldr	r0, [pc, #152]	; (8013a08 <sin+0xa0>)
 8013970:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8013974:	4281      	cmp	r1, r0
 8013976:	dc07      	bgt.n	8013988 <sin+0x20>
 8013978:	ed9f 1b21 	vldr	d1, [pc, #132]	; 8013a00 <sin+0x98>
 801397c:	2000      	movs	r0, #0
 801397e:	f001 fde3 	bl	8015548 <__kernel_sin>
 8013982:	ec51 0b10 	vmov	r0, r1, d0
 8013986:	e007      	b.n	8013998 <sin+0x30>
 8013988:	4820      	ldr	r0, [pc, #128]	; (8013a0c <sin+0xa4>)
 801398a:	4281      	cmp	r1, r0
 801398c:	dd09      	ble.n	80139a2 <sin+0x3a>
 801398e:	ee10 0a10 	vmov	r0, s0
 8013992:	4619      	mov	r1, r3
 8013994:	f7ec fc80 	bl	8000298 <__aeabi_dsub>
 8013998:	ec41 0b10 	vmov	d0, r0, r1
 801399c:	b005      	add	sp, #20
 801399e:	f85d fb04 	ldr.w	pc, [sp], #4
 80139a2:	4668      	mov	r0, sp
 80139a4:	f000 ff08 	bl	80147b8 <__ieee754_rem_pio2>
 80139a8:	f000 0003 	and.w	r0, r0, #3
 80139ac:	2801      	cmp	r0, #1
 80139ae:	d008      	beq.n	80139c2 <sin+0x5a>
 80139b0:	2802      	cmp	r0, #2
 80139b2:	d00d      	beq.n	80139d0 <sin+0x68>
 80139b4:	b9d0      	cbnz	r0, 80139ec <sin+0x84>
 80139b6:	ed9d 1b02 	vldr	d1, [sp, #8]
 80139ba:	ed9d 0b00 	vldr	d0, [sp]
 80139be:	2001      	movs	r0, #1
 80139c0:	e7dd      	b.n	801397e <sin+0x16>
 80139c2:	ed9d 1b02 	vldr	d1, [sp, #8]
 80139c6:	ed9d 0b00 	vldr	d0, [sp]
 80139ca:	f001 f9b5 	bl	8014d38 <__kernel_cos>
 80139ce:	e7d8      	b.n	8013982 <sin+0x1a>
 80139d0:	ed9d 1b02 	vldr	d1, [sp, #8]
 80139d4:	ed9d 0b00 	vldr	d0, [sp]
 80139d8:	2001      	movs	r0, #1
 80139da:	f001 fdb5 	bl	8015548 <__kernel_sin>
 80139de:	ec53 2b10 	vmov	r2, r3, d0
 80139e2:	ee10 0a10 	vmov	r0, s0
 80139e6:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80139ea:	e7d5      	b.n	8013998 <sin+0x30>
 80139ec:	ed9d 1b02 	vldr	d1, [sp, #8]
 80139f0:	ed9d 0b00 	vldr	d0, [sp]
 80139f4:	f001 f9a0 	bl	8014d38 <__kernel_cos>
 80139f8:	e7f1      	b.n	80139de <sin+0x76>
 80139fa:	bf00      	nop
 80139fc:	f3af 8000 	nop.w
	...
 8013a08:	3fe921fb 	.word	0x3fe921fb
 8013a0c:	7fefffff 	.word	0x7fefffff

08013a10 <atan2>:
 8013a10:	f000 b8e2 	b.w	8013bd8 <__ieee754_atan2>

08013a14 <pow>:
 8013a14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013a18:	ec59 8b10 	vmov	r8, r9, d0
 8013a1c:	ec57 6b11 	vmov	r6, r7, d1
 8013a20:	f000 f9a6 	bl	8013d70 <__ieee754_pow>
 8013a24:	4b4e      	ldr	r3, [pc, #312]	; (8013b60 <pow+0x14c>)
 8013a26:	f993 3000 	ldrsb.w	r3, [r3]
 8013a2a:	3301      	adds	r3, #1
 8013a2c:	ec55 4b10 	vmov	r4, r5, d0
 8013a30:	d015      	beq.n	8013a5e <pow+0x4a>
 8013a32:	4632      	mov	r2, r6
 8013a34:	463b      	mov	r3, r7
 8013a36:	4630      	mov	r0, r6
 8013a38:	4639      	mov	r1, r7
 8013a3a:	f7ed f87f 	bl	8000b3c <__aeabi_dcmpun>
 8013a3e:	b970      	cbnz	r0, 8013a5e <pow+0x4a>
 8013a40:	4642      	mov	r2, r8
 8013a42:	464b      	mov	r3, r9
 8013a44:	4640      	mov	r0, r8
 8013a46:	4649      	mov	r1, r9
 8013a48:	f7ed f878 	bl	8000b3c <__aeabi_dcmpun>
 8013a4c:	2200      	movs	r2, #0
 8013a4e:	2300      	movs	r3, #0
 8013a50:	b148      	cbz	r0, 8013a66 <pow+0x52>
 8013a52:	4630      	mov	r0, r6
 8013a54:	4639      	mov	r1, r7
 8013a56:	f7ed f83f 	bl	8000ad8 <__aeabi_dcmpeq>
 8013a5a:	2800      	cmp	r0, #0
 8013a5c:	d17d      	bne.n	8013b5a <pow+0x146>
 8013a5e:	ec45 4b10 	vmov	d0, r4, r5
 8013a62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013a66:	4640      	mov	r0, r8
 8013a68:	4649      	mov	r1, r9
 8013a6a:	f7ed f835 	bl	8000ad8 <__aeabi_dcmpeq>
 8013a6e:	b1e0      	cbz	r0, 8013aaa <pow+0x96>
 8013a70:	2200      	movs	r2, #0
 8013a72:	2300      	movs	r3, #0
 8013a74:	4630      	mov	r0, r6
 8013a76:	4639      	mov	r1, r7
 8013a78:	f7ed f82e 	bl	8000ad8 <__aeabi_dcmpeq>
 8013a7c:	2800      	cmp	r0, #0
 8013a7e:	d16c      	bne.n	8013b5a <pow+0x146>
 8013a80:	ec47 6b10 	vmov	d0, r6, r7
 8013a84:	f001 ffc9 	bl	8015a1a <finite>
 8013a88:	2800      	cmp	r0, #0
 8013a8a:	d0e8      	beq.n	8013a5e <pow+0x4a>
 8013a8c:	2200      	movs	r2, #0
 8013a8e:	2300      	movs	r3, #0
 8013a90:	4630      	mov	r0, r6
 8013a92:	4639      	mov	r1, r7
 8013a94:	f7ed f82a 	bl	8000aec <__aeabi_dcmplt>
 8013a98:	2800      	cmp	r0, #0
 8013a9a:	d0e0      	beq.n	8013a5e <pow+0x4a>
 8013a9c:	f002 f962 	bl	8015d64 <__errno>
 8013aa0:	2321      	movs	r3, #33	; 0x21
 8013aa2:	6003      	str	r3, [r0, #0]
 8013aa4:	2400      	movs	r4, #0
 8013aa6:	4d2f      	ldr	r5, [pc, #188]	; (8013b64 <pow+0x150>)
 8013aa8:	e7d9      	b.n	8013a5e <pow+0x4a>
 8013aaa:	ec45 4b10 	vmov	d0, r4, r5
 8013aae:	f001 ffb4 	bl	8015a1a <finite>
 8013ab2:	bbb8      	cbnz	r0, 8013b24 <pow+0x110>
 8013ab4:	ec49 8b10 	vmov	d0, r8, r9
 8013ab8:	f001 ffaf 	bl	8015a1a <finite>
 8013abc:	b390      	cbz	r0, 8013b24 <pow+0x110>
 8013abe:	ec47 6b10 	vmov	d0, r6, r7
 8013ac2:	f001 ffaa 	bl	8015a1a <finite>
 8013ac6:	b368      	cbz	r0, 8013b24 <pow+0x110>
 8013ac8:	4622      	mov	r2, r4
 8013aca:	462b      	mov	r3, r5
 8013acc:	4620      	mov	r0, r4
 8013ace:	4629      	mov	r1, r5
 8013ad0:	f7ed f834 	bl	8000b3c <__aeabi_dcmpun>
 8013ad4:	b160      	cbz	r0, 8013af0 <pow+0xdc>
 8013ad6:	f002 f945 	bl	8015d64 <__errno>
 8013ada:	2321      	movs	r3, #33	; 0x21
 8013adc:	6003      	str	r3, [r0, #0]
 8013ade:	2200      	movs	r2, #0
 8013ae0:	2300      	movs	r3, #0
 8013ae2:	4610      	mov	r0, r2
 8013ae4:	4619      	mov	r1, r3
 8013ae6:	f7ec feb9 	bl	800085c <__aeabi_ddiv>
 8013aea:	4604      	mov	r4, r0
 8013aec:	460d      	mov	r5, r1
 8013aee:	e7b6      	b.n	8013a5e <pow+0x4a>
 8013af0:	f002 f938 	bl	8015d64 <__errno>
 8013af4:	2322      	movs	r3, #34	; 0x22
 8013af6:	6003      	str	r3, [r0, #0]
 8013af8:	2200      	movs	r2, #0
 8013afa:	2300      	movs	r3, #0
 8013afc:	4640      	mov	r0, r8
 8013afe:	4649      	mov	r1, r9
 8013b00:	f7ec fff4 	bl	8000aec <__aeabi_dcmplt>
 8013b04:	2400      	movs	r4, #0
 8013b06:	b158      	cbz	r0, 8013b20 <pow+0x10c>
 8013b08:	ec47 6b10 	vmov	d0, r6, r7
 8013b0c:	f002 f818 	bl	8015b40 <rint>
 8013b10:	4632      	mov	r2, r6
 8013b12:	ec51 0b10 	vmov	r0, r1, d0
 8013b16:	463b      	mov	r3, r7
 8013b18:	f7ec ffde 	bl	8000ad8 <__aeabi_dcmpeq>
 8013b1c:	2800      	cmp	r0, #0
 8013b1e:	d0c2      	beq.n	8013aa6 <pow+0x92>
 8013b20:	4d11      	ldr	r5, [pc, #68]	; (8013b68 <pow+0x154>)
 8013b22:	e79c      	b.n	8013a5e <pow+0x4a>
 8013b24:	2200      	movs	r2, #0
 8013b26:	2300      	movs	r3, #0
 8013b28:	4620      	mov	r0, r4
 8013b2a:	4629      	mov	r1, r5
 8013b2c:	f7ec ffd4 	bl	8000ad8 <__aeabi_dcmpeq>
 8013b30:	2800      	cmp	r0, #0
 8013b32:	d094      	beq.n	8013a5e <pow+0x4a>
 8013b34:	ec49 8b10 	vmov	d0, r8, r9
 8013b38:	f001 ff6f 	bl	8015a1a <finite>
 8013b3c:	2800      	cmp	r0, #0
 8013b3e:	d08e      	beq.n	8013a5e <pow+0x4a>
 8013b40:	ec47 6b10 	vmov	d0, r6, r7
 8013b44:	f001 ff69 	bl	8015a1a <finite>
 8013b48:	2800      	cmp	r0, #0
 8013b4a:	d088      	beq.n	8013a5e <pow+0x4a>
 8013b4c:	f002 f90a 	bl	8015d64 <__errno>
 8013b50:	2322      	movs	r3, #34	; 0x22
 8013b52:	6003      	str	r3, [r0, #0]
 8013b54:	2400      	movs	r4, #0
 8013b56:	2500      	movs	r5, #0
 8013b58:	e781      	b.n	8013a5e <pow+0x4a>
 8013b5a:	4d04      	ldr	r5, [pc, #16]	; (8013b6c <pow+0x158>)
 8013b5c:	2400      	movs	r4, #0
 8013b5e:	e77e      	b.n	8013a5e <pow+0x4a>
 8013b60:	2000044c 	.word	0x2000044c
 8013b64:	fff00000 	.word	0xfff00000
 8013b68:	7ff00000 	.word	0x7ff00000
 8013b6c:	3ff00000 	.word	0x3ff00000

08013b70 <sqrt>:
 8013b70:	b538      	push	{r3, r4, r5, lr}
 8013b72:	ed2d 8b02 	vpush	{d8}
 8013b76:	ec55 4b10 	vmov	r4, r5, d0
 8013b7a:	f001 f827 	bl	8014bcc <__ieee754_sqrt>
 8013b7e:	4b15      	ldr	r3, [pc, #84]	; (8013bd4 <sqrt+0x64>)
 8013b80:	eeb0 8a40 	vmov.f32	s16, s0
 8013b84:	eef0 8a60 	vmov.f32	s17, s1
 8013b88:	f993 3000 	ldrsb.w	r3, [r3]
 8013b8c:	3301      	adds	r3, #1
 8013b8e:	d019      	beq.n	8013bc4 <sqrt+0x54>
 8013b90:	4622      	mov	r2, r4
 8013b92:	462b      	mov	r3, r5
 8013b94:	4620      	mov	r0, r4
 8013b96:	4629      	mov	r1, r5
 8013b98:	f7ec ffd0 	bl	8000b3c <__aeabi_dcmpun>
 8013b9c:	b990      	cbnz	r0, 8013bc4 <sqrt+0x54>
 8013b9e:	2200      	movs	r2, #0
 8013ba0:	2300      	movs	r3, #0
 8013ba2:	4620      	mov	r0, r4
 8013ba4:	4629      	mov	r1, r5
 8013ba6:	f7ec ffa1 	bl	8000aec <__aeabi_dcmplt>
 8013baa:	b158      	cbz	r0, 8013bc4 <sqrt+0x54>
 8013bac:	f002 f8da 	bl	8015d64 <__errno>
 8013bb0:	2321      	movs	r3, #33	; 0x21
 8013bb2:	6003      	str	r3, [r0, #0]
 8013bb4:	2200      	movs	r2, #0
 8013bb6:	2300      	movs	r3, #0
 8013bb8:	4610      	mov	r0, r2
 8013bba:	4619      	mov	r1, r3
 8013bbc:	f7ec fe4e 	bl	800085c <__aeabi_ddiv>
 8013bc0:	ec41 0b18 	vmov	d8, r0, r1
 8013bc4:	eeb0 0a48 	vmov.f32	s0, s16
 8013bc8:	eef0 0a68 	vmov.f32	s1, s17
 8013bcc:	ecbd 8b02 	vpop	{d8}
 8013bd0:	bd38      	pop	{r3, r4, r5, pc}
 8013bd2:	bf00      	nop
 8013bd4:	2000044c 	.word	0x2000044c

08013bd8 <__ieee754_atan2>:
 8013bd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013bdc:	ec57 6b11 	vmov	r6, r7, d1
 8013be0:	4273      	negs	r3, r6
 8013be2:	f8df e184 	ldr.w	lr, [pc, #388]	; 8013d68 <__ieee754_atan2+0x190>
 8013be6:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 8013bea:	4333      	orrs	r3, r6
 8013bec:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8013bf0:	4573      	cmp	r3, lr
 8013bf2:	ec51 0b10 	vmov	r0, r1, d0
 8013bf6:	ee11 8a10 	vmov	r8, s2
 8013bfa:	d80a      	bhi.n	8013c12 <__ieee754_atan2+0x3a>
 8013bfc:	4244      	negs	r4, r0
 8013bfe:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8013c02:	4304      	orrs	r4, r0
 8013c04:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 8013c08:	4574      	cmp	r4, lr
 8013c0a:	ee10 9a10 	vmov	r9, s0
 8013c0e:	468c      	mov	ip, r1
 8013c10:	d907      	bls.n	8013c22 <__ieee754_atan2+0x4a>
 8013c12:	4632      	mov	r2, r6
 8013c14:	463b      	mov	r3, r7
 8013c16:	f7ec fb41 	bl	800029c <__adddf3>
 8013c1a:	ec41 0b10 	vmov	d0, r0, r1
 8013c1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013c22:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 8013c26:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8013c2a:	4334      	orrs	r4, r6
 8013c2c:	d103      	bne.n	8013c36 <__ieee754_atan2+0x5e>
 8013c2e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013c32:	f001 bd49 	b.w	80156c8 <atan>
 8013c36:	17bc      	asrs	r4, r7, #30
 8013c38:	f004 0402 	and.w	r4, r4, #2
 8013c3c:	ea53 0909 	orrs.w	r9, r3, r9
 8013c40:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 8013c44:	d107      	bne.n	8013c56 <__ieee754_atan2+0x7e>
 8013c46:	2c02      	cmp	r4, #2
 8013c48:	d060      	beq.n	8013d0c <__ieee754_atan2+0x134>
 8013c4a:	2c03      	cmp	r4, #3
 8013c4c:	d1e5      	bne.n	8013c1a <__ieee754_atan2+0x42>
 8013c4e:	a142      	add	r1, pc, #264	; (adr r1, 8013d58 <__ieee754_atan2+0x180>)
 8013c50:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013c54:	e7e1      	b.n	8013c1a <__ieee754_atan2+0x42>
 8013c56:	ea52 0808 	orrs.w	r8, r2, r8
 8013c5a:	d106      	bne.n	8013c6a <__ieee754_atan2+0x92>
 8013c5c:	f1bc 0f00 	cmp.w	ip, #0
 8013c60:	da5f      	bge.n	8013d22 <__ieee754_atan2+0x14a>
 8013c62:	a13f      	add	r1, pc, #252	; (adr r1, 8013d60 <__ieee754_atan2+0x188>)
 8013c64:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013c68:	e7d7      	b.n	8013c1a <__ieee754_atan2+0x42>
 8013c6a:	4572      	cmp	r2, lr
 8013c6c:	d10f      	bne.n	8013c8e <__ieee754_atan2+0xb6>
 8013c6e:	4293      	cmp	r3, r2
 8013c70:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8013c74:	d107      	bne.n	8013c86 <__ieee754_atan2+0xae>
 8013c76:	2c02      	cmp	r4, #2
 8013c78:	d84c      	bhi.n	8013d14 <__ieee754_atan2+0x13c>
 8013c7a:	4b35      	ldr	r3, [pc, #212]	; (8013d50 <__ieee754_atan2+0x178>)
 8013c7c:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8013c80:	e9d4 0100 	ldrd	r0, r1, [r4]
 8013c84:	e7c9      	b.n	8013c1a <__ieee754_atan2+0x42>
 8013c86:	2c02      	cmp	r4, #2
 8013c88:	d848      	bhi.n	8013d1c <__ieee754_atan2+0x144>
 8013c8a:	4b32      	ldr	r3, [pc, #200]	; (8013d54 <__ieee754_atan2+0x17c>)
 8013c8c:	e7f6      	b.n	8013c7c <__ieee754_atan2+0xa4>
 8013c8e:	4573      	cmp	r3, lr
 8013c90:	d0e4      	beq.n	8013c5c <__ieee754_atan2+0x84>
 8013c92:	1a9b      	subs	r3, r3, r2
 8013c94:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 8013c98:	ea4f 5223 	mov.w	r2, r3, asr #20
 8013c9c:	da1e      	bge.n	8013cdc <__ieee754_atan2+0x104>
 8013c9e:	2f00      	cmp	r7, #0
 8013ca0:	da01      	bge.n	8013ca6 <__ieee754_atan2+0xce>
 8013ca2:	323c      	adds	r2, #60	; 0x3c
 8013ca4:	db1e      	blt.n	8013ce4 <__ieee754_atan2+0x10c>
 8013ca6:	4632      	mov	r2, r6
 8013ca8:	463b      	mov	r3, r7
 8013caa:	f7ec fdd7 	bl	800085c <__aeabi_ddiv>
 8013cae:	ec41 0b10 	vmov	d0, r0, r1
 8013cb2:	f001 fea9 	bl	8015a08 <fabs>
 8013cb6:	f001 fd07 	bl	80156c8 <atan>
 8013cba:	ec51 0b10 	vmov	r0, r1, d0
 8013cbe:	2c01      	cmp	r4, #1
 8013cc0:	d013      	beq.n	8013cea <__ieee754_atan2+0x112>
 8013cc2:	2c02      	cmp	r4, #2
 8013cc4:	d015      	beq.n	8013cf2 <__ieee754_atan2+0x11a>
 8013cc6:	2c00      	cmp	r4, #0
 8013cc8:	d0a7      	beq.n	8013c1a <__ieee754_atan2+0x42>
 8013cca:	a319      	add	r3, pc, #100	; (adr r3, 8013d30 <__ieee754_atan2+0x158>)
 8013ccc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013cd0:	f7ec fae2 	bl	8000298 <__aeabi_dsub>
 8013cd4:	a318      	add	r3, pc, #96	; (adr r3, 8013d38 <__ieee754_atan2+0x160>)
 8013cd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013cda:	e014      	b.n	8013d06 <__ieee754_atan2+0x12e>
 8013cdc:	a118      	add	r1, pc, #96	; (adr r1, 8013d40 <__ieee754_atan2+0x168>)
 8013cde:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013ce2:	e7ec      	b.n	8013cbe <__ieee754_atan2+0xe6>
 8013ce4:	2000      	movs	r0, #0
 8013ce6:	2100      	movs	r1, #0
 8013ce8:	e7e9      	b.n	8013cbe <__ieee754_atan2+0xe6>
 8013cea:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8013cee:	4619      	mov	r1, r3
 8013cf0:	e793      	b.n	8013c1a <__ieee754_atan2+0x42>
 8013cf2:	a30f      	add	r3, pc, #60	; (adr r3, 8013d30 <__ieee754_atan2+0x158>)
 8013cf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013cf8:	f7ec face 	bl	8000298 <__aeabi_dsub>
 8013cfc:	4602      	mov	r2, r0
 8013cfe:	460b      	mov	r3, r1
 8013d00:	a10d      	add	r1, pc, #52	; (adr r1, 8013d38 <__ieee754_atan2+0x160>)
 8013d02:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013d06:	f7ec fac7 	bl	8000298 <__aeabi_dsub>
 8013d0a:	e786      	b.n	8013c1a <__ieee754_atan2+0x42>
 8013d0c:	a10a      	add	r1, pc, #40	; (adr r1, 8013d38 <__ieee754_atan2+0x160>)
 8013d0e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013d12:	e782      	b.n	8013c1a <__ieee754_atan2+0x42>
 8013d14:	a10c      	add	r1, pc, #48	; (adr r1, 8013d48 <__ieee754_atan2+0x170>)
 8013d16:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013d1a:	e77e      	b.n	8013c1a <__ieee754_atan2+0x42>
 8013d1c:	2000      	movs	r0, #0
 8013d1e:	2100      	movs	r1, #0
 8013d20:	e77b      	b.n	8013c1a <__ieee754_atan2+0x42>
 8013d22:	a107      	add	r1, pc, #28	; (adr r1, 8013d40 <__ieee754_atan2+0x168>)
 8013d24:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013d28:	e777      	b.n	8013c1a <__ieee754_atan2+0x42>
 8013d2a:	bf00      	nop
 8013d2c:	f3af 8000 	nop.w
 8013d30:	33145c07 	.word	0x33145c07
 8013d34:	3ca1a626 	.word	0x3ca1a626
 8013d38:	54442d18 	.word	0x54442d18
 8013d3c:	400921fb 	.word	0x400921fb
 8013d40:	54442d18 	.word	0x54442d18
 8013d44:	3ff921fb 	.word	0x3ff921fb
 8013d48:	54442d18 	.word	0x54442d18
 8013d4c:	3fe921fb 	.word	0x3fe921fb
 8013d50:	08016710 	.word	0x08016710
 8013d54:	08016728 	.word	0x08016728
 8013d58:	54442d18 	.word	0x54442d18
 8013d5c:	c00921fb 	.word	0xc00921fb
 8013d60:	54442d18 	.word	0x54442d18
 8013d64:	bff921fb 	.word	0xbff921fb
 8013d68:	7ff00000 	.word	0x7ff00000
 8013d6c:	00000000 	.word	0x00000000

08013d70 <__ieee754_pow>:
 8013d70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013d74:	ed2d 8b06 	vpush	{d8-d10}
 8013d78:	b08d      	sub	sp, #52	; 0x34
 8013d7a:	ed8d 1b02 	vstr	d1, [sp, #8]
 8013d7e:	e9dd 0702 	ldrd	r0, r7, [sp, #8]
 8013d82:	f027 4600 	bic.w	r6, r7, #2147483648	; 0x80000000
 8013d86:	ea56 0100 	orrs.w	r1, r6, r0
 8013d8a:	ec53 2b10 	vmov	r2, r3, d0
 8013d8e:	f000 84d1 	beq.w	8014734 <__ieee754_pow+0x9c4>
 8013d92:	497f      	ldr	r1, [pc, #508]	; (8013f90 <__ieee754_pow+0x220>)
 8013d94:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 8013d98:	428c      	cmp	r4, r1
 8013d9a:	ee10 8a10 	vmov	r8, s0
 8013d9e:	4699      	mov	r9, r3
 8013da0:	dc09      	bgt.n	8013db6 <__ieee754_pow+0x46>
 8013da2:	d103      	bne.n	8013dac <__ieee754_pow+0x3c>
 8013da4:	b97a      	cbnz	r2, 8013dc6 <__ieee754_pow+0x56>
 8013da6:	42a6      	cmp	r6, r4
 8013da8:	dd02      	ble.n	8013db0 <__ieee754_pow+0x40>
 8013daa:	e00c      	b.n	8013dc6 <__ieee754_pow+0x56>
 8013dac:	428e      	cmp	r6, r1
 8013dae:	dc02      	bgt.n	8013db6 <__ieee754_pow+0x46>
 8013db0:	428e      	cmp	r6, r1
 8013db2:	d110      	bne.n	8013dd6 <__ieee754_pow+0x66>
 8013db4:	b178      	cbz	r0, 8013dd6 <__ieee754_pow+0x66>
 8013db6:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8013dba:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8013dbe:	ea54 0308 	orrs.w	r3, r4, r8
 8013dc2:	f000 84b7 	beq.w	8014734 <__ieee754_pow+0x9c4>
 8013dc6:	4873      	ldr	r0, [pc, #460]	; (8013f94 <__ieee754_pow+0x224>)
 8013dc8:	b00d      	add	sp, #52	; 0x34
 8013dca:	ecbd 8b06 	vpop	{d8-d10}
 8013dce:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013dd2:	f001 bead 	b.w	8015b30 <nan>
 8013dd6:	f1b9 0f00 	cmp.w	r9, #0
 8013dda:	da36      	bge.n	8013e4a <__ieee754_pow+0xda>
 8013ddc:	496e      	ldr	r1, [pc, #440]	; (8013f98 <__ieee754_pow+0x228>)
 8013dde:	428e      	cmp	r6, r1
 8013de0:	dc51      	bgt.n	8013e86 <__ieee754_pow+0x116>
 8013de2:	f1a1 7154 	sub.w	r1, r1, #55574528	; 0x3500000
 8013de6:	428e      	cmp	r6, r1
 8013de8:	f340 84af 	ble.w	801474a <__ieee754_pow+0x9da>
 8013dec:	1531      	asrs	r1, r6, #20
 8013dee:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8013df2:	2914      	cmp	r1, #20
 8013df4:	dd0f      	ble.n	8013e16 <__ieee754_pow+0xa6>
 8013df6:	f1c1 0134 	rsb	r1, r1, #52	; 0x34
 8013dfa:	fa20 fc01 	lsr.w	ip, r0, r1
 8013dfe:	fa0c f101 	lsl.w	r1, ip, r1
 8013e02:	4281      	cmp	r1, r0
 8013e04:	f040 84a1 	bne.w	801474a <__ieee754_pow+0x9da>
 8013e08:	f00c 0c01 	and.w	ip, ip, #1
 8013e0c:	f1cc 0102 	rsb	r1, ip, #2
 8013e10:	9100      	str	r1, [sp, #0]
 8013e12:	b180      	cbz	r0, 8013e36 <__ieee754_pow+0xc6>
 8013e14:	e059      	b.n	8013eca <__ieee754_pow+0x15a>
 8013e16:	2800      	cmp	r0, #0
 8013e18:	d155      	bne.n	8013ec6 <__ieee754_pow+0x156>
 8013e1a:	f1c1 0114 	rsb	r1, r1, #20
 8013e1e:	fa46 fc01 	asr.w	ip, r6, r1
 8013e22:	fa0c f101 	lsl.w	r1, ip, r1
 8013e26:	42b1      	cmp	r1, r6
 8013e28:	f040 848c 	bne.w	8014744 <__ieee754_pow+0x9d4>
 8013e2c:	f00c 0c01 	and.w	ip, ip, #1
 8013e30:	f1cc 0102 	rsb	r1, ip, #2
 8013e34:	9100      	str	r1, [sp, #0]
 8013e36:	4959      	ldr	r1, [pc, #356]	; (8013f9c <__ieee754_pow+0x22c>)
 8013e38:	428e      	cmp	r6, r1
 8013e3a:	d12d      	bne.n	8013e98 <__ieee754_pow+0x128>
 8013e3c:	2f00      	cmp	r7, #0
 8013e3e:	da79      	bge.n	8013f34 <__ieee754_pow+0x1c4>
 8013e40:	4956      	ldr	r1, [pc, #344]	; (8013f9c <__ieee754_pow+0x22c>)
 8013e42:	2000      	movs	r0, #0
 8013e44:	f7ec fd0a 	bl	800085c <__aeabi_ddiv>
 8013e48:	e016      	b.n	8013e78 <__ieee754_pow+0x108>
 8013e4a:	2100      	movs	r1, #0
 8013e4c:	9100      	str	r1, [sp, #0]
 8013e4e:	2800      	cmp	r0, #0
 8013e50:	d13b      	bne.n	8013eca <__ieee754_pow+0x15a>
 8013e52:	494f      	ldr	r1, [pc, #316]	; (8013f90 <__ieee754_pow+0x220>)
 8013e54:	428e      	cmp	r6, r1
 8013e56:	d1ee      	bne.n	8013e36 <__ieee754_pow+0xc6>
 8013e58:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8013e5c:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8013e60:	ea53 0308 	orrs.w	r3, r3, r8
 8013e64:	f000 8466 	beq.w	8014734 <__ieee754_pow+0x9c4>
 8013e68:	4b4d      	ldr	r3, [pc, #308]	; (8013fa0 <__ieee754_pow+0x230>)
 8013e6a:	429c      	cmp	r4, r3
 8013e6c:	dd0d      	ble.n	8013e8a <__ieee754_pow+0x11a>
 8013e6e:	2f00      	cmp	r7, #0
 8013e70:	f280 8464 	bge.w	801473c <__ieee754_pow+0x9cc>
 8013e74:	2000      	movs	r0, #0
 8013e76:	2100      	movs	r1, #0
 8013e78:	ec41 0b10 	vmov	d0, r0, r1
 8013e7c:	b00d      	add	sp, #52	; 0x34
 8013e7e:	ecbd 8b06 	vpop	{d8-d10}
 8013e82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013e86:	2102      	movs	r1, #2
 8013e88:	e7e0      	b.n	8013e4c <__ieee754_pow+0xdc>
 8013e8a:	2f00      	cmp	r7, #0
 8013e8c:	daf2      	bge.n	8013e74 <__ieee754_pow+0x104>
 8013e8e:	e9dd 0302 	ldrd	r0, r3, [sp, #8]
 8013e92:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8013e96:	e7ef      	b.n	8013e78 <__ieee754_pow+0x108>
 8013e98:	f1b7 4f80 	cmp.w	r7, #1073741824	; 0x40000000
 8013e9c:	d104      	bne.n	8013ea8 <__ieee754_pow+0x138>
 8013e9e:	4610      	mov	r0, r2
 8013ea0:	4619      	mov	r1, r3
 8013ea2:	f7ec fbb1 	bl	8000608 <__aeabi_dmul>
 8013ea6:	e7e7      	b.n	8013e78 <__ieee754_pow+0x108>
 8013ea8:	493e      	ldr	r1, [pc, #248]	; (8013fa4 <__ieee754_pow+0x234>)
 8013eaa:	428f      	cmp	r7, r1
 8013eac:	d10d      	bne.n	8013eca <__ieee754_pow+0x15a>
 8013eae:	f1b9 0f00 	cmp.w	r9, #0
 8013eb2:	db0a      	blt.n	8013eca <__ieee754_pow+0x15a>
 8013eb4:	ec43 2b10 	vmov	d0, r2, r3
 8013eb8:	b00d      	add	sp, #52	; 0x34
 8013eba:	ecbd 8b06 	vpop	{d8-d10}
 8013ebe:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013ec2:	f000 be83 	b.w	8014bcc <__ieee754_sqrt>
 8013ec6:	2100      	movs	r1, #0
 8013ec8:	9100      	str	r1, [sp, #0]
 8013eca:	ec43 2b10 	vmov	d0, r2, r3
 8013ece:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8013ed2:	f001 fd99 	bl	8015a08 <fabs>
 8013ed6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013eda:	ec51 0b10 	vmov	r0, r1, d0
 8013ede:	f1b8 0f00 	cmp.w	r8, #0
 8013ee2:	d12a      	bne.n	8013f3a <__ieee754_pow+0x1ca>
 8013ee4:	b12c      	cbz	r4, 8013ef2 <__ieee754_pow+0x182>
 8013ee6:	f8df c0b4 	ldr.w	ip, [pc, #180]	; 8013f9c <__ieee754_pow+0x22c>
 8013eea:	f029 4e40 	bic.w	lr, r9, #3221225472	; 0xc0000000
 8013eee:	45e6      	cmp	lr, ip
 8013ef0:	d123      	bne.n	8013f3a <__ieee754_pow+0x1ca>
 8013ef2:	2f00      	cmp	r7, #0
 8013ef4:	da05      	bge.n	8013f02 <__ieee754_pow+0x192>
 8013ef6:	4602      	mov	r2, r0
 8013ef8:	460b      	mov	r3, r1
 8013efa:	2000      	movs	r0, #0
 8013efc:	4927      	ldr	r1, [pc, #156]	; (8013f9c <__ieee754_pow+0x22c>)
 8013efe:	f7ec fcad 	bl	800085c <__aeabi_ddiv>
 8013f02:	f1b9 0f00 	cmp.w	r9, #0
 8013f06:	dab7      	bge.n	8013e78 <__ieee754_pow+0x108>
 8013f08:	9b00      	ldr	r3, [sp, #0]
 8013f0a:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8013f0e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8013f12:	4323      	orrs	r3, r4
 8013f14:	d108      	bne.n	8013f28 <__ieee754_pow+0x1b8>
 8013f16:	4602      	mov	r2, r0
 8013f18:	460b      	mov	r3, r1
 8013f1a:	4610      	mov	r0, r2
 8013f1c:	4619      	mov	r1, r3
 8013f1e:	f7ec f9bb 	bl	8000298 <__aeabi_dsub>
 8013f22:	4602      	mov	r2, r0
 8013f24:	460b      	mov	r3, r1
 8013f26:	e78d      	b.n	8013e44 <__ieee754_pow+0xd4>
 8013f28:	9b00      	ldr	r3, [sp, #0]
 8013f2a:	2b01      	cmp	r3, #1
 8013f2c:	d1a4      	bne.n	8013e78 <__ieee754_pow+0x108>
 8013f2e:	4602      	mov	r2, r0
 8013f30:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8013f34:	4610      	mov	r0, r2
 8013f36:	4619      	mov	r1, r3
 8013f38:	e79e      	b.n	8013e78 <__ieee754_pow+0x108>
 8013f3a:	ea4f 7cd9 	mov.w	ip, r9, lsr #31
 8013f3e:	f10c 35ff 	add.w	r5, ip, #4294967295	; 0xffffffff
 8013f42:	950a      	str	r5, [sp, #40]	; 0x28
 8013f44:	9d00      	ldr	r5, [sp, #0]
 8013f46:	46ac      	mov	ip, r5
 8013f48:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8013f4a:	ea5c 0505 	orrs.w	r5, ip, r5
 8013f4e:	d0e4      	beq.n	8013f1a <__ieee754_pow+0x1aa>
 8013f50:	4b15      	ldr	r3, [pc, #84]	; (8013fa8 <__ieee754_pow+0x238>)
 8013f52:	429e      	cmp	r6, r3
 8013f54:	f340 80fc 	ble.w	8014150 <__ieee754_pow+0x3e0>
 8013f58:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8013f5c:	429e      	cmp	r6, r3
 8013f5e:	4b10      	ldr	r3, [pc, #64]	; (8013fa0 <__ieee754_pow+0x230>)
 8013f60:	dd07      	ble.n	8013f72 <__ieee754_pow+0x202>
 8013f62:	429c      	cmp	r4, r3
 8013f64:	dc0a      	bgt.n	8013f7c <__ieee754_pow+0x20c>
 8013f66:	2f00      	cmp	r7, #0
 8013f68:	da84      	bge.n	8013e74 <__ieee754_pow+0x104>
 8013f6a:	a307      	add	r3, pc, #28	; (adr r3, 8013f88 <__ieee754_pow+0x218>)
 8013f6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013f70:	e795      	b.n	8013e9e <__ieee754_pow+0x12e>
 8013f72:	429c      	cmp	r4, r3
 8013f74:	dbf7      	blt.n	8013f66 <__ieee754_pow+0x1f6>
 8013f76:	4b09      	ldr	r3, [pc, #36]	; (8013f9c <__ieee754_pow+0x22c>)
 8013f78:	429c      	cmp	r4, r3
 8013f7a:	dd17      	ble.n	8013fac <__ieee754_pow+0x23c>
 8013f7c:	2f00      	cmp	r7, #0
 8013f7e:	dcf4      	bgt.n	8013f6a <__ieee754_pow+0x1fa>
 8013f80:	e778      	b.n	8013e74 <__ieee754_pow+0x104>
 8013f82:	bf00      	nop
 8013f84:	f3af 8000 	nop.w
 8013f88:	8800759c 	.word	0x8800759c
 8013f8c:	7e37e43c 	.word	0x7e37e43c
 8013f90:	7ff00000 	.word	0x7ff00000
 8013f94:	080165a0 	.word	0x080165a0
 8013f98:	433fffff 	.word	0x433fffff
 8013f9c:	3ff00000 	.word	0x3ff00000
 8013fa0:	3fefffff 	.word	0x3fefffff
 8013fa4:	3fe00000 	.word	0x3fe00000
 8013fa8:	41e00000 	.word	0x41e00000
 8013fac:	4b64      	ldr	r3, [pc, #400]	; (8014140 <__ieee754_pow+0x3d0>)
 8013fae:	2200      	movs	r2, #0
 8013fb0:	f7ec f972 	bl	8000298 <__aeabi_dsub>
 8013fb4:	a356      	add	r3, pc, #344	; (adr r3, 8014110 <__ieee754_pow+0x3a0>)
 8013fb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013fba:	4604      	mov	r4, r0
 8013fbc:	460d      	mov	r5, r1
 8013fbe:	f7ec fb23 	bl	8000608 <__aeabi_dmul>
 8013fc2:	a355      	add	r3, pc, #340	; (adr r3, 8014118 <__ieee754_pow+0x3a8>)
 8013fc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013fc8:	4606      	mov	r6, r0
 8013fca:	460f      	mov	r7, r1
 8013fcc:	4620      	mov	r0, r4
 8013fce:	4629      	mov	r1, r5
 8013fd0:	f7ec fb1a 	bl	8000608 <__aeabi_dmul>
 8013fd4:	4b5b      	ldr	r3, [pc, #364]	; (8014144 <__ieee754_pow+0x3d4>)
 8013fd6:	4682      	mov	sl, r0
 8013fd8:	468b      	mov	fp, r1
 8013fda:	2200      	movs	r2, #0
 8013fdc:	4620      	mov	r0, r4
 8013fde:	4629      	mov	r1, r5
 8013fe0:	f7ec fb12 	bl	8000608 <__aeabi_dmul>
 8013fe4:	4602      	mov	r2, r0
 8013fe6:	460b      	mov	r3, r1
 8013fe8:	a14d      	add	r1, pc, #308	; (adr r1, 8014120 <__ieee754_pow+0x3b0>)
 8013fea:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013fee:	f7ec f953 	bl	8000298 <__aeabi_dsub>
 8013ff2:	4622      	mov	r2, r4
 8013ff4:	462b      	mov	r3, r5
 8013ff6:	f7ec fb07 	bl	8000608 <__aeabi_dmul>
 8013ffa:	4602      	mov	r2, r0
 8013ffc:	460b      	mov	r3, r1
 8013ffe:	2000      	movs	r0, #0
 8014000:	4951      	ldr	r1, [pc, #324]	; (8014148 <__ieee754_pow+0x3d8>)
 8014002:	f7ec f949 	bl	8000298 <__aeabi_dsub>
 8014006:	4622      	mov	r2, r4
 8014008:	4680      	mov	r8, r0
 801400a:	4689      	mov	r9, r1
 801400c:	462b      	mov	r3, r5
 801400e:	4620      	mov	r0, r4
 8014010:	4629      	mov	r1, r5
 8014012:	f7ec faf9 	bl	8000608 <__aeabi_dmul>
 8014016:	4602      	mov	r2, r0
 8014018:	460b      	mov	r3, r1
 801401a:	4640      	mov	r0, r8
 801401c:	4649      	mov	r1, r9
 801401e:	f7ec faf3 	bl	8000608 <__aeabi_dmul>
 8014022:	a341      	add	r3, pc, #260	; (adr r3, 8014128 <__ieee754_pow+0x3b8>)
 8014024:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014028:	f7ec faee 	bl	8000608 <__aeabi_dmul>
 801402c:	4602      	mov	r2, r0
 801402e:	460b      	mov	r3, r1
 8014030:	4650      	mov	r0, sl
 8014032:	4659      	mov	r1, fp
 8014034:	f7ec f930 	bl	8000298 <__aeabi_dsub>
 8014038:	4602      	mov	r2, r0
 801403a:	460b      	mov	r3, r1
 801403c:	4680      	mov	r8, r0
 801403e:	4689      	mov	r9, r1
 8014040:	4630      	mov	r0, r6
 8014042:	4639      	mov	r1, r7
 8014044:	f7ec f92a 	bl	800029c <__adddf3>
 8014048:	2400      	movs	r4, #0
 801404a:	4632      	mov	r2, r6
 801404c:	463b      	mov	r3, r7
 801404e:	4620      	mov	r0, r4
 8014050:	460d      	mov	r5, r1
 8014052:	f7ec f921 	bl	8000298 <__aeabi_dsub>
 8014056:	4602      	mov	r2, r0
 8014058:	460b      	mov	r3, r1
 801405a:	4640      	mov	r0, r8
 801405c:	4649      	mov	r1, r9
 801405e:	f7ec f91b 	bl	8000298 <__aeabi_dsub>
 8014062:	9b00      	ldr	r3, [sp, #0]
 8014064:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8014066:	3b01      	subs	r3, #1
 8014068:	4313      	orrs	r3, r2
 801406a:	4682      	mov	sl, r0
 801406c:	468b      	mov	fp, r1
 801406e:	f040 81f1 	bne.w	8014454 <__ieee754_pow+0x6e4>
 8014072:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 8014130 <__ieee754_pow+0x3c0>
 8014076:	eeb0 8a47 	vmov.f32	s16, s14
 801407a:	eef0 8a67 	vmov.f32	s17, s15
 801407e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8014082:	2600      	movs	r6, #0
 8014084:	4632      	mov	r2, r6
 8014086:	463b      	mov	r3, r7
 8014088:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801408c:	f7ec f904 	bl	8000298 <__aeabi_dsub>
 8014090:	4622      	mov	r2, r4
 8014092:	462b      	mov	r3, r5
 8014094:	f7ec fab8 	bl	8000608 <__aeabi_dmul>
 8014098:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801409c:	4680      	mov	r8, r0
 801409e:	4689      	mov	r9, r1
 80140a0:	4650      	mov	r0, sl
 80140a2:	4659      	mov	r1, fp
 80140a4:	f7ec fab0 	bl	8000608 <__aeabi_dmul>
 80140a8:	4602      	mov	r2, r0
 80140aa:	460b      	mov	r3, r1
 80140ac:	4640      	mov	r0, r8
 80140ae:	4649      	mov	r1, r9
 80140b0:	f7ec f8f4 	bl	800029c <__adddf3>
 80140b4:	4632      	mov	r2, r6
 80140b6:	463b      	mov	r3, r7
 80140b8:	4680      	mov	r8, r0
 80140ba:	4689      	mov	r9, r1
 80140bc:	4620      	mov	r0, r4
 80140be:	4629      	mov	r1, r5
 80140c0:	f7ec faa2 	bl	8000608 <__aeabi_dmul>
 80140c4:	460b      	mov	r3, r1
 80140c6:	4604      	mov	r4, r0
 80140c8:	460d      	mov	r5, r1
 80140ca:	4602      	mov	r2, r0
 80140cc:	4649      	mov	r1, r9
 80140ce:	4640      	mov	r0, r8
 80140d0:	f7ec f8e4 	bl	800029c <__adddf3>
 80140d4:	4b1d      	ldr	r3, [pc, #116]	; (801414c <__ieee754_pow+0x3dc>)
 80140d6:	4299      	cmp	r1, r3
 80140d8:	ec45 4b19 	vmov	d9, r4, r5
 80140dc:	4606      	mov	r6, r0
 80140de:	460f      	mov	r7, r1
 80140e0:	468b      	mov	fp, r1
 80140e2:	f340 82fe 	ble.w	80146e2 <__ieee754_pow+0x972>
 80140e6:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 80140ea:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 80140ee:	4303      	orrs	r3, r0
 80140f0:	f000 81f0 	beq.w	80144d4 <__ieee754_pow+0x764>
 80140f4:	a310      	add	r3, pc, #64	; (adr r3, 8014138 <__ieee754_pow+0x3c8>)
 80140f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80140fa:	ec51 0b18 	vmov	r0, r1, d8
 80140fe:	f7ec fa83 	bl	8000608 <__aeabi_dmul>
 8014102:	a30d      	add	r3, pc, #52	; (adr r3, 8014138 <__ieee754_pow+0x3c8>)
 8014104:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014108:	e6cb      	b.n	8013ea2 <__ieee754_pow+0x132>
 801410a:	bf00      	nop
 801410c:	f3af 8000 	nop.w
 8014110:	60000000 	.word	0x60000000
 8014114:	3ff71547 	.word	0x3ff71547
 8014118:	f85ddf44 	.word	0xf85ddf44
 801411c:	3e54ae0b 	.word	0x3e54ae0b
 8014120:	55555555 	.word	0x55555555
 8014124:	3fd55555 	.word	0x3fd55555
 8014128:	652b82fe 	.word	0x652b82fe
 801412c:	3ff71547 	.word	0x3ff71547
 8014130:	00000000 	.word	0x00000000
 8014134:	bff00000 	.word	0xbff00000
 8014138:	8800759c 	.word	0x8800759c
 801413c:	7e37e43c 	.word	0x7e37e43c
 8014140:	3ff00000 	.word	0x3ff00000
 8014144:	3fd00000 	.word	0x3fd00000
 8014148:	3fe00000 	.word	0x3fe00000
 801414c:	408fffff 	.word	0x408fffff
 8014150:	4bd7      	ldr	r3, [pc, #860]	; (80144b0 <__ieee754_pow+0x740>)
 8014152:	ea03 0309 	and.w	r3, r3, r9
 8014156:	2200      	movs	r2, #0
 8014158:	b92b      	cbnz	r3, 8014166 <__ieee754_pow+0x3f6>
 801415a:	4bd6      	ldr	r3, [pc, #856]	; (80144b4 <__ieee754_pow+0x744>)
 801415c:	f7ec fa54 	bl	8000608 <__aeabi_dmul>
 8014160:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8014164:	460c      	mov	r4, r1
 8014166:	1523      	asrs	r3, r4, #20
 8014168:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 801416c:	4413      	add	r3, r2
 801416e:	9309      	str	r3, [sp, #36]	; 0x24
 8014170:	4bd1      	ldr	r3, [pc, #836]	; (80144b8 <__ieee754_pow+0x748>)
 8014172:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8014176:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 801417a:	429c      	cmp	r4, r3
 801417c:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8014180:	dd08      	ble.n	8014194 <__ieee754_pow+0x424>
 8014182:	4bce      	ldr	r3, [pc, #824]	; (80144bc <__ieee754_pow+0x74c>)
 8014184:	429c      	cmp	r4, r3
 8014186:	f340 8163 	ble.w	8014450 <__ieee754_pow+0x6e0>
 801418a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801418c:	3301      	adds	r3, #1
 801418e:	9309      	str	r3, [sp, #36]	; 0x24
 8014190:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8014194:	2400      	movs	r4, #0
 8014196:	00e3      	lsls	r3, r4, #3
 8014198:	930b      	str	r3, [sp, #44]	; 0x2c
 801419a:	4bc9      	ldr	r3, [pc, #804]	; (80144c0 <__ieee754_pow+0x750>)
 801419c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80141a0:	ed93 7b00 	vldr	d7, [r3]
 80141a4:	4629      	mov	r1, r5
 80141a6:	ec53 2b17 	vmov	r2, r3, d7
 80141aa:	eeb0 8a47 	vmov.f32	s16, s14
 80141ae:	eef0 8a67 	vmov.f32	s17, s15
 80141b2:	4682      	mov	sl, r0
 80141b4:	f7ec f870 	bl	8000298 <__aeabi_dsub>
 80141b8:	4652      	mov	r2, sl
 80141ba:	4606      	mov	r6, r0
 80141bc:	460f      	mov	r7, r1
 80141be:	462b      	mov	r3, r5
 80141c0:	ec51 0b18 	vmov	r0, r1, d8
 80141c4:	f7ec f86a 	bl	800029c <__adddf3>
 80141c8:	4602      	mov	r2, r0
 80141ca:	460b      	mov	r3, r1
 80141cc:	2000      	movs	r0, #0
 80141ce:	49bd      	ldr	r1, [pc, #756]	; (80144c4 <__ieee754_pow+0x754>)
 80141d0:	f7ec fb44 	bl	800085c <__aeabi_ddiv>
 80141d4:	ec41 0b19 	vmov	d9, r0, r1
 80141d8:	4602      	mov	r2, r0
 80141da:	460b      	mov	r3, r1
 80141dc:	4630      	mov	r0, r6
 80141de:	4639      	mov	r1, r7
 80141e0:	f7ec fa12 	bl	8000608 <__aeabi_dmul>
 80141e4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80141e8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80141ec:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80141f0:	2300      	movs	r3, #0
 80141f2:	9304      	str	r3, [sp, #16]
 80141f4:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80141f8:	46ab      	mov	fp, r5
 80141fa:	106d      	asrs	r5, r5, #1
 80141fc:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8014200:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8014204:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 8014208:	2200      	movs	r2, #0
 801420a:	4640      	mov	r0, r8
 801420c:	4649      	mov	r1, r9
 801420e:	4614      	mov	r4, r2
 8014210:	461d      	mov	r5, r3
 8014212:	f7ec f9f9 	bl	8000608 <__aeabi_dmul>
 8014216:	4602      	mov	r2, r0
 8014218:	460b      	mov	r3, r1
 801421a:	4630      	mov	r0, r6
 801421c:	4639      	mov	r1, r7
 801421e:	f7ec f83b 	bl	8000298 <__aeabi_dsub>
 8014222:	ec53 2b18 	vmov	r2, r3, d8
 8014226:	4606      	mov	r6, r0
 8014228:	460f      	mov	r7, r1
 801422a:	4620      	mov	r0, r4
 801422c:	4629      	mov	r1, r5
 801422e:	f7ec f833 	bl	8000298 <__aeabi_dsub>
 8014232:	4602      	mov	r2, r0
 8014234:	460b      	mov	r3, r1
 8014236:	4650      	mov	r0, sl
 8014238:	4659      	mov	r1, fp
 801423a:	f7ec f82d 	bl	8000298 <__aeabi_dsub>
 801423e:	4642      	mov	r2, r8
 8014240:	464b      	mov	r3, r9
 8014242:	f7ec f9e1 	bl	8000608 <__aeabi_dmul>
 8014246:	4602      	mov	r2, r0
 8014248:	460b      	mov	r3, r1
 801424a:	4630      	mov	r0, r6
 801424c:	4639      	mov	r1, r7
 801424e:	f7ec f823 	bl	8000298 <__aeabi_dsub>
 8014252:	ec53 2b19 	vmov	r2, r3, d9
 8014256:	f7ec f9d7 	bl	8000608 <__aeabi_dmul>
 801425a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801425e:	ec41 0b18 	vmov	d8, r0, r1
 8014262:	4610      	mov	r0, r2
 8014264:	4619      	mov	r1, r3
 8014266:	f7ec f9cf 	bl	8000608 <__aeabi_dmul>
 801426a:	a37d      	add	r3, pc, #500	; (adr r3, 8014460 <__ieee754_pow+0x6f0>)
 801426c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014270:	4604      	mov	r4, r0
 8014272:	460d      	mov	r5, r1
 8014274:	f7ec f9c8 	bl	8000608 <__aeabi_dmul>
 8014278:	a37b      	add	r3, pc, #492	; (adr r3, 8014468 <__ieee754_pow+0x6f8>)
 801427a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801427e:	f7ec f80d 	bl	800029c <__adddf3>
 8014282:	4622      	mov	r2, r4
 8014284:	462b      	mov	r3, r5
 8014286:	f7ec f9bf 	bl	8000608 <__aeabi_dmul>
 801428a:	a379      	add	r3, pc, #484	; (adr r3, 8014470 <__ieee754_pow+0x700>)
 801428c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014290:	f7ec f804 	bl	800029c <__adddf3>
 8014294:	4622      	mov	r2, r4
 8014296:	462b      	mov	r3, r5
 8014298:	f7ec f9b6 	bl	8000608 <__aeabi_dmul>
 801429c:	a376      	add	r3, pc, #472	; (adr r3, 8014478 <__ieee754_pow+0x708>)
 801429e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80142a2:	f7eb fffb 	bl	800029c <__adddf3>
 80142a6:	4622      	mov	r2, r4
 80142a8:	462b      	mov	r3, r5
 80142aa:	f7ec f9ad 	bl	8000608 <__aeabi_dmul>
 80142ae:	a374      	add	r3, pc, #464	; (adr r3, 8014480 <__ieee754_pow+0x710>)
 80142b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80142b4:	f7eb fff2 	bl	800029c <__adddf3>
 80142b8:	4622      	mov	r2, r4
 80142ba:	462b      	mov	r3, r5
 80142bc:	f7ec f9a4 	bl	8000608 <__aeabi_dmul>
 80142c0:	a371      	add	r3, pc, #452	; (adr r3, 8014488 <__ieee754_pow+0x718>)
 80142c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80142c6:	f7eb ffe9 	bl	800029c <__adddf3>
 80142ca:	4622      	mov	r2, r4
 80142cc:	4606      	mov	r6, r0
 80142ce:	460f      	mov	r7, r1
 80142d0:	462b      	mov	r3, r5
 80142d2:	4620      	mov	r0, r4
 80142d4:	4629      	mov	r1, r5
 80142d6:	f7ec f997 	bl	8000608 <__aeabi_dmul>
 80142da:	4602      	mov	r2, r0
 80142dc:	460b      	mov	r3, r1
 80142de:	4630      	mov	r0, r6
 80142e0:	4639      	mov	r1, r7
 80142e2:	f7ec f991 	bl	8000608 <__aeabi_dmul>
 80142e6:	4642      	mov	r2, r8
 80142e8:	4604      	mov	r4, r0
 80142ea:	460d      	mov	r5, r1
 80142ec:	464b      	mov	r3, r9
 80142ee:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80142f2:	f7eb ffd3 	bl	800029c <__adddf3>
 80142f6:	ec53 2b18 	vmov	r2, r3, d8
 80142fa:	f7ec f985 	bl	8000608 <__aeabi_dmul>
 80142fe:	4622      	mov	r2, r4
 8014300:	462b      	mov	r3, r5
 8014302:	f7eb ffcb 	bl	800029c <__adddf3>
 8014306:	4642      	mov	r2, r8
 8014308:	4682      	mov	sl, r0
 801430a:	468b      	mov	fp, r1
 801430c:	464b      	mov	r3, r9
 801430e:	4640      	mov	r0, r8
 8014310:	4649      	mov	r1, r9
 8014312:	f7ec f979 	bl	8000608 <__aeabi_dmul>
 8014316:	4b6c      	ldr	r3, [pc, #432]	; (80144c8 <__ieee754_pow+0x758>)
 8014318:	2200      	movs	r2, #0
 801431a:	4606      	mov	r6, r0
 801431c:	460f      	mov	r7, r1
 801431e:	f7eb ffbd 	bl	800029c <__adddf3>
 8014322:	4652      	mov	r2, sl
 8014324:	465b      	mov	r3, fp
 8014326:	f7eb ffb9 	bl	800029c <__adddf3>
 801432a:	9c04      	ldr	r4, [sp, #16]
 801432c:	460d      	mov	r5, r1
 801432e:	4622      	mov	r2, r4
 8014330:	460b      	mov	r3, r1
 8014332:	4640      	mov	r0, r8
 8014334:	4649      	mov	r1, r9
 8014336:	f7ec f967 	bl	8000608 <__aeabi_dmul>
 801433a:	4b63      	ldr	r3, [pc, #396]	; (80144c8 <__ieee754_pow+0x758>)
 801433c:	4680      	mov	r8, r0
 801433e:	4689      	mov	r9, r1
 8014340:	2200      	movs	r2, #0
 8014342:	4620      	mov	r0, r4
 8014344:	4629      	mov	r1, r5
 8014346:	f7eb ffa7 	bl	8000298 <__aeabi_dsub>
 801434a:	4632      	mov	r2, r6
 801434c:	463b      	mov	r3, r7
 801434e:	f7eb ffa3 	bl	8000298 <__aeabi_dsub>
 8014352:	4602      	mov	r2, r0
 8014354:	460b      	mov	r3, r1
 8014356:	4650      	mov	r0, sl
 8014358:	4659      	mov	r1, fp
 801435a:	f7eb ff9d 	bl	8000298 <__aeabi_dsub>
 801435e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8014362:	f7ec f951 	bl	8000608 <__aeabi_dmul>
 8014366:	4622      	mov	r2, r4
 8014368:	4606      	mov	r6, r0
 801436a:	460f      	mov	r7, r1
 801436c:	462b      	mov	r3, r5
 801436e:	ec51 0b18 	vmov	r0, r1, d8
 8014372:	f7ec f949 	bl	8000608 <__aeabi_dmul>
 8014376:	4602      	mov	r2, r0
 8014378:	460b      	mov	r3, r1
 801437a:	4630      	mov	r0, r6
 801437c:	4639      	mov	r1, r7
 801437e:	f7eb ff8d 	bl	800029c <__adddf3>
 8014382:	4606      	mov	r6, r0
 8014384:	460f      	mov	r7, r1
 8014386:	4602      	mov	r2, r0
 8014388:	460b      	mov	r3, r1
 801438a:	4640      	mov	r0, r8
 801438c:	4649      	mov	r1, r9
 801438e:	f7eb ff85 	bl	800029c <__adddf3>
 8014392:	9c04      	ldr	r4, [sp, #16]
 8014394:	a33e      	add	r3, pc, #248	; (adr r3, 8014490 <__ieee754_pow+0x720>)
 8014396:	e9d3 2300 	ldrd	r2, r3, [r3]
 801439a:	4620      	mov	r0, r4
 801439c:	460d      	mov	r5, r1
 801439e:	f7ec f933 	bl	8000608 <__aeabi_dmul>
 80143a2:	4642      	mov	r2, r8
 80143a4:	ec41 0b18 	vmov	d8, r0, r1
 80143a8:	464b      	mov	r3, r9
 80143aa:	4620      	mov	r0, r4
 80143ac:	4629      	mov	r1, r5
 80143ae:	f7eb ff73 	bl	8000298 <__aeabi_dsub>
 80143b2:	4602      	mov	r2, r0
 80143b4:	460b      	mov	r3, r1
 80143b6:	4630      	mov	r0, r6
 80143b8:	4639      	mov	r1, r7
 80143ba:	f7eb ff6d 	bl	8000298 <__aeabi_dsub>
 80143be:	a336      	add	r3, pc, #216	; (adr r3, 8014498 <__ieee754_pow+0x728>)
 80143c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80143c4:	f7ec f920 	bl	8000608 <__aeabi_dmul>
 80143c8:	a335      	add	r3, pc, #212	; (adr r3, 80144a0 <__ieee754_pow+0x730>)
 80143ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80143ce:	4606      	mov	r6, r0
 80143d0:	460f      	mov	r7, r1
 80143d2:	4620      	mov	r0, r4
 80143d4:	4629      	mov	r1, r5
 80143d6:	f7ec f917 	bl	8000608 <__aeabi_dmul>
 80143da:	4602      	mov	r2, r0
 80143dc:	460b      	mov	r3, r1
 80143de:	4630      	mov	r0, r6
 80143e0:	4639      	mov	r1, r7
 80143e2:	f7eb ff5b 	bl	800029c <__adddf3>
 80143e6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80143e8:	4b38      	ldr	r3, [pc, #224]	; (80144cc <__ieee754_pow+0x75c>)
 80143ea:	4413      	add	r3, r2
 80143ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80143f0:	f7eb ff54 	bl	800029c <__adddf3>
 80143f4:	4682      	mov	sl, r0
 80143f6:	9809      	ldr	r0, [sp, #36]	; 0x24
 80143f8:	468b      	mov	fp, r1
 80143fa:	f7ec f89b 	bl	8000534 <__aeabi_i2d>
 80143fe:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8014400:	4b33      	ldr	r3, [pc, #204]	; (80144d0 <__ieee754_pow+0x760>)
 8014402:	4413      	add	r3, r2
 8014404:	e9d3 8900 	ldrd	r8, r9, [r3]
 8014408:	4606      	mov	r6, r0
 801440a:	460f      	mov	r7, r1
 801440c:	4652      	mov	r2, sl
 801440e:	465b      	mov	r3, fp
 8014410:	ec51 0b18 	vmov	r0, r1, d8
 8014414:	f7eb ff42 	bl	800029c <__adddf3>
 8014418:	4642      	mov	r2, r8
 801441a:	464b      	mov	r3, r9
 801441c:	f7eb ff3e 	bl	800029c <__adddf3>
 8014420:	4632      	mov	r2, r6
 8014422:	463b      	mov	r3, r7
 8014424:	f7eb ff3a 	bl	800029c <__adddf3>
 8014428:	9c04      	ldr	r4, [sp, #16]
 801442a:	4632      	mov	r2, r6
 801442c:	463b      	mov	r3, r7
 801442e:	4620      	mov	r0, r4
 8014430:	460d      	mov	r5, r1
 8014432:	f7eb ff31 	bl	8000298 <__aeabi_dsub>
 8014436:	4642      	mov	r2, r8
 8014438:	464b      	mov	r3, r9
 801443a:	f7eb ff2d 	bl	8000298 <__aeabi_dsub>
 801443e:	ec53 2b18 	vmov	r2, r3, d8
 8014442:	f7eb ff29 	bl	8000298 <__aeabi_dsub>
 8014446:	4602      	mov	r2, r0
 8014448:	460b      	mov	r3, r1
 801444a:	4650      	mov	r0, sl
 801444c:	4659      	mov	r1, fp
 801444e:	e606      	b.n	801405e <__ieee754_pow+0x2ee>
 8014450:	2401      	movs	r4, #1
 8014452:	e6a0      	b.n	8014196 <__ieee754_pow+0x426>
 8014454:	ed9f 7b14 	vldr	d7, [pc, #80]	; 80144a8 <__ieee754_pow+0x738>
 8014458:	e60d      	b.n	8014076 <__ieee754_pow+0x306>
 801445a:	bf00      	nop
 801445c:	f3af 8000 	nop.w
 8014460:	4a454eef 	.word	0x4a454eef
 8014464:	3fca7e28 	.word	0x3fca7e28
 8014468:	93c9db65 	.word	0x93c9db65
 801446c:	3fcd864a 	.word	0x3fcd864a
 8014470:	a91d4101 	.word	0xa91d4101
 8014474:	3fd17460 	.word	0x3fd17460
 8014478:	518f264d 	.word	0x518f264d
 801447c:	3fd55555 	.word	0x3fd55555
 8014480:	db6fabff 	.word	0xdb6fabff
 8014484:	3fdb6db6 	.word	0x3fdb6db6
 8014488:	33333303 	.word	0x33333303
 801448c:	3fe33333 	.word	0x3fe33333
 8014490:	e0000000 	.word	0xe0000000
 8014494:	3feec709 	.word	0x3feec709
 8014498:	dc3a03fd 	.word	0xdc3a03fd
 801449c:	3feec709 	.word	0x3feec709
 80144a0:	145b01f5 	.word	0x145b01f5
 80144a4:	be3e2fe0 	.word	0xbe3e2fe0
 80144a8:	00000000 	.word	0x00000000
 80144ac:	3ff00000 	.word	0x3ff00000
 80144b0:	7ff00000 	.word	0x7ff00000
 80144b4:	43400000 	.word	0x43400000
 80144b8:	0003988e 	.word	0x0003988e
 80144bc:	000bb679 	.word	0x000bb679
 80144c0:	08016740 	.word	0x08016740
 80144c4:	3ff00000 	.word	0x3ff00000
 80144c8:	40080000 	.word	0x40080000
 80144cc:	08016760 	.word	0x08016760
 80144d0:	08016750 	.word	0x08016750
 80144d4:	a3b5      	add	r3, pc, #724	; (adr r3, 80147ac <__ieee754_pow+0xa3c>)
 80144d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80144da:	4640      	mov	r0, r8
 80144dc:	4649      	mov	r1, r9
 80144de:	f7eb fedd 	bl	800029c <__adddf3>
 80144e2:	4622      	mov	r2, r4
 80144e4:	ec41 0b1a 	vmov	d10, r0, r1
 80144e8:	462b      	mov	r3, r5
 80144ea:	4630      	mov	r0, r6
 80144ec:	4639      	mov	r1, r7
 80144ee:	f7eb fed3 	bl	8000298 <__aeabi_dsub>
 80144f2:	4602      	mov	r2, r0
 80144f4:	460b      	mov	r3, r1
 80144f6:	ec51 0b1a 	vmov	r0, r1, d10
 80144fa:	f7ec fb15 	bl	8000b28 <__aeabi_dcmpgt>
 80144fe:	2800      	cmp	r0, #0
 8014500:	f47f adf8 	bne.w	80140f4 <__ieee754_pow+0x384>
 8014504:	4aa4      	ldr	r2, [pc, #656]	; (8014798 <__ieee754_pow+0xa28>)
 8014506:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801450a:	4293      	cmp	r3, r2
 801450c:	f340 810b 	ble.w	8014726 <__ieee754_pow+0x9b6>
 8014510:	151b      	asrs	r3, r3, #20
 8014512:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8014516:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 801451a:	fa4a f303 	asr.w	r3, sl, r3
 801451e:	445b      	add	r3, fp
 8014520:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8014524:	4e9d      	ldr	r6, [pc, #628]	; (801479c <__ieee754_pow+0xa2c>)
 8014526:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 801452a:	4116      	asrs	r6, r2
 801452c:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8014530:	2000      	movs	r0, #0
 8014532:	ea23 0106 	bic.w	r1, r3, r6
 8014536:	f1c2 0214 	rsb	r2, r2, #20
 801453a:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 801453e:	fa4a fa02 	asr.w	sl, sl, r2
 8014542:	f1bb 0f00 	cmp.w	fp, #0
 8014546:	4602      	mov	r2, r0
 8014548:	460b      	mov	r3, r1
 801454a:	4620      	mov	r0, r4
 801454c:	4629      	mov	r1, r5
 801454e:	bfb8      	it	lt
 8014550:	f1ca 0a00 	rsblt	sl, sl, #0
 8014554:	f7eb fea0 	bl	8000298 <__aeabi_dsub>
 8014558:	ec41 0b19 	vmov	d9, r0, r1
 801455c:	4642      	mov	r2, r8
 801455e:	464b      	mov	r3, r9
 8014560:	ec51 0b19 	vmov	r0, r1, d9
 8014564:	f7eb fe9a 	bl	800029c <__adddf3>
 8014568:	2400      	movs	r4, #0
 801456a:	a379      	add	r3, pc, #484	; (adr r3, 8014750 <__ieee754_pow+0x9e0>)
 801456c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014570:	4620      	mov	r0, r4
 8014572:	460d      	mov	r5, r1
 8014574:	f7ec f848 	bl	8000608 <__aeabi_dmul>
 8014578:	ec53 2b19 	vmov	r2, r3, d9
 801457c:	4606      	mov	r6, r0
 801457e:	460f      	mov	r7, r1
 8014580:	4620      	mov	r0, r4
 8014582:	4629      	mov	r1, r5
 8014584:	f7eb fe88 	bl	8000298 <__aeabi_dsub>
 8014588:	4602      	mov	r2, r0
 801458a:	460b      	mov	r3, r1
 801458c:	4640      	mov	r0, r8
 801458e:	4649      	mov	r1, r9
 8014590:	f7eb fe82 	bl	8000298 <__aeabi_dsub>
 8014594:	a370      	add	r3, pc, #448	; (adr r3, 8014758 <__ieee754_pow+0x9e8>)
 8014596:	e9d3 2300 	ldrd	r2, r3, [r3]
 801459a:	f7ec f835 	bl	8000608 <__aeabi_dmul>
 801459e:	a370      	add	r3, pc, #448	; (adr r3, 8014760 <__ieee754_pow+0x9f0>)
 80145a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80145a4:	4680      	mov	r8, r0
 80145a6:	4689      	mov	r9, r1
 80145a8:	4620      	mov	r0, r4
 80145aa:	4629      	mov	r1, r5
 80145ac:	f7ec f82c 	bl	8000608 <__aeabi_dmul>
 80145b0:	4602      	mov	r2, r0
 80145b2:	460b      	mov	r3, r1
 80145b4:	4640      	mov	r0, r8
 80145b6:	4649      	mov	r1, r9
 80145b8:	f7eb fe70 	bl	800029c <__adddf3>
 80145bc:	4604      	mov	r4, r0
 80145be:	460d      	mov	r5, r1
 80145c0:	4602      	mov	r2, r0
 80145c2:	460b      	mov	r3, r1
 80145c4:	4630      	mov	r0, r6
 80145c6:	4639      	mov	r1, r7
 80145c8:	f7eb fe68 	bl	800029c <__adddf3>
 80145cc:	4632      	mov	r2, r6
 80145ce:	463b      	mov	r3, r7
 80145d0:	4680      	mov	r8, r0
 80145d2:	4689      	mov	r9, r1
 80145d4:	f7eb fe60 	bl	8000298 <__aeabi_dsub>
 80145d8:	4602      	mov	r2, r0
 80145da:	460b      	mov	r3, r1
 80145dc:	4620      	mov	r0, r4
 80145de:	4629      	mov	r1, r5
 80145e0:	f7eb fe5a 	bl	8000298 <__aeabi_dsub>
 80145e4:	4642      	mov	r2, r8
 80145e6:	4606      	mov	r6, r0
 80145e8:	460f      	mov	r7, r1
 80145ea:	464b      	mov	r3, r9
 80145ec:	4640      	mov	r0, r8
 80145ee:	4649      	mov	r1, r9
 80145f0:	f7ec f80a 	bl	8000608 <__aeabi_dmul>
 80145f4:	a35c      	add	r3, pc, #368	; (adr r3, 8014768 <__ieee754_pow+0x9f8>)
 80145f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80145fa:	4604      	mov	r4, r0
 80145fc:	460d      	mov	r5, r1
 80145fe:	f7ec f803 	bl	8000608 <__aeabi_dmul>
 8014602:	a35b      	add	r3, pc, #364	; (adr r3, 8014770 <__ieee754_pow+0xa00>)
 8014604:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014608:	f7eb fe46 	bl	8000298 <__aeabi_dsub>
 801460c:	4622      	mov	r2, r4
 801460e:	462b      	mov	r3, r5
 8014610:	f7eb fffa 	bl	8000608 <__aeabi_dmul>
 8014614:	a358      	add	r3, pc, #352	; (adr r3, 8014778 <__ieee754_pow+0xa08>)
 8014616:	e9d3 2300 	ldrd	r2, r3, [r3]
 801461a:	f7eb fe3f 	bl	800029c <__adddf3>
 801461e:	4622      	mov	r2, r4
 8014620:	462b      	mov	r3, r5
 8014622:	f7eb fff1 	bl	8000608 <__aeabi_dmul>
 8014626:	a356      	add	r3, pc, #344	; (adr r3, 8014780 <__ieee754_pow+0xa10>)
 8014628:	e9d3 2300 	ldrd	r2, r3, [r3]
 801462c:	f7eb fe34 	bl	8000298 <__aeabi_dsub>
 8014630:	4622      	mov	r2, r4
 8014632:	462b      	mov	r3, r5
 8014634:	f7eb ffe8 	bl	8000608 <__aeabi_dmul>
 8014638:	a353      	add	r3, pc, #332	; (adr r3, 8014788 <__ieee754_pow+0xa18>)
 801463a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801463e:	f7eb fe2d 	bl	800029c <__adddf3>
 8014642:	4622      	mov	r2, r4
 8014644:	462b      	mov	r3, r5
 8014646:	f7eb ffdf 	bl	8000608 <__aeabi_dmul>
 801464a:	4602      	mov	r2, r0
 801464c:	460b      	mov	r3, r1
 801464e:	4640      	mov	r0, r8
 8014650:	4649      	mov	r1, r9
 8014652:	f7eb fe21 	bl	8000298 <__aeabi_dsub>
 8014656:	4604      	mov	r4, r0
 8014658:	460d      	mov	r5, r1
 801465a:	4602      	mov	r2, r0
 801465c:	460b      	mov	r3, r1
 801465e:	4640      	mov	r0, r8
 8014660:	4649      	mov	r1, r9
 8014662:	f7eb ffd1 	bl	8000608 <__aeabi_dmul>
 8014666:	2200      	movs	r2, #0
 8014668:	ec41 0b19 	vmov	d9, r0, r1
 801466c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8014670:	4620      	mov	r0, r4
 8014672:	4629      	mov	r1, r5
 8014674:	f7eb fe10 	bl	8000298 <__aeabi_dsub>
 8014678:	4602      	mov	r2, r0
 801467a:	460b      	mov	r3, r1
 801467c:	ec51 0b19 	vmov	r0, r1, d9
 8014680:	f7ec f8ec 	bl	800085c <__aeabi_ddiv>
 8014684:	4632      	mov	r2, r6
 8014686:	4604      	mov	r4, r0
 8014688:	460d      	mov	r5, r1
 801468a:	463b      	mov	r3, r7
 801468c:	4640      	mov	r0, r8
 801468e:	4649      	mov	r1, r9
 8014690:	f7eb ffba 	bl	8000608 <__aeabi_dmul>
 8014694:	4632      	mov	r2, r6
 8014696:	463b      	mov	r3, r7
 8014698:	f7eb fe00 	bl	800029c <__adddf3>
 801469c:	4602      	mov	r2, r0
 801469e:	460b      	mov	r3, r1
 80146a0:	4620      	mov	r0, r4
 80146a2:	4629      	mov	r1, r5
 80146a4:	f7eb fdf8 	bl	8000298 <__aeabi_dsub>
 80146a8:	4642      	mov	r2, r8
 80146aa:	464b      	mov	r3, r9
 80146ac:	f7eb fdf4 	bl	8000298 <__aeabi_dsub>
 80146b0:	460b      	mov	r3, r1
 80146b2:	4602      	mov	r2, r0
 80146b4:	493a      	ldr	r1, [pc, #232]	; (80147a0 <__ieee754_pow+0xa30>)
 80146b6:	2000      	movs	r0, #0
 80146b8:	f7eb fdee 	bl	8000298 <__aeabi_dsub>
 80146bc:	e9cd 0100 	strd	r0, r1, [sp]
 80146c0:	9b01      	ldr	r3, [sp, #4]
 80146c2:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 80146c6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80146ca:	da2f      	bge.n	801472c <__ieee754_pow+0x9bc>
 80146cc:	4650      	mov	r0, sl
 80146ce:	ed9d 0b00 	vldr	d0, [sp]
 80146d2:	f001 fac1 	bl	8015c58 <scalbn>
 80146d6:	ec51 0b10 	vmov	r0, r1, d0
 80146da:	ec53 2b18 	vmov	r2, r3, d8
 80146de:	f7ff bbe0 	b.w	8013ea2 <__ieee754_pow+0x132>
 80146e2:	4b30      	ldr	r3, [pc, #192]	; (80147a4 <__ieee754_pow+0xa34>)
 80146e4:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 80146e8:	429e      	cmp	r6, r3
 80146ea:	f77f af0b 	ble.w	8014504 <__ieee754_pow+0x794>
 80146ee:	4b2e      	ldr	r3, [pc, #184]	; (80147a8 <__ieee754_pow+0xa38>)
 80146f0:	440b      	add	r3, r1
 80146f2:	4303      	orrs	r3, r0
 80146f4:	d00b      	beq.n	801470e <__ieee754_pow+0x99e>
 80146f6:	a326      	add	r3, pc, #152	; (adr r3, 8014790 <__ieee754_pow+0xa20>)
 80146f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80146fc:	ec51 0b18 	vmov	r0, r1, d8
 8014700:	f7eb ff82 	bl	8000608 <__aeabi_dmul>
 8014704:	a322      	add	r3, pc, #136	; (adr r3, 8014790 <__ieee754_pow+0xa20>)
 8014706:	e9d3 2300 	ldrd	r2, r3, [r3]
 801470a:	f7ff bbca 	b.w	8013ea2 <__ieee754_pow+0x132>
 801470e:	4622      	mov	r2, r4
 8014710:	462b      	mov	r3, r5
 8014712:	f7eb fdc1 	bl	8000298 <__aeabi_dsub>
 8014716:	4642      	mov	r2, r8
 8014718:	464b      	mov	r3, r9
 801471a:	f7ec f9fb 	bl	8000b14 <__aeabi_dcmpge>
 801471e:	2800      	cmp	r0, #0
 8014720:	f43f aef0 	beq.w	8014504 <__ieee754_pow+0x794>
 8014724:	e7e7      	b.n	80146f6 <__ieee754_pow+0x986>
 8014726:	f04f 0a00 	mov.w	sl, #0
 801472a:	e717      	b.n	801455c <__ieee754_pow+0x7ec>
 801472c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014730:	4619      	mov	r1, r3
 8014732:	e7d2      	b.n	80146da <__ieee754_pow+0x96a>
 8014734:	491a      	ldr	r1, [pc, #104]	; (80147a0 <__ieee754_pow+0xa30>)
 8014736:	2000      	movs	r0, #0
 8014738:	f7ff bb9e 	b.w	8013e78 <__ieee754_pow+0x108>
 801473c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014740:	f7ff bb9a 	b.w	8013e78 <__ieee754_pow+0x108>
 8014744:	9000      	str	r0, [sp, #0]
 8014746:	f7ff bb76 	b.w	8013e36 <__ieee754_pow+0xc6>
 801474a:	2100      	movs	r1, #0
 801474c:	f7ff bb60 	b.w	8013e10 <__ieee754_pow+0xa0>
 8014750:	00000000 	.word	0x00000000
 8014754:	3fe62e43 	.word	0x3fe62e43
 8014758:	fefa39ef 	.word	0xfefa39ef
 801475c:	3fe62e42 	.word	0x3fe62e42
 8014760:	0ca86c39 	.word	0x0ca86c39
 8014764:	be205c61 	.word	0xbe205c61
 8014768:	72bea4d0 	.word	0x72bea4d0
 801476c:	3e663769 	.word	0x3e663769
 8014770:	c5d26bf1 	.word	0xc5d26bf1
 8014774:	3ebbbd41 	.word	0x3ebbbd41
 8014778:	af25de2c 	.word	0xaf25de2c
 801477c:	3f11566a 	.word	0x3f11566a
 8014780:	16bebd93 	.word	0x16bebd93
 8014784:	3f66c16c 	.word	0x3f66c16c
 8014788:	5555553e 	.word	0x5555553e
 801478c:	3fc55555 	.word	0x3fc55555
 8014790:	c2f8f359 	.word	0xc2f8f359
 8014794:	01a56e1f 	.word	0x01a56e1f
 8014798:	3fe00000 	.word	0x3fe00000
 801479c:	000fffff 	.word	0x000fffff
 80147a0:	3ff00000 	.word	0x3ff00000
 80147a4:	4090cbff 	.word	0x4090cbff
 80147a8:	3f6f3400 	.word	0x3f6f3400
 80147ac:	652b82fe 	.word	0x652b82fe
 80147b0:	3c971547 	.word	0x3c971547
 80147b4:	00000000 	.word	0x00000000

080147b8 <__ieee754_rem_pio2>:
 80147b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80147bc:	ed2d 8b02 	vpush	{d8}
 80147c0:	ec55 4b10 	vmov	r4, r5, d0
 80147c4:	4bca      	ldr	r3, [pc, #808]	; (8014af0 <__ieee754_rem_pio2+0x338>)
 80147c6:	b08b      	sub	sp, #44	; 0x2c
 80147c8:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 80147cc:	4598      	cmp	r8, r3
 80147ce:	4682      	mov	sl, r0
 80147d0:	9502      	str	r5, [sp, #8]
 80147d2:	dc08      	bgt.n	80147e6 <__ieee754_rem_pio2+0x2e>
 80147d4:	2200      	movs	r2, #0
 80147d6:	2300      	movs	r3, #0
 80147d8:	ed80 0b00 	vstr	d0, [r0]
 80147dc:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80147e0:	f04f 0b00 	mov.w	fp, #0
 80147e4:	e028      	b.n	8014838 <__ieee754_rem_pio2+0x80>
 80147e6:	4bc3      	ldr	r3, [pc, #780]	; (8014af4 <__ieee754_rem_pio2+0x33c>)
 80147e8:	4598      	cmp	r8, r3
 80147ea:	dc78      	bgt.n	80148de <__ieee754_rem_pio2+0x126>
 80147ec:	9b02      	ldr	r3, [sp, #8]
 80147ee:	4ec2      	ldr	r6, [pc, #776]	; (8014af8 <__ieee754_rem_pio2+0x340>)
 80147f0:	2b00      	cmp	r3, #0
 80147f2:	ee10 0a10 	vmov	r0, s0
 80147f6:	a3b0      	add	r3, pc, #704	; (adr r3, 8014ab8 <__ieee754_rem_pio2+0x300>)
 80147f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80147fc:	4629      	mov	r1, r5
 80147fe:	dd39      	ble.n	8014874 <__ieee754_rem_pio2+0xbc>
 8014800:	f7eb fd4a 	bl	8000298 <__aeabi_dsub>
 8014804:	45b0      	cmp	r8, r6
 8014806:	4604      	mov	r4, r0
 8014808:	460d      	mov	r5, r1
 801480a:	d01b      	beq.n	8014844 <__ieee754_rem_pio2+0x8c>
 801480c:	a3ac      	add	r3, pc, #688	; (adr r3, 8014ac0 <__ieee754_rem_pio2+0x308>)
 801480e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014812:	f7eb fd41 	bl	8000298 <__aeabi_dsub>
 8014816:	4602      	mov	r2, r0
 8014818:	460b      	mov	r3, r1
 801481a:	e9ca 2300 	strd	r2, r3, [sl]
 801481e:	4620      	mov	r0, r4
 8014820:	4629      	mov	r1, r5
 8014822:	f7eb fd39 	bl	8000298 <__aeabi_dsub>
 8014826:	a3a6      	add	r3, pc, #664	; (adr r3, 8014ac0 <__ieee754_rem_pio2+0x308>)
 8014828:	e9d3 2300 	ldrd	r2, r3, [r3]
 801482c:	f7eb fd34 	bl	8000298 <__aeabi_dsub>
 8014830:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8014834:	f04f 0b01 	mov.w	fp, #1
 8014838:	4658      	mov	r0, fp
 801483a:	b00b      	add	sp, #44	; 0x2c
 801483c:	ecbd 8b02 	vpop	{d8}
 8014840:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014844:	a3a0      	add	r3, pc, #640	; (adr r3, 8014ac8 <__ieee754_rem_pio2+0x310>)
 8014846:	e9d3 2300 	ldrd	r2, r3, [r3]
 801484a:	f7eb fd25 	bl	8000298 <__aeabi_dsub>
 801484e:	a3a0      	add	r3, pc, #640	; (adr r3, 8014ad0 <__ieee754_rem_pio2+0x318>)
 8014850:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014854:	4604      	mov	r4, r0
 8014856:	460d      	mov	r5, r1
 8014858:	f7eb fd1e 	bl	8000298 <__aeabi_dsub>
 801485c:	4602      	mov	r2, r0
 801485e:	460b      	mov	r3, r1
 8014860:	e9ca 2300 	strd	r2, r3, [sl]
 8014864:	4620      	mov	r0, r4
 8014866:	4629      	mov	r1, r5
 8014868:	f7eb fd16 	bl	8000298 <__aeabi_dsub>
 801486c:	a398      	add	r3, pc, #608	; (adr r3, 8014ad0 <__ieee754_rem_pio2+0x318>)
 801486e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014872:	e7db      	b.n	801482c <__ieee754_rem_pio2+0x74>
 8014874:	f7eb fd12 	bl	800029c <__adddf3>
 8014878:	45b0      	cmp	r8, r6
 801487a:	4604      	mov	r4, r0
 801487c:	460d      	mov	r5, r1
 801487e:	d016      	beq.n	80148ae <__ieee754_rem_pio2+0xf6>
 8014880:	a38f      	add	r3, pc, #572	; (adr r3, 8014ac0 <__ieee754_rem_pio2+0x308>)
 8014882:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014886:	f7eb fd09 	bl	800029c <__adddf3>
 801488a:	4602      	mov	r2, r0
 801488c:	460b      	mov	r3, r1
 801488e:	e9ca 2300 	strd	r2, r3, [sl]
 8014892:	4620      	mov	r0, r4
 8014894:	4629      	mov	r1, r5
 8014896:	f7eb fcff 	bl	8000298 <__aeabi_dsub>
 801489a:	a389      	add	r3, pc, #548	; (adr r3, 8014ac0 <__ieee754_rem_pio2+0x308>)
 801489c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80148a0:	f7eb fcfc 	bl	800029c <__adddf3>
 80148a4:	f04f 3bff 	mov.w	fp, #4294967295	; 0xffffffff
 80148a8:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80148ac:	e7c4      	b.n	8014838 <__ieee754_rem_pio2+0x80>
 80148ae:	a386      	add	r3, pc, #536	; (adr r3, 8014ac8 <__ieee754_rem_pio2+0x310>)
 80148b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80148b4:	f7eb fcf2 	bl	800029c <__adddf3>
 80148b8:	a385      	add	r3, pc, #532	; (adr r3, 8014ad0 <__ieee754_rem_pio2+0x318>)
 80148ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80148be:	4604      	mov	r4, r0
 80148c0:	460d      	mov	r5, r1
 80148c2:	f7eb fceb 	bl	800029c <__adddf3>
 80148c6:	4602      	mov	r2, r0
 80148c8:	460b      	mov	r3, r1
 80148ca:	e9ca 2300 	strd	r2, r3, [sl]
 80148ce:	4620      	mov	r0, r4
 80148d0:	4629      	mov	r1, r5
 80148d2:	f7eb fce1 	bl	8000298 <__aeabi_dsub>
 80148d6:	a37e      	add	r3, pc, #504	; (adr r3, 8014ad0 <__ieee754_rem_pio2+0x318>)
 80148d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80148dc:	e7e0      	b.n	80148a0 <__ieee754_rem_pio2+0xe8>
 80148de:	4b87      	ldr	r3, [pc, #540]	; (8014afc <__ieee754_rem_pio2+0x344>)
 80148e0:	4598      	cmp	r8, r3
 80148e2:	f300 80d9 	bgt.w	8014a98 <__ieee754_rem_pio2+0x2e0>
 80148e6:	f001 f88f 	bl	8015a08 <fabs>
 80148ea:	ec55 4b10 	vmov	r4, r5, d0
 80148ee:	ee10 0a10 	vmov	r0, s0
 80148f2:	a379      	add	r3, pc, #484	; (adr r3, 8014ad8 <__ieee754_rem_pio2+0x320>)
 80148f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80148f8:	4629      	mov	r1, r5
 80148fa:	f7eb fe85 	bl	8000608 <__aeabi_dmul>
 80148fe:	4b80      	ldr	r3, [pc, #512]	; (8014b00 <__ieee754_rem_pio2+0x348>)
 8014900:	2200      	movs	r2, #0
 8014902:	f7eb fccb 	bl	800029c <__adddf3>
 8014906:	f7ec f92f 	bl	8000b68 <__aeabi_d2iz>
 801490a:	4683      	mov	fp, r0
 801490c:	f7eb fe12 	bl	8000534 <__aeabi_i2d>
 8014910:	4602      	mov	r2, r0
 8014912:	460b      	mov	r3, r1
 8014914:	ec43 2b18 	vmov	d8, r2, r3
 8014918:	a367      	add	r3, pc, #412	; (adr r3, 8014ab8 <__ieee754_rem_pio2+0x300>)
 801491a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801491e:	f7eb fe73 	bl	8000608 <__aeabi_dmul>
 8014922:	4602      	mov	r2, r0
 8014924:	460b      	mov	r3, r1
 8014926:	4620      	mov	r0, r4
 8014928:	4629      	mov	r1, r5
 801492a:	f7eb fcb5 	bl	8000298 <__aeabi_dsub>
 801492e:	a364      	add	r3, pc, #400	; (adr r3, 8014ac0 <__ieee754_rem_pio2+0x308>)
 8014930:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014934:	4606      	mov	r6, r0
 8014936:	460f      	mov	r7, r1
 8014938:	ec51 0b18 	vmov	r0, r1, d8
 801493c:	f7eb fe64 	bl	8000608 <__aeabi_dmul>
 8014940:	f1bb 0f1f 	cmp.w	fp, #31
 8014944:	4604      	mov	r4, r0
 8014946:	460d      	mov	r5, r1
 8014948:	dc0d      	bgt.n	8014966 <__ieee754_rem_pio2+0x1ae>
 801494a:	4b6e      	ldr	r3, [pc, #440]	; (8014b04 <__ieee754_rem_pio2+0x34c>)
 801494c:	f10b 32ff 	add.w	r2, fp, #4294967295	; 0xffffffff
 8014950:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014954:	4543      	cmp	r3, r8
 8014956:	d006      	beq.n	8014966 <__ieee754_rem_pio2+0x1ae>
 8014958:	4622      	mov	r2, r4
 801495a:	462b      	mov	r3, r5
 801495c:	4630      	mov	r0, r6
 801495e:	4639      	mov	r1, r7
 8014960:	f7eb fc9a 	bl	8000298 <__aeabi_dsub>
 8014964:	e00f      	b.n	8014986 <__ieee754_rem_pio2+0x1ce>
 8014966:	462b      	mov	r3, r5
 8014968:	4622      	mov	r2, r4
 801496a:	4630      	mov	r0, r6
 801496c:	4639      	mov	r1, r7
 801496e:	f7eb fc93 	bl	8000298 <__aeabi_dsub>
 8014972:	ea4f 5328 	mov.w	r3, r8, asr #20
 8014976:	9303      	str	r3, [sp, #12]
 8014978:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801497c:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 8014980:	f1b8 0f10 	cmp.w	r8, #16
 8014984:	dc02      	bgt.n	801498c <__ieee754_rem_pio2+0x1d4>
 8014986:	e9ca 0100 	strd	r0, r1, [sl]
 801498a:	e039      	b.n	8014a00 <__ieee754_rem_pio2+0x248>
 801498c:	a34e      	add	r3, pc, #312	; (adr r3, 8014ac8 <__ieee754_rem_pio2+0x310>)
 801498e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014992:	ec51 0b18 	vmov	r0, r1, d8
 8014996:	f7eb fe37 	bl	8000608 <__aeabi_dmul>
 801499a:	4604      	mov	r4, r0
 801499c:	460d      	mov	r5, r1
 801499e:	4602      	mov	r2, r0
 80149a0:	460b      	mov	r3, r1
 80149a2:	4630      	mov	r0, r6
 80149a4:	4639      	mov	r1, r7
 80149a6:	f7eb fc77 	bl	8000298 <__aeabi_dsub>
 80149aa:	4602      	mov	r2, r0
 80149ac:	460b      	mov	r3, r1
 80149ae:	4680      	mov	r8, r0
 80149b0:	4689      	mov	r9, r1
 80149b2:	4630      	mov	r0, r6
 80149b4:	4639      	mov	r1, r7
 80149b6:	f7eb fc6f 	bl	8000298 <__aeabi_dsub>
 80149ba:	4622      	mov	r2, r4
 80149bc:	462b      	mov	r3, r5
 80149be:	f7eb fc6b 	bl	8000298 <__aeabi_dsub>
 80149c2:	a343      	add	r3, pc, #268	; (adr r3, 8014ad0 <__ieee754_rem_pio2+0x318>)
 80149c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80149c8:	4604      	mov	r4, r0
 80149ca:	460d      	mov	r5, r1
 80149cc:	ec51 0b18 	vmov	r0, r1, d8
 80149d0:	f7eb fe1a 	bl	8000608 <__aeabi_dmul>
 80149d4:	4622      	mov	r2, r4
 80149d6:	462b      	mov	r3, r5
 80149d8:	f7eb fc5e 	bl	8000298 <__aeabi_dsub>
 80149dc:	4602      	mov	r2, r0
 80149de:	460b      	mov	r3, r1
 80149e0:	4604      	mov	r4, r0
 80149e2:	460d      	mov	r5, r1
 80149e4:	4640      	mov	r0, r8
 80149e6:	4649      	mov	r1, r9
 80149e8:	f7eb fc56 	bl	8000298 <__aeabi_dsub>
 80149ec:	9a03      	ldr	r2, [sp, #12]
 80149ee:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80149f2:	1ad3      	subs	r3, r2, r3
 80149f4:	2b31      	cmp	r3, #49	; 0x31
 80149f6:	dc24      	bgt.n	8014a42 <__ieee754_rem_pio2+0x28a>
 80149f8:	e9ca 0100 	strd	r0, r1, [sl]
 80149fc:	4646      	mov	r6, r8
 80149fe:	464f      	mov	r7, r9
 8014a00:	e9da 8900 	ldrd	r8, r9, [sl]
 8014a04:	4630      	mov	r0, r6
 8014a06:	4642      	mov	r2, r8
 8014a08:	464b      	mov	r3, r9
 8014a0a:	4639      	mov	r1, r7
 8014a0c:	f7eb fc44 	bl	8000298 <__aeabi_dsub>
 8014a10:	462b      	mov	r3, r5
 8014a12:	4622      	mov	r2, r4
 8014a14:	f7eb fc40 	bl	8000298 <__aeabi_dsub>
 8014a18:	9b02      	ldr	r3, [sp, #8]
 8014a1a:	2b00      	cmp	r3, #0
 8014a1c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8014a20:	f6bf af0a 	bge.w	8014838 <__ieee754_rem_pio2+0x80>
 8014a24:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8014a28:	f8ca 3004 	str.w	r3, [sl, #4]
 8014a2c:	f8ca 8000 	str.w	r8, [sl]
 8014a30:	f8ca 0008 	str.w	r0, [sl, #8]
 8014a34:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8014a38:	f8ca 300c 	str.w	r3, [sl, #12]
 8014a3c:	f1cb 0b00 	rsb	fp, fp, #0
 8014a40:	e6fa      	b.n	8014838 <__ieee754_rem_pio2+0x80>
 8014a42:	a327      	add	r3, pc, #156	; (adr r3, 8014ae0 <__ieee754_rem_pio2+0x328>)
 8014a44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014a48:	ec51 0b18 	vmov	r0, r1, d8
 8014a4c:	f7eb fddc 	bl	8000608 <__aeabi_dmul>
 8014a50:	4604      	mov	r4, r0
 8014a52:	460d      	mov	r5, r1
 8014a54:	4602      	mov	r2, r0
 8014a56:	460b      	mov	r3, r1
 8014a58:	4640      	mov	r0, r8
 8014a5a:	4649      	mov	r1, r9
 8014a5c:	f7eb fc1c 	bl	8000298 <__aeabi_dsub>
 8014a60:	4602      	mov	r2, r0
 8014a62:	460b      	mov	r3, r1
 8014a64:	4606      	mov	r6, r0
 8014a66:	460f      	mov	r7, r1
 8014a68:	4640      	mov	r0, r8
 8014a6a:	4649      	mov	r1, r9
 8014a6c:	f7eb fc14 	bl	8000298 <__aeabi_dsub>
 8014a70:	4622      	mov	r2, r4
 8014a72:	462b      	mov	r3, r5
 8014a74:	f7eb fc10 	bl	8000298 <__aeabi_dsub>
 8014a78:	a31b      	add	r3, pc, #108	; (adr r3, 8014ae8 <__ieee754_rem_pio2+0x330>)
 8014a7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014a7e:	4604      	mov	r4, r0
 8014a80:	460d      	mov	r5, r1
 8014a82:	ec51 0b18 	vmov	r0, r1, d8
 8014a86:	f7eb fdbf 	bl	8000608 <__aeabi_dmul>
 8014a8a:	4622      	mov	r2, r4
 8014a8c:	462b      	mov	r3, r5
 8014a8e:	f7eb fc03 	bl	8000298 <__aeabi_dsub>
 8014a92:	4604      	mov	r4, r0
 8014a94:	460d      	mov	r5, r1
 8014a96:	e75f      	b.n	8014958 <__ieee754_rem_pio2+0x1a0>
 8014a98:	4b1b      	ldr	r3, [pc, #108]	; (8014b08 <__ieee754_rem_pio2+0x350>)
 8014a9a:	4598      	cmp	r8, r3
 8014a9c:	dd36      	ble.n	8014b0c <__ieee754_rem_pio2+0x354>
 8014a9e:	ee10 2a10 	vmov	r2, s0
 8014aa2:	462b      	mov	r3, r5
 8014aa4:	4620      	mov	r0, r4
 8014aa6:	4629      	mov	r1, r5
 8014aa8:	f7eb fbf6 	bl	8000298 <__aeabi_dsub>
 8014aac:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8014ab0:	e9ca 0100 	strd	r0, r1, [sl]
 8014ab4:	e694      	b.n	80147e0 <__ieee754_rem_pio2+0x28>
 8014ab6:	bf00      	nop
 8014ab8:	54400000 	.word	0x54400000
 8014abc:	3ff921fb 	.word	0x3ff921fb
 8014ac0:	1a626331 	.word	0x1a626331
 8014ac4:	3dd0b461 	.word	0x3dd0b461
 8014ac8:	1a600000 	.word	0x1a600000
 8014acc:	3dd0b461 	.word	0x3dd0b461
 8014ad0:	2e037073 	.word	0x2e037073
 8014ad4:	3ba3198a 	.word	0x3ba3198a
 8014ad8:	6dc9c883 	.word	0x6dc9c883
 8014adc:	3fe45f30 	.word	0x3fe45f30
 8014ae0:	2e000000 	.word	0x2e000000
 8014ae4:	3ba3198a 	.word	0x3ba3198a
 8014ae8:	252049c1 	.word	0x252049c1
 8014aec:	397b839a 	.word	0x397b839a
 8014af0:	3fe921fb 	.word	0x3fe921fb
 8014af4:	4002d97b 	.word	0x4002d97b
 8014af8:	3ff921fb 	.word	0x3ff921fb
 8014afc:	413921fb 	.word	0x413921fb
 8014b00:	3fe00000 	.word	0x3fe00000
 8014b04:	08016770 	.word	0x08016770
 8014b08:	7fefffff 	.word	0x7fefffff
 8014b0c:	ea4f 5428 	mov.w	r4, r8, asr #20
 8014b10:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 8014b14:	ee10 0a10 	vmov	r0, s0
 8014b18:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 8014b1c:	ee10 6a10 	vmov	r6, s0
 8014b20:	460f      	mov	r7, r1
 8014b22:	f7ec f821 	bl	8000b68 <__aeabi_d2iz>
 8014b26:	f7eb fd05 	bl	8000534 <__aeabi_i2d>
 8014b2a:	4602      	mov	r2, r0
 8014b2c:	460b      	mov	r3, r1
 8014b2e:	4630      	mov	r0, r6
 8014b30:	4639      	mov	r1, r7
 8014b32:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8014b36:	f7eb fbaf 	bl	8000298 <__aeabi_dsub>
 8014b3a:	4b22      	ldr	r3, [pc, #136]	; (8014bc4 <__ieee754_rem_pio2+0x40c>)
 8014b3c:	2200      	movs	r2, #0
 8014b3e:	f7eb fd63 	bl	8000608 <__aeabi_dmul>
 8014b42:	460f      	mov	r7, r1
 8014b44:	4606      	mov	r6, r0
 8014b46:	f7ec f80f 	bl	8000b68 <__aeabi_d2iz>
 8014b4a:	f7eb fcf3 	bl	8000534 <__aeabi_i2d>
 8014b4e:	4602      	mov	r2, r0
 8014b50:	460b      	mov	r3, r1
 8014b52:	4630      	mov	r0, r6
 8014b54:	4639      	mov	r1, r7
 8014b56:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8014b5a:	f7eb fb9d 	bl	8000298 <__aeabi_dsub>
 8014b5e:	4b19      	ldr	r3, [pc, #100]	; (8014bc4 <__ieee754_rem_pio2+0x40c>)
 8014b60:	2200      	movs	r2, #0
 8014b62:	f7eb fd51 	bl	8000608 <__aeabi_dmul>
 8014b66:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8014b6a:	ad04      	add	r5, sp, #16
 8014b6c:	f04f 0803 	mov.w	r8, #3
 8014b70:	46a9      	mov	r9, r5
 8014b72:	2600      	movs	r6, #0
 8014b74:	2700      	movs	r7, #0
 8014b76:	4632      	mov	r2, r6
 8014b78:	463b      	mov	r3, r7
 8014b7a:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 8014b7e:	46c3      	mov	fp, r8
 8014b80:	3d08      	subs	r5, #8
 8014b82:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8014b86:	f7eb ffa7 	bl	8000ad8 <__aeabi_dcmpeq>
 8014b8a:	2800      	cmp	r0, #0
 8014b8c:	d1f3      	bne.n	8014b76 <__ieee754_rem_pio2+0x3be>
 8014b8e:	4b0e      	ldr	r3, [pc, #56]	; (8014bc8 <__ieee754_rem_pio2+0x410>)
 8014b90:	9301      	str	r3, [sp, #4]
 8014b92:	2302      	movs	r3, #2
 8014b94:	9300      	str	r3, [sp, #0]
 8014b96:	4622      	mov	r2, r4
 8014b98:	465b      	mov	r3, fp
 8014b9a:	4651      	mov	r1, sl
 8014b9c:	4648      	mov	r0, r9
 8014b9e:	f000 f993 	bl	8014ec8 <__kernel_rem_pio2>
 8014ba2:	9b02      	ldr	r3, [sp, #8]
 8014ba4:	2b00      	cmp	r3, #0
 8014ba6:	4683      	mov	fp, r0
 8014ba8:	f6bf ae46 	bge.w	8014838 <__ieee754_rem_pio2+0x80>
 8014bac:	f8da 3004 	ldr.w	r3, [sl, #4]
 8014bb0:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8014bb4:	f8ca 3004 	str.w	r3, [sl, #4]
 8014bb8:	f8da 300c 	ldr.w	r3, [sl, #12]
 8014bbc:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8014bc0:	e73a      	b.n	8014a38 <__ieee754_rem_pio2+0x280>
 8014bc2:	bf00      	nop
 8014bc4:	41700000 	.word	0x41700000
 8014bc8:	080167f0 	.word	0x080167f0

08014bcc <__ieee754_sqrt>:
 8014bcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014bd0:	ec55 4b10 	vmov	r4, r5, d0
 8014bd4:	4e56      	ldr	r6, [pc, #344]	; (8014d30 <__ieee754_sqrt+0x164>)
 8014bd6:	43ae      	bics	r6, r5
 8014bd8:	ee10 0a10 	vmov	r0, s0
 8014bdc:	ee10 3a10 	vmov	r3, s0
 8014be0:	4629      	mov	r1, r5
 8014be2:	462a      	mov	r2, r5
 8014be4:	d110      	bne.n	8014c08 <__ieee754_sqrt+0x3c>
 8014be6:	ee10 2a10 	vmov	r2, s0
 8014bea:	462b      	mov	r3, r5
 8014bec:	f7eb fd0c 	bl	8000608 <__aeabi_dmul>
 8014bf0:	4602      	mov	r2, r0
 8014bf2:	460b      	mov	r3, r1
 8014bf4:	4620      	mov	r0, r4
 8014bf6:	4629      	mov	r1, r5
 8014bf8:	f7eb fb50 	bl	800029c <__adddf3>
 8014bfc:	4604      	mov	r4, r0
 8014bfe:	460d      	mov	r5, r1
 8014c00:	ec45 4b10 	vmov	d0, r4, r5
 8014c04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014c08:	2d00      	cmp	r5, #0
 8014c0a:	dc10      	bgt.n	8014c2e <__ieee754_sqrt+0x62>
 8014c0c:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8014c10:	4330      	orrs	r0, r6
 8014c12:	d0f5      	beq.n	8014c00 <__ieee754_sqrt+0x34>
 8014c14:	b15d      	cbz	r5, 8014c2e <__ieee754_sqrt+0x62>
 8014c16:	ee10 2a10 	vmov	r2, s0
 8014c1a:	462b      	mov	r3, r5
 8014c1c:	ee10 0a10 	vmov	r0, s0
 8014c20:	f7eb fb3a 	bl	8000298 <__aeabi_dsub>
 8014c24:	4602      	mov	r2, r0
 8014c26:	460b      	mov	r3, r1
 8014c28:	f7eb fe18 	bl	800085c <__aeabi_ddiv>
 8014c2c:	e7e6      	b.n	8014bfc <__ieee754_sqrt+0x30>
 8014c2e:	1509      	asrs	r1, r1, #20
 8014c30:	d076      	beq.n	8014d20 <__ieee754_sqrt+0x154>
 8014c32:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8014c36:	07ce      	lsls	r6, r1, #31
 8014c38:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 8014c3c:	bf5e      	ittt	pl
 8014c3e:	0fda      	lsrpl	r2, r3, #31
 8014c40:	005b      	lslpl	r3, r3, #1
 8014c42:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 8014c46:	0fda      	lsrs	r2, r3, #31
 8014c48:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 8014c4c:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 8014c50:	2000      	movs	r0, #0
 8014c52:	106d      	asrs	r5, r5, #1
 8014c54:	005b      	lsls	r3, r3, #1
 8014c56:	f04f 0e16 	mov.w	lr, #22
 8014c5a:	4684      	mov	ip, r0
 8014c5c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8014c60:	eb0c 0401 	add.w	r4, ip, r1
 8014c64:	4294      	cmp	r4, r2
 8014c66:	bfde      	ittt	le
 8014c68:	1b12      	suble	r2, r2, r4
 8014c6a:	eb04 0c01 	addle.w	ip, r4, r1
 8014c6e:	1840      	addle	r0, r0, r1
 8014c70:	0052      	lsls	r2, r2, #1
 8014c72:	f1be 0e01 	subs.w	lr, lr, #1
 8014c76:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 8014c7a:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8014c7e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8014c82:	d1ed      	bne.n	8014c60 <__ieee754_sqrt+0x94>
 8014c84:	4671      	mov	r1, lr
 8014c86:	2720      	movs	r7, #32
 8014c88:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8014c8c:	4562      	cmp	r2, ip
 8014c8e:	eb04 060e 	add.w	r6, r4, lr
 8014c92:	dc02      	bgt.n	8014c9a <__ieee754_sqrt+0xce>
 8014c94:	d113      	bne.n	8014cbe <__ieee754_sqrt+0xf2>
 8014c96:	429e      	cmp	r6, r3
 8014c98:	d811      	bhi.n	8014cbe <__ieee754_sqrt+0xf2>
 8014c9a:	2e00      	cmp	r6, #0
 8014c9c:	eb06 0e04 	add.w	lr, r6, r4
 8014ca0:	da43      	bge.n	8014d2a <__ieee754_sqrt+0x15e>
 8014ca2:	f1be 0f00 	cmp.w	lr, #0
 8014ca6:	db40      	blt.n	8014d2a <__ieee754_sqrt+0x15e>
 8014ca8:	f10c 0801 	add.w	r8, ip, #1
 8014cac:	eba2 020c 	sub.w	r2, r2, ip
 8014cb0:	429e      	cmp	r6, r3
 8014cb2:	bf88      	it	hi
 8014cb4:	f102 32ff 	addhi.w	r2, r2, #4294967295	; 0xffffffff
 8014cb8:	1b9b      	subs	r3, r3, r6
 8014cba:	4421      	add	r1, r4
 8014cbc:	46c4      	mov	ip, r8
 8014cbe:	0052      	lsls	r2, r2, #1
 8014cc0:	3f01      	subs	r7, #1
 8014cc2:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 8014cc6:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8014cca:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8014cce:	d1dd      	bne.n	8014c8c <__ieee754_sqrt+0xc0>
 8014cd0:	4313      	orrs	r3, r2
 8014cd2:	d006      	beq.n	8014ce2 <__ieee754_sqrt+0x116>
 8014cd4:	1c4c      	adds	r4, r1, #1
 8014cd6:	bf13      	iteet	ne
 8014cd8:	3101      	addne	r1, #1
 8014cda:	3001      	addeq	r0, #1
 8014cdc:	4639      	moveq	r1, r7
 8014cde:	f021 0101 	bicne.w	r1, r1, #1
 8014ce2:	1043      	asrs	r3, r0, #1
 8014ce4:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8014ce8:	0849      	lsrs	r1, r1, #1
 8014cea:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8014cee:	07c2      	lsls	r2, r0, #31
 8014cf0:	bf48      	it	mi
 8014cf2:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 8014cf6:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 8014cfa:	460c      	mov	r4, r1
 8014cfc:	463d      	mov	r5, r7
 8014cfe:	e77f      	b.n	8014c00 <__ieee754_sqrt+0x34>
 8014d00:	0ada      	lsrs	r2, r3, #11
 8014d02:	3815      	subs	r0, #21
 8014d04:	055b      	lsls	r3, r3, #21
 8014d06:	2a00      	cmp	r2, #0
 8014d08:	d0fa      	beq.n	8014d00 <__ieee754_sqrt+0x134>
 8014d0a:	02d7      	lsls	r7, r2, #11
 8014d0c:	d50a      	bpl.n	8014d24 <__ieee754_sqrt+0x158>
 8014d0e:	f1c1 0420 	rsb	r4, r1, #32
 8014d12:	fa23 f404 	lsr.w	r4, r3, r4
 8014d16:	1e4d      	subs	r5, r1, #1
 8014d18:	408b      	lsls	r3, r1
 8014d1a:	4322      	orrs	r2, r4
 8014d1c:	1b41      	subs	r1, r0, r5
 8014d1e:	e788      	b.n	8014c32 <__ieee754_sqrt+0x66>
 8014d20:	4608      	mov	r0, r1
 8014d22:	e7f0      	b.n	8014d06 <__ieee754_sqrt+0x13a>
 8014d24:	0052      	lsls	r2, r2, #1
 8014d26:	3101      	adds	r1, #1
 8014d28:	e7ef      	b.n	8014d0a <__ieee754_sqrt+0x13e>
 8014d2a:	46e0      	mov	r8, ip
 8014d2c:	e7be      	b.n	8014cac <__ieee754_sqrt+0xe0>
 8014d2e:	bf00      	nop
 8014d30:	7ff00000 	.word	0x7ff00000
 8014d34:	00000000 	.word	0x00000000

08014d38 <__kernel_cos>:
 8014d38:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014d3c:	ec57 6b10 	vmov	r6, r7, d0
 8014d40:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8014d44:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8014d48:	ed8d 1b00 	vstr	d1, [sp]
 8014d4c:	da07      	bge.n	8014d5e <__kernel_cos+0x26>
 8014d4e:	ee10 0a10 	vmov	r0, s0
 8014d52:	4639      	mov	r1, r7
 8014d54:	f7eb ff08 	bl	8000b68 <__aeabi_d2iz>
 8014d58:	2800      	cmp	r0, #0
 8014d5a:	f000 8088 	beq.w	8014e6e <__kernel_cos+0x136>
 8014d5e:	4632      	mov	r2, r6
 8014d60:	463b      	mov	r3, r7
 8014d62:	4630      	mov	r0, r6
 8014d64:	4639      	mov	r1, r7
 8014d66:	f7eb fc4f 	bl	8000608 <__aeabi_dmul>
 8014d6a:	4b51      	ldr	r3, [pc, #324]	; (8014eb0 <__kernel_cos+0x178>)
 8014d6c:	2200      	movs	r2, #0
 8014d6e:	4604      	mov	r4, r0
 8014d70:	460d      	mov	r5, r1
 8014d72:	f7eb fc49 	bl	8000608 <__aeabi_dmul>
 8014d76:	a340      	add	r3, pc, #256	; (adr r3, 8014e78 <__kernel_cos+0x140>)
 8014d78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014d7c:	4682      	mov	sl, r0
 8014d7e:	468b      	mov	fp, r1
 8014d80:	4620      	mov	r0, r4
 8014d82:	4629      	mov	r1, r5
 8014d84:	f7eb fc40 	bl	8000608 <__aeabi_dmul>
 8014d88:	a33d      	add	r3, pc, #244	; (adr r3, 8014e80 <__kernel_cos+0x148>)
 8014d8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014d8e:	f7eb fa85 	bl	800029c <__adddf3>
 8014d92:	4622      	mov	r2, r4
 8014d94:	462b      	mov	r3, r5
 8014d96:	f7eb fc37 	bl	8000608 <__aeabi_dmul>
 8014d9a:	a33b      	add	r3, pc, #236	; (adr r3, 8014e88 <__kernel_cos+0x150>)
 8014d9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014da0:	f7eb fa7a 	bl	8000298 <__aeabi_dsub>
 8014da4:	4622      	mov	r2, r4
 8014da6:	462b      	mov	r3, r5
 8014da8:	f7eb fc2e 	bl	8000608 <__aeabi_dmul>
 8014dac:	a338      	add	r3, pc, #224	; (adr r3, 8014e90 <__kernel_cos+0x158>)
 8014dae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014db2:	f7eb fa73 	bl	800029c <__adddf3>
 8014db6:	4622      	mov	r2, r4
 8014db8:	462b      	mov	r3, r5
 8014dba:	f7eb fc25 	bl	8000608 <__aeabi_dmul>
 8014dbe:	a336      	add	r3, pc, #216	; (adr r3, 8014e98 <__kernel_cos+0x160>)
 8014dc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014dc4:	f7eb fa68 	bl	8000298 <__aeabi_dsub>
 8014dc8:	4622      	mov	r2, r4
 8014dca:	462b      	mov	r3, r5
 8014dcc:	f7eb fc1c 	bl	8000608 <__aeabi_dmul>
 8014dd0:	a333      	add	r3, pc, #204	; (adr r3, 8014ea0 <__kernel_cos+0x168>)
 8014dd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014dd6:	f7eb fa61 	bl	800029c <__adddf3>
 8014dda:	4622      	mov	r2, r4
 8014ddc:	462b      	mov	r3, r5
 8014dde:	f7eb fc13 	bl	8000608 <__aeabi_dmul>
 8014de2:	4622      	mov	r2, r4
 8014de4:	462b      	mov	r3, r5
 8014de6:	f7eb fc0f 	bl	8000608 <__aeabi_dmul>
 8014dea:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014dee:	4604      	mov	r4, r0
 8014df0:	460d      	mov	r5, r1
 8014df2:	4630      	mov	r0, r6
 8014df4:	4639      	mov	r1, r7
 8014df6:	f7eb fc07 	bl	8000608 <__aeabi_dmul>
 8014dfa:	460b      	mov	r3, r1
 8014dfc:	4602      	mov	r2, r0
 8014dfe:	4629      	mov	r1, r5
 8014e00:	4620      	mov	r0, r4
 8014e02:	f7eb fa49 	bl	8000298 <__aeabi_dsub>
 8014e06:	4b2b      	ldr	r3, [pc, #172]	; (8014eb4 <__kernel_cos+0x17c>)
 8014e08:	4598      	cmp	r8, r3
 8014e0a:	4606      	mov	r6, r0
 8014e0c:	460f      	mov	r7, r1
 8014e0e:	dc10      	bgt.n	8014e32 <__kernel_cos+0xfa>
 8014e10:	4602      	mov	r2, r0
 8014e12:	460b      	mov	r3, r1
 8014e14:	4650      	mov	r0, sl
 8014e16:	4659      	mov	r1, fp
 8014e18:	f7eb fa3e 	bl	8000298 <__aeabi_dsub>
 8014e1c:	460b      	mov	r3, r1
 8014e1e:	4926      	ldr	r1, [pc, #152]	; (8014eb8 <__kernel_cos+0x180>)
 8014e20:	4602      	mov	r2, r0
 8014e22:	2000      	movs	r0, #0
 8014e24:	f7eb fa38 	bl	8000298 <__aeabi_dsub>
 8014e28:	ec41 0b10 	vmov	d0, r0, r1
 8014e2c:	b003      	add	sp, #12
 8014e2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014e32:	4b22      	ldr	r3, [pc, #136]	; (8014ebc <__kernel_cos+0x184>)
 8014e34:	4920      	ldr	r1, [pc, #128]	; (8014eb8 <__kernel_cos+0x180>)
 8014e36:	4598      	cmp	r8, r3
 8014e38:	bfcc      	ite	gt
 8014e3a:	4d21      	ldrgt	r5, [pc, #132]	; (8014ec0 <__kernel_cos+0x188>)
 8014e3c:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 8014e40:	2400      	movs	r4, #0
 8014e42:	4622      	mov	r2, r4
 8014e44:	462b      	mov	r3, r5
 8014e46:	2000      	movs	r0, #0
 8014e48:	f7eb fa26 	bl	8000298 <__aeabi_dsub>
 8014e4c:	4622      	mov	r2, r4
 8014e4e:	4680      	mov	r8, r0
 8014e50:	4689      	mov	r9, r1
 8014e52:	462b      	mov	r3, r5
 8014e54:	4650      	mov	r0, sl
 8014e56:	4659      	mov	r1, fp
 8014e58:	f7eb fa1e 	bl	8000298 <__aeabi_dsub>
 8014e5c:	4632      	mov	r2, r6
 8014e5e:	463b      	mov	r3, r7
 8014e60:	f7eb fa1a 	bl	8000298 <__aeabi_dsub>
 8014e64:	4602      	mov	r2, r0
 8014e66:	460b      	mov	r3, r1
 8014e68:	4640      	mov	r0, r8
 8014e6a:	4649      	mov	r1, r9
 8014e6c:	e7da      	b.n	8014e24 <__kernel_cos+0xec>
 8014e6e:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8014ea8 <__kernel_cos+0x170>
 8014e72:	e7db      	b.n	8014e2c <__kernel_cos+0xf4>
 8014e74:	f3af 8000 	nop.w
 8014e78:	be8838d4 	.word	0xbe8838d4
 8014e7c:	bda8fae9 	.word	0xbda8fae9
 8014e80:	bdb4b1c4 	.word	0xbdb4b1c4
 8014e84:	3e21ee9e 	.word	0x3e21ee9e
 8014e88:	809c52ad 	.word	0x809c52ad
 8014e8c:	3e927e4f 	.word	0x3e927e4f
 8014e90:	19cb1590 	.word	0x19cb1590
 8014e94:	3efa01a0 	.word	0x3efa01a0
 8014e98:	16c15177 	.word	0x16c15177
 8014e9c:	3f56c16c 	.word	0x3f56c16c
 8014ea0:	5555554c 	.word	0x5555554c
 8014ea4:	3fa55555 	.word	0x3fa55555
 8014ea8:	00000000 	.word	0x00000000
 8014eac:	3ff00000 	.word	0x3ff00000
 8014eb0:	3fe00000 	.word	0x3fe00000
 8014eb4:	3fd33332 	.word	0x3fd33332
 8014eb8:	3ff00000 	.word	0x3ff00000
 8014ebc:	3fe90000 	.word	0x3fe90000
 8014ec0:	3fd20000 	.word	0x3fd20000
 8014ec4:	00000000 	.word	0x00000000

08014ec8 <__kernel_rem_pio2>:
 8014ec8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014ecc:	ed2d 8b02 	vpush	{d8}
 8014ed0:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 8014ed4:	f112 0f14 	cmn.w	r2, #20
 8014ed8:	9308      	str	r3, [sp, #32]
 8014eda:	9101      	str	r1, [sp, #4]
 8014edc:	4bc6      	ldr	r3, [pc, #792]	; (80151f8 <__kernel_rem_pio2+0x330>)
 8014ede:	99a4      	ldr	r1, [sp, #656]	; 0x290
 8014ee0:	9009      	str	r0, [sp, #36]	; 0x24
 8014ee2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8014ee6:	9304      	str	r3, [sp, #16]
 8014ee8:	9b08      	ldr	r3, [sp, #32]
 8014eea:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 8014eee:	bfa8      	it	ge
 8014ef0:	1ed4      	subge	r4, r2, #3
 8014ef2:	9306      	str	r3, [sp, #24]
 8014ef4:	bfb2      	itee	lt
 8014ef6:	2400      	movlt	r4, #0
 8014ef8:	2318      	movge	r3, #24
 8014efa:	fb94 f4f3 	sdivge	r4, r4, r3
 8014efe:	f06f 0317 	mvn.w	r3, #23
 8014f02:	fb04 3303 	mla	r3, r4, r3, r3
 8014f06:	eb03 0a02 	add.w	sl, r3, r2
 8014f0a:	9b04      	ldr	r3, [sp, #16]
 8014f0c:	9a06      	ldr	r2, [sp, #24]
 8014f0e:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 80151e8 <__kernel_rem_pio2+0x320>
 8014f12:	eb03 0802 	add.w	r8, r3, r2
 8014f16:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8014f18:	1aa7      	subs	r7, r4, r2
 8014f1a:	ae20      	add	r6, sp, #128	; 0x80
 8014f1c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8014f20:	2500      	movs	r5, #0
 8014f22:	4545      	cmp	r5, r8
 8014f24:	dd18      	ble.n	8014f58 <__kernel_rem_pio2+0x90>
 8014f26:	9b08      	ldr	r3, [sp, #32]
 8014f28:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8014f2c:	aa20      	add	r2, sp, #128	; 0x80
 8014f2e:	ed9f 8bae 	vldr	d8, [pc, #696]	; 80151e8 <__kernel_rem_pio2+0x320>
 8014f32:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8014f36:	f1c3 0301 	rsb	r3, r3, #1
 8014f3a:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 8014f3e:	9307      	str	r3, [sp, #28]
 8014f40:	9b07      	ldr	r3, [sp, #28]
 8014f42:	9a04      	ldr	r2, [sp, #16]
 8014f44:	4443      	add	r3, r8
 8014f46:	429a      	cmp	r2, r3
 8014f48:	db2f      	blt.n	8014faa <__kernel_rem_pio2+0xe2>
 8014f4a:	ed8d 8b02 	vstr	d8, [sp, #8]
 8014f4e:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8014f52:	462f      	mov	r7, r5
 8014f54:	2600      	movs	r6, #0
 8014f56:	e01b      	b.n	8014f90 <__kernel_rem_pio2+0xc8>
 8014f58:	42ef      	cmn	r7, r5
 8014f5a:	d407      	bmi.n	8014f6c <__kernel_rem_pio2+0xa4>
 8014f5c:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8014f60:	f7eb fae8 	bl	8000534 <__aeabi_i2d>
 8014f64:	e8e6 0102 	strd	r0, r1, [r6], #8
 8014f68:	3501      	adds	r5, #1
 8014f6a:	e7da      	b.n	8014f22 <__kernel_rem_pio2+0x5a>
 8014f6c:	ec51 0b18 	vmov	r0, r1, d8
 8014f70:	e7f8      	b.n	8014f64 <__kernel_rem_pio2+0x9c>
 8014f72:	e9d7 2300 	ldrd	r2, r3, [r7]
 8014f76:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8014f7a:	f7eb fb45 	bl	8000608 <__aeabi_dmul>
 8014f7e:	4602      	mov	r2, r0
 8014f80:	460b      	mov	r3, r1
 8014f82:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014f86:	f7eb f989 	bl	800029c <__adddf3>
 8014f8a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014f8e:	3601      	adds	r6, #1
 8014f90:	9b06      	ldr	r3, [sp, #24]
 8014f92:	429e      	cmp	r6, r3
 8014f94:	f1a7 0708 	sub.w	r7, r7, #8
 8014f98:	ddeb      	ble.n	8014f72 <__kernel_rem_pio2+0xaa>
 8014f9a:	ed9d 7b02 	vldr	d7, [sp, #8]
 8014f9e:	3508      	adds	r5, #8
 8014fa0:	ecab 7b02 	vstmia	fp!, {d7}
 8014fa4:	f108 0801 	add.w	r8, r8, #1
 8014fa8:	e7ca      	b.n	8014f40 <__kernel_rem_pio2+0x78>
 8014faa:	9b04      	ldr	r3, [sp, #16]
 8014fac:	aa0c      	add	r2, sp, #48	; 0x30
 8014fae:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8014fb2:	930b      	str	r3, [sp, #44]	; 0x2c
 8014fb4:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8014fb6:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8014fba:	9c04      	ldr	r4, [sp, #16]
 8014fbc:	930a      	str	r3, [sp, #40]	; 0x28
 8014fbe:	ab98      	add	r3, sp, #608	; 0x260
 8014fc0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8014fc4:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 8014fc8:	f10d 0b30 	add.w	fp, sp, #48	; 0x30
 8014fcc:	f8cd b008 	str.w	fp, [sp, #8]
 8014fd0:	4625      	mov	r5, r4
 8014fd2:	2d00      	cmp	r5, #0
 8014fd4:	dc78      	bgt.n	80150c8 <__kernel_rem_pio2+0x200>
 8014fd6:	ec47 6b10 	vmov	d0, r6, r7
 8014fda:	4650      	mov	r0, sl
 8014fdc:	f000 fe3c 	bl	8015c58 <scalbn>
 8014fe0:	ec57 6b10 	vmov	r6, r7, d0
 8014fe4:	2200      	movs	r2, #0
 8014fe6:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8014fea:	ee10 0a10 	vmov	r0, s0
 8014fee:	4639      	mov	r1, r7
 8014ff0:	f7eb fb0a 	bl	8000608 <__aeabi_dmul>
 8014ff4:	ec41 0b10 	vmov	d0, r0, r1
 8014ff8:	f000 fd1a 	bl	8015a30 <floor>
 8014ffc:	4b7f      	ldr	r3, [pc, #508]	; (80151fc <__kernel_rem_pio2+0x334>)
 8014ffe:	ec51 0b10 	vmov	r0, r1, d0
 8015002:	2200      	movs	r2, #0
 8015004:	f7eb fb00 	bl	8000608 <__aeabi_dmul>
 8015008:	4602      	mov	r2, r0
 801500a:	460b      	mov	r3, r1
 801500c:	4630      	mov	r0, r6
 801500e:	4639      	mov	r1, r7
 8015010:	f7eb f942 	bl	8000298 <__aeabi_dsub>
 8015014:	460f      	mov	r7, r1
 8015016:	4606      	mov	r6, r0
 8015018:	f7eb fda6 	bl	8000b68 <__aeabi_d2iz>
 801501c:	9007      	str	r0, [sp, #28]
 801501e:	f7eb fa89 	bl	8000534 <__aeabi_i2d>
 8015022:	4602      	mov	r2, r0
 8015024:	460b      	mov	r3, r1
 8015026:	4630      	mov	r0, r6
 8015028:	4639      	mov	r1, r7
 801502a:	f7eb f935 	bl	8000298 <__aeabi_dsub>
 801502e:	f1ba 0f00 	cmp.w	sl, #0
 8015032:	4606      	mov	r6, r0
 8015034:	460f      	mov	r7, r1
 8015036:	dd70      	ble.n	801511a <__kernel_rem_pio2+0x252>
 8015038:	1e62      	subs	r2, r4, #1
 801503a:	ab0c      	add	r3, sp, #48	; 0x30
 801503c:	9d07      	ldr	r5, [sp, #28]
 801503e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8015042:	f1ca 0118 	rsb	r1, sl, #24
 8015046:	fa40 f301 	asr.w	r3, r0, r1
 801504a:	441d      	add	r5, r3
 801504c:	408b      	lsls	r3, r1
 801504e:	1ac0      	subs	r0, r0, r3
 8015050:	ab0c      	add	r3, sp, #48	; 0x30
 8015052:	9507      	str	r5, [sp, #28]
 8015054:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8015058:	f1ca 0317 	rsb	r3, sl, #23
 801505c:	fa40 f303 	asr.w	r3, r0, r3
 8015060:	9302      	str	r3, [sp, #8]
 8015062:	9b02      	ldr	r3, [sp, #8]
 8015064:	2b00      	cmp	r3, #0
 8015066:	dd66      	ble.n	8015136 <__kernel_rem_pio2+0x26e>
 8015068:	9b07      	ldr	r3, [sp, #28]
 801506a:	2200      	movs	r2, #0
 801506c:	3301      	adds	r3, #1
 801506e:	9307      	str	r3, [sp, #28]
 8015070:	4615      	mov	r5, r2
 8015072:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8015076:	4294      	cmp	r4, r2
 8015078:	f300 8099 	bgt.w	80151ae <__kernel_rem_pio2+0x2e6>
 801507c:	f1ba 0f00 	cmp.w	sl, #0
 8015080:	dd07      	ble.n	8015092 <__kernel_rem_pio2+0x1ca>
 8015082:	f1ba 0f01 	cmp.w	sl, #1
 8015086:	f000 80a5 	beq.w	80151d4 <__kernel_rem_pio2+0x30c>
 801508a:	f1ba 0f02 	cmp.w	sl, #2
 801508e:	f000 80c1 	beq.w	8015214 <__kernel_rem_pio2+0x34c>
 8015092:	9b02      	ldr	r3, [sp, #8]
 8015094:	2b02      	cmp	r3, #2
 8015096:	d14e      	bne.n	8015136 <__kernel_rem_pio2+0x26e>
 8015098:	4632      	mov	r2, r6
 801509a:	463b      	mov	r3, r7
 801509c:	4958      	ldr	r1, [pc, #352]	; (8015200 <__kernel_rem_pio2+0x338>)
 801509e:	2000      	movs	r0, #0
 80150a0:	f7eb f8fa 	bl	8000298 <__aeabi_dsub>
 80150a4:	4606      	mov	r6, r0
 80150a6:	460f      	mov	r7, r1
 80150a8:	2d00      	cmp	r5, #0
 80150aa:	d044      	beq.n	8015136 <__kernel_rem_pio2+0x26e>
 80150ac:	4650      	mov	r0, sl
 80150ae:	ed9f 0b50 	vldr	d0, [pc, #320]	; 80151f0 <__kernel_rem_pio2+0x328>
 80150b2:	f000 fdd1 	bl	8015c58 <scalbn>
 80150b6:	4630      	mov	r0, r6
 80150b8:	4639      	mov	r1, r7
 80150ba:	ec53 2b10 	vmov	r2, r3, d0
 80150be:	f7eb f8eb 	bl	8000298 <__aeabi_dsub>
 80150c2:	4606      	mov	r6, r0
 80150c4:	460f      	mov	r7, r1
 80150c6:	e036      	b.n	8015136 <__kernel_rem_pio2+0x26e>
 80150c8:	4b4e      	ldr	r3, [pc, #312]	; (8015204 <__kernel_rem_pio2+0x33c>)
 80150ca:	2200      	movs	r2, #0
 80150cc:	4630      	mov	r0, r6
 80150ce:	4639      	mov	r1, r7
 80150d0:	f7eb fa9a 	bl	8000608 <__aeabi_dmul>
 80150d4:	f7eb fd48 	bl	8000b68 <__aeabi_d2iz>
 80150d8:	f7eb fa2c 	bl	8000534 <__aeabi_i2d>
 80150dc:	4b4a      	ldr	r3, [pc, #296]	; (8015208 <__kernel_rem_pio2+0x340>)
 80150de:	2200      	movs	r2, #0
 80150e0:	4680      	mov	r8, r0
 80150e2:	4689      	mov	r9, r1
 80150e4:	f7eb fa90 	bl	8000608 <__aeabi_dmul>
 80150e8:	4602      	mov	r2, r0
 80150ea:	460b      	mov	r3, r1
 80150ec:	4630      	mov	r0, r6
 80150ee:	4639      	mov	r1, r7
 80150f0:	f7eb f8d2 	bl	8000298 <__aeabi_dsub>
 80150f4:	f7eb fd38 	bl	8000b68 <__aeabi_d2iz>
 80150f8:	9b02      	ldr	r3, [sp, #8]
 80150fa:	f843 0b04 	str.w	r0, [r3], #4
 80150fe:	3d01      	subs	r5, #1
 8015100:	9302      	str	r3, [sp, #8]
 8015102:	ab70      	add	r3, sp, #448	; 0x1c0
 8015104:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8015108:	e9d3 2300 	ldrd	r2, r3, [r3]
 801510c:	4640      	mov	r0, r8
 801510e:	4649      	mov	r1, r9
 8015110:	f7eb f8c4 	bl	800029c <__adddf3>
 8015114:	4606      	mov	r6, r0
 8015116:	460f      	mov	r7, r1
 8015118:	e75b      	b.n	8014fd2 <__kernel_rem_pio2+0x10a>
 801511a:	d105      	bne.n	8015128 <__kernel_rem_pio2+0x260>
 801511c:	1e63      	subs	r3, r4, #1
 801511e:	aa0c      	add	r2, sp, #48	; 0x30
 8015120:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8015124:	15c3      	asrs	r3, r0, #23
 8015126:	e79b      	b.n	8015060 <__kernel_rem_pio2+0x198>
 8015128:	4b38      	ldr	r3, [pc, #224]	; (801520c <__kernel_rem_pio2+0x344>)
 801512a:	2200      	movs	r2, #0
 801512c:	f7eb fcf2 	bl	8000b14 <__aeabi_dcmpge>
 8015130:	2800      	cmp	r0, #0
 8015132:	d139      	bne.n	80151a8 <__kernel_rem_pio2+0x2e0>
 8015134:	9002      	str	r0, [sp, #8]
 8015136:	2200      	movs	r2, #0
 8015138:	2300      	movs	r3, #0
 801513a:	4630      	mov	r0, r6
 801513c:	4639      	mov	r1, r7
 801513e:	f7eb fccb 	bl	8000ad8 <__aeabi_dcmpeq>
 8015142:	2800      	cmp	r0, #0
 8015144:	f000 80b4 	beq.w	80152b0 <__kernel_rem_pio2+0x3e8>
 8015148:	f104 3bff 	add.w	fp, r4, #4294967295	; 0xffffffff
 801514c:	465b      	mov	r3, fp
 801514e:	2200      	movs	r2, #0
 8015150:	9904      	ldr	r1, [sp, #16]
 8015152:	428b      	cmp	r3, r1
 8015154:	da65      	bge.n	8015222 <__kernel_rem_pio2+0x35a>
 8015156:	2a00      	cmp	r2, #0
 8015158:	d07b      	beq.n	8015252 <__kernel_rem_pio2+0x38a>
 801515a:	ab0c      	add	r3, sp, #48	; 0x30
 801515c:	f1aa 0a18 	sub.w	sl, sl, #24
 8015160:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 8015164:	2b00      	cmp	r3, #0
 8015166:	f000 80a0 	beq.w	80152aa <__kernel_rem_pio2+0x3e2>
 801516a:	ed9f 0b21 	vldr	d0, [pc, #132]	; 80151f0 <__kernel_rem_pio2+0x328>
 801516e:	4650      	mov	r0, sl
 8015170:	f000 fd72 	bl	8015c58 <scalbn>
 8015174:	4f23      	ldr	r7, [pc, #140]	; (8015204 <__kernel_rem_pio2+0x33c>)
 8015176:	ec55 4b10 	vmov	r4, r5, d0
 801517a:	46d8      	mov	r8, fp
 801517c:	2600      	movs	r6, #0
 801517e:	f1b8 0f00 	cmp.w	r8, #0
 8015182:	f280 80cf 	bge.w	8015324 <__kernel_rem_pio2+0x45c>
 8015186:	ed9f 8b18 	vldr	d8, [pc, #96]	; 80151e8 <__kernel_rem_pio2+0x320>
 801518a:	465f      	mov	r7, fp
 801518c:	f04f 0800 	mov.w	r8, #0
 8015190:	2f00      	cmp	r7, #0
 8015192:	f2c0 80fd 	blt.w	8015390 <__kernel_rem_pio2+0x4c8>
 8015196:	ab70      	add	r3, sp, #448	; 0x1c0
 8015198:	f8df a074 	ldr.w	sl, [pc, #116]	; 8015210 <__kernel_rem_pio2+0x348>
 801519c:	ec55 4b18 	vmov	r4, r5, d8
 80151a0:	eb03 09c7 	add.w	r9, r3, r7, lsl #3
 80151a4:	2600      	movs	r6, #0
 80151a6:	e0e5      	b.n	8015374 <__kernel_rem_pio2+0x4ac>
 80151a8:	2302      	movs	r3, #2
 80151aa:	9302      	str	r3, [sp, #8]
 80151ac:	e75c      	b.n	8015068 <__kernel_rem_pio2+0x1a0>
 80151ae:	f8db 3000 	ldr.w	r3, [fp]
 80151b2:	b955      	cbnz	r5, 80151ca <__kernel_rem_pio2+0x302>
 80151b4:	b123      	cbz	r3, 80151c0 <__kernel_rem_pio2+0x2f8>
 80151b6:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 80151ba:	f8cb 3000 	str.w	r3, [fp]
 80151be:	2301      	movs	r3, #1
 80151c0:	3201      	adds	r2, #1
 80151c2:	f10b 0b04 	add.w	fp, fp, #4
 80151c6:	461d      	mov	r5, r3
 80151c8:	e755      	b.n	8015076 <__kernel_rem_pio2+0x1ae>
 80151ca:	1acb      	subs	r3, r1, r3
 80151cc:	f8cb 3000 	str.w	r3, [fp]
 80151d0:	462b      	mov	r3, r5
 80151d2:	e7f5      	b.n	80151c0 <__kernel_rem_pio2+0x2f8>
 80151d4:	1e62      	subs	r2, r4, #1
 80151d6:	ab0c      	add	r3, sp, #48	; 0x30
 80151d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80151dc:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80151e0:	a90c      	add	r1, sp, #48	; 0x30
 80151e2:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80151e6:	e754      	b.n	8015092 <__kernel_rem_pio2+0x1ca>
	...
 80151f4:	3ff00000 	.word	0x3ff00000
 80151f8:	08016938 	.word	0x08016938
 80151fc:	40200000 	.word	0x40200000
 8015200:	3ff00000 	.word	0x3ff00000
 8015204:	3e700000 	.word	0x3e700000
 8015208:	41700000 	.word	0x41700000
 801520c:	3fe00000 	.word	0x3fe00000
 8015210:	080168f8 	.word	0x080168f8
 8015214:	1e62      	subs	r2, r4, #1
 8015216:	ab0c      	add	r3, sp, #48	; 0x30
 8015218:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801521c:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8015220:	e7de      	b.n	80151e0 <__kernel_rem_pio2+0x318>
 8015222:	a90c      	add	r1, sp, #48	; 0x30
 8015224:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8015228:	3b01      	subs	r3, #1
 801522a:	430a      	orrs	r2, r1
 801522c:	e790      	b.n	8015150 <__kernel_rem_pio2+0x288>
 801522e:	3301      	adds	r3, #1
 8015230:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8015234:	2900      	cmp	r1, #0
 8015236:	d0fa      	beq.n	801522e <__kernel_rem_pio2+0x366>
 8015238:	9a08      	ldr	r2, [sp, #32]
 801523a:	18e3      	adds	r3, r4, r3
 801523c:	18a6      	adds	r6, r4, r2
 801523e:	aa20      	add	r2, sp, #128	; 0x80
 8015240:	1c65      	adds	r5, r4, #1
 8015242:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8015246:	9302      	str	r3, [sp, #8]
 8015248:	9b02      	ldr	r3, [sp, #8]
 801524a:	42ab      	cmp	r3, r5
 801524c:	da04      	bge.n	8015258 <__kernel_rem_pio2+0x390>
 801524e:	461c      	mov	r4, r3
 8015250:	e6b5      	b.n	8014fbe <__kernel_rem_pio2+0xf6>
 8015252:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8015254:	2301      	movs	r3, #1
 8015256:	e7eb      	b.n	8015230 <__kernel_rem_pio2+0x368>
 8015258:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801525a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801525e:	f7eb f969 	bl	8000534 <__aeabi_i2d>
 8015262:	e8e6 0102 	strd	r0, r1, [r6], #8
 8015266:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015268:	46b3      	mov	fp, r6
 801526a:	461c      	mov	r4, r3
 801526c:	2700      	movs	r7, #0
 801526e:	f04f 0800 	mov.w	r8, #0
 8015272:	f04f 0900 	mov.w	r9, #0
 8015276:	9b06      	ldr	r3, [sp, #24]
 8015278:	429f      	cmp	r7, r3
 801527a:	dd06      	ble.n	801528a <__kernel_rem_pio2+0x3c2>
 801527c:	ab70      	add	r3, sp, #448	; 0x1c0
 801527e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8015282:	e9c3 8900 	strd	r8, r9, [r3]
 8015286:	3501      	adds	r5, #1
 8015288:	e7de      	b.n	8015248 <__kernel_rem_pio2+0x380>
 801528a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 801528e:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8015292:	f7eb f9b9 	bl	8000608 <__aeabi_dmul>
 8015296:	4602      	mov	r2, r0
 8015298:	460b      	mov	r3, r1
 801529a:	4640      	mov	r0, r8
 801529c:	4649      	mov	r1, r9
 801529e:	f7ea fffd 	bl	800029c <__adddf3>
 80152a2:	3701      	adds	r7, #1
 80152a4:	4680      	mov	r8, r0
 80152a6:	4689      	mov	r9, r1
 80152a8:	e7e5      	b.n	8015276 <__kernel_rem_pio2+0x3ae>
 80152aa:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 80152ae:	e754      	b.n	801515a <__kernel_rem_pio2+0x292>
 80152b0:	ec47 6b10 	vmov	d0, r6, r7
 80152b4:	f1ca 0000 	rsb	r0, sl, #0
 80152b8:	f000 fcce 	bl	8015c58 <scalbn>
 80152bc:	ec57 6b10 	vmov	r6, r7, d0
 80152c0:	4b9f      	ldr	r3, [pc, #636]	; (8015540 <__kernel_rem_pio2+0x678>)
 80152c2:	ee10 0a10 	vmov	r0, s0
 80152c6:	2200      	movs	r2, #0
 80152c8:	4639      	mov	r1, r7
 80152ca:	f7eb fc23 	bl	8000b14 <__aeabi_dcmpge>
 80152ce:	b300      	cbz	r0, 8015312 <__kernel_rem_pio2+0x44a>
 80152d0:	4b9c      	ldr	r3, [pc, #624]	; (8015544 <__kernel_rem_pio2+0x67c>)
 80152d2:	2200      	movs	r2, #0
 80152d4:	4630      	mov	r0, r6
 80152d6:	4639      	mov	r1, r7
 80152d8:	f7eb f996 	bl	8000608 <__aeabi_dmul>
 80152dc:	f7eb fc44 	bl	8000b68 <__aeabi_d2iz>
 80152e0:	4605      	mov	r5, r0
 80152e2:	f7eb f927 	bl	8000534 <__aeabi_i2d>
 80152e6:	4b96      	ldr	r3, [pc, #600]	; (8015540 <__kernel_rem_pio2+0x678>)
 80152e8:	2200      	movs	r2, #0
 80152ea:	f7eb f98d 	bl	8000608 <__aeabi_dmul>
 80152ee:	460b      	mov	r3, r1
 80152f0:	4602      	mov	r2, r0
 80152f2:	4639      	mov	r1, r7
 80152f4:	4630      	mov	r0, r6
 80152f6:	f7ea ffcf 	bl	8000298 <__aeabi_dsub>
 80152fa:	f7eb fc35 	bl	8000b68 <__aeabi_d2iz>
 80152fe:	f104 0b01 	add.w	fp, r4, #1
 8015302:	ab0c      	add	r3, sp, #48	; 0x30
 8015304:	f10a 0a18 	add.w	sl, sl, #24
 8015308:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 801530c:	f843 502b 	str.w	r5, [r3, fp, lsl #2]
 8015310:	e72b      	b.n	801516a <__kernel_rem_pio2+0x2a2>
 8015312:	4630      	mov	r0, r6
 8015314:	4639      	mov	r1, r7
 8015316:	f7eb fc27 	bl	8000b68 <__aeabi_d2iz>
 801531a:	ab0c      	add	r3, sp, #48	; 0x30
 801531c:	46a3      	mov	fp, r4
 801531e:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8015322:	e722      	b.n	801516a <__kernel_rem_pio2+0x2a2>
 8015324:	ab70      	add	r3, sp, #448	; 0x1c0
 8015326:	eb03 09c8 	add.w	r9, r3, r8, lsl #3
 801532a:	ab0c      	add	r3, sp, #48	; 0x30
 801532c:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8015330:	f7eb f900 	bl	8000534 <__aeabi_i2d>
 8015334:	4622      	mov	r2, r4
 8015336:	462b      	mov	r3, r5
 8015338:	f7eb f966 	bl	8000608 <__aeabi_dmul>
 801533c:	4632      	mov	r2, r6
 801533e:	e9c9 0100 	strd	r0, r1, [r9]
 8015342:	463b      	mov	r3, r7
 8015344:	4620      	mov	r0, r4
 8015346:	4629      	mov	r1, r5
 8015348:	f7eb f95e 	bl	8000608 <__aeabi_dmul>
 801534c:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8015350:	4604      	mov	r4, r0
 8015352:	460d      	mov	r5, r1
 8015354:	e713      	b.n	801517e <__kernel_rem_pio2+0x2b6>
 8015356:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 801535a:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 801535e:	f7eb f953 	bl	8000608 <__aeabi_dmul>
 8015362:	4602      	mov	r2, r0
 8015364:	460b      	mov	r3, r1
 8015366:	4620      	mov	r0, r4
 8015368:	4629      	mov	r1, r5
 801536a:	f7ea ff97 	bl	800029c <__adddf3>
 801536e:	3601      	adds	r6, #1
 8015370:	4604      	mov	r4, r0
 8015372:	460d      	mov	r5, r1
 8015374:	9b04      	ldr	r3, [sp, #16]
 8015376:	429e      	cmp	r6, r3
 8015378:	dc01      	bgt.n	801537e <__kernel_rem_pio2+0x4b6>
 801537a:	45b0      	cmp	r8, r6
 801537c:	daeb      	bge.n	8015356 <__kernel_rem_pio2+0x48e>
 801537e:	ab48      	add	r3, sp, #288	; 0x120
 8015380:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8015384:	e9c3 4500 	strd	r4, r5, [r3]
 8015388:	3f01      	subs	r7, #1
 801538a:	f108 0801 	add.w	r8, r8, #1
 801538e:	e6ff      	b.n	8015190 <__kernel_rem_pio2+0x2c8>
 8015390:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8015392:	2b02      	cmp	r3, #2
 8015394:	dc0b      	bgt.n	80153ae <__kernel_rem_pio2+0x4e6>
 8015396:	2b00      	cmp	r3, #0
 8015398:	dc6e      	bgt.n	8015478 <__kernel_rem_pio2+0x5b0>
 801539a:	d045      	beq.n	8015428 <__kernel_rem_pio2+0x560>
 801539c:	9b07      	ldr	r3, [sp, #28]
 801539e:	f003 0007 	and.w	r0, r3, #7
 80153a2:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 80153a6:	ecbd 8b02 	vpop	{d8}
 80153aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80153ae:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 80153b0:	2b03      	cmp	r3, #3
 80153b2:	d1f3      	bne.n	801539c <__kernel_rem_pio2+0x4d4>
 80153b4:	ab48      	add	r3, sp, #288	; 0x120
 80153b6:	eb03 0acb 	add.w	sl, r3, fp, lsl #3
 80153ba:	46d0      	mov	r8, sl
 80153bc:	46d9      	mov	r9, fp
 80153be:	f1b9 0f00 	cmp.w	r9, #0
 80153c2:	f1a8 0808 	sub.w	r8, r8, #8
 80153c6:	dc64      	bgt.n	8015492 <__kernel_rem_pio2+0x5ca>
 80153c8:	465c      	mov	r4, fp
 80153ca:	2c01      	cmp	r4, #1
 80153cc:	f1aa 0a08 	sub.w	sl, sl, #8
 80153d0:	dc7e      	bgt.n	80154d0 <__kernel_rem_pio2+0x608>
 80153d2:	2000      	movs	r0, #0
 80153d4:	2100      	movs	r1, #0
 80153d6:	f1bb 0f01 	cmp.w	fp, #1
 80153da:	f300 8097 	bgt.w	801550c <__kernel_rem_pio2+0x644>
 80153de:	9b02      	ldr	r3, [sp, #8]
 80153e0:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	; 0x120
 80153e4:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 80153e8:	2b00      	cmp	r3, #0
 80153ea:	f040 8099 	bne.w	8015520 <__kernel_rem_pio2+0x658>
 80153ee:	9b01      	ldr	r3, [sp, #4]
 80153f0:	e9c3 5600 	strd	r5, r6, [r3]
 80153f4:	e9c3 7802 	strd	r7, r8, [r3, #8]
 80153f8:	e9c3 0104 	strd	r0, r1, [r3, #16]
 80153fc:	e7ce      	b.n	801539c <__kernel_rem_pio2+0x4d4>
 80153fe:	ab48      	add	r3, sp, #288	; 0x120
 8015400:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8015404:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015408:	f7ea ff48 	bl	800029c <__adddf3>
 801540c:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8015410:	f1bb 0f00 	cmp.w	fp, #0
 8015414:	daf3      	bge.n	80153fe <__kernel_rem_pio2+0x536>
 8015416:	9b02      	ldr	r3, [sp, #8]
 8015418:	b113      	cbz	r3, 8015420 <__kernel_rem_pio2+0x558>
 801541a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801541e:	4619      	mov	r1, r3
 8015420:	9b01      	ldr	r3, [sp, #4]
 8015422:	e9c3 0100 	strd	r0, r1, [r3]
 8015426:	e7b9      	b.n	801539c <__kernel_rem_pio2+0x4d4>
 8015428:	2000      	movs	r0, #0
 801542a:	2100      	movs	r1, #0
 801542c:	e7f0      	b.n	8015410 <__kernel_rem_pio2+0x548>
 801542e:	ab48      	add	r3, sp, #288	; 0x120
 8015430:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8015434:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015438:	f7ea ff30 	bl	800029c <__adddf3>
 801543c:	3c01      	subs	r4, #1
 801543e:	2c00      	cmp	r4, #0
 8015440:	daf5      	bge.n	801542e <__kernel_rem_pio2+0x566>
 8015442:	9b02      	ldr	r3, [sp, #8]
 8015444:	b1e3      	cbz	r3, 8015480 <__kernel_rem_pio2+0x5b8>
 8015446:	4602      	mov	r2, r0
 8015448:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801544c:	9c01      	ldr	r4, [sp, #4]
 801544e:	e9c4 2300 	strd	r2, r3, [r4]
 8015452:	4602      	mov	r2, r0
 8015454:	460b      	mov	r3, r1
 8015456:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 801545a:	f7ea ff1d 	bl	8000298 <__aeabi_dsub>
 801545e:	ad4a      	add	r5, sp, #296	; 0x128
 8015460:	2401      	movs	r4, #1
 8015462:	45a3      	cmp	fp, r4
 8015464:	da0f      	bge.n	8015486 <__kernel_rem_pio2+0x5be>
 8015466:	9b02      	ldr	r3, [sp, #8]
 8015468:	b113      	cbz	r3, 8015470 <__kernel_rem_pio2+0x5a8>
 801546a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801546e:	4619      	mov	r1, r3
 8015470:	9b01      	ldr	r3, [sp, #4]
 8015472:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8015476:	e791      	b.n	801539c <__kernel_rem_pio2+0x4d4>
 8015478:	465c      	mov	r4, fp
 801547a:	2000      	movs	r0, #0
 801547c:	2100      	movs	r1, #0
 801547e:	e7de      	b.n	801543e <__kernel_rem_pio2+0x576>
 8015480:	4602      	mov	r2, r0
 8015482:	460b      	mov	r3, r1
 8015484:	e7e2      	b.n	801544c <__kernel_rem_pio2+0x584>
 8015486:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 801548a:	f7ea ff07 	bl	800029c <__adddf3>
 801548e:	3401      	adds	r4, #1
 8015490:	e7e7      	b.n	8015462 <__kernel_rem_pio2+0x59a>
 8015492:	e9d8 4500 	ldrd	r4, r5, [r8]
 8015496:	e9d8 6702 	ldrd	r6, r7, [r8, #8]
 801549a:	4620      	mov	r0, r4
 801549c:	4632      	mov	r2, r6
 801549e:	463b      	mov	r3, r7
 80154a0:	4629      	mov	r1, r5
 80154a2:	f7ea fefb 	bl	800029c <__adddf3>
 80154a6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80154aa:	4602      	mov	r2, r0
 80154ac:	460b      	mov	r3, r1
 80154ae:	4620      	mov	r0, r4
 80154b0:	4629      	mov	r1, r5
 80154b2:	f7ea fef1 	bl	8000298 <__aeabi_dsub>
 80154b6:	4632      	mov	r2, r6
 80154b8:	463b      	mov	r3, r7
 80154ba:	f7ea feef 	bl	800029c <__adddf3>
 80154be:	ed9d 7b04 	vldr	d7, [sp, #16]
 80154c2:	e9c8 0102 	strd	r0, r1, [r8, #8]
 80154c6:	ed88 7b00 	vstr	d7, [r8]
 80154ca:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 80154ce:	e776      	b.n	80153be <__kernel_rem_pio2+0x4f6>
 80154d0:	e9da 8900 	ldrd	r8, r9, [sl]
 80154d4:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 80154d8:	4640      	mov	r0, r8
 80154da:	4632      	mov	r2, r6
 80154dc:	463b      	mov	r3, r7
 80154de:	4649      	mov	r1, r9
 80154e0:	f7ea fedc 	bl	800029c <__adddf3>
 80154e4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80154e8:	4602      	mov	r2, r0
 80154ea:	460b      	mov	r3, r1
 80154ec:	4640      	mov	r0, r8
 80154ee:	4649      	mov	r1, r9
 80154f0:	f7ea fed2 	bl	8000298 <__aeabi_dsub>
 80154f4:	4632      	mov	r2, r6
 80154f6:	463b      	mov	r3, r7
 80154f8:	f7ea fed0 	bl	800029c <__adddf3>
 80154fc:	ed9d 7b04 	vldr	d7, [sp, #16]
 8015500:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8015504:	ed8a 7b00 	vstr	d7, [sl]
 8015508:	3c01      	subs	r4, #1
 801550a:	e75e      	b.n	80153ca <__kernel_rem_pio2+0x502>
 801550c:	ab48      	add	r3, sp, #288	; 0x120
 801550e:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8015512:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015516:	f7ea fec1 	bl	800029c <__adddf3>
 801551a:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 801551e:	e75a      	b.n	80153d6 <__kernel_rem_pio2+0x50e>
 8015520:	9b01      	ldr	r3, [sp, #4]
 8015522:	9a01      	ldr	r2, [sp, #4]
 8015524:	601d      	str	r5, [r3, #0]
 8015526:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 801552a:	605c      	str	r4, [r3, #4]
 801552c:	609f      	str	r7, [r3, #8]
 801552e:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 8015532:	60d3      	str	r3, [r2, #12]
 8015534:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8015538:	6110      	str	r0, [r2, #16]
 801553a:	6153      	str	r3, [r2, #20]
 801553c:	e72e      	b.n	801539c <__kernel_rem_pio2+0x4d4>
 801553e:	bf00      	nop
 8015540:	41700000 	.word	0x41700000
 8015544:	3e700000 	.word	0x3e700000

08015548 <__kernel_sin>:
 8015548:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801554c:	ed2d 8b04 	vpush	{d8-d9}
 8015550:	eeb0 8a41 	vmov.f32	s16, s2
 8015554:	eef0 8a61 	vmov.f32	s17, s3
 8015558:	ec55 4b10 	vmov	r4, r5, d0
 801555c:	b083      	sub	sp, #12
 801555e:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8015562:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8015566:	9001      	str	r0, [sp, #4]
 8015568:	da06      	bge.n	8015578 <__kernel_sin+0x30>
 801556a:	ee10 0a10 	vmov	r0, s0
 801556e:	4629      	mov	r1, r5
 8015570:	f7eb fafa 	bl	8000b68 <__aeabi_d2iz>
 8015574:	2800      	cmp	r0, #0
 8015576:	d051      	beq.n	801561c <__kernel_sin+0xd4>
 8015578:	4622      	mov	r2, r4
 801557a:	462b      	mov	r3, r5
 801557c:	4620      	mov	r0, r4
 801557e:	4629      	mov	r1, r5
 8015580:	f7eb f842 	bl	8000608 <__aeabi_dmul>
 8015584:	4682      	mov	sl, r0
 8015586:	468b      	mov	fp, r1
 8015588:	4602      	mov	r2, r0
 801558a:	460b      	mov	r3, r1
 801558c:	4620      	mov	r0, r4
 801558e:	4629      	mov	r1, r5
 8015590:	f7eb f83a 	bl	8000608 <__aeabi_dmul>
 8015594:	a341      	add	r3, pc, #260	; (adr r3, 801569c <__kernel_sin+0x154>)
 8015596:	e9d3 2300 	ldrd	r2, r3, [r3]
 801559a:	4680      	mov	r8, r0
 801559c:	4689      	mov	r9, r1
 801559e:	4650      	mov	r0, sl
 80155a0:	4659      	mov	r1, fp
 80155a2:	f7eb f831 	bl	8000608 <__aeabi_dmul>
 80155a6:	a33f      	add	r3, pc, #252	; (adr r3, 80156a4 <__kernel_sin+0x15c>)
 80155a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80155ac:	f7ea fe74 	bl	8000298 <__aeabi_dsub>
 80155b0:	4652      	mov	r2, sl
 80155b2:	465b      	mov	r3, fp
 80155b4:	f7eb f828 	bl	8000608 <__aeabi_dmul>
 80155b8:	a33c      	add	r3, pc, #240	; (adr r3, 80156ac <__kernel_sin+0x164>)
 80155ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80155be:	f7ea fe6d 	bl	800029c <__adddf3>
 80155c2:	4652      	mov	r2, sl
 80155c4:	465b      	mov	r3, fp
 80155c6:	f7eb f81f 	bl	8000608 <__aeabi_dmul>
 80155ca:	a33a      	add	r3, pc, #232	; (adr r3, 80156b4 <__kernel_sin+0x16c>)
 80155cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80155d0:	f7ea fe62 	bl	8000298 <__aeabi_dsub>
 80155d4:	4652      	mov	r2, sl
 80155d6:	465b      	mov	r3, fp
 80155d8:	f7eb f816 	bl	8000608 <__aeabi_dmul>
 80155dc:	a337      	add	r3, pc, #220	; (adr r3, 80156bc <__kernel_sin+0x174>)
 80155de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80155e2:	f7ea fe5b 	bl	800029c <__adddf3>
 80155e6:	9b01      	ldr	r3, [sp, #4]
 80155e8:	4606      	mov	r6, r0
 80155ea:	460f      	mov	r7, r1
 80155ec:	b9eb      	cbnz	r3, 801562a <__kernel_sin+0xe2>
 80155ee:	4602      	mov	r2, r0
 80155f0:	460b      	mov	r3, r1
 80155f2:	4650      	mov	r0, sl
 80155f4:	4659      	mov	r1, fp
 80155f6:	f7eb f807 	bl	8000608 <__aeabi_dmul>
 80155fa:	a325      	add	r3, pc, #148	; (adr r3, 8015690 <__kernel_sin+0x148>)
 80155fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015600:	f7ea fe4a 	bl	8000298 <__aeabi_dsub>
 8015604:	4642      	mov	r2, r8
 8015606:	464b      	mov	r3, r9
 8015608:	f7ea fffe 	bl	8000608 <__aeabi_dmul>
 801560c:	4602      	mov	r2, r0
 801560e:	460b      	mov	r3, r1
 8015610:	4620      	mov	r0, r4
 8015612:	4629      	mov	r1, r5
 8015614:	f7ea fe42 	bl	800029c <__adddf3>
 8015618:	4604      	mov	r4, r0
 801561a:	460d      	mov	r5, r1
 801561c:	ec45 4b10 	vmov	d0, r4, r5
 8015620:	b003      	add	sp, #12
 8015622:	ecbd 8b04 	vpop	{d8-d9}
 8015626:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801562a:	4b1b      	ldr	r3, [pc, #108]	; (8015698 <__kernel_sin+0x150>)
 801562c:	ec51 0b18 	vmov	r0, r1, d8
 8015630:	2200      	movs	r2, #0
 8015632:	f7ea ffe9 	bl	8000608 <__aeabi_dmul>
 8015636:	4632      	mov	r2, r6
 8015638:	ec41 0b19 	vmov	d9, r0, r1
 801563c:	463b      	mov	r3, r7
 801563e:	4640      	mov	r0, r8
 8015640:	4649      	mov	r1, r9
 8015642:	f7ea ffe1 	bl	8000608 <__aeabi_dmul>
 8015646:	4602      	mov	r2, r0
 8015648:	460b      	mov	r3, r1
 801564a:	ec51 0b19 	vmov	r0, r1, d9
 801564e:	f7ea fe23 	bl	8000298 <__aeabi_dsub>
 8015652:	4652      	mov	r2, sl
 8015654:	465b      	mov	r3, fp
 8015656:	f7ea ffd7 	bl	8000608 <__aeabi_dmul>
 801565a:	ec53 2b18 	vmov	r2, r3, d8
 801565e:	f7ea fe1b 	bl	8000298 <__aeabi_dsub>
 8015662:	a30b      	add	r3, pc, #44	; (adr r3, 8015690 <__kernel_sin+0x148>)
 8015664:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015668:	4606      	mov	r6, r0
 801566a:	460f      	mov	r7, r1
 801566c:	4640      	mov	r0, r8
 801566e:	4649      	mov	r1, r9
 8015670:	f7ea ffca 	bl	8000608 <__aeabi_dmul>
 8015674:	4602      	mov	r2, r0
 8015676:	460b      	mov	r3, r1
 8015678:	4630      	mov	r0, r6
 801567a:	4639      	mov	r1, r7
 801567c:	f7ea fe0e 	bl	800029c <__adddf3>
 8015680:	4602      	mov	r2, r0
 8015682:	460b      	mov	r3, r1
 8015684:	4620      	mov	r0, r4
 8015686:	4629      	mov	r1, r5
 8015688:	f7ea fe06 	bl	8000298 <__aeabi_dsub>
 801568c:	e7c4      	b.n	8015618 <__kernel_sin+0xd0>
 801568e:	bf00      	nop
 8015690:	55555549 	.word	0x55555549
 8015694:	3fc55555 	.word	0x3fc55555
 8015698:	3fe00000 	.word	0x3fe00000
 801569c:	5acfd57c 	.word	0x5acfd57c
 80156a0:	3de5d93a 	.word	0x3de5d93a
 80156a4:	8a2b9ceb 	.word	0x8a2b9ceb
 80156a8:	3e5ae5e6 	.word	0x3e5ae5e6
 80156ac:	57b1fe7d 	.word	0x57b1fe7d
 80156b0:	3ec71de3 	.word	0x3ec71de3
 80156b4:	19c161d5 	.word	0x19c161d5
 80156b8:	3f2a01a0 	.word	0x3f2a01a0
 80156bc:	1110f8a6 	.word	0x1110f8a6
 80156c0:	3f811111 	.word	0x3f811111
 80156c4:	00000000 	.word	0x00000000

080156c8 <atan>:
 80156c8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80156cc:	ec55 4b10 	vmov	r4, r5, d0
 80156d0:	4bc3      	ldr	r3, [pc, #780]	; (80159e0 <atan+0x318>)
 80156d2:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80156d6:	429e      	cmp	r6, r3
 80156d8:	46ab      	mov	fp, r5
 80156da:	dd18      	ble.n	801570e <atan+0x46>
 80156dc:	4bc1      	ldr	r3, [pc, #772]	; (80159e4 <atan+0x31c>)
 80156de:	429e      	cmp	r6, r3
 80156e0:	dc01      	bgt.n	80156e6 <atan+0x1e>
 80156e2:	d109      	bne.n	80156f8 <atan+0x30>
 80156e4:	b144      	cbz	r4, 80156f8 <atan+0x30>
 80156e6:	4622      	mov	r2, r4
 80156e8:	462b      	mov	r3, r5
 80156ea:	4620      	mov	r0, r4
 80156ec:	4629      	mov	r1, r5
 80156ee:	f7ea fdd5 	bl	800029c <__adddf3>
 80156f2:	4604      	mov	r4, r0
 80156f4:	460d      	mov	r5, r1
 80156f6:	e006      	b.n	8015706 <atan+0x3e>
 80156f8:	f1bb 0f00 	cmp.w	fp, #0
 80156fc:	f300 8131 	bgt.w	8015962 <atan+0x29a>
 8015700:	a59b      	add	r5, pc, #620	; (adr r5, 8015970 <atan+0x2a8>)
 8015702:	e9d5 4500 	ldrd	r4, r5, [r5]
 8015706:	ec45 4b10 	vmov	d0, r4, r5
 801570a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801570e:	4bb6      	ldr	r3, [pc, #728]	; (80159e8 <atan+0x320>)
 8015710:	429e      	cmp	r6, r3
 8015712:	dc14      	bgt.n	801573e <atan+0x76>
 8015714:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8015718:	429e      	cmp	r6, r3
 801571a:	dc0d      	bgt.n	8015738 <atan+0x70>
 801571c:	a396      	add	r3, pc, #600	; (adr r3, 8015978 <atan+0x2b0>)
 801571e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015722:	ee10 0a10 	vmov	r0, s0
 8015726:	4629      	mov	r1, r5
 8015728:	f7ea fdb8 	bl	800029c <__adddf3>
 801572c:	4baf      	ldr	r3, [pc, #700]	; (80159ec <atan+0x324>)
 801572e:	2200      	movs	r2, #0
 8015730:	f7eb f9fa 	bl	8000b28 <__aeabi_dcmpgt>
 8015734:	2800      	cmp	r0, #0
 8015736:	d1e6      	bne.n	8015706 <atan+0x3e>
 8015738:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 801573c:	e02b      	b.n	8015796 <atan+0xce>
 801573e:	f000 f963 	bl	8015a08 <fabs>
 8015742:	4bab      	ldr	r3, [pc, #684]	; (80159f0 <atan+0x328>)
 8015744:	429e      	cmp	r6, r3
 8015746:	ec55 4b10 	vmov	r4, r5, d0
 801574a:	f300 80bf 	bgt.w	80158cc <atan+0x204>
 801574e:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 8015752:	429e      	cmp	r6, r3
 8015754:	f300 80a0 	bgt.w	8015898 <atan+0x1d0>
 8015758:	ee10 2a10 	vmov	r2, s0
 801575c:	ee10 0a10 	vmov	r0, s0
 8015760:	462b      	mov	r3, r5
 8015762:	4629      	mov	r1, r5
 8015764:	f7ea fd9a 	bl	800029c <__adddf3>
 8015768:	4ba0      	ldr	r3, [pc, #640]	; (80159ec <atan+0x324>)
 801576a:	2200      	movs	r2, #0
 801576c:	f7ea fd94 	bl	8000298 <__aeabi_dsub>
 8015770:	2200      	movs	r2, #0
 8015772:	4606      	mov	r6, r0
 8015774:	460f      	mov	r7, r1
 8015776:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801577a:	4620      	mov	r0, r4
 801577c:	4629      	mov	r1, r5
 801577e:	f7ea fd8d 	bl	800029c <__adddf3>
 8015782:	4602      	mov	r2, r0
 8015784:	460b      	mov	r3, r1
 8015786:	4630      	mov	r0, r6
 8015788:	4639      	mov	r1, r7
 801578a:	f7eb f867 	bl	800085c <__aeabi_ddiv>
 801578e:	f04f 0a00 	mov.w	sl, #0
 8015792:	4604      	mov	r4, r0
 8015794:	460d      	mov	r5, r1
 8015796:	4622      	mov	r2, r4
 8015798:	462b      	mov	r3, r5
 801579a:	4620      	mov	r0, r4
 801579c:	4629      	mov	r1, r5
 801579e:	f7ea ff33 	bl	8000608 <__aeabi_dmul>
 80157a2:	4602      	mov	r2, r0
 80157a4:	460b      	mov	r3, r1
 80157a6:	4680      	mov	r8, r0
 80157a8:	4689      	mov	r9, r1
 80157aa:	f7ea ff2d 	bl	8000608 <__aeabi_dmul>
 80157ae:	a374      	add	r3, pc, #464	; (adr r3, 8015980 <atan+0x2b8>)
 80157b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80157b4:	4606      	mov	r6, r0
 80157b6:	460f      	mov	r7, r1
 80157b8:	f7ea ff26 	bl	8000608 <__aeabi_dmul>
 80157bc:	a372      	add	r3, pc, #456	; (adr r3, 8015988 <atan+0x2c0>)
 80157be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80157c2:	f7ea fd6b 	bl	800029c <__adddf3>
 80157c6:	4632      	mov	r2, r6
 80157c8:	463b      	mov	r3, r7
 80157ca:	f7ea ff1d 	bl	8000608 <__aeabi_dmul>
 80157ce:	a370      	add	r3, pc, #448	; (adr r3, 8015990 <atan+0x2c8>)
 80157d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80157d4:	f7ea fd62 	bl	800029c <__adddf3>
 80157d8:	4632      	mov	r2, r6
 80157da:	463b      	mov	r3, r7
 80157dc:	f7ea ff14 	bl	8000608 <__aeabi_dmul>
 80157e0:	a36d      	add	r3, pc, #436	; (adr r3, 8015998 <atan+0x2d0>)
 80157e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80157e6:	f7ea fd59 	bl	800029c <__adddf3>
 80157ea:	4632      	mov	r2, r6
 80157ec:	463b      	mov	r3, r7
 80157ee:	f7ea ff0b 	bl	8000608 <__aeabi_dmul>
 80157f2:	a36b      	add	r3, pc, #428	; (adr r3, 80159a0 <atan+0x2d8>)
 80157f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80157f8:	f7ea fd50 	bl	800029c <__adddf3>
 80157fc:	4632      	mov	r2, r6
 80157fe:	463b      	mov	r3, r7
 8015800:	f7ea ff02 	bl	8000608 <__aeabi_dmul>
 8015804:	a368      	add	r3, pc, #416	; (adr r3, 80159a8 <atan+0x2e0>)
 8015806:	e9d3 2300 	ldrd	r2, r3, [r3]
 801580a:	f7ea fd47 	bl	800029c <__adddf3>
 801580e:	4642      	mov	r2, r8
 8015810:	464b      	mov	r3, r9
 8015812:	f7ea fef9 	bl	8000608 <__aeabi_dmul>
 8015816:	a366      	add	r3, pc, #408	; (adr r3, 80159b0 <atan+0x2e8>)
 8015818:	e9d3 2300 	ldrd	r2, r3, [r3]
 801581c:	4680      	mov	r8, r0
 801581e:	4689      	mov	r9, r1
 8015820:	4630      	mov	r0, r6
 8015822:	4639      	mov	r1, r7
 8015824:	f7ea fef0 	bl	8000608 <__aeabi_dmul>
 8015828:	a363      	add	r3, pc, #396	; (adr r3, 80159b8 <atan+0x2f0>)
 801582a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801582e:	f7ea fd33 	bl	8000298 <__aeabi_dsub>
 8015832:	4632      	mov	r2, r6
 8015834:	463b      	mov	r3, r7
 8015836:	f7ea fee7 	bl	8000608 <__aeabi_dmul>
 801583a:	a361      	add	r3, pc, #388	; (adr r3, 80159c0 <atan+0x2f8>)
 801583c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015840:	f7ea fd2a 	bl	8000298 <__aeabi_dsub>
 8015844:	4632      	mov	r2, r6
 8015846:	463b      	mov	r3, r7
 8015848:	f7ea fede 	bl	8000608 <__aeabi_dmul>
 801584c:	a35e      	add	r3, pc, #376	; (adr r3, 80159c8 <atan+0x300>)
 801584e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015852:	f7ea fd21 	bl	8000298 <__aeabi_dsub>
 8015856:	4632      	mov	r2, r6
 8015858:	463b      	mov	r3, r7
 801585a:	f7ea fed5 	bl	8000608 <__aeabi_dmul>
 801585e:	a35c      	add	r3, pc, #368	; (adr r3, 80159d0 <atan+0x308>)
 8015860:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015864:	f7ea fd18 	bl	8000298 <__aeabi_dsub>
 8015868:	4632      	mov	r2, r6
 801586a:	463b      	mov	r3, r7
 801586c:	f7ea fecc 	bl	8000608 <__aeabi_dmul>
 8015870:	4602      	mov	r2, r0
 8015872:	460b      	mov	r3, r1
 8015874:	4640      	mov	r0, r8
 8015876:	4649      	mov	r1, r9
 8015878:	f7ea fd10 	bl	800029c <__adddf3>
 801587c:	4622      	mov	r2, r4
 801587e:	462b      	mov	r3, r5
 8015880:	f7ea fec2 	bl	8000608 <__aeabi_dmul>
 8015884:	f1ba 3fff 	cmp.w	sl, #4294967295	; 0xffffffff
 8015888:	4602      	mov	r2, r0
 801588a:	460b      	mov	r3, r1
 801588c:	d14b      	bne.n	8015926 <atan+0x25e>
 801588e:	4620      	mov	r0, r4
 8015890:	4629      	mov	r1, r5
 8015892:	f7ea fd01 	bl	8000298 <__aeabi_dsub>
 8015896:	e72c      	b.n	80156f2 <atan+0x2a>
 8015898:	ee10 0a10 	vmov	r0, s0
 801589c:	4b53      	ldr	r3, [pc, #332]	; (80159ec <atan+0x324>)
 801589e:	2200      	movs	r2, #0
 80158a0:	4629      	mov	r1, r5
 80158a2:	f7ea fcf9 	bl	8000298 <__aeabi_dsub>
 80158a6:	4b51      	ldr	r3, [pc, #324]	; (80159ec <atan+0x324>)
 80158a8:	4606      	mov	r6, r0
 80158aa:	460f      	mov	r7, r1
 80158ac:	2200      	movs	r2, #0
 80158ae:	4620      	mov	r0, r4
 80158b0:	4629      	mov	r1, r5
 80158b2:	f7ea fcf3 	bl	800029c <__adddf3>
 80158b6:	4602      	mov	r2, r0
 80158b8:	460b      	mov	r3, r1
 80158ba:	4630      	mov	r0, r6
 80158bc:	4639      	mov	r1, r7
 80158be:	f7ea ffcd 	bl	800085c <__aeabi_ddiv>
 80158c2:	f04f 0a01 	mov.w	sl, #1
 80158c6:	4604      	mov	r4, r0
 80158c8:	460d      	mov	r5, r1
 80158ca:	e764      	b.n	8015796 <atan+0xce>
 80158cc:	4b49      	ldr	r3, [pc, #292]	; (80159f4 <atan+0x32c>)
 80158ce:	429e      	cmp	r6, r3
 80158d0:	da1d      	bge.n	801590e <atan+0x246>
 80158d2:	ee10 0a10 	vmov	r0, s0
 80158d6:	4b48      	ldr	r3, [pc, #288]	; (80159f8 <atan+0x330>)
 80158d8:	2200      	movs	r2, #0
 80158da:	4629      	mov	r1, r5
 80158dc:	f7ea fcdc 	bl	8000298 <__aeabi_dsub>
 80158e0:	4b45      	ldr	r3, [pc, #276]	; (80159f8 <atan+0x330>)
 80158e2:	4606      	mov	r6, r0
 80158e4:	460f      	mov	r7, r1
 80158e6:	2200      	movs	r2, #0
 80158e8:	4620      	mov	r0, r4
 80158ea:	4629      	mov	r1, r5
 80158ec:	f7ea fe8c 	bl	8000608 <__aeabi_dmul>
 80158f0:	4b3e      	ldr	r3, [pc, #248]	; (80159ec <atan+0x324>)
 80158f2:	2200      	movs	r2, #0
 80158f4:	f7ea fcd2 	bl	800029c <__adddf3>
 80158f8:	4602      	mov	r2, r0
 80158fa:	460b      	mov	r3, r1
 80158fc:	4630      	mov	r0, r6
 80158fe:	4639      	mov	r1, r7
 8015900:	f7ea ffac 	bl	800085c <__aeabi_ddiv>
 8015904:	f04f 0a02 	mov.w	sl, #2
 8015908:	4604      	mov	r4, r0
 801590a:	460d      	mov	r5, r1
 801590c:	e743      	b.n	8015796 <atan+0xce>
 801590e:	462b      	mov	r3, r5
 8015910:	ee10 2a10 	vmov	r2, s0
 8015914:	4939      	ldr	r1, [pc, #228]	; (80159fc <atan+0x334>)
 8015916:	2000      	movs	r0, #0
 8015918:	f7ea ffa0 	bl	800085c <__aeabi_ddiv>
 801591c:	f04f 0a03 	mov.w	sl, #3
 8015920:	4604      	mov	r4, r0
 8015922:	460d      	mov	r5, r1
 8015924:	e737      	b.n	8015796 <atan+0xce>
 8015926:	4b36      	ldr	r3, [pc, #216]	; (8015a00 <atan+0x338>)
 8015928:	4e36      	ldr	r6, [pc, #216]	; (8015a04 <atan+0x33c>)
 801592a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 801592e:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 8015932:	e9da 2300 	ldrd	r2, r3, [sl]
 8015936:	f7ea fcaf 	bl	8000298 <__aeabi_dsub>
 801593a:	4622      	mov	r2, r4
 801593c:	462b      	mov	r3, r5
 801593e:	f7ea fcab 	bl	8000298 <__aeabi_dsub>
 8015942:	4602      	mov	r2, r0
 8015944:	460b      	mov	r3, r1
 8015946:	e9d6 0100 	ldrd	r0, r1, [r6]
 801594a:	f7ea fca5 	bl	8000298 <__aeabi_dsub>
 801594e:	f1bb 0f00 	cmp.w	fp, #0
 8015952:	4604      	mov	r4, r0
 8015954:	460d      	mov	r5, r1
 8015956:	f6bf aed6 	bge.w	8015706 <atan+0x3e>
 801595a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801595e:	461d      	mov	r5, r3
 8015960:	e6d1      	b.n	8015706 <atan+0x3e>
 8015962:	a51d      	add	r5, pc, #116	; (adr r5, 80159d8 <atan+0x310>)
 8015964:	e9d5 4500 	ldrd	r4, r5, [r5]
 8015968:	e6cd      	b.n	8015706 <atan+0x3e>
 801596a:	bf00      	nop
 801596c:	f3af 8000 	nop.w
 8015970:	54442d18 	.word	0x54442d18
 8015974:	bff921fb 	.word	0xbff921fb
 8015978:	8800759c 	.word	0x8800759c
 801597c:	7e37e43c 	.word	0x7e37e43c
 8015980:	e322da11 	.word	0xe322da11
 8015984:	3f90ad3a 	.word	0x3f90ad3a
 8015988:	24760deb 	.word	0x24760deb
 801598c:	3fa97b4b 	.word	0x3fa97b4b
 8015990:	a0d03d51 	.word	0xa0d03d51
 8015994:	3fb10d66 	.word	0x3fb10d66
 8015998:	c54c206e 	.word	0xc54c206e
 801599c:	3fb745cd 	.word	0x3fb745cd
 80159a0:	920083ff 	.word	0x920083ff
 80159a4:	3fc24924 	.word	0x3fc24924
 80159a8:	5555550d 	.word	0x5555550d
 80159ac:	3fd55555 	.word	0x3fd55555
 80159b0:	2c6a6c2f 	.word	0x2c6a6c2f
 80159b4:	bfa2b444 	.word	0xbfa2b444
 80159b8:	52defd9a 	.word	0x52defd9a
 80159bc:	3fadde2d 	.word	0x3fadde2d
 80159c0:	af749a6d 	.word	0xaf749a6d
 80159c4:	3fb3b0f2 	.word	0x3fb3b0f2
 80159c8:	fe231671 	.word	0xfe231671
 80159cc:	3fbc71c6 	.word	0x3fbc71c6
 80159d0:	9998ebc4 	.word	0x9998ebc4
 80159d4:	3fc99999 	.word	0x3fc99999
 80159d8:	54442d18 	.word	0x54442d18
 80159dc:	3ff921fb 	.word	0x3ff921fb
 80159e0:	440fffff 	.word	0x440fffff
 80159e4:	7ff00000 	.word	0x7ff00000
 80159e8:	3fdbffff 	.word	0x3fdbffff
 80159ec:	3ff00000 	.word	0x3ff00000
 80159f0:	3ff2ffff 	.word	0x3ff2ffff
 80159f4:	40038000 	.word	0x40038000
 80159f8:	3ff80000 	.word	0x3ff80000
 80159fc:	bff00000 	.word	0xbff00000
 8015a00:	08016968 	.word	0x08016968
 8015a04:	08016948 	.word	0x08016948

08015a08 <fabs>:
 8015a08:	ec51 0b10 	vmov	r0, r1, d0
 8015a0c:	ee10 2a10 	vmov	r2, s0
 8015a10:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8015a14:	ec43 2b10 	vmov	d0, r2, r3
 8015a18:	4770      	bx	lr

08015a1a <finite>:
 8015a1a:	b082      	sub	sp, #8
 8015a1c:	ed8d 0b00 	vstr	d0, [sp]
 8015a20:	9801      	ldr	r0, [sp, #4]
 8015a22:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8015a26:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8015a2a:	0fc0      	lsrs	r0, r0, #31
 8015a2c:	b002      	add	sp, #8
 8015a2e:	4770      	bx	lr

08015a30 <floor>:
 8015a30:	ec51 0b10 	vmov	r0, r1, d0
 8015a34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015a38:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8015a3c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8015a40:	2e13      	cmp	r6, #19
 8015a42:	ee10 5a10 	vmov	r5, s0
 8015a46:	ee10 8a10 	vmov	r8, s0
 8015a4a:	460c      	mov	r4, r1
 8015a4c:	dc32      	bgt.n	8015ab4 <floor+0x84>
 8015a4e:	2e00      	cmp	r6, #0
 8015a50:	da14      	bge.n	8015a7c <floor+0x4c>
 8015a52:	a333      	add	r3, pc, #204	; (adr r3, 8015b20 <floor+0xf0>)
 8015a54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015a58:	f7ea fc20 	bl	800029c <__adddf3>
 8015a5c:	2200      	movs	r2, #0
 8015a5e:	2300      	movs	r3, #0
 8015a60:	f7eb f862 	bl	8000b28 <__aeabi_dcmpgt>
 8015a64:	b138      	cbz	r0, 8015a76 <floor+0x46>
 8015a66:	2c00      	cmp	r4, #0
 8015a68:	da57      	bge.n	8015b1a <floor+0xea>
 8015a6a:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8015a6e:	431d      	orrs	r5, r3
 8015a70:	d001      	beq.n	8015a76 <floor+0x46>
 8015a72:	4c2d      	ldr	r4, [pc, #180]	; (8015b28 <floor+0xf8>)
 8015a74:	2500      	movs	r5, #0
 8015a76:	4621      	mov	r1, r4
 8015a78:	4628      	mov	r0, r5
 8015a7a:	e025      	b.n	8015ac8 <floor+0x98>
 8015a7c:	4f2b      	ldr	r7, [pc, #172]	; (8015b2c <floor+0xfc>)
 8015a7e:	4137      	asrs	r7, r6
 8015a80:	ea01 0307 	and.w	r3, r1, r7
 8015a84:	4303      	orrs	r3, r0
 8015a86:	d01f      	beq.n	8015ac8 <floor+0x98>
 8015a88:	a325      	add	r3, pc, #148	; (adr r3, 8015b20 <floor+0xf0>)
 8015a8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015a8e:	f7ea fc05 	bl	800029c <__adddf3>
 8015a92:	2200      	movs	r2, #0
 8015a94:	2300      	movs	r3, #0
 8015a96:	f7eb f847 	bl	8000b28 <__aeabi_dcmpgt>
 8015a9a:	2800      	cmp	r0, #0
 8015a9c:	d0eb      	beq.n	8015a76 <floor+0x46>
 8015a9e:	2c00      	cmp	r4, #0
 8015aa0:	bfbe      	ittt	lt
 8015aa2:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8015aa6:	fa43 f606 	asrlt.w	r6, r3, r6
 8015aaa:	19a4      	addlt	r4, r4, r6
 8015aac:	ea24 0407 	bic.w	r4, r4, r7
 8015ab0:	2500      	movs	r5, #0
 8015ab2:	e7e0      	b.n	8015a76 <floor+0x46>
 8015ab4:	2e33      	cmp	r6, #51	; 0x33
 8015ab6:	dd0b      	ble.n	8015ad0 <floor+0xa0>
 8015ab8:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8015abc:	d104      	bne.n	8015ac8 <floor+0x98>
 8015abe:	ee10 2a10 	vmov	r2, s0
 8015ac2:	460b      	mov	r3, r1
 8015ac4:	f7ea fbea 	bl	800029c <__adddf3>
 8015ac8:	ec41 0b10 	vmov	d0, r0, r1
 8015acc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015ad0:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8015ad4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8015ad8:	fa23 f707 	lsr.w	r7, r3, r7
 8015adc:	4207      	tst	r7, r0
 8015ade:	d0f3      	beq.n	8015ac8 <floor+0x98>
 8015ae0:	a30f      	add	r3, pc, #60	; (adr r3, 8015b20 <floor+0xf0>)
 8015ae2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015ae6:	f7ea fbd9 	bl	800029c <__adddf3>
 8015aea:	2200      	movs	r2, #0
 8015aec:	2300      	movs	r3, #0
 8015aee:	f7eb f81b 	bl	8000b28 <__aeabi_dcmpgt>
 8015af2:	2800      	cmp	r0, #0
 8015af4:	d0bf      	beq.n	8015a76 <floor+0x46>
 8015af6:	2c00      	cmp	r4, #0
 8015af8:	da02      	bge.n	8015b00 <floor+0xd0>
 8015afa:	2e14      	cmp	r6, #20
 8015afc:	d103      	bne.n	8015b06 <floor+0xd6>
 8015afe:	3401      	adds	r4, #1
 8015b00:	ea25 0507 	bic.w	r5, r5, r7
 8015b04:	e7b7      	b.n	8015a76 <floor+0x46>
 8015b06:	2301      	movs	r3, #1
 8015b08:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8015b0c:	fa03 f606 	lsl.w	r6, r3, r6
 8015b10:	4435      	add	r5, r6
 8015b12:	4545      	cmp	r5, r8
 8015b14:	bf38      	it	cc
 8015b16:	18e4      	addcc	r4, r4, r3
 8015b18:	e7f2      	b.n	8015b00 <floor+0xd0>
 8015b1a:	2500      	movs	r5, #0
 8015b1c:	462c      	mov	r4, r5
 8015b1e:	e7aa      	b.n	8015a76 <floor+0x46>
 8015b20:	8800759c 	.word	0x8800759c
 8015b24:	7e37e43c 	.word	0x7e37e43c
 8015b28:	bff00000 	.word	0xbff00000
 8015b2c:	000fffff 	.word	0x000fffff

08015b30 <nan>:
 8015b30:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8015b38 <nan+0x8>
 8015b34:	4770      	bx	lr
 8015b36:	bf00      	nop
 8015b38:	00000000 	.word	0x00000000
 8015b3c:	7ff80000 	.word	0x7ff80000

08015b40 <rint>:
 8015b40:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8015b42:	ec51 0b10 	vmov	r0, r1, d0
 8015b46:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8015b4a:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8015b4e:	2e13      	cmp	r6, #19
 8015b50:	ee10 4a10 	vmov	r4, s0
 8015b54:	460b      	mov	r3, r1
 8015b56:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 8015b5a:	dc58      	bgt.n	8015c0e <rint+0xce>
 8015b5c:	2e00      	cmp	r6, #0
 8015b5e:	da2b      	bge.n	8015bb8 <rint+0x78>
 8015b60:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8015b64:	4302      	orrs	r2, r0
 8015b66:	d023      	beq.n	8015bb0 <rint+0x70>
 8015b68:	f3c1 0213 	ubfx	r2, r1, #0, #20
 8015b6c:	4302      	orrs	r2, r0
 8015b6e:	4254      	negs	r4, r2
 8015b70:	4314      	orrs	r4, r2
 8015b72:	0c4b      	lsrs	r3, r1, #17
 8015b74:	0b24      	lsrs	r4, r4, #12
 8015b76:	045b      	lsls	r3, r3, #17
 8015b78:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 8015b7c:	ea44 0103 	orr.w	r1, r4, r3
 8015b80:	4b32      	ldr	r3, [pc, #200]	; (8015c4c <rint+0x10c>)
 8015b82:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8015b86:	e9d3 6700 	ldrd	r6, r7, [r3]
 8015b8a:	4602      	mov	r2, r0
 8015b8c:	460b      	mov	r3, r1
 8015b8e:	4630      	mov	r0, r6
 8015b90:	4639      	mov	r1, r7
 8015b92:	f7ea fb83 	bl	800029c <__adddf3>
 8015b96:	e9cd 0100 	strd	r0, r1, [sp]
 8015b9a:	463b      	mov	r3, r7
 8015b9c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015ba0:	4632      	mov	r2, r6
 8015ba2:	f7ea fb79 	bl	8000298 <__aeabi_dsub>
 8015ba6:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8015baa:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 8015bae:	4639      	mov	r1, r7
 8015bb0:	ec41 0b10 	vmov	d0, r0, r1
 8015bb4:	b003      	add	sp, #12
 8015bb6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015bb8:	4a25      	ldr	r2, [pc, #148]	; (8015c50 <rint+0x110>)
 8015bba:	4132      	asrs	r2, r6
 8015bbc:	ea01 0702 	and.w	r7, r1, r2
 8015bc0:	4307      	orrs	r7, r0
 8015bc2:	d0f5      	beq.n	8015bb0 <rint+0x70>
 8015bc4:	0851      	lsrs	r1, r2, #1
 8015bc6:	ea03 0252 	and.w	r2, r3, r2, lsr #1
 8015bca:	4314      	orrs	r4, r2
 8015bcc:	d00c      	beq.n	8015be8 <rint+0xa8>
 8015bce:	ea23 0201 	bic.w	r2, r3, r1
 8015bd2:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8015bd6:	2e13      	cmp	r6, #19
 8015bd8:	fa43 f606 	asr.w	r6, r3, r6
 8015bdc:	bf0c      	ite	eq
 8015bde:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 8015be2:	2400      	movne	r4, #0
 8015be4:	ea42 0306 	orr.w	r3, r2, r6
 8015be8:	4918      	ldr	r1, [pc, #96]	; (8015c4c <rint+0x10c>)
 8015bea:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 8015bee:	4622      	mov	r2, r4
 8015bf0:	e9d5 4500 	ldrd	r4, r5, [r5]
 8015bf4:	4620      	mov	r0, r4
 8015bf6:	4629      	mov	r1, r5
 8015bf8:	f7ea fb50 	bl	800029c <__adddf3>
 8015bfc:	e9cd 0100 	strd	r0, r1, [sp]
 8015c00:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015c04:	4622      	mov	r2, r4
 8015c06:	462b      	mov	r3, r5
 8015c08:	f7ea fb46 	bl	8000298 <__aeabi_dsub>
 8015c0c:	e7d0      	b.n	8015bb0 <rint+0x70>
 8015c0e:	2e33      	cmp	r6, #51	; 0x33
 8015c10:	dd07      	ble.n	8015c22 <rint+0xe2>
 8015c12:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8015c16:	d1cb      	bne.n	8015bb0 <rint+0x70>
 8015c18:	ee10 2a10 	vmov	r2, s0
 8015c1c:	f7ea fb3e 	bl	800029c <__adddf3>
 8015c20:	e7c6      	b.n	8015bb0 <rint+0x70>
 8015c22:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
 8015c26:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 8015c2a:	40d6      	lsrs	r6, r2
 8015c2c:	4230      	tst	r0, r6
 8015c2e:	d0bf      	beq.n	8015bb0 <rint+0x70>
 8015c30:	ea14 0056 	ands.w	r0, r4, r6, lsr #1
 8015c34:	ea4f 0156 	mov.w	r1, r6, lsr #1
 8015c38:	bf1f      	itttt	ne
 8015c3a:	ea24 0101 	bicne.w	r1, r4, r1
 8015c3e:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 8015c42:	fa44 f202 	asrne.w	r2, r4, r2
 8015c46:	ea41 0402 	orrne.w	r4, r1, r2
 8015c4a:	e7cd      	b.n	8015be8 <rint+0xa8>
 8015c4c:	08016988 	.word	0x08016988
 8015c50:	000fffff 	.word	0x000fffff
 8015c54:	00000000 	.word	0x00000000

08015c58 <scalbn>:
 8015c58:	b570      	push	{r4, r5, r6, lr}
 8015c5a:	ec55 4b10 	vmov	r4, r5, d0
 8015c5e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8015c62:	4606      	mov	r6, r0
 8015c64:	462b      	mov	r3, r5
 8015c66:	b99a      	cbnz	r2, 8015c90 <scalbn+0x38>
 8015c68:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8015c6c:	4323      	orrs	r3, r4
 8015c6e:	d036      	beq.n	8015cde <scalbn+0x86>
 8015c70:	4b39      	ldr	r3, [pc, #228]	; (8015d58 <scalbn+0x100>)
 8015c72:	4629      	mov	r1, r5
 8015c74:	ee10 0a10 	vmov	r0, s0
 8015c78:	2200      	movs	r2, #0
 8015c7a:	f7ea fcc5 	bl	8000608 <__aeabi_dmul>
 8015c7e:	4b37      	ldr	r3, [pc, #220]	; (8015d5c <scalbn+0x104>)
 8015c80:	429e      	cmp	r6, r3
 8015c82:	4604      	mov	r4, r0
 8015c84:	460d      	mov	r5, r1
 8015c86:	da10      	bge.n	8015caa <scalbn+0x52>
 8015c88:	a32b      	add	r3, pc, #172	; (adr r3, 8015d38 <scalbn+0xe0>)
 8015c8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015c8e:	e03a      	b.n	8015d06 <scalbn+0xae>
 8015c90:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8015c94:	428a      	cmp	r2, r1
 8015c96:	d10c      	bne.n	8015cb2 <scalbn+0x5a>
 8015c98:	ee10 2a10 	vmov	r2, s0
 8015c9c:	4620      	mov	r0, r4
 8015c9e:	4629      	mov	r1, r5
 8015ca0:	f7ea fafc 	bl	800029c <__adddf3>
 8015ca4:	4604      	mov	r4, r0
 8015ca6:	460d      	mov	r5, r1
 8015ca8:	e019      	b.n	8015cde <scalbn+0x86>
 8015caa:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8015cae:	460b      	mov	r3, r1
 8015cb0:	3a36      	subs	r2, #54	; 0x36
 8015cb2:	4432      	add	r2, r6
 8015cb4:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8015cb8:	428a      	cmp	r2, r1
 8015cba:	dd08      	ble.n	8015cce <scalbn+0x76>
 8015cbc:	2d00      	cmp	r5, #0
 8015cbe:	a120      	add	r1, pc, #128	; (adr r1, 8015d40 <scalbn+0xe8>)
 8015cc0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015cc4:	da1c      	bge.n	8015d00 <scalbn+0xa8>
 8015cc6:	a120      	add	r1, pc, #128	; (adr r1, 8015d48 <scalbn+0xf0>)
 8015cc8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015ccc:	e018      	b.n	8015d00 <scalbn+0xa8>
 8015cce:	2a00      	cmp	r2, #0
 8015cd0:	dd08      	ble.n	8015ce4 <scalbn+0x8c>
 8015cd2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8015cd6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8015cda:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8015cde:	ec45 4b10 	vmov	d0, r4, r5
 8015ce2:	bd70      	pop	{r4, r5, r6, pc}
 8015ce4:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8015ce8:	da19      	bge.n	8015d1e <scalbn+0xc6>
 8015cea:	f24c 3350 	movw	r3, #50000	; 0xc350
 8015cee:	429e      	cmp	r6, r3
 8015cf0:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8015cf4:	dd0a      	ble.n	8015d0c <scalbn+0xb4>
 8015cf6:	a112      	add	r1, pc, #72	; (adr r1, 8015d40 <scalbn+0xe8>)
 8015cf8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015cfc:	2b00      	cmp	r3, #0
 8015cfe:	d1e2      	bne.n	8015cc6 <scalbn+0x6e>
 8015d00:	a30f      	add	r3, pc, #60	; (adr r3, 8015d40 <scalbn+0xe8>)
 8015d02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015d06:	f7ea fc7f 	bl	8000608 <__aeabi_dmul>
 8015d0a:	e7cb      	b.n	8015ca4 <scalbn+0x4c>
 8015d0c:	a10a      	add	r1, pc, #40	; (adr r1, 8015d38 <scalbn+0xe0>)
 8015d0e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015d12:	2b00      	cmp	r3, #0
 8015d14:	d0b8      	beq.n	8015c88 <scalbn+0x30>
 8015d16:	a10e      	add	r1, pc, #56	; (adr r1, 8015d50 <scalbn+0xf8>)
 8015d18:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015d1c:	e7b4      	b.n	8015c88 <scalbn+0x30>
 8015d1e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8015d22:	3236      	adds	r2, #54	; 0x36
 8015d24:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8015d28:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8015d2c:	4620      	mov	r0, r4
 8015d2e:	4b0c      	ldr	r3, [pc, #48]	; (8015d60 <scalbn+0x108>)
 8015d30:	2200      	movs	r2, #0
 8015d32:	e7e8      	b.n	8015d06 <scalbn+0xae>
 8015d34:	f3af 8000 	nop.w
 8015d38:	c2f8f359 	.word	0xc2f8f359
 8015d3c:	01a56e1f 	.word	0x01a56e1f
 8015d40:	8800759c 	.word	0x8800759c
 8015d44:	7e37e43c 	.word	0x7e37e43c
 8015d48:	8800759c 	.word	0x8800759c
 8015d4c:	fe37e43c 	.word	0xfe37e43c
 8015d50:	c2f8f359 	.word	0xc2f8f359
 8015d54:	81a56e1f 	.word	0x81a56e1f
 8015d58:	43500000 	.word	0x43500000
 8015d5c:	ffff3cb0 	.word	0xffff3cb0
 8015d60:	3c900000 	.word	0x3c900000

08015d64 <__errno>:
 8015d64:	4b01      	ldr	r3, [pc, #4]	; (8015d6c <__errno+0x8>)
 8015d66:	6818      	ldr	r0, [r3, #0]
 8015d68:	4770      	bx	lr
 8015d6a:	bf00      	nop
 8015d6c:	2000027c 	.word	0x2000027c

08015d70 <_close>:
 8015d70:	4b02      	ldr	r3, [pc, #8]	; (8015d7c <_close+0xc>)
 8015d72:	2258      	movs	r2, #88	; 0x58
 8015d74:	601a      	str	r2, [r3, #0]
 8015d76:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8015d7a:	4770      	bx	lr
 8015d7c:	200011e0 	.word	0x200011e0

08015d80 <_fstat>:
 8015d80:	4b02      	ldr	r3, [pc, #8]	; (8015d8c <_fstat+0xc>)
 8015d82:	2258      	movs	r2, #88	; 0x58
 8015d84:	601a      	str	r2, [r3, #0]
 8015d86:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8015d8a:	4770      	bx	lr
 8015d8c:	200011e0 	.word	0x200011e0

08015d90 <_getpid>:
 8015d90:	4b02      	ldr	r3, [pc, #8]	; (8015d9c <_getpid+0xc>)
 8015d92:	2258      	movs	r2, #88	; 0x58
 8015d94:	601a      	str	r2, [r3, #0]
 8015d96:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8015d9a:	4770      	bx	lr
 8015d9c:	200011e0 	.word	0x200011e0

08015da0 <_isatty>:
 8015da0:	4b02      	ldr	r3, [pc, #8]	; (8015dac <_isatty+0xc>)
 8015da2:	2258      	movs	r2, #88	; 0x58
 8015da4:	601a      	str	r2, [r3, #0]
 8015da6:	2000      	movs	r0, #0
 8015da8:	4770      	bx	lr
 8015daa:	bf00      	nop
 8015dac:	200011e0 	.word	0x200011e0

08015db0 <_kill>:
 8015db0:	4b02      	ldr	r3, [pc, #8]	; (8015dbc <_kill+0xc>)
 8015db2:	2258      	movs	r2, #88	; 0x58
 8015db4:	601a      	str	r2, [r3, #0]
 8015db6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8015dba:	4770      	bx	lr
 8015dbc:	200011e0 	.word	0x200011e0

08015dc0 <_lseek>:
 8015dc0:	4b02      	ldr	r3, [pc, #8]	; (8015dcc <_lseek+0xc>)
 8015dc2:	2258      	movs	r2, #88	; 0x58
 8015dc4:	601a      	str	r2, [r3, #0]
 8015dc6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8015dca:	4770      	bx	lr
 8015dcc:	200011e0 	.word	0x200011e0

08015dd0 <_read>:
 8015dd0:	4b02      	ldr	r3, [pc, #8]	; (8015ddc <_read+0xc>)
 8015dd2:	2258      	movs	r2, #88	; 0x58
 8015dd4:	601a      	str	r2, [r3, #0]
 8015dd6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8015dda:	4770      	bx	lr
 8015ddc:	200011e0 	.word	0x200011e0

08015de0 <_sbrk>:
 8015de0:	4b04      	ldr	r3, [pc, #16]	; (8015df4 <_sbrk+0x14>)
 8015de2:	6819      	ldr	r1, [r3, #0]
 8015de4:	4602      	mov	r2, r0
 8015de6:	b909      	cbnz	r1, 8015dec <_sbrk+0xc>
 8015de8:	4903      	ldr	r1, [pc, #12]	; (8015df8 <_sbrk+0x18>)
 8015dea:	6019      	str	r1, [r3, #0]
 8015dec:	6818      	ldr	r0, [r3, #0]
 8015dee:	4402      	add	r2, r0
 8015df0:	601a      	str	r2, [r3, #0]
 8015df2:	4770      	bx	lr
 8015df4:	200005d8 	.word	0x200005d8
 8015df8:	200011f0 	.word	0x200011f0

08015dfc <_write>:
 8015dfc:	4b02      	ldr	r3, [pc, #8]	; (8015e08 <_write+0xc>)
 8015dfe:	2258      	movs	r2, #88	; 0x58
 8015e00:	601a      	str	r2, [r3, #0]
 8015e02:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8015e06:	4770      	bx	lr
 8015e08:	200011e0 	.word	0x200011e0

08015e0c <_exit>:
 8015e0c:	e7fe      	b.n	8015e0c <_exit>
	...

08015e10 <_init>:
 8015e10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015e12:	bf00      	nop
 8015e14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015e16:	bc08      	pop	{r3}
 8015e18:	469e      	mov	lr, r3
 8015e1a:	4770      	bx	lr

08015e1c <_fini>:
 8015e1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015e1e:	bf00      	nop
 8015e20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015e22:	bc08      	pop	{r3}
 8015e24:	469e      	mov	lr, r3
 8015e26:	4770      	bx	lr
