
build/ch.elf:     file format elf32-littlearm
build/ch.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x08000161

Program Header:
    LOAD off    0x00010000 vaddr 0x08000000 paddr 0x08000000 align 2**16
         filesz 0x00001890 memsz 0x00001890 flags rwx
    LOAD off    0x00020800 vaddr 0x20000800 paddr 0x08001890 align 2**16
         filesz 0x00000034 memsz 0x00000034 flags rw-
    LOAD off    0x00020838 vaddr 0x20000838 paddr 0x080018c4 align 2**16
         filesz 0x00000000 memsz 0x00000690 flags rw-
    LOAD off    0x00030000 vaddr 0x20000000 paddr 0x20000000 align 2**16
         filesz 0x00000000 memsz 0x00005000 flags rw-
private flags = 5000200: [Version5 EABI] [soft-float ABI]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 startup       00000160  08000000  08000000  00010000  2**7
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001730  08000160  08000160  00010160  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .textalign    00000000  08001890  08001890  00020834  2**0
                  CONTENTS
  3 .mstack       00000400  20000000  20000000  00030000  2**0
                  ALLOC
  4 .pstack       00000400  20000400  20000400  00030000  2**0
                  ALLOC
  5 .data         00000034  20000800  08001890  00020800  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000690  20000838  080018c4  00020838  2**3
                  ALLOC
  7 .ram0_init    00000000  20000ec8  20000ec8  00020834  2**2
                  CONTENTS
  8 .ram0         00000000  20000ec8  20000ec8  00020834  2**2
                  CONTENTS
  9 .ram1_init    00000000  00000000  00000000  00020834  2**2
                  CONTENTS
 10 .ram1         00000000  00000000  00000000  00020834  2**2
                  CONTENTS
 11 .ram2_init    00000000  00000000  00000000  00020834  2**2
                  CONTENTS
 12 .ram2         00000000  00000000  00000000  00020834  2**2
                  CONTENTS
 13 .ram3_init    00000000  00000000  00000000  00020834  2**2
                  CONTENTS
 14 .ram3         00000000  00000000  00000000  00020834  2**2
                  CONTENTS
 15 .ram4_init    00000000  00000000  00000000  00020834  2**2
                  CONTENTS
 16 .ram4         00000000  00000000  00000000  00020834  2**2
                  CONTENTS
 17 .ram5_init    00000000  00000000  00000000  00020834  2**2
                  CONTENTS
 18 .ram5         00000000  00000000  00000000  00020834  2**2
                  CONTENTS
 19 .ram6_init    00000000  00000000  00000000  00020834  2**2
                  CONTENTS
 20 .ram6         00000000  00000000  00000000  00020834  2**2
                  CONTENTS
 21 .ram7_init    00000000  00000000  00000000  00020834  2**2
                  CONTENTS
 22 .ram7         00000000  00000000  00000000  00020834  2**2
                  CONTENTS
 23 .heap         00004138  20000ec8  20000ec8  00030000  2**0
                  ALLOC
 24 .ARM.attributes 0000002f  00000000  00000000  00020834  2**0
                  CONTENTS, READONLY
 25 .comment      0000007f  00000000  00000000  00020863  2**0
                  CONTENTS, READONLY
 26 .debug_info   000058b8  00000000  00000000  000208e2  2**0
                  CONTENTS, READONLY, DEBUGGING
 27 .debug_abbrev 000006d1  00000000  00000000  0002619a  2**0
                  CONTENTS, READONLY, DEBUGGING
 28 .debug_loc    00002323  00000000  00000000  0002686b  2**0
                  CONTENTS, READONLY, DEBUGGING
 29 .debug_aranges 00000180  00000000  00000000  00028b8e  2**0
                  CONTENTS, READONLY, DEBUGGING
 30 .debug_ranges 00000fa8  00000000  00000000  00028d0e  2**0
                  CONTENTS, READONLY, DEBUGGING
 31 .debug_line   00001681  00000000  00000000  00029cb6  2**0
                  CONTENTS, READONLY, DEBUGGING
 32 .debug_str    000015bb  00000000  00000000  0002b337  2**0
                  CONTENTS, READONLY, DEBUGGING
 33 .debug_frame  00000550  00000000  00000000  0002c8f4  2**2
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
08000000 l    d  startup	00000000 startup
08000160 l    d  .text	00000000 .text
08001890 l    d  .textalign	00000000 .textalign
20000000 l    d  .mstack	00000000 .mstack
20000400 l    d  .pstack	00000000 .pstack
20000800 l    d  .data	00000000 .data
20000838 l    d  .bss	00000000 .bss
20000ec8 l    d  .ram0_init	00000000 .ram0_init
20000ec8 l    d  .ram0	00000000 .ram0
00000000 l    d  .ram1_init	00000000 .ram1_init
00000000 l    d  .ram1	00000000 .ram1
00000000 l    d  .ram2_init	00000000 .ram2_init
00000000 l    d  .ram2	00000000 .ram2
00000000 l    d  .ram3_init	00000000 .ram3_init
00000000 l    d  .ram3	00000000 .ram3
00000000 l    d  .ram4_init	00000000 .ram4_init
00000000 l    d  .ram4	00000000 .ram4
00000000 l    d  .ram5_init	00000000 .ram5_init
00000000 l    d  .ram5	00000000 .ram5
00000000 l    d  .ram6_init	00000000 .ram6_init
00000000 l    d  .ram6	00000000 .ram6
00000000 l    d  .ram7_init	00000000 .ram7_init
00000000 l    d  .ram7	00000000 .ram7
20000ec8 l    d  .heap	00000000 .heap
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 
08000260 l     F .text	0000000c chTMStartMeasurementX.constprop.20
08000270 l     F .text	00000002 _idle_thread
08000280 l     F .text	00000038 chCoreAlloc
080002c0 l     F .text	00000010 notify2
080002d0 l     F .text	0000005c pwm_lld_serve_interrupt
08000330 l     F .text	00000148 pwm_lld_start
08000480 l     F .text	0000005c _port_irq_epilogue
080004e0 l     F .text	00000014 VectorB4
08000500 l     F .text	00000014 VectorA4
08000520 l     F .text	00000004 VectorAC
08000530 l     F .text	000000a0 VectorB0
080005d0 l     F .text	0000001a SVC_Handler
080005f0 l     F .text	00000044 chTMStopMeasurementX
08000640 l     F .text	0000006c wakeup
080006b0 l     F .text	00000028 chSchReadyI
080006e0 l     F .text	00000064 chEvtBroadcastFlagsI.constprop.15
08000750 l     F .text	00000038 chIQResetI.constprop.12
08000790 l     F .text	000001b0 VectorD8
08000940 l     F .text	00000002 _unhandled_exception
08000940 l     F .text	00000002 Vector20
08000940 l     F .text	00000002 Vector24
08000940 l     F .text	00000002 Vector28
08000940 l     F .text	00000002 Vector1C
08000940 l     F .text	00000002 DebugMon_Handler
08000940 l     F .text	00000002 Vector34
08000940 l     F .text	00000002 PendSV_Handler
08000940 l     F .text	00000002 SysTick_Handler
08000940 l     F .text	00000002 Vector40
08000940 l     F .text	00000002 Vector44
08000940 l     F .text	00000002 Vector48
08000940 l     F .text	00000002 Vector4C
08000940 l     F .text	00000002 Vector50
08000940 l     F .text	00000002 Vector54
08000940 l     F .text	00000002 Vector58
08000940 l     F .text	00000002 Vector5C
08000940 l     F .text	00000002 Vector60
08000940 l     F .text	00000002 Vector64
08000940 l     F .text	00000002 Vector68
08000940 l     F .text	00000002 Vector6C
08000940 l     F .text	00000002 Vector70
08000940 l     F .text	00000002 Vector74
08000940 l     F .text	00000002 Vector78
08000940 l     F .text	00000002 Vector7C
08000940 l     F .text	00000002 Vector80
08000940 l     F .text	00000002 Vector84
08000940 l     F .text	00000002 Vector88
08000940 l     F .text	00000002 Vector8C
08000940 l     F .text	00000002 Vector90
08000940 l     F .text	00000002 Vector94
08000940 l     F .text	00000002 Vector98
08000940 l     F .text	00000002 Vector9C
08000940 l     F .text	00000002 VectorA0
08000940 l     F .text	00000002 BusFault_Handler
08000940 l     F .text	00000002 VectorA8
08000940 l     F .text	00000002 MemManage_Handler
08000940 l     F .text	00000002 UsageFault_Handler
08000940 l     F .text	00000002 HardFault_Handler
08000940 l     F .text	00000002 VectorB8
08000940 l     F .text	00000002 VectorBC
08000940 l     F .text	00000002 VectorC0
08000940 l     F .text	00000002 VectorC4
08000940 l     F .text	00000002 VectorC8
08000940 l     F .text	00000002 VectorCC
08000940 l     F .text	00000002 VectorD0
08000940 l     F .text	00000002 VectorD4
08000940 l     F .text	00000002 NMI_Handler
08000940 l     F .text	00000002 VectorDC
08000940 l     F .text	00000002 VectorE0
08000940 l     F .text	00000002 VectorE4
08000940 l     F .text	00000002 VectorE8
08000940 l     F .text	00000002 VectorEC
08000940 l     F .text	00000002 VectorF0
08000940 l     F .text	00000002 VectorF4
08000940 l     F .text	00000002 VectorF8
08000940 l     F .text	00000002 VectorFC
08000940 l     F .text	00000002 Vector100
08000940 l     F .text	00000002 Vector104
08000940 l     F .text	00000002 Vector108
08000940 l     F .text	00000002 Vector10C
08000940 l     F .text	00000002 Vector110
08000940 l     F .text	00000002 Vector114
08000940 l     F .text	00000002 Vector118
08000940 l     F .text	00000002 Vector11C
08000940 l     F .text	00000002 Vector120
08000940 l     F .text	00000002 Vector124
08000940 l     F .text	00000002 Vector128
08000940 l     F .text	00000002 Vector12C
08000940 l     F .text	00000002 Vector130
08000940 l     F .text	00000002 Vector134
08000940 l     F .text	00000002 Vector138
08000940 l     F .text	00000002 Vector13C
08000940 l     F .text	00000002 Vector140
08000940 l     F .text	00000002 Vector144
08000940 l     F .text	00000002 Vector148
08000940 l     F .text	00000002 Vector14C
08000940 l     F .text	00000002 Vector150
08000940 l     F .text	00000002 Vector154
08000940 l     F .text	00000002 Vector158
08000940 l     F .text	00000002 Vector15C
08000950 l     F .text	000000a4 chThdCreateStatic.constprop.23
08000a00 l     F .text	00000024 chSchGoSleepS
08000a30 l     F .text	00000148 chSchGoSleepTimeoutS
08000b80 l     F .text	00000028 chThdEnqueueTimeoutS
08000bb0 l     F .text	00000084 chOQWriteTimeout
08000c40 l     F .text	00000006 writet
08000c50 l     F .text	0000000a write
08000c60 l     F .text	00000052 chOQPutTimeout
08000cc0 l     F .text	00000006 putt
08000cd0 l     F .text	0000000a put
08000ce0 l     F .text	00000076 chIQReadTimeout
08000d60 l     F .text	00000006 readt
08000d70 l     F .text	0000000a read
08000d80 l     F .text	0000004e chIQGetTimeout
08000dd0 l     F .text	00000006 gett
08000de0 l     F .text	0000000a get
08000df0 l     F .text	00000018 chThdSleep
08000e10 l     F .text	00000098 MotorThd
08000eb0 l     F .text	00000030 Thread1
08000ee0 l     F .text	0000021c BluetoothThd
20000838 l     O .bss	00000148 BluetoothThd_wa
20000980 l     O .bss	00000148 MotorThdwa
20000ac8 l     O .bss	0000001c PWMD1
20000ae4 l     O .bss	0000001c PWMD3
20000b00 l     O .bss	00000098 SD2
20000b98 l     O .bss	00000150 ch
20000ce8 l     O .bss	00000001 datalength
20000cf0 l     O .bss	00000020 default_heap
20000d10 l     O .bss	00000004 endmem
20000d14 l     O .bss	00000001 foundheader
20000d15 l     O .bss	00000001 i.6609
20000d16 l     O .bss	00000001 i.6613
20000d17 l     O .bss	00000001 i.6615
20000d18 l     O .bss	00000028 motorPins
20000d40 l     O .bss	0000000a motorPwrCommand
20000d4a l     O .bss	00000001 negative.6610
20000d4c l     O .bss	00000004 nextmem
20000d50 l     O .bss	00000004 pending_flags.6626
20000d54 l     O .bss	00000004 pins
20000d58 l     O .bss	00000002 power.6611
20000d5c l     O .bss	00000020 sdrxbuf
20000d80 l     O .bss	00000148 waThread1
20000800 l     O .data	00000034 pwmcfg
080017c0 l     O .text	00000016 ch_debug
080017f0 l     O .text	00000080 ram_areas
08001870 l     O .text	00000020 vmt
00000000 l    df *ABS*	00000000 build/obj/crt0_v7m.o
08000182 l       .text	00000000 msloop
08000190 l       .text	00000000 psloop
080001a0 l       .text	00000000 dloop
080001b4 l       .text	00000000 bloop
080001ca l       .text	00000000 initloop
080001d6 l       .text	00000000 endinitloop
080001de l       .text	00000000 finiloop
080001ea l       .text	00000000 endfiniloop
00000000 l    df *ABS*	00000000 build/obj/chcoreasm_v7m.o
0000000c l       *ABS*	00000000 CONTEXT_OFFSET
e000ed04 l       *ABS*	00000000 SCB_ICSR
10000000 l       *ABS*	00000000 ICSR_PENDSVSET
00000000 l    df *ABS*	00000000 memset.c
080015f0 g     F .text	00000048 chThdExit
00000000 g       startup	00000000 __ram4_start__
00000000 g       .ram5	00000000 __ram5_clear__
20000ec8 g       .ram0_init	00000000 __ram0_init__
00000000 g       .ram1	00000000 __ram1_free__
00000000 g       startup	00000000 __ram6_start__
08000000 g     O startup	00000160 _vectors
08001890 g       .text	00000000 __exidx_end
20000ec8 g       .ram0	00000000 __ram0_free__
20000ec8 g       .heap	00000000 __heap_base__
080018c4 g       *ABS*	00000000 __ram3_init_text__
00000000 g       *ABS*	00000000 __ram5_end__
00000000 g       .ram5	00000000 __ram5_noinit__
00000000 g       *ABS*	00000000 __ram5_size__
08000160 g       startup	00000000 __fini_array_end
20000800 g       .pstack	00000000 __main_thread_stack_end__
20000838 g       .bss	00000000 _bss_start
20005000 g       .heap	00000000 __heap_end__
00000000 g       *ABS*	00000000 __ram1_size__
00000000 g       .ram1	00000000 __ram1_clear__
00000000 g       .ram7	00000000 __ram7_free__
00000000 g       *ABS*	00000000 __ram4_size__
00000000 g       *ABS*	00000000 __ram1_end__
00000000 g       *ABS*	00000000 __ram4_end__
08001890 g       .text	00000000 __exidx_start
080018c4 g       *ABS*	00000000 __ram0_init_text__
080018c4 g       *ABS*	00000000 __ram1_init_text__
00005000 g       *ABS*	00000000 __ram0_size__
080018c4 g       *ABS*	00000000 __ram5_init_text__
20000ec8 g       .bss	00000000 _bss_end
08000160 g     F .text	00000000 Reset_Handler
00000000 g       .ram4	00000000 __ram4_clear__
00000000 g       .ram5	00000000 __ram5_free__
080018c4 g       *ABS*	00000000 __ram6_init_text__
00000000 g       .ram3	00000000 __ram3_clear__
080016e0 g     F .text	00000002 __default_exit
00000000 g       *ABS*	00000000 __ram6_end__
00000000 g       .ram6_init	00000000 __ram6_init__
08001640 g     F .text	0000003c chSchDoReschedule
00000000 g       .ram7_init	00000000 __ram7_init__
00000000 g       .ram6	00000000 __ram6_free__
00000000 g       .ram2	00000000 __ram2_noinit__
00000000 g       .ram6	00000000 __ram6_noinit__
00000000 g       .ram4_init	00000000 __ram4_init__
00000000 g       .ram7	00000000 __ram7_clear__
20000800 g       .data	00000000 _data_start
00000000 g       *ABS*	00000000 __ram7_size__
08000230 g     F .text	00000000 _port_switch
08001700 g     F .text	00000002 __core_init
00000000 g       .ram4	00000000 __ram4_noinit__
080016f0 g     F .text	00000002 __late_init
00000000 g       startup	00000000 __ram7_start__
00000000 g       .ram6	00000000 __ram6_clear__
20000834 g       .data	00000000 _data_end
00000000 g       *ABS*	00000000 __ram3_size__
00000000 g       startup	00000000 _text
08000160 g       startup	00000000 __fini_array_start
00000000 g       .ram2	00000000 __ram2_clear__
00000000 g       *ABS*	00000000 __ram3_end__
00000000 g       *ABS*	00000000 __ram2_size__
00000000 g       startup	00000000 __ram1_start__
08001710 g     F .text	0000009a memset
08001100 g     F .text	00000478 main
00000000 g       *ABS*	00000000 __ram6_size__
080018c4 g       *ABS*	00000000 __ram2_init_text__
00000000 g       .ram3	00000000 __ram3_free__
08000160 g       startup	00000000 __init_array_end
080018c4 g       *ABS*	00000000 __ram4_init_text__
00000000 g       .ram1	00000000 __ram1_noinit__
08000240 g     F .text	00000000 _port_thread_start
00000000 g       .ram2_init	00000000 __ram2_init__
00000000 g       *ABS*	00000000 __ram2_end__
20000400 g       .pstack	00000000 __process_stack_base__
20000ec8 g       .ram0	00000000 __ram0_clear__
00000000 g       .ram3	00000000 __ram3_noinit__
20000ec8 g       .ram0	00000000 __ram0_noinit__
08001680 g     F .text	00000060 __init_ram_areas
00000000 g       startup	00000000 __ram2_start__
08000250 g     F .text	00000000 _port_switch_from_isr
00000000 g       *ABS*	00000000 __ram7_end__
20000400 g       .mstack	00000000 __main_stack_end__
00000000 g       .ram5_init	00000000 __ram5_init__
20000400 g       .pstack	00000000 __main_thread_stack_base__
080018c4 g       *ABS*	00000000 __ram7_init_text__
00000000 g       .ram3_init	00000000 __ram3_init__
20000000 g       startup	00000000 __ram0_start__
08000254 g       .text	00000000 _port_exit_from_isr
00000000 g       .ram1_init	00000000 __ram1_init__
08000160 g       startup	00000000 __init_array_start
08001890 g       *ABS*	00000000 _textdata_start
00000000 g       startup	00000000 __ram5_start__
00000000 g       .ram2	00000000 __ram2_free__
00000000 g       .ram4	00000000 __ram4_free__
20005000 g       *ABS*	00000000 __ram0_end__
20000000 g       .mstack	00000000 __main_stack_base__
00000400 g       *ABS*	00000000 __main_stack_size__
00000000 g       .ram7	00000000 __ram7_noinit__
20000800 g       .pstack	00000000 __process_stack_end__
08001580 g     F .text	0000006c __early_init
00000000 g       startup	00000000 __ram3_start__
00000400 g       *ABS*	00000000 __process_stack_size__


