<!-- HTML header for doxygen 1.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<!-- import the script somewhere in the head -->
<script type="text/javascript" src="doxygen-awesome-darkmode-toggle.js"></script>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cloudFPGA (cF) API: repos_for_Dox/cFp_Zoo/ROLE/vision/hls/sobel/src/sobel.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">cloudFPGA (cF) API
   &#160;<span id="projectnumber">1.0</span>
   </div>
   <div id="projectbrief">The documentation of the source code of cloudFPGA (cF)</div>
  </td>
   <td style="padding-left: 0.5em;">
   <div id="projectbrief"><a href="https://cloudfpga.github.io/Doc">Return to the generic documentation of cloudFPGA</a></div>
   </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('sobel_8cpp_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">sobel.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="sobel_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160; </div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160; </div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &quot;../include/sobel.hpp&quot;</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &quot;../include/xf_sobel_config.h&quot;</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &quot;../include/sobel_network_library.hpp&quot;</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &quot;../include/sobel_hw_common.hpp&quot;</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &quot;../include/sobel_processing.hpp&quot;</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160; </div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="keyword">using</span> <a class="code" href="namespacetest__harris__standalone.html#a3d80c1270160de25fabaa508499fca03">hls::stream</a>;</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160; </div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160; </div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160; </div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="group__SobelHLS.html#gae2400f612ea70da70714be60afc52630">   51</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__SobelHLS.html#gae2400f612ea70da70714be60afc52630">sobel</a>(</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160; </div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    ap_uint&lt;32&gt;                 *pi_rank,</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    ap_uint&lt;32&gt;                 *pi_size,</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    <span class="comment">//------------------------------------------------------</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    <span class="comment">//-- SHELL / This / UDP/TCP Interfaces</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    <span class="comment">//------------------------------------------------------</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    stream&lt;NetworkWord&gt;         &amp;siSHL_This_Data,</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    stream&lt;NetworkWord&gt;         &amp;soTHIS_Shl_Data,</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    stream&lt;NetworkMetaStream&gt;   &amp;siNrc_meta,</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    stream&lt;NetworkMetaStream&gt;   &amp;soNrc_meta,</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    ap_uint&lt;32&gt;                 *po_rx_ports</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    </div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    #ifdef <a class="code" href="group__MemtestHLS.html#ga8113234775912859275e925d28061b44">ENABLE_DDR</a></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;                                ,</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    <span class="comment">//------------------------------------------------------</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    <span class="comment">//-- SHELL / Role / Mem / Mp0 Interface</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    <span class="comment">//------------------------------------------------------</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    <span class="comment">//---- Read Path (MM2S) ------------</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    <span class="comment">// stream&lt;DmCmd&gt;               &amp;soMemRdCmdP0,</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    <span class="comment">// stream&lt;DmSts&gt;               &amp;siMemRdStsP0,</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    <span class="comment">// stream&lt;Axis&lt;MEMDW_512 &gt; &gt;   &amp;siMemReadP0,</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    <span class="comment">//---- Write Path (S2MM) -----------</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    stream&lt;DmCmd&gt;               &amp;soMemWrCmdP0,</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    stream&lt;DmSts&gt;               &amp;siMemWrStsP0,</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    <a class="code" href="namespacetest__harris__standalone.html#a3d80c1270160de25fabaa508499fca03">stream</a>&lt;<a class="code" href="structAxis.html">Axis&lt;MEMDW_512&gt;</a> &gt;    &amp;soMemWriteP0,</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    <span class="comment">//------------------------------------------------------</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    <span class="comment">//-- SHELL / Role / Mem / Mp1 Interface</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <span class="comment">//------------------------------------------------------    </span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    <a class="code" href="group__MemtestHLS.html#ga878d5c83781c96967a5b6adbf75f2f3d">membus_t</a>                    *<a class="code" href="group__MemtestTB.html#ga92e60b8085254f16f9ab8ed8278eb112">lcl_mem0</a>,</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    <a class="code" href="group__MemtestHLS.html#ga878d5c83781c96967a5b6adbf75f2f3d">membus_t</a>                    *<a class="code" href="group__MemtestTB.html#gac8cc3554ffe4fb475d26a98aebf37a3d">lcl_mem1</a></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    #endif</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    )</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;{</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    </div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160; </div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">//-- DIRECTIVES FOR THE BLOCK ---------------------------------------------</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#pragma HLS INTERFACE axis register both port=siSHL_This_Data</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#pragma HLS INTERFACE axis register both port=soTHIS_Shl_Data</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160; </div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#pragma HLS INTERFACE axis register both port=siNrc_meta</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#pragma HLS INTERFACE axis register both port=soNrc_meta</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160; </div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#pragma HLS INTERFACE ap_ovld register port=po_rx_ports name=poROL_NRC_Rx_ports</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    </div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#if HLS_VERSION &lt; 20211</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#pragma HLS INTERFACE ap_stable register port=pi_rank name=piFMC_ROL_rank</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#pragma HLS INTERFACE ap_stable register port=pi_size name=piFMC_ROL_size</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#elif HLS_VERSION &gt;= 20211</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">  #pragma HLS stable variable=pi_rank</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">  #pragma HLS stable variable=pi_size    </span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    printf(<span class="stringliteral">&quot;ERROR: Invalid HLS_VERSION=%s\n&quot;</span>, HLS_VERSION);</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    exit(-1);</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    </div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#ifdef ENABLE_DDR</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160; </div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">// Bundling: SHELL / Role / Mem / Mp0 / Write Interface</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#pragma HLS INTERFACE axis register both port=soMemWrCmdP0</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#pragma HLS INTERFACE axis register both port=siMemWrStsP0</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#pragma HLS INTERFACE axis register both port=soMemWriteP0</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160; </div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#if HLS_VERSION &lt;= 20201</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#pragma HLS DATA_PACK variable=soMemWrCmdP0 instance=soMemWrCmdP0</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#pragma HLS DATA_PACK variable=siMemWrStsP0 instance=siMemWrStsP0    </span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#elif HLS_VERSION &gt;= 20211</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#pragma HLS aggregate variable=soMemWrCmdP0 compact=bit    </span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#pragma HLS aggregate variable=siMemWrStsP0 compact=bit  </span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    printf(<span class="stringliteral">&quot;ERROR: Invalid HLS_VERSION=%s\n&quot;</span>, HLS_VERSION);</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    exit(-1);</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    </div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="keyword">const</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> ddr_mem_depth = <a class="code" href="group__MemtestHLS.html#ga91e966324edf01aceb1e142824513198">TOTMEMDW_512</a>;</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="keyword">const</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> ddr_latency = <a class="code" href="group__MemtestHLS.html#ga5ed3f26955622435934a3c4f91b79893">DDR_LATENCY</a>;</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160; </div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160; </div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">// When max burst size is 1KB, with 512bit bus we get 16 burst transactions</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">// When max burst size is 4KB, with 512bit bus we get 64 burst transactions</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="keyword">const</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> max_axi_rw_burst_length = 64;</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160; </div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">// Mapping LCL_MEM0 interface to moMEM_Mp1 channel</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#pragma HLS INTERFACE m_axi depth=ddr_mem_depth port=lcl_mem0 bundle=moMEM_Mp1\</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">  max_read_burst_length=max_axi_rw_burst_length  max_write_burst_length=max_axi_rw_burst_length offset=direct \</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">  num_read_outstanding=16 num_write_outstanding=16 latency=ddr_latency</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160; </div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">// Mapping LCL_MEM1 interface to moMEM_Mp1 channel</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#pragma HLS INTERFACE m_axi depth=ddr_mem_depth port=lcl_mem1 bundle=moMEM_Mp1 \</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">  max_read_burst_length=max_axi_rw_burst_length  max_write_burst_length=max_axi_rw_burst_length offset=direct \</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">  num_read_outstanding=16 num_write_outstanding=16 latency=ddr_latency</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160; </div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160; </div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor"> #pragma HLS DATAFLOW</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160; </div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  <span class="comment">//-- LOCAL VARIABLES ------------------------------------------------------</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  <a class="code" href="structNetworkMetaStream.html">NetworkMetaStream</a>  meta_tmp = <a class="code" href="structNetworkMetaStream.html">NetworkMetaStream</a>();</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  <span class="keyword">static</span> stream&lt;NetworkWord&gt;       sRxpToTxp_Data(<span class="stringliteral">&quot;sRxpToTxP_Data&quot;</span>); <span class="comment">// FIXME: works even with no static</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  <span class="keyword">static</span> stream&lt;NetworkMetaStream&gt; sRxtoTx_Meta(<span class="stringliteral">&quot;sRxtoTx_Meta&quot;</span>);</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> processed_word_rx;</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> processed_bytes_rx;</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> processed_word_tx = 0;</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  <span class="keyword">static</span> stream&lt;bool&gt; sImageLoaded(<span class="stringliteral">&quot;sImageLoaded&quot;</span>);</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> skip_read;</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> write_chunk_to_ddr_pending;</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> ready_to_accept_new_data;</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> signal_init;</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">int</span> tot_transfers = <a class="code" href="group__MCEuropeanEngine.html#gab304724ee67b75f50cd4776b198a8503">TOT_TRANSFERS</a>;</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#ifdef ENABLE_DDR</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    <span class="keyword">static</span> stream&lt;ap_uint&lt;MEMDW_512&gt;&gt; img_in_axi_stream (<span class="stringliteral">&quot;img_in_axi_stream&quot;</span>);</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> img_in_axi_stream_depth = <a class="code" href="group__HarrisHLS.html#ga78452fb5299db86b46297e78c0e5a8f4">TRANSFERS_PER_CHUNK</a>; <span class="comment">// the AXI burst size</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    <span class="keyword">static</span> stream&lt;bool&gt;               sMemBurstRx(<span class="stringliteral">&quot;sMemBurstRx&quot;</span>);</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    </div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">int</span> img_in_axi_stream_depth = <a class="code" href="group__MCEuropeanEngineHLS.html#ga7c637eec2fef5aa3921ac06cde9d10d4">MIN_RX_LOOPS</a>;</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">int</span> img_out_axi_stream_depth = <a class="code" href="group__MCEuropeanEngineHLS.html#ga1bcc07c7cff1472241ededdcb834a74b">MIN_TX_LOOPS</a>;</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <span class="keyword">static</span> stream&lt;ap_uint&lt;INPUT_PTR_WIDTH&gt;&gt; img_in_axi_stream (<span class="stringliteral">&quot;img_in_axi_stream&quot;</span>);</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  <span class="keyword">static</span> stream&lt;ap_uint&lt;OUTPUT_PTR_WIDTH&gt;&gt; img_out_axi_stream (<span class="stringliteral">&quot;img_out_axi_stream&quot;</span>);</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  <span class="keyword">static</span> stream&lt;NodeId&gt;            sDstNode_sig(<span class="stringliteral">&quot;sDstNode_sig&quot;</span>);</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160; </div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160; </div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">//-- DIRECTIVES FOR THIS PROCESS ------------------------------------------</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#pragma HLS stream variable=sRxtoTx_Meta depth=tot_transfers</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#pragma HLS reset variable=processed_word_rx</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#pragma HLS reset variable=processed_word_tx</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#pragma HLS reset variable=processed_bytes_rx</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">//#pragma HLS reset variable=image_loaded</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#pragma HLS stream variable=sImageLoaded depth=1</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#pragma HLS reset variable=skip_read</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#pragma HLS reset variable=write_chunk_to_ddr_pending</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">//#pragma HLS stream variable=sWriteChunkToDdrPending depth=2</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#pragma HLS reset variable=ready_to_accept_new_data</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#pragma HLS reset variable=signal_init</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#pragma HLS STREAM variable=sDstNode_sig     depth=1</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160; </div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#ifdef ENABLE_DDR</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#pragma HLS stream variable=img_in_axi_stream depth=img_in_axi_stream_depth  </span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#pragma HLS stream variable=sProcessed_bytes_rx depth=img_in_axi_stream_depth</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#pragma HLS stream variable=img_in_axi_stream depth=img_in_axi_stream_depth</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#pragma HLS stream variable=img_out_axi_stream depth=img_out_axi_stream_depth</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160; </div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160; </div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  </div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160; <a class="code" href="group__MemtestHLS.html#ga033fd36668741325cf3c111416e82131">pPortAndDestionation</a>(</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;        pi_rank, </div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;        pi_size, </div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;        sDstNode_sig, </div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;        po_rx_ports</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;        );</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  </div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#ifdef ENABLE_DDR</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160; </div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160; <a class="code" href="group__MedianBlurHLS.html#gac3e890765121e9a873b7a3a0aea95646">pRXPathNetToStream</a>(</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;        siSHL_This_Data,</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;        siNrc_meta,</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;        sRxtoTx_Meta,</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;        img_in_axi_stream,</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;        sMemBurstRx</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    );</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160; </div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160; <a class="code" href="group__MedianBlurHLS.html#gafde53db5d12c864e5515e989b059d909">pRXPathStreamToDDR</a>(</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;        img_in_axi_stream,</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;        sMemBurstRx,</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;        <span class="comment">//---- P0 Write Path (S2MM) -----------</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;        soMemWrCmdP0,</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;        siMemWrStsP0,</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;        soMemWriteP0,</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;        <span class="comment">//---- P1 Memory mapped ---------------</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;        <span class="comment">//&amp;processed_bytes_rx,</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;        sImageLoaded</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;    );</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160; </div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160; </div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160; </div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor"> #else </span><span class="comment">// !ENABLE_DDR</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  </div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160; <a class="code" href="group__MemtestHLS.html#ga3bece8b45019894cb93d4c2127e66daf">pRXPath</a>(</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;        siSHL_This_Data,</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;        siNrc_meta,</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;        sRxtoTx_Meta,</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;        img_in_axi_stream,</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;        meta_tmp,</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;        &amp;processed_word_rx,</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;        &amp;processed_bytes_rx,</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;        sImageLoaded</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;        );</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160; </div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#endif </span><span class="comment">// ENABLE_DDR</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160; </div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  <a class="code" href="group__MCEuropeanEngineHLS.html#ga17d58313a1e5e59dcce3d0ee9f6ba7f4">pProcPath</a>(</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;        sRxpToTxp_Data,</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;#ifdef <a class="code" href="group__MemtestHLS.html#ga8113234775912859275e925d28061b44">ENABLE_DDR</a></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;        <a class="code" href="group__MemtestTB.html#ga92e60b8085254f16f9ab8ed8278eb112">lcl_mem0</a>,</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;        <a class="code" href="group__MemtestTB.html#gac8cc3554ffe4fb475d26a98aebf37a3d">lcl_mem1</a>,</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;#<span class="keywordflow">else</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;        img_in_axi_stream,</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;        img_out_axi_stream,</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;#endif</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;        sImageLoaded</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;        );</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160; </div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  <a class="code" href="group__MemtestHLS.html#ga7d6c5ba26d71af2ade72df4e1033f326">pTXPath</a>(</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;        soTHIS_Shl_Data,</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;        soNrc_meta,</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;        sRxpToTxp_Data,</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;        sRxtoTx_Meta,</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;        sDstNode_sig,</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;        &amp;processed_word_tx,</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;        pi_rank,</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;        pi_size</div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;        );</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;}</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160; </div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160; </div>
<div class="ttc" id="agroup__HarrisHLS_html_ga78452fb5299db86b46297e78c0e5a8f4"><div class="ttname"><a href="group__HarrisHLS.html#ga78452fb5299db86b46297e78c0e5a8f4">TRANSFERS_PER_CHUNK</a></div><div class="ttdeci">#define TRANSFERS_PER_CHUNK</div><div class="ttdef"><b>Definition:</b> <a href="harris_8hpp_source.html#l00133">harris.hpp:133</a></div></div>
<div class="ttc" id="agroup__MCEuropeanEngineHLS_html_ga17d58313a1e5e59dcce3d0ee9f6ba7f4"><div class="ttname"><a href="group__MCEuropeanEngineHLS.html#ga17d58313a1e5e59dcce3d0ee9f6ba7f4">pProcPath</a></div><div class="ttdeci">void pProcPath(stream&lt; NetworkWord &gt; &amp;sRxpToTxp_Data, stream&lt; NetworkMetaStream &gt; &amp;sRxtoTx_Meta, NetworkMetaStream meta_tmp, varin *instruct, double *out, unsigned int *processed_word_rx, unsigned int *processed_word_proc, unsigned int *struct_loaded)</div><div class="ttdoc">Processing Path - Main processing FSM for Vitis kernels.</div><div class="ttdef"><b>Definition:</b> <a href="mceuropeanengine_8cpp_source.html#l00217">mceuropeanengine.cpp:217</a></div></div>
<div class="ttc" id="agroup__MCEuropeanEngineHLS_html_ga1bcc07c7cff1472241ededdcb834a74b"><div class="ttname"><a href="group__MCEuropeanEngineHLS.html#ga1bcc07c7cff1472241ededdcb834a74b">MIN_TX_LOOPS</a></div><div class="ttdeci">#define MIN_TX_LOOPS</div><div class="ttdef"><b>Definition:</b> <a href="mceuropeanengine_8hpp_source.html#l00088">mceuropeanengine.hpp:88</a></div></div>
<div class="ttc" id="agroup__MCEuropeanEngineHLS_html_ga7c637eec2fef5aa3921ac06cde9d10d4"><div class="ttname"><a href="group__MCEuropeanEngineHLS.html#ga7c637eec2fef5aa3921ac06cde9d10d4">MIN_RX_LOOPS</a></div><div class="ttdeci">#define MIN_RX_LOOPS</div><div class="ttdef"><b>Definition:</b> <a href="mceuropeanengine_8hpp_source.html#l00087">mceuropeanengine.hpp:87</a></div></div>
<div class="ttc" id="agroup__MCEuropeanEngine_html_gab304724ee67b75f50cd4776b198a8503"><div class="ttname"><a href="group__MCEuropeanEngine.html#gab304724ee67b75f50cd4776b198a8503">TOT_TRANSFERS</a></div><div class="ttdeci">#define TOT_TRANSFERS</div><div class="ttdef"><b>Definition:</b> <a href="quantitative__finance_2mceuropeanengine_2languages_2cplusplus_2include_2config_8h_source.html#l00070">config.h:70</a></div></div>
<div class="ttc" id="agroup__MedianBlurHLS_html_gac3e890765121e9a873b7a3a0aea95646"><div class="ttname"><a href="group__MedianBlurHLS.html#gac3e890765121e9a873b7a3a0aea95646">pRXPathNetToStream</a></div><div class="ttdeci">void pRXPathNetToStream(stream&lt; NetworkWord &gt; &amp;siSHL_This_Data, stream&lt; NetworkMetaStream &gt; &amp;siNrc_meta, stream&lt; NetworkMetaStream &gt; &amp;sRxtoTx_Meta, stream&lt; ap_uint&lt; 512 &gt;&gt; &amp;img_in_axi_stream, stream&lt; bool &gt; &amp;sMemBurstRx)</div><div class="ttdoc">Receive Path - From SHELL to THIS.</div><div class="ttdef"><b>Definition:</b> <a href="median__blur_8cpp_source.html#l00432">median_blur.cpp:432</a></div></div>
<div class="ttc" id="agroup__MedianBlurHLS_html_gafde53db5d12c864e5515e989b059d909"><div class="ttname"><a href="group__MedianBlurHLS.html#gafde53db5d12c864e5515e989b059d909">pRXPathStreamToDDR</a></div><div class="ttdeci">void pRXPathStreamToDDR(stream&lt; ap_uint&lt; 512 &gt;&gt; &amp;img_in_axi_stream, stream&lt; bool &gt; &amp;sMemBurstRx, stream&lt; DmCmd &gt; &amp;soMemWrCmdP0, stream&lt; DmSts &gt; &amp;siMemWrStsP0, stream&lt; Axis&lt; 512 &gt; &gt; &amp;soMemWriteP0, stream&lt; bool &gt; &amp;sImageLoaded)</div><div class="ttdoc">Receive Path - From SHELL to THIS.</div><div class="ttdef"><b>Definition:</b> <a href="median__blur_8cpp_source.html#l00530">median_blur.cpp:530</a></div></div>
<div class="ttc" id="agroup__MemtestHLS_html_ga033fd36668741325cf3c111416e82131"><div class="ttname"><a href="group__MemtestHLS.html#ga033fd36668741325cf3c111416e82131">pPortAndDestionation</a></div><div class="ttdeci">void pPortAndDestionation(ap_uint&lt; 32 &gt; *pi_rank, ap_uint&lt; 32 &gt; *pi_size, stream&lt; NodeId &gt; &amp;sDstNode_sig, ap_uint&lt; 32 &gt; *po_rx_ports)</div><div class="ttdoc">pPortAndDestionation - Setup the port and the destination rank.</div><div class="ttdef"><b>Definition:</b> <a href="memtest__library_8hpp_source.html#l00071">memtest_library.hpp:71</a></div></div>
<div class="ttc" id="agroup__MemtestHLS_html_ga3bece8b45019894cb93d4c2127e66daf"><div class="ttname"><a href="group__MemtestHLS.html#ga3bece8b45019894cb93d4c2127e66daf">pRXPath</a></div><div class="ttdeci">void pRXPath(stream&lt; NetworkWord &gt; &amp;siSHL_This_Data, stream&lt; NetworkMetaStream &gt; &amp;siNrc_meta, stream&lt; NetworkMetaStream &gt; &amp;sRxtoProc_Meta, stream&lt; NetworkWord &gt; &amp;sRxpToProcp_Data, NetworkMetaStream meta_tmp, bool *start_stop, unsigned int *processed_word_rx, unsigned int *processed_bytes_rx)</div><div class="ttdoc">Receive Path - From SHELL to THIS.</div><div class="ttdef"><b>Definition:</b> <a href="memtest__library_8hpp_source.html#l00121">memtest_library.hpp:121</a></div></div>
<div class="ttc" id="agroup__MemtestHLS_html_ga5ed3f26955622435934a3c4f91b79893"><div class="ttname"><a href="group__MemtestHLS.html#ga5ed3f26955622435934a3c4f91b79893">DDR_LATENCY</a></div><div class="ttdeci">#define DDR_LATENCY</div><div class="ttdef"><b>Definition:</b> <a href="memtest_8hpp_source.html#l00098">memtest.hpp:98</a></div></div>
<div class="ttc" id="agroup__MemtestHLS_html_ga7d6c5ba26d71af2ade72df4e1033f326"><div class="ttname"><a href="group__MemtestHLS.html#ga7d6c5ba26d71af2ade72df4e1033f326">pTXPath</a></div><div class="ttdeci">void pTXPath(stream&lt; NetworkWord &gt; &amp;soTHIS_Shl_Data, stream&lt; NetworkMetaStream &gt; &amp;soNrc_meta, stream&lt; NetworkWord &gt; &amp;sProcpToTxp_Data, stream&lt; NetworkMetaStream &gt; &amp;sRxtoTx_Meta, stream&lt; NodeId &gt; &amp;sDstNode_sig, unsigned int *processed_word_tx, ap_uint&lt; 32 &gt; *pi_rank)</div><div class="ttdoc">Transmit Path - From THIS to SHELL.</div><div class="ttdef"><b>Definition:</b> <a href="memtest__library_8hpp_source.html#l00251">memtest_library.hpp:251</a></div></div>
<div class="ttc" id="agroup__MemtestHLS_html_ga8113234775912859275e925d28061b44"><div class="ttname"><a href="group__MemtestHLS.html#ga8113234775912859275e925d28061b44">ENABLE_DDR</a></div><div class="ttdeci">#define ENABLE_DDR</div><div class="ttdef"><b>Definition:</b> <a href="memtest_8hpp_source.html#l00042">memtest.hpp:42</a></div></div>
<div class="ttc" id="agroup__MemtestHLS_html_ga878d5c83781c96967a5b6adbf75f2f3d"><div class="ttname"><a href="group__MemtestHLS.html#ga878d5c83781c96967a5b6adbf75f2f3d">membus_t</a></div><div class="ttdeci">membus_512_t membus_t</div><div class="ttdef"><b>Definition:</b> <a href="memtest_8hpp_source.html#l00092">memtest.hpp:92</a></div></div>
<div class="ttc" id="agroup__MemtestHLS_html_ga91e966324edf01aceb1e142824513198"><div class="ttname"><a href="group__MemtestHLS.html#ga91e966324edf01aceb1e142824513198">TOTMEMDW_512</a></div><div class="ttdeci">#define TOTMEMDW_512</div><div class="ttdef"><b>Definition:</b> <a href="memtest_8hpp_source.html#l00093">memtest.hpp:93</a></div></div>
<div class="ttc" id="agroup__MemtestTB_html_ga92e60b8085254f16f9ab8ed8278eb112"><div class="ttname"><a href="group__MemtestTB.html#ga92e60b8085254f16f9ab8ed8278eb112">lcl_mem0</a></div><div class="ttdeci">membus_t lcl_mem0[16384]</div><div class="ttdef"><b>Definition:</b> <a href="test__memtest_8cpp_source.html#l00087">test_memtest.cpp:87</a></div></div>
<div class="ttc" id="agroup__MemtestTB_html_gac8cc3554ffe4fb475d26a98aebf37a3d"><div class="ttname"><a href="group__MemtestTB.html#gac8cc3554ffe4fb475d26a98aebf37a3d">lcl_mem1</a></div><div class="ttdeci">membus_t lcl_mem1[16384]</div><div class="ttdef"><b>Definition:</b> <a href="test__memtest_8cpp_source.html#l00088">test_memtest.cpp:88</a></div></div>
<div class="ttc" id="agroup__SobelHLS_html_gae2400f612ea70da70714be60afc52630"><div class="ttname"><a href="group__SobelHLS.html#gae2400f612ea70da70714be60afc52630">sobel</a></div><div class="ttdeci">void sobel(ap_uint&lt; 32 &gt; *pi_rank, ap_uint&lt; 32 &gt; *pi_size, stream&lt; NetworkWord &gt; &amp;siSHL_This_Data, stream&lt; NetworkWord &gt; &amp;soTHIS_Shl_Data, stream&lt; NetworkMetaStream &gt; &amp;siNrc_meta, stream&lt; NetworkMetaStream &gt; &amp;soNrc_meta, ap_uint&lt; 32 &gt; *po_rx_ports, stream&lt; DmCmd &gt; &amp;soMemWrCmdP0, stream&lt; DmSts &gt; &amp;siMemWrStsP0, stream&lt; Axis&lt; 512 &gt; &gt; &amp;soMemWriteP0, membus_t *lcl_mem0, membus_t *lcl_mem1)</div><div class="ttdoc">Main process of the Sobel Application directives.</div><div class="ttdef"><b>Definition:</b> <a href="sobel_8cpp_source.html#l00051">sobel.cpp:51</a></div></div>
<div class="ttc" id="anamespacetest__harris__standalone_html_a3d80c1270160de25fabaa508499fca03"><div class="ttname"><a href="namespacetest__harris__standalone.html#a3d80c1270160de25fabaa508499fca03">test_harris_standalone.stream</a></div><div class="ttdeci">stream</div><div class="ttdef"><b>Definition:</b> <a href="test__harris__standalone_8py_source.html#l00048">test_harris_standalone.py:48</a></div></div>
<div class="ttc" id="astructAxis_html"><div class="ttname"><a href="structAxis.html">Axis</a></div><div class="ttdef"><b>Definition:</b> <a href="axi__utils_8hpp_source.html#l00046">axi_utils.hpp:46</a></div></div>
<div class="ttc" id="astructNetworkMetaStream_html"><div class="ttname"><a href="structNetworkMetaStream.html">NetworkMetaStream</a></div><div class="ttdef"><b>Definition:</b> <a href="network_8hpp_source.html#l00108">network.hpp:108</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.9.1-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_b7e1ac749c44ea1caea8cb543e7af8e2.html">repos_for_Dox</a></li><li class="navelem"><a class="el" href="dir_5d142b4fa6d7f5d9409cd75f2ef7494f.html">cFp_Zoo</a></li><li class="navelem"><a class="el" href="dir_372190bba8e51f711404a4d20d8d4609.html">ROLE</a></li><li class="navelem"><a class="el" href="dir_ee6479532af8167eb445cc0ce00ea327.html">vision</a></li><li class="navelem"><a class="el" href="dir_8fcfd4d6b137402926035128293c4399.html">hls</a></li><li class="navelem"><a class="el" href="dir_609992001d61fa8e39165c5f40b74f41.html">sobel</a></li><li class="navelem"><a class="el" href="dir_18ff3603a6cf25f9bf155ddb934aa8c2.html">src</a></li><li class="navelem"><a class="el" href="sobel_8cpp.html">sobel.cpp</a></li>
    <li class="footer">Generated on Sat Jul 15 2023 05:03:01 for cloudFPGA (cF) API by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
    <!-- add the button to toggle the theme -->
    <script>
    $(document).ready(function(){
        toggleButton = document.createElement('doxygen-awesome-dark-mode-toggle')
        toggleButton.title = "Toggle Light/Dark Mode"
        document.getElementById("MSearchBox").parentNode.appendChild(toggleButton)
    })
    </script>
</html>
