# Lab 1 - Building Multiplier and Simple Calculator by Jack Gaon and Francis Tanglao

## Part 1 
### Breaking down the multiplications 14x11
### ![Breakdown](https://github.com/fctanglao/DigitalLogicDesignUsingVerilogLabs/blob/main/Lab%201/Part%201/14x11%20multiplier%20breakdown.png)

### Breaking down the multiplications 9x5
### ![Breakdown](https://github.com/fctanglao/DigitalLogicDesignUsingVerilogLabs/blob/main/Lab%201/Part%201/9x5%20multiplier%20breakdown.png)

### You can find the code for mq_4bit [*here*](https://github.com/fctanglao/DigitalLogicDesignUsingVerilogLabs/blob/main/Lab%201/Part%201/mq_4bit.v)

### Breaking down the multiplier to read csa_multiplier a lot more easily
### ![Breakdown](https://github.com/fctanglao/DigitalLogicDesignUsingVerilogLabs/blob/main/Lab%201/Part%201/multiplier%20breakdown.png)
### You can find the code for csa_multiplier [*here*](https://github.com/fctanglao/DigitalLogicDesignUsingVerilogLabs/blob/main/Lab%201/Part%201/csa_multiplier.v)

### Testbench for 0x10, 5x5, 9x5, 12x13, and 15x10 in binary
### ![Testbench](https://github.com/fctanglao/DigitalLogicDesignUsingVerilogLabs/blob/main/Lab%201/Part%201/csa_multiplier%20binary%20testbench.png)
### Testbench for 0x10, 5x5, 9x5, 12x13, and 15x10 in decimal
### ![Testbench](https://github.com/fctanglao/DigitalLogicDesignUsingVerilogLabs/blob/main/Lab%201/Part%201/csa_multiplier%20decimal%20testbench.png)
### You can find the code for csa_multiplier_tb [*here*](https://github.com/fctanglao/DigitalLogicDesignUsingVerilogLabs/blob/main/Lab%201/Part%201/csa_multiplier_tb.v)

## Part 2
### Note: We imported the code for mux_2x1_simple for this lab. You can find that code in the repository for Lab 0
### You can find the code for mux_2x1_8bit [*here*](https://github.com/fctanglao/DigitalLogicDesignUsingVerilogLabs/blob/main/Lab%201/Part%202/mux_2x1_8bit.v)

### Block diagram for the simple calculator
### ![Block diagram](https://github.com/fctanglao/DigitalLogicDesignUsingVerilogLabs/blob/main/Lab%201/Part%202/simple%20calculator%20block%20diagram.png)

### You can find the code for simple_calc [*here*](https://github.com/fctanglao/DigitalLogicDesignUsingVerilogLabs/blob/main/Lab%201/Part%202/simple_calc.v)
### You can find the constraint file for simple_calc [*here*](https://github.com/fctanglao/DigitalLogicDesignUsingVerilogLabs/blob/main/Lab%201/Part%202/Nexys-A7-100T-Master.xdc)
