vendor_name = ModelSim
source_file = 1, C:/Users/letic/Documents/GitHub/OAC-Trabalho-Final/riscv_uniciclo/uniciclo.vhd
source_file = 1, C:/Users/letic/Documents/GitHub/OAC-Trabalho-Final/riscv_uniciclo/uniciclo_tb.vhd
source_file = 1, C:/Users/letic/Documents/GitHub/OAC-Trabalho-Final/riscv_uniciclo/xreg.vhd
source_file = 1, C:/Users/letic/Documents/GitHub/OAC-Trabalho-Final/riscv_uniciclo/control.vhd
source_file = 1, C:/Users/letic/Documents/GitHub/OAC-Trabalho-Final/riscv_uniciclo/c_ula.vhd
source_file = 1, C:/Users/letic/Documents/GitHub/OAC-Trabalho-Final/riscv_uniciclo/ula.vhd
source_file = 1, C:/Users/letic/Documents/GitHub/OAC-Trabalho-Final/riscv_uniciclo/somador.vhd
source_file = 1, C:/Users/letic/Documents/GitHub/OAC-Trabalho-Final/riscv_uniciclo/pc.vhd
source_file = 1, C:/Users/letic/Documents/GitHub/OAC-Trabalho-Final/riscv_uniciclo/multiplexador_32_bits.vhd
source_file = 1, C:/Users/letic/Documents/GitHub/OAC-Trabalho-Final/riscv_uniciclo/genImm32.vhd
source_file = 1, C:/Users/letic/Documents/GitHub/OAC-Trabalho-Final/riscv_uniciclo/data_memory.vhd
source_file = 1, C:/Users/letic/Documents/GitHub/OAC-Trabalho-Final/riscv_uniciclo/data_memory.qip
source_file = 1, C:/Users/letic/Documents/GitHub/OAC-Trabalho-Final/riscv_uniciclo/memory_instruction.qip
source_file = 1, C:/Users/letic/Documents/GitHub/OAC-Trabalho-Final/riscv_uniciclo/memory_instruction.vhd
source_file = 1, C:/Users/letic/Documents/GitHub/OAC-Trabalho-Final/riscv_uniciclo/types_components.vhd
source_file = 1, C:/Users/letic/Documents/GitHub/OAC-Trabalho-Final/riscv_uniciclo/db/uniciclo.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/letic/Documents/GitHub/OAC-Trabalho-Final/riscv_uniciclo/db/altsyncram_2g81.tdf
source_file = 1, C:/Users/letic/Documents/GitHub/OAC-Trabalho-Final/riscv_uniciclo/mif_meminstr.mif
source_file = 1, C:/Users/letic/Documents/GitHub/OAC-Trabalho-Final/riscv_uniciclo/db/altsyncram_unc1.tdf
source_file = 1, C:/Users/letic/Documents/GitHub/OAC-Trabalho-Final/riscv_uniciclo/data.hex
design_name = uniciclo
instance = comp, \alu|Add1~4\, alu|Add1~4, uniciclo, 1
instance = comp, \alu|Add1~16\, alu|Add1~16, uniciclo, 1
instance = comp, \alu|Add1~26\, alu|Add1~26, uniciclo, 1
instance = comp, \alu|Add2~24\, alu|Add2~24, uniciclo, 1
instance = comp, \sum_imm_pc|result[3]~6\, sum_imm_pc|result[3]~6, uniciclo, 1
instance = comp, \sum_imm_pc|result[6]~12\, sum_imm_pc|result[6]~12, uniciclo, 1
instance = comp, \sum_pc_4|result[7]~10\, sum_pc_4|result[7]~10, uniciclo, 1
instance = comp, \sum_pc_4|result[8]~12\, sum_pc_4|result[8]~12, uniciclo, 1
instance = comp, \sum_imm_pc|result[13]~26\, sum_imm_pc|result[13]~26, uniciclo, 1
instance = comp, \sum_imm_pc|result[14]~28\, sum_imm_pc|result[14]~28, uniciclo, 1
instance = comp, \sum_imm_pc|result[15]~30\, sum_imm_pc|result[15]~30, uniciclo, 1
instance = comp, \sum_imm_pc|result[17]~34\, sum_imm_pc|result[17]~34, uniciclo, 1
instance = comp, \sum_imm_pc|result[21]~42\, sum_imm_pc|result[21]~42, uniciclo, 1
instance = comp, \sum_pc_4|result[22]~40\, sum_pc_4|result[22]~40, uniciclo, 1
instance = comp, \sum_imm_pc|result[23]~46\, sum_imm_pc|result[23]~46, uniciclo, 1
instance = comp, \sum_imm_pc|result[24]~48\, sum_imm_pc|result[24]~48, uniciclo, 1
instance = comp, \sum_pc_4|result[28]~52\, sum_pc_4|result[28]~52, uniciclo, 1
instance = comp, \contr_ula|Mux8~0\, contr_ula|Mux8~0, uniciclo, 1
instance = comp, \X_regis|um_Reg[17][0]\, X_regis|um_Reg[17][0], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[0]~0\, muxlui_inA_ula|result[0]~0, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[0]~1\, muxlui_inA_ula|result[0]~1, uniciclo, 1
instance = comp, \X_regis|um_Reg[30][0]\, X_regis|um_Reg[30][0], uniciclo, 1
instance = comp, \X_regis|um_Reg[20][0]\, X_regis|um_Reg[20][0], uniciclo, 1
instance = comp, \X_regis|um_Reg[9][0]\, X_regis|um_Reg[9][0], uniciclo, 1
instance = comp, \X_regis|um_Reg[10][0]\, X_regis|um_Reg[10][0], uniciclo, 1
instance = comp, \X_regis|um_Reg[14][0]\, X_regis|um_Reg[14][0], uniciclo, 1
instance = comp, \X_regis|Mux63~10\, X_regis|Mux63~10, uniciclo, 1
instance = comp, \X_regis|Mux63~11\, X_regis|Mux63~11, uniciclo, 1
instance = comp, \X_regis|um_Reg[25][31]\, X_regis|um_Reg[25][31], uniciclo, 1
instance = comp, \X_regis|um_Reg[21][31]\, X_regis|um_Reg[21][31], uniciclo, 1
instance = comp, \X_regis|um_Reg[17][31]\, X_regis|um_Reg[17][31], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[31]~21\, muxlui_inA_ula|result[31]~21, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[31]~22\, muxlui_inA_ula|result[31]~22, uniciclo, 1
instance = comp, \X_regis|um_Reg[16][31]\, X_regis|um_Reg[16][31], uniciclo, 1
instance = comp, \X_regis|um_Reg[11][31]\, X_regis|um_Reg[11][31], uniciclo, 1
instance = comp, \X_regis|Mux32~4\, X_regis|Mux32~4, uniciclo, 1
instance = comp, \X_regis|Mux32~5\, X_regis|Mux32~5, uniciclo, 1
instance = comp, \X_regis|Mux32~7\, X_regis|Mux32~7, uniciclo, 1
instance = comp, \X_regis|Mux32~8\, X_regis|Mux32~8, uniciclo, 1
instance = comp, \X_regis|Mux32~10\, X_regis|Mux32~10, uniciclo, 1
instance = comp, \X_regis|Mux32~11\, X_regis|Mux32~11, uniciclo, 1
instance = comp, \X_regis|Mux32~14\, X_regis|Mux32~14, uniciclo, 1
instance = comp, \imm|Mux31~3\, imm|Mux31~3, uniciclo, 1
instance = comp, \imm|Mux0~0\, imm|Mux0~0, uniciclo, 1
instance = comp, \X_regis|um_Reg[23][30]\, X_regis|um_Reg[23][30], uniciclo, 1
instance = comp, \X_regis|um_Reg[19][30]\, X_regis|um_Reg[19][30], uniciclo, 1
instance = comp, \X_regis|um_Reg[4][30]\, X_regis|um_Reg[4][30], uniciclo, 1
instance = comp, \X_regis|um_Reg[10][30]\, X_regis|um_Reg[10][30], uniciclo, 1
instance = comp, \X_regis|um_Reg[1][30]\, X_regis|um_Reg[1][30], uniciclo, 1
instance = comp, \X_regis|Mux33~0\, X_regis|Mux33~0, uniciclo, 1
instance = comp, \X_regis|Mux33~1\, X_regis|Mux33~1, uniciclo, 1
instance = comp, \X_regis|Mux33~12\, X_regis|Mux33~12, uniciclo, 1
instance = comp, \X_regis|Mux33~13\, X_regis|Mux33~13, uniciclo, 1
instance = comp, \X_regis|Mux33~14\, X_regis|Mux33~14, uniciclo, 1
instance = comp, \X_regis|Mux33~15\, X_regis|Mux33~15, uniciclo, 1
instance = comp, \X_regis|Mux33~16\, X_regis|Mux33~16, uniciclo, 1
instance = comp, \X_regis|um_Reg[26][29]\, X_regis|um_Reg[26][29], uniciclo, 1
instance = comp, \X_regis|um_Reg[18][29]\, X_regis|um_Reg[18][29], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[29]~65\, muxlui_inA_ula|result[29]~65, uniciclo, 1
instance = comp, \X_regis|um_Reg[27][29]\, X_regis|um_Reg[27][29], uniciclo, 1
instance = comp, \X_regis|um_Reg[23][29]\, X_regis|um_Reg[23][29], uniciclo, 1
instance = comp, \X_regis|um_Reg[11][29]\, X_regis|um_Reg[11][29], uniciclo, 1
instance = comp, \X_regis|um_Reg[12][29]\, X_regis|um_Reg[12][29], uniciclo, 1
instance = comp, \X_regis|Mux34~0\, X_regis|Mux34~0, uniciclo, 1
instance = comp, \X_regis|Mux34~1\, X_regis|Mux34~1, uniciclo, 1
instance = comp, \X_regis|Mux34~4\, X_regis|Mux34~4, uniciclo, 1
instance = comp, \X_regis|um_Reg[17][28]\, X_regis|um_Reg[17][28], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[28]~84\, muxlui_inA_ula|result[28]~84, uniciclo, 1
instance = comp, \X_regis|um_Reg[28][28]\, X_regis|um_Reg[28][28], uniciclo, 1
instance = comp, \X_regis|um_Reg[9][28]\, X_regis|um_Reg[9][28], uniciclo, 1
instance = comp, \X_regis|um_Reg[10][28]\, X_regis|um_Reg[10][28], uniciclo, 1
instance = comp, \X_regis|um_Reg[3][28]\, X_regis|um_Reg[3][28], uniciclo, 1
instance = comp, \X_regis|Mux35~10\, X_regis|Mux35~10, uniciclo, 1
instance = comp, \X_regis|Mux35~11\, X_regis|Mux35~11, uniciclo, 1
instance = comp, \X_regis|um_Reg[25][27]\, X_regis|um_Reg[25][27], uniciclo, 1
instance = comp, \X_regis|um_Reg[17][27]\, X_regis|um_Reg[17][27], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[27]~105\, muxlui_inA_ula|result[27]~105, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[27]~106\, muxlui_inA_ula|result[27]~106, uniciclo, 1
instance = comp, \X_regis|um_Reg[20][27]\, X_regis|um_Reg[20][27], uniciclo, 1
instance = comp, \X_regis|um_Reg[19][27]\, X_regis|um_Reg[19][27], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[27]~112\, muxlui_inA_ula|result[27]~112, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[26]~126\, muxlui_inA_ula|result[26]~126, uniciclo, 1
instance = comp, \X_regis|um_Reg[23][26]\, X_regis|um_Reg[23][26], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[26]~133\, muxlui_inA_ula|result[26]~133, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[26]~134\, muxlui_inA_ula|result[26]~134, uniciclo, 1
instance = comp, \X_regis|um_Reg[1][26]\, X_regis|um_Reg[1][26], uniciclo, 1
instance = comp, \X_regis|um_Reg[2][26]\, X_regis|um_Reg[2][26], uniciclo, 1
instance = comp, \X_regis|Mux37~12\, X_regis|Mux37~12, uniciclo, 1
instance = comp, \X_regis|Mux37~13\, X_regis|Mux37~13, uniciclo, 1
instance = comp, \X_regis|Mux37~14\, X_regis|Mux37~14, uniciclo, 1
instance = comp, \X_regis|Mux37~15\, X_regis|Mux37~15, uniciclo, 1
instance = comp, \X_regis|Mux37~16\, X_regis|Mux37~16, uniciclo, 1
instance = comp, \X_regis|um_Reg[29][25]\, X_regis|um_Reg[29][25], uniciclo, 1
instance = comp, \X_regis|um_Reg[28][25]\, X_regis|um_Reg[28][25], uniciclo, 1
instance = comp, \X_regis|um_Reg[10][25]\, X_regis|um_Reg[10][25], uniciclo, 1
instance = comp, \X_regis|um_Reg[6][25]\, X_regis|um_Reg[6][25], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[25]~159\, muxlui_inA_ula|result[25]~159, uniciclo, 1
instance = comp, \X_regis|um_Reg[7][25]\, X_regis|um_Reg[7][25], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[25]~160\, muxlui_inA_ula|result[25]~160, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[25]~161\, muxlui_inA_ula|result[25]~161, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[25]~162\, muxlui_inA_ula|result[25]~162, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[25]~163\, muxlui_inA_ula|result[25]~163, uniciclo, 1
instance = comp, \X_regis|Mux38~7\, X_regis|Mux38~7, uniciclo, 1
instance = comp, \X_regis|Mux38~8\, X_regis|Mux38~8, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[24]~175\, muxlui_inA_ula|result[24]~175, uniciclo, 1
instance = comp, \X_regis|um_Reg[31][24]\, X_regis|um_Reg[31][24], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[24]~176\, muxlui_inA_ula|result[24]~176, uniciclo, 1
instance = comp, \X_regis|um_Reg[8][24]\, X_regis|um_Reg[8][24], uniciclo, 1
instance = comp, \X_regis|um_Reg[11][24]\, X_regis|um_Reg[11][24], uniciclo, 1
instance = comp, \X_regis|um_Reg[14][24]\, X_regis|um_Reg[14][24], uniciclo, 1
instance = comp, \X_regis|um_Reg[13][24]\, X_regis|um_Reg[13][24], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[24]~185\, muxlui_inA_ula|result[24]~185, uniciclo, 1
instance = comp, \X_regis|um_Reg[15][24]\, X_regis|um_Reg[15][24], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[24]~186\, muxlui_inA_ula|result[24]~186, uniciclo, 1
instance = comp, \X_regis|Mux39~17\, X_regis|Mux39~17, uniciclo, 1
instance = comp, \X_regis|Mux39~18\, X_regis|Mux39~18, uniciclo, 1
instance = comp, \X_regis|um_Reg[25][23]\, X_regis|um_Reg[25][23], uniciclo, 1
instance = comp, \X_regis|um_Reg[17][23]\, X_regis|um_Reg[17][23], uniciclo, 1
instance = comp, \X_regis|um_Reg[22][23]\, X_regis|um_Reg[22][23], uniciclo, 1
instance = comp, \X_regis|um_Reg[16][23]\, X_regis|um_Reg[16][23], uniciclo, 1
instance = comp, \X_regis|um_Reg[28][23]\, X_regis|um_Reg[28][23], uniciclo, 1
instance = comp, \X_regis|um_Reg[19][23]\, X_regis|um_Reg[19][23], uniciclo, 1
instance = comp, \X_regis|um_Reg[8][23]\, X_regis|um_Reg[8][23], uniciclo, 1
instance = comp, \X_regis|um_Reg[12][23]\, X_regis|um_Reg[12][23], uniciclo, 1
instance = comp, \X_regis|Mux40~4\, X_regis|Mux40~4, uniciclo, 1
instance = comp, \X_regis|Mux40~5\, X_regis|Mux40~5, uniciclo, 1
instance = comp, \X_regis|Mux40~7\, X_regis|Mux40~7, uniciclo, 1
instance = comp, \X_regis|Mux40~8\, X_regis|Mux40~8, uniciclo, 1
instance = comp, \X_regis|Mux40~14\, X_regis|Mux40~14, uniciclo, 1
instance = comp, \X_regis|um_Reg[25][22]\, X_regis|um_Reg[25][22], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[22]~210\, muxlui_inA_ula|result[22]~210, uniciclo, 1
instance = comp, \X_regis|um_Reg[29][22]\, X_regis|um_Reg[29][22], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[22]~211\, muxlui_inA_ula|result[22]~211, uniciclo, 1
instance = comp, \X_regis|um_Reg[14][22]\, X_regis|um_Reg[14][22], uniciclo, 1
instance = comp, \X_regis|um_Reg[12][22]\, X_regis|um_Reg[12][22], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[22]~227\, muxlui_inA_ula|result[22]~227, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[22]~228\, muxlui_inA_ula|result[22]~228, uniciclo, 1
instance = comp, \X_regis|Mux41~0\, X_regis|Mux41~0, uniciclo, 1
instance = comp, \X_regis|Mux41~1\, X_regis|Mux41~1, uniciclo, 1
instance = comp, \X_regis|Mux41~10\, X_regis|Mux41~10, uniciclo, 1
instance = comp, \X_regis|Mux41~11\, X_regis|Mux41~11, uniciclo, 1
instance = comp, \mux_inB_ula|result[22]~16\, mux_inB_ula|result[22]~16, uniciclo, 1
instance = comp, \X_regis|um_Reg[17][21]\, X_regis|um_Reg[17][21], uniciclo, 1
instance = comp, \X_regis|um_Reg[29][21]\, X_regis|um_Reg[29][21], uniciclo, 1
instance = comp, \X_regis|um_Reg[28][21]\, X_regis|um_Reg[28][21], uniciclo, 1
instance = comp, \X_regis|um_Reg[27][21]\, X_regis|um_Reg[27][21], uniciclo, 1
instance = comp, \X_regis|um_Reg[23][21]\, X_regis|um_Reg[23][21], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[21]~238\, muxlui_inA_ula|result[21]~238, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[21]~239\, muxlui_inA_ula|result[21]~239, uniciclo, 1
instance = comp, \X_regis|um_Reg[9][21]\, X_regis|um_Reg[9][21], uniciclo, 1
instance = comp, \X_regis|um_Reg[10][21]\, X_regis|um_Reg[10][21], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[21]~241\, muxlui_inA_ula|result[21]~241, uniciclo, 1
instance = comp, \X_regis|um_Reg[11][21]\, X_regis|um_Reg[11][21], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[21]~242\, muxlui_inA_ula|result[21]~242, uniciclo, 1
instance = comp, \X_regis|um_Reg[2][21]\, X_regis|um_Reg[2][21], uniciclo, 1
instance = comp, \X_regis|Mux42~17\, X_regis|Mux42~17, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[20]~256\, muxlui_inA_ula|result[20]~256, uniciclo, 1
instance = comp, \X_regis|um_Reg[28][20]\, X_regis|um_Reg[28][20], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[20]~257\, muxlui_inA_ula|result[20]~257, uniciclo, 1
instance = comp, \X_regis|um_Reg[19][20]\, X_regis|um_Reg[19][20], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[20]~259\, muxlui_inA_ula|result[20]~259, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[20]~260\, muxlui_inA_ula|result[20]~260, uniciclo, 1
instance = comp, \X_regis|um_Reg[10][20]\, X_regis|um_Reg[10][20], uniciclo, 1
instance = comp, \X_regis|um_Reg[3][20]\, X_regis|um_Reg[3][20], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[20]~266\, muxlui_inA_ula|result[20]~266, uniciclo, 1
instance = comp, \X_regis|um_Reg[13][20]\, X_regis|um_Reg[13][20], uniciclo, 1
instance = comp, \X_regis|Mux43~10\, X_regis|Mux43~10, uniciclo, 1
instance = comp, \X_regis|Mux43~11\, X_regis|Mux43~11, uniciclo, 1
instance = comp, \mux_inB_ula|result[20]~18\, mux_inB_ula|result[20]~18, uniciclo, 1
instance = comp, \X_regis|um_Reg[18][19]\, X_regis|um_Reg[18][19], uniciclo, 1
instance = comp, \X_regis|um_Reg[30][19]\, X_regis|um_Reg[30][19], uniciclo, 1
instance = comp, \X_regis|um_Reg[16][19]\, X_regis|um_Reg[16][19], uniciclo, 1
instance = comp, \X_regis|um_Reg[27][19]\, X_regis|um_Reg[27][19], uniciclo, 1
instance = comp, \X_regis|um_Reg[19][19]\, X_regis|um_Reg[19][19], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[19]~280\, muxlui_inA_ula|result[19]~280, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[19]~281\, muxlui_inA_ula|result[19]~281, uniciclo, 1
instance = comp, \X_regis|um_Reg[8][19]\, X_regis|um_Reg[8][19], uniciclo, 1
instance = comp, \X_regis|um_Reg[14][19]\, X_regis|um_Reg[14][19], uniciclo, 1
instance = comp, \X_regis|um_Reg[13][19]\, X_regis|um_Reg[13][19], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[19]~290\, muxlui_inA_ula|result[19]~290, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[19]~291\, muxlui_inA_ula|result[19]~291, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[19]~293\, muxlui_inA_ula|result[19]~293, uniciclo, 1
instance = comp, \X_regis|Mux44~0\, X_regis|Mux44~0, uniciclo, 1
instance = comp, \X_regis|Mux44~1\, X_regis|Mux44~1, uniciclo, 1
instance = comp, \imm|Mux12~3\, imm|Mux12~3, uniciclo, 1
instance = comp, \X_regis|um_Reg[21][18]\, X_regis|um_Reg[21][18], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[18]~294\, muxlui_inA_ula|result[18]~294, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[18]~295\, muxlui_inA_ula|result[18]~295, uniciclo, 1
instance = comp, \X_regis|um_Reg[18][18]\, X_regis|um_Reg[18][18], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[18]~296\, muxlui_inA_ula|result[18]~296, uniciclo, 1
instance = comp, \X_regis|um_Reg[28][18]\, X_regis|um_Reg[28][18], uniciclo, 1
instance = comp, \X_regis|um_Reg[23][18]\, X_regis|um_Reg[23][18], uniciclo, 1
instance = comp, \X_regis|um_Reg[2][18]\, X_regis|um_Reg[2][18], uniciclo, 1
instance = comp, \X_regis|Mux45~17\, X_regis|Mux45~17, uniciclo, 1
instance = comp, \X_regis|Mux45~18\, X_regis|Mux45~18, uniciclo, 1
instance = comp, \X_regis|um_Reg[17][17]\, X_regis|um_Reg[17][17], uniciclo, 1
instance = comp, \X_regis|um_Reg[16][17]\, X_regis|um_Reg[16][17], uniciclo, 1
instance = comp, \X_regis|um_Reg[12][17]\, X_regis|um_Reg[12][17], uniciclo, 1
instance = comp, \X_regis|um_Reg[15][17]\, X_regis|um_Reg[15][17], uniciclo, 1
instance = comp, \X_regis|Mux46~4\, X_regis|Mux46~4, uniciclo, 1
instance = comp, \X_regis|Mux46~12\, X_regis|Mux46~12, uniciclo, 1
instance = comp, \X_regis|Mux46~13\, X_regis|Mux46~13, uniciclo, 1
instance = comp, \X_regis|um_Reg[25][16]\, X_regis|um_Reg[25][16], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[16]~336\, muxlui_inA_ula|result[16]~336, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[16]~337\, muxlui_inA_ula|result[16]~337, uniciclo, 1
instance = comp, \X_regis|um_Reg[26][16]\, X_regis|um_Reg[26][16], uniciclo, 1
instance = comp, \X_regis|um_Reg[27][16]\, X_regis|um_Reg[27][16], uniciclo, 1
instance = comp, \X_regis|um_Reg[10][16]\, X_regis|um_Reg[10][16], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[16]~348\, muxlui_inA_ula|result[16]~348, uniciclo, 1
instance = comp, \X_regis|um_Reg[11][16]\, X_regis|um_Reg[11][16], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[16]~349\, muxlui_inA_ula|result[16]~349, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[16]~350\, muxlui_inA_ula|result[16]~350, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[16]~351\, muxlui_inA_ula|result[16]~351, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[16]~352\, muxlui_inA_ula|result[16]~352, uniciclo, 1
instance = comp, \X_regis|um_Reg[13][16]\, X_regis|um_Reg[13][16], uniciclo, 1
instance = comp, \X_regis|um_Reg[25][15]\, X_regis|um_Reg[25][15], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[15]~357\, muxlui_inA_ula|result[15]~357, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[15]~358\, muxlui_inA_ula|result[15]~358, uniciclo, 1
instance = comp, \X_regis|um_Reg[18][15]\, X_regis|um_Reg[18][15], uniciclo, 1
instance = comp, \X_regis|um_Reg[30][15]\, X_regis|um_Reg[30][15], uniciclo, 1
instance = comp, \X_regis|um_Reg[6][15]\, X_regis|um_Reg[6][15], uniciclo, 1
instance = comp, \X_regis|um_Reg[3][15]\, X_regis|um_Reg[3][15], uniciclo, 1
instance = comp, \X_regis|um_Reg[1][15]\, X_regis|um_Reg[1][15], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[15]~371\, muxlui_inA_ula|result[15]~371, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[15]~374\, muxlui_inA_ula|result[15]~374, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[15]~375\, muxlui_inA_ula|result[15]~375, uniciclo, 1
instance = comp, \X_regis|um_Reg[21][14]\, X_regis|um_Reg[21][14], uniciclo, 1
instance = comp, \X_regis|um_Reg[17][14]\, X_regis|um_Reg[17][14], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[14]~390\, muxlui_inA_ula|result[14]~390, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[14]~391\, muxlui_inA_ula|result[14]~391, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[14]~392\, muxlui_inA_ula|result[14]~392, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[14]~393\, muxlui_inA_ula|result[14]~393, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[14]~394\, muxlui_inA_ula|result[14]~394, uniciclo, 1
instance = comp, \X_regis|um_Reg[22][13]\, X_regis|um_Reg[22][13], uniciclo, 1
instance = comp, \X_regis|um_Reg[28][13]\, X_regis|um_Reg[28][13], uniciclo, 1
instance = comp, \X_regis|um_Reg[27][13]\, X_regis|um_Reg[27][13], uniciclo, 1
instance = comp, \X_regis|um_Reg[23][13]\, X_regis|um_Reg[23][13], uniciclo, 1
instance = comp, \X_regis|um_Reg[19][13]\, X_regis|um_Reg[19][13], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[13]~406\, muxlui_inA_ula|result[13]~406, uniciclo, 1
instance = comp, \X_regis|um_Reg[31][13]\, X_regis|um_Reg[31][13], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[13]~407\, muxlui_inA_ula|result[13]~407, uniciclo, 1
instance = comp, \X_regis|um_Reg[4][13]\, X_regis|um_Reg[4][13], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[13]~411\, muxlui_inA_ula|result[13]~411, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[13]~412\, muxlui_inA_ula|result[13]~412, uniciclo, 1
instance = comp, \X_regis|um_Reg[3][13]\, X_regis|um_Reg[3][13], uniciclo, 1
instance = comp, \X_regis|um_Reg[1][13]\, X_regis|um_Reg[1][13], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[13]~413\, muxlui_inA_ula|result[13]~413, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[13]~414\, muxlui_inA_ula|result[13]~414, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[13]~415\, muxlui_inA_ula|result[13]~415, uniciclo, 1
instance = comp, \X_regis|Mux50~7\, X_regis|Mux50~7, uniciclo, 1
instance = comp, \X_regis|Mux50~8\, X_regis|Mux50~8, uniciclo, 1
instance = comp, \X_regis|um_Reg[28][12]\, X_regis|um_Reg[28][12], uniciclo, 1
instance = comp, \X_regis|um_Reg[12][12]\, X_regis|um_Reg[12][12], uniciclo, 1
instance = comp, \X_regis|Mux51~10\, X_regis|Mux51~10, uniciclo, 1
instance = comp, \X_regis|Mux51~11\, X_regis|Mux51~11, uniciclo, 1
instance = comp, \X_regis|um_Reg[22][11]\, X_regis|um_Reg[22][11], uniciclo, 1
instance = comp, \X_regis|um_Reg[18][11]\, X_regis|um_Reg[18][11], uniciclo, 1
instance = comp, \X_regis|um_Reg[28][11]\, X_regis|um_Reg[28][11], uniciclo, 1
instance = comp, \X_regis|Mux52~10\, X_regis|Mux52~10, uniciclo, 1
instance = comp, \X_regis|Mux52~11\, X_regis|Mux52~11, uniciclo, 1
instance = comp, \imm|Mux20~2\, imm|Mux20~2, uniciclo, 1
instance = comp, \imm|Mux20~3\, imm|Mux20~3, uniciclo, 1
instance = comp, \imm|Mux20~4\, imm|Mux20~4, uniciclo, 1
instance = comp, \imm|Mux20~5\, imm|Mux20~5, uniciclo, 1
instance = comp, \imm|Mux20~6\, imm|Mux20~6, uniciclo, 1
instance = comp, \imm|Mux20~7\, imm|Mux20~7, uniciclo, 1
instance = comp, \X_regis|um_Reg[21][10]\, X_regis|um_Reg[21][10], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[10]~462\, muxlui_inA_ula|result[10]~462, uniciclo, 1
instance = comp, \X_regis|um_Reg[29][10]\, X_regis|um_Reg[29][10], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[10]~463\, muxlui_inA_ula|result[10]~463, uniciclo, 1
instance = comp, \X_regis|um_Reg[27][10]\, X_regis|um_Reg[27][10], uniciclo, 1
instance = comp, \X_regis|um_Reg[5][10]\, X_regis|um_Reg[5][10], uniciclo, 1
instance = comp, \X_regis|um_Reg[4][10]\, X_regis|um_Reg[4][10], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[10]~472\, muxlui_inA_ula|result[10]~472, uniciclo, 1
instance = comp, \X_regis|um_Reg[3][10]\, X_regis|um_Reg[3][10], uniciclo, 1
instance = comp, \X_regis|um_Reg[2][10]\, X_regis|um_Reg[2][10], uniciclo, 1
instance = comp, \X_regis|Mux53~2\, X_regis|Mux53~2, uniciclo, 1
instance = comp, \X_regis|Mux53~3\, X_regis|Mux53~3, uniciclo, 1
instance = comp, \X_regis|Mux53~12\, X_regis|Mux53~12, uniciclo, 1
instance = comp, \X_regis|Mux53~13\, X_regis|Mux53~13, uniciclo, 1
instance = comp, \X_regis|Mux53~14\, X_regis|Mux53~14, uniciclo, 1
instance = comp, \X_regis|Mux53~15\, X_regis|Mux53~15, uniciclo, 1
instance = comp, \X_regis|Mux53~16\, X_regis|Mux53~16, uniciclo, 1
instance = comp, \X_regis|um_Reg[17][9]\, X_regis|um_Reg[17][9], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[9]~483\, muxlui_inA_ula|result[9]~483, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[9]~484\, muxlui_inA_ula|result[9]~484, uniciclo, 1
instance = comp, \X_regis|um_Reg[26][9]\, X_regis|um_Reg[26][9], uniciclo, 1
instance = comp, \X_regis|um_Reg[10][9]\, X_regis|um_Reg[10][9], uniciclo, 1
instance = comp, \X_regis|um_Reg[4][9]\, X_regis|um_Reg[4][9], uniciclo, 1
instance = comp, \X_regis|um_Reg[3][9]\, X_regis|um_Reg[3][9], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[9]~500\, muxlui_inA_ula|result[9]~500, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[9]~501\, muxlui_inA_ula|result[9]~501, uniciclo, 1
instance = comp, \X_regis|Mux54~7\, X_regis|Mux54~7, uniciclo, 1
instance = comp, \X_regis|Mux54~8\, X_regis|Mux54~8, uniciclo, 1
instance = comp, \X_regis|Mux54~10\, X_regis|Mux54~10, uniciclo, 1
instance = comp, \X_regis|Mux54~11\, X_regis|Mux54~11, uniciclo, 1
instance = comp, \X_regis|Mux54~12\, X_regis|Mux54~12, uniciclo, 1
instance = comp, \X_regis|Mux54~14\, X_regis|Mux54~14, uniciclo, 1
instance = comp, \X_regis|Mux54~15\, X_regis|Mux54~15, uniciclo, 1
instance = comp, \X_regis|um_Reg[22][8]\, X_regis|um_Reg[22][8], uniciclo, 1
instance = comp, \X_regis|um_Reg[24][8]\, X_regis|um_Reg[24][8], uniciclo, 1
instance = comp, \X_regis|um_Reg[27][8]\, X_regis|um_Reg[27][8], uniciclo, 1
instance = comp, \X_regis|um_Reg[6][8]\, X_regis|um_Reg[6][8], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[8]~514\, muxlui_inA_ula|result[8]~514, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[8]~515\, muxlui_inA_ula|result[8]~515, uniciclo, 1
instance = comp, \X_regis|Mux55~2\, X_regis|Mux55~2, uniciclo, 1
instance = comp, \X_regis|Mux55~3\, X_regis|Mux55~3, uniciclo, 1
instance = comp, \X_regis|Mux55~7\, X_regis|Mux55~7, uniciclo, 1
instance = comp, \X_regis|Mux55~8\, X_regis|Mux55~8, uniciclo, 1
instance = comp, \X_regis|um_Reg[22][7]\, X_regis|um_Reg[22][7], uniciclo, 1
instance = comp, \X_regis|um_Reg[16][7]\, X_regis|um_Reg[16][7], uniciclo, 1
instance = comp, \X_regis|um_Reg[28][7]\, X_regis|um_Reg[28][7], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[7]~535\, muxlui_inA_ula|result[7]~535, uniciclo, 1
instance = comp, \X_regis|um_Reg[11][7]\, X_regis|um_Reg[11][7], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[7]~536\, muxlui_inA_ula|result[7]~536, uniciclo, 1
instance = comp, \X_regis|um_Reg[3][7]\, X_regis|um_Reg[3][7], uniciclo, 1
instance = comp, \X_regis|Mux56~10\, X_regis|Mux56~10, uniciclo, 1
instance = comp, \X_regis|Mux56~11\, X_regis|Mux56~11, uniciclo, 1
instance = comp, \X_regis|um_Reg[21][6]\, X_regis|um_Reg[21][6], uniciclo, 1
instance = comp, \X_regis|um_Reg[25][6]\, X_regis|um_Reg[25][6], uniciclo, 1
instance = comp, \X_regis|um_Reg[17][6]\, X_regis|um_Reg[17][6], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[6]~546\, muxlui_inA_ula|result[6]~546, uniciclo, 1
instance = comp, \X_regis|um_Reg[29][6]\, X_regis|um_Reg[29][6], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[6]~547\, muxlui_inA_ula|result[6]~547, uniciclo, 1
instance = comp, \X_regis|um_Reg[20][6]\, X_regis|um_Reg[20][6], uniciclo, 1
instance = comp, \X_regis|um_Reg[16][6]\, X_regis|um_Reg[16][6], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[6]~550\, muxlui_inA_ula|result[6]~550, uniciclo, 1
instance = comp, \X_regis|um_Reg[23][6]\, X_regis|um_Reg[23][6], uniciclo, 1
instance = comp, \X_regis|um_Reg[6][6]\, X_regis|um_Reg[6][6], uniciclo, 1
instance = comp, \X_regis|Mux57~2\, X_regis|Mux57~2, uniciclo, 1
instance = comp, \X_regis|Mux57~3\, X_regis|Mux57~3, uniciclo, 1
instance = comp, \X_regis|Mux57~4\, X_regis|Mux57~4, uniciclo, 1
instance = comp, \X_regis|Mux57~5\, X_regis|Mux57~5, uniciclo, 1
instance = comp, \X_regis|Mux57~6\, X_regis|Mux57~6, uniciclo, 1
instance = comp, \X_regis|Mux57~10\, X_regis|Mux57~10, uniciclo, 1
instance = comp, \X_regis|um_Reg[22][5]\, X_regis|um_Reg[22][5], uniciclo, 1
instance = comp, \X_regis|um_Reg[24][5]\, X_regis|um_Reg[24][5], uniciclo, 1
instance = comp, \X_regis|um_Reg[19][5]\, X_regis|um_Reg[19][5], uniciclo, 1
instance = comp, \X_regis|Mux58~7\, X_regis|Mux58~7, uniciclo, 1
instance = comp, \X_regis|Mux58~8\, X_regis|Mux58~8, uniciclo, 1
instance = comp, \X_regis|um_Reg[16][4]\, X_regis|um_Reg[16][4], uniciclo, 1
instance = comp, \X_regis|um_Reg[10][4]\, X_regis|um_Reg[10][4], uniciclo, 1
instance = comp, \X_regis|um_Reg[3][4]\, X_regis|um_Reg[3][4], uniciclo, 1
instance = comp, \X_regis|um_Reg[26][3]\, X_regis|um_Reg[26][3], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[3]~616\, muxlui_inA_ula|result[3]~616, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[3]~617\, muxlui_inA_ula|result[3]~617, uniciclo, 1
instance = comp, \X_regis|um_Reg[8][3]\, X_regis|um_Reg[8][3], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[3]~619\, muxlui_inA_ula|result[3]~619, uniciclo, 1
instance = comp, \X_regis|um_Reg[4][3]\, X_regis|um_Reg[4][3], uniciclo, 1
instance = comp, \X_regis|um_Reg[14][3]\, X_regis|um_Reg[14][3], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[3]~626\, muxlui_inA_ula|result[3]~626, uniciclo, 1
instance = comp, \X_regis|um_Reg[15][3]\, X_regis|um_Reg[15][3], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[3]~627\, muxlui_inA_ula|result[3]~627, uniciclo, 1
instance = comp, \X_regis|um_Reg[26][2]\, X_regis|um_Reg[26][2], uniciclo, 1
instance = comp, \X_regis|um_Reg[22][2]\, X_regis|um_Reg[22][2], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[2]~640\, muxlui_inA_ula|result[2]~640, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[2]~641\, muxlui_inA_ula|result[2]~641, uniciclo, 1
instance = comp, \X_regis|um_Reg[9][2]\, X_regis|um_Reg[9][2], uniciclo, 1
instance = comp, \X_regis|um_Reg[13][2]\, X_regis|um_Reg[13][2], uniciclo, 1
instance = comp, \X_regis|um_Reg[15][2]\, X_regis|um_Reg[15][2], uniciclo, 1
instance = comp, \X_regis|Mux61~17\, X_regis|Mux61~17, uniciclo, 1
instance = comp, \X_regis|Mux61~18\, X_regis|Mux61~18, uniciclo, 1
instance = comp, \X_regis|um_Reg[21][1]\, X_regis|um_Reg[21][1], uniciclo, 1
instance = comp, \X_regis|um_Reg[22][1]\, X_regis|um_Reg[22][1], uniciclo, 1
instance = comp, \X_regis|um_Reg[16][1]\, X_regis|um_Reg[16][1], uniciclo, 1
instance = comp, \X_regis|um_Reg[23][1]\, X_regis|um_Reg[23][1], uniciclo, 1
instance = comp, \X_regis|um_Reg[8][1]\, X_regis|um_Reg[8][1], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[1]~661\, muxlui_inA_ula|result[1]~661, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[1]~662\, muxlui_inA_ula|result[1]~662, uniciclo, 1
instance = comp, \X_regis|um_Reg[6][1]\, X_regis|um_Reg[6][1], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[1]~663\, muxlui_inA_ula|result[1]~663, uniciclo, 1
instance = comp, \X_regis|um_Reg[7][1]\, X_regis|um_Reg[7][1], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[1]~664\, muxlui_inA_ula|result[1]~664, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[1]~665\, muxlui_inA_ula|result[1]~665, uniciclo, 1
instance = comp, \X_regis|um_Reg[2][1]\, X_regis|um_Reg[2][1], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[1]~666\, muxlui_inA_ula|result[1]~666, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[1]~667\, muxlui_inA_ula|result[1]~667, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[1]~668\, muxlui_inA_ula|result[1]~668, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[1]~669\, muxlui_inA_ula|result[1]~669, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[1]~670\, muxlui_inA_ula|result[1]~670, uniciclo, 1
instance = comp, \X_regis|Mux62~7\, X_regis|Mux62~7, uniciclo, 1
instance = comp, \X_regis|Mux62~8\, X_regis|Mux62~8, uniciclo, 1
instance = comp, \X_regis|Mux62~14\, X_regis|Mux62~14, uniciclo, 1
instance = comp, \alu|ShiftLeft0~12\, alu|ShiftLeft0~12, uniciclo, 1
instance = comp, \alu|ShiftRight0~21\, alu|ShiftRight0~21, uniciclo, 1
instance = comp, \alu|saida~8\, alu|saida~8, uniciclo, 1
instance = comp, \alu|ShiftRight0~50\, alu|ShiftRight0~50, uniciclo, 1
instance = comp, \alu|ShiftRight0~51\, alu|ShiftRight0~51, uniciclo, 1
instance = comp, \alu|ShiftRight1~23\, alu|ShiftRight1~23, uniciclo, 1
instance = comp, \alu|ShiftRight1~25\, alu|ShiftRight1~25, uniciclo, 1
instance = comp, \alu|ShiftRight1~26\, alu|ShiftRight1~26, uniciclo, 1
instance = comp, \alu|Mux29~9\, alu|Mux29~9, uniciclo, 1
instance = comp, \alu|ShiftRight1~30\, alu|ShiftRight1~30, uniciclo, 1
instance = comp, \alu|ShiftRight0~62\, alu|ShiftRight0~62, uniciclo, 1
instance = comp, \alu|Mux29~10\, alu|Mux29~10, uniciclo, 1
instance = comp, \alu|saida~10\, alu|saida~10, uniciclo, 1
instance = comp, \alu|ShiftRight1~38\, alu|ShiftRight1~38, uniciclo, 1
instance = comp, \alu|ShiftRight1~40\, alu|ShiftRight1~40, uniciclo, 1
instance = comp, \alu|ShiftLeft0~31\, alu|ShiftLeft0~31, uniciclo, 1
instance = comp, \alu|ShiftRight0~66\, alu|ShiftRight0~66, uniciclo, 1
instance = comp, \alu|Mux26~5\, alu|Mux26~5, uniciclo, 1
instance = comp, \alu|Mux26~7\, alu|Mux26~7, uniciclo, 1
instance = comp, \alu|saida~11\, alu|saida~11, uniciclo, 1
instance = comp, \alu|ShiftRight0~73\, alu|ShiftRight0~73, uniciclo, 1
instance = comp, \alu|saida~12\, alu|saida~12, uniciclo, 1
instance = comp, \alu|saida~14\, alu|saida~14, uniciclo, 1
instance = comp, \alu|saida~16\, alu|saida~16, uniciclo, 1
instance = comp, \alu|ShiftRight0~85\, alu|ShiftRight0~85, uniciclo, 1
instance = comp, \alu|saida~19\, alu|saida~19, uniciclo, 1
instance = comp, \alu|ShiftRight0~88\, alu|ShiftRight0~88, uniciclo, 1
instance = comp, \alu|ShiftRight0~90\, alu|ShiftRight0~90, uniciclo, 1
instance = comp, \alu|ShiftLeft0~52\, alu|ShiftLeft0~52, uniciclo, 1
instance = comp, \alu|ShiftRight0~91\, alu|ShiftRight0~91, uniciclo, 1
instance = comp, \alu|saida~21\, alu|saida~21, uniciclo, 1
instance = comp, \alu|saida~23\, alu|saida~23, uniciclo, 1
instance = comp, \alu|ShiftLeft0~63\, alu|ShiftLeft0~63, uniciclo, 1
instance = comp, \alu|saida~25\, alu|saida~25, uniciclo, 1
instance = comp, \alu|saida~26\, alu|saida~26, uniciclo, 1
instance = comp, \alu|Mux19~5\, alu|Mux19~5, uniciclo, 1
instance = comp, \alu|ShiftLeft0~70\, alu|ShiftLeft0~70, uniciclo, 1
instance = comp, \alu|ShiftLeft0~71\, alu|ShiftLeft0~71, uniciclo, 1
instance = comp, \alu|ShiftRight1~63\, alu|ShiftRight1~63, uniciclo, 1
instance = comp, \alu|saida~30\, alu|saida~30, uniciclo, 1
instance = comp, \alu|saida~31\, alu|saida~31, uniciclo, 1
instance = comp, \alu|saida~34\, alu|saida~34, uniciclo, 1
instance = comp, \alu|ShiftLeft0~103\, alu|ShiftLeft0~103, uniciclo, 1
instance = comp, \alu|ShiftLeft0~107\, alu|ShiftLeft0~107, uniciclo, 1
instance = comp, \alu|saida~39\, alu|saida~39, uniciclo, 1
instance = comp, \alu|saida~40\, alu|saida~40, uniciclo, 1
instance = comp, \alu|saida~41\, alu|saida~41, uniciclo, 1
instance = comp, \alu|ShiftLeft0~113\, alu|ShiftLeft0~113, uniciclo, 1
instance = comp, \alu|ShiftLeft0~114\, alu|ShiftLeft0~114, uniciclo, 1
instance = comp, \alu|saida~42\, alu|saida~42, uniciclo, 1
instance = comp, \alu|saida~45\, alu|saida~45, uniciclo, 1
instance = comp, \alu|ShiftLeft0~119\, alu|ShiftLeft0~119, uniciclo, 1
instance = comp, \alu|ShiftLeft0~121\, alu|ShiftLeft0~121, uniciclo, 1
instance = comp, \alu|Mux6~0\, alu|Mux6~0, uniciclo, 1
instance = comp, \alu|Mux6~1\, alu|Mux6~1, uniciclo, 1
instance = comp, \alu|ShiftLeft0~122\, alu|ShiftLeft0~122, uniciclo, 1
instance = comp, \alu|ShiftLeft0~124\, alu|ShiftLeft0~124, uniciclo, 1
instance = comp, \alu|Mux5~0\, alu|Mux5~0, uniciclo, 1
instance = comp, \alu|ShiftLeft0~125\, alu|ShiftLeft0~125, uniciclo, 1
instance = comp, \alu|saida~50\, alu|saida~50, uniciclo, 1
instance = comp, \alu|ShiftLeft0~128\, alu|ShiftLeft0~128, uniciclo, 1
instance = comp, \alu|saida~52\, alu|saida~52, uniciclo, 1
instance = comp, \alu|Mux1~0\, alu|Mux1~0, uniciclo, 1
instance = comp, \alu|ShiftLeft0~139\, alu|ShiftLeft0~139, uniciclo, 1
instance = comp, \alu|ShiftLeft0~140\, alu|ShiftLeft0~140, uniciclo, 1
instance = comp, \alu|ShiftLeft0~141\, alu|ShiftLeft0~141, uniciclo, 1
instance = comp, \alu|ShiftLeft0~142\, alu|ShiftLeft0~142, uniciclo, 1
instance = comp, \alu|ShiftLeft0~143\, alu|ShiftLeft0~143, uniciclo, 1
instance = comp, \alu|ShiftLeft0~144\, alu|ShiftLeft0~144, uniciclo, 1
instance = comp, \alu|Mux31~17\, alu|Mux31~17, uniciclo, 1
instance = comp, \ctrl|Mux9~2\, ctrl|Mux9~2, uniciclo, 1
instance = comp, \branch_and_zero_ula~6\, branch_and_zero_ula~6, uniciclo, 1
instance = comp, \imm|Mux30~2\, imm|Mux30~2, uniciclo, 1
instance = comp, \ctrl|Mux4~0\, ctrl|Mux4~0, uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[21]~26\, mux_jal_jalr_Xreg|result[21]~26, uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[20]~29\, mux_jal_jalr_Xreg|result[20]~29, uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[9]~55\, mux_jal_jalr_Xreg|result[9]~55, uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[7]~59\, mux_jal_jalr_Xreg|result[7]~59, uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[5]~63\, mux_jal_jalr_Xreg|result[5]~63, uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[3]~67\, mux_jal_jalr_Xreg|result[3]~67, uniciclo, 1
instance = comp, \alu|ShiftRight1~70\, alu|ShiftRight1~70, uniciclo, 1
instance = comp, \alu|ShiftRight0~107\, alu|ShiftRight0~107, uniciclo, 1
instance = comp, \alu|saida~55\, alu|saida~55, uniciclo, 1
instance = comp, \X_regis|um_Reg[20][0]~feeder\, X_regis|um_Reg[20][0]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[30][0]~feeder\, X_regis|um_Reg[30][0]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[14][0]~feeder\, X_regis|um_Reg[14][0]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[10][0]~feeder\, X_regis|um_Reg[10][0]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[11][31]~feeder\, X_regis|um_Reg[11][31]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[21][31]~feeder\, X_regis|um_Reg[21][31]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[10][30]~feeder\, X_regis|um_Reg[10][30]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[12][29]~feeder\, X_regis|um_Reg[12][29]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[17][28]~feeder\, X_regis|um_Reg[17][28]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[3][28]~feeder\, X_regis|um_Reg[3][28]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[28][28]~feeder\, X_regis|um_Reg[28][28]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[17][27]~feeder\, X_regis|um_Reg[17][27]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[29][25]~feeder\, X_regis|um_Reg[29][25]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[10][25]~feeder\, X_regis|um_Reg[10][25]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[6][25]~feeder\, X_regis|um_Reg[6][25]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[8][24]~feeder\, X_regis|um_Reg[8][24]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[12][23]~feeder\, X_regis|um_Reg[12][23]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[28][23]~feeder\, X_regis|um_Reg[28][23]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[19][23]~feeder\, X_regis|um_Reg[19][23]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[8][23]~feeder\, X_regis|um_Reg[8][23]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[25][22]~feeder\, X_regis|um_Reg[25][22]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[23][21]~feeder\, X_regis|um_Reg[23][21]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[2][21]~feeder\, X_regis|um_Reg[2][21]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[27][21]~feeder\, X_regis|um_Reg[27][21]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[17][21]~feeder\, X_regis|um_Reg[17][21]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[9][21]~feeder\, X_regis|um_Reg[9][21]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[11][21]~feeder\, X_regis|um_Reg[11][21]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[28][21]~feeder\, X_regis|um_Reg[28][21]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[28][20]~feeder\, X_regis|um_Reg[28][20]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[10][20]~feeder\, X_regis|um_Reg[10][20]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[14][19]~feeder\, X_regis|um_Reg[14][19]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[8][19]~feeder\, X_regis|um_Reg[8][19]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[30][19]~feeder\, X_regis|um_Reg[30][19]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[18][19]~feeder\, X_regis|um_Reg[18][19]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[16][19]~feeder\, X_regis|um_Reg[16][19]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[2][18]~feeder\, X_regis|um_Reg[2][18]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[18][18]~feeder\, X_regis|um_Reg[18][18]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[28][18]~feeder\, X_regis|um_Reg[28][18]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[11][16]~feeder\, X_regis|um_Reg[11][16]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[27][16]~feeder\, X_regis|um_Reg[27][16]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[26][16]~feeder\, X_regis|um_Reg[26][16]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[10][16]~feeder\, X_regis|um_Reg[10][16]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[13][16]~feeder\, X_regis|um_Reg[13][16]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[6][15]~feeder\, X_regis|um_Reg[6][15]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[18][15]~feeder\, X_regis|um_Reg[18][15]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[3][15]~feeder\, X_regis|um_Reg[3][15]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[28][13]~feeder\, X_regis|um_Reg[28][13]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[19][13]~feeder\, X_regis|um_Reg[19][13]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[31][13]~feeder\, X_regis|um_Reg[31][13]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[28][12]~feeder\, X_regis|um_Reg[28][12]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[22][11]~feeder\, X_regis|um_Reg[22][11]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[18][11]~feeder\, X_regis|um_Reg[18][11]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[28][11]~feeder\, X_regis|um_Reg[28][11]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[4][10]~feeder\, X_regis|um_Reg[4][10]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[3][10]~feeder\, X_regis|um_Reg[3][10]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[4][9]~feeder\, X_regis|um_Reg[4][9]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[17][9]~feeder\, X_regis|um_Reg[17][9]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[10][9]~feeder\, X_regis|um_Reg[10][9]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[24][8]~feeder\, X_regis|um_Reg[24][8]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[28][7]~feeder\, X_regis|um_Reg[28][7]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[22][7]~feeder\, X_regis|um_Reg[22][7]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[16][7]~feeder\, X_regis|um_Reg[16][7]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[6][6]~feeder\, X_regis|um_Reg[6][6]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[24][5]~feeder\, X_regis|um_Reg[24][5]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[19][5]~feeder\, X_regis|um_Reg[19][5]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[16][4]~feeder\, X_regis|um_Reg[16][4]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[3][4]~feeder\, X_regis|um_Reg[3][4]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[10][4]~feeder\, X_regis|um_Reg[10][4]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[26][3]~feeder\, X_regis|um_Reg[26][3]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[14][3]~feeder\, X_regis|um_Reg[14][3]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[8][3]~feeder\, X_regis|um_Reg[8][3]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[4][3]~feeder\, X_regis|um_Reg[4][3]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[26][2]~feeder\, X_regis|um_Reg[26][2]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[22][2]~feeder\, X_regis|um_Reg[22][2]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[16][1]~feeder\, X_regis|um_Reg[16][1]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[8][1]~feeder\, X_regis|um_Reg[8][1]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[6][1]~feeder\, X_regis|um_Reg[6][1]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[23][1]~feeder\, X_regis|um_Reg[23][1]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[21][1]~feeder\, X_regis|um_Reg[21][1]~feeder, uniciclo, 1
instance = comp, \clk_mem~I\, clk_mem, uniciclo, 1
instance = comp, \clk_mem~clkctrl\, clk_mem~clkctrl, uniciclo, 1
instance = comp, \mi|altsyncram_component|auto_generated|ram_block1a18\, mi|altsyncram_component|auto_generated|ram_block1a18, uniciclo, 1
instance = comp, \mi|altsyncram_component|auto_generated|ram_block1a0\, mi|altsyncram_component|auto_generated|ram_block1a0, uniciclo, 1
instance = comp, \imm|Mux21~13\, imm|Mux21~13, uniciclo, 1
instance = comp, \imm|Mux21~14\, imm|Mux21~14, uniciclo, 1
instance = comp, \imm|Mux22~12\, imm|Mux22~12, uniciclo, 1
instance = comp, \imm|Mux22~11\, imm|Mux22~11, uniciclo, 1
instance = comp, \ctrl|Mux8~3\, ctrl|Mux8~3, uniciclo, 1
instance = comp, \ctrl|Mux9~3\, ctrl|Mux9~3, uniciclo, 1
instance = comp, \sum_pc_4|result[2]~0\, sum_pc_4|result[2]~0, uniciclo, 1
instance = comp, \sum_pc_4|result[3]~2\, sum_pc_4|result[3]~2, uniciclo, 1
instance = comp, \sum_pc_4|result[4]~4\, sum_pc_4|result[4]~4, uniciclo, 1
instance = comp, \sum_pc_4|result[5]~6\, sum_pc_4|result[5]~6, uniciclo, 1
instance = comp, \sum_pc_4|result[6]~8\, sum_pc_4|result[6]~8, uniciclo, 1
instance = comp, \sum_pc_4|result[9]~14\, sum_pc_4|result[9]~14, uniciclo, 1
instance = comp, \contr_ula|Mux9~1\, contr_ula|Mux9~1, uniciclo, 1
instance = comp, \alu|Mux26~11\, alu|Mux26~11, uniciclo, 1
instance = comp, \ctrl|Mux7~0\, ctrl|Mux7~0, uniciclo, 1
instance = comp, \ctrl|Mux7~1\, ctrl|Mux7~1, uniciclo, 1
instance = comp, \reset~I\, reset, uniciclo, 1
instance = comp, \reset~clkctrl\, reset~clkctrl, uniciclo, 1
instance = comp, \X_regis|Decoder0~0\, X_regis|Decoder0~0, uniciclo, 1
instance = comp, \X_regis|Decoder0~17\, X_regis|Decoder0~17, uniciclo, 1
instance = comp, \X_regis|um_Reg[31][9]\, X_regis|um_Reg[31][9], uniciclo, 1
instance = comp, \X_regis|Decoder0~14\, X_regis|Decoder0~14, uniciclo, 1
instance = comp, \X_regis|um_Reg[23][9]\, X_regis|um_Reg[23][9], uniciclo, 1
instance = comp, \X_regis|um_Reg[19][9]~feeder\, X_regis|um_Reg[19][9]~feeder, uniciclo, 1
instance = comp, \X_regis|Decoder0~16\, X_regis|Decoder0~16, uniciclo, 1
instance = comp, \X_regis|um_Reg[19][9]\, X_regis|um_Reg[19][9], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[9]~490\, muxlui_inA_ula|result[9]~490, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[9]~491\, muxlui_inA_ula|result[9]~491, uniciclo, 1
instance = comp, \X_regis|Decoder0~5\, X_regis|Decoder0~5, uniciclo, 1
instance = comp, \X_regis|Decoder0~7\, X_regis|Decoder0~7, uniciclo, 1
instance = comp, \X_regis|um_Reg[22][9]\, X_regis|um_Reg[22][9], uniciclo, 1
instance = comp, \X_regis|Decoder0~9\, X_regis|Decoder0~9, uniciclo, 1
instance = comp, \X_regis|um_Reg[30][9]\, X_regis|um_Reg[30][9], uniciclo, 1
instance = comp, \X_regis|um_Reg[18][9]~feeder\, X_regis|um_Reg[18][9]~feeder, uniciclo, 1
instance = comp, \X_regis|Decoder0~8\, X_regis|Decoder0~8, uniciclo, 1
instance = comp, \X_regis|um_Reg[18][9]\, X_regis|um_Reg[18][9], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[9]~485\, muxlui_inA_ula|result[9]~485, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[9]~486\, muxlui_inA_ula|result[9]~486, uniciclo, 1
instance = comp, \X_regis|um_Reg[28][9]~feeder\, X_regis|um_Reg[28][9]~feeder, uniciclo, 1
instance = comp, \X_regis|Decoder0~13\, X_regis|Decoder0~13, uniciclo, 1
instance = comp, \X_regis|um_Reg[28][9]\, X_regis|um_Reg[28][9], uniciclo, 1
instance = comp, \X_regis|Decoder0~11\, X_regis|Decoder0~11, uniciclo, 1
instance = comp, \X_regis|um_Reg[20][9]\, X_regis|um_Reg[20][9], uniciclo, 1
instance = comp, \X_regis|um_Reg[16][9]~feeder\, X_regis|um_Reg[16][9]~feeder, uniciclo, 1
instance = comp, \X_regis|Decoder0~12\, X_regis|Decoder0~12, uniciclo, 1
instance = comp, \X_regis|um_Reg[16][9]\, X_regis|um_Reg[16][9], uniciclo, 1
instance = comp, \X_regis|Decoder0~10\, X_regis|Decoder0~10, uniciclo, 1
instance = comp, \X_regis|um_Reg[24][9]\, X_regis|um_Reg[24][9], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[9]~487\, muxlui_inA_ula|result[9]~487, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[9]~488\, muxlui_inA_ula|result[9]~488, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[9]~489\, muxlui_inA_ula|result[9]~489, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[9]~492\, muxlui_inA_ula|result[9]~492, uniciclo, 1
instance = comp, \X_regis|Decoder0~20\, X_regis|Decoder0~20, uniciclo, 1
instance = comp, \X_regis|Decoder0~24\, X_regis|Decoder0~24, uniciclo, 1
instance = comp, \X_regis|um_Reg[9][9]\, X_regis|um_Reg[9][9], uniciclo, 1
instance = comp, \X_regis|Decoder0~26\, X_regis|Decoder0~26, uniciclo, 1
instance = comp, \X_regis|um_Reg[8][9]\, X_regis|um_Reg[8][9], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[9]~493\, muxlui_inA_ula|result[9]~493, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[9]~494\, muxlui_inA_ula|result[9]~494, uniciclo, 1
instance = comp, \X_regis|um_Reg[7][9]~feeder\, X_regis|um_Reg[7][9]~feeder, uniciclo, 1
instance = comp, \X_regis|Decoder0~18\, X_regis|Decoder0~18, uniciclo, 1
instance = comp, \X_regis|Decoder0~23\, X_regis|Decoder0~23, uniciclo, 1
instance = comp, \X_regis|um_Reg[7][9]\, X_regis|um_Reg[7][9], uniciclo, 1
instance = comp, \X_regis|Decoder0~19\, X_regis|Decoder0~19, uniciclo, 1
instance = comp, \X_regis|um_Reg[6][9]\, X_regis|um_Reg[6][9], uniciclo, 1
instance = comp, \X_regis|Decoder0~21\, X_regis|Decoder0~21, uniciclo, 1
instance = comp, \X_regis|um_Reg[5][9]\, X_regis|um_Reg[5][9], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[9]~495\, muxlui_inA_ula|result[9]~495, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[9]~496\, muxlui_inA_ula|result[9]~496, uniciclo, 1
instance = comp, \X_regis|Decoder0~30\, X_regis|Decoder0~30, uniciclo, 1
instance = comp, \X_regis|um_Reg[2][9]\, X_regis|um_Reg[2][9], uniciclo, 1
instance = comp, \X_regis|Decoder0~29\, X_regis|Decoder0~29, uniciclo, 1
instance = comp, \X_regis|um_Reg[1][9]\, X_regis|um_Reg[1][9], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[9]~497\, muxlui_inA_ula|result[9]~497, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[9]~498\, muxlui_inA_ula|result[9]~498, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[9]~499\, muxlui_inA_ula|result[9]~499, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[9]~502\, muxlui_inA_ula|result[9]~502, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[9]~503\, muxlui_inA_ula|result[9]~503, uniciclo, 1
instance = comp, \alu|Mux26~22\, alu|Mux26~22, uniciclo, 1
instance = comp, \imm|Mux23~14\, imm|Mux23~14, uniciclo, 1
instance = comp, \imm|Mux23~13\, imm|Mux23~13, uniciclo, 1
instance = comp, \ctrl|Mux5~0\, ctrl|Mux5~0, uniciclo, 1
instance = comp, \X_regis|um_Reg[8][8]\, X_regis|um_Reg[8][8], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[8]~516\, muxlui_inA_ula|result[8]~516, uniciclo, 1
instance = comp, \X_regis|Decoder0~27\, X_regis|Decoder0~27, uniciclo, 1
instance = comp, \X_regis|um_Reg[11][8]\, X_regis|um_Reg[11][8], uniciclo, 1
instance = comp, \X_regis|um_Reg[9][8]~feeder\, X_regis|um_Reg[9][8]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[9][8]\, X_regis|um_Reg[9][8], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[8]~517\, muxlui_inA_ula|result[8]~517, uniciclo, 1
instance = comp, \X_regis|um_Reg[2][8]\, X_regis|um_Reg[2][8], uniciclo, 1
instance = comp, \X_regis|Decoder0~28\, X_regis|Decoder0~28, uniciclo, 1
instance = comp, \X_regis|um_Reg[3][8]\, X_regis|um_Reg[3][8], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[8]~518\, muxlui_inA_ula|result[8]~518, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[8]~519\, muxlui_inA_ula|result[8]~519, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[8]~520\, muxlui_inA_ula|result[8]~520, uniciclo, 1
instance = comp, \X_regis|Decoder0~31\, X_regis|Decoder0~31, uniciclo, 1
instance = comp, \X_regis|um_Reg[14][8]\, X_regis|um_Reg[14][8], uniciclo, 1
instance = comp, \X_regis|Decoder0~34\, X_regis|Decoder0~34, uniciclo, 1
instance = comp, \X_regis|um_Reg[15][8]\, X_regis|um_Reg[15][8], uniciclo, 1
instance = comp, \X_regis|Decoder0~33\, X_regis|Decoder0~33, uniciclo, 1
instance = comp, \X_regis|um_Reg[12][8]\, X_regis|um_Reg[12][8], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[8]~521\, muxlui_inA_ula|result[8]~521, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[8]~522\, muxlui_inA_ula|result[8]~522, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[8]~523\, muxlui_inA_ula|result[8]~523, uniciclo, 1
instance = comp, \X_regis|um_Reg[21][8]~feeder\, X_regis|um_Reg[21][8]~feeder, uniciclo, 1
instance = comp, \X_regis|Decoder0~1\, X_regis|Decoder0~1, uniciclo, 1
instance = comp, \X_regis|um_Reg[21][8]\, X_regis|um_Reg[21][8], uniciclo, 1
instance = comp, \X_regis|Decoder0~3\, X_regis|Decoder0~3, uniciclo, 1
instance = comp, \X_regis|um_Reg[17][8]\, X_regis|um_Reg[17][8], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[8]~504\, muxlui_inA_ula|result[8]~504, uniciclo, 1
instance = comp, \X_regis|um_Reg[29][8]~feeder\, X_regis|um_Reg[29][8]~feeder, uniciclo, 1
instance = comp, \X_regis|Decoder0~4\, X_regis|Decoder0~4, uniciclo, 1
instance = comp, \X_regis|um_Reg[29][8]\, X_regis|um_Reg[29][8], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[8]~505\, muxlui_inA_ula|result[8]~505, uniciclo, 1
instance = comp, \X_regis|um_Reg[23][8]\, X_regis|um_Reg[23][8], uniciclo, 1
instance = comp, \X_regis|um_Reg[19][8]\, X_regis|um_Reg[19][8], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[8]~511\, muxlui_inA_ula|result[8]~511, uniciclo, 1
instance = comp, \X_regis|um_Reg[31][8]\, X_regis|um_Reg[31][8], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[8]~512\, muxlui_inA_ula|result[8]~512, uniciclo, 1
instance = comp, \X_regis|um_Reg[28][8]\, X_regis|um_Reg[28][8], uniciclo, 1
instance = comp, \X_regis|um_Reg[16][8]\, X_regis|um_Reg[16][8], uniciclo, 1
instance = comp, \X_regis|um_Reg[20][8]\, X_regis|um_Reg[20][8], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[8]~508\, muxlui_inA_ula|result[8]~508, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[8]~509\, muxlui_inA_ula|result[8]~509, uniciclo, 1
instance = comp, \X_regis|Decoder0~6\, X_regis|Decoder0~6, uniciclo, 1
instance = comp, \X_regis|um_Reg[26][8]\, X_regis|um_Reg[26][8], uniciclo, 1
instance = comp, \X_regis|um_Reg[30][8]\, X_regis|um_Reg[30][8], uniciclo, 1
instance = comp, \X_regis|um_Reg[18][8]\, X_regis|um_Reg[18][8], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[8]~506\, muxlui_inA_ula|result[8]~506, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[8]~507\, muxlui_inA_ula|result[8]~507, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[8]~510\, muxlui_inA_ula|result[8]~510, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[8]~513\, muxlui_inA_ula|result[8]~513, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[8]~524\, muxlui_inA_ula|result[8]~524, uniciclo, 1
instance = comp, \alu|saida~17\, alu|saida~17, uniciclo, 1
instance = comp, \imm|Mux30~0\, imm|Mux30~0, uniciclo, 1
instance = comp, \imm|Mux30~1\, imm|Mux30~1, uniciclo, 1
instance = comp, \ctrl|Mux2~0\, ctrl|Mux2~0, uniciclo, 1
instance = comp, \contr_ula|Mux10~3\, contr_ula|Mux10~3, uniciclo, 1
instance = comp, \contr_ula|Mux10~0\, contr_ula|Mux10~0, uniciclo, 1
instance = comp, \ctrl|Mux1~0\, ctrl|Mux1~0, uniciclo, 1
instance = comp, \contr_ula|Mux10~1\, contr_ula|Mux10~1, uniciclo, 1
instance = comp, \contr_ula|Mux10~2\, contr_ula|Mux10~2, uniciclo, 1
instance = comp, \contr_ula|Mux10~4\, contr_ula|Mux10~4, uniciclo, 1
instance = comp, \X_regis|um_Reg[25][1]~feeder\, X_regis|um_Reg[25][1]~feeder, uniciclo, 1
instance = comp, \X_regis|Decoder0~2\, X_regis|Decoder0~2, uniciclo, 1
instance = comp, \X_regis|um_Reg[25][1]\, X_regis|um_Reg[25][1], uniciclo, 1
instance = comp, \X_regis|um_Reg[17][1]~feeder\, X_regis|um_Reg[17][1]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[17][1]\, X_regis|um_Reg[17][1], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[1]~651\, muxlui_inA_ula|result[1]~651, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[1]~652\, muxlui_inA_ula|result[1]~652, uniciclo, 1
instance = comp, \X_regis|um_Reg[31][1]\, X_regis|um_Reg[31][1], uniciclo, 1
instance = comp, \X_regis|Decoder0~15\, X_regis|Decoder0~15, uniciclo, 1
instance = comp, \X_regis|um_Reg[27][1]\, X_regis|um_Reg[27][1], uniciclo, 1
instance = comp, \X_regis|um_Reg[19][1]\, X_regis|um_Reg[19][1], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[1]~658\, muxlui_inA_ula|result[1]~658, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[1]~659\, muxlui_inA_ula|result[1]~659, uniciclo, 1
instance = comp, \X_regis|um_Reg[30][1]\, X_regis|um_Reg[30][1], uniciclo, 1
instance = comp, \X_regis|um_Reg[26][1]\, X_regis|um_Reg[26][1], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[1]~653\, muxlui_inA_ula|result[1]~653, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[1]~654\, muxlui_inA_ula|result[1]~654, uniciclo, 1
instance = comp, \X_regis|um_Reg[28][1]\, X_regis|um_Reg[28][1], uniciclo, 1
instance = comp, \X_regis|um_Reg[24][1]~feeder\, X_regis|um_Reg[24][1]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[24][1]\, X_regis|um_Reg[24][1], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[1]~655\, muxlui_inA_ula|result[1]~655, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[1]~656\, muxlui_inA_ula|result[1]~656, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[1]~657\, muxlui_inA_ula|result[1]~657, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[1]~660\, muxlui_inA_ula|result[1]~660, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[1]~671\, muxlui_inA_ula|result[1]~671, uniciclo, 1
instance = comp, \alu|Mux30~4\, alu|Mux30~4, uniciclo, 1
instance = comp, \imm|Mux25~12\, imm|Mux25~12, uniciclo, 1
instance = comp, \imm|Mux25~11\, imm|Mux25~11, uniciclo, 1
instance = comp, \ctrl|Mux7~2\, ctrl|Mux7~2, uniciclo, 1
instance = comp, \imm|Mux31~0\, imm|Mux31~0, uniciclo, 1
instance = comp, \imm|Mux31~1\, imm|Mux31~1, uniciclo, 1
instance = comp, \imm|Mux31~2\, imm|Mux31~2, uniciclo, 1
instance = comp, \sum_imm_pc|result[0]~0\, sum_imm_pc|result[0]~0, uniciclo, 1
instance = comp, \alu|Mux16~8\, alu|Mux16~8, uniciclo, 1
instance = comp, \mux_inB_ula|result[0]~6\, mux_inB_ula|result[0]~6, uniciclo, 1
instance = comp, \alu|Add1~0\, alu|Add1~0, uniciclo, 1
instance = comp, \alu|Mux31~0\, alu|Mux31~0, uniciclo, 1
instance = comp, \alu|Mux26~21\, alu|Mux26~21, uniciclo, 1
instance = comp, \imm|Mux27~0\, imm|Mux27~0, uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[3]~68\, mux_jal_jalr_Xreg|result[3]~68, uniciclo, 1
instance = comp, \X_regis|Decoder0~32\, X_regis|Decoder0~32, uniciclo, 1
instance = comp, \X_regis|um_Reg[13][3]\, X_regis|um_Reg[13][3], uniciclo, 1
instance = comp, \X_regis|um_Reg[9][3]\, X_regis|um_Reg[9][3], uniciclo, 1
instance = comp, \X_regis|Mux60~17\, X_regis|Mux60~17, uniciclo, 1
instance = comp, \X_regis|Mux60~18\, X_regis|Mux60~18, uniciclo, 1
instance = comp, \X_regis|um_Reg[7][3]~feeder\, X_regis|um_Reg[7][3]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[7][3]\, X_regis|um_Reg[7][3], uniciclo, 1
instance = comp, \X_regis|um_Reg[5][3]\, X_regis|um_Reg[5][3], uniciclo, 1
instance = comp, \X_regis|um_Reg[1][3]\, X_regis|um_Reg[1][3], uniciclo, 1
instance = comp, \X_regis|Mux60~10\, X_regis|Mux60~10, uniciclo, 1
instance = comp, \X_regis|Mux60~11\, X_regis|Mux60~11, uniciclo, 1
instance = comp, \X_regis|um_Reg[12][3]~feeder\, X_regis|um_Reg[12][3]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[12][3]\, X_regis|um_Reg[12][3], uniciclo, 1
instance = comp, \X_regis|Decoder0~25\, X_regis|Decoder0~25, uniciclo, 1
instance = comp, \X_regis|um_Reg[10][3]\, X_regis|um_Reg[10][3], uniciclo, 1
instance = comp, \X_regis|Mux60~12\, X_regis|Mux60~12, uniciclo, 1
instance = comp, \X_regis|Mux60~13\, X_regis|Mux60~13, uniciclo, 1
instance = comp, \X_regis|um_Reg[2][3]~feeder\, X_regis|um_Reg[2][3]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[2][3]\, X_regis|um_Reg[2][3], uniciclo, 1
instance = comp, \X_regis|Mux60~14\, X_regis|Mux60~14, uniciclo, 1
instance = comp, \X_regis|Mux60~15\, X_regis|Mux60~15, uniciclo, 1
instance = comp, \X_regis|Mux60~16\, X_regis|Mux60~16, uniciclo, 1
instance = comp, \X_regis|Mux60~19\, X_regis|Mux60~19, uniciclo, 1
instance = comp, \X_regis|um_Reg[27][3]~feeder\, X_regis|um_Reg[27][3]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[27][3]\, X_regis|um_Reg[27][3], uniciclo, 1
instance = comp, \X_regis|um_Reg[18][3]~feeder\, X_regis|um_Reg[18][3]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[18][3]\, X_regis|um_Reg[18][3], uniciclo, 1
instance = comp, \X_regis|um_Reg[19][3]~feeder\, X_regis|um_Reg[19][3]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[19][3]\, X_regis|um_Reg[19][3], uniciclo, 1
instance = comp, \X_regis|Mux60~0\, X_regis|Mux60~0, uniciclo, 1
instance = comp, \X_regis|Mux60~1\, X_regis|Mux60~1, uniciclo, 1
instance = comp, \X_regis|um_Reg[23][3]\, X_regis|um_Reg[23][3], uniciclo, 1
instance = comp, \X_regis|um_Reg[31][3]~feeder\, X_regis|um_Reg[31][3]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[31][3]\, X_regis|um_Reg[31][3], uniciclo, 1
instance = comp, \X_regis|um_Reg[30][3]~feeder\, X_regis|um_Reg[30][3]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[30][3]\, X_regis|um_Reg[30][3], uniciclo, 1
instance = comp, \X_regis|um_Reg[22][3]\, X_regis|um_Reg[22][3], uniciclo, 1
instance = comp, \X_regis|Mux60~7\, X_regis|Mux60~7, uniciclo, 1
instance = comp, \X_regis|Mux60~8\, X_regis|Mux60~8, uniciclo, 1
instance = comp, \X_regis|um_Reg[25][3]\, X_regis|um_Reg[25][3], uniciclo, 1
instance = comp, \X_regis|um_Reg[24][3]\, X_regis|um_Reg[24][3], uniciclo, 1
instance = comp, \X_regis|um_Reg[17][3]\, X_regis|um_Reg[17][3], uniciclo, 1
instance = comp, \X_regis|um_Reg[16][3]\, X_regis|um_Reg[16][3], uniciclo, 1
instance = comp, \X_regis|Mux60~4\, X_regis|Mux60~4, uniciclo, 1
instance = comp, \X_regis|Mux60~5\, X_regis|Mux60~5, uniciclo, 1
instance = comp, \X_regis|um_Reg[29][3]~feeder\, X_regis|um_Reg[29][3]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[29][3]\, X_regis|um_Reg[29][3], uniciclo, 1
instance = comp, \X_regis|um_Reg[21][3]\, X_regis|um_Reg[21][3], uniciclo, 1
instance = comp, \X_regis|um_Reg[20][3]\, X_regis|um_Reg[20][3], uniciclo, 1
instance = comp, \X_regis|Mux60~2\, X_regis|Mux60~2, uniciclo, 1
instance = comp, \X_regis|Mux60~3\, X_regis|Mux60~3, uniciclo, 1
instance = comp, \X_regis|Mux60~6\, X_regis|Mux60~6, uniciclo, 1
instance = comp, \X_regis|Mux60~9\, X_regis|Mux60~9, uniciclo, 1
instance = comp, \X_regis|Mux60~20\, X_regis|Mux60~20, uniciclo, 1
instance = comp, \mux_inB_ula|result[3]~35\, mux_inB_ula|result[3]~35, uniciclo, 1
instance = comp, \X_regis|um_Reg[18][1]\, X_regis|um_Reg[18][1], uniciclo, 1
instance = comp, \X_regis|Mux62~0\, X_regis|Mux62~0, uniciclo, 1
instance = comp, \X_regis|Mux62~1\, X_regis|Mux62~1, uniciclo, 1
instance = comp, \X_regis|um_Reg[29][1]~feeder\, X_regis|um_Reg[29][1]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[29][1]\, X_regis|um_Reg[29][1], uniciclo, 1
instance = comp, \X_regis|um_Reg[20][1]~feeder\, X_regis|um_Reg[20][1]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[20][1]\, X_regis|um_Reg[20][1], uniciclo, 1
instance = comp, \X_regis|Mux62~2\, X_regis|Mux62~2, uniciclo, 1
instance = comp, \X_regis|Mux62~3\, X_regis|Mux62~3, uniciclo, 1
instance = comp, \X_regis|Mux62~4\, X_regis|Mux62~4, uniciclo, 1
instance = comp, \X_regis|Mux62~5\, X_regis|Mux62~5, uniciclo, 1
instance = comp, \X_regis|Mux62~6\, X_regis|Mux62~6, uniciclo, 1
instance = comp, \X_regis|Mux62~9\, X_regis|Mux62~9, uniciclo, 1
instance = comp, \X_regis|Mux62~20\, X_regis|Mux62~20, uniciclo, 1
instance = comp, \X_regis|um_Reg[7][2]\, X_regis|um_Reg[7][2], uniciclo, 1
instance = comp, \X_regis|um_Reg[3][2]\, X_regis|um_Reg[3][2], uniciclo, 1
instance = comp, \X_regis|um_Reg[1][2]\, X_regis|um_Reg[1][2], uniciclo, 1
instance = comp, \X_regis|um_Reg[5][2]\, X_regis|um_Reg[5][2], uniciclo, 1
instance = comp, \X_regis|Mux61~12\, X_regis|Mux61~12, uniciclo, 1
instance = comp, \X_regis|Mux61~13\, X_regis|Mux61~13, uniciclo, 1
instance = comp, \X_regis|Decoder0~22\, X_regis|Decoder0~22, uniciclo, 1
instance = comp, \X_regis|um_Reg[4][2]\, X_regis|um_Reg[4][2], uniciclo, 1
instance = comp, \X_regis|um_Reg[6][2]\, X_regis|um_Reg[6][2], uniciclo, 1
instance = comp, \X_regis|Mux61~14\, X_regis|Mux61~14, uniciclo, 1
instance = comp, \X_regis|Mux61~15\, X_regis|Mux61~15, uniciclo, 1
instance = comp, \X_regis|Mux61~16\, X_regis|Mux61~16, uniciclo, 1
instance = comp, \X_regis|um_Reg[12][2]\, X_regis|um_Reg[12][2], uniciclo, 1
instance = comp, \X_regis|um_Reg[14][2]\, X_regis|um_Reg[14][2], uniciclo, 1
instance = comp, \X_regis|um_Reg[8][2]\, X_regis|um_Reg[8][2], uniciclo, 1
instance = comp, \X_regis|Mux61~10\, X_regis|Mux61~10, uniciclo, 1
instance = comp, \X_regis|Mux61~11\, X_regis|Mux61~11, uniciclo, 1
instance = comp, \X_regis|Mux61~19\, X_regis|Mux61~19, uniciclo, 1
instance = comp, \X_regis|um_Reg[31][2]~feeder\, X_regis|um_Reg[31][2]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[31][2]\, X_regis|um_Reg[31][2], uniciclo, 1
instance = comp, \X_regis|um_Reg[30][2]\, X_regis|um_Reg[30][2], uniciclo, 1
instance = comp, \X_regis|um_Reg[23][2]\, X_regis|um_Reg[23][2], uniciclo, 1
instance = comp, \X_regis|Mux61~7\, X_regis|Mux61~7, uniciclo, 1
instance = comp, \X_regis|Mux61~8\, X_regis|Mux61~8, uniciclo, 1
instance = comp, \X_regis|um_Reg[28][2]\, X_regis|um_Reg[28][2], uniciclo, 1
instance = comp, \X_regis|um_Reg[20][2]~feeder\, X_regis|um_Reg[20][2]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[20][2]\, X_regis|um_Reg[20][2], uniciclo, 1
instance = comp, \X_regis|Mux61~2\, X_regis|Mux61~2, uniciclo, 1
instance = comp, \X_regis|Mux61~3\, X_regis|Mux61~3, uniciclo, 1
instance = comp, \X_regis|um_Reg[17][2]\, X_regis|um_Reg[17][2], uniciclo, 1
instance = comp, \X_regis|um_Reg[24][2]\, X_regis|um_Reg[24][2], uniciclo, 1
instance = comp, \X_regis|um_Reg[16][2]\, X_regis|um_Reg[16][2], uniciclo, 1
instance = comp, \X_regis|Mux61~4\, X_regis|Mux61~4, uniciclo, 1
instance = comp, \X_regis|Mux61~5\, X_regis|Mux61~5, uniciclo, 1
instance = comp, \X_regis|Mux61~6\, X_regis|Mux61~6, uniciclo, 1
instance = comp, \X_regis|um_Reg[27][2]\, X_regis|um_Reg[27][2], uniciclo, 1
instance = comp, \X_regis|um_Reg[18][2]~feeder\, X_regis|um_Reg[18][2]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[18][2]\, X_regis|um_Reg[18][2], uniciclo, 1
instance = comp, \X_regis|Mux61~0\, X_regis|Mux61~0, uniciclo, 1
instance = comp, \X_regis|Mux61~1\, X_regis|Mux61~1, uniciclo, 1
instance = comp, \X_regis|Mux61~9\, X_regis|Mux61~9, uniciclo, 1
instance = comp, \X_regis|Mux61~20\, X_regis|Mux61~20, uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[4]~65\, mux_jal_jalr_Xreg|result[4]~65, uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[4]~66\, mux_jal_jalr_Xreg|result[4]~66, uniciclo, 1
instance = comp, \X_regis|um_Reg[13][4]~feeder\, X_regis|um_Reg[13][4]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[13][4]\, X_regis|um_Reg[13][4], uniciclo, 1
instance = comp, \X_regis|um_Reg[15][4]~feeder\, X_regis|um_Reg[15][4]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[15][4]\, X_regis|um_Reg[15][4], uniciclo, 1
instance = comp, \X_regis|um_Reg[9][4]~feeder\, X_regis|um_Reg[9][4]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[9][4]\, X_regis|um_Reg[9][4], uniciclo, 1
instance = comp, \X_regis|um_Reg[11][4]~feeder\, X_regis|um_Reg[11][4]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[11][4]\, X_regis|um_Reg[11][4], uniciclo, 1
instance = comp, \X_regis|Mux59~17\, X_regis|Mux59~17, uniciclo, 1
instance = comp, \X_regis|Mux59~18\, X_regis|Mux59~18, uniciclo, 1
instance = comp, \X_regis|um_Reg[12][4]\, X_regis|um_Reg[12][4], uniciclo, 1
instance = comp, \X_regis|um_Reg[14][4]\, X_regis|um_Reg[14][4], uniciclo, 1
instance = comp, \X_regis|um_Reg[8][4]~feeder\, X_regis|um_Reg[8][4]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[8][4]\, X_regis|um_Reg[8][4], uniciclo, 1
instance = comp, \X_regis|Mux59~10\, X_regis|Mux59~10, uniciclo, 1
instance = comp, \X_regis|Mux59~11\, X_regis|Mux59~11, uniciclo, 1
instance = comp, \X_regis|um_Reg[4][4]\, X_regis|um_Reg[4][4], uniciclo, 1
instance = comp, \X_regis|um_Reg[6][4]~feeder\, X_regis|um_Reg[6][4]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[6][4]\, X_regis|um_Reg[6][4], uniciclo, 1
instance = comp, \X_regis|Mux59~14\, X_regis|Mux59~14, uniciclo, 1
instance = comp, \X_regis|Mux59~15\, X_regis|Mux59~15, uniciclo, 1
instance = comp, \X_regis|um_Reg[7][4]\, X_regis|um_Reg[7][4], uniciclo, 1
instance = comp, \X_regis|um_Reg[5][4]\, X_regis|um_Reg[5][4], uniciclo, 1
instance = comp, \X_regis|um_Reg[1][4]\, X_regis|um_Reg[1][4], uniciclo, 1
instance = comp, \X_regis|Mux59~12\, X_regis|Mux59~12, uniciclo, 1
instance = comp, \X_regis|Mux59~13\, X_regis|Mux59~13, uniciclo, 1
instance = comp, \X_regis|Mux59~16\, X_regis|Mux59~16, uniciclo, 1
instance = comp, \X_regis|Mux59~19\, X_regis|Mux59~19, uniciclo, 1
instance = comp, \X_regis|um_Reg[31][4]~feeder\, X_regis|um_Reg[31][4]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[31][4]\, X_regis|um_Reg[31][4], uniciclo, 1
instance = comp, \X_regis|um_Reg[30][4]\, X_regis|um_Reg[30][4], uniciclo, 1
instance = comp, \X_regis|um_Reg[23][4]~feeder\, X_regis|um_Reg[23][4]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[23][4]\, X_regis|um_Reg[23][4], uniciclo, 1
instance = comp, \X_regis|Mux59~7\, X_regis|Mux59~7, uniciclo, 1
instance = comp, \X_regis|Mux59~8\, X_regis|Mux59~8, uniciclo, 1
instance = comp, \X_regis|um_Reg[28][4]~feeder\, X_regis|um_Reg[28][4]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[28][4]\, X_regis|um_Reg[28][4], uniciclo, 1
instance = comp, \X_regis|um_Reg[29][4]\, X_regis|um_Reg[29][4], uniciclo, 1
instance = comp, \X_regis|um_Reg[20][4]~feeder\, X_regis|um_Reg[20][4]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[20][4]\, X_regis|um_Reg[20][4], uniciclo, 1
instance = comp, \X_regis|Mux59~2\, X_regis|Mux59~2, uniciclo, 1
instance = comp, \X_regis|Mux59~3\, X_regis|Mux59~3, uniciclo, 1
instance = comp, \X_regis|um_Reg[25][4]\, X_regis|um_Reg[25][4], uniciclo, 1
instance = comp, \X_regis|um_Reg[17][4]\, X_regis|um_Reg[17][4], uniciclo, 1
instance = comp, \X_regis|um_Reg[24][4]\, X_regis|um_Reg[24][4], uniciclo, 1
instance = comp, \X_regis|Mux59~4\, X_regis|Mux59~4, uniciclo, 1
instance = comp, \X_regis|Mux59~5\, X_regis|Mux59~5, uniciclo, 1
instance = comp, \X_regis|Mux59~6\, X_regis|Mux59~6, uniciclo, 1
instance = comp, \X_regis|um_Reg[19][4]~feeder\, X_regis|um_Reg[19][4]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[19][4]\, X_regis|um_Reg[19][4], uniciclo, 1
instance = comp, \X_regis|um_Reg[27][4]~feeder\, X_regis|um_Reg[27][4]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[27][4]\, X_regis|um_Reg[27][4], uniciclo, 1
instance = comp, \X_regis|um_Reg[18][4]\, X_regis|um_Reg[18][4], uniciclo, 1
instance = comp, \X_regis|um_Reg[26][4]\, X_regis|um_Reg[26][4], uniciclo, 1
instance = comp, \X_regis|Mux59~0\, X_regis|Mux59~0, uniciclo, 1
instance = comp, \X_regis|Mux59~1\, X_regis|Mux59~1, uniciclo, 1
instance = comp, \X_regis|Mux59~9\, X_regis|Mux59~9, uniciclo, 1
instance = comp, \X_regis|Mux59~20\, X_regis|Mux59~20, uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[5]~64\, mux_jal_jalr_Xreg|result[5]~64, uniciclo, 1
instance = comp, \X_regis|um_Reg[3][5]\, X_regis|um_Reg[3][5], uniciclo, 1
instance = comp, \X_regis|um_Reg[1][5]\, X_regis|um_Reg[1][5], uniciclo, 1
instance = comp, \X_regis|um_Reg[5][5]\, X_regis|um_Reg[5][5], uniciclo, 1
instance = comp, \X_regis|Mux58~10\, X_regis|Mux58~10, uniciclo, 1
instance = comp, \X_regis|Mux58~11\, X_regis|Mux58~11, uniciclo, 1
instance = comp, \X_regis|um_Reg[15][5]\, X_regis|um_Reg[15][5], uniciclo, 1
instance = comp, \X_regis|um_Reg[9][5]\, X_regis|um_Reg[9][5], uniciclo, 1
instance = comp, \X_regis|um_Reg[11][5]~feeder\, X_regis|um_Reg[11][5]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[11][5]\, X_regis|um_Reg[11][5], uniciclo, 1
instance = comp, \X_regis|Mux58~17\, X_regis|Mux58~17, uniciclo, 1
instance = comp, \X_regis|Mux58~18\, X_regis|Mux58~18, uniciclo, 1
instance = comp, \X_regis|um_Reg[4][5]~feeder\, X_regis|um_Reg[4][5]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[4][5]\, X_regis|um_Reg[4][5], uniciclo, 1
instance = comp, \X_regis|um_Reg[2][5]~feeder\, X_regis|um_Reg[2][5]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[2][5]\, X_regis|um_Reg[2][5], uniciclo, 1
instance = comp, \X_regis|Mux58~14\, X_regis|Mux58~14, uniciclo, 1
instance = comp, \X_regis|Mux58~15\, X_regis|Mux58~15, uniciclo, 1
instance = comp, \X_regis|um_Reg[12][5]\, X_regis|um_Reg[12][5], uniciclo, 1
instance = comp, \X_regis|um_Reg[14][5]\, X_regis|um_Reg[14][5], uniciclo, 1
instance = comp, \X_regis|um_Reg[8][5]\, X_regis|um_Reg[8][5], uniciclo, 1
instance = comp, \X_regis|Mux58~12\, X_regis|Mux58~12, uniciclo, 1
instance = comp, \X_regis|Mux58~13\, X_regis|Mux58~13, uniciclo, 1
instance = comp, \X_regis|Mux58~16\, X_regis|Mux58~16, uniciclo, 1
instance = comp, \X_regis|Mux58~19\, X_regis|Mux58~19, uniciclo, 1
instance = comp, \X_regis|um_Reg[26][5]\, X_regis|um_Reg[26][5], uniciclo, 1
instance = comp, \X_regis|um_Reg[27][5]~feeder\, X_regis|um_Reg[27][5]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[27][5]\, X_regis|um_Reg[27][5], uniciclo, 1
instance = comp, \X_regis|um_Reg[18][5]~feeder\, X_regis|um_Reg[18][5]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[18][5]\, X_regis|um_Reg[18][5], uniciclo, 1
instance = comp, \X_regis|Mux58~0\, X_regis|Mux58~0, uniciclo, 1
instance = comp, \X_regis|Mux58~1\, X_regis|Mux58~1, uniciclo, 1
instance = comp, \X_regis|um_Reg[25][5]~feeder\, X_regis|um_Reg[25][5]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[25][5]\, X_regis|um_Reg[25][5], uniciclo, 1
instance = comp, \X_regis|um_Reg[16][5]\, X_regis|um_Reg[16][5], uniciclo, 1
instance = comp, \X_regis|Mux58~4\, X_regis|Mux58~4, uniciclo, 1
instance = comp, \X_regis|Mux58~5\, X_regis|Mux58~5, uniciclo, 1
instance = comp, \X_regis|um_Reg[29][5]~feeder\, X_regis|um_Reg[29][5]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[29][5]\, X_regis|um_Reg[29][5], uniciclo, 1
instance = comp, \X_regis|um_Reg[21][5]\, X_regis|um_Reg[21][5], uniciclo, 1
instance = comp, \X_regis|um_Reg[20][5]~feeder\, X_regis|um_Reg[20][5]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[20][5]\, X_regis|um_Reg[20][5], uniciclo, 1
instance = comp, \X_regis|Mux58~2\, X_regis|Mux58~2, uniciclo, 1
instance = comp, \X_regis|Mux58~3\, X_regis|Mux58~3, uniciclo, 1
instance = comp, \X_regis|Mux58~6\, X_regis|Mux58~6, uniciclo, 1
instance = comp, \X_regis|Mux58~9\, X_regis|Mux58~9, uniciclo, 1
instance = comp, \X_regis|Mux58~20\, X_regis|Mux58~20, uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[7]~60\, mux_jal_jalr_Xreg|result[7]~60, uniciclo, 1
instance = comp, \X_regis|um_Reg[4][7]~feeder\, X_regis|um_Reg[4][7]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[4][7]\, X_regis|um_Reg[4][7], uniciclo, 1
instance = comp, \X_regis|um_Reg[6][7]~feeder\, X_regis|um_Reg[6][7]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[6][7]\, X_regis|um_Reg[6][7], uniciclo, 1
instance = comp, \X_regis|um_Reg[2][7]\, X_regis|um_Reg[2][7], uniciclo, 1
instance = comp, \X_regis|Mux56~14\, X_regis|Mux56~14, uniciclo, 1
instance = comp, \X_regis|Mux56~15\, X_regis|Mux56~15, uniciclo, 1
instance = comp, \X_regis|um_Reg[12][7]\, X_regis|um_Reg[12][7], uniciclo, 1
instance = comp, \X_regis|um_Reg[14][7]\, X_regis|um_Reg[14][7], uniciclo, 1
instance = comp, \X_regis|um_Reg[10][7]\, X_regis|um_Reg[10][7], uniciclo, 1
instance = comp, \X_regis|um_Reg[8][7]\, X_regis|um_Reg[8][7], uniciclo, 1
instance = comp, \X_regis|Mux56~12\, X_regis|Mux56~12, uniciclo, 1
instance = comp, \X_regis|Mux56~13\, X_regis|Mux56~13, uniciclo, 1
instance = comp, \X_regis|Mux56~16\, X_regis|Mux56~16, uniciclo, 1
instance = comp, \X_regis|um_Reg[15][7]\, X_regis|um_Reg[15][7], uniciclo, 1
instance = comp, \X_regis|um_Reg[13][7]\, X_regis|um_Reg[13][7], uniciclo, 1
instance = comp, \X_regis|um_Reg[9][7]\, X_regis|um_Reg[9][7], uniciclo, 1
instance = comp, \X_regis|Mux56~17\, X_regis|Mux56~17, uniciclo, 1
instance = comp, \X_regis|Mux56~18\, X_regis|Mux56~18, uniciclo, 1
instance = comp, \X_regis|Mux56~19\, X_regis|Mux56~19, uniciclo, 1
instance = comp, \X_regis|um_Reg[26][7]\, X_regis|um_Reg[26][7], uniciclo, 1
instance = comp, \X_regis|um_Reg[27][7]\, X_regis|um_Reg[27][7], uniciclo, 1
instance = comp, \X_regis|um_Reg[19][7]\, X_regis|um_Reg[19][7], uniciclo, 1
instance = comp, \X_regis|um_Reg[18][7]~feeder\, X_regis|um_Reg[18][7]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[18][7]\, X_regis|um_Reg[18][7], uniciclo, 1
instance = comp, \X_regis|Mux56~0\, X_regis|Mux56~0, uniciclo, 1
instance = comp, \X_regis|Mux56~1\, X_regis|Mux56~1, uniciclo, 1
instance = comp, \X_regis|um_Reg[23][7]\, X_regis|um_Reg[23][7], uniciclo, 1
instance = comp, \X_regis|um_Reg[30][7]~feeder\, X_regis|um_Reg[30][7]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[30][7]\, X_regis|um_Reg[30][7], uniciclo, 1
instance = comp, \X_regis|Mux56~7\, X_regis|Mux56~7, uniciclo, 1
instance = comp, \X_regis|Mux56~8\, X_regis|Mux56~8, uniciclo, 1
instance = comp, \X_regis|um_Reg[25][7]\, X_regis|um_Reg[25][7], uniciclo, 1
instance = comp, \X_regis|um_Reg[17][7]~feeder\, X_regis|um_Reg[17][7]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[17][7]\, X_regis|um_Reg[17][7], uniciclo, 1
instance = comp, \X_regis|Mux56~4\, X_regis|Mux56~4, uniciclo, 1
instance = comp, \X_regis|Mux56~5\, X_regis|Mux56~5, uniciclo, 1
instance = comp, \X_regis|um_Reg[29][7]\, X_regis|um_Reg[29][7], uniciclo, 1
instance = comp, \X_regis|um_Reg[20][7]\, X_regis|um_Reg[20][7], uniciclo, 1
instance = comp, \X_regis|Mux56~2\, X_regis|Mux56~2, uniciclo, 1
instance = comp, \X_regis|Mux56~3\, X_regis|Mux56~3, uniciclo, 1
instance = comp, \X_regis|Mux56~6\, X_regis|Mux56~6, uniciclo, 1
instance = comp, \X_regis|Mux56~9\, X_regis|Mux56~9, uniciclo, 1
instance = comp, \X_regis|Mux56~20\, X_regis|Mux56~20, uniciclo, 1
instance = comp, \imm|Mux21~12\, imm|Mux21~12, uniciclo, 1
instance = comp, \imm|Mux21~11\, imm|Mux21~11, uniciclo, 1
instance = comp, \X_regis|um_Reg[12][10]\, X_regis|um_Reg[12][10], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[10]~479\, muxlui_inA_ula|result[10]~479, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[10]~480\, muxlui_inA_ula|result[10]~480, uniciclo, 1
instance = comp, \X_regis|um_Reg[6][10]\, X_regis|um_Reg[6][10], uniciclo, 1
instance = comp, \X_regis|um_Reg[7][10]~feeder\, X_regis|um_Reg[7][10]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[7][10]\, X_regis|um_Reg[7][10], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[10]~473\, muxlui_inA_ula|result[10]~473, uniciclo, 1
instance = comp, \X_regis|um_Reg[1][10]\, X_regis|um_Reg[1][10], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[10]~476\, muxlui_inA_ula|result[10]~476, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[10]~477\, muxlui_inA_ula|result[10]~477, uniciclo, 1
instance = comp, \X_regis|um_Reg[9][10]~feeder\, X_regis|um_Reg[9][10]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[9][10]\, X_regis|um_Reg[9][10], uniciclo, 1
instance = comp, \X_regis|um_Reg[8][10]\, X_regis|um_Reg[8][10], uniciclo, 1
instance = comp, \X_regis|um_Reg[10][10]~feeder\, X_regis|um_Reg[10][10]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[10][10]\, X_regis|um_Reg[10][10], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[10]~474\, muxlui_inA_ula|result[10]~474, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[10]~475\, muxlui_inA_ula|result[10]~475, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[10]~478\, muxlui_inA_ula|result[10]~478, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[10]~481\, muxlui_inA_ula|result[10]~481, uniciclo, 1
instance = comp, \X_regis|um_Reg[19][10]\, X_regis|um_Reg[19][10], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[10]~469\, muxlui_inA_ula|result[10]~469, uniciclo, 1
instance = comp, \X_regis|um_Reg[31][10]\, X_regis|um_Reg[31][10], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[10]~470\, muxlui_inA_ula|result[10]~470, uniciclo, 1
instance = comp, \X_regis|um_Reg[26][10]\, X_regis|um_Reg[26][10], uniciclo, 1
instance = comp, \X_regis|um_Reg[22][10]~feeder\, X_regis|um_Reg[22][10]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[22][10]\, X_regis|um_Reg[22][10], uniciclo, 1
instance = comp, \X_regis|um_Reg[18][10]\, X_regis|um_Reg[18][10], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[10]~464\, muxlui_inA_ula|result[10]~464, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[10]~465\, muxlui_inA_ula|result[10]~465, uniciclo, 1
instance = comp, \X_regis|um_Reg[24][10]~feeder\, X_regis|um_Reg[24][10]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[24][10]\, X_regis|um_Reg[24][10], uniciclo, 1
instance = comp, \X_regis|um_Reg[28][10]\, X_regis|um_Reg[28][10], uniciclo, 1
instance = comp, \X_regis|um_Reg[16][10]\, X_regis|um_Reg[16][10], uniciclo, 1
instance = comp, \X_regis|um_Reg[20][10]\, X_regis|um_Reg[20][10], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[10]~466\, muxlui_inA_ula|result[10]~466, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[10]~467\, muxlui_inA_ula|result[10]~467, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[10]~468\, muxlui_inA_ula|result[10]~468, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[10]~471\, muxlui_inA_ula|result[10]~471, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[10]~482\, muxlui_inA_ula|result[10]~482, uniciclo, 1
instance = comp, \alu|saida~22\, alu|saida~22, uniciclo, 1
instance = comp, \mux_inB_ula|result[10]~28\, mux_inB_ula|result[10]~28, uniciclo, 1
instance = comp, \alu|Add2~18\, alu|Add2~18, uniciclo, 1
instance = comp, \alu|Add2~20\, alu|Add2~20, uniciclo, 1
instance = comp, \alu|Mux21~10\, alu|Mux21~10, uniciclo, 1
instance = comp, \alu|Mux21~13\, alu|Mux21~13, uniciclo, 1
instance = comp, \X_regis|um_Reg[10][5]\, X_regis|um_Reg[10][5], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[5]~577\, muxlui_inA_ula|result[5]~577, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[5]~578\, muxlui_inA_ula|result[5]~578, uniciclo, 1
instance = comp, \X_regis|um_Reg[13][5]\, X_regis|um_Reg[13][5], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[5]~584\, muxlui_inA_ula|result[5]~584, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[5]~585\, muxlui_inA_ula|result[5]~585, uniciclo, 1
instance = comp, \X_regis|um_Reg[6][5]~feeder\, X_regis|um_Reg[6][5]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[6][5]\, X_regis|um_Reg[6][5], uniciclo, 1
instance = comp, \X_regis|um_Reg[7][5]\, X_regis|um_Reg[7][5], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[5]~579\, muxlui_inA_ula|result[5]~579, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[5]~580\, muxlui_inA_ula|result[5]~580, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[5]~581\, muxlui_inA_ula|result[5]~581, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[5]~582\, muxlui_inA_ula|result[5]~582, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[5]~583\, muxlui_inA_ula|result[5]~583, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[5]~586\, muxlui_inA_ula|result[5]~586, uniciclo, 1
instance = comp, \X_regis|um_Reg[17][5]~feeder\, X_regis|um_Reg[17][5]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[17][5]\, X_regis|um_Reg[17][5], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[5]~567\, muxlui_inA_ula|result[5]~567, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[5]~568\, muxlui_inA_ula|result[5]~568, uniciclo, 1
instance = comp, \X_regis|um_Reg[30][5]~feeder\, X_regis|um_Reg[30][5]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[30][5]\, X_regis|um_Reg[30][5], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[5]~569\, muxlui_inA_ula|result[5]~569, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[5]~570\, muxlui_inA_ula|result[5]~570, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[5]~571\, muxlui_inA_ula|result[5]~571, uniciclo, 1
instance = comp, \X_regis|um_Reg[28][5]~feeder\, X_regis|um_Reg[28][5]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[28][5]\, X_regis|um_Reg[28][5], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[5]~572\, muxlui_inA_ula|result[5]~572, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[5]~573\, muxlui_inA_ula|result[5]~573, uniciclo, 1
instance = comp, \X_regis|um_Reg[31][5]\, X_regis|um_Reg[31][5], uniciclo, 1
instance = comp, \X_regis|um_Reg[23][5]~feeder\, X_regis|um_Reg[23][5]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[23][5]\, X_regis|um_Reg[23][5], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[5]~574\, muxlui_inA_ula|result[5]~574, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[5]~575\, muxlui_inA_ula|result[5]~575, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[5]~576\, muxlui_inA_ula|result[5]~576, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[5]~684\, muxlui_inA_ula|result[5]~684, uniciclo, 1
instance = comp, \X_regis|um_Reg[11][3]\, X_regis|um_Reg[11][3], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[3]~620\, muxlui_inA_ula|result[3]~620, uniciclo, 1
instance = comp, \X_regis|um_Reg[3][3]~feeder\, X_regis|um_Reg[3][3]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[3][3]\, X_regis|um_Reg[3][3], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[3]~623\, muxlui_inA_ula|result[3]~623, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[3]~624\, muxlui_inA_ula|result[3]~624, uniciclo, 1
instance = comp, \X_regis|um_Reg[6][3]~feeder\, X_regis|um_Reg[6][3]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[6][3]\, X_regis|um_Reg[6][3], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[3]~621\, muxlui_inA_ula|result[3]~621, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[3]~622\, muxlui_inA_ula|result[3]~622, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[3]~625\, muxlui_inA_ula|result[3]~625, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[3]~628\, muxlui_inA_ula|result[3]~628, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[3]~609\, muxlui_inA_ula|result[3]~609, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[3]~610\, muxlui_inA_ula|result[3]~610, uniciclo, 1
instance = comp, \X_regis|um_Reg[28][3]~feeder\, X_regis|um_Reg[28][3]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[28][3]\, X_regis|um_Reg[28][3], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[3]~613\, muxlui_inA_ula|result[3]~613, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[3]~614\, muxlui_inA_ula|result[3]~614, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[3]~611\, muxlui_inA_ula|result[3]~611, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[3]~612\, muxlui_inA_ula|result[3]~612, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[3]~615\, muxlui_inA_ula|result[3]~615, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[3]~618\, muxlui_inA_ula|result[3]~618, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[3]~686\, muxlui_inA_ula|result[3]~686, uniciclo, 1
instance = comp, \alu|ShiftLeft0~33\, alu|ShiftLeft0~33, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[4]~598\, muxlui_inA_ula|result[4]~598, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[4]~599\, muxlui_inA_ula|result[4]~599, uniciclo, 1
instance = comp, \X_regis|um_Reg[2][4]~feeder\, X_regis|um_Reg[2][4]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[2][4]\, X_regis|um_Reg[2][4], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[4]~602\, muxlui_inA_ula|result[4]~602, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[4]~603\, muxlui_inA_ula|result[4]~603, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[4]~600\, muxlui_inA_ula|result[4]~600, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[4]~601\, muxlui_inA_ula|result[4]~601, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[4]~604\, muxlui_inA_ula|result[4]~604, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[4]~605\, muxlui_inA_ula|result[4]~605, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[4]~606\, muxlui_inA_ula|result[4]~606, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[4]~607\, muxlui_inA_ula|result[4]~607, uniciclo, 1
instance = comp, \X_regis|um_Reg[21][4]\, X_regis|um_Reg[21][4], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[4]~588\, muxlui_inA_ula|result[4]~588, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[4]~589\, muxlui_inA_ula|result[4]~589, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[4]~595\, muxlui_inA_ula|result[4]~595, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[4]~596\, muxlui_inA_ula|result[4]~596, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[4]~592\, muxlui_inA_ula|result[4]~592, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[4]~593\, muxlui_inA_ula|result[4]~593, uniciclo, 1
instance = comp, \X_regis|um_Reg[22][4]~feeder\, X_regis|um_Reg[22][4]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[22][4]\, X_regis|um_Reg[22][4], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[4]~590\, muxlui_inA_ula|result[4]~590, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[4]~591\, muxlui_inA_ula|result[4]~591, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[4]~594\, muxlui_inA_ula|result[4]~594, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[4]~597\, muxlui_inA_ula|result[4]~597, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[4]~682\, muxlui_inA_ula|result[4]~682, uniciclo, 1
instance = comp, \X_regis|um_Reg[5][6]\, X_regis|um_Reg[5][6], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[6]~556\, muxlui_inA_ula|result[6]~556, uniciclo, 1
instance = comp, \X_regis|um_Reg[7][6]~feeder\, X_regis|um_Reg[7][6]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[7][6]\, X_regis|um_Reg[7][6], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[6]~557\, muxlui_inA_ula|result[6]~557, uniciclo, 1
instance = comp, \X_regis|um_Reg[11][6]\, X_regis|um_Reg[11][6], uniciclo, 1
instance = comp, \X_regis|um_Reg[8][6]~feeder\, X_regis|um_Reg[8][6]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[8][6]\, X_regis|um_Reg[8][6], uniciclo, 1
instance = comp, \X_regis|um_Reg[10][6]\, X_regis|um_Reg[10][6], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[6]~558\, muxlui_inA_ula|result[6]~558, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[6]~559\, muxlui_inA_ula|result[6]~559, uniciclo, 1
instance = comp, \X_regis|um_Reg[1][6]\, X_regis|um_Reg[1][6], uniciclo, 1
instance = comp, \X_regis|um_Reg[3][6]\, X_regis|um_Reg[3][6], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[6]~560\, muxlui_inA_ula|result[6]~560, uniciclo, 1
instance = comp, \X_regis|um_Reg[2][6]~feeder\, X_regis|um_Reg[2][6]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[2][6]\, X_regis|um_Reg[2][6], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[6]~561\, muxlui_inA_ula|result[6]~561, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[6]~562\, muxlui_inA_ula|result[6]~562, uniciclo, 1
instance = comp, \X_regis|um_Reg[15][6]\, X_regis|um_Reg[15][6], uniciclo, 1
instance = comp, \X_regis|um_Reg[13][6]~feeder\, X_regis|um_Reg[13][6]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[13][6]\, X_regis|um_Reg[13][6], uniciclo, 1
instance = comp, \X_regis|um_Reg[12][6]\, X_regis|um_Reg[12][6], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[6]~563\, muxlui_inA_ula|result[6]~563, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[6]~564\, muxlui_inA_ula|result[6]~564, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[6]~565\, muxlui_inA_ula|result[6]~565, uniciclo, 1
instance = comp, \X_regis|um_Reg[31][6]\, X_regis|um_Reg[31][6], uniciclo, 1
instance = comp, \X_regis|um_Reg[19][6]\, X_regis|um_Reg[19][6], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[6]~553\, muxlui_inA_ula|result[6]~553, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[6]~554\, muxlui_inA_ula|result[6]~554, uniciclo, 1
instance = comp, \X_regis|um_Reg[24][6]~feeder\, X_regis|um_Reg[24][6]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[24][6]\, X_regis|um_Reg[24][6], uniciclo, 1
instance = comp, \X_regis|um_Reg[28][6]\, X_regis|um_Reg[28][6], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[6]~551\, muxlui_inA_ula|result[6]~551, uniciclo, 1
instance = comp, \X_regis|um_Reg[30][6]\, X_regis|um_Reg[30][6], uniciclo, 1
instance = comp, \X_regis|um_Reg[22][6]\, X_regis|um_Reg[22][6], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[6]~548\, muxlui_inA_ula|result[6]~548, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[6]~549\, muxlui_inA_ula|result[6]~549, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[6]~552\, muxlui_inA_ula|result[6]~552, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[6]~555\, muxlui_inA_ula|result[6]~555, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[6]~681\, muxlui_inA_ula|result[6]~681, uniciclo, 1
instance = comp, \alu|ShiftLeft0~36\, alu|ShiftLeft0~36, uniciclo, 1
instance = comp, \alu|ShiftLeft0~37\, alu|ShiftLeft0~37, uniciclo, 1
instance = comp, \X_regis|um_Reg[21][7]\, X_regis|um_Reg[21][7], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[7]~525\, muxlui_inA_ula|result[7]~525, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[7]~526\, muxlui_inA_ula|result[7]~526, uniciclo, 1
instance = comp, \X_regis|um_Reg[31][7]~feeder\, X_regis|um_Reg[31][7]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[31][7]\, X_regis|um_Reg[31][7], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[7]~532\, muxlui_inA_ula|result[7]~532, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[7]~533\, muxlui_inA_ula|result[7]~533, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[7]~527\, muxlui_inA_ula|result[7]~527, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[7]~528\, muxlui_inA_ula|result[7]~528, uniciclo, 1
instance = comp, \X_regis|um_Reg[24][7]~feeder\, X_regis|um_Reg[24][7]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[24][7]\, X_regis|um_Reg[24][7], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[7]~529\, muxlui_inA_ula|result[7]~529, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[7]~530\, muxlui_inA_ula|result[7]~530, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[7]~531\, muxlui_inA_ula|result[7]~531, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[7]~534\, muxlui_inA_ula|result[7]~534, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[7]~683\, muxlui_inA_ula|result[7]~683, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[9]~674\, muxlui_inA_ula|result[9]~674, uniciclo, 1
instance = comp, \alu|ShiftLeft0~50\, alu|ShiftLeft0~50, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[10]~675\, muxlui_inA_ula|result[10]~675, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[8]~676\, muxlui_inA_ula|result[8]~676, uniciclo, 1
instance = comp, \alu|ShiftLeft0~54\, alu|ShiftLeft0~54, uniciclo, 1
instance = comp, \alu|ShiftLeft0~55\, alu|ShiftLeft0~55, uniciclo, 1
instance = comp, \alu|ShiftLeft0~56\, alu|ShiftLeft0~56, uniciclo, 1
instance = comp, \X_regis|um_Reg[7][0]\, X_regis|um_Reg[7][0], uniciclo, 1
instance = comp, \X_regis|um_Reg[6][0]\, X_regis|um_Reg[6][0], uniciclo, 1
instance = comp, \X_regis|um_Reg[5][0]\, X_regis|um_Reg[5][0], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[0]~10\, muxlui_inA_ula|result[0]~10, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[0]~11\, muxlui_inA_ula|result[0]~11, uniciclo, 1
instance = comp, \X_regis|um_Reg[15][0]~feeder\, X_regis|um_Reg[15][0]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[15][0]\, X_regis|um_Reg[15][0], uniciclo, 1
instance = comp, \X_regis|um_Reg[12][0]\, X_regis|um_Reg[12][0], uniciclo, 1
instance = comp, \X_regis|um_Reg[13][0]~feeder\, X_regis|um_Reg[13][0]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[13][0]\, X_regis|um_Reg[13][0], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[0]~17\, muxlui_inA_ula|result[0]~17, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[0]~18\, muxlui_inA_ula|result[0]~18, uniciclo, 1
instance = comp, \X_regis|um_Reg[3][0]\, X_regis|um_Reg[3][0], uniciclo, 1
instance = comp, \X_regis|um_Reg[1][0]\, X_regis|um_Reg[1][0], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[0]~14\, muxlui_inA_ula|result[0]~14, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[0]~15\, muxlui_inA_ula|result[0]~15, uniciclo, 1
instance = comp, \X_regis|um_Reg[11][0]\, X_regis|um_Reg[11][0], uniciclo, 1
instance = comp, \X_regis|um_Reg[8][0]\, X_regis|um_Reg[8][0], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[0]~12\, muxlui_inA_ula|result[0]~12, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[0]~13\, muxlui_inA_ula|result[0]~13, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[0]~16\, muxlui_inA_ula|result[0]~16, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[0]~19\, muxlui_inA_ula|result[0]~19, uniciclo, 1
instance = comp, \X_regis|um_Reg[31][0]\, X_regis|um_Reg[31][0], uniciclo, 1
instance = comp, \X_regis|um_Reg[19][0]\, X_regis|um_Reg[19][0], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[0]~7\, muxlui_inA_ula|result[0]~7, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[0]~8\, muxlui_inA_ula|result[0]~8, uniciclo, 1
instance = comp, \X_regis|um_Reg[22][0]\, X_regis|um_Reg[22][0], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[0]~2\, muxlui_inA_ula|result[0]~2, uniciclo, 1
instance = comp, \X_regis|um_Reg[26][0]~feeder\, X_regis|um_Reg[26][0]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[26][0]\, X_regis|um_Reg[26][0], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[0]~3\, muxlui_inA_ula|result[0]~3, uniciclo, 1
instance = comp, \X_regis|um_Reg[28][0]\, X_regis|um_Reg[28][0], uniciclo, 1
instance = comp, \X_regis|um_Reg[24][0]~feeder\, X_regis|um_Reg[24][0]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[24][0]\, X_regis|um_Reg[24][0], uniciclo, 1
instance = comp, \X_regis|um_Reg[16][0]\, X_regis|um_Reg[16][0], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[0]~4\, muxlui_inA_ula|result[0]~4, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[0]~5\, muxlui_inA_ula|result[0]~5, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[0]~6\, muxlui_inA_ula|result[0]~6, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[0]~9\, muxlui_inA_ula|result[0]~9, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[0]~672\, muxlui_inA_ula|result[0]~672, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[1]~687\, muxlui_inA_ula|result[1]~687, uniciclo, 1
instance = comp, \X_regis|um_Reg[29][2]~feeder\, X_regis|um_Reg[29][2]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[29][2]\, X_regis|um_Reg[29][2], uniciclo, 1
instance = comp, \X_regis|um_Reg[25][2]\, X_regis|um_Reg[25][2], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[2]~630\, muxlui_inA_ula|result[2]~630, uniciclo, 1
instance = comp, \X_regis|um_Reg[21][2]~feeder\, X_regis|um_Reg[21][2]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[21][2]\, X_regis|um_Reg[21][2], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[2]~631\, muxlui_inA_ula|result[2]~631, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[2]~634\, muxlui_inA_ula|result[2]~634, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[2]~635\, muxlui_inA_ula|result[2]~635, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[2]~632\, muxlui_inA_ula|result[2]~632, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[2]~633\, muxlui_inA_ula|result[2]~633, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[2]~636\, muxlui_inA_ula|result[2]~636, uniciclo, 1
instance = comp, \X_regis|um_Reg[19][2]\, X_regis|um_Reg[19][2], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[2]~637\, muxlui_inA_ula|result[2]~637, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[2]~638\, muxlui_inA_ula|result[2]~638, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[2]~639\, muxlui_inA_ula|result[2]~639, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[2]~685\, muxlui_inA_ula|result[2]~685, uniciclo, 1
instance = comp, \alu|ShiftLeft0~23\, alu|ShiftLeft0~23, uniciclo, 1
instance = comp, \alu|ShiftLeft0~24\, alu|ShiftLeft0~24, uniciclo, 1
instance = comp, \alu|ShiftRight0~75\, alu|ShiftRight0~75, uniciclo, 1
instance = comp, \alu|ShiftLeft0~57\, alu|ShiftLeft0~57, uniciclo, 1
instance = comp, \alu|ShiftLeft0~49\, alu|ShiftLeft0~49, uniciclo, 1
instance = comp, \alu|Mux21~4\, alu|Mux21~4, uniciclo, 1
instance = comp, \alu|Mux21~8\, alu|Mux21~8, uniciclo, 1
instance = comp, \alu|Mux29~7\, alu|Mux29~7, uniciclo, 1
instance = comp, \alu|Mux29~11\, alu|Mux29~11, uniciclo, 1
instance = comp, \alu|Mux29~12\, alu|Mux29~12, uniciclo, 1
instance = comp, \X_regis|um_Reg[14][31]\, X_regis|um_Reg[14][31], uniciclo, 1
instance = comp, \X_regis|um_Reg[15][31]\, X_regis|um_Reg[15][31], uniciclo, 1
instance = comp, \X_regis|um_Reg[12][31]\, X_regis|um_Reg[12][31], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[31]~38\, muxlui_inA_ula|result[31]~38, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[31]~39\, muxlui_inA_ula|result[31]~39, uniciclo, 1
instance = comp, \X_regis|um_Reg[9][31]\, X_regis|um_Reg[9][31], uniciclo, 1
instance = comp, \X_regis|um_Reg[10][31]\, X_regis|um_Reg[10][31], uniciclo, 1
instance = comp, \X_regis|um_Reg[8][31]\, X_regis|um_Reg[8][31], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[31]~31\, muxlui_inA_ula|result[31]~31, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[31]~32\, muxlui_inA_ula|result[31]~32, uniciclo, 1
instance = comp, \X_regis|um_Reg[2][31]~feeder\, X_regis|um_Reg[2][31]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[2][31]\, X_regis|um_Reg[2][31], uniciclo, 1
instance = comp, \X_regis|um_Reg[1][31]\, X_regis|um_Reg[1][31], uniciclo, 1
instance = comp, \X_regis|um_Reg[3][31]~feeder\, X_regis|um_Reg[3][31]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[3][31]\, X_regis|um_Reg[3][31], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[31]~35\, muxlui_inA_ula|result[31]~35, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[31]~36\, muxlui_inA_ula|result[31]~36, uniciclo, 1
instance = comp, \X_regis|um_Reg[6][31]\, X_regis|um_Reg[6][31], uniciclo, 1
instance = comp, \X_regis|um_Reg[7][31]\, X_regis|um_Reg[7][31], uniciclo, 1
instance = comp, \X_regis|um_Reg[4][31]\, X_regis|um_Reg[4][31], uniciclo, 1
instance = comp, \X_regis|um_Reg[5][31]\, X_regis|um_Reg[5][31], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[31]~33\, muxlui_inA_ula|result[31]~33, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[31]~34\, muxlui_inA_ula|result[31]~34, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[31]~37\, muxlui_inA_ula|result[31]~37, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[31]~40\, muxlui_inA_ula|result[31]~40, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[31]~690\, muxlui_inA_ula|result[31]~690, uniciclo, 1
instance = comp, \alu|ShiftRight1~5\, alu|ShiftRight1~5, uniciclo, 1
instance = comp, \alu|ShiftLeft0~40\, alu|ShiftLeft0~40, uniciclo, 1
instance = comp, \imm|Mux31~6\, imm|Mux31~6, uniciclo, 1
instance = comp, \imm|Mux27~1\, imm|Mux27~1, uniciclo, 1
instance = comp, \imm|Mux29~0\, imm|Mux29~0, uniciclo, 1
instance = comp, \mux_inB_ula|result[2]~36\, mux_inB_ula|result[2]~36, uniciclo, 1
instance = comp, \mux_inB_ula|result[1]~38\, mux_inB_ula|result[1]~38, uniciclo, 1
instance = comp, \imm|Mux12~0\, imm|Mux12~0, uniciclo, 1
instance = comp, \imm|Mux12~1\, imm|Mux12~1, uniciclo, 1
instance = comp, \imm|Mux0~1\, imm|Mux0~1, uniciclo, 1
instance = comp, \imm|Mux12~2\, imm|Mux12~2, uniciclo, 1
instance = comp, \imm|Mux12~4\, imm|Mux12~4, uniciclo, 1
instance = comp, \imm|Mux12~5\, imm|Mux12~5, uniciclo, 1
instance = comp, \mux_inB_ula|result[19]~19\, mux_inB_ula|result[19]~19, uniciclo, 1
instance = comp, \X_regis|um_Reg[14][18]\, X_regis|um_Reg[14][18], uniciclo, 1
instance = comp, \X_regis|um_Reg[15][18]\, X_regis|um_Reg[15][18], uniciclo, 1
instance = comp, \X_regis|um_Reg[13][18]\, X_regis|um_Reg[13][18], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[18]~311\, muxlui_inA_ula|result[18]~311, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[18]~312\, muxlui_inA_ula|result[18]~312, uniciclo, 1
instance = comp, \X_regis|um_Reg[3][18]\, X_regis|um_Reg[3][18], uniciclo, 1
instance = comp, \X_regis|um_Reg[1][18]\, X_regis|um_Reg[1][18], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[18]~308\, muxlui_inA_ula|result[18]~308, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[18]~309\, muxlui_inA_ula|result[18]~309, uniciclo, 1
instance = comp, \X_regis|um_Reg[9][18]\, X_regis|um_Reg[9][18], uniciclo, 1
instance = comp, \X_regis|um_Reg[11][18]\, X_regis|um_Reg[11][18], uniciclo, 1
instance = comp, \X_regis|um_Reg[10][18]\, X_regis|um_Reg[10][18], uniciclo, 1
instance = comp, \X_regis|um_Reg[8][18]\, X_regis|um_Reg[8][18], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[18]~306\, muxlui_inA_ula|result[18]~306, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[18]~307\, muxlui_inA_ula|result[18]~307, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[18]~310\, muxlui_inA_ula|result[18]~310, uniciclo, 1
instance = comp, \X_regis|um_Reg[7][18]\, X_regis|um_Reg[7][18], uniciclo, 1
instance = comp, \X_regis|um_Reg[6][18]\, X_regis|um_Reg[6][18], uniciclo, 1
instance = comp, \X_regis|um_Reg[5][18]\, X_regis|um_Reg[5][18], uniciclo, 1
instance = comp, \X_regis|um_Reg[4][18]~feeder\, X_regis|um_Reg[4][18]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[4][18]\, X_regis|um_Reg[4][18], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[18]~304\, muxlui_inA_ula|result[18]~304, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[18]~305\, muxlui_inA_ula|result[18]~305, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[18]~313\, muxlui_inA_ula|result[18]~313, uniciclo, 1
instance = comp, \X_regis|um_Reg[24][18]\, X_regis|um_Reg[24][18], uniciclo, 1
instance = comp, \X_regis|um_Reg[20][18]\, X_regis|um_Reg[20][18], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[18]~298\, muxlui_inA_ula|result[18]~298, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[18]~299\, muxlui_inA_ula|result[18]~299, uniciclo, 1
instance = comp, \X_regis|um_Reg[30][18]\, X_regis|um_Reg[30][18], uniciclo, 1
instance = comp, \X_regis|um_Reg[26][18]~feeder\, X_regis|um_Reg[26][18]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[26][18]\, X_regis|um_Reg[26][18], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[18]~297\, muxlui_inA_ula|result[18]~297, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[18]~300\, muxlui_inA_ula|result[18]~300, uniciclo, 1
instance = comp, \X_regis|um_Reg[31][18]\, X_regis|um_Reg[31][18], uniciclo, 1
instance = comp, \X_regis|um_Reg[27][18]\, X_regis|um_Reg[27][18], uniciclo, 1
instance = comp, \X_regis|um_Reg[19][18]\, X_regis|um_Reg[19][18], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[18]~301\, muxlui_inA_ula|result[18]~301, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[18]~302\, muxlui_inA_ula|result[18]~302, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[18]~303\, muxlui_inA_ula|result[18]~303, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[18]~314\, muxlui_inA_ula|result[18]~314, uniciclo, 1
instance = comp, \imm|Mux31~4\, imm|Mux31~4, uniciclo, 1
instance = comp, \imm|Mux14~0\, imm|Mux14~0, uniciclo, 1
instance = comp, \imm|Mux14~1\, imm|Mux14~1, uniciclo, 1
instance = comp, \sum_pc_4|result[11]~18\, sum_pc_4|result[11]~18, uniciclo, 1
instance = comp, \sum_pc_4|result[12]~20\, sum_pc_4|result[12]~20, uniciclo, 1
instance = comp, \sum_pc_4|result[13]~22\, sum_pc_4|result[13]~22, uniciclo, 1
instance = comp, \sum_imm_pc|Add0~27\, sum_imm_pc|Add0~27, uniciclo, 1
instance = comp, \sum_imm_pc|Add0~28\, sum_imm_pc|Add0~28, uniciclo, 1
instance = comp, \PC_P|address_out[14]\, PC_P|address_out[14], uniciclo, 1
instance = comp, \sum_pc_4|result[14]~24\, sum_pc_4|result[14]~24, uniciclo, 1
instance = comp, \sum_pc_4|result[15]~26\, sum_pc_4|result[15]~26, uniciclo, 1
instance = comp, \imm|Mux15~0\, imm|Mux15~0, uniciclo, 1
instance = comp, \imm|Mux15~1\, imm|Mux15~1, uniciclo, 1
instance = comp, \mux_inB_ula|result[16]~22\, mux_inB_ula|result[16]~22, uniciclo, 1
instance = comp, \X_regis|um_Reg[24][15]\, X_regis|um_Reg[24][15], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[15]~361\, muxlui_inA_ula|result[15]~361, uniciclo, 1
instance = comp, \X_regis|um_Reg[20][15]\, X_regis|um_Reg[20][15], uniciclo, 1
instance = comp, \X_regis|um_Reg[28][15]\, X_regis|um_Reg[28][15], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[15]~362\, muxlui_inA_ula|result[15]~362, uniciclo, 1
instance = comp, \X_regis|um_Reg[22][15]\, X_regis|um_Reg[22][15], uniciclo, 1
instance = comp, \X_regis|um_Reg[26][15]\, X_regis|um_Reg[26][15], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[15]~359\, muxlui_inA_ula|result[15]~359, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[15]~360\, muxlui_inA_ula|result[15]~360, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[15]~363\, muxlui_inA_ula|result[15]~363, uniciclo, 1
instance = comp, \X_regis|um_Reg[19][15]~feeder\, X_regis|um_Reg[19][15]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[19][15]\, X_regis|um_Reg[19][15], uniciclo, 1
instance = comp, \X_regis|um_Reg[23][15]~feeder\, X_regis|um_Reg[23][15]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[23][15]\, X_regis|um_Reg[23][15], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[15]~364\, muxlui_inA_ula|result[15]~364, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[15]~365\, muxlui_inA_ula|result[15]~365, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[15]~366\, muxlui_inA_ula|result[15]~366, uniciclo, 1
instance = comp, \X_regis|um_Reg[11][15]~feeder\, X_regis|um_Reg[11][15]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[11][15]\, X_regis|um_Reg[11][15], uniciclo, 1
instance = comp, \X_regis|um_Reg[9][15]~feeder\, X_regis|um_Reg[9][15]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[9][15]\, X_regis|um_Reg[9][15], uniciclo, 1
instance = comp, \X_regis|um_Reg[10][15]~feeder\, X_regis|um_Reg[10][15]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[10][15]\, X_regis|um_Reg[10][15], uniciclo, 1
instance = comp, \X_regis|um_Reg[8][15]~feeder\, X_regis|um_Reg[8][15]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[8][15]\, X_regis|um_Reg[8][15], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[15]~367\, muxlui_inA_ula|result[15]~367, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[15]~368\, muxlui_inA_ula|result[15]~368, uniciclo, 1
instance = comp, \X_regis|um_Reg[2][15]~feeder\, X_regis|um_Reg[2][15]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[2][15]\, X_regis|um_Reg[2][15], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[15]~372\, muxlui_inA_ula|result[15]~372, uniciclo, 1
instance = comp, \X_regis|um_Reg[7][15]~feeder\, X_regis|um_Reg[7][15]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[7][15]\, X_regis|um_Reg[7][15], uniciclo, 1
instance = comp, \X_regis|um_Reg[4][15]~feeder\, X_regis|um_Reg[4][15]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[4][15]\, X_regis|um_Reg[4][15], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[15]~369\, muxlui_inA_ula|result[15]~369, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[15]~370\, muxlui_inA_ula|result[15]~370, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[15]~373\, muxlui_inA_ula|result[15]~373, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[15]~376\, muxlui_inA_ula|result[15]~376, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[15]~377\, muxlui_inA_ula|result[15]~377, uniciclo, 1
instance = comp, \X_regis|um_Reg[25][14]~feeder\, X_regis|um_Reg[25][14]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[25][14]\, X_regis|um_Reg[25][14], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[14]~378\, muxlui_inA_ula|result[14]~378, uniciclo, 1
instance = comp, \X_regis|um_Reg[29][14]\, X_regis|um_Reg[29][14], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[14]~379\, muxlui_inA_ula|result[14]~379, uniciclo, 1
instance = comp, \X_regis|um_Reg[23][14]~feeder\, X_regis|um_Reg[23][14]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[23][14]\, X_regis|um_Reg[23][14], uniciclo, 1
instance = comp, \X_regis|um_Reg[27][14]\, X_regis|um_Reg[27][14], uniciclo, 1
instance = comp, \X_regis|um_Reg[19][14]\, X_regis|um_Reg[19][14], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[14]~385\, muxlui_inA_ula|result[14]~385, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[14]~386\, muxlui_inA_ula|result[14]~386, uniciclo, 1
instance = comp, \X_regis|um_Reg[26][14]\, X_regis|um_Reg[26][14], uniciclo, 1
instance = comp, \X_regis|um_Reg[30][14]\, X_regis|um_Reg[30][14], uniciclo, 1
instance = comp, \X_regis|um_Reg[18][14]\, X_regis|um_Reg[18][14], uniciclo, 1
instance = comp, \X_regis|um_Reg[22][14]\, X_regis|um_Reg[22][14], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[14]~380\, muxlui_inA_ula|result[14]~380, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[14]~381\, muxlui_inA_ula|result[14]~381, uniciclo, 1
instance = comp, \X_regis|um_Reg[28][14]\, X_regis|um_Reg[28][14], uniciclo, 1
instance = comp, \X_regis|um_Reg[20][14]\, X_regis|um_Reg[20][14], uniciclo, 1
instance = comp, \X_regis|um_Reg[16][14]\, X_regis|um_Reg[16][14], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[14]~382\, muxlui_inA_ula|result[14]~382, uniciclo, 1
instance = comp, \X_regis|um_Reg[24][14]\, X_regis|um_Reg[24][14], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[14]~383\, muxlui_inA_ula|result[14]~383, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[14]~384\, muxlui_inA_ula|result[14]~384, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[14]~387\, muxlui_inA_ula|result[14]~387, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[14]~398\, muxlui_inA_ula|result[14]~398, uniciclo, 1
instance = comp, \X_regis|um_Reg[15][13]~feeder\, X_regis|um_Reg[15][13]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[15][13]\, X_regis|um_Reg[15][13], uniciclo, 1
instance = comp, \X_regis|um_Reg[13][13]\, X_regis|um_Reg[13][13], uniciclo, 1
instance = comp, \X_regis|um_Reg[9][13]\, X_regis|um_Reg[9][13], uniciclo, 1
instance = comp, \X_regis|Mux50~17\, X_regis|Mux50~17, uniciclo, 1
instance = comp, \X_regis|Mux50~18\, X_regis|Mux50~18, uniciclo, 1
instance = comp, \X_regis|um_Reg[7][13]\, X_regis|um_Reg[7][13], uniciclo, 1
instance = comp, \X_regis|um_Reg[5][13]\, X_regis|um_Reg[5][13], uniciclo, 1
instance = comp, \X_regis|Mux50~10\, X_regis|Mux50~10, uniciclo, 1
instance = comp, \X_regis|Mux50~11\, X_regis|Mux50~11, uniciclo, 1
instance = comp, \X_regis|um_Reg[6][13]\, X_regis|um_Reg[6][13], uniciclo, 1
instance = comp, \X_regis|um_Reg[2][13]\, X_regis|um_Reg[2][13], uniciclo, 1
instance = comp, \X_regis|Mux50~14\, X_regis|Mux50~14, uniciclo, 1
instance = comp, \X_regis|Mux50~15\, X_regis|Mux50~15, uniciclo, 1
instance = comp, \X_regis|um_Reg[14][13]\, X_regis|um_Reg[14][13], uniciclo, 1
instance = comp, \X_regis|um_Reg[8][13]\, X_regis|um_Reg[8][13], uniciclo, 1
instance = comp, \X_regis|um_Reg[10][13]\, X_regis|um_Reg[10][13], uniciclo, 1
instance = comp, \X_regis|Mux50~12\, X_regis|Mux50~12, uniciclo, 1
instance = comp, \X_regis|Mux50~13\, X_regis|Mux50~13, uniciclo, 1
instance = comp, \X_regis|Mux50~16\, X_regis|Mux50~16, uniciclo, 1
instance = comp, \X_regis|Mux50~19\, X_regis|Mux50~19, uniciclo, 1
instance = comp, \mux_inB_ula|result[13]~25\, mux_inB_ula|result[13]~25, uniciclo, 1
instance = comp, \imm|Mux18~0\, imm|Mux18~0, uniciclo, 1
instance = comp, \imm|Mux18~1\, imm|Mux18~1, uniciclo, 1
instance = comp, \mux_inB_ula|result[13]~40\, mux_inB_ula|result[13]~40, uniciclo, 1
instance = comp, \imm|Mux31~5\, imm|Mux31~5, uniciclo, 1
instance = comp, \imm|Mux19~0\, imm|Mux19~0, uniciclo, 1
instance = comp, \imm|Mux19~1\, imm|Mux19~1, uniciclo, 1
instance = comp, \mux_inB_ula|result[12]~26\, mux_inB_ula|result[12]~26, uniciclo, 1
instance = comp, \mux_inB_ula|result[11]~27\, mux_inB_ula|result[11]~27, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[6]~566\, muxlui_inA_ula|result[6]~566, uniciclo, 1
instance = comp, \imm|Mux26~12\, imm|Mux26~12, uniciclo, 1
instance = comp, \imm|Mux26~11\, imm|Mux26~11, uniciclo, 1
instance = comp, \mux_inB_ula|result[5]~33\, mux_inB_ula|result[5]~33, uniciclo, 1
instance = comp, \alu|Add1~6\, alu|Add1~6, uniciclo, 1
instance = comp, \alu|Add1~8\, alu|Add1~8, uniciclo, 1
instance = comp, \alu|Add1~10\, alu|Add1~10, uniciclo, 1
instance = comp, \alu|Add1~12\, alu|Add1~12, uniciclo, 1
instance = comp, \alu|Add1~14\, alu|Add1~14, uniciclo, 1
instance = comp, \alu|Add1~18\, alu|Add1~18, uniciclo, 1
instance = comp, \alu|Add1~20\, alu|Add1~20, uniciclo, 1
instance = comp, \alu|Add1~22\, alu|Add1~22, uniciclo, 1
instance = comp, \alu|Add1~24\, alu|Add1~24, uniciclo, 1
instance = comp, \alu|Add1~28\, alu|Add1~28, uniciclo, 1
instance = comp, \alu|Add1~30\, alu|Add1~30, uniciclo, 1
instance = comp, \alu|Add1~32\, alu|Add1~32, uniciclo, 1
instance = comp, \alu|ShiftRight1~65\, alu|ShiftRight1~65, uniciclo, 1
instance = comp, \X_regis|um_Reg[23][16]~feeder\, X_regis|um_Reg[23][16]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[23][16]\, X_regis|um_Reg[23][16], uniciclo, 1
instance = comp, \X_regis|um_Reg[19][16]~feeder\, X_regis|um_Reg[19][16]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[19][16]\, X_regis|um_Reg[19][16], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[16]~343\, muxlui_inA_ula|result[16]~343, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[16]~344\, muxlui_inA_ula|result[16]~344, uniciclo, 1
instance = comp, \X_regis|um_Reg[28][16]~feeder\, X_regis|um_Reg[28][16]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[28][16]\, X_regis|um_Reg[28][16], uniciclo, 1
instance = comp, \X_regis|um_Reg[24][16]\, X_regis|um_Reg[24][16], uniciclo, 1
instance = comp, \X_regis|um_Reg[20][16]\, X_regis|um_Reg[20][16], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[16]~340\, muxlui_inA_ula|result[16]~340, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[16]~341\, muxlui_inA_ula|result[16]~341, uniciclo, 1
instance = comp, \X_regis|um_Reg[22][16]~feeder\, X_regis|um_Reg[22][16]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[22][16]\, X_regis|um_Reg[22][16], uniciclo, 1
instance = comp, \X_regis|um_Reg[18][16]\, X_regis|um_Reg[18][16], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[16]~338\, muxlui_inA_ula|result[16]~338, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[16]~339\, muxlui_inA_ula|result[16]~339, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[16]~342\, muxlui_inA_ula|result[16]~342, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[16]~345\, muxlui_inA_ula|result[16]~345, uniciclo, 1
instance = comp, \X_regis|um_Reg[15][16]\, X_regis|um_Reg[15][16], uniciclo, 1
instance = comp, \X_regis|um_Reg[12][16]\, X_regis|um_Reg[12][16], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[16]~353\, muxlui_inA_ula|result[16]~353, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[16]~354\, muxlui_inA_ula|result[16]~354, uniciclo, 1
instance = comp, \X_regis|um_Reg[6][16]\, X_regis|um_Reg[6][16], uniciclo, 1
instance = comp, \X_regis|um_Reg[5][16]\, X_regis|um_Reg[5][16], uniciclo, 1
instance = comp, \X_regis|um_Reg[4][16]~feeder\, X_regis|um_Reg[4][16]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[4][16]\, X_regis|um_Reg[4][16], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[16]~346\, muxlui_inA_ula|result[16]~346, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[16]~347\, muxlui_inA_ula|result[16]~347, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[16]~355\, muxlui_inA_ula|result[16]~355, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[16]~356\, muxlui_inA_ula|result[16]~356, uniciclo, 1
instance = comp, \alu|Mux15~0\, alu|Mux15~0, uniciclo, 1
instance = comp, \imm|Mux16~0\, imm|Mux16~0, uniciclo, 1
instance = comp, \imm|Mux16~1\, imm|Mux16~1, uniciclo, 1
instance = comp, \mux_inB_ula|result[15]~23\, mux_inB_ula|result[15]~23, uniciclo, 1
instance = comp, \alu|Mux16~2\, alu|Mux16~2, uniciclo, 1
instance = comp, \sum_pc_4|result[24]~44\, sum_pc_4|result[24]~44, uniciclo, 1
instance = comp, \X_regis|um_Reg[10][23]\, X_regis|um_Reg[10][23], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[23]~199\, muxlui_inA_ula|result[23]~199, uniciclo, 1
instance = comp, \X_regis|um_Reg[9][23]\, X_regis|um_Reg[9][23], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[23]~200\, muxlui_inA_ula|result[23]~200, uniciclo, 1
instance = comp, \X_regis|um_Reg[14][23]~feeder\, X_regis|um_Reg[14][23]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[14][23]\, X_regis|um_Reg[14][23], uniciclo, 1
instance = comp, \X_regis|um_Reg[13][23]\, X_regis|um_Reg[13][23], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[23]~206\, muxlui_inA_ula|result[23]~206, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[23]~207\, muxlui_inA_ula|result[23]~207, uniciclo, 1
instance = comp, \X_regis|um_Reg[2][23]~feeder\, X_regis|um_Reg[2][23]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[2][23]\, X_regis|um_Reg[2][23], uniciclo, 1
instance = comp, \X_regis|um_Reg[1][23]\, X_regis|um_Reg[1][23], uniciclo, 1
instance = comp, \X_regis|um_Reg[3][23]\, X_regis|um_Reg[3][23], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[23]~203\, muxlui_inA_ula|result[23]~203, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[23]~204\, muxlui_inA_ula|result[23]~204, uniciclo, 1
instance = comp, \X_regis|um_Reg[6][23]\, X_regis|um_Reg[6][23], uniciclo, 1
instance = comp, \X_regis|um_Reg[4][23]\, X_regis|um_Reg[4][23], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[23]~201\, muxlui_inA_ula|result[23]~201, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[23]~202\, muxlui_inA_ula|result[23]~202, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[23]~205\, muxlui_inA_ula|result[23]~205, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[23]~208\, muxlui_inA_ula|result[23]~208, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[23]~696\, muxlui_inA_ula|result[23]~696, uniciclo, 1
instance = comp, \imm|Mux7~2\, imm|Mux7~2, uniciclo, 1
instance = comp, \imm|Mux7~6\, imm|Mux7~6, uniciclo, 1
instance = comp, \imm|Mux7~3\, imm|Mux7~3, uniciclo, 1
instance = comp, \imm|Mux10~0\, imm|Mux10~0, uniciclo, 1
instance = comp, \imm|Mux10~1\, imm|Mux10~1, uniciclo, 1
instance = comp, \X_regis|um_Reg[7][21]\, X_regis|um_Reg[7][21], uniciclo, 1
instance = comp, \X_regis|um_Reg[5][21]\, X_regis|um_Reg[5][21], uniciclo, 1
instance = comp, \X_regis|Mux42~10\, X_regis|Mux42~10, uniciclo, 1
instance = comp, \X_regis|Mux42~11\, X_regis|Mux42~11, uniciclo, 1
instance = comp, \X_regis|um_Reg[13][21]\, X_regis|um_Reg[13][21], uniciclo, 1
instance = comp, \X_regis|um_Reg[15][21]~feeder\, X_regis|um_Reg[15][21]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[15][21]\, X_regis|um_Reg[15][21], uniciclo, 1
instance = comp, \X_regis|Mux42~18\, X_regis|Mux42~18, uniciclo, 1
instance = comp, \X_regis|um_Reg[4][21]\, X_regis|um_Reg[4][21], uniciclo, 1
instance = comp, \X_regis|um_Reg[6][21]\, X_regis|um_Reg[6][21], uniciclo, 1
instance = comp, \X_regis|Mux42~14\, X_regis|Mux42~14, uniciclo, 1
instance = comp, \X_regis|Mux42~15\, X_regis|Mux42~15, uniciclo, 1
instance = comp, \X_regis|um_Reg[14][21]~feeder\, X_regis|um_Reg[14][21]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[14][21]\, X_regis|um_Reg[14][21], uniciclo, 1
instance = comp, \X_regis|um_Reg[8][21]~feeder\, X_regis|um_Reg[8][21]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[8][21]\, X_regis|um_Reg[8][21], uniciclo, 1
instance = comp, \X_regis|Mux42~12\, X_regis|Mux42~12, uniciclo, 1
instance = comp, \X_regis|Mux42~13\, X_regis|Mux42~13, uniciclo, 1
instance = comp, \X_regis|Mux42~16\, X_regis|Mux42~16, uniciclo, 1
instance = comp, \X_regis|Mux42~19\, X_regis|Mux42~19, uniciclo, 1
instance = comp, \X_regis|um_Reg[30][21]~feeder\, X_regis|um_Reg[30][21]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[30][21]\, X_regis|um_Reg[30][21], uniciclo, 1
instance = comp, \X_regis|Mux42~7\, X_regis|Mux42~7, uniciclo, 1
instance = comp, \X_regis|um_Reg[31][21]\, X_regis|um_Reg[31][21], uniciclo, 1
instance = comp, \X_regis|Mux42~8\, X_regis|Mux42~8, uniciclo, 1
instance = comp, \X_regis|um_Reg[26][21]~feeder\, X_regis|um_Reg[26][21]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[26][21]\, X_regis|um_Reg[26][21], uniciclo, 1
instance = comp, \X_regis|um_Reg[19][21]\, X_regis|um_Reg[19][21], uniciclo, 1
instance = comp, \X_regis|Mux42~0\, X_regis|Mux42~0, uniciclo, 1
instance = comp, \X_regis|Mux42~1\, X_regis|Mux42~1, uniciclo, 1
instance = comp, \X_regis|um_Reg[24][21]\, X_regis|um_Reg[24][21], uniciclo, 1
instance = comp, \X_regis|um_Reg[16][21]\, X_regis|um_Reg[16][21], uniciclo, 1
instance = comp, \X_regis|Mux42~4\, X_regis|Mux42~4, uniciclo, 1
instance = comp, \X_regis|Mux42~5\, X_regis|Mux42~5, uniciclo, 1
instance = comp, \X_regis|um_Reg[21][21]\, X_regis|um_Reg[21][21], uniciclo, 1
instance = comp, \X_regis|um_Reg[20][21]\, X_regis|um_Reg[20][21], uniciclo, 1
instance = comp, \X_regis|Mux42~2\, X_regis|Mux42~2, uniciclo, 1
instance = comp, \X_regis|Mux42~3\, X_regis|Mux42~3, uniciclo, 1
instance = comp, \X_regis|Mux42~6\, X_regis|Mux42~6, uniciclo, 1
instance = comp, \X_regis|Mux42~9\, X_regis|Mux42~9, uniciclo, 1
instance = comp, \X_regis|Mux42~20\, X_regis|Mux42~20, uniciclo, 1
instance = comp, \mux_inB_ula|result[21]~17\, mux_inB_ula|result[21]~17, uniciclo, 1
instance = comp, \X_regis|um_Reg[21][20]\, X_regis|um_Reg[21][20], uniciclo, 1
instance = comp, \X_regis|um_Reg[25][20]\, X_regis|um_Reg[25][20], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[20]~252\, muxlui_inA_ula|result[20]~252, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[20]~253\, muxlui_inA_ula|result[20]~253, uniciclo, 1
instance = comp, \X_regis|um_Reg[26][20]\, X_regis|um_Reg[26][20], uniciclo, 1
instance = comp, \X_regis|um_Reg[22][20]~feeder\, X_regis|um_Reg[22][20]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[22][20]\, X_regis|um_Reg[22][20], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[20]~254\, muxlui_inA_ula|result[20]~254, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[20]~255\, muxlui_inA_ula|result[20]~255, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[20]~258\, muxlui_inA_ula|result[20]~258, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[20]~261\, muxlui_inA_ula|result[20]~261, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[20]~272\, muxlui_inA_ula|result[20]~272, uniciclo, 1
instance = comp, \alu|Add1~38\, alu|Add1~38, uniciclo, 1
instance = comp, \alu|Add1~40\, alu|Add1~40, uniciclo, 1
instance = comp, \alu|Add1~42\, alu|Add1~42, uniciclo, 1
instance = comp, \alu|Mux10~0\, alu|Mux10~0, uniciclo, 1
instance = comp, \X_regis|um_Reg[25][21]~feeder\, X_regis|um_Reg[25][21]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[25][21]\, X_regis|um_Reg[25][21], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[21]~231\, muxlui_inA_ula|result[21]~231, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[21]~232\, muxlui_inA_ula|result[21]~232, uniciclo, 1
instance = comp, \X_regis|um_Reg[22][21]\, X_regis|um_Reg[22][21], uniciclo, 1
instance = comp, \X_regis|um_Reg[18][21]~feeder\, X_regis|um_Reg[18][21]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[18][21]\, X_regis|um_Reg[18][21], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[21]~233\, muxlui_inA_ula|result[21]~233, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[21]~234\, muxlui_inA_ula|result[21]~234, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[21]~235\, muxlui_inA_ula|result[21]~235, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[21]~236\, muxlui_inA_ula|result[21]~236, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[21]~237\, muxlui_inA_ula|result[21]~237, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[21]~240\, muxlui_inA_ula|result[21]~240, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[21]~251\, muxlui_inA_ula|result[21]~251, uniciclo, 1
instance = comp, \X_regis|um_Reg[9][17]\, X_regis|um_Reg[9][17], uniciclo, 1
instance = comp, \X_regis|um_Reg[11][17]\, X_regis|um_Reg[11][17], uniciclo, 1
instance = comp, \X_regis|um_Reg[8][17]\, X_regis|um_Reg[8][17], uniciclo, 1
instance = comp, \X_regis|um_Reg[10][17]\, X_regis|um_Reg[10][17], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[17]~325\, muxlui_inA_ula|result[17]~325, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[17]~326\, muxlui_inA_ula|result[17]~326, uniciclo, 1
instance = comp, \X_regis|um_Reg[7][17]\, X_regis|um_Reg[7][17], uniciclo, 1
instance = comp, \X_regis|um_Reg[6][17]\, X_regis|um_Reg[6][17], uniciclo, 1
instance = comp, \X_regis|um_Reg[5][17]\, X_regis|um_Reg[5][17], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[17]~327\, muxlui_inA_ula|result[17]~327, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[17]~328\, muxlui_inA_ula|result[17]~328, uniciclo, 1
instance = comp, \X_regis|um_Reg[2][17]~feeder\, X_regis|um_Reg[2][17]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[2][17]\, X_regis|um_Reg[2][17], uniciclo, 1
instance = comp, \X_regis|um_Reg[1][17]\, X_regis|um_Reg[1][17], uniciclo, 1
instance = comp, \X_regis|um_Reg[3][17]\, X_regis|um_Reg[3][17], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[17]~329\, muxlui_inA_ula|result[17]~329, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[17]~330\, muxlui_inA_ula|result[17]~330, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[17]~331\, muxlui_inA_ula|result[17]~331, uniciclo, 1
instance = comp, \X_regis|um_Reg[14][17]\, X_regis|um_Reg[14][17], uniciclo, 1
instance = comp, \X_regis|um_Reg[13][17]\, X_regis|um_Reg[13][17], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[17]~332\, muxlui_inA_ula|result[17]~332, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[17]~333\, muxlui_inA_ula|result[17]~333, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[17]~334\, muxlui_inA_ula|result[17]~334, uniciclo, 1
instance = comp, \X_regis|um_Reg[29][17]~feeder\, X_regis|um_Reg[29][17]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[29][17]\, X_regis|um_Reg[29][17], uniciclo, 1
instance = comp, \X_regis|um_Reg[21][17]\, X_regis|um_Reg[21][17], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[17]~315\, muxlui_inA_ula|result[17]~315, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[17]~316\, muxlui_inA_ula|result[17]~316, uniciclo, 1
instance = comp, \X_regis|um_Reg[27][17]\, X_regis|um_Reg[27][17], uniciclo, 1
instance = comp, \X_regis|um_Reg[31][17]\, X_regis|um_Reg[31][17], uniciclo, 1
instance = comp, \X_regis|um_Reg[23][17]~feeder\, X_regis|um_Reg[23][17]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[23][17]\, X_regis|um_Reg[23][17], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[17]~322\, muxlui_inA_ula|result[17]~322, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[17]~323\, muxlui_inA_ula|result[17]~323, uniciclo, 1
instance = comp, \X_regis|um_Reg[30][17]\, X_regis|um_Reg[30][17], uniciclo, 1
instance = comp, \X_regis|um_Reg[26][17]\, X_regis|um_Reg[26][17], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[17]~317\, muxlui_inA_ula|result[17]~317, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[17]~318\, muxlui_inA_ula|result[17]~318, uniciclo, 1
instance = comp, \X_regis|um_Reg[28][17]\, X_regis|um_Reg[28][17], uniciclo, 1
instance = comp, \X_regis|um_Reg[20][17]\, X_regis|um_Reg[20][17], uniciclo, 1
instance = comp, \X_regis|um_Reg[24][17]\, X_regis|um_Reg[24][17], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[17]~319\, muxlui_inA_ula|result[17]~319, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[17]~320\, muxlui_inA_ula|result[17]~320, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[17]~321\, muxlui_inA_ula|result[17]~321, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[17]~324\, muxlui_inA_ula|result[17]~324, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[17]~335\, muxlui_inA_ula|result[17]~335, uniciclo, 1
instance = comp, \imm|Mux17~0\, imm|Mux17~0, uniciclo, 1
instance = comp, \imm|Mux17~1\, imm|Mux17~1, uniciclo, 1
instance = comp, \X_regis|Mux49~4\, X_regis|Mux49~4, uniciclo, 1
instance = comp, \X_regis|Mux49~5\, X_regis|Mux49~5, uniciclo, 1
instance = comp, \X_regis|Mux49~2\, X_regis|Mux49~2, uniciclo, 1
instance = comp, \X_regis|Mux49~3\, X_regis|Mux49~3, uniciclo, 1
instance = comp, \X_regis|Mux49~6\, X_regis|Mux49~6, uniciclo, 1
instance = comp, \X_regis|Mux49~0\, X_regis|Mux49~0, uniciclo, 1
instance = comp, \X_regis|Mux49~1\, X_regis|Mux49~1, uniciclo, 1
instance = comp, \X_regis|um_Reg[31][14]\, X_regis|um_Reg[31][14], uniciclo, 1
instance = comp, \X_regis|Mux49~7\, X_regis|Mux49~7, uniciclo, 1
instance = comp, \X_regis|Mux49~8\, X_regis|Mux49~8, uniciclo, 1
instance = comp, \X_regis|Mux49~9\, X_regis|Mux49~9, uniciclo, 1
instance = comp, \mux_inB_ula|result[14]~24\, mux_inB_ula|result[14]~24, uniciclo, 1
instance = comp, \mux_inB_ula|result[14]~39\, mux_inB_ula|result[14]~39, uniciclo, 1
instance = comp, \alu|Add2~22\, alu|Add2~22, uniciclo, 1
instance = comp, \alu|Add2~26\, alu|Add2~26, uniciclo, 1
instance = comp, \alu|Add2~28\, alu|Add2~28, uniciclo, 1
instance = comp, \alu|Add2~30\, alu|Add2~30, uniciclo, 1
instance = comp, \alu|Add2~32\, alu|Add2~32, uniciclo, 1
instance = comp, \alu|Add2~34\, alu|Add2~34, uniciclo, 1
instance = comp, \alu|Add2~36\, alu|Add2~36, uniciclo, 1
instance = comp, \alu|Add2~38\, alu|Add2~38, uniciclo, 1
instance = comp, \alu|Add2~40\, alu|Add2~40, uniciclo, 1
instance = comp, \alu|Add2~42\, alu|Add2~42, uniciclo, 1
instance = comp, \alu|Mux8~0\, alu|Mux8~0, uniciclo, 1
instance = comp, \imm|Mux20~0\, imm|Mux20~0, uniciclo, 1
instance = comp, \imm|Mux20~1\, imm|Mux20~1, uniciclo, 1
instance = comp, \imm|Mux0~2\, imm|Mux0~2, uniciclo, 1
instance = comp, \imm|Mux2~0\, imm|Mux2~0, uniciclo, 1
instance = comp, \imm|Mux2~1\, imm|Mux2~1, uniciclo, 1
instance = comp, \alu|Mux7~2\, alu|Mux7~2, uniciclo, 1
instance = comp, \alu|ShiftRight0~68\, alu|ShiftRight0~68, uniciclo, 1
instance = comp, \alu|ShiftLeft0~25\, alu|ShiftLeft0~25, uniciclo, 1
instance = comp, \alu|ShiftRight1~43\, alu|ShiftRight1~43, uniciclo, 1
instance = comp, \alu|ShiftLeft0~58\, alu|ShiftLeft0~58, uniciclo, 1
instance = comp, \alu|ShiftLeft0~43\, alu|ShiftLeft0~43, uniciclo, 1
instance = comp, \X_regis|um_Reg[15][11]\, X_regis|um_Reg[15][11], uniciclo, 1
instance = comp, \X_regis|um_Reg[13][11]~feeder\, X_regis|um_Reg[13][11]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[13][11]\, X_regis|um_Reg[13][11], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[11]~458\, muxlui_inA_ula|result[11]~458, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[11]~459\, muxlui_inA_ula|result[11]~459, uniciclo, 1
instance = comp, \X_regis|um_Reg[9][11]\, X_regis|um_Reg[9][11], uniciclo, 1
instance = comp, \X_regis|um_Reg[11][11]\, X_regis|um_Reg[11][11], uniciclo, 1
instance = comp, \X_regis|um_Reg[8][11]\, X_regis|um_Reg[8][11], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[11]~451\, muxlui_inA_ula|result[11]~451, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[11]~452\, muxlui_inA_ula|result[11]~452, uniciclo, 1
instance = comp, \X_regis|um_Reg[3][11]~feeder\, X_regis|um_Reg[3][11]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[3][11]\, X_regis|um_Reg[3][11], uniciclo, 1
instance = comp, \X_regis|um_Reg[1][11]\, X_regis|um_Reg[1][11], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[11]~455\, muxlui_inA_ula|result[11]~455, uniciclo, 1
instance = comp, \X_regis|um_Reg[2][11]\, X_regis|um_Reg[2][11], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[11]~456\, muxlui_inA_ula|result[11]~456, uniciclo, 1
instance = comp, \X_regis|um_Reg[7][11]~feeder\, X_regis|um_Reg[7][11]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[7][11]\, X_regis|um_Reg[7][11], uniciclo, 1
instance = comp, \X_regis|um_Reg[6][11]\, X_regis|um_Reg[6][11], uniciclo, 1
instance = comp, \X_regis|um_Reg[5][11]\, X_regis|um_Reg[5][11], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[11]~453\, muxlui_inA_ula|result[11]~453, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[11]~454\, muxlui_inA_ula|result[11]~454, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[11]~457\, muxlui_inA_ula|result[11]~457, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[11]~460\, muxlui_inA_ula|result[11]~460, uniciclo, 1
instance = comp, \X_regis|um_Reg[31][11]\, X_regis|um_Reg[31][11], uniciclo, 1
instance = comp, \X_regis|um_Reg[27][11]\, X_regis|um_Reg[27][11], uniciclo, 1
instance = comp, \X_regis|um_Reg[19][11]\, X_regis|um_Reg[19][11], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[11]~448\, muxlui_inA_ula|result[11]~448, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[11]~449\, muxlui_inA_ula|result[11]~449, uniciclo, 1
instance = comp, \X_regis|um_Reg[21][11]\, X_regis|um_Reg[21][11], uniciclo, 1
instance = comp, \X_regis|um_Reg[17][11]~feeder\, X_regis|um_Reg[17][11]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[17][11]\, X_regis|um_Reg[17][11], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[11]~441\, muxlui_inA_ula|result[11]~441, uniciclo, 1
instance = comp, \X_regis|um_Reg[25][11]~feeder\, X_regis|um_Reg[25][11]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[25][11]\, X_regis|um_Reg[25][11], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[11]~442\, muxlui_inA_ula|result[11]~442, uniciclo, 1
instance = comp, \X_regis|um_Reg[20][11]\, X_regis|um_Reg[20][11], uniciclo, 1
instance = comp, \X_regis|um_Reg[16][11]\, X_regis|um_Reg[16][11], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[11]~445\, muxlui_inA_ula|result[11]~445, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[11]~446\, muxlui_inA_ula|result[11]~446, uniciclo, 1
instance = comp, \X_regis|um_Reg[30][11]~feeder\, X_regis|um_Reg[30][11]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[30][11]\, X_regis|um_Reg[30][11], uniciclo, 1
instance = comp, \X_regis|um_Reg[26][11]~feeder\, X_regis|um_Reg[26][11]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[26][11]\, X_regis|um_Reg[26][11], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[11]~443\, muxlui_inA_ula|result[11]~443, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[11]~444\, muxlui_inA_ula|result[11]~444, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[11]~447\, muxlui_inA_ula|result[11]~447, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[11]~450\, muxlui_inA_ula|result[11]~450, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[11]~673\, muxlui_inA_ula|result[11]~673, uniciclo, 1
instance = comp, \alu|ShiftLeft0~59\, alu|ShiftLeft0~59, uniciclo, 1
instance = comp, \alu|ShiftLeft0~60\, alu|ShiftLeft0~60, uniciclo, 1
instance = comp, \alu|ShiftLeft0~61\, alu|ShiftLeft0~61, uniciclo, 1
instance = comp, \alu|ShiftLeft0~62\, alu|ShiftLeft0~62, uniciclo, 1
instance = comp, \alu|ShiftLeft0~123\, alu|ShiftLeft0~123, uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[27]~13\, mux_jal_jalr_Xreg|result[27]~13, uniciclo, 1
instance = comp, \sum_pc_4|result[26]~48\, sum_pc_4|result[26]~48, uniciclo, 1
instance = comp, \sum_pc_4|result[27]~50\, sum_pc_4|result[27]~50, uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[27]~14\, mux_jal_jalr_Xreg|result[27]~14, uniciclo, 1
instance = comp, \X_regis|um_Reg[14][27]\, X_regis|um_Reg[14][27], uniciclo, 1
instance = comp, \X_regis|um_Reg[13][27]\, X_regis|um_Reg[13][27], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[27]~122\, muxlui_inA_ula|result[27]~122, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[27]~123\, muxlui_inA_ula|result[27]~123, uniciclo, 1
instance = comp, \X_regis|um_Reg[6][27]~feeder\, X_regis|um_Reg[6][27]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[6][27]\, X_regis|um_Reg[6][27], uniciclo, 1
instance = comp, \X_regis|um_Reg[7][27]\, X_regis|um_Reg[7][27], uniciclo, 1
instance = comp, \X_regis|um_Reg[5][27]\, X_regis|um_Reg[5][27], uniciclo, 1
instance = comp, \X_regis|um_Reg[4][27]\, X_regis|um_Reg[4][27], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[27]~117\, muxlui_inA_ula|result[27]~117, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[27]~118\, muxlui_inA_ula|result[27]~118, uniciclo, 1
instance = comp, \X_regis|um_Reg[2][27]~feeder\, X_regis|um_Reg[2][27]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[2][27]\, X_regis|um_Reg[2][27], uniciclo, 1
instance = comp, \X_regis|um_Reg[1][27]\, X_regis|um_Reg[1][27], uniciclo, 1
instance = comp, \X_regis|um_Reg[3][27]\, X_regis|um_Reg[3][27], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[27]~119\, muxlui_inA_ula|result[27]~119, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[27]~120\, muxlui_inA_ula|result[27]~120, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[27]~121\, muxlui_inA_ula|result[27]~121, uniciclo, 1
instance = comp, \X_regis|um_Reg[11][27]~feeder\, X_regis|um_Reg[11][27]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[11][27]\, X_regis|um_Reg[11][27], uniciclo, 1
instance = comp, \X_regis|um_Reg[8][27]~feeder\, X_regis|um_Reg[8][27]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[8][27]\, X_regis|um_Reg[8][27], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[27]~115\, muxlui_inA_ula|result[27]~115, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[27]~116\, muxlui_inA_ula|result[27]~116, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[27]~124\, muxlui_inA_ula|result[27]~124, uniciclo, 1
instance = comp, \X_regis|um_Reg[30][27]\, X_regis|um_Reg[30][27], uniciclo, 1
instance = comp, \X_regis|um_Reg[18][27]\, X_regis|um_Reg[18][27], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[27]~107\, muxlui_inA_ula|result[27]~107, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[27]~108\, muxlui_inA_ula|result[27]~108, uniciclo, 1
instance = comp, \X_regis|um_Reg[24][27]\, X_regis|um_Reg[24][27], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[27]~109\, muxlui_inA_ula|result[27]~109, uniciclo, 1
instance = comp, \X_regis|um_Reg[28][27]\, X_regis|um_Reg[28][27], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[27]~110\, muxlui_inA_ula|result[27]~110, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[27]~111\, muxlui_inA_ula|result[27]~111, uniciclo, 1
instance = comp, \X_regis|um_Reg[31][27]\, X_regis|um_Reg[31][27], uniciclo, 1
instance = comp, \X_regis|um_Reg[27][27]\, X_regis|um_Reg[27][27], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[27]~113\, muxlui_inA_ula|result[27]~113, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[27]~114\, muxlui_inA_ula|result[27]~114, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[27]~692\, muxlui_inA_ula|result[27]~692, uniciclo, 1
instance = comp, \alu|ShiftLeft0~126\, alu|ShiftLeft0~126, uniciclo, 1
instance = comp, \alu|ShiftLeft0~127\, alu|ShiftLeft0~127, uniciclo, 1
instance = comp, \X_regis|um_Reg[5][14]\, X_regis|um_Reg[5][14], uniciclo, 1
instance = comp, \X_regis|um_Reg[4][14]\, X_regis|um_Reg[4][14], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[14]~388\, muxlui_inA_ula|result[14]~388, uniciclo, 1
instance = comp, \X_regis|um_Reg[6][14]\, X_regis|um_Reg[6][14], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[14]~389\, muxlui_inA_ula|result[14]~389, uniciclo, 1
instance = comp, \X_regis|um_Reg[15][14]\, X_regis|um_Reg[15][14], uniciclo, 1
instance = comp, \X_regis|um_Reg[14][14]\, X_regis|um_Reg[14][14], uniciclo, 1
instance = comp, \X_regis|um_Reg[12][14]\, X_regis|um_Reg[12][14], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[14]~395\, muxlui_inA_ula|result[14]~395, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[14]~396\, muxlui_inA_ula|result[14]~396, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[14]~397\, muxlui_inA_ula|result[14]~397, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[14]~679\, muxlui_inA_ula|result[14]~679, uniciclo, 1
instance = comp, \alu|ShiftLeft0~72\, alu|ShiftLeft0~72, uniciclo, 1
instance = comp, \X_regis|um_Reg[11][13]\, X_regis|um_Reg[11][13], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[13]~409\, muxlui_inA_ula|result[13]~409, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[13]~410\, muxlui_inA_ula|result[13]~410, uniciclo, 1
instance = comp, \X_regis|um_Reg[12][13]~feeder\, X_regis|um_Reg[12][13]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[12][13]\, X_regis|um_Reg[12][13], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[13]~416\, muxlui_inA_ula|result[13]~416, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[13]~417\, muxlui_inA_ula|result[13]~417, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[13]~418\, muxlui_inA_ula|result[13]~418, uniciclo, 1
instance = comp, \X_regis|um_Reg[20][13]\, X_regis|um_Reg[20][13], uniciclo, 1
instance = comp, \X_regis|um_Reg[16][13]\, X_regis|um_Reg[16][13], uniciclo, 1
instance = comp, \X_regis|um_Reg[24][13]\, X_regis|um_Reg[24][13], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[13]~403\, muxlui_inA_ula|result[13]~403, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[13]~404\, muxlui_inA_ula|result[13]~404, uniciclo, 1
instance = comp, \X_regis|um_Reg[30][13]\, X_regis|um_Reg[30][13], uniciclo, 1
instance = comp, \X_regis|um_Reg[18][13]~feeder\, X_regis|um_Reg[18][13]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[18][13]\, X_regis|um_Reg[18][13], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[13]~401\, muxlui_inA_ula|result[13]~401, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[13]~402\, muxlui_inA_ula|result[13]~402, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[13]~405\, muxlui_inA_ula|result[13]~405, uniciclo, 1
instance = comp, \X_regis|um_Reg[25][13]\, X_regis|um_Reg[25][13], uniciclo, 1
instance = comp, \X_regis|um_Reg[17][13]~feeder\, X_regis|um_Reg[17][13]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[17][13]\, X_regis|um_Reg[17][13], uniciclo, 1
instance = comp, \X_regis|um_Reg[21][13]\, X_regis|um_Reg[21][13], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[13]~399\, muxlui_inA_ula|result[13]~399, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[13]~400\, muxlui_inA_ula|result[13]~400, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[13]~408\, muxlui_inA_ula|result[13]~408, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[13]~678\, muxlui_inA_ula|result[13]~678, uniciclo, 1
instance = comp, \alu|ShiftLeft0~78\, alu|ShiftLeft0~78, uniciclo, 1
instance = comp, \alu|ShiftLeft0~79\, alu|ShiftLeft0~79, uniciclo, 1
instance = comp, \X_regis|um_Reg[3][19]\, X_regis|um_Reg[3][19], uniciclo, 1
instance = comp, \X_regis|um_Reg[1][19]~feeder\, X_regis|um_Reg[1][19]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[1][19]\, X_regis|um_Reg[1][19], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[19]~287\, muxlui_inA_ula|result[19]~287, uniciclo, 1
instance = comp, \X_regis|um_Reg[2][19]\, X_regis|um_Reg[2][19], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[19]~288\, muxlui_inA_ula|result[19]~288, uniciclo, 1
instance = comp, \X_regis|um_Reg[6][19]~feeder\, X_regis|um_Reg[6][19]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[6][19]\, X_regis|um_Reg[6][19], uniciclo, 1
instance = comp, \X_regis|um_Reg[7][19]\, X_regis|um_Reg[7][19], uniciclo, 1
instance = comp, \X_regis|um_Reg[5][19]\, X_regis|um_Reg[5][19], uniciclo, 1
instance = comp, \X_regis|um_Reg[4][19]\, X_regis|um_Reg[4][19], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[19]~285\, muxlui_inA_ula|result[19]~285, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[19]~286\, muxlui_inA_ula|result[19]~286, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[19]~289\, muxlui_inA_ula|result[19]~289, uniciclo, 1
instance = comp, \X_regis|um_Reg[9][19]~feeder\, X_regis|um_Reg[9][19]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[9][19]\, X_regis|um_Reg[9][19], uniciclo, 1
instance = comp, \X_regis|um_Reg[10][19]~feeder\, X_regis|um_Reg[10][19]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[10][19]\, X_regis|um_Reg[10][19], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[19]~283\, muxlui_inA_ula|result[19]~283, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[19]~284\, muxlui_inA_ula|result[19]~284, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[19]~292\, muxlui_inA_ula|result[19]~292, uniciclo, 1
instance = comp, \X_regis|um_Reg[25][19]~feeder\, X_regis|um_Reg[25][19]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[25][19]\, X_regis|um_Reg[25][19], uniciclo, 1
instance = comp, \X_regis|um_Reg[21][19]\, X_regis|um_Reg[21][19], uniciclo, 1
instance = comp, \X_regis|um_Reg[17][19]\, X_regis|um_Reg[17][19], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[19]~273\, muxlui_inA_ula|result[19]~273, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[19]~274\, muxlui_inA_ula|result[19]~274, uniciclo, 1
instance = comp, \X_regis|um_Reg[22][19]~feeder\, X_regis|um_Reg[22][19]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[22][19]\, X_regis|um_Reg[22][19], uniciclo, 1
instance = comp, \X_regis|um_Reg[26][19]~feeder\, X_regis|um_Reg[26][19]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[26][19]\, X_regis|um_Reg[26][19], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[19]~275\, muxlui_inA_ula|result[19]~275, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[19]~276\, muxlui_inA_ula|result[19]~276, uniciclo, 1
instance = comp, \X_regis|um_Reg[28][19]~feeder\, X_regis|um_Reg[28][19]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[28][19]\, X_regis|um_Reg[28][19], uniciclo, 1
instance = comp, \X_regis|um_Reg[24][19]\, X_regis|um_Reg[24][19], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[19]~277\, muxlui_inA_ula|result[19]~277, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[19]~278\, muxlui_inA_ula|result[19]~278, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[19]~279\, muxlui_inA_ula|result[19]~279, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[19]~282\, muxlui_inA_ula|result[19]~282, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[19]~700\, muxlui_inA_ula|result[19]~700, uniciclo, 1
instance = comp, \alu|ShiftLeft0~96\, alu|ShiftLeft0~96, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[18]~702\, muxlui_inA_ula|result[18]~702, uniciclo, 1
instance = comp, \alu|ShiftLeft0~92\, alu|ShiftLeft0~92, uniciclo, 1
instance = comp, \alu|ShiftLeft0~97\, alu|ShiftLeft0~97, uniciclo, 1
instance = comp, \alu|ShiftLeft0~98\, alu|ShiftLeft0~98, uniciclo, 1
instance = comp, \alu|Mux4~0\, alu|Mux4~0, uniciclo, 1
instance = comp, \alu|Mux4~1\, alu|Mux4~1, uniciclo, 1
instance = comp, \imm|Mux4~0\, imm|Mux4~0, uniciclo, 1
instance = comp, \imm|Mux4~1\, imm|Mux4~1, uniciclo, 1
instance = comp, \X_regis|Mux36~10\, X_regis|Mux36~10, uniciclo, 1
instance = comp, \X_regis|Mux36~11\, X_regis|Mux36~11, uniciclo, 1
instance = comp, \X_regis|um_Reg[12][27]~feeder\, X_regis|um_Reg[12][27]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[12][27]\, X_regis|um_Reg[12][27], uniciclo, 1
instance = comp, \X_regis|um_Reg[10][27]~feeder\, X_regis|um_Reg[10][27]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[10][27]\, X_regis|um_Reg[10][27], uniciclo, 1
instance = comp, \X_regis|Mux36~12\, X_regis|Mux36~12, uniciclo, 1
instance = comp, \X_regis|Mux36~13\, X_regis|Mux36~13, uniciclo, 1
instance = comp, \X_regis|Mux36~14\, X_regis|Mux36~14, uniciclo, 1
instance = comp, \X_regis|Mux36~15\, X_regis|Mux36~15, uniciclo, 1
instance = comp, \X_regis|Mux36~16\, X_regis|Mux36~16, uniciclo, 1
instance = comp, \X_regis|um_Reg[15][27]\, X_regis|um_Reg[15][27], uniciclo, 1
instance = comp, \X_regis|um_Reg[9][27]\, X_regis|um_Reg[9][27], uniciclo, 1
instance = comp, \X_regis|Mux36~17\, X_regis|Mux36~17, uniciclo, 1
instance = comp, \X_regis|Mux36~18\, X_regis|Mux36~18, uniciclo, 1
instance = comp, \X_regis|Mux36~19\, X_regis|Mux36~19, uniciclo, 1
instance = comp, \X_regis|um_Reg[23][27]~feeder\, X_regis|um_Reg[23][27]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[23][27]\, X_regis|um_Reg[23][27], uniciclo, 1
instance = comp, \X_regis|um_Reg[22][27]\, X_regis|um_Reg[22][27], uniciclo, 1
instance = comp, \X_regis|Mux36~7\, X_regis|Mux36~7, uniciclo, 1
instance = comp, \X_regis|Mux36~8\, X_regis|Mux36~8, uniciclo, 1
instance = comp, \X_regis|um_Reg[26][27]\, X_regis|um_Reg[26][27], uniciclo, 1
instance = comp, \X_regis|Mux36~0\, X_regis|Mux36~0, uniciclo, 1
instance = comp, \X_regis|Mux36~1\, X_regis|Mux36~1, uniciclo, 1
instance = comp, \X_regis|um_Reg[29][27]\, X_regis|um_Reg[29][27], uniciclo, 1
instance = comp, \X_regis|um_Reg[21][27]\, X_regis|um_Reg[21][27], uniciclo, 1
instance = comp, \X_regis|Mux36~2\, X_regis|Mux36~2, uniciclo, 1
instance = comp, \X_regis|Mux36~3\, X_regis|Mux36~3, uniciclo, 1
instance = comp, \X_regis|um_Reg[16][27]\, X_regis|um_Reg[16][27], uniciclo, 1
instance = comp, \X_regis|Mux36~4\, X_regis|Mux36~4, uniciclo, 1
instance = comp, \X_regis|Mux36~5\, X_regis|Mux36~5, uniciclo, 1
instance = comp, \X_regis|Mux36~6\, X_regis|Mux36~6, uniciclo, 1
instance = comp, \X_regis|Mux36~9\, X_regis|Mux36~9, uniciclo, 1
instance = comp, \X_regis|Mux36~20\, X_regis|Mux36~20, uniciclo, 1
instance = comp, \mux_inB_ula|result[27]~11\, mux_inB_ula|result[27]~11, uniciclo, 1
instance = comp, \X_regis|um_Reg[19][26]\, X_regis|um_Reg[19][26], uniciclo, 1
instance = comp, \X_regis|um_Reg[27][26]\, X_regis|um_Reg[27][26], uniciclo, 1
instance = comp, \X_regis|um_Reg[18][26]~feeder\, X_regis|um_Reg[18][26]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[18][26]\, X_regis|um_Reg[18][26], uniciclo, 1
instance = comp, \X_regis|Mux37~0\, X_regis|Mux37~0, uniciclo, 1
instance = comp, \X_regis|Mux37~1\, X_regis|Mux37~1, uniciclo, 1
instance = comp, \X_regis|um_Reg[31][26]\, X_regis|um_Reg[31][26], uniciclo, 1
instance = comp, \X_regis|um_Reg[22][26]~feeder\, X_regis|um_Reg[22][26]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[22][26]\, X_regis|um_Reg[22][26], uniciclo, 1
instance = comp, \X_regis|Mux37~7\, X_regis|Mux37~7, uniciclo, 1
instance = comp, \X_regis|Mux37~8\, X_regis|Mux37~8, uniciclo, 1
instance = comp, \X_regis|um_Reg[29][26]\, X_regis|um_Reg[29][26], uniciclo, 1
instance = comp, \X_regis|um_Reg[20][26]\, X_regis|um_Reg[20][26], uniciclo, 1
instance = comp, \X_regis|Mux37~2\, X_regis|Mux37~2, uniciclo, 1
instance = comp, \X_regis|Mux37~3\, X_regis|Mux37~3, uniciclo, 1
instance = comp, \X_regis|um_Reg[25][26]~feeder\, X_regis|um_Reg[25][26]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[25][26]\, X_regis|um_Reg[25][26], uniciclo, 1
instance = comp, \X_regis|um_Reg[17][26]\, X_regis|um_Reg[17][26], uniciclo, 1
instance = comp, \X_regis|um_Reg[24][26]\, X_regis|um_Reg[24][26], uniciclo, 1
instance = comp, \X_regis|um_Reg[16][26]\, X_regis|um_Reg[16][26], uniciclo, 1
instance = comp, \X_regis|Mux37~4\, X_regis|Mux37~4, uniciclo, 1
instance = comp, \X_regis|Mux37~5\, X_regis|Mux37~5, uniciclo, 1
instance = comp, \X_regis|Mux37~6\, X_regis|Mux37~6, uniciclo, 1
instance = comp, \X_regis|Mux37~9\, X_regis|Mux37~9, uniciclo, 1
instance = comp, \X_regis|um_Reg[12][26]~feeder\, X_regis|um_Reg[12][26]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[12][26]\, X_regis|um_Reg[12][26], uniciclo, 1
instance = comp, \X_regis|um_Reg[14][26]\, X_regis|um_Reg[14][26], uniciclo, 1
instance = comp, \X_regis|um_Reg[10][26]~feeder\, X_regis|um_Reg[10][26]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[10][26]\, X_regis|um_Reg[10][26], uniciclo, 1
instance = comp, \X_regis|Mux37~10\, X_regis|Mux37~10, uniciclo, 1
instance = comp, \X_regis|Mux37~11\, X_regis|Mux37~11, uniciclo, 1
instance = comp, \X_regis|um_Reg[15][26]\, X_regis|um_Reg[15][26], uniciclo, 1
instance = comp, \X_regis|um_Reg[9][26]\, X_regis|um_Reg[9][26], uniciclo, 1
instance = comp, \X_regis|Mux37~17\, X_regis|Mux37~17, uniciclo, 1
instance = comp, \X_regis|Mux37~18\, X_regis|Mux37~18, uniciclo, 1
instance = comp, \X_regis|Mux37~19\, X_regis|Mux37~19, uniciclo, 1
instance = comp, \X_regis|Mux37~20\, X_regis|Mux37~20, uniciclo, 1
instance = comp, \imm|Mux5~0\, imm|Mux5~0, uniciclo, 1
instance = comp, \imm|Mux5~1\, imm|Mux5~1, uniciclo, 1
instance = comp, \mux_inB_ula|result[26]~12\, mux_inB_ula|result[26]~12, uniciclo, 1
instance = comp, \sum_pc_4|result[25]~46\, sum_pc_4|result[25]~46, uniciclo, 1
instance = comp, \X_regis|um_Reg[7][20]\, X_regis|um_Reg[7][20], uniciclo, 1
instance = comp, \X_regis|um_Reg[1][20]\, X_regis|um_Reg[1][20], uniciclo, 1
instance = comp, \X_regis|Mux43~12\, X_regis|Mux43~12, uniciclo, 1
instance = comp, \X_regis|Mux43~13\, X_regis|Mux43~13, uniciclo, 1
instance = comp, \X_regis|um_Reg[4][20]~feeder\, X_regis|um_Reg[4][20]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[4][20]\, X_regis|um_Reg[4][20], uniciclo, 1
instance = comp, \X_regis|Mux43~14\, X_regis|Mux43~14, uniciclo, 1
instance = comp, \X_regis|Mux43~15\, X_regis|Mux43~15, uniciclo, 1
instance = comp, \X_regis|Mux43~16\, X_regis|Mux43~16, uniciclo, 1
instance = comp, \X_regis|um_Reg[15][20]\, X_regis|um_Reg[15][20], uniciclo, 1
instance = comp, \X_regis|um_Reg[9][20]~feeder\, X_regis|um_Reg[9][20]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[9][20]\, X_regis|um_Reg[9][20], uniciclo, 1
instance = comp, \X_regis|Mux43~17\, X_regis|Mux43~17, uniciclo, 1
instance = comp, \X_regis|Mux43~18\, X_regis|Mux43~18, uniciclo, 1
instance = comp, \X_regis|Mux43~19\, X_regis|Mux43~19, uniciclo, 1
instance = comp, \X_regis|um_Reg[27][20]\, X_regis|um_Reg[27][20], uniciclo, 1
instance = comp, \X_regis|um_Reg[18][20]~feeder\, X_regis|um_Reg[18][20]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[18][20]\, X_regis|um_Reg[18][20], uniciclo, 1
instance = comp, \X_regis|Mux43~0\, X_regis|Mux43~0, uniciclo, 1
instance = comp, \X_regis|Mux43~1\, X_regis|Mux43~1, uniciclo, 1
instance = comp, \X_regis|um_Reg[17][20]\, X_regis|um_Reg[17][20], uniciclo, 1
instance = comp, \X_regis|um_Reg[24][20]\, X_regis|um_Reg[24][20], uniciclo, 1
instance = comp, \X_regis|um_Reg[16][20]\, X_regis|um_Reg[16][20], uniciclo, 1
instance = comp, \X_regis|Mux43~4\, X_regis|Mux43~4, uniciclo, 1
instance = comp, \X_regis|Mux43~5\, X_regis|Mux43~5, uniciclo, 1
instance = comp, \X_regis|um_Reg[29][20]\, X_regis|um_Reg[29][20], uniciclo, 1
instance = comp, \X_regis|um_Reg[20][20]\, X_regis|um_Reg[20][20], uniciclo, 1
instance = comp, \X_regis|Mux43~2\, X_regis|Mux43~2, uniciclo, 1
instance = comp, \X_regis|Mux43~3\, X_regis|Mux43~3, uniciclo, 1
instance = comp, \X_regis|Mux43~6\, X_regis|Mux43~6, uniciclo, 1
instance = comp, \X_regis|um_Reg[30][20]~feeder\, X_regis|um_Reg[30][20]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[30][20]\, X_regis|um_Reg[30][20], uniciclo, 1
instance = comp, \X_regis|um_Reg[31][20]\, X_regis|um_Reg[31][20], uniciclo, 1
instance = comp, \X_regis|um_Reg[23][20]\, X_regis|um_Reg[23][20], uniciclo, 1
instance = comp, \X_regis|Mux43~7\, X_regis|Mux43~7, uniciclo, 1
instance = comp, \X_regis|Mux43~8\, X_regis|Mux43~8, uniciclo, 1
instance = comp, \X_regis|Mux43~9\, X_regis|Mux43~9, uniciclo, 1
instance = comp, \X_regis|Mux43~20\, X_regis|Mux43~20, uniciclo, 1
instance = comp, \X_regis|um_Reg[26][23]~feeder\, X_regis|um_Reg[26][23]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[26][23]\, X_regis|um_Reg[26][23], uniciclo, 1
instance = comp, \X_regis|um_Reg[18][23]\, X_regis|um_Reg[18][23], uniciclo, 1
instance = comp, \X_regis|Mux40~0\, X_regis|Mux40~0, uniciclo, 1
instance = comp, \X_regis|Mux40~1\, X_regis|Mux40~1, uniciclo, 1
instance = comp, \X_regis|um_Reg[29][23]\, X_regis|um_Reg[29][23], uniciclo, 1
instance = comp, \X_regis|um_Reg[20][23]\, X_regis|um_Reg[20][23], uniciclo, 1
instance = comp, \X_regis|Mux40~2\, X_regis|Mux40~2, uniciclo, 1
instance = comp, \X_regis|Mux40~3\, X_regis|Mux40~3, uniciclo, 1
instance = comp, \X_regis|Mux40~6\, X_regis|Mux40~6, uniciclo, 1
instance = comp, \X_regis|Mux40~9\, X_regis|Mux40~9, uniciclo, 1
instance = comp, \X_regis|um_Reg[7][23]\, X_regis|um_Reg[7][23], uniciclo, 1
instance = comp, \X_regis|um_Reg[5][23]\, X_regis|um_Reg[5][23], uniciclo, 1
instance = comp, \X_regis|Mux40~10\, X_regis|Mux40~10, uniciclo, 1
instance = comp, \X_regis|Mux40~11\, X_regis|Mux40~11, uniciclo, 1
instance = comp, \X_regis|um_Reg[15][23]\, X_regis|um_Reg[15][23], uniciclo, 1
instance = comp, \X_regis|um_Reg[11][23]~feeder\, X_regis|um_Reg[11][23]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[11][23]\, X_regis|um_Reg[11][23], uniciclo, 1
instance = comp, \X_regis|Mux40~17\, X_regis|Mux40~17, uniciclo, 1
instance = comp, \X_regis|Mux40~18\, X_regis|Mux40~18, uniciclo, 1
instance = comp, \X_regis|Mux40~12\, X_regis|Mux40~12, uniciclo, 1
instance = comp, \X_regis|Mux40~13\, X_regis|Mux40~13, uniciclo, 1
instance = comp, \X_regis|Mux40~15\, X_regis|Mux40~15, uniciclo, 1
instance = comp, \X_regis|Mux40~16\, X_regis|Mux40~16, uniciclo, 1
instance = comp, \X_regis|Mux40~19\, X_regis|Mux40~19, uniciclo, 1
instance = comp, \X_regis|Mux40~20\, X_regis|Mux40~20, uniciclo, 1
instance = comp, \X_regis|um_Reg[4][24]\, X_regis|um_Reg[4][24], uniciclo, 1
instance = comp, \X_regis|um_Reg[2][24]\, X_regis|um_Reg[2][24], uniciclo, 1
instance = comp, \X_regis|Mux39~14\, X_regis|Mux39~14, uniciclo, 1
instance = comp, \X_regis|Mux39~15\, X_regis|Mux39~15, uniciclo, 1
instance = comp, \X_regis|um_Reg[3][24]\, X_regis|um_Reg[3][24], uniciclo, 1
instance = comp, \X_regis|um_Reg[7][24]\, X_regis|um_Reg[7][24], uniciclo, 1
instance = comp, \X_regis|um_Reg[1][24]~feeder\, X_regis|um_Reg[1][24]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[1][24]\, X_regis|um_Reg[1][24], uniciclo, 1
instance = comp, \X_regis|um_Reg[5][24]\, X_regis|um_Reg[5][24], uniciclo, 1
instance = comp, \X_regis|Mux39~12\, X_regis|Mux39~12, uniciclo, 1
instance = comp, \X_regis|Mux39~13\, X_regis|Mux39~13, uniciclo, 1
instance = comp, \X_regis|Mux39~16\, X_regis|Mux39~16, uniciclo, 1
instance = comp, \X_regis|um_Reg[12][24]~feeder\, X_regis|um_Reg[12][24]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[12][24]\, X_regis|um_Reg[12][24], uniciclo, 1
instance = comp, \X_regis|um_Reg[10][24]~feeder\, X_regis|um_Reg[10][24]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[10][24]\, X_regis|um_Reg[10][24], uniciclo, 1
instance = comp, \X_regis|Mux39~10\, X_regis|Mux39~10, uniciclo, 1
instance = comp, \X_regis|Mux39~11\, X_regis|Mux39~11, uniciclo, 1
instance = comp, \X_regis|Mux39~19\, X_regis|Mux39~19, uniciclo, 1
instance = comp, \X_regis|um_Reg[23][24]\, X_regis|um_Reg[23][24], uniciclo, 1
instance = comp, \X_regis|um_Reg[22][24]\, X_regis|um_Reg[22][24], uniciclo, 1
instance = comp, \X_regis|Mux39~7\, X_regis|Mux39~7, uniciclo, 1
instance = comp, \X_regis|um_Reg[30][24]\, X_regis|um_Reg[30][24], uniciclo, 1
instance = comp, \X_regis|Mux39~8\, X_regis|Mux39~8, uniciclo, 1
instance = comp, \X_regis|um_Reg[19][24]\, X_regis|um_Reg[19][24], uniciclo, 1
instance = comp, \X_regis|um_Reg[27][24]\, X_regis|um_Reg[27][24], uniciclo, 1
instance = comp, \X_regis|um_Reg[26][24]\, X_regis|um_Reg[26][24], uniciclo, 1
instance = comp, \X_regis|Mux39~0\, X_regis|Mux39~0, uniciclo, 1
instance = comp, \X_regis|Mux39~1\, X_regis|Mux39~1, uniciclo, 1
instance = comp, \X_regis|um_Reg[25][24]\, X_regis|um_Reg[25][24], uniciclo, 1
instance = comp, \X_regis|um_Reg[17][24]\, X_regis|um_Reg[17][24], uniciclo, 1
instance = comp, \X_regis|um_Reg[24][24]\, X_regis|um_Reg[24][24], uniciclo, 1
instance = comp, \X_regis|Mux39~4\, X_regis|Mux39~4, uniciclo, 1
instance = comp, \X_regis|Mux39~5\, X_regis|Mux39~5, uniciclo, 1
instance = comp, \X_regis|um_Reg[28][24]\, X_regis|um_Reg[28][24], uniciclo, 1
instance = comp, \X_regis|um_Reg[20][24]\, X_regis|um_Reg[20][24], uniciclo, 1
instance = comp, \X_regis|Mux39~2\, X_regis|Mux39~2, uniciclo, 1
instance = comp, \X_regis|Mux39~3\, X_regis|Mux39~3, uniciclo, 1
instance = comp, \X_regis|Mux39~6\, X_regis|Mux39~6, uniciclo, 1
instance = comp, \X_regis|Mux39~9\, X_regis|Mux39~9, uniciclo, 1
instance = comp, \X_regis|Mux39~20\, X_regis|Mux39~20, uniciclo, 1
instance = comp, \X_regis|um_Reg[3][25]\, X_regis|um_Reg[3][25], uniciclo, 1
instance = comp, \X_regis|um_Reg[1][25]\, X_regis|um_Reg[1][25], uniciclo, 1
instance = comp, \X_regis|um_Reg[5][25]\, X_regis|um_Reg[5][25], uniciclo, 1
instance = comp, \X_regis|Mux38~10\, X_regis|Mux38~10, uniciclo, 1
instance = comp, \X_regis|Mux38~11\, X_regis|Mux38~11, uniciclo, 1
instance = comp, \X_regis|um_Reg[13][25]\, X_regis|um_Reg[13][25], uniciclo, 1
instance = comp, \X_regis|um_Reg[9][25]~feeder\, X_regis|um_Reg[9][25]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[9][25]\, X_regis|um_Reg[9][25], uniciclo, 1
instance = comp, \X_regis|um_Reg[11][25]\, X_regis|um_Reg[11][25], uniciclo, 1
instance = comp, \X_regis|Mux38~17\, X_regis|Mux38~17, uniciclo, 1
instance = comp, \X_regis|Mux38~18\, X_regis|Mux38~18, uniciclo, 1
instance = comp, \X_regis|um_Reg[4][25]\, X_regis|um_Reg[4][25], uniciclo, 1
instance = comp, \X_regis|um_Reg[2][25]~feeder\, X_regis|um_Reg[2][25]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[2][25]\, X_regis|um_Reg[2][25], uniciclo, 1
instance = comp, \X_regis|Mux38~14\, X_regis|Mux38~14, uniciclo, 1
instance = comp, \X_regis|Mux38~15\, X_regis|Mux38~15, uniciclo, 1
instance = comp, \X_regis|um_Reg[14][25]~feeder\, X_regis|um_Reg[14][25]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[14][25]\, X_regis|um_Reg[14][25], uniciclo, 1
instance = comp, \X_regis|um_Reg[8][25]~feeder\, X_regis|um_Reg[8][25]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[8][25]\, X_regis|um_Reg[8][25], uniciclo, 1
instance = comp, \X_regis|Mux38~12\, X_regis|Mux38~12, uniciclo, 1
instance = comp, \X_regis|Mux38~13\, X_regis|Mux38~13, uniciclo, 1
instance = comp, \X_regis|Mux38~16\, X_regis|Mux38~16, uniciclo, 1
instance = comp, \X_regis|Mux38~19\, X_regis|Mux38~19, uniciclo, 1
instance = comp, \X_regis|um_Reg[27][25]\, X_regis|um_Reg[27][25], uniciclo, 1
instance = comp, \X_regis|um_Reg[19][25]~feeder\, X_regis|um_Reg[19][25]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[19][25]\, X_regis|um_Reg[19][25], uniciclo, 1
instance = comp, \X_regis|um_Reg[18][25]~feeder\, X_regis|um_Reg[18][25]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[18][25]\, X_regis|um_Reg[18][25], uniciclo, 1
instance = comp, \X_regis|Mux38~0\, X_regis|Mux38~0, uniciclo, 1
instance = comp, \X_regis|Mux38~1\, X_regis|Mux38~1, uniciclo, 1
instance = comp, \X_regis|um_Reg[21][25]~feeder\, X_regis|um_Reg[21][25]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[21][25]\, X_regis|um_Reg[21][25], uniciclo, 1
instance = comp, \X_regis|um_Reg[20][25]\, X_regis|um_Reg[20][25], uniciclo, 1
instance = comp, \X_regis|Mux38~2\, X_regis|Mux38~2, uniciclo, 1
instance = comp, \X_regis|Mux38~3\, X_regis|Mux38~3, uniciclo, 1
instance = comp, \X_regis|um_Reg[16][25]\, X_regis|um_Reg[16][25], uniciclo, 1
instance = comp, \X_regis|Mux38~4\, X_regis|Mux38~4, uniciclo, 1
instance = comp, \X_regis|Mux38~5\, X_regis|Mux38~5, uniciclo, 1
instance = comp, \X_regis|Mux38~6\, X_regis|Mux38~6, uniciclo, 1
instance = comp, \X_regis|Mux38~9\, X_regis|Mux38~9, uniciclo, 1
instance = comp, \X_regis|Mux38~20\, X_regis|Mux38~20, uniciclo, 1
instance = comp, \X_regis|um_Reg[14][30]~feeder\, X_regis|um_Reg[14][30]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[14][30]\, X_regis|um_Reg[14][30], uniciclo, 1
instance = comp, \X_regis|um_Reg[8][30]~feeder\, X_regis|um_Reg[8][30]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[8][30]\, X_regis|um_Reg[8][30], uniciclo, 1
instance = comp, \X_regis|Mux33~10\, X_regis|Mux33~10, uniciclo, 1
instance = comp, \X_regis|Mux33~11\, X_regis|Mux33~11, uniciclo, 1
instance = comp, \X_regis|um_Reg[15][30]~feeder\, X_regis|um_Reg[15][30]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[15][30]\, X_regis|um_Reg[15][30], uniciclo, 1
instance = comp, \X_regis|um_Reg[13][30]~feeder\, X_regis|um_Reg[13][30]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[13][30]\, X_regis|um_Reg[13][30], uniciclo, 1
instance = comp, \X_regis|um_Reg[11][30]~feeder\, X_regis|um_Reg[11][30]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[11][30]\, X_regis|um_Reg[11][30], uniciclo, 1
instance = comp, \X_regis|Mux33~17\, X_regis|Mux33~17, uniciclo, 1
instance = comp, \X_regis|Mux33~18\, X_regis|Mux33~18, uniciclo, 1
instance = comp, \X_regis|Mux33~19\, X_regis|Mux33~19, uniciclo, 1
instance = comp, \X_regis|um_Reg[31][30]~feeder\, X_regis|um_Reg[31][30]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[31][30]\, X_regis|um_Reg[31][30], uniciclo, 1
instance = comp, \X_regis|um_Reg[30][30]\, X_regis|um_Reg[30][30], uniciclo, 1
instance = comp, \X_regis|um_Reg[22][30]\, X_regis|um_Reg[22][30], uniciclo, 1
instance = comp, \X_regis|Mux33~7\, X_regis|Mux33~7, uniciclo, 1
instance = comp, \X_regis|Mux33~8\, X_regis|Mux33~8, uniciclo, 1
instance = comp, \X_regis|um_Reg[25][30]\, X_regis|um_Reg[25][30], uniciclo, 1
instance = comp, \X_regis|um_Reg[24][30]\, X_regis|um_Reg[24][30], uniciclo, 1
instance = comp, \X_regis|um_Reg[16][30]\, X_regis|um_Reg[16][30], uniciclo, 1
instance = comp, \X_regis|Mux33~4\, X_regis|Mux33~4, uniciclo, 1
instance = comp, \X_regis|Mux33~5\, X_regis|Mux33~5, uniciclo, 1
instance = comp, \X_regis|um_Reg[29][30]\, X_regis|um_Reg[29][30], uniciclo, 1
instance = comp, \X_regis|um_Reg[20][30]\, X_regis|um_Reg[20][30], uniciclo, 1
instance = comp, \X_regis|Mux33~2\, X_regis|Mux33~2, uniciclo, 1
instance = comp, \X_regis|Mux33~3\, X_regis|Mux33~3, uniciclo, 1
instance = comp, \X_regis|Mux33~6\, X_regis|Mux33~6, uniciclo, 1
instance = comp, \X_regis|Mux33~9\, X_regis|Mux33~9, uniciclo, 1
instance = comp, \X_regis|Mux33~20\, X_regis|Mux33~20, uniciclo, 1
instance = comp, \X_regis|um_Reg[26][31]~feeder\, X_regis|um_Reg[26][31]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[26][31]\, X_regis|um_Reg[26][31], uniciclo, 1
instance = comp, \X_regis|um_Reg[27][31]\, X_regis|um_Reg[27][31], uniciclo, 1
instance = comp, \X_regis|um_Reg[19][31]\, X_regis|um_Reg[19][31], uniciclo, 1
instance = comp, \X_regis|Mux32~0\, X_regis|Mux32~0, uniciclo, 1
instance = comp, \X_regis|Mux32~1\, X_regis|Mux32~1, uniciclo, 1
instance = comp, \X_regis|um_Reg[29][31]\, X_regis|um_Reg[29][31], uniciclo, 1
instance = comp, \X_regis|um_Reg[28][31]\, X_regis|um_Reg[28][31], uniciclo, 1
instance = comp, \X_regis|um_Reg[20][31]\, X_regis|um_Reg[20][31], uniciclo, 1
instance = comp, \X_regis|Mux32~2\, X_regis|Mux32~2, uniciclo, 1
instance = comp, \X_regis|Mux32~3\, X_regis|Mux32~3, uniciclo, 1
instance = comp, \X_regis|Mux32~6\, X_regis|Mux32~6, uniciclo, 1
instance = comp, \X_regis|Mux32~9\, X_regis|Mux32~9, uniciclo, 1
instance = comp, \X_regis|um_Reg[13][31]\, X_regis|um_Reg[13][31], uniciclo, 1
instance = comp, \X_regis|Mux32~17\, X_regis|Mux32~17, uniciclo, 1
instance = comp, \X_regis|Mux32~18\, X_regis|Mux32~18, uniciclo, 1
instance = comp, \X_regis|Mux32~12\, X_regis|Mux32~12, uniciclo, 1
instance = comp, \X_regis|Mux32~13\, X_regis|Mux32~13, uniciclo, 1
instance = comp, \X_regis|Mux32~15\, X_regis|Mux32~15, uniciclo, 1
instance = comp, \X_regis|Mux32~16\, X_regis|Mux32~16, uniciclo, 1
instance = comp, \X_regis|Mux32~19\, X_regis|Mux32~19, uniciclo, 1
instance = comp, \X_regis|Mux32~20\, X_regis|Mux32~20, uniciclo, 1
instance = comp, \md|altsyncram_component|auto_generated|ram_block1a18\, md|altsyncram_component|auto_generated|ram_block1a18, uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[28]~11\, mux_jal_jalr_Xreg|result[28]~11, uniciclo, 1
instance = comp, \X_regis|um_Reg[5][28]\, X_regis|um_Reg[5][28], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[28]~94\, muxlui_inA_ula|result[28]~94, uniciclo, 1
instance = comp, \X_regis|um_Reg[7][28]\, X_regis|um_Reg[7][28], uniciclo, 1
instance = comp, \X_regis|um_Reg[6][28]\, X_regis|um_Reg[6][28], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[28]~95\, muxlui_inA_ula|result[28]~95, uniciclo, 1
instance = comp, \X_regis|um_Reg[11][28]~feeder\, X_regis|um_Reg[11][28]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[11][28]\, X_regis|um_Reg[11][28], uniciclo, 1
instance = comp, \X_regis|um_Reg[8][28]\, X_regis|um_Reg[8][28], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[28]~96\, muxlui_inA_ula|result[28]~96, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[28]~97\, muxlui_inA_ula|result[28]~97, uniciclo, 1
instance = comp, \X_regis|um_Reg[1][28]\, X_regis|um_Reg[1][28], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[28]~98\, muxlui_inA_ula|result[28]~98, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[28]~99\, muxlui_inA_ula|result[28]~99, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[28]~100\, muxlui_inA_ula|result[28]~100, uniciclo, 1
instance = comp, \X_regis|um_Reg[14][28]\, X_regis|um_Reg[14][28], uniciclo, 1
instance = comp, \X_regis|um_Reg[12][28]\, X_regis|um_Reg[12][28], uniciclo, 1
instance = comp, \X_regis|um_Reg[13][28]~feeder\, X_regis|um_Reg[13][28]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[13][28]\, X_regis|um_Reg[13][28], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[28]~101\, muxlui_inA_ula|result[28]~101, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[28]~102\, muxlui_inA_ula|result[28]~102, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[28]~103\, muxlui_inA_ula|result[28]~103, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[28]~104\, muxlui_inA_ula|result[28]~104, uniciclo, 1
instance = comp, \alu|Add1~54\, alu|Add1~54, uniciclo, 1
instance = comp, \alu|Add1~56\, alu|Add1~56, uniciclo, 1
instance = comp, \mux_inB_ula|result[28]~10\, mux_inB_ula|result[28]~10, uniciclo, 1
instance = comp, \alu|Mux29~17\, alu|Mux29~17, uniciclo, 1
instance = comp, \alu|Mux3~13\, alu|Mux3~13, uniciclo, 1
instance = comp, \alu|ShiftRight0~63\, alu|ShiftRight0~63, uniciclo, 1
instance = comp, \alu|ShiftLeft0~42\, alu|ShiftLeft0~42, uniciclo, 1
instance = comp, \alu|ShiftLeft0~45\, alu|ShiftLeft0~45, uniciclo, 1
instance = comp, \alu|ShiftLeft0~46\, alu|ShiftLeft0~46, uniciclo, 1
instance = comp, \X_regis|um_Reg[24][12]\, X_regis|um_Reg[24][12], uniciclo, 1
instance = comp, \X_regis|um_Reg[16][12]\, X_regis|um_Reg[16][12], uniciclo, 1
instance = comp, \X_regis|um_Reg[20][12]\, X_regis|um_Reg[20][12], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[12]~424\, muxlui_inA_ula|result[12]~424, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[12]~425\, muxlui_inA_ula|result[12]~425, uniciclo, 1
instance = comp, \X_regis|um_Reg[30][12]\, X_regis|um_Reg[30][12], uniciclo, 1
instance = comp, \X_regis|um_Reg[18][12]~feeder\, X_regis|um_Reg[18][12]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[18][12]\, X_regis|um_Reg[18][12], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[12]~422\, muxlui_inA_ula|result[12]~422, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[12]~423\, muxlui_inA_ula|result[12]~423, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[12]~426\, muxlui_inA_ula|result[12]~426, uniciclo, 1
instance = comp, \X_regis|um_Reg[29][12]\, X_regis|um_Reg[29][12], uniciclo, 1
instance = comp, \X_regis|um_Reg[21][12]\, X_regis|um_Reg[21][12], uniciclo, 1
instance = comp, \X_regis|um_Reg[17][12]\, X_regis|um_Reg[17][12], uniciclo, 1
instance = comp, \X_regis|um_Reg[25][12]\, X_regis|um_Reg[25][12], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[12]~420\, muxlui_inA_ula|result[12]~420, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[12]~421\, muxlui_inA_ula|result[12]~421, uniciclo, 1
instance = comp, \X_regis|um_Reg[23][12]~feeder\, X_regis|um_Reg[23][12]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[23][12]\, X_regis|um_Reg[23][12], uniciclo, 1
instance = comp, \X_regis|um_Reg[31][12]~feeder\, X_regis|um_Reg[31][12]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[31][12]\, X_regis|um_Reg[31][12], uniciclo, 1
instance = comp, \X_regis|um_Reg[27][12]\, X_regis|um_Reg[27][12], uniciclo, 1
instance = comp, \X_regis|um_Reg[19][12]\, X_regis|um_Reg[19][12], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[12]~427\, muxlui_inA_ula|result[12]~427, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[12]~428\, muxlui_inA_ula|result[12]~428, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[12]~429\, muxlui_inA_ula|result[12]~429, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[12]~680\, muxlui_inA_ula|result[12]~680, uniciclo, 1
instance = comp, \alu|ShiftLeft0~64\, alu|ShiftLeft0~64, uniciclo, 1
instance = comp, \alu|ShiftLeft0~65\, alu|ShiftLeft0~65, uniciclo, 1
instance = comp, \alu|ShiftLeft0~66\, alu|ShiftLeft0~66, uniciclo, 1
instance = comp, \alu|ShiftLeft0~67\, alu|ShiftLeft0~67, uniciclo, 1
instance = comp, \alu|Mux29~8\, alu|Mux29~8, uniciclo, 1
instance = comp, \X_regis|um_Reg[23][28]~feeder\, X_regis|um_Reg[23][28]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[23][28]\, X_regis|um_Reg[23][28], uniciclo, 1
instance = comp, \X_regis|um_Reg[31][28]\, X_regis|um_Reg[31][28], uniciclo, 1
instance = comp, \X_regis|um_Reg[19][28]\, X_regis|um_Reg[19][28], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[28]~91\, muxlui_inA_ula|result[28]~91, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[28]~92\, muxlui_inA_ula|result[28]~92, uniciclo, 1
instance = comp, \X_regis|um_Reg[26][28]~feeder\, X_regis|um_Reg[26][28]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[26][28]\, X_regis|um_Reg[26][28], uniciclo, 1
instance = comp, \X_regis|um_Reg[30][28]\, X_regis|um_Reg[30][28], uniciclo, 1
instance = comp, \X_regis|um_Reg[22][28]~feeder\, X_regis|um_Reg[22][28]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[22][28]\, X_regis|um_Reg[22][28], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[28]~86\, muxlui_inA_ula|result[28]~86, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[28]~87\, muxlui_inA_ula|result[28]~87, uniciclo, 1
instance = comp, \X_regis|um_Reg[24][28]\, X_regis|um_Reg[24][28], uniciclo, 1
instance = comp, \X_regis|um_Reg[16][28]\, X_regis|um_Reg[16][28], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[28]~88\, muxlui_inA_ula|result[28]~88, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[28]~89\, muxlui_inA_ula|result[28]~89, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[28]~90\, muxlui_inA_ula|result[28]~90, uniciclo, 1
instance = comp, \X_regis|um_Reg[29][28]\, X_regis|um_Reg[29][28], uniciclo, 1
instance = comp, \X_regis|um_Reg[21][28]\, X_regis|um_Reg[21][28], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[28]~85\, muxlui_inA_ula|result[28]~85, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[28]~93\, muxlui_inA_ula|result[28]~93, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[28]~689\, muxlui_inA_ula|result[28]~689, uniciclo, 1
instance = comp, \alu|ShiftLeft0~129\, alu|ShiftLeft0~129, uniciclo, 1
instance = comp, \alu|Mux3~5\, alu|Mux3~5, uniciclo, 1
instance = comp, \alu|ShiftLeft0~82\, alu|ShiftLeft0~82, uniciclo, 1
instance = comp, \alu|ShiftLeft0~83\, alu|ShiftLeft0~83, uniciclo, 1
instance = comp, \alu|ShiftLeft0~100\, alu|ShiftLeft0~100, uniciclo, 1
instance = comp, \alu|ShiftLeft0~101\, alu|ShiftLeft0~101, uniciclo, 1
instance = comp, \alu|ShiftLeft0~102\, alu|ShiftLeft0~102, uniciclo, 1
instance = comp, \alu|Mux3~6\, alu|Mux3~6, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[27]~125\, muxlui_inA_ula|result[27]~125, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[24]~178\, muxlui_inA_ula|result[24]~178, uniciclo, 1
instance = comp, \X_regis|um_Reg[6][24]\, X_regis|um_Reg[6][24], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[24]~179\, muxlui_inA_ula|result[24]~179, uniciclo, 1
instance = comp, \X_regis|um_Reg[9][24]\, X_regis|um_Reg[9][24], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[24]~180\, muxlui_inA_ula|result[24]~180, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[24]~181\, muxlui_inA_ula|result[24]~181, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[24]~182\, muxlui_inA_ula|result[24]~182, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[24]~183\, muxlui_inA_ula|result[24]~183, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[24]~184\, muxlui_inA_ula|result[24]~184, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[24]~187\, muxlui_inA_ula|result[24]~187, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[24]~188\, muxlui_inA_ula|result[24]~188, uniciclo, 1
instance = comp, \X_regis|um_Reg[6][22]\, X_regis|um_Reg[6][22], uniciclo, 1
instance = comp, \X_regis|um_Reg[4][22]\, X_regis|um_Reg[4][22], uniciclo, 1
instance = comp, \X_regis|um_Reg[5][22]\, X_regis|um_Reg[5][22], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[22]~220\, muxlui_inA_ula|result[22]~220, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[22]~221\, muxlui_inA_ula|result[22]~221, uniciclo, 1
instance = comp, \X_regis|um_Reg[9][22]\, X_regis|um_Reg[9][22], uniciclo, 1
instance = comp, \X_regis|um_Reg[11][22]~feeder\, X_regis|um_Reg[11][22]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[11][22]\, X_regis|um_Reg[11][22], uniciclo, 1
instance = comp, \X_regis|um_Reg[10][22]~feeder\, X_regis|um_Reg[10][22]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[10][22]\, X_regis|um_Reg[10][22], uniciclo, 1
instance = comp, \X_regis|um_Reg[8][22]\, X_regis|um_Reg[8][22], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[22]~222\, muxlui_inA_ula|result[22]~222, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[22]~223\, muxlui_inA_ula|result[22]~223, uniciclo, 1
instance = comp, \X_regis|um_Reg[1][22]\, X_regis|um_Reg[1][22], uniciclo, 1
instance = comp, \X_regis|um_Reg[3][22]~feeder\, X_regis|um_Reg[3][22]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[3][22]\, X_regis|um_Reg[3][22], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[22]~224\, muxlui_inA_ula|result[22]~224, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[22]~225\, muxlui_inA_ula|result[22]~225, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[22]~226\, muxlui_inA_ula|result[22]~226, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[22]~229\, muxlui_inA_ula|result[22]~229, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[22]~230\, muxlui_inA_ula|result[22]~230, uniciclo, 1
instance = comp, \alu|Add2~44\, alu|Add2~44, uniciclo, 1
instance = comp, \alu|Add2~46\, alu|Add2~46, uniciclo, 1
instance = comp, \alu|Add2~48\, alu|Add2~48, uniciclo, 1
instance = comp, \alu|Add2~50\, alu|Add2~50, uniciclo, 1
instance = comp, \alu|Add2~52\, alu|Add2~52, uniciclo, 1
instance = comp, \alu|Add2~54\, alu|Add2~54, uniciclo, 1
instance = comp, \alu|Add2~56\, alu|Add2~56, uniciclo, 1
instance = comp, \alu|Mux3~7\, alu|Mux3~7, uniciclo, 1
instance = comp, \X_regis|um_Reg[17][29]\, X_regis|um_Reg[17][29], uniciclo, 1
instance = comp, \X_regis|um_Reg[21][29]\, X_regis|um_Reg[21][29], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[29]~63\, muxlui_inA_ula|result[29]~63, uniciclo, 1
instance = comp, \X_regis|um_Reg[25][29]\, X_regis|um_Reg[25][29], uniciclo, 1
instance = comp, \X_regis|um_Reg[29][29]~feeder\, X_regis|um_Reg[29][29]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[29][29]\, X_regis|um_Reg[29][29], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[29]~64\, muxlui_inA_ula|result[29]~64, uniciclo, 1
instance = comp, \X_regis|um_Reg[19][29]\, X_regis|um_Reg[19][29], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[29]~70\, muxlui_inA_ula|result[29]~70, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[29]~71\, muxlui_inA_ula|result[29]~71, uniciclo, 1
instance = comp, \X_regis|um_Reg[30][29]\, X_regis|um_Reg[30][29], uniciclo, 1
instance = comp, \X_regis|um_Reg[22][29]\, X_regis|um_Reg[22][29], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[29]~66\, muxlui_inA_ula|result[29]~66, uniciclo, 1
instance = comp, \X_regis|um_Reg[28][29]~feeder\, X_regis|um_Reg[28][29]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[28][29]\, X_regis|um_Reg[28][29], uniciclo, 1
instance = comp, \X_regis|um_Reg[20][29]\, X_regis|um_Reg[20][29], uniciclo, 1
instance = comp, \X_regis|um_Reg[16][29]\, X_regis|um_Reg[16][29], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[29]~67\, muxlui_inA_ula|result[29]~67, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[29]~68\, muxlui_inA_ula|result[29]~68, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[29]~69\, muxlui_inA_ula|result[29]~69, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[29]~72\, muxlui_inA_ula|result[29]~72, uniciclo, 1
instance = comp, \X_regis|um_Reg[14][29]~feeder\, X_regis|um_Reg[14][29]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[14][29]\, X_regis|um_Reg[14][29], uniciclo, 1
instance = comp, \X_regis|um_Reg[15][29]\, X_regis|um_Reg[15][29], uniciclo, 1
instance = comp, \X_regis|um_Reg[13][29]\, X_regis|um_Reg[13][29], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[29]~80\, muxlui_inA_ula|result[29]~80, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[29]~81\, muxlui_inA_ula|result[29]~81, uniciclo, 1
instance = comp, \X_regis|um_Reg[9][29]~feeder\, X_regis|um_Reg[9][29]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[9][29]\, X_regis|um_Reg[9][29], uniciclo, 1
instance = comp, \X_regis|um_Reg[10][29]~feeder\, X_regis|um_Reg[10][29]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[10][29]\, X_regis|um_Reg[10][29], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[29]~73\, muxlui_inA_ula|result[29]~73, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[29]~74\, muxlui_inA_ula|result[29]~74, uniciclo, 1
instance = comp, \X_regis|um_Reg[2][29]\, X_regis|um_Reg[2][29], uniciclo, 1
instance = comp, \X_regis|um_Reg[1][29]\, X_regis|um_Reg[1][29], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[29]~77\, muxlui_inA_ula|result[29]~77, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[29]~78\, muxlui_inA_ula|result[29]~78, uniciclo, 1
instance = comp, \X_regis|um_Reg[6][29]\, X_regis|um_Reg[6][29], uniciclo, 1
instance = comp, \X_regis|um_Reg[7][29]\, X_regis|um_Reg[7][29], uniciclo, 1
instance = comp, \X_regis|um_Reg[4][29]\, X_regis|um_Reg[4][29], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[29]~75\, muxlui_inA_ula|result[29]~75, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[29]~76\, muxlui_inA_ula|result[29]~76, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[29]~79\, muxlui_inA_ula|result[29]~79, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[29]~82\, muxlui_inA_ula|result[29]~82, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[29]~688\, muxlui_inA_ula|result[29]~688, uniciclo, 1
instance = comp, \alu|ShiftRight0~24\, alu|ShiftRight0~24, uniciclo, 1
instance = comp, \alu|ShiftRight0~25\, alu|ShiftRight0~25, uniciclo, 1
instance = comp, \alu|ShiftRight1~4\, alu|ShiftRight1~4, uniciclo, 1
instance = comp, \alu|ShiftRight1~59\, alu|ShiftRight1~59, uniciclo, 1
instance = comp, \imm|Mux3~0\, imm|Mux3~0, uniciclo, 1
instance = comp, \imm|Mux3~1\, imm|Mux3~1, uniciclo, 1
instance = comp, \alu|saida~51\, alu|saida~51, uniciclo, 1
instance = comp, \alu|Mux8~4\, alu|Mux8~4, uniciclo, 1
instance = comp, \alu|Mux8~5\, alu|Mux8~5, uniciclo, 1
instance = comp, \alu|Mux3~2\, alu|Mux3~2, uniciclo, 1
instance = comp, \alu|Mux3~3\, alu|Mux3~3, uniciclo, 1
instance = comp, \alu|Mux3~8\, alu|Mux3~8, uniciclo, 1
instance = comp, \alu|Mux3~9\, alu|Mux3~9, uniciclo, 1
instance = comp, \alu|Mux3~10\, alu|Mux3~10, uniciclo, 1
instance = comp, \alu|Mux3~11\, alu|Mux3~11, uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[28]~10\, mux_jal_jalr_Xreg|result[28]~10, uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[28]~12\, mux_jal_jalr_Xreg|result[28]~12, uniciclo, 1
instance = comp, \X_regis|um_Reg[4][28]\, X_regis|um_Reg[4][28], uniciclo, 1
instance = comp, \X_regis|um_Reg[2][28]\, X_regis|um_Reg[2][28], uniciclo, 1
instance = comp, \X_regis|Mux35~14\, X_regis|Mux35~14, uniciclo, 1
instance = comp, \X_regis|Mux35~15\, X_regis|Mux35~15, uniciclo, 1
instance = comp, \X_regis|Mux35~12\, X_regis|Mux35~12, uniciclo, 1
instance = comp, \X_regis|Mux35~13\, X_regis|Mux35~13, uniciclo, 1
instance = comp, \X_regis|Mux35~16\, X_regis|Mux35~16, uniciclo, 1
instance = comp, \X_regis|um_Reg[15][28]\, X_regis|um_Reg[15][28], uniciclo, 1
instance = comp, \X_regis|Mux35~17\, X_regis|Mux35~17, uniciclo, 1
instance = comp, \X_regis|Mux35~18\, X_regis|Mux35~18, uniciclo, 1
instance = comp, \X_regis|Mux35~19\, X_regis|Mux35~19, uniciclo, 1
instance = comp, \X_regis|Mux35~7\, X_regis|Mux35~7, uniciclo, 1
instance = comp, \X_regis|Mux35~8\, X_regis|Mux35~8, uniciclo, 1
instance = comp, \X_regis|um_Reg[27][28]\, X_regis|um_Reg[27][28], uniciclo, 1
instance = comp, \X_regis|um_Reg[18][28]~feeder\, X_regis|um_Reg[18][28]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[18][28]\, X_regis|um_Reg[18][28], uniciclo, 1
instance = comp, \X_regis|Mux35~0\, X_regis|Mux35~0, uniciclo, 1
instance = comp, \X_regis|Mux35~1\, X_regis|Mux35~1, uniciclo, 1
instance = comp, \X_regis|um_Reg[20][28]\, X_regis|um_Reg[20][28], uniciclo, 1
instance = comp, \X_regis|Mux35~2\, X_regis|Mux35~2, uniciclo, 1
instance = comp, \X_regis|Mux35~3\, X_regis|Mux35~3, uniciclo, 1
instance = comp, \X_regis|um_Reg[25][28]~feeder\, X_regis|um_Reg[25][28]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[25][28]\, X_regis|um_Reg[25][28], uniciclo, 1
instance = comp, \X_regis|Mux35~4\, X_regis|Mux35~4, uniciclo, 1
instance = comp, \X_regis|Mux35~5\, X_regis|Mux35~5, uniciclo, 1
instance = comp, \X_regis|Mux35~6\, X_regis|Mux35~6, uniciclo, 1
instance = comp, \X_regis|Mux35~9\, X_regis|Mux35~9, uniciclo, 1
instance = comp, \X_regis|Mux35~20\, X_regis|Mux35~20, uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[22]~24\, mux_jal_jalr_Xreg|result[22]~24, uniciclo, 1
instance = comp, \alu|Mux9~5\, alu|Mux9~5, uniciclo, 1
instance = comp, \alu|ShiftRight1~51\, alu|ShiftRight1~51, uniciclo, 1
instance = comp, \X_regis|um_Reg[31][22]~feeder\, X_regis|um_Reg[31][22]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[31][22]\, X_regis|um_Reg[31][22], uniciclo, 1
instance = comp, \X_regis|um_Reg[27][22]\, X_regis|um_Reg[27][22], uniciclo, 1
instance = comp, \X_regis|um_Reg[19][22]\, X_regis|um_Reg[19][22], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[22]~217\, muxlui_inA_ula|result[22]~217, uniciclo, 1
instance = comp, \X_regis|um_Reg[23][22]~feeder\, X_regis|um_Reg[23][22]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[23][22]\, X_regis|um_Reg[23][22], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[22]~218\, muxlui_inA_ula|result[22]~218, uniciclo, 1
instance = comp, \X_regis|um_Reg[28][22]\, X_regis|um_Reg[28][22], uniciclo, 1
instance = comp, \X_regis|um_Reg[24][22]\, X_regis|um_Reg[24][22], uniciclo, 1
instance = comp, \X_regis|um_Reg[20][22]\, X_regis|um_Reg[20][22], uniciclo, 1
instance = comp, \X_regis|um_Reg[16][22]\, X_regis|um_Reg[16][22], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[22]~214\, muxlui_inA_ula|result[22]~214, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[22]~215\, muxlui_inA_ula|result[22]~215, uniciclo, 1
instance = comp, \X_regis|um_Reg[26][22]\, X_regis|um_Reg[26][22], uniciclo, 1
instance = comp, \X_regis|um_Reg[22][22]\, X_regis|um_Reg[22][22], uniciclo, 1
instance = comp, \X_regis|um_Reg[18][22]\, X_regis|um_Reg[18][22], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[22]~212\, muxlui_inA_ula|result[22]~212, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[22]~213\, muxlui_inA_ula|result[22]~213, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[22]~216\, muxlui_inA_ula|result[22]~216, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[22]~219\, muxlui_inA_ula|result[22]~219, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[22]~698\, muxlui_inA_ula|result[22]~698, uniciclo, 1
instance = comp, \alu|ShiftRight1~8\, alu|ShiftRight1~8, uniciclo, 1
instance = comp, \X_regis|um_Reg[15][25]\, X_regis|um_Reg[15][25], uniciclo, 1
instance = comp, \X_regis|um_Reg[12][25]\, X_regis|um_Reg[12][25], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[25]~164\, muxlui_inA_ula|result[25]~164, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[25]~165\, muxlui_inA_ula|result[25]~165, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[25]~157\, muxlui_inA_ula|result[25]~157, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[25]~158\, muxlui_inA_ula|result[25]~158, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[25]~166\, muxlui_inA_ula|result[25]~166, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[25]~693\, muxlui_inA_ula|result[25]~693, uniciclo, 1
instance = comp, \alu|ShiftRight1~17\, alu|ShiftRight1~17, uniciclo, 1
instance = comp, \alu|ShiftRight1~18\, alu|ShiftRight1~18, uniciclo, 1
instance = comp, \alu|ShiftRight0~78\, alu|ShiftRight0~78, uniciclo, 1
instance = comp, \alu|ShiftRight1~52\, alu|ShiftRight1~52, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[17]~701\, muxlui_inA_ula|result[17]~701, uniciclo, 1
instance = comp, \alu|ShiftLeft0~88\, alu|ShiftLeft0~88, uniciclo, 1
instance = comp, \alu|ShiftLeft0~93\, alu|ShiftLeft0~93, uniciclo, 1
instance = comp, \alu|ShiftLeft0~104\, alu|ShiftLeft0~104, uniciclo, 1
instance = comp, \alu|ShiftLeft0~108\, alu|ShiftLeft0~108, uniciclo, 1
instance = comp, \alu|ShiftLeft0~109\, alu|ShiftLeft0~109, uniciclo, 1
instance = comp, \alu|ShiftLeft0~110\, alu|ShiftLeft0~110, uniciclo, 1
instance = comp, \alu|Mux8~3\, alu|Mux8~3, uniciclo, 1
instance = comp, \alu|Mux8~2\, alu|Mux8~2, uniciclo, 1
instance = comp, \alu|ShiftRight0~72\, alu|ShiftRight0~72, uniciclo, 1
instance = comp, \alu|ShiftLeft0~38\, alu|ShiftLeft0~38, uniciclo, 1
instance = comp, \alu|ShiftLeft0~39\, alu|ShiftLeft0~39, uniciclo, 1
instance = comp, \alu|Mux9~1\, alu|Mux9~1, uniciclo, 1
instance = comp, \alu|Mux8~1\, alu|Mux8~1, uniciclo, 1
instance = comp, \alu|Mux9~2\, alu|Mux9~2, uniciclo, 1
instance = comp, \alu|Mux9~3\, alu|Mux9~3, uniciclo, 1
instance = comp, \alu|Mux9~4\, alu|Mux9~4, uniciclo, 1
instance = comp, \alu|Mux9~6\, alu|Mux9~6, uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[22]~23\, mux_jal_jalr_Xreg|result[22]~23, uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[22]~25\, mux_jal_jalr_Xreg|result[22]~25, uniciclo, 1
instance = comp, \X_regis|um_Reg[15][22]\, X_regis|um_Reg[15][22], uniciclo, 1
instance = comp, \X_regis|um_Reg[13][22]\, X_regis|um_Reg[13][22], uniciclo, 1
instance = comp, \X_regis|Mux41~17\, X_regis|Mux41~17, uniciclo, 1
instance = comp, \X_regis|Mux41~18\, X_regis|Mux41~18, uniciclo, 1
instance = comp, \X_regis|um_Reg[2][22]\, X_regis|um_Reg[2][22], uniciclo, 1
instance = comp, \X_regis|Mux41~14\, X_regis|Mux41~14, uniciclo, 1
instance = comp, \X_regis|Mux41~15\, X_regis|Mux41~15, uniciclo, 1
instance = comp, \X_regis|Mux41~12\, X_regis|Mux41~12, uniciclo, 1
instance = comp, \X_regis|um_Reg[7][22]\, X_regis|um_Reg[7][22], uniciclo, 1
instance = comp, \X_regis|Mux41~13\, X_regis|Mux41~13, uniciclo, 1
instance = comp, \X_regis|Mux41~16\, X_regis|Mux41~16, uniciclo, 1
instance = comp, \X_regis|Mux41~19\, X_regis|Mux41~19, uniciclo, 1
instance = comp, \X_regis|um_Reg[21][22]\, X_regis|um_Reg[21][22], uniciclo, 1
instance = comp, \X_regis|Mux41~2\, X_regis|Mux41~2, uniciclo, 1
instance = comp, \X_regis|Mux41~3\, X_regis|Mux41~3, uniciclo, 1
instance = comp, \X_regis|um_Reg[17][22]\, X_regis|um_Reg[17][22], uniciclo, 1
instance = comp, \X_regis|Mux41~4\, X_regis|Mux41~4, uniciclo, 1
instance = comp, \X_regis|Mux41~5\, X_regis|Mux41~5, uniciclo, 1
instance = comp, \X_regis|Mux41~6\, X_regis|Mux41~6, uniciclo, 1
instance = comp, \X_regis|um_Reg[30][22]\, X_regis|um_Reg[30][22], uniciclo, 1
instance = comp, \X_regis|Mux41~7\, X_regis|Mux41~7, uniciclo, 1
instance = comp, \X_regis|Mux41~8\, X_regis|Mux41~8, uniciclo, 1
instance = comp, \X_regis|Mux41~9\, X_regis|Mux41~9, uniciclo, 1
instance = comp, \X_regis|Mux41~20\, X_regis|Mux41~20, uniciclo, 1
instance = comp, \alu|Mux7~9\, alu|Mux7~9, uniciclo, 1
instance = comp, \imm|Mux7~4\, imm|Mux7~4, uniciclo, 1
instance = comp, \imm|Mux7~5\, imm|Mux7~5, uniciclo, 1
instance = comp, \mux_inB_ula|result[24]~14\, mux_inB_ula|result[24]~14, uniciclo, 1
instance = comp, \alu|Add1~44\, alu|Add1~44, uniciclo, 1
instance = comp, \alu|Add1~46\, alu|Add1~46, uniciclo, 1
instance = comp, \alu|Add1~48\, alu|Add1~48, uniciclo, 1
instance = comp, \alu|Add1~50\, alu|Add1~50, uniciclo, 1
instance = comp, \alu|Mux6~6\, alu|Mux6~6, uniciclo, 1
instance = comp, \imm|Mux6~0\, imm|Mux6~0, uniciclo, 1
instance = comp, \imm|Mux6~1\, imm|Mux6~1, uniciclo, 1
instance = comp, \mux_inB_ula|result[25]~13\, mux_inB_ula|result[25]~13, uniciclo, 1
instance = comp, \alu|ShiftRight0~26\, alu|ShiftRight0~26, uniciclo, 1
instance = comp, \alu|ShiftRight0~39\, alu|ShiftRight0~39, uniciclo, 1
instance = comp, \alu|ShiftRight0~38\, alu|ShiftRight0~38, uniciclo, 1
instance = comp, \alu|ShiftRight0~40\, alu|ShiftRight0~40, uniciclo, 1
instance = comp, \alu|ShiftRight1~56\, alu|ShiftRight1~56, uniciclo, 1
instance = comp, \alu|saida~46\, alu|saida~46, uniciclo, 1
instance = comp, \alu|Mux6~2\, alu|Mux6~2, uniciclo, 1
instance = comp, \alu|Mux6~3\, alu|Mux6~3, uniciclo, 1
instance = comp, \alu|Mux6~4\, alu|Mux6~4, uniciclo, 1
instance = comp, \alu|Mux6~5\, alu|Mux6~5, uniciclo, 1
instance = comp, \alu|Mux6\, alu|Mux6, uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[25]~17\, mux_jal_jalr_Xreg|result[25]~17, uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[25]~18\, mux_jal_jalr_Xreg|result[25]~18, uniciclo, 1
instance = comp, \X_regis|um_Reg[25][25]\, X_regis|um_Reg[25][25], uniciclo, 1
instance = comp, \X_regis|um_Reg[17][25]\, X_regis|um_Reg[17][25], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[25]~147\, muxlui_inA_ula|result[25]~147, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[25]~148\, muxlui_inA_ula|result[25]~148, uniciclo, 1
instance = comp, \X_regis|um_Reg[31][25]\, X_regis|um_Reg[31][25], uniciclo, 1
instance = comp, \X_regis|um_Reg[23][25]~feeder\, X_regis|um_Reg[23][25]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[23][25]\, X_regis|um_Reg[23][25], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[25]~154\, muxlui_inA_ula|result[25]~154, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[25]~155\, muxlui_inA_ula|result[25]~155, uniciclo, 1
instance = comp, \X_regis|um_Reg[24][25]\, X_regis|um_Reg[24][25], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[25]~151\, muxlui_inA_ula|result[25]~151, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[25]~152\, muxlui_inA_ula|result[25]~152, uniciclo, 1
instance = comp, \X_regis|um_Reg[22][25]\, X_regis|um_Reg[22][25], uniciclo, 1
instance = comp, \X_regis|um_Reg[30][25]\, X_regis|um_Reg[30][25], uniciclo, 1
instance = comp, \X_regis|um_Reg[26][25]\, X_regis|um_Reg[26][25], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[25]~149\, muxlui_inA_ula|result[25]~149, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[25]~150\, muxlui_inA_ula|result[25]~150, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[25]~153\, muxlui_inA_ula|result[25]~153, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[25]~156\, muxlui_inA_ula|result[25]~156, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[25]~167\, muxlui_inA_ula|result[25]~167, uniciclo, 1
instance = comp, \alu|Add1~52\, alu|Add1~52, uniciclo, 1
instance = comp, \alu|Mux4~6\, alu|Mux4~6, uniciclo, 1
instance = comp, \alu|ShiftRight1~33\, alu|ShiftRight1~33, uniciclo, 1
instance = comp, \alu|ShiftRight1~34\, alu|ShiftRight1~34, uniciclo, 1
instance = comp, \alu|ShiftLeft0~30\, alu|ShiftLeft0~30, uniciclo, 1
instance = comp, \alu|ShiftRight0~94\, alu|ShiftRight0~94, uniciclo, 1
instance = comp, \alu|Mux4~2\, alu|Mux4~2, uniciclo, 1
instance = comp, \alu|ShiftRight1~58\, alu|ShiftRight1~58, uniciclo, 1
instance = comp, \alu|Mux4~3\, alu|Mux4~3, uniciclo, 1
instance = comp, \alu|Mux4~4\, alu|Mux4~4, uniciclo, 1
instance = comp, \alu|Mux4~5\, alu|Mux4~5, uniciclo, 1
instance = comp, \alu|Mux4\, alu|Mux4, uniciclo, 1
instance = comp, \alu|Mux7~1\, alu|Mux7~1, uniciclo, 1
instance = comp, \alu|ShiftLeft0~68\, alu|ShiftLeft0~68, uniciclo, 1
instance = comp, \alu|ShiftLeft0~73\, alu|ShiftLeft0~73, uniciclo, 1
instance = comp, \alu|ShiftLeft0~94\, alu|ShiftLeft0~94, uniciclo, 1
instance = comp, \alu|Mux5~1\, alu|Mux5~1, uniciclo, 1
instance = comp, \alu|Mux5~6\, alu|Mux5~6, uniciclo, 1
instance = comp, \X_regis|um_Reg[11][26]~feeder\, X_regis|um_Reg[11][26]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[11][26]\, X_regis|um_Reg[11][26], uniciclo, 1
instance = comp, \X_regis|um_Reg[8][26]~feeder\, X_regis|um_Reg[8][26]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[8][26]\, X_regis|um_Reg[8][26], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[26]~138\, muxlui_inA_ula|result[26]~138, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[26]~139\, muxlui_inA_ula|result[26]~139, uniciclo, 1
instance = comp, \X_regis|um_Reg[3][26]\, X_regis|um_Reg[3][26], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[26]~140\, muxlui_inA_ula|result[26]~140, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[26]~141\, muxlui_inA_ula|result[26]~141, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[26]~142\, muxlui_inA_ula|result[26]~142, uniciclo, 1
instance = comp, \X_regis|um_Reg[7][26]\, X_regis|um_Reg[7][26], uniciclo, 1
instance = comp, \X_regis|um_Reg[6][26]\, X_regis|um_Reg[6][26], uniciclo, 1
instance = comp, \X_regis|um_Reg[5][26]\, X_regis|um_Reg[5][26], uniciclo, 1
instance = comp, \X_regis|um_Reg[4][26]\, X_regis|um_Reg[4][26], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[26]~136\, muxlui_inA_ula|result[26]~136, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[26]~137\, muxlui_inA_ula|result[26]~137, uniciclo, 1
instance = comp, \X_regis|um_Reg[13][26]~feeder\, X_regis|um_Reg[13][26]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[13][26]\, X_regis|um_Reg[13][26], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[26]~143\, muxlui_inA_ula|result[26]~143, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[26]~144\, muxlui_inA_ula|result[26]~144, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[26]~145\, muxlui_inA_ula|result[26]~145, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[26]~146\, muxlui_inA_ula|result[26]~146, uniciclo, 1
instance = comp, \alu|saida~48\, alu|saida~48, uniciclo, 1
instance = comp, \alu|Mux5~4\, alu|Mux5~4, uniciclo, 1
instance = comp, \alu|saida~49\, alu|saida~49, uniciclo, 1
instance = comp, \alu|ShiftRight1~15\, alu|ShiftRight1~15, uniciclo, 1
instance = comp, \alu|ShiftRight1~13\, alu|ShiftRight1~13, uniciclo, 1
instance = comp, \alu|ShiftRight1~14\, alu|ShiftRight1~14, uniciclo, 1
instance = comp, \alu|ShiftRight1~16\, alu|ShiftRight1~16, uniciclo, 1
instance = comp, \alu|ShiftRight1~57\, alu|ShiftRight1~57, uniciclo, 1
instance = comp, \alu|saida~47\, alu|saida~47, uniciclo, 1
instance = comp, \alu|Mux5~2\, alu|Mux5~2, uniciclo, 1
instance = comp, \alu|Mux5~3\, alu|Mux5~3, uniciclo, 1
instance = comp, \alu|Mux5~5\, alu|Mux5~5, uniciclo, 1
instance = comp, \alu|Mux5\, alu|Mux5, uniciclo, 1
instance = comp, \sum_imm_pc|Add0~47\, sum_imm_pc|Add0~47, uniciclo, 1
instance = comp, \sum_imm_pc|Add0~48\, sum_imm_pc|Add0~48, uniciclo, 1
instance = comp, \PC_P|address_out[24]\, PC_P|address_out[24], uniciclo, 1
instance = comp, \imm|Mux9~0\, imm|Mux9~0, uniciclo, 1
instance = comp, \imm|Mux9~1\, imm|Mux9~1, uniciclo, 1
instance = comp, \sum_pc_4|result[20]~36\, sum_pc_4|result[20]~36, uniciclo, 1
instance = comp, \sum_pc_4|result[21]~38\, sum_pc_4|result[21]~38, uniciclo, 1
instance = comp, \sum_imm_pc|Add0~41\, sum_imm_pc|Add0~41, uniciclo, 1
instance = comp, \sum_imm_pc|Add0~42\, sum_imm_pc|Add0~42, uniciclo, 1
instance = comp, \PC_P|address_out[21]\, PC_P|address_out[21], uniciclo, 1
instance = comp, \imm|Mux11~0\, imm|Mux11~0, uniciclo, 1
instance = comp, \imm|Mux11~1\, imm|Mux11~1, uniciclo, 1
instance = comp, \sum_imm_pc|result[18]~36\, sum_imm_pc|result[18]~36, uniciclo, 1
instance = comp, \sum_imm_pc|result[19]~38\, sum_imm_pc|result[19]~38, uniciclo, 1
instance = comp, \sum_imm_pc|result[20]~40\, sum_imm_pc|result[20]~40, uniciclo, 1
instance = comp, \sum_imm_pc|result[22]~44\, sum_imm_pc|result[22]~44, uniciclo, 1
instance = comp, \sum_imm_pc|result[25]~50\, sum_imm_pc|result[25]~50, uniciclo, 1
instance = comp, \sum_imm_pc|result[26]~52\, sum_imm_pc|result[26]~52, uniciclo, 1
instance = comp, \sum_imm_pc|Add0~51\, sum_imm_pc|Add0~51, uniciclo, 1
instance = comp, \sum_imm_pc|Add0~52\, sum_imm_pc|Add0~52, uniciclo, 1
instance = comp, \PC_P|address_out[26]\, PC_P|address_out[26], uniciclo, 1
instance = comp, \sum_imm_pc|result[27]~54\, sum_imm_pc|result[27]~54, uniciclo, 1
instance = comp, \sum_imm_pc|Add0~53\, sum_imm_pc|Add0~53, uniciclo, 1
instance = comp, \sum_imm_pc|Add0~54\, sum_imm_pc|Add0~54, uniciclo, 1
instance = comp, \PC_P|address_out[27]\, PC_P|address_out[27], uniciclo, 1
instance = comp, \sum_pc_4|result[29]~54\, sum_pc_4|result[29]~54, uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[29]~8\, mux_jal_jalr_Xreg|result[29]~8, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[29]~83\, muxlui_inA_ula|result[29]~83, uniciclo, 1
instance = comp, \alu|ShiftRight1~60\, alu|ShiftRight1~60, uniciclo, 1
instance = comp, \alu|ShiftRight1~61\, alu|ShiftRight1~61, uniciclo, 1
instance = comp, \alu|ShiftRight0~108\, alu|ShiftRight0~108, uniciclo, 1
instance = comp, \alu|Mux2~0\, alu|Mux2~0, uniciclo, 1
instance = comp, \alu|Mux2~1\, alu|Mux2~1, uniciclo, 1
instance = comp, \alu|Mux3~4\, alu|Mux3~4, uniciclo, 1
instance = comp, \alu|ShiftLeft0~130\, alu|ShiftLeft0~130, uniciclo, 1
instance = comp, \alu|ShiftLeft0~131\, alu|ShiftLeft0~131, uniciclo, 1
instance = comp, \alu|Mux2~2\, alu|Mux2~2, uniciclo, 1
instance = comp, \alu|ShiftLeft0~89\, alu|ShiftLeft0~89, uniciclo, 1
instance = comp, \alu|ShiftLeft0~105\, alu|ShiftLeft0~105, uniciclo, 1
instance = comp, \alu|ShiftLeft0~106\, alu|ShiftLeft0~106, uniciclo, 1
instance = comp, \alu|Mux2~3\, alu|Mux2~3, uniciclo, 1
instance = comp, \alu|Add2~58\, alu|Add2~58, uniciclo, 1
instance = comp, \alu|Mux2~4\, alu|Mux2~4, uniciclo, 1
instance = comp, \alu|Mux2~5\, alu|Mux2~5, uniciclo, 1
instance = comp, \alu|Mux2~6\, alu|Mux2~6, uniciclo, 1
instance = comp, \alu|Mux2~7\, alu|Mux2~7, uniciclo, 1
instance = comp, \alu|Mux2~8\, alu|Mux2~8, uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[29]~7\, mux_jal_jalr_Xreg|result[29]~7, uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[29]~9\, mux_jal_jalr_Xreg|result[29]~9, uniciclo, 1
instance = comp, \X_regis|um_Reg[31][29]~feeder\, X_regis|um_Reg[31][29]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[31][29]\, X_regis|um_Reg[31][29], uniciclo, 1
instance = comp, \X_regis|Mux34~7\, X_regis|Mux34~7, uniciclo, 1
instance = comp, \X_regis|Mux34~8\, X_regis|Mux34~8, uniciclo, 1
instance = comp, \X_regis|um_Reg[24][29]\, X_regis|um_Reg[24][29], uniciclo, 1
instance = comp, \X_regis|Mux34~5\, X_regis|Mux34~5, uniciclo, 1
instance = comp, \X_regis|Mux34~2\, X_regis|Mux34~2, uniciclo, 1
instance = comp, \X_regis|Mux34~3\, X_regis|Mux34~3, uniciclo, 1
instance = comp, \X_regis|Mux34~6\, X_regis|Mux34~6, uniciclo, 1
instance = comp, \X_regis|Mux34~9\, X_regis|Mux34~9, uniciclo, 1
instance = comp, \X_regis|um_Reg[3][29]\, X_regis|um_Reg[3][29], uniciclo, 1
instance = comp, \X_regis|um_Reg[5][29]\, X_regis|um_Reg[5][29], uniciclo, 1
instance = comp, \X_regis|Mux34~10\, X_regis|Mux34~10, uniciclo, 1
instance = comp, \X_regis|Mux34~11\, X_regis|Mux34~11, uniciclo, 1
instance = comp, \X_regis|Mux34~14\, X_regis|Mux34~14, uniciclo, 1
instance = comp, \X_regis|Mux34~15\, X_regis|Mux34~15, uniciclo, 1
instance = comp, \X_regis|um_Reg[8][29]\, X_regis|um_Reg[8][29], uniciclo, 1
instance = comp, \X_regis|Mux34~12\, X_regis|Mux34~12, uniciclo, 1
instance = comp, \X_regis|Mux34~13\, X_regis|Mux34~13, uniciclo, 1
instance = comp, \X_regis|Mux34~16\, X_regis|Mux34~16, uniciclo, 1
instance = comp, \X_regis|Mux34~17\, X_regis|Mux34~17, uniciclo, 1
instance = comp, \X_regis|Mux34~18\, X_regis|Mux34~18, uniciclo, 1
instance = comp, \X_regis|Mux34~19\, X_regis|Mux34~19, uniciclo, 1
instance = comp, \X_regis|Mux34~20\, X_regis|Mux34~20, uniciclo, 1
instance = comp, \mux_inB_ula|result[29]~9\, mux_inB_ula|result[29]~9, uniciclo, 1
instance = comp, \alu|Add1~58\, alu|Add1~58, uniciclo, 1
instance = comp, \alu|Mux2~9\, alu|Mux2~9, uniciclo, 1
instance = comp, \sum_imm_pc|result[28]~56\, sum_imm_pc|result[28]~56, uniciclo, 1
instance = comp, \sum_imm_pc|result[29]~58\, sum_imm_pc|result[29]~58, uniciclo, 1
instance = comp, \sum_imm_pc|Add0~57\, sum_imm_pc|Add0~57, uniciclo, 1
instance = comp, \sum_imm_pc|Add0~58\, sum_imm_pc|Add0~58, uniciclo, 1
instance = comp, \PC_P|address_out[29]\, PC_P|address_out[29], uniciclo, 1
instance = comp, \sum_pc_4|result[30]~56\, sum_pc_4|result[30]~56, uniciclo, 1
instance = comp, \X_regis|um_Reg[12][30]\, X_regis|um_Reg[12][30], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[30]~59\, muxlui_inA_ula|result[30]~59, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[30]~60\, muxlui_inA_ula|result[30]~60, uniciclo, 1
instance = comp, \X_regis|um_Reg[2][30]\, X_regis|um_Reg[2][30], uniciclo, 1
instance = comp, \X_regis|um_Reg[3][30]\, X_regis|um_Reg[3][30], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[30]~56\, muxlui_inA_ula|result[30]~56, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[30]~57\, muxlui_inA_ula|result[30]~57, uniciclo, 1
instance = comp, \X_regis|um_Reg[9][30]~feeder\, X_regis|um_Reg[9][30]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[9][30]\, X_regis|um_Reg[9][30], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[30]~54\, muxlui_inA_ula|result[30]~54, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[30]~55\, muxlui_inA_ula|result[30]~55, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[30]~58\, muxlui_inA_ula|result[30]~58, uniciclo, 1
instance = comp, \X_regis|um_Reg[6][30]\, X_regis|um_Reg[6][30], uniciclo, 1
instance = comp, \X_regis|um_Reg[7][30]\, X_regis|um_Reg[7][30], uniciclo, 1
instance = comp, \X_regis|um_Reg[5][30]\, X_regis|um_Reg[5][30], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[30]~52\, muxlui_inA_ula|result[30]~52, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[30]~53\, muxlui_inA_ula|result[30]~53, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[30]~61\, muxlui_inA_ula|result[30]~61, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[30]~62\, muxlui_inA_ula|result[30]~62, uniciclo, 1
instance = comp, \alu|Add1~60\, alu|Add1~60, uniciclo, 1
instance = comp, \alu|ShiftRight1~62\, alu|ShiftRight1~62, uniciclo, 1
instance = comp, \alu|ShiftRight1~67\, alu|ShiftRight1~67, uniciclo, 1
instance = comp, \alu|ShiftRight1~68\, alu|ShiftRight1~68, uniciclo, 1
instance = comp, \alu|ShiftRight0~98\, alu|ShiftRight0~98, uniciclo, 1
instance = comp, \alu|ShiftRight0~104\, alu|ShiftRight0~104, uniciclo, 1
instance = comp, \alu|Mux1~1\, alu|Mux1~1, uniciclo, 1
instance = comp, \alu|saida~53\, alu|saida~53, uniciclo, 1
instance = comp, \alu|ShiftLeft0~132\, alu|ShiftLeft0~132, uniciclo, 1
instance = comp, \alu|ShiftLeft0~120\, alu|ShiftLeft0~120, uniciclo, 1
instance = comp, \alu|ShiftLeft0~133\, alu|ShiftLeft0~133, uniciclo, 1
instance = comp, \alu|ShiftLeft0~135\, alu|ShiftLeft0~135, uniciclo, 1
instance = comp, \alu|ShiftLeft0~134\, alu|ShiftLeft0~134, uniciclo, 1
instance = comp, \alu|ShiftLeft0~136\, alu|ShiftLeft0~136, uniciclo, 1
instance = comp, \alu|ShiftLeft0~137\, alu|ShiftLeft0~137, uniciclo, 1
instance = comp, \alu|ShiftLeft0~74\, alu|ShiftLeft0~74, uniciclo, 1
instance = comp, \alu|ShiftLeft0~75\, alu|ShiftLeft0~75, uniciclo, 1
instance = comp, \alu|ShiftLeft0~138\, alu|ShiftLeft0~138, uniciclo, 1
instance = comp, \imm|Mux1~0\, imm|Mux1~0, uniciclo, 1
instance = comp, \imm|Mux1~1\, imm|Mux1~1, uniciclo, 1
instance = comp, \mux_inB_ula|result[30]~8\, mux_inB_ula|result[30]~8, uniciclo, 1
instance = comp, \alu|Add2~60\, alu|Add2~60, uniciclo, 1
instance = comp, \alu|Mux1~2\, alu|Mux1~2, uniciclo, 1
instance = comp, \alu|Mux1~3\, alu|Mux1~3, uniciclo, 1
instance = comp, \alu|Mux1~4\, alu|Mux1~4, uniciclo, 1
instance = comp, \alu|Mux1~5\, alu|Mux1~5, uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[30]~5\, mux_jal_jalr_Xreg|result[30]~5, uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[30]~6\, mux_jal_jalr_Xreg|result[30]~6, uniciclo, 1
instance = comp, \X_regis|um_Reg[28][30]\, X_regis|um_Reg[28][30], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[30]~46\, muxlui_inA_ula|result[30]~46, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[30]~47\, muxlui_inA_ula|result[30]~47, uniciclo, 1
instance = comp, \X_regis|um_Reg[26][30]\, X_regis|um_Reg[26][30], uniciclo, 1
instance = comp, \X_regis|um_Reg[18][30]\, X_regis|um_Reg[18][30], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[30]~44\, muxlui_inA_ula|result[30]~44, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[30]~45\, muxlui_inA_ula|result[30]~45, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[30]~48\, muxlui_inA_ula|result[30]~48, uniciclo, 1
instance = comp, \X_regis|um_Reg[27][30]\, X_regis|um_Reg[27][30], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[30]~49\, muxlui_inA_ula|result[30]~49, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[30]~50\, muxlui_inA_ula|result[30]~50, uniciclo, 1
instance = comp, \X_regis|um_Reg[21][30]\, X_regis|um_Reg[21][30], uniciclo, 1
instance = comp, \X_regis|um_Reg[17][30]\, X_regis|um_Reg[17][30], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[30]~42\, muxlui_inA_ula|result[30]~42, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[30]~43\, muxlui_inA_ula|result[30]~43, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[30]~51\, muxlui_inA_ula|result[30]~51, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[30]~691\, muxlui_inA_ula|result[30]~691, uniciclo, 1
instance = comp, \alu|ShiftRight1~6\, alu|ShiftRight1~6, uniciclo, 1
instance = comp, \alu|ShiftRight1~47\, alu|ShiftRight1~47, uniciclo, 1
instance = comp, \alu|ShiftRight0~30\, alu|ShiftRight0~30, uniciclo, 1
instance = comp, \alu|ShiftRight0~41\, alu|ShiftRight0~41, uniciclo, 1
instance = comp, \alu|ShiftRight1~46\, alu|ShiftRight1~46, uniciclo, 1
instance = comp, \alu|ShiftRight1~48\, alu|ShiftRight1~48, uniciclo, 1
instance = comp, \alu|saida~38\, alu|saida~38, uniciclo, 1
instance = comp, \alu|Mux10~1\, alu|Mux10~1, uniciclo, 1
instance = comp, \alu|Mux10~2\, alu|Mux10~2, uniciclo, 1
instance = comp, \alu|ShiftRight0~76\, alu|ShiftRight0~76, uniciclo, 1
instance = comp, \alu|Mux10~3\, alu|Mux10~3, uniciclo, 1
instance = comp, \alu|Mux10~4\, alu|Mux10~4, uniciclo, 1
instance = comp, \alu|Mux10~5\, alu|Mux10~5, uniciclo, 1
instance = comp, \alu|Mux10~6\, alu|Mux10~6, uniciclo, 1
instance = comp, \alu|Mux10~7\, alu|Mux10~7, uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[21]~27\, mux_jal_jalr_Xreg|result[21]~27, uniciclo, 1
instance = comp, \X_regis|um_Reg[3][21]\, X_regis|um_Reg[3][21], uniciclo, 1
instance = comp, \X_regis|um_Reg[1][21]\, X_regis|um_Reg[1][21], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[21]~245\, muxlui_inA_ula|result[21]~245, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[21]~246\, muxlui_inA_ula|result[21]~246, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[21]~243\, muxlui_inA_ula|result[21]~243, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[21]~244\, muxlui_inA_ula|result[21]~244, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[21]~247\, muxlui_inA_ula|result[21]~247, uniciclo, 1
instance = comp, \X_regis|um_Reg[12][21]\, X_regis|um_Reg[12][21], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[21]~248\, muxlui_inA_ula|result[21]~248, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[21]~249\, muxlui_inA_ula|result[21]~249, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[21]~250\, muxlui_inA_ula|result[21]~250, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[21]~697\, muxlui_inA_ula|result[21]~697, uniciclo, 1
instance = comp, \alu|ShiftLeft0~112\, alu|ShiftLeft0~112, uniciclo, 1
instance = comp, \alu|ShiftLeft0~117\, alu|ShiftLeft0~117, uniciclo, 1
instance = comp, \alu|ShiftLeft0~118\, alu|ShiftLeft0~118, uniciclo, 1
instance = comp, \alu|ShiftLeft0~116\, alu|ShiftLeft0~116, uniciclo, 1
instance = comp, \alu|Mux7~3\, alu|Mux7~3, uniciclo, 1
instance = comp, \alu|ShiftLeft0~115\, alu|ShiftLeft0~115, uniciclo, 1
instance = comp, \alu|Mux7~4\, alu|Mux7~4, uniciclo, 1
instance = comp, \alu|saida~44\, alu|saida~44, uniciclo, 1
instance = comp, \alu|Mux7~7\, alu|Mux7~7, uniciclo, 1
instance = comp, \alu|saida~43\, alu|saida~43, uniciclo, 1
instance = comp, \alu|Mux7~5\, alu|Mux7~5, uniciclo, 1
instance = comp, \alu|ShiftRight0~28\, alu|ShiftRight0~28, uniciclo, 1
instance = comp, \alu|ShiftRight0~29\, alu|ShiftRight0~29, uniciclo, 1
instance = comp, \alu|ShiftRight1~55\, alu|ShiftRight1~55, uniciclo, 1
instance = comp, \alu|Mux7~6\, alu|Mux7~6, uniciclo, 1
instance = comp, \alu|Mux7~8\, alu|Mux7~8, uniciclo, 1
instance = comp, \alu|Mux7~10\, alu|Mux7~10, uniciclo, 1
instance = comp, \alu|Mux7\, alu|Mux7, uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[24]~19\, mux_jal_jalr_Xreg|result[24]~19, uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[24]~20\, mux_jal_jalr_Xreg|result[24]~20, uniciclo, 1
instance = comp, \X_regis|um_Reg[29][24]\, X_regis|um_Reg[29][24], uniciclo, 1
instance = comp, \X_regis|um_Reg[21][24]\, X_regis|um_Reg[21][24], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[24]~168\, muxlui_inA_ula|result[24]~168, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[24]~169\, muxlui_inA_ula|result[24]~169, uniciclo, 1
instance = comp, \X_regis|um_Reg[18][24]\, X_regis|um_Reg[18][24], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[24]~170\, muxlui_inA_ula|result[24]~170, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[24]~171\, muxlui_inA_ula|result[24]~171, uniciclo, 1
instance = comp, \X_regis|um_Reg[16][24]\, X_regis|um_Reg[16][24], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[24]~172\, muxlui_inA_ula|result[24]~172, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[24]~173\, muxlui_inA_ula|result[24]~173, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[24]~174\, muxlui_inA_ula|result[24]~174, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[24]~177\, muxlui_inA_ula|result[24]~177, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[24]~695\, muxlui_inA_ula|result[24]~695, uniciclo, 1
instance = comp, \alu|ShiftRight0~27\, alu|ShiftRight0~27, uniciclo, 1
instance = comp, \alu|ShiftRight1~31\, alu|ShiftRight1~31, uniciclo, 1
instance = comp, \alu|ShiftRight1~19\, alu|ShiftRight1~19, uniciclo, 1
instance = comp, \alu|ShiftRight1~35\, alu|ShiftRight1~35, uniciclo, 1
instance = comp, \alu|ShiftRight0~34\, alu|ShiftRight0~34, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[15]~677\, muxlui_inA_ula|result[15]~677, uniciclo, 1
instance = comp, \alu|ShiftRight1~27\, alu|ShiftRight1~27, uniciclo, 1
instance = comp, \alu|ShiftRight1~41\, alu|ShiftRight1~41, uniciclo, 1
instance = comp, \alu|ShiftRight0~99\, alu|ShiftRight0~99, uniciclo, 1
instance = comp, \alu|ShiftRight0~100\, alu|ShiftRight0~100, uniciclo, 1
instance = comp, \alu|ShiftRight0~101\, alu|ShiftRight0~101, uniciclo, 1
instance = comp, \alu|ShiftRight0~102\, alu|ShiftRight0~102, uniciclo, 1
instance = comp, \alu|ShiftRight1~64\, alu|ShiftRight1~64, uniciclo, 1
instance = comp, \alu|Mux16~3\, alu|Mux16~3, uniciclo, 1
instance = comp, \alu|saida~28\, alu|saida~28, uniciclo, 1
instance = comp, \alu|Mux16~4\, alu|Mux16~4, uniciclo, 1
instance = comp, \alu|ShiftLeft0~20\, alu|ShiftLeft0~20, uniciclo, 1
instance = comp, \alu|ShiftLeft0~26\, alu|ShiftLeft0~26, uniciclo, 1
instance = comp, \alu|ShiftLeft0~80\, alu|ShiftLeft0~80, uniciclo, 1
instance = comp, \alu|ShiftLeft0~81\, alu|ShiftLeft0~81, uniciclo, 1
instance = comp, \alu|Mux16~5\, alu|Mux16~5, uniciclo, 1
instance = comp, \alu|Mux16~6\, alu|Mux16~6, uniciclo, 1
instance = comp, \alu|Mux16~7\, alu|Mux16~7, uniciclo, 1
instance = comp, \sum_imm_pc|Add0~29\, sum_imm_pc|Add0~29, uniciclo, 1
instance = comp, \sum_imm_pc|Add0~30\, sum_imm_pc|Add0~30, uniciclo, 1
instance = comp, \PC_P|address_out[15]\, PC_P|address_out[15], uniciclo, 1
instance = comp, \alu|Mux18~0\, alu|Mux18~0, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[13]~419\, muxlui_inA_ula|result[13]~419, uniciclo, 1
instance = comp, \alu|ShiftRight0~96\, alu|ShiftRight0~96, uniciclo, 1
instance = comp, \alu|ShiftRight0~13\, alu|ShiftRight0~13, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[16]~703\, muxlui_inA_ula|result[16]~703, uniciclo, 1
instance = comp, \alu|ShiftRight1~11\, alu|ShiftRight1~11, uniciclo, 1
instance = comp, \alu|ShiftRight0~49\, alu|ShiftRight0~49, uniciclo, 1
instance = comp, \alu|ShiftRight0~33\, alu|ShiftRight0~33, uniciclo, 1
instance = comp, \alu|ShiftRight1~9\, alu|ShiftRight1~9, uniciclo, 1
instance = comp, \alu|ShiftRight0~42\, alu|ShiftRight0~42, uniciclo, 1
instance = comp, \alu|ShiftRight0~77\, alu|ShiftRight0~77, uniciclo, 1
instance = comp, \alu|Mux18~1\, alu|Mux18~1, uniciclo, 1
instance = comp, \alu|Mux18~2\, alu|Mux18~2, uniciclo, 1
instance = comp, \alu|saida~54\, alu|saida~54, uniciclo, 1
instance = comp, \alu|Mux18~3\, alu|Mux18~3, uniciclo, 1
instance = comp, \alu|Mux18~4\, alu|Mux18~4, uniciclo, 1
instance = comp, \alu|Mux18~5\, alu|Mux18~5, uniciclo, 1
instance = comp, \alu|Mux18~6\, alu|Mux18~6, uniciclo, 1
instance = comp, \alu|Mux18~7\, alu|Mux18~7, uniciclo, 1
instance = comp, \sum_imm_pc|Add0~25\, sum_imm_pc|Add0~25, uniciclo, 1
instance = comp, \sum_imm_pc|Add0~26\, sum_imm_pc|Add0~26, uniciclo, 1
instance = comp, \PC_P|address_out[13]\, PC_P|address_out[13], uniciclo, 1
instance = comp, \alu|Mux20~0\, alu|Mux20~0, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[11]~461\, muxlui_inA_ula|result[11]~461, uniciclo, 1
instance = comp, \alu|ShiftRight0~93\, alu|ShiftRight0~93, uniciclo, 1
instance = comp, \alu|Mux20~1\, alu|Mux20~1, uniciclo, 1
instance = comp, \alu|Mux20~2\, alu|Mux20~2, uniciclo, 1
instance = comp, \alu|saida~24\, alu|saida~24, uniciclo, 1
instance = comp, \alu|Mux20~3\, alu|Mux20~3, uniciclo, 1
instance = comp, \alu|Mux20~4\, alu|Mux20~4, uniciclo, 1
instance = comp, \alu|Mux20~5\, alu|Mux20~5, uniciclo, 1
instance = comp, \alu|Mux20~6\, alu|Mux20~6, uniciclo, 1
instance = comp, \alu|Mux20~7\, alu|Mux20~7, uniciclo, 1
instance = comp, \sum_imm_pc|result[8]~16\, sum_imm_pc|result[8]~16, uniciclo, 1
instance = comp, \sum_imm_pc|result[9]~18\, sum_imm_pc|result[9]~18, uniciclo, 1
instance = comp, \sum_imm_pc|result[10]~20\, sum_imm_pc|result[10]~20, uniciclo, 1
instance = comp, \sum_imm_pc|result[11]~22\, sum_imm_pc|result[11]~22, uniciclo, 1
instance = comp, \sum_imm_pc|Add0~21\, sum_imm_pc|Add0~21, uniciclo, 1
instance = comp, \sum_imm_pc|Add0~22\, sum_imm_pc|Add0~22, uniciclo, 1
instance = comp, \PC_P|address_out[11]\, PC_P|address_out[11], uniciclo, 1
instance = comp, \sum_imm_pc|result[12]~24\, sum_imm_pc|result[12]~24, uniciclo, 1
instance = comp, \sum_imm_pc|result[16]~32\, sum_imm_pc|result[16]~32, uniciclo, 1
instance = comp, \sum_imm_pc|Add0~35\, sum_imm_pc|Add0~35, uniciclo, 1
instance = comp, \sum_imm_pc|Add0~36\, sum_imm_pc|Add0~36, uniciclo, 1
instance = comp, \PC_P|address_out[18]\, PC_P|address_out[18], uniciclo, 1
instance = comp, \sum_pc_4|result[16]~28\, sum_pc_4|result[16]~28, uniciclo, 1
instance = comp, \sum_pc_4|result[17]~30\, sum_pc_4|result[17]~30, uniciclo, 1
instance = comp, \sum_pc_4|result[18]~32\, sum_pc_4|result[18]~32, uniciclo, 1
instance = comp, \sum_pc_4|result[19]~34\, sum_pc_4|result[19]~34, uniciclo, 1
instance = comp, \alu|Mux11~0\, alu|Mux11~0, uniciclo, 1
instance = comp, \alu|saida~37\, alu|saida~37, uniciclo, 1
instance = comp, \alu|saida~36\, alu|saida~36, uniciclo, 1
instance = comp, \alu|Mux11~5\, alu|Mux11~5, uniciclo, 1
instance = comp, \alu|ShiftRight1~44\, alu|ShiftRight1~44, uniciclo, 1
instance = comp, \alu|Mux7~0\, alu|Mux7~0, uniciclo, 1
instance = comp, \alu|ShiftRight0~69\, alu|ShiftRight0~69, uniciclo, 1
instance = comp, \alu|ShiftRight1~45\, alu|ShiftRight1~45, uniciclo, 1
instance = comp, \alu|ShiftRight0~70\, alu|ShiftRight0~70, uniciclo, 1
instance = comp, \alu|ShiftLeft0~99\, alu|ShiftLeft0~99, uniciclo, 1
instance = comp, \alu|saida~35\, alu|saida~35, uniciclo, 1
instance = comp, \alu|Mux11~1\, alu|Mux11~1, uniciclo, 1
instance = comp, \alu|Mux11~2\, alu|Mux11~2, uniciclo, 1
instance = comp, \alu|Mux11~3\, alu|Mux11~3, uniciclo, 1
instance = comp, \alu|Mux11~4\, alu|Mux11~4, uniciclo, 1
instance = comp, \alu|Mux11~6\, alu|Mux11~6, uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[20]~28\, mux_jal_jalr_Xreg|result[20]~28, uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[20]~30\, mux_jal_jalr_Xreg|result[20]~30, uniciclo, 1
instance = comp, \X_regis|um_Reg[2][20]\, X_regis|um_Reg[2][20], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[20]~267\, muxlui_inA_ula|result[20]~267, uniciclo, 1
instance = comp, \X_regis|um_Reg[11][20]\, X_regis|um_Reg[11][20], uniciclo, 1
instance = comp, \X_regis|um_Reg[8][20]~feeder\, X_regis|um_Reg[8][20]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[8][20]\, X_regis|um_Reg[8][20], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[20]~264\, muxlui_inA_ula|result[20]~264, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[20]~265\, muxlui_inA_ula|result[20]~265, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[20]~268\, muxlui_inA_ula|result[20]~268, uniciclo, 1
instance = comp, \X_regis|um_Reg[6][20]\, X_regis|um_Reg[6][20], uniciclo, 1
instance = comp, \X_regis|um_Reg[5][20]\, X_regis|um_Reg[5][20], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[20]~262\, muxlui_inA_ula|result[20]~262, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[20]~263\, muxlui_inA_ula|result[20]~263, uniciclo, 1
instance = comp, \X_regis|um_Reg[14][20]~feeder\, X_regis|um_Reg[14][20]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[14][20]\, X_regis|um_Reg[14][20], uniciclo, 1
instance = comp, \X_regis|um_Reg[12][20]\, X_regis|um_Reg[12][20], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[20]~269\, muxlui_inA_ula|result[20]~269, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[20]~270\, muxlui_inA_ula|result[20]~270, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[20]~271\, muxlui_inA_ula|result[20]~271, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[20]~699\, muxlui_inA_ula|result[20]~699, uniciclo, 1
instance = comp, \alu|ShiftRight0~31\, alu|ShiftRight0~31, uniciclo, 1
instance = comp, \alu|ShiftRight0~32\, alu|ShiftRight0~32, uniciclo, 1
instance = comp, \alu|ShiftRight0~35\, alu|ShiftRight0~35, uniciclo, 1
instance = comp, \alu|ShiftRight0~36\, alu|ShiftRight0~36, uniciclo, 1
instance = comp, \alu|ShiftRight0~37\, alu|ShiftRight0~37, uniciclo, 1
instance = comp, \alu|ShiftRight0~109\, alu|ShiftRight0~109, uniciclo, 1
instance = comp, \alu|Mux15~1\, alu|Mux15~1, uniciclo, 1
instance = comp, \alu|saida~29\, alu|saida~29, uniciclo, 1
instance = comp, \alu|ShiftLeft0~84\, alu|ShiftLeft0~84, uniciclo, 1
instance = comp, \alu|ShiftLeft0~27\, alu|ShiftLeft0~27, uniciclo, 1
instance = comp, \alu|ShiftLeft0~28\, alu|ShiftLeft0~28, uniciclo, 1
instance = comp, \alu|ShiftLeft0~29\, alu|ShiftLeft0~29, uniciclo, 1
instance = comp, \alu|ShiftLeft0~47\, alu|ShiftLeft0~47, uniciclo, 1
instance = comp, \alu|ShiftLeft0~85\, alu|ShiftLeft0~85, uniciclo, 1
instance = comp, \alu|ShiftLeft0~86\, alu|ShiftLeft0~86, uniciclo, 1
instance = comp, \alu|Mux15~2\, alu|Mux15~2, uniciclo, 1
instance = comp, \alu|Mux15~3\, alu|Mux15~3, uniciclo, 1
instance = comp, \alu|Mux15~4\, alu|Mux15~4, uniciclo, 1
instance = comp, \alu|Mux15~5\, alu|Mux15~5, uniciclo, 1
instance = comp, \sum_imm_pc|Add0~31\, sum_imm_pc|Add0~31, uniciclo, 1
instance = comp, \sum_imm_pc|Add0~32\, sum_imm_pc|Add0~32, uniciclo, 1
instance = comp, \PC_P|address_out[16]\, PC_P|address_out[16], uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[16]~38\, mux_jal_jalr_Xreg|result[16]~38, uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[16]~39\, mux_jal_jalr_Xreg|result[16]~39, uniciclo, 1
instance = comp, \X_regis|um_Reg[30][16]\, X_regis|um_Reg[30][16], uniciclo, 1
instance = comp, \X_regis|um_Reg[31][16]\, X_regis|um_Reg[31][16], uniciclo, 1
instance = comp, \X_regis|Mux47~7\, X_regis|Mux47~7, uniciclo, 1
instance = comp, \X_regis|Mux47~8\, X_regis|Mux47~8, uniciclo, 1
instance = comp, \X_regis|Mux47~0\, X_regis|Mux47~0, uniciclo, 1
instance = comp, \X_regis|Mux47~1\, X_regis|Mux47~1, uniciclo, 1
instance = comp, \X_regis|um_Reg[29][16]~feeder\, X_regis|um_Reg[29][16]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[29][16]\, X_regis|um_Reg[29][16], uniciclo, 1
instance = comp, \X_regis|um_Reg[21][16]\, X_regis|um_Reg[21][16], uniciclo, 1
instance = comp, \X_regis|Mux47~2\, X_regis|Mux47~2, uniciclo, 1
instance = comp, \X_regis|Mux47~3\, X_regis|Mux47~3, uniciclo, 1
instance = comp, \X_regis|um_Reg[17][16]\, X_regis|um_Reg[17][16], uniciclo, 1
instance = comp, \X_regis|um_Reg[16][16]\, X_regis|um_Reg[16][16], uniciclo, 1
instance = comp, \X_regis|Mux47~4\, X_regis|Mux47~4, uniciclo, 1
instance = comp, \X_regis|Mux47~5\, X_regis|Mux47~5, uniciclo, 1
instance = comp, \X_regis|Mux47~6\, X_regis|Mux47~6, uniciclo, 1
instance = comp, \X_regis|Mux47~9\, X_regis|Mux47~9, uniciclo, 1
instance = comp, \X_regis|um_Reg[9][16]~feeder\, X_regis|um_Reg[9][16]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[9][16]\, X_regis|um_Reg[9][16], uniciclo, 1
instance = comp, \X_regis|Mux47~17\, X_regis|Mux47~17, uniciclo, 1
instance = comp, \X_regis|Mux47~18\, X_regis|Mux47~18, uniciclo, 1
instance = comp, \X_regis|um_Reg[14][16]\, X_regis|um_Reg[14][16], uniciclo, 1
instance = comp, \X_regis|um_Reg[8][16]~feeder\, X_regis|um_Reg[8][16]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[8][16]\, X_regis|um_Reg[8][16], uniciclo, 1
instance = comp, \X_regis|Mux47~10\, X_regis|Mux47~10, uniciclo, 1
instance = comp, \X_regis|Mux47~11\, X_regis|Mux47~11, uniciclo, 1
instance = comp, \X_regis|um_Reg[2][16]\, X_regis|um_Reg[2][16], uniciclo, 1
instance = comp, \X_regis|Mux47~14\, X_regis|Mux47~14, uniciclo, 1
instance = comp, \X_regis|Mux47~15\, X_regis|Mux47~15, uniciclo, 1
instance = comp, \X_regis|um_Reg[3][16]\, X_regis|um_Reg[3][16], uniciclo, 1
instance = comp, \X_regis|um_Reg[7][16]\, X_regis|um_Reg[7][16], uniciclo, 1
instance = comp, \X_regis|um_Reg[1][16]\, X_regis|um_Reg[1][16], uniciclo, 1
instance = comp, \X_regis|Mux47~12\, X_regis|Mux47~12, uniciclo, 1
instance = comp, \X_regis|Mux47~13\, X_regis|Mux47~13, uniciclo, 1
instance = comp, \X_regis|Mux47~16\, X_regis|Mux47~16, uniciclo, 1
instance = comp, \X_regis|Mux47~19\, X_regis|Mux47~19, uniciclo, 1
instance = comp, \X_regis|Mux47~20\, X_regis|Mux47~20, uniciclo, 1
instance = comp, \md|altsyncram_component|auto_generated|ram_block1a0\, md|altsyncram_component|auto_generated|ram_block1a0, uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[15]~40\, mux_jal_jalr_Xreg|result[15]~40, uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[15]~41\, mux_jal_jalr_Xreg|result[15]~41, uniciclo, 1
instance = comp, \X_regis|um_Reg[27][15]\, X_regis|um_Reg[27][15], uniciclo, 1
instance = comp, \X_regis|Mux48~0\, X_regis|Mux48~0, uniciclo, 1
instance = comp, \X_regis|Mux48~1\, X_regis|Mux48~1, uniciclo, 1
instance = comp, \X_regis|um_Reg[17][15]~feeder\, X_regis|um_Reg[17][15]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[17][15]\, X_regis|um_Reg[17][15], uniciclo, 1
instance = comp, \X_regis|um_Reg[16][15]\, X_regis|um_Reg[16][15], uniciclo, 1
instance = comp, \X_regis|Mux48~4\, X_regis|Mux48~4, uniciclo, 1
instance = comp, \X_regis|Mux48~5\, X_regis|Mux48~5, uniciclo, 1
instance = comp, \X_regis|Mux48~2\, X_regis|Mux48~2, uniciclo, 1
instance = comp, \X_regis|um_Reg[21][15]~feeder\, X_regis|um_Reg[21][15]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[21][15]\, X_regis|um_Reg[21][15], uniciclo, 1
instance = comp, \X_regis|um_Reg[29][15]~feeder\, X_regis|um_Reg[29][15]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[29][15]\, X_regis|um_Reg[29][15], uniciclo, 1
instance = comp, \X_regis|Mux48~3\, X_regis|Mux48~3, uniciclo, 1
instance = comp, \X_regis|Mux48~6\, X_regis|Mux48~6, uniciclo, 1
instance = comp, \X_regis|um_Reg[31][15]~feeder\, X_regis|um_Reg[31][15]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[31][15]\, X_regis|um_Reg[31][15], uniciclo, 1
instance = comp, \X_regis|Mux48~7\, X_regis|Mux48~7, uniciclo, 1
instance = comp, \X_regis|Mux48~8\, X_regis|Mux48~8, uniciclo, 1
instance = comp, \X_regis|Mux48~9\, X_regis|Mux48~9, uniciclo, 1
instance = comp, \X_regis|um_Reg[13][15]~feeder\, X_regis|um_Reg[13][15]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[13][15]\, X_regis|um_Reg[13][15], uniciclo, 1
instance = comp, \X_regis|um_Reg[15][15]~feeder\, X_regis|um_Reg[15][15]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[15][15]\, X_regis|um_Reg[15][15], uniciclo, 1
instance = comp, \X_regis|Mux48~17\, X_regis|Mux48~17, uniciclo, 1
instance = comp, \X_regis|Mux48~18\, X_regis|Mux48~18, uniciclo, 1
instance = comp, \X_regis|um_Reg[5][15]\, X_regis|um_Reg[5][15], uniciclo, 1
instance = comp, \X_regis|Mux48~10\, X_regis|Mux48~10, uniciclo, 1
instance = comp, \X_regis|Mux48~11\, X_regis|Mux48~11, uniciclo, 1
instance = comp, \X_regis|Mux48~14\, X_regis|Mux48~14, uniciclo, 1
instance = comp, \X_regis|Mux48~15\, X_regis|Mux48~15, uniciclo, 1
instance = comp, \X_regis|um_Reg[14][15]~feeder\, X_regis|um_Reg[14][15]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[14][15]\, X_regis|um_Reg[14][15], uniciclo, 1
instance = comp, \X_regis|um_Reg[12][15]~feeder\, X_regis|um_Reg[12][15]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[12][15]\, X_regis|um_Reg[12][15], uniciclo, 1
instance = comp, \X_regis|Mux48~12\, X_regis|Mux48~12, uniciclo, 1
instance = comp, \X_regis|Mux48~13\, X_regis|Mux48~13, uniciclo, 1
instance = comp, \X_regis|Mux48~16\, X_regis|Mux48~16, uniciclo, 1
instance = comp, \X_regis|Mux48~19\, X_regis|Mux48~19, uniciclo, 1
instance = comp, \X_regis|Mux48~20\, X_regis|Mux48~20, uniciclo, 1
instance = comp, \alu|Mux17~0\, alu|Mux17~0, uniciclo, 1
instance = comp, \alu|saida~57\, alu|saida~57, uniciclo, 1
instance = comp, \alu|saida~56\, alu|saida~56, uniciclo, 1
instance = comp, \alu|Mux17~5\, alu|Mux17~5, uniciclo, 1
instance = comp, \alu|ShiftRight0~97\, alu|ShiftRight0~97, uniciclo, 1
instance = comp, \alu|ShiftRight1~28\, alu|ShiftRight1~28, uniciclo, 1
instance = comp, \alu|ShiftRight1~20\, alu|ShiftRight1~20, uniciclo, 1
instance = comp, \alu|ShiftRight0~81\, alu|ShiftRight0~81, uniciclo, 1
instance = comp, \alu|Mux17~1\, alu|Mux17~1, uniciclo, 1
instance = comp, \alu|Mux17~2\, alu|Mux17~2, uniciclo, 1
instance = comp, \alu|ShiftRight0~53\, alu|ShiftRight0~53, uniciclo, 1
instance = comp, \alu|ShiftLeft0~76\, alu|ShiftLeft0~76, uniciclo, 1
instance = comp, \alu|Mux17~3\, alu|Mux17~3, uniciclo, 1
instance = comp, \alu|Mux17~4\, alu|Mux17~4, uniciclo, 1
instance = comp, \alu|Mux17~6\, alu|Mux17~6, uniciclo, 1
instance = comp, \alu|Mux17~7\, alu|Mux17~7, uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[14]~42\, mux_jal_jalr_Xreg|result[14]~42, uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[14]~43\, mux_jal_jalr_Xreg|result[14]~43, uniciclo, 1
instance = comp, \X_regis|um_Reg[13][14]\, X_regis|um_Reg[13][14], uniciclo, 1
instance = comp, \X_regis|um_Reg[9][14]\, X_regis|um_Reg[9][14], uniciclo, 1
instance = comp, \X_regis|um_Reg[11][14]\, X_regis|um_Reg[11][14], uniciclo, 1
instance = comp, \X_regis|Mux49~17\, X_regis|Mux49~17, uniciclo, 1
instance = comp, \X_regis|Mux49~18\, X_regis|Mux49~18, uniciclo, 1
instance = comp, \X_regis|um_Reg[8][14]~feeder\, X_regis|um_Reg[8][14]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[8][14]\, X_regis|um_Reg[8][14], uniciclo, 1
instance = comp, \X_regis|um_Reg[10][14]\, X_regis|um_Reg[10][14], uniciclo, 1
instance = comp, \X_regis|Mux49~10\, X_regis|Mux49~10, uniciclo, 1
instance = comp, \X_regis|Mux49~11\, X_regis|Mux49~11, uniciclo, 1
instance = comp, \X_regis|um_Reg[3][14]~feeder\, X_regis|um_Reg[3][14]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[3][14]\, X_regis|um_Reg[3][14], uniciclo, 1
instance = comp, \X_regis|um_Reg[7][14]\, X_regis|um_Reg[7][14], uniciclo, 1
instance = comp, \X_regis|um_Reg[1][14]\, X_regis|um_Reg[1][14], uniciclo, 1
instance = comp, \X_regis|Mux49~12\, X_regis|Mux49~12, uniciclo, 1
instance = comp, \X_regis|Mux49~13\, X_regis|Mux49~13, uniciclo, 1
instance = comp, \X_regis|um_Reg[2][14]\, X_regis|um_Reg[2][14], uniciclo, 1
instance = comp, \X_regis|Mux49~14\, X_regis|Mux49~14, uniciclo, 1
instance = comp, \X_regis|Mux49~15\, X_regis|Mux49~15, uniciclo, 1
instance = comp, \X_regis|Mux49~16\, X_regis|Mux49~16, uniciclo, 1
instance = comp, \X_regis|Mux49~19\, X_regis|Mux49~19, uniciclo, 1
instance = comp, \X_regis|Mux49~20\, X_regis|Mux49~20, uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[13]~45\, mux_jal_jalr_Xreg|result[13]~45, uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[13]~44\, mux_jal_jalr_Xreg|result[13]~44, uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[13]~46\, mux_jal_jalr_Xreg|result[13]~46, uniciclo, 1
instance = comp, \X_regis|um_Reg[26][13]\, X_regis|um_Reg[26][13], uniciclo, 1
instance = comp, \X_regis|Mux50~0\, X_regis|Mux50~0, uniciclo, 1
instance = comp, \X_regis|Mux50~1\, X_regis|Mux50~1, uniciclo, 1
instance = comp, \X_regis|Mux50~4\, X_regis|Mux50~4, uniciclo, 1
instance = comp, \X_regis|Mux50~5\, X_regis|Mux50~5, uniciclo, 1
instance = comp, \X_regis|um_Reg[29][13]~feeder\, X_regis|um_Reg[29][13]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[29][13]\, X_regis|um_Reg[29][13], uniciclo, 1
instance = comp, \X_regis|Mux50~2\, X_regis|Mux50~2, uniciclo, 1
instance = comp, \X_regis|Mux50~3\, X_regis|Mux50~3, uniciclo, 1
instance = comp, \X_regis|Mux50~6\, X_regis|Mux50~6, uniciclo, 1
instance = comp, \X_regis|Mux50~9\, X_regis|Mux50~9, uniciclo, 1
instance = comp, \X_regis|Mux50~20\, X_regis|Mux50~20, uniciclo, 1
instance = comp, \alu|Mux19~0\, alu|Mux19~0, uniciclo, 1
instance = comp, \X_regis|um_Reg[11][12]\, X_regis|um_Reg[11][12], uniciclo, 1
instance = comp, \X_regis|um_Reg[9][12]\, X_regis|um_Reg[9][12], uniciclo, 1
instance = comp, \X_regis|um_Reg[10][12]~feeder\, X_regis|um_Reg[10][12]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[10][12]\, X_regis|um_Reg[10][12], uniciclo, 1
instance = comp, \X_regis|um_Reg[8][12]\, X_regis|um_Reg[8][12], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[12]~432\, muxlui_inA_ula|result[12]~432, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[12]~433\, muxlui_inA_ula|result[12]~433, uniciclo, 1
instance = comp, \X_regis|um_Reg[1][12]\, X_regis|um_Reg[1][12], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[12]~434\, muxlui_inA_ula|result[12]~434, uniciclo, 1
instance = comp, \X_regis|um_Reg[2][12]\, X_regis|um_Reg[2][12], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[12]~435\, muxlui_inA_ula|result[12]~435, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[12]~436\, muxlui_inA_ula|result[12]~436, uniciclo, 1
instance = comp, \X_regis|um_Reg[15][12]\, X_regis|um_Reg[15][12], uniciclo, 1
instance = comp, \X_regis|um_Reg[14][12]\, X_regis|um_Reg[14][12], uniciclo, 1
instance = comp, \X_regis|um_Reg[13][12]\, X_regis|um_Reg[13][12], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[12]~437\, muxlui_inA_ula|result[12]~437, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[12]~438\, muxlui_inA_ula|result[12]~438, uniciclo, 1
instance = comp, \X_regis|um_Reg[6][12]\, X_regis|um_Reg[6][12], uniciclo, 1
instance = comp, \X_regis|um_Reg[4][12]~feeder\, X_regis|um_Reg[4][12]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[4][12]\, X_regis|um_Reg[4][12], uniciclo, 1
instance = comp, \X_regis|um_Reg[5][12]\, X_regis|um_Reg[5][12], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[12]~430\, muxlui_inA_ula|result[12]~430, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[12]~431\, muxlui_inA_ula|result[12]~431, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[12]~439\, muxlui_inA_ula|result[12]~439, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[12]~440\, muxlui_inA_ula|result[12]~440, uniciclo, 1
instance = comp, \alu|saida~27\, alu|saida~27, uniciclo, 1
instance = comp, \alu|ShiftRight0~95\, alu|ShiftRight0~95, uniciclo, 1
instance = comp, \alu|ShiftRight0~14\, alu|ShiftRight0~14, uniciclo, 1
instance = comp, \alu|ShiftRight0~15\, alu|ShiftRight0~15, uniciclo, 1
instance = comp, \alu|ShiftRight0~71\, alu|ShiftRight0~71, uniciclo, 1
instance = comp, \alu|Mux19~1\, alu|Mux19~1, uniciclo, 1
instance = comp, \alu|Mux19~2\, alu|Mux19~2, uniciclo, 1
instance = comp, \alu|Mux19~3\, alu|Mux19~3, uniciclo, 1
instance = comp, \alu|Mux19~4\, alu|Mux19~4, uniciclo, 1
instance = comp, \alu|Mux19~6\, alu|Mux19~6, uniciclo, 1
instance = comp, \alu|Mux19~7\, alu|Mux19~7, uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[12]~47\, mux_jal_jalr_Xreg|result[12]~47, uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[12]~48\, mux_jal_jalr_Xreg|result[12]~48, uniciclo, 1
instance = comp, \X_regis|um_Reg[3][12]~feeder\, X_regis|um_Reg[3][12]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[3][12]\, X_regis|um_Reg[3][12], uniciclo, 1
instance = comp, \X_regis|um_Reg[7][12]~feeder\, X_regis|um_Reg[7][12]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[7][12]\, X_regis|um_Reg[7][12], uniciclo, 1
instance = comp, \X_regis|Mux51~12\, X_regis|Mux51~12, uniciclo, 1
instance = comp, \X_regis|Mux51~13\, X_regis|Mux51~13, uniciclo, 1
instance = comp, \X_regis|Mux51~14\, X_regis|Mux51~14, uniciclo, 1
instance = comp, \X_regis|Mux51~15\, X_regis|Mux51~15, uniciclo, 1
instance = comp, \X_regis|Mux51~16\, X_regis|Mux51~16, uniciclo, 1
instance = comp, \X_regis|Mux51~17\, X_regis|Mux51~17, uniciclo, 1
instance = comp, \X_regis|Mux51~18\, X_regis|Mux51~18, uniciclo, 1
instance = comp, \X_regis|Mux51~19\, X_regis|Mux51~19, uniciclo, 1
instance = comp, \X_regis|Mux51~2\, X_regis|Mux51~2, uniciclo, 1
instance = comp, \X_regis|Mux51~3\, X_regis|Mux51~3, uniciclo, 1
instance = comp, \X_regis|Mux51~4\, X_regis|Mux51~4, uniciclo, 1
instance = comp, \X_regis|Mux51~5\, X_regis|Mux51~5, uniciclo, 1
instance = comp, \X_regis|Mux51~6\, X_regis|Mux51~6, uniciclo, 1
instance = comp, \X_regis|um_Reg[22][12]~feeder\, X_regis|um_Reg[22][12]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[22][12]\, X_regis|um_Reg[22][12], uniciclo, 1
instance = comp, \X_regis|Mux51~7\, X_regis|Mux51~7, uniciclo, 1
instance = comp, \X_regis|Mux51~8\, X_regis|Mux51~8, uniciclo, 1
instance = comp, \X_regis|um_Reg[26][12]\, X_regis|um_Reg[26][12], uniciclo, 1
instance = comp, \X_regis|Mux51~0\, X_regis|Mux51~0, uniciclo, 1
instance = comp, \X_regis|Mux51~1\, X_regis|Mux51~1, uniciclo, 1
instance = comp, \X_regis|Mux51~9\, X_regis|Mux51~9, uniciclo, 1
instance = comp, \X_regis|Mux51~20\, X_regis|Mux51~20, uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[17]~36\, mux_jal_jalr_Xreg|result[17]~36, uniciclo, 1
instance = comp, \alu|Add1~34\, alu|Add1~34, uniciclo, 1
instance = comp, \alu|Mux14~0\, alu|Mux14~0, uniciclo, 1
instance = comp, \alu|ShiftRight0~43\, alu|ShiftRight0~43, uniciclo, 1
instance = comp, \alu|ShiftRight1~66\, alu|ShiftRight1~66, uniciclo, 1
instance = comp, \alu|ShiftLeft0~51\, alu|ShiftLeft0~51, uniciclo, 1
instance = comp, \alu|ShiftLeft0~34\, alu|ShiftLeft0~34, uniciclo, 1
instance = comp, \alu|ShiftLeft0~87\, alu|ShiftLeft0~87, uniciclo, 1
instance = comp, \alu|ShiftLeft0~69\, alu|ShiftLeft0~69, uniciclo, 1
instance = comp, \alu|ShiftLeft0~90\, alu|ShiftLeft0~90, uniciclo, 1
instance = comp, \alu|ShiftLeft0~21\, alu|ShiftLeft0~21, uniciclo, 1
instance = comp, \alu|Mux14~1\, alu|Mux14~1, uniciclo, 1
instance = comp, \alu|Mux14~2\, alu|Mux14~2, uniciclo, 1
instance = comp, \alu|ShiftRight0~103\, alu|ShiftRight0~103, uniciclo, 1
instance = comp, \alu|Mux14~3\, alu|Mux14~3, uniciclo, 1
instance = comp, \alu|Mux14~4\, alu|Mux14~4, uniciclo, 1
instance = comp, \alu|Mux14~5\, alu|Mux14~5, uniciclo, 1
instance = comp, \alu|Mux14~6\, alu|Mux14~6, uniciclo, 1
instance = comp, \alu|Mux14~7\, alu|Mux14~7, uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[17]~37\, mux_jal_jalr_Xreg|result[17]~37, uniciclo, 1
instance = comp, \X_regis|um_Reg[4][17]~feeder\, X_regis|um_Reg[4][17]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[4][17]\, X_regis|um_Reg[4][17], uniciclo, 1
instance = comp, \X_regis|Mux46~14\, X_regis|Mux46~14, uniciclo, 1
instance = comp, \X_regis|Mux46~15\, X_regis|Mux46~15, uniciclo, 1
instance = comp, \X_regis|Mux46~16\, X_regis|Mux46~16, uniciclo, 1
instance = comp, \X_regis|Mux46~10\, X_regis|Mux46~10, uniciclo, 1
instance = comp, \X_regis|Mux46~11\, X_regis|Mux46~11, uniciclo, 1
instance = comp, \X_regis|Mux46~17\, X_regis|Mux46~17, uniciclo, 1
instance = comp, \X_regis|Mux46~18\, X_regis|Mux46~18, uniciclo, 1
instance = comp, \X_regis|Mux46~19\, X_regis|Mux46~19, uniciclo, 1
instance = comp, \X_regis|um_Reg[25][17]~feeder\, X_regis|um_Reg[25][17]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[25][17]\, X_regis|um_Reg[25][17], uniciclo, 1
instance = comp, \X_regis|Mux46~5\, X_regis|Mux46~5, uniciclo, 1
instance = comp, \X_regis|Mux46~2\, X_regis|Mux46~2, uniciclo, 1
instance = comp, \X_regis|Mux46~3\, X_regis|Mux46~3, uniciclo, 1
instance = comp, \X_regis|Mux46~6\, X_regis|Mux46~6, uniciclo, 1
instance = comp, \X_regis|um_Reg[19][17]\, X_regis|um_Reg[19][17], uniciclo, 1
instance = comp, \X_regis|um_Reg[18][17]\, X_regis|um_Reg[18][17], uniciclo, 1
instance = comp, \X_regis|Mux46~0\, X_regis|Mux46~0, uniciclo, 1
instance = comp, \X_regis|Mux46~1\, X_regis|Mux46~1, uniciclo, 1
instance = comp, \X_regis|um_Reg[22][17]\, X_regis|um_Reg[22][17], uniciclo, 1
instance = comp, \X_regis|Mux46~7\, X_regis|Mux46~7, uniciclo, 1
instance = comp, \X_regis|Mux46~8\, X_regis|Mux46~8, uniciclo, 1
instance = comp, \X_regis|Mux46~9\, X_regis|Mux46~9, uniciclo, 1
instance = comp, \X_regis|Mux46~20\, X_regis|Mux46~20, uniciclo, 1
instance = comp, \mux_inB_ula|result[17]~21\, mux_inB_ula|result[17]~21, uniciclo, 1
instance = comp, \alu|Add1~36\, alu|Add1~36, uniciclo, 1
instance = comp, \alu|Mux12~0\, alu|Mux12~0, uniciclo, 1
instance = comp, \alu|ShiftRight1~32\, alu|ShiftRight1~32, uniciclo, 1
instance = comp, \alu|ShiftRight1~36\, alu|ShiftRight1~36, uniciclo, 1
instance = comp, \alu|ShiftRight1~37\, alu|ShiftRight1~37, uniciclo, 1
instance = comp, \alu|ShiftRight0~64\, alu|ShiftRight0~64, uniciclo, 1
instance = comp, \alu|ShiftLeft0~95\, alu|ShiftLeft0~95, uniciclo, 1
instance = comp, \alu|ShiftLeft0~148\, alu|ShiftLeft0~148, uniciclo, 1
instance = comp, \alu|Mux12~1\, alu|Mux12~1, uniciclo, 1
instance = comp, \alu|Mux12~2\, alu|Mux12~2, uniciclo, 1
instance = comp, \alu|Mux12~3\, alu|Mux12~3, uniciclo, 1
instance = comp, \alu|Mux12~4\, alu|Mux12~4, uniciclo, 1
instance = comp, \alu|Mux12~5\, alu|Mux12~5, uniciclo, 1
instance = comp, \alu|Mux12~6\, alu|Mux12~6, uniciclo, 1
instance = comp, \alu|Mux12~7\, alu|Mux12~7, uniciclo, 1
instance = comp, \sum_imm_pc|Add0~37\, sum_imm_pc|Add0~37, uniciclo, 1
instance = comp, \sum_imm_pc|Add0~38\, sum_imm_pc|Add0~38, uniciclo, 1
instance = comp, \PC_P|address_out[19]\, PC_P|address_out[19], uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[19]~31\, mux_jal_jalr_Xreg|result[19]~31, uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[19]~32\, mux_jal_jalr_Xreg|result[19]~32, uniciclo, 1
instance = comp, \X_regis|um_Reg[23][19]~feeder\, X_regis|um_Reg[23][19]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[23][19]\, X_regis|um_Reg[23][19], uniciclo, 1
instance = comp, \X_regis|um_Reg[31][19]~feeder\, X_regis|um_Reg[31][19]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[31][19]\, X_regis|um_Reg[31][19], uniciclo, 1
instance = comp, \X_regis|Mux44~7\, X_regis|Mux44~7, uniciclo, 1
instance = comp, \X_regis|Mux44~8\, X_regis|Mux44~8, uniciclo, 1
instance = comp, \X_regis|um_Reg[29][19]~feeder\, X_regis|um_Reg[29][19]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[29][19]\, X_regis|um_Reg[29][19], uniciclo, 1
instance = comp, \X_regis|um_Reg[20][19]\, X_regis|um_Reg[20][19], uniciclo, 1
instance = comp, \X_regis|Mux44~2\, X_regis|Mux44~2, uniciclo, 1
instance = comp, \X_regis|Mux44~3\, X_regis|Mux44~3, uniciclo, 1
instance = comp, \X_regis|Mux44~4\, X_regis|Mux44~4, uniciclo, 1
instance = comp, \X_regis|Mux44~5\, X_regis|Mux44~5, uniciclo, 1
instance = comp, \X_regis|Mux44~6\, X_regis|Mux44~6, uniciclo, 1
instance = comp, \X_regis|Mux44~9\, X_regis|Mux44~9, uniciclo, 1
instance = comp, \X_regis|Mux44~10\, X_regis|Mux44~10, uniciclo, 1
instance = comp, \X_regis|Mux44~11\, X_regis|Mux44~11, uniciclo, 1
instance = comp, \X_regis|um_Reg[11][19]~feeder\, X_regis|um_Reg[11][19]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[11][19]\, X_regis|um_Reg[11][19], uniciclo, 1
instance = comp, \X_regis|Mux44~17\, X_regis|Mux44~17, uniciclo, 1
instance = comp, \X_regis|um_Reg[15][19]\, X_regis|um_Reg[15][19], uniciclo, 1
instance = comp, \X_regis|Mux44~18\, X_regis|Mux44~18, uniciclo, 1
instance = comp, \X_regis|Mux44~14\, X_regis|Mux44~14, uniciclo, 1
instance = comp, \X_regis|Mux44~15\, X_regis|Mux44~15, uniciclo, 1
instance = comp, \X_regis|um_Reg[12][19]~feeder\, X_regis|um_Reg[12][19]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[12][19]\, X_regis|um_Reg[12][19], uniciclo, 1
instance = comp, \X_regis|Mux44~12\, X_regis|Mux44~12, uniciclo, 1
instance = comp, \X_regis|Mux44~13\, X_regis|Mux44~13, uniciclo, 1
instance = comp, \X_regis|Mux44~16\, X_regis|Mux44~16, uniciclo, 1
instance = comp, \X_regis|Mux44~19\, X_regis|Mux44~19, uniciclo, 1
instance = comp, \X_regis|Mux44~20\, X_regis|Mux44~20, uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[23]~21\, mux_jal_jalr_Xreg|result[23]~21, uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[23]~22\, mux_jal_jalr_Xreg|result[23]~22, uniciclo, 1
instance = comp, \X_regis|um_Reg[27][23]~feeder\, X_regis|um_Reg[27][23]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[27][23]\, X_regis|um_Reg[27][23], uniciclo, 1
instance = comp, \X_regis|um_Reg[31][23]\, X_regis|um_Reg[31][23], uniciclo, 1
instance = comp, \X_regis|um_Reg[23][23]\, X_regis|um_Reg[23][23], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[23]~196\, muxlui_inA_ula|result[23]~196, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[23]~197\, muxlui_inA_ula|result[23]~197, uniciclo, 1
instance = comp, \X_regis|um_Reg[21][23]~feeder\, X_regis|um_Reg[21][23]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[21][23]\, X_regis|um_Reg[21][23], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[23]~189\, muxlui_inA_ula|result[23]~189, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[23]~190\, muxlui_inA_ula|result[23]~190, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[23]~191\, muxlui_inA_ula|result[23]~191, uniciclo, 1
instance = comp, \X_regis|um_Reg[30][23]\, X_regis|um_Reg[30][23], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[23]~192\, muxlui_inA_ula|result[23]~192, uniciclo, 1
instance = comp, \X_regis|um_Reg[24][23]\, X_regis|um_Reg[24][23], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[23]~193\, muxlui_inA_ula|result[23]~193, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[23]~194\, muxlui_inA_ula|result[23]~194, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[23]~195\, muxlui_inA_ula|result[23]~195, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[23]~198\, muxlui_inA_ula|result[23]~198, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[23]~209\, muxlui_inA_ula|result[23]~209, uniciclo, 1
instance = comp, \alu|Mux8~6\, alu|Mux8~6, uniciclo, 1
instance = comp, \imm|Mux8~0\, imm|Mux8~0, uniciclo, 1
instance = comp, \imm|Mux8~1\, imm|Mux8~1, uniciclo, 1
instance = comp, \mux_inB_ula|result[23]~15\, mux_inB_ula|result[23]~15, uniciclo, 1
instance = comp, \alu|ShiftRight0~105\, alu|ShiftRight0~105, uniciclo, 1
instance = comp, \alu|ShiftRight1~53\, alu|ShiftRight1~53, uniciclo, 1
instance = comp, \alu|ShiftRight0~83\, alu|ShiftRight0~83, uniciclo, 1
instance = comp, \alu|ShiftLeft0~111\, alu|ShiftLeft0~111, uniciclo, 1
instance = comp, \alu|ShiftLeft0~41\, alu|ShiftLeft0~41, uniciclo, 1
instance = comp, \alu|ShiftLeft0~44\, alu|ShiftLeft0~44, uniciclo, 1
instance = comp, \alu|Mux8~7\, alu|Mux8~7, uniciclo, 1
instance = comp, \alu|Mux8~8\, alu|Mux8~8, uniciclo, 1
instance = comp, \alu|Mux8~9\, alu|Mux8~9, uniciclo, 1
instance = comp, \alu|Mux8~10\, alu|Mux8~10, uniciclo, 1
instance = comp, \alu|Mux8~11\, alu|Mux8~11, uniciclo, 1
instance = comp, \alu|Mux8~12\, alu|Mux8~12, uniciclo, 1
instance = comp, \alu|Mux8~13\, alu|Mux8~13, uniciclo, 1
instance = comp, \sum_pc_4|result[23]~42\, sum_pc_4|result[23]~42, uniciclo, 1
instance = comp, \sum_imm_pc|Add0~45\, sum_imm_pc|Add0~45, uniciclo, 1
instance = comp, \sum_imm_pc|Add0~46\, sum_imm_pc|Add0~46, uniciclo, 1
instance = comp, \PC_P|address_out[23]\, PC_P|address_out[23], uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[26]~15\, mux_jal_jalr_Xreg|result[26]~15, uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[26]~16\, mux_jal_jalr_Xreg|result[26]~16, uniciclo, 1
instance = comp, \X_regis|um_Reg[21][26]~feeder\, X_regis|um_Reg[21][26]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[21][26]\, X_regis|um_Reg[21][26], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[26]~127\, muxlui_inA_ula|result[26]~127, uniciclo, 1
instance = comp, \X_regis|um_Reg[28][26]\, X_regis|um_Reg[28][26], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[26]~130\, muxlui_inA_ula|result[26]~130, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[26]~131\, muxlui_inA_ula|result[26]~131, uniciclo, 1
instance = comp, \X_regis|um_Reg[26][26]~feeder\, X_regis|um_Reg[26][26]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[26][26]\, X_regis|um_Reg[26][26], uniciclo, 1
instance = comp, \X_regis|um_Reg[30][26]\, X_regis|um_Reg[30][26], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[26]~128\, muxlui_inA_ula|result[26]~128, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[26]~129\, muxlui_inA_ula|result[26]~129, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[26]~132\, muxlui_inA_ula|result[26]~132, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[26]~135\, muxlui_inA_ula|result[26]~135, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[26]~694\, muxlui_inA_ula|result[26]~694, uniciclo, 1
instance = comp, \alu|ShiftRight1~7\, alu|ShiftRight1~7, uniciclo, 1
instance = comp, \alu|ShiftRight1~50\, alu|ShiftRight1~50, uniciclo, 1
instance = comp, \alu|ShiftRight0~106\, alu|ShiftRight0~106, uniciclo, 1
instance = comp, \alu|ShiftRight0~92\, alu|ShiftRight0~92, uniciclo, 1
instance = comp, \alu|Mux21~6\, alu|Mux21~6, uniciclo, 1
instance = comp, \alu|Mux21~7\, alu|Mux21~7, uniciclo, 1
instance = comp, \alu|Mux21~9\, alu|Mux21~9, uniciclo, 1
instance = comp, \alu|Mux21~11\, alu|Mux21~11, uniciclo, 1
instance = comp, \alu|Mux21~5\, alu|Mux21~5, uniciclo, 1
instance = comp, \alu|Mux21~12\, alu|Mux21~12, uniciclo, 1
instance = comp, \sum_pc_4|result[10]~16\, sum_pc_4|result[10]~16, uniciclo, 1
instance = comp, \sum_imm_pc|Add0~19\, sum_imm_pc|Add0~19, uniciclo, 1
instance = comp, \sum_imm_pc|Add0~20\, sum_imm_pc|Add0~20, uniciclo, 1
instance = comp, \PC_P|address_out[10]\, PC_P|address_out[10], uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[11]~50\, mux_jal_jalr_Xreg|result[11]~50, uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[11]~49\, mux_jal_jalr_Xreg|result[11]~49, uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[11]~51\, mux_jal_jalr_Xreg|result[11]~51, uniciclo, 1
instance = comp, \X_regis|um_Reg[23][11]\, X_regis|um_Reg[23][11], uniciclo, 1
instance = comp, \X_regis|Mux52~7\, X_regis|Mux52~7, uniciclo, 1
instance = comp, \X_regis|Mux52~8\, X_regis|Mux52~8, uniciclo, 1
instance = comp, \X_regis|Mux52~0\, X_regis|Mux52~0, uniciclo, 1
instance = comp, \X_regis|Mux52~1\, X_regis|Mux52~1, uniciclo, 1
instance = comp, \X_regis|um_Reg[24][11]~feeder\, X_regis|um_Reg[24][11]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[24][11]\, X_regis|um_Reg[24][11], uniciclo, 1
instance = comp, \X_regis|Mux52~4\, X_regis|Mux52~4, uniciclo, 1
instance = comp, \X_regis|Mux52~5\, X_regis|Mux52~5, uniciclo, 1
instance = comp, \X_regis|um_Reg[29][11]\, X_regis|um_Reg[29][11], uniciclo, 1
instance = comp, \X_regis|Mux52~2\, X_regis|Mux52~2, uniciclo, 1
instance = comp, \X_regis|Mux52~3\, X_regis|Mux52~3, uniciclo, 1
instance = comp, \X_regis|Mux52~6\, X_regis|Mux52~6, uniciclo, 1
instance = comp, \X_regis|Mux52~9\, X_regis|Mux52~9, uniciclo, 1
instance = comp, \X_regis|um_Reg[10][11]~feeder\, X_regis|um_Reg[10][11]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[10][11]\, X_regis|um_Reg[10][11], uniciclo, 1
instance = comp, \X_regis|Mux52~12\, X_regis|Mux52~12, uniciclo, 1
instance = comp, \X_regis|um_Reg[14][11]\, X_regis|um_Reg[14][11], uniciclo, 1
instance = comp, \X_regis|um_Reg[12][11]~feeder\, X_regis|um_Reg[12][11]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[12][11]\, X_regis|um_Reg[12][11], uniciclo, 1
instance = comp, \X_regis|Mux52~13\, X_regis|Mux52~13, uniciclo, 1
instance = comp, \X_regis|um_Reg[4][11]~feeder\, X_regis|um_Reg[4][11]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[4][11]\, X_regis|um_Reg[4][11], uniciclo, 1
instance = comp, \X_regis|Mux52~14\, X_regis|Mux52~14, uniciclo, 1
instance = comp, \X_regis|Mux52~15\, X_regis|Mux52~15, uniciclo, 1
instance = comp, \X_regis|Mux52~16\, X_regis|Mux52~16, uniciclo, 1
instance = comp, \X_regis|Mux52~17\, X_regis|Mux52~17, uniciclo, 1
instance = comp, \X_regis|Mux52~18\, X_regis|Mux52~18, uniciclo, 1
instance = comp, \X_regis|Mux52~19\, X_regis|Mux52~19, uniciclo, 1
instance = comp, \X_regis|Mux52~20\, X_regis|Mux52~20, uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[10]~52\, mux_jal_jalr_Xreg|result[10]~52, uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[10]~53\, mux_jal_jalr_Xreg|result[10]~53, uniciclo, 1
instance = comp, \X_regis|um_Reg[15][10]\, X_regis|um_Reg[15][10], uniciclo, 1
instance = comp, \X_regis|um_Reg[13][10]\, X_regis|um_Reg[13][10], uniciclo, 1
instance = comp, \X_regis|um_Reg[11][10]\, X_regis|um_Reg[11][10], uniciclo, 1
instance = comp, \X_regis|Mux53~17\, X_regis|Mux53~17, uniciclo, 1
instance = comp, \X_regis|Mux53~18\, X_regis|Mux53~18, uniciclo, 1
instance = comp, \X_regis|Mux53~10\, X_regis|Mux53~10, uniciclo, 1
instance = comp, \X_regis|um_Reg[14][10]~feeder\, X_regis|um_Reg[14][10]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[14][10]\, X_regis|um_Reg[14][10], uniciclo, 1
instance = comp, \X_regis|Mux53~11\, X_regis|Mux53~11, uniciclo, 1
instance = comp, \X_regis|Mux53~19\, X_regis|Mux53~19, uniciclo, 1
instance = comp, \X_regis|um_Reg[30][10]~feeder\, X_regis|um_Reg[30][10]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[30][10]\, X_regis|um_Reg[30][10], uniciclo, 1
instance = comp, \X_regis|um_Reg[23][10]~feeder\, X_regis|um_Reg[23][10]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[23][10]\, X_regis|um_Reg[23][10], uniciclo, 1
instance = comp, \X_regis|Mux53~7\, X_regis|Mux53~7, uniciclo, 1
instance = comp, \X_regis|Mux53~8\, X_regis|Mux53~8, uniciclo, 1
instance = comp, \X_regis|um_Reg[17][10]~feeder\, X_regis|um_Reg[17][10]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[17][10]\, X_regis|um_Reg[17][10], uniciclo, 1
instance = comp, \X_regis|um_Reg[25][10]\, X_regis|um_Reg[25][10], uniciclo, 1
instance = comp, \X_regis|Mux53~4\, X_regis|Mux53~4, uniciclo, 1
instance = comp, \X_regis|Mux53~5\, X_regis|Mux53~5, uniciclo, 1
instance = comp, \X_regis|Mux53~6\, X_regis|Mux53~6, uniciclo, 1
instance = comp, \X_regis|Mux53~0\, X_regis|Mux53~0, uniciclo, 1
instance = comp, \X_regis|Mux53~1\, X_regis|Mux53~1, uniciclo, 1
instance = comp, \X_regis|Mux53~9\, X_regis|Mux53~9, uniciclo, 1
instance = comp, \X_regis|Mux53~20\, X_regis|Mux53~20, uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[2]~69\, mux_jal_jalr_Xreg|result[2]~69, uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[2]~70\, mux_jal_jalr_Xreg|result[2]~70, uniciclo, 1
instance = comp, \X_regis|um_Reg[2][2]\, X_regis|um_Reg[2][2], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[2]~644\, muxlui_inA_ula|result[2]~644, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[2]~645\, muxlui_inA_ula|result[2]~645, uniciclo, 1
instance = comp, \X_regis|um_Reg[11][2]\, X_regis|um_Reg[11][2], uniciclo, 1
instance = comp, \X_regis|um_Reg[10][2]\, X_regis|um_Reg[10][2], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[2]~642\, muxlui_inA_ula|result[2]~642, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[2]~643\, muxlui_inA_ula|result[2]~643, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[2]~646\, muxlui_inA_ula|result[2]~646, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[2]~647\, muxlui_inA_ula|result[2]~647, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[2]~648\, muxlui_inA_ula|result[2]~648, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[2]~649\, muxlui_inA_ula|result[2]~649, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[2]~650\, muxlui_inA_ula|result[2]~650, uniciclo, 1
instance = comp, \alu|Add1~2\, alu|Add1~2, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[3]~629\, muxlui_inA_ula|result[3]~629, uniciclo, 1
instance = comp, \alu|Mux29~25\, alu|Mux29~25, uniciclo, 1
instance = comp, \alu|Mux29~23\, alu|Mux29~23, uniciclo, 1
instance = comp, \alu|Mux29~6\, alu|Mux29~6, uniciclo, 1
instance = comp, \alu|Add2~0\, alu|Add2~0, uniciclo, 1
instance = comp, \alu|Add2~2\, alu|Add2~2, uniciclo, 1
instance = comp, \alu|Add2~4\, alu|Add2~4, uniciclo, 1
instance = comp, \alu|Add2~6\, alu|Add2~6, uniciclo, 1
instance = comp, \alu|ShiftRight1~29\, alu|ShiftRight1~29, uniciclo, 1
instance = comp, \alu|ShiftRight1~42\, alu|ShiftRight1~42, uniciclo, 1
instance = comp, \alu|ShiftRight0~65\, alu|ShiftRight0~65, uniciclo, 1
instance = comp, \alu|ShiftRight1~24\, alu|ShiftRight1~24, uniciclo, 1
instance = comp, \alu|ShiftRight0~11\, alu|ShiftRight0~11, uniciclo, 1
instance = comp, \alu|ShiftRight1~39\, alu|ShiftRight1~39, uniciclo, 1
instance = comp, \alu|Mux28~0\, alu|Mux28~0, uniciclo, 1
instance = comp, \alu|Mux28~1\, alu|Mux28~1, uniciclo, 1
instance = comp, \alu|Mux28~2\, alu|Mux28~2, uniciclo, 1
instance = comp, \alu|Mux28~3\, alu|Mux28~3, uniciclo, 1
instance = comp, \alu|Mux28~4\, alu|Mux28~4, uniciclo, 1
instance = comp, \alu|Mux28~5\, alu|Mux28~5, uniciclo, 1
instance = comp, \alu|Mux28~6\, alu|Mux28~6, uniciclo, 1
instance = comp, \alu|Mux28~7\, alu|Mux28~7, uniciclo, 1
instance = comp, \alu|Mux28~8\, alu|Mux28~8, uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[18]~34\, mux_jal_jalr_Xreg|result[18]~34, uniciclo, 1
instance = comp, \alu|Mux13~0\, alu|Mux13~0, uniciclo, 1
instance = comp, \alu|saida~32\, alu|saida~32, uniciclo, 1
instance = comp, \alu|Mux13~5\, alu|Mux13~5, uniciclo, 1
instance = comp, \alu|saida~33\, alu|saida~33, uniciclo, 1
instance = comp, \alu|ShiftRight0~58\, alu|ShiftRight0~58, uniciclo, 1
instance = comp, \alu|ShiftRight0~59\, alu|ShiftRight0~59, uniciclo, 1
instance = comp, \alu|ShiftRight1~22\, alu|ShiftRight1~22, uniciclo, 1
instance = comp, \alu|ShiftRight0~60\, alu|ShiftRight0~60, uniciclo, 1
instance = comp, \alu|ShiftRight0~61\, alu|ShiftRight0~61, uniciclo, 1
instance = comp, \alu|ShiftLeft0~91\, alu|ShiftLeft0~91, uniciclo, 1
instance = comp, \alu|ShiftRight0~56\, alu|ShiftRight0~56, uniciclo, 1
instance = comp, \alu|ShiftLeft0~147\, alu|ShiftLeft0~147, uniciclo, 1
instance = comp, \alu|Mux13~1\, alu|Mux13~1, uniciclo, 1
instance = comp, \alu|Mux13~2\, alu|Mux13~2, uniciclo, 1
instance = comp, \alu|Mux13~3\, alu|Mux13~3, uniciclo, 1
instance = comp, \alu|Mux13~4\, alu|Mux13~4, uniciclo, 1
instance = comp, \alu|Mux13~6\, alu|Mux13~6, uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[18]~33\, mux_jal_jalr_Xreg|result[18]~33, uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[18]~35\, mux_jal_jalr_Xreg|result[18]~35, uniciclo, 1
instance = comp, \X_regis|um_Reg[12][18]\, X_regis|um_Reg[12][18], uniciclo, 1
instance = comp, \X_regis|Mux45~10\, X_regis|Mux45~10, uniciclo, 1
instance = comp, \X_regis|Mux45~11\, X_regis|Mux45~11, uniciclo, 1
instance = comp, \X_regis|Mux45~14\, X_regis|Mux45~14, uniciclo, 1
instance = comp, \X_regis|Mux45~15\, X_regis|Mux45~15, uniciclo, 1
instance = comp, \X_regis|Mux45~12\, X_regis|Mux45~12, uniciclo, 1
instance = comp, \X_regis|Mux45~13\, X_regis|Mux45~13, uniciclo, 1
instance = comp, \X_regis|Mux45~16\, X_regis|Mux45~16, uniciclo, 1
instance = comp, \X_regis|Mux45~19\, X_regis|Mux45~19, uniciclo, 1
instance = comp, \X_regis|um_Reg[22][18]\, X_regis|um_Reg[22][18], uniciclo, 1
instance = comp, \X_regis|Mux45~7\, X_regis|Mux45~7, uniciclo, 1
instance = comp, \X_regis|Mux45~8\, X_regis|Mux45~8, uniciclo, 1
instance = comp, \X_regis|um_Reg[29][18]\, X_regis|um_Reg[29][18], uniciclo, 1
instance = comp, \X_regis|Mux45~2\, X_regis|Mux45~2, uniciclo, 1
instance = comp, \X_regis|Mux45~3\, X_regis|Mux45~3, uniciclo, 1
instance = comp, \X_regis|um_Reg[25][18]~feeder\, X_regis|um_Reg[25][18]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[25][18]\, X_regis|um_Reg[25][18], uniciclo, 1
instance = comp, \X_regis|um_Reg[17][18]~feeder\, X_regis|um_Reg[17][18]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[17][18]\, X_regis|um_Reg[17][18], uniciclo, 1
instance = comp, \X_regis|um_Reg[16][18]\, X_regis|um_Reg[16][18], uniciclo, 1
instance = comp, \X_regis|Mux45~4\, X_regis|Mux45~4, uniciclo, 1
instance = comp, \X_regis|Mux45~5\, X_regis|Mux45~5, uniciclo, 1
instance = comp, \X_regis|Mux45~6\, X_regis|Mux45~6, uniciclo, 1
instance = comp, \X_regis|Mux45~0\, X_regis|Mux45~0, uniciclo, 1
instance = comp, \X_regis|Mux45~1\, X_regis|Mux45~1, uniciclo, 1
instance = comp, \X_regis|Mux45~9\, X_regis|Mux45~9, uniciclo, 1
instance = comp, \X_regis|Mux45~20\, X_regis|Mux45~20, uniciclo, 1
instance = comp, \alu|Mux0~0\, alu|Mux0~0, uniciclo, 1
instance = comp, \imm|Mux0~3\, imm|Mux0~3, uniciclo, 1
instance = comp, \mux_inB_ula|result[31]~7\, mux_inB_ula|result[31]~7, uniciclo, 1
instance = comp, \alu|Mux31~13\, alu|Mux31~13, uniciclo, 1
instance = comp, \alu|Mux31~14\, alu|Mux31~14, uniciclo, 1
instance = comp, \alu|Mux31~7\, alu|Mux31~7, uniciclo, 1
instance = comp, \alu|ShiftLeft0~77\, alu|ShiftLeft0~77, uniciclo, 1
instance = comp, \alu|ShiftLeft0~145\, alu|ShiftLeft0~145, uniciclo, 1
instance = comp, \alu|Mux31~15\, alu|Mux31~15, uniciclo, 1
instance = comp, \alu|Add2~62\, alu|Add2~62, uniciclo, 1
instance = comp, \alu|Mux31~16\, alu|Mux31~16, uniciclo, 1
instance = comp, \alu|Mux0~1\, alu|Mux0~1, uniciclo, 1
instance = comp, \alu|Mux0~2\, alu|Mux0~2, uniciclo, 1
instance = comp, \alu|Mux0~3\, alu|Mux0~3, uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[31]~3\, mux_jal_jalr_Xreg|result[31]~3, uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[31]~4\, mux_jal_jalr_Xreg|result[31]~4, uniciclo, 1
instance = comp, \X_regis|um_Reg[23][31]\, X_regis|um_Reg[23][31], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[31]~28\, muxlui_inA_ula|result[31]~28, uniciclo, 1
instance = comp, \X_regis|um_Reg[31][31]\, X_regis|um_Reg[31][31], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[31]~29\, muxlui_inA_ula|result[31]~29, uniciclo, 1
instance = comp, \X_regis|um_Reg[22][31]\, X_regis|um_Reg[22][31], uniciclo, 1
instance = comp, \X_regis|um_Reg[30][31]~feeder\, X_regis|um_Reg[30][31]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[30][31]\, X_regis|um_Reg[30][31], uniciclo, 1
instance = comp, \X_regis|um_Reg[18][31]~feeder\, X_regis|um_Reg[18][31]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[18][31]\, X_regis|um_Reg[18][31], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[31]~23\, muxlui_inA_ula|result[31]~23, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[31]~24\, muxlui_inA_ula|result[31]~24, uniciclo, 1
instance = comp, \X_regis|um_Reg[24][31]\, X_regis|um_Reg[24][31], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[31]~25\, muxlui_inA_ula|result[31]~25, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[31]~26\, muxlui_inA_ula|result[31]~26, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[31]~27\, muxlui_inA_ula|result[31]~27, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[31]~30\, muxlui_inA_ula|result[31]~30, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[31]~41\, muxlui_inA_ula|result[31]~41, uniciclo, 1
instance = comp, \alu|subu[31]~0\, alu|subu[31]~0, uniciclo, 1
instance = comp, \alu|Mux31~1\, alu|Mux31~1, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[0]~20\, muxlui_inA_ula|result[0]~20, uniciclo, 1
instance = comp, \alu|Mux31~3\, alu|Mux31~3, uniciclo, 1
instance = comp, \alu|ShiftRight0~10\, alu|ShiftRight0~10, uniciclo, 1
instance = comp, \alu|ShiftRight0~12\, alu|ShiftRight0~12, uniciclo, 1
instance = comp, \alu|ShiftRight0~16\, alu|ShiftRight0~16, uniciclo, 1
instance = comp, \alu|ShiftRight0~20\, alu|ShiftRight0~20, uniciclo, 1
instance = comp, \alu|ShiftRight0~18\, alu|ShiftRight0~18, uniciclo, 1
instance = comp, \alu|ShiftRight0~17\, alu|ShiftRight0~17, uniciclo, 1
instance = comp, \alu|ShiftRight0~19\, alu|ShiftRight0~19, uniciclo, 1
instance = comp, \alu|ShiftRight0~22\, alu|ShiftRight0~22, uniciclo, 1
instance = comp, \alu|ShiftRight0~23\, alu|ShiftRight0~23, uniciclo, 1
instance = comp, \alu|Mux31~8\, alu|Mux31~8, uniciclo, 1
instance = comp, \alu|Mux31~9\, alu|Mux31~9, uniciclo, 1
instance = comp, \alu|ShiftLeft0~146\, alu|ShiftLeft0~146, uniciclo, 1
instance = comp, \alu|ShiftLeft0~19\, alu|ShiftLeft0~19, uniciclo, 1
instance = comp, \alu|Mux31~4\, alu|Mux31~4, uniciclo, 1
instance = comp, \alu|Mux31~5\, alu|Mux31~5, uniciclo, 1
instance = comp, \alu|Mux31~6\, alu|Mux31~6, uniciclo, 1
instance = comp, \alu|Mux31~10\, alu|Mux31~10, uniciclo, 1
instance = comp, \alu|Mux31~2\, alu|Mux31~2, uniciclo, 1
instance = comp, \alu|Mux31~11\, alu|Mux31~11, uniciclo, 1
instance = comp, \alu|Mux31~12\, alu|Mux31~12, uniciclo, 1
instance = comp, \branch_and_zero_ula~11\, branch_and_zero_ula~11, uniciclo, 1
instance = comp, \branch_and_zero_ula~7\, branch_and_zero_ula~7, uniciclo, 1
instance = comp, \branch_and_zero_ula~8\, branch_and_zero_ula~8, uniciclo, 1
instance = comp, \branch_and_zero_ula~9\, branch_and_zero_ula~9, uniciclo, 1
instance = comp, \branch_and_zero_ula~10\, branch_and_zero_ula~10, uniciclo, 1
instance = comp, \branch_and_zero_ula~12\, branch_and_zero_ula~12, uniciclo, 1
instance = comp, \alu|Mux9~0\, alu|Mux9~0, uniciclo, 1
instance = comp, \alu|Mux9~7\, alu|Mux9~7, uniciclo, 1
instance = comp, \branch_and_zero_ula~4\, branch_and_zero_ula~4, uniciclo, 1
instance = comp, \alu|Mux13~7\, alu|Mux13~7, uniciclo, 1
instance = comp, \branch_and_zero_ula~3\, branch_and_zero_ula~3, uniciclo, 1
instance = comp, \branch_and_zero_ula~5\, branch_and_zero_ula~5, uniciclo, 1
instance = comp, \branch_and_zero_ula~0\, branch_and_zero_ula~0, uniciclo, 1
instance = comp, \branch_and_zero_ula~1\, branch_and_zero_ula~1, uniciclo, 1
instance = comp, \branch_and_zero_ula~2\, branch_and_zero_ula~2, uniciclo, 1
instance = comp, \sum_imm_pc|Add0~0\, sum_imm_pc|Add0~0, uniciclo, 1
instance = comp, \PC_P|address_out[0]\, PC_P|address_out[0], uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[0]~1\, mux_jal_jalr_Xreg|result[0]~1, uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[0]~0\, mux_jal_jalr_Xreg|result[0]~0, uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[0]~2\, mux_jal_jalr_Xreg|result[0]~2, uniciclo, 1
instance = comp, \X_regis|um_Reg[4][0]\, X_regis|um_Reg[4][0], uniciclo, 1
instance = comp, \X_regis|um_Reg[2][0]\, X_regis|um_Reg[2][0], uniciclo, 1
instance = comp, \X_regis|Mux63~14\, X_regis|Mux63~14, uniciclo, 1
instance = comp, \X_regis|Mux63~15\, X_regis|Mux63~15, uniciclo, 1
instance = comp, \X_regis|Mux63~12\, X_regis|Mux63~12, uniciclo, 1
instance = comp, \X_regis|Mux63~13\, X_regis|Mux63~13, uniciclo, 1
instance = comp, \X_regis|Mux63~16\, X_regis|Mux63~16, uniciclo, 1
instance = comp, \X_regis|Mux63~17\, X_regis|Mux63~17, uniciclo, 1
instance = comp, \X_regis|Mux63~18\, X_regis|Mux63~18, uniciclo, 1
instance = comp, \X_regis|Mux63~19\, X_regis|Mux63~19, uniciclo, 1
instance = comp, \X_regis|um_Reg[27][0]\, X_regis|um_Reg[27][0], uniciclo, 1
instance = comp, \X_regis|um_Reg[18][0]~feeder\, X_regis|um_Reg[18][0]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[18][0]\, X_regis|um_Reg[18][0], uniciclo, 1
instance = comp, \X_regis|Mux63~0\, X_regis|Mux63~0, uniciclo, 1
instance = comp, \X_regis|Mux63~1\, X_regis|Mux63~1, uniciclo, 1
instance = comp, \X_regis|um_Reg[23][0]~feeder\, X_regis|um_Reg[23][0]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[23][0]\, X_regis|um_Reg[23][0], uniciclo, 1
instance = comp, \X_regis|Mux63~7\, X_regis|Mux63~7, uniciclo, 1
instance = comp, \X_regis|Mux63~8\, X_regis|Mux63~8, uniciclo, 1
instance = comp, \X_regis|um_Reg[25][0]\, X_regis|um_Reg[25][0], uniciclo, 1
instance = comp, \X_regis|Mux63~4\, X_regis|Mux63~4, uniciclo, 1
instance = comp, \X_regis|Mux63~5\, X_regis|Mux63~5, uniciclo, 1
instance = comp, \X_regis|um_Reg[29][0]\, X_regis|um_Reg[29][0], uniciclo, 1
instance = comp, \X_regis|um_Reg[21][0]\, X_regis|um_Reg[21][0], uniciclo, 1
instance = comp, \X_regis|Mux63~2\, X_regis|Mux63~2, uniciclo, 1
instance = comp, \X_regis|Mux63~3\, X_regis|Mux63~3, uniciclo, 1
instance = comp, \X_regis|Mux63~6\, X_regis|Mux63~6, uniciclo, 1
instance = comp, \X_regis|Mux63~9\, X_regis|Mux63~9, uniciclo, 1
instance = comp, \X_regis|Mux63~20\, X_regis|Mux63~20, uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[6]~61\, mux_jal_jalr_Xreg|result[6]~61, uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[6]~62\, mux_jal_jalr_Xreg|result[6]~62, uniciclo, 1
instance = comp, \X_regis|um_Reg[4][6]~feeder\, X_regis|um_Reg[4][6]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[4][6]\, X_regis|um_Reg[4][6], uniciclo, 1
instance = comp, \X_regis|Mux57~14\, X_regis|Mux57~14, uniciclo, 1
instance = comp, \X_regis|Mux57~15\, X_regis|Mux57~15, uniciclo, 1
instance = comp, \X_regis|Mux57~12\, X_regis|Mux57~12, uniciclo, 1
instance = comp, \X_regis|Mux57~13\, X_regis|Mux57~13, uniciclo, 1
instance = comp, \X_regis|Mux57~16\, X_regis|Mux57~16, uniciclo, 1
instance = comp, \X_regis|um_Reg[14][6]\, X_regis|um_Reg[14][6], uniciclo, 1
instance = comp, \X_regis|Mux57~11\, X_regis|Mux57~11, uniciclo, 1
instance = comp, \X_regis|um_Reg[9][6]~feeder\, X_regis|um_Reg[9][6]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[9][6]\, X_regis|um_Reg[9][6], uniciclo, 1
instance = comp, \X_regis|Mux57~17\, X_regis|Mux57~17, uniciclo, 1
instance = comp, \X_regis|Mux57~18\, X_regis|Mux57~18, uniciclo, 1
instance = comp, \X_regis|Mux57~19\, X_regis|Mux57~19, uniciclo, 1
instance = comp, \X_regis|Mux57~7\, X_regis|Mux57~7, uniciclo, 1
instance = comp, \X_regis|Mux57~8\, X_regis|Mux57~8, uniciclo, 1
instance = comp, \X_regis|um_Reg[27][6]\, X_regis|um_Reg[27][6], uniciclo, 1
instance = comp, \X_regis|um_Reg[18][6]~feeder\, X_regis|um_Reg[18][6]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[18][6]\, X_regis|um_Reg[18][6], uniciclo, 1
instance = comp, \X_regis|um_Reg[26][6]\, X_regis|um_Reg[26][6], uniciclo, 1
instance = comp, \X_regis|Mux57~0\, X_regis|Mux57~0, uniciclo, 1
instance = comp, \X_regis|Mux57~1\, X_regis|Mux57~1, uniciclo, 1
instance = comp, \X_regis|Mux57~9\, X_regis|Mux57~9, uniciclo, 1
instance = comp, \X_regis|Mux57~20\, X_regis|Mux57~20, uniciclo, 1
instance = comp, \mux_inB_ula|result[6]~32\, mux_inB_ula|result[6]~32, uniciclo, 1
instance = comp, \mux_inB_ula|result[7]~31\, mux_inB_ula|result[7]~31, uniciclo, 1
instance = comp, \alu|ShiftLeft0~16\, alu|ShiftLeft0~16, uniciclo, 1
instance = comp, \alu|ShiftLeft0~150\, alu|ShiftLeft0~150, uniciclo, 1
instance = comp, \alu|ShiftLeft0~151\, alu|ShiftLeft0~151, uniciclo, 1
instance = comp, \alu|ShiftLeft0~15\, alu|ShiftLeft0~15, uniciclo, 1
instance = comp, \alu|ShiftLeft0~10\, alu|ShiftLeft0~10, uniciclo, 1
instance = comp, \alu|ShiftLeft0~11\, alu|ShiftLeft0~11, uniciclo, 1
instance = comp, \imm|Mux13~0\, imm|Mux13~0, uniciclo, 1
instance = comp, \imm|Mux13~1\, imm|Mux13~1, uniciclo, 1
instance = comp, \mux_inB_ula|result[18]~20\, mux_inB_ula|result[18]~20, uniciclo, 1
instance = comp, \alu|ShiftLeft0~13\, alu|ShiftLeft0~13, uniciclo, 1
instance = comp, \alu|ShiftLeft0~14\, alu|ShiftLeft0~14, uniciclo, 1
instance = comp, \alu|ShiftLeft0~17\, alu|ShiftLeft0~17, uniciclo, 1
instance = comp, \alu|ShiftRight0~54\, alu|ShiftRight0~54, uniciclo, 1
instance = comp, \alu|ShiftRight0~44\, alu|ShiftRight0~44, uniciclo, 1
instance = comp, \alu|ShiftRight0~46\, alu|ShiftRight0~46, uniciclo, 1
instance = comp, \alu|ShiftRight1~10\, alu|ShiftRight1~10, uniciclo, 1
instance = comp, \alu|ShiftRight0~45\, alu|ShiftRight0~45, uniciclo, 1
instance = comp, \alu|ShiftRight0~47\, alu|ShiftRight0~47, uniciclo, 1
instance = comp, \alu|ShiftRight0~48\, alu|ShiftRight0~48, uniciclo, 1
instance = comp, \alu|ShiftRight0~52\, alu|ShiftRight0~52, uniciclo, 1
instance = comp, \alu|ShiftRight0~55\, alu|ShiftRight0~55, uniciclo, 1
instance = comp, \alu|ShiftRight1~69\, alu|ShiftRight1~69, uniciclo, 1
instance = comp, \alu|Mux30~5\, alu|Mux30~5, uniciclo, 1
instance = comp, \alu|Mux30~0\, alu|Mux30~0, uniciclo, 1
instance = comp, \alu|Mux30~1\, alu|Mux30~1, uniciclo, 1
instance = comp, \alu|ShiftLeft0~22\, alu|ShiftLeft0~22, uniciclo, 1
instance = comp, \alu|Mux30~2\, alu|Mux30~2, uniciclo, 1
instance = comp, \alu|Mux30~3\, alu|Mux30~3, uniciclo, 1
instance = comp, \alu|Mux30~6\, alu|Mux30~6, uniciclo, 1
instance = comp, \sum_imm_pc|result[1]~2\, sum_imm_pc|result[1]~2, uniciclo, 1
instance = comp, \sum_imm_pc|Add0~1\, sum_imm_pc|Add0~1, uniciclo, 1
instance = comp, \sum_imm_pc|Add0~2\, sum_imm_pc|Add0~2, uniciclo, 1
instance = comp, \PC_P|address_out[1]\, PC_P|address_out[1], uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[1]~71\, mux_jal_jalr_Xreg|result[1]~71, uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[1]~72\, mux_jal_jalr_Xreg|result[1]~72, uniciclo, 1
instance = comp, \X_regis|um_Reg[3][1]~feeder\, X_regis|um_Reg[3][1]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[3][1]\, X_regis|um_Reg[3][1], uniciclo, 1
instance = comp, \X_regis|um_Reg[5][1]\, X_regis|um_Reg[5][1], uniciclo, 1
instance = comp, \X_regis|um_Reg[1][1]~feeder\, X_regis|um_Reg[1][1]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[1][1]\, X_regis|um_Reg[1][1], uniciclo, 1
instance = comp, \X_regis|Mux62~10\, X_regis|Mux62~10, uniciclo, 1
instance = comp, \X_regis|Mux62~11\, X_regis|Mux62~11, uniciclo, 1
instance = comp, \X_regis|um_Reg[15][1]\, X_regis|um_Reg[15][1], uniciclo, 1
instance = comp, \X_regis|um_Reg[13][1]\, X_regis|um_Reg[13][1], uniciclo, 1
instance = comp, \X_regis|um_Reg[9][1]\, X_regis|um_Reg[9][1], uniciclo, 1
instance = comp, \X_regis|um_Reg[11][1]~feeder\, X_regis|um_Reg[11][1]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[11][1]\, X_regis|um_Reg[11][1], uniciclo, 1
instance = comp, \X_regis|Mux62~17\, X_regis|Mux62~17, uniciclo, 1
instance = comp, \X_regis|Mux62~18\, X_regis|Mux62~18, uniciclo, 1
instance = comp, \X_regis|um_Reg[12][1]~feeder\, X_regis|um_Reg[12][1]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[12][1]\, X_regis|um_Reg[12][1], uniciclo, 1
instance = comp, \X_regis|um_Reg[10][1]~feeder\, X_regis|um_Reg[10][1]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[10][1]\, X_regis|um_Reg[10][1], uniciclo, 1
instance = comp, \X_regis|Mux62~12\, X_regis|Mux62~12, uniciclo, 1
instance = comp, \X_regis|um_Reg[14][1]\, X_regis|um_Reg[14][1], uniciclo, 1
instance = comp, \X_regis|Mux62~13\, X_regis|Mux62~13, uniciclo, 1
instance = comp, \X_regis|um_Reg[4][1]\, X_regis|um_Reg[4][1], uniciclo, 1
instance = comp, \X_regis|Mux62~15\, X_regis|Mux62~15, uniciclo, 1
instance = comp, \X_regis|Mux62~16\, X_regis|Mux62~16, uniciclo, 1
instance = comp, \X_regis|Mux62~19\, X_regis|Mux62~19, uniciclo, 1
instance = comp, \mux_inB_ula|result[1]~37\, mux_inB_ula|result[1]~37, uniciclo, 1
instance = comp, \mux_inB_ula|result[1]~41\, mux_inB_ula|result[1]~41, uniciclo, 1
instance = comp, \alu|ShiftLeft0~18\, alu|ShiftLeft0~18, uniciclo, 1
instance = comp, \alu|ShiftRight0~82\, alu|ShiftRight0~82, uniciclo, 1
instance = comp, \alu|ShiftLeft0~48\, alu|ShiftLeft0~48, uniciclo, 1
instance = comp, \alu|Mux23~3\, alu|Mux23~3, uniciclo, 1
instance = comp, \alu|ShiftRight0~87\, alu|ShiftRight0~87, uniciclo, 1
instance = comp, \alu|ShiftRight0~86\, alu|ShiftRight0~86, uniciclo, 1
instance = comp, \alu|Mux23~1\, alu|Mux23~1, uniciclo, 1
instance = comp, \alu|Mux23~2\, alu|Mux23~2, uniciclo, 1
instance = comp, \alu|Mux23~4\, alu|Mux23~4, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[4]~608\, muxlui_inA_ula|result[4]~608, uniciclo, 1
instance = comp, \alu|Add2~8\, alu|Add2~8, uniciclo, 1
instance = comp, \alu|Add2~10\, alu|Add2~10, uniciclo, 1
instance = comp, \alu|Add2~12\, alu|Add2~12, uniciclo, 1
instance = comp, \alu|Add2~14\, alu|Add2~14, uniciclo, 1
instance = comp, \alu|Add2~16\, alu|Add2~16, uniciclo, 1
instance = comp, \alu|saida~18\, alu|saida~18, uniciclo, 1
instance = comp, \alu|Mux23~5\, alu|Mux23~5, uniciclo, 1
instance = comp, \alu|Mux23~6\, alu|Mux23~6, uniciclo, 1
instance = comp, \alu|Mux23~0\, alu|Mux23~0, uniciclo, 1
instance = comp, \alu|Mux23~7\, alu|Mux23~7, uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[8]~57\, mux_jal_jalr_Xreg|result[8]~57, uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[8]~58\, mux_jal_jalr_Xreg|result[8]~58, uniciclo, 1
instance = comp, \X_regis|um_Reg[10][8]\, X_regis|um_Reg[10][8], uniciclo, 1
instance = comp, \X_regis|Mux55~10\, X_regis|Mux55~10, uniciclo, 1
instance = comp, \X_regis|Mux55~11\, X_regis|Mux55~11, uniciclo, 1
instance = comp, \X_regis|um_Reg[13][8]~feeder\, X_regis|um_Reg[13][8]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[13][8]\, X_regis|um_Reg[13][8], uniciclo, 1
instance = comp, \X_regis|Mux55~17\, X_regis|Mux55~17, uniciclo, 1
instance = comp, \X_regis|Mux55~18\, X_regis|Mux55~18, uniciclo, 1
instance = comp, \X_regis|um_Reg[4][8]\, X_regis|um_Reg[4][8], uniciclo, 1
instance = comp, \X_regis|Mux55~14\, X_regis|Mux55~14, uniciclo, 1
instance = comp, \X_regis|Mux55~15\, X_regis|Mux55~15, uniciclo, 1
instance = comp, \X_regis|um_Reg[7][8]\, X_regis|um_Reg[7][8], uniciclo, 1
instance = comp, \X_regis|um_Reg[5][8]\, X_regis|um_Reg[5][8], uniciclo, 1
instance = comp, \X_regis|um_Reg[1][8]~feeder\, X_regis|um_Reg[1][8]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[1][8]\, X_regis|um_Reg[1][8], uniciclo, 1
instance = comp, \X_regis|Mux55~12\, X_regis|Mux55~12, uniciclo, 1
instance = comp, \X_regis|Mux55~13\, X_regis|Mux55~13, uniciclo, 1
instance = comp, \X_regis|Mux55~16\, X_regis|Mux55~16, uniciclo, 1
instance = comp, \X_regis|Mux55~19\, X_regis|Mux55~19, uniciclo, 1
instance = comp, \X_regis|um_Reg[25][8]\, X_regis|um_Reg[25][8], uniciclo, 1
instance = comp, \X_regis|Mux55~4\, X_regis|Mux55~4, uniciclo, 1
instance = comp, \X_regis|Mux55~5\, X_regis|Mux55~5, uniciclo, 1
instance = comp, \X_regis|Mux55~6\, X_regis|Mux55~6, uniciclo, 1
instance = comp, \X_regis|Mux55~0\, X_regis|Mux55~0, uniciclo, 1
instance = comp, \X_regis|Mux55~1\, X_regis|Mux55~1, uniciclo, 1
instance = comp, \X_regis|Mux55~9\, X_regis|Mux55~9, uniciclo, 1
instance = comp, \X_regis|Mux55~20\, X_regis|Mux55~20, uniciclo, 1
instance = comp, \mux_inB_ula|result[8]~30\, mux_inB_ula|result[8]~30, uniciclo, 1
instance = comp, \alu|saida~20\, alu|saida~20, uniciclo, 1
instance = comp, \alu|ShiftRight0~79\, alu|ShiftRight0~79, uniciclo, 1
instance = comp, \alu|ShiftLeft0~53\, alu|ShiftLeft0~53, uniciclo, 1
instance = comp, \alu|Mux22~3\, alu|Mux22~3, uniciclo, 1
instance = comp, \alu|ShiftRight0~89\, alu|ShiftRight0~89, uniciclo, 1
instance = comp, \alu|Mux22~1\, alu|Mux22~1, uniciclo, 1
instance = comp, \alu|Mux22~2\, alu|Mux22~2, uniciclo, 1
instance = comp, \alu|Mux22~4\, alu|Mux22~4, uniciclo, 1
instance = comp, \alu|Mux22~5\, alu|Mux22~5, uniciclo, 1
instance = comp, \alu|Mux22~6\, alu|Mux22~6, uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[9]~54\, mux_jal_jalr_Xreg|result[9]~54, uniciclo, 1
instance = comp, \mux_jal_jalr_Xreg|result[9]~56\, mux_jal_jalr_Xreg|result[9]~56, uniciclo, 1
instance = comp, \X_regis|um_Reg[27][9]~feeder\, X_regis|um_Reg[27][9]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[27][9]\, X_regis|um_Reg[27][9], uniciclo, 1
instance = comp, \X_regis|Mux54~0\, X_regis|Mux54~0, uniciclo, 1
instance = comp, \X_regis|Mux54~1\, X_regis|Mux54~1, uniciclo, 1
instance = comp, \X_regis|um_Reg[25][9]\, X_regis|um_Reg[25][9], uniciclo, 1
instance = comp, \X_regis|Mux54~4\, X_regis|Mux54~4, uniciclo, 1
instance = comp, \X_regis|Mux54~5\, X_regis|Mux54~5, uniciclo, 1
instance = comp, \X_regis|Mux54~2\, X_regis|Mux54~2, uniciclo, 1
instance = comp, \X_regis|um_Reg[21][9]\, X_regis|um_Reg[21][9], uniciclo, 1
instance = comp, \X_regis|um_Reg[29][9]~feeder\, X_regis|um_Reg[29][9]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[29][9]\, X_regis|um_Reg[29][9], uniciclo, 1
instance = comp, \X_regis|Mux54~3\, X_regis|Mux54~3, uniciclo, 1
instance = comp, \X_regis|Mux54~6\, X_regis|Mux54~6, uniciclo, 1
instance = comp, \X_regis|Mux54~9\, X_regis|Mux54~9, uniciclo, 1
instance = comp, \X_regis|um_Reg[14][9]\, X_regis|um_Reg[14][9], uniciclo, 1
instance = comp, \X_regis|um_Reg[12][9]~feeder\, X_regis|um_Reg[12][9]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[12][9]\, X_regis|um_Reg[12][9], uniciclo, 1
instance = comp, \X_regis|Mux54~13\, X_regis|Mux54~13, uniciclo, 1
instance = comp, \X_regis|Mux54~16\, X_regis|Mux54~16, uniciclo, 1
instance = comp, \X_regis|um_Reg[11][9]\, X_regis|um_Reg[11][9], uniciclo, 1
instance = comp, \X_regis|Mux54~17\, X_regis|Mux54~17, uniciclo, 1
instance = comp, \X_regis|um_Reg[13][9]\, X_regis|um_Reg[13][9], uniciclo, 1
instance = comp, \X_regis|um_Reg[15][9]~feeder\, X_regis|um_Reg[15][9]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[15][9]\, X_regis|um_Reg[15][9], uniciclo, 1
instance = comp, \X_regis|Mux54~18\, X_regis|Mux54~18, uniciclo, 1
instance = comp, \X_regis|Mux54~19\, X_regis|Mux54~19, uniciclo, 1
instance = comp, \X_regis|Mux54~20\, X_regis|Mux54~20, uniciclo, 1
instance = comp, \mux_inB_ula|result[9]~29\, mux_inB_ula|result[9]~29, uniciclo, 1
instance = comp, \alu|Mux22~0\, alu|Mux22~0, uniciclo, 1
instance = comp, \alu|Mux22~7\, alu|Mux22~7, uniciclo, 1
instance = comp, \sum_imm_pc|Add0~17\, sum_imm_pc|Add0~17, uniciclo, 1
instance = comp, \sum_imm_pc|Add0~18\, sum_imm_pc|Add0~18, uniciclo, 1
instance = comp, \PC_P|address_out[9]~feeder\, PC_P|address_out[9]~feeder, uniciclo, 1
instance = comp, \PC_P|address_out[9]\, PC_P|address_out[9], uniciclo, 1
instance = comp, \imm|Mux23~11\, imm|Mux23~11, uniciclo, 1
instance = comp, \imm|Mux23~12\, imm|Mux23~12, uniciclo, 1
instance = comp, \imm|Mux24~12\, imm|Mux24~12, uniciclo, 1
instance = comp, \imm|Mux24~11\, imm|Mux24~11, uniciclo, 1
instance = comp, \imm|Mux27~3\, imm|Mux27~3, uniciclo, 1
instance = comp, \imm|Mux28~0\, imm|Mux28~0, uniciclo, 1
instance = comp, \imm|Mux28~1\, imm|Mux28~1, uniciclo, 1
instance = comp, \imm|Mux29~1\, imm|Mux29~1, uniciclo, 1
instance = comp, \sum_imm_pc|result[2]~4\, sum_imm_pc|result[2]~4, uniciclo, 1
instance = comp, \sum_imm_pc|result[4]~8\, sum_imm_pc|result[4]~8, uniciclo, 1
instance = comp, \sum_imm_pc|result[5]~10\, sum_imm_pc|result[5]~10, uniciclo, 1
instance = comp, \sum_imm_pc|result[7]~14\, sum_imm_pc|result[7]~14, uniciclo, 1
instance = comp, \sum_imm_pc|Add0~15\, sum_imm_pc|Add0~15, uniciclo, 1
instance = comp, \sum_imm_pc|Add0~16\, sum_imm_pc|Add0~16, uniciclo, 1
instance = comp, \PC_P|address_out[8]\, PC_P|address_out[8], uniciclo, 1
instance = comp, \X_regis|um_Reg[7][7]~feeder\, X_regis|um_Reg[7][7]~feeder, uniciclo, 1
instance = comp, \X_regis|um_Reg[7][7]\, X_regis|um_Reg[7][7], uniciclo, 1
instance = comp, \X_regis|um_Reg[5][7]\, X_regis|um_Reg[5][7], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[7]~537\, muxlui_inA_ula|result[7]~537, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[7]~538\, muxlui_inA_ula|result[7]~538, uniciclo, 1
instance = comp, \X_regis|um_Reg[1][7]\, X_regis|um_Reg[1][7], uniciclo, 1
instance = comp, \muxlui_inA_ula|result[7]~539\, muxlui_inA_ula|result[7]~539, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[7]~540\, muxlui_inA_ula|result[7]~540, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[7]~541\, muxlui_inA_ula|result[7]~541, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[7]~542\, muxlui_inA_ula|result[7]~542, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[7]~543\, muxlui_inA_ula|result[7]~543, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[7]~544\, muxlui_inA_ula|result[7]~544, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[7]~545\, muxlui_inA_ula|result[7]~545, uniciclo, 1
instance = comp, \alu|Mux24~6\, alu|Mux24~6, uniciclo, 1
instance = comp, \alu|Mux26~10\, alu|Mux26~10, uniciclo, 1
instance = comp, \alu|Mux26~9\, alu|Mux26~9, uniciclo, 1
instance = comp, \alu|ShiftRight1~54\, alu|ShiftRight1~54, uniciclo, 1
instance = comp, \alu|Mux26~8\, alu|Mux26~8, uniciclo, 1
instance = comp, \alu|ShiftRight0~84\, alu|ShiftRight0~84, uniciclo, 1
instance = comp, \alu|Mux24~0\, alu|Mux24~0, uniciclo, 1
instance = comp, \alu|Mux26~4\, alu|Mux26~4, uniciclo, 1
instance = comp, \alu|Mux24~1\, alu|Mux24~1, uniciclo, 1
instance = comp, \alu|Mux24~2\, alu|Mux24~2, uniciclo, 1
instance = comp, \alu|Mux24~3\, alu|Mux24~3, uniciclo, 1
instance = comp, \alu|Mux24~4\, alu|Mux24~4, uniciclo, 1
instance = comp, \alu|Mux24~5\, alu|Mux24~5, uniciclo, 1
instance = comp, \alu|Mux24\, alu|Mux24, uniciclo, 1
instance = comp, \sum_imm_pc|Add0~13\, sum_imm_pc|Add0~13, uniciclo, 1
instance = comp, \sum_imm_pc|Add0~14\, sum_imm_pc|Add0~14, uniciclo, 1
instance = comp, \PC_P|address_out[7]~feeder\, PC_P|address_out[7]~feeder, uniciclo, 1
instance = comp, \PC_P|address_out[7]\, PC_P|address_out[7], uniciclo, 1
instance = comp, \imm|Mux27~2\, imm|Mux27~2, uniciclo, 1
instance = comp, \mux_inB_ula|result[4]~34\, mux_inB_ula|result[4]~34, uniciclo, 1
instance = comp, \alu|Mux26~13\, alu|Mux26~13, uniciclo, 1
instance = comp, \alu|Mux25~6\, alu|Mux25~6, uniciclo, 1
instance = comp, \alu|saida~15\, alu|saida~15, uniciclo, 1
instance = comp, \alu|Mux25~4\, alu|Mux25~4, uniciclo, 1
instance = comp, \alu|ShiftRight1~12\, alu|ShiftRight1~12, uniciclo, 1
instance = comp, \alu|ShiftRight1~49\, alu|ShiftRight1~49, uniciclo, 1
instance = comp, \alu|ShiftRight0~80\, alu|ShiftRight0~80, uniciclo, 1
instance = comp, \alu|Mux26~6\, alu|Mux26~6, uniciclo, 1
instance = comp, \alu|Mux25~0\, alu|Mux25~0, uniciclo, 1
instance = comp, \alu|Mux25~1\, alu|Mux25~1, uniciclo, 1
instance = comp, \alu|saida~13\, alu|saida~13, uniciclo, 1
instance = comp, \alu|Mux25~2\, alu|Mux25~2, uniciclo, 1
instance = comp, \alu|Mux25~3\, alu|Mux25~3, uniciclo, 1
instance = comp, \alu|Mux25~5\, alu|Mux25~5, uniciclo, 1
instance = comp, \alu|Mux25\, alu|Mux25, uniciclo, 1
instance = comp, \sum_imm_pc|Add0~11\, sum_imm_pc|Add0~11, uniciclo, 1
instance = comp, \sum_imm_pc|Add0~12\, sum_imm_pc|Add0~12, uniciclo, 1
instance = comp, \PC_P|address_out[6]~feeder\, PC_P|address_out[6]~feeder, uniciclo, 1
instance = comp, \PC_P|address_out[6]\, PC_P|address_out[6], uniciclo, 1
instance = comp, \contr_ula|Mux9~0\, contr_ula|Mux9~0, uniciclo, 1
instance = comp, \alu|Mux29~24\, alu|Mux29~24, uniciclo, 1
instance = comp, \alu|Mux26~20\, alu|Mux26~20, uniciclo, 1
instance = comp, \alu|ShiftLeft0~35\, alu|ShiftLeft0~35, uniciclo, 1
instance = comp, \alu|ShiftLeft0~32\, alu|ShiftLeft0~32, uniciclo, 1
instance = comp, \alu|ShiftLeft0~149\, alu|ShiftLeft0~149, uniciclo, 1
instance = comp, \muxlui_inA_ula|result[5]~587\, muxlui_inA_ula|result[5]~587, uniciclo, 1
instance = comp, \alu|ShiftRight0~74\, alu|ShiftRight0~74, uniciclo, 1
instance = comp, \alu|Mux26~14\, alu|Mux26~14, uniciclo, 1
instance = comp, \alu|Mux26~15\, alu|Mux26~15, uniciclo, 1
instance = comp, \alu|Mux26~16\, alu|Mux26~16, uniciclo, 1
instance = comp, \alu|Mux26~17\, alu|Mux26~17, uniciclo, 1
instance = comp, \alu|Mux26~18\, alu|Mux26~18, uniciclo, 1
instance = comp, \alu|Mux26~19\, alu|Mux26~19, uniciclo, 1
instance = comp, \alu|Mux26\, alu|Mux26, uniciclo, 1
instance = comp, \sum_imm_pc|Add0~9\, sum_imm_pc|Add0~9, uniciclo, 1
instance = comp, \sum_imm_pc|Add0~10\, sum_imm_pc|Add0~10, uniciclo, 1
instance = comp, \PC_P|address_out[5]~feeder\, PC_P|address_out[5]~feeder, uniciclo, 1
instance = comp, \PC_P|address_out[5]\, PC_P|address_out[5], uniciclo, 1
instance = comp, \ctrl|Mux0~0\, ctrl|Mux0~0, uniciclo, 1
instance = comp, \contr_ula|Mux8~1\, contr_ula|Mux8~1, uniciclo, 1
instance = comp, \alu|Mux26~12\, alu|Mux26~12, uniciclo, 1
instance = comp, \alu|Mux27~4\, alu|Mux27~4, uniciclo, 1
instance = comp, \alu|ShiftRight0~67\, alu|ShiftRight0~67, uniciclo, 1
instance = comp, \alu|Mux27~0\, alu|Mux27~0, uniciclo, 1
instance = comp, \alu|Mux27~1\, alu|Mux27~1, uniciclo, 1
instance = comp, \alu|Mux27~2\, alu|Mux27~2, uniciclo, 1
instance = comp, \alu|Mux27~3\, alu|Mux27~3, uniciclo, 1
instance = comp, \alu|Mux27~5\, alu|Mux27~5, uniciclo, 1
instance = comp, \alu|Mux27~6\, alu|Mux27~6, uniciclo, 1
instance = comp, \alu|Mux27\, alu|Mux27, uniciclo, 1
instance = comp, \sum_imm_pc|Add0~7\, sum_imm_pc|Add0~7, uniciclo, 1
instance = comp, \sum_imm_pc|Add0~8\, sum_imm_pc|Add0~8, uniciclo, 1
instance = comp, \PC_P|address_out[4]~feeder\, PC_P|address_out[4]~feeder, uniciclo, 1
instance = comp, \PC_P|address_out[4]\, PC_P|address_out[4], uniciclo, 1
instance = comp, \ctrl|Mux8~2\, ctrl|Mux8~2, uniciclo, 1
instance = comp, \ctrl|Mux8~4\, ctrl|Mux8~4, uniciclo, 1
instance = comp, \sum_imm_pc|Add0~5\, sum_imm_pc|Add0~5, uniciclo, 1
instance = comp, \sum_imm_pc|Add0~6\, sum_imm_pc|Add0~6, uniciclo, 1
instance = comp, \PC_P|address_out[3]~feeder\, PC_P|address_out[3]~feeder, uniciclo, 1
instance = comp, \PC_P|address_out[3]\, PC_P|address_out[3], uniciclo, 1
instance = comp, \contr_ula|Mux7~0\, contr_ula|Mux7~0, uniciclo, 1
instance = comp, \alu|Mux29~21\, alu|Mux29~21, uniciclo, 1
instance = comp, \alu|saida~9\, alu|saida~9, uniciclo, 1
instance = comp, \alu|ShiftRight0~57\, alu|ShiftRight0~57, uniciclo, 1
instance = comp, \alu|ShiftRight1~21\, alu|ShiftRight1~21, uniciclo, 1
instance = comp, \alu|Mux29~13\, alu|Mux29~13, uniciclo, 1
instance = comp, \alu|Mux29~14\, alu|Mux29~14, uniciclo, 1
instance = comp, \alu|Mux29~15\, alu|Mux29~15, uniciclo, 1
instance = comp, \alu|Mux29~16\, alu|Mux29~16, uniciclo, 1
instance = comp, \alu|Mux29~18\, alu|Mux29~18, uniciclo, 1
instance = comp, \alu|Mux29~19\, alu|Mux29~19, uniciclo, 1
instance = comp, \alu|Mux29~20\, alu|Mux29~20, uniciclo, 1
instance = comp, \alu|Mux29~22\, alu|Mux29~22, uniciclo, 1
instance = comp, \sum_imm_pc|Add0~3\, sum_imm_pc|Add0~3, uniciclo, 1
instance = comp, \sum_imm_pc|Add0~4\, sum_imm_pc|Add0~4, uniciclo, 1
instance = comp, \PC_P|address_out[2]\, PC_P|address_out[2], uniciclo, 1
instance = comp, \clk~I\, clk, uniciclo, 1
instance = comp, \clk~clkctrl\, clk~clkctrl, uniciclo, 1
instance = comp, \sum_imm_pc|Add0~23\, sum_imm_pc|Add0~23, uniciclo, 1
instance = comp, \sum_imm_pc|Add0~24\, sum_imm_pc|Add0~24, uniciclo, 1
instance = comp, \PC_P|address_out[12]\, PC_P|address_out[12], uniciclo, 1
instance = comp, \sum_imm_pc|Add0~33\, sum_imm_pc|Add0~33, uniciclo, 1
instance = comp, \sum_imm_pc|Add0~34\, sum_imm_pc|Add0~34, uniciclo, 1
instance = comp, \PC_P|address_out[17]\, PC_P|address_out[17], uniciclo, 1
instance = comp, \alu|Mux11~7\, alu|Mux11~7, uniciclo, 1
instance = comp, \sum_imm_pc|Add0~39\, sum_imm_pc|Add0~39, uniciclo, 1
instance = comp, \sum_imm_pc|Add0~40\, sum_imm_pc|Add0~40, uniciclo, 1
instance = comp, \PC_P|address_out[20]\, PC_P|address_out[20], uniciclo, 1
instance = comp, \sum_imm_pc|Add0~43\, sum_imm_pc|Add0~43, uniciclo, 1
instance = comp, \sum_imm_pc|Add0~44\, sum_imm_pc|Add0~44, uniciclo, 1
instance = comp, \PC_P|address_out[22]\, PC_P|address_out[22], uniciclo, 1
instance = comp, \sum_imm_pc|Add0~49\, sum_imm_pc|Add0~49, uniciclo, 1
instance = comp, \sum_imm_pc|Add0~50\, sum_imm_pc|Add0~50, uniciclo, 1
instance = comp, \PC_P|address_out[25]\, PC_P|address_out[25], uniciclo, 1
instance = comp, \alu|Mux3~12\, alu|Mux3~12, uniciclo, 1
instance = comp, \sum_imm_pc|Add0~55\, sum_imm_pc|Add0~55, uniciclo, 1
instance = comp, \sum_imm_pc|Add0~56\, sum_imm_pc|Add0~56, uniciclo, 1
instance = comp, \PC_P|address_out[28]\, PC_P|address_out[28], uniciclo, 1
instance = comp, \sum_imm_pc|result[30]~60\, sum_imm_pc|result[30]~60, uniciclo, 1
instance = comp, \sum_imm_pc|Add0~59\, sum_imm_pc|Add0~59, uniciclo, 1
instance = comp, \sum_imm_pc|Add0~60\, sum_imm_pc|Add0~60, uniciclo, 1
instance = comp, \PC_P|address_out[30]\, PC_P|address_out[30], uniciclo, 1
instance = comp, \sum_pc_4|result[31]~58\, sum_pc_4|result[31]~58, uniciclo, 1
instance = comp, \sum_imm_pc|result[31]~62\, sum_imm_pc|result[31]~62, uniciclo, 1
instance = comp, \sum_imm_pc|Add0~61\, sum_imm_pc|Add0~61, uniciclo, 1
instance = comp, \sum_imm_pc|Add0~62\, sum_imm_pc|Add0~62, uniciclo, 1
instance = comp, \PC_P|address_out[31]\, PC_P|address_out[31], uniciclo, 1
instance = comp, \ctrl|Mux5~1\, ctrl|Mux5~1, uniciclo, 1
instance = comp, \instrucao[0]~I\, instrucao[0], uniciclo, 1
instance = comp, \instrucao[1]~I\, instrucao[1], uniciclo, 1
instance = comp, \instrucao[2]~I\, instrucao[2], uniciclo, 1
instance = comp, \instrucao[3]~I\, instrucao[3], uniciclo, 1
instance = comp, \instrucao[4]~I\, instrucao[4], uniciclo, 1
instance = comp, \instrucao[5]~I\, instrucao[5], uniciclo, 1
instance = comp, \instrucao[6]~I\, instrucao[6], uniciclo, 1
instance = comp, \instrucao[7]~I\, instrucao[7], uniciclo, 1
instance = comp, \instrucao[8]~I\, instrucao[8], uniciclo, 1
instance = comp, \instrucao[9]~I\, instrucao[9], uniciclo, 1
instance = comp, \instrucao[10]~I\, instrucao[10], uniciclo, 1
instance = comp, \instrucao[11]~I\, instrucao[11], uniciclo, 1
instance = comp, \instrucao[12]~I\, instrucao[12], uniciclo, 1
instance = comp, \instrucao[13]~I\, instrucao[13], uniciclo, 1
instance = comp, \instrucao[14]~I\, instrucao[14], uniciclo, 1
instance = comp, \instrucao[15]~I\, instrucao[15], uniciclo, 1
instance = comp, \instrucao[16]~I\, instrucao[16], uniciclo, 1
instance = comp, \instrucao[17]~I\, instrucao[17], uniciclo, 1
instance = comp, \instrucao[18]~I\, instrucao[18], uniciclo, 1
instance = comp, \instrucao[19]~I\, instrucao[19], uniciclo, 1
instance = comp, \instrucao[20]~I\, instrucao[20], uniciclo, 1
instance = comp, \instrucao[21]~I\, instrucao[21], uniciclo, 1
instance = comp, \instrucao[22]~I\, instrucao[22], uniciclo, 1
instance = comp, \instrucao[23]~I\, instrucao[23], uniciclo, 1
instance = comp, \instrucao[24]~I\, instrucao[24], uniciclo, 1
instance = comp, \instrucao[25]~I\, instrucao[25], uniciclo, 1
instance = comp, \instrucao[26]~I\, instrucao[26], uniciclo, 1
instance = comp, \instrucao[27]~I\, instrucao[27], uniciclo, 1
instance = comp, \instrucao[28]~I\, instrucao[28], uniciclo, 1
instance = comp, \instrucao[29]~I\, instrucao[29], uniciclo, 1
instance = comp, \instrucao[30]~I\, instrucao[30], uniciclo, 1
instance = comp, \instrucao[31]~I\, instrucao[31], uniciclo, 1
instance = comp, \pc_out[0]~I\, pc_out[0], uniciclo, 1
instance = comp, \pc_out[1]~I\, pc_out[1], uniciclo, 1
instance = comp, \pc_out[2]~I\, pc_out[2], uniciclo, 1
instance = comp, \pc_out[3]~I\, pc_out[3], uniciclo, 1
instance = comp, \pc_out[4]~I\, pc_out[4], uniciclo, 1
instance = comp, \pc_out[5]~I\, pc_out[5], uniciclo, 1
instance = comp, \pc_out[6]~I\, pc_out[6], uniciclo, 1
instance = comp, \pc_out[7]~I\, pc_out[7], uniciclo, 1
instance = comp, \pc_out[8]~I\, pc_out[8], uniciclo, 1
instance = comp, \pc_out[9]~I\, pc_out[9], uniciclo, 1
instance = comp, \pc_out[10]~I\, pc_out[10], uniciclo, 1
instance = comp, \pc_out[11]~I\, pc_out[11], uniciclo, 1
instance = comp, \pc_out[12]~I\, pc_out[12], uniciclo, 1
instance = comp, \pc_out[13]~I\, pc_out[13], uniciclo, 1
instance = comp, \pc_out[14]~I\, pc_out[14], uniciclo, 1
instance = comp, \pc_out[15]~I\, pc_out[15], uniciclo, 1
instance = comp, \pc_out[16]~I\, pc_out[16], uniciclo, 1
instance = comp, \pc_out[17]~I\, pc_out[17], uniciclo, 1
instance = comp, \pc_out[18]~I\, pc_out[18], uniciclo, 1
instance = comp, \pc_out[19]~I\, pc_out[19], uniciclo, 1
instance = comp, \pc_out[20]~I\, pc_out[20], uniciclo, 1
instance = comp, \pc_out[21]~I\, pc_out[21], uniciclo, 1
instance = comp, \pc_out[22]~I\, pc_out[22], uniciclo, 1
instance = comp, \pc_out[23]~I\, pc_out[23], uniciclo, 1
instance = comp, \pc_out[24]~I\, pc_out[24], uniciclo, 1
instance = comp, \pc_out[25]~I\, pc_out[25], uniciclo, 1
instance = comp, \pc_out[26]~I\, pc_out[26], uniciclo, 1
instance = comp, \pc_out[27]~I\, pc_out[27], uniciclo, 1
instance = comp, \pc_out[28]~I\, pc_out[28], uniciclo, 1
instance = comp, \pc_out[29]~I\, pc_out[29], uniciclo, 1
instance = comp, \pc_out[30]~I\, pc_out[30], uniciclo, 1
instance = comp, \pc_out[31]~I\, pc_out[31], uniciclo, 1
instance = comp, \outULA[0]~I\, outULA[0], uniciclo, 1
instance = comp, \outULA[1]~I\, outULA[1], uniciclo, 1
instance = comp, \outULA[2]~I\, outULA[2], uniciclo, 1
instance = comp, \outULA[3]~I\, outULA[3], uniciclo, 1
instance = comp, \outULA[4]~I\, outULA[4], uniciclo, 1
instance = comp, \outULA[5]~I\, outULA[5], uniciclo, 1
instance = comp, \outULA[6]~I\, outULA[6], uniciclo, 1
instance = comp, \outULA[7]~I\, outULA[7], uniciclo, 1
instance = comp, \outULA[8]~I\, outULA[8], uniciclo, 1
instance = comp, \outULA[9]~I\, outULA[9], uniciclo, 1
instance = comp, \outULA[10]~I\, outULA[10], uniciclo, 1
instance = comp, \outULA[11]~I\, outULA[11], uniciclo, 1
instance = comp, \outULA[12]~I\, outULA[12], uniciclo, 1
instance = comp, \outULA[13]~I\, outULA[13], uniciclo, 1
instance = comp, \outULA[14]~I\, outULA[14], uniciclo, 1
instance = comp, \outULA[15]~I\, outULA[15], uniciclo, 1
instance = comp, \outULA[16]~I\, outULA[16], uniciclo, 1
instance = comp, \outULA[17]~I\, outULA[17], uniciclo, 1
instance = comp, \outULA[18]~I\, outULA[18], uniciclo, 1
instance = comp, \outULA[19]~I\, outULA[19], uniciclo, 1
instance = comp, \outULA[20]~I\, outULA[20], uniciclo, 1
instance = comp, \outULA[21]~I\, outULA[21], uniciclo, 1
instance = comp, \outULA[22]~I\, outULA[22], uniciclo, 1
instance = comp, \outULA[23]~I\, outULA[23], uniciclo, 1
instance = comp, \outULA[24]~I\, outULA[24], uniciclo, 1
instance = comp, \outULA[25]~I\, outULA[25], uniciclo, 1
instance = comp, \outULA[26]~I\, outULA[26], uniciclo, 1
instance = comp, \outULA[27]~I\, outULA[27], uniciclo, 1
instance = comp, \outULA[28]~I\, outULA[28], uniciclo, 1
instance = comp, \outULA[29]~I\, outULA[29], uniciclo, 1
instance = comp, \outULA[30]~I\, outULA[30], uniciclo, 1
instance = comp, \outULA[31]~I\, outULA[31], uniciclo, 1
instance = comp, \memDados[0]~I\, memDados[0], uniciclo, 1
instance = comp, \memDados[1]~I\, memDados[1], uniciclo, 1
instance = comp, \memDados[2]~I\, memDados[2], uniciclo, 1
instance = comp, \memDados[3]~I\, memDados[3], uniciclo, 1
instance = comp, \memDados[4]~I\, memDados[4], uniciclo, 1
instance = comp, \memDados[5]~I\, memDados[5], uniciclo, 1
instance = comp, \memDados[6]~I\, memDados[6], uniciclo, 1
instance = comp, \memDados[7]~I\, memDados[7], uniciclo, 1
instance = comp, \memDados[8]~I\, memDados[8], uniciclo, 1
instance = comp, \memDados[9]~I\, memDados[9], uniciclo, 1
instance = comp, \memDados[10]~I\, memDados[10], uniciclo, 1
instance = comp, \memDados[11]~I\, memDados[11], uniciclo, 1
instance = comp, \memDados[12]~I\, memDados[12], uniciclo, 1
instance = comp, \memDados[13]~I\, memDados[13], uniciclo, 1
instance = comp, \memDados[14]~I\, memDados[14], uniciclo, 1
instance = comp, \memDados[15]~I\, memDados[15], uniciclo, 1
instance = comp, \memDados[16]~I\, memDados[16], uniciclo, 1
instance = comp, \memDados[17]~I\, memDados[17], uniciclo, 1
instance = comp, \memDados[18]~I\, memDados[18], uniciclo, 1
instance = comp, \memDados[19]~I\, memDados[19], uniciclo, 1
instance = comp, \memDados[20]~I\, memDados[20], uniciclo, 1
instance = comp, \memDados[21]~I\, memDados[21], uniciclo, 1
instance = comp, \memDados[22]~I\, memDados[22], uniciclo, 1
instance = comp, \memDados[23]~I\, memDados[23], uniciclo, 1
instance = comp, \memDados[24]~I\, memDados[24], uniciclo, 1
instance = comp, \memDados[25]~I\, memDados[25], uniciclo, 1
instance = comp, \memDados[26]~I\, memDados[26], uniciclo, 1
instance = comp, \memDados[27]~I\, memDados[27], uniciclo, 1
instance = comp, \memDados[28]~I\, memDados[28], uniciclo, 1
instance = comp, \memDados[29]~I\, memDados[29], uniciclo, 1
instance = comp, \memDados[30]~I\, memDados[30], uniciclo, 1
instance = comp, \memDados[31]~I\, memDados[31], uniciclo, 1
instance = comp, \prox_ins[0]~I\, prox_ins[0], uniciclo, 1
instance = comp, \prox_ins[1]~I\, prox_ins[1], uniciclo, 1
instance = comp, \prox_ins[2]~I\, prox_ins[2], uniciclo, 1
instance = comp, \prox_ins[3]~I\, prox_ins[3], uniciclo, 1
instance = comp, \prox_ins[4]~I\, prox_ins[4], uniciclo, 1
instance = comp, \prox_ins[5]~I\, prox_ins[5], uniciclo, 1
instance = comp, \prox_ins[6]~I\, prox_ins[6], uniciclo, 1
instance = comp, \prox_ins[7]~I\, prox_ins[7], uniciclo, 1
instance = comp, \prox_ins[8]~I\, prox_ins[8], uniciclo, 1
instance = comp, \prox_ins[9]~I\, prox_ins[9], uniciclo, 1
instance = comp, \prox_ins[10]~I\, prox_ins[10], uniciclo, 1
instance = comp, \prox_ins[11]~I\, prox_ins[11], uniciclo, 1
instance = comp, \prox_ins[12]~I\, prox_ins[12], uniciclo, 1
instance = comp, \prox_ins[13]~I\, prox_ins[13], uniciclo, 1
instance = comp, \prox_ins[14]~I\, prox_ins[14], uniciclo, 1
instance = comp, \prox_ins[15]~I\, prox_ins[15], uniciclo, 1
instance = comp, \prox_ins[16]~I\, prox_ins[16], uniciclo, 1
instance = comp, \prox_ins[17]~I\, prox_ins[17], uniciclo, 1
instance = comp, \prox_ins[18]~I\, prox_ins[18], uniciclo, 1
instance = comp, \prox_ins[19]~I\, prox_ins[19], uniciclo, 1
instance = comp, \prox_ins[20]~I\, prox_ins[20], uniciclo, 1
instance = comp, \prox_ins[21]~I\, prox_ins[21], uniciclo, 1
instance = comp, \prox_ins[22]~I\, prox_ins[22], uniciclo, 1
instance = comp, \prox_ins[23]~I\, prox_ins[23], uniciclo, 1
instance = comp, \prox_ins[24]~I\, prox_ins[24], uniciclo, 1
instance = comp, \prox_ins[25]~I\, prox_ins[25], uniciclo, 1
instance = comp, \prox_ins[26]~I\, prox_ins[26], uniciclo, 1
instance = comp, \prox_ins[27]~I\, prox_ins[27], uniciclo, 1
instance = comp, \prox_ins[28]~I\, prox_ins[28], uniciclo, 1
instance = comp, \prox_ins[29]~I\, prox_ins[29], uniciclo, 1
instance = comp, \prox_ins[30]~I\, prox_ins[30], uniciclo, 1
instance = comp, \prox_ins[31]~I\, prox_ins[31], uniciclo, 1
