// Seed: 1355434692
module module_0 (
    output tri0 id_0,
    input supply0 id_1
    , id_3
);
  logic id_4;
  ;
  tri0 id_5;
  wire [-1 : -1] id_6;
  assign id_5 = 1'd0;
endmodule
module module_0 #(
    parameter id_14 = 32'd11
) (
    input supply0 id_0,
    input tri module_1,
    output uwire id_2,
    output uwire id_3
    , id_16,
    output wor id_4,
    input wor id_5,
    input uwire id_6,
    output tri id_7,
    output supply1 id_8,
    input wire id_9,
    input wire id_10,
    output tri1 id_11
    , id_17,
    output supply1 id_12,
    input tri1 id_13,
    input uwire _id_14
);
  logic [1 : 1] id_18;
  wire [id_14 : -1 'h0 |  -1] id_19;
  module_0 modCall_1 (
      id_4,
      id_5
  );
  assign id_17 = id_10;
endmodule
