{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 13 16:06:45 2024 " "Info: Processing started: Sat Jan 13 16:06:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab02 -c lab02 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab02 -c lab02 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "lab02.bdf" "" { Schematic "C:/altera/91/labs/lab02/lab02.bdf" { { 96 80 248 112 "clk" "" } } } } { "c:/altera/91/labs/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/labs/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "BlockA:inst\|inst2 " "Info: Detected ripple clock \"BlockA:inst\|inst2\" as buffer" {  } { { "BlockA.bdf" "" { Schematic "C:/altera/91/labs/lab02/BlockA.bdf" { { 56 736 800 136 "inst2" "" } } } } { "c:/altera/91/labs/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/labs/quartus/bin/Assignment Editor.qase" 1 { { 0 "BlockA:inst\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BlockB:inst1\|inst5 " "Info: Detected ripple clock \"BlockB:inst1\|inst5\" as buffer" {  } { { "BlockB.bdf" "" { Schematic "C:/altera/91/labs/lab02/BlockB.bdf" { { 16 2384 2448 96 "inst5" "" } } } } { "c:/altera/91/labs/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/labs/quartus/bin/Assignment Editor.qase" 1 { { 0 "BlockB:inst1\|inst5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register BlockB:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[0\] register BlockB:inst1\|lpm_counter2:inst2\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[0\] 357.14 MHz 2.8 ns Internal " "Info: Clock \"clk\" has Internal fmax of 357.14 MHz between source register \"BlockB:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[0\]\" and destination register \"BlockB:inst1\|lpm_counter2:inst2\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[0\]\" (period= 2.8 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.216 ns + Longest register register " "Info: + Longest register to register delay is 1.216 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns BlockB:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[0\] 1 REG LCFF_X30_Y16_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y16_N17; Fanout = 3; REG Node = 'BlockB:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" "" { BlockB:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_e4i.tdf" "" { Text "C:/altera/91/labs/lab02/db/cntr_e4i.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.272 ns) 0.597 ns BlockB:inst1\|lpm_compare1:inst1\|lpm_compare:lpm_compare_component\|cmpr_i8j:auto_generated\|aneb_result_wire\[0\] 2 COMB LCCOMB_X30_Y16_N24 8 " "Info: 2: + IC(0.325 ns) + CELL(0.272 ns) = 0.597 ns; Loc. = LCCOMB_X30_Y16_N24; Fanout = 8; COMB Node = 'BlockB:inst1\|lpm_compare1:inst1\|lpm_compare:lpm_compare_component\|cmpr_i8j:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { BlockB:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0] BlockB:inst1|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_i8j.tdf" "" { Text "C:/altera/91/labs/lab02/db/cmpr_i8j.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.397 ns) 1.216 ns BlockB:inst1\|lpm_counter2:inst2\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[0\] 3 REG LCFF_X30_Y16_N1 3 " "Info: 3: + IC(0.222 ns) + CELL(0.397 ns) = 1.216 ns; Loc. = LCFF_X30_Y16_N1; Fanout = 3; REG Node = 'BlockB:inst1\|lpm_counter2:inst2\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" "0.619 ns" { BlockB:inst1|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|aneb_result_wire[0] BlockB:inst1|lpm_counter2:inst2|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d4i.tdf" "" { Text "C:/altera/91/labs/lab02/db/cntr_d4i.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.669 ns ( 55.02 % ) " "Info: Total cell delay = 0.669 ns ( 55.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.547 ns ( 44.98 % ) " "Info: Total interconnect delay = 0.547 ns ( 44.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" "1.216 ns" { BlockB:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0] BlockB:inst1|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|aneb_result_wire[0] BlockB:inst1|lpm_counter2:inst2|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/labs/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/labs/quartus/bin/Technology_Viewer.qrui" "1.216 ns" { BlockB:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0] {} BlockB:inst1|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|aneb_result_wire[0] {} BlockB:inst1|lpm_counter2:inst2|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[0] {} } { 0.000ns 0.325ns 0.222ns } { 0.000ns 0.272ns 0.397ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.833 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 5.833 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab02.bdf" "" { Schematic "C:/altera/91/labs/lab02/lab02.bdf" { { 96 80 248 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.546 ns) + CELL(0.712 ns) 3.112 ns BlockA:inst\|inst2 2 REG LCFF_X21_Y15_N15 4 " "Info: 2: + IC(1.546 ns) + CELL(0.712 ns) = 3.112 ns; Loc. = LCFF_X21_Y15_N15; Fanout = 4; REG Node = 'BlockA:inst\|inst2'" {  } { { "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" "2.258 ns" { clk BlockA:inst|inst2 } "NODE_NAME" } } { "BlockA.bdf" "" { Schematic "C:/altera/91/labs/lab02/BlockA.bdf" { { 56 736 800 136 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.000 ns) 4.560 ns BlockA:inst\|inst2~clkctrl 3 COMB CLKCTRL_G4 7 " "Info: 3: + IC(1.448 ns) + CELL(0.000 ns) = 4.560 ns; Loc. = CLKCTRL_G4; Fanout = 7; COMB Node = 'BlockA:inst\|inst2~clkctrl'" {  } { { "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" "1.448 ns" { BlockA:inst|inst2 BlockA:inst|inst2~clkctrl } "NODE_NAME" } } { "BlockA.bdf" "" { Schematic "C:/altera/91/labs/lab02/BlockA.bdf" { { 56 736 800 136 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.655 ns) + CELL(0.618 ns) 5.833 ns BlockB:inst1\|lpm_counter2:inst2\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[0\] 4 REG LCFF_X30_Y16_N1 3 " "Info: 4: + IC(0.655 ns) + CELL(0.618 ns) = 5.833 ns; Loc. = LCFF_X30_Y16_N1; Fanout = 3; REG Node = 'BlockB:inst1\|lpm_counter2:inst2\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { BlockA:inst|inst2~clkctrl BlockB:inst1|lpm_counter2:inst2|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d4i.tdf" "" { Text "C:/altera/91/labs/lab02/db/cntr_d4i.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 37.44 % ) " "Info: Total cell delay = 2.184 ns ( 37.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.649 ns ( 62.56 % ) " "Info: Total interconnect delay = 3.649 ns ( 62.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" "5.833 ns" { clk BlockA:inst|inst2 BlockA:inst|inst2~clkctrl BlockB:inst1|lpm_counter2:inst2|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/labs/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/labs/quartus/bin/Technology_Viewer.qrui" "5.833 ns" { clk {} clk~combout {} BlockA:inst|inst2 {} BlockA:inst|inst2~clkctrl {} BlockB:inst1|lpm_counter2:inst2|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.546ns 1.448ns 0.655ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.833 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 5.833 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab02.bdf" "" { Schematic "C:/altera/91/labs/lab02/lab02.bdf" { { 96 80 248 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.546 ns) + CELL(0.712 ns) 3.112 ns BlockA:inst\|inst2 2 REG LCFF_X21_Y15_N15 4 " "Info: 2: + IC(1.546 ns) + CELL(0.712 ns) = 3.112 ns; Loc. = LCFF_X21_Y15_N15; Fanout = 4; REG Node = 'BlockA:inst\|inst2'" {  } { { "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" "2.258 ns" { clk BlockA:inst|inst2 } "NODE_NAME" } } { "BlockA.bdf" "" { Schematic "C:/altera/91/labs/lab02/BlockA.bdf" { { 56 736 800 136 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.000 ns) 4.560 ns BlockA:inst\|inst2~clkctrl 3 COMB CLKCTRL_G4 7 " "Info: 3: + IC(1.448 ns) + CELL(0.000 ns) = 4.560 ns; Loc. = CLKCTRL_G4; Fanout = 7; COMB Node = 'BlockA:inst\|inst2~clkctrl'" {  } { { "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" "1.448 ns" { BlockA:inst|inst2 BlockA:inst|inst2~clkctrl } "NODE_NAME" } } { "BlockA.bdf" "" { Schematic "C:/altera/91/labs/lab02/BlockA.bdf" { { 56 736 800 136 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.655 ns) + CELL(0.618 ns) 5.833 ns BlockB:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[0\] 4 REG LCFF_X30_Y16_N17 3 " "Info: 4: + IC(0.655 ns) + CELL(0.618 ns) = 5.833 ns; Loc. = LCFF_X30_Y16_N17; Fanout = 3; REG Node = 'BlockB:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { BlockA:inst|inst2~clkctrl BlockB:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_e4i.tdf" "" { Text "C:/altera/91/labs/lab02/db/cntr_e4i.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 37.44 % ) " "Info: Total cell delay = 2.184 ns ( 37.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.649 ns ( 62.56 % ) " "Info: Total interconnect delay = 3.649 ns ( 62.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" "5.833 ns" { clk BlockA:inst|inst2 BlockA:inst|inst2~clkctrl BlockB:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/labs/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/labs/quartus/bin/Technology_Viewer.qrui" "5.833 ns" { clk {} clk~combout {} BlockA:inst|inst2 {} BlockA:inst|inst2~clkctrl {} BlockB:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.546ns 1.448ns 0.655ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" "5.833 ns" { clk BlockA:inst|inst2 BlockA:inst|inst2~clkctrl BlockB:inst1|lpm_counter2:inst2|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/labs/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/labs/quartus/bin/Technology_Viewer.qrui" "5.833 ns" { clk {} clk~combout {} BlockA:inst|inst2 {} BlockA:inst|inst2~clkctrl {} BlockB:inst1|lpm_counter2:inst2|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.546ns 1.448ns 0.655ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" "5.833 ns" { clk BlockA:inst|inst2 BlockA:inst|inst2~clkctrl BlockB:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/labs/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/labs/quartus/bin/Technology_Viewer.qrui" "5.833 ns" { clk {} clk~combout {} BlockA:inst|inst2 {} BlockA:inst|inst2~clkctrl {} BlockB:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.546ns 1.448ns 0.655ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_e4i.tdf" "" { Text "C:/altera/91/labs/lab02/db/cntr_e4i.tdf" 67 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_d4i.tdf" "" { Text "C:/altera/91/labs/lab02/db/cntr_d4i.tdf" 61 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/cntr_e4i.tdf" "" { Text "C:/altera/91/labs/lab02/db/cntr_e4i.tdf" 67 8 0 } } { "db/cntr_d4i.tdf" "" { Text "C:/altera/91/labs/lab02/db/cntr_d4i.tdf" 61 8 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" "1.216 ns" { BlockB:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0] BlockB:inst1|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|aneb_result_wire[0] BlockB:inst1|lpm_counter2:inst2|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/labs/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/labs/quartus/bin/Technology_Viewer.qrui" "1.216 ns" { BlockB:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0] {} BlockB:inst1|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|aneb_result_wire[0] {} BlockB:inst1|lpm_counter2:inst2|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[0] {} } { 0.000ns 0.325ns 0.222ns } { 0.000ns 0.272ns 0.397ns } "" } } { "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" "5.833 ns" { clk BlockA:inst|inst2 BlockA:inst|inst2~clkctrl BlockB:inst1|lpm_counter2:inst2|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/labs/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/labs/quartus/bin/Technology_Viewer.qrui" "5.833 ns" { clk {} clk~combout {} BlockA:inst|inst2 {} BlockA:inst|inst2~clkctrl {} BlockB:inst1|lpm_counter2:inst2|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.546ns 1.448ns 0.655ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" "5.833 ns" { clk BlockA:inst|inst2 BlockA:inst|inst2~clkctrl BlockB:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/labs/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/labs/quartus/bin/Technology_Viewer.qrui" "5.833 ns" { clk {} clk~combout {} BlockA:inst|inst2 {} BlockA:inst|inst2~clkctrl {} BlockB:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.546ns 1.448ns 0.655ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk DATA\[2\] BlockC:inst3\|lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[3\] 13.923 ns register " "Info: tco from clock \"clk\" to destination pin \"DATA\[2\]\" through register \"BlockC:inst3\|lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[3\]\" is 13.923 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.651 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.651 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab02.bdf" "" { Schematic "C:/altera/91/labs/lab02/lab02.bdf" { { 96 80 248 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.546 ns) + CELL(0.712 ns) 3.112 ns BlockA:inst\|inst2 2 REG LCFF_X21_Y15_N15 4 " "Info: 2: + IC(1.546 ns) + CELL(0.712 ns) = 3.112 ns; Loc. = LCFF_X21_Y15_N15; Fanout = 4; REG Node = 'BlockA:inst\|inst2'" {  } { { "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" "2.258 ns" { clk BlockA:inst|inst2 } "NODE_NAME" } } { "BlockA.bdf" "" { Schematic "C:/altera/91/labs/lab02/BlockA.bdf" { { 56 736 800 136 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.950 ns) + CELL(0.712 ns) 4.774 ns BlockB:inst1\|inst5 3 REG LCFF_X29_Y16_N21 3 " "Info: 3: + IC(0.950 ns) + CELL(0.712 ns) = 4.774 ns; Loc. = LCFF_X29_Y16_N21; Fanout = 3; REG Node = 'BlockB:inst1\|inst5'" {  } { { "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" "1.662 ns" { BlockA:inst|inst2 BlockB:inst1|inst5 } "NODE_NAME" } } { "BlockB.bdf" "" { Schematic "C:/altera/91/labs/lab02/BlockB.bdf" { { 16 2384 2448 96 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.588 ns) + CELL(0.000 ns) 6.362 ns BlockB:inst1\|inst5~clkctrl 4 COMB CLKCTRL_G5 4 " "Info: 4: + IC(1.588 ns) + CELL(0.000 ns) = 6.362 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'BlockB:inst1\|inst5~clkctrl'" {  } { { "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { BlockB:inst1|inst5 BlockB:inst1|inst5~clkctrl } "NODE_NAME" } } { "BlockB.bdf" "" { Schematic "C:/altera/91/labs/lab02/BlockB.bdf" { { 16 2384 2448 96 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.618 ns) 7.651 ns BlockC:inst3\|lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[3\] 5 REG LCFF_X37_Y1_N7 17 " "Info: 5: + IC(0.671 ns) + CELL(0.618 ns) = 7.651 ns; Loc. = LCFF_X37_Y1_N7; Fanout = 17; REG Node = 'BlockC:inst3\|lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { BlockB:inst1|inst5~clkctrl BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_qlh.tdf" "" { Text "C:/altera/91/labs/lab02/db/cntr_qlh.tdf" 66 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.896 ns ( 37.85 % ) " "Info: Total cell delay = 2.896 ns ( 37.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.755 ns ( 62.15 % ) " "Info: Total interconnect delay = 4.755 ns ( 62.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" "7.651 ns" { clk BlockA:inst|inst2 BlockB:inst1|inst5 BlockB:inst1|inst5~clkctrl BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91/labs/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/labs/quartus/bin/Technology_Viewer.qrui" "7.651 ns" { clk {} clk~combout {} BlockA:inst|inst2 {} BlockB:inst1|inst5 {} BlockB:inst1|inst5~clkctrl {} BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 1.546ns 0.950ns 1.588ns 0.671ns } { 0.000ns 0.854ns 0.712ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_qlh.tdf" "" { Text "C:/altera/91/labs/lab02/db/cntr_qlh.tdf" 66 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.178 ns + Longest register pin " "Info: + Longest register to pin delay is 6.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns BlockC:inst3\|lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[3\] 1 REG LCFF_X37_Y1_N7 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y1_N7; Fanout = 17; REG Node = 'BlockC:inst3\|lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" "" { BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_qlh.tdf" "" { Text "C:/altera/91/labs/lab02/db/cntr_qlh.tdf" 66 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.006 ns) + CELL(0.366 ns) 2.372 ns BlockC:inst3\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode31w\[3\]~0 2 COMB LCCOMB_X7_Y1_N18 1 " "Info: 2: + IC(2.006 ns) + CELL(0.366 ns) = 2.372 ns; Loc. = LCCOMB_X7_Y1_N18; Fanout = 1; COMB Node = 'BlockC:inst3\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode31w\[3\]~0'" {  } { { "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" "2.372 ns" { BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] BlockC:inst3|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]~0 } "NODE_NAME" } } { "db/decode_e9f.tdf" "" { Text "C:/altera/91/labs/lab02/db/decode_e9f.tdf" 42 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.814 ns) + CELL(1.992 ns) 6.178 ns DATA\[2\] 3 PIN PIN_AB5 0 " "Info: 3: + IC(1.814 ns) + CELL(1.992 ns) = 6.178 ns; Loc. = PIN_AB5; Fanout = 0; PIN Node = 'DATA\[2\]'" {  } { { "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" "3.806 ns" { BlockC:inst3|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]~0 DATA[2] } "NODE_NAME" } } { "lab02.bdf" "" { Schematic "C:/altera/91/labs/lab02/lab02.bdf" { { 96 856 1032 112 "DATA\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.358 ns ( 38.17 % ) " "Info: Total cell delay = 2.358 ns ( 38.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.820 ns ( 61.83 % ) " "Info: Total interconnect delay = 3.820 ns ( 61.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" "6.178 ns" { BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] BlockC:inst3|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]~0 DATA[2] } "NODE_NAME" } } { "c:/altera/91/labs/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/labs/quartus/bin/Technology_Viewer.qrui" "6.178 ns" { BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] {} BlockC:inst3|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]~0 {} DATA[2] {} } { 0.000ns 2.006ns 1.814ns } { 0.000ns 0.366ns 1.992ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" "7.651 ns" { clk BlockA:inst|inst2 BlockB:inst1|inst5 BlockB:inst1|inst5~clkctrl BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91/labs/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/labs/quartus/bin/Technology_Viewer.qrui" "7.651 ns" { clk {} clk~combout {} BlockA:inst|inst2 {} BlockB:inst1|inst5 {} BlockB:inst1|inst5~clkctrl {} BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 1.546ns 0.950ns 1.588ns 0.671ns } { 0.000ns 0.854ns 0.712ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" "6.178 ns" { BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] BlockC:inst3|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]~0 DATA[2] } "NODE_NAME" } } { "c:/altera/91/labs/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/labs/quartus/bin/Technology_Viewer.qrui" "6.178 ns" { BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] {} BlockC:inst3|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]~0 {} DATA[2] {} } { 0.000ns 2.006ns 1.814ns } { 0.000ns 0.366ns 1.992ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 13 16:06:45 2024 " "Info: Processing ended: Sat Jan 13 16:06:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
