<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/shaw/GW/IDE/bin/fpga_project/impl/gwsynthesis/fpga_project.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/shaw/GW/IDE/bin/fpga_project/src/fpga_project.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/shaw/GW/IDE/bin/fpga_project/src/fpga_project.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138B</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Oct 16 14:30:03 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.85V -40C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.95V 100C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>26257</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>25800</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>50</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>2216</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>156</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>io_axiClk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>io_axiClk_ibuf/I </td>
</tr>
<tr>
<td>mem_clk_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>mem_clk_clk_ibuf/I </td>
</tr>
<tr>
<td>io_vgaClk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>io_vgaClk_ibuf/I </td>
</tr>
<tr>
<td>io_jtag_tck</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>io_jtag_tck_ibuf/I </td>
</tr>
<tr>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>20.000</td>
<td>mem_clk_clk_ibuf/I</td>
<td>mem_clk_clk</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>io_axiClk</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">57.218(MHz)</td>
<td>15</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>mem_clk_clk</td>
<td>100.000(MHz)</td>
<td>2016.128(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>io_vgaClk</td>
<td>100.000(MHz)</td>
<td>107.390(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>io_jtag_tck</td>
<td>100.000(MHz)</td>
<td>142.934(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>25.000(MHz)</td>
<td>103.347(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>io_axiClk</td>
<td>Setup</td>
<td>-5584.798</td>
<td>1975</td>
</tr>
<tr>
<td>io_axiClk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>mem_clk_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>mem_clk_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>io_vgaClk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>io_vgaClk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>io_jtag_tck</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>io_jtag_tck</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-7.477</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rValid_s0/CE</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>-0.009</td>
<td>17.175</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-7.433</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_0_s0/CE</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>-0.069</td>
<td>17.191</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-7.433</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_1_s0/CE</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>-0.069</td>
<td>17.191</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-7.433</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_2_s0/CE</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>-0.069</td>
<td>17.191</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-7.433</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_3_s0/CE</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>-0.069</td>
<td>17.191</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-7.433</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_12_s0/CE</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>-0.069</td>
<td>17.191</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-7.433</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_13_s0/CE</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>-0.069</td>
<td>17.191</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-7.433</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_14_s0/CE</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>-0.069</td>
<td>17.191</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-7.394</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_strb_0_s0/CE</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>-0.060</td>
<td>17.143</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-7.394</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_strb_1_s0/CE</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>-0.060</td>
<td>17.143</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-7.394</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_26_s0/CE</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>-0.060</td>
<td>17.143</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-7.394</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_27_s0/CE</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>-0.060</td>
<td>17.143</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-7.339</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_28_s0/CE</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>-0.069</td>
<td>17.098</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-7.284</td>
<td>toplevel_axi_apbBridge_io_axi_arbiter_io_output_arw_rData_addr_3_s0/Q</td>
<td>axi_apbBridge/readedData_2_s0/D</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>0.059</td>
<td>17.161</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-7.260</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_rValidN_s1/CE</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>-0.060</td>
<td>17.009</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-7.223</td>
<td>toplevel_axi_apbBridge_io_axi_arbiter_io_output_arw_rData_addr_3_s0/Q</td>
<td>axi_apbBridge/readedData_11_s0/D</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>0.059</td>
<td>17.106</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-7.221</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_15_s0/CE</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>-0.068</td>
<td>16.978</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-7.221</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_16_s0/CE</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>-0.068</td>
<td>16.978</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-7.221</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_17_s0/CE</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>-0.068</td>
<td>16.978</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-7.221</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_22_s0/CE</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>-0.068</td>
<td>16.978</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-7.221</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_23_s0/CE</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>-0.068</td>
<td>16.978</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-7.221</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_24_s0/CE</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>-0.068</td>
<td>16.978</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-7.221</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_25_s0/CE</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>-0.068</td>
<td>16.978</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-7.143</td>
<td>toplevel_axi_apbBridge_io_axi_arbiter_io_output_arw_rData_addr_3_s0/Q</td>
<td>axi_apbBridge/readedData_13_s0/D</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>0.059</td>
<td>17.020</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-7.047</td>
<td>toplevel_axi_apbBridge_io_axi_arbiter_io_output_arw_rData_addr_3_s0/Q</td>
<td>axi_apbBridge/readedData_29_s0/D</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>0.069</td>
<td>16.915</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.134</td>
<td>axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_3_s2/Q</td>
<td>axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_buffercc/buffers_0_3_s0/D</td>
<td>io_vgaClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>-2.602</td>
<td>0.505</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.134</td>
<td>axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_5_s1/Q</td>
<td>axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_buffercc/buffers_0_5_s0/D</td>
<td>io_vgaClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>-2.602</td>
<td>0.505</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-2.132</td>
<td>axi_vgaCtrl/pulseCCByToggle_1/inArea_target_s2/Q</td>
<td>axi_vgaCtrl/pulseCCByToggle_1/inArea_target_buffercc/buffers_0_s0/D</td>
<td>io_vgaClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>-2.601</td>
<td>0.505</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-2.030</td>
<td>axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_6_s1/Q</td>
<td>axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_buffercc/buffers_0_6_s0/D</td>
<td>io_vgaClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>-2.602</td>
<td>0.584</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-2.030</td>
<td>axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_4_s2/Q</td>
<td>axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_buffercc/buffers_0_4_s0/D</td>
<td>io_vgaClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>-2.602</td>
<td>0.584</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-2.004</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_4_s0/Q</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_4_s0/D</td>
<td>io_vgaClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>-2.591</td>
<td>0.599</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-2.001</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_9_s0/Q</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_9_s0/D</td>
<td>io_vgaClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>-2.596</td>
<td>0.606</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.996</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_5_s0/Q</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_5_s0/D</td>
<td>io_vgaClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>-2.591</td>
<td>0.606</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.940</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_1_s0/Q</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_1_s0/D</td>
<td>io_vgaClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>-2.596</td>
<td>0.667</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.908</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_8_s0/Q</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_8_s0/D</td>
<td>io_vgaClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>-2.596</td>
<td>0.700</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.886</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_7_s0/Q</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_7_s0/D</td>
<td>io_vgaClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>-2.601</td>
<td>0.726</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-1.876</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_2_s0/Q</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_2_s0/D</td>
<td>io_vgaClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>-2.591</td>
<td>0.726</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-1.803</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_0_s0/Q</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_0_s0/D</td>
<td>io_vgaClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>-2.596</td>
<td>0.805</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-1.790</td>
<td>axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_2_s1/Q</td>
<td>axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_buffercc/buffers_0_2_s0/D</td>
<td>io_vgaClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>-2.609</td>
<td>0.830</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-1.694</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_3_s0/Q</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_3_s0/D</td>
<td>io_vgaClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>-2.599</td>
<td>0.916</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-1.672</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_6_s0/Q</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_6_s0/D</td>
<td>io_vgaClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>-2.599</td>
<td>0.938</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-1.485</td>
<td>axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_1_s2/Q</td>
<td>axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_buffercc/buffers_0_1_s0/D</td>
<td>io_vgaClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>-2.620</td>
<td>1.146</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-1.260</td>
<td>axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_0_s2/Q</td>
<td>axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_buffercc/buffers_0_0_s0/D</td>
<td>io_vgaClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>-2.620</td>
<td>1.371</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-1.070</td>
<td>jtagBridge_1/flowCCByToggle_1/inputArea_data_fragment_0_s0/Q</td>
<td>jtagBridge_1/flowCCByToggle_1/outputArea_flow_m2sPipe_payload_fragment_0_s0/D</td>
<td>io_jtag_tck:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>-1.535</td>
<td>0.501</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-1.066</td>
<td>jtagBridge_1/flowCCByToggle_1/inputArea_target_s1/Q</td>
<td>jtagBridge_1/flowCCByToggle_1/inputArea_target_buffercc/buffers_0_s0/D</td>
<td>io_jtag_tck:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>-1.535</td>
<td>0.505</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-1.060</td>
<td>jtagBridge_1/flowCCByToggle_1/inputArea_data_last_s0/Q</td>
<td>jtagBridge_1/flowCCByToggle_1/outputArea_flow_m2sPipe_payload_last_s0/D</td>
<td>io_jtag_tck:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>-1.535</td>
<td>0.486</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.799</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/ram_ram_0_2_s/DO[0]</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/_zz_ram_port1_8_s0/D</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>-0.783</td>
<td>0.450</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.799</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/ram_ram_0_2_s/DO[1]</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/_zz_ram_port1_9_s0/D</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>-0.783</td>
<td>0.450</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.799</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/ram_ram_0_2_s/DO[2]</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/_zz_ram_port1_10_s0/D</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>-0.783</td>
<td>0.450</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.799</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/ram_ram_0_2_s/DO[3]</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/_zz_ram_port1_11_s0/D</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>-0.783</td>
<td>0.450</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-8.847</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].u_cmd_gen/RESET</td>
<td>io_axiClk:[R]</td>
<td>mem_clk_clk:[F]</td>
<td>5.000</td>
<td>7.321</td>
<td>6.339</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-6.879</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>io_axiClk:[R]</td>
<td>mem_clk_clk:[F]</td>
<td>5.000</td>
<td>4.810</td>
<td>6.546</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-6.600</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>io_axiClk:[R]</td>
<td>mem_clk_clk:[F]</td>
<td>5.000</td>
<td>4.810</td>
<td>6.267</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-6.569</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/RESET</td>
<td>io_axiClk:[R]</td>
<td>mem_clk_clk:[F]</td>
<td>5.000</td>
<td>4.810</td>
<td>6.572</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-6.559</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
<td>io_axiClk:[R]</td>
<td>mem_clk_clk:[F]</td>
<td>5.000</td>
<td>4.810</td>
<td>6.563</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-6.308</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/RESET</td>
<td>io_axiClk:[R]</td>
<td>mem_clk_clk:[F]</td>
<td>5.000</td>
<td>4.810</td>
<td>6.312</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-6.308</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/RESET</td>
<td>io_axiClk:[R]</td>
<td>mem_clk_clk:[F]</td>
<td>5.000</td>
<td>4.810</td>
<td>6.312</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-6.308</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/RESET</td>
<td>io_axiClk:[R]</td>
<td>mem_clk_clk:[F]</td>
<td>5.000</td>
<td>4.810</td>
<td>6.312</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-6.308</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen/RESET</td>
<td>io_axiClk:[R]</td>
<td>mem_clk_clk:[F]</td>
<td>5.000</td>
<td>4.810</td>
<td>6.312</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-3.856</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].u_cmd_gen/RESET</td>
<td>io_axiClk:[R]</td>
<td>mem_clk_clk:[R]</td>
<td>10.000</td>
<td>7.329</td>
<td>6.339</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.457</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>io_axiClk:[R]</td>
<td>mem_clk_clk:[R]</td>
<td>10.000</td>
<td>4.387</td>
<td>6.546</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-1.178</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>io_axiClk:[R]</td>
<td>mem_clk_clk:[R]</td>
<td>10.000</td>
<td>4.387</td>
<td>6.267</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-1.147</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/RESET</td>
<td>io_axiClk:[R]</td>
<td>mem_clk_clk:[R]</td>
<td>10.000</td>
<td>4.387</td>
<td>6.572</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-1.137</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
<td>io_axiClk:[R]</td>
<td>mem_clk_clk:[R]</td>
<td>10.000</td>
<td>4.387</td>
<td>6.563</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.886</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/RESET</td>
<td>io_axiClk:[R]</td>
<td>mem_clk_clk:[R]</td>
<td>10.000</td>
<td>4.387</td>
<td>6.312</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.886</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/RESET</td>
<td>io_axiClk:[R]</td>
<td>mem_clk_clk:[R]</td>
<td>10.000</td>
<td>4.387</td>
<td>6.312</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.886</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/RESET</td>
<td>io_axiClk:[R]</td>
<td>mem_clk_clk:[R]</td>
<td>10.000</td>
<td>4.387</td>
<td>6.312</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.180</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>io_axiClk:[R]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>3.101</td>
<td>6.546</td>
</tr>
<tr>
<td>19</td>
<td>0.108</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>io_axiClk:[R]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>3.092</td>
<td>6.267</td>
</tr>
<tr>
<td>20</td>
<td>0.141</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/RESET</td>
<td>io_axiClk:[R]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>3.099</td>
<td>6.572</td>
</tr>
<tr>
<td>21</td>
<td>0.150</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
<td>io_axiClk:[R]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>3.099</td>
<td>6.563</td>
</tr>
<tr>
<td>22</td>
<td>0.422</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].u_cmd_gen/RESET</td>
<td>io_axiClk:[R]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>3.050</td>
<td>6.339</td>
</tr>
<tr>
<td>23</td>
<td>0.437</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/RESET</td>
<td>io_axiClk:[R]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>3.063</td>
<td>6.312</td>
</tr>
<tr>
<td>24</td>
<td>0.442</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/RESET</td>
<td>io_axiClk:[R]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>3.058</td>
<td>6.312</td>
</tr>
<tr>
<td>25</td>
<td>0.442</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/RESET</td>
<td>io_axiClk:[R]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>3.058</td>
<td>6.312</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.514</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0/Q</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_0_9_s0/CLEAR</td>
<td>io_vgaClk:[R]</td>
<td>io_vgaClk:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.330</td>
</tr>
<tr>
<td>2</td>
<td>0.514</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0/Q</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_1_8_s0/CLEAR</td>
<td>io_vgaClk:[R]</td>
<td>io_vgaClk:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.330</td>
</tr>
<tr>
<td>3</td>
<td>0.514</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0/Q</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_1_9_s0/CLEAR</td>
<td>io_vgaClk:[R]</td>
<td>io_vgaClk:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.330</td>
</tr>
<tr>
<td>4</td>
<td>0.514</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0/Q</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_0_8_s0/CLEAR</td>
<td>io_vgaClk:[R]</td>
<td>io_vgaClk:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.330</td>
</tr>
<tr>
<td>5</td>
<td>0.519</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0/Q</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_0_s0/CLEAR</td>
<td>io_vgaClk:[R]</td>
<td>io_vgaClk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.330</td>
</tr>
<tr>
<td>6</td>
<td>0.519</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0/Q</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_1_s0/CLEAR</td>
<td>io_vgaClk:[R]</td>
<td>io_vgaClk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.330</td>
</tr>
<tr>
<td>7</td>
<td>0.519</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0/Q</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_2_s0/CLEAR</td>
<td>io_vgaClk:[R]</td>
<td>io_vgaClk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.330</td>
</tr>
<tr>
<td>8</td>
<td>0.599</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/bufferCC_20/buffers_1_s0/Q</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/popCC_addressGen_rValid_s0/CLEAR</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>0.420</td>
</tr>
<tr>
<td>9</td>
<td>0.601</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0/Q</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_addressGen_rValid_s0/CLEAR</td>
<td>io_vgaClk:[R]</td>
<td>io_vgaClk:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.406</td>
</tr>
<tr>
<td>10</td>
<td>0.615</td>
<td>resetCtrl_axiReset_s0/Q</td>
<td>axi_core_cpu/memory_DivPlugin_div_counter_value_5_s0/CLEAR</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>-0.007</td>
<td>0.433</td>
</tr>
<tr>
<td>11</td>
<td>0.624</td>
<td>resetCtrl_axiReset_s0/Q</td>
<td>axi_gpioACtrl/io_gpio_writeEnable_driver_25_s0/CLEAR</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>12</td>
<td>0.624</td>
<td>resetCtrl_axiReset_s0/Q</td>
<td>axi_gpioACtrl/io_gpio_writeEnable_driver_14_s0/CLEAR</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>0.001</td>
<td>0.435</td>
</tr>
<tr>
<td>13</td>
<td>0.624</td>
<td>resetCtrl_axiReset_s0/Q</td>
<td>axi_gpioACtrl/io_gpio_writeEnable_driver_19_s0/CLEAR</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>0.001</td>
<td>0.435</td>
</tr>
<tr>
<td>14</td>
<td>0.624</td>
<td>resetCtrl_axiReset_s0/Q</td>
<td>axi_gpioACtrl/io_gpio_writeEnable_driver_21_s0/CLEAR</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>0.001</td>
<td>0.435</td>
</tr>
<tr>
<td>15</td>
<td>0.624</td>
<td>resetCtrl_axiReset_s0/Q</td>
<td>axi_gpioACtrl/io_gpio_writeEnable_driver_22_s0/CLEAR</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>0.001</td>
<td>0.435</td>
</tr>
<tr>
<td>16</td>
<td>0.624</td>
<td>resetCtrl_axiReset_s0/Q</td>
<td>axi_gpioACtrl/io_gpio_writeEnable_driver_23_s0/CLEAR</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>0.001</td>
<td>0.435</td>
</tr>
<tr>
<td>17</td>
<td>0.624</td>
<td>resetCtrl_axiReset_s0/Q</td>
<td>axi_gpioACtrl/io_gpio_writeEnable_driver_26_s0/CLEAR</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>0.001</td>
<td>0.435</td>
</tr>
<tr>
<td>18</td>
<td>0.624</td>
<td>resetCtrl_axiReset_s0/Q</td>
<td>axi_gpioACtrl/io_gpio_writeEnable_driver_27_s0/CLEAR</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>0.001</td>
<td>0.435</td>
</tr>
<tr>
<td>19</td>
<td>0.629</td>
<td>resetCtrl_axiReset_s0/Q</td>
<td>axi_gpioACtrl/io_gpio_writeEnable_driver_0_s0/CLEAR</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.435</td>
</tr>
<tr>
<td>20</td>
<td>0.629</td>
<td>resetCtrl_axiReset_s0/Q</td>
<td>axi_gpioACtrl/io_gpio_writeEnable_driver_1_s0/CLEAR</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.435</td>
</tr>
<tr>
<td>21</td>
<td>0.629</td>
<td>resetCtrl_axiReset_s0/Q</td>
<td>axi_gpioACtrl/io_gpio_writeEnable_driver_20_s0/CLEAR</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.435</td>
</tr>
<tr>
<td>22</td>
<td>0.629</td>
<td>resetCtrl_axiReset_s0/Q</td>
<td>axi_gpioACtrl/io_gpio_writeEnable_driver_28_s0/CLEAR</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.435</td>
</tr>
<tr>
<td>23</td>
<td>0.629</td>
<td>resetCtrl_axiReset_s0/Q</td>
<td>axi_gpioACtrl/io_gpio_writeEnable_driver_29_s0/CLEAR</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.435</td>
</tr>
<tr>
<td>24</td>
<td>0.629</td>
<td>resetCtrl_axiReset_s0/Q</td>
<td>axi_gpioACtrl/io_gpio_writeEnable_driver_30_s0/CLEAR</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.435</td>
</tr>
<tr>
<td>25</td>
<td>0.646</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0/Q</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_7_s0/CLEAR</td>
<td>io_vgaClk:[R]</td>
<td>io_vgaClk:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.452</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>0.577</td>
<td>1.577</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>io_axiClk</td>
<td>axi_ram/ram_symbol3_ram_symbol3_0_0_s</td>
</tr>
<tr>
<td>2</td>
<td>0.581</td>
<td>1.581</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>io_axiClk</td>
<td>axi_ram/ram_symbol2_ram_symbol2_0_0_s</td>
</tr>
<tr>
<td>3</td>
<td>0.586</td>
<td>1.586</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>io_axiClk</td>
<td>axi_ram/ram_symbol1_ram_symbol1_0_0_s</td>
</tr>
<tr>
<td>4</td>
<td>0.621</td>
<td>1.621</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>io_axiClk</td>
<td>axi_core_cpu/RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s0</td>
</tr>
<tr>
<td>5</td>
<td>0.621</td>
<td>1.621</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>io_axiClk</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/banks_0_banks_0_0_1_s</td>
</tr>
<tr>
<td>6</td>
<td>0.621</td>
<td>1.621</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>io_axiClk</td>
<td>axi_core_cpu/dataCache_1/ways_0_data_symbol1_ways_0_data_symbol1_0_0_s</td>
</tr>
<tr>
<td>7</td>
<td>0.621</td>
<td>1.621</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>io_axiClk</td>
<td>axi_core_cpu/dataCache_1/ways_0_tags_ways_0_tags_0_0_s</td>
</tr>
<tr>
<td>8</td>
<td>0.624</td>
<td>1.624</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>io_axiClk</td>
<td>axi_core_cpu/execute_MUL_LH_33_s0</td>
</tr>
<tr>
<td>9</td>
<td>0.625</td>
<td>1.625</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>io_axiClk</td>
<td>axi_core_cpu/dataCache_1/ways_0_data_symbol0_ways_0_data_symbol0_0_0_s</td>
</tr>
<tr>
<td>10</td>
<td>0.625</td>
<td>1.625</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>io_axiClk</td>
<td>axi_core_cpu/dataCache_1/ways_0_data_symbol1_ways_0_data_symbol1_0_0_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.477</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.136</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.659</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rValid_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>7.961</td>
<td>7.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C121[2][A]</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/CLK</td>
</tr>
<tr>
<td>8.344</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R69C121[2][A]</td>
<td style=" font-weight:bold;">axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
</tr>
<tr>
<td>8.737</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C124[3][B]</td>
<td>axi_sdramCtrl/Axi4Incr_base_0_s1/I0</td>
</tr>
<tr>
<td>9.311</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C124[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_base_0_s1/F</td>
</tr>
<tr>
<td>9.939</td>
<td>0.627</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[0][A]</td>
<td>axi_sdramCtrl/_zz_Axi4Incr_result_0_s2/I0</td>
</tr>
<tr>
<td>10.534</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R69C128[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/_zz_Axi4Incr_result_0_s2/COUT</td>
</tr>
<tr>
<td>10.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R69C128[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_1_s/CIN</td>
</tr>
<tr>
<td>10.584</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R69C128[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_1_s/COUT</td>
</tr>
<tr>
<td>10.584</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_2_s/CIN</td>
</tr>
<tr>
<td>10.634</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_2_s/COUT</td>
</tr>
<tr>
<td>10.634</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_3_s/CIN</td>
</tr>
<tr>
<td>10.684</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_3_s/COUT</td>
</tr>
<tr>
<td>10.684</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_4_s/CIN</td>
</tr>
<tr>
<td>10.734</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_4_s/COUT</td>
</tr>
<tr>
<td>10.734</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[2][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_5_s/CIN</td>
</tr>
<tr>
<td>10.784</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_5_s/COUT</td>
</tr>
<tr>
<td>10.784</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[0][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_6_s/CIN</td>
</tr>
<tr>
<td>10.834</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_6_s/COUT</td>
</tr>
<tr>
<td>10.834</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_7_s/CIN</td>
</tr>
<tr>
<td>10.884</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_7_s/COUT</td>
</tr>
<tr>
<td>10.884</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_8_s/CIN</td>
</tr>
<tr>
<td>10.934</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_8_s/COUT</td>
</tr>
<tr>
<td>10.934</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_9_s/CIN</td>
</tr>
<tr>
<td>10.984</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_9_s/COUT</td>
</tr>
<tr>
<td>10.984</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_10_s/CIN</td>
</tr>
<tr>
<td>11.034</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_10_s/COUT</td>
</tr>
<tr>
<td>11.958</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C122[3][A]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/I2</td>
</tr>
<tr>
<td>12.276</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R68C122[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/F</td>
</tr>
<tr>
<td>12.980</td>
<td>0.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C130[1][B]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/I1</td>
</tr>
<tr>
<td>13.559</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>29</td>
<td>R68C130[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/F</td>
</tr>
<tr>
<td>14.275</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][B]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s7/I2</td>
</tr>
<tr>
<td>14.849</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s7/F</td>
</tr>
<tr>
<td>14.849</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][A]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s5/I1</td>
</tr>
<tr>
<td>14.999</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s5/O</td>
</tr>
<tr>
<td>15.614</td>
<td>0.615</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C137[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1333_s0/I0</td>
</tr>
<tr>
<td>16.209</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R68C137[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1333_s0/COUT</td>
</tr>
<tr>
<td>16.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R68C137[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1334_s0/CIN</td>
</tr>
<tr>
<td>16.259</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R68C137[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1334_s0/COUT</td>
</tr>
<tr>
<td>16.259</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C137[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1335_s0/CIN</td>
</tr>
<tr>
<td>16.309</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C137[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1335_s0/COUT</td>
</tr>
<tr>
<td>16.309</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C137[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1336_s0/CIN</td>
</tr>
<tr>
<td>16.359</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C137[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1336_s0/COUT</td>
</tr>
<tr>
<td>16.359</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1337_s0/CIN</td>
</tr>
<tr>
<td>16.409</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1337_s0/COUT</td>
</tr>
<tr>
<td>16.409</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[0][B]</td>
<td>axi_sdramCtrl/ctrl/n1338_s0/CIN</td>
</tr>
<tr>
<td>16.459</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1338_s0/COUT</td>
</tr>
<tr>
<td>16.459</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1339_s0/CIN</td>
</tr>
<tr>
<td>16.509</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1339_s0/COUT</td>
</tr>
<tr>
<td>16.509</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1340_s0/CIN</td>
</tr>
<tr>
<td>16.559</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1340_s0/COUT</td>
</tr>
<tr>
<td>16.559</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1341_s0/CIN</td>
</tr>
<tr>
<td>16.609</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1341_s0/COUT</td>
</tr>
<tr>
<td>16.609</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1342_s0/CIN</td>
</tr>
<tr>
<td>16.659</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1342_s0/COUT</td>
</tr>
<tr>
<td>16.659</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C139[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1343_s0/CIN</td>
</tr>
<tr>
<td>16.709</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R68C139[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1343_s0/COUT</td>
</tr>
<tr>
<td>18.001</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C121[0][B]</td>
<td>axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/I1</td>
</tr>
<tr>
<td>18.569</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R69C121[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/F</td>
</tr>
<tr>
<td>18.746</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C122[3][B]</td>
<td>axi_sdramCtrl/add_130_s7/I3</td>
</tr>
<tr>
<td>19.202</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R69C122[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/add_130_s7/F</td>
</tr>
<tr>
<td>19.594</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C124[3][B]</td>
<td>axi_sdramCtrl/unburstify_buffer_beat_7_s7/I2</td>
</tr>
<tr>
<td>20.050</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R68C124[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_buffer_beat_7_s7/F</td>
</tr>
<tr>
<td>22.986</td>
<td>2.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C72[3][B]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready_s2/I1</td>
</tr>
<tr>
<td>23.534</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R69C72[3][B]</td>
<td style=" background: #97FFFF;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready_s2/F</td>
</tr>
<tr>
<td>25.136</td>
<td>1.602</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C92[3][A]</td>
<td style=" font-weight:bold;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rValid_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>17.971</td>
<td>7.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C92[3][A]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rValid_s0/CLK</td>
</tr>
<tr>
<td>17.659</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C92[3][A]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rValid_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 8.573%; route: 7.279, 91.427%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.413, 37.336%; route: 10.380, 60.437%; tC2Q: 0.382, 2.227%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 8.563%; route: 7.288, 91.437%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.152</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.719</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>7.961</td>
<td>7.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C121[2][A]</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/CLK</td>
</tr>
<tr>
<td>8.344</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R69C121[2][A]</td>
<td style=" font-weight:bold;">axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
</tr>
<tr>
<td>8.737</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C124[3][B]</td>
<td>axi_sdramCtrl/Axi4Incr_base_0_s1/I0</td>
</tr>
<tr>
<td>9.311</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C124[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_base_0_s1/F</td>
</tr>
<tr>
<td>9.939</td>
<td>0.627</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[0][A]</td>
<td>axi_sdramCtrl/_zz_Axi4Incr_result_0_s2/I0</td>
</tr>
<tr>
<td>10.534</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R69C128[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/_zz_Axi4Incr_result_0_s2/COUT</td>
</tr>
<tr>
<td>10.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R69C128[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_1_s/CIN</td>
</tr>
<tr>
<td>10.584</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R69C128[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_1_s/COUT</td>
</tr>
<tr>
<td>10.584</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_2_s/CIN</td>
</tr>
<tr>
<td>10.634</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_2_s/COUT</td>
</tr>
<tr>
<td>10.634</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_3_s/CIN</td>
</tr>
<tr>
<td>10.684</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_3_s/COUT</td>
</tr>
<tr>
<td>10.684</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_4_s/CIN</td>
</tr>
<tr>
<td>10.734</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_4_s/COUT</td>
</tr>
<tr>
<td>10.734</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[2][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_5_s/CIN</td>
</tr>
<tr>
<td>10.784</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_5_s/COUT</td>
</tr>
<tr>
<td>10.784</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[0][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_6_s/CIN</td>
</tr>
<tr>
<td>10.834</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_6_s/COUT</td>
</tr>
<tr>
<td>10.834</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_7_s/CIN</td>
</tr>
<tr>
<td>10.884</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_7_s/COUT</td>
</tr>
<tr>
<td>10.884</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_8_s/CIN</td>
</tr>
<tr>
<td>10.934</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_8_s/COUT</td>
</tr>
<tr>
<td>10.934</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_9_s/CIN</td>
</tr>
<tr>
<td>10.984</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_9_s/COUT</td>
</tr>
<tr>
<td>10.984</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_10_s/CIN</td>
</tr>
<tr>
<td>11.034</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_10_s/COUT</td>
</tr>
<tr>
<td>11.958</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C122[3][A]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/I2</td>
</tr>
<tr>
<td>12.276</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R68C122[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/F</td>
</tr>
<tr>
<td>12.980</td>
<td>0.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C130[1][B]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/I1</td>
</tr>
<tr>
<td>13.559</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>29</td>
<td>R68C130[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/F</td>
</tr>
<tr>
<td>14.275</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][B]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s7/I2</td>
</tr>
<tr>
<td>14.849</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s7/F</td>
</tr>
<tr>
<td>14.849</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][A]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s5/I1</td>
</tr>
<tr>
<td>14.999</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s5/O</td>
</tr>
<tr>
<td>15.614</td>
<td>0.615</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C137[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1333_s0/I0</td>
</tr>
<tr>
<td>16.209</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R68C137[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1333_s0/COUT</td>
</tr>
<tr>
<td>16.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R68C137[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1334_s0/CIN</td>
</tr>
<tr>
<td>16.259</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R68C137[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1334_s0/COUT</td>
</tr>
<tr>
<td>16.259</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C137[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1335_s0/CIN</td>
</tr>
<tr>
<td>16.309</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C137[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1335_s0/COUT</td>
</tr>
<tr>
<td>16.309</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C137[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1336_s0/CIN</td>
</tr>
<tr>
<td>16.359</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C137[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1336_s0/COUT</td>
</tr>
<tr>
<td>16.359</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1337_s0/CIN</td>
</tr>
<tr>
<td>16.409</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1337_s0/COUT</td>
</tr>
<tr>
<td>16.409</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[0][B]</td>
<td>axi_sdramCtrl/ctrl/n1338_s0/CIN</td>
</tr>
<tr>
<td>16.459</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1338_s0/COUT</td>
</tr>
<tr>
<td>16.459</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1339_s0/CIN</td>
</tr>
<tr>
<td>16.509</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1339_s0/COUT</td>
</tr>
<tr>
<td>16.509</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1340_s0/CIN</td>
</tr>
<tr>
<td>16.559</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1340_s0/COUT</td>
</tr>
<tr>
<td>16.559</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1341_s0/CIN</td>
</tr>
<tr>
<td>16.609</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1341_s0/COUT</td>
</tr>
<tr>
<td>16.609</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1342_s0/CIN</td>
</tr>
<tr>
<td>16.659</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1342_s0/COUT</td>
</tr>
<tr>
<td>16.659</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C139[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1343_s0/CIN</td>
</tr>
<tr>
<td>16.709</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R68C139[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1343_s0/COUT</td>
</tr>
<tr>
<td>18.001</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C121[0][B]</td>
<td>axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/I1</td>
</tr>
<tr>
<td>18.569</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R69C121[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/F</td>
</tr>
<tr>
<td>18.746</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C122[3][B]</td>
<td>axi_sdramCtrl/add_130_s7/I3</td>
</tr>
<tr>
<td>19.202</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R69C122[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/add_130_s7/F</td>
</tr>
<tr>
<td>19.594</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C124[3][B]</td>
<td>axi_sdramCtrl/unburstify_buffer_beat_7_s7/I2</td>
</tr>
<tr>
<td>20.050</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R68C124[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_buffer_beat_7_s7/F</td>
</tr>
<tr>
<td>22.986</td>
<td>2.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C72[3][B]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready_s2/I1</td>
</tr>
<tr>
<td>23.534</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R69C72[3][B]</td>
<td style=" background: #97FFFF;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready_s2/F</td>
</tr>
<tr>
<td>25.152</td>
<td>1.619</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C51[3][A]</td>
<td style=" font-weight:bold;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>18.031</td>
<td>7.348</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C51[3][A]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_0_s0/CLK</td>
</tr>
<tr>
<td>17.719</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C51[3][A]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.069</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 8.573%; route: 7.279, 91.427%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.413, 37.301%; route: 10.396, 60.474%; tC2Q: 0.382, 2.225%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 8.499%; route: 7.348, 91.501%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.152</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.719</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>7.961</td>
<td>7.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C121[2][A]</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/CLK</td>
</tr>
<tr>
<td>8.344</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R69C121[2][A]</td>
<td style=" font-weight:bold;">axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
</tr>
<tr>
<td>8.737</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C124[3][B]</td>
<td>axi_sdramCtrl/Axi4Incr_base_0_s1/I0</td>
</tr>
<tr>
<td>9.311</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C124[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_base_0_s1/F</td>
</tr>
<tr>
<td>9.939</td>
<td>0.627</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[0][A]</td>
<td>axi_sdramCtrl/_zz_Axi4Incr_result_0_s2/I0</td>
</tr>
<tr>
<td>10.534</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R69C128[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/_zz_Axi4Incr_result_0_s2/COUT</td>
</tr>
<tr>
<td>10.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R69C128[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_1_s/CIN</td>
</tr>
<tr>
<td>10.584</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R69C128[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_1_s/COUT</td>
</tr>
<tr>
<td>10.584</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_2_s/CIN</td>
</tr>
<tr>
<td>10.634</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_2_s/COUT</td>
</tr>
<tr>
<td>10.634</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_3_s/CIN</td>
</tr>
<tr>
<td>10.684</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_3_s/COUT</td>
</tr>
<tr>
<td>10.684</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_4_s/CIN</td>
</tr>
<tr>
<td>10.734</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_4_s/COUT</td>
</tr>
<tr>
<td>10.734</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[2][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_5_s/CIN</td>
</tr>
<tr>
<td>10.784</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_5_s/COUT</td>
</tr>
<tr>
<td>10.784</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[0][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_6_s/CIN</td>
</tr>
<tr>
<td>10.834</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_6_s/COUT</td>
</tr>
<tr>
<td>10.834</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_7_s/CIN</td>
</tr>
<tr>
<td>10.884</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_7_s/COUT</td>
</tr>
<tr>
<td>10.884</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_8_s/CIN</td>
</tr>
<tr>
<td>10.934</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_8_s/COUT</td>
</tr>
<tr>
<td>10.934</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_9_s/CIN</td>
</tr>
<tr>
<td>10.984</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_9_s/COUT</td>
</tr>
<tr>
<td>10.984</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_10_s/CIN</td>
</tr>
<tr>
<td>11.034</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_10_s/COUT</td>
</tr>
<tr>
<td>11.958</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C122[3][A]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/I2</td>
</tr>
<tr>
<td>12.276</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R68C122[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/F</td>
</tr>
<tr>
<td>12.980</td>
<td>0.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C130[1][B]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/I1</td>
</tr>
<tr>
<td>13.559</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>29</td>
<td>R68C130[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/F</td>
</tr>
<tr>
<td>14.275</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][B]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s7/I2</td>
</tr>
<tr>
<td>14.849</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s7/F</td>
</tr>
<tr>
<td>14.849</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][A]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s5/I1</td>
</tr>
<tr>
<td>14.999</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s5/O</td>
</tr>
<tr>
<td>15.614</td>
<td>0.615</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C137[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1333_s0/I0</td>
</tr>
<tr>
<td>16.209</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R68C137[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1333_s0/COUT</td>
</tr>
<tr>
<td>16.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R68C137[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1334_s0/CIN</td>
</tr>
<tr>
<td>16.259</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R68C137[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1334_s0/COUT</td>
</tr>
<tr>
<td>16.259</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C137[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1335_s0/CIN</td>
</tr>
<tr>
<td>16.309</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C137[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1335_s0/COUT</td>
</tr>
<tr>
<td>16.309</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C137[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1336_s0/CIN</td>
</tr>
<tr>
<td>16.359</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C137[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1336_s0/COUT</td>
</tr>
<tr>
<td>16.359</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1337_s0/CIN</td>
</tr>
<tr>
<td>16.409</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1337_s0/COUT</td>
</tr>
<tr>
<td>16.409</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[0][B]</td>
<td>axi_sdramCtrl/ctrl/n1338_s0/CIN</td>
</tr>
<tr>
<td>16.459</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1338_s0/COUT</td>
</tr>
<tr>
<td>16.459</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1339_s0/CIN</td>
</tr>
<tr>
<td>16.509</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1339_s0/COUT</td>
</tr>
<tr>
<td>16.509</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1340_s0/CIN</td>
</tr>
<tr>
<td>16.559</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1340_s0/COUT</td>
</tr>
<tr>
<td>16.559</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1341_s0/CIN</td>
</tr>
<tr>
<td>16.609</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1341_s0/COUT</td>
</tr>
<tr>
<td>16.609</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1342_s0/CIN</td>
</tr>
<tr>
<td>16.659</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1342_s0/COUT</td>
</tr>
<tr>
<td>16.659</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C139[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1343_s0/CIN</td>
</tr>
<tr>
<td>16.709</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R68C139[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1343_s0/COUT</td>
</tr>
<tr>
<td>18.001</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C121[0][B]</td>
<td>axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/I1</td>
</tr>
<tr>
<td>18.569</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R69C121[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/F</td>
</tr>
<tr>
<td>18.746</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C122[3][B]</td>
<td>axi_sdramCtrl/add_130_s7/I3</td>
</tr>
<tr>
<td>19.202</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R69C122[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/add_130_s7/F</td>
</tr>
<tr>
<td>19.594</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C124[3][B]</td>
<td>axi_sdramCtrl/unburstify_buffer_beat_7_s7/I2</td>
</tr>
<tr>
<td>20.050</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R68C124[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_buffer_beat_7_s7/F</td>
</tr>
<tr>
<td>22.986</td>
<td>2.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C72[3][B]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready_s2/I1</td>
</tr>
<tr>
<td>23.534</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R69C72[3][B]</td>
<td style=" background: #97FFFF;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready_s2/F</td>
</tr>
<tr>
<td>25.152</td>
<td>1.619</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C51[2][B]</td>
<td style=" font-weight:bold;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>18.031</td>
<td>7.348</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C51[2][B]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_1_s0/CLK</td>
</tr>
<tr>
<td>17.719</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C51[2][B]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.069</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 8.573%; route: 7.279, 91.427%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.413, 37.301%; route: 10.396, 60.474%; tC2Q: 0.382, 2.225%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 8.499%; route: 7.348, 91.501%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.152</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.719</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>7.961</td>
<td>7.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C121[2][A]</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/CLK</td>
</tr>
<tr>
<td>8.344</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R69C121[2][A]</td>
<td style=" font-weight:bold;">axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
</tr>
<tr>
<td>8.737</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C124[3][B]</td>
<td>axi_sdramCtrl/Axi4Incr_base_0_s1/I0</td>
</tr>
<tr>
<td>9.311</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C124[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_base_0_s1/F</td>
</tr>
<tr>
<td>9.939</td>
<td>0.627</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[0][A]</td>
<td>axi_sdramCtrl/_zz_Axi4Incr_result_0_s2/I0</td>
</tr>
<tr>
<td>10.534</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R69C128[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/_zz_Axi4Incr_result_0_s2/COUT</td>
</tr>
<tr>
<td>10.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R69C128[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_1_s/CIN</td>
</tr>
<tr>
<td>10.584</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R69C128[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_1_s/COUT</td>
</tr>
<tr>
<td>10.584</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_2_s/CIN</td>
</tr>
<tr>
<td>10.634</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_2_s/COUT</td>
</tr>
<tr>
<td>10.634</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_3_s/CIN</td>
</tr>
<tr>
<td>10.684</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_3_s/COUT</td>
</tr>
<tr>
<td>10.684</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_4_s/CIN</td>
</tr>
<tr>
<td>10.734</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_4_s/COUT</td>
</tr>
<tr>
<td>10.734</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[2][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_5_s/CIN</td>
</tr>
<tr>
<td>10.784</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_5_s/COUT</td>
</tr>
<tr>
<td>10.784</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[0][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_6_s/CIN</td>
</tr>
<tr>
<td>10.834</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_6_s/COUT</td>
</tr>
<tr>
<td>10.834</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_7_s/CIN</td>
</tr>
<tr>
<td>10.884</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_7_s/COUT</td>
</tr>
<tr>
<td>10.884</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_8_s/CIN</td>
</tr>
<tr>
<td>10.934</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_8_s/COUT</td>
</tr>
<tr>
<td>10.934</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_9_s/CIN</td>
</tr>
<tr>
<td>10.984</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_9_s/COUT</td>
</tr>
<tr>
<td>10.984</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_10_s/CIN</td>
</tr>
<tr>
<td>11.034</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_10_s/COUT</td>
</tr>
<tr>
<td>11.958</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C122[3][A]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/I2</td>
</tr>
<tr>
<td>12.276</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R68C122[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/F</td>
</tr>
<tr>
<td>12.980</td>
<td>0.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C130[1][B]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/I1</td>
</tr>
<tr>
<td>13.559</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>29</td>
<td>R68C130[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/F</td>
</tr>
<tr>
<td>14.275</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][B]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s7/I2</td>
</tr>
<tr>
<td>14.849</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s7/F</td>
</tr>
<tr>
<td>14.849</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][A]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s5/I1</td>
</tr>
<tr>
<td>14.999</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s5/O</td>
</tr>
<tr>
<td>15.614</td>
<td>0.615</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C137[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1333_s0/I0</td>
</tr>
<tr>
<td>16.209</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R68C137[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1333_s0/COUT</td>
</tr>
<tr>
<td>16.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R68C137[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1334_s0/CIN</td>
</tr>
<tr>
<td>16.259</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R68C137[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1334_s0/COUT</td>
</tr>
<tr>
<td>16.259</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C137[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1335_s0/CIN</td>
</tr>
<tr>
<td>16.309</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C137[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1335_s0/COUT</td>
</tr>
<tr>
<td>16.309</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C137[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1336_s0/CIN</td>
</tr>
<tr>
<td>16.359</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C137[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1336_s0/COUT</td>
</tr>
<tr>
<td>16.359</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1337_s0/CIN</td>
</tr>
<tr>
<td>16.409</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1337_s0/COUT</td>
</tr>
<tr>
<td>16.409</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[0][B]</td>
<td>axi_sdramCtrl/ctrl/n1338_s0/CIN</td>
</tr>
<tr>
<td>16.459</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1338_s0/COUT</td>
</tr>
<tr>
<td>16.459</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1339_s0/CIN</td>
</tr>
<tr>
<td>16.509</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1339_s0/COUT</td>
</tr>
<tr>
<td>16.509</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1340_s0/CIN</td>
</tr>
<tr>
<td>16.559</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1340_s0/COUT</td>
</tr>
<tr>
<td>16.559</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1341_s0/CIN</td>
</tr>
<tr>
<td>16.609</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1341_s0/COUT</td>
</tr>
<tr>
<td>16.609</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1342_s0/CIN</td>
</tr>
<tr>
<td>16.659</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1342_s0/COUT</td>
</tr>
<tr>
<td>16.659</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C139[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1343_s0/CIN</td>
</tr>
<tr>
<td>16.709</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R68C139[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1343_s0/COUT</td>
</tr>
<tr>
<td>18.001</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C121[0][B]</td>
<td>axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/I1</td>
</tr>
<tr>
<td>18.569</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R69C121[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/F</td>
</tr>
<tr>
<td>18.746</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C122[3][B]</td>
<td>axi_sdramCtrl/add_130_s7/I3</td>
</tr>
<tr>
<td>19.202</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R69C122[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/add_130_s7/F</td>
</tr>
<tr>
<td>19.594</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C124[3][B]</td>
<td>axi_sdramCtrl/unburstify_buffer_beat_7_s7/I2</td>
</tr>
<tr>
<td>20.050</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R68C124[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_buffer_beat_7_s7/F</td>
</tr>
<tr>
<td>22.986</td>
<td>2.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C72[3][B]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready_s2/I1</td>
</tr>
<tr>
<td>23.534</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R69C72[3][B]</td>
<td style=" background: #97FFFF;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready_s2/F</td>
</tr>
<tr>
<td>25.152</td>
<td>1.619</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C51[2][A]</td>
<td style=" font-weight:bold;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>18.031</td>
<td>7.348</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C51[2][A]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_2_s0/CLK</td>
</tr>
<tr>
<td>17.719</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C51[2][A]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.069</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 8.573%; route: 7.279, 91.427%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.413, 37.301%; route: 10.396, 60.474%; tC2Q: 0.382, 2.225%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 8.499%; route: 7.348, 91.501%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.152</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.719</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>7.961</td>
<td>7.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C121[2][A]</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/CLK</td>
</tr>
<tr>
<td>8.344</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R69C121[2][A]</td>
<td style=" font-weight:bold;">axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
</tr>
<tr>
<td>8.737</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C124[3][B]</td>
<td>axi_sdramCtrl/Axi4Incr_base_0_s1/I0</td>
</tr>
<tr>
<td>9.311</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C124[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_base_0_s1/F</td>
</tr>
<tr>
<td>9.939</td>
<td>0.627</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[0][A]</td>
<td>axi_sdramCtrl/_zz_Axi4Incr_result_0_s2/I0</td>
</tr>
<tr>
<td>10.534</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R69C128[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/_zz_Axi4Incr_result_0_s2/COUT</td>
</tr>
<tr>
<td>10.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R69C128[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_1_s/CIN</td>
</tr>
<tr>
<td>10.584</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R69C128[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_1_s/COUT</td>
</tr>
<tr>
<td>10.584</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_2_s/CIN</td>
</tr>
<tr>
<td>10.634</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_2_s/COUT</td>
</tr>
<tr>
<td>10.634</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_3_s/CIN</td>
</tr>
<tr>
<td>10.684</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_3_s/COUT</td>
</tr>
<tr>
<td>10.684</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_4_s/CIN</td>
</tr>
<tr>
<td>10.734</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_4_s/COUT</td>
</tr>
<tr>
<td>10.734</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[2][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_5_s/CIN</td>
</tr>
<tr>
<td>10.784</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_5_s/COUT</td>
</tr>
<tr>
<td>10.784</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[0][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_6_s/CIN</td>
</tr>
<tr>
<td>10.834</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_6_s/COUT</td>
</tr>
<tr>
<td>10.834</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_7_s/CIN</td>
</tr>
<tr>
<td>10.884</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_7_s/COUT</td>
</tr>
<tr>
<td>10.884</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_8_s/CIN</td>
</tr>
<tr>
<td>10.934</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_8_s/COUT</td>
</tr>
<tr>
<td>10.934</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_9_s/CIN</td>
</tr>
<tr>
<td>10.984</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_9_s/COUT</td>
</tr>
<tr>
<td>10.984</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_10_s/CIN</td>
</tr>
<tr>
<td>11.034</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_10_s/COUT</td>
</tr>
<tr>
<td>11.958</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C122[3][A]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/I2</td>
</tr>
<tr>
<td>12.276</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R68C122[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/F</td>
</tr>
<tr>
<td>12.980</td>
<td>0.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C130[1][B]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/I1</td>
</tr>
<tr>
<td>13.559</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>29</td>
<td>R68C130[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/F</td>
</tr>
<tr>
<td>14.275</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][B]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s7/I2</td>
</tr>
<tr>
<td>14.849</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s7/F</td>
</tr>
<tr>
<td>14.849</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][A]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s5/I1</td>
</tr>
<tr>
<td>14.999</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s5/O</td>
</tr>
<tr>
<td>15.614</td>
<td>0.615</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C137[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1333_s0/I0</td>
</tr>
<tr>
<td>16.209</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R68C137[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1333_s0/COUT</td>
</tr>
<tr>
<td>16.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R68C137[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1334_s0/CIN</td>
</tr>
<tr>
<td>16.259</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R68C137[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1334_s0/COUT</td>
</tr>
<tr>
<td>16.259</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C137[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1335_s0/CIN</td>
</tr>
<tr>
<td>16.309</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C137[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1335_s0/COUT</td>
</tr>
<tr>
<td>16.309</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C137[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1336_s0/CIN</td>
</tr>
<tr>
<td>16.359</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C137[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1336_s0/COUT</td>
</tr>
<tr>
<td>16.359</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1337_s0/CIN</td>
</tr>
<tr>
<td>16.409</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1337_s0/COUT</td>
</tr>
<tr>
<td>16.409</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[0][B]</td>
<td>axi_sdramCtrl/ctrl/n1338_s0/CIN</td>
</tr>
<tr>
<td>16.459</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1338_s0/COUT</td>
</tr>
<tr>
<td>16.459</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1339_s0/CIN</td>
</tr>
<tr>
<td>16.509</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1339_s0/COUT</td>
</tr>
<tr>
<td>16.509</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1340_s0/CIN</td>
</tr>
<tr>
<td>16.559</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1340_s0/COUT</td>
</tr>
<tr>
<td>16.559</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1341_s0/CIN</td>
</tr>
<tr>
<td>16.609</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1341_s0/COUT</td>
</tr>
<tr>
<td>16.609</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1342_s0/CIN</td>
</tr>
<tr>
<td>16.659</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1342_s0/COUT</td>
</tr>
<tr>
<td>16.659</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C139[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1343_s0/CIN</td>
</tr>
<tr>
<td>16.709</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R68C139[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1343_s0/COUT</td>
</tr>
<tr>
<td>18.001</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C121[0][B]</td>
<td>axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/I1</td>
</tr>
<tr>
<td>18.569</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R69C121[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/F</td>
</tr>
<tr>
<td>18.746</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C122[3][B]</td>
<td>axi_sdramCtrl/add_130_s7/I3</td>
</tr>
<tr>
<td>19.202</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R69C122[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/add_130_s7/F</td>
</tr>
<tr>
<td>19.594</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C124[3][B]</td>
<td>axi_sdramCtrl/unburstify_buffer_beat_7_s7/I2</td>
</tr>
<tr>
<td>20.050</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R68C124[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_buffer_beat_7_s7/F</td>
</tr>
<tr>
<td>22.986</td>
<td>2.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C72[3][B]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready_s2/I1</td>
</tr>
<tr>
<td>23.534</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R69C72[3][B]</td>
<td style=" background: #97FFFF;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready_s2/F</td>
</tr>
<tr>
<td>25.152</td>
<td>1.619</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C51[1][B]</td>
<td style=" font-weight:bold;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>18.031</td>
<td>7.348</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C51[1][B]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_3_s0/CLK</td>
</tr>
<tr>
<td>17.719</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C51[1][B]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.069</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 8.573%; route: 7.279, 91.427%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.413, 37.301%; route: 10.396, 60.474%; tC2Q: 0.382, 2.225%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 8.499%; route: 7.348, 91.501%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.152</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.719</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>7.961</td>
<td>7.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C121[2][A]</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/CLK</td>
</tr>
<tr>
<td>8.344</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R69C121[2][A]</td>
<td style=" font-weight:bold;">axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
</tr>
<tr>
<td>8.737</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C124[3][B]</td>
<td>axi_sdramCtrl/Axi4Incr_base_0_s1/I0</td>
</tr>
<tr>
<td>9.311</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C124[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_base_0_s1/F</td>
</tr>
<tr>
<td>9.939</td>
<td>0.627</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[0][A]</td>
<td>axi_sdramCtrl/_zz_Axi4Incr_result_0_s2/I0</td>
</tr>
<tr>
<td>10.534</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R69C128[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/_zz_Axi4Incr_result_0_s2/COUT</td>
</tr>
<tr>
<td>10.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R69C128[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_1_s/CIN</td>
</tr>
<tr>
<td>10.584</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R69C128[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_1_s/COUT</td>
</tr>
<tr>
<td>10.584</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_2_s/CIN</td>
</tr>
<tr>
<td>10.634</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_2_s/COUT</td>
</tr>
<tr>
<td>10.634</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_3_s/CIN</td>
</tr>
<tr>
<td>10.684</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_3_s/COUT</td>
</tr>
<tr>
<td>10.684</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_4_s/CIN</td>
</tr>
<tr>
<td>10.734</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_4_s/COUT</td>
</tr>
<tr>
<td>10.734</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[2][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_5_s/CIN</td>
</tr>
<tr>
<td>10.784</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_5_s/COUT</td>
</tr>
<tr>
<td>10.784</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[0][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_6_s/CIN</td>
</tr>
<tr>
<td>10.834</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_6_s/COUT</td>
</tr>
<tr>
<td>10.834</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_7_s/CIN</td>
</tr>
<tr>
<td>10.884</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_7_s/COUT</td>
</tr>
<tr>
<td>10.884</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_8_s/CIN</td>
</tr>
<tr>
<td>10.934</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_8_s/COUT</td>
</tr>
<tr>
<td>10.934</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_9_s/CIN</td>
</tr>
<tr>
<td>10.984</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_9_s/COUT</td>
</tr>
<tr>
<td>10.984</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_10_s/CIN</td>
</tr>
<tr>
<td>11.034</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_10_s/COUT</td>
</tr>
<tr>
<td>11.958</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C122[3][A]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/I2</td>
</tr>
<tr>
<td>12.276</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R68C122[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/F</td>
</tr>
<tr>
<td>12.980</td>
<td>0.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C130[1][B]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/I1</td>
</tr>
<tr>
<td>13.559</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>29</td>
<td>R68C130[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/F</td>
</tr>
<tr>
<td>14.275</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][B]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s7/I2</td>
</tr>
<tr>
<td>14.849</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s7/F</td>
</tr>
<tr>
<td>14.849</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][A]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s5/I1</td>
</tr>
<tr>
<td>14.999</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s5/O</td>
</tr>
<tr>
<td>15.614</td>
<td>0.615</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C137[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1333_s0/I0</td>
</tr>
<tr>
<td>16.209</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R68C137[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1333_s0/COUT</td>
</tr>
<tr>
<td>16.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R68C137[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1334_s0/CIN</td>
</tr>
<tr>
<td>16.259</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R68C137[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1334_s0/COUT</td>
</tr>
<tr>
<td>16.259</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C137[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1335_s0/CIN</td>
</tr>
<tr>
<td>16.309</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C137[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1335_s0/COUT</td>
</tr>
<tr>
<td>16.309</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C137[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1336_s0/CIN</td>
</tr>
<tr>
<td>16.359</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C137[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1336_s0/COUT</td>
</tr>
<tr>
<td>16.359</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1337_s0/CIN</td>
</tr>
<tr>
<td>16.409</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1337_s0/COUT</td>
</tr>
<tr>
<td>16.409</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[0][B]</td>
<td>axi_sdramCtrl/ctrl/n1338_s0/CIN</td>
</tr>
<tr>
<td>16.459</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1338_s0/COUT</td>
</tr>
<tr>
<td>16.459</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1339_s0/CIN</td>
</tr>
<tr>
<td>16.509</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1339_s0/COUT</td>
</tr>
<tr>
<td>16.509</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1340_s0/CIN</td>
</tr>
<tr>
<td>16.559</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1340_s0/COUT</td>
</tr>
<tr>
<td>16.559</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1341_s0/CIN</td>
</tr>
<tr>
<td>16.609</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1341_s0/COUT</td>
</tr>
<tr>
<td>16.609</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1342_s0/CIN</td>
</tr>
<tr>
<td>16.659</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1342_s0/COUT</td>
</tr>
<tr>
<td>16.659</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C139[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1343_s0/CIN</td>
</tr>
<tr>
<td>16.709</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R68C139[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1343_s0/COUT</td>
</tr>
<tr>
<td>18.001</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C121[0][B]</td>
<td>axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/I1</td>
</tr>
<tr>
<td>18.569</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R69C121[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/F</td>
</tr>
<tr>
<td>18.746</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C122[3][B]</td>
<td>axi_sdramCtrl/add_130_s7/I3</td>
</tr>
<tr>
<td>19.202</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R69C122[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/add_130_s7/F</td>
</tr>
<tr>
<td>19.594</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C124[3][B]</td>
<td>axi_sdramCtrl/unburstify_buffer_beat_7_s7/I2</td>
</tr>
<tr>
<td>20.050</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R68C124[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_buffer_beat_7_s7/F</td>
</tr>
<tr>
<td>22.986</td>
<td>2.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C72[3][B]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready_s2/I1</td>
</tr>
<tr>
<td>23.534</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R69C72[3][B]</td>
<td style=" background: #97FFFF;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready_s2/F</td>
</tr>
<tr>
<td>25.152</td>
<td>1.619</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C51[1][A]</td>
<td style=" font-weight:bold;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>18.031</td>
<td>7.348</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C51[1][A]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_12_s0/CLK</td>
</tr>
<tr>
<td>17.719</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C51[1][A]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.069</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 8.573%; route: 7.279, 91.427%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.413, 37.301%; route: 10.396, 60.474%; tC2Q: 0.382, 2.225%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 8.499%; route: 7.348, 91.501%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.152</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.719</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>7.961</td>
<td>7.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C121[2][A]</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/CLK</td>
</tr>
<tr>
<td>8.344</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R69C121[2][A]</td>
<td style=" font-weight:bold;">axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
</tr>
<tr>
<td>8.737</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C124[3][B]</td>
<td>axi_sdramCtrl/Axi4Incr_base_0_s1/I0</td>
</tr>
<tr>
<td>9.311</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C124[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_base_0_s1/F</td>
</tr>
<tr>
<td>9.939</td>
<td>0.627</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[0][A]</td>
<td>axi_sdramCtrl/_zz_Axi4Incr_result_0_s2/I0</td>
</tr>
<tr>
<td>10.534</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R69C128[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/_zz_Axi4Incr_result_0_s2/COUT</td>
</tr>
<tr>
<td>10.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R69C128[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_1_s/CIN</td>
</tr>
<tr>
<td>10.584</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R69C128[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_1_s/COUT</td>
</tr>
<tr>
<td>10.584</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_2_s/CIN</td>
</tr>
<tr>
<td>10.634</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_2_s/COUT</td>
</tr>
<tr>
<td>10.634</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_3_s/CIN</td>
</tr>
<tr>
<td>10.684</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_3_s/COUT</td>
</tr>
<tr>
<td>10.684</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_4_s/CIN</td>
</tr>
<tr>
<td>10.734</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_4_s/COUT</td>
</tr>
<tr>
<td>10.734</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[2][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_5_s/CIN</td>
</tr>
<tr>
<td>10.784</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_5_s/COUT</td>
</tr>
<tr>
<td>10.784</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[0][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_6_s/CIN</td>
</tr>
<tr>
<td>10.834</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_6_s/COUT</td>
</tr>
<tr>
<td>10.834</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_7_s/CIN</td>
</tr>
<tr>
<td>10.884</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_7_s/COUT</td>
</tr>
<tr>
<td>10.884</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_8_s/CIN</td>
</tr>
<tr>
<td>10.934</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_8_s/COUT</td>
</tr>
<tr>
<td>10.934</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_9_s/CIN</td>
</tr>
<tr>
<td>10.984</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_9_s/COUT</td>
</tr>
<tr>
<td>10.984</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_10_s/CIN</td>
</tr>
<tr>
<td>11.034</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_10_s/COUT</td>
</tr>
<tr>
<td>11.958</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C122[3][A]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/I2</td>
</tr>
<tr>
<td>12.276</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R68C122[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/F</td>
</tr>
<tr>
<td>12.980</td>
<td>0.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C130[1][B]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/I1</td>
</tr>
<tr>
<td>13.559</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>29</td>
<td>R68C130[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/F</td>
</tr>
<tr>
<td>14.275</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][B]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s7/I2</td>
</tr>
<tr>
<td>14.849</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s7/F</td>
</tr>
<tr>
<td>14.849</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][A]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s5/I1</td>
</tr>
<tr>
<td>14.999</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s5/O</td>
</tr>
<tr>
<td>15.614</td>
<td>0.615</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C137[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1333_s0/I0</td>
</tr>
<tr>
<td>16.209</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R68C137[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1333_s0/COUT</td>
</tr>
<tr>
<td>16.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R68C137[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1334_s0/CIN</td>
</tr>
<tr>
<td>16.259</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R68C137[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1334_s0/COUT</td>
</tr>
<tr>
<td>16.259</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C137[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1335_s0/CIN</td>
</tr>
<tr>
<td>16.309</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C137[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1335_s0/COUT</td>
</tr>
<tr>
<td>16.309</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C137[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1336_s0/CIN</td>
</tr>
<tr>
<td>16.359</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C137[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1336_s0/COUT</td>
</tr>
<tr>
<td>16.359</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1337_s0/CIN</td>
</tr>
<tr>
<td>16.409</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1337_s0/COUT</td>
</tr>
<tr>
<td>16.409</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[0][B]</td>
<td>axi_sdramCtrl/ctrl/n1338_s0/CIN</td>
</tr>
<tr>
<td>16.459</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1338_s0/COUT</td>
</tr>
<tr>
<td>16.459</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1339_s0/CIN</td>
</tr>
<tr>
<td>16.509</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1339_s0/COUT</td>
</tr>
<tr>
<td>16.509</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1340_s0/CIN</td>
</tr>
<tr>
<td>16.559</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1340_s0/COUT</td>
</tr>
<tr>
<td>16.559</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1341_s0/CIN</td>
</tr>
<tr>
<td>16.609</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1341_s0/COUT</td>
</tr>
<tr>
<td>16.609</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1342_s0/CIN</td>
</tr>
<tr>
<td>16.659</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1342_s0/COUT</td>
</tr>
<tr>
<td>16.659</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C139[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1343_s0/CIN</td>
</tr>
<tr>
<td>16.709</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R68C139[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1343_s0/COUT</td>
</tr>
<tr>
<td>18.001</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C121[0][B]</td>
<td>axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/I1</td>
</tr>
<tr>
<td>18.569</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R69C121[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/F</td>
</tr>
<tr>
<td>18.746</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C122[3][B]</td>
<td>axi_sdramCtrl/add_130_s7/I3</td>
</tr>
<tr>
<td>19.202</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R69C122[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/add_130_s7/F</td>
</tr>
<tr>
<td>19.594</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C124[3][B]</td>
<td>axi_sdramCtrl/unburstify_buffer_beat_7_s7/I2</td>
</tr>
<tr>
<td>20.050</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R68C124[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_buffer_beat_7_s7/F</td>
</tr>
<tr>
<td>22.986</td>
<td>2.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C72[3][B]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready_s2/I1</td>
</tr>
<tr>
<td>23.534</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R69C72[3][B]</td>
<td style=" background: #97FFFF;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready_s2/F</td>
</tr>
<tr>
<td>25.152</td>
<td>1.619</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C51[0][B]</td>
<td style=" font-weight:bold;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>18.031</td>
<td>7.348</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C51[0][B]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_13_s0/CLK</td>
</tr>
<tr>
<td>17.719</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C51[0][B]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.069</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 8.573%; route: 7.279, 91.427%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.413, 37.301%; route: 10.396, 60.474%; tC2Q: 0.382, 2.225%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 8.499%; route: 7.348, 91.501%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.152</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.719</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>7.961</td>
<td>7.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C121[2][A]</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/CLK</td>
</tr>
<tr>
<td>8.344</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R69C121[2][A]</td>
<td style=" font-weight:bold;">axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
</tr>
<tr>
<td>8.737</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C124[3][B]</td>
<td>axi_sdramCtrl/Axi4Incr_base_0_s1/I0</td>
</tr>
<tr>
<td>9.311</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C124[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_base_0_s1/F</td>
</tr>
<tr>
<td>9.939</td>
<td>0.627</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[0][A]</td>
<td>axi_sdramCtrl/_zz_Axi4Incr_result_0_s2/I0</td>
</tr>
<tr>
<td>10.534</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R69C128[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/_zz_Axi4Incr_result_0_s2/COUT</td>
</tr>
<tr>
<td>10.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R69C128[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_1_s/CIN</td>
</tr>
<tr>
<td>10.584</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R69C128[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_1_s/COUT</td>
</tr>
<tr>
<td>10.584</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_2_s/CIN</td>
</tr>
<tr>
<td>10.634</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_2_s/COUT</td>
</tr>
<tr>
<td>10.634</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_3_s/CIN</td>
</tr>
<tr>
<td>10.684</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_3_s/COUT</td>
</tr>
<tr>
<td>10.684</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_4_s/CIN</td>
</tr>
<tr>
<td>10.734</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_4_s/COUT</td>
</tr>
<tr>
<td>10.734</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[2][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_5_s/CIN</td>
</tr>
<tr>
<td>10.784</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_5_s/COUT</td>
</tr>
<tr>
<td>10.784</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[0][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_6_s/CIN</td>
</tr>
<tr>
<td>10.834</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_6_s/COUT</td>
</tr>
<tr>
<td>10.834</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_7_s/CIN</td>
</tr>
<tr>
<td>10.884</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_7_s/COUT</td>
</tr>
<tr>
<td>10.884</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_8_s/CIN</td>
</tr>
<tr>
<td>10.934</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_8_s/COUT</td>
</tr>
<tr>
<td>10.934</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_9_s/CIN</td>
</tr>
<tr>
<td>10.984</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_9_s/COUT</td>
</tr>
<tr>
<td>10.984</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_10_s/CIN</td>
</tr>
<tr>
<td>11.034</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_10_s/COUT</td>
</tr>
<tr>
<td>11.958</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C122[3][A]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/I2</td>
</tr>
<tr>
<td>12.276</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R68C122[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/F</td>
</tr>
<tr>
<td>12.980</td>
<td>0.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C130[1][B]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/I1</td>
</tr>
<tr>
<td>13.559</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>29</td>
<td>R68C130[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/F</td>
</tr>
<tr>
<td>14.275</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][B]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s7/I2</td>
</tr>
<tr>
<td>14.849</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s7/F</td>
</tr>
<tr>
<td>14.849</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][A]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s5/I1</td>
</tr>
<tr>
<td>14.999</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s5/O</td>
</tr>
<tr>
<td>15.614</td>
<td>0.615</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C137[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1333_s0/I0</td>
</tr>
<tr>
<td>16.209</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R68C137[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1333_s0/COUT</td>
</tr>
<tr>
<td>16.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R68C137[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1334_s0/CIN</td>
</tr>
<tr>
<td>16.259</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R68C137[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1334_s0/COUT</td>
</tr>
<tr>
<td>16.259</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C137[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1335_s0/CIN</td>
</tr>
<tr>
<td>16.309</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C137[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1335_s0/COUT</td>
</tr>
<tr>
<td>16.309</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C137[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1336_s0/CIN</td>
</tr>
<tr>
<td>16.359</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C137[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1336_s0/COUT</td>
</tr>
<tr>
<td>16.359</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1337_s0/CIN</td>
</tr>
<tr>
<td>16.409</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1337_s0/COUT</td>
</tr>
<tr>
<td>16.409</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[0][B]</td>
<td>axi_sdramCtrl/ctrl/n1338_s0/CIN</td>
</tr>
<tr>
<td>16.459</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1338_s0/COUT</td>
</tr>
<tr>
<td>16.459</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1339_s0/CIN</td>
</tr>
<tr>
<td>16.509</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1339_s0/COUT</td>
</tr>
<tr>
<td>16.509</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1340_s0/CIN</td>
</tr>
<tr>
<td>16.559</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1340_s0/COUT</td>
</tr>
<tr>
<td>16.559</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1341_s0/CIN</td>
</tr>
<tr>
<td>16.609</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1341_s0/COUT</td>
</tr>
<tr>
<td>16.609</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1342_s0/CIN</td>
</tr>
<tr>
<td>16.659</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1342_s0/COUT</td>
</tr>
<tr>
<td>16.659</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C139[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1343_s0/CIN</td>
</tr>
<tr>
<td>16.709</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R68C139[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1343_s0/COUT</td>
</tr>
<tr>
<td>18.001</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C121[0][B]</td>
<td>axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/I1</td>
</tr>
<tr>
<td>18.569</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R69C121[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/F</td>
</tr>
<tr>
<td>18.746</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C122[3][B]</td>
<td>axi_sdramCtrl/add_130_s7/I3</td>
</tr>
<tr>
<td>19.202</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R69C122[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/add_130_s7/F</td>
</tr>
<tr>
<td>19.594</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C124[3][B]</td>
<td>axi_sdramCtrl/unburstify_buffer_beat_7_s7/I2</td>
</tr>
<tr>
<td>20.050</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R68C124[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_buffer_beat_7_s7/F</td>
</tr>
<tr>
<td>22.986</td>
<td>2.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C72[3][B]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready_s2/I1</td>
</tr>
<tr>
<td>23.534</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R69C72[3][B]</td>
<td style=" background: #97FFFF;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready_s2/F</td>
</tr>
<tr>
<td>25.152</td>
<td>1.619</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C51[0][A]</td>
<td style=" font-weight:bold;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>18.031</td>
<td>7.348</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C51[0][A]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_14_s0/CLK</td>
</tr>
<tr>
<td>17.719</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C51[0][A]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.069</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 8.573%; route: 7.279, 91.427%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.413, 37.301%; route: 10.396, 60.474%; tC2Q: 0.382, 2.225%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 8.499%; route: 7.348, 91.501%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.394</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.710</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_strb_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>7.961</td>
<td>7.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C121[2][A]</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/CLK</td>
</tr>
<tr>
<td>8.344</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R69C121[2][A]</td>
<td style=" font-weight:bold;">axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
</tr>
<tr>
<td>8.737</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C124[3][B]</td>
<td>axi_sdramCtrl/Axi4Incr_base_0_s1/I0</td>
</tr>
<tr>
<td>9.311</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C124[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_base_0_s1/F</td>
</tr>
<tr>
<td>9.939</td>
<td>0.627</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[0][A]</td>
<td>axi_sdramCtrl/_zz_Axi4Incr_result_0_s2/I0</td>
</tr>
<tr>
<td>10.534</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R69C128[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/_zz_Axi4Incr_result_0_s2/COUT</td>
</tr>
<tr>
<td>10.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R69C128[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_1_s/CIN</td>
</tr>
<tr>
<td>10.584</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R69C128[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_1_s/COUT</td>
</tr>
<tr>
<td>10.584</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_2_s/CIN</td>
</tr>
<tr>
<td>10.634</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_2_s/COUT</td>
</tr>
<tr>
<td>10.634</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_3_s/CIN</td>
</tr>
<tr>
<td>10.684</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_3_s/COUT</td>
</tr>
<tr>
<td>10.684</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_4_s/CIN</td>
</tr>
<tr>
<td>10.734</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_4_s/COUT</td>
</tr>
<tr>
<td>10.734</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[2][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_5_s/CIN</td>
</tr>
<tr>
<td>10.784</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_5_s/COUT</td>
</tr>
<tr>
<td>10.784</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[0][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_6_s/CIN</td>
</tr>
<tr>
<td>10.834</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_6_s/COUT</td>
</tr>
<tr>
<td>10.834</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_7_s/CIN</td>
</tr>
<tr>
<td>10.884</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_7_s/COUT</td>
</tr>
<tr>
<td>10.884</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_8_s/CIN</td>
</tr>
<tr>
<td>10.934</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_8_s/COUT</td>
</tr>
<tr>
<td>10.934</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_9_s/CIN</td>
</tr>
<tr>
<td>10.984</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_9_s/COUT</td>
</tr>
<tr>
<td>10.984</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_10_s/CIN</td>
</tr>
<tr>
<td>11.034</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_10_s/COUT</td>
</tr>
<tr>
<td>11.958</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C122[3][A]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/I2</td>
</tr>
<tr>
<td>12.276</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R68C122[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/F</td>
</tr>
<tr>
<td>12.980</td>
<td>0.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C130[1][B]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/I1</td>
</tr>
<tr>
<td>13.559</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>29</td>
<td>R68C130[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/F</td>
</tr>
<tr>
<td>14.275</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][B]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s7/I2</td>
</tr>
<tr>
<td>14.849</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s7/F</td>
</tr>
<tr>
<td>14.849</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][A]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s5/I1</td>
</tr>
<tr>
<td>14.999</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s5/O</td>
</tr>
<tr>
<td>15.614</td>
<td>0.615</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C137[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1333_s0/I0</td>
</tr>
<tr>
<td>16.209</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R68C137[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1333_s0/COUT</td>
</tr>
<tr>
<td>16.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R68C137[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1334_s0/CIN</td>
</tr>
<tr>
<td>16.259</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R68C137[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1334_s0/COUT</td>
</tr>
<tr>
<td>16.259</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C137[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1335_s0/CIN</td>
</tr>
<tr>
<td>16.309</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C137[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1335_s0/COUT</td>
</tr>
<tr>
<td>16.309</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C137[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1336_s0/CIN</td>
</tr>
<tr>
<td>16.359</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C137[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1336_s0/COUT</td>
</tr>
<tr>
<td>16.359</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1337_s0/CIN</td>
</tr>
<tr>
<td>16.409</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1337_s0/COUT</td>
</tr>
<tr>
<td>16.409</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[0][B]</td>
<td>axi_sdramCtrl/ctrl/n1338_s0/CIN</td>
</tr>
<tr>
<td>16.459</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1338_s0/COUT</td>
</tr>
<tr>
<td>16.459</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1339_s0/CIN</td>
</tr>
<tr>
<td>16.509</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1339_s0/COUT</td>
</tr>
<tr>
<td>16.509</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1340_s0/CIN</td>
</tr>
<tr>
<td>16.559</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1340_s0/COUT</td>
</tr>
<tr>
<td>16.559</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1341_s0/CIN</td>
</tr>
<tr>
<td>16.609</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1341_s0/COUT</td>
</tr>
<tr>
<td>16.609</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1342_s0/CIN</td>
</tr>
<tr>
<td>16.659</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1342_s0/COUT</td>
</tr>
<tr>
<td>16.659</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C139[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1343_s0/CIN</td>
</tr>
<tr>
<td>16.709</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R68C139[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1343_s0/COUT</td>
</tr>
<tr>
<td>18.001</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C121[0][B]</td>
<td>axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/I1</td>
</tr>
<tr>
<td>18.569</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R69C121[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/F</td>
</tr>
<tr>
<td>18.746</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C122[3][B]</td>
<td>axi_sdramCtrl/add_130_s7/I3</td>
</tr>
<tr>
<td>19.202</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R69C122[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/add_130_s7/F</td>
</tr>
<tr>
<td>19.594</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C124[3][B]</td>
<td>axi_sdramCtrl/unburstify_buffer_beat_7_s7/I2</td>
</tr>
<tr>
<td>20.050</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R68C124[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_buffer_beat_7_s7/F</td>
</tr>
<tr>
<td>22.986</td>
<td>2.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C72[3][B]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready_s2/I1</td>
</tr>
<tr>
<td>23.534</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R69C72[3][B]</td>
<td style=" background: #97FFFF;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready_s2/F</td>
</tr>
<tr>
<td>25.104</td>
<td>1.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C50[1][B]</td>
<td style=" font-weight:bold;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_strb_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>18.021</td>
<td>7.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C50[1][B]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_strb_0_s0/CLK</td>
</tr>
<tr>
<td>17.710</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C50[1][B]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_strb_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 8.573%; route: 7.279, 91.427%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.413, 37.407%; route: 10.347, 60.362%; tC2Q: 0.382, 2.231%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 8.509%; route: 7.339, 91.491%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.394</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.710</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_strb_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>7.961</td>
<td>7.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C121[2][A]</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/CLK</td>
</tr>
<tr>
<td>8.344</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R69C121[2][A]</td>
<td style=" font-weight:bold;">axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
</tr>
<tr>
<td>8.737</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C124[3][B]</td>
<td>axi_sdramCtrl/Axi4Incr_base_0_s1/I0</td>
</tr>
<tr>
<td>9.311</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C124[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_base_0_s1/F</td>
</tr>
<tr>
<td>9.939</td>
<td>0.627</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[0][A]</td>
<td>axi_sdramCtrl/_zz_Axi4Incr_result_0_s2/I0</td>
</tr>
<tr>
<td>10.534</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R69C128[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/_zz_Axi4Incr_result_0_s2/COUT</td>
</tr>
<tr>
<td>10.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R69C128[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_1_s/CIN</td>
</tr>
<tr>
<td>10.584</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R69C128[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_1_s/COUT</td>
</tr>
<tr>
<td>10.584</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_2_s/CIN</td>
</tr>
<tr>
<td>10.634</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_2_s/COUT</td>
</tr>
<tr>
<td>10.634</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_3_s/CIN</td>
</tr>
<tr>
<td>10.684</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_3_s/COUT</td>
</tr>
<tr>
<td>10.684</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_4_s/CIN</td>
</tr>
<tr>
<td>10.734</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_4_s/COUT</td>
</tr>
<tr>
<td>10.734</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[2][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_5_s/CIN</td>
</tr>
<tr>
<td>10.784</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_5_s/COUT</td>
</tr>
<tr>
<td>10.784</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[0][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_6_s/CIN</td>
</tr>
<tr>
<td>10.834</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_6_s/COUT</td>
</tr>
<tr>
<td>10.834</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_7_s/CIN</td>
</tr>
<tr>
<td>10.884</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_7_s/COUT</td>
</tr>
<tr>
<td>10.884</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_8_s/CIN</td>
</tr>
<tr>
<td>10.934</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_8_s/COUT</td>
</tr>
<tr>
<td>10.934</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_9_s/CIN</td>
</tr>
<tr>
<td>10.984</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_9_s/COUT</td>
</tr>
<tr>
<td>10.984</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_10_s/CIN</td>
</tr>
<tr>
<td>11.034</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_10_s/COUT</td>
</tr>
<tr>
<td>11.958</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C122[3][A]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/I2</td>
</tr>
<tr>
<td>12.276</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R68C122[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/F</td>
</tr>
<tr>
<td>12.980</td>
<td>0.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C130[1][B]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/I1</td>
</tr>
<tr>
<td>13.559</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>29</td>
<td>R68C130[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/F</td>
</tr>
<tr>
<td>14.275</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][B]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s7/I2</td>
</tr>
<tr>
<td>14.849</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s7/F</td>
</tr>
<tr>
<td>14.849</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][A]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s5/I1</td>
</tr>
<tr>
<td>14.999</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s5/O</td>
</tr>
<tr>
<td>15.614</td>
<td>0.615</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C137[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1333_s0/I0</td>
</tr>
<tr>
<td>16.209</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R68C137[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1333_s0/COUT</td>
</tr>
<tr>
<td>16.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R68C137[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1334_s0/CIN</td>
</tr>
<tr>
<td>16.259</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R68C137[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1334_s0/COUT</td>
</tr>
<tr>
<td>16.259</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C137[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1335_s0/CIN</td>
</tr>
<tr>
<td>16.309</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C137[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1335_s0/COUT</td>
</tr>
<tr>
<td>16.309</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C137[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1336_s0/CIN</td>
</tr>
<tr>
<td>16.359</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C137[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1336_s0/COUT</td>
</tr>
<tr>
<td>16.359</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1337_s0/CIN</td>
</tr>
<tr>
<td>16.409</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1337_s0/COUT</td>
</tr>
<tr>
<td>16.409</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[0][B]</td>
<td>axi_sdramCtrl/ctrl/n1338_s0/CIN</td>
</tr>
<tr>
<td>16.459</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1338_s0/COUT</td>
</tr>
<tr>
<td>16.459</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1339_s0/CIN</td>
</tr>
<tr>
<td>16.509</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1339_s0/COUT</td>
</tr>
<tr>
<td>16.509</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1340_s0/CIN</td>
</tr>
<tr>
<td>16.559</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1340_s0/COUT</td>
</tr>
<tr>
<td>16.559</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1341_s0/CIN</td>
</tr>
<tr>
<td>16.609</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1341_s0/COUT</td>
</tr>
<tr>
<td>16.609</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1342_s0/CIN</td>
</tr>
<tr>
<td>16.659</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1342_s0/COUT</td>
</tr>
<tr>
<td>16.659</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C139[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1343_s0/CIN</td>
</tr>
<tr>
<td>16.709</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R68C139[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1343_s0/COUT</td>
</tr>
<tr>
<td>18.001</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C121[0][B]</td>
<td>axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/I1</td>
</tr>
<tr>
<td>18.569</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R69C121[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/F</td>
</tr>
<tr>
<td>18.746</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C122[3][B]</td>
<td>axi_sdramCtrl/add_130_s7/I3</td>
</tr>
<tr>
<td>19.202</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R69C122[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/add_130_s7/F</td>
</tr>
<tr>
<td>19.594</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C124[3][B]</td>
<td>axi_sdramCtrl/unburstify_buffer_beat_7_s7/I2</td>
</tr>
<tr>
<td>20.050</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R68C124[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_buffer_beat_7_s7/F</td>
</tr>
<tr>
<td>22.986</td>
<td>2.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C72[3][B]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready_s2/I1</td>
</tr>
<tr>
<td>23.534</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R69C72[3][B]</td>
<td style=" background: #97FFFF;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready_s2/F</td>
</tr>
<tr>
<td>25.104</td>
<td>1.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C50[1][A]</td>
<td style=" font-weight:bold;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_strb_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>18.021</td>
<td>7.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C50[1][A]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_strb_1_s0/CLK</td>
</tr>
<tr>
<td>17.710</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C50[1][A]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_strb_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 8.573%; route: 7.279, 91.427%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.413, 37.407%; route: 10.347, 60.362%; tC2Q: 0.382, 2.231%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 8.509%; route: 7.339, 91.491%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.394</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.710</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>7.961</td>
<td>7.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C121[2][A]</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/CLK</td>
</tr>
<tr>
<td>8.344</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R69C121[2][A]</td>
<td style=" font-weight:bold;">axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
</tr>
<tr>
<td>8.737</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C124[3][B]</td>
<td>axi_sdramCtrl/Axi4Incr_base_0_s1/I0</td>
</tr>
<tr>
<td>9.311</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C124[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_base_0_s1/F</td>
</tr>
<tr>
<td>9.939</td>
<td>0.627</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[0][A]</td>
<td>axi_sdramCtrl/_zz_Axi4Incr_result_0_s2/I0</td>
</tr>
<tr>
<td>10.534</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R69C128[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/_zz_Axi4Incr_result_0_s2/COUT</td>
</tr>
<tr>
<td>10.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R69C128[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_1_s/CIN</td>
</tr>
<tr>
<td>10.584</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R69C128[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_1_s/COUT</td>
</tr>
<tr>
<td>10.584</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_2_s/CIN</td>
</tr>
<tr>
<td>10.634</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_2_s/COUT</td>
</tr>
<tr>
<td>10.634</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_3_s/CIN</td>
</tr>
<tr>
<td>10.684</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_3_s/COUT</td>
</tr>
<tr>
<td>10.684</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_4_s/CIN</td>
</tr>
<tr>
<td>10.734</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_4_s/COUT</td>
</tr>
<tr>
<td>10.734</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[2][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_5_s/CIN</td>
</tr>
<tr>
<td>10.784</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_5_s/COUT</td>
</tr>
<tr>
<td>10.784</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[0][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_6_s/CIN</td>
</tr>
<tr>
<td>10.834</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_6_s/COUT</td>
</tr>
<tr>
<td>10.834</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_7_s/CIN</td>
</tr>
<tr>
<td>10.884</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_7_s/COUT</td>
</tr>
<tr>
<td>10.884</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_8_s/CIN</td>
</tr>
<tr>
<td>10.934</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_8_s/COUT</td>
</tr>
<tr>
<td>10.934</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_9_s/CIN</td>
</tr>
<tr>
<td>10.984</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_9_s/COUT</td>
</tr>
<tr>
<td>10.984</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_10_s/CIN</td>
</tr>
<tr>
<td>11.034</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_10_s/COUT</td>
</tr>
<tr>
<td>11.958</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C122[3][A]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/I2</td>
</tr>
<tr>
<td>12.276</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R68C122[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/F</td>
</tr>
<tr>
<td>12.980</td>
<td>0.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C130[1][B]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/I1</td>
</tr>
<tr>
<td>13.559</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>29</td>
<td>R68C130[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/F</td>
</tr>
<tr>
<td>14.275</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][B]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s7/I2</td>
</tr>
<tr>
<td>14.849</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s7/F</td>
</tr>
<tr>
<td>14.849</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][A]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s5/I1</td>
</tr>
<tr>
<td>14.999</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s5/O</td>
</tr>
<tr>
<td>15.614</td>
<td>0.615</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C137[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1333_s0/I0</td>
</tr>
<tr>
<td>16.209</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R68C137[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1333_s0/COUT</td>
</tr>
<tr>
<td>16.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R68C137[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1334_s0/CIN</td>
</tr>
<tr>
<td>16.259</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R68C137[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1334_s0/COUT</td>
</tr>
<tr>
<td>16.259</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C137[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1335_s0/CIN</td>
</tr>
<tr>
<td>16.309</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C137[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1335_s0/COUT</td>
</tr>
<tr>
<td>16.309</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C137[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1336_s0/CIN</td>
</tr>
<tr>
<td>16.359</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C137[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1336_s0/COUT</td>
</tr>
<tr>
<td>16.359</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1337_s0/CIN</td>
</tr>
<tr>
<td>16.409</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1337_s0/COUT</td>
</tr>
<tr>
<td>16.409</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[0][B]</td>
<td>axi_sdramCtrl/ctrl/n1338_s0/CIN</td>
</tr>
<tr>
<td>16.459</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1338_s0/COUT</td>
</tr>
<tr>
<td>16.459</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1339_s0/CIN</td>
</tr>
<tr>
<td>16.509</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1339_s0/COUT</td>
</tr>
<tr>
<td>16.509</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1340_s0/CIN</td>
</tr>
<tr>
<td>16.559</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1340_s0/COUT</td>
</tr>
<tr>
<td>16.559</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1341_s0/CIN</td>
</tr>
<tr>
<td>16.609</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1341_s0/COUT</td>
</tr>
<tr>
<td>16.609</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1342_s0/CIN</td>
</tr>
<tr>
<td>16.659</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1342_s0/COUT</td>
</tr>
<tr>
<td>16.659</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C139[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1343_s0/CIN</td>
</tr>
<tr>
<td>16.709</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R68C139[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1343_s0/COUT</td>
</tr>
<tr>
<td>18.001</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C121[0][B]</td>
<td>axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/I1</td>
</tr>
<tr>
<td>18.569</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R69C121[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/F</td>
</tr>
<tr>
<td>18.746</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C122[3][B]</td>
<td>axi_sdramCtrl/add_130_s7/I3</td>
</tr>
<tr>
<td>19.202</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R69C122[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/add_130_s7/F</td>
</tr>
<tr>
<td>19.594</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C124[3][B]</td>
<td>axi_sdramCtrl/unburstify_buffer_beat_7_s7/I2</td>
</tr>
<tr>
<td>20.050</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R68C124[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_buffer_beat_7_s7/F</td>
</tr>
<tr>
<td>22.986</td>
<td>2.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C72[3][B]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready_s2/I1</td>
</tr>
<tr>
<td>23.534</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R69C72[3][B]</td>
<td style=" background: #97FFFF;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready_s2/F</td>
</tr>
<tr>
<td>25.104</td>
<td>1.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C50[2][B]</td>
<td style=" font-weight:bold;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_26_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>18.021</td>
<td>7.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C50[2][B]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_26_s0/CLK</td>
</tr>
<tr>
<td>17.710</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C50[2][B]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 8.573%; route: 7.279, 91.427%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.413, 37.407%; route: 10.347, 60.362%; tC2Q: 0.382, 2.231%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 8.509%; route: 7.339, 91.491%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.394</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.710</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>7.961</td>
<td>7.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C121[2][A]</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/CLK</td>
</tr>
<tr>
<td>8.344</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R69C121[2][A]</td>
<td style=" font-weight:bold;">axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
</tr>
<tr>
<td>8.737</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C124[3][B]</td>
<td>axi_sdramCtrl/Axi4Incr_base_0_s1/I0</td>
</tr>
<tr>
<td>9.311</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C124[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_base_0_s1/F</td>
</tr>
<tr>
<td>9.939</td>
<td>0.627</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[0][A]</td>
<td>axi_sdramCtrl/_zz_Axi4Incr_result_0_s2/I0</td>
</tr>
<tr>
<td>10.534</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R69C128[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/_zz_Axi4Incr_result_0_s2/COUT</td>
</tr>
<tr>
<td>10.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R69C128[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_1_s/CIN</td>
</tr>
<tr>
<td>10.584</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R69C128[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_1_s/COUT</td>
</tr>
<tr>
<td>10.584</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_2_s/CIN</td>
</tr>
<tr>
<td>10.634</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_2_s/COUT</td>
</tr>
<tr>
<td>10.634</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_3_s/CIN</td>
</tr>
<tr>
<td>10.684</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_3_s/COUT</td>
</tr>
<tr>
<td>10.684</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_4_s/CIN</td>
</tr>
<tr>
<td>10.734</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_4_s/COUT</td>
</tr>
<tr>
<td>10.734</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[2][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_5_s/CIN</td>
</tr>
<tr>
<td>10.784</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_5_s/COUT</td>
</tr>
<tr>
<td>10.784</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[0][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_6_s/CIN</td>
</tr>
<tr>
<td>10.834</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_6_s/COUT</td>
</tr>
<tr>
<td>10.834</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_7_s/CIN</td>
</tr>
<tr>
<td>10.884</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_7_s/COUT</td>
</tr>
<tr>
<td>10.884</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_8_s/CIN</td>
</tr>
<tr>
<td>10.934</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_8_s/COUT</td>
</tr>
<tr>
<td>10.934</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_9_s/CIN</td>
</tr>
<tr>
<td>10.984</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_9_s/COUT</td>
</tr>
<tr>
<td>10.984</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_10_s/CIN</td>
</tr>
<tr>
<td>11.034</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_10_s/COUT</td>
</tr>
<tr>
<td>11.958</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C122[3][A]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/I2</td>
</tr>
<tr>
<td>12.276</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R68C122[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/F</td>
</tr>
<tr>
<td>12.980</td>
<td>0.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C130[1][B]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/I1</td>
</tr>
<tr>
<td>13.559</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>29</td>
<td>R68C130[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/F</td>
</tr>
<tr>
<td>14.275</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][B]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s7/I2</td>
</tr>
<tr>
<td>14.849</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s7/F</td>
</tr>
<tr>
<td>14.849</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][A]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s5/I1</td>
</tr>
<tr>
<td>14.999</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s5/O</td>
</tr>
<tr>
<td>15.614</td>
<td>0.615</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C137[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1333_s0/I0</td>
</tr>
<tr>
<td>16.209</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R68C137[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1333_s0/COUT</td>
</tr>
<tr>
<td>16.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R68C137[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1334_s0/CIN</td>
</tr>
<tr>
<td>16.259</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R68C137[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1334_s0/COUT</td>
</tr>
<tr>
<td>16.259</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C137[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1335_s0/CIN</td>
</tr>
<tr>
<td>16.309</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C137[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1335_s0/COUT</td>
</tr>
<tr>
<td>16.309</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C137[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1336_s0/CIN</td>
</tr>
<tr>
<td>16.359</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C137[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1336_s0/COUT</td>
</tr>
<tr>
<td>16.359</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1337_s0/CIN</td>
</tr>
<tr>
<td>16.409</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1337_s0/COUT</td>
</tr>
<tr>
<td>16.409</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[0][B]</td>
<td>axi_sdramCtrl/ctrl/n1338_s0/CIN</td>
</tr>
<tr>
<td>16.459</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1338_s0/COUT</td>
</tr>
<tr>
<td>16.459</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1339_s0/CIN</td>
</tr>
<tr>
<td>16.509</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1339_s0/COUT</td>
</tr>
<tr>
<td>16.509</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1340_s0/CIN</td>
</tr>
<tr>
<td>16.559</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1340_s0/COUT</td>
</tr>
<tr>
<td>16.559</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1341_s0/CIN</td>
</tr>
<tr>
<td>16.609</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1341_s0/COUT</td>
</tr>
<tr>
<td>16.609</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1342_s0/CIN</td>
</tr>
<tr>
<td>16.659</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1342_s0/COUT</td>
</tr>
<tr>
<td>16.659</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C139[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1343_s0/CIN</td>
</tr>
<tr>
<td>16.709</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R68C139[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1343_s0/COUT</td>
</tr>
<tr>
<td>18.001</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C121[0][B]</td>
<td>axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/I1</td>
</tr>
<tr>
<td>18.569</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R69C121[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/F</td>
</tr>
<tr>
<td>18.746</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C122[3][B]</td>
<td>axi_sdramCtrl/add_130_s7/I3</td>
</tr>
<tr>
<td>19.202</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R69C122[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/add_130_s7/F</td>
</tr>
<tr>
<td>19.594</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C124[3][B]</td>
<td>axi_sdramCtrl/unburstify_buffer_beat_7_s7/I2</td>
</tr>
<tr>
<td>20.050</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R68C124[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_buffer_beat_7_s7/F</td>
</tr>
<tr>
<td>22.986</td>
<td>2.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C72[3][B]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready_s2/I1</td>
</tr>
<tr>
<td>23.534</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R69C72[3][B]</td>
<td style=" background: #97FFFF;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready_s2/F</td>
</tr>
<tr>
<td>25.104</td>
<td>1.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C50[2][A]</td>
<td style=" font-weight:bold;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_27_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>18.021</td>
<td>7.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C50[2][A]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_27_s0/CLK</td>
</tr>
<tr>
<td>17.710</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C50[2][A]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 8.573%; route: 7.279, 91.427%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.413, 37.407%; route: 10.347, 60.362%; tC2Q: 0.382, 2.231%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 8.509%; route: 7.339, 91.491%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.339</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.059</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.719</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>7.961</td>
<td>7.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C121[2][A]</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/CLK</td>
</tr>
<tr>
<td>8.344</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R69C121[2][A]</td>
<td style=" font-weight:bold;">axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
</tr>
<tr>
<td>8.737</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C124[3][B]</td>
<td>axi_sdramCtrl/Axi4Incr_base_0_s1/I0</td>
</tr>
<tr>
<td>9.311</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C124[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_base_0_s1/F</td>
</tr>
<tr>
<td>9.939</td>
<td>0.627</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[0][A]</td>
<td>axi_sdramCtrl/_zz_Axi4Incr_result_0_s2/I0</td>
</tr>
<tr>
<td>10.534</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R69C128[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/_zz_Axi4Incr_result_0_s2/COUT</td>
</tr>
<tr>
<td>10.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R69C128[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_1_s/CIN</td>
</tr>
<tr>
<td>10.584</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R69C128[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_1_s/COUT</td>
</tr>
<tr>
<td>10.584</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_2_s/CIN</td>
</tr>
<tr>
<td>10.634</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_2_s/COUT</td>
</tr>
<tr>
<td>10.634</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_3_s/CIN</td>
</tr>
<tr>
<td>10.684</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_3_s/COUT</td>
</tr>
<tr>
<td>10.684</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_4_s/CIN</td>
</tr>
<tr>
<td>10.734</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_4_s/COUT</td>
</tr>
<tr>
<td>10.734</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[2][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_5_s/CIN</td>
</tr>
<tr>
<td>10.784</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_5_s/COUT</td>
</tr>
<tr>
<td>10.784</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[0][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_6_s/CIN</td>
</tr>
<tr>
<td>10.834</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_6_s/COUT</td>
</tr>
<tr>
<td>10.834</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_7_s/CIN</td>
</tr>
<tr>
<td>10.884</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_7_s/COUT</td>
</tr>
<tr>
<td>10.884</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_8_s/CIN</td>
</tr>
<tr>
<td>10.934</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_8_s/COUT</td>
</tr>
<tr>
<td>10.934</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_9_s/CIN</td>
</tr>
<tr>
<td>10.984</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_9_s/COUT</td>
</tr>
<tr>
<td>10.984</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_10_s/CIN</td>
</tr>
<tr>
<td>11.034</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_10_s/COUT</td>
</tr>
<tr>
<td>11.958</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C122[3][A]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/I2</td>
</tr>
<tr>
<td>12.276</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R68C122[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/F</td>
</tr>
<tr>
<td>12.980</td>
<td>0.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C130[1][B]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/I1</td>
</tr>
<tr>
<td>13.559</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>29</td>
<td>R68C130[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/F</td>
</tr>
<tr>
<td>14.275</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][B]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s7/I2</td>
</tr>
<tr>
<td>14.849</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s7/F</td>
</tr>
<tr>
<td>14.849</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][A]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s5/I1</td>
</tr>
<tr>
<td>14.999</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s5/O</td>
</tr>
<tr>
<td>15.614</td>
<td>0.615</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C137[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1333_s0/I0</td>
</tr>
<tr>
<td>16.209</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R68C137[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1333_s0/COUT</td>
</tr>
<tr>
<td>16.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R68C137[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1334_s0/CIN</td>
</tr>
<tr>
<td>16.259</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R68C137[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1334_s0/COUT</td>
</tr>
<tr>
<td>16.259</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C137[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1335_s0/CIN</td>
</tr>
<tr>
<td>16.309</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C137[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1335_s0/COUT</td>
</tr>
<tr>
<td>16.309</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C137[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1336_s0/CIN</td>
</tr>
<tr>
<td>16.359</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C137[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1336_s0/COUT</td>
</tr>
<tr>
<td>16.359</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1337_s0/CIN</td>
</tr>
<tr>
<td>16.409</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1337_s0/COUT</td>
</tr>
<tr>
<td>16.409</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[0][B]</td>
<td>axi_sdramCtrl/ctrl/n1338_s0/CIN</td>
</tr>
<tr>
<td>16.459</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1338_s0/COUT</td>
</tr>
<tr>
<td>16.459</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1339_s0/CIN</td>
</tr>
<tr>
<td>16.509</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1339_s0/COUT</td>
</tr>
<tr>
<td>16.509</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1340_s0/CIN</td>
</tr>
<tr>
<td>16.559</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1340_s0/COUT</td>
</tr>
<tr>
<td>16.559</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1341_s0/CIN</td>
</tr>
<tr>
<td>16.609</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1341_s0/COUT</td>
</tr>
<tr>
<td>16.609</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1342_s0/CIN</td>
</tr>
<tr>
<td>16.659</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1342_s0/COUT</td>
</tr>
<tr>
<td>16.659</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C139[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1343_s0/CIN</td>
</tr>
<tr>
<td>16.709</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R68C139[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1343_s0/COUT</td>
</tr>
<tr>
<td>18.001</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C121[0][B]</td>
<td>axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/I1</td>
</tr>
<tr>
<td>18.569</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R69C121[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/F</td>
</tr>
<tr>
<td>18.746</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C122[3][B]</td>
<td>axi_sdramCtrl/add_130_s7/I3</td>
</tr>
<tr>
<td>19.202</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R69C122[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/add_130_s7/F</td>
</tr>
<tr>
<td>19.594</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C124[3][B]</td>
<td>axi_sdramCtrl/unburstify_buffer_beat_7_s7/I2</td>
</tr>
<tr>
<td>20.050</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R68C124[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_buffer_beat_7_s7/F</td>
</tr>
<tr>
<td>22.986</td>
<td>2.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C72[3][B]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready_s2/I1</td>
</tr>
<tr>
<td>23.534</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R69C72[3][B]</td>
<td style=" background: #97FFFF;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready_s2/F</td>
</tr>
<tr>
<td>25.059</td>
<td>1.525</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C47[0][A]</td>
<td style=" font-weight:bold;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_28_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>18.031</td>
<td>7.348</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C47[0][A]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_28_s0/CLK</td>
</tr>
<tr>
<td>17.719</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C47[0][A]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.069</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 8.573%; route: 7.279, 91.427%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.413, 37.505%; route: 10.302, 60.257%; tC2Q: 0.382, 2.237%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 8.499%; route: 7.348, 91.501%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.284</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.179</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.895</td>
</tr>
<tr>
<td class="label">From</td>
<td>toplevel_axi_apbBridge_io_axi_arbiter_io_output_arw_rData_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_apbBridge/readedData_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>8.018</td>
<td>7.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C82[1][B]</td>
<td>toplevel_axi_apbBridge_io_axi_arbiter_io_output_arw_rData_addr_3_s0/CLK</td>
</tr>
<tr>
<td>8.401</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R65C82[1][B]</td>
<td style=" font-weight:bold;">toplevel_axi_apbBridge_io_axi_arbiter_io_output_arw_rData_addr_3_s0/Q</td>
</tr>
<tr>
<td>13.487</td>
<td>5.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C102[3][B]</td>
<td>axi_gpioACtrl/n485_s1/I2</td>
</tr>
<tr>
<td>14.034</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R60C102[3][B]</td>
<td style=" background: #97FFFF;">axi_gpioACtrl/n485_s1/F</td>
</tr>
<tr>
<td>19.044</td>
<td>5.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C64[1][B]</td>
<td>axi_timerCtrl/timerA_io_clear_s6/I1</td>
</tr>
<tr>
<td>19.623</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R65C64[1][B]</td>
<td style=" background: #97FFFF;">axi_timerCtrl/timerA_io_clear_s6/F</td>
</tr>
<tr>
<td>20.443</td>
<td>0.820</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C65[2][B]</td>
<td>apb3Router_1/io_apb_decoder_io_input_PRDATA_2_s7/I0</td>
</tr>
<tr>
<td>21.011</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C65[2][B]</td>
<td style=" background: #97FFFF;">apb3Router_1/io_apb_decoder_io_input_PRDATA_2_s7/F</td>
</tr>
<tr>
<td>21.392</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C68[1][A]</td>
<td>apb3Router_1/io_apb_decoder_io_input_PRDATA_2_s4/I1</td>
</tr>
<tr>
<td>21.899</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C68[1][A]</td>
<td style=" background: #97FFFF;">apb3Router_1/io_apb_decoder_io_input_PRDATA_2_s4/F</td>
</tr>
<tr>
<td>22.943</td>
<td>1.044</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C83[2][A]</td>
<td>apb3Router_1/io_apb_decoder_io_input_PRDATA_2_s1/I1</td>
</tr>
<tr>
<td>23.511</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C83[2][A]</td>
<td style=" background: #97FFFF;">apb3Router_1/io_apb_decoder_io_input_PRDATA_2_s1/F</td>
</tr>
<tr>
<td>24.601</td>
<td>1.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C94[1][A]</td>
<td>apb3Router_1/io_apb_decoder_io_input_PRDATA_2_s/I3</td>
</tr>
<tr>
<td>25.179</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C94[1][A]</td>
<td style=" background: #97FFFF;">apb3Router_1/io_apb_decoder_io_input_PRDATA_2_s/F</td>
</tr>
<tr>
<td>25.179</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C94[1][A]</td>
<td style=" font-weight:bold;">axi_apbBridge/readedData_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>17.959</td>
<td>7.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C94[1][A]</td>
<td>axi_apbBridge/readedData_2_s0/CLK</td>
</tr>
<tr>
<td>17.895</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C94[1][A]</td>
<td>axi_apbBridge/readedData_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.059</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 8.512%; route: 7.336, 91.488%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.348, 19.506%; route: 13.431, 78.265%; tC2Q: 0.382, 2.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 8.575%; route: 7.276, 91.425%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.260</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.970</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.710</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_rValidN_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>7.961</td>
<td>7.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C121[2][A]</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/CLK</td>
</tr>
<tr>
<td>8.344</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R69C121[2][A]</td>
<td style=" font-weight:bold;">axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
</tr>
<tr>
<td>8.737</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C124[3][B]</td>
<td>axi_sdramCtrl/Axi4Incr_base_0_s1/I0</td>
</tr>
<tr>
<td>9.311</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C124[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_base_0_s1/F</td>
</tr>
<tr>
<td>9.939</td>
<td>0.627</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[0][A]</td>
<td>axi_sdramCtrl/_zz_Axi4Incr_result_0_s2/I0</td>
</tr>
<tr>
<td>10.534</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R69C128[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/_zz_Axi4Incr_result_0_s2/COUT</td>
</tr>
<tr>
<td>10.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R69C128[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_1_s/CIN</td>
</tr>
<tr>
<td>10.584</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R69C128[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_1_s/COUT</td>
</tr>
<tr>
<td>10.584</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_2_s/CIN</td>
</tr>
<tr>
<td>10.634</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_2_s/COUT</td>
</tr>
<tr>
<td>10.634</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_3_s/CIN</td>
</tr>
<tr>
<td>10.684</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_3_s/COUT</td>
</tr>
<tr>
<td>10.684</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_4_s/CIN</td>
</tr>
<tr>
<td>10.734</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_4_s/COUT</td>
</tr>
<tr>
<td>10.734</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[2][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_5_s/CIN</td>
</tr>
<tr>
<td>10.784</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_5_s/COUT</td>
</tr>
<tr>
<td>10.784</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[0][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_6_s/CIN</td>
</tr>
<tr>
<td>10.834</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_6_s/COUT</td>
</tr>
<tr>
<td>10.834</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_7_s/CIN</td>
</tr>
<tr>
<td>10.884</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_7_s/COUT</td>
</tr>
<tr>
<td>10.884</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_8_s/CIN</td>
</tr>
<tr>
<td>10.934</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_8_s/COUT</td>
</tr>
<tr>
<td>10.934</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_9_s/CIN</td>
</tr>
<tr>
<td>10.984</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_9_s/COUT</td>
</tr>
<tr>
<td>10.984</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_10_s/CIN</td>
</tr>
<tr>
<td>11.034</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_10_s/COUT</td>
</tr>
<tr>
<td>11.958</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C122[3][A]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/I2</td>
</tr>
<tr>
<td>12.276</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R68C122[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/F</td>
</tr>
<tr>
<td>12.980</td>
<td>0.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C130[1][B]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/I1</td>
</tr>
<tr>
<td>13.559</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>29</td>
<td>R68C130[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/F</td>
</tr>
<tr>
<td>14.275</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][B]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s7/I2</td>
</tr>
<tr>
<td>14.849</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s7/F</td>
</tr>
<tr>
<td>14.849</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][A]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s5/I1</td>
</tr>
<tr>
<td>14.999</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s5/O</td>
</tr>
<tr>
<td>15.614</td>
<td>0.615</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C137[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1333_s0/I0</td>
</tr>
<tr>
<td>16.209</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R68C137[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1333_s0/COUT</td>
</tr>
<tr>
<td>16.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R68C137[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1334_s0/CIN</td>
</tr>
<tr>
<td>16.259</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R68C137[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1334_s0/COUT</td>
</tr>
<tr>
<td>16.259</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C137[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1335_s0/CIN</td>
</tr>
<tr>
<td>16.309</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C137[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1335_s0/COUT</td>
</tr>
<tr>
<td>16.309</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C137[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1336_s0/CIN</td>
</tr>
<tr>
<td>16.359</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C137[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1336_s0/COUT</td>
</tr>
<tr>
<td>16.359</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1337_s0/CIN</td>
</tr>
<tr>
<td>16.409</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1337_s0/COUT</td>
</tr>
<tr>
<td>16.409</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[0][B]</td>
<td>axi_sdramCtrl/ctrl/n1338_s0/CIN</td>
</tr>
<tr>
<td>16.459</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1338_s0/COUT</td>
</tr>
<tr>
<td>16.459</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1339_s0/CIN</td>
</tr>
<tr>
<td>16.509</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1339_s0/COUT</td>
</tr>
<tr>
<td>16.509</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1340_s0/CIN</td>
</tr>
<tr>
<td>16.559</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1340_s0/COUT</td>
</tr>
<tr>
<td>16.559</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1341_s0/CIN</td>
</tr>
<tr>
<td>16.609</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1341_s0/COUT</td>
</tr>
<tr>
<td>16.609</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1342_s0/CIN</td>
</tr>
<tr>
<td>16.659</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1342_s0/COUT</td>
</tr>
<tr>
<td>16.659</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C139[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1343_s0/CIN</td>
</tr>
<tr>
<td>16.709</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R68C139[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1343_s0/COUT</td>
</tr>
<tr>
<td>18.001</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C121[0][B]</td>
<td>axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/I1</td>
</tr>
<tr>
<td>18.569</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R69C121[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/F</td>
</tr>
<tr>
<td>18.746</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C122[3][B]</td>
<td>axi_sdramCtrl/add_130_s7/I3</td>
</tr>
<tr>
<td>19.202</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R69C122[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/add_130_s7/F</td>
</tr>
<tr>
<td>19.594</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C124[3][B]</td>
<td>axi_sdramCtrl/unburstify_buffer_beat_7_s7/I2</td>
</tr>
<tr>
<td>20.050</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R68C124[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_buffer_beat_7_s7/F</td>
</tr>
<tr>
<td>23.984</td>
<td>3.934</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C72[3][A]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_rValidN_s3/I0</td>
</tr>
<tr>
<td>24.440</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C72[3][A]</td>
<td style=" background: #97FFFF;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_rValidN_s3/F</td>
</tr>
<tr>
<td>24.970</td>
<td>0.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C72[2][A]</td>
<td style=" font-weight:bold;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_rValidN_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>18.021</td>
<td>7.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C72[2][A]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_rValidN_s1/CLK</td>
</tr>
<tr>
<td>17.710</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C72[2][A]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_rValidN_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 8.573%; route: 7.279, 91.427%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.321, 37.165%; route: 10.305, 60.586%; tC2Q: 0.382, 2.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 8.509%; route: 7.339, 91.491%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.124</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.901</td>
</tr>
<tr>
<td class="label">From</td>
<td>toplevel_axi_apbBridge_io_axi_arbiter_io_output_arw_rData_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_apbBridge/readedData_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>8.018</td>
<td>7.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C82[1][B]</td>
<td>toplevel_axi_apbBridge_io_axi_arbiter_io_output_arw_rData_addr_3_s0/CLK</td>
</tr>
<tr>
<td>8.401</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R65C82[1][B]</td>
<td style=" font-weight:bold;">toplevel_axi_apbBridge_io_axi_arbiter_io_output_arw_rData_addr_3_s0/Q</td>
</tr>
<tr>
<td>13.487</td>
<td>5.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C102[3][B]</td>
<td>axi_gpioACtrl/n485_s1/I2</td>
</tr>
<tr>
<td>14.034</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R60C102[3][B]</td>
<td style=" background: #97FFFF;">axi_gpioACtrl/n485_s1/F</td>
</tr>
<tr>
<td>19.044</td>
<td>5.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C64[1][B]</td>
<td>axi_timerCtrl/timerA_io_clear_s6/I1</td>
</tr>
<tr>
<td>19.623</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R65C64[1][B]</td>
<td style=" background: #97FFFF;">axi_timerCtrl/timerA_io_clear_s6/F</td>
</tr>
<tr>
<td>20.459</td>
<td>0.836</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C66[2][B]</td>
<td>apb3Router_1/_zz_io_input_PRDATA_11_s10/I0</td>
</tr>
<tr>
<td>20.967</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C66[2][B]</td>
<td style=" background: #97FFFF;">apb3Router_1/_zz_io_input_PRDATA_11_s10/F</td>
</tr>
<tr>
<td>21.557</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C69[1][B]</td>
<td>apb3Router_1/_zz_io_input_PRDATA_11_s8/I0</td>
</tr>
<tr>
<td>22.136</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C69[1][B]</td>
<td style=" background: #97FFFF;">apb3Router_1/_zz_io_input_PRDATA_11_s8/F</td>
</tr>
<tr>
<td>22.893</td>
<td>0.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C76[3][A]</td>
<td>apb3Router_1/_zz_io_input_PRDATA_11_s6/I3</td>
</tr>
<tr>
<td>23.184</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C76[3][A]</td>
<td style=" background: #97FFFF;">apb3Router_1/_zz_io_input_PRDATA_11_s6/F</td>
</tr>
<tr>
<td>24.806</td>
<td>1.621</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C98[3][A]</td>
<td>apb3Router_1/_zz_io_input_PRDATA_11_s5/I0</td>
</tr>
<tr>
<td>25.124</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R67C98[3][A]</td>
<td style=" background: #97FFFF;">apb3Router_1/_zz_io_input_PRDATA_11_s5/F</td>
</tr>
<tr>
<td>25.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C98[3][A]</td>
<td style=" font-weight:bold;">axi_apbBridge/readedData_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>17.959</td>
<td>7.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C98[3][A]</td>
<td>axi_apbBridge/readedData_11_s0/CLK</td>
</tr>
<tr>
<td>17.901</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C98[3][A]</td>
<td>axi_apbBridge/readedData_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.059</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 8.512%; route: 7.336, 91.488%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.822, 16.500%; route: 13.901, 81.264%; tC2Q: 0.382, 2.236%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 8.575%; route: 7.276, 91.425%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.221</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.939</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.717</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>7.961</td>
<td>7.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C121[2][A]</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/CLK</td>
</tr>
<tr>
<td>8.344</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R69C121[2][A]</td>
<td style=" font-weight:bold;">axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
</tr>
<tr>
<td>8.737</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C124[3][B]</td>
<td>axi_sdramCtrl/Axi4Incr_base_0_s1/I0</td>
</tr>
<tr>
<td>9.311</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C124[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_base_0_s1/F</td>
</tr>
<tr>
<td>9.939</td>
<td>0.627</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[0][A]</td>
<td>axi_sdramCtrl/_zz_Axi4Incr_result_0_s2/I0</td>
</tr>
<tr>
<td>10.534</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R69C128[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/_zz_Axi4Incr_result_0_s2/COUT</td>
</tr>
<tr>
<td>10.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R69C128[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_1_s/CIN</td>
</tr>
<tr>
<td>10.584</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R69C128[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_1_s/COUT</td>
</tr>
<tr>
<td>10.584</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_2_s/CIN</td>
</tr>
<tr>
<td>10.634</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_2_s/COUT</td>
</tr>
<tr>
<td>10.634</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_3_s/CIN</td>
</tr>
<tr>
<td>10.684</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_3_s/COUT</td>
</tr>
<tr>
<td>10.684</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_4_s/CIN</td>
</tr>
<tr>
<td>10.734</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_4_s/COUT</td>
</tr>
<tr>
<td>10.734</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[2][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_5_s/CIN</td>
</tr>
<tr>
<td>10.784</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_5_s/COUT</td>
</tr>
<tr>
<td>10.784</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[0][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_6_s/CIN</td>
</tr>
<tr>
<td>10.834</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_6_s/COUT</td>
</tr>
<tr>
<td>10.834</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_7_s/CIN</td>
</tr>
<tr>
<td>10.884</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_7_s/COUT</td>
</tr>
<tr>
<td>10.884</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_8_s/CIN</td>
</tr>
<tr>
<td>10.934</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_8_s/COUT</td>
</tr>
<tr>
<td>10.934</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_9_s/CIN</td>
</tr>
<tr>
<td>10.984</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_9_s/COUT</td>
</tr>
<tr>
<td>10.984</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_10_s/CIN</td>
</tr>
<tr>
<td>11.034</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_10_s/COUT</td>
</tr>
<tr>
<td>11.958</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C122[3][A]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/I2</td>
</tr>
<tr>
<td>12.276</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R68C122[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/F</td>
</tr>
<tr>
<td>12.980</td>
<td>0.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C130[1][B]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/I1</td>
</tr>
<tr>
<td>13.559</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>29</td>
<td>R68C130[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/F</td>
</tr>
<tr>
<td>14.275</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][B]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s7/I2</td>
</tr>
<tr>
<td>14.849</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s7/F</td>
</tr>
<tr>
<td>14.849</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][A]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s5/I1</td>
</tr>
<tr>
<td>14.999</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s5/O</td>
</tr>
<tr>
<td>15.614</td>
<td>0.615</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C137[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1333_s0/I0</td>
</tr>
<tr>
<td>16.209</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R68C137[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1333_s0/COUT</td>
</tr>
<tr>
<td>16.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R68C137[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1334_s0/CIN</td>
</tr>
<tr>
<td>16.259</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R68C137[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1334_s0/COUT</td>
</tr>
<tr>
<td>16.259</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C137[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1335_s0/CIN</td>
</tr>
<tr>
<td>16.309</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C137[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1335_s0/COUT</td>
</tr>
<tr>
<td>16.309</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C137[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1336_s0/CIN</td>
</tr>
<tr>
<td>16.359</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C137[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1336_s0/COUT</td>
</tr>
<tr>
<td>16.359</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1337_s0/CIN</td>
</tr>
<tr>
<td>16.409</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1337_s0/COUT</td>
</tr>
<tr>
<td>16.409</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[0][B]</td>
<td>axi_sdramCtrl/ctrl/n1338_s0/CIN</td>
</tr>
<tr>
<td>16.459</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1338_s0/COUT</td>
</tr>
<tr>
<td>16.459</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1339_s0/CIN</td>
</tr>
<tr>
<td>16.509</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1339_s0/COUT</td>
</tr>
<tr>
<td>16.509</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1340_s0/CIN</td>
</tr>
<tr>
<td>16.559</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1340_s0/COUT</td>
</tr>
<tr>
<td>16.559</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1341_s0/CIN</td>
</tr>
<tr>
<td>16.609</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1341_s0/COUT</td>
</tr>
<tr>
<td>16.609</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1342_s0/CIN</td>
</tr>
<tr>
<td>16.659</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1342_s0/COUT</td>
</tr>
<tr>
<td>16.659</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C139[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1343_s0/CIN</td>
</tr>
<tr>
<td>16.709</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R68C139[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1343_s0/COUT</td>
</tr>
<tr>
<td>18.001</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C121[0][B]</td>
<td>axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/I1</td>
</tr>
<tr>
<td>18.569</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R69C121[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/F</td>
</tr>
<tr>
<td>18.746</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C122[3][B]</td>
<td>axi_sdramCtrl/add_130_s7/I3</td>
</tr>
<tr>
<td>19.202</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R69C122[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/add_130_s7/F</td>
</tr>
<tr>
<td>19.594</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C124[3][B]</td>
<td>axi_sdramCtrl/unburstify_buffer_beat_7_s7/I2</td>
</tr>
<tr>
<td>20.050</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R68C124[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_buffer_beat_7_s7/F</td>
</tr>
<tr>
<td>22.986</td>
<td>2.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C72[3][B]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready_s2/I1</td>
</tr>
<tr>
<td>23.534</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R69C72[3][B]</td>
<td style=" background: #97FFFF;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready_s2/F</td>
</tr>
<tr>
<td>24.939</td>
<td>1.405</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C51[3][A]</td>
<td style=" font-weight:bold;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>18.029</td>
<td>7.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C51[3][A]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_15_s0/CLK</td>
</tr>
<tr>
<td>17.717</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C51[3][A]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 8.573%; route: 7.279, 91.427%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.413, 37.771%; route: 10.182, 59.976%; tC2Q: 0.382, 2.253%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 8.501%; route: 7.346, 91.499%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.221</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.939</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.717</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>7.961</td>
<td>7.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C121[2][A]</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/CLK</td>
</tr>
<tr>
<td>8.344</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R69C121[2][A]</td>
<td style=" font-weight:bold;">axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
</tr>
<tr>
<td>8.737</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C124[3][B]</td>
<td>axi_sdramCtrl/Axi4Incr_base_0_s1/I0</td>
</tr>
<tr>
<td>9.311</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C124[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_base_0_s1/F</td>
</tr>
<tr>
<td>9.939</td>
<td>0.627</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[0][A]</td>
<td>axi_sdramCtrl/_zz_Axi4Incr_result_0_s2/I0</td>
</tr>
<tr>
<td>10.534</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R69C128[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/_zz_Axi4Incr_result_0_s2/COUT</td>
</tr>
<tr>
<td>10.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R69C128[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_1_s/CIN</td>
</tr>
<tr>
<td>10.584</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R69C128[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_1_s/COUT</td>
</tr>
<tr>
<td>10.584</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_2_s/CIN</td>
</tr>
<tr>
<td>10.634</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_2_s/COUT</td>
</tr>
<tr>
<td>10.634</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_3_s/CIN</td>
</tr>
<tr>
<td>10.684</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_3_s/COUT</td>
</tr>
<tr>
<td>10.684</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_4_s/CIN</td>
</tr>
<tr>
<td>10.734</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_4_s/COUT</td>
</tr>
<tr>
<td>10.734</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[2][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_5_s/CIN</td>
</tr>
<tr>
<td>10.784</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_5_s/COUT</td>
</tr>
<tr>
<td>10.784</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[0][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_6_s/CIN</td>
</tr>
<tr>
<td>10.834</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_6_s/COUT</td>
</tr>
<tr>
<td>10.834</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_7_s/CIN</td>
</tr>
<tr>
<td>10.884</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_7_s/COUT</td>
</tr>
<tr>
<td>10.884</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_8_s/CIN</td>
</tr>
<tr>
<td>10.934</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_8_s/COUT</td>
</tr>
<tr>
<td>10.934</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_9_s/CIN</td>
</tr>
<tr>
<td>10.984</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_9_s/COUT</td>
</tr>
<tr>
<td>10.984</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_10_s/CIN</td>
</tr>
<tr>
<td>11.034</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_10_s/COUT</td>
</tr>
<tr>
<td>11.958</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C122[3][A]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/I2</td>
</tr>
<tr>
<td>12.276</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R68C122[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/F</td>
</tr>
<tr>
<td>12.980</td>
<td>0.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C130[1][B]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/I1</td>
</tr>
<tr>
<td>13.559</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>29</td>
<td>R68C130[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/F</td>
</tr>
<tr>
<td>14.275</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][B]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s7/I2</td>
</tr>
<tr>
<td>14.849</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s7/F</td>
</tr>
<tr>
<td>14.849</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][A]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s5/I1</td>
</tr>
<tr>
<td>14.999</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s5/O</td>
</tr>
<tr>
<td>15.614</td>
<td>0.615</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C137[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1333_s0/I0</td>
</tr>
<tr>
<td>16.209</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R68C137[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1333_s0/COUT</td>
</tr>
<tr>
<td>16.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R68C137[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1334_s0/CIN</td>
</tr>
<tr>
<td>16.259</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R68C137[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1334_s0/COUT</td>
</tr>
<tr>
<td>16.259</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C137[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1335_s0/CIN</td>
</tr>
<tr>
<td>16.309</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C137[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1335_s0/COUT</td>
</tr>
<tr>
<td>16.309</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C137[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1336_s0/CIN</td>
</tr>
<tr>
<td>16.359</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C137[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1336_s0/COUT</td>
</tr>
<tr>
<td>16.359</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1337_s0/CIN</td>
</tr>
<tr>
<td>16.409</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1337_s0/COUT</td>
</tr>
<tr>
<td>16.409</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[0][B]</td>
<td>axi_sdramCtrl/ctrl/n1338_s0/CIN</td>
</tr>
<tr>
<td>16.459</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1338_s0/COUT</td>
</tr>
<tr>
<td>16.459</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1339_s0/CIN</td>
</tr>
<tr>
<td>16.509</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1339_s0/COUT</td>
</tr>
<tr>
<td>16.509</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1340_s0/CIN</td>
</tr>
<tr>
<td>16.559</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1340_s0/COUT</td>
</tr>
<tr>
<td>16.559</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1341_s0/CIN</td>
</tr>
<tr>
<td>16.609</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1341_s0/COUT</td>
</tr>
<tr>
<td>16.609</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1342_s0/CIN</td>
</tr>
<tr>
<td>16.659</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1342_s0/COUT</td>
</tr>
<tr>
<td>16.659</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C139[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1343_s0/CIN</td>
</tr>
<tr>
<td>16.709</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R68C139[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1343_s0/COUT</td>
</tr>
<tr>
<td>18.001</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C121[0][B]</td>
<td>axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/I1</td>
</tr>
<tr>
<td>18.569</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R69C121[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/F</td>
</tr>
<tr>
<td>18.746</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C122[3][B]</td>
<td>axi_sdramCtrl/add_130_s7/I3</td>
</tr>
<tr>
<td>19.202</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R69C122[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/add_130_s7/F</td>
</tr>
<tr>
<td>19.594</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C124[3][B]</td>
<td>axi_sdramCtrl/unburstify_buffer_beat_7_s7/I2</td>
</tr>
<tr>
<td>20.050</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R68C124[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_buffer_beat_7_s7/F</td>
</tr>
<tr>
<td>22.986</td>
<td>2.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C72[3][B]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready_s2/I1</td>
</tr>
<tr>
<td>23.534</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R69C72[3][B]</td>
<td style=" background: #97FFFF;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready_s2/F</td>
</tr>
<tr>
<td>24.939</td>
<td>1.405</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C51[2][B]</td>
<td style=" font-weight:bold;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_16_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>18.029</td>
<td>7.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C51[2][B]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_16_s0/CLK</td>
</tr>
<tr>
<td>17.717</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C51[2][B]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 8.573%; route: 7.279, 91.427%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.413, 37.771%; route: 10.182, 59.976%; tC2Q: 0.382, 2.253%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 8.501%; route: 7.346, 91.499%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.221</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.939</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.717</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>7.961</td>
<td>7.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C121[2][A]</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/CLK</td>
</tr>
<tr>
<td>8.344</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R69C121[2][A]</td>
<td style=" font-weight:bold;">axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
</tr>
<tr>
<td>8.737</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C124[3][B]</td>
<td>axi_sdramCtrl/Axi4Incr_base_0_s1/I0</td>
</tr>
<tr>
<td>9.311</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C124[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_base_0_s1/F</td>
</tr>
<tr>
<td>9.939</td>
<td>0.627</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[0][A]</td>
<td>axi_sdramCtrl/_zz_Axi4Incr_result_0_s2/I0</td>
</tr>
<tr>
<td>10.534</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R69C128[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/_zz_Axi4Incr_result_0_s2/COUT</td>
</tr>
<tr>
<td>10.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R69C128[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_1_s/CIN</td>
</tr>
<tr>
<td>10.584</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R69C128[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_1_s/COUT</td>
</tr>
<tr>
<td>10.584</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_2_s/CIN</td>
</tr>
<tr>
<td>10.634</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_2_s/COUT</td>
</tr>
<tr>
<td>10.634</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_3_s/CIN</td>
</tr>
<tr>
<td>10.684</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_3_s/COUT</td>
</tr>
<tr>
<td>10.684</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_4_s/CIN</td>
</tr>
<tr>
<td>10.734</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_4_s/COUT</td>
</tr>
<tr>
<td>10.734</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[2][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_5_s/CIN</td>
</tr>
<tr>
<td>10.784</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_5_s/COUT</td>
</tr>
<tr>
<td>10.784</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[0][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_6_s/CIN</td>
</tr>
<tr>
<td>10.834</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_6_s/COUT</td>
</tr>
<tr>
<td>10.834</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_7_s/CIN</td>
</tr>
<tr>
<td>10.884</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_7_s/COUT</td>
</tr>
<tr>
<td>10.884</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_8_s/CIN</td>
</tr>
<tr>
<td>10.934</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_8_s/COUT</td>
</tr>
<tr>
<td>10.934</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_9_s/CIN</td>
</tr>
<tr>
<td>10.984</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_9_s/COUT</td>
</tr>
<tr>
<td>10.984</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_10_s/CIN</td>
</tr>
<tr>
<td>11.034</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_10_s/COUT</td>
</tr>
<tr>
<td>11.958</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C122[3][A]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/I2</td>
</tr>
<tr>
<td>12.276</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R68C122[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/F</td>
</tr>
<tr>
<td>12.980</td>
<td>0.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C130[1][B]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/I1</td>
</tr>
<tr>
<td>13.559</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>29</td>
<td>R68C130[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/F</td>
</tr>
<tr>
<td>14.275</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][B]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s7/I2</td>
</tr>
<tr>
<td>14.849</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s7/F</td>
</tr>
<tr>
<td>14.849</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][A]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s5/I1</td>
</tr>
<tr>
<td>14.999</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s5/O</td>
</tr>
<tr>
<td>15.614</td>
<td>0.615</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C137[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1333_s0/I0</td>
</tr>
<tr>
<td>16.209</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R68C137[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1333_s0/COUT</td>
</tr>
<tr>
<td>16.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R68C137[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1334_s0/CIN</td>
</tr>
<tr>
<td>16.259</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R68C137[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1334_s0/COUT</td>
</tr>
<tr>
<td>16.259</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C137[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1335_s0/CIN</td>
</tr>
<tr>
<td>16.309</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C137[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1335_s0/COUT</td>
</tr>
<tr>
<td>16.309</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C137[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1336_s0/CIN</td>
</tr>
<tr>
<td>16.359</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C137[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1336_s0/COUT</td>
</tr>
<tr>
<td>16.359</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1337_s0/CIN</td>
</tr>
<tr>
<td>16.409</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1337_s0/COUT</td>
</tr>
<tr>
<td>16.409</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[0][B]</td>
<td>axi_sdramCtrl/ctrl/n1338_s0/CIN</td>
</tr>
<tr>
<td>16.459</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1338_s0/COUT</td>
</tr>
<tr>
<td>16.459</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1339_s0/CIN</td>
</tr>
<tr>
<td>16.509</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1339_s0/COUT</td>
</tr>
<tr>
<td>16.509</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1340_s0/CIN</td>
</tr>
<tr>
<td>16.559</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1340_s0/COUT</td>
</tr>
<tr>
<td>16.559</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1341_s0/CIN</td>
</tr>
<tr>
<td>16.609</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1341_s0/COUT</td>
</tr>
<tr>
<td>16.609</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1342_s0/CIN</td>
</tr>
<tr>
<td>16.659</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1342_s0/COUT</td>
</tr>
<tr>
<td>16.659</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C139[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1343_s0/CIN</td>
</tr>
<tr>
<td>16.709</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R68C139[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1343_s0/COUT</td>
</tr>
<tr>
<td>18.001</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C121[0][B]</td>
<td>axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/I1</td>
</tr>
<tr>
<td>18.569</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R69C121[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/F</td>
</tr>
<tr>
<td>18.746</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C122[3][B]</td>
<td>axi_sdramCtrl/add_130_s7/I3</td>
</tr>
<tr>
<td>19.202</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R69C122[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/add_130_s7/F</td>
</tr>
<tr>
<td>19.594</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C124[3][B]</td>
<td>axi_sdramCtrl/unburstify_buffer_beat_7_s7/I2</td>
</tr>
<tr>
<td>20.050</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R68C124[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_buffer_beat_7_s7/F</td>
</tr>
<tr>
<td>22.986</td>
<td>2.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C72[3][B]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready_s2/I1</td>
</tr>
<tr>
<td>23.534</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R69C72[3][B]</td>
<td style=" background: #97FFFF;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready_s2/F</td>
</tr>
<tr>
<td>24.939</td>
<td>1.405</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C51[2][A]</td>
<td style=" font-weight:bold;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_17_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>18.029</td>
<td>7.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C51[2][A]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_17_s0/CLK</td>
</tr>
<tr>
<td>17.717</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C51[2][A]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 8.573%; route: 7.279, 91.427%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.413, 37.771%; route: 10.182, 59.976%; tC2Q: 0.382, 2.253%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 8.501%; route: 7.346, 91.499%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.221</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.939</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.717</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>7.961</td>
<td>7.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C121[2][A]</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/CLK</td>
</tr>
<tr>
<td>8.344</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R69C121[2][A]</td>
<td style=" font-weight:bold;">axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
</tr>
<tr>
<td>8.737</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C124[3][B]</td>
<td>axi_sdramCtrl/Axi4Incr_base_0_s1/I0</td>
</tr>
<tr>
<td>9.311</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C124[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_base_0_s1/F</td>
</tr>
<tr>
<td>9.939</td>
<td>0.627</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[0][A]</td>
<td>axi_sdramCtrl/_zz_Axi4Incr_result_0_s2/I0</td>
</tr>
<tr>
<td>10.534</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R69C128[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/_zz_Axi4Incr_result_0_s2/COUT</td>
</tr>
<tr>
<td>10.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R69C128[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_1_s/CIN</td>
</tr>
<tr>
<td>10.584</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R69C128[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_1_s/COUT</td>
</tr>
<tr>
<td>10.584</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_2_s/CIN</td>
</tr>
<tr>
<td>10.634</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_2_s/COUT</td>
</tr>
<tr>
<td>10.634</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_3_s/CIN</td>
</tr>
<tr>
<td>10.684</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_3_s/COUT</td>
</tr>
<tr>
<td>10.684</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_4_s/CIN</td>
</tr>
<tr>
<td>10.734</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_4_s/COUT</td>
</tr>
<tr>
<td>10.734</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[2][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_5_s/CIN</td>
</tr>
<tr>
<td>10.784</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_5_s/COUT</td>
</tr>
<tr>
<td>10.784</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[0][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_6_s/CIN</td>
</tr>
<tr>
<td>10.834</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_6_s/COUT</td>
</tr>
<tr>
<td>10.834</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_7_s/CIN</td>
</tr>
<tr>
<td>10.884</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_7_s/COUT</td>
</tr>
<tr>
<td>10.884</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_8_s/CIN</td>
</tr>
<tr>
<td>10.934</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_8_s/COUT</td>
</tr>
<tr>
<td>10.934</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_9_s/CIN</td>
</tr>
<tr>
<td>10.984</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_9_s/COUT</td>
</tr>
<tr>
<td>10.984</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_10_s/CIN</td>
</tr>
<tr>
<td>11.034</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_10_s/COUT</td>
</tr>
<tr>
<td>11.958</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C122[3][A]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/I2</td>
</tr>
<tr>
<td>12.276</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R68C122[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/F</td>
</tr>
<tr>
<td>12.980</td>
<td>0.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C130[1][B]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/I1</td>
</tr>
<tr>
<td>13.559</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>29</td>
<td>R68C130[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/F</td>
</tr>
<tr>
<td>14.275</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][B]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s7/I2</td>
</tr>
<tr>
<td>14.849</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s7/F</td>
</tr>
<tr>
<td>14.849</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][A]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s5/I1</td>
</tr>
<tr>
<td>14.999</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s5/O</td>
</tr>
<tr>
<td>15.614</td>
<td>0.615</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C137[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1333_s0/I0</td>
</tr>
<tr>
<td>16.209</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R68C137[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1333_s0/COUT</td>
</tr>
<tr>
<td>16.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R68C137[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1334_s0/CIN</td>
</tr>
<tr>
<td>16.259</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R68C137[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1334_s0/COUT</td>
</tr>
<tr>
<td>16.259</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C137[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1335_s0/CIN</td>
</tr>
<tr>
<td>16.309</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C137[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1335_s0/COUT</td>
</tr>
<tr>
<td>16.309</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C137[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1336_s0/CIN</td>
</tr>
<tr>
<td>16.359</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C137[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1336_s0/COUT</td>
</tr>
<tr>
<td>16.359</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1337_s0/CIN</td>
</tr>
<tr>
<td>16.409</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1337_s0/COUT</td>
</tr>
<tr>
<td>16.409</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[0][B]</td>
<td>axi_sdramCtrl/ctrl/n1338_s0/CIN</td>
</tr>
<tr>
<td>16.459</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1338_s0/COUT</td>
</tr>
<tr>
<td>16.459</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1339_s0/CIN</td>
</tr>
<tr>
<td>16.509</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1339_s0/COUT</td>
</tr>
<tr>
<td>16.509</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1340_s0/CIN</td>
</tr>
<tr>
<td>16.559</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1340_s0/COUT</td>
</tr>
<tr>
<td>16.559</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1341_s0/CIN</td>
</tr>
<tr>
<td>16.609</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1341_s0/COUT</td>
</tr>
<tr>
<td>16.609</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1342_s0/CIN</td>
</tr>
<tr>
<td>16.659</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1342_s0/COUT</td>
</tr>
<tr>
<td>16.659</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C139[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1343_s0/CIN</td>
</tr>
<tr>
<td>16.709</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R68C139[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1343_s0/COUT</td>
</tr>
<tr>
<td>18.001</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C121[0][B]</td>
<td>axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/I1</td>
</tr>
<tr>
<td>18.569</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R69C121[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/F</td>
</tr>
<tr>
<td>18.746</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C122[3][B]</td>
<td>axi_sdramCtrl/add_130_s7/I3</td>
</tr>
<tr>
<td>19.202</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R69C122[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/add_130_s7/F</td>
</tr>
<tr>
<td>19.594</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C124[3][B]</td>
<td>axi_sdramCtrl/unburstify_buffer_beat_7_s7/I2</td>
</tr>
<tr>
<td>20.050</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R68C124[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_buffer_beat_7_s7/F</td>
</tr>
<tr>
<td>22.986</td>
<td>2.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C72[3][B]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready_s2/I1</td>
</tr>
<tr>
<td>23.534</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R69C72[3][B]</td>
<td style=" background: #97FFFF;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready_s2/F</td>
</tr>
<tr>
<td>24.939</td>
<td>1.405</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C51[1][B]</td>
<td style=" font-weight:bold;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_22_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>18.029</td>
<td>7.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C51[1][B]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_22_s0/CLK</td>
</tr>
<tr>
<td>17.717</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C51[1][B]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 8.573%; route: 7.279, 91.427%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.413, 37.771%; route: 10.182, 59.976%; tC2Q: 0.382, 2.253%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 8.501%; route: 7.346, 91.499%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.221</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.939</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.717</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>7.961</td>
<td>7.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C121[2][A]</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/CLK</td>
</tr>
<tr>
<td>8.344</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R69C121[2][A]</td>
<td style=" font-weight:bold;">axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
</tr>
<tr>
<td>8.737</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C124[3][B]</td>
<td>axi_sdramCtrl/Axi4Incr_base_0_s1/I0</td>
</tr>
<tr>
<td>9.311</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C124[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_base_0_s1/F</td>
</tr>
<tr>
<td>9.939</td>
<td>0.627</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[0][A]</td>
<td>axi_sdramCtrl/_zz_Axi4Incr_result_0_s2/I0</td>
</tr>
<tr>
<td>10.534</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R69C128[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/_zz_Axi4Incr_result_0_s2/COUT</td>
</tr>
<tr>
<td>10.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R69C128[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_1_s/CIN</td>
</tr>
<tr>
<td>10.584</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R69C128[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_1_s/COUT</td>
</tr>
<tr>
<td>10.584</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_2_s/CIN</td>
</tr>
<tr>
<td>10.634</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_2_s/COUT</td>
</tr>
<tr>
<td>10.634</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_3_s/CIN</td>
</tr>
<tr>
<td>10.684</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_3_s/COUT</td>
</tr>
<tr>
<td>10.684</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_4_s/CIN</td>
</tr>
<tr>
<td>10.734</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_4_s/COUT</td>
</tr>
<tr>
<td>10.734</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[2][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_5_s/CIN</td>
</tr>
<tr>
<td>10.784</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_5_s/COUT</td>
</tr>
<tr>
<td>10.784</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[0][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_6_s/CIN</td>
</tr>
<tr>
<td>10.834</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_6_s/COUT</td>
</tr>
<tr>
<td>10.834</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_7_s/CIN</td>
</tr>
<tr>
<td>10.884</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_7_s/COUT</td>
</tr>
<tr>
<td>10.884</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_8_s/CIN</td>
</tr>
<tr>
<td>10.934</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_8_s/COUT</td>
</tr>
<tr>
<td>10.934</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_9_s/CIN</td>
</tr>
<tr>
<td>10.984</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_9_s/COUT</td>
</tr>
<tr>
<td>10.984</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_10_s/CIN</td>
</tr>
<tr>
<td>11.034</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_10_s/COUT</td>
</tr>
<tr>
<td>11.958</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C122[3][A]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/I2</td>
</tr>
<tr>
<td>12.276</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R68C122[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/F</td>
</tr>
<tr>
<td>12.980</td>
<td>0.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C130[1][B]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/I1</td>
</tr>
<tr>
<td>13.559</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>29</td>
<td>R68C130[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/F</td>
</tr>
<tr>
<td>14.275</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][B]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s7/I2</td>
</tr>
<tr>
<td>14.849</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s7/F</td>
</tr>
<tr>
<td>14.849</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][A]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s5/I1</td>
</tr>
<tr>
<td>14.999</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s5/O</td>
</tr>
<tr>
<td>15.614</td>
<td>0.615</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C137[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1333_s0/I0</td>
</tr>
<tr>
<td>16.209</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R68C137[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1333_s0/COUT</td>
</tr>
<tr>
<td>16.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R68C137[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1334_s0/CIN</td>
</tr>
<tr>
<td>16.259</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R68C137[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1334_s0/COUT</td>
</tr>
<tr>
<td>16.259</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C137[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1335_s0/CIN</td>
</tr>
<tr>
<td>16.309</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C137[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1335_s0/COUT</td>
</tr>
<tr>
<td>16.309</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C137[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1336_s0/CIN</td>
</tr>
<tr>
<td>16.359</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C137[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1336_s0/COUT</td>
</tr>
<tr>
<td>16.359</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1337_s0/CIN</td>
</tr>
<tr>
<td>16.409</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1337_s0/COUT</td>
</tr>
<tr>
<td>16.409</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[0][B]</td>
<td>axi_sdramCtrl/ctrl/n1338_s0/CIN</td>
</tr>
<tr>
<td>16.459</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1338_s0/COUT</td>
</tr>
<tr>
<td>16.459</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1339_s0/CIN</td>
</tr>
<tr>
<td>16.509</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1339_s0/COUT</td>
</tr>
<tr>
<td>16.509</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1340_s0/CIN</td>
</tr>
<tr>
<td>16.559</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1340_s0/COUT</td>
</tr>
<tr>
<td>16.559</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1341_s0/CIN</td>
</tr>
<tr>
<td>16.609</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1341_s0/COUT</td>
</tr>
<tr>
<td>16.609</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1342_s0/CIN</td>
</tr>
<tr>
<td>16.659</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1342_s0/COUT</td>
</tr>
<tr>
<td>16.659</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C139[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1343_s0/CIN</td>
</tr>
<tr>
<td>16.709</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R68C139[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1343_s0/COUT</td>
</tr>
<tr>
<td>18.001</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C121[0][B]</td>
<td>axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/I1</td>
</tr>
<tr>
<td>18.569</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R69C121[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/F</td>
</tr>
<tr>
<td>18.746</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C122[3][B]</td>
<td>axi_sdramCtrl/add_130_s7/I3</td>
</tr>
<tr>
<td>19.202</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R69C122[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/add_130_s7/F</td>
</tr>
<tr>
<td>19.594</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C124[3][B]</td>
<td>axi_sdramCtrl/unburstify_buffer_beat_7_s7/I2</td>
</tr>
<tr>
<td>20.050</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R68C124[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_buffer_beat_7_s7/F</td>
</tr>
<tr>
<td>22.986</td>
<td>2.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C72[3][B]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready_s2/I1</td>
</tr>
<tr>
<td>23.534</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R69C72[3][B]</td>
<td style=" background: #97FFFF;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready_s2/F</td>
</tr>
<tr>
<td>24.939</td>
<td>1.405</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C51[1][A]</td>
<td style=" font-weight:bold;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_23_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>18.029</td>
<td>7.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C51[1][A]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_23_s0/CLK</td>
</tr>
<tr>
<td>17.717</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C51[1][A]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 8.573%; route: 7.279, 91.427%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.413, 37.771%; route: 10.182, 59.976%; tC2Q: 0.382, 2.253%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 8.501%; route: 7.346, 91.499%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.221</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.939</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.717</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>7.961</td>
<td>7.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C121[2][A]</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/CLK</td>
</tr>
<tr>
<td>8.344</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R69C121[2][A]</td>
<td style=" font-weight:bold;">axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
</tr>
<tr>
<td>8.737</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C124[3][B]</td>
<td>axi_sdramCtrl/Axi4Incr_base_0_s1/I0</td>
</tr>
<tr>
<td>9.311</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C124[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_base_0_s1/F</td>
</tr>
<tr>
<td>9.939</td>
<td>0.627</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[0][A]</td>
<td>axi_sdramCtrl/_zz_Axi4Incr_result_0_s2/I0</td>
</tr>
<tr>
<td>10.534</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R69C128[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/_zz_Axi4Incr_result_0_s2/COUT</td>
</tr>
<tr>
<td>10.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R69C128[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_1_s/CIN</td>
</tr>
<tr>
<td>10.584</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R69C128[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_1_s/COUT</td>
</tr>
<tr>
<td>10.584</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_2_s/CIN</td>
</tr>
<tr>
<td>10.634</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_2_s/COUT</td>
</tr>
<tr>
<td>10.634</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_3_s/CIN</td>
</tr>
<tr>
<td>10.684</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_3_s/COUT</td>
</tr>
<tr>
<td>10.684</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_4_s/CIN</td>
</tr>
<tr>
<td>10.734</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_4_s/COUT</td>
</tr>
<tr>
<td>10.734</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[2][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_5_s/CIN</td>
</tr>
<tr>
<td>10.784</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_5_s/COUT</td>
</tr>
<tr>
<td>10.784</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[0][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_6_s/CIN</td>
</tr>
<tr>
<td>10.834</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_6_s/COUT</td>
</tr>
<tr>
<td>10.834</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_7_s/CIN</td>
</tr>
<tr>
<td>10.884</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_7_s/COUT</td>
</tr>
<tr>
<td>10.884</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_8_s/CIN</td>
</tr>
<tr>
<td>10.934</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_8_s/COUT</td>
</tr>
<tr>
<td>10.934</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_9_s/CIN</td>
</tr>
<tr>
<td>10.984</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_9_s/COUT</td>
</tr>
<tr>
<td>10.984</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_10_s/CIN</td>
</tr>
<tr>
<td>11.034</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_10_s/COUT</td>
</tr>
<tr>
<td>11.958</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C122[3][A]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/I2</td>
</tr>
<tr>
<td>12.276</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R68C122[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/F</td>
</tr>
<tr>
<td>12.980</td>
<td>0.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C130[1][B]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/I1</td>
</tr>
<tr>
<td>13.559</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>29</td>
<td>R68C130[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/F</td>
</tr>
<tr>
<td>14.275</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][B]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s7/I2</td>
</tr>
<tr>
<td>14.849</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s7/F</td>
</tr>
<tr>
<td>14.849</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][A]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s5/I1</td>
</tr>
<tr>
<td>14.999</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s5/O</td>
</tr>
<tr>
<td>15.614</td>
<td>0.615</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C137[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1333_s0/I0</td>
</tr>
<tr>
<td>16.209</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R68C137[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1333_s0/COUT</td>
</tr>
<tr>
<td>16.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R68C137[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1334_s0/CIN</td>
</tr>
<tr>
<td>16.259</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R68C137[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1334_s0/COUT</td>
</tr>
<tr>
<td>16.259</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C137[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1335_s0/CIN</td>
</tr>
<tr>
<td>16.309</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C137[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1335_s0/COUT</td>
</tr>
<tr>
<td>16.309</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C137[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1336_s0/CIN</td>
</tr>
<tr>
<td>16.359</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C137[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1336_s0/COUT</td>
</tr>
<tr>
<td>16.359</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1337_s0/CIN</td>
</tr>
<tr>
<td>16.409</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1337_s0/COUT</td>
</tr>
<tr>
<td>16.409</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[0][B]</td>
<td>axi_sdramCtrl/ctrl/n1338_s0/CIN</td>
</tr>
<tr>
<td>16.459</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1338_s0/COUT</td>
</tr>
<tr>
<td>16.459</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1339_s0/CIN</td>
</tr>
<tr>
<td>16.509</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1339_s0/COUT</td>
</tr>
<tr>
<td>16.509</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1340_s0/CIN</td>
</tr>
<tr>
<td>16.559</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1340_s0/COUT</td>
</tr>
<tr>
<td>16.559</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1341_s0/CIN</td>
</tr>
<tr>
<td>16.609</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1341_s0/COUT</td>
</tr>
<tr>
<td>16.609</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1342_s0/CIN</td>
</tr>
<tr>
<td>16.659</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1342_s0/COUT</td>
</tr>
<tr>
<td>16.659</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C139[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1343_s0/CIN</td>
</tr>
<tr>
<td>16.709</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R68C139[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1343_s0/COUT</td>
</tr>
<tr>
<td>18.001</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C121[0][B]</td>
<td>axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/I1</td>
</tr>
<tr>
<td>18.569</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R69C121[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/F</td>
</tr>
<tr>
<td>18.746</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C122[3][B]</td>
<td>axi_sdramCtrl/add_130_s7/I3</td>
</tr>
<tr>
<td>19.202</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R69C122[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/add_130_s7/F</td>
</tr>
<tr>
<td>19.594</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C124[3][B]</td>
<td>axi_sdramCtrl/unburstify_buffer_beat_7_s7/I2</td>
</tr>
<tr>
<td>20.050</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R68C124[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_buffer_beat_7_s7/F</td>
</tr>
<tr>
<td>22.986</td>
<td>2.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C72[3][B]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready_s2/I1</td>
</tr>
<tr>
<td>23.534</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R69C72[3][B]</td>
<td style=" background: #97FFFF;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready_s2/F</td>
</tr>
<tr>
<td>24.939</td>
<td>1.405</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C51[0][B]</td>
<td style=" font-weight:bold;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_24_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>18.029</td>
<td>7.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C51[0][B]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_24_s0/CLK</td>
</tr>
<tr>
<td>17.717</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C51[0][B]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 8.573%; route: 7.279, 91.427%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.413, 37.771%; route: 10.182, 59.976%; tC2Q: 0.382, 2.253%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 8.501%; route: 7.346, 91.499%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.221</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.939</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.717</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>7.961</td>
<td>7.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C121[2][A]</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/CLK</td>
</tr>
<tr>
<td>8.344</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R69C121[2][A]</td>
<td style=" font-weight:bold;">axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
</tr>
<tr>
<td>8.737</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C124[3][B]</td>
<td>axi_sdramCtrl/Axi4Incr_base_0_s1/I0</td>
</tr>
<tr>
<td>9.311</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C124[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_base_0_s1/F</td>
</tr>
<tr>
<td>9.939</td>
<td>0.627</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[0][A]</td>
<td>axi_sdramCtrl/_zz_Axi4Incr_result_0_s2/I0</td>
</tr>
<tr>
<td>10.534</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R69C128[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/_zz_Axi4Incr_result_0_s2/COUT</td>
</tr>
<tr>
<td>10.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R69C128[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_1_s/CIN</td>
</tr>
<tr>
<td>10.584</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R69C128[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_1_s/COUT</td>
</tr>
<tr>
<td>10.584</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_2_s/CIN</td>
</tr>
<tr>
<td>10.634</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_2_s/COUT</td>
</tr>
<tr>
<td>10.634</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_3_s/CIN</td>
</tr>
<tr>
<td>10.684</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_3_s/COUT</td>
</tr>
<tr>
<td>10.684</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_4_s/CIN</td>
</tr>
<tr>
<td>10.734</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_4_s/COUT</td>
</tr>
<tr>
<td>10.734</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[2][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_5_s/CIN</td>
</tr>
<tr>
<td>10.784</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_5_s/COUT</td>
</tr>
<tr>
<td>10.784</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[0][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_6_s/CIN</td>
</tr>
<tr>
<td>10.834</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_6_s/COUT</td>
</tr>
<tr>
<td>10.834</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_7_s/CIN</td>
</tr>
<tr>
<td>10.884</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_7_s/COUT</td>
</tr>
<tr>
<td>10.884</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_8_s/CIN</td>
</tr>
<tr>
<td>10.934</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_8_s/COUT</td>
</tr>
<tr>
<td>10.934</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_9_s/CIN</td>
</tr>
<tr>
<td>10.984</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_9_s/COUT</td>
</tr>
<tr>
<td>10.984</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C129[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_10_s/CIN</td>
</tr>
<tr>
<td>11.034</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_10_s/COUT</td>
</tr>
<tr>
<td>11.958</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C122[3][A]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/I2</td>
</tr>
<tr>
<td>12.276</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R68C122[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/F</td>
</tr>
<tr>
<td>12.980</td>
<td>0.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C130[1][B]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/I1</td>
</tr>
<tr>
<td>13.559</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>29</td>
<td>R68C130[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/F</td>
</tr>
<tr>
<td>14.275</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][B]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s7/I2</td>
</tr>
<tr>
<td>14.849</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s7/F</td>
</tr>
<tr>
<td>14.849</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][A]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s5/I1</td>
</tr>
<tr>
<td>14.999</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_2_s5/O</td>
</tr>
<tr>
<td>15.614</td>
<td>0.615</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C137[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1333_s0/I0</td>
</tr>
<tr>
<td>16.209</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R68C137[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1333_s0/COUT</td>
</tr>
<tr>
<td>16.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R68C137[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1334_s0/CIN</td>
</tr>
<tr>
<td>16.259</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R68C137[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1334_s0/COUT</td>
</tr>
<tr>
<td>16.259</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C137[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1335_s0/CIN</td>
</tr>
<tr>
<td>16.309</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C137[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1335_s0/COUT</td>
</tr>
<tr>
<td>16.309</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C137[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1336_s0/CIN</td>
</tr>
<tr>
<td>16.359</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C137[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1336_s0/COUT</td>
</tr>
<tr>
<td>16.359</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1337_s0/CIN</td>
</tr>
<tr>
<td>16.409</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1337_s0/COUT</td>
</tr>
<tr>
<td>16.409</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[0][B]</td>
<td>axi_sdramCtrl/ctrl/n1338_s0/CIN</td>
</tr>
<tr>
<td>16.459</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1338_s0/COUT</td>
</tr>
<tr>
<td>16.459</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1339_s0/CIN</td>
</tr>
<tr>
<td>16.509</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1339_s0/COUT</td>
</tr>
<tr>
<td>16.509</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1340_s0/CIN</td>
</tr>
<tr>
<td>16.559</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1340_s0/COUT</td>
</tr>
<tr>
<td>16.559</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1341_s0/CIN</td>
</tr>
<tr>
<td>16.609</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1341_s0/COUT</td>
</tr>
<tr>
<td>16.609</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1342_s0/CIN</td>
</tr>
<tr>
<td>16.659</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1342_s0/COUT</td>
</tr>
<tr>
<td>16.659</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C139[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1343_s0/CIN</td>
</tr>
<tr>
<td>16.709</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R68C139[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1343_s0/COUT</td>
</tr>
<tr>
<td>18.001</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C121[0][B]</td>
<td>axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/I1</td>
</tr>
<tr>
<td>18.569</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R69C121[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/F</td>
</tr>
<tr>
<td>18.746</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C122[3][B]</td>
<td>axi_sdramCtrl/add_130_s7/I3</td>
</tr>
<tr>
<td>19.202</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R69C122[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/add_130_s7/F</td>
</tr>
<tr>
<td>19.594</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C124[3][B]</td>
<td>axi_sdramCtrl/unburstify_buffer_beat_7_s7/I2</td>
</tr>
<tr>
<td>20.050</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R68C124[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_buffer_beat_7_s7/F</td>
</tr>
<tr>
<td>22.986</td>
<td>2.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C72[3][B]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready_s2/I1</td>
</tr>
<tr>
<td>23.534</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R69C72[3][B]</td>
<td style=" background: #97FFFF;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready_s2/F</td>
</tr>
<tr>
<td>24.939</td>
<td>1.405</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C51[0][A]</td>
<td style=" font-weight:bold;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_25_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>18.029</td>
<td>7.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C51[0][A]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_25_s0/CLK</td>
</tr>
<tr>
<td>17.717</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C51[0][A]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 8.573%; route: 7.279, 91.427%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.413, 37.771%; route: 10.182, 59.976%; tC2Q: 0.382, 2.253%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 8.501%; route: 7.346, 91.499%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.143</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.038</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.895</td>
</tr>
<tr>
<td class="label">From</td>
<td>toplevel_axi_apbBridge_io_axi_arbiter_io_output_arw_rData_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_apbBridge/readedData_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>8.018</td>
<td>7.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C82[1][B]</td>
<td>toplevel_axi_apbBridge_io_axi_arbiter_io_output_arw_rData_addr_3_s0/CLK</td>
</tr>
<tr>
<td>8.401</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R65C82[1][B]</td>
<td style=" font-weight:bold;">toplevel_axi_apbBridge_io_axi_arbiter_io_output_arw_rData_addr_3_s0/Q</td>
</tr>
<tr>
<td>13.487</td>
<td>5.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C102[3][B]</td>
<td>axi_gpioACtrl/n485_s1/I2</td>
</tr>
<tr>
<td>14.034</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R60C102[3][B]</td>
<td style=" background: #97FFFF;">axi_gpioACtrl/n485_s1/F</td>
</tr>
<tr>
<td>19.044</td>
<td>5.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C64[1][B]</td>
<td>axi_timerCtrl/timerA_io_clear_s6/I1</td>
</tr>
<tr>
<td>19.623</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R65C64[1][B]</td>
<td style=" background: #97FFFF;">axi_timerCtrl/timerA_io_clear_s6/F</td>
</tr>
<tr>
<td>21.513</td>
<td>1.890</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C77[1][A]</td>
<td>apb3Router_1/_zz_io_input_PRDATA_13_s10/I0</td>
</tr>
<tr>
<td>22.021</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C77[1][A]</td>
<td style=" background: #97FFFF;">apb3Router_1/_zz_io_input_PRDATA_13_s10/F</td>
</tr>
<tr>
<td>22.023</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C77[0][A]</td>
<td>apb3Router_1/_zz_io_input_PRDATA_13_s8/I0</td>
</tr>
<tr>
<td>22.312</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C77[0][A]</td>
<td style=" background: #97FFFF;">apb3Router_1/_zz_io_input_PRDATA_13_s8/F</td>
</tr>
<tr>
<td>22.484</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C78[3][A]</td>
<td>apb3Router_1/_zz_io_input_PRDATA_13_s6/I3</td>
</tr>
<tr>
<td>22.941</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C78[3][A]</td>
<td style=" background: #97FFFF;">apb3Router_1/_zz_io_input_PRDATA_13_s6/F</td>
</tr>
<tr>
<td>24.471</td>
<td>1.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C98[2][A]</td>
<td>apb3Router_1/_zz_io_input_PRDATA_13_s5/I0</td>
</tr>
<tr>
<td>25.038</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C98[2][A]</td>
<td style=" background: #97FFFF;">apb3Router_1/_zz_io_input_PRDATA_13_s5/F</td>
</tr>
<tr>
<td>25.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C98[2][A]</td>
<td style=" font-weight:bold;">axi_apbBridge/readedData_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>17.959</td>
<td>7.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C98[2][A]</td>
<td>axi_apbBridge/readedData_13_s0/CLK</td>
</tr>
<tr>
<td>17.895</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C98[2][A]</td>
<td>axi_apbBridge/readedData_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.059</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 8.512%; route: 7.336, 91.488%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.946, 17.311%; route: 13.691, 80.442%; tC2Q: 0.382, 2.247%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 8.575%; route: 7.276, 91.425%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.933</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.886</td>
</tr>
<tr>
<td class="label">From</td>
<td>toplevel_axi_apbBridge_io_axi_arbiter_io_output_arw_rData_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_apbBridge/readedData_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>8.018</td>
<td>7.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C82[1][B]</td>
<td>toplevel_axi_apbBridge_io_axi_arbiter_io_output_arw_rData_addr_3_s0/CLK</td>
</tr>
<tr>
<td>8.401</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R65C82[1][B]</td>
<td style=" font-weight:bold;">toplevel_axi_apbBridge_io_axi_arbiter_io_output_arw_rData_addr_3_s0/Q</td>
</tr>
<tr>
<td>13.487</td>
<td>5.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C102[3][B]</td>
<td>axi_gpioACtrl/n485_s1/I2</td>
</tr>
<tr>
<td>14.034</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R60C102[3][B]</td>
<td style=" background: #97FFFF;">axi_gpioACtrl/n485_s1/F</td>
</tr>
<tr>
<td>19.044</td>
<td>5.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C64[1][B]</td>
<td>axi_timerCtrl/timerA_io_clear_s6/I1</td>
</tr>
<tr>
<td>19.623</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R65C64[1][B]</td>
<td style=" background: #97FFFF;">axi_timerCtrl/timerA_io_clear_s6/F</td>
</tr>
<tr>
<td>21.356</td>
<td>1.732</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C53[3][B]</td>
<td>apb3Router_1/_zz_io_input_PRDATA_29_s6/I0</td>
</tr>
<tr>
<td>21.647</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C53[3][B]</td>
<td style=" background: #97FFFF;">apb3Router_1/_zz_io_input_PRDATA_29_s6/F</td>
</tr>
<tr>
<td>24.366</td>
<td>2.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C97[2][A]</td>
<td>apb3Router_1/_zz_io_input_PRDATA_29_s9/I0</td>
</tr>
<tr>
<td>24.933</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C97[2][A]</td>
<td style=" background: #97FFFF;">apb3Router_1/_zz_io_input_PRDATA_29_s9/F</td>
</tr>
<tr>
<td>24.933</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C97[2][A]</td>
<td style=" font-weight:bold;">axi_apbBridge/readedData_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>17.949</td>
<td>7.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C97[2][A]</td>
<td>axi_apbBridge/readedData_29_s0/CLK</td>
</tr>
<tr>
<td>17.886</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C97[2][A]</td>
<td>axi_apbBridge/readedData_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.069</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 8.512%; route: 7.336, 91.488%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.985, 11.735%; route: 14.548, 86.004%; tC2Q: 0.382, 2.261%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 8.586%; route: 7.267, 91.414%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.134</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.052</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_buffercc/buffers_0_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.547</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C130[0][B]</td>
<td>axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_3_s2/CLK</td>
</tr>
<tr>
<td>1.723</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R63C130[0][B]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_3_s2/Q</td>
</tr>
<tr>
<td>2.052</td>
<td>0.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C130[2][A]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_buffercc/buffers_0_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>4.149</td>
<td>3.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C130[2][A]</td>
<td>axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_buffercc/buffers_0_3_s0/CLK</td>
</tr>
<tr>
<td>4.184</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_buffercc/buffers_0_3_s0</td>
</tr>
<tr>
<td>4.185</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C130[2][A]</td>
<td>axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_buffercc/buffers_0_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.602</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.672%; route: 0.871, 56.328%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.329, 65.099%; tC2Q: 0.176, 34.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 16.280%; route: 3.474, 83.720%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.134</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.052</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_buffercc/buffers_0_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.547</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C130[1][A]</td>
<td>axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_5_s1/CLK</td>
</tr>
<tr>
<td>1.723</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R63C130[1][A]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_5_s1/Q</td>
</tr>
<tr>
<td>2.052</td>
<td>0.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C130[1][A]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_buffercc/buffers_0_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>4.149</td>
<td>3.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C130[1][A]</td>
<td>axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_buffercc/buffers_0_5_s0/CLK</td>
</tr>
<tr>
<td>4.184</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_buffercc/buffers_0_5_s0</td>
</tr>
<tr>
<td>4.185</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C130[1][A]</td>
<td>axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_buffercc/buffers_0_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.602</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.672%; route: 0.871, 56.328%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.329, 65.099%; tC2Q: 0.176, 34.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 16.280%; route: 3.474, 83.720%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.132</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.172</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_vgaCtrl/pulseCCByToggle_1/inArea_target_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_vgaCtrl/pulseCCByToggle_1/inArea_target_buffercc/buffers_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.534</td>
<td>0.859</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C130[0][A]</td>
<td>axi_vgaCtrl/pulseCCByToggle_1/inArea_target_s2/CLK</td>
</tr>
<tr>
<td>1.711</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R65C130[0][A]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/pulseCCByToggle_1/inArea_target_s2/Q</td>
</tr>
<tr>
<td>2.039</td>
<td>0.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C131[0][A]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/pulseCCByToggle_1/inArea_target_buffercc/buffers_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>4.135</td>
<td>3.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C131[0][A]</td>
<td>axi_vgaCtrl/pulseCCByToggle_1/inArea_target_buffercc/buffers_0_s0/CLK</td>
</tr>
<tr>
<td>4.170</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_vgaCtrl/pulseCCByToggle_1/inArea_target_buffercc/buffers_0_s0</td>
</tr>
<tr>
<td>4.172</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R65C131[0][A]</td>
<td>axi_vgaCtrl/pulseCCByToggle_1/inArea_target_buffercc/buffers_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.601</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 44.028%; route: 0.859, 55.972%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.329, 65.099%; tC2Q: 0.176, 34.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 16.334%; route: 3.460, 83.666%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.030</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.130</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.161</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_buffercc/buffers_0_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.547</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C130[2][A]</td>
<td>axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_6_s1/CLK</td>
</tr>
<tr>
<td>1.727</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R63C130[2][A]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_6_s1/Q</td>
</tr>
<tr>
<td>2.130</td>
<td>0.404</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C130[1][B]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_buffercc/buffers_0_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>4.149</td>
<td>3.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C130[1][B]</td>
<td>axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_buffercc/buffers_0_6_s0/CLK</td>
</tr>
<tr>
<td>4.184</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_buffercc/buffers_0_6_s0</td>
</tr>
<tr>
<td>4.161</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C130[1][B]</td>
<td>axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_buffercc/buffers_0_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.602</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.672%; route: 0.871, 56.328%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.404, 69.165%; tC2Q: 0.180, 30.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 16.280%; route: 3.474, 83.720%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.030</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.130</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.161</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_4_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_buffercc/buffers_0_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.547</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C130[0][A]</td>
<td>axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_4_s2/CLK</td>
</tr>
<tr>
<td>1.727</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R63C130[0][A]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_4_s2/Q</td>
</tr>
<tr>
<td>2.130</td>
<td>0.404</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C130[2][B]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_buffercc/buffers_0_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>4.149</td>
<td>3.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C130[2][B]</td>
<td>axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_buffercc/buffers_0_4_s0/CLK</td>
</tr>
<tr>
<td>4.184</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_buffercc/buffers_0_4_s0</td>
</tr>
<tr>
<td>4.161</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C130[2][B]</td>
<td>axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_buffercc/buffers_0_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.602</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.672%; route: 0.871, 56.328%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.404, 69.165%; tC2Q: 0.180, 30.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 16.280%; route: 3.474, 83.720%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.146</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.149</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.547</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C138[0][B]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_4_s0/CLK</td>
</tr>
<tr>
<td>1.727</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C138[0][B]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_4_s0/Q</td>
</tr>
<tr>
<td>2.145</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C141[1][A]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>4.138</td>
<td>3.463</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C141[1][A]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_4_s0/CLK</td>
</tr>
<tr>
<td>4.173</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_4_s0</td>
</tr>
<tr>
<td>4.149</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C141[1][A]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.591</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.672%; route: 0.871, 56.328%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.419, 69.937%; tC2Q: 0.180, 30.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 16.324%; route: 3.463, 83.676%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.001</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.159</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.161</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.553</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C138[0][A]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_9_s0/CLK</td>
</tr>
<tr>
<td>1.733</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R62C138[0][A]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_9_s0/Q</td>
</tr>
<tr>
<td>2.159</td>
<td>0.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C142[0][B]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>4.149</td>
<td>3.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C142[0][B]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_9_s0/CLK</td>
</tr>
<tr>
<td>4.184</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_9_s0</td>
</tr>
<tr>
<td>4.161</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C142[0][B]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.596</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.496%; route: 0.877, 56.504%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.426, 70.309%; tC2Q: 0.180, 29.691%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 16.280%; route: 3.474, 83.720%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.996</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.153</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.149</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.547</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C138[0][A]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_5_s0/CLK</td>
</tr>
<tr>
<td>1.727</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C138[0][A]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_5_s0/Q</td>
</tr>
<tr>
<td>2.153</td>
<td>0.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C141[2][A]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>4.138</td>
<td>3.463</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C141[2][A]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_5_s0/CLK</td>
</tr>
<tr>
<td>4.173</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_5_s0</td>
</tr>
<tr>
<td>4.149</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C141[2][A]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.591</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.672%; route: 0.871, 56.328%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.426, 70.309%; tC2Q: 0.180, 29.691%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 16.324%; route: 3.463, 83.676%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.940</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.226</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.166</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.558</td>
<td>0.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C137[0][B]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_1_s0/CLK</td>
</tr>
<tr>
<td>1.738</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R62C137[0][B]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_1_s0/Q</td>
</tr>
<tr>
<td>2.225</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C143[1][B]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>4.154</td>
<td>3.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C143[1][B]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_1_s0/CLK</td>
</tr>
<tr>
<td>4.189</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_1_s0</td>
</tr>
<tr>
<td>4.166</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C143[1][B]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.596</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.357%; route: 0.882, 56.643%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.487, 73.034%; tC2Q: 0.180, 26.966%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 16.260%; route: 3.479, 83.740%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.908</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.253</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.161</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.553</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C138[0][B]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_8_s0/CLK</td>
</tr>
<tr>
<td>1.733</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R62C138[0][B]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_8_s0/Q</td>
</tr>
<tr>
<td>2.253</td>
<td>0.520</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C142[1][B]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>4.149</td>
<td>3.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C142[1][B]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_8_s0/CLK</td>
</tr>
<tr>
<td>4.184</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_8_s0</td>
</tr>
<tr>
<td>4.161</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C142[1][B]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.596</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.496%; route: 0.877, 56.504%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.520, 74.286%; tC2Q: 0.180, 25.714%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 16.280%; route: 3.474, 83.720%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.886</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.279</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.166</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.553</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C138[1][A]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_7_s0/CLK</td>
</tr>
<tr>
<td>1.733</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R62C138[1][A]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_7_s0/Q</td>
</tr>
<tr>
<td>2.279</td>
<td>0.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C143[0][B]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>4.154</td>
<td>3.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C143[0][B]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_7_s0/CLK</td>
</tr>
<tr>
<td>4.189</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_7_s0</td>
</tr>
<tr>
<td>4.166</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C143[0][B]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.601</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.496%; route: 0.877, 56.504%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.546, 75.215%; tC2Q: 0.180, 24.785%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 16.260%; route: 3.479, 83.740%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.876</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.161</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.558</td>
<td>0.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C137[0][A]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_2_s0/CLK</td>
</tr>
<tr>
<td>1.738</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R62C137[0][A]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_2_s0/Q</td>
</tr>
<tr>
<td>2.284</td>
<td>0.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C142[2][B]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>4.149</td>
<td>3.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C142[2][B]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_2_s0/CLK</td>
</tr>
<tr>
<td>4.184</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_2_s0</td>
</tr>
<tr>
<td>4.161</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C142[2][B]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.591</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.357%; route: 0.882, 56.643%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.546, 75.215%; tC2Q: 0.180, 24.785%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 16.280%; route: 3.474, 83.720%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.803</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.363</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.166</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.558</td>
<td>0.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C137[1][A]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_0_s0/CLK</td>
</tr>
<tr>
<td>1.738</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R62C137[1][A]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_0_s0/Q</td>
</tr>
<tr>
<td>2.363</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C143[2][B]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>4.154</td>
<td>3.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C143[2][B]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_0_s0/CLK</td>
</tr>
<tr>
<td>4.189</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_0_s0</td>
</tr>
<tr>
<td>4.166</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C143[2][B]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.596</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.357%; route: 0.882, 56.643%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.625, 77.640%; tC2Q: 0.180, 22.360%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 16.260%; route: 3.479, 83.740%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.790</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.364</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_buffercc/buffers_0_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.534</td>
<td>0.859</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C134[1][A]</td>
<td>axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_2_s1/CLK</td>
</tr>
<tr>
<td>1.714</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R65C134[1][A]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_2_s1/Q</td>
</tr>
<tr>
<td>2.364</td>
<td>0.650</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C136[3][A]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_buffercc/buffers_0_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>4.143</td>
<td>3.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C136[3][A]</td>
<td>axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_buffercc/buffers_0_2_s0/CLK</td>
</tr>
<tr>
<td>4.178</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_buffercc/buffers_0_2_s0</td>
</tr>
<tr>
<td>4.154</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C136[3][A]</td>
<td>axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_buffercc/buffers_0_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.609</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 44.028%; route: 0.859, 55.972%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.650, 78.313%; tC2Q: 0.180, 21.687%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 16.305%; route: 3.467, 83.695%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.694</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.455</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.149</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C139[1][B]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_3_s0/CLK</td>
</tr>
<tr>
<td>1.719</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R65C139[1][B]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_3_s0/Q</td>
</tr>
<tr>
<td>2.455</td>
<td>0.736</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C141[0][A]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>4.138</td>
<td>3.463</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C141[0][A]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_3_s0/CLK</td>
</tr>
<tr>
<td>4.173</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_3_s0</td>
</tr>
<tr>
<td>4.149</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C141[0][A]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.599</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.885%; route: 0.864, 56.115%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.736, 80.355%; tC2Q: 0.180, 19.645%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 16.324%; route: 3.463, 83.676%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.672</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.149</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C139[1][A]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_6_s0/CLK</td>
</tr>
<tr>
<td>1.719</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R65C139[1][A]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_6_s0/Q</td>
</tr>
<tr>
<td>2.477</td>
<td>0.758</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C141[3][A]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>4.138</td>
<td>3.463</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C141[3][A]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_6_s0/CLK</td>
</tr>
<tr>
<td>4.173</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_6_s0</td>
</tr>
<tr>
<td>4.149</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C141[3][A]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.599</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.885%; route: 0.864, 56.115%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.758, 80.800%; tC2Q: 0.180, 19.200%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 16.324%; route: 3.463, 83.676%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.485</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_buffercc/buffers_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.523</td>
<td>0.848</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C130[1][B]</td>
<td>axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_1_s2/CLK</td>
</tr>
<tr>
<td>1.703</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R66C130[1][B]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_1_s2/Q</td>
</tr>
<tr>
<td>2.669</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C136[2][B]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_buffercc/buffers_0_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>4.143</td>
<td>3.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C136[2][B]</td>
<td>axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_buffercc/buffers_0_1_s0/CLK</td>
</tr>
<tr>
<td>4.178</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_buffercc/buffers_0_1_s0</td>
</tr>
<tr>
<td>4.154</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C136[2][B]</td>
<td>axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_buffercc/buffers_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.620</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 44.353%; route: 0.848, 55.647%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 84.297%; tC2Q: 0.180, 15.703%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 16.305%; route: 3.467, 83.695%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.260</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.894</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_buffercc/buffers_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.523</td>
<td>0.848</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C130[2][A]</td>
<td>axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_0_s2/CLK</td>
</tr>
<tr>
<td>1.703</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R66C130[2][A]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_0_s2/Q</td>
</tr>
<tr>
<td>2.894</td>
<td>1.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C138[1][B]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_buffercc/buffers_0_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>4.143</td>
<td>3.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C138[1][B]</td>
<td>axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_buffercc/buffers_0_0_s0/CLK</td>
</tr>
<tr>
<td>4.178</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_buffercc/buffers_0_0_s0</td>
</tr>
<tr>
<td>4.154</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C138[1][B]</td>
<td>axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_buffercc/buffers_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.620</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 44.353%; route: 0.848, 55.647%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.191, 86.873%; tC2Q: 0.180, 13.127%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 16.305%; route: 3.467, 83.695%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.070</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.187</td>
</tr>
<tr>
<td class="label">From</td>
<td>jtagBridge_1/flowCCByToggle_1/inputArea_data_fragment_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>jtagBridge_1/flowCCByToggle_1/outputArea_flow_m2sPipe_payload_fragment_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_jtag_tck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_jtag_tck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>io_jtag_tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>84</td>
<td>IOB173[A]</td>
<td>io_jtag_tck_ibuf/O</td>
</tr>
<tr>
<td>2.615</td>
<td>1.940</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C126[0][B]</td>
<td>jtagBridge_1/flowCCByToggle_1/inputArea_data_fragment_0_s0/CLK</td>
</tr>
<tr>
<td>2.792</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R61C126[0][B]</td>
<td style=" font-weight:bold;">jtagBridge_1/flowCCByToggle_1/inputArea_data_fragment_0_s0/Q</td>
</tr>
<tr>
<td>3.117</td>
<td>0.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C125[1][A]</td>
<td style=" font-weight:bold;">jtagBridge_1/flowCCByToggle_1/outputArea_flow_m2sPipe_payload_fragment_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>4.151</td>
<td>3.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C125[1][A]</td>
<td>jtagBridge_1/flowCCByToggle_1/outputArea_flow_m2sPipe_payload_fragment_0_s0/CLK</td>
</tr>
<tr>
<td>4.186</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>jtagBridge_1/flowCCByToggle_1/outputArea_flow_m2sPipe_payload_fragment_0_s0</td>
</tr>
<tr>
<td>4.187</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C125[1][A]</td>
<td>jtagBridge_1/flowCCByToggle_1/outputArea_flow_m2sPipe_payload_fragment_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.535</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 25.827%; route: 1.940, 74.173%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.325, 64.838%; tC2Q: 0.176, 35.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 16.275%; route: 3.475, 83.725%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.066</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.114</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.180</td>
</tr>
<tr>
<td class="label">From</td>
<td>jtagBridge_1/flowCCByToggle_1/inputArea_target_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>jtagBridge_1/flowCCByToggle_1/inputArea_target_buffercc/buffers_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_jtag_tck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_jtag_tck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>io_jtag_tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>84</td>
<td>IOB173[A]</td>
<td>io_jtag_tck_ibuf/O</td>
</tr>
<tr>
<td>2.609</td>
<td>1.934</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C126[0][A]</td>
<td>jtagBridge_1/flowCCByToggle_1/inputArea_target_s1/CLK</td>
</tr>
<tr>
<td>2.785</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R62C126[0][A]</td>
<td style=" font-weight:bold;">jtagBridge_1/flowCCByToggle_1/inputArea_target_s1/Q</td>
</tr>
<tr>
<td>3.114</td>
<td>0.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C125[0][A]</td>
<td style=" font-weight:bold;">jtagBridge_1/flowCCByToggle_1/inputArea_target_buffercc/buffers_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>4.144</td>
<td>3.469</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C125[0][A]</td>
<td>jtagBridge_1/flowCCByToggle_1/inputArea_target_buffercc/buffers_0_s0/CLK</td>
</tr>
<tr>
<td>4.179</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>jtagBridge_1/flowCCByToggle_1/inputArea_target_buffercc/buffers_0_s0</td>
</tr>
<tr>
<td>4.180</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C125[0][A]</td>
<td>jtagBridge_1/flowCCByToggle_1/inputArea_target_buffercc/buffers_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.535</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 25.889%; route: 1.934, 74.111%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.329, 65.099%; tC2Q: 0.176, 34.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 16.300%; route: 3.469, 83.700%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.102</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.162</td>
</tr>
<tr>
<td class="label">From</td>
<td>jtagBridge_1/flowCCByToggle_1/inputArea_data_last_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>jtagBridge_1/flowCCByToggle_1/outputArea_flow_m2sPipe_payload_last_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_jtag_tck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_jtag_tck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>io_jtag_tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>84</td>
<td>IOB173[A]</td>
<td>io_jtag_tck_ibuf/O</td>
</tr>
<tr>
<td>2.615</td>
<td>1.940</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C126[0][A]</td>
<td>jtagBridge_1/flowCCByToggle_1/inputArea_data_last_s0/CLK</td>
</tr>
<tr>
<td>2.796</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R61C126[0][A]</td>
<td style=" font-weight:bold;">jtagBridge_1/flowCCByToggle_1/inputArea_data_last_s0/Q</td>
</tr>
<tr>
<td>3.102</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C125[1][B]</td>
<td style=" font-weight:bold;">jtagBridge_1/flowCCByToggle_1/outputArea_flow_m2sPipe_payload_last_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>4.151</td>
<td>3.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C125[1][B]</td>
<td>jtagBridge_1/flowCCByToggle_1/outputArea_flow_m2sPipe_payload_last_s0/CLK</td>
</tr>
<tr>
<td>4.186</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>jtagBridge_1/flowCCByToggle_1/outputArea_flow_m2sPipe_payload_last_s0</td>
</tr>
<tr>
<td>4.162</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C125[1][B]</td>
<td>jtagBridge_1/flowCCByToggle_1/outputArea_flow_m2sPipe_payload_last_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.535</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 25.827%; route: 1.940, 74.173%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.306, 62.982%; tC2Q: 0.180, 37.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 16.275%; route: 3.475, 83.725%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.799</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.180</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/ram_ram_0_2_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/_zz_ram_port1_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>4013</td>
<td>LEFTSIDE[4]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.361</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R54C95</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/ram_ram_0_2_s/CLK</td>
</tr>
<tr>
<td>3.381</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R54C95</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/rsp_fifo/ram_ram_0_2_s/DO[0]</td>
</tr>
<tr>
<td>3.381</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C95[0][A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/rsp_fifo/_zz_ram_port1_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>4.144</td>
<td>3.468</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C95[0][A]</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/_zz_ram_port1_8_s0/CLK</td>
</tr>
<tr>
<td>4.179</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/_zz_ram_port1_8_s0</td>
</tr>
<tr>
<td>4.180</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C95[0][A]</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/_zz_ram_port1_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.783</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.276, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 16.301%; route: 3.468, 83.699%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.799</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.180</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/ram_ram_0_2_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/_zz_ram_port1_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>4013</td>
<td>LEFTSIDE[4]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.361</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R54C95</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/ram_ram_0_2_s/CLK</td>
</tr>
<tr>
<td>3.381</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R54C95</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/rsp_fifo/ram_ram_0_2_s/DO[1]</td>
</tr>
<tr>
<td>3.381</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C95[0][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/rsp_fifo/_zz_ram_port1_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>4.144</td>
<td>3.468</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C95[0][B]</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/_zz_ram_port1_9_s0/CLK</td>
</tr>
<tr>
<td>4.179</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/_zz_ram_port1_9_s0</td>
</tr>
<tr>
<td>4.180</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C95[0][B]</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/_zz_ram_port1_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.783</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.276, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 16.301%; route: 3.468, 83.699%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.799</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.180</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/ram_ram_0_2_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/_zz_ram_port1_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>4013</td>
<td>LEFTSIDE[4]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.361</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R54C95</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/ram_ram_0_2_s/CLK</td>
</tr>
<tr>
<td>3.381</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R54C95</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/rsp_fifo/ram_ram_0_2_s/DO[2]</td>
</tr>
<tr>
<td>3.381</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C95[1][A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/rsp_fifo/_zz_ram_port1_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>4.144</td>
<td>3.468</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C95[1][A]</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/_zz_ram_port1_10_s0/CLK</td>
</tr>
<tr>
<td>4.179</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/_zz_ram_port1_10_s0</td>
</tr>
<tr>
<td>4.180</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C95[1][A]</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/_zz_ram_port1_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.783</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.276, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 16.301%; route: 3.468, 83.699%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.799</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.180</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/ram_ram_0_2_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/_zz_ram_port1_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>4013</td>
<td>LEFTSIDE[4]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.361</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R54C95</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/ram_ram_0_2_s/CLK</td>
</tr>
<tr>
<td>3.381</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R54C95</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/rsp_fifo/ram_ram_0_2_s/DO[3]</td>
</tr>
<tr>
<td>3.381</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C95[1][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/rsp_fifo/_zz_ram_port1_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>4.144</td>
<td>3.468</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C95[1][B]</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/_zz_ram_port1_11_s0/CLK</td>
</tr>
<tr>
<td>4.179</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/_zz_ram_port1_11_s0</td>
</tr>
<tr>
<td>4.180</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C95[1][B]</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/_zz_ram_port1_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.783</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.276, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 16.301%; route: 3.468, 83.699%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.847</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.353</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.507</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>8.014</td>
<td>7.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C49[1][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>8.381</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R53C49[1][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>14.353</td>
<td>5.972</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB106[B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB114[A]</td>
<td>mem_clk_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>IOB114[A]</td>
<td>mem_clk_clk_ibuf/O</td>
</tr>
<tr>
<td>5.693</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB106[B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>5.658</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].u_cmd_gen</td>
</tr>
<tr>
<td>5.507</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB106[B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-7.321</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 8.517%; route: 7.331, 91.483%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.972, 94.203%; tC2Q: 0.368, 5.797%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 99.278%; route: 0.005, 0.722%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.879</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.560</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.681</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>8.014</td>
<td>7.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C49[1][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>8.381</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R53C49[1][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>14.560</td>
<td>6.179</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R73C0</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB114[A]</td>
<td>mem_clk_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>IOB114[A]</td>
<td>mem_clk_clk_ibuf/O</td>
</tr>
<tr>
<td>8.203</td>
<td>2.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R73C0</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>8.168</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>7.681</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R73C0</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.810</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 8.517%; route: 7.331, 91.483%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.179, 94.386%; tC2Q: 0.368, 5.614%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 21.461%; route: 2.516, 78.539%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.600</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.281</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.681</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>8.014</td>
<td>7.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C49[1][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>8.381</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R53C49[1][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>14.281</td>
<td>5.900</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R100C0</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB114[A]</td>
<td>mem_clk_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>IOB114[A]</td>
<td>mem_clk_clk_ibuf/O</td>
</tr>
<tr>
<td>8.203</td>
<td>2.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R100C0</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>8.168</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>7.681</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R100C0</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.810</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 8.517%; route: 7.331, 91.483%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.900, 94.136%; tC2Q: 0.368, 5.864%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 21.461%; route: 2.516, 78.539%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.569</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.586</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.017</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>8.014</td>
<td>7.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C49[1][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>8.381</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R53C49[1][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>14.586</td>
<td>6.205</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL29[A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB114[A]</td>
<td>mem_clk_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>IOB114[A]</td>
<td>mem_clk_clk_ibuf/O</td>
</tr>
<tr>
<td>8.203</td>
<td>2.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL29[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>8.168</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
<tr>
<td>8.017</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL29[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.810</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 8.517%; route: 7.331, 91.483%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.205, 94.408%; tC2Q: 0.368, 5.592%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 21.461%; route: 2.516, 78.539%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.559</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.577</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.017</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>8.014</td>
<td>7.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C49[1][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>8.381</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R53C49[1][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>14.577</td>
<td>6.195</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL47[A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB114[A]</td>
<td>mem_clk_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>IOB114[A]</td>
<td>mem_clk_clk_ibuf/O</td>
</tr>
<tr>
<td>8.203</td>
<td>2.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL47[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>8.168</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td>8.017</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL47[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.810</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 8.517%; route: 7.331, 91.483%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.195, 94.400%; tC2Q: 0.368, 5.600%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 21.461%; route: 2.516, 78.539%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.308</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.326</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.017</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>8.014</td>
<td>7.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C49[1][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>8.381</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R53C49[1][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>14.326</td>
<td>5.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB114[A]</td>
<td>mem_clk_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>IOB114[A]</td>
<td>mem_clk_clk_ibuf/O</td>
</tr>
<tr>
<td>8.203</td>
<td>2.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL20[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>8.168</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td>8.017</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.810</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 8.517%; route: 7.331, 91.483%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.944, 94.178%; tC2Q: 0.368, 5.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 21.461%; route: 2.516, 78.539%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.308</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.326</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.017</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>8.014</td>
<td>7.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C49[1][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>8.381</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R53C49[1][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>14.326</td>
<td>5.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL22[A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB114[A]</td>
<td>mem_clk_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>IOB114[A]</td>
<td>mem_clk_clk_ibuf/O</td>
</tr>
<tr>
<td>8.203</td>
<td>2.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL22[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>8.168</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
<tr>
<td>8.017</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL22[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.810</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 8.517%; route: 7.331, 91.483%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.944, 94.178%; tC2Q: 0.368, 5.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 21.461%; route: 2.516, 78.539%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.308</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.326</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.017</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>8.014</td>
<td>7.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C49[1][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>8.381</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R53C49[1][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>14.326</td>
<td>5.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL38[A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB114[A]</td>
<td>mem_clk_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>IOB114[A]</td>
<td>mem_clk_clk_ibuf/O</td>
</tr>
<tr>
<td>8.203</td>
<td>2.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL38[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>8.168</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
<tr>
<td>8.017</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL38[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.810</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 8.517%; route: 7.331, 91.483%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.944, 94.178%; tC2Q: 0.368, 5.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 21.461%; route: 2.516, 78.539%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.308</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.326</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.017</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>8.014</td>
<td>7.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C49[1][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>8.381</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R53C49[1][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>14.326</td>
<td>5.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL40[A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB114[A]</td>
<td>mem_clk_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>IOB114[A]</td>
<td>mem_clk_clk_ibuf/O</td>
</tr>
<tr>
<td>8.203</td>
<td>2.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL40[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>8.168</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen</td>
</tr>
<tr>
<td>8.017</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL40[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.810</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 8.517%; route: 7.331, 91.483%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.944, 94.178%; tC2Q: 0.368, 5.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 21.461%; route: 2.516, 78.539%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.856</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.353</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.497</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>8.014</td>
<td>7.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C49[1][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>8.381</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R53C49[1][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>14.353</td>
<td>5.972</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB106[B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>mem_clk_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOB114[A]</td>
<td>mem_clk_clk_ibuf/O</td>
</tr>
<tr>
<td>10.685</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB106[B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>10.650</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].u_cmd_gen</td>
</tr>
<tr>
<td>10.497</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB106[B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-7.329</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 8.517%; route: 7.331, 91.483%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.972, 94.203%; tC2Q: 0.368, 5.797%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 99.635%; route: 0.003, 0.365%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.457</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.560</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.103</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>8.014</td>
<td>7.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C49[1][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>8.381</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R53C49[1][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>14.560</td>
<td>6.179</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R73C0</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>mem_clk_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOB114[A]</td>
<td>mem_clk_clk_ibuf/O</td>
</tr>
<tr>
<td>13.627</td>
<td>2.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R73C0</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>13.592</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>13.103</td>
<td>-0.489</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R73C0</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.387</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 8.517%; route: 7.331, 91.483%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.179, 94.386%; tC2Q: 0.368, 5.614%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 18.816%; route: 2.945, 81.184%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.178</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.281</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.103</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>8.014</td>
<td>7.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C49[1][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>8.381</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R53C49[1][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>14.281</td>
<td>5.900</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R100C0</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>mem_clk_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOB114[A]</td>
<td>mem_clk_clk_ibuf/O</td>
</tr>
<tr>
<td>13.627</td>
<td>2.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R100C0</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>13.592</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>13.103</td>
<td>-0.489</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R100C0</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.387</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 8.517%; route: 7.331, 91.483%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.900, 94.136%; tC2Q: 0.368, 5.864%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 18.816%; route: 2.945, 81.184%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.147</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.586</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.439</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>8.014</td>
<td>7.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C49[1][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>8.381</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R53C49[1][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>14.586</td>
<td>6.205</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL29[A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>mem_clk_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOB114[A]</td>
<td>mem_clk_clk_ibuf/O</td>
</tr>
<tr>
<td>13.627</td>
<td>2.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>13.592</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
<tr>
<td>13.439</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL29[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.387</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 8.517%; route: 7.331, 91.483%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.205, 94.408%; tC2Q: 0.368, 5.592%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 18.816%; route: 2.945, 81.184%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.137</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.577</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.439</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>8.014</td>
<td>7.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C49[1][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>8.381</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R53C49[1][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>14.577</td>
<td>6.195</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL47[A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>mem_clk_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOB114[A]</td>
<td>mem_clk_clk_ibuf/O</td>
</tr>
<tr>
<td>13.627</td>
<td>2.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL47[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>13.592</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td>13.439</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL47[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.387</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 8.517%; route: 7.331, 91.483%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.195, 94.400%; tC2Q: 0.368, 5.600%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 18.816%; route: 2.945, 81.184%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.886</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.326</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.439</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>8.014</td>
<td>7.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C49[1][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>8.381</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R53C49[1][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>14.326</td>
<td>5.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>mem_clk_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOB114[A]</td>
<td>mem_clk_clk_ibuf/O</td>
</tr>
<tr>
<td>13.627</td>
<td>2.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>13.592</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td>13.439</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.387</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 8.517%; route: 7.331, 91.483%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.944, 94.178%; tC2Q: 0.368, 5.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 18.816%; route: 2.945, 81.184%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.886</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.326</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.439</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>8.014</td>
<td>7.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C49[1][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>8.381</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R53C49[1][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>14.326</td>
<td>5.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL22[A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>mem_clk_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOB114[A]</td>
<td>mem_clk_clk_ibuf/O</td>
</tr>
<tr>
<td>13.627</td>
<td>2.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL22[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>13.592</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
<tr>
<td>13.439</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL22[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.387</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 8.517%; route: 7.331, 91.483%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.944, 94.178%; tC2Q: 0.368, 5.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 18.816%; route: 2.945, 81.184%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.886</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.326</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.439</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>8.014</td>
<td>7.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C49[1][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>8.381</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R53C49[1][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>14.326</td>
<td>5.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL38[A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>mem_clk_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOB114[A]</td>
<td>mem_clk_clk_ibuf/O</td>
</tr>
<tr>
<td>13.627</td>
<td>2.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL38[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>13.592</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
<tr>
<td>13.439</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL38[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.387</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 8.517%; route: 7.331, 91.483%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.944, 94.178%; tC2Q: 0.368, 5.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 18.816%; route: 2.945, 81.184%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.180</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.560</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.380</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>30.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>38.014</td>
<td>7.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C49[1][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>38.381</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R53C49[1][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>44.560</td>
<td>6.179</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R73C0</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>4013</td>
<td>LEFTSIDE[4]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>44.913</td>
<td>2.828</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R73C0</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>44.878</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>44.380</td>
<td>-0.498</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R73C0</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.101</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 8.517%; route: 7.331, 91.483%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.179, 94.386%; tC2Q: 0.368, 5.614%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.828, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.108</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.281</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>30.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>38.014</td>
<td>7.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C49[1][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>38.381</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R53C49[1][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>44.281</td>
<td>5.900</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R100C0</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>4013</td>
<td>LEFTSIDE[4]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>44.922</td>
<td>2.837</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R100C0</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>44.887</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>44.389</td>
<td>-0.498</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R100C0</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.092</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 8.517%; route: 7.331, 91.483%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.900, 94.136%; tC2Q: 0.368, 5.864%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.837, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.141</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.586</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>30.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>38.014</td>
<td>7.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C49[1][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>38.381</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R53C49[1][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>44.586</td>
<td>6.205</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL29[A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>4013</td>
<td>LEFTSIDE[4]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>44.915</td>
<td>2.830</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>44.880</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
<tr>
<td>44.727</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL29[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.099</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 8.517%; route: 7.331, 91.483%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.205, 94.408%; tC2Q: 0.368, 5.592%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.830, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.577</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>30.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>38.014</td>
<td>7.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C49[1][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>38.381</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R53C49[1][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>44.577</td>
<td>6.195</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL47[A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>4013</td>
<td>LEFTSIDE[4]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>44.915</td>
<td>2.830</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL47[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>44.880</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td>44.727</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL47[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.099</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 8.517%; route: 7.331, 91.483%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.195, 94.400%; tC2Q: 0.368, 5.600%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.830, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.422</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.353</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.776</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>30.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>38.014</td>
<td>7.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C49[1][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>38.381</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R53C49[1][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>44.353</td>
<td>5.972</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB106[B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>4013</td>
<td>LEFTSIDE[4]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>44.964</td>
<td>2.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB106[B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>44.929</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].u_cmd_gen</td>
</tr>
<tr>
<td>44.776</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB106[B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.050</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 8.517%; route: 7.331, 91.483%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.972, 94.203%; tC2Q: 0.368, 5.797%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.879, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.437</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.326</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.763</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>30.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>38.014</td>
<td>7.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C49[1][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>38.381</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R53C49[1][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>44.326</td>
<td>5.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL22[A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>4013</td>
<td>LEFTSIDE[4]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>44.951</td>
<td>2.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL22[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>44.916</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
<tr>
<td>44.763</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL22[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.063</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 8.517%; route: 7.331, 91.483%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.944, 94.178%; tC2Q: 0.368, 5.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.866, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.326</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.768</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>30.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>38.014</td>
<td>7.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C49[1][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>38.381</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R53C49[1][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>44.326</td>
<td>5.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>4013</td>
<td>LEFTSIDE[4]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>44.956</td>
<td>2.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>44.921</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td>44.768</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 8.517%; route: 7.331, 91.483%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.944, 94.178%; tC2Q: 0.368, 5.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.871, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.326</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.768</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>30.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>38.014</td>
<td>7.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C49[1][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>38.381</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R53C49[1][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>44.326</td>
<td>5.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL38[A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>4013</td>
<td>LEFTSIDE[4]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>44.956</td>
<td>2.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL38[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>44.921</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
<tr>
<td>44.768</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL38[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 8.517%; route: 7.331, 91.483%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.944, 94.178%; tC2Q: 0.368, 5.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.871, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.514</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.888</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_0_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.558</td>
<td>0.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C135[0][B]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>1.738</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R62C135[0][B]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0/Q</td>
</tr>
<tr>
<td>1.888</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C136[2][A]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_0_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.563</td>
<td>0.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C136[2][A]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_0_9_s0/CLK</td>
</tr>
<tr>
<td>1.374</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C136[2][A]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_0_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.357%; route: 0.882, 56.643%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.150, 45.455%; tC2Q: 0.180, 54.545%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.218%; route: 0.887, 56.782%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.514</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.888</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_1_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.558</td>
<td>0.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C135[0][B]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>1.738</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R62C135[0][B]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0/Q</td>
</tr>
<tr>
<td>1.888</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C136[0][A]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_1_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.563</td>
<td>0.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C136[0][A]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_1_8_s0/CLK</td>
</tr>
<tr>
<td>1.374</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C136[0][A]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_1_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.357%; route: 0.882, 56.643%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.150, 45.455%; tC2Q: 0.180, 54.545%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.218%; route: 0.887, 56.782%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.514</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.888</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_1_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.558</td>
<td>0.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C135[0][B]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>1.738</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R62C135[0][B]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0/Q</td>
</tr>
<tr>
<td>1.888</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C136[0][B]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_1_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.563</td>
<td>0.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C136[0][B]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_1_9_s0/CLK</td>
</tr>
<tr>
<td>1.374</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C136[0][B]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_1_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.357%; route: 0.882, 56.643%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.150, 45.455%; tC2Q: 0.180, 54.545%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.218%; route: 0.887, 56.782%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.514</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.888</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_0_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.558</td>
<td>0.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C135[0][B]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>1.738</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R62C135[0][B]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0/Q</td>
</tr>
<tr>
<td>1.888</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C136[3][A]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_0_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.563</td>
<td>0.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C136[3][A]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_0_8_s0/CLK</td>
</tr>
<tr>
<td>1.374</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C136[3][A]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_0_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.357%; route: 0.882, 56.643%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.150, 45.455%; tC2Q: 0.180, 54.545%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.218%; route: 0.887, 56.782%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.519</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.888</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.558</td>
<td>0.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C135[0][B]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>1.738</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R62C135[0][B]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0/Q</td>
</tr>
<tr>
<td>1.888</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C137[1][A]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.558</td>
<td>0.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C137[1][A]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_0_s0/CLK</td>
</tr>
<tr>
<td>1.369</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C137[1][A]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.357%; route: 0.882, 56.643%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.150, 45.455%; tC2Q: 0.180, 54.545%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.357%; route: 0.882, 56.643%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.519</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.888</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.558</td>
<td>0.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C135[0][B]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>1.738</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R62C135[0][B]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0/Q</td>
</tr>
<tr>
<td>1.888</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C137[0][B]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.558</td>
<td>0.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C137[0][B]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_1_s0/CLK</td>
</tr>
<tr>
<td>1.369</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C137[0][B]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.357%; route: 0.882, 56.643%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.150, 45.455%; tC2Q: 0.180, 54.545%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.357%; route: 0.882, 56.643%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.519</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.888</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.558</td>
<td>0.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C135[0][B]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>1.738</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R62C135[0][B]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0/Q</td>
</tr>
<tr>
<td>1.888</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C137[0][A]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.558</td>
<td>0.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C137[0][A]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_2_s0/CLK</td>
</tr>
<tr>
<td>1.369</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C137[0][A]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.357%; route: 0.882, 56.643%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.150, 45.455%; tC2Q: 0.180, 54.545%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.357%; route: 0.882, 56.643%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.777</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/bufferCC_20/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/popCC_addressGen_rValid_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>4013</td>
<td>LEFTSIDE[4]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.357</td>
<td>1.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C87[0][A]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/bufferCC_20/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>3.537</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R51C87[0][A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/cmd_fifo/bufferCC_20/buffers_1_s0/Q</td>
</tr>
<tr>
<td>3.777</td>
<td>0.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C85[0][A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/cmd_fifo/popCC_addressGen_rValid_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>4013</td>
<td>LEFTSIDE[4]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.367</td>
<td>1.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C85[0][A]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/popCC_addressGen_rValid_s0/CLK</td>
</tr>
<tr>
<td>3.179</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C85[0][A]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/popCC_addressGen_rValid_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.273, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.240, 57.143%; tC2Q: 0.180, 42.857%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.283, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.964</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.363</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_addressGen_rValid_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.558</td>
<td>0.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C135[0][B]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>1.738</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R62C135[0][B]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0/Q</td>
</tr>
<tr>
<td>1.964</td>
<td>0.226</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C135[3][A]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/popCC_addressGen_rValid_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.552</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C135[3][A]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_addressGen_rValid_s0/CLK</td>
</tr>
<tr>
<td>1.363</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C135[3][A]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_addressGen_rValid_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.357%; route: 0.882, 56.643%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.226, 55.692%; tC2Q: 0.180, 44.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.531%; route: 0.876, 56.469%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.615</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.590</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.975</td>
</tr>
<tr>
<td class="label">From</td>
<td>resetCtrl_axiReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_core_cpu/memory_DivPlugin_div_counter_value_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>4.158</td>
<td>3.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C106[2][A]</td>
<td>resetCtrl_axiReset_s0/CLK</td>
</tr>
<tr>
<td>4.338</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>718</td>
<td>R60C106[2][A]</td>
<td style=" font-weight:bold;">resetCtrl_axiReset_s0/Q</td>
</tr>
<tr>
<td>4.590</td>
<td>0.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C106[1][B]</td>
<td style=" font-weight:bold;">axi_core_cpu/memory_DivPlugin_div_counter_value_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>4.164</td>
<td>3.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C106[1][B]</td>
<td>axi_core_cpu/memory_DivPlugin_div_counter_value_5_s0/CLK</td>
</tr>
<tr>
<td>3.975</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C106[1][B]</td>
<td>axi_core_cpu/memory_DivPlugin_div_counter_value_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 16.247%; route: 3.482, 83.753%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.252, 58.382%; tC2Q: 0.180, 41.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 16.221%; route: 3.489, 83.779%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.593</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>resetCtrl_axiReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_gpioACtrl/io_gpio_writeEnable_driver_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>4.158</td>
<td>3.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C106[2][A]</td>
<td>resetCtrl_axiReset_s0/CLK</td>
</tr>
<tr>
<td>4.338</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>718</td>
<td>R60C106[2][A]</td>
<td style=" font-weight:bold;">resetCtrl_axiReset_s0/Q</td>
</tr>
<tr>
<td>4.593</td>
<td>0.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C104[3][A]</td>
<td style=" font-weight:bold;">axi_gpioACtrl/io_gpio_writeEnable_driver_25_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>4.158</td>
<td>3.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C104[3][A]</td>
<td>axi_gpioACtrl/io_gpio_writeEnable_driver_25_s0/CLK</td>
</tr>
<tr>
<td>3.969</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C104[3][A]</td>
<td>axi_gpioACtrl/io_gpio_writeEnable_driver_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 16.247%; route: 3.482, 83.753%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.255, 58.621%; tC2Q: 0.180, 41.379%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 16.247%; route: 3.482, 83.753%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.593</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.968</td>
</tr>
<tr>
<td class="label">From</td>
<td>resetCtrl_axiReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_gpioACtrl/io_gpio_writeEnable_driver_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>4.158</td>
<td>3.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C106[2][A]</td>
<td>resetCtrl_axiReset_s0/CLK</td>
</tr>
<tr>
<td>4.338</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>718</td>
<td>R60C106[2][A]</td>
<td style=" font-weight:bold;">resetCtrl_axiReset_s0/Q</td>
</tr>
<tr>
<td>4.593</td>
<td>0.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[0][A]</td>
<td style=" font-weight:bold;">axi_gpioACtrl/io_gpio_writeEnable_driver_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>4.157</td>
<td>3.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[0][A]</td>
<td>axi_gpioACtrl/io_gpio_writeEnable_driver_14_s0/CLK</td>
</tr>
<tr>
<td>3.968</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R58C105[0][A]</td>
<td>axi_gpioACtrl/io_gpio_writeEnable_driver_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 16.247%; route: 3.482, 83.753%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.255, 58.621%; tC2Q: 0.180, 41.379%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 16.249%; route: 3.482, 83.751%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.593</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.968</td>
</tr>
<tr>
<td class="label">From</td>
<td>resetCtrl_axiReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_gpioACtrl/io_gpio_writeEnable_driver_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>4.158</td>
<td>3.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C106[2][A]</td>
<td>resetCtrl_axiReset_s0/CLK</td>
</tr>
<tr>
<td>4.338</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>718</td>
<td>R60C106[2][A]</td>
<td style=" font-weight:bold;">resetCtrl_axiReset_s0/Q</td>
</tr>
<tr>
<td>4.593</td>
<td>0.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[0][B]</td>
<td style=" font-weight:bold;">axi_gpioACtrl/io_gpio_writeEnable_driver_19_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>4.157</td>
<td>3.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[0][B]</td>
<td>axi_gpioACtrl/io_gpio_writeEnable_driver_19_s0/CLK</td>
</tr>
<tr>
<td>3.968</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R58C105[0][B]</td>
<td>axi_gpioACtrl/io_gpio_writeEnable_driver_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 16.247%; route: 3.482, 83.753%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.255, 58.621%; tC2Q: 0.180, 41.379%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 16.249%; route: 3.482, 83.751%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.593</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.968</td>
</tr>
<tr>
<td class="label">From</td>
<td>resetCtrl_axiReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_gpioACtrl/io_gpio_writeEnable_driver_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>4.158</td>
<td>3.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C106[2][A]</td>
<td>resetCtrl_axiReset_s0/CLK</td>
</tr>
<tr>
<td>4.338</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>718</td>
<td>R60C106[2][A]</td>
<td style=" font-weight:bold;">resetCtrl_axiReset_s0/Q</td>
</tr>
<tr>
<td>4.593</td>
<td>0.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[1][A]</td>
<td style=" font-weight:bold;">axi_gpioACtrl/io_gpio_writeEnable_driver_21_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>4.157</td>
<td>3.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[1][A]</td>
<td>axi_gpioACtrl/io_gpio_writeEnable_driver_21_s0/CLK</td>
</tr>
<tr>
<td>3.968</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R58C105[1][A]</td>
<td>axi_gpioACtrl/io_gpio_writeEnable_driver_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 16.247%; route: 3.482, 83.753%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.255, 58.621%; tC2Q: 0.180, 41.379%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 16.249%; route: 3.482, 83.751%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.593</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.968</td>
</tr>
<tr>
<td class="label">From</td>
<td>resetCtrl_axiReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_gpioACtrl/io_gpio_writeEnable_driver_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>4.158</td>
<td>3.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C106[2][A]</td>
<td>resetCtrl_axiReset_s0/CLK</td>
</tr>
<tr>
<td>4.338</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>718</td>
<td>R60C106[2][A]</td>
<td style=" font-weight:bold;">resetCtrl_axiReset_s0/Q</td>
</tr>
<tr>
<td>4.593</td>
<td>0.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[1][B]</td>
<td style=" font-weight:bold;">axi_gpioACtrl/io_gpio_writeEnable_driver_22_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>4.157</td>
<td>3.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[1][B]</td>
<td>axi_gpioACtrl/io_gpio_writeEnable_driver_22_s0/CLK</td>
</tr>
<tr>
<td>3.968</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R58C105[1][B]</td>
<td>axi_gpioACtrl/io_gpio_writeEnable_driver_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 16.247%; route: 3.482, 83.753%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.255, 58.621%; tC2Q: 0.180, 41.379%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 16.249%; route: 3.482, 83.751%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.593</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.968</td>
</tr>
<tr>
<td class="label">From</td>
<td>resetCtrl_axiReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_gpioACtrl/io_gpio_writeEnable_driver_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>4.158</td>
<td>3.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C106[2][A]</td>
<td>resetCtrl_axiReset_s0/CLK</td>
</tr>
<tr>
<td>4.338</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>718</td>
<td>R60C106[2][A]</td>
<td style=" font-weight:bold;">resetCtrl_axiReset_s0/Q</td>
</tr>
<tr>
<td>4.593</td>
<td>0.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[2][A]</td>
<td style=" font-weight:bold;">axi_gpioACtrl/io_gpio_writeEnable_driver_23_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>4.157</td>
<td>3.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[2][A]</td>
<td>axi_gpioACtrl/io_gpio_writeEnable_driver_23_s0/CLK</td>
</tr>
<tr>
<td>3.968</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R58C105[2][A]</td>
<td>axi_gpioACtrl/io_gpio_writeEnable_driver_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 16.247%; route: 3.482, 83.753%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.255, 58.621%; tC2Q: 0.180, 41.379%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 16.249%; route: 3.482, 83.751%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.593</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.968</td>
</tr>
<tr>
<td class="label">From</td>
<td>resetCtrl_axiReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_gpioACtrl/io_gpio_writeEnable_driver_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>4.158</td>
<td>3.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C106[2][A]</td>
<td>resetCtrl_axiReset_s0/CLK</td>
</tr>
<tr>
<td>4.338</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>718</td>
<td>R60C106[2][A]</td>
<td style=" font-weight:bold;">resetCtrl_axiReset_s0/Q</td>
</tr>
<tr>
<td>4.593</td>
<td>0.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[2][B]</td>
<td style=" font-weight:bold;">axi_gpioACtrl/io_gpio_writeEnable_driver_26_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>4.157</td>
<td>3.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[2][B]</td>
<td>axi_gpioACtrl/io_gpio_writeEnable_driver_26_s0/CLK</td>
</tr>
<tr>
<td>3.968</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R58C105[2][B]</td>
<td>axi_gpioACtrl/io_gpio_writeEnable_driver_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 16.247%; route: 3.482, 83.753%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.255, 58.621%; tC2Q: 0.180, 41.379%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 16.249%; route: 3.482, 83.751%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.593</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.968</td>
</tr>
<tr>
<td class="label">From</td>
<td>resetCtrl_axiReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_gpioACtrl/io_gpio_writeEnable_driver_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>4.158</td>
<td>3.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C106[2][A]</td>
<td>resetCtrl_axiReset_s0/CLK</td>
</tr>
<tr>
<td>4.338</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>718</td>
<td>R60C106[2][A]</td>
<td style=" font-weight:bold;">resetCtrl_axiReset_s0/Q</td>
</tr>
<tr>
<td>4.593</td>
<td>0.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[3][A]</td>
<td style=" font-weight:bold;">axi_gpioACtrl/io_gpio_writeEnable_driver_27_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>4.157</td>
<td>3.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[3][A]</td>
<td>axi_gpioACtrl/io_gpio_writeEnable_driver_27_s0/CLK</td>
</tr>
<tr>
<td>3.968</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R58C105[3][A]</td>
<td>axi_gpioACtrl/io_gpio_writeEnable_driver_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 16.247%; route: 3.482, 83.753%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.255, 58.621%; tC2Q: 0.180, 41.379%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 16.249%; route: 3.482, 83.751%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.629</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.593</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.964</td>
</tr>
<tr>
<td class="label">From</td>
<td>resetCtrl_axiReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_gpioACtrl/io_gpio_writeEnable_driver_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>4.158</td>
<td>3.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C106[2][A]</td>
<td>resetCtrl_axiReset_s0/CLK</td>
</tr>
<tr>
<td>4.338</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>718</td>
<td>R60C106[2][A]</td>
<td style=" font-weight:bold;">resetCtrl_axiReset_s0/Q</td>
</tr>
<tr>
<td>4.593</td>
<td>0.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C105[0][A]</td>
<td style=" font-weight:bold;">axi_gpioACtrl/io_gpio_writeEnable_driver_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>4.153</td>
<td>3.477</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C105[0][A]</td>
<td>axi_gpioACtrl/io_gpio_writeEnable_driver_0_s0/CLK</td>
</tr>
<tr>
<td>3.964</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C105[0][A]</td>
<td>axi_gpioACtrl/io_gpio_writeEnable_driver_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 16.247%; route: 3.482, 83.753%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.255, 58.621%; tC2Q: 0.180, 41.379%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 16.267%; route: 3.477, 83.733%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.629</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.593</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.964</td>
</tr>
<tr>
<td class="label">From</td>
<td>resetCtrl_axiReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_gpioACtrl/io_gpio_writeEnable_driver_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>4.158</td>
<td>3.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C106[2][A]</td>
<td>resetCtrl_axiReset_s0/CLK</td>
</tr>
<tr>
<td>4.338</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>718</td>
<td>R60C106[2][A]</td>
<td style=" font-weight:bold;">resetCtrl_axiReset_s0/Q</td>
</tr>
<tr>
<td>4.593</td>
<td>0.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C105[0][B]</td>
<td style=" font-weight:bold;">axi_gpioACtrl/io_gpio_writeEnable_driver_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>4.153</td>
<td>3.477</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C105[0][B]</td>
<td>axi_gpioACtrl/io_gpio_writeEnable_driver_1_s0/CLK</td>
</tr>
<tr>
<td>3.964</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C105[0][B]</td>
<td>axi_gpioACtrl/io_gpio_writeEnable_driver_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 16.247%; route: 3.482, 83.753%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.255, 58.621%; tC2Q: 0.180, 41.379%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 16.267%; route: 3.477, 83.733%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.629</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.593</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.964</td>
</tr>
<tr>
<td class="label">From</td>
<td>resetCtrl_axiReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_gpioACtrl/io_gpio_writeEnable_driver_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>4.158</td>
<td>3.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C106[2][A]</td>
<td>resetCtrl_axiReset_s0/CLK</td>
</tr>
<tr>
<td>4.338</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>718</td>
<td>R60C106[2][A]</td>
<td style=" font-weight:bold;">resetCtrl_axiReset_s0/Q</td>
</tr>
<tr>
<td>4.593</td>
<td>0.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C105[2][B]</td>
<td style=" font-weight:bold;">axi_gpioACtrl/io_gpio_writeEnable_driver_20_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>4.153</td>
<td>3.477</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C105[2][B]</td>
<td>axi_gpioACtrl/io_gpio_writeEnable_driver_20_s0/CLK</td>
</tr>
<tr>
<td>3.964</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C105[2][B]</td>
<td>axi_gpioACtrl/io_gpio_writeEnable_driver_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 16.247%; route: 3.482, 83.753%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.255, 58.621%; tC2Q: 0.180, 41.379%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 16.267%; route: 3.477, 83.733%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.629</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.593</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.964</td>
</tr>
<tr>
<td class="label">From</td>
<td>resetCtrl_axiReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_gpioACtrl/io_gpio_writeEnable_driver_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>4.158</td>
<td>3.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C106[2][A]</td>
<td>resetCtrl_axiReset_s0/CLK</td>
</tr>
<tr>
<td>4.338</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>718</td>
<td>R60C106[2][A]</td>
<td style=" font-weight:bold;">resetCtrl_axiReset_s0/Q</td>
</tr>
<tr>
<td>4.593</td>
<td>0.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C105[1][A]</td>
<td style=" font-weight:bold;">axi_gpioACtrl/io_gpio_writeEnable_driver_28_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>4.153</td>
<td>3.477</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C105[1][A]</td>
<td>axi_gpioACtrl/io_gpio_writeEnable_driver_28_s0/CLK</td>
</tr>
<tr>
<td>3.964</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C105[1][A]</td>
<td>axi_gpioACtrl/io_gpio_writeEnable_driver_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 16.247%; route: 3.482, 83.753%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.255, 58.621%; tC2Q: 0.180, 41.379%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 16.267%; route: 3.477, 83.733%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.629</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.593</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.964</td>
</tr>
<tr>
<td class="label">From</td>
<td>resetCtrl_axiReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_gpioACtrl/io_gpio_writeEnable_driver_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>4.158</td>
<td>3.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C106[2][A]</td>
<td>resetCtrl_axiReset_s0/CLK</td>
</tr>
<tr>
<td>4.338</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>718</td>
<td>R60C106[2][A]</td>
<td style=" font-weight:bold;">resetCtrl_axiReset_s0/Q</td>
</tr>
<tr>
<td>4.593</td>
<td>0.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C105[1][B]</td>
<td style=" font-weight:bold;">axi_gpioACtrl/io_gpio_writeEnable_driver_29_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>4.153</td>
<td>3.477</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C105[1][B]</td>
<td>axi_gpioACtrl/io_gpio_writeEnable_driver_29_s0/CLK</td>
</tr>
<tr>
<td>3.964</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C105[1][B]</td>
<td>axi_gpioACtrl/io_gpio_writeEnable_driver_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 16.247%; route: 3.482, 83.753%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.255, 58.621%; tC2Q: 0.180, 41.379%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 16.267%; route: 3.477, 83.733%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.629</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.593</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.964</td>
</tr>
<tr>
<td class="label">From</td>
<td>resetCtrl_axiReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_gpioACtrl/io_gpio_writeEnable_driver_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>4.158</td>
<td>3.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C106[2][A]</td>
<td>resetCtrl_axiReset_s0/CLK</td>
</tr>
<tr>
<td>4.338</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>718</td>
<td>R60C106[2][A]</td>
<td style=" font-weight:bold;">resetCtrl_axiReset_s0/Q</td>
</tr>
<tr>
<td>4.593</td>
<td>0.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C105[2][A]</td>
<td style=" font-weight:bold;">axi_gpioACtrl/io_gpio_writeEnable_driver_30_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>4.153</td>
<td>3.477</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C105[2][A]</td>
<td>axi_gpioACtrl/io_gpio_writeEnable_driver_30_s0/CLK</td>
</tr>
<tr>
<td>3.964</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C105[2][A]</td>
<td>axi_gpioACtrl/io_gpio_writeEnable_driver_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 16.247%; route: 3.482, 83.753%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.255, 58.621%; tC2Q: 0.180, 41.379%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 16.267%; route: 3.477, 83.733%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.646</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.364</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.558</td>
<td>0.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C135[0][B]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>1.738</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R62C135[0][B]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0/Q</td>
</tr>
<tr>
<td>2.010</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C138[1][A]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.553</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C138[1][A]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_7_s0/CLK</td>
</tr>
<tr>
<td>1.364</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C138[1][A]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.357%; route: 0.882, 56.643%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 60.221%; tC2Q: 0.180, 39.779%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.496%; route: 0.877, 56.504%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.577</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>io_axiClk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>axi_ram/ram_symbol3_ram_symbol3_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>12.566</td>
<td>6.878</td>
<td>tNET</td>
<td>FF</td>
<td>axi_ram/ram_symbol3_ram_symbol3_0_0_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>14.143</td>
<td>3.468</td>
<td>tNET</td>
<td>RR</td>
<td>axi_ram/ram_symbol3_ram_symbol3_0_0_s/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.581</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.581</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>io_axiClk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>axi_ram/ram_symbol2_ram_symbol2_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>12.557</td>
<td>6.869</td>
<td>tNET</td>
<td>FF</td>
<td>axi_ram/ram_symbol2_ram_symbol2_0_0_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>14.138</td>
<td>3.463</td>
<td>tNET</td>
<td>RR</td>
<td>axi_ram/ram_symbol2_ram_symbol2_0_0_s/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.586</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.586</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>io_axiClk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>axi_ram/ram_symbol1_ram_symbol1_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>12.547</td>
<td>6.860</td>
<td>tNET</td>
<td>FF</td>
<td>axi_ram/ram_symbol1_ram_symbol1_0_0_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>14.133</td>
<td>3.457</td>
<td>tNET</td>
<td>RR</td>
<td>axi_ram/ram_symbol1_ram_symbol1_0_0_s/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.621</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.621</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>io_axiClk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>axi_core_cpu/RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>12.521</td>
<td>6.833</td>
<td>tNET</td>
<td>FF</td>
<td>axi_core_cpu/RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s0/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>14.142</td>
<td>3.466</td>
<td>tNET</td>
<td>RR</td>
<td>axi_core_cpu/RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s0/CLKA</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.621</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.621</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>io_axiClk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/banks_0_banks_0_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>12.521</td>
<td>6.833</td>
<td>tNET</td>
<td>FF</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/banks_0_banks_0_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>14.142</td>
<td>3.466</td>
<td>tNET</td>
<td>RR</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/banks_0_banks_0_0_1_s/CLKB</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.621</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.621</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>io_axiClk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>axi_core_cpu/dataCache_1/ways_0_data_symbol1_ways_0_data_symbol1_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>12.521</td>
<td>6.833</td>
<td>tNET</td>
<td>FF</td>
<td>axi_core_cpu/dataCache_1/ways_0_data_symbol1_ways_0_data_symbol1_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>14.142</td>
<td>3.466</td>
<td>tNET</td>
<td>RR</td>
<td>axi_core_cpu/dataCache_1/ways_0_data_symbol1_ways_0_data_symbol1_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.621</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.621</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>io_axiClk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>axi_core_cpu/dataCache_1/ways_0_tags_ways_0_tags_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>12.521</td>
<td>6.833</td>
<td>tNET</td>
<td>FF</td>
<td>axi_core_cpu/dataCache_1/ways_0_tags_ways_0_tags_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>14.142</td>
<td>3.466</td>
<td>tNET</td>
<td>RR</td>
<td>axi_core_cpu/dataCache_1/ways_0_tags_ways_0_tags_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.624</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>io_axiClk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>axi_core_cpu/execute_MUL_LH_33_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>12.521</td>
<td>6.834</td>
<td>tNET</td>
<td>FF</td>
<td>axi_core_cpu/execute_MUL_LH_33_s0/CLK[0]</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>14.146</td>
<td>3.470</td>
<td>tNET</td>
<td>RR</td>
<td>axi_core_cpu/execute_MUL_LH_33_s0/CLK[0]</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.625</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.625</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>io_axiClk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>axi_core_cpu/dataCache_1/ways_0_data_symbol0_ways_0_data_symbol0_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>12.512</td>
<td>6.824</td>
<td>tNET</td>
<td>FF</td>
<td>axi_core_cpu/dataCache_1/ways_0_data_symbol0_ways_0_data_symbol0_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>14.137</td>
<td>3.461</td>
<td>tNET</td>
<td>RR</td>
<td>axi_core_cpu/dataCache_1/ways_0_data_symbol0_ways_0_data_symbol0_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.625</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.625</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>io_axiClk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>axi_core_cpu/dataCache_1/ways_0_data_symbol1_ways_0_data_symbol1_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>12.512</td>
<td>6.824</td>
<td>tNET</td>
<td>FF</td>
<td>axi_core_cpu/dataCache_1/ways_0_data_symbol1_ways_0_data_symbol1_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>14.137</td>
<td>3.461</td>
<td>tNET</td>
<td>RR</td>
<td>axi_core_cpu/dataCache_1/ways_0_data_symbol1_ways_0_data_symbol1_0_0_s/CLKA</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>4013</td>
<td>gowin_DDR3_clk_out</td>
<td>-4.343</td>
<td>2.990</td>
</tr>
<tr>
<td>3526</td>
<td>io_axiClk_d</td>
<td>-8.847</td>
<td>7.384</td>
</tr>
<tr>
<td>3089</td>
<td>gowin_DDR3_ddr_rst</td>
<td>-8.847</td>
<td>6.906</td>
</tr>
<tr>
<td>718</td>
<td>resetCtrl_axiReset</td>
<td>-2.368</td>
<td>11.824</td>
</tr>
<tr>
<td>295</td>
<td>n16597_6</td>
<td>-6.779</td>
<td>4.613</td>
</tr>
<tr>
<td>194</td>
<td>ddr_init_internal_rr</td>
<td>34.167</td>
<td>4.783</td>
</tr>
<tr>
<td>194</td>
<td>eye_calib_start_rr</td>
<td>35.380</td>
<td>3.579</td>
</tr>
<tr>
<td>179</td>
<td>eye_calib_start_rr[0]</td>
<td>35.391</td>
<td>3.473</td>
</tr>
<tr>
<td>179</td>
<td>toplevel_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_rValidN</td>
<td>-5.889</td>
<td>6.664</td>
</tr>
<tr>
<td>172</td>
<td>controller_cmd_fifo_io_pop_fire</td>
<td>34.154</td>
<td>3.094</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R44C125</td>
<td>77.78%</td>
</tr>
<tr>
<td>R50C122</td>
<td>76.39%</td>
</tr>
<tr>
<td>R50C120</td>
<td>75.00%</td>
</tr>
<tr>
<td>R62C101</td>
<td>75.00%</td>
</tr>
<tr>
<td>R47C125</td>
<td>73.61%</td>
</tr>
<tr>
<td>R49C126</td>
<td>73.61%</td>
</tr>
<tr>
<td>R50C123</td>
<td>73.61%</td>
</tr>
<tr>
<td>R47C126</td>
<td>73.61%</td>
</tr>
<tr>
<td>R68C73</td>
<td>73.61%</td>
</tr>
<tr>
<td>R50C135</td>
<td>72.22%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
