

================================================================
== Synthesis Summary Report of 'qubit_processor_fixed'
================================================================
+ General Information: 
    * Date:           Sun Aug 10 02:13:38 2025
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        qubit_state_visualizer
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------+------+------+---------+--------+----------+---------+------+----------+------+--------+-----------+----------+-----+
    |         Modules         | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |        |           |          |     |
    |         & Loops         | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP  |     FF    |    LUT   | URAM|
    +-------------------------+------+------+---------+--------+----------+---------+------+----------+------+--------+-----------+----------+-----+
    |+ qubit_processor_fixed  |     -|  0.11|        6|  18.000|         -|        1|     -|       yes|     -|  4 (1%)|  1220 (1%)|  808 (1%)|    -|
    +-------------------------+------+------+---------+--------+----------+---------+------+----------+------+--------+-----------+----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 7             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+---------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register            | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+---------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL                | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER                | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER              | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR              | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | operation           | 0x10   | 32    | W      | Data signal of operation         |                                                                      |
| s_axi_control | in_alpha_real       | 0x18   | 32    | W      | Data signal of in_alpha_real     |                                                                      |
| s_axi_control | in_alpha_imag       | 0x20   | 32    | W      | Data signal of in_alpha_imag     |                                                                      |
| s_axi_control | in_beta_real        | 0x28   | 32    | W      | Data signal of in_beta_real      |                                                                      |
| s_axi_control | in_beta_imag        | 0x30   | 32    | W      | Data signal of in_beta_imag      |                                                                      |
| s_axi_control | out_alpha_real      | 0x38   | 32    | R      | Data signal of out_alpha_real    |                                                                      |
| s_axi_control | out_alpha_real_ctrl | 0x3c   | 32    | R      | Control signal of out_alpha_real | 0=out_alpha_real_ap_vld                                              |
| s_axi_control | out_alpha_imag      | 0x48   | 32    | R      | Data signal of out_alpha_imag    |                                                                      |
| s_axi_control | out_alpha_imag_ctrl | 0x4c   | 32    | R      | Control signal of out_alpha_imag | 0=out_alpha_imag_ap_vld                                              |
| s_axi_control | out_beta_real       | 0x58   | 32    | R      | Data signal of out_beta_real     |                                                                      |
| s_axi_control | out_beta_real_ctrl  | 0x5c   | 32    | R      | Control signal of out_beta_real  | 0=out_beta_real_ap_vld                                               |
| s_axi_control | out_beta_imag       | 0x68   | 32    | R      | Data signal of out_beta_imag     |                                                                      |
| s_axi_control | out_beta_imag_ctrl  | 0x6c   | 32    | R      | Control signal of out_beta_imag  | 0=out_beta_imag_ap_vld                                               |
+---------------+---------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------------+-----------+--------------------------------------+
| Argument       | Direction | Datatype                             |
+----------------+-----------+--------------------------------------+
| operation      | in        | ap_uint<2>                           |
| in_alpha_real  | in        | ap_fixed<16, 3, AP_TRN, AP_WRAP, 0>  |
| in_alpha_imag  | in        | ap_fixed<16, 3, AP_TRN, AP_WRAP, 0>  |
| in_beta_real   | in        | ap_fixed<16, 3, AP_TRN, AP_WRAP, 0>  |
| in_beta_imag   | in        | ap_fixed<16, 3, AP_TRN, AP_WRAP, 0>  |
| out_alpha_real | out       | ap_fixed<16, 3, AP_TRN, AP_WRAP, 0>* |
| out_alpha_imag | out       | ap_fixed<16, 3, AP_TRN, AP_WRAP, 0>* |
| out_beta_real  | out       | ap_fixed<16, 3, AP_TRN, AP_WRAP, 0>* |
| out_beta_imag  | out       | ap_fixed<16, 3, AP_TRN, AP_WRAP, 0>* |
+----------------+-----------+--------------------------------------+

* SW-to-HW Mapping
+----------------+---------------+----------+-----------------------------------------------+
| Argument       | HW Interface  | HW Type  | HW Info                                       |
+----------------+---------------+----------+-----------------------------------------------+
| operation      | s_axi_control | register | name=operation offset=0x10 range=32           |
| in_alpha_real  | s_axi_control | register | name=in_alpha_real offset=0x18 range=32       |
| in_alpha_imag  | s_axi_control | register | name=in_alpha_imag offset=0x20 range=32       |
| in_beta_real   | s_axi_control | register | name=in_beta_real offset=0x28 range=32        |
| in_beta_imag   | s_axi_control | register | name=in_beta_imag offset=0x30 range=32        |
| out_alpha_real | s_axi_control | register | name=out_alpha_real offset=0x38 range=32      |
| out_alpha_real | s_axi_control | register | name=out_alpha_real_ctrl offset=0x3c range=32 |
| out_alpha_imag | s_axi_control | register | name=out_alpha_imag offset=0x48 range=32      |
| out_alpha_imag | s_axi_control | register | name=out_alpha_imag_ctrl offset=0x4c range=32 |
| out_beta_real  | s_axi_control | register | name=out_beta_real offset=0x58 range=32       |
| out_beta_real  | s_axi_control | register | name=out_beta_real_ctrl offset=0x5c range=32  |
| out_beta_imag  | s_axi_control | register | name=out_beta_imag offset=0x68 range=32       |
| out_beta_imag  | s_axi_control | register | name=out_beta_imag_ctrl offset=0x6c range=32  |
+----------------+---------------+----------+-----------------------------------------------+


================================================================
== Bind Op Report
================================================================
+--------------------------+-----+--------+--------------+-----+--------+---------+
| Name                     | DSP | Pragma | Variable     | Op  | Impl   | Latency |
+--------------------------+-----+--------+--------------+-----+--------+---------+
| + qubit_processor_fixed  | 4   |        |              |     |        |         |
|   ret_V_fu_251_p2        | -   |        | ret_V        | add | fabric | 0       |
|   mul_17s_14ns_29_4_1_U2 | 1   |        | mul_ln1270   | mul | auto   | 3       |
|   ret_V_1_fu_263_p2      | -   |        | ret_V_1      | add | fabric | 0       |
|   mul_17s_14ns_29_4_1_U4 | 1   |        | mul_ln1270_1 | mul | auto   | 3       |
|   ret_V_2_fu_269_p2      | -   |        | ret_V_2      | sub | fabric | 0       |
|   mul_17s_14ns_29_4_1_U1 | 1   |        | mul_ln1270_2 | mul | auto   | 3       |
|   ret_V_3_fu_275_p2      | -   |        | ret_V_3      | sub | fabric | 0       |
|   mul_17s_14ns_29_4_1_U3 | 1   |        | mul_ln1270_3 | mul | auto   | 3       |
+--------------------------+-----+--------+--------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+------------+---------------------------------+-----------------------------------------------------------------------------+
| Type       | Options                         | Location                                                                    |
+------------+---------------------------------+-----------------------------------------------------------------------------+
| pipeline   | II=1                            | qubit_state_visualizer/core.cpp:31 in qubit_processor_fixed                 |
| interface  | s_axilite port=operation        | qubit_state_visualizer/core.cpp:34 in qubit_processor_fixed, operation      |
| interface  | s_axilite port=in_alpha_real    | qubit_state_visualizer/core.cpp:35 in qubit_processor_fixed, in_alpha_real  |
| interface  | s_axilite port=in_alpha_imag    | qubit_state_visualizer/core.cpp:36 in qubit_processor_fixed, in_alpha_imag  |
| interface  | s_axilite port=in_beta_real     | qubit_state_visualizer/core.cpp:37 in qubit_processor_fixed, in_beta_real   |
| interface  | s_axilite port=in_beta_imag     | qubit_state_visualizer/core.cpp:38 in qubit_processor_fixed, in_beta_imag   |
| interface  | s_axilite port=out_alpha_real   | qubit_state_visualizer/core.cpp:39 in qubit_processor_fixed, out_alpha_real |
| interface  | s_axilite port=out_alpha_imag   | qubit_state_visualizer/core.cpp:40 in qubit_processor_fixed, out_alpha_imag |
| interface  | s_axilite port=out_beta_real    | qubit_state_visualizer/core.cpp:41 in qubit_processor_fixed, out_beta_real  |
| interface  | s_axilite port=out_beta_imag    | qubit_state_visualizer/core.cpp:42 in qubit_processor_fixed, out_beta_imag  |
| interface  | s_axilite port=return           | qubit_state_visualizer/core.cpp:43 in qubit_processor_fixed, return         |
| allocation | operation instances=mul limit=4 | qubit_state_visualizer/core.cpp:44 in qubit_processor_fixed                 |
+------------+---------------------------------+-----------------------------------------------------------------------------+


