<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.18.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Resources &mdash; RISC-V Lab  documentation</title>
      <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../_static/css/theme.css" type="text/css" />
      <link rel="stylesheet" href="../_static/css/reg_html.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script src="../_static/jquery.js"></script>
        <script src="../_static/_sphinx_javascript_frameworks_compat.js"></script>
        <script data-url_root="../" id="documentation_options" src="../_static/documentation_options.js"></script>
        <script src="../_static/doctools.js"></script>
        <script src="../_static/sphinx_highlight.js"></script>
    <script src="../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="prev" title="SystemVerilog HDL" href="../tutorials/systemverilog_hdl.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../index.html" class="icon icon-home">
            RISC-V Lab
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../exercises/index.html">Exercise Sheets &amp; Slides</a></li>
<li class="toctree-l1"><a class="reference internal" href="../project/index.html">Project</a></li>
<li class="toctree-l1"><a class="reference internal" href="../design_ref/index.html">Design Reference</a></li>
<li class="toctree-l1"><a class="reference internal" href="../tutorials/index.html">Tutorials</a></li>
<li class="toctree-l1 current"><a class="current reference internal" href="#">Resources</a><ul>
<li class="toctree-l2"><a class="reference internal" href="#xilinx-hardware-design-tools">Xilinx Hardware &amp; Design Tools</a></li>
<li class="toctree-l2"><a class="reference internal" href="#risc-v-system">RISC-V System</a></li>
<li class="toctree-l2"><a class="reference internal" href="#systemverilog">SystemVerilog</a></li>
<li class="toctree-l2"><a class="reference internal" href="#tub">TUB</a></li>
<li class="toctree-l2"><a class="reference internal" href="#recommended-external-ip">Recommended External IP</a></li>
</ul>
</li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../index.html">RISC-V Lab</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../index.html" class="icon icon-home" aria-label="Home"></a></li>
      <li class="breadcrumb-item active">Resources</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../_sources/resources/index.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="resources">
<span id="id1"></span><h1>Resources<a class="headerlink" href="#resources" title="Permalink to this heading"></a></h1>
<section id="xilinx-hardware-design-tools">
<h2>Xilinx Hardware &amp; Design Tools<a class="headerlink" href="#xilinx-hardware-design-tools" title="Permalink to this heading"></a></h2>
<ul class="simple">
<li><p><a class="reference external" href="https://docs.xilinx.com/v/u/en-US/7-series-product-selection-guide">7 Series Product Tables and Product Selection Guide (XMP101)</a> The last page contains links to the most important user guides (CLBs, rams, DSPs, IOs, …)</p></li>
<li><p><a class="reference external" href="https://docs.xilinx.com/r/en-US/ug901-vivado-synthesis">Vivado Design Suite User Guide: Synthesis (UG901)</a> HDL templates for inferring block rams (inferring as (simpler) alternative to instantiate library primitives). Only works for Vivado.</p></li>
<li><p><a class="reference external" href="https://www.xilinx.com/content/dam/xilinx/support/documents/sw_manuals/xilinx2021_2/ug953-vivado-7series-libraries.pdf">Vivado Design Suite 7 Series FPGA and Zynq-7000 SoC Libraries Guide UG953 (v2021.2) October 22, 2021</a> Instance templates for all library primitives</p></li>
<li><p><a class="reference external" href="https://docs.xilinx.com/r/en-US/ug835-vivado-tcl-commands">Vivado Design Suite Tcl Command Reference Guide (UG835)</a></p></li>
<li><p><a class="reference external" href="https://docs.xilinx.com/r/en-US/ug912-vivado-properties">Vivado Design Suite Properties Reference Guide (UG912)</a></p></li>
</ul>
<p>Digilent Nexys Video FPGA Board:</p>
<ul class="simple">
<li><p><a class="reference external" href="https://digilent.com/reference/programmable-logic/nexys-video/reference-manual">Nexys Video Reference Manual</a> (<a class="reference download internal" download="" href="../_downloads/5495686c346930a4b4909c97a8be01c5/nexys-video_rm.pdf"><code class="xref download docutils literal notranslate"><span class="pre">local</span> <span class="pre">PDF</span> <span class="pre">copy</span></code></a>)</p></li>
<li><p><a class="reference external" href="https://digilent.com/reference/_media/reference/programmable-logic/nexys-video/nexys_video_sch.pdf">Nexys Video schematic</a></p></li>
</ul>
</section>
<section id="risc-v-system">
<h2>RISC-V System<a class="headerlink" href="#risc-v-system" title="Permalink to this heading"></a></h2>
<ul class="simple">
<li><p><a class="reference external" href="https://github.com/jameslzhu/riscv-card">RISC-V Reference card</a></p></li>
<li><p><a class="reference external" href="https://github.com/riscv/riscv-isa-manual/releases/download/Ratified-IMAFDQC/riscv-spec-20191213.pdf">RISC-V Instruction Set Manual Vol. I: Unprivileged ISA</a></p></li>
<li><p><a class="reference external" href="https://github.com/riscv/riscv-isa-manual/releases/download/Priv-v1.12/riscv-privileged-20211203.pdf">RISC-V Instruction Set Manual Vol. II: Privileged ISA</a></p></li>
<li><p><a class="reference external" href="https://starfivetech.com/uploads/tilelink_spec_1.8.1.pdf">TileLink Spec</a> (<a class="reference download internal" download="" href="../_downloads/4d85b45b79573905f7a58522f05d9fac/tilelink-spec-1.8.0.pdf"><code class="xref download docutils literal notranslate"><span class="pre">local</span> <span class="pre">PDF</span> <span class="pre">copy</span></code></a>)</p></li>
<li><p>OpenTitan’s <a class="reference external" href="https://opentitan.org/book/util/reggen/index.html">Reggen manual</a> (differs in details from the version used in rvlab!)</p></li>
<li><p>OpenTitan’s <a class="reference external" href="https://opentitan.org/book/util/tlgen/index.html">Crossbar Generation tool manual</a> (differs in details from the version used in rvlab!)</p></li>
<li><p><a class="reference external" href="https://ibex-core.readthedocs.io/en/latest/index.html">Ibex Documentation</a></p></li>
</ul>
</section>
<section id="systemverilog">
<h2>SystemVerilog<a class="headerlink" href="#systemverilog" title="Permalink to this heading"></a></h2>
<ul class="simple">
<li><p><a class="reference external" href="https://verilogguide.readthedocs.io/en/latest/verilog/systemverilog.html">System Verilog for synthesis</a></p></li>
<li><p><a class="reference external" href="https://ieeexplore.ieee.org/document/8299595">Verilog Language reference manual (LRM)</a> (the authoritative source to consult for in depth questions, e.g. how a certain language element is to be handeled by a simulator).</p></li>
</ul>
</section>
<section id="tub">
<h2>TUB<a class="headerlink" href="#tub" title="Permalink to this heading"></a></h2>
<ul class="simple">
<li><p><a class="reference external" href="https://moseskonto.tu-berlin.de/moses/modultransfersystem/bolognamodule/beschreibung/anzeigen.html?nummer=41097&amp;version=1&amp;sprache=1">Modulbeschreibung</a></p></li>
<li><p><a class="reference external" href="https://www.tu.berlin/msc/studium-lehre/lehrveranstaltungen-sose/soc">MSC Website</a></p></li>
</ul>
</section>
<section id="recommended-external-ip">
<h2>Recommended External IP<a class="headerlink" href="#recommended-external-ip" title="Permalink to this heading"></a></h2>
<p>The following projects are not integrated into rvlab but could (i.e. no guarantee) be useful for student projects:</p>
<ul class="simple">
<li><p><a class="reference external" href="https://github.com/alexforencich/verilog-ethernet">verilog-ethernet</a></p></li>
<li><p>HDMI output</p>
<ul>
<li><p>basic explanation &amp; (overly simplified - do not use) implementation: <a class="reference external" href="https://www.fpga4fun.com/HDMI.html">fpga4fun</a></p></li>
<li><p>DVI only, no sound: <a class="reference external" href="https://github.com/projf/display_controller">display_controller</a></p></li>
<li><p>HDMI, with sound: <a class="reference external" href="https://github.com/hdl-util/hdmi">hdmi</a></p></li>
</ul>
</li>
<li><p>HDMI input</p>
<ul>
<li><p><a class="reference external" href="https://github.com/litex-hub/litevideo">litevideo</a> (part of LiteX project, python rendered verilog):</p></li>
</ul>
</li>
</ul>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="../tutorials/systemverilog_hdl.html" class="btn btn-neutral float-left" title="SystemVerilog HDL" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright .</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>