|cpu
ifetch.ADR[0] << wishbone_interface:instr_interface.mem_address
ifetch.ADR[1] << wishbone_interface:instr_interface.mem_address
ifetch.ADR[2] << wishbone_interface:instr_interface.mem_address
ifetch.ADR[3] << wishbone_interface:instr_interface.mem_address
ifetch.ADR[4] << wishbone_interface:instr_interface.mem_address
ifetch.ADR[5] << wishbone_interface:instr_interface.mem_address
ifetch.ADR[6] << wishbone_interface:instr_interface.mem_address
ifetch.ADR[7] << wishbone_interface:instr_interface.mem_address
ifetch.ADR[8] << wishbone_interface:instr_interface.mem_address
ifetch.ADR[9] << wishbone_interface:instr_interface.mem_address
ifetch.ADR[10] << wishbone_interface:instr_interface.mem_address
ifetch.ADR[11] << wishbone_interface:instr_interface.mem_address
ifetch.SEL[0] << wishbone_interface:instr_interface.select
ifetch.SEL[1] << wishbone_interface:instr_interface.select
ifetch.SEL[2] << wishbone_interface:instr_interface.select
ifetch.SEL[3] << wishbone_interface:instr_interface.select
ifetch.SEL[4] << wishbone_interface:instr_interface.select
ifetch.SEL[5] << wishbone_interface:instr_interface.select
ifetch.SEL[6] << wishbone_interface:instr_interface.select
ifetch.SEL[7] << wishbone_interface:instr_interface.select
ifetch.SEL[8] << wishbone_interface:instr_interface.select
ifetch.SEL[9] << wishbone_interface:instr_interface.select
ifetch.SEL[10] << wishbone_interface:instr_interface.select
ifetch.SEL[11] << wishbone_interface:instr_interface.select
ifetch.SEL[12] << wishbone_interface:instr_interface.select
ifetch.SEL[13] << wishbone_interface:instr_interface.select
ifetch.SEL[14] << wishbone_interface:instr_interface.select
ifetch.SEL[15] << wishbone_interface:instr_interface.select
ifetch.WE << <GND>
ifetch.STB << cpu_datapath:cd.instruction_request
ifetch.CYC << cpu_datapath:cd.instruction_request
ifetch.DAT_M[0] << <GND>
ifetch.DAT_M[1] << <GND>
ifetch.DAT_M[2] << <GND>
ifetch.DAT_M[3] << <GND>
ifetch.DAT_M[4] << <GND>
ifetch.DAT_M[5] << <GND>
ifetch.DAT_M[6] << <GND>
ifetch.DAT_M[7] << <GND>
ifetch.DAT_M[8] << <GND>
ifetch.DAT_M[9] << <GND>
ifetch.DAT_M[10] << <GND>
ifetch.DAT_M[11] << <GND>
ifetch.DAT_M[12] << <GND>
ifetch.DAT_M[13] << <GND>
ifetch.DAT_M[14] << <GND>
ifetch.DAT_M[15] << <GND>
ifetch.DAT_M[16] << <GND>
ifetch.DAT_M[17] << <GND>
ifetch.DAT_M[18] << <GND>
ifetch.DAT_M[19] << <GND>
ifetch.DAT_M[20] << <GND>
ifetch.DAT_M[21] << <GND>
ifetch.DAT_M[22] << <GND>
ifetch.DAT_M[23] << <GND>
ifetch.DAT_M[24] << <GND>
ifetch.DAT_M[25] << <GND>
ifetch.DAT_M[26] << <GND>
ifetch.DAT_M[27] << <GND>
ifetch.DAT_M[28] << <GND>
ifetch.DAT_M[29] << <GND>
ifetch.DAT_M[30] << <GND>
ifetch.DAT_M[31] << <GND>
ifetch.DAT_M[32] << <GND>
ifetch.DAT_M[33] << <GND>
ifetch.DAT_M[34] << <GND>
ifetch.DAT_M[35] << <GND>
ifetch.DAT_M[36] << <GND>
ifetch.DAT_M[37] << <GND>
ifetch.DAT_M[38] << <GND>
ifetch.DAT_M[39] << <GND>
ifetch.DAT_M[40] << <GND>
ifetch.DAT_M[41] << <GND>
ifetch.DAT_M[42] << <GND>
ifetch.DAT_M[43] << <GND>
ifetch.DAT_M[44] << <GND>
ifetch.DAT_M[45] << <GND>
ifetch.DAT_M[46] << <GND>
ifetch.DAT_M[47] << <GND>
ifetch.DAT_M[48] << <GND>
ifetch.DAT_M[49] << <GND>
ifetch.DAT_M[50] << <GND>
ifetch.DAT_M[51] << <GND>
ifetch.DAT_M[52] << <GND>
ifetch.DAT_M[53] << <GND>
ifetch.DAT_M[54] << <GND>
ifetch.DAT_M[55] << <GND>
ifetch.DAT_M[56] << <GND>
ifetch.DAT_M[57] << <GND>
ifetch.DAT_M[58] << <GND>
ifetch.DAT_M[59] << <GND>
ifetch.DAT_M[60] << <GND>
ifetch.DAT_M[61] << <GND>
ifetch.DAT_M[62] << <GND>
ifetch.DAT_M[63] << <GND>
ifetch.DAT_M[64] << <GND>
ifetch.DAT_M[65] << <GND>
ifetch.DAT_M[66] << <GND>
ifetch.DAT_M[67] << <GND>
ifetch.DAT_M[68] << <GND>
ifetch.DAT_M[69] << <GND>
ifetch.DAT_M[70] << <GND>
ifetch.DAT_M[71] << <GND>
ifetch.DAT_M[72] << <GND>
ifetch.DAT_M[73] << <GND>
ifetch.DAT_M[74] << <GND>
ifetch.DAT_M[75] << <GND>
ifetch.DAT_M[76] << <GND>
ifetch.DAT_M[77] << <GND>
ifetch.DAT_M[78] << <GND>
ifetch.DAT_M[79] << <GND>
ifetch.DAT_M[80] << <GND>
ifetch.DAT_M[81] << <GND>
ifetch.DAT_M[82] << <GND>
ifetch.DAT_M[83] << <GND>
ifetch.DAT_M[84] << <GND>
ifetch.DAT_M[85] << <GND>
ifetch.DAT_M[86] << <GND>
ifetch.DAT_M[87] << <GND>
ifetch.DAT_M[88] << <GND>
ifetch.DAT_M[89] << <GND>
ifetch.DAT_M[90] << <GND>
ifetch.DAT_M[91] << <GND>
ifetch.DAT_M[92] << <GND>
ifetch.DAT_M[93] << <GND>
ifetch.DAT_M[94] << <GND>
ifetch.DAT_M[95] << <GND>
ifetch.DAT_M[96] << <GND>
ifetch.DAT_M[97] << <GND>
ifetch.DAT_M[98] << <GND>
ifetch.DAT_M[99] << <GND>
ifetch.DAT_M[100] << <GND>
ifetch.DAT_M[101] << <GND>
ifetch.DAT_M[102] << <GND>
ifetch.DAT_M[103] << <GND>
ifetch.DAT_M[104] << <GND>
ifetch.DAT_M[105] << <GND>
ifetch.DAT_M[106] << <GND>
ifetch.DAT_M[107] << <GND>
ifetch.DAT_M[108] << <GND>
ifetch.DAT_M[109] << <GND>
ifetch.DAT_M[110] << <GND>
ifetch.DAT_M[111] << <GND>
ifetch.DAT_M[112] << <GND>
ifetch.DAT_M[113] << <GND>
ifetch.DAT_M[114] << <GND>
ifetch.DAT_M[115] << <GND>
ifetch.DAT_M[116] << <GND>
ifetch.DAT_M[117] << <GND>
ifetch.DAT_M[118] << <GND>
ifetch.DAT_M[119] << <GND>
ifetch.DAT_M[120] << <GND>
ifetch.DAT_M[121] << <GND>
ifetch.DAT_M[122] << <GND>
ifetch.DAT_M[123] << <GND>
ifetch.DAT_M[124] << <GND>
ifetch.DAT_M[125] << <GND>
ifetch.DAT_M[126] << <GND>
ifetch.DAT_M[127] << <GND>
ifetch.RTY => ~NO_FANOUT~
ifetch.ACK => cpu_datapath:cd.instruction_response
ifetch.CLK => cpu_datapath:cd.clk
ifetch.DAT_S[0] => ifetch.DAT_S[0].IN1
ifetch.DAT_S[1] => ifetch.DAT_S[1].IN1
ifetch.DAT_S[2] => ifetch.DAT_S[2].IN1
ifetch.DAT_S[3] => ifetch.DAT_S[3].IN1
ifetch.DAT_S[4] => ifetch.DAT_S[4].IN1
ifetch.DAT_S[5] => ifetch.DAT_S[5].IN1
ifetch.DAT_S[6] => ifetch.DAT_S[6].IN1
ifetch.DAT_S[7] => ifetch.DAT_S[7].IN1
ifetch.DAT_S[8] => ifetch.DAT_S[8].IN1
ifetch.DAT_S[9] => ifetch.DAT_S[9].IN1
ifetch.DAT_S[10] => ifetch.DAT_S[10].IN1
ifetch.DAT_S[11] => ifetch.DAT_S[11].IN1
ifetch.DAT_S[12] => ifetch.DAT_S[12].IN1
ifetch.DAT_S[13] => ifetch.DAT_S[13].IN1
ifetch.DAT_S[14] => ifetch.DAT_S[14].IN1
ifetch.DAT_S[15] => ifetch.DAT_S[15].IN1
ifetch.DAT_S[16] => ifetch.DAT_S[16].IN1
ifetch.DAT_S[17] => ifetch.DAT_S[17].IN1
ifetch.DAT_S[18] => ifetch.DAT_S[18].IN1
ifetch.DAT_S[19] => ifetch.DAT_S[19].IN1
ifetch.DAT_S[20] => ifetch.DAT_S[20].IN1
ifetch.DAT_S[21] => ifetch.DAT_S[21].IN1
ifetch.DAT_S[22] => ifetch.DAT_S[22].IN1
ifetch.DAT_S[23] => ifetch.DAT_S[23].IN1
ifetch.DAT_S[24] => ifetch.DAT_S[24].IN1
ifetch.DAT_S[25] => ifetch.DAT_S[25].IN1
ifetch.DAT_S[26] => ifetch.DAT_S[26].IN1
ifetch.DAT_S[27] => ifetch.DAT_S[27].IN1
ifetch.DAT_S[28] => ifetch.DAT_S[28].IN1
ifetch.DAT_S[29] => ifetch.DAT_S[29].IN1
ifetch.DAT_S[30] => ifetch.DAT_S[30].IN1
ifetch.DAT_S[31] => ifetch.DAT_S[31].IN1
ifetch.DAT_S[32] => ifetch.DAT_S[32].IN1
ifetch.DAT_S[33] => ifetch.DAT_S[33].IN1
ifetch.DAT_S[34] => ifetch.DAT_S[34].IN1
ifetch.DAT_S[35] => ifetch.DAT_S[35].IN1
ifetch.DAT_S[36] => ifetch.DAT_S[36].IN1
ifetch.DAT_S[37] => ifetch.DAT_S[37].IN1
ifetch.DAT_S[38] => ifetch.DAT_S[38].IN1
ifetch.DAT_S[39] => ifetch.DAT_S[39].IN1
ifetch.DAT_S[40] => ifetch.DAT_S[40].IN1
ifetch.DAT_S[41] => ifetch.DAT_S[41].IN1
ifetch.DAT_S[42] => ifetch.DAT_S[42].IN1
ifetch.DAT_S[43] => ifetch.DAT_S[43].IN1
ifetch.DAT_S[44] => ifetch.DAT_S[44].IN1
ifetch.DAT_S[45] => ifetch.DAT_S[45].IN1
ifetch.DAT_S[46] => ifetch.DAT_S[46].IN1
ifetch.DAT_S[47] => ifetch.DAT_S[47].IN1
ifetch.DAT_S[48] => ifetch.DAT_S[48].IN1
ifetch.DAT_S[49] => ifetch.DAT_S[49].IN1
ifetch.DAT_S[50] => ifetch.DAT_S[50].IN1
ifetch.DAT_S[51] => ifetch.DAT_S[51].IN1
ifetch.DAT_S[52] => ifetch.DAT_S[52].IN1
ifetch.DAT_S[53] => ifetch.DAT_S[53].IN1
ifetch.DAT_S[54] => ifetch.DAT_S[54].IN1
ifetch.DAT_S[55] => ifetch.DAT_S[55].IN1
ifetch.DAT_S[56] => ifetch.DAT_S[56].IN1
ifetch.DAT_S[57] => ifetch.DAT_S[57].IN1
ifetch.DAT_S[58] => ifetch.DAT_S[58].IN1
ifetch.DAT_S[59] => ifetch.DAT_S[59].IN1
ifetch.DAT_S[60] => ifetch.DAT_S[60].IN1
ifetch.DAT_S[61] => ifetch.DAT_S[61].IN1
ifetch.DAT_S[62] => ifetch.DAT_S[62].IN1
ifetch.DAT_S[63] => ifetch.DAT_S[63].IN1
ifetch.DAT_S[64] => ifetch.DAT_S[64].IN1
ifetch.DAT_S[65] => ifetch.DAT_S[65].IN1
ifetch.DAT_S[66] => ifetch.DAT_S[66].IN1
ifetch.DAT_S[67] => ifetch.DAT_S[67].IN1
ifetch.DAT_S[68] => ifetch.DAT_S[68].IN1
ifetch.DAT_S[69] => ifetch.DAT_S[69].IN1
ifetch.DAT_S[70] => ifetch.DAT_S[70].IN1
ifetch.DAT_S[71] => ifetch.DAT_S[71].IN1
ifetch.DAT_S[72] => ifetch.DAT_S[72].IN1
ifetch.DAT_S[73] => ifetch.DAT_S[73].IN1
ifetch.DAT_S[74] => ifetch.DAT_S[74].IN1
ifetch.DAT_S[75] => ifetch.DAT_S[75].IN1
ifetch.DAT_S[76] => ifetch.DAT_S[76].IN1
ifetch.DAT_S[77] => ifetch.DAT_S[77].IN1
ifetch.DAT_S[78] => ifetch.DAT_S[78].IN1
ifetch.DAT_S[79] => ifetch.DAT_S[79].IN1
ifetch.DAT_S[80] => ifetch.DAT_S[80].IN1
ifetch.DAT_S[81] => ifetch.DAT_S[81].IN1
ifetch.DAT_S[82] => ifetch.DAT_S[82].IN1
ifetch.DAT_S[83] => ifetch.DAT_S[83].IN1
ifetch.DAT_S[84] => ifetch.DAT_S[84].IN1
ifetch.DAT_S[85] => ifetch.DAT_S[85].IN1
ifetch.DAT_S[86] => ifetch.DAT_S[86].IN1
ifetch.DAT_S[87] => ifetch.DAT_S[87].IN1
ifetch.DAT_S[88] => ifetch.DAT_S[88].IN1
ifetch.DAT_S[89] => ifetch.DAT_S[89].IN1
ifetch.DAT_S[90] => ifetch.DAT_S[90].IN1
ifetch.DAT_S[91] => ifetch.DAT_S[91].IN1
ifetch.DAT_S[92] => ifetch.DAT_S[92].IN1
ifetch.DAT_S[93] => ifetch.DAT_S[93].IN1
ifetch.DAT_S[94] => ifetch.DAT_S[94].IN1
ifetch.DAT_S[95] => ifetch.DAT_S[95].IN1
ifetch.DAT_S[96] => ifetch.DAT_S[96].IN1
ifetch.DAT_S[97] => ifetch.DAT_S[97].IN1
ifetch.DAT_S[98] => ifetch.DAT_S[98].IN1
ifetch.DAT_S[99] => ifetch.DAT_S[99].IN1
ifetch.DAT_S[100] => ifetch.DAT_S[100].IN1
ifetch.DAT_S[101] => ifetch.DAT_S[101].IN1
ifetch.DAT_S[102] => ifetch.DAT_S[102].IN1
ifetch.DAT_S[103] => ifetch.DAT_S[103].IN1
ifetch.DAT_S[104] => ifetch.DAT_S[104].IN1
ifetch.DAT_S[105] => ifetch.DAT_S[105].IN1
ifetch.DAT_S[106] => ifetch.DAT_S[106].IN1
ifetch.DAT_S[107] => ifetch.DAT_S[107].IN1
ifetch.DAT_S[108] => ifetch.DAT_S[108].IN1
ifetch.DAT_S[109] => ifetch.DAT_S[109].IN1
ifetch.DAT_S[110] => ifetch.DAT_S[110].IN1
ifetch.DAT_S[111] => ifetch.DAT_S[111].IN1
ifetch.DAT_S[112] => ifetch.DAT_S[112].IN1
ifetch.DAT_S[113] => ifetch.DAT_S[113].IN1
ifetch.DAT_S[114] => ifetch.DAT_S[114].IN1
ifetch.DAT_S[115] => ifetch.DAT_S[115].IN1
ifetch.DAT_S[116] => ifetch.DAT_S[116].IN1
ifetch.DAT_S[117] => ifetch.DAT_S[117].IN1
ifetch.DAT_S[118] => ifetch.DAT_S[118].IN1
ifetch.DAT_S[119] => ifetch.DAT_S[119].IN1
ifetch.DAT_S[120] => ifetch.DAT_S[120].IN1
ifetch.DAT_S[121] => ifetch.DAT_S[121].IN1
ifetch.DAT_S[122] => ifetch.DAT_S[122].IN1
ifetch.DAT_S[123] => ifetch.DAT_S[123].IN1
ifetch.DAT_S[124] => ifetch.DAT_S[124].IN1
ifetch.DAT_S[125] => ifetch.DAT_S[125].IN1
ifetch.DAT_S[126] => ifetch.DAT_S[126].IN1
ifetch.DAT_S[127] => ifetch.DAT_S[127].IN1
memory.ADR[0] << wishbone_interface:data_interface.mem_address[0]
memory.ADR[1] << wishbone_interface:data_interface.mem_address[1]
memory.ADR[2] << wishbone_interface:data_interface.mem_address[2]
memory.ADR[3] << wishbone_interface:data_interface.mem_address[3]
memory.ADR[4] << wishbone_interface:data_interface.mem_address[4]
memory.ADR[5] << wishbone_interface:data_interface.mem_address[5]
memory.ADR[6] << wishbone_interface:data_interface.mem_address[6]
memory.ADR[7] << wishbone_interface:data_interface.mem_address[7]
memory.ADR[8] << wishbone_interface:data_interface.mem_address[8]
memory.ADR[9] << wishbone_interface:data_interface.mem_address[9]
memory.ADR[10] << wishbone_interface:data_interface.mem_address[10]
memory.ADR[11] << wishbone_interface:data_interface.mem_address[11]
memory.SEL[0] << wishbone_interface:data_interface.select[0]
memory.SEL[1] << wishbone_interface:data_interface.select[1]
memory.SEL[2] << wishbone_interface:data_interface.select[2]
memory.SEL[3] << wishbone_interface:data_interface.select[3]
memory.SEL[4] << wishbone_interface:data_interface.select[4]
memory.SEL[5] << wishbone_interface:data_interface.select[5]
memory.SEL[6] << wishbone_interface:data_interface.select[6]
memory.SEL[7] << wishbone_interface:data_interface.select[7]
memory.SEL[8] << wishbone_interface:data_interface.select[8]
memory.SEL[9] << wishbone_interface:data_interface.select[9]
memory.SEL[10] << wishbone_interface:data_interface.select[10]
memory.SEL[11] << wishbone_interface:data_interface.select[11]
memory.SEL[12] << wishbone_interface:data_interface.select[12]
memory.SEL[13] << wishbone_interface:data_interface.select[13]
memory.SEL[14] << wishbone_interface:data_interface.select[14]
memory.SEL[15] << wishbone_interface:data_interface.select[15]
memory.WE << cpu_datapath:cd.write_enable
memory.STB << cpu_datapath:cd.data_request
memory.CYC << cpu_datapath:cd.data_request
memory.DAT_M[0] << wishbone_interface:data_interface.write_data_mem[0]
memory.DAT_M[1] << wishbone_interface:data_interface.write_data_mem[1]
memory.DAT_M[2] << wishbone_interface:data_interface.write_data_mem[2]
memory.DAT_M[3] << wishbone_interface:data_interface.write_data_mem[3]
memory.DAT_M[4] << wishbone_interface:data_interface.write_data_mem[4]
memory.DAT_M[5] << wishbone_interface:data_interface.write_data_mem[5]
memory.DAT_M[6] << wishbone_interface:data_interface.write_data_mem[6]
memory.DAT_M[7] << wishbone_interface:data_interface.write_data_mem[7]
memory.DAT_M[8] << wishbone_interface:data_interface.write_data_mem[8]
memory.DAT_M[9] << wishbone_interface:data_interface.write_data_mem[9]
memory.DAT_M[10] << wishbone_interface:data_interface.write_data_mem[10]
memory.DAT_M[11] << wishbone_interface:data_interface.write_data_mem[11]
memory.DAT_M[12] << wishbone_interface:data_interface.write_data_mem[12]
memory.DAT_M[13] << wishbone_interface:data_interface.write_data_mem[13]
memory.DAT_M[14] << wishbone_interface:data_interface.write_data_mem[14]
memory.DAT_M[15] << wishbone_interface:data_interface.write_data_mem[15]
memory.DAT_M[16] << wishbone_interface:data_interface.write_data_mem[16]
memory.DAT_M[17] << wishbone_interface:data_interface.write_data_mem[17]
memory.DAT_M[18] << wishbone_interface:data_interface.write_data_mem[18]
memory.DAT_M[19] << wishbone_interface:data_interface.write_data_mem[19]
memory.DAT_M[20] << wishbone_interface:data_interface.write_data_mem[20]
memory.DAT_M[21] << wishbone_interface:data_interface.write_data_mem[21]
memory.DAT_M[22] << wishbone_interface:data_interface.write_data_mem[22]
memory.DAT_M[23] << wishbone_interface:data_interface.write_data_mem[23]
memory.DAT_M[24] << wishbone_interface:data_interface.write_data_mem[24]
memory.DAT_M[25] << wishbone_interface:data_interface.write_data_mem[25]
memory.DAT_M[26] << wishbone_interface:data_interface.write_data_mem[26]
memory.DAT_M[27] << wishbone_interface:data_interface.write_data_mem[27]
memory.DAT_M[28] << wishbone_interface:data_interface.write_data_mem[28]
memory.DAT_M[29] << wishbone_interface:data_interface.write_data_mem[29]
memory.DAT_M[30] << wishbone_interface:data_interface.write_data_mem[30]
memory.DAT_M[31] << wishbone_interface:data_interface.write_data_mem[31]
memory.DAT_M[32] << wishbone_interface:data_interface.write_data_mem[32]
memory.DAT_M[33] << wishbone_interface:data_interface.write_data_mem[33]
memory.DAT_M[34] << wishbone_interface:data_interface.write_data_mem[34]
memory.DAT_M[35] << wishbone_interface:data_interface.write_data_mem[35]
memory.DAT_M[36] << wishbone_interface:data_interface.write_data_mem[36]
memory.DAT_M[37] << wishbone_interface:data_interface.write_data_mem[37]
memory.DAT_M[38] << wishbone_interface:data_interface.write_data_mem[38]
memory.DAT_M[39] << wishbone_interface:data_interface.write_data_mem[39]
memory.DAT_M[40] << wishbone_interface:data_interface.write_data_mem[40]
memory.DAT_M[41] << wishbone_interface:data_interface.write_data_mem[41]
memory.DAT_M[42] << wishbone_interface:data_interface.write_data_mem[42]
memory.DAT_M[43] << wishbone_interface:data_interface.write_data_mem[43]
memory.DAT_M[44] << wishbone_interface:data_interface.write_data_mem[44]
memory.DAT_M[45] << wishbone_interface:data_interface.write_data_mem[45]
memory.DAT_M[46] << wishbone_interface:data_interface.write_data_mem[46]
memory.DAT_M[47] << wishbone_interface:data_interface.write_data_mem[47]
memory.DAT_M[48] << wishbone_interface:data_interface.write_data_mem[48]
memory.DAT_M[49] << wishbone_interface:data_interface.write_data_mem[49]
memory.DAT_M[50] << wishbone_interface:data_interface.write_data_mem[50]
memory.DAT_M[51] << wishbone_interface:data_interface.write_data_mem[51]
memory.DAT_M[52] << wishbone_interface:data_interface.write_data_mem[52]
memory.DAT_M[53] << wishbone_interface:data_interface.write_data_mem[53]
memory.DAT_M[54] << wishbone_interface:data_interface.write_data_mem[54]
memory.DAT_M[55] << wishbone_interface:data_interface.write_data_mem[55]
memory.DAT_M[56] << wishbone_interface:data_interface.write_data_mem[56]
memory.DAT_M[57] << wishbone_interface:data_interface.write_data_mem[57]
memory.DAT_M[58] << wishbone_interface:data_interface.write_data_mem[58]
memory.DAT_M[59] << wishbone_interface:data_interface.write_data_mem[59]
memory.DAT_M[60] << wishbone_interface:data_interface.write_data_mem[60]
memory.DAT_M[61] << wishbone_interface:data_interface.write_data_mem[61]
memory.DAT_M[62] << wishbone_interface:data_interface.write_data_mem[62]
memory.DAT_M[63] << wishbone_interface:data_interface.write_data_mem[63]
memory.DAT_M[64] << wishbone_interface:data_interface.write_data_mem[64]
memory.DAT_M[65] << wishbone_interface:data_interface.write_data_mem[65]
memory.DAT_M[66] << wishbone_interface:data_interface.write_data_mem[66]
memory.DAT_M[67] << wishbone_interface:data_interface.write_data_mem[67]
memory.DAT_M[68] << wishbone_interface:data_interface.write_data_mem[68]
memory.DAT_M[69] << wishbone_interface:data_interface.write_data_mem[69]
memory.DAT_M[70] << wishbone_interface:data_interface.write_data_mem[70]
memory.DAT_M[71] << wishbone_interface:data_interface.write_data_mem[71]
memory.DAT_M[72] << wishbone_interface:data_interface.write_data_mem[72]
memory.DAT_M[73] << wishbone_interface:data_interface.write_data_mem[73]
memory.DAT_M[74] << wishbone_interface:data_interface.write_data_mem[74]
memory.DAT_M[75] << wishbone_interface:data_interface.write_data_mem[75]
memory.DAT_M[76] << wishbone_interface:data_interface.write_data_mem[76]
memory.DAT_M[77] << wishbone_interface:data_interface.write_data_mem[77]
memory.DAT_M[78] << wishbone_interface:data_interface.write_data_mem[78]
memory.DAT_M[79] << wishbone_interface:data_interface.write_data_mem[79]
memory.DAT_M[80] << wishbone_interface:data_interface.write_data_mem[80]
memory.DAT_M[81] << wishbone_interface:data_interface.write_data_mem[81]
memory.DAT_M[82] << wishbone_interface:data_interface.write_data_mem[82]
memory.DAT_M[83] << wishbone_interface:data_interface.write_data_mem[83]
memory.DAT_M[84] << wishbone_interface:data_interface.write_data_mem[84]
memory.DAT_M[85] << wishbone_interface:data_interface.write_data_mem[85]
memory.DAT_M[86] << wishbone_interface:data_interface.write_data_mem[86]
memory.DAT_M[87] << wishbone_interface:data_interface.write_data_mem[87]
memory.DAT_M[88] << wishbone_interface:data_interface.write_data_mem[88]
memory.DAT_M[89] << wishbone_interface:data_interface.write_data_mem[89]
memory.DAT_M[90] << wishbone_interface:data_interface.write_data_mem[90]
memory.DAT_M[91] << wishbone_interface:data_interface.write_data_mem[91]
memory.DAT_M[92] << wishbone_interface:data_interface.write_data_mem[92]
memory.DAT_M[93] << wishbone_interface:data_interface.write_data_mem[93]
memory.DAT_M[94] << wishbone_interface:data_interface.write_data_mem[94]
memory.DAT_M[95] << wishbone_interface:data_interface.write_data_mem[95]
memory.DAT_M[96] << wishbone_interface:data_interface.write_data_mem[96]
memory.DAT_M[97] << wishbone_interface:data_interface.write_data_mem[97]
memory.DAT_M[98] << wishbone_interface:data_interface.write_data_mem[98]
memory.DAT_M[99] << wishbone_interface:data_interface.write_data_mem[99]
memory.DAT_M[100] << wishbone_interface:data_interface.write_data_mem[100]
memory.DAT_M[101] << wishbone_interface:data_interface.write_data_mem[101]
memory.DAT_M[102] << wishbone_interface:data_interface.write_data_mem[102]
memory.DAT_M[103] << wishbone_interface:data_interface.write_data_mem[103]
memory.DAT_M[104] << wishbone_interface:data_interface.write_data_mem[104]
memory.DAT_M[105] << wishbone_interface:data_interface.write_data_mem[105]
memory.DAT_M[106] << wishbone_interface:data_interface.write_data_mem[106]
memory.DAT_M[107] << wishbone_interface:data_interface.write_data_mem[107]
memory.DAT_M[108] << wishbone_interface:data_interface.write_data_mem[108]
memory.DAT_M[109] << wishbone_interface:data_interface.write_data_mem[109]
memory.DAT_M[110] << wishbone_interface:data_interface.write_data_mem[110]
memory.DAT_M[111] << wishbone_interface:data_interface.write_data_mem[111]
memory.DAT_M[112] << wishbone_interface:data_interface.write_data_mem[112]
memory.DAT_M[113] << wishbone_interface:data_interface.write_data_mem[113]
memory.DAT_M[114] << wishbone_interface:data_interface.write_data_mem[114]
memory.DAT_M[115] << wishbone_interface:data_interface.write_data_mem[115]
memory.DAT_M[116] << wishbone_interface:data_interface.write_data_mem[116]
memory.DAT_M[117] << wishbone_interface:data_interface.write_data_mem[117]
memory.DAT_M[118] << wishbone_interface:data_interface.write_data_mem[118]
memory.DAT_M[119] << wishbone_interface:data_interface.write_data_mem[119]
memory.DAT_M[120] << wishbone_interface:data_interface.write_data_mem[120]
memory.DAT_M[121] << wishbone_interface:data_interface.write_data_mem[121]
memory.DAT_M[122] << wishbone_interface:data_interface.write_data_mem[122]
memory.DAT_M[123] << wishbone_interface:data_interface.write_data_mem[123]
memory.DAT_M[124] << wishbone_interface:data_interface.write_data_mem[124]
memory.DAT_M[125] << wishbone_interface:data_interface.write_data_mem[125]
memory.DAT_M[126] << wishbone_interface:data_interface.write_data_mem[126]
memory.DAT_M[127] << wishbone_interface:data_interface.write_data_mem[127]
memory.RTY => ~NO_FANOUT~
memory.ACK => cpu_datapath:cd.data_response
memory.CLK => ~NO_FANOUT~
memory.DAT_S[0] => wishbone_interface:data_interface.mem_rdata_line[0]
memory.DAT_S[1] => wishbone_interface:data_interface.mem_rdata_line[1]
memory.DAT_S[2] => wishbone_interface:data_interface.mem_rdata_line[2]
memory.DAT_S[3] => wishbone_interface:data_interface.mem_rdata_line[3]
memory.DAT_S[4] => wishbone_interface:data_interface.mem_rdata_line[4]
memory.DAT_S[5] => wishbone_interface:data_interface.mem_rdata_line[5]
memory.DAT_S[6] => wishbone_interface:data_interface.mem_rdata_line[6]
memory.DAT_S[7] => wishbone_interface:data_interface.mem_rdata_line[7]
memory.DAT_S[8] => wishbone_interface:data_interface.mem_rdata_line[8]
memory.DAT_S[9] => wishbone_interface:data_interface.mem_rdata_line[9]
memory.DAT_S[10] => wishbone_interface:data_interface.mem_rdata_line[10]
memory.DAT_S[11] => wishbone_interface:data_interface.mem_rdata_line[11]
memory.DAT_S[12] => wishbone_interface:data_interface.mem_rdata_line[12]
memory.DAT_S[13] => wishbone_interface:data_interface.mem_rdata_line[13]
memory.DAT_S[14] => wishbone_interface:data_interface.mem_rdata_line[14]
memory.DAT_S[15] => wishbone_interface:data_interface.mem_rdata_line[15]
memory.DAT_S[16] => wishbone_interface:data_interface.mem_rdata_line[16]
memory.DAT_S[17] => wishbone_interface:data_interface.mem_rdata_line[17]
memory.DAT_S[18] => wishbone_interface:data_interface.mem_rdata_line[18]
memory.DAT_S[19] => wishbone_interface:data_interface.mem_rdata_line[19]
memory.DAT_S[20] => wishbone_interface:data_interface.mem_rdata_line[20]
memory.DAT_S[21] => wishbone_interface:data_interface.mem_rdata_line[21]
memory.DAT_S[22] => wishbone_interface:data_interface.mem_rdata_line[22]
memory.DAT_S[23] => wishbone_interface:data_interface.mem_rdata_line[23]
memory.DAT_S[24] => wishbone_interface:data_interface.mem_rdata_line[24]
memory.DAT_S[25] => wishbone_interface:data_interface.mem_rdata_line[25]
memory.DAT_S[26] => wishbone_interface:data_interface.mem_rdata_line[26]
memory.DAT_S[27] => wishbone_interface:data_interface.mem_rdata_line[27]
memory.DAT_S[28] => wishbone_interface:data_interface.mem_rdata_line[28]
memory.DAT_S[29] => wishbone_interface:data_interface.mem_rdata_line[29]
memory.DAT_S[30] => wishbone_interface:data_interface.mem_rdata_line[30]
memory.DAT_S[31] => wishbone_interface:data_interface.mem_rdata_line[31]
memory.DAT_S[32] => wishbone_interface:data_interface.mem_rdata_line[32]
memory.DAT_S[33] => wishbone_interface:data_interface.mem_rdata_line[33]
memory.DAT_S[34] => wishbone_interface:data_interface.mem_rdata_line[34]
memory.DAT_S[35] => wishbone_interface:data_interface.mem_rdata_line[35]
memory.DAT_S[36] => wishbone_interface:data_interface.mem_rdata_line[36]
memory.DAT_S[37] => wishbone_interface:data_interface.mem_rdata_line[37]
memory.DAT_S[38] => wishbone_interface:data_interface.mem_rdata_line[38]
memory.DAT_S[39] => wishbone_interface:data_interface.mem_rdata_line[39]
memory.DAT_S[40] => wishbone_interface:data_interface.mem_rdata_line[40]
memory.DAT_S[41] => wishbone_interface:data_interface.mem_rdata_line[41]
memory.DAT_S[42] => wishbone_interface:data_interface.mem_rdata_line[42]
memory.DAT_S[43] => wishbone_interface:data_interface.mem_rdata_line[43]
memory.DAT_S[44] => wishbone_interface:data_interface.mem_rdata_line[44]
memory.DAT_S[45] => wishbone_interface:data_interface.mem_rdata_line[45]
memory.DAT_S[46] => wishbone_interface:data_interface.mem_rdata_line[46]
memory.DAT_S[47] => wishbone_interface:data_interface.mem_rdata_line[47]
memory.DAT_S[48] => wishbone_interface:data_interface.mem_rdata_line[48]
memory.DAT_S[49] => wishbone_interface:data_interface.mem_rdata_line[49]
memory.DAT_S[50] => wishbone_interface:data_interface.mem_rdata_line[50]
memory.DAT_S[51] => wishbone_interface:data_interface.mem_rdata_line[51]
memory.DAT_S[52] => wishbone_interface:data_interface.mem_rdata_line[52]
memory.DAT_S[53] => wishbone_interface:data_interface.mem_rdata_line[53]
memory.DAT_S[54] => wishbone_interface:data_interface.mem_rdata_line[54]
memory.DAT_S[55] => wishbone_interface:data_interface.mem_rdata_line[55]
memory.DAT_S[56] => wishbone_interface:data_interface.mem_rdata_line[56]
memory.DAT_S[57] => wishbone_interface:data_interface.mem_rdata_line[57]
memory.DAT_S[58] => wishbone_interface:data_interface.mem_rdata_line[58]
memory.DAT_S[59] => wishbone_interface:data_interface.mem_rdata_line[59]
memory.DAT_S[60] => wishbone_interface:data_interface.mem_rdata_line[60]
memory.DAT_S[61] => wishbone_interface:data_interface.mem_rdata_line[61]
memory.DAT_S[62] => wishbone_interface:data_interface.mem_rdata_line[62]
memory.DAT_S[63] => wishbone_interface:data_interface.mem_rdata_line[63]
memory.DAT_S[64] => wishbone_interface:data_interface.mem_rdata_line[64]
memory.DAT_S[65] => wishbone_interface:data_interface.mem_rdata_line[65]
memory.DAT_S[66] => wishbone_interface:data_interface.mem_rdata_line[66]
memory.DAT_S[67] => wishbone_interface:data_interface.mem_rdata_line[67]
memory.DAT_S[68] => wishbone_interface:data_interface.mem_rdata_line[68]
memory.DAT_S[69] => wishbone_interface:data_interface.mem_rdata_line[69]
memory.DAT_S[70] => wishbone_interface:data_interface.mem_rdata_line[70]
memory.DAT_S[71] => wishbone_interface:data_interface.mem_rdata_line[71]
memory.DAT_S[72] => wishbone_interface:data_interface.mem_rdata_line[72]
memory.DAT_S[73] => wishbone_interface:data_interface.mem_rdata_line[73]
memory.DAT_S[74] => wishbone_interface:data_interface.mem_rdata_line[74]
memory.DAT_S[75] => wishbone_interface:data_interface.mem_rdata_line[75]
memory.DAT_S[76] => wishbone_interface:data_interface.mem_rdata_line[76]
memory.DAT_S[77] => wishbone_interface:data_interface.mem_rdata_line[77]
memory.DAT_S[78] => wishbone_interface:data_interface.mem_rdata_line[78]
memory.DAT_S[79] => wishbone_interface:data_interface.mem_rdata_line[79]
memory.DAT_S[80] => wishbone_interface:data_interface.mem_rdata_line[80]
memory.DAT_S[81] => wishbone_interface:data_interface.mem_rdata_line[81]
memory.DAT_S[82] => wishbone_interface:data_interface.mem_rdata_line[82]
memory.DAT_S[83] => wishbone_interface:data_interface.mem_rdata_line[83]
memory.DAT_S[84] => wishbone_interface:data_interface.mem_rdata_line[84]
memory.DAT_S[85] => wishbone_interface:data_interface.mem_rdata_line[85]
memory.DAT_S[86] => wishbone_interface:data_interface.mem_rdata_line[86]
memory.DAT_S[87] => wishbone_interface:data_interface.mem_rdata_line[87]
memory.DAT_S[88] => wishbone_interface:data_interface.mem_rdata_line[88]
memory.DAT_S[89] => wishbone_interface:data_interface.mem_rdata_line[89]
memory.DAT_S[90] => wishbone_interface:data_interface.mem_rdata_line[90]
memory.DAT_S[91] => wishbone_interface:data_interface.mem_rdata_line[91]
memory.DAT_S[92] => wishbone_interface:data_interface.mem_rdata_line[92]
memory.DAT_S[93] => wishbone_interface:data_interface.mem_rdata_line[93]
memory.DAT_S[94] => wishbone_interface:data_interface.mem_rdata_line[94]
memory.DAT_S[95] => wishbone_interface:data_interface.mem_rdata_line[95]
memory.DAT_S[96] => wishbone_interface:data_interface.mem_rdata_line[96]
memory.DAT_S[97] => wishbone_interface:data_interface.mem_rdata_line[97]
memory.DAT_S[98] => wishbone_interface:data_interface.mem_rdata_line[98]
memory.DAT_S[99] => wishbone_interface:data_interface.mem_rdata_line[99]
memory.DAT_S[100] => wishbone_interface:data_interface.mem_rdata_line[100]
memory.DAT_S[101] => wishbone_interface:data_interface.mem_rdata_line[101]
memory.DAT_S[102] => wishbone_interface:data_interface.mem_rdata_line[102]
memory.DAT_S[103] => wishbone_interface:data_interface.mem_rdata_line[103]
memory.DAT_S[104] => wishbone_interface:data_interface.mem_rdata_line[104]
memory.DAT_S[105] => wishbone_interface:data_interface.mem_rdata_line[105]
memory.DAT_S[106] => wishbone_interface:data_interface.mem_rdata_line[106]
memory.DAT_S[107] => wishbone_interface:data_interface.mem_rdata_line[107]
memory.DAT_S[108] => wishbone_interface:data_interface.mem_rdata_line[108]
memory.DAT_S[109] => wishbone_interface:data_interface.mem_rdata_line[109]
memory.DAT_S[110] => wishbone_interface:data_interface.mem_rdata_line[110]
memory.DAT_S[111] => wishbone_interface:data_interface.mem_rdata_line[111]
memory.DAT_S[112] => wishbone_interface:data_interface.mem_rdata_line[112]
memory.DAT_S[113] => wishbone_interface:data_interface.mem_rdata_line[113]
memory.DAT_S[114] => wishbone_interface:data_interface.mem_rdata_line[114]
memory.DAT_S[115] => wishbone_interface:data_interface.mem_rdata_line[115]
memory.DAT_S[116] => wishbone_interface:data_interface.mem_rdata_line[116]
memory.DAT_S[117] => wishbone_interface:data_interface.mem_rdata_line[117]
memory.DAT_S[118] => wishbone_interface:data_interface.mem_rdata_line[118]
memory.DAT_S[119] => wishbone_interface:data_interface.mem_rdata_line[119]
memory.DAT_S[120] => wishbone_interface:data_interface.mem_rdata_line[120]
memory.DAT_S[121] => wishbone_interface:data_interface.mem_rdata_line[121]
memory.DAT_S[122] => wishbone_interface:data_interface.mem_rdata_line[122]
memory.DAT_S[123] => wishbone_interface:data_interface.mem_rdata_line[123]
memory.DAT_S[124] => wishbone_interface:data_interface.mem_rdata_line[124]
memory.DAT_S[125] => wishbone_interface:data_interface.mem_rdata_line[125]
memory.DAT_S[126] => wishbone_interface:data_interface.mem_rdata_line[126]
memory.DAT_S[127] => wishbone_interface:data_interface.mem_rdata_line[127]


|cpu|wishbone_interface:instr_interface
cpu_address[0] => ShiftLeft0.IN20
cpu_address[0] => ShiftRight0.IN7
cpu_address[0] => ShiftLeft1.IN119
cpu_address[0] => offset[0].DATAIN
cpu_address[1] => ShiftLeft0.IN19
cpu_address[1] => ShiftRight0.IN6
cpu_address[1] => ShiftLeft1.IN118
cpu_address[1] => offset[1].DATAIN
cpu_address[2] => ShiftLeft0.IN18
cpu_address[2] => ShiftRight0.IN5
cpu_address[2] => ShiftLeft1.IN117
cpu_address[2] => offset[2].DATAIN
cpu_address[3] => ShiftLeft0.IN17
cpu_address[3] => ShiftRight0.IN4
cpu_address[3] => ShiftLeft1.IN116
cpu_address[3] => offset[3].DATAIN
cpu_address[4] => mem_address[0].DATAIN
cpu_address[5] => mem_address[1].DATAIN
cpu_address[6] => mem_address[2].DATAIN
cpu_address[7] => mem_address[3].DATAIN
cpu_address[8] => mem_address[4].DATAIN
cpu_address[9] => mem_address[5].DATAIN
cpu_address[10] => mem_address[6].DATAIN
cpu_address[11] => mem_address[7].DATAIN
cpu_address[12] => mem_address[8].DATAIN
cpu_address[13] => mem_address[9].DATAIN
cpu_address[14] => mem_address[10].DATAIN
cpu_address[15] => mem_address[11].DATAIN
mem_rdata_line[0] => ShiftRight0.IN135
mem_rdata_line[1] => ShiftRight0.IN134
mem_rdata_line[2] => ShiftRight0.IN133
mem_rdata_line[3] => ShiftRight0.IN132
mem_rdata_line[4] => ShiftRight0.IN131
mem_rdata_line[5] => ShiftRight0.IN130
mem_rdata_line[6] => ShiftRight0.IN129
mem_rdata_line[7] => ShiftRight0.IN128
mem_rdata_line[8] => ShiftRight0.IN127
mem_rdata_line[9] => ShiftRight0.IN126
mem_rdata_line[10] => ShiftRight0.IN125
mem_rdata_line[11] => ShiftRight0.IN124
mem_rdata_line[12] => ShiftRight0.IN123
mem_rdata_line[13] => ShiftRight0.IN122
mem_rdata_line[14] => ShiftRight0.IN121
mem_rdata_line[15] => ShiftRight0.IN120
mem_rdata_line[16] => ShiftRight0.IN119
mem_rdata_line[17] => ShiftRight0.IN118
mem_rdata_line[18] => ShiftRight0.IN117
mem_rdata_line[19] => ShiftRight0.IN116
mem_rdata_line[20] => ShiftRight0.IN115
mem_rdata_line[21] => ShiftRight0.IN114
mem_rdata_line[22] => ShiftRight0.IN113
mem_rdata_line[23] => ShiftRight0.IN112
mem_rdata_line[24] => ShiftRight0.IN111
mem_rdata_line[25] => ShiftRight0.IN110
mem_rdata_line[26] => ShiftRight0.IN109
mem_rdata_line[27] => ShiftRight0.IN108
mem_rdata_line[28] => ShiftRight0.IN107
mem_rdata_line[29] => ShiftRight0.IN106
mem_rdata_line[30] => ShiftRight0.IN105
mem_rdata_line[31] => ShiftRight0.IN104
mem_rdata_line[32] => ShiftRight0.IN103
mem_rdata_line[33] => ShiftRight0.IN102
mem_rdata_line[34] => ShiftRight0.IN101
mem_rdata_line[35] => ShiftRight0.IN100
mem_rdata_line[36] => ShiftRight0.IN99
mem_rdata_line[37] => ShiftRight0.IN98
mem_rdata_line[38] => ShiftRight0.IN97
mem_rdata_line[39] => ShiftRight0.IN96
mem_rdata_line[40] => ShiftRight0.IN95
mem_rdata_line[41] => ShiftRight0.IN94
mem_rdata_line[42] => ShiftRight0.IN93
mem_rdata_line[43] => ShiftRight0.IN92
mem_rdata_line[44] => ShiftRight0.IN91
mem_rdata_line[45] => ShiftRight0.IN90
mem_rdata_line[46] => ShiftRight0.IN89
mem_rdata_line[47] => ShiftRight0.IN88
mem_rdata_line[48] => ShiftRight0.IN87
mem_rdata_line[49] => ShiftRight0.IN86
mem_rdata_line[50] => ShiftRight0.IN85
mem_rdata_line[51] => ShiftRight0.IN84
mem_rdata_line[52] => ShiftRight0.IN83
mem_rdata_line[53] => ShiftRight0.IN82
mem_rdata_line[54] => ShiftRight0.IN81
mem_rdata_line[55] => ShiftRight0.IN80
mem_rdata_line[56] => ShiftRight0.IN79
mem_rdata_line[57] => ShiftRight0.IN78
mem_rdata_line[58] => ShiftRight0.IN77
mem_rdata_line[59] => ShiftRight0.IN76
mem_rdata_line[60] => ShiftRight0.IN75
mem_rdata_line[61] => ShiftRight0.IN74
mem_rdata_line[62] => ShiftRight0.IN73
mem_rdata_line[63] => ShiftRight0.IN72
mem_rdata_line[64] => ShiftRight0.IN71
mem_rdata_line[65] => ShiftRight0.IN70
mem_rdata_line[66] => ShiftRight0.IN69
mem_rdata_line[67] => ShiftRight0.IN68
mem_rdata_line[68] => ShiftRight0.IN67
mem_rdata_line[69] => ShiftRight0.IN66
mem_rdata_line[70] => ShiftRight0.IN65
mem_rdata_line[71] => ShiftRight0.IN64
mem_rdata_line[72] => ShiftRight0.IN63
mem_rdata_line[73] => ShiftRight0.IN62
mem_rdata_line[74] => ShiftRight0.IN61
mem_rdata_line[75] => ShiftRight0.IN60
mem_rdata_line[76] => ShiftRight0.IN59
mem_rdata_line[77] => ShiftRight0.IN58
mem_rdata_line[78] => ShiftRight0.IN57
mem_rdata_line[79] => ShiftRight0.IN56
mem_rdata_line[80] => ShiftRight0.IN55
mem_rdata_line[81] => ShiftRight0.IN54
mem_rdata_line[82] => ShiftRight0.IN53
mem_rdata_line[83] => ShiftRight0.IN52
mem_rdata_line[84] => ShiftRight0.IN51
mem_rdata_line[85] => ShiftRight0.IN50
mem_rdata_line[86] => ShiftRight0.IN49
mem_rdata_line[87] => ShiftRight0.IN48
mem_rdata_line[88] => ShiftRight0.IN47
mem_rdata_line[89] => ShiftRight0.IN46
mem_rdata_line[90] => ShiftRight0.IN45
mem_rdata_line[91] => ShiftRight0.IN44
mem_rdata_line[92] => ShiftRight0.IN43
mem_rdata_line[93] => ShiftRight0.IN42
mem_rdata_line[94] => ShiftRight0.IN41
mem_rdata_line[95] => ShiftRight0.IN40
mem_rdata_line[96] => ShiftRight0.IN39
mem_rdata_line[97] => ShiftRight0.IN38
mem_rdata_line[98] => ShiftRight0.IN37
mem_rdata_line[99] => ShiftRight0.IN36
mem_rdata_line[100] => ShiftRight0.IN35
mem_rdata_line[101] => ShiftRight0.IN34
mem_rdata_line[102] => ShiftRight0.IN33
mem_rdata_line[103] => ShiftRight0.IN32
mem_rdata_line[104] => ShiftRight0.IN31
mem_rdata_line[105] => ShiftRight0.IN30
mem_rdata_line[106] => ShiftRight0.IN29
mem_rdata_line[107] => ShiftRight0.IN28
mem_rdata_line[108] => ShiftRight0.IN27
mem_rdata_line[109] => ShiftRight0.IN26
mem_rdata_line[110] => ShiftRight0.IN25
mem_rdata_line[111] => ShiftRight0.IN24
mem_rdata_line[112] => ShiftRight0.IN23
mem_rdata_line[113] => ShiftRight0.IN22
mem_rdata_line[114] => ShiftRight0.IN21
mem_rdata_line[115] => ShiftRight0.IN20
mem_rdata_line[116] => ShiftRight0.IN19
mem_rdata_line[117] => ShiftRight0.IN18
mem_rdata_line[118] => ShiftRight0.IN17
mem_rdata_line[119] => ShiftRight0.IN16
mem_rdata_line[120] => ShiftRight0.IN15
mem_rdata_line[121] => ShiftRight0.IN14
mem_rdata_line[122] => ShiftRight0.IN13
mem_rdata_line[123] => ShiftRight0.IN12
mem_rdata_line[124] => ShiftRight0.IN11
mem_rdata_line[125] => ShiftRight0.IN10
mem_rdata_line[126] => ShiftRight0.IN9
mem_rdata_line[127] => ShiftRight0.IN8
write_data_cpu[0] => ShiftLeft1.IN135
write_data_cpu[1] => ShiftLeft1.IN134
write_data_cpu[2] => ShiftLeft1.IN133
write_data_cpu[3] => ShiftLeft1.IN132
write_data_cpu[4] => ShiftLeft1.IN131
write_data_cpu[5] => ShiftLeft1.IN130
write_data_cpu[6] => ShiftLeft1.IN129
write_data_cpu[7] => ShiftLeft1.IN128
write_data_cpu[8] => ShiftLeft1.IN127
write_data_cpu[9] => ShiftLeft1.IN126
write_data_cpu[10] => ShiftLeft1.IN125
write_data_cpu[11] => ShiftLeft1.IN124
write_data_cpu[12] => ShiftLeft1.IN123
write_data_cpu[13] => ShiftLeft1.IN122
write_data_cpu[14] => ShiftLeft1.IN121
write_data_cpu[15] => ShiftLeft1.IN120
mem_address[0] <= cpu_address[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= cpu_address[5].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= cpu_address[6].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= cpu_address[7].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= cpu_address[8].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= cpu_address[9].DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= cpu_address[10].DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= cpu_address[11].DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= cpu_address[12].DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= cpu_address[13].DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= cpu_address[14].DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= cpu_address[15].DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[0] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[1] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[2] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[3] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[4] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[5] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[6] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[7] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[8] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[9] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[10] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[11] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[12] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[13] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[14] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[15] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[16] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[17] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[18] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[19] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[20] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[21] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[22] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[23] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[24] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[25] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[26] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[27] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[28] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[29] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[30] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[31] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[32] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[33] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[34] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[35] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[36] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[37] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[38] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[39] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[40] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[41] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[42] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[43] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[44] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[45] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[46] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[47] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[48] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[49] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[50] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[51] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[52] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[53] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[54] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[55] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[56] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[57] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[58] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[59] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[60] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[61] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[62] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[63] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[64] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[65] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[66] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[67] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[68] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[69] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[70] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[71] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[72] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[73] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[74] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[75] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[76] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[77] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[78] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[79] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[80] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[81] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[82] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[83] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[84] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[85] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[86] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[87] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[88] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[89] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[90] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[91] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[92] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[93] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[94] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[95] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[96] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[97] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[98] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[99] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[100] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[101] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[102] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[103] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[104] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[105] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[106] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[107] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[108] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[109] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[110] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[111] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[112] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[113] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[114] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[115] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[116] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[117] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[118] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[119] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[120] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[121] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[122] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[123] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[124] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[125] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[126] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[127] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
mem_rdata[0] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
mem_rdata[1] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
mem_rdata[2] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
mem_rdata[3] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
mem_rdata[4] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
mem_rdata[5] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
mem_rdata[6] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
mem_rdata[7] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
mem_rdata[8] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
mem_rdata[9] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
mem_rdata[10] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
mem_rdata[11] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
mem_rdata[12] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
mem_rdata[13] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
mem_rdata[14] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
mem_rdata[15] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
offset[0] <= cpu_address[0].DB_MAX_OUTPUT_PORT_TYPE
offset[1] <= cpu_address[1].DB_MAX_OUTPUT_PORT_TYPE
offset[2] <= cpu_address[2].DB_MAX_OUTPUT_PORT_TYPE
offset[3] <= cpu_address[3].DB_MAX_OUTPUT_PORT_TYPE
select[0] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
select[1] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
select[2] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
select[3] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
select[4] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
select[5] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
select[6] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
select[7] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
select[8] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
select[9] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
select[10] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
select[11] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
select[12] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
select[13] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
select[14] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
select[15] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE


|cpu|wishbone_interface:data_interface
cpu_address[0] => ShiftLeft0.IN20
cpu_address[0] => ShiftRight0.IN7
cpu_address[0] => ShiftLeft1.IN119
cpu_address[0] => offset[0].DATAIN
cpu_address[1] => ShiftLeft0.IN19
cpu_address[1] => ShiftRight0.IN6
cpu_address[1] => ShiftLeft1.IN118
cpu_address[1] => offset[1].DATAIN
cpu_address[2] => ShiftLeft0.IN18
cpu_address[2] => ShiftRight0.IN5
cpu_address[2] => ShiftLeft1.IN117
cpu_address[2] => offset[2].DATAIN
cpu_address[3] => ShiftLeft0.IN17
cpu_address[3] => ShiftRight0.IN4
cpu_address[3] => ShiftLeft1.IN116
cpu_address[3] => offset[3].DATAIN
cpu_address[4] => mem_address[0].DATAIN
cpu_address[5] => mem_address[1].DATAIN
cpu_address[6] => mem_address[2].DATAIN
cpu_address[7] => mem_address[3].DATAIN
cpu_address[8] => mem_address[4].DATAIN
cpu_address[9] => mem_address[5].DATAIN
cpu_address[10] => mem_address[6].DATAIN
cpu_address[11] => mem_address[7].DATAIN
cpu_address[12] => mem_address[8].DATAIN
cpu_address[13] => mem_address[9].DATAIN
cpu_address[14] => mem_address[10].DATAIN
cpu_address[15] => mem_address[11].DATAIN
mem_rdata_line[0] => ShiftRight0.IN135
mem_rdata_line[1] => ShiftRight0.IN134
mem_rdata_line[2] => ShiftRight0.IN133
mem_rdata_line[3] => ShiftRight0.IN132
mem_rdata_line[4] => ShiftRight0.IN131
mem_rdata_line[5] => ShiftRight0.IN130
mem_rdata_line[6] => ShiftRight0.IN129
mem_rdata_line[7] => ShiftRight0.IN128
mem_rdata_line[8] => ShiftRight0.IN127
mem_rdata_line[9] => ShiftRight0.IN126
mem_rdata_line[10] => ShiftRight0.IN125
mem_rdata_line[11] => ShiftRight0.IN124
mem_rdata_line[12] => ShiftRight0.IN123
mem_rdata_line[13] => ShiftRight0.IN122
mem_rdata_line[14] => ShiftRight0.IN121
mem_rdata_line[15] => ShiftRight0.IN120
mem_rdata_line[16] => ShiftRight0.IN119
mem_rdata_line[17] => ShiftRight0.IN118
mem_rdata_line[18] => ShiftRight0.IN117
mem_rdata_line[19] => ShiftRight0.IN116
mem_rdata_line[20] => ShiftRight0.IN115
mem_rdata_line[21] => ShiftRight0.IN114
mem_rdata_line[22] => ShiftRight0.IN113
mem_rdata_line[23] => ShiftRight0.IN112
mem_rdata_line[24] => ShiftRight0.IN111
mem_rdata_line[25] => ShiftRight0.IN110
mem_rdata_line[26] => ShiftRight0.IN109
mem_rdata_line[27] => ShiftRight0.IN108
mem_rdata_line[28] => ShiftRight0.IN107
mem_rdata_line[29] => ShiftRight0.IN106
mem_rdata_line[30] => ShiftRight0.IN105
mem_rdata_line[31] => ShiftRight0.IN104
mem_rdata_line[32] => ShiftRight0.IN103
mem_rdata_line[33] => ShiftRight0.IN102
mem_rdata_line[34] => ShiftRight0.IN101
mem_rdata_line[35] => ShiftRight0.IN100
mem_rdata_line[36] => ShiftRight0.IN99
mem_rdata_line[37] => ShiftRight0.IN98
mem_rdata_line[38] => ShiftRight0.IN97
mem_rdata_line[39] => ShiftRight0.IN96
mem_rdata_line[40] => ShiftRight0.IN95
mem_rdata_line[41] => ShiftRight0.IN94
mem_rdata_line[42] => ShiftRight0.IN93
mem_rdata_line[43] => ShiftRight0.IN92
mem_rdata_line[44] => ShiftRight0.IN91
mem_rdata_line[45] => ShiftRight0.IN90
mem_rdata_line[46] => ShiftRight0.IN89
mem_rdata_line[47] => ShiftRight0.IN88
mem_rdata_line[48] => ShiftRight0.IN87
mem_rdata_line[49] => ShiftRight0.IN86
mem_rdata_line[50] => ShiftRight0.IN85
mem_rdata_line[51] => ShiftRight0.IN84
mem_rdata_line[52] => ShiftRight0.IN83
mem_rdata_line[53] => ShiftRight0.IN82
mem_rdata_line[54] => ShiftRight0.IN81
mem_rdata_line[55] => ShiftRight0.IN80
mem_rdata_line[56] => ShiftRight0.IN79
mem_rdata_line[57] => ShiftRight0.IN78
mem_rdata_line[58] => ShiftRight0.IN77
mem_rdata_line[59] => ShiftRight0.IN76
mem_rdata_line[60] => ShiftRight0.IN75
mem_rdata_line[61] => ShiftRight0.IN74
mem_rdata_line[62] => ShiftRight0.IN73
mem_rdata_line[63] => ShiftRight0.IN72
mem_rdata_line[64] => ShiftRight0.IN71
mem_rdata_line[65] => ShiftRight0.IN70
mem_rdata_line[66] => ShiftRight0.IN69
mem_rdata_line[67] => ShiftRight0.IN68
mem_rdata_line[68] => ShiftRight0.IN67
mem_rdata_line[69] => ShiftRight0.IN66
mem_rdata_line[70] => ShiftRight0.IN65
mem_rdata_line[71] => ShiftRight0.IN64
mem_rdata_line[72] => ShiftRight0.IN63
mem_rdata_line[73] => ShiftRight0.IN62
mem_rdata_line[74] => ShiftRight0.IN61
mem_rdata_line[75] => ShiftRight0.IN60
mem_rdata_line[76] => ShiftRight0.IN59
mem_rdata_line[77] => ShiftRight0.IN58
mem_rdata_line[78] => ShiftRight0.IN57
mem_rdata_line[79] => ShiftRight0.IN56
mem_rdata_line[80] => ShiftRight0.IN55
mem_rdata_line[81] => ShiftRight0.IN54
mem_rdata_line[82] => ShiftRight0.IN53
mem_rdata_line[83] => ShiftRight0.IN52
mem_rdata_line[84] => ShiftRight0.IN51
mem_rdata_line[85] => ShiftRight0.IN50
mem_rdata_line[86] => ShiftRight0.IN49
mem_rdata_line[87] => ShiftRight0.IN48
mem_rdata_line[88] => ShiftRight0.IN47
mem_rdata_line[89] => ShiftRight0.IN46
mem_rdata_line[90] => ShiftRight0.IN45
mem_rdata_line[91] => ShiftRight0.IN44
mem_rdata_line[92] => ShiftRight0.IN43
mem_rdata_line[93] => ShiftRight0.IN42
mem_rdata_line[94] => ShiftRight0.IN41
mem_rdata_line[95] => ShiftRight0.IN40
mem_rdata_line[96] => ShiftRight0.IN39
mem_rdata_line[97] => ShiftRight0.IN38
mem_rdata_line[98] => ShiftRight0.IN37
mem_rdata_line[99] => ShiftRight0.IN36
mem_rdata_line[100] => ShiftRight0.IN35
mem_rdata_line[101] => ShiftRight0.IN34
mem_rdata_line[102] => ShiftRight0.IN33
mem_rdata_line[103] => ShiftRight0.IN32
mem_rdata_line[104] => ShiftRight0.IN31
mem_rdata_line[105] => ShiftRight0.IN30
mem_rdata_line[106] => ShiftRight0.IN29
mem_rdata_line[107] => ShiftRight0.IN28
mem_rdata_line[108] => ShiftRight0.IN27
mem_rdata_line[109] => ShiftRight0.IN26
mem_rdata_line[110] => ShiftRight0.IN25
mem_rdata_line[111] => ShiftRight0.IN24
mem_rdata_line[112] => ShiftRight0.IN23
mem_rdata_line[113] => ShiftRight0.IN22
mem_rdata_line[114] => ShiftRight0.IN21
mem_rdata_line[115] => ShiftRight0.IN20
mem_rdata_line[116] => ShiftRight0.IN19
mem_rdata_line[117] => ShiftRight0.IN18
mem_rdata_line[118] => ShiftRight0.IN17
mem_rdata_line[119] => ShiftRight0.IN16
mem_rdata_line[120] => ShiftRight0.IN15
mem_rdata_line[121] => ShiftRight0.IN14
mem_rdata_line[122] => ShiftRight0.IN13
mem_rdata_line[123] => ShiftRight0.IN12
mem_rdata_line[124] => ShiftRight0.IN11
mem_rdata_line[125] => ShiftRight0.IN10
mem_rdata_line[126] => ShiftRight0.IN9
mem_rdata_line[127] => ShiftRight0.IN8
write_data_cpu[0] => ShiftLeft1.IN135
write_data_cpu[1] => ShiftLeft1.IN134
write_data_cpu[2] => ShiftLeft1.IN133
write_data_cpu[3] => ShiftLeft1.IN132
write_data_cpu[4] => ShiftLeft1.IN131
write_data_cpu[5] => ShiftLeft1.IN130
write_data_cpu[6] => ShiftLeft1.IN129
write_data_cpu[7] => ShiftLeft1.IN128
write_data_cpu[8] => ShiftLeft1.IN127
write_data_cpu[9] => ShiftLeft1.IN126
write_data_cpu[10] => ShiftLeft1.IN125
write_data_cpu[11] => ShiftLeft1.IN124
write_data_cpu[12] => ShiftLeft1.IN123
write_data_cpu[13] => ShiftLeft1.IN122
write_data_cpu[14] => ShiftLeft1.IN121
write_data_cpu[15] => ShiftLeft1.IN120
mem_address[0] <= cpu_address[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= cpu_address[5].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= cpu_address[6].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= cpu_address[7].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= cpu_address[8].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= cpu_address[9].DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= cpu_address[10].DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= cpu_address[11].DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= cpu_address[12].DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= cpu_address[13].DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= cpu_address[14].DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= cpu_address[15].DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[0] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[1] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[2] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[3] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[4] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[5] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[6] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[7] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[8] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[9] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[10] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[11] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[12] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[13] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[14] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[15] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[16] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[17] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[18] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[19] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[20] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[21] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[22] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[23] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[24] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[25] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[26] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[27] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[28] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[29] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[30] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[31] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[32] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[33] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[34] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[35] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[36] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[37] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[38] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[39] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[40] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[41] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[42] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[43] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[44] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[45] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[46] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[47] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[48] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[49] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[50] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[51] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[52] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[53] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[54] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[55] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[56] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[57] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[58] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[59] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[60] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[61] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[62] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[63] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[64] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[65] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[66] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[67] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[68] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[69] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[70] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[71] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[72] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[73] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[74] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[75] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[76] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[77] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[78] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[79] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[80] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[81] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[82] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[83] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[84] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[85] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[86] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[87] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[88] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[89] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[90] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[91] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[92] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[93] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[94] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[95] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[96] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[97] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[98] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[99] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[100] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[101] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[102] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[103] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[104] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[105] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[106] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[107] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[108] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[109] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[110] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[111] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[112] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[113] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[114] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[115] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[116] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[117] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[118] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[119] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[120] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[121] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[122] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[123] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[124] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[125] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[126] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
write_data_mem[127] <= ShiftLeft1.DB_MAX_OUTPUT_PORT_TYPE
mem_rdata[0] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
mem_rdata[1] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
mem_rdata[2] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
mem_rdata[3] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
mem_rdata[4] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
mem_rdata[5] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
mem_rdata[6] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
mem_rdata[7] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
mem_rdata[8] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
mem_rdata[9] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
mem_rdata[10] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
mem_rdata[11] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
mem_rdata[12] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
mem_rdata[13] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
mem_rdata[14] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
mem_rdata[15] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
offset[0] <= cpu_address[0].DB_MAX_OUTPUT_PORT_TYPE
offset[1] <= cpu_address[1].DB_MAX_OUTPUT_PORT_TYPE
offset[2] <= cpu_address[2].DB_MAX_OUTPUT_PORT_TYPE
offset[3] <= cpu_address[3].DB_MAX_OUTPUT_PORT_TYPE
select[0] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
select[1] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
select[2] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
select[3] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
select[4] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
select[5] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
select[6] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
select[7] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
select[8] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
select[9] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
select[10] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
select[11] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
select[12] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
select[13] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
select[14] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
select[15] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE


|cpu|cpu_datapath:cd
clk => register:pc.clk
clk => ifid:ifid_register.clk
clk => regfile:r.clk
clk => idex:idex_register.clk
clk => exmem:exmem_register.clk
clk => register:MDR.clk
clk => register:MAR.clk
clk => memwb:memwb_register.clk
clk => register:CC.clk
instr[0] => ifid:ifid_register.instr[0]
instr[1] => ifid:ifid_register.instr[1]
instr[2] => ifid:ifid_register.instr[2]
instr[3] => ifid:ifid_register.instr[3]
instr[4] => control_rom:cr.bits4_5_11[2]
instr[4] => ifid:ifid_register.instr[4]
instr[5] => control_rom:cr.bits4_5_11[1]
instr[5] => ifid:ifid_register.instr[5]
instr[6] => ifid:ifid_register.instr[6]
instr[7] => ifid:ifid_register.instr[7]
instr[8] => ifid:ifid_register.instr[8]
instr[9] => ifid:ifid_register.instr[9]
instr[10] => ifid:ifid_register.instr[10]
instr[11] => control_rom:cr.bits4_5_11[0]
instr[11] => ifid:ifid_register.instr[11]
instr[12] => control_rom:cr.opcode[0]
instr[12] => ifid:ifid_register.instr[12]
instr[13] => control_rom:cr.opcode[1]
instr[13] => ifid:ifid_register.instr[13]
instr[14] => control_rom:cr.opcode[2]
instr[14] => ifid:ifid_register.instr[14]
instr[15] => control_rom:cr.opcode[3]
instr[15] => ifid:ifid_register.instr[15]
instruction_response => ifid:ifid_register.mem_resp
mem_rdata[0] => mem_rdata[0].IN1
mem_rdata[1] => mem_rdata[1].IN1
mem_rdata[2] => mem_rdata[2].IN1
mem_rdata[3] => mem_rdata[3].IN1
mem_rdata[4] => mem_rdata[4].IN1
mem_rdata[5] => mem_rdata[5].IN1
mem_rdata[6] => mem_rdata[6].IN1
mem_rdata[7] => mem_rdata[7].IN1
mem_rdata[8] => mem_rdata[8].IN1
mem_rdata[9] => mem_rdata[9].IN1
mem_rdata[10] => mem_rdata[10].IN1
mem_rdata[11] => mem_rdata[11].IN1
mem_rdata[12] => mem_rdata[12].IN1
mem_rdata[13] => mem_rdata[13].IN1
mem_rdata[14] => mem_rdata[14].IN1
mem_rdata[15] => mem_rdata[15].IN1
data_response => memwb:memwb_register.data_response
instruction_address[0] <= pc_out[0].DB_MAX_OUTPUT_PORT_TYPE
instruction_address[1] <= pc_out[1].DB_MAX_OUTPUT_PORT_TYPE
instruction_address[2] <= pc_out[2].DB_MAX_OUTPUT_PORT_TYPE
instruction_address[3] <= pc_out[3].DB_MAX_OUTPUT_PORT_TYPE
instruction_address[4] <= pc_out[4].DB_MAX_OUTPUT_PORT_TYPE
instruction_address[5] <= pc_out[5].DB_MAX_OUTPUT_PORT_TYPE
instruction_address[6] <= pc_out[6].DB_MAX_OUTPUT_PORT_TYPE
instruction_address[7] <= pc_out[7].DB_MAX_OUTPUT_PORT_TYPE
instruction_address[8] <= pc_out[8].DB_MAX_OUTPUT_PORT_TYPE
instruction_address[9] <= pc_out[9].DB_MAX_OUTPUT_PORT_TYPE
instruction_address[10] <= pc_out[10].DB_MAX_OUTPUT_PORT_TYPE
instruction_address[11] <= pc_out[11].DB_MAX_OUTPUT_PORT_TYPE
instruction_address[12] <= pc_out[12].DB_MAX_OUTPUT_PORT_TYPE
instruction_address[13] <= pc_out[13].DB_MAX_OUTPUT_PORT_TYPE
instruction_address[14] <= pc_out[14].DB_MAX_OUTPUT_PORT_TYPE
instruction_address[15] <= pc_out[15].DB_MAX_OUTPUT_PORT_TYPE
mem_address[0] <= register:MAR.out[0]
mem_address[1] <= register:MAR.out[1]
mem_address[2] <= register:MAR.out[2]
mem_address[3] <= register:MAR.out[3]
mem_address[4] <= register:MAR.out[4]
mem_address[5] <= register:MAR.out[5]
mem_address[6] <= register:MAR.out[6]
mem_address[7] <= register:MAR.out[7]
mem_address[8] <= register:MAR.out[8]
mem_address[9] <= register:MAR.out[9]
mem_address[10] <= register:MAR.out[10]
mem_address[11] <= register:MAR.out[11]
mem_address[12] <= register:MAR.out[12]
mem_address[13] <= register:MAR.out[13]
mem_address[14] <= register:MAR.out[14]
mem_address[15] <= register:MAR.out[15]
write_data[0] <= mem_wdata[0].DB_MAX_OUTPUT_PORT_TYPE
write_data[1] <= mem_wdata[1].DB_MAX_OUTPUT_PORT_TYPE
write_data[2] <= mem_wdata[2].DB_MAX_OUTPUT_PORT_TYPE
write_data[3] <= mem_wdata[3].DB_MAX_OUTPUT_PORT_TYPE
write_data[4] <= mem_wdata[4].DB_MAX_OUTPUT_PORT_TYPE
write_data[5] <= mem_wdata[5].DB_MAX_OUTPUT_PORT_TYPE
write_data[6] <= mem_wdata[6].DB_MAX_OUTPUT_PORT_TYPE
write_data[7] <= mem_wdata[7].DB_MAX_OUTPUT_PORT_TYPE
write_data[8] <= mem_wdata[8].DB_MAX_OUTPUT_PORT_TYPE
write_data[9] <= mem_wdata[9].DB_MAX_OUTPUT_PORT_TYPE
write_data[10] <= mem_wdata[10].DB_MAX_OUTPUT_PORT_TYPE
write_data[11] <= mem_wdata[11].DB_MAX_OUTPUT_PORT_TYPE
write_data[12] <= mem_wdata[12].DB_MAX_OUTPUT_PORT_TYPE
write_data[13] <= mem_wdata[13].DB_MAX_OUTPUT_PORT_TYPE
write_data[14] <= mem_wdata[14].DB_MAX_OUTPUT_PORT_TYPE
write_data[15] <= mem_wdata[15].DB_MAX_OUTPUT_PORT_TYPE
instruction_request <= ifid:ifid_register.mem_request
data_request <= memwb:memwb_register.data_request
write_enable <= memwb:memwb_register.ctrl_word_out.mem_write


|cpu|cpu_datapath:cd|register:pc
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => data[4].ENA
load => data[3].ENA
load => data[2].ENA
load => data[1].ENA
load => data[0].ENA
load => data[5].ENA
load => data[6].ENA
load => data[7].ENA
load => data[8].ENA
load => data[9].ENA
load => data[10].ENA
load => data[11].ENA
load => data[12].ENA
load => data[13].ENA
load => data[14].ENA
load => data[15].ENA
in[0] => data[0].DATAIN
in[1] => data[1].DATAIN
in[2] => data[2].DATAIN
in[3] => data[3].DATAIN
in[4] => data[4].DATAIN
in[5] => data[5].DATAIN
in[6] => data[6].DATAIN
in[7] => data[7].DATAIN
in[8] => data[8].DATAIN
in[9] => data[9].DATAIN
in[10] => data[10].DATAIN
in[11] => data[11].DATAIN
in[12] => data[12].DATAIN
in[13] => data[13].DATAIN
in[14] => data[14].DATAIN
in[15] => data[15].DATAIN
out[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE


|cpu|cpu_datapath:cd|mux2:pcmux
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
a[0] => f.DATAB
a[1] => f.DATAB
a[2] => f.DATAB
a[3] => f.DATAB
a[4] => f.DATAB
a[5] => f.DATAB
a[6] => f.DATAB
a[7] => f.DATAB
a[8] => f.DATAB
a[9] => f.DATAB
a[10] => f.DATAB
a[11] => f.DATAB
a[12] => f.DATAB
a[13] => f.DATAB
a[14] => f.DATAB
a[15] => f.DATAB
b[0] => f.DATAA
b[1] => f.DATAA
b[2] => f.DATAA
b[3] => f.DATAA
b[4] => f.DATAA
b[5] => f.DATAA
b[6] => f.DATAA
b[7] => f.DATAA
b[8] => f.DATAA
b[9] => f.DATAA
b[10] => f.DATAA
b[11] => f.DATAA
b[12] => f.DATAA
b[13] => f.DATAA
b[14] => f.DATAA
b[15] => f.DATAA
f[0] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[8] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[9] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[10] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[11] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[12] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[13] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[14] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[15] <= f.DB_MAX_OUTPUT_PORT_TYPE


|cpu|cpu_datapath:cd|plus2:pc_plus2
in[0] => out[0].DATAIN
in[1] => Add0.IN30
in[2] => Add0.IN29
in[3] => Add0.IN28
in[4] => Add0.IN27
in[5] => Add0.IN26
in[6] => Add0.IN25
in[7] => Add0.IN24
in[8] => Add0.IN23
in[9] => Add0.IN22
in[10] => Add0.IN21
in[11] => Add0.IN20
in[12] => Add0.IN19
in[13] => Add0.IN18
in[14] => Add0.IN17
in[15] => Add0.IN16
out[0] <= in[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|cpu|cpu_datapath:cd|mux2:offsetmux
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
a[0] => f.DATAB
a[1] => f.DATAB
a[2] => f.DATAB
a[3] => f.DATAB
a[4] => f.DATAB
a[5] => f.DATAB
a[6] => f.DATAB
a[7] => f.DATAB
a[8] => f.DATAB
a[9] => f.DATAB
a[10] => f.DATAB
a[11] => f.DATAB
a[12] => f.DATAB
a[13] => f.DATAB
a[14] => f.DATAB
a[15] => f.DATAB
b[0] => f.DATAA
b[1] => f.DATAA
b[2] => f.DATAA
b[3] => f.DATAA
b[4] => f.DATAA
b[5] => f.DATAA
b[6] => f.DATAA
b[7] => f.DATAA
b[8] => f.DATAA
b[9] => f.DATAA
b[10] => f.DATAA
b[11] => f.DATAA
b[12] => f.DATAA
b[13] => f.DATAA
b[14] => f.DATAA
b[15] => f.DATAA
f[0] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[8] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[9] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[10] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[11] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[12] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[13] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[14] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[15] <= f.DB_MAX_OUTPUT_PORT_TYPE


|cpu|cpu_datapath:cd|adj:adj11
in[0] => out2[0].DATAIN
in[0] => out[1].DATAIN
in[1] => out2[1].DATAIN
in[1] => out[2].DATAIN
in[2] => out2[2].DATAIN
in[2] => out[3].DATAIN
in[3] => out2[3].DATAIN
in[3] => out[4].DATAIN
in[4] => out2[4].DATAIN
in[4] => out[5].DATAIN
in[5] => out2[5].DATAIN
in[5] => out[6].DATAIN
in[6] => out2[6].DATAIN
in[6] => out[7].DATAIN
in[7] => out2[7].DATAIN
in[7] => out[8].DATAIN
in[8] => out2[8].DATAIN
in[8] => out[9].DATAIN
in[9] => out2[9].DATAIN
in[9] => out[10].DATAIN
in[10] => out2[10].DATAIN
in[10] => out[15].DATAIN
in[10] => out[14].DATAIN
in[10] => out[13].DATAIN
in[10] => out[12].DATAIN
in[10] => out[11].DATAIN
in[10] => out2[15].DATAIN
in[10] => out2[14].DATAIN
in[10] => out2[13].DATAIN
in[10] => out2[12].DATAIN
in[10] => out2[11].DATAIN
out[0] <= <GND>
out[1] <= in[0].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= in[1].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= in[2].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= in[3].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= in[4].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= in[6].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= in[7].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= in[9].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= in[10].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= in[10].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= in[10].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= in[10].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= in[10].DB_MAX_OUTPUT_PORT_TYPE
out2[0] <= in[0].DB_MAX_OUTPUT_PORT_TYPE
out2[1] <= in[1].DB_MAX_OUTPUT_PORT_TYPE
out2[2] <= in[2].DB_MAX_OUTPUT_PORT_TYPE
out2[3] <= in[3].DB_MAX_OUTPUT_PORT_TYPE
out2[4] <= in[4].DB_MAX_OUTPUT_PORT_TYPE
out2[5] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out2[6] <= in[6].DB_MAX_OUTPUT_PORT_TYPE
out2[7] <= in[7].DB_MAX_OUTPUT_PORT_TYPE
out2[8] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
out2[9] <= in[9].DB_MAX_OUTPUT_PORT_TYPE
out2[10] <= in[10].DB_MAX_OUTPUT_PORT_TYPE
out2[11] <= in[10].DB_MAX_OUTPUT_PORT_TYPE
out2[12] <= in[10].DB_MAX_OUTPUT_PORT_TYPE
out2[13] <= in[10].DB_MAX_OUTPUT_PORT_TYPE
out2[14] <= in[10].DB_MAX_OUTPUT_PORT_TYPE
out2[15] <= in[10].DB_MAX_OUTPUT_PORT_TYPE


|cpu|cpu_datapath:cd|control_rom:cr
opcode[0] => Equal0.IN7
opcode[0] => Equal1.IN7
opcode[0] => Equal2.IN7
opcode[0] => Equal3.IN7
opcode[0] => Equal4.IN7
opcode[0] => Equal5.IN7
opcode[0] => ctrl.DATAA
opcode[1] => Equal0.IN6
opcode[1] => Equal1.IN6
opcode[1] => Equal2.IN6
opcode[1] => Equal3.IN6
opcode[1] => Equal4.IN6
opcode[1] => Equal5.IN6
opcode[1] => ctrl.DATAA
opcode[2] => Equal0.IN5
opcode[2] => Equal1.IN5
opcode[2] => Equal2.IN5
opcode[2] => Equal3.IN5
opcode[2] => Equal4.IN5
opcode[2] => Equal5.IN5
opcode[2] => ctrl.DATAA
opcode[3] => Equal0.IN4
opcode[3] => Equal1.IN4
opcode[3] => Equal2.IN4
opcode[3] => Equal3.IN4
opcode[3] => Equal4.IN4
opcode[3] => Equal5.IN4
opcode[3] => ctrl.DATAA
bits4_5_11[0] => ~NO_FANOUT~
bits4_5_11[1] => ~NO_FANOUT~
bits4_5_11[2] => ~NO_FANOUT~
ctrl.mdrmux_sel <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
ctrl.marmux_sel <= <GND>
ctrl.regfilemux_sel <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
ctrl.storemux_sel <= <GND>
ctrl.offsetmux_sel <= <GND>
ctrl.mem_write <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
ctrl.mem_read <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
ctrl.pcmux_sel <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
ctrl.alumux_sel <= <GND>
ctrl.load_regfile <= ctrl.DB_MAX_OUTPUT_PORT_TYPE
ctrl.load_pc <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
ctrl.load_cc <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
ctrl.aluop[0] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
ctrl.aluop[1] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
ctrl.aluop[2] <= <GND>
ctrl.aluop[3] <= <GND>
ctrl.opcode[0] <= ctrl.DB_MAX_OUTPUT_PORT_TYPE
ctrl.opcode[1] <= ctrl.DB_MAX_OUTPUT_PORT_TYPE
ctrl.opcode[2] <= ctrl.DB_MAX_OUTPUT_PORT_TYPE
ctrl.opcode[3] <= ctrl.DB_MAX_OUTPUT_PORT_TYPE


|cpu|cpu_datapath:cd|ifid:ifid_register
clk => mem_request~reg0.CLK
clk => ready~reg0.CLK
clk => imm5[0]~reg0.CLK
clk => imm5[1]~reg0.CLK
clk => imm5[2]~reg0.CLK
clk => imm5[3]~reg0.CLK
clk => imm5[4]~reg0.CLK
clk => imm5[5]~reg0.CLK
clk => imm5[6]~reg0.CLK
clk => imm5[7]~reg0.CLK
clk => imm5[8]~reg0.CLK
clk => imm5[9]~reg0.CLK
clk => imm5[10]~reg0.CLK
clk => imm5[11]~reg0.CLK
clk => imm5[12]~reg0.CLK
clk => imm5[13]~reg0.CLK
clk => imm5[14]~reg0.CLK
clk => imm5[15]~reg0.CLK
clk => offset11[0]~reg0.CLK
clk => offset11[1]~reg0.CLK
clk => offset11[2]~reg0.CLK
clk => offset11[3]~reg0.CLK
clk => offset11[4]~reg0.CLK
clk => offset11[5]~reg0.CLK
clk => offset11[6]~reg0.CLK
clk => offset11[7]~reg0.CLK
clk => offset11[8]~reg0.CLK
clk => offset11[9]~reg0.CLK
clk => offset11[10]~reg0.CLK
clk => offset9[0]~reg0.CLK
clk => offset9[1]~reg0.CLK
clk => offset9[2]~reg0.CLK
clk => offset9[3]~reg0.CLK
clk => offset9[4]~reg0.CLK
clk => offset9[5]~reg0.CLK
clk => offset9[6]~reg0.CLK
clk => offset9[7]~reg0.CLK
clk => offset9[8]~reg0.CLK
clk => offset6[0]~reg0.CLK
clk => offset6[1]~reg0.CLK
clk => offset6[2]~reg0.CLK
clk => offset6[3]~reg0.CLK
clk => offset6[4]~reg0.CLK
clk => offset6[5]~reg0.CLK
clk => src2[0]~reg0.CLK
clk => src2[1]~reg0.CLK
clk => src2[2]~reg0.CLK
clk => src1[0]~reg0.CLK
clk => src1[1]~reg0.CLK
clk => src1[2]~reg0.CLK
clk => dest[0]~reg0.CLK
clk => dest[1]~reg0.CLK
clk => dest[2]~reg0.CLK
clk => ctrl_word_out.mdrmux_sel~reg0.CLK
clk => ctrl_word_out.marmux_sel~reg0.CLK
clk => ctrl_word_out.regfilemux_sel~reg0.CLK
clk => ctrl_word_out.storemux_sel~reg0.CLK
clk => ctrl_word_out.offsetmux_sel~reg0.CLK
clk => ctrl_word_out.mem_write~reg0.CLK
clk => ctrl_word_out.mem_read~reg0.CLK
clk => ctrl_word_out.pcmux_sel~reg0.CLK
clk => ctrl_word_out.alumux_sel~reg0.CLK
clk => ctrl_word_out.load_regfile~reg0.CLK
clk => ctrl_word_out.load_pc~reg0.CLK
clk => ctrl_word_out.load_cc~reg0.CLK
clk => ctrl_word_out.aluop[0]~reg0.CLK
clk => ctrl_word_out.aluop[1]~reg0.CLK
clk => ctrl_word_out.aluop[2]~reg0.CLK
clk => ctrl_word_out.aluop[3]~reg0.CLK
clk => ctrl_word_out.opcode[0]~reg0.CLK
clk => ctrl_word_out.opcode[1]~reg0.CLK
clk => ctrl_word_out.opcode[2]~reg0.CLK
clk => ctrl_word_out.opcode[3]~reg0.CLK
clk => pc[0]~reg0.CLK
clk => pc[1]~reg0.CLK
clk => pc[2]~reg0.CLK
clk => pc[3]~reg0.CLK
clk => pc[4]~reg0.CLK
clk => pc[5]~reg0.CLK
clk => pc[6]~reg0.CLK
clk => pc[7]~reg0.CLK
clk => pc[8]~reg0.CLK
clk => pc[9]~reg0.CLK
clk => pc[10]~reg0.CLK
clk => pc[11]~reg0.CLK
clk => pc[12]~reg0.CLK
clk => pc[13]~reg0.CLK
clk => pc[14]~reg0.CLK
clk => pc[15]~reg0.CLK
clk => load_pc~reg0.CLK
advance => dest.OUTPUTSELECT
advance => dest.OUTPUTSELECT
advance => dest.OUTPUTSELECT
advance => src1.OUTPUTSELECT
advance => src1.OUTPUTSELECT
advance => src1.OUTPUTSELECT
advance => src2.OUTPUTSELECT
advance => src2.OUTPUTSELECT
advance => src2.OUTPUTSELECT
advance => offset6.OUTPUTSELECT
advance => offset6.OUTPUTSELECT
advance => offset6.OUTPUTSELECT
advance => offset6.OUTPUTSELECT
advance => offset6.OUTPUTSELECT
advance => offset6.OUTPUTSELECT
advance => offset9.OUTPUTSELECT
advance => offset9.OUTPUTSELECT
advance => offset9.OUTPUTSELECT
advance => offset9.OUTPUTSELECT
advance => offset9.OUTPUTSELECT
advance => offset9.OUTPUTSELECT
advance => offset9.OUTPUTSELECT
advance => offset9.OUTPUTSELECT
advance => offset9.OUTPUTSELECT
advance => offset11.OUTPUTSELECT
advance => offset11.OUTPUTSELECT
advance => offset11.OUTPUTSELECT
advance => offset11.OUTPUTSELECT
advance => offset11.OUTPUTSELECT
advance => offset11.OUTPUTSELECT
advance => offset11.OUTPUTSELECT
advance => offset11.OUTPUTSELECT
advance => offset11.OUTPUTSELECT
advance => offset11.OUTPUTSELECT
advance => offset11.OUTPUTSELECT
advance => imm5.OUTPUTSELECT
advance => imm5.OUTPUTSELECT
advance => imm5.OUTPUTSELECT
advance => imm5.OUTPUTSELECT
advance => imm5.OUTPUTSELECT
advance => imm5.OUTPUTSELECT
advance => imm5.OUTPUTSELECT
advance => imm5.OUTPUTSELECT
advance => imm5.OUTPUTSELECT
advance => imm5.OUTPUTSELECT
advance => imm5.OUTPUTSELECT
advance => imm5.OUTPUTSELECT
advance => imm5.OUTPUTSELECT
advance => imm5.OUTPUTSELECT
advance => imm5.OUTPUTSELECT
advance => imm5.OUTPUTSELECT
advance => ready.OUTPUTSELECT
advance => mem_request.OUTPUTSELECT
advance => load_pc~reg0.DATAIN
advance => ctrl_word_out.mdrmux_sel~reg0.ENA
advance => ctrl_word_out.marmux_sel~reg0.ENA
advance => ctrl_word_out.regfilemux_sel~reg0.ENA
advance => ctrl_word_out.storemux_sel~reg0.ENA
advance => ctrl_word_out.offsetmux_sel~reg0.ENA
advance => ctrl_word_out.mem_write~reg0.ENA
advance => ctrl_word_out.mem_read~reg0.ENA
advance => ctrl_word_out.pcmux_sel~reg0.ENA
advance => ctrl_word_out.alumux_sel~reg0.ENA
advance => ctrl_word_out.load_regfile~reg0.ENA
advance => ctrl_word_out.load_pc~reg0.ENA
advance => ctrl_word_out.load_cc~reg0.ENA
advance => ctrl_word_out.aluop[0]~reg0.ENA
advance => ctrl_word_out.aluop[1]~reg0.ENA
advance => ctrl_word_out.aluop[2]~reg0.ENA
advance => ctrl_word_out.aluop[3]~reg0.ENA
advance => ctrl_word_out.opcode[0]~reg0.ENA
advance => ctrl_word_out.opcode[1]~reg0.ENA
advance => ctrl_word_out.opcode[2]~reg0.ENA
advance => ctrl_word_out.opcode[3]~reg0.ENA
advance => pc[0]~reg0.ENA
advance => pc[1]~reg0.ENA
advance => pc[2]~reg0.ENA
advance => pc[3]~reg0.ENA
advance => pc[4]~reg0.ENA
advance => pc[5]~reg0.ENA
advance => pc[6]~reg0.ENA
advance => pc[7]~reg0.ENA
advance => pc[8]~reg0.ENA
advance => pc[9]~reg0.ENA
advance => pc[10]~reg0.ENA
advance => pc[11]~reg0.ENA
advance => pc[12]~reg0.ENA
advance => pc[13]~reg0.ENA
advance => pc[14]~reg0.ENA
advance => pc[15]~reg0.ENA
mem_resp => mem_request.OUTPUTSELECT
mem_resp => ready.OUTPUTSELECT
mem_resp => pc.OUTPUTSELECT
mem_resp => pc.OUTPUTSELECT
mem_resp => pc.OUTPUTSELECT
mem_resp => pc.OUTPUTSELECT
mem_resp => pc.OUTPUTSELECT
mem_resp => pc.OUTPUTSELECT
mem_resp => pc.OUTPUTSELECT
mem_resp => pc.OUTPUTSELECT
mem_resp => pc.OUTPUTSELECT
mem_resp => pc.OUTPUTSELECT
mem_resp => pc.OUTPUTSELECT
mem_resp => pc.OUTPUTSELECT
mem_resp => pc.OUTPUTSELECT
mem_resp => pc.OUTPUTSELECT
mem_resp => pc.OUTPUTSELECT
mem_resp => pc.OUTPUTSELECT
mem_resp => ctrl_word_out.OUTPUTSELECT
mem_resp => ctrl_word_out.OUTPUTSELECT
mem_resp => ctrl_word_out.OUTPUTSELECT
mem_resp => ctrl_word_out.OUTPUTSELECT
mem_resp => ctrl_word_out.OUTPUTSELECT
mem_resp => ctrl_word_out.OUTPUTSELECT
mem_resp => ctrl_word_out.OUTPUTSELECT
mem_resp => ctrl_word_out.OUTPUTSELECT
mem_resp => ctrl_word_out.OUTPUTSELECT
mem_resp => ctrl_word_out.OUTPUTSELECT
mem_resp => ctrl_word_out.OUTPUTSELECT
mem_resp => ctrl_word_out.OUTPUTSELECT
mem_resp => ctrl_word_out.OUTPUTSELECT
mem_resp => ctrl_word_out.OUTPUTSELECT
mem_resp => ctrl_word_out.OUTPUTSELECT
mem_resp => ctrl_word_out.OUTPUTSELECT
mem_resp => ctrl_word_out.OUTPUTSELECT
mem_resp => ctrl_word_out.OUTPUTSELECT
mem_resp => ctrl_word_out.OUTPUTSELECT
mem_resp => ctrl_word_out.OUTPUTSELECT
mem_resp => dest.OUTPUTSELECT
mem_resp => dest.OUTPUTSELECT
mem_resp => dest.OUTPUTSELECT
mem_resp => src1.OUTPUTSELECT
mem_resp => src1.OUTPUTSELECT
mem_resp => src1.OUTPUTSELECT
mem_resp => src2.OUTPUTSELECT
mem_resp => src2.OUTPUTSELECT
mem_resp => src2.OUTPUTSELECT
mem_resp => offset6.OUTPUTSELECT
mem_resp => offset6.OUTPUTSELECT
mem_resp => offset6.OUTPUTSELECT
mem_resp => offset6.OUTPUTSELECT
mem_resp => offset6.OUTPUTSELECT
mem_resp => offset6.OUTPUTSELECT
mem_resp => offset9.OUTPUTSELECT
mem_resp => offset9.OUTPUTSELECT
mem_resp => offset9.OUTPUTSELECT
mem_resp => offset9.OUTPUTSELECT
mem_resp => offset9.OUTPUTSELECT
mem_resp => offset9.OUTPUTSELECT
mem_resp => offset9.OUTPUTSELECT
mem_resp => offset9.OUTPUTSELECT
mem_resp => offset9.OUTPUTSELECT
mem_resp => offset11.OUTPUTSELECT
mem_resp => offset11.OUTPUTSELECT
mem_resp => offset11.OUTPUTSELECT
mem_resp => offset11.OUTPUTSELECT
mem_resp => offset11.OUTPUTSELECT
mem_resp => offset11.OUTPUTSELECT
mem_resp => offset11.OUTPUTSELECT
mem_resp => offset11.OUTPUTSELECT
mem_resp => offset11.OUTPUTSELECT
mem_resp => offset11.OUTPUTSELECT
mem_resp => offset11.OUTPUTSELECT
mem_resp => imm5.OUTPUTSELECT
mem_resp => imm5.OUTPUTSELECT
mem_resp => imm5.OUTPUTSELECT
mem_resp => imm5.OUTPUTSELECT
mem_resp => imm5.OUTPUTSELECT
mem_resp => imm5.OUTPUTSELECT
mem_resp => imm5.OUTPUTSELECT
mem_resp => imm5.OUTPUTSELECT
mem_resp => imm5.OUTPUTSELECT
mem_resp => imm5.OUTPUTSELECT
mem_resp => imm5.OUTPUTSELECT
mem_resp => imm5.OUTPUTSELECT
mem_resp => imm5.OUTPUTSELECT
mem_resp => imm5.OUTPUTSELECT
mem_resp => imm5.OUTPUTSELECT
mem_resp => imm5.OUTPUTSELECT
instr[0] => src2.DATAB
instr[0] => offset6.DATAB
instr[0] => offset9.DATAB
instr[0] => offset11.DATAB
instr[0] => imm5.DATAB
instr[1] => src2.DATAB
instr[1] => offset6.DATAB
instr[1] => offset9.DATAB
instr[1] => offset11.DATAB
instr[1] => imm5.DATAB
instr[2] => src2.DATAB
instr[2] => offset6.DATAB
instr[2] => offset9.DATAB
instr[2] => offset11.DATAB
instr[2] => imm5.DATAB
instr[3] => offset6.DATAB
instr[3] => offset9.DATAB
instr[3] => offset11.DATAB
instr[3] => imm5.DATAB
instr[4] => offset6.DATAB
instr[4] => offset9.DATAB
instr[4] => offset11.DATAB
instr[4] => imm5.DATAB
instr[4] => imm5.DATAB
instr[4] => imm5.DATAB
instr[4] => imm5.DATAB
instr[4] => imm5.DATAB
instr[4] => imm5.DATAB
instr[4] => imm5.DATAB
instr[4] => imm5.DATAB
instr[4] => imm5.DATAB
instr[4] => imm5.DATAB
instr[4] => imm5.DATAB
instr[4] => imm5.DATAB
instr[5] => offset6.DATAB
instr[5] => offset9.DATAB
instr[5] => offset11.DATAB
instr[6] => src1.DATAB
instr[6] => offset9.DATAB
instr[6] => offset11.DATAB
instr[7] => src1.DATAB
instr[7] => offset9.DATAB
instr[7] => offset11.DATAB
instr[8] => src1.DATAB
instr[8] => offset9.DATAB
instr[8] => offset11.DATAB
instr[9] => dest.DATAB
instr[9] => offset11.DATAB
instr[10] => dest.DATAB
instr[10] => offset11.DATAB
instr[11] => dest.DATAB
instr[12] => ~NO_FANOUT~
instr[13] => ~NO_FANOUT~
instr[14] => ~NO_FANOUT~
instr[15] => ~NO_FANOUT~
pc_in[0] => pc.DATAB
pc_in[1] => pc.DATAB
pc_in[2] => pc.DATAB
pc_in[3] => pc.DATAB
pc_in[4] => pc.DATAB
pc_in[5] => pc.DATAB
pc_in[6] => pc.DATAB
pc_in[7] => pc.DATAB
pc_in[8] => pc.DATAB
pc_in[9] => pc.DATAB
pc_in[10] => pc.DATAB
pc_in[11] => pc.DATAB
pc_in[12] => pc.DATAB
pc_in[13] => pc.DATAB
pc_in[14] => pc.DATAB
pc_in[15] => pc.DATAB
ctrl_word_in.mdrmux_sel => ctrl_word_out.DATAB
ctrl_word_in.marmux_sel => ctrl_word_out.DATAB
ctrl_word_in.regfilemux_sel => ctrl_word_out.DATAB
ctrl_word_in.storemux_sel => ctrl_word_out.DATAB
ctrl_word_in.offsetmux_sel => ctrl_word_out.DATAB
ctrl_word_in.mem_write => ctrl_word_out.DATAB
ctrl_word_in.mem_read => ctrl_word_out.DATAB
ctrl_word_in.pcmux_sel => ctrl_word_out.DATAB
ctrl_word_in.alumux_sel => ctrl_word_out.DATAB
ctrl_word_in.load_regfile => ctrl_word_out.DATAB
ctrl_word_in.load_pc => ctrl_word_out.DATAB
ctrl_word_in.load_cc => ctrl_word_out.DATAB
ctrl_word_in.aluop[0] => ctrl_word_out.DATAB
ctrl_word_in.aluop[1] => ctrl_word_out.DATAB
ctrl_word_in.aluop[2] => ctrl_word_out.DATAB
ctrl_word_in.aluop[3] => ctrl_word_out.DATAB
ctrl_word_in.opcode[0] => ctrl_word_out.DATAB
ctrl_word_in.opcode[1] => ctrl_word_out.DATAB
ctrl_word_in.opcode[2] => ctrl_word_out.DATAB
ctrl_word_in.opcode[3] => ctrl_word_out.DATAB
dest[0] <= dest[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dest[1] <= dest[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dest[2] <= dest[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src1[0] <= src1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src1[1] <= src1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src1[2] <= src1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src2[0] <= src2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src2[1] <= src2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src2[2] <= src2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load_pc <= load_pc~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset6[0] <= offset6[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset6[1] <= offset6[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset6[2] <= offset6[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset6[3] <= offset6[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset6[4] <= offset6[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset6[5] <= offset6[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset9[0] <= offset9[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset9[1] <= offset9[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset9[2] <= offset9[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset9[3] <= offset9[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset9[4] <= offset9[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset9[5] <= offset9[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset9[6] <= offset9[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset9[7] <= offset9[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset9[8] <= offset9[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset11[0] <= offset11[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset11[1] <= offset11[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset11[2] <= offset11[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset11[3] <= offset11[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset11[4] <= offset11[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset11[5] <= offset11[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset11[6] <= offset11[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset11[7] <= offset11[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset11[8] <= offset11[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset11[9] <= offset11[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset11[10] <= offset11[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_request <= mem_request~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm5[0] <= imm5[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm5[1] <= imm5[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm5[2] <= imm5[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm5[3] <= imm5[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm5[4] <= imm5[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm5[5] <= imm5[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm5[6] <= imm5[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm5[7] <= imm5[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm5[8] <= imm5[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm5[9] <= imm5[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm5[10] <= imm5[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm5[11] <= imm5[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm5[12] <= imm5[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm5[13] <= imm5[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm5[14] <= imm5[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm5[15] <= imm5[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[0] <= pc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[1] <= pc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[2] <= pc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[3] <= pc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[4] <= pc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[5] <= pc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[6] <= pc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[7] <= pc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[8] <= pc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[9] <= pc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[10] <= pc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[11] <= pc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[12] <= pc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[13] <= pc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[14] <= pc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[15] <= pc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.mdrmux_sel <= ctrl_word_out.mdrmux_sel~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.marmux_sel <= ctrl_word_out.marmux_sel~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.regfilemux_sel <= ctrl_word_out.regfilemux_sel~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.storemux_sel <= ctrl_word_out.storemux_sel~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.offsetmux_sel <= ctrl_word_out.offsetmux_sel~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.mem_write <= ctrl_word_out.mem_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.mem_read <= ctrl_word_out.mem_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.pcmux_sel <= ctrl_word_out.pcmux_sel~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.alumux_sel <= ctrl_word_out.alumux_sel~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.load_regfile <= ctrl_word_out.load_regfile~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.load_pc <= ctrl_word_out.load_pc~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.load_cc <= ctrl_word_out.load_cc~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.aluop[0] <= ctrl_word_out.aluop[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.aluop[1] <= ctrl_word_out.aluop[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.aluop[2] <= ctrl_word_out.aluop[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.aluop[3] <= ctrl_word_out.aluop[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.opcode[0] <= ctrl_word_out.opcode[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.opcode[1] <= ctrl_word_out.opcode[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.opcode[2] <= ctrl_word_out.opcode[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.opcode[3] <= ctrl_word_out.opcode[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu|cpu_datapath:cd|mux2:storemux
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
a[0] => f.DATAB
a[1] => f.DATAB
a[2] => f.DATAB
b[0] => f.DATAA
b[1] => f.DATAA
b[2] => f.DATAA
f[0] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= f.DB_MAX_OUTPUT_PORT_TYPE


|cpu|cpu_datapath:cd|adj:adj6
in[0] => out2[0].DATAIN
in[0] => out[1].DATAIN
in[1] => out2[1].DATAIN
in[1] => out[2].DATAIN
in[2] => out2[2].DATAIN
in[2] => out[3].DATAIN
in[3] => out2[3].DATAIN
in[3] => out[4].DATAIN
in[4] => out2[4].DATAIN
in[4] => out[5].DATAIN
in[5] => out2[5].DATAIN
in[5] => out[15].DATAIN
in[5] => out[14].DATAIN
in[5] => out[13].DATAIN
in[5] => out[12].DATAIN
in[5] => out[11].DATAIN
in[5] => out[10].DATAIN
in[5] => out[9].DATAIN
in[5] => out[8].DATAIN
in[5] => out[7].DATAIN
in[5] => out[6].DATAIN
in[5] => out2[15].DATAIN
in[5] => out2[14].DATAIN
in[5] => out2[13].DATAIN
in[5] => out2[12].DATAIN
in[5] => out2[11].DATAIN
in[5] => out2[10].DATAIN
in[5] => out2[9].DATAIN
in[5] => out2[8].DATAIN
in[5] => out2[7].DATAIN
in[5] => out2[6].DATAIN
out[0] <= <GND>
out[1] <= in[0].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= in[1].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= in[2].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= in[3].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= in[4].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out2[0] <= in[0].DB_MAX_OUTPUT_PORT_TYPE
out2[1] <= in[1].DB_MAX_OUTPUT_PORT_TYPE
out2[2] <= in[2].DB_MAX_OUTPUT_PORT_TYPE
out2[3] <= in[3].DB_MAX_OUTPUT_PORT_TYPE
out2[4] <= in[4].DB_MAX_OUTPUT_PORT_TYPE
out2[5] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out2[6] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out2[7] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out2[8] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out2[9] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out2[10] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out2[11] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out2[12] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out2[13] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out2[14] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out2[15] <= in[5].DB_MAX_OUTPUT_PORT_TYPE


|cpu|cpu_datapath:cd|adj:adj9
in[0] => out2[0].DATAIN
in[0] => out[1].DATAIN
in[1] => out2[1].DATAIN
in[1] => out[2].DATAIN
in[2] => out2[2].DATAIN
in[2] => out[3].DATAIN
in[3] => out2[3].DATAIN
in[3] => out[4].DATAIN
in[4] => out2[4].DATAIN
in[4] => out[5].DATAIN
in[5] => out2[5].DATAIN
in[5] => out[6].DATAIN
in[6] => out2[6].DATAIN
in[6] => out[7].DATAIN
in[7] => out2[7].DATAIN
in[7] => out[8].DATAIN
in[8] => out2[8].DATAIN
in[8] => out[15].DATAIN
in[8] => out[14].DATAIN
in[8] => out[13].DATAIN
in[8] => out[12].DATAIN
in[8] => out[11].DATAIN
in[8] => out[10].DATAIN
in[8] => out[9].DATAIN
in[8] => out2[15].DATAIN
in[8] => out2[14].DATAIN
in[8] => out2[13].DATAIN
in[8] => out2[12].DATAIN
in[8] => out2[11].DATAIN
in[8] => out2[10].DATAIN
in[8] => out2[9].DATAIN
out[0] <= <GND>
out[1] <= in[0].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= in[1].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= in[2].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= in[3].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= in[4].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= in[6].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= in[7].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
out2[0] <= in[0].DB_MAX_OUTPUT_PORT_TYPE
out2[1] <= in[1].DB_MAX_OUTPUT_PORT_TYPE
out2[2] <= in[2].DB_MAX_OUTPUT_PORT_TYPE
out2[3] <= in[3].DB_MAX_OUTPUT_PORT_TYPE
out2[4] <= in[4].DB_MAX_OUTPUT_PORT_TYPE
out2[5] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out2[6] <= in[6].DB_MAX_OUTPUT_PORT_TYPE
out2[7] <= in[7].DB_MAX_OUTPUT_PORT_TYPE
out2[8] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
out2[9] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
out2[10] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
out2[11] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
out2[12] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
out2[13] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
out2[14] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
out2[15] <= in[8].DB_MAX_OUTPUT_PORT_TYPE


|cpu|cpu_datapath:cd|regfile:r
clk => data.we_a.CLK
clk => data.waddr_a[2].CLK
clk => data.waddr_a[1].CLK
clk => data.waddr_a[0].CLK
clk => data.data_a[15].CLK
clk => data.data_a[14].CLK
clk => data.data_a[13].CLK
clk => data.data_a[12].CLK
clk => data.data_a[11].CLK
clk => data.data_a[10].CLK
clk => data.data_a[9].CLK
clk => data.data_a[8].CLK
clk => data.data_a[7].CLK
clk => data.data_a[6].CLK
clk => data.data_a[5].CLK
clk => data.data_a[4].CLK
clk => data.data_a[3].CLK
clk => data.data_a[2].CLK
clk => data.data_a[1].CLK
clk => data.data_a[0].CLK
clk => data.CLK0
load => data.we_a.DATAIN
load => data.WE
in[0] => data.data_a[0].DATAIN
in[0] => data.DATAIN
in[1] => data.data_a[1].DATAIN
in[1] => data.DATAIN1
in[2] => data.data_a[2].DATAIN
in[2] => data.DATAIN2
in[3] => data.data_a[3].DATAIN
in[3] => data.DATAIN3
in[4] => data.data_a[4].DATAIN
in[4] => data.DATAIN4
in[5] => data.data_a[5].DATAIN
in[5] => data.DATAIN5
in[6] => data.data_a[6].DATAIN
in[6] => data.DATAIN6
in[7] => data.data_a[7].DATAIN
in[7] => data.DATAIN7
in[8] => data.data_a[8].DATAIN
in[8] => data.DATAIN8
in[9] => data.data_a[9].DATAIN
in[9] => data.DATAIN9
in[10] => data.data_a[10].DATAIN
in[10] => data.DATAIN10
in[11] => data.data_a[11].DATAIN
in[11] => data.DATAIN11
in[12] => data.data_a[12].DATAIN
in[12] => data.DATAIN12
in[13] => data.data_a[13].DATAIN
in[13] => data.DATAIN13
in[14] => data.data_a[14].DATAIN
in[14] => data.DATAIN14
in[15] => data.data_a[15].DATAIN
in[15] => data.DATAIN15
src_a[0] => data.RADDR
src_a[1] => data.RADDR1
src_a[2] => data.RADDR2
src_b[0] => data.PORTBRADDR
src_b[1] => data.PORTBRADDR1
src_b[2] => data.PORTBRADDR2
dest[0] => data.waddr_a[0].DATAIN
dest[0] => data.WADDR
dest[1] => data.waddr_a[1].DATAIN
dest[1] => data.WADDR1
dest[2] => data.waddr_a[2].DATAIN
dest[2] => data.WADDR2
reg_a[0] <= reg_a[0].DB_MAX_OUTPUT_PORT_TYPE
reg_a[1] <= reg_a[1].DB_MAX_OUTPUT_PORT_TYPE
reg_a[2] <= reg_a[2].DB_MAX_OUTPUT_PORT_TYPE
reg_a[3] <= reg_a[3].DB_MAX_OUTPUT_PORT_TYPE
reg_a[4] <= reg_a[4].DB_MAX_OUTPUT_PORT_TYPE
reg_a[5] <= reg_a[5].DB_MAX_OUTPUT_PORT_TYPE
reg_a[6] <= reg_a[6].DB_MAX_OUTPUT_PORT_TYPE
reg_a[7] <= reg_a[7].DB_MAX_OUTPUT_PORT_TYPE
reg_a[8] <= reg_a[8].DB_MAX_OUTPUT_PORT_TYPE
reg_a[9] <= reg_a[9].DB_MAX_OUTPUT_PORT_TYPE
reg_a[10] <= reg_a[10].DB_MAX_OUTPUT_PORT_TYPE
reg_a[11] <= reg_a[11].DB_MAX_OUTPUT_PORT_TYPE
reg_a[12] <= reg_a[12].DB_MAX_OUTPUT_PORT_TYPE
reg_a[13] <= reg_a[13].DB_MAX_OUTPUT_PORT_TYPE
reg_a[14] <= reg_a[14].DB_MAX_OUTPUT_PORT_TYPE
reg_a[15] <= reg_a[15].DB_MAX_OUTPUT_PORT_TYPE
reg_b[0] <= reg_b[0].DB_MAX_OUTPUT_PORT_TYPE
reg_b[1] <= reg_b[1].DB_MAX_OUTPUT_PORT_TYPE
reg_b[2] <= reg_b[2].DB_MAX_OUTPUT_PORT_TYPE
reg_b[3] <= reg_b[3].DB_MAX_OUTPUT_PORT_TYPE
reg_b[4] <= reg_b[4].DB_MAX_OUTPUT_PORT_TYPE
reg_b[5] <= reg_b[5].DB_MAX_OUTPUT_PORT_TYPE
reg_b[6] <= reg_b[6].DB_MAX_OUTPUT_PORT_TYPE
reg_b[7] <= reg_b[7].DB_MAX_OUTPUT_PORT_TYPE
reg_b[8] <= reg_b[8].DB_MAX_OUTPUT_PORT_TYPE
reg_b[9] <= reg_b[9].DB_MAX_OUTPUT_PORT_TYPE
reg_b[10] <= reg_b[10].DB_MAX_OUTPUT_PORT_TYPE
reg_b[11] <= reg_b[11].DB_MAX_OUTPUT_PORT_TYPE
reg_b[12] <= reg_b[12].DB_MAX_OUTPUT_PORT_TYPE
reg_b[13] <= reg_b[13].DB_MAX_OUTPUT_PORT_TYPE
reg_b[14] <= reg_b[14].DB_MAX_OUTPUT_PORT_TYPE
reg_b[15] <= reg_b[15].DB_MAX_OUTPUT_PORT_TYPE


|cpu|cpu_datapath:cd|idex:idex_register
clk => ctrl_word_out.mdrmux_sel~reg0.CLK
clk => ctrl_word_out.marmux_sel~reg0.CLK
clk => ctrl_word_out.regfilemux_sel~reg0.CLK
clk => ctrl_word_out.storemux_sel~reg0.CLK
clk => ctrl_word_out.offsetmux_sel~reg0.CLK
clk => ctrl_word_out.mem_write~reg0.CLK
clk => ctrl_word_out.mem_read~reg0.CLK
clk => ctrl_word_out.pcmux_sel~reg0.CLK
clk => ctrl_word_out.alumux_sel~reg0.CLK
clk => ctrl_word_out.load_regfile~reg0.CLK
clk => ctrl_word_out.load_pc~reg0.CLK
clk => ctrl_word_out.load_cc~reg0.CLK
clk => ctrl_word_out.aluop[0]~reg0.CLK
clk => ctrl_word_out.aluop[1]~reg0.CLK
clk => ctrl_word_out.aluop[2]~reg0.CLK
clk => ctrl_word_out.aluop[3]~reg0.CLK
clk => ctrl_word_out.opcode[0]~reg0.CLK
clk => ctrl_word_out.opcode[1]~reg0.CLK
clk => ctrl_word_out.opcode[2]~reg0.CLK
clk => ctrl_word_out.opcode[3]~reg0.CLK
clk => imm5_out[0]~reg0.CLK
clk => imm5_out[1]~reg0.CLK
clk => imm5_out[2]~reg0.CLK
clk => imm5_out[3]~reg0.CLK
clk => imm5_out[4]~reg0.CLK
clk => imm5_out[5]~reg0.CLK
clk => imm5_out[6]~reg0.CLK
clk => imm5_out[7]~reg0.CLK
clk => imm5_out[8]~reg0.CLK
clk => imm5_out[9]~reg0.CLK
clk => imm5_out[10]~reg0.CLK
clk => imm5_out[11]~reg0.CLK
clk => imm5_out[12]~reg0.CLK
clk => imm5_out[13]~reg0.CLK
clk => imm5_out[14]~reg0.CLK
clk => imm5_out[15]~reg0.CLK
clk => offset9_out[0]~reg0.CLK
clk => offset9_out[1]~reg0.CLK
clk => offset9_out[2]~reg0.CLK
clk => offset9_out[3]~reg0.CLK
clk => offset9_out[4]~reg0.CLK
clk => offset9_out[5]~reg0.CLK
clk => offset9_out[6]~reg0.CLK
clk => offset9_out[7]~reg0.CLK
clk => offset9_out[8]~reg0.CLK
clk => offset9_out[9]~reg0.CLK
clk => offset9_out[10]~reg0.CLK
clk => offset9_out[11]~reg0.CLK
clk => offset9_out[12]~reg0.CLK
clk => offset9_out[13]~reg0.CLK
clk => offset9_out[14]~reg0.CLK
clk => offset9_out[15]~reg0.CLK
clk => offset6_out[0]~reg0.CLK
clk => offset6_out[1]~reg0.CLK
clk => offset6_out[2]~reg0.CLK
clk => offset6_out[3]~reg0.CLK
clk => offset6_out[4]~reg0.CLK
clk => offset6_out[5]~reg0.CLK
clk => offset6_out[6]~reg0.CLK
clk => offset6_out[7]~reg0.CLK
clk => offset6_out[8]~reg0.CLK
clk => offset6_out[9]~reg0.CLK
clk => offset6_out[10]~reg0.CLK
clk => offset6_out[11]~reg0.CLK
clk => offset6_out[12]~reg0.CLK
clk => offset6_out[13]~reg0.CLK
clk => offset6_out[14]~reg0.CLK
clk => offset6_out[15]~reg0.CLK
clk => sr2_out[0]~reg0.CLK
clk => sr2_out[1]~reg0.CLK
clk => sr2_out[2]~reg0.CLK
clk => sr2_out[3]~reg0.CLK
clk => sr2_out[4]~reg0.CLK
clk => sr2_out[5]~reg0.CLK
clk => sr2_out[6]~reg0.CLK
clk => sr2_out[7]~reg0.CLK
clk => sr2_out[8]~reg0.CLK
clk => sr2_out[9]~reg0.CLK
clk => sr2_out[10]~reg0.CLK
clk => sr2_out[11]~reg0.CLK
clk => sr2_out[12]~reg0.CLK
clk => sr2_out[13]~reg0.CLK
clk => sr2_out[14]~reg0.CLK
clk => sr2_out[15]~reg0.CLK
clk => sr1_out[0]~reg0.CLK
clk => sr1_out[1]~reg0.CLK
clk => sr1_out[2]~reg0.CLK
clk => sr1_out[3]~reg0.CLK
clk => sr1_out[4]~reg0.CLK
clk => sr1_out[5]~reg0.CLK
clk => sr1_out[6]~reg0.CLK
clk => sr1_out[7]~reg0.CLK
clk => sr1_out[8]~reg0.CLK
clk => sr1_out[9]~reg0.CLK
clk => sr1_out[10]~reg0.CLK
clk => sr1_out[11]~reg0.CLK
clk => sr1_out[12]~reg0.CLK
clk => sr1_out[13]~reg0.CLK
clk => sr1_out[14]~reg0.CLK
clk => sr1_out[15]~reg0.CLK
clk => dest_out[0]~reg0.CLK
clk => dest_out[1]~reg0.CLK
clk => dest_out[2]~reg0.CLK
clk => source_data_out[0]~reg0.CLK
clk => source_data_out[1]~reg0.CLK
clk => source_data_out[2]~reg0.CLK
clk => source_data_out[3]~reg0.CLK
clk => source_data_out[4]~reg0.CLK
clk => source_data_out[5]~reg0.CLK
clk => source_data_out[6]~reg0.CLK
clk => source_data_out[7]~reg0.CLK
clk => source_data_out[8]~reg0.CLK
clk => source_data_out[9]~reg0.CLK
clk => source_data_out[10]~reg0.CLK
clk => source_data_out[11]~reg0.CLK
clk => source_data_out[12]~reg0.CLK
clk => source_data_out[13]~reg0.CLK
clk => source_data_out[14]~reg0.CLK
clk => source_data_out[15]~reg0.CLK
clk => pc[0]~reg0.CLK
clk => pc[1]~reg0.CLK
clk => pc[2]~reg0.CLK
clk => pc[3]~reg0.CLK
clk => pc[4]~reg0.CLK
clk => pc[5]~reg0.CLK
clk => pc[6]~reg0.CLK
clk => pc[7]~reg0.CLK
clk => pc[8]~reg0.CLK
clk => pc[9]~reg0.CLK
clk => pc[10]~reg0.CLK
clk => pc[11]~reg0.CLK
clk => pc[12]~reg0.CLK
clk => pc[13]~reg0.CLK
clk => pc[14]~reg0.CLK
clk => pc[15]~reg0.CLK
clk => force_dest~reg0.CLK
clk => read_source.CLK
clk => ready~reg0.CLK
advance => ready.OUTPUTSELECT
advance => force_dest.OUTPUTSELECT
advance => read_source.DATAIN
advance => imm5_out[14]~reg0.ENA
advance => imm5_out[13]~reg0.ENA
advance => imm5_out[12]~reg0.ENA
advance => imm5_out[11]~reg0.ENA
advance => imm5_out[10]~reg0.ENA
advance => imm5_out[9]~reg0.ENA
advance => imm5_out[8]~reg0.ENA
advance => imm5_out[7]~reg0.ENA
advance => imm5_out[6]~reg0.ENA
advance => imm5_out[5]~reg0.ENA
advance => imm5_out[4]~reg0.ENA
advance => imm5_out[3]~reg0.ENA
advance => imm5_out[2]~reg0.ENA
advance => imm5_out[1]~reg0.ENA
advance => imm5_out[0]~reg0.ENA
advance => ctrl_word_out.opcode[3]~reg0.ENA
advance => ctrl_word_out.opcode[2]~reg0.ENA
advance => ctrl_word_out.opcode[1]~reg0.ENA
advance => ctrl_word_out.opcode[0]~reg0.ENA
advance => ctrl_word_out.aluop[3]~reg0.ENA
advance => ctrl_word_out.aluop[2]~reg0.ENA
advance => ctrl_word_out.aluop[1]~reg0.ENA
advance => ctrl_word_out.aluop[0]~reg0.ENA
advance => ctrl_word_out.load_cc~reg0.ENA
advance => ctrl_word_out.load_pc~reg0.ENA
advance => ctrl_word_out.load_regfile~reg0.ENA
advance => ctrl_word_out.alumux_sel~reg0.ENA
advance => ctrl_word_out.pcmux_sel~reg0.ENA
advance => ctrl_word_out.mem_read~reg0.ENA
advance => ctrl_word_out.mem_write~reg0.ENA
advance => ctrl_word_out.offsetmux_sel~reg0.ENA
advance => ctrl_word_out.storemux_sel~reg0.ENA
advance => ctrl_word_out.regfilemux_sel~reg0.ENA
advance => ctrl_word_out.marmux_sel~reg0.ENA
advance => ctrl_word_out.mdrmux_sel~reg0.ENA
advance => imm5_out[15]~reg0.ENA
advance => offset9_out[0]~reg0.ENA
advance => offset9_out[1]~reg0.ENA
advance => offset9_out[2]~reg0.ENA
advance => offset9_out[3]~reg0.ENA
advance => offset9_out[4]~reg0.ENA
advance => offset9_out[5]~reg0.ENA
advance => offset9_out[6]~reg0.ENA
advance => offset9_out[7]~reg0.ENA
advance => offset9_out[8]~reg0.ENA
advance => offset9_out[9]~reg0.ENA
advance => offset9_out[10]~reg0.ENA
advance => offset9_out[11]~reg0.ENA
advance => offset9_out[12]~reg0.ENA
advance => offset9_out[13]~reg0.ENA
advance => offset9_out[14]~reg0.ENA
advance => offset9_out[15]~reg0.ENA
advance => offset6_out[0]~reg0.ENA
advance => offset6_out[1]~reg0.ENA
advance => offset6_out[2]~reg0.ENA
advance => offset6_out[3]~reg0.ENA
advance => offset6_out[4]~reg0.ENA
advance => offset6_out[5]~reg0.ENA
advance => offset6_out[6]~reg0.ENA
advance => offset6_out[7]~reg0.ENA
advance => offset6_out[8]~reg0.ENA
advance => offset6_out[9]~reg0.ENA
advance => offset6_out[10]~reg0.ENA
advance => offset6_out[11]~reg0.ENA
advance => offset6_out[12]~reg0.ENA
advance => offset6_out[13]~reg0.ENA
advance => offset6_out[14]~reg0.ENA
advance => offset6_out[15]~reg0.ENA
advance => sr2_out[0]~reg0.ENA
advance => sr2_out[1]~reg0.ENA
advance => sr2_out[2]~reg0.ENA
advance => sr2_out[3]~reg0.ENA
advance => sr2_out[4]~reg0.ENA
advance => sr2_out[5]~reg0.ENA
advance => sr2_out[6]~reg0.ENA
advance => sr2_out[7]~reg0.ENA
advance => sr2_out[8]~reg0.ENA
advance => sr2_out[9]~reg0.ENA
advance => sr2_out[10]~reg0.ENA
advance => sr2_out[11]~reg0.ENA
advance => sr2_out[12]~reg0.ENA
advance => sr2_out[13]~reg0.ENA
advance => sr2_out[14]~reg0.ENA
advance => sr2_out[15]~reg0.ENA
advance => sr1_out[0]~reg0.ENA
advance => sr1_out[1]~reg0.ENA
advance => sr1_out[2]~reg0.ENA
advance => sr1_out[3]~reg0.ENA
advance => sr1_out[4]~reg0.ENA
advance => sr1_out[5]~reg0.ENA
advance => sr1_out[6]~reg0.ENA
advance => sr1_out[7]~reg0.ENA
advance => sr1_out[8]~reg0.ENA
advance => sr1_out[9]~reg0.ENA
advance => sr1_out[10]~reg0.ENA
advance => sr1_out[11]~reg0.ENA
advance => sr1_out[12]~reg0.ENA
advance => sr1_out[13]~reg0.ENA
advance => sr1_out[14]~reg0.ENA
advance => sr1_out[15]~reg0.ENA
advance => dest_out[0]~reg0.ENA
advance => dest_out[1]~reg0.ENA
advance => dest_out[2]~reg0.ENA
advance => source_data_out[0]~reg0.ENA
advance => source_data_out[1]~reg0.ENA
advance => source_data_out[2]~reg0.ENA
advance => source_data_out[3]~reg0.ENA
advance => source_data_out[4]~reg0.ENA
advance => source_data_out[5]~reg0.ENA
advance => source_data_out[6]~reg0.ENA
advance => source_data_out[7]~reg0.ENA
advance => source_data_out[8]~reg0.ENA
advance => source_data_out[9]~reg0.ENA
advance => source_data_out[10]~reg0.ENA
advance => source_data_out[11]~reg0.ENA
advance => source_data_out[12]~reg0.ENA
advance => source_data_out[13]~reg0.ENA
advance => source_data_out[14]~reg0.ENA
advance => source_data_out[15]~reg0.ENA
advance => pc[0]~reg0.ENA
advance => pc[1]~reg0.ENA
advance => pc[2]~reg0.ENA
advance => pc[3]~reg0.ENA
advance => pc[4]~reg0.ENA
advance => pc[5]~reg0.ENA
advance => pc[6]~reg0.ENA
advance => pc[7]~reg0.ENA
advance => pc[8]~reg0.ENA
advance => pc[9]~reg0.ENA
advance => pc[10]~reg0.ENA
advance => pc[11]~reg0.ENA
advance => pc[12]~reg0.ENA
advance => pc[13]~reg0.ENA
advance => pc[14]~reg0.ENA
advance => pc[15]~reg0.ENA
pc_in[0] => pc[0]~reg0.DATAIN
pc_in[1] => pc[1]~reg0.DATAIN
pc_in[2] => pc[2]~reg0.DATAIN
pc_in[3] => pc[3]~reg0.DATAIN
pc_in[4] => pc[4]~reg0.DATAIN
pc_in[5] => pc[5]~reg0.DATAIN
pc_in[6] => pc[6]~reg0.DATAIN
pc_in[7] => pc[7]~reg0.DATAIN
pc_in[8] => pc[8]~reg0.DATAIN
pc_in[9] => pc[9]~reg0.DATAIN
pc_in[10] => pc[10]~reg0.DATAIN
pc_in[11] => pc[11]~reg0.DATAIN
pc_in[12] => pc[12]~reg0.DATAIN
pc_in[13] => pc[13]~reg0.DATAIN
pc_in[14] => pc[14]~reg0.DATAIN
pc_in[15] => pc[15]~reg0.DATAIN
ctrl_word_in.mdrmux_sel => ctrl_word_out.mdrmux_sel~reg0.DATAIN
ctrl_word_in.marmux_sel => ctrl_word_out.marmux_sel~reg0.DATAIN
ctrl_word_in.regfilemux_sel => ctrl_word_out.regfilemux_sel~reg0.DATAIN
ctrl_word_in.storemux_sel => ctrl_word_out.storemux_sel~reg0.DATAIN
ctrl_word_in.offsetmux_sel => ctrl_word_out.offsetmux_sel~reg0.DATAIN
ctrl_word_in.mem_write => ctrl_word_out.mem_write~reg0.DATAIN
ctrl_word_in.mem_read => ctrl_word_out.mem_read~reg0.DATAIN
ctrl_word_in.pcmux_sel => ctrl_word_out.pcmux_sel~reg0.DATAIN
ctrl_word_in.alumux_sel => ctrl_word_out.alumux_sel~reg0.DATAIN
ctrl_word_in.load_regfile => ctrl_word_out.load_regfile~reg0.DATAIN
ctrl_word_in.load_pc => ctrl_word_out.load_pc~reg0.DATAIN
ctrl_word_in.load_cc => ctrl_word_out.load_cc~reg0.DATAIN
ctrl_word_in.aluop[0] => ctrl_word_out.aluop[0]~reg0.DATAIN
ctrl_word_in.aluop[1] => ctrl_word_out.aluop[1]~reg0.DATAIN
ctrl_word_in.aluop[2] => ctrl_word_out.aluop[2]~reg0.DATAIN
ctrl_word_in.aluop[3] => ctrl_word_out.aluop[3]~reg0.DATAIN
ctrl_word_in.opcode[0] => ctrl_word_out.opcode[0]~reg0.DATAIN
ctrl_word_in.opcode[1] => ctrl_word_out.opcode[1]~reg0.DATAIN
ctrl_word_in.opcode[2] => ctrl_word_out.opcode[2]~reg0.DATAIN
ctrl_word_in.opcode[3] => ctrl_word_out.opcode[3]~reg0.DATAIN
dest_in[0] => dest_out[0]~reg0.DATAIN
dest_in[1] => dest_out[1]~reg0.DATAIN
dest_in[2] => dest_out[2]~reg0.DATAIN
sr1_in[0] => sr1_out[0]~reg0.DATAIN
sr1_in[1] => sr1_out[1]~reg0.DATAIN
sr1_in[2] => sr1_out[2]~reg0.DATAIN
sr1_in[3] => sr1_out[3]~reg0.DATAIN
sr1_in[4] => sr1_out[4]~reg0.DATAIN
sr1_in[5] => sr1_out[5]~reg0.DATAIN
sr1_in[6] => sr1_out[6]~reg0.DATAIN
sr1_in[7] => sr1_out[7]~reg0.DATAIN
sr1_in[8] => sr1_out[8]~reg0.DATAIN
sr1_in[9] => sr1_out[9]~reg0.DATAIN
sr1_in[10] => sr1_out[10]~reg0.DATAIN
sr1_in[11] => sr1_out[11]~reg0.DATAIN
sr1_in[12] => sr1_out[12]~reg0.DATAIN
sr1_in[13] => sr1_out[13]~reg0.DATAIN
sr1_in[14] => sr1_out[14]~reg0.DATAIN
sr1_in[15] => sr1_out[15]~reg0.DATAIN
sr2_in[0] => sr2_out[0]~reg0.DATAIN
sr2_in[1] => sr2_out[1]~reg0.DATAIN
sr2_in[2] => sr2_out[2]~reg0.DATAIN
sr2_in[3] => sr2_out[3]~reg0.DATAIN
sr2_in[4] => sr2_out[4]~reg0.DATAIN
sr2_in[5] => sr2_out[5]~reg0.DATAIN
sr2_in[6] => sr2_out[6]~reg0.DATAIN
sr2_in[7] => sr2_out[7]~reg0.DATAIN
sr2_in[8] => sr2_out[8]~reg0.DATAIN
sr2_in[9] => sr2_out[9]~reg0.DATAIN
sr2_in[10] => sr2_out[10]~reg0.DATAIN
sr2_in[11] => sr2_out[11]~reg0.DATAIN
sr2_in[12] => sr2_out[12]~reg0.DATAIN
sr2_in[13] => sr2_out[13]~reg0.DATAIN
sr2_in[14] => sr2_out[14]~reg0.DATAIN
sr2_in[15] => sr2_out[15]~reg0.DATAIN
source_data_in[0] => source_data_out.DATAB
source_data_in[1] => source_data_out.DATAB
source_data_in[2] => source_data_out.DATAB
source_data_in[3] => source_data_out.DATAB
source_data_in[4] => source_data_out.DATAB
source_data_in[5] => source_data_out.DATAB
source_data_in[6] => source_data_out.DATAB
source_data_in[7] => source_data_out.DATAB
source_data_in[8] => source_data_out.DATAB
source_data_in[9] => source_data_out.DATAB
source_data_in[10] => source_data_out.DATAB
source_data_in[11] => source_data_out.DATAB
source_data_in[12] => source_data_out.DATAB
source_data_in[13] => source_data_out.DATAB
source_data_in[14] => source_data_out.DATAB
source_data_in[15] => source_data_out.DATAB
offset6_in[0] => offset6_out[0]~reg0.DATAIN
offset6_in[1] => offset6_out[1]~reg0.DATAIN
offset6_in[2] => offset6_out[2]~reg0.DATAIN
offset6_in[3] => offset6_out[3]~reg0.DATAIN
offset6_in[4] => offset6_out[4]~reg0.DATAIN
offset6_in[5] => offset6_out[5]~reg0.DATAIN
offset6_in[6] => offset6_out[6]~reg0.DATAIN
offset6_in[7] => offset6_out[7]~reg0.DATAIN
offset6_in[8] => offset6_out[8]~reg0.DATAIN
offset6_in[9] => offset6_out[9]~reg0.DATAIN
offset6_in[10] => offset6_out[10]~reg0.DATAIN
offset6_in[11] => offset6_out[11]~reg0.DATAIN
offset6_in[12] => offset6_out[12]~reg0.DATAIN
offset6_in[13] => offset6_out[13]~reg0.DATAIN
offset6_in[14] => offset6_out[14]~reg0.DATAIN
offset6_in[15] => offset6_out[15]~reg0.DATAIN
offset9_in[0] => offset9_out[0]~reg0.DATAIN
offset9_in[1] => offset9_out[1]~reg0.DATAIN
offset9_in[2] => offset9_out[2]~reg0.DATAIN
offset9_in[3] => offset9_out[3]~reg0.DATAIN
offset9_in[4] => offset9_out[4]~reg0.DATAIN
offset9_in[5] => offset9_out[5]~reg0.DATAIN
offset9_in[6] => offset9_out[6]~reg0.DATAIN
offset9_in[7] => offset9_out[7]~reg0.DATAIN
offset9_in[8] => offset9_out[8]~reg0.DATAIN
offset9_in[9] => offset9_out[9]~reg0.DATAIN
offset9_in[10] => offset9_out[10]~reg0.DATAIN
offset9_in[11] => offset9_out[11]~reg0.DATAIN
offset9_in[12] => offset9_out[12]~reg0.DATAIN
offset9_in[13] => offset9_out[13]~reg0.DATAIN
offset9_in[14] => offset9_out[14]~reg0.DATAIN
offset9_in[15] => offset9_out[15]~reg0.DATAIN
imm5_in[0] => imm5_out[0]~reg0.DATAIN
imm5_in[1] => imm5_out[1]~reg0.DATAIN
imm5_in[2] => imm5_out[2]~reg0.DATAIN
imm5_in[3] => imm5_out[3]~reg0.DATAIN
imm5_in[4] => imm5_out[4]~reg0.DATAIN
imm5_in[5] => imm5_out[5]~reg0.DATAIN
imm5_in[6] => imm5_out[6]~reg0.DATAIN
imm5_in[7] => imm5_out[7]~reg0.DATAIN
imm5_in[8] => imm5_out[8]~reg0.DATAIN
imm5_in[9] => imm5_out[9]~reg0.DATAIN
imm5_in[10] => imm5_out[10]~reg0.DATAIN
imm5_in[11] => imm5_out[11]~reg0.DATAIN
imm5_in[12] => imm5_out[12]~reg0.DATAIN
imm5_in[13] => imm5_out[13]~reg0.DATAIN
imm5_in[14] => imm5_out[14]~reg0.DATAIN
imm5_in[15] => imm5_out[15]~reg0.DATAIN
pc[0] <= pc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[1] <= pc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[2] <= pc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[3] <= pc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[4] <= pc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[5] <= pc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[6] <= pc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[7] <= pc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[8] <= pc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[9] <= pc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[10] <= pc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[11] <= pc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[12] <= pc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[13] <= pc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[14] <= pc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[15] <= pc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
force_dest <= force_dest~reg0.DB_MAX_OUTPUT_PORT_TYPE
dest_out[0] <= dest_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dest_out[1] <= dest_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dest_out[2] <= dest_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr1_out[0] <= sr1_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr1_out[1] <= sr1_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr1_out[2] <= sr1_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr1_out[3] <= sr1_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr1_out[4] <= sr1_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr1_out[5] <= sr1_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr1_out[6] <= sr1_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr1_out[7] <= sr1_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr1_out[8] <= sr1_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr1_out[9] <= sr1_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr1_out[10] <= sr1_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr1_out[11] <= sr1_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr1_out[12] <= sr1_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr1_out[13] <= sr1_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr1_out[14] <= sr1_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr1_out[15] <= sr1_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr2_out[0] <= sr2_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr2_out[1] <= sr2_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr2_out[2] <= sr2_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr2_out[3] <= sr2_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr2_out[4] <= sr2_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr2_out[5] <= sr2_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr2_out[6] <= sr2_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr2_out[7] <= sr2_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr2_out[8] <= sr2_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr2_out[9] <= sr2_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr2_out[10] <= sr2_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr2_out[11] <= sr2_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr2_out[12] <= sr2_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr2_out[13] <= sr2_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr2_out[14] <= sr2_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr2_out[15] <= sr2_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data_out[0] <= source_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data_out[1] <= source_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data_out[2] <= source_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data_out[3] <= source_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data_out[4] <= source_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data_out[5] <= source_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data_out[6] <= source_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data_out[7] <= source_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data_out[8] <= source_data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data_out[9] <= source_data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data_out[10] <= source_data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data_out[11] <= source_data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data_out[12] <= source_data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data_out[13] <= source_data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data_out[14] <= source_data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data_out[15] <= source_data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset6_out[0] <= offset6_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset6_out[1] <= offset6_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset6_out[2] <= offset6_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset6_out[3] <= offset6_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset6_out[4] <= offset6_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset6_out[5] <= offset6_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset6_out[6] <= offset6_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset6_out[7] <= offset6_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset6_out[8] <= offset6_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset6_out[9] <= offset6_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset6_out[10] <= offset6_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset6_out[11] <= offset6_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset6_out[12] <= offset6_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset6_out[13] <= offset6_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset6_out[14] <= offset6_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset6_out[15] <= offset6_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset9_out[0] <= offset9_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset9_out[1] <= offset9_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset9_out[2] <= offset9_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset9_out[3] <= offset9_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset9_out[4] <= offset9_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset9_out[5] <= offset9_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset9_out[6] <= offset9_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset9_out[7] <= offset9_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset9_out[8] <= offset9_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset9_out[9] <= offset9_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset9_out[10] <= offset9_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset9_out[11] <= offset9_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset9_out[12] <= offset9_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset9_out[13] <= offset9_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset9_out[14] <= offset9_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset9_out[15] <= offset9_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm5_out[0] <= imm5_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm5_out[1] <= imm5_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm5_out[2] <= imm5_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm5_out[3] <= imm5_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm5_out[4] <= imm5_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm5_out[5] <= imm5_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm5_out[6] <= imm5_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm5_out[7] <= imm5_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm5_out[8] <= imm5_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm5_out[9] <= imm5_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm5_out[10] <= imm5_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm5_out[11] <= imm5_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm5_out[12] <= imm5_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm5_out[13] <= imm5_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm5_out[14] <= imm5_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm5_out[15] <= imm5_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.mdrmux_sel <= ctrl_word_out.mdrmux_sel~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.marmux_sel <= ctrl_word_out.marmux_sel~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.regfilemux_sel <= ctrl_word_out.regfilemux_sel~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.storemux_sel <= ctrl_word_out.storemux_sel~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.offsetmux_sel <= ctrl_word_out.offsetmux_sel~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.mem_write <= ctrl_word_out.mem_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.mem_read <= ctrl_word_out.mem_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.pcmux_sel <= ctrl_word_out.pcmux_sel~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.alumux_sel <= ctrl_word_out.alumux_sel~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.load_regfile <= ctrl_word_out.load_regfile~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.load_pc <= ctrl_word_out.load_pc~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.load_cc <= ctrl_word_out.load_cc~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.aluop[0] <= ctrl_word_out.aluop[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.aluop[1] <= ctrl_word_out.aluop[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.aluop[2] <= ctrl_word_out.aluop[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.aluop[3] <= ctrl_word_out.aluop[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.opcode[0] <= ctrl_word_out.opcode[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.opcode[1] <= ctrl_word_out.opcode[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.opcode[2] <= ctrl_word_out.opcode[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.opcode[3] <= ctrl_word_out.opcode[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu|cpu_datapath:cd|mux2:alumux
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
a[0] => f.DATAB
a[1] => f.DATAB
a[2] => f.DATAB
a[3] => f.DATAB
a[4] => f.DATAB
a[5] => f.DATAB
a[6] => f.DATAB
a[7] => f.DATAB
a[8] => f.DATAB
a[9] => f.DATAB
a[10] => f.DATAB
a[11] => f.DATAB
a[12] => f.DATAB
a[13] => f.DATAB
a[14] => f.DATAB
a[15] => f.DATAB
b[0] => f.DATAA
b[1] => f.DATAA
b[2] => f.DATAA
b[3] => f.DATAA
b[4] => f.DATAA
b[5] => f.DATAA
b[6] => f.DATAA
b[7] => f.DATAA
b[8] => f.DATAA
b[9] => f.DATAA
b[10] => f.DATAA
b[11] => f.DATAA
b[12] => f.DATAA
b[13] => f.DATAA
b[14] => f.DATAA
b[15] => f.DATAA
f[0] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[8] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[9] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[10] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[11] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[12] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[13] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[14] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[15] <= f.DB_MAX_OUTPUT_PORT_TYPE


|cpu|cpu_datapath:cd|alu:ALU
aluop[0] => Equal0.IN7
aluop[0] => Equal1.IN7
aluop[0] => Equal2.IN7
aluop[0] => Equal3.IN7
aluop[0] => Equal4.IN7
aluop[0] => Equal5.IN7
aluop[0] => Equal6.IN7
aluop[1] => Equal0.IN6
aluop[1] => Equal1.IN6
aluop[1] => Equal2.IN6
aluop[1] => Equal3.IN6
aluop[1] => Equal4.IN6
aluop[1] => Equal5.IN6
aluop[1] => Equal6.IN6
aluop[2] => Equal0.IN5
aluop[2] => Equal1.IN5
aluop[2] => Equal2.IN5
aluop[2] => Equal3.IN5
aluop[2] => Equal4.IN5
aluop[2] => Equal5.IN5
aluop[2] => Equal6.IN5
aluop[3] => Equal0.IN4
aluop[3] => Equal1.IN4
aluop[3] => Equal2.IN4
aluop[3] => Equal3.IN4
aluop[3] => Equal4.IN4
aluop[3] => Equal5.IN4
aluop[3] => Equal6.IN4
a[0] => Add0.IN16
a[0] => f.IN0
a[0] => ShiftLeft0.IN16
a[0] => ShiftRight0.IN16
a[0] => ShiftRight1.IN16
a[0] => Selector15.IN13
a[0] => Selector15.IN2
a[1] => Add0.IN15
a[1] => f.IN0
a[1] => ShiftLeft0.IN15
a[1] => ShiftRight0.IN15
a[1] => ShiftRight1.IN15
a[1] => Selector14.IN13
a[1] => Selector14.IN2
a[2] => Add0.IN14
a[2] => f.IN0
a[2] => ShiftLeft0.IN14
a[2] => ShiftRight0.IN14
a[2] => ShiftRight1.IN14
a[2] => Selector13.IN13
a[2] => Selector13.IN2
a[3] => Add0.IN13
a[3] => f.IN0
a[3] => ShiftLeft0.IN13
a[3] => ShiftRight0.IN13
a[3] => ShiftRight1.IN13
a[3] => Selector12.IN13
a[3] => Selector12.IN2
a[4] => Add0.IN12
a[4] => f.IN0
a[4] => ShiftLeft0.IN12
a[4] => ShiftRight0.IN12
a[4] => ShiftRight1.IN12
a[4] => Selector11.IN13
a[4] => Selector11.IN2
a[5] => Add0.IN11
a[5] => f.IN0
a[5] => ShiftLeft0.IN11
a[5] => ShiftRight0.IN11
a[5] => ShiftRight1.IN11
a[5] => Selector10.IN13
a[5] => Selector10.IN2
a[6] => Add0.IN10
a[6] => f.IN0
a[6] => ShiftLeft0.IN10
a[6] => ShiftRight0.IN10
a[6] => ShiftRight1.IN10
a[6] => Selector9.IN13
a[6] => Selector9.IN2
a[7] => Add0.IN9
a[7] => f.IN0
a[7] => ShiftLeft0.IN9
a[7] => ShiftRight0.IN9
a[7] => ShiftRight1.IN9
a[7] => Selector8.IN13
a[7] => Selector8.IN2
a[8] => Add0.IN8
a[8] => f.IN0
a[8] => ShiftLeft0.IN8
a[8] => ShiftRight0.IN8
a[8] => ShiftRight1.IN8
a[8] => Selector7.IN13
a[8] => Selector7.IN2
a[9] => Add0.IN7
a[9] => f.IN0
a[9] => ShiftLeft0.IN7
a[9] => ShiftRight0.IN7
a[9] => ShiftRight1.IN7
a[9] => Selector6.IN13
a[9] => Selector6.IN2
a[10] => Add0.IN6
a[10] => f.IN0
a[10] => ShiftLeft0.IN6
a[10] => ShiftRight0.IN6
a[10] => ShiftRight1.IN6
a[10] => Selector5.IN13
a[10] => Selector5.IN2
a[11] => Add0.IN5
a[11] => f.IN0
a[11] => ShiftLeft0.IN5
a[11] => ShiftRight0.IN5
a[11] => ShiftRight1.IN5
a[11] => Selector4.IN13
a[11] => Selector4.IN2
a[12] => Add0.IN4
a[12] => f.IN0
a[12] => ShiftLeft0.IN4
a[12] => ShiftRight0.IN4
a[12] => ShiftRight1.IN4
a[12] => Selector3.IN13
a[12] => Selector3.IN2
a[13] => Add0.IN3
a[13] => f.IN0
a[13] => ShiftLeft0.IN3
a[13] => ShiftRight0.IN3
a[13] => ShiftRight1.IN3
a[13] => Selector2.IN13
a[13] => Selector2.IN2
a[14] => Add0.IN2
a[14] => f.IN0
a[14] => ShiftLeft0.IN2
a[14] => ShiftRight0.IN2
a[14] => ShiftRight1.IN2
a[14] => Selector1.IN13
a[14] => Selector1.IN2
a[15] => Add0.IN1
a[15] => f.IN0
a[15] => ShiftLeft0.IN1
a[15] => ShiftRight0.IN1
a[15] => ShiftRight1.IN0
a[15] => ShiftRight1.IN1
a[15] => Selector0.IN13
a[15] => Selector0.IN2
b[0] => Add0.IN32
b[0] => f.IN1
b[0] => ShiftLeft0.IN32
b[0] => ShiftRight0.IN32
b[0] => ShiftRight1.IN32
b[1] => Add0.IN31
b[1] => f.IN1
b[1] => ShiftLeft0.IN31
b[1] => ShiftRight0.IN31
b[1] => ShiftRight1.IN31
b[2] => Add0.IN30
b[2] => f.IN1
b[2] => ShiftLeft0.IN30
b[2] => ShiftRight0.IN30
b[2] => ShiftRight1.IN30
b[3] => Add0.IN29
b[3] => f.IN1
b[3] => ShiftLeft0.IN29
b[3] => ShiftRight0.IN29
b[3] => ShiftRight1.IN29
b[4] => Add0.IN28
b[4] => f.IN1
b[4] => ShiftLeft0.IN28
b[4] => ShiftRight0.IN28
b[4] => ShiftRight1.IN28
b[5] => Add0.IN27
b[5] => f.IN1
b[5] => ShiftLeft0.IN27
b[5] => ShiftRight0.IN27
b[5] => ShiftRight1.IN27
b[6] => Add0.IN26
b[6] => f.IN1
b[6] => ShiftLeft0.IN26
b[6] => ShiftRight0.IN26
b[6] => ShiftRight1.IN26
b[7] => Add0.IN25
b[7] => f.IN1
b[7] => ShiftLeft0.IN25
b[7] => ShiftRight0.IN25
b[7] => ShiftRight1.IN25
b[8] => Add0.IN24
b[8] => f.IN1
b[8] => ShiftLeft0.IN24
b[8] => ShiftRight0.IN24
b[8] => ShiftRight1.IN24
b[9] => Add0.IN23
b[9] => f.IN1
b[9] => ShiftLeft0.IN23
b[9] => ShiftRight0.IN23
b[9] => ShiftRight1.IN23
b[10] => Add0.IN22
b[10] => f.IN1
b[10] => ShiftLeft0.IN22
b[10] => ShiftRight0.IN22
b[10] => ShiftRight1.IN22
b[11] => Add0.IN21
b[11] => f.IN1
b[11] => ShiftLeft0.IN21
b[11] => ShiftRight0.IN21
b[11] => ShiftRight1.IN21
b[12] => Add0.IN20
b[12] => f.IN1
b[12] => ShiftLeft0.IN20
b[12] => ShiftRight0.IN20
b[12] => ShiftRight1.IN20
b[13] => Add0.IN19
b[13] => f.IN1
b[13] => ShiftLeft0.IN19
b[13] => ShiftRight0.IN19
b[13] => ShiftRight1.IN19
b[14] => Add0.IN18
b[14] => f.IN1
b[14] => ShiftLeft0.IN18
b[14] => ShiftRight0.IN18
b[14] => ShiftRight1.IN18
b[15] => Add0.IN17
b[15] => f.IN1
b[15] => ShiftLeft0.IN17
b[15] => ShiftRight0.IN17
b[15] => ShiftRight1.IN17
f[0] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
f[8] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
f[9] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
f[10] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
f[11] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
f[12] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
f[13] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
f[14] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
f[15] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|cpu|cpu_datapath:cd|exmem:exmem_register
clk => source_data_out[0]~reg0.CLK
clk => source_data_out[1]~reg0.CLK
clk => source_data_out[2]~reg0.CLK
clk => source_data_out[3]~reg0.CLK
clk => source_data_out[4]~reg0.CLK
clk => source_data_out[5]~reg0.CLK
clk => source_data_out[6]~reg0.CLK
clk => source_data_out[7]~reg0.CLK
clk => source_data_out[8]~reg0.CLK
clk => source_data_out[9]~reg0.CLK
clk => source_data_out[10]~reg0.CLK
clk => source_data_out[11]~reg0.CLK
clk => source_data_out[12]~reg0.CLK
clk => source_data_out[13]~reg0.CLK
clk => source_data_out[14]~reg0.CLK
clk => source_data_out[15]~reg0.CLK
clk => ctrl_word_out.mdrmux_sel~reg0.CLK
clk => ctrl_word_out.marmux_sel~reg0.CLK
clk => ctrl_word_out.regfilemux_sel~reg0.CLK
clk => ctrl_word_out.storemux_sel~reg0.CLK
clk => ctrl_word_out.offsetmux_sel~reg0.CLK
clk => ctrl_word_out.mem_write~reg0.CLK
clk => ctrl_word_out.mem_read~reg0.CLK
clk => ctrl_word_out.pcmux_sel~reg0.CLK
clk => ctrl_word_out.alumux_sel~reg0.CLK
clk => ctrl_word_out.load_regfile~reg0.CLK
clk => ctrl_word_out.load_pc~reg0.CLK
clk => ctrl_word_out.load_cc~reg0.CLK
clk => ctrl_word_out.aluop[0]~reg0.CLK
clk => ctrl_word_out.aluop[1]~reg0.CLK
clk => ctrl_word_out.aluop[2]~reg0.CLK
clk => ctrl_word_out.aluop[3]~reg0.CLK
clk => ctrl_word_out.opcode[0]~reg0.CLK
clk => ctrl_word_out.opcode[1]~reg0.CLK
clk => ctrl_word_out.opcode[2]~reg0.CLK
clk => ctrl_word_out.opcode[3]~reg0.CLK
clk => offset9_out[0]~reg0.CLK
clk => offset9_out[1]~reg0.CLK
clk => offset9_out[2]~reg0.CLK
clk => offset9_out[3]~reg0.CLK
clk => offset9_out[4]~reg0.CLK
clk => offset9_out[5]~reg0.CLK
clk => offset9_out[6]~reg0.CLK
clk => offset9_out[7]~reg0.CLK
clk => offset9_out[8]~reg0.CLK
clk => offset9_out[9]~reg0.CLK
clk => offset9_out[10]~reg0.CLK
clk => offset9_out[11]~reg0.CLK
clk => offset9_out[12]~reg0.CLK
clk => offset9_out[13]~reg0.CLK
clk => offset9_out[14]~reg0.CLK
clk => offset9_out[15]~reg0.CLK
clk => dest_out[0]~reg0.CLK
clk => dest_out[1]~reg0.CLK
clk => dest_out[2]~reg0.CLK
clk => ex_alu_out[0]~reg0.CLK
clk => ex_alu_out[1]~reg0.CLK
clk => ex_alu_out[2]~reg0.CLK
clk => ex_alu_out[3]~reg0.CLK
clk => ex_alu_out[4]~reg0.CLK
clk => ex_alu_out[5]~reg0.CLK
clk => ex_alu_out[6]~reg0.CLK
clk => ex_alu_out[7]~reg0.CLK
clk => ex_alu_out[8]~reg0.CLK
clk => ex_alu_out[9]~reg0.CLK
clk => ex_alu_out[10]~reg0.CLK
clk => ex_alu_out[11]~reg0.CLK
clk => ex_alu_out[12]~reg0.CLK
clk => ex_alu_out[13]~reg0.CLK
clk => ex_alu_out[14]~reg0.CLK
clk => ex_alu_out[15]~reg0.CLK
clk => pc[0]~reg0.CLK
clk => pc[1]~reg0.CLK
clk => pc[2]~reg0.CLK
clk => pc[3]~reg0.CLK
clk => pc[4]~reg0.CLK
clk => pc[5]~reg0.CLK
clk => pc[6]~reg0.CLK
clk => pc[7]~reg0.CLK
clk => pc[8]~reg0.CLK
clk => pc[9]~reg0.CLK
clk => pc[10]~reg0.CLK
clk => pc[11]~reg0.CLK
clk => pc[12]~reg0.CLK
clk => pc[13]~reg0.CLK
clk => pc[14]~reg0.CLK
clk => pc[15]~reg0.CLK
clk => ready~reg0.CLK
advance => ready~reg0.DATAIN
advance => ctrl_word_out.mem_write~reg0.ENA
advance => ctrl_word_out.offsetmux_sel~reg0.ENA
advance => ctrl_word_out.storemux_sel~reg0.ENA
advance => ctrl_word_out.regfilemux_sel~reg0.ENA
advance => ctrl_word_out.marmux_sel~reg0.ENA
advance => ctrl_word_out.mdrmux_sel~reg0.ENA
advance => source_data_out[15]~reg0.ENA
advance => source_data_out[14]~reg0.ENA
advance => source_data_out[13]~reg0.ENA
advance => source_data_out[12]~reg0.ENA
advance => source_data_out[11]~reg0.ENA
advance => source_data_out[10]~reg0.ENA
advance => source_data_out[9]~reg0.ENA
advance => source_data_out[8]~reg0.ENA
advance => source_data_out[7]~reg0.ENA
advance => source_data_out[6]~reg0.ENA
advance => source_data_out[5]~reg0.ENA
advance => source_data_out[4]~reg0.ENA
advance => source_data_out[3]~reg0.ENA
advance => source_data_out[2]~reg0.ENA
advance => source_data_out[1]~reg0.ENA
advance => source_data_out[0]~reg0.ENA
advance => ctrl_word_out.mem_read~reg0.ENA
advance => ctrl_word_out.pcmux_sel~reg0.ENA
advance => ctrl_word_out.alumux_sel~reg0.ENA
advance => ctrl_word_out.load_regfile~reg0.ENA
advance => ctrl_word_out.load_pc~reg0.ENA
advance => ctrl_word_out.load_cc~reg0.ENA
advance => ctrl_word_out.aluop[0]~reg0.ENA
advance => ctrl_word_out.aluop[1]~reg0.ENA
advance => ctrl_word_out.aluop[2]~reg0.ENA
advance => ctrl_word_out.aluop[3]~reg0.ENA
advance => ctrl_word_out.opcode[0]~reg0.ENA
advance => ctrl_word_out.opcode[1]~reg0.ENA
advance => ctrl_word_out.opcode[2]~reg0.ENA
advance => ctrl_word_out.opcode[3]~reg0.ENA
advance => offset9_out[0]~reg0.ENA
advance => offset9_out[1]~reg0.ENA
advance => offset9_out[2]~reg0.ENA
advance => offset9_out[3]~reg0.ENA
advance => offset9_out[4]~reg0.ENA
advance => offset9_out[5]~reg0.ENA
advance => offset9_out[6]~reg0.ENA
advance => offset9_out[7]~reg0.ENA
advance => offset9_out[8]~reg0.ENA
advance => offset9_out[9]~reg0.ENA
advance => offset9_out[10]~reg0.ENA
advance => offset9_out[11]~reg0.ENA
advance => offset9_out[12]~reg0.ENA
advance => offset9_out[13]~reg0.ENA
advance => offset9_out[14]~reg0.ENA
advance => offset9_out[15]~reg0.ENA
advance => dest_out[0]~reg0.ENA
advance => dest_out[1]~reg0.ENA
advance => dest_out[2]~reg0.ENA
advance => ex_alu_out[0]~reg0.ENA
advance => ex_alu_out[1]~reg0.ENA
advance => ex_alu_out[2]~reg0.ENA
advance => ex_alu_out[3]~reg0.ENA
advance => ex_alu_out[4]~reg0.ENA
advance => ex_alu_out[5]~reg0.ENA
advance => ex_alu_out[6]~reg0.ENA
advance => ex_alu_out[7]~reg0.ENA
advance => ex_alu_out[8]~reg0.ENA
advance => ex_alu_out[9]~reg0.ENA
advance => ex_alu_out[10]~reg0.ENA
advance => ex_alu_out[11]~reg0.ENA
advance => ex_alu_out[12]~reg0.ENA
advance => ex_alu_out[13]~reg0.ENA
advance => ex_alu_out[14]~reg0.ENA
advance => ex_alu_out[15]~reg0.ENA
advance => pc[0]~reg0.ENA
advance => pc[1]~reg0.ENA
advance => pc[2]~reg0.ENA
advance => pc[3]~reg0.ENA
advance => pc[4]~reg0.ENA
advance => pc[5]~reg0.ENA
advance => pc[6]~reg0.ENA
advance => pc[7]~reg0.ENA
advance => pc[8]~reg0.ENA
advance => pc[9]~reg0.ENA
advance => pc[10]~reg0.ENA
advance => pc[11]~reg0.ENA
advance => pc[12]~reg0.ENA
advance => pc[13]~reg0.ENA
advance => pc[14]~reg0.ENA
advance => pc[15]~reg0.ENA
pc_in[0] => pc[0]~reg0.DATAIN
pc_in[1] => pc[1]~reg0.DATAIN
pc_in[2] => pc[2]~reg0.DATAIN
pc_in[3] => pc[3]~reg0.DATAIN
pc_in[4] => pc[4]~reg0.DATAIN
pc_in[5] => pc[5]~reg0.DATAIN
pc_in[6] => pc[6]~reg0.DATAIN
pc_in[7] => pc[7]~reg0.DATAIN
pc_in[8] => pc[8]~reg0.DATAIN
pc_in[9] => pc[9]~reg0.DATAIN
pc_in[10] => pc[10]~reg0.DATAIN
pc_in[11] => pc[11]~reg0.DATAIN
pc_in[12] => pc[12]~reg0.DATAIN
pc_in[13] => pc[13]~reg0.DATAIN
pc_in[14] => pc[14]~reg0.DATAIN
pc_in[15] => pc[15]~reg0.DATAIN
ex_alu_in[0] => ex_alu_out[0]~reg0.DATAIN
ex_alu_in[1] => ex_alu_out[1]~reg0.DATAIN
ex_alu_in[2] => ex_alu_out[2]~reg0.DATAIN
ex_alu_in[3] => ex_alu_out[3]~reg0.DATAIN
ex_alu_in[4] => ex_alu_out[4]~reg0.DATAIN
ex_alu_in[5] => ex_alu_out[5]~reg0.DATAIN
ex_alu_in[6] => ex_alu_out[6]~reg0.DATAIN
ex_alu_in[7] => ex_alu_out[7]~reg0.DATAIN
ex_alu_in[8] => ex_alu_out[8]~reg0.DATAIN
ex_alu_in[9] => ex_alu_out[9]~reg0.DATAIN
ex_alu_in[10] => ex_alu_out[10]~reg0.DATAIN
ex_alu_in[11] => ex_alu_out[11]~reg0.DATAIN
ex_alu_in[12] => ex_alu_out[12]~reg0.DATAIN
ex_alu_in[13] => ex_alu_out[13]~reg0.DATAIN
ex_alu_in[14] => ex_alu_out[14]~reg0.DATAIN
ex_alu_in[15] => ex_alu_out[15]~reg0.DATAIN
dest_in[0] => dest_out[0]~reg0.DATAIN
dest_in[1] => dest_out[1]~reg0.DATAIN
dest_in[2] => dest_out[2]~reg0.DATAIN
source_data_in[0] => source_data_out[0]~reg0.DATAIN
source_data_in[1] => source_data_out[1]~reg0.DATAIN
source_data_in[2] => source_data_out[2]~reg0.DATAIN
source_data_in[3] => source_data_out[3]~reg0.DATAIN
source_data_in[4] => source_data_out[4]~reg0.DATAIN
source_data_in[5] => source_data_out[5]~reg0.DATAIN
source_data_in[6] => source_data_out[6]~reg0.DATAIN
source_data_in[7] => source_data_out[7]~reg0.DATAIN
source_data_in[8] => source_data_out[8]~reg0.DATAIN
source_data_in[9] => source_data_out[9]~reg0.DATAIN
source_data_in[10] => source_data_out[10]~reg0.DATAIN
source_data_in[11] => source_data_out[11]~reg0.DATAIN
source_data_in[12] => source_data_out[12]~reg0.DATAIN
source_data_in[13] => source_data_out[13]~reg0.DATAIN
source_data_in[14] => source_data_out[14]~reg0.DATAIN
source_data_in[15] => source_data_out[15]~reg0.DATAIN
offset9_in[0] => offset9_out[0]~reg0.DATAIN
offset9_in[1] => offset9_out[1]~reg0.DATAIN
offset9_in[2] => offset9_out[2]~reg0.DATAIN
offset9_in[3] => offset9_out[3]~reg0.DATAIN
offset9_in[4] => offset9_out[4]~reg0.DATAIN
offset9_in[5] => offset9_out[5]~reg0.DATAIN
offset9_in[6] => offset9_out[6]~reg0.DATAIN
offset9_in[7] => offset9_out[7]~reg0.DATAIN
offset9_in[8] => offset9_out[8]~reg0.DATAIN
offset9_in[9] => offset9_out[9]~reg0.DATAIN
offset9_in[10] => offset9_out[10]~reg0.DATAIN
offset9_in[11] => offset9_out[11]~reg0.DATAIN
offset9_in[12] => offset9_out[12]~reg0.DATAIN
offset9_in[13] => offset9_out[13]~reg0.DATAIN
offset9_in[14] => offset9_out[14]~reg0.DATAIN
offset9_in[15] => offset9_out[15]~reg0.DATAIN
ctrl_word_in.mdrmux_sel => ctrl_word_out.mdrmux_sel~reg0.DATAIN
ctrl_word_in.marmux_sel => ctrl_word_out.marmux_sel~reg0.DATAIN
ctrl_word_in.regfilemux_sel => ctrl_word_out.regfilemux_sel~reg0.DATAIN
ctrl_word_in.storemux_sel => ctrl_word_out.storemux_sel~reg0.DATAIN
ctrl_word_in.offsetmux_sel => ctrl_word_out.offsetmux_sel~reg0.DATAIN
ctrl_word_in.mem_write => ctrl_word_out.mem_write~reg0.DATAIN
ctrl_word_in.mem_read => ctrl_word_out.mem_read~reg0.DATAIN
ctrl_word_in.pcmux_sel => ctrl_word_out.pcmux_sel~reg0.DATAIN
ctrl_word_in.alumux_sel => ctrl_word_out.alumux_sel~reg0.DATAIN
ctrl_word_in.load_regfile => ctrl_word_out.load_regfile~reg0.DATAIN
ctrl_word_in.load_pc => ctrl_word_out.load_pc~reg0.DATAIN
ctrl_word_in.load_cc => ctrl_word_out.load_cc~reg0.DATAIN
ctrl_word_in.aluop[0] => ctrl_word_out.aluop[0]~reg0.DATAIN
ctrl_word_in.aluop[1] => ctrl_word_out.aluop[1]~reg0.DATAIN
ctrl_word_in.aluop[2] => ctrl_word_out.aluop[2]~reg0.DATAIN
ctrl_word_in.aluop[3] => ctrl_word_out.aluop[3]~reg0.DATAIN
ctrl_word_in.opcode[0] => ctrl_word_out.opcode[0]~reg0.DATAIN
ctrl_word_in.opcode[1] => ctrl_word_out.opcode[1]~reg0.DATAIN
ctrl_word_in.opcode[2] => ctrl_word_out.opcode[2]~reg0.DATAIN
ctrl_word_in.opcode[3] => ctrl_word_out.opcode[3]~reg0.DATAIN
pc[0] <= pc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[1] <= pc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[2] <= pc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[3] <= pc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[4] <= pc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[5] <= pc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[6] <= pc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[7] <= pc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[8] <= pc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[9] <= pc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[10] <= pc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[11] <= pc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[12] <= pc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[13] <= pc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[14] <= pc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[15] <= pc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_alu_out[0] <= ex_alu_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_alu_out[1] <= ex_alu_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_alu_out[2] <= ex_alu_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_alu_out[3] <= ex_alu_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_alu_out[4] <= ex_alu_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_alu_out[5] <= ex_alu_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_alu_out[6] <= ex_alu_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_alu_out[7] <= ex_alu_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_alu_out[8] <= ex_alu_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_alu_out[9] <= ex_alu_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_alu_out[10] <= ex_alu_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_alu_out[11] <= ex_alu_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_alu_out[12] <= ex_alu_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_alu_out[13] <= ex_alu_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_alu_out[14] <= ex_alu_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_alu_out[15] <= ex_alu_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data_out[0] <= source_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data_out[1] <= source_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data_out[2] <= source_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data_out[3] <= source_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data_out[4] <= source_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data_out[5] <= source_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data_out[6] <= source_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data_out[7] <= source_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data_out[8] <= source_data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data_out[9] <= source_data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data_out[10] <= source_data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data_out[11] <= source_data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data_out[12] <= source_data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data_out[13] <= source_data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data_out[14] <= source_data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data_out[15] <= source_data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dest_out[0] <= dest_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dest_out[1] <= dest_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dest_out[2] <= dest_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset9_out[0] <= offset9_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset9_out[1] <= offset9_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset9_out[2] <= offset9_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset9_out[3] <= offset9_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset9_out[4] <= offset9_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset9_out[5] <= offset9_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset9_out[6] <= offset9_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset9_out[7] <= offset9_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset9_out[8] <= offset9_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset9_out[9] <= offset9_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset9_out[10] <= offset9_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset9_out[11] <= offset9_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset9_out[12] <= offset9_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset9_out[13] <= offset9_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset9_out[14] <= offset9_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset9_out[15] <= offset9_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.mdrmux_sel <= ctrl_word_out.mdrmux_sel~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.marmux_sel <= ctrl_word_out.marmux_sel~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.regfilemux_sel <= ctrl_word_out.regfilemux_sel~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.storemux_sel <= ctrl_word_out.storemux_sel~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.offsetmux_sel <= ctrl_word_out.offsetmux_sel~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.mem_write <= ctrl_word_out.mem_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.mem_read <= ctrl_word_out.mem_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.pcmux_sel <= ctrl_word_out.pcmux_sel~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.alumux_sel <= ctrl_word_out.alumux_sel~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.load_regfile <= ctrl_word_out.load_regfile~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.load_pc <= ctrl_word_out.load_pc~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.load_cc <= ctrl_word_out.load_cc~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.aluop[0] <= ctrl_word_out.aluop[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.aluop[1] <= ctrl_word_out.aluop[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.aluop[2] <= ctrl_word_out.aluop[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.aluop[3] <= ctrl_word_out.aluop[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.opcode[0] <= ctrl_word_out.opcode[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.opcode[1] <= ctrl_word_out.opcode[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.opcode[2] <= ctrl_word_out.opcode[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.opcode[3] <= ctrl_word_out.opcode[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu|cpu_datapath:cd|mux2:mdrmux
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
a[0] => f.DATAB
a[1] => f.DATAB
a[2] => f.DATAB
a[3] => f.DATAB
a[4] => f.DATAB
a[5] => f.DATAB
a[6] => f.DATAB
a[7] => f.DATAB
a[8] => f.DATAB
a[9] => f.DATAB
a[10] => f.DATAB
a[11] => f.DATAB
a[12] => f.DATAB
a[13] => f.DATAB
a[14] => f.DATAB
a[15] => f.DATAB
b[0] => f.DATAA
b[1] => f.DATAA
b[2] => f.DATAA
b[3] => f.DATAA
b[4] => f.DATAA
b[5] => f.DATAA
b[6] => f.DATAA
b[7] => f.DATAA
b[8] => f.DATAA
b[9] => f.DATAA
b[10] => f.DATAA
b[11] => f.DATAA
b[12] => f.DATAA
b[13] => f.DATAA
b[14] => f.DATAA
b[15] => f.DATAA
f[0] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[8] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[9] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[10] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[11] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[12] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[13] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[14] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[15] <= f.DB_MAX_OUTPUT_PORT_TYPE


|cpu|cpu_datapath:cd|mux2:marmux
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
a[0] => f.DATAB
a[1] => f.DATAB
a[2] => f.DATAB
a[3] => f.DATAB
a[4] => f.DATAB
a[5] => f.DATAB
a[6] => f.DATAB
a[7] => f.DATAB
a[8] => f.DATAB
a[9] => f.DATAB
a[10] => f.DATAB
a[11] => f.DATAB
a[12] => f.DATAB
a[13] => f.DATAB
a[14] => f.DATAB
a[15] => f.DATAB
b[0] => f.DATAA
b[1] => f.DATAA
b[2] => f.DATAA
b[3] => f.DATAA
b[4] => f.DATAA
b[5] => f.DATAA
b[6] => f.DATAA
b[7] => f.DATAA
b[8] => f.DATAA
b[9] => f.DATAA
b[10] => f.DATAA
b[11] => f.DATAA
b[12] => f.DATAA
b[13] => f.DATAA
b[14] => f.DATAA
b[15] => f.DATAA
f[0] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[8] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[9] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[10] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[11] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[12] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[13] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[14] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[15] <= f.DB_MAX_OUTPUT_PORT_TYPE


|cpu|cpu_datapath:cd|register:MDR
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => data[4].ENA
load => data[3].ENA
load => data[2].ENA
load => data[1].ENA
load => data[0].ENA
load => data[5].ENA
load => data[6].ENA
load => data[7].ENA
load => data[8].ENA
load => data[9].ENA
load => data[10].ENA
load => data[11].ENA
load => data[12].ENA
load => data[13].ENA
load => data[14].ENA
load => data[15].ENA
in[0] => data[0].DATAIN
in[1] => data[1].DATAIN
in[2] => data[2].DATAIN
in[3] => data[3].DATAIN
in[4] => data[4].DATAIN
in[5] => data[5].DATAIN
in[6] => data[6].DATAIN
in[7] => data[7].DATAIN
in[8] => data[8].DATAIN
in[9] => data[9].DATAIN
in[10] => data[10].DATAIN
in[11] => data[11].DATAIN
in[12] => data[12].DATAIN
in[13] => data[13].DATAIN
in[14] => data[14].DATAIN
in[15] => data[15].DATAIN
out[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE


|cpu|cpu_datapath:cd|register:MAR
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => data[4].ENA
load => data[3].ENA
load => data[2].ENA
load => data[1].ENA
load => data[0].ENA
load => data[5].ENA
load => data[6].ENA
load => data[7].ENA
load => data[8].ENA
load => data[9].ENA
load => data[10].ENA
load => data[11].ENA
load => data[12].ENA
load => data[13].ENA
load => data[14].ENA
load => data[15].ENA
in[0] => data[0].DATAIN
in[1] => data[1].DATAIN
in[2] => data[2].DATAIN
in[3] => data[3].DATAIN
in[4] => data[4].DATAIN
in[5] => data[5].DATAIN
in[6] => data[6].DATAIN
in[7] => data[7].DATAIN
in[8] => data[8].DATAIN
in[9] => data[9].DATAIN
in[10] => data[10].DATAIN
in[11] => data[11].DATAIN
in[12] => data[12].DATAIN
in[13] => data[13].DATAIN
in[14] => data[14].DATAIN
in[15] => data[15].DATAIN
out[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE


|cpu|cpu_datapath:cd|memwb:memwb_register
clk => ready~reg0.CLK
clk => ctrl_word_out.mdrmux_sel~reg0.CLK
clk => ctrl_word_out.marmux_sel~reg0.CLK
clk => ctrl_word_out.regfilemux_sel~reg0.CLK
clk => ctrl_word_out.storemux_sel~reg0.CLK
clk => ctrl_word_out.offsetmux_sel~reg0.CLK
clk => ctrl_word_out.mem_write~reg0.CLK
clk => ctrl_word_out.mem_read~reg0.CLK
clk => ctrl_word_out.pcmux_sel~reg0.CLK
clk => ctrl_word_out.alumux_sel~reg0.CLK
clk => ctrl_word_out.load_regfile~reg0.CLK
clk => ctrl_word_out.load_pc~reg0.CLK
clk => ctrl_word_out.load_cc~reg0.CLK
clk => ctrl_word_out.aluop[0]~reg0.CLK
clk => ctrl_word_out.aluop[1]~reg0.CLK
clk => ctrl_word_out.aluop[2]~reg0.CLK
clk => ctrl_word_out.aluop[3]~reg0.CLK
clk => ctrl_word_out.opcode[0]~reg0.CLK
clk => ctrl_word_out.opcode[1]~reg0.CLK
clk => ctrl_word_out.opcode[2]~reg0.CLK
clk => ctrl_word_out.opcode[3]~reg0.CLK
clk => offset9_out[0]~reg0.CLK
clk => offset9_out[1]~reg0.CLK
clk => offset9_out[2]~reg0.CLK
clk => offset9_out[3]~reg0.CLK
clk => offset9_out[4]~reg0.CLK
clk => offset9_out[5]~reg0.CLK
clk => offset9_out[6]~reg0.CLK
clk => offset9_out[7]~reg0.CLK
clk => offset9_out[8]~reg0.CLK
clk => offset9_out[9]~reg0.CLK
clk => offset9_out[10]~reg0.CLK
clk => offset9_out[11]~reg0.CLK
clk => offset9_out[12]~reg0.CLK
clk => offset9_out[13]~reg0.CLK
clk => offset9_out[14]~reg0.CLK
clk => offset9_out[15]~reg0.CLK
clk => pc[0]~reg0.CLK
clk => pc[1]~reg0.CLK
clk => pc[2]~reg0.CLK
clk => pc[3]~reg0.CLK
clk => pc[4]~reg0.CLK
clk => pc[5]~reg0.CLK
clk => pc[6]~reg0.CLK
clk => pc[7]~reg0.CLK
clk => pc[8]~reg0.CLK
clk => pc[9]~reg0.CLK
clk => pc[10]~reg0.CLK
clk => pc[11]~reg0.CLK
clk => pc[12]~reg0.CLK
clk => pc[13]~reg0.CLK
clk => pc[14]~reg0.CLK
clk => pc[15]~reg0.CLK
clk => wb_alu_out[0]~reg0.CLK
clk => wb_alu_out[1]~reg0.CLK
clk => wb_alu_out[2]~reg0.CLK
clk => wb_alu_out[3]~reg0.CLK
clk => wb_alu_out[4]~reg0.CLK
clk => wb_alu_out[5]~reg0.CLK
clk => wb_alu_out[6]~reg0.CLK
clk => wb_alu_out[7]~reg0.CLK
clk => wb_alu_out[8]~reg0.CLK
clk => wb_alu_out[9]~reg0.CLK
clk => wb_alu_out[10]~reg0.CLK
clk => wb_alu_out[11]~reg0.CLK
clk => wb_alu_out[12]~reg0.CLK
clk => wb_alu_out[13]~reg0.CLK
clk => wb_alu_out[14]~reg0.CLK
clk => wb_alu_out[15]~reg0.CLK
clk => dest_out[0]~reg0.CLK
clk => dest_out[1]~reg0.CLK
clk => dest_out[2]~reg0.CLK
clk => data_request~reg0.CLK
clk => load_mdr~reg0.CLK
clk => load_mar~reg0.CLK
advance => load_mar.OUTPUTSELECT
advance => load_mdr.OUTPUTSELECT
advance => data_request.OUTPUTSELECT
advance => dest_out.OUTPUTSELECT
advance => dest_out.OUTPUTSELECT
advance => dest_out.OUTPUTSELECT
advance => wb_alu_out.OUTPUTSELECT
advance => wb_alu_out.OUTPUTSELECT
advance => wb_alu_out.OUTPUTSELECT
advance => wb_alu_out.OUTPUTSELECT
advance => wb_alu_out.OUTPUTSELECT
advance => wb_alu_out.OUTPUTSELECT
advance => wb_alu_out.OUTPUTSELECT
advance => wb_alu_out.OUTPUTSELECT
advance => wb_alu_out.OUTPUTSELECT
advance => wb_alu_out.OUTPUTSELECT
advance => wb_alu_out.OUTPUTSELECT
advance => wb_alu_out.OUTPUTSELECT
advance => wb_alu_out.OUTPUTSELECT
advance => wb_alu_out.OUTPUTSELECT
advance => wb_alu_out.OUTPUTSELECT
advance => wb_alu_out.OUTPUTSELECT
advance => pc.OUTPUTSELECT
advance => pc.OUTPUTSELECT
advance => pc.OUTPUTSELECT
advance => pc.OUTPUTSELECT
advance => pc.OUTPUTSELECT
advance => pc.OUTPUTSELECT
advance => pc.OUTPUTSELECT
advance => pc.OUTPUTSELECT
advance => pc.OUTPUTSELECT
advance => pc.OUTPUTSELECT
advance => pc.OUTPUTSELECT
advance => pc.OUTPUTSELECT
advance => pc.OUTPUTSELECT
advance => pc.OUTPUTSELECT
advance => pc.OUTPUTSELECT
advance => pc.OUTPUTSELECT
advance => offset9_out.OUTPUTSELECT
advance => offset9_out.OUTPUTSELECT
advance => offset9_out.OUTPUTSELECT
advance => offset9_out.OUTPUTSELECT
advance => offset9_out.OUTPUTSELECT
advance => offset9_out.OUTPUTSELECT
advance => offset9_out.OUTPUTSELECT
advance => offset9_out.OUTPUTSELECT
advance => offset9_out.OUTPUTSELECT
advance => offset9_out.OUTPUTSELECT
advance => offset9_out.OUTPUTSELECT
advance => offset9_out.OUTPUTSELECT
advance => offset9_out.OUTPUTSELECT
advance => offset9_out.OUTPUTSELECT
advance => offset9_out.OUTPUTSELECT
advance => offset9_out.OUTPUTSELECT
advance => ctrl_word_out.OUTPUTSELECT
advance => ctrl_word_out.OUTPUTSELECT
advance => ctrl_word_out.OUTPUTSELECT
advance => ctrl_word_out.OUTPUTSELECT
advance => ctrl_word_out.OUTPUTSELECT
advance => ctrl_word_out.OUTPUTSELECT
advance => ctrl_word_out.OUTPUTSELECT
advance => ctrl_word_out.OUTPUTSELECT
advance => ctrl_word_out.OUTPUTSELECT
advance => ctrl_word_out.OUTPUTSELECT
advance => ctrl_word_out.OUTPUTSELECT
advance => ctrl_word_out.OUTPUTSELECT
advance => ctrl_word_out.OUTPUTSELECT
advance => ctrl_word_out.OUTPUTSELECT
advance => ctrl_word_out.OUTPUTSELECT
advance => ctrl_word_out.OUTPUTSELECT
advance => ctrl_word_out.OUTPUTSELECT
advance => ctrl_word_out.OUTPUTSELECT
advance => ctrl_word_out.OUTPUTSELECT
advance => ctrl_word_out.OUTPUTSELECT
advance => ready.OUTPUTSELECT
pc_in[0] => pc.DATAA
pc_in[0] => pc.DATAB
pc_in[1] => pc.DATAA
pc_in[1] => pc.DATAB
pc_in[2] => pc.DATAA
pc_in[2] => pc.DATAB
pc_in[3] => pc.DATAA
pc_in[3] => pc.DATAB
pc_in[4] => pc.DATAA
pc_in[4] => pc.DATAB
pc_in[5] => pc.DATAA
pc_in[5] => pc.DATAB
pc_in[6] => pc.DATAA
pc_in[6] => pc.DATAB
pc_in[7] => pc.DATAA
pc_in[7] => pc.DATAB
pc_in[8] => pc.DATAA
pc_in[8] => pc.DATAB
pc_in[9] => pc.DATAA
pc_in[9] => pc.DATAB
pc_in[10] => pc.DATAA
pc_in[10] => pc.DATAB
pc_in[11] => pc.DATAA
pc_in[11] => pc.DATAB
pc_in[12] => pc.DATAA
pc_in[12] => pc.DATAB
pc_in[13] => pc.DATAA
pc_in[13] => pc.DATAB
pc_in[14] => pc.DATAA
pc_in[14] => pc.DATAB
pc_in[15] => pc.DATAA
pc_in[15] => pc.DATAB
dest_in[0] => dest_out.DATAA
dest_in[0] => dest_out.DATAB
dest_in[1] => dest_out.DATAA
dest_in[1] => dest_out.DATAB
dest_in[2] => dest_out.DATAA
dest_in[2] => dest_out.DATAB
offset9_in[0] => offset9_out.DATAA
offset9_in[0] => offset9_out.DATAB
offset9_in[1] => offset9_out.DATAA
offset9_in[1] => offset9_out.DATAB
offset9_in[2] => offset9_out.DATAA
offset9_in[2] => offset9_out.DATAB
offset9_in[3] => offset9_out.DATAA
offset9_in[3] => offset9_out.DATAB
offset9_in[4] => offset9_out.DATAA
offset9_in[4] => offset9_out.DATAB
offset9_in[5] => offset9_out.DATAA
offset9_in[5] => offset9_out.DATAB
offset9_in[6] => offset9_out.DATAA
offset9_in[6] => offset9_out.DATAB
offset9_in[7] => offset9_out.DATAA
offset9_in[7] => offset9_out.DATAB
offset9_in[8] => offset9_out.DATAA
offset9_in[8] => offset9_out.DATAB
offset9_in[9] => offset9_out.DATAA
offset9_in[9] => offset9_out.DATAB
offset9_in[10] => offset9_out.DATAA
offset9_in[10] => offset9_out.DATAB
offset9_in[11] => offset9_out.DATAA
offset9_in[11] => offset9_out.DATAB
offset9_in[12] => offset9_out.DATAA
offset9_in[12] => offset9_out.DATAB
offset9_in[13] => offset9_out.DATAA
offset9_in[13] => offset9_out.DATAB
offset9_in[14] => offset9_out.DATAA
offset9_in[14] => offset9_out.DATAB
offset9_in[15] => offset9_out.DATAA
offset9_in[15] => offset9_out.DATAB
ctrl_word_in.mdrmux_sel => ctrl_word_out.DATAA
ctrl_word_in.mdrmux_sel => ctrl_word_out.DATAB
ctrl_word_in.marmux_sel => ctrl_word_out.DATAA
ctrl_word_in.marmux_sel => ctrl_word_out.DATAB
ctrl_word_in.regfilemux_sel => ctrl_word_out.DATAA
ctrl_word_in.regfilemux_sel => ctrl_word_out.DATAB
ctrl_word_in.storemux_sel => ctrl_word_out.DATAA
ctrl_word_in.storemux_sel => ctrl_word_out.DATAB
ctrl_word_in.offsetmux_sel => ctrl_word_out.DATAA
ctrl_word_in.offsetmux_sel => ctrl_word_out.DATAB
ctrl_word_in.mem_write => mem_required.IN0
ctrl_word_in.mem_write => load_mdr.DATAB
ctrl_word_in.mem_write => ctrl_word_out.DATAA
ctrl_word_in.mem_write => ctrl_word_out.DATAB
ctrl_word_in.mem_read => mem_required.IN1
ctrl_word_in.mem_read => ctrl_word_out.DATAA
ctrl_word_in.mem_read => load_mdr.DATAB
ctrl_word_in.mem_read => ctrl_word_out.DATAB
ctrl_word_in.pcmux_sel => ctrl_word_out.DATAA
ctrl_word_in.pcmux_sel => ctrl_word_out.DATAB
ctrl_word_in.alumux_sel => ctrl_word_out.DATAA
ctrl_word_in.alumux_sel => ctrl_word_out.DATAB
ctrl_word_in.load_regfile => ctrl_word_out.DATAA
ctrl_word_in.load_regfile => ctrl_word_out.DATAB
ctrl_word_in.load_pc => ctrl_word_out.DATAA
ctrl_word_in.load_pc => ctrl_word_out.DATAB
ctrl_word_in.load_cc => ctrl_word_out.DATAA
ctrl_word_in.load_cc => ctrl_word_out.DATAB
ctrl_word_in.aluop[0] => ctrl_word_out.DATAA
ctrl_word_in.aluop[0] => ctrl_word_out.DATAB
ctrl_word_in.aluop[1] => ctrl_word_out.DATAA
ctrl_word_in.aluop[1] => ctrl_word_out.DATAB
ctrl_word_in.aluop[2] => ctrl_word_out.DATAA
ctrl_word_in.aluop[2] => ctrl_word_out.DATAB
ctrl_word_in.aluop[3] => ctrl_word_out.DATAA
ctrl_word_in.aluop[3] => ctrl_word_out.DATAB
ctrl_word_in.opcode[0] => ctrl_word_out.DATAA
ctrl_word_in.opcode[0] => ctrl_word_out.DATAB
ctrl_word_in.opcode[1] => ctrl_word_out.DATAA
ctrl_word_in.opcode[1] => ctrl_word_out.DATAB
ctrl_word_in.opcode[2] => ctrl_word_out.DATAA
ctrl_word_in.opcode[2] => ctrl_word_out.DATAB
ctrl_word_in.opcode[3] => ctrl_word_out.DATAA
ctrl_word_in.opcode[3] => ctrl_word_out.DATAB
wb_alu_in[0] => wb_alu_out.DATAA
wb_alu_in[0] => wb_alu_out.DATAB
wb_alu_in[1] => wb_alu_out.DATAA
wb_alu_in[1] => wb_alu_out.DATAB
wb_alu_in[2] => wb_alu_out.DATAA
wb_alu_in[2] => wb_alu_out.DATAB
wb_alu_in[3] => wb_alu_out.DATAA
wb_alu_in[3] => wb_alu_out.DATAB
wb_alu_in[4] => wb_alu_out.DATAA
wb_alu_in[4] => wb_alu_out.DATAB
wb_alu_in[5] => wb_alu_out.DATAA
wb_alu_in[5] => wb_alu_out.DATAB
wb_alu_in[6] => wb_alu_out.DATAA
wb_alu_in[6] => wb_alu_out.DATAB
wb_alu_in[7] => wb_alu_out.DATAA
wb_alu_in[7] => wb_alu_out.DATAB
wb_alu_in[8] => wb_alu_out.DATAA
wb_alu_in[8] => wb_alu_out.DATAB
wb_alu_in[9] => wb_alu_out.DATAA
wb_alu_in[9] => wb_alu_out.DATAB
wb_alu_in[10] => wb_alu_out.DATAA
wb_alu_in[10] => wb_alu_out.DATAB
wb_alu_in[11] => wb_alu_out.DATAA
wb_alu_in[11] => wb_alu_out.DATAB
wb_alu_in[12] => wb_alu_out.DATAA
wb_alu_in[12] => wb_alu_out.DATAB
wb_alu_in[13] => wb_alu_out.DATAA
wb_alu_in[13] => wb_alu_out.DATAB
wb_alu_in[14] => wb_alu_out.DATAA
wb_alu_in[14] => wb_alu_out.DATAB
wb_alu_in[15] => wb_alu_out.DATAA
wb_alu_in[15] => wb_alu_out.DATAB
data_response => load_mdr.OUTPUTSELECT
data_response => data_request.OUTPUTSELECT
data_response => dest_out.OUTPUTSELECT
data_response => dest_out.OUTPUTSELECT
data_response => dest_out.OUTPUTSELECT
data_response => wb_alu_out.OUTPUTSELECT
data_response => wb_alu_out.OUTPUTSELECT
data_response => wb_alu_out.OUTPUTSELECT
data_response => wb_alu_out.OUTPUTSELECT
data_response => wb_alu_out.OUTPUTSELECT
data_response => wb_alu_out.OUTPUTSELECT
data_response => wb_alu_out.OUTPUTSELECT
data_response => wb_alu_out.OUTPUTSELECT
data_response => wb_alu_out.OUTPUTSELECT
data_response => wb_alu_out.OUTPUTSELECT
data_response => wb_alu_out.OUTPUTSELECT
data_response => wb_alu_out.OUTPUTSELECT
data_response => wb_alu_out.OUTPUTSELECT
data_response => wb_alu_out.OUTPUTSELECT
data_response => wb_alu_out.OUTPUTSELECT
data_response => wb_alu_out.OUTPUTSELECT
data_response => pc.OUTPUTSELECT
data_response => pc.OUTPUTSELECT
data_response => pc.OUTPUTSELECT
data_response => pc.OUTPUTSELECT
data_response => pc.OUTPUTSELECT
data_response => pc.OUTPUTSELECT
data_response => pc.OUTPUTSELECT
data_response => pc.OUTPUTSELECT
data_response => pc.OUTPUTSELECT
data_response => pc.OUTPUTSELECT
data_response => pc.OUTPUTSELECT
data_response => pc.OUTPUTSELECT
data_response => pc.OUTPUTSELECT
data_response => pc.OUTPUTSELECT
data_response => pc.OUTPUTSELECT
data_response => pc.OUTPUTSELECT
data_response => offset9_out.OUTPUTSELECT
data_response => offset9_out.OUTPUTSELECT
data_response => offset9_out.OUTPUTSELECT
data_response => offset9_out.OUTPUTSELECT
data_response => offset9_out.OUTPUTSELECT
data_response => offset9_out.OUTPUTSELECT
data_response => offset9_out.OUTPUTSELECT
data_response => offset9_out.OUTPUTSELECT
data_response => offset9_out.OUTPUTSELECT
data_response => offset9_out.OUTPUTSELECT
data_response => offset9_out.OUTPUTSELECT
data_response => offset9_out.OUTPUTSELECT
data_response => offset9_out.OUTPUTSELECT
data_response => offset9_out.OUTPUTSELECT
data_response => offset9_out.OUTPUTSELECT
data_response => offset9_out.OUTPUTSELECT
data_response => ctrl_word_out.OUTPUTSELECT
data_response => ctrl_word_out.OUTPUTSELECT
data_response => ctrl_word_out.OUTPUTSELECT
data_response => ctrl_word_out.OUTPUTSELECT
data_response => ctrl_word_out.OUTPUTSELECT
data_response => ctrl_word_out.OUTPUTSELECT
data_response => ctrl_word_out.OUTPUTSELECT
data_response => ctrl_word_out.OUTPUTSELECT
data_response => ctrl_word_out.OUTPUTSELECT
data_response => ctrl_word_out.OUTPUTSELECT
data_response => ctrl_word_out.OUTPUTSELECT
data_response => ctrl_word_out.OUTPUTSELECT
data_response => ctrl_word_out.OUTPUTSELECT
data_response => ctrl_word_out.OUTPUTSELECT
data_response => ctrl_word_out.OUTPUTSELECT
data_response => ctrl_word_out.OUTPUTSELECT
data_response => ctrl_word_out.OUTPUTSELECT
data_response => ctrl_word_out.OUTPUTSELECT
data_response => ctrl_word_out.OUTPUTSELECT
data_response => ctrl_word_out.OUTPUTSELECT
data_response => ready.OUTPUTSELECT
read_data[0] => ~NO_FANOUT~
read_data[1] => ~NO_FANOUT~
read_data[2] => ~NO_FANOUT~
read_data[3] => ~NO_FANOUT~
read_data[4] => ~NO_FANOUT~
read_data[5] => ~NO_FANOUT~
read_data[6] => ~NO_FANOUT~
read_data[7] => ~NO_FANOUT~
read_data[8] => ~NO_FANOUT~
read_data[9] => ~NO_FANOUT~
read_data[10] => ~NO_FANOUT~
read_data[11] => ~NO_FANOUT~
read_data[12] => ~NO_FANOUT~
read_data[13] => ~NO_FANOUT~
read_data[14] => ~NO_FANOUT~
read_data[15] => ~NO_FANOUT~
data_request <= data_request~reg0.DB_MAX_OUTPUT_PORT_TYPE
load_mar <= load_mar~reg0.DB_MAX_OUTPUT_PORT_TYPE
load_mdr <= load_mdr~reg0.DB_MAX_OUTPUT_PORT_TYPE
dest_out[0] <= dest_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dest_out[1] <= dest_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dest_out[2] <= dest_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_alu_out[0] <= wb_alu_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_alu_out[1] <= wb_alu_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_alu_out[2] <= wb_alu_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_alu_out[3] <= wb_alu_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_alu_out[4] <= wb_alu_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_alu_out[5] <= wb_alu_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_alu_out[6] <= wb_alu_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_alu_out[7] <= wb_alu_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_alu_out[8] <= wb_alu_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_alu_out[9] <= wb_alu_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_alu_out[10] <= wb_alu_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_alu_out[11] <= wb_alu_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_alu_out[12] <= wb_alu_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_alu_out[13] <= wb_alu_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_alu_out[14] <= wb_alu_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_alu_out[15] <= wb_alu_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[0] <= pc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[1] <= pc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[2] <= pc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[3] <= pc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[4] <= pc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[5] <= pc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[6] <= pc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[7] <= pc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[8] <= pc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[9] <= pc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[10] <= pc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[11] <= pc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[12] <= pc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[13] <= pc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[14] <= pc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[15] <= pc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset9_out[0] <= offset9_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset9_out[1] <= offset9_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset9_out[2] <= offset9_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset9_out[3] <= offset9_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset9_out[4] <= offset9_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset9_out[5] <= offset9_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset9_out[6] <= offset9_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset9_out[7] <= offset9_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset9_out[8] <= offset9_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset9_out[9] <= offset9_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset9_out[10] <= offset9_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset9_out[11] <= offset9_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset9_out[12] <= offset9_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset9_out[13] <= offset9_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset9_out[14] <= offset9_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset9_out[15] <= offset9_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.mdrmux_sel <= ctrl_word_out.mdrmux_sel~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.marmux_sel <= ctrl_word_out.marmux_sel~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.regfilemux_sel <= ctrl_word_out.regfilemux_sel~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.storemux_sel <= ctrl_word_out.storemux_sel~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.offsetmux_sel <= ctrl_word_out.offsetmux_sel~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.mem_write <= ctrl_word_out.mem_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.mem_read <= ctrl_word_out.mem_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.pcmux_sel <= ctrl_word_out.pcmux_sel~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.alumux_sel <= ctrl_word_out.alumux_sel~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.load_regfile <= ctrl_word_out.load_regfile~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.load_pc <= ctrl_word_out.load_pc~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.load_cc <= ctrl_word_out.load_cc~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.aluop[0] <= ctrl_word_out.aluop[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.aluop[1] <= ctrl_word_out.aluop[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.aluop[2] <= ctrl_word_out.aluop[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.aluop[3] <= ctrl_word_out.aluop[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.opcode[0] <= ctrl_word_out.opcode[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.opcode[1] <= ctrl_word_out.opcode[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.opcode[2] <= ctrl_word_out.opcode[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_word_out.opcode[3] <= ctrl_word_out.opcode[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu|cpu_datapath:cd|mux2:refgilemux
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
a[0] => f.DATAB
a[1] => f.DATAB
a[2] => f.DATAB
a[3] => f.DATAB
a[4] => f.DATAB
a[5] => f.DATAB
a[6] => f.DATAB
a[7] => f.DATAB
a[8] => f.DATAB
a[9] => f.DATAB
a[10] => f.DATAB
a[11] => f.DATAB
a[12] => f.DATAB
a[13] => f.DATAB
a[14] => f.DATAB
a[15] => f.DATAB
b[0] => f.DATAA
b[1] => f.DATAA
b[2] => f.DATAA
b[3] => f.DATAA
b[4] => f.DATAA
b[5] => f.DATAA
b[6] => f.DATAA
b[7] => f.DATAA
b[8] => f.DATAA
b[9] => f.DATAA
b[10] => f.DATAA
b[11] => f.DATAA
b[12] => f.DATAA
b[13] => f.DATAA
b[14] => f.DATAA
b[15] => f.DATAA
f[0] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[8] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[9] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[10] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[11] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[12] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[13] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[14] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[15] <= f.DB_MAX_OUTPUT_PORT_TYPE


|cpu|cpu_datapath:cd|gencc:Gencc
in[0] => WideOr0.IN0
in[1] => WideOr0.IN1
in[2] => WideOr0.IN2
in[3] => WideOr0.IN3
in[4] => WideOr0.IN4
in[5] => WideOr0.IN5
in[6] => WideOr0.IN6
in[7] => WideOr0.IN7
in[8] => WideOr0.IN8
in[9] => WideOr0.IN9
in[10] => WideOr0.IN10
in[11] => WideOr0.IN11
in[12] => WideOr0.IN12
in[13] => WideOr0.IN13
in[14] => WideOr0.IN14
in[15] => WideOr0.IN15
in[15] => out.OUTPUTSELECT
in[15] => out.OUTPUTSELECT
in[15] => out[2].DATAIN
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= in[15].DB_MAX_OUTPUT_PORT_TYPE


|cpu|cpu_datapath:cd|register:CC
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
load => data[0].ENA
load => data[1].ENA
load => data[2].ENA
in[0] => data[0].DATAIN
in[1] => data[1].DATAIN
in[2] => data[2].DATAIN
out[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE


|cpu|cpu_datapath:cd|cccomp:CCCOMP
cc[0] => branch_enable.IN0
cc[1] => branch_enable.IN0
cc[2] => branch_enable.IN0
dest[0] => branch_enable.IN1
dest[1] => branch_enable.IN1
dest[2] => branch_enable.IN1
branch_enable <= branch_enable.DB_MAX_OUTPUT_PORT_TYPE


