{"Source Block": ["zipcpu/rtl/peripherals/zipmmu.v@560:574@HdlStmProcess", "\tassign\ttable_err   = (s_pending)&&(!s_tlb_miss)&&(!s_tlb_hit);\n\tassign\tcachable    = tlb_flags[s_tlb_addr][1];\n\t// assign\ttlb_access_flag    = tlb_flags[s_tlb_addr][2];\n\n\tinitial\tp_tlb_miss = 1'b0;\n\talways @(posedge i_clk)\n\tif (i_reset)\n\t\tp_tlb_miss <= 1'b0;\n\telse\n\t\tp_tlb_miss <= (i_wbm_cyc)&&((simple_miss)||(ro_miss));\n\n\tinitial\tp_tlb_err  = 1'b0;\n\talways @(posedge i_clk)\n\tif (i_reset)\n\t\tp_tlb_err <= 1'b0;\n"], "Clone Blocks": [["zipcpu/rtl/peripherals/zipmmu.v@559:569", "\tassign\tro_miss     = (s_pending)&&(s_tlb_hit)&&(r_we)&&(ro_flag);\n\tassign\ttable_err   = (s_pending)&&(!s_tlb_miss)&&(!s_tlb_hit);\n\tassign\tcachable    = tlb_flags[s_tlb_addr][1];\n\t// assign\ttlb_access_flag    = tlb_flags[s_tlb_addr][2];\n\n\tinitial\tp_tlb_miss = 1'b0;\n\talways @(posedge i_clk)\n\tif (i_reset)\n\t\tp_tlb_miss <= 1'b0;\n\telse\n\t\tp_tlb_miss <= (i_wbm_cyc)&&((simple_miss)||(ro_miss));\n"], ["zipcpu/rtl/peripherals/zipmmu.v@567:581", "\t\tp_tlb_miss <= 1'b0;\n\telse\n\t\tp_tlb_miss <= (i_wbm_cyc)&&((simple_miss)||(ro_miss));\n\n\tinitial\tp_tlb_err  = 1'b0;\n\talways @(posedge i_clk)\n\tif (i_reset)\n\t\tp_tlb_err <= 1'b0;\n\telse\n\t\tp_tlb_err  <= (i_wbm_cyc)&&(s_pending)&&(!s_tlb_miss)&&(!s_tlb_hit);\n\n\tinitial\tpf_cachable = 1'b0;\n\talways @(posedge i_clk)\n\tif (i_reset)\n\t\tpf_cachable <= 1'b0;\n"]], "Diff Content": {"Delete": [[569, "\t\tp_tlb_miss <= (i_wbm_cyc)&&((simple_miss)||(ro_miss));\n"]], "Add": [[569, "\t\tp_tlb_miss <= (i_wbm_cyc)&&((simple_miss)||(ro_miss)||(exe_miss));\n"]]}}