
ENCODER.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006574  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a8  08006700  08006700  00016700  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080067a8  080067a8  00020084  2**0
                  CONTENTS
  4 .ARM          00000008  080067a8  080067a8  000167a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080067b0  080067b0  00020084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080067b0  080067b0  000167b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080067b4  080067b4  000167b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000084  20000000  080067b8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000274  20000088  0800683c  00020088  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200002fc  0800683c  000202fc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b62a  00000000  00000000  000200b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000197e  00000000  00000000  0002b6de  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000bf8  00000000  00000000  0002d060  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000b30  00000000  00000000  0002dc58  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00020986  00000000  00000000  0002e788  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000087c8  00000000  00000000  0004f10e  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c91fb  00000000  00000000  000578d6  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00120ad1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000037a8  00000000  00000000  00120b4c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000088 	.word	0x20000088
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080066e4 	.word	0x080066e4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000008c 	.word	0x2000008c
 80001c4:	080066e4 	.word	0x080066e4

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000306:	f1a4 0401 	sub.w	r4, r4, #1
 800030a:	d1e9      	bne.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmpun>:
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	d102      	bne.n	8000a84 <__aeabi_dcmpun+0x10>
 8000a7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a82:	d10a      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x20>
 8000a8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a92:	d102      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	f04f 0001 	mov.w	r0, #1
 8000a9e:	4770      	bx	lr

08000aa0 <__aeabi_d2iz>:
 8000aa0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aa4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000aa8:	d215      	bcs.n	8000ad6 <__aeabi_d2iz+0x36>
 8000aaa:	d511      	bpl.n	8000ad0 <__aeabi_d2iz+0x30>
 8000aac:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ab0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ab4:	d912      	bls.n	8000adc <__aeabi_d2iz+0x3c>
 8000ab6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aba:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000abe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ac2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ac6:	fa23 f002 	lsr.w	r0, r3, r2
 8000aca:	bf18      	it	ne
 8000acc:	4240      	negne	r0, r0
 8000ace:	4770      	bx	lr
 8000ad0:	f04f 0000 	mov.w	r0, #0
 8000ad4:	4770      	bx	lr
 8000ad6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ada:	d105      	bne.n	8000ae8 <__aeabi_d2iz+0x48>
 8000adc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ae0:	bf08      	it	eq
 8000ae2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000ae6:	4770      	bx	lr
 8000ae8:	f04f 0000 	mov.w	r0, #0
 8000aec:	4770      	bx	lr
 8000aee:	bf00      	nop

08000af0 <__aeabi_d2f>:
 8000af0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000af4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000af8:	bf24      	itt	cs
 8000afa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000afe:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b02:	d90d      	bls.n	8000b20 <__aeabi_d2f+0x30>
 8000b04:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b08:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b0c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b10:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b14:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b18:	bf08      	it	eq
 8000b1a:	f020 0001 	biceq.w	r0, r0, #1
 8000b1e:	4770      	bx	lr
 8000b20:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b24:	d121      	bne.n	8000b6a <__aeabi_d2f+0x7a>
 8000b26:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b2a:	bfbc      	itt	lt
 8000b2c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b30:	4770      	bxlt	lr
 8000b32:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b36:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b3a:	f1c2 0218 	rsb	r2, r2, #24
 8000b3e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b42:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b46:	fa20 f002 	lsr.w	r0, r0, r2
 8000b4a:	bf18      	it	ne
 8000b4c:	f040 0001 	orrne.w	r0, r0, #1
 8000b50:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b54:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b58:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b5c:	ea40 000c 	orr.w	r0, r0, ip
 8000b60:	fa23 f302 	lsr.w	r3, r3, r2
 8000b64:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b68:	e7cc      	b.n	8000b04 <__aeabi_d2f+0x14>
 8000b6a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b6e:	d107      	bne.n	8000b80 <__aeabi_d2f+0x90>
 8000b70:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b74:	bf1e      	ittt	ne
 8000b76:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b7a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b7e:	4770      	bxne	lr
 8000b80:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b84:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b88:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b8c:	4770      	bx	lr
 8000b8e:	bf00      	nop

08000b90 <__aeabi_uldivmod>:
 8000b90:	b953      	cbnz	r3, 8000ba8 <__aeabi_uldivmod+0x18>
 8000b92:	b94a      	cbnz	r2, 8000ba8 <__aeabi_uldivmod+0x18>
 8000b94:	2900      	cmp	r1, #0
 8000b96:	bf08      	it	eq
 8000b98:	2800      	cmpeq	r0, #0
 8000b9a:	bf1c      	itt	ne
 8000b9c:	f04f 31ff 	movne.w	r1, #4294967295
 8000ba0:	f04f 30ff 	movne.w	r0, #4294967295
 8000ba4:	f000 b972 	b.w	8000e8c <__aeabi_idiv0>
 8000ba8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bb0:	f000 f806 	bl	8000bc0 <__udivmoddi4>
 8000bb4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bb8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bbc:	b004      	add	sp, #16
 8000bbe:	4770      	bx	lr

08000bc0 <__udivmoddi4>:
 8000bc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bc4:	9e08      	ldr	r6, [sp, #32]
 8000bc6:	4604      	mov	r4, r0
 8000bc8:	4688      	mov	r8, r1
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d14b      	bne.n	8000c66 <__udivmoddi4+0xa6>
 8000bce:	428a      	cmp	r2, r1
 8000bd0:	4615      	mov	r5, r2
 8000bd2:	d967      	bls.n	8000ca4 <__udivmoddi4+0xe4>
 8000bd4:	fab2 f282 	clz	r2, r2
 8000bd8:	b14a      	cbz	r2, 8000bee <__udivmoddi4+0x2e>
 8000bda:	f1c2 0720 	rsb	r7, r2, #32
 8000bde:	fa01 f302 	lsl.w	r3, r1, r2
 8000be2:	fa20 f707 	lsr.w	r7, r0, r7
 8000be6:	4095      	lsls	r5, r2
 8000be8:	ea47 0803 	orr.w	r8, r7, r3
 8000bec:	4094      	lsls	r4, r2
 8000bee:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000bf2:	0c23      	lsrs	r3, r4, #16
 8000bf4:	fbb8 f7fe 	udiv	r7, r8, lr
 8000bf8:	fa1f fc85 	uxth.w	ip, r5
 8000bfc:	fb0e 8817 	mls	r8, lr, r7, r8
 8000c00:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c04:	fb07 f10c 	mul.w	r1, r7, ip
 8000c08:	4299      	cmp	r1, r3
 8000c0a:	d909      	bls.n	8000c20 <__udivmoddi4+0x60>
 8000c0c:	18eb      	adds	r3, r5, r3
 8000c0e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000c12:	f080 811b 	bcs.w	8000e4c <__udivmoddi4+0x28c>
 8000c16:	4299      	cmp	r1, r3
 8000c18:	f240 8118 	bls.w	8000e4c <__udivmoddi4+0x28c>
 8000c1c:	3f02      	subs	r7, #2
 8000c1e:	442b      	add	r3, r5
 8000c20:	1a5b      	subs	r3, r3, r1
 8000c22:	b2a4      	uxth	r4, r4
 8000c24:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c28:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c2c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c30:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c34:	45a4      	cmp	ip, r4
 8000c36:	d909      	bls.n	8000c4c <__udivmoddi4+0x8c>
 8000c38:	192c      	adds	r4, r5, r4
 8000c3a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c3e:	f080 8107 	bcs.w	8000e50 <__udivmoddi4+0x290>
 8000c42:	45a4      	cmp	ip, r4
 8000c44:	f240 8104 	bls.w	8000e50 <__udivmoddi4+0x290>
 8000c48:	3802      	subs	r0, #2
 8000c4a:	442c      	add	r4, r5
 8000c4c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c50:	eba4 040c 	sub.w	r4, r4, ip
 8000c54:	2700      	movs	r7, #0
 8000c56:	b11e      	cbz	r6, 8000c60 <__udivmoddi4+0xa0>
 8000c58:	40d4      	lsrs	r4, r2
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	e9c6 4300 	strd	r4, r3, [r6]
 8000c60:	4639      	mov	r1, r7
 8000c62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c66:	428b      	cmp	r3, r1
 8000c68:	d909      	bls.n	8000c7e <__udivmoddi4+0xbe>
 8000c6a:	2e00      	cmp	r6, #0
 8000c6c:	f000 80eb 	beq.w	8000e46 <__udivmoddi4+0x286>
 8000c70:	2700      	movs	r7, #0
 8000c72:	e9c6 0100 	strd	r0, r1, [r6]
 8000c76:	4638      	mov	r0, r7
 8000c78:	4639      	mov	r1, r7
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	fab3 f783 	clz	r7, r3
 8000c82:	2f00      	cmp	r7, #0
 8000c84:	d147      	bne.n	8000d16 <__udivmoddi4+0x156>
 8000c86:	428b      	cmp	r3, r1
 8000c88:	d302      	bcc.n	8000c90 <__udivmoddi4+0xd0>
 8000c8a:	4282      	cmp	r2, r0
 8000c8c:	f200 80fa 	bhi.w	8000e84 <__udivmoddi4+0x2c4>
 8000c90:	1a84      	subs	r4, r0, r2
 8000c92:	eb61 0303 	sbc.w	r3, r1, r3
 8000c96:	2001      	movs	r0, #1
 8000c98:	4698      	mov	r8, r3
 8000c9a:	2e00      	cmp	r6, #0
 8000c9c:	d0e0      	beq.n	8000c60 <__udivmoddi4+0xa0>
 8000c9e:	e9c6 4800 	strd	r4, r8, [r6]
 8000ca2:	e7dd      	b.n	8000c60 <__udivmoddi4+0xa0>
 8000ca4:	b902      	cbnz	r2, 8000ca8 <__udivmoddi4+0xe8>
 8000ca6:	deff      	udf	#255	; 0xff
 8000ca8:	fab2 f282 	clz	r2, r2
 8000cac:	2a00      	cmp	r2, #0
 8000cae:	f040 808f 	bne.w	8000dd0 <__udivmoddi4+0x210>
 8000cb2:	1b49      	subs	r1, r1, r5
 8000cb4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cb8:	fa1f f885 	uxth.w	r8, r5
 8000cbc:	2701      	movs	r7, #1
 8000cbe:	fbb1 fcfe 	udiv	ip, r1, lr
 8000cc2:	0c23      	lsrs	r3, r4, #16
 8000cc4:	fb0e 111c 	mls	r1, lr, ip, r1
 8000cc8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ccc:	fb08 f10c 	mul.w	r1, r8, ip
 8000cd0:	4299      	cmp	r1, r3
 8000cd2:	d907      	bls.n	8000ce4 <__udivmoddi4+0x124>
 8000cd4:	18eb      	adds	r3, r5, r3
 8000cd6:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cda:	d202      	bcs.n	8000ce2 <__udivmoddi4+0x122>
 8000cdc:	4299      	cmp	r1, r3
 8000cde:	f200 80cd 	bhi.w	8000e7c <__udivmoddi4+0x2bc>
 8000ce2:	4684      	mov	ip, r0
 8000ce4:	1a59      	subs	r1, r3, r1
 8000ce6:	b2a3      	uxth	r3, r4
 8000ce8:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cec:	fb0e 1410 	mls	r4, lr, r0, r1
 8000cf0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000cf4:	fb08 f800 	mul.w	r8, r8, r0
 8000cf8:	45a0      	cmp	r8, r4
 8000cfa:	d907      	bls.n	8000d0c <__udivmoddi4+0x14c>
 8000cfc:	192c      	adds	r4, r5, r4
 8000cfe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d02:	d202      	bcs.n	8000d0a <__udivmoddi4+0x14a>
 8000d04:	45a0      	cmp	r8, r4
 8000d06:	f200 80b6 	bhi.w	8000e76 <__udivmoddi4+0x2b6>
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	eba4 0408 	sub.w	r4, r4, r8
 8000d10:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d14:	e79f      	b.n	8000c56 <__udivmoddi4+0x96>
 8000d16:	f1c7 0c20 	rsb	ip, r7, #32
 8000d1a:	40bb      	lsls	r3, r7
 8000d1c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d20:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d24:	fa01 f407 	lsl.w	r4, r1, r7
 8000d28:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d2c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d30:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d34:	4325      	orrs	r5, r4
 8000d36:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d3a:	0c2c      	lsrs	r4, r5, #16
 8000d3c:	fb08 3319 	mls	r3, r8, r9, r3
 8000d40:	fa1f fa8e 	uxth.w	sl, lr
 8000d44:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d48:	fb09 f40a 	mul.w	r4, r9, sl
 8000d4c:	429c      	cmp	r4, r3
 8000d4e:	fa02 f207 	lsl.w	r2, r2, r7
 8000d52:	fa00 f107 	lsl.w	r1, r0, r7
 8000d56:	d90b      	bls.n	8000d70 <__udivmoddi4+0x1b0>
 8000d58:	eb1e 0303 	adds.w	r3, lr, r3
 8000d5c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d60:	f080 8087 	bcs.w	8000e72 <__udivmoddi4+0x2b2>
 8000d64:	429c      	cmp	r4, r3
 8000d66:	f240 8084 	bls.w	8000e72 <__udivmoddi4+0x2b2>
 8000d6a:	f1a9 0902 	sub.w	r9, r9, #2
 8000d6e:	4473      	add	r3, lr
 8000d70:	1b1b      	subs	r3, r3, r4
 8000d72:	b2ad      	uxth	r5, r5
 8000d74:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d78:	fb08 3310 	mls	r3, r8, r0, r3
 8000d7c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000d80:	fb00 fa0a 	mul.w	sl, r0, sl
 8000d84:	45a2      	cmp	sl, r4
 8000d86:	d908      	bls.n	8000d9a <__udivmoddi4+0x1da>
 8000d88:	eb1e 0404 	adds.w	r4, lr, r4
 8000d8c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d90:	d26b      	bcs.n	8000e6a <__udivmoddi4+0x2aa>
 8000d92:	45a2      	cmp	sl, r4
 8000d94:	d969      	bls.n	8000e6a <__udivmoddi4+0x2aa>
 8000d96:	3802      	subs	r0, #2
 8000d98:	4474      	add	r4, lr
 8000d9a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d9e:	fba0 8902 	umull	r8, r9, r0, r2
 8000da2:	eba4 040a 	sub.w	r4, r4, sl
 8000da6:	454c      	cmp	r4, r9
 8000da8:	46c2      	mov	sl, r8
 8000daa:	464b      	mov	r3, r9
 8000dac:	d354      	bcc.n	8000e58 <__udivmoddi4+0x298>
 8000dae:	d051      	beq.n	8000e54 <__udivmoddi4+0x294>
 8000db0:	2e00      	cmp	r6, #0
 8000db2:	d069      	beq.n	8000e88 <__udivmoddi4+0x2c8>
 8000db4:	ebb1 050a 	subs.w	r5, r1, sl
 8000db8:	eb64 0403 	sbc.w	r4, r4, r3
 8000dbc:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000dc0:	40fd      	lsrs	r5, r7
 8000dc2:	40fc      	lsrs	r4, r7
 8000dc4:	ea4c 0505 	orr.w	r5, ip, r5
 8000dc8:	e9c6 5400 	strd	r5, r4, [r6]
 8000dcc:	2700      	movs	r7, #0
 8000dce:	e747      	b.n	8000c60 <__udivmoddi4+0xa0>
 8000dd0:	f1c2 0320 	rsb	r3, r2, #32
 8000dd4:	fa20 f703 	lsr.w	r7, r0, r3
 8000dd8:	4095      	lsls	r5, r2
 8000dda:	fa01 f002 	lsl.w	r0, r1, r2
 8000dde:	fa21 f303 	lsr.w	r3, r1, r3
 8000de2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000de6:	4338      	orrs	r0, r7
 8000de8:	0c01      	lsrs	r1, r0, #16
 8000dea:	fbb3 f7fe 	udiv	r7, r3, lr
 8000dee:	fa1f f885 	uxth.w	r8, r5
 8000df2:	fb0e 3317 	mls	r3, lr, r7, r3
 8000df6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dfa:	fb07 f308 	mul.w	r3, r7, r8
 8000dfe:	428b      	cmp	r3, r1
 8000e00:	fa04 f402 	lsl.w	r4, r4, r2
 8000e04:	d907      	bls.n	8000e16 <__udivmoddi4+0x256>
 8000e06:	1869      	adds	r1, r5, r1
 8000e08:	f107 3cff 	add.w	ip, r7, #4294967295
 8000e0c:	d22f      	bcs.n	8000e6e <__udivmoddi4+0x2ae>
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	d92d      	bls.n	8000e6e <__udivmoddi4+0x2ae>
 8000e12:	3f02      	subs	r7, #2
 8000e14:	4429      	add	r1, r5
 8000e16:	1acb      	subs	r3, r1, r3
 8000e18:	b281      	uxth	r1, r0
 8000e1a:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e1e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e22:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e26:	fb00 f308 	mul.w	r3, r0, r8
 8000e2a:	428b      	cmp	r3, r1
 8000e2c:	d907      	bls.n	8000e3e <__udivmoddi4+0x27e>
 8000e2e:	1869      	adds	r1, r5, r1
 8000e30:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e34:	d217      	bcs.n	8000e66 <__udivmoddi4+0x2a6>
 8000e36:	428b      	cmp	r3, r1
 8000e38:	d915      	bls.n	8000e66 <__udivmoddi4+0x2a6>
 8000e3a:	3802      	subs	r0, #2
 8000e3c:	4429      	add	r1, r5
 8000e3e:	1ac9      	subs	r1, r1, r3
 8000e40:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e44:	e73b      	b.n	8000cbe <__udivmoddi4+0xfe>
 8000e46:	4637      	mov	r7, r6
 8000e48:	4630      	mov	r0, r6
 8000e4a:	e709      	b.n	8000c60 <__udivmoddi4+0xa0>
 8000e4c:	4607      	mov	r7, r0
 8000e4e:	e6e7      	b.n	8000c20 <__udivmoddi4+0x60>
 8000e50:	4618      	mov	r0, r3
 8000e52:	e6fb      	b.n	8000c4c <__udivmoddi4+0x8c>
 8000e54:	4541      	cmp	r1, r8
 8000e56:	d2ab      	bcs.n	8000db0 <__udivmoddi4+0x1f0>
 8000e58:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e5c:	eb69 020e 	sbc.w	r2, r9, lr
 8000e60:	3801      	subs	r0, #1
 8000e62:	4613      	mov	r3, r2
 8000e64:	e7a4      	b.n	8000db0 <__udivmoddi4+0x1f0>
 8000e66:	4660      	mov	r0, ip
 8000e68:	e7e9      	b.n	8000e3e <__udivmoddi4+0x27e>
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	e795      	b.n	8000d9a <__udivmoddi4+0x1da>
 8000e6e:	4667      	mov	r7, ip
 8000e70:	e7d1      	b.n	8000e16 <__udivmoddi4+0x256>
 8000e72:	4681      	mov	r9, r0
 8000e74:	e77c      	b.n	8000d70 <__udivmoddi4+0x1b0>
 8000e76:	3802      	subs	r0, #2
 8000e78:	442c      	add	r4, r5
 8000e7a:	e747      	b.n	8000d0c <__udivmoddi4+0x14c>
 8000e7c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e80:	442b      	add	r3, r5
 8000e82:	e72f      	b.n	8000ce4 <__udivmoddi4+0x124>
 8000e84:	4638      	mov	r0, r7
 8000e86:	e708      	b.n	8000c9a <__udivmoddi4+0xda>
 8000e88:	4637      	mov	r7, r6
 8000e8a:	e6e9      	b.n	8000c60 <__udivmoddi4+0xa0>

08000e8c <__aeabi_idiv0>:
 8000e8c:	4770      	bx	lr
 8000e8e:	bf00      	nop

08000e90 <HAL_GPIO_EXTI_Callback>:
int salida2;




void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b082      	sub	sp, #8
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	4603      	mov	r3, r0
 8000e98:	80fb      	strh	r3, [r7, #6]
	if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4)){
 8000e9a:	2110      	movs	r1, #16
 8000e9c:	4817      	ldr	r0, [pc, #92]	; (8000efc <HAL_GPIO_EXTI_Callback+0x6c>)
 8000e9e:	f001 fead 	bl	8002bfc <HAL_GPIO_ReadPin>
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d00b      	beq.n	8000ec0 <HAL_GPIO_EXTI_Callback+0x30>
final_carrera = 1;
 8000ea8:	4b15      	ldr	r3, [pc, #84]	; (8000f00 <HAL_GPIO_EXTI_Callback+0x70>)
 8000eaa:	2201      	movs	r2, #1
 8000eac:	601a      	str	r2, [r3, #0]
	 __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2, 0);
 8000eae:	4b15      	ldr	r3, [pc, #84]	; (8000f04 <HAL_GPIO_EXTI_Callback+0x74>)
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	639a      	str	r2, [r3, #56]	; 0x38
	 __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 0);
 8000eb6:	4b13      	ldr	r3, [pc, #76]	; (8000f04 <HAL_GPIO_EXTI_Callback+0x74>)
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	2200      	movs	r2, #0
 8000ebc:	63da      	str	r2, [r3, #60]	; 0x3c
 8000ebe:	e002      	b.n	8000ec6 <HAL_GPIO_EXTI_Callback+0x36>
	}
	else{
		final_carrera = 0;
 8000ec0:	4b0f      	ldr	r3, [pc, #60]	; (8000f00 <HAL_GPIO_EXTI_Callback+0x70>)
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	601a      	str	r2, [r3, #0]
	}


	if(HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_5)){
 8000ec6:	2120      	movs	r1, #32
 8000ec8:	480c      	ldr	r0, [pc, #48]	; (8000efc <HAL_GPIO_EXTI_Callback+0x6c>)
 8000eca:	f001 fe97 	bl	8002bfc <HAL_GPIO_ReadPin>
 8000ece:	4603      	mov	r3, r0
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d00b      	beq.n	8000eec <HAL_GPIO_EXTI_Callback+0x5c>
	final_carrera_2 = 1;
 8000ed4:	4b0c      	ldr	r3, [pc, #48]	; (8000f08 <HAL_GPIO_EXTI_Callback+0x78>)
 8000ed6:	2201      	movs	r2, #1
 8000ed8:	601a      	str	r2, [r3, #0]
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1,0);
 8000eda:	4b0c      	ldr	r3, [pc, #48]	; (8000f0c <HAL_GPIO_EXTI_Callback+0x7c>)
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	2200      	movs	r2, #0
 8000ee0:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2,0);
 8000ee2:	4b0a      	ldr	r3, [pc, #40]	; (8000f0c <HAL_GPIO_EXTI_Callback+0x7c>)
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	639a      	str	r2, [r3, #56]	; 0x38
	}
	else
		final_carrera_2= 0;
}
 8000eea:	e002      	b.n	8000ef2 <HAL_GPIO_EXTI_Callback+0x62>
		final_carrera_2= 0;
 8000eec:	4b06      	ldr	r3, [pc, #24]	; (8000f08 <HAL_GPIO_EXTI_Callback+0x78>)
 8000eee:	2200      	movs	r2, #0
 8000ef0:	601a      	str	r2, [r3, #0]
}
 8000ef2:	bf00      	nop
 8000ef4:	3708      	adds	r7, #8
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bd80      	pop	{r7, pc}
 8000efa:	bf00      	nop
 8000efc:	40020000 	.word	0x40020000
 8000f00:	20000280 	.word	0x20000280
 8000f04:	200000e4 	.word	0x200000e4
 8000f08:	20000228 	.word	0x20000228
 8000f0c:	2000018c 	.word	0x2000018c

08000f10 <HAL_UART_RxCpltCallback>:

int senalbase;
int senalcodo;
int senalservo;

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b082      	sub	sp, #8
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]


if (receptor.selector == 'M'){
 8000f18:	4b1c      	ldr	r3, [pc, #112]	; (8000f8c <HAL_UART_RxCpltCallback+0x7c>)
 8000f1a:	7a9b      	ldrb	r3, [r3, #10]
 8000f1c:	2b4d      	cmp	r3, #77	; 0x4d
 8000f1e:	d10d      	bne.n	8000f3c <HAL_UART_RxCpltCallback+0x2c>
	 HAL_UART_Receive_IT(&huart5, (uint8_t*)motorbase.buffer,  4* sizeof(uint8_t ));
 8000f20:	2204      	movs	r2, #4
 8000f22:	491b      	ldr	r1, [pc, #108]	; (8000f90 <HAL_UART_RxCpltCallback+0x80>)
 8000f24:	481b      	ldr	r0, [pc, #108]	; (8000f94 <HAL_UART_RxCpltCallback+0x84>)
 8000f26:	f003 f8a0 	bl	800406a <HAL_UART_Receive_IT>
	 //enviar como ASCI para ganar resolucion y luego convertir
	 receptor.selector = 0;
 8000f2a:	4b18      	ldr	r3, [pc, #96]	; (8000f8c <HAL_UART_RxCpltCallback+0x7c>)
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	729a      	strb	r2, [r3, #10]
	 prueba =1;
 8000f30:	4b19      	ldr	r3, [pc, #100]	; (8000f98 <HAL_UART_RxCpltCallback+0x88>)
 8000f32:	2201      	movs	r2, #1
 8000f34:	601a      	str	r2, [r3, #0]
	 senalbase =1;
 8000f36:	4b19      	ldr	r3, [pc, #100]	; (8000f9c <HAL_UART_RxCpltCallback+0x8c>)
 8000f38:	2201      	movs	r2, #1
 8000f3a:	601a      	str	r2, [r3, #0]
}

if(receptor.selector == 's'){
 8000f3c:	4b13      	ldr	r3, [pc, #76]	; (8000f8c <HAL_UART_RxCpltCallback+0x7c>)
 8000f3e:	7a9b      	ldrb	r3, [r3, #10]
 8000f40:	2b73      	cmp	r3, #115	; 0x73
 8000f42:	d10a      	bne.n	8000f5a <HAL_UART_RxCpltCallback+0x4a>
	HAL_UART_Receive_IT(&huart5,(uint8_t*) servomotor.buffer,   4*sizeof(char));
 8000f44:	2204      	movs	r2, #4
 8000f46:	4916      	ldr	r1, [pc, #88]	; (8000fa0 <HAL_UART_RxCpltCallback+0x90>)
 8000f48:	4812      	ldr	r0, [pc, #72]	; (8000f94 <HAL_UART_RxCpltCallback+0x84>)
 8000f4a:	f003 f88e 	bl	800406a <HAL_UART_Receive_IT>
	receptor.selector = 0;
 8000f4e:	4b0f      	ldr	r3, [pc, #60]	; (8000f8c <HAL_UART_RxCpltCallback+0x7c>)
 8000f50:	2200      	movs	r2, #0
 8000f52:	729a      	strb	r2, [r3, #10]
	senalservo = 1;
 8000f54:	4b13      	ldr	r3, [pc, #76]	; (8000fa4 <HAL_UART_RxCpltCallback+0x94>)
 8000f56:	2201      	movs	r2, #1
 8000f58:	601a      	str	r2, [r3, #0]
}

if(receptor.selector == 'm'){
 8000f5a:	4b0c      	ldr	r3, [pc, #48]	; (8000f8c <HAL_UART_RxCpltCallback+0x7c>)
 8000f5c:	7a9b      	ldrb	r3, [r3, #10]
 8000f5e:	2b6d      	cmp	r3, #109	; 0x6d
 8000f60:	d10b      	bne.n	8000f7a <HAL_UART_RxCpltCallback+0x6a>

	HAL_UART_Receive_IT(&huart5,(uint8_t*) motorcodo.buffer,   4*sizeof(char));
 8000f62:	2204      	movs	r2, #4
 8000f64:	4910      	ldr	r1, [pc, #64]	; (8000fa8 <HAL_UART_RxCpltCallback+0x98>)
 8000f66:	480b      	ldr	r0, [pc, #44]	; (8000f94 <HAL_UART_RxCpltCallback+0x84>)
 8000f68:	f003 f87f 	bl	800406a <HAL_UART_Receive_IT>
	receptor.selector = 0;
 8000f6c:	4b07      	ldr	r3, [pc, #28]	; (8000f8c <HAL_UART_RxCpltCallback+0x7c>)
 8000f6e:	2200      	movs	r2, #0
 8000f70:	729a      	strb	r2, [r3, #10]
	senalcodo = 1;
 8000f72:	4b0e      	ldr	r3, [pc, #56]	; (8000fac <HAL_UART_RxCpltCallback+0x9c>)
 8000f74:	2201      	movs	r2, #1
 8000f76:	601a      	str	r2, [r3, #0]

//	 receptor.pos++;
 // receptor.buff_pointer =  &receptor.buffer[(receptor.pos)  % TAMBUFFER];

//	HAL_UART_Receive_IT(&huart5, &buffe,  4* sizeof(char));
}
 8000f78:	e004      	b.n	8000f84 <HAL_UART_RxCpltCallback+0x74>
else HAL_UART_Receive_IT(&huart5, &receptor.selector,  sizeof(uint8_t ));
 8000f7a:	2201      	movs	r2, #1
 8000f7c:	490c      	ldr	r1, [pc, #48]	; (8000fb0 <HAL_UART_RxCpltCallback+0xa0>)
 8000f7e:	4805      	ldr	r0, [pc, #20]	; (8000f94 <HAL_UART_RxCpltCallback+0x84>)
 8000f80:	f003 f873 	bl	800406a <HAL_UART_Receive_IT>
}
 8000f84:	bf00      	nop
 8000f86:	3708      	adds	r7, #8
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	bd80      	pop	{r7, pc}
 8000f8c:	200000c8 	.word	0x200000c8
 8000f90:	200000bc 	.word	0x200000bc
 8000f94:	200001dc 	.word	0x200001dc
 8000f98:	200000b8 	.word	0x200000b8
 8000f9c:	2000027c 	.word	0x2000027c
 8000fa0:	200002d4 	.word	0x200002d4
 8000fa4:	200002e8 	.word	0x200002e8
 8000fa8:	20000180 	.word	0x20000180
 8000fac:	200002f4 	.word	0x200002f4
 8000fb0:	200000d2 	.word	0x200000d2

08000fb4 <resetBuffer>:

void resetBuffer(uint8_t* buffer){
 8000fb4:	b480      	push	{r7}
 8000fb6:	b085      	sub	sp, #20
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
	  for(int i = 0; i<sizeof(buffer) ; i++){
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	60fb      	str	r3, [r7, #12]
 8000fc0:	e007      	b.n	8000fd2 <resetBuffer+0x1e>
		  buffer[i] = '0';
 8000fc2:	68fb      	ldr	r3, [r7, #12]
 8000fc4:	687a      	ldr	r2, [r7, #4]
 8000fc6:	4413      	add	r3, r2
 8000fc8:	2230      	movs	r2, #48	; 0x30
 8000fca:	701a      	strb	r2, [r3, #0]
	  for(int i = 0; i<sizeof(buffer) ; i++){
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	3301      	adds	r3, #1
 8000fd0:	60fb      	str	r3, [r7, #12]
 8000fd2:	68fb      	ldr	r3, [r7, #12]
 8000fd4:	2b03      	cmp	r3, #3
 8000fd6:	d9f4      	bls.n	8000fc2 <resetBuffer+0xe>
	  }

}
 8000fd8:	bf00      	nop
 8000fda:	3714      	adds	r7, #20
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe2:	4770      	bx	lr

08000fe4 <CaclValue>:

	//}

int CaclValue(Lector motor){
 8000fe4:	b480      	push	{r7}
 8000fe6:	b087      	sub	sp, #28
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	1d3b      	adds	r3, r7, #4
 8000fec:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	int i,value;
	if(motor.buffer[0] == '-'){
 8000ff0:	793b      	ldrb	r3, [r7, #4]
 8000ff2:	2b2d      	cmp	r3, #45	; 0x2d
 8000ff4:	d122      	bne.n	800103c <CaclValue+0x58>
		for( i= 0;i<4;i++){
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	617b      	str	r3, [r7, #20]
 8000ffa:	e00a      	b.n	8001012 <CaclValue+0x2e>
		if(motor.buffer[i] == '.')
 8000ffc:	1d3a      	adds	r2, r7, #4
 8000ffe:	697b      	ldr	r3, [r7, #20]
 8001000:	4413      	add	r3, r2
 8001002:	781b      	ldrb	r3, [r3, #0]
 8001004:	2b2e      	cmp	r3, #46	; 0x2e
 8001006:	d101      	bne.n	800100c <CaclValue+0x28>
			{
			motor.coma= i;
 8001008:	697b      	ldr	r3, [r7, #20]
 800100a:	60bb      	str	r3, [r7, #8]
		for( i= 0;i<4;i++){
 800100c:	697b      	ldr	r3, [r7, #20]
 800100e:	3301      	adds	r3, #1
 8001010:	617b      	str	r3, [r7, #20]
 8001012:	697b      	ldr	r3, [r7, #20]
 8001014:	2b03      	cmp	r3, #3
 8001016:	ddf1      	ble.n	8000ffc <CaclValue+0x18>
			}
		}

		if(motor.coma == 3)
 8001018:	68bb      	ldr	r3, [r7, #8]
 800101a:	2b03      	cmp	r3, #3
 800101c:	d10a      	bne.n	8001034 <CaclValue+0x50>
			value= (-1)*((motor.buffer[1]-48)*10 + (motor.buffer[2]-48)) ;
 800101e:	797b      	ldrb	r3, [r7, #5]
 8001020:	3b30      	subs	r3, #48	; 0x30
 8001022:	f06f 0209 	mvn.w	r2, #9
 8001026:	fb02 f203 	mul.w	r2, r2, r3
 800102a:	79bb      	ldrb	r3, [r7, #6]
 800102c:	3b30      	subs	r3, #48	; 0x30
 800102e:	1ad3      	subs	r3, r2, r3
 8001030:	613b      	str	r3, [r7, #16]
 8001032:	e003      	b.n	800103c <CaclValue+0x58>

		else
			value = (-1)*( motor.buffer[1]-48) ;
 8001034:	797b      	ldrb	r3, [r7, #5]
 8001036:	f1c3 0330 	rsb	r3, r3, #48	; 0x30
 800103a:	613b      	str	r3, [r7, #16]


	}

	if(motor.buffer[0] != '-'){
 800103c:	793b      	ldrb	r3, [r7, #4]
 800103e:	2b2d      	cmp	r3, #45	; 0x2d
 8001040:	d025      	beq.n	800108e <CaclValue+0xaa>
		motor.coma = 0;
 8001042:	2300      	movs	r3, #0
 8001044:	60bb      	str	r3, [r7, #8]
		for( i=0;i<4;i++){
 8001046:	2300      	movs	r3, #0
 8001048:	617b      	str	r3, [r7, #20]
 800104a:	e00a      	b.n	8001062 <CaclValue+0x7e>

			if(motor.buffer[i] == '.')
 800104c:	1d3a      	adds	r2, r7, #4
 800104e:	697b      	ldr	r3, [r7, #20]
 8001050:	4413      	add	r3, r2
 8001052:	781b      	ldrb	r3, [r3, #0]
 8001054:	2b2e      	cmp	r3, #46	; 0x2e
 8001056:	d101      	bne.n	800105c <CaclValue+0x78>
				{
				motor.coma= i;
 8001058:	697b      	ldr	r3, [r7, #20]
 800105a:	60bb      	str	r3, [r7, #8]
		for( i=0;i<4;i++){
 800105c:	697b      	ldr	r3, [r7, #20]
 800105e:	3301      	adds	r3, #1
 8001060:	617b      	str	r3, [r7, #20]
 8001062:	697b      	ldr	r3, [r7, #20]
 8001064:	2b03      	cmp	r3, #3
 8001066:	ddf1      	ble.n	800104c <CaclValue+0x68>
				}
			}
		if(motor.coma == 2)
 8001068:	68bb      	ldr	r3, [r7, #8]
 800106a:	2b02      	cmp	r3, #2
 800106c:	d10c      	bne.n	8001088 <CaclValue+0xa4>
				value = ((motor.buffer[0]-48)*10 + (motor.buffer[1]-48)) ;
 800106e:	793b      	ldrb	r3, [r7, #4]
 8001070:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8001074:	4613      	mov	r3, r2
 8001076:	009b      	lsls	r3, r3, #2
 8001078:	4413      	add	r3, r2
 800107a:	005b      	lsls	r3, r3, #1
 800107c:	461a      	mov	r2, r3
 800107e:	797b      	ldrb	r3, [r7, #5]
 8001080:	3b30      	subs	r3, #48	; 0x30
 8001082:	4413      	add	r3, r2
 8001084:	613b      	str	r3, [r7, #16]
 8001086:	e002      	b.n	800108e <CaclValue+0xaa>

			else
				value= (motor.buffer[0]-48)  ;
 8001088:	793b      	ldrb	r3, [r7, #4]
 800108a:	3b30      	subs	r3, #48	; 0x30
 800108c:	613b      	str	r3, [r7, #16]


	}
	return value;
 800108e:	693b      	ldr	r3, [r7, #16]
}
 8001090:	4618      	mov	r0, r3
 8001092:	371c      	adds	r7, #28
 8001094:	46bd      	mov	sp, r7
 8001096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109a:	4770      	bx	lr

0800109c <PID>:

 // buscar como reiniciar el buffer cuando termine de leer ; hacer por ej buff_pointer- buff[0] % BUFFSIZE
 // o hacr una struct que tenga un numero con la posicion y operar con ese num .
// lee mal al principio , hay que tmetelre un epacio y lo hce 2veces(inicilaizacion en non blocking?)
  // el segundo caracter no envia bien -> so  se muevee bien en memoria? se salta la pos 2 .
int PID (int consigna, int lectura){
 800109c:	b480      	push	{r7}
 800109e:	b085      	sub	sp, #20
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
 80010a4:	6039      	str	r1, [r7, #0]
	int salida;
    float integrador;
	error = consigna-lectura;
 80010a6:	687a      	ldr	r2, [r7, #4]
 80010a8:	683b      	ldr	r3, [r7, #0]
 80010aa:	1ad3      	subs	r3, r2, r3
 80010ac:	4a1c      	ldr	r2, [pc, #112]	; (8001120 <PID+0x84>)
 80010ae:	6013      	str	r3, [r2, #0]
	proporcional = dt*a*error;
 80010b0:	4b1c      	ldr	r3, [pc, #112]	; (8001124 <PID+0x88>)
 80010b2:	ed93 7a00 	vldr	s14, [r3]
 80010b6:	4b1c      	ldr	r3, [pc, #112]	; (8001128 <PID+0x8c>)
 80010b8:	edd3 7a00 	vldr	s15, [r3]
 80010bc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80010c0:	4b17      	ldr	r3, [pc, #92]	; (8001120 <PID+0x84>)
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	ee07 3a90 	vmov	s15, r3
 80010c8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010d0:	4b16      	ldr	r3, [pc, #88]	; (800112c <PID+0x90>)
 80010d2:	edc3 7a00 	vstr	s15, [r3]
    integrador += (b*error);
 80010d6:	4b12      	ldr	r3, [pc, #72]	; (8001120 <PID+0x84>)
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	ee07 3a90 	vmov	s15, r3
 80010de:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80010e2:	4b13      	ldr	r3, [pc, #76]	; (8001130 <PID+0x94>)
 80010e4:	edd3 7a00 	vldr	s15, [r3]
 80010e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010ec:	ed97 7a03 	vldr	s14, [r7, #12]
 80010f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010f4:	edc7 7a03 	vstr	s15, [r7, #12]
	salida = proporcional + integrador;
 80010f8:	4b0c      	ldr	r3, [pc, #48]	; (800112c <PID+0x90>)
 80010fa:	ed93 7a00 	vldr	s14, [r3]
 80010fe:	edd7 7a03 	vldr	s15, [r7, #12]
 8001102:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001106:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800110a:	ee17 3a90 	vmov	r3, s15
 800110e:	60bb      	str	r3, [r7, #8]
return salida;
 8001110:	68bb      	ldr	r3, [r7, #8]
}
 8001112:	4618      	mov	r0, r3
 8001114:	3714      	adds	r7, #20
 8001116:	46bd      	mov	sp, r7
 8001118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111c:	4770      	bx	lr
 800111e:	bf00      	nop
 8001120:	20000284 	.word	0x20000284
 8001124:	200002e0 	.word	0x200002e0
 8001128:	20000000 	.word	0x20000000
 800112c:	20000130 	.word	0x20000130
 8001130:	20000004 	.word	0x20000004
 8001134:	00000000 	.word	0x00000000

08001138 <inverseKinematic>:
  float y_c;
  float z_c;
  float L1 = 27,L2 = 17;
  double a_c;
double r;
 void inverseKinematic(float x,float y,float z){
 8001138:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800113c:	b086      	sub	sp, #24
 800113e:	af00      	add	r7, sp, #0
 8001140:	ed87 0a03 	vstr	s0, [r7, #12]
 8001144:	edc7 0a02 	vstr	s1, [r7, #8]
 8001148:	ed87 1a01 	vstr	s2, [r7, #4]

	  float r = sqrt((x*x) + (y*y));
 800114c:	ed97 7a03 	vldr	s14, [r7, #12]
 8001150:	edd7 7a03 	vldr	s15, [r7, #12]
 8001154:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001158:	edd7 6a02 	vldr	s13, [r7, #8]
 800115c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001160:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001164:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001168:	ee17 0a90 	vmov	r0, s15
 800116c:	f7ff f990 	bl	8000490 <__aeabi_f2d>
 8001170:	4603      	mov	r3, r0
 8001172:	460c      	mov	r4, r1
 8001174:	ec44 3b10 	vmov	d0, r3, r4
 8001178:	f004 f924 	bl	80053c4 <sqrt>
 800117c:	ec54 3b10 	vmov	r3, r4, d0
 8001180:	4618      	mov	r0, r3
 8001182:	4621      	mov	r1, r4
 8001184:	f7ff fcb4 	bl	8000af0 <__aeabi_d2f>
 8001188:	4603      	mov	r3, r0
 800118a:	617b      	str	r3, [r7, #20]
	  float a = sqrt((r*r) + (z*z));
 800118c:	ed97 7a05 	vldr	s14, [r7, #20]
 8001190:	edd7 7a05 	vldr	s15, [r7, #20]
 8001194:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001198:	edd7 6a01 	vldr	s13, [r7, #4]
 800119c:	edd7 7a01 	vldr	s15, [r7, #4]
 80011a0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80011a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011a8:	ee17 0a90 	vmov	r0, s15
 80011ac:	f7ff f970 	bl	8000490 <__aeabi_f2d>
 80011b0:	4603      	mov	r3, r0
 80011b2:	460c      	mov	r4, r1
 80011b4:	ec44 3b10 	vmov	d0, r3, r4
 80011b8:	f004 f904 	bl	80053c4 <sqrt>
 80011bc:	ec54 3b10 	vmov	r3, r4, d0
 80011c0:	4618      	mov	r0, r3
 80011c2:	4621      	mov	r1, r4
 80011c4:	f7ff fc94 	bl	8000af0 <__aeabi_d2f>
 80011c8:	4603      	mov	r3, r0
 80011ca:	613b      	str	r3, [r7, #16]
	 x_c = atan(y/x);
 80011cc:	ed97 7a02 	vldr	s14, [r7, #8]
 80011d0:	edd7 7a03 	vldr	s15, [r7, #12]
 80011d4:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80011d8:	ee16 0a90 	vmov	r0, s13
 80011dc:	f7ff f958 	bl	8000490 <__aeabi_f2d>
 80011e0:	4603      	mov	r3, r0
 80011e2:	460c      	mov	r4, r1
 80011e4:	ec44 3b10 	vmov	d0, r3, r4
 80011e8:	f003 fd7a 	bl	8004ce0 <atan>
 80011ec:	ec54 3b10 	vmov	r3, r4, d0
 80011f0:	4618      	mov	r0, r3
 80011f2:	4621      	mov	r1, r4
 80011f4:	f7ff fc7c 	bl	8000af0 <__aeabi_d2f>
 80011f8:	4602      	mov	r2, r0
 80011fa:	4b75      	ldr	r3, [pc, #468]	; (80013d0 <inverseKinematic+0x298>)
 80011fc:	601a      	str	r2, [r3, #0]
	y_c =  acos((  pow(a,2) -(pow(L1,2)) - (pow(L2,2))  ) / (2*L1*L2)  );
 80011fe:	6938      	ldr	r0, [r7, #16]
 8001200:	f7ff f946 	bl	8000490 <__aeabi_f2d>
 8001204:	4603      	mov	r3, r0
 8001206:	460c      	mov	r4, r1
 8001208:	ed9f 1b6f 	vldr	d1, [pc, #444]	; 80013c8 <inverseKinematic+0x290>
 800120c:	ec44 3b10 	vmov	d0, r3, r4
 8001210:	f003 ff68 	bl	80050e4 <pow>
 8001214:	ec55 4b10 	vmov	r4, r5, d0
 8001218:	4b6e      	ldr	r3, [pc, #440]	; (80013d4 <inverseKinematic+0x29c>)
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	4618      	mov	r0, r3
 800121e:	f7ff f937 	bl	8000490 <__aeabi_f2d>
 8001222:	4602      	mov	r2, r0
 8001224:	460b      	mov	r3, r1
 8001226:	ed9f 1b68 	vldr	d1, [pc, #416]	; 80013c8 <inverseKinematic+0x290>
 800122a:	ec43 2b10 	vmov	d0, r2, r3
 800122e:	f003 ff59 	bl	80050e4 <pow>
 8001232:	ec53 2b10 	vmov	r2, r3, d0
 8001236:	4620      	mov	r0, r4
 8001238:	4629      	mov	r1, r5
 800123a:	f7fe ffc9 	bl	80001d0 <__aeabi_dsub>
 800123e:	4603      	mov	r3, r0
 8001240:	460c      	mov	r4, r1
 8001242:	4625      	mov	r5, r4
 8001244:	461c      	mov	r4, r3
 8001246:	4b64      	ldr	r3, [pc, #400]	; (80013d8 <inverseKinematic+0x2a0>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	4618      	mov	r0, r3
 800124c:	f7ff f920 	bl	8000490 <__aeabi_f2d>
 8001250:	4602      	mov	r2, r0
 8001252:	460b      	mov	r3, r1
 8001254:	ed9f 1b5c 	vldr	d1, [pc, #368]	; 80013c8 <inverseKinematic+0x290>
 8001258:	ec43 2b10 	vmov	d0, r2, r3
 800125c:	f003 ff42 	bl	80050e4 <pow>
 8001260:	ec53 2b10 	vmov	r2, r3, d0
 8001264:	4620      	mov	r0, r4
 8001266:	4629      	mov	r1, r5
 8001268:	f7fe ffb2 	bl	80001d0 <__aeabi_dsub>
 800126c:	4603      	mov	r3, r0
 800126e:	460c      	mov	r4, r1
 8001270:	4625      	mov	r5, r4
 8001272:	461c      	mov	r4, r3
 8001274:	4b57      	ldr	r3, [pc, #348]	; (80013d4 <inverseKinematic+0x29c>)
 8001276:	edd3 7a00 	vldr	s15, [r3]
 800127a:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800127e:	4b56      	ldr	r3, [pc, #344]	; (80013d8 <inverseKinematic+0x2a0>)
 8001280:	edd3 7a00 	vldr	s15, [r3]
 8001284:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001288:	ee17 0a90 	vmov	r0, s15
 800128c:	f7ff f900 	bl	8000490 <__aeabi_f2d>
 8001290:	4602      	mov	r2, r0
 8001292:	460b      	mov	r3, r1
 8001294:	4620      	mov	r0, r4
 8001296:	4629      	mov	r1, r5
 8001298:	f7ff fa7c 	bl	8000794 <__aeabi_ddiv>
 800129c:	4603      	mov	r3, r0
 800129e:	460c      	mov	r4, r1
 80012a0:	ec44 3b17 	vmov	d7, r3, r4
 80012a4:	eeb0 0a47 	vmov.f32	s0, s14
 80012a8:	eef0 0a67 	vmov.f32	s1, s15
 80012ac:	f003 fec2 	bl	8005034 <acos>
 80012b0:	ec54 3b10 	vmov	r3, r4, d0
 80012b4:	4618      	mov	r0, r3
 80012b6:	4621      	mov	r1, r4
 80012b8:	f7ff fc1a 	bl	8000af0 <__aeabi_d2f>
 80012bc:	4602      	mov	r2, r0
 80012be:	4b47      	ldr	r3, [pc, #284]	; (80013dc <inverseKinematic+0x2a4>)
 80012c0:	601a      	str	r2, [r3, #0]
	 z_c = atan(z/r) - acos( ((pow(a,2)) + (pow(L1,2)) - (pow(L2,2))     )   /(2*L1*a) );
 80012c2:	ed97 7a01 	vldr	s14, [r7, #4]
 80012c6:	edd7 7a05 	vldr	s15, [r7, #20]
 80012ca:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80012ce:	ee16 0a90 	vmov	r0, s13
 80012d2:	f7ff f8dd 	bl	8000490 <__aeabi_f2d>
 80012d6:	4603      	mov	r3, r0
 80012d8:	460c      	mov	r4, r1
 80012da:	ec44 3b10 	vmov	d0, r3, r4
 80012de:	f003 fcff 	bl	8004ce0 <atan>
 80012e2:	ec59 8b10 	vmov	r8, r9, d0
 80012e6:	6938      	ldr	r0, [r7, #16]
 80012e8:	f7ff f8d2 	bl	8000490 <__aeabi_f2d>
 80012ec:	4603      	mov	r3, r0
 80012ee:	460c      	mov	r4, r1
 80012f0:	ed9f 1b35 	vldr	d1, [pc, #212]	; 80013c8 <inverseKinematic+0x290>
 80012f4:	ec44 3b10 	vmov	d0, r3, r4
 80012f8:	f003 fef4 	bl	80050e4 <pow>
 80012fc:	ec55 4b10 	vmov	r4, r5, d0
 8001300:	4b34      	ldr	r3, [pc, #208]	; (80013d4 <inverseKinematic+0x29c>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	4618      	mov	r0, r3
 8001306:	f7ff f8c3 	bl	8000490 <__aeabi_f2d>
 800130a:	4602      	mov	r2, r0
 800130c:	460b      	mov	r3, r1
 800130e:	ed9f 1b2e 	vldr	d1, [pc, #184]	; 80013c8 <inverseKinematic+0x290>
 8001312:	ec43 2b10 	vmov	d0, r2, r3
 8001316:	f003 fee5 	bl	80050e4 <pow>
 800131a:	ec53 2b10 	vmov	r2, r3, d0
 800131e:	4620      	mov	r0, r4
 8001320:	4629      	mov	r1, r5
 8001322:	f7fe ff57 	bl	80001d4 <__adddf3>
 8001326:	4603      	mov	r3, r0
 8001328:	460c      	mov	r4, r1
 800132a:	4625      	mov	r5, r4
 800132c:	461c      	mov	r4, r3
 800132e:	4b2a      	ldr	r3, [pc, #168]	; (80013d8 <inverseKinematic+0x2a0>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	4618      	mov	r0, r3
 8001334:	f7ff f8ac 	bl	8000490 <__aeabi_f2d>
 8001338:	4602      	mov	r2, r0
 800133a:	460b      	mov	r3, r1
 800133c:	ed9f 1b22 	vldr	d1, [pc, #136]	; 80013c8 <inverseKinematic+0x290>
 8001340:	ec43 2b10 	vmov	d0, r2, r3
 8001344:	f003 fece 	bl	80050e4 <pow>
 8001348:	ec53 2b10 	vmov	r2, r3, d0
 800134c:	4620      	mov	r0, r4
 800134e:	4629      	mov	r1, r5
 8001350:	f7fe ff3e 	bl	80001d0 <__aeabi_dsub>
 8001354:	4603      	mov	r3, r0
 8001356:	460c      	mov	r4, r1
 8001358:	4625      	mov	r5, r4
 800135a:	461c      	mov	r4, r3
 800135c:	4b1d      	ldr	r3, [pc, #116]	; (80013d4 <inverseKinematic+0x29c>)
 800135e:	edd3 7a00 	vldr	s15, [r3]
 8001362:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001366:	edd7 7a04 	vldr	s15, [r7, #16]
 800136a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800136e:	ee17 0a90 	vmov	r0, s15
 8001372:	f7ff f88d 	bl	8000490 <__aeabi_f2d>
 8001376:	4602      	mov	r2, r0
 8001378:	460b      	mov	r3, r1
 800137a:	4620      	mov	r0, r4
 800137c:	4629      	mov	r1, r5
 800137e:	f7ff fa09 	bl	8000794 <__aeabi_ddiv>
 8001382:	4603      	mov	r3, r0
 8001384:	460c      	mov	r4, r1
 8001386:	ec44 3b17 	vmov	d7, r3, r4
 800138a:	eeb0 0a47 	vmov.f32	s0, s14
 800138e:	eef0 0a67 	vmov.f32	s1, s15
 8001392:	f003 fe4f 	bl	8005034 <acos>
 8001396:	ec54 3b10 	vmov	r3, r4, d0
 800139a:	461a      	mov	r2, r3
 800139c:	4623      	mov	r3, r4
 800139e:	4640      	mov	r0, r8
 80013a0:	4649      	mov	r1, r9
 80013a2:	f7fe ff15 	bl	80001d0 <__aeabi_dsub>
 80013a6:	4603      	mov	r3, r0
 80013a8:	460c      	mov	r4, r1
 80013aa:	4618      	mov	r0, r3
 80013ac:	4621      	mov	r1, r4
 80013ae:	f7ff fb9f 	bl	8000af0 <__aeabi_d2f>
 80013b2:	4602      	mov	r2, r0
 80013b4:	4b0a      	ldr	r3, [pc, #40]	; (80013e0 <inverseKinematic+0x2a8>)
 80013b6:	601a      	str	r2, [r3, #0]


 }
 80013b8:	bf00      	nop
 80013ba:	3718      	adds	r7, #24
 80013bc:	46bd      	mov	sp, r7
 80013be:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80013c2:	bf00      	nop
 80013c4:	f3af 8000 	nop.w
 80013c8:	00000000 	.word	0x00000000
 80013cc:	40000000 	.word	0x40000000
 80013d0:	200000dc 	.word	0x200000dc
 80013d4:	20000008 	.word	0x20000008
 80013d8:	2000000c 	.word	0x2000000c
 80013dc:	200002f0 	.word	0x200002f0
 80013e0:	20000128 	.word	0x20000128
 80013e4:	00000000 	.word	0x00000000

080013e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013e8:	b598      	push	{r3, r4, r7, lr}
 80013ea:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013ec:	f001 f8a4 	bl	8002538 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013f0:	f000 fadc 	bl	80019ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013f4:	f000 fda0 	bl	8001f38 <MX_GPIO_Init>
  MX_TIM2_Init();
 80013f8:	f000 fbea 	bl	8001bd0 <MX_TIM2_Init>
  MX_TIM4_Init();
 80013fc:	f000 fc90 	bl	8001d20 <MX_TIM4_Init>
  MX_UART5_Init();
 8001400:	f000 fd70 	bl	8001ee4 <MX_UART5_Init>
  MX_TIM3_Init();
 8001404:	f000 fc38 	bl	8001c78 <MX_TIM3_Init>
  MX_TIM1_Init();
 8001408:	f000 fb3a 	bl	8001a80 <MX_TIM1_Init>
  MX_TIM5_Init();
 800140c:	f000 fd04 	bl	8001e18 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */


  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001410:	2100      	movs	r1, #0
 8001412:	4893      	ldr	r0, [pc, #588]	; (8001660 <main+0x278>)
 8001414:	f002 f8ca 	bl	80035ac <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001418:	2104      	movs	r1, #4
 800141a:	4891      	ldr	r0, [pc, #580]	; (8001660 <main+0x278>)
 800141c:	f002 f8c6 	bl	80035ac <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8001420:	2108      	movs	r1, #8
 8001422:	488f      	ldr	r0, [pc, #572]	; (8001660 <main+0x278>)
 8001424:	f002 f8c2 	bl	80035ac <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8001428:	210c      	movs	r1, #12
 800142a:	488d      	ldr	r0, [pc, #564]	; (8001660 <main+0x278>)
 800142c:	f002 f8be 	bl	80035ac <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8001430:	2100      	movs	r1, #0
 8001432:	488c      	ldr	r0, [pc, #560]	; (8001664 <main+0x27c>)
 8001434:	f002 f8ba 	bl	80035ac <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 8001438:	2104      	movs	r1, #4
 800143a:	488a      	ldr	r0, [pc, #552]	; (8001664 <main+0x27c>)
 800143c:	f002 f8b6 	bl	80035ac <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8001440:	2108      	movs	r1, #8
 8001442:	4888      	ldr	r0, [pc, #544]	; (8001664 <main+0x27c>)
 8001444:	f002 f8b2 	bl	80035ac <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8001448:	210c      	movs	r1, #12
 800144a:	4886      	ldr	r0, [pc, #536]	; (8001664 <main+0x27c>)
 800144c:	f002 f8ae 	bl	80035ac <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_3);
 8001450:	2108      	movs	r1, #8
 8001452:	4885      	ldr	r0, [pc, #532]	; (8001668 <main+0x280>)
 8001454:	f002 f8aa 	bl	80035ac <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_4);
 8001458:	210c      	movs	r1, #12
 800145a:	4883      	ldr	r0, [pc, #524]	; (8001668 <main+0x280>)
 800145c:	f002 f8a6 	bl	80035ac <HAL_TIM_PWM_Start>
__HAL_TIM_SET_COMPARE(&htim5,TIM_CHANNEL_3,2000);
__HAL_TIM_SET_COMPARE(&htim5,TIM_CHANNEL_4,2000);
*/

  //inicializar el buffer
receptor.pos = 0;
 8001460:	4b82      	ldr	r3, [pc, #520]	; (800166c <main+0x284>)
 8001462:	2200      	movs	r2, #0
 8001464:	611a      	str	r2, [r3, #16]
resetBuffer(receptor.buffer);
 8001466:	4881      	ldr	r0, [pc, #516]	; (800166c <main+0x284>)
 8001468:	f7ff fda4 	bl	8000fb4 <resetBuffer>

  HAL_UART_Receive_IT(&huart5, &receptor.selector, sizeof(uint8_t ));
 800146c:	2201      	movs	r2, #1
 800146e:	4980      	ldr	r1, [pc, #512]	; (8001670 <main+0x288>)
 8001470:	4880      	ldr	r0, [pc, #512]	; (8001674 <main+0x28c>)
 8001472:	f002 fdfa 	bl	800406a <HAL_UART_Receive_IT>
 //fer chupame los huevos
  receptor.pos = 0;
 8001476:	4b7d      	ldr	r3, [pc, #500]	; (800166c <main+0x284>)
 8001478:	2200      	movs	r2, #0
 800147a:	611a      	str	r2, [r3, #16]
//reubicar el motro hasta el punto 0
//  HAL_NVIC_EnableIRQ(EXTI0_IRQn);


  //secuencia de arranque
integrador =0;
 800147c:	4b7e      	ldr	r3, [pc, #504]	; (8001678 <main+0x290>)
 800147e:	f04f 0200 	mov.w	r2, #0
 8001482:	601a      	str	r2, [r3, #0]
step = 100;
 8001484:	4b7d      	ldr	r3, [pc, #500]	; (800167c <main+0x294>)
 8001486:	2264      	movs	r2, #100	; 0x64
 8001488:	601a      	str	r2, [r3, #0]
inverseKinematic(40.62,-13.91,9.60);
 800148a:	ed9f 1a7d 	vldr	s2, [pc, #500]	; 8001680 <main+0x298>
 800148e:	eddf 0a7d 	vldr	s1, [pc, #500]	; 8001684 <main+0x29c>
 8001492:	ed9f 0a7d 	vldr	s0, [pc, #500]	; 8001688 <main+0x2a0>
 8001496:	f7ff fe4f 	bl	8001138 <inverseKinematic>

 HAL_Delay(100);
 800149a:	2064      	movs	r0, #100	; 0x64
 800149c:	f001 f8be 	bl	800261c <HAL_Delay>

  final_carrera = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4);
 80014a0:	2110      	movs	r1, #16
 80014a2:	487a      	ldr	r0, [pc, #488]	; (800168c <main+0x2a4>)
 80014a4:	f001 fbaa 	bl	8002bfc <HAL_GPIO_ReadPin>
 80014a8:	4603      	mov	r3, r0
 80014aa:	461a      	mov	r2, r3
 80014ac:	4b78      	ldr	r3, [pc, #480]	; (8001690 <main+0x2a8>)
 80014ae:	601a      	str	r2, [r3, #0]
  final_carrera_2 = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_5);
 80014b0:	2120      	movs	r1, #32
 80014b2:	4876      	ldr	r0, [pc, #472]	; (800168c <main+0x2a4>)
 80014b4:	f001 fba2 	bl	8002bfc <HAL_GPIO_ReadPin>
 80014b8:	4603      	mov	r3, r0
 80014ba:	461a      	mov	r2, r3
 80014bc:	4b75      	ldr	r3, [pc, #468]	; (8001694 <main+0x2ac>)
 80014be:	601a      	str	r2, [r3, #0]
  while (((final_carrera_2 == 0) || (final_carrera == 0))){
 80014c0:	e019      	b.n	80014f6 <main+0x10e>
	  	  if(final_carrera == 0){
 80014c2:	4b73      	ldr	r3, [pc, #460]	; (8001690 <main+0x2a8>)
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d108      	bne.n	80014dc <main+0xf4>
	  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2, 0);
 80014ca:	4b66      	ldr	r3, [pc, #408]	; (8001664 <main+0x27c>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	2200      	movs	r2, #0
 80014d0:	639a      	str	r2, [r3, #56]	; 0x38
	  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3,400);
 80014d2:	4b64      	ldr	r3, [pc, #400]	; (8001664 <main+0x27c>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80014da:	63da      	str	r2, [r3, #60]	; 0x3c
	  	  }

	  //test
	  	  if (final_carrera_2 == 0){
 80014dc:	4b6d      	ldr	r3, [pc, #436]	; (8001694 <main+0x2ac>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d108      	bne.n	80014f6 <main+0x10e>
	  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 0);
 80014e4:	4b5f      	ldr	r3, [pc, #380]	; (8001664 <main+0x27c>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	2200      	movs	r2, #0
 80014ea:	635a      	str	r2, [r3, #52]	; 0x34
	  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 400);
 80014ec:	4b5d      	ldr	r3, [pc, #372]	; (8001664 <main+0x27c>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80014f4:	641a      	str	r2, [r3, #64]	; 0x40
  while (((final_carrera_2 == 0) || (final_carrera == 0))){
 80014f6:	4b67      	ldr	r3, [pc, #412]	; (8001694 <main+0x2ac>)
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d0e1      	beq.n	80014c2 <main+0xda>
 80014fe:	4b64      	ldr	r3, [pc, #400]	; (8001690 <main+0x2a8>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	2b00      	cmp	r3, #0
 8001504:	d0dd      	beq.n	80014c2 <main+0xda>
	  	  }

  }

  //una vez encontrado el 0, reinicializar todo y avanzar n poco el motor para no llegar al 0
  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2, 0);
 8001506:	4b57      	ldr	r3, [pc, #348]	; (8001664 <main+0x27c>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	2200      	movs	r2, #0
 800150c:	639a      	str	r2, [r3, #56]	; 0x38
  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 10); //100
 800150e:	4b55      	ldr	r3, [pc, #340]	; (8001664 <main+0x27c>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	220a      	movs	r2, #10
 8001514:	63da      	str	r2, [r3, #60]	; 0x3c

  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 0);
 8001516:	4b53      	ldr	r3, [pc, #332]	; (8001664 <main+0x27c>)
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	2200      	movs	r2, #0
 800151c:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 10); //100
 800151e:	4b51      	ldr	r3, [pc, #324]	; (8001664 <main+0x27c>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	220a      	movs	r2, #10
 8001524:	641a      	str	r2, [r3, #64]	; 0x40

  HAL_Delay(200);
 8001526:	20c8      	movs	r0, #200	; 0xc8
 8001528:	f001 f878 	bl	800261c <HAL_Delay>
  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2, 0);
 800152c:	4b4d      	ldr	r3, [pc, #308]	; (8001664 <main+0x27c>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	2200      	movs	r2, #0
 8001532:	639a      	str	r2, [r3, #56]	; 0x38
  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 0);
 8001534:	4b4b      	ldr	r3, [pc, #300]	; (8001664 <main+0x27c>)
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	2200      	movs	r2, #0
 800153a:	63da      	str	r2, [r3, #60]	; 0x3c

  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 0);
 800153c:	4b49      	ldr	r3, [pc, #292]	; (8001664 <main+0x27c>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	2200      	movs	r2, #0
 8001542:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 0); //100
 8001544:	4b47      	ldr	r3, [pc, #284]	; (8001664 <main+0x27c>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	2200      	movs	r2, #0
 800154a:	641a      	str	r2, [r3, #64]	; 0x40
  HAL_Delay(100);
 800154c:	2064      	movs	r0, #100	; 0x64
 800154e:	f001 f865 	bl	800261c <HAL_Delay>
  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8001552:	213c      	movs	r1, #60	; 0x3c
 8001554:	4850      	ldr	r0, [pc, #320]	; (8001698 <main+0x2b0>)
 8001556:	f002 f8f9 	bl	800374c <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL); //puedo iniciar el temprizaodr despues y asi no hace falta reiniciarlo?
 800155a:	213c      	movs	r1, #60	; 0x3c
 800155c:	484f      	ldr	r0, [pc, #316]	; (800169c <main+0x2b4>)
 800155e:	f002 f8f5 	bl	800374c <HAL_TIM_Encoder_Start>
motorbase.valor = 0;
 8001562:	4b4f      	ldr	r3, [pc, #316]	; (80016a0 <main+0x2b8>)
 8001564:	2200      	movs	r2, #0
 8001566:	609a      	str	r2, [r3, #8]
motorcodo.valor= 0;
 8001568:	4b4e      	ldr	r3, [pc, #312]	; (80016a4 <main+0x2bc>)
 800156a:	2200      	movs	r2, #0
 800156c:	609a      	str	r2, [r3, #8]
servomotor.valor =0;
 800156e:	4b4e      	ldr	r3, [pc, #312]	; (80016a8 <main+0x2c0>)
 8001570:	2200      	movs	r2, #0
 8001572:	609a      	str	r2, [r3, #8]

	//procesar la info recibida


//motorbase.valor =440-  (motorbase.valor)*10;
motorbase.valor = (-2)* CaclValue(motorbase) +150;
 8001574:	4b4a      	ldr	r3, [pc, #296]	; (80016a0 <main+0x2b8>)
 8001576:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800157a:	f7ff fd33 	bl	8000fe4 <CaclValue>
 800157e:	4603      	mov	r3, r0
 8001580:	f1a3 024b 	sub.w	r2, r3, #75	; 0x4b
 8001584:	4613      	mov	r3, r2
 8001586:	07db      	lsls	r3, r3, #31
 8001588:	1a9b      	subs	r3, r3, r2
 800158a:	005b      	lsls	r3, r3, #1
 800158c:	461a      	mov	r2, r3
 800158e:	4b44      	ldr	r3, [pc, #272]	; (80016a0 <main+0x2b8>)
 8001590:	609a      	str	r2, [r3, #8]
if(motorbase.valor<0) motorbase.valor =0;
 8001592:	4b43      	ldr	r3, [pc, #268]	; (80016a0 <main+0x2b8>)
 8001594:	689b      	ldr	r3, [r3, #8]
 8001596:	2b00      	cmp	r3, #0
 8001598:	da02      	bge.n	80015a0 <main+0x1b8>
 800159a:	4b41      	ldr	r3, [pc, #260]	; (80016a0 <main+0x2b8>)
 800159c:	2200      	movs	r2, #0
 800159e:	609a      	str	r2, [r3, #8]
if (motorbase.valor > 240) motorbase.valor = 240;
 80015a0:	4b3f      	ldr	r3, [pc, #252]	; (80016a0 <main+0x2b8>)
 80015a2:	689b      	ldr	r3, [r3, #8]
 80015a4:	2bf0      	cmp	r3, #240	; 0xf0
 80015a6:	dd02      	ble.n	80015ae <main+0x1c6>
 80015a8:	4b3d      	ldr	r3, [pc, #244]	; (80016a0 <main+0x2b8>)
 80015aa:	22f0      	movs	r2, #240	; 0xf0
 80015ac:	609a      	str	r2, [r3, #8]
//receptor.pos =  ((receptor.buffer[0] - 48)*1000) +	((receptor.buffer[1] - 48)*100) + ((receptor.buffer[2] - 48)*10) + ((receptor.buffer[3] -48));

//el numero de vueltas es como de 6800. No se deben tolerar valores por encima ni por debajo de esos valores
// quizs no usar directamente el valor del contador, sino una versin filtrada del mismo
encoder =  TIM2->CNT;
 80015ae:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80015b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015b4:	461a      	mov	r2, r3
 80015b6:	4b3d      	ldr	r3, [pc, #244]	; (80016ac <main+0x2c4>)
 80015b8:	601a      	str	r2, [r3, #0]
if(encoder > 5000) encoder = 0; // ha dado mas vuelta de la necesaria
 80015ba:	4b3c      	ldr	r3, [pc, #240]	; (80016ac <main+0x2c4>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	f241 3288 	movw	r2, #5000	; 0x1388
 80015c2:	4293      	cmp	r3, r2
 80015c4:	dd02      	ble.n	80015cc <main+0x1e4>
 80015c6:	4b39      	ldr	r3, [pc, #228]	; (80016ac <main+0x2c4>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	601a      	str	r2, [r3, #0]

  }
*/
//dt = HAL_GetTick()-current_time;
//motorbase.valor = 300;
current_time = HAL_GetTick();
 80015cc:	f001 f81a 	bl	8002604 <HAL_GetTick>
 80015d0:	ee07 0a90 	vmov	s15, r0
 80015d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80015d8:	4b35      	ldr	r3, [pc, #212]	; (80016b0 <main+0x2c8>)
 80015da:	edc3 7a00 	vstr	s15, [r3]
//proportional
salida =PID(encoder,motorbase.valor);
 80015de:	4b33      	ldr	r3, [pc, #204]	; (80016ac <main+0x2c4>)
 80015e0:	681a      	ldr	r2, [r3, #0]
 80015e2:	4b2f      	ldr	r3, [pc, #188]	; (80016a0 <main+0x2b8>)
 80015e4:	689b      	ldr	r3, [r3, #8]
 80015e6:	4619      	mov	r1, r3
 80015e8:	4610      	mov	r0, r2
 80015ea:	f7ff fd57 	bl	800109c <PID>
 80015ee:	4602      	mov	r2, r0
 80015f0:	4b30      	ldr	r3, [pc, #192]	; (80016b4 <main+0x2cc>)
 80015f2:	601a      	str	r2, [r3, #0]

if(  (encoder ) >(motorbase.valor ) && final_carrera == 0    ){
 80015f4:	4b2a      	ldr	r3, [pc, #168]	; (80016a0 <main+0x2b8>)
 80015f6:	689a      	ldr	r2, [r3, #8]
 80015f8:	4b2c      	ldr	r3, [pc, #176]	; (80016ac <main+0x2c4>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	429a      	cmp	r2, r3
 80015fe:	da61      	bge.n	80016c4 <main+0x2dc>
 8001600:	4b23      	ldr	r3, [pc, #140]	; (8001690 <main+0x2a8>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	2b00      	cmp	r3, #0
 8001606:	d15d      	bne.n	80016c4 <main+0x2dc>
	dt = HAL_GetTick()- current_time;
 8001608:	f000 fffc 	bl	8002604 <HAL_GetTick>
 800160c:	ee07 0a90 	vmov	s15, r0
 8001610:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001614:	4b26      	ldr	r3, [pc, #152]	; (80016b0 <main+0x2c8>)
 8001616:	edd3 7a00 	vldr	s15, [r3]
 800161a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800161e:	4b26      	ldr	r3, [pc, #152]	; (80016b8 <main+0x2d0>)
 8001620:	edc3 7a00 	vstr	s15, [r3]
prueba = a*(encoder-motorbase.valor);
 8001624:	4b21      	ldr	r3, [pc, #132]	; (80016ac <main+0x2c4>)
 8001626:	681a      	ldr	r2, [r3, #0]
 8001628:	4b1d      	ldr	r3, [pc, #116]	; (80016a0 <main+0x2b8>)
 800162a:	689b      	ldr	r3, [r3, #8]
 800162c:	1ad3      	subs	r3, r2, r3
 800162e:	ee07 3a90 	vmov	s15, r3
 8001632:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001636:	4b21      	ldr	r3, [pc, #132]	; (80016bc <main+0x2d4>)
 8001638:	edd3 7a00 	vldr	s15, [r3]
 800163c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001640:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001644:	ee17 2a90 	vmov	r2, s15
 8001648:	4b1d      	ldr	r3, [pc, #116]	; (80016c0 <main+0x2d8>)
 800164a:	601a      	str	r2, [r3, #0]

	//prueba = receptor.pos - salida;
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2, 0);
 800164c:	4b05      	ldr	r3, [pc, #20]	; (8001664 <main+0x27c>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	2200      	movs	r2, #0
 8001652:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, prueba); //prueba
 8001654:	4b1a      	ldr	r3, [pc, #104]	; (80016c0 <main+0x2d8>)
 8001656:	681a      	ldr	r2, [r3, #0]
 8001658:	4b02      	ldr	r3, [pc, #8]	; (8001664 <main+0x27c>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	63da      	str	r2, [r3, #60]	; 0x3c
 800165e:	e062      	b.n	8001726 <main+0x33e>
 8001660:	20000238 	.word	0x20000238
 8001664:	200000e4 	.word	0x200000e4
 8001668:	20000140 	.word	0x20000140
 800166c:	200000c8 	.word	0x200000c8
 8001670:	200000d2 	.word	0x200000d2
 8001674:	200001dc 	.word	0x200001dc
 8001678:	200000a4 	.word	0x200000a4
 800167c:	20000288 	.word	0x20000288
 8001680:	4119999a 	.word	0x4119999a
 8001684:	c15e8f5c 	.word	0xc15e8f5c
 8001688:	42227ae1 	.word	0x42227ae1
 800168c:	40020000 	.word	0x40020000
 8001690:	20000280 	.word	0x20000280
 8001694:	20000228 	.word	0x20000228
 8001698:	2000018c 	.word	0x2000018c
 800169c:	20000290 	.word	0x20000290
 80016a0:	200000bc 	.word	0x200000bc
 80016a4:	20000180 	.word	0x20000180
 80016a8:	200002d4 	.word	0x200002d4
 80016ac:	20000138 	.word	0x20000138
 80016b0:	2000012c 	.word	0x2000012c
 80016b4:	200002d0 	.word	0x200002d0
 80016b8:	200002e0 	.word	0x200002e0
 80016bc:	20000000 	.word	0x20000000
 80016c0:	200000b8 	.word	0x200000b8


	   }
else if (  (encoder ) <( motorbase.valor  ) ){  // cmbiar por leer el buffer : [0]*1000 + [1]*100 +[2]*10 +[3] (todos +48 para concordar con ASCI)
 80016c4:	4ba4      	ldr	r3, [pc, #656]	; (8001958 <main+0x570>)
 80016c6:	689a      	ldr	r2, [r3, #8]
 80016c8:	4ba4      	ldr	r3, [pc, #656]	; (800195c <main+0x574>)
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	429a      	cmp	r2, r3
 80016ce:	dd2a      	ble.n	8001726 <main+0x33e>
	dt = HAL_GetTick()- current_time;
 80016d0:	f000 ff98 	bl	8002604 <HAL_GetTick>
 80016d4:	ee07 0a90 	vmov	s15, r0
 80016d8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80016dc:	4ba0      	ldr	r3, [pc, #640]	; (8001960 <main+0x578>)
 80016de:	edd3 7a00 	vldr	s15, [r3]
 80016e2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016e6:	4b9f      	ldr	r3, [pc, #636]	; (8001964 <main+0x57c>)
 80016e8:	edc3 7a00 	vstr	s15, [r3]
//	salida =PID(motorbase.valor, encoder);
	prueba = a*(motorbase.valor - encoder);
 80016ec:	4b9a      	ldr	r3, [pc, #616]	; (8001958 <main+0x570>)
 80016ee:	689a      	ldr	r2, [r3, #8]
 80016f0:	4b9a      	ldr	r3, [pc, #616]	; (800195c <main+0x574>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	1ad3      	subs	r3, r2, r3
 80016f6:	ee07 3a90 	vmov	s15, r3
 80016fa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80016fe:	4b9a      	ldr	r3, [pc, #616]	; (8001968 <main+0x580>)
 8001700:	edd3 7a00 	vldr	s15, [r3]
 8001704:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001708:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800170c:	ee17 2a90 	vmov	r2, s15
 8001710:	4b96      	ldr	r3, [pc, #600]	; (800196c <main+0x584>)
 8001712:	601a      	str	r2, [r3, #0]

	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2,prueba);//1000, aqui es sincrono, PRUEBA
 8001714:	4b95      	ldr	r3, [pc, #596]	; (800196c <main+0x584>)
 8001716:	681a      	ldr	r2, [r3, #0]
 8001718:	4b95      	ldr	r3, [pc, #596]	; (8001970 <main+0x588>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 0); //cambiarlo por salidas analogcas  PWM
 800171e:	4b94      	ldr	r3, [pc, #592]	; (8001970 <main+0x588>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	2200      	movs	r2, #0
 8001724:	63da      	str	r2, [r3, #60]	; 0x3c



//motorcodo.valor =440-  (motorcodo.valor)*10;

motorcodo.valor = -13*CaclValue(motorcodo) + 975; // 4  300
 8001726:	4b93      	ldr	r3, [pc, #588]	; (8001974 <main+0x58c>)
 8001728:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800172c:	f7ff fc5a 	bl	8000fe4 <CaclValue>
 8001730:	4602      	mov	r2, r0
 8001732:	f06f 030c 	mvn.w	r3, #12
 8001736:	fb03 f302 	mul.w	r3, r3, r2
 800173a:	f203 33cf 	addw	r3, r3, #975	; 0x3cf
 800173e:	4a8d      	ldr	r2, [pc, #564]	; (8001974 <main+0x58c>)
 8001740:	6093      	str	r3, [r2, #8]
if(motorcodo.valor<0) motorcodo.valor =0;
 8001742:	4b8c      	ldr	r3, [pc, #560]	; (8001974 <main+0x58c>)
 8001744:	689b      	ldr	r3, [r3, #8]
 8001746:	2b00      	cmp	r3, #0
 8001748:	da02      	bge.n	8001750 <main+0x368>
 800174a:	4b8a      	ldr	r3, [pc, #552]	; (8001974 <main+0x58c>)
 800174c:	2200      	movs	r2, #0
 800174e:	609a      	str	r2, [r3, #8]
if(motorcodo.valor>2000) motorcodo.valor =2000;
 8001750:	4b88      	ldr	r3, [pc, #544]	; (8001974 <main+0x58c>)
 8001752:	689b      	ldr	r3, [r3, #8]
 8001754:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001758:	dd03      	ble.n	8001762 <main+0x37a>
 800175a:	4b86      	ldr	r3, [pc, #536]	; (8001974 <main+0x58c>)
 800175c:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001760:	609a      	str	r2, [r3, #8]
//if(motorcodo.valor>650) motorcodo.valor =650;
//receptor.pos =  ((receptor.buffer[0] - 48)*1000) +	((receptor.buffer[1] - 48)*100) + ((receptor.buffer[2] - 48)*10) + ((receptor.buffer[3] -48));

//el numero de vueltas es como de 6800. No se deben tolerar valores por encima ni por debajo de esos valores
// quizs no usar directamente el valor del contador, sino una versin filtrada del mismo
encoder2 =  TIM3->CNT;
 8001762:	4b85      	ldr	r3, [pc, #532]	; (8001978 <main+0x590>)
 8001764:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001766:	461a      	mov	r2, r3
 8001768:	4b84      	ldr	r3, [pc, #528]	; (800197c <main+0x594>)
 800176a:	601a      	str	r2, [r3, #0]
if(encoder2 > 5000) encoder2 = 0; // ha dado mas vuelta de la necesaria
 800176c:	4b83      	ldr	r3, [pc, #524]	; (800197c <main+0x594>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	f241 3288 	movw	r2, #5000	; 0x1388
 8001774:	4293      	cmp	r3, r2
 8001776:	dd02      	ble.n	800177e <main+0x396>
 8001778:	4b80      	ldr	r3, [pc, #512]	; (800197c <main+0x594>)
 800177a:	2200      	movs	r2, #0
 800177c:	601a      	str	r2, [r3, #0]

  }
*/
//dt = HAL_GetTick()-current_time;
//motorcodo.valor = 100;
current_time2 = HAL_GetTick();
 800177e:	f000 ff41 	bl	8002604 <HAL_GetTick>
 8001782:	ee07 0a90 	vmov	s15, r0
 8001786:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800178a:	4b7d      	ldr	r3, [pc, #500]	; (8001980 <main+0x598>)
 800178c:	edc3 7a00 	vstr	s15, [r3]
//proportional




if(  (encoder2 ) >(motorcodo.valor ) && final_carrera_2 == 0  ){
 8001790:	4b78      	ldr	r3, [pc, #480]	; (8001974 <main+0x58c>)
 8001792:	689a      	ldr	r2, [r3, #8]
 8001794:	4b79      	ldr	r3, [pc, #484]	; (800197c <main+0x594>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	429a      	cmp	r2, r3
 800179a:	da3a      	bge.n	8001812 <main+0x42a>
 800179c:	4b79      	ldr	r3, [pc, #484]	; (8001984 <main+0x59c>)
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d136      	bne.n	8001812 <main+0x42a>
	dt2 = HAL_GetTick()- current_time2;
 80017a4:	f000 ff2e 	bl	8002604 <HAL_GetTick>
 80017a8:	ee07 0a90 	vmov	s15, r0
 80017ac:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80017b0:	4b73      	ldr	r3, [pc, #460]	; (8001980 <main+0x598>)
 80017b2:	edd3 7a00 	vldr	s15, [r3]
 80017b6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80017ba:	4b73      	ldr	r3, [pc, #460]	; (8001988 <main+0x5a0>)
 80017bc:	edc3 7a00 	vstr	s15, [r3]
prueba2 = a*(encoder2-motorcodo.valor);
 80017c0:	4b6e      	ldr	r3, [pc, #440]	; (800197c <main+0x594>)
 80017c2:	681a      	ldr	r2, [r3, #0]
 80017c4:	4b6b      	ldr	r3, [pc, #428]	; (8001974 <main+0x58c>)
 80017c6:	689b      	ldr	r3, [r3, #8]
 80017c8:	1ad3      	subs	r3, r2, r3
 80017ca:	ee07 3a90 	vmov	s15, r3
 80017ce:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80017d2:	4b65      	ldr	r3, [pc, #404]	; (8001968 <main+0x580>)
 80017d4:	edd3 7a00 	vldr	s15, [r3]
 80017d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80017dc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80017e0:	ee17 2a90 	vmov	r2, s15
 80017e4:	4b69      	ldr	r3, [pc, #420]	; (800198c <main+0x5a4>)
 80017e6:	601a      	str	r2, [r3, #0]
salida2 =PID(encoder2,motorcodo.valor);
 80017e8:	4b64      	ldr	r3, [pc, #400]	; (800197c <main+0x594>)
 80017ea:	681a      	ldr	r2, [r3, #0]
 80017ec:	4b61      	ldr	r3, [pc, #388]	; (8001974 <main+0x58c>)
 80017ee:	689b      	ldr	r3, [r3, #8]
 80017f0:	4619      	mov	r1, r3
 80017f2:	4610      	mov	r0, r2
 80017f4:	f7ff fc52 	bl	800109c <PID>
 80017f8:	4602      	mov	r2, r0
 80017fa:	4b65      	ldr	r3, [pc, #404]	; (8001990 <main+0x5a8>)
 80017fc:	601a      	str	r2, [r3, #0]
	//prueba = receptor.pos - salida;2
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 0);
 80017fe:	4b5c      	ldr	r3, [pc, #368]	; (8001970 <main+0x588>)
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	2200      	movs	r2, #0
 8001804:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, prueba2); //prueba
 8001806:	4b61      	ldr	r3, [pc, #388]	; (800198c <main+0x5a4>)
 8001808:	681a      	ldr	r2, [r3, #0]
 800180a:	4b59      	ldr	r3, [pc, #356]	; (8001970 <main+0x588>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	641a      	str	r2, [r3, #64]	; 0x40
 8001810:	e03b      	b.n	800188a <main+0x4a2>


	   }
else if (  (encoder2 ) <( motorcodo.valor  ) ){  // cmbiar por leer el buffer : [0]*1000 + [1]*100 +[2]*10 +[3] (todos +48 para concordar con ASCI)
 8001812:	4b58      	ldr	r3, [pc, #352]	; (8001974 <main+0x58c>)
 8001814:	689a      	ldr	r2, [r3, #8]
 8001816:	4b59      	ldr	r3, [pc, #356]	; (800197c <main+0x594>)
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	429a      	cmp	r2, r3
 800181c:	dd35      	ble.n	800188a <main+0x4a2>
	dt2 = HAL_GetTick()- current_time2;
 800181e:	f000 fef1 	bl	8002604 <HAL_GetTick>
 8001822:	ee07 0a90 	vmov	s15, r0
 8001826:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800182a:	4b55      	ldr	r3, [pc, #340]	; (8001980 <main+0x598>)
 800182c:	edd3 7a00 	vldr	s15, [r3]
 8001830:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001834:	4b54      	ldr	r3, [pc, #336]	; (8001988 <main+0x5a0>)
 8001836:	edc3 7a00 	vstr	s15, [r3]
	salida2 =PID(motorcodo.valor, encoder2);
 800183a:	4b4e      	ldr	r3, [pc, #312]	; (8001974 <main+0x58c>)
 800183c:	689a      	ldr	r2, [r3, #8]
 800183e:	4b4f      	ldr	r3, [pc, #316]	; (800197c <main+0x594>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	4619      	mov	r1, r3
 8001844:	4610      	mov	r0, r2
 8001846:	f7ff fc29 	bl	800109c <PID>
 800184a:	4602      	mov	r2, r0
 800184c:	4b50      	ldr	r3, [pc, #320]	; (8001990 <main+0x5a8>)
 800184e:	601a      	str	r2, [r3, #0]
	prueba2 = a*(motorcodo.valor - encoder2);
 8001850:	4b48      	ldr	r3, [pc, #288]	; (8001974 <main+0x58c>)
 8001852:	689a      	ldr	r2, [r3, #8]
 8001854:	4b49      	ldr	r3, [pc, #292]	; (800197c <main+0x594>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	1ad3      	subs	r3, r2, r3
 800185a:	ee07 3a90 	vmov	s15, r3
 800185e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001862:	4b41      	ldr	r3, [pc, #260]	; (8001968 <main+0x580>)
 8001864:	edd3 7a00 	vldr	s15, [r3]
 8001868:	ee67 7a27 	vmul.f32	s15, s14, s15
 800186c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001870:	ee17 2a90 	vmov	r2, s15
 8001874:	4b45      	ldr	r3, [pc, #276]	; (800198c <main+0x5a4>)
 8001876:	601a      	str	r2, [r3, #0]

	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1,prueba2);//1000, aqui es sincrono, PRUEBA
 8001878:	4b44      	ldr	r3, [pc, #272]	; (800198c <main+0x5a4>)
 800187a:	681a      	ldr	r2, [r3, #0]
 800187c:	4b3c      	ldr	r3, [pc, #240]	; (8001970 <main+0x588>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 0); //cambiarlo por salidas analogcas  PWM
 8001882:	4b3b      	ldr	r3, [pc, #236]	; (8001970 <main+0x588>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	2200      	movs	r2, #0
 8001888:	641a      	str	r2, [r3, #64]	; 0x40

//val = servo+50;
//val = (buffe[0]-48)*100+ (buffe[1]-48)*10+ buffe[2]-48 - 30 ;


servomotor.valor = (CaclValue(servomotor)*0.5) + 150;
 800188a:	4b42      	ldr	r3, [pc, #264]	; (8001994 <main+0x5ac>)
 800188c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001890:	f7ff fba8 	bl	8000fe4 <CaclValue>
 8001894:	4603      	mov	r3, r0
 8001896:	4618      	mov	r0, r3
 8001898:	f7fe fde8 	bl	800046c <__aeabi_i2d>
 800189c:	f04f 0200 	mov.w	r2, #0
 80018a0:	4b3d      	ldr	r3, [pc, #244]	; (8001998 <main+0x5b0>)
 80018a2:	f7fe fe4d 	bl	8000540 <__aeabi_dmul>
 80018a6:	4603      	mov	r3, r0
 80018a8:	460c      	mov	r4, r1
 80018aa:	4618      	mov	r0, r3
 80018ac:	4621      	mov	r1, r4
 80018ae:	a328      	add	r3, pc, #160	; (adr r3, 8001950 <main+0x568>)
 80018b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018b4:	f7fe fc8e 	bl	80001d4 <__adddf3>
 80018b8:	4603      	mov	r3, r0
 80018ba:	460c      	mov	r4, r1
 80018bc:	4618      	mov	r0, r3
 80018be:	4621      	mov	r1, r4
 80018c0:	f7ff f8ee 	bl	8000aa0 <__aeabi_d2iz>
 80018c4:	4602      	mov	r2, r0
 80018c6:	4b33      	ldr	r3, [pc, #204]	; (8001994 <main+0x5ac>)
 80018c8:	609a      	str	r2, [r3, #8]
//servomotor.valor = 120;
if (servomotor.valor >200) servomotor.valor= 200;
 80018ca:	4b32      	ldr	r3, [pc, #200]	; (8001994 <main+0x5ac>)
 80018cc:	689b      	ldr	r3, [r3, #8]
 80018ce:	2bc8      	cmp	r3, #200	; 0xc8
 80018d0:	dd02      	ble.n	80018d8 <main+0x4f0>
 80018d2:	4b30      	ldr	r3, [pc, #192]	; (8001994 <main+0x5ac>)
 80018d4:	22c8      	movs	r2, #200	; 0xc8
 80018d6:	609a      	str	r2, [r3, #8]
if (servomotor.valor <100) servomotor.valor= 100;
 80018d8:	4b2e      	ldr	r3, [pc, #184]	; (8001994 <main+0x5ac>)
 80018da:	689b      	ldr	r3, [r3, #8]
 80018dc:	2b63      	cmp	r3, #99	; 0x63
 80018de:	dc02      	bgt.n	80018e6 <main+0x4fe>
 80018e0:	4b2c      	ldr	r3, [pc, #176]	; (8001994 <main+0x5ac>)
 80018e2:	2264      	movs	r2, #100	; 0x64
 80018e4:	609a      	str	r2, [r3, #8]

//secuencia para eliminar el fecto del retaro para la seal
if(HAL_GetTick() - Delta_time >10 ){
 80018e6:	f000 fe8d 	bl	8002604 <HAL_GetTick>
 80018ea:	ee07 0a90 	vmov	s15, r0
 80018ee:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80018f2:	4b2a      	ldr	r3, [pc, #168]	; (800199c <main+0x5b4>)
 80018f4:	edd3 7a00 	vldr	s15, [r3]
 80018f8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80018fc:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001900:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001904:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001908:	dd1b      	ble.n	8001942 <main+0x55a>

	Delta_time = HAL_GetTick();
 800190a:	f000 fe7b 	bl	8002604 <HAL_GetTick>
 800190e:	ee07 0a90 	vmov	s15, r0
 8001912:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001916:	4b21      	ldr	r3, [pc, #132]	; (800199c <main+0x5b4>)
 8001918:	edc3 7a00 	vstr	s15, [r3]
	error_servo = servomotor.valor - step; // puede ser negativo
 800191c:	4b1d      	ldr	r3, [pc, #116]	; (8001994 <main+0x5ac>)
 800191e:	689a      	ldr	r2, [r3, #8]
 8001920:	4b1f      	ldr	r3, [pc, #124]	; (80019a0 <main+0x5b8>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	1ad3      	subs	r3, r2, r3
 8001926:	4a1f      	ldr	r2, [pc, #124]	; (80019a4 <main+0x5bc>)
 8001928:	6013      	str	r3, [r2, #0]
	step = step + error_servo/8;
 800192a:	4b1e      	ldr	r3, [pc, #120]	; (80019a4 <main+0x5bc>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	2b00      	cmp	r3, #0
 8001930:	da00      	bge.n	8001934 <main+0x54c>
 8001932:	3307      	adds	r3, #7
 8001934:	10db      	asrs	r3, r3, #3
 8001936:	461a      	mov	r2, r3
 8001938:	4b19      	ldr	r3, [pc, #100]	; (80019a0 <main+0x5b8>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	4413      	add	r3, r2
 800193e:	4a18      	ldr	r2, [pc, #96]	; (80019a0 <main+0x5b8>)
 8001940:	6013      	str	r3, [r2, #0]

}


__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,step);
 8001942:	4b17      	ldr	r3, [pc, #92]	; (80019a0 <main+0x5b8>)
 8001944:	681a      	ldr	r2, [r3, #0]
 8001946:	4b18      	ldr	r3, [pc, #96]	; (80019a8 <main+0x5c0>)
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	635a      	str	r2, [r3, #52]	; 0x34
motorbase.valor = (-2)* CaclValue(motorbase) +150;
 800194c:	e612      	b.n	8001574 <main+0x18c>
 800194e:	bf00      	nop
 8001950:	00000000 	.word	0x00000000
 8001954:	4062c000 	.word	0x4062c000
 8001958:	200000bc 	.word	0x200000bc
 800195c:	20000138 	.word	0x20000138
 8001960:	2000012c 	.word	0x2000012c
 8001964:	200002e0 	.word	0x200002e0
 8001968:	20000000 	.word	0x20000000
 800196c:	200000b8 	.word	0x200000b8
 8001970:	200000e4 	.word	0x200000e4
 8001974:	20000180 	.word	0x20000180
 8001978:	40000400 	.word	0x40000400
 800197c:	200002e4 	.word	0x200002e4
 8001980:	20000134 	.word	0x20000134
 8001984:	20000228 	.word	0x20000228
 8001988:	200000e0 	.word	0x200000e0
 800198c:	200000a8 	.word	0x200000a8
 8001990:	2000013c 	.word	0x2000013c
 8001994:	200002d4 	.word	0x200002d4
 8001998:	3fe00000 	.word	0x3fe00000
 800199c:	2000028c 	.word	0x2000028c
 80019a0:	20000288 	.word	0x20000288
 80019a4:	20000124 	.word	0x20000124
 80019a8:	20000238 	.word	0x20000238

080019ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b094      	sub	sp, #80	; 0x50
 80019b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80019b2:	f107 0320 	add.w	r3, r7, #32
 80019b6:	2230      	movs	r2, #48	; 0x30
 80019b8:	2100      	movs	r1, #0
 80019ba:	4618      	mov	r0, r3
 80019bc:	f003 f986 	bl	8004ccc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019c0:	f107 030c 	add.w	r3, r7, #12
 80019c4:	2200      	movs	r2, #0
 80019c6:	601a      	str	r2, [r3, #0]
 80019c8:	605a      	str	r2, [r3, #4]
 80019ca:	609a      	str	r2, [r3, #8]
 80019cc:	60da      	str	r2, [r3, #12]
 80019ce:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80019d0:	2300      	movs	r3, #0
 80019d2:	60bb      	str	r3, [r7, #8]
 80019d4:	4b28      	ldr	r3, [pc, #160]	; (8001a78 <SystemClock_Config+0xcc>)
 80019d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019d8:	4a27      	ldr	r2, [pc, #156]	; (8001a78 <SystemClock_Config+0xcc>)
 80019da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019de:	6413      	str	r3, [r2, #64]	; 0x40
 80019e0:	4b25      	ldr	r3, [pc, #148]	; (8001a78 <SystemClock_Config+0xcc>)
 80019e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019e8:	60bb      	str	r3, [r7, #8]
 80019ea:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80019ec:	2300      	movs	r3, #0
 80019ee:	607b      	str	r3, [r7, #4]
 80019f0:	4b22      	ldr	r3, [pc, #136]	; (8001a7c <SystemClock_Config+0xd0>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	4a21      	ldr	r2, [pc, #132]	; (8001a7c <SystemClock_Config+0xd0>)
 80019f6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80019fa:	6013      	str	r3, [r2, #0]
 80019fc:	4b1f      	ldr	r3, [pc, #124]	; (8001a7c <SystemClock_Config+0xd0>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a04:	607b      	str	r3, [r7, #4]
 8001a06:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001a08:	2302      	movs	r3, #2
 8001a0a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a0c:	2301      	movs	r3, #1
 8001a0e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001a10:	2310      	movs	r3, #16
 8001a12:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a14:	2302      	movs	r3, #2
 8001a16:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001a1c:	2308      	movs	r3, #8
 8001a1e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 144;
 8001a20:	2390      	movs	r3, #144	; 0x90
 8001a22:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001a24:	2304      	movs	r3, #4
 8001a26:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001a28:	2307      	movs	r3, #7
 8001a2a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a2c:	f107 0320 	add.w	r3, r7, #32
 8001a30:	4618      	mov	r0, r3
 8001a32:	f001 f92d 	bl	8002c90 <HAL_RCC_OscConfig>
 8001a36:	4603      	mov	r3, r0
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d001      	beq.n	8001a40 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001a3c:	f000 fb0a 	bl	8002054 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a40:	230f      	movs	r3, #15
 8001a42:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a44:	2302      	movs	r3, #2
 8001a46:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001a4c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a50:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001a52:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a56:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001a58:	f107 030c 	add.w	r3, r7, #12
 8001a5c:	2102      	movs	r1, #2
 8001a5e:	4618      	mov	r0, r3
 8001a60:	f001 fb86 	bl	8003170 <HAL_RCC_ClockConfig>
 8001a64:	4603      	mov	r3, r0
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d001      	beq.n	8001a6e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001a6a:	f000 faf3 	bl	8002054 <Error_Handler>
  }
}
 8001a6e:	bf00      	nop
 8001a70:	3750      	adds	r7, #80	; 0x50
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}
 8001a76:	bf00      	nop
 8001a78:	40023800 	.word	0x40023800
 8001a7c:	40007000 	.word	0x40007000

08001a80 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b092      	sub	sp, #72	; 0x48
 8001a84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a86:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	601a      	str	r2, [r3, #0]
 8001a8e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a90:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a94:	2200      	movs	r2, #0
 8001a96:	601a      	str	r2, [r3, #0]
 8001a98:	605a      	str	r2, [r3, #4]
 8001a9a:	609a      	str	r2, [r3, #8]
 8001a9c:	60da      	str	r2, [r3, #12]
 8001a9e:	611a      	str	r2, [r3, #16]
 8001aa0:	615a      	str	r2, [r3, #20]
 8001aa2:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001aa4:	1d3b      	adds	r3, r7, #4
 8001aa6:	2220      	movs	r2, #32
 8001aa8:	2100      	movs	r1, #0
 8001aaa:	4618      	mov	r0, r3
 8001aac:	f003 f90e 	bl	8004ccc <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001ab0:	4b45      	ldr	r3, [pc, #276]	; (8001bc8 <MX_TIM1_Init+0x148>)
 8001ab2:	4a46      	ldr	r2, [pc, #280]	; (8001bcc <MX_TIM1_Init+0x14c>)
 8001ab4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 720-1;
 8001ab6:	4b44      	ldr	r3, [pc, #272]	; (8001bc8 <MX_TIM1_Init+0x148>)
 8001ab8:	f240 22cf 	movw	r2, #719	; 0x2cf
 8001abc:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001abe:	4b42      	ldr	r3, [pc, #264]	; (8001bc8 <MX_TIM1_Init+0x148>)
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 2000-1;
 8001ac4:	4b40      	ldr	r3, [pc, #256]	; (8001bc8 <MX_TIM1_Init+0x148>)
 8001ac6:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8001aca:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001acc:	4b3e      	ldr	r3, [pc, #248]	; (8001bc8 <MX_TIM1_Init+0x148>)
 8001ace:	2200      	movs	r2, #0
 8001ad0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001ad2:	4b3d      	ldr	r3, [pc, #244]	; (8001bc8 <MX_TIM1_Init+0x148>)
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ad8:	4b3b      	ldr	r3, [pc, #236]	; (8001bc8 <MX_TIM1_Init+0x148>)
 8001ada:	2200      	movs	r2, #0
 8001adc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001ade:	483a      	ldr	r0, [pc, #232]	; (8001bc8 <MX_TIM1_Init+0x148>)
 8001ae0:	f001 fd38 	bl	8003554 <HAL_TIM_PWM_Init>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d001      	beq.n	8001aee <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8001aea:	f000 fab3 	bl	8002054 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001aee:	2300      	movs	r3, #0
 8001af0:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001af2:	2300      	movs	r3, #0
 8001af4:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001af6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001afa:	4619      	mov	r1, r3
 8001afc:	4832      	ldr	r0, [pc, #200]	; (8001bc8 <MX_TIM1_Init+0x148>)
 8001afe:	f002 f999 	bl	8003e34 <HAL_TIMEx_MasterConfigSynchronization>
 8001b02:	4603      	mov	r3, r0
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d001      	beq.n	8001b0c <MX_TIM1_Init+0x8c>
  {
    Error_Handler();
 8001b08:	f000 faa4 	bl	8002054 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b0c:	2360      	movs	r3, #96	; 0x60
 8001b0e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001b10:	2300      	movs	r3, #0
 8001b12:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b14:	2300      	movs	r3, #0
 8001b16:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001b18:	2300      	movs	r3, #0
 8001b1a:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001b20:	2300      	movs	r3, #0
 8001b22:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001b24:	2300      	movs	r3, #0
 8001b26:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001b28:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	4619      	mov	r1, r3
 8001b30:	4825      	ldr	r0, [pc, #148]	; (8001bc8 <MX_TIM1_Init+0x148>)
 8001b32:	f001 fe43 	bl	80037bc <HAL_TIM_PWM_ConfigChannel>
 8001b36:	4603      	mov	r3, r0
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d001      	beq.n	8001b40 <MX_TIM1_Init+0xc0>
  {
    Error_Handler();
 8001b3c:	f000 fa8a 	bl	8002054 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001b40:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b44:	2204      	movs	r2, #4
 8001b46:	4619      	mov	r1, r3
 8001b48:	481f      	ldr	r0, [pc, #124]	; (8001bc8 <MX_TIM1_Init+0x148>)
 8001b4a:	f001 fe37 	bl	80037bc <HAL_TIM_PWM_ConfigChannel>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d001      	beq.n	8001b58 <MX_TIM1_Init+0xd8>
  {
    Error_Handler();
 8001b54:	f000 fa7e 	bl	8002054 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001b58:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b5c:	2208      	movs	r2, #8
 8001b5e:	4619      	mov	r1, r3
 8001b60:	4819      	ldr	r0, [pc, #100]	; (8001bc8 <MX_TIM1_Init+0x148>)
 8001b62:	f001 fe2b 	bl	80037bc <HAL_TIM_PWM_ConfigChannel>
 8001b66:	4603      	mov	r3, r0
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d001      	beq.n	8001b70 <MX_TIM1_Init+0xf0>
  {
    Error_Handler();
 8001b6c:	f000 fa72 	bl	8002054 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001b70:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b74:	220c      	movs	r2, #12
 8001b76:	4619      	mov	r1, r3
 8001b78:	4813      	ldr	r0, [pc, #76]	; (8001bc8 <MX_TIM1_Init+0x148>)
 8001b7a:	f001 fe1f 	bl	80037bc <HAL_TIM_PWM_ConfigChannel>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d001      	beq.n	8001b88 <MX_TIM1_Init+0x108>
  {
    Error_Handler();
 8001b84:	f000 fa66 	bl	8002054 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001b88:	2300      	movs	r3, #0
 8001b8a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001b90:	2300      	movs	r3, #0
 8001b92:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001b94:	2300      	movs	r3, #0
 8001b96:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001b98:	2300      	movs	r3, #0
 8001b9a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001b9c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001ba0:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001ba6:	1d3b      	adds	r3, r7, #4
 8001ba8:	4619      	mov	r1, r3
 8001baa:	4807      	ldr	r0, [pc, #28]	; (8001bc8 <MX_TIM1_Init+0x148>)
 8001bac:	f002 f9be 	bl	8003f2c <HAL_TIMEx_ConfigBreakDeadTime>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d001      	beq.n	8001bba <MX_TIM1_Init+0x13a>
  {
    Error_Handler();
 8001bb6:	f000 fa4d 	bl	8002054 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001bba:	4803      	ldr	r0, [pc, #12]	; (8001bc8 <MX_TIM1_Init+0x148>)
 8001bbc:	f000 fb3e 	bl	800223c <HAL_TIM_MspPostInit>

}
 8001bc0:	bf00      	nop
 8001bc2:	3748      	adds	r7, #72	; 0x48
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	bd80      	pop	{r7, pc}
 8001bc8:	20000238 	.word	0x20000238
 8001bcc:	40010000 	.word	0x40010000

08001bd0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b08c      	sub	sp, #48	; 0x30
 8001bd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001bd6:	f107 030c 	add.w	r3, r7, #12
 8001bda:	2224      	movs	r2, #36	; 0x24
 8001bdc:	2100      	movs	r1, #0
 8001bde:	4618      	mov	r0, r3
 8001be0:	f003 f874 	bl	8004ccc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001be4:	1d3b      	adds	r3, r7, #4
 8001be6:	2200      	movs	r2, #0
 8001be8:	601a      	str	r2, [r3, #0]
 8001bea:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001bec:	4b21      	ldr	r3, [pc, #132]	; (8001c74 <MX_TIM2_Init+0xa4>)
 8001bee:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001bf2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001bf4:	4b1f      	ldr	r3, [pc, #124]	; (8001c74 <MX_TIM2_Init+0xa4>)
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bfa:	4b1e      	ldr	r3, [pc, #120]	; (8001c74 <MX_TIM2_Init+0xa4>)
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001c00:	4b1c      	ldr	r3, [pc, #112]	; (8001c74 <MX_TIM2_Init+0xa4>)
 8001c02:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001c06:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c08:	4b1a      	ldr	r3, [pc, #104]	; (8001c74 <MX_TIM2_Init+0xa4>)
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001c0e:	4b19      	ldr	r3, [pc, #100]	; (8001c74 <MX_TIM2_Init+0xa4>)
 8001c10:	2280      	movs	r2, #128	; 0x80
 8001c12:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001c14:	2303      	movs	r3, #3
 8001c16:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001c18:	2300      	movs	r3, #0
 8001c1a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001c1c:	2301      	movs	r3, #1
 8001c1e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001c20:	2300      	movs	r3, #0
 8001c22:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8001c24:	230a      	movs	r3, #10
 8001c26:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001c2c:	2301      	movs	r3, #1
 8001c2e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001c30:	2300      	movs	r3, #0
 8001c32:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 10;
 8001c34:	230a      	movs	r3, #10
 8001c36:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001c38:	f107 030c 	add.w	r3, r7, #12
 8001c3c:	4619      	mov	r1, r3
 8001c3e:	480d      	ldr	r0, [pc, #52]	; (8001c74 <MX_TIM2_Init+0xa4>)
 8001c40:	f001 fcf2 	bl	8003628 <HAL_TIM_Encoder_Init>
 8001c44:	4603      	mov	r3, r0
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d001      	beq.n	8001c4e <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001c4a:	f000 fa03 	bl	8002054 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c52:	2300      	movs	r3, #0
 8001c54:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001c56:	1d3b      	adds	r3, r7, #4
 8001c58:	4619      	mov	r1, r3
 8001c5a:	4806      	ldr	r0, [pc, #24]	; (8001c74 <MX_TIM2_Init+0xa4>)
 8001c5c:	f002 f8ea 	bl	8003e34 <HAL_TIMEx_MasterConfigSynchronization>
 8001c60:	4603      	mov	r3, r0
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d001      	beq.n	8001c6a <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001c66:	f000 f9f5 	bl	8002054 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001c6a:	bf00      	nop
 8001c6c:	3730      	adds	r7, #48	; 0x30
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bd80      	pop	{r7, pc}
 8001c72:	bf00      	nop
 8001c74:	20000290 	.word	0x20000290

08001c78 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b08c      	sub	sp, #48	; 0x30
 8001c7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001c7e:	f107 030c 	add.w	r3, r7, #12
 8001c82:	2224      	movs	r2, #36	; 0x24
 8001c84:	2100      	movs	r1, #0
 8001c86:	4618      	mov	r0, r3
 8001c88:	f003 f820 	bl	8004ccc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c8c:	1d3b      	adds	r3, r7, #4
 8001c8e:	2200      	movs	r2, #0
 8001c90:	601a      	str	r2, [r3, #0]
 8001c92:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001c94:	4b20      	ldr	r3, [pc, #128]	; (8001d18 <MX_TIM3_Init+0xa0>)
 8001c96:	4a21      	ldr	r2, [pc, #132]	; (8001d1c <MX_TIM3_Init+0xa4>)
 8001c98:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001c9a:	4b1f      	ldr	r3, [pc, #124]	; (8001d18 <MX_TIM3_Init+0xa0>)
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ca0:	4b1d      	ldr	r3, [pc, #116]	; (8001d18 <MX_TIM3_Init+0xa0>)
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001ca6:	4b1c      	ldr	r3, [pc, #112]	; (8001d18 <MX_TIM3_Init+0xa0>)
 8001ca8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001cac:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cae:	4b1a      	ldr	r3, [pc, #104]	; (8001d18 <MX_TIM3_Init+0xa0>)
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cb4:	4b18      	ldr	r3, [pc, #96]	; (8001d18 <MX_TIM3_Init+0xa0>)
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001cba:	2303      	movs	r3, #3
 8001cbc:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001cc2:	2301      	movs	r3, #1
 8001cc4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001cd2:	2301      	movs	r3, #1
 8001cd4:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001cde:	f107 030c 	add.w	r3, r7, #12
 8001ce2:	4619      	mov	r1, r3
 8001ce4:	480c      	ldr	r0, [pc, #48]	; (8001d18 <MX_TIM3_Init+0xa0>)
 8001ce6:	f001 fc9f 	bl	8003628 <HAL_TIM_Encoder_Init>
 8001cea:	4603      	mov	r3, r0
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d001      	beq.n	8001cf4 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001cf0:	f000 f9b0 	bl	8002054 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001cfc:	1d3b      	adds	r3, r7, #4
 8001cfe:	4619      	mov	r1, r3
 8001d00:	4805      	ldr	r0, [pc, #20]	; (8001d18 <MX_TIM3_Init+0xa0>)
 8001d02:	f002 f897 	bl	8003e34 <HAL_TIMEx_MasterConfigSynchronization>
 8001d06:	4603      	mov	r3, r0
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d001      	beq.n	8001d10 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001d0c:	f000 f9a2 	bl	8002054 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001d10:	bf00      	nop
 8001d12:	3730      	adds	r7, #48	; 0x30
 8001d14:	46bd      	mov	sp, r7
 8001d16:	bd80      	pop	{r7, pc}
 8001d18:	2000018c 	.word	0x2000018c
 8001d1c:	40000400 	.word	0x40000400

08001d20 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b08a      	sub	sp, #40	; 0x28
 8001d24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d26:	f107 0320 	add.w	r3, r7, #32
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	601a      	str	r2, [r3, #0]
 8001d2e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d30:	1d3b      	adds	r3, r7, #4
 8001d32:	2200      	movs	r2, #0
 8001d34:	601a      	str	r2, [r3, #0]
 8001d36:	605a      	str	r2, [r3, #4]
 8001d38:	609a      	str	r2, [r3, #8]
 8001d3a:	60da      	str	r2, [r3, #12]
 8001d3c:	611a      	str	r2, [r3, #16]
 8001d3e:	615a      	str	r2, [r3, #20]
 8001d40:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001d42:	4b33      	ldr	r3, [pc, #204]	; (8001e10 <MX_TIM4_Init+0xf0>)
 8001d44:	4a33      	ldr	r2, [pc, #204]	; (8001e14 <MX_TIM4_Init+0xf4>)
 8001d46:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 720-1;
 8001d48:	4b31      	ldr	r3, [pc, #196]	; (8001e10 <MX_TIM4_Init+0xf0>)
 8001d4a:	f240 22cf 	movw	r2, #719	; 0x2cf
 8001d4e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d50:	4b2f      	ldr	r3, [pc, #188]	; (8001e10 <MX_TIM4_Init+0xf0>)
 8001d52:	2200      	movs	r2, #0
 8001d54:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 2000-1;
 8001d56:	4b2e      	ldr	r3, [pc, #184]	; (8001e10 <MX_TIM4_Init+0xf0>)
 8001d58:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8001d5c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d5e:	4b2c      	ldr	r3, [pc, #176]	; (8001e10 <MX_TIM4_Init+0xf0>)
 8001d60:	2200      	movs	r2, #0
 8001d62:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d64:	4b2a      	ldr	r3, [pc, #168]	; (8001e10 <MX_TIM4_Init+0xf0>)
 8001d66:	2200      	movs	r2, #0
 8001d68:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001d6a:	4829      	ldr	r0, [pc, #164]	; (8001e10 <MX_TIM4_Init+0xf0>)
 8001d6c:	f001 fbf2 	bl	8003554 <HAL_TIM_PWM_Init>
 8001d70:	4603      	mov	r3, r0
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d001      	beq.n	8001d7a <MX_TIM4_Init+0x5a>
  {
    Error_Handler();
 8001d76:	f000 f96d 	bl	8002054 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001d82:	f107 0320 	add.w	r3, r7, #32
 8001d86:	4619      	mov	r1, r3
 8001d88:	4821      	ldr	r0, [pc, #132]	; (8001e10 <MX_TIM4_Init+0xf0>)
 8001d8a:	f002 f853 	bl	8003e34 <HAL_TIMEx_MasterConfigSynchronization>
 8001d8e:	4603      	mov	r3, r0
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d001      	beq.n	8001d98 <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 8001d94:	f000 f95e 	bl	8002054 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d98:	2360      	movs	r3, #96	; 0x60
 8001d9a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001da0:	2300      	movs	r3, #0
 8001da2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001da4:	2300      	movs	r3, #0
 8001da6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001da8:	1d3b      	adds	r3, r7, #4
 8001daa:	2200      	movs	r2, #0
 8001dac:	4619      	mov	r1, r3
 8001dae:	4818      	ldr	r0, [pc, #96]	; (8001e10 <MX_TIM4_Init+0xf0>)
 8001db0:	f001 fd04 	bl	80037bc <HAL_TIM_PWM_ConfigChannel>
 8001db4:	4603      	mov	r3, r0
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d001      	beq.n	8001dbe <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 8001dba:	f000 f94b 	bl	8002054 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001dbe:	1d3b      	adds	r3, r7, #4
 8001dc0:	2204      	movs	r2, #4
 8001dc2:	4619      	mov	r1, r3
 8001dc4:	4812      	ldr	r0, [pc, #72]	; (8001e10 <MX_TIM4_Init+0xf0>)
 8001dc6:	f001 fcf9 	bl	80037bc <HAL_TIM_PWM_ConfigChannel>
 8001dca:	4603      	mov	r3, r0
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d001      	beq.n	8001dd4 <MX_TIM4_Init+0xb4>
  {
    Error_Handler();
 8001dd0:	f000 f940 	bl	8002054 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001dd4:	1d3b      	adds	r3, r7, #4
 8001dd6:	2208      	movs	r2, #8
 8001dd8:	4619      	mov	r1, r3
 8001dda:	480d      	ldr	r0, [pc, #52]	; (8001e10 <MX_TIM4_Init+0xf0>)
 8001ddc:	f001 fcee 	bl	80037bc <HAL_TIM_PWM_ConfigChannel>
 8001de0:	4603      	mov	r3, r0
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d001      	beq.n	8001dea <MX_TIM4_Init+0xca>
  {
    Error_Handler();
 8001de6:	f000 f935 	bl	8002054 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001dea:	1d3b      	adds	r3, r7, #4
 8001dec:	220c      	movs	r2, #12
 8001dee:	4619      	mov	r1, r3
 8001df0:	4807      	ldr	r0, [pc, #28]	; (8001e10 <MX_TIM4_Init+0xf0>)
 8001df2:	f001 fce3 	bl	80037bc <HAL_TIM_PWM_ConfigChannel>
 8001df6:	4603      	mov	r3, r0
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d001      	beq.n	8001e00 <MX_TIM4_Init+0xe0>
  {
    Error_Handler();
 8001dfc:	f000 f92a 	bl	8002054 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001e00:	4803      	ldr	r0, [pc, #12]	; (8001e10 <MX_TIM4_Init+0xf0>)
 8001e02:	f000 fa1b 	bl	800223c <HAL_TIM_MspPostInit>

}
 8001e06:	bf00      	nop
 8001e08:	3728      	adds	r7, #40	; 0x28
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}
 8001e0e:	bf00      	nop
 8001e10:	200000e4 	.word	0x200000e4
 8001e14:	40000800 	.word	0x40000800

08001e18 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b08a      	sub	sp, #40	; 0x28
 8001e1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e1e:	f107 0320 	add.w	r3, r7, #32
 8001e22:	2200      	movs	r2, #0
 8001e24:	601a      	str	r2, [r3, #0]
 8001e26:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e28:	1d3b      	adds	r3, r7, #4
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	601a      	str	r2, [r3, #0]
 8001e2e:	605a      	str	r2, [r3, #4]
 8001e30:	609a      	str	r2, [r3, #8]
 8001e32:	60da      	str	r2, [r3, #12]
 8001e34:	611a      	str	r2, [r3, #16]
 8001e36:	615a      	str	r2, [r3, #20]
 8001e38:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001e3a:	4b28      	ldr	r3, [pc, #160]	; (8001edc <MX_TIM5_Init+0xc4>)
 8001e3c:	4a28      	ldr	r2, [pc, #160]	; (8001ee0 <MX_TIM5_Init+0xc8>)
 8001e3e:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 720-10;
 8001e40:	4b26      	ldr	r3, [pc, #152]	; (8001edc <MX_TIM5_Init+0xc4>)
 8001e42:	f240 22c6 	movw	r2, #710	; 0x2c6
 8001e46:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e48:	4b24      	ldr	r3, [pc, #144]	; (8001edc <MX_TIM5_Init+0xc4>)
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 2000-1;
 8001e4e:	4b23      	ldr	r3, [pc, #140]	; (8001edc <MX_TIM5_Init+0xc4>)
 8001e50:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8001e54:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e56:	4b21      	ldr	r3, [pc, #132]	; (8001edc <MX_TIM5_Init+0xc4>)
 8001e58:	2200      	movs	r2, #0
 8001e5a:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e5c:	4b1f      	ldr	r3, [pc, #124]	; (8001edc <MX_TIM5_Init+0xc4>)
 8001e5e:	2200      	movs	r2, #0
 8001e60:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8001e62:	481e      	ldr	r0, [pc, #120]	; (8001edc <MX_TIM5_Init+0xc4>)
 8001e64:	f001 fb76 	bl	8003554 <HAL_TIM_PWM_Init>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d001      	beq.n	8001e72 <MX_TIM5_Init+0x5a>
  {
    Error_Handler();
 8001e6e:	f000 f8f1 	bl	8002054 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e72:	2300      	movs	r3, #0
 8001e74:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e76:	2300      	movs	r3, #0
 8001e78:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001e7a:	f107 0320 	add.w	r3, r7, #32
 8001e7e:	4619      	mov	r1, r3
 8001e80:	4816      	ldr	r0, [pc, #88]	; (8001edc <MX_TIM5_Init+0xc4>)
 8001e82:	f001 ffd7 	bl	8003e34 <HAL_TIMEx_MasterConfigSynchronization>
 8001e86:	4603      	mov	r3, r0
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d001      	beq.n	8001e90 <MX_TIM5_Init+0x78>
  {
    Error_Handler();
 8001e8c:	f000 f8e2 	bl	8002054 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e90:	2360      	movs	r3, #96	; 0x60
 8001e92:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001e94:	2300      	movs	r3, #0
 8001e96:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001ea0:	1d3b      	adds	r3, r7, #4
 8001ea2:	2208      	movs	r2, #8
 8001ea4:	4619      	mov	r1, r3
 8001ea6:	480d      	ldr	r0, [pc, #52]	; (8001edc <MX_TIM5_Init+0xc4>)
 8001ea8:	f001 fc88 	bl	80037bc <HAL_TIM_PWM_ConfigChannel>
 8001eac:	4603      	mov	r3, r0
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d001      	beq.n	8001eb6 <MX_TIM5_Init+0x9e>
  {
    Error_Handler();
 8001eb2:	f000 f8cf 	bl	8002054 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001eb6:	1d3b      	adds	r3, r7, #4
 8001eb8:	220c      	movs	r2, #12
 8001eba:	4619      	mov	r1, r3
 8001ebc:	4807      	ldr	r0, [pc, #28]	; (8001edc <MX_TIM5_Init+0xc4>)
 8001ebe:	f001 fc7d 	bl	80037bc <HAL_TIM_PWM_ConfigChannel>
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d001      	beq.n	8001ecc <MX_TIM5_Init+0xb4>
  {
    Error_Handler();
 8001ec8:	f000 f8c4 	bl	8002054 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8001ecc:	4803      	ldr	r0, [pc, #12]	; (8001edc <MX_TIM5_Init+0xc4>)
 8001ece:	f000 f9b5 	bl	800223c <HAL_TIM_MspPostInit>

}
 8001ed2:	bf00      	nop
 8001ed4:	3728      	adds	r7, #40	; 0x28
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bd80      	pop	{r7, pc}
 8001eda:	bf00      	nop
 8001edc:	20000140 	.word	0x20000140
 8001ee0:	40000c00 	.word	0x40000c00

08001ee4 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8001ee8:	4b11      	ldr	r3, [pc, #68]	; (8001f30 <MX_UART5_Init+0x4c>)
 8001eea:	4a12      	ldr	r2, [pc, #72]	; (8001f34 <MX_UART5_Init+0x50>)
 8001eec:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 9600;
 8001eee:	4b10      	ldr	r3, [pc, #64]	; (8001f30 <MX_UART5_Init+0x4c>)
 8001ef0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001ef4:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8001ef6:	4b0e      	ldr	r3, [pc, #56]	; (8001f30 <MX_UART5_Init+0x4c>)
 8001ef8:	2200      	movs	r2, #0
 8001efa:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8001efc:	4b0c      	ldr	r3, [pc, #48]	; (8001f30 <MX_UART5_Init+0x4c>)
 8001efe:	2200      	movs	r2, #0
 8001f00:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8001f02:	4b0b      	ldr	r3, [pc, #44]	; (8001f30 <MX_UART5_Init+0x4c>)
 8001f04:	2200      	movs	r2, #0
 8001f06:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8001f08:	4b09      	ldr	r3, [pc, #36]	; (8001f30 <MX_UART5_Init+0x4c>)
 8001f0a:	220c      	movs	r2, #12
 8001f0c:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f0e:	4b08      	ldr	r3, [pc, #32]	; (8001f30 <MX_UART5_Init+0x4c>)
 8001f10:	2200      	movs	r2, #0
 8001f12:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f14:	4b06      	ldr	r3, [pc, #24]	; (8001f30 <MX_UART5_Init+0x4c>)
 8001f16:	2200      	movs	r2, #0
 8001f18:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8001f1a:	4805      	ldr	r0, [pc, #20]	; (8001f30 <MX_UART5_Init+0x4c>)
 8001f1c:	f002 f858 	bl	8003fd0 <HAL_UART_Init>
 8001f20:	4603      	mov	r3, r0
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d001      	beq.n	8001f2a <MX_UART5_Init+0x46>
  {
    Error_Handler();
 8001f26:	f000 f895 	bl	8002054 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8001f2a:	bf00      	nop
 8001f2c:	bd80      	pop	{r7, pc}
 8001f2e:	bf00      	nop
 8001f30:	200001dc 	.word	0x200001dc
 8001f34:	40005000 	.word	0x40005000

08001f38 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b08a      	sub	sp, #40	; 0x28
 8001f3c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f3e:	f107 0314 	add.w	r3, r7, #20
 8001f42:	2200      	movs	r2, #0
 8001f44:	601a      	str	r2, [r3, #0]
 8001f46:	605a      	str	r2, [r3, #4]
 8001f48:	609a      	str	r2, [r3, #8]
 8001f4a:	60da      	str	r2, [r3, #12]
 8001f4c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f4e:	2300      	movs	r3, #0
 8001f50:	613b      	str	r3, [r7, #16]
 8001f52:	4b3c      	ldr	r3, [pc, #240]	; (8002044 <MX_GPIO_Init+0x10c>)
 8001f54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f56:	4a3b      	ldr	r2, [pc, #236]	; (8002044 <MX_GPIO_Init+0x10c>)
 8001f58:	f043 0304 	orr.w	r3, r3, #4
 8001f5c:	6313      	str	r3, [r2, #48]	; 0x30
 8001f5e:	4b39      	ldr	r3, [pc, #228]	; (8002044 <MX_GPIO_Init+0x10c>)
 8001f60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f62:	f003 0304 	and.w	r3, r3, #4
 8001f66:	613b      	str	r3, [r7, #16]
 8001f68:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	60fb      	str	r3, [r7, #12]
 8001f6e:	4b35      	ldr	r3, [pc, #212]	; (8002044 <MX_GPIO_Init+0x10c>)
 8001f70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f72:	4a34      	ldr	r2, [pc, #208]	; (8002044 <MX_GPIO_Init+0x10c>)
 8001f74:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001f78:	6313      	str	r3, [r2, #48]	; 0x30
 8001f7a:	4b32      	ldr	r3, [pc, #200]	; (8002044 <MX_GPIO_Init+0x10c>)
 8001f7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f82:	60fb      	str	r3, [r7, #12]
 8001f84:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f86:	2300      	movs	r3, #0
 8001f88:	60bb      	str	r3, [r7, #8]
 8001f8a:	4b2e      	ldr	r3, [pc, #184]	; (8002044 <MX_GPIO_Init+0x10c>)
 8001f8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f8e:	4a2d      	ldr	r2, [pc, #180]	; (8002044 <MX_GPIO_Init+0x10c>)
 8001f90:	f043 0301 	orr.w	r3, r3, #1
 8001f94:	6313      	str	r3, [r2, #48]	; 0x30
 8001f96:	4b2b      	ldr	r3, [pc, #172]	; (8002044 <MX_GPIO_Init+0x10c>)
 8001f98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f9a:	f003 0301 	and.w	r3, r3, #1
 8001f9e:	60bb      	str	r3, [r7, #8]
 8001fa0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	607b      	str	r3, [r7, #4]
 8001fa6:	4b27      	ldr	r3, [pc, #156]	; (8002044 <MX_GPIO_Init+0x10c>)
 8001fa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001faa:	4a26      	ldr	r2, [pc, #152]	; (8002044 <MX_GPIO_Init+0x10c>)
 8001fac:	f043 0310 	orr.w	r3, r3, #16
 8001fb0:	6313      	str	r3, [r2, #48]	; 0x30
 8001fb2:	4b24      	ldr	r3, [pc, #144]	; (8002044 <MX_GPIO_Init+0x10c>)
 8001fb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fb6:	f003 0310 	and.w	r3, r3, #16
 8001fba:	607b      	str	r3, [r7, #4]
 8001fbc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	603b      	str	r3, [r7, #0]
 8001fc2:	4b20      	ldr	r3, [pc, #128]	; (8002044 <MX_GPIO_Init+0x10c>)
 8001fc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fc6:	4a1f      	ldr	r2, [pc, #124]	; (8002044 <MX_GPIO_Init+0x10c>)
 8001fc8:	f043 0308 	orr.w	r3, r3, #8
 8001fcc:	6313      	str	r3, [r2, #48]	; 0x30
 8001fce:	4b1d      	ldr	r3, [pc, #116]	; (8002044 <MX_GPIO_Init+0x10c>)
 8001fd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fd2:	f003 0308 	and.w	r3, r3, #8
 8001fd6:	603b      	str	r3, [r7, #0]
 8001fd8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 8001fda:	2200      	movs	r2, #0
 8001fdc:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8001fe0:	4819      	ldr	r0, [pc, #100]	; (8002048 <MX_GPIO_Init+0x110>)
 8001fe2:	f000 fe23 	bl	8002c2c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA4 PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001fe6:	2330      	movs	r3, #48	; 0x30
 8001fe8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001fea:	4b18      	ldr	r3, [pc, #96]	; (800204c <MX_GPIO_Init+0x114>)
 8001fec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ff2:	f107 0314 	add.w	r3, r7, #20
 8001ff6:	4619      	mov	r1, r3
 8001ff8:	4815      	ldr	r0, [pc, #84]	; (8002050 <MX_GPIO_Init+0x118>)
 8001ffa:	f000 fc65 	bl	80028c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD9 PD10 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001ffe:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002002:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002004:	2301      	movs	r3, #1
 8002006:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002008:	2300      	movs	r3, #0
 800200a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800200c:	2300      	movs	r3, #0
 800200e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002010:	f107 0314 	add.w	r3, r7, #20
 8002014:	4619      	mov	r1, r3
 8002016:	480c      	ldr	r0, [pc, #48]	; (8002048 <MX_GPIO_Init+0x110>)
 8002018:	f000 fc56 	bl	80028c8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 800201c:	2200      	movs	r2, #0
 800201e:	2100      	movs	r1, #0
 8002020:	200a      	movs	r0, #10
 8002022:	f000 fbf8 	bl	8002816 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8002026:	200a      	movs	r0, #10
 8002028:	f000 fc11 	bl	800284e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800202c:	2200      	movs	r2, #0
 800202e:	2100      	movs	r1, #0
 8002030:	2017      	movs	r0, #23
 8002032:	f000 fbf0 	bl	8002816 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002036:	2017      	movs	r0, #23
 8002038:	f000 fc09 	bl	800284e <HAL_NVIC_EnableIRQ>

}
 800203c:	bf00      	nop
 800203e:	3728      	adds	r7, #40	; 0x28
 8002040:	46bd      	mov	sp, r7
 8002042:	bd80      	pop	{r7, pc}
 8002044:	40023800 	.word	0x40023800
 8002048:	40020c00 	.word	0x40020c00
 800204c:	10310000 	.word	0x10310000
 8002050:	40020000 	.word	0x40020000

08002054 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002054:	b480      	push	{r7}
 8002056:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002058:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800205a:	e7fe      	b.n	800205a <Error_Handler+0x6>

0800205c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	b082      	sub	sp, #8
 8002060:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002062:	2300      	movs	r3, #0
 8002064:	607b      	str	r3, [r7, #4]
 8002066:	4b10      	ldr	r3, [pc, #64]	; (80020a8 <HAL_MspInit+0x4c>)
 8002068:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800206a:	4a0f      	ldr	r2, [pc, #60]	; (80020a8 <HAL_MspInit+0x4c>)
 800206c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002070:	6453      	str	r3, [r2, #68]	; 0x44
 8002072:	4b0d      	ldr	r3, [pc, #52]	; (80020a8 <HAL_MspInit+0x4c>)
 8002074:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002076:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800207a:	607b      	str	r3, [r7, #4]
 800207c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800207e:	2300      	movs	r3, #0
 8002080:	603b      	str	r3, [r7, #0]
 8002082:	4b09      	ldr	r3, [pc, #36]	; (80020a8 <HAL_MspInit+0x4c>)
 8002084:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002086:	4a08      	ldr	r2, [pc, #32]	; (80020a8 <HAL_MspInit+0x4c>)
 8002088:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800208c:	6413      	str	r3, [r2, #64]	; 0x40
 800208e:	4b06      	ldr	r3, [pc, #24]	; (80020a8 <HAL_MspInit+0x4c>)
 8002090:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002092:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002096:	603b      	str	r3, [r7, #0]
 8002098:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800209a:	2007      	movs	r0, #7
 800209c:	f000 fbb0 	bl	8002800 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80020a0:	bf00      	nop
 80020a2:	3708      	adds	r7, #8
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bd80      	pop	{r7, pc}
 80020a8:	40023800 	.word	0x40023800

080020ac <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80020ac:	b480      	push	{r7}
 80020ae:	b087      	sub	sp, #28
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	4a1f      	ldr	r2, [pc, #124]	; (8002138 <HAL_TIM_PWM_MspInit+0x8c>)
 80020ba:	4293      	cmp	r3, r2
 80020bc:	d10e      	bne.n	80020dc <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80020be:	2300      	movs	r3, #0
 80020c0:	617b      	str	r3, [r7, #20]
 80020c2:	4b1e      	ldr	r3, [pc, #120]	; (800213c <HAL_TIM_PWM_MspInit+0x90>)
 80020c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020c6:	4a1d      	ldr	r2, [pc, #116]	; (800213c <HAL_TIM_PWM_MspInit+0x90>)
 80020c8:	f043 0301 	orr.w	r3, r3, #1
 80020cc:	6453      	str	r3, [r2, #68]	; 0x44
 80020ce:	4b1b      	ldr	r3, [pc, #108]	; (800213c <HAL_TIM_PWM_MspInit+0x90>)
 80020d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020d2:	f003 0301 	and.w	r3, r3, #1
 80020d6:	617b      	str	r3, [r7, #20]
 80020d8:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 80020da:	e026      	b.n	800212a <HAL_TIM_PWM_MspInit+0x7e>
  else if(htim_pwm->Instance==TIM4)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	4a17      	ldr	r2, [pc, #92]	; (8002140 <HAL_TIM_PWM_MspInit+0x94>)
 80020e2:	4293      	cmp	r3, r2
 80020e4:	d10e      	bne.n	8002104 <HAL_TIM_PWM_MspInit+0x58>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80020e6:	2300      	movs	r3, #0
 80020e8:	613b      	str	r3, [r7, #16]
 80020ea:	4b14      	ldr	r3, [pc, #80]	; (800213c <HAL_TIM_PWM_MspInit+0x90>)
 80020ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ee:	4a13      	ldr	r2, [pc, #76]	; (800213c <HAL_TIM_PWM_MspInit+0x90>)
 80020f0:	f043 0304 	orr.w	r3, r3, #4
 80020f4:	6413      	str	r3, [r2, #64]	; 0x40
 80020f6:	4b11      	ldr	r3, [pc, #68]	; (800213c <HAL_TIM_PWM_MspInit+0x90>)
 80020f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020fa:	f003 0304 	and.w	r3, r3, #4
 80020fe:	613b      	str	r3, [r7, #16]
 8002100:	693b      	ldr	r3, [r7, #16]
}
 8002102:	e012      	b.n	800212a <HAL_TIM_PWM_MspInit+0x7e>
  else if(htim_pwm->Instance==TIM5)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	4a0e      	ldr	r2, [pc, #56]	; (8002144 <HAL_TIM_PWM_MspInit+0x98>)
 800210a:	4293      	cmp	r3, r2
 800210c:	d10d      	bne.n	800212a <HAL_TIM_PWM_MspInit+0x7e>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800210e:	2300      	movs	r3, #0
 8002110:	60fb      	str	r3, [r7, #12]
 8002112:	4b0a      	ldr	r3, [pc, #40]	; (800213c <HAL_TIM_PWM_MspInit+0x90>)
 8002114:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002116:	4a09      	ldr	r2, [pc, #36]	; (800213c <HAL_TIM_PWM_MspInit+0x90>)
 8002118:	f043 0308 	orr.w	r3, r3, #8
 800211c:	6413      	str	r3, [r2, #64]	; 0x40
 800211e:	4b07      	ldr	r3, [pc, #28]	; (800213c <HAL_TIM_PWM_MspInit+0x90>)
 8002120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002122:	f003 0308 	and.w	r3, r3, #8
 8002126:	60fb      	str	r3, [r7, #12]
 8002128:	68fb      	ldr	r3, [r7, #12]
}
 800212a:	bf00      	nop
 800212c:	371c      	adds	r7, #28
 800212e:	46bd      	mov	sp, r7
 8002130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002134:	4770      	bx	lr
 8002136:	bf00      	nop
 8002138:	40010000 	.word	0x40010000
 800213c:	40023800 	.word	0x40023800
 8002140:	40000800 	.word	0x40000800
 8002144:	40000c00 	.word	0x40000c00

08002148 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b08c      	sub	sp, #48	; 0x30
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002150:	f107 031c 	add.w	r3, r7, #28
 8002154:	2200      	movs	r2, #0
 8002156:	601a      	str	r2, [r3, #0]
 8002158:	605a      	str	r2, [r3, #4]
 800215a:	609a      	str	r2, [r3, #8]
 800215c:	60da      	str	r2, [r3, #12]
 800215e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002168:	d12c      	bne.n	80021c4 <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800216a:	2300      	movs	r3, #0
 800216c:	61bb      	str	r3, [r7, #24]
 800216e:	4b30      	ldr	r3, [pc, #192]	; (8002230 <HAL_TIM_Encoder_MspInit+0xe8>)
 8002170:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002172:	4a2f      	ldr	r2, [pc, #188]	; (8002230 <HAL_TIM_Encoder_MspInit+0xe8>)
 8002174:	f043 0301 	orr.w	r3, r3, #1
 8002178:	6413      	str	r3, [r2, #64]	; 0x40
 800217a:	4b2d      	ldr	r3, [pc, #180]	; (8002230 <HAL_TIM_Encoder_MspInit+0xe8>)
 800217c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800217e:	f003 0301 	and.w	r3, r3, #1
 8002182:	61bb      	str	r3, [r7, #24]
 8002184:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002186:	2300      	movs	r3, #0
 8002188:	617b      	str	r3, [r7, #20]
 800218a:	4b29      	ldr	r3, [pc, #164]	; (8002230 <HAL_TIM_Encoder_MspInit+0xe8>)
 800218c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800218e:	4a28      	ldr	r2, [pc, #160]	; (8002230 <HAL_TIM_Encoder_MspInit+0xe8>)
 8002190:	f043 0301 	orr.w	r3, r3, #1
 8002194:	6313      	str	r3, [r2, #48]	; 0x30
 8002196:	4b26      	ldr	r3, [pc, #152]	; (8002230 <HAL_TIM_Encoder_MspInit+0xe8>)
 8002198:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800219a:	f003 0301 	and.w	r3, r3, #1
 800219e:	617b      	str	r3, [r7, #20]
 80021a0:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80021a2:	2303      	movs	r3, #3
 80021a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021a6:	2302      	movs	r3, #2
 80021a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021aa:	2300      	movs	r3, #0
 80021ac:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021ae:	2300      	movs	r3, #0
 80021b0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80021b2:	2301      	movs	r3, #1
 80021b4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021b6:	f107 031c 	add.w	r3, r7, #28
 80021ba:	4619      	mov	r1, r3
 80021bc:	481d      	ldr	r0, [pc, #116]	; (8002234 <HAL_TIM_Encoder_MspInit+0xec>)
 80021be:	f000 fb83 	bl	80028c8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80021c2:	e030      	b.n	8002226 <HAL_TIM_Encoder_MspInit+0xde>
  else if(htim_encoder->Instance==TIM3)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	4a1b      	ldr	r2, [pc, #108]	; (8002238 <HAL_TIM_Encoder_MspInit+0xf0>)
 80021ca:	4293      	cmp	r3, r2
 80021cc:	d12b      	bne.n	8002226 <HAL_TIM_Encoder_MspInit+0xde>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80021ce:	2300      	movs	r3, #0
 80021d0:	613b      	str	r3, [r7, #16]
 80021d2:	4b17      	ldr	r3, [pc, #92]	; (8002230 <HAL_TIM_Encoder_MspInit+0xe8>)
 80021d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021d6:	4a16      	ldr	r2, [pc, #88]	; (8002230 <HAL_TIM_Encoder_MspInit+0xe8>)
 80021d8:	f043 0302 	orr.w	r3, r3, #2
 80021dc:	6413      	str	r3, [r2, #64]	; 0x40
 80021de:	4b14      	ldr	r3, [pc, #80]	; (8002230 <HAL_TIM_Encoder_MspInit+0xe8>)
 80021e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021e2:	f003 0302 	and.w	r3, r3, #2
 80021e6:	613b      	str	r3, [r7, #16]
 80021e8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021ea:	2300      	movs	r3, #0
 80021ec:	60fb      	str	r3, [r7, #12]
 80021ee:	4b10      	ldr	r3, [pc, #64]	; (8002230 <HAL_TIM_Encoder_MspInit+0xe8>)
 80021f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021f2:	4a0f      	ldr	r2, [pc, #60]	; (8002230 <HAL_TIM_Encoder_MspInit+0xe8>)
 80021f4:	f043 0301 	orr.w	r3, r3, #1
 80021f8:	6313      	str	r3, [r2, #48]	; 0x30
 80021fa:	4b0d      	ldr	r3, [pc, #52]	; (8002230 <HAL_TIM_Encoder_MspInit+0xe8>)
 80021fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021fe:	f003 0301 	and.w	r3, r3, #1
 8002202:	60fb      	str	r3, [r7, #12]
 8002204:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002206:	23c0      	movs	r3, #192	; 0xc0
 8002208:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800220a:	2302      	movs	r3, #2
 800220c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800220e:	2300      	movs	r3, #0
 8002210:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002212:	2300      	movs	r3, #0
 8002214:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002216:	2302      	movs	r3, #2
 8002218:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800221a:	f107 031c 	add.w	r3, r7, #28
 800221e:	4619      	mov	r1, r3
 8002220:	4804      	ldr	r0, [pc, #16]	; (8002234 <HAL_TIM_Encoder_MspInit+0xec>)
 8002222:	f000 fb51 	bl	80028c8 <HAL_GPIO_Init>
}
 8002226:	bf00      	nop
 8002228:	3730      	adds	r7, #48	; 0x30
 800222a:	46bd      	mov	sp, r7
 800222c:	bd80      	pop	{r7, pc}
 800222e:	bf00      	nop
 8002230:	40023800 	.word	0x40023800
 8002234:	40020000 	.word	0x40020000
 8002238:	40000400 	.word	0x40000400

0800223c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	b08a      	sub	sp, #40	; 0x28
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002244:	f107 0314 	add.w	r3, r7, #20
 8002248:	2200      	movs	r2, #0
 800224a:	601a      	str	r2, [r3, #0]
 800224c:	605a      	str	r2, [r3, #4]
 800224e:	609a      	str	r2, [r3, #8]
 8002250:	60da      	str	r2, [r3, #12]
 8002252:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	4a37      	ldr	r2, [pc, #220]	; (8002338 <HAL_TIM_MspPostInit+0xfc>)
 800225a:	4293      	cmp	r3, r2
 800225c:	d11f      	bne.n	800229e <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800225e:	2300      	movs	r3, #0
 8002260:	613b      	str	r3, [r7, #16]
 8002262:	4b36      	ldr	r3, [pc, #216]	; (800233c <HAL_TIM_MspPostInit+0x100>)
 8002264:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002266:	4a35      	ldr	r2, [pc, #212]	; (800233c <HAL_TIM_MspPostInit+0x100>)
 8002268:	f043 0310 	orr.w	r3, r3, #16
 800226c:	6313      	str	r3, [r2, #48]	; 0x30
 800226e:	4b33      	ldr	r3, [pc, #204]	; (800233c <HAL_TIM_MspPostInit+0x100>)
 8002270:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002272:	f003 0310 	and.w	r3, r3, #16
 8002276:	613b      	str	r3, [r7, #16]
 8002278:	693b      	ldr	r3, [r7, #16]
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_14;
 800227a:	f44f 43d4 	mov.w	r3, #27136	; 0x6a00
 800227e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002280:	2302      	movs	r3, #2
 8002282:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002284:	2300      	movs	r3, #0
 8002286:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002288:	2300      	movs	r3, #0
 800228a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800228c:	2301      	movs	r3, #1
 800228e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002290:	f107 0314 	add.w	r3, r7, #20
 8002294:	4619      	mov	r1, r3
 8002296:	482a      	ldr	r0, [pc, #168]	; (8002340 <HAL_TIM_MspPostInit+0x104>)
 8002298:	f000 fb16 	bl	80028c8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 800229c:	e047      	b.n	800232e <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM4)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	4a28      	ldr	r2, [pc, #160]	; (8002344 <HAL_TIM_MspPostInit+0x108>)
 80022a4:	4293      	cmp	r3, r2
 80022a6:	d11f      	bne.n	80022e8 <HAL_TIM_MspPostInit+0xac>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80022a8:	2300      	movs	r3, #0
 80022aa:	60fb      	str	r3, [r7, #12]
 80022ac:	4b23      	ldr	r3, [pc, #140]	; (800233c <HAL_TIM_MspPostInit+0x100>)
 80022ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022b0:	4a22      	ldr	r2, [pc, #136]	; (800233c <HAL_TIM_MspPostInit+0x100>)
 80022b2:	f043 0308 	orr.w	r3, r3, #8
 80022b6:	6313      	str	r3, [r2, #48]	; 0x30
 80022b8:	4b20      	ldr	r3, [pc, #128]	; (800233c <HAL_TIM_MspPostInit+0x100>)
 80022ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022bc:	f003 0308 	and.w	r3, r3, #8
 80022c0:	60fb      	str	r3, [r7, #12]
 80022c2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80022c4:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 80022c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022ca:	2302      	movs	r3, #2
 80022cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022ce:	2300      	movs	r3, #0
 80022d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022d2:	2300      	movs	r3, #0
 80022d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80022d6:	2302      	movs	r3, #2
 80022d8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80022da:	f107 0314 	add.w	r3, r7, #20
 80022de:	4619      	mov	r1, r3
 80022e0:	4819      	ldr	r0, [pc, #100]	; (8002348 <HAL_TIM_MspPostInit+0x10c>)
 80022e2:	f000 faf1 	bl	80028c8 <HAL_GPIO_Init>
}
 80022e6:	e022      	b.n	800232e <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM5)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	4a17      	ldr	r2, [pc, #92]	; (800234c <HAL_TIM_MspPostInit+0x110>)
 80022ee:	4293      	cmp	r3, r2
 80022f0:	d11d      	bne.n	800232e <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022f2:	2300      	movs	r3, #0
 80022f4:	60bb      	str	r3, [r7, #8]
 80022f6:	4b11      	ldr	r3, [pc, #68]	; (800233c <HAL_TIM_MspPostInit+0x100>)
 80022f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022fa:	4a10      	ldr	r2, [pc, #64]	; (800233c <HAL_TIM_MspPostInit+0x100>)
 80022fc:	f043 0301 	orr.w	r3, r3, #1
 8002300:	6313      	str	r3, [r2, #48]	; 0x30
 8002302:	4b0e      	ldr	r3, [pc, #56]	; (800233c <HAL_TIM_MspPostInit+0x100>)
 8002304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002306:	f003 0301 	and.w	r3, r3, #1
 800230a:	60bb      	str	r3, [r7, #8]
 800230c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800230e:	230c      	movs	r3, #12
 8002310:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002312:	2302      	movs	r3, #2
 8002314:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002316:	2300      	movs	r3, #0
 8002318:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800231a:	2300      	movs	r3, #0
 800231c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800231e:	2302      	movs	r3, #2
 8002320:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002322:	f107 0314 	add.w	r3, r7, #20
 8002326:	4619      	mov	r1, r3
 8002328:	4809      	ldr	r0, [pc, #36]	; (8002350 <HAL_TIM_MspPostInit+0x114>)
 800232a:	f000 facd 	bl	80028c8 <HAL_GPIO_Init>
}
 800232e:	bf00      	nop
 8002330:	3728      	adds	r7, #40	; 0x28
 8002332:	46bd      	mov	sp, r7
 8002334:	bd80      	pop	{r7, pc}
 8002336:	bf00      	nop
 8002338:	40010000 	.word	0x40010000
 800233c:	40023800 	.word	0x40023800
 8002340:	40021000 	.word	0x40021000
 8002344:	40000800 	.word	0x40000800
 8002348:	40020c00 	.word	0x40020c00
 800234c:	40000c00 	.word	0x40000c00
 8002350:	40020000 	.word	0x40020000

08002354 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b08a      	sub	sp, #40	; 0x28
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800235c:	f107 0314 	add.w	r3, r7, #20
 8002360:	2200      	movs	r2, #0
 8002362:	601a      	str	r2, [r3, #0]
 8002364:	605a      	str	r2, [r3, #4]
 8002366:	609a      	str	r2, [r3, #8]
 8002368:	60da      	str	r2, [r3, #12]
 800236a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART5)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	4a2c      	ldr	r2, [pc, #176]	; (8002424 <HAL_UART_MspInit+0xd0>)
 8002372:	4293      	cmp	r3, r2
 8002374:	d152      	bne.n	800241c <HAL_UART_MspInit+0xc8>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8002376:	2300      	movs	r3, #0
 8002378:	613b      	str	r3, [r7, #16]
 800237a:	4b2b      	ldr	r3, [pc, #172]	; (8002428 <HAL_UART_MspInit+0xd4>)
 800237c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800237e:	4a2a      	ldr	r2, [pc, #168]	; (8002428 <HAL_UART_MspInit+0xd4>)
 8002380:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002384:	6413      	str	r3, [r2, #64]	; 0x40
 8002386:	4b28      	ldr	r3, [pc, #160]	; (8002428 <HAL_UART_MspInit+0xd4>)
 8002388:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800238a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800238e:	613b      	str	r3, [r7, #16]
 8002390:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002392:	2300      	movs	r3, #0
 8002394:	60fb      	str	r3, [r7, #12]
 8002396:	4b24      	ldr	r3, [pc, #144]	; (8002428 <HAL_UART_MspInit+0xd4>)
 8002398:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800239a:	4a23      	ldr	r2, [pc, #140]	; (8002428 <HAL_UART_MspInit+0xd4>)
 800239c:	f043 0304 	orr.w	r3, r3, #4
 80023a0:	6313      	str	r3, [r2, #48]	; 0x30
 80023a2:	4b21      	ldr	r3, [pc, #132]	; (8002428 <HAL_UART_MspInit+0xd4>)
 80023a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023a6:	f003 0304 	and.w	r3, r3, #4
 80023aa:	60fb      	str	r3, [r7, #12]
 80023ac:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80023ae:	2300      	movs	r3, #0
 80023b0:	60bb      	str	r3, [r7, #8]
 80023b2:	4b1d      	ldr	r3, [pc, #116]	; (8002428 <HAL_UART_MspInit+0xd4>)
 80023b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023b6:	4a1c      	ldr	r2, [pc, #112]	; (8002428 <HAL_UART_MspInit+0xd4>)
 80023b8:	f043 0308 	orr.w	r3, r3, #8
 80023bc:	6313      	str	r3, [r2, #48]	; 0x30
 80023be:	4b1a      	ldr	r3, [pc, #104]	; (8002428 <HAL_UART_MspInit+0xd4>)
 80023c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023c2:	f003 0308 	and.w	r3, r3, #8
 80023c6:	60bb      	str	r3, [r7, #8]
 80023c8:	68bb      	ldr	r3, [r7, #8]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80023ca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80023ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023d0:	2302      	movs	r3, #2
 80023d2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80023d4:	2301      	movs	r3, #1
 80023d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023d8:	2303      	movs	r3, #3
 80023da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80023dc:	2308      	movs	r3, #8
 80023de:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80023e0:	f107 0314 	add.w	r3, r7, #20
 80023e4:	4619      	mov	r1, r3
 80023e6:	4811      	ldr	r0, [pc, #68]	; (800242c <HAL_UART_MspInit+0xd8>)
 80023e8:	f000 fa6e 	bl	80028c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80023ec:	2304      	movs	r3, #4
 80023ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023f0:	2302      	movs	r3, #2
 80023f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80023f4:	2301      	movs	r3, #1
 80023f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023f8:	2303      	movs	r3, #3
 80023fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80023fc:	2308      	movs	r3, #8
 80023fe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002400:	f107 0314 	add.w	r3, r7, #20
 8002404:	4619      	mov	r1, r3
 8002406:	480a      	ldr	r0, [pc, #40]	; (8002430 <HAL_UART_MspInit+0xdc>)
 8002408:	f000 fa5e 	bl	80028c8 <HAL_GPIO_Init>

    /* UART5 interrupt Init */
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 800240c:	2200      	movs	r2, #0
 800240e:	2100      	movs	r1, #0
 8002410:	2035      	movs	r0, #53	; 0x35
 8002412:	f000 fa00 	bl	8002816 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 8002416:	2035      	movs	r0, #53	; 0x35
 8002418:	f000 fa19 	bl	800284e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN UART5_MspInit 1 */

  /* USER CODE END UART5_MspInit 1 */
  }

}
 800241c:	bf00      	nop
 800241e:	3728      	adds	r7, #40	; 0x28
 8002420:	46bd      	mov	sp, r7
 8002422:	bd80      	pop	{r7, pc}
 8002424:	40005000 	.word	0x40005000
 8002428:	40023800 	.word	0x40023800
 800242c:	40020800 	.word	0x40020800
 8002430:	40020c00 	.word	0x40020c00

08002434 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002434:	b480      	push	{r7}
 8002436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002438:	e7fe      	b.n	8002438 <NMI_Handler+0x4>

0800243a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800243a:	b480      	push	{r7}
 800243c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800243e:	e7fe      	b.n	800243e <HardFault_Handler+0x4>

08002440 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002440:	b480      	push	{r7}
 8002442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002444:	e7fe      	b.n	8002444 <MemManage_Handler+0x4>

08002446 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002446:	b480      	push	{r7}
 8002448:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800244a:	e7fe      	b.n	800244a <BusFault_Handler+0x4>

0800244c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800244c:	b480      	push	{r7}
 800244e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002450:	e7fe      	b.n	8002450 <UsageFault_Handler+0x4>

08002452 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002452:	b480      	push	{r7}
 8002454:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002456:	bf00      	nop
 8002458:	46bd      	mov	sp, r7
 800245a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245e:	4770      	bx	lr

08002460 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002460:	b480      	push	{r7}
 8002462:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002464:	bf00      	nop
 8002466:	46bd      	mov	sp, r7
 8002468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246c:	4770      	bx	lr

0800246e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800246e:	b480      	push	{r7}
 8002470:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002472:	bf00      	nop
 8002474:	46bd      	mov	sp, r7
 8002476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247a:	4770      	bx	lr

0800247c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002480:	f000 f8ac 	bl	80025dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002484:	bf00      	nop
 8002486:	bd80      	pop	{r7, pc}

08002488 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 800248c:	2010      	movs	r0, #16
 800248e:	f000 fbe7 	bl	8002c60 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8002492:	bf00      	nop
 8002494:	bd80      	pop	{r7, pc}

08002496 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002496:	b580      	push	{r7, lr}
 8002498:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 800249a:	2020      	movs	r0, #32
 800249c:	f000 fbe0 	bl	8002c60 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80024a0:	bf00      	nop
 80024a2:	bd80      	pop	{r7, pc}

080024a4 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 80024a8:	4802      	ldr	r0, [pc, #8]	; (80024b4 <UART5_IRQHandler+0x10>)
 80024aa:	f001 fe33 	bl	8004114 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 80024ae:	bf00      	nop
 80024b0:	bd80      	pop	{r7, pc}
 80024b2:	bf00      	nop
 80024b4:	200001dc 	.word	0x200001dc

080024b8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80024b8:	b480      	push	{r7}
 80024ba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80024bc:	4b08      	ldr	r3, [pc, #32]	; (80024e0 <SystemInit+0x28>)
 80024be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024c2:	4a07      	ldr	r2, [pc, #28]	; (80024e0 <SystemInit+0x28>)
 80024c4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80024c8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80024cc:	4b04      	ldr	r3, [pc, #16]	; (80024e0 <SystemInit+0x28>)
 80024ce:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80024d2:	609a      	str	r2, [r3, #8]
#endif
}
 80024d4:	bf00      	nop
 80024d6:	46bd      	mov	sp, r7
 80024d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024dc:	4770      	bx	lr
 80024de:	bf00      	nop
 80024e0:	e000ed00 	.word	0xe000ed00

080024e4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80024e4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800251c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80024e8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80024ea:	e003      	b.n	80024f4 <LoopCopyDataInit>

080024ec <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80024ec:	4b0c      	ldr	r3, [pc, #48]	; (8002520 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80024ee:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80024f0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80024f2:	3104      	adds	r1, #4

080024f4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80024f4:	480b      	ldr	r0, [pc, #44]	; (8002524 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80024f6:	4b0c      	ldr	r3, [pc, #48]	; (8002528 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80024f8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80024fa:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80024fc:	d3f6      	bcc.n	80024ec <CopyDataInit>
  ldr  r2, =_sbss
 80024fe:	4a0b      	ldr	r2, [pc, #44]	; (800252c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002500:	e002      	b.n	8002508 <LoopFillZerobss>

08002502 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002502:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002504:	f842 3b04 	str.w	r3, [r2], #4

08002508 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002508:	4b09      	ldr	r3, [pc, #36]	; (8002530 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800250a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800250c:	d3f9      	bcc.n	8002502 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800250e:	f7ff ffd3 	bl	80024b8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002512:	f002 fbb7 	bl	8004c84 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002516:	f7fe ff67 	bl	80013e8 <main>
  bx  lr    
 800251a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800251c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002520:	080067b8 	.word	0x080067b8
  ldr  r0, =_sdata
 8002524:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002528:	20000084 	.word	0x20000084
  ldr  r2, =_sbss
 800252c:	20000088 	.word	0x20000088
  ldr  r3, = _ebss
 8002530:	200002fc 	.word	0x200002fc

08002534 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002534:	e7fe      	b.n	8002534 <ADC_IRQHandler>
	...

08002538 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800253c:	4b0e      	ldr	r3, [pc, #56]	; (8002578 <HAL_Init+0x40>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	4a0d      	ldr	r2, [pc, #52]	; (8002578 <HAL_Init+0x40>)
 8002542:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002546:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002548:	4b0b      	ldr	r3, [pc, #44]	; (8002578 <HAL_Init+0x40>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	4a0a      	ldr	r2, [pc, #40]	; (8002578 <HAL_Init+0x40>)
 800254e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002552:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002554:	4b08      	ldr	r3, [pc, #32]	; (8002578 <HAL_Init+0x40>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	4a07      	ldr	r2, [pc, #28]	; (8002578 <HAL_Init+0x40>)
 800255a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800255e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002560:	2003      	movs	r0, #3
 8002562:	f000 f94d 	bl	8002800 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002566:	2000      	movs	r0, #0
 8002568:	f000 f808 	bl	800257c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800256c:	f7ff fd76 	bl	800205c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002570:	2300      	movs	r3, #0
}
 8002572:	4618      	mov	r0, r3
 8002574:	bd80      	pop	{r7, pc}
 8002576:	bf00      	nop
 8002578:	40023c00 	.word	0x40023c00

0800257c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b082      	sub	sp, #8
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002584:	4b12      	ldr	r3, [pc, #72]	; (80025d0 <HAL_InitTick+0x54>)
 8002586:	681a      	ldr	r2, [r3, #0]
 8002588:	4b12      	ldr	r3, [pc, #72]	; (80025d4 <HAL_InitTick+0x58>)
 800258a:	781b      	ldrb	r3, [r3, #0]
 800258c:	4619      	mov	r1, r3
 800258e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002592:	fbb3 f3f1 	udiv	r3, r3, r1
 8002596:	fbb2 f3f3 	udiv	r3, r2, r3
 800259a:	4618      	mov	r0, r3
 800259c:	f000 f965 	bl	800286a <HAL_SYSTICK_Config>
 80025a0:	4603      	mov	r3, r0
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d001      	beq.n	80025aa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80025a6:	2301      	movs	r3, #1
 80025a8:	e00e      	b.n	80025c8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	2b0f      	cmp	r3, #15
 80025ae:	d80a      	bhi.n	80025c6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80025b0:	2200      	movs	r2, #0
 80025b2:	6879      	ldr	r1, [r7, #4]
 80025b4:	f04f 30ff 	mov.w	r0, #4294967295
 80025b8:	f000 f92d 	bl	8002816 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80025bc:	4a06      	ldr	r2, [pc, #24]	; (80025d8 <HAL_InitTick+0x5c>)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80025c2:	2300      	movs	r3, #0
 80025c4:	e000      	b.n	80025c8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80025c6:	2301      	movs	r3, #1
}
 80025c8:	4618      	mov	r0, r3
 80025ca:	3708      	adds	r7, #8
 80025cc:	46bd      	mov	sp, r7
 80025ce:	bd80      	pop	{r7, pc}
 80025d0:	20000010 	.word	0x20000010
 80025d4:	20000018 	.word	0x20000018
 80025d8:	20000014 	.word	0x20000014

080025dc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80025dc:	b480      	push	{r7}
 80025de:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80025e0:	4b06      	ldr	r3, [pc, #24]	; (80025fc <HAL_IncTick+0x20>)
 80025e2:	781b      	ldrb	r3, [r3, #0]
 80025e4:	461a      	mov	r2, r3
 80025e6:	4b06      	ldr	r3, [pc, #24]	; (8002600 <HAL_IncTick+0x24>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	4413      	add	r3, r2
 80025ec:	4a04      	ldr	r2, [pc, #16]	; (8002600 <HAL_IncTick+0x24>)
 80025ee:	6013      	str	r3, [r2, #0]
}
 80025f0:	bf00      	nop
 80025f2:	46bd      	mov	sp, r7
 80025f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f8:	4770      	bx	lr
 80025fa:	bf00      	nop
 80025fc:	20000018 	.word	0x20000018
 8002600:	200002f8 	.word	0x200002f8

08002604 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002604:	b480      	push	{r7}
 8002606:	af00      	add	r7, sp, #0
  return uwTick;
 8002608:	4b03      	ldr	r3, [pc, #12]	; (8002618 <HAL_GetTick+0x14>)
 800260a:	681b      	ldr	r3, [r3, #0]
}
 800260c:	4618      	mov	r0, r3
 800260e:	46bd      	mov	sp, r7
 8002610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002614:	4770      	bx	lr
 8002616:	bf00      	nop
 8002618:	200002f8 	.word	0x200002f8

0800261c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b084      	sub	sp, #16
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002624:	f7ff ffee 	bl	8002604 <HAL_GetTick>
 8002628:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002634:	d005      	beq.n	8002642 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002636:	4b09      	ldr	r3, [pc, #36]	; (800265c <HAL_Delay+0x40>)
 8002638:	781b      	ldrb	r3, [r3, #0]
 800263a:	461a      	mov	r2, r3
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	4413      	add	r3, r2
 8002640:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002642:	bf00      	nop
 8002644:	f7ff ffde 	bl	8002604 <HAL_GetTick>
 8002648:	4602      	mov	r2, r0
 800264a:	68bb      	ldr	r3, [r7, #8]
 800264c:	1ad3      	subs	r3, r2, r3
 800264e:	68fa      	ldr	r2, [r7, #12]
 8002650:	429a      	cmp	r2, r3
 8002652:	d8f7      	bhi.n	8002644 <HAL_Delay+0x28>
  {
  }
}
 8002654:	bf00      	nop
 8002656:	3710      	adds	r7, #16
 8002658:	46bd      	mov	sp, r7
 800265a:	bd80      	pop	{r7, pc}
 800265c:	20000018 	.word	0x20000018

08002660 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002660:	b480      	push	{r7}
 8002662:	b085      	sub	sp, #20
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	f003 0307 	and.w	r3, r3, #7
 800266e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002670:	4b0c      	ldr	r3, [pc, #48]	; (80026a4 <__NVIC_SetPriorityGrouping+0x44>)
 8002672:	68db      	ldr	r3, [r3, #12]
 8002674:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002676:	68ba      	ldr	r2, [r7, #8]
 8002678:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800267c:	4013      	ands	r3, r2
 800267e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002684:	68bb      	ldr	r3, [r7, #8]
 8002686:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002688:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800268c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002690:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002692:	4a04      	ldr	r2, [pc, #16]	; (80026a4 <__NVIC_SetPriorityGrouping+0x44>)
 8002694:	68bb      	ldr	r3, [r7, #8]
 8002696:	60d3      	str	r3, [r2, #12]
}
 8002698:	bf00      	nop
 800269a:	3714      	adds	r7, #20
 800269c:	46bd      	mov	sp, r7
 800269e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a2:	4770      	bx	lr
 80026a4:	e000ed00 	.word	0xe000ed00

080026a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80026a8:	b480      	push	{r7}
 80026aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80026ac:	4b04      	ldr	r3, [pc, #16]	; (80026c0 <__NVIC_GetPriorityGrouping+0x18>)
 80026ae:	68db      	ldr	r3, [r3, #12]
 80026b0:	0a1b      	lsrs	r3, r3, #8
 80026b2:	f003 0307 	and.w	r3, r3, #7
}
 80026b6:	4618      	mov	r0, r3
 80026b8:	46bd      	mov	sp, r7
 80026ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026be:	4770      	bx	lr
 80026c0:	e000ed00 	.word	0xe000ed00

080026c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026c4:	b480      	push	{r7}
 80026c6:	b083      	sub	sp, #12
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	4603      	mov	r3, r0
 80026cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	db0b      	blt.n	80026ee <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80026d6:	79fb      	ldrb	r3, [r7, #7]
 80026d8:	f003 021f 	and.w	r2, r3, #31
 80026dc:	4907      	ldr	r1, [pc, #28]	; (80026fc <__NVIC_EnableIRQ+0x38>)
 80026de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026e2:	095b      	lsrs	r3, r3, #5
 80026e4:	2001      	movs	r0, #1
 80026e6:	fa00 f202 	lsl.w	r2, r0, r2
 80026ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80026ee:	bf00      	nop
 80026f0:	370c      	adds	r7, #12
 80026f2:	46bd      	mov	sp, r7
 80026f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f8:	4770      	bx	lr
 80026fa:	bf00      	nop
 80026fc:	e000e100 	.word	0xe000e100

08002700 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002700:	b480      	push	{r7}
 8002702:	b083      	sub	sp, #12
 8002704:	af00      	add	r7, sp, #0
 8002706:	4603      	mov	r3, r0
 8002708:	6039      	str	r1, [r7, #0]
 800270a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800270c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002710:	2b00      	cmp	r3, #0
 8002712:	db0a      	blt.n	800272a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002714:	683b      	ldr	r3, [r7, #0]
 8002716:	b2da      	uxtb	r2, r3
 8002718:	490c      	ldr	r1, [pc, #48]	; (800274c <__NVIC_SetPriority+0x4c>)
 800271a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800271e:	0112      	lsls	r2, r2, #4
 8002720:	b2d2      	uxtb	r2, r2
 8002722:	440b      	add	r3, r1
 8002724:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002728:	e00a      	b.n	8002740 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	b2da      	uxtb	r2, r3
 800272e:	4908      	ldr	r1, [pc, #32]	; (8002750 <__NVIC_SetPriority+0x50>)
 8002730:	79fb      	ldrb	r3, [r7, #7]
 8002732:	f003 030f 	and.w	r3, r3, #15
 8002736:	3b04      	subs	r3, #4
 8002738:	0112      	lsls	r2, r2, #4
 800273a:	b2d2      	uxtb	r2, r2
 800273c:	440b      	add	r3, r1
 800273e:	761a      	strb	r2, [r3, #24]
}
 8002740:	bf00      	nop
 8002742:	370c      	adds	r7, #12
 8002744:	46bd      	mov	sp, r7
 8002746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274a:	4770      	bx	lr
 800274c:	e000e100 	.word	0xe000e100
 8002750:	e000ed00 	.word	0xe000ed00

08002754 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002754:	b480      	push	{r7}
 8002756:	b089      	sub	sp, #36	; 0x24
 8002758:	af00      	add	r7, sp, #0
 800275a:	60f8      	str	r0, [r7, #12]
 800275c:	60b9      	str	r1, [r7, #8]
 800275e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	f003 0307 	and.w	r3, r3, #7
 8002766:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002768:	69fb      	ldr	r3, [r7, #28]
 800276a:	f1c3 0307 	rsb	r3, r3, #7
 800276e:	2b04      	cmp	r3, #4
 8002770:	bf28      	it	cs
 8002772:	2304      	movcs	r3, #4
 8002774:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002776:	69fb      	ldr	r3, [r7, #28]
 8002778:	3304      	adds	r3, #4
 800277a:	2b06      	cmp	r3, #6
 800277c:	d902      	bls.n	8002784 <NVIC_EncodePriority+0x30>
 800277e:	69fb      	ldr	r3, [r7, #28]
 8002780:	3b03      	subs	r3, #3
 8002782:	e000      	b.n	8002786 <NVIC_EncodePriority+0x32>
 8002784:	2300      	movs	r3, #0
 8002786:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002788:	f04f 32ff 	mov.w	r2, #4294967295
 800278c:	69bb      	ldr	r3, [r7, #24]
 800278e:	fa02 f303 	lsl.w	r3, r2, r3
 8002792:	43da      	mvns	r2, r3
 8002794:	68bb      	ldr	r3, [r7, #8]
 8002796:	401a      	ands	r2, r3
 8002798:	697b      	ldr	r3, [r7, #20]
 800279a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800279c:	f04f 31ff 	mov.w	r1, #4294967295
 80027a0:	697b      	ldr	r3, [r7, #20]
 80027a2:	fa01 f303 	lsl.w	r3, r1, r3
 80027a6:	43d9      	mvns	r1, r3
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027ac:	4313      	orrs	r3, r2
         );
}
 80027ae:	4618      	mov	r0, r3
 80027b0:	3724      	adds	r7, #36	; 0x24
 80027b2:	46bd      	mov	sp, r7
 80027b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b8:	4770      	bx	lr
	...

080027bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b082      	sub	sp, #8
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	3b01      	subs	r3, #1
 80027c8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80027cc:	d301      	bcc.n	80027d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80027ce:	2301      	movs	r3, #1
 80027d0:	e00f      	b.n	80027f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80027d2:	4a0a      	ldr	r2, [pc, #40]	; (80027fc <SysTick_Config+0x40>)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	3b01      	subs	r3, #1
 80027d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80027da:	210f      	movs	r1, #15
 80027dc:	f04f 30ff 	mov.w	r0, #4294967295
 80027e0:	f7ff ff8e 	bl	8002700 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80027e4:	4b05      	ldr	r3, [pc, #20]	; (80027fc <SysTick_Config+0x40>)
 80027e6:	2200      	movs	r2, #0
 80027e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80027ea:	4b04      	ldr	r3, [pc, #16]	; (80027fc <SysTick_Config+0x40>)
 80027ec:	2207      	movs	r2, #7
 80027ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80027f0:	2300      	movs	r3, #0
}
 80027f2:	4618      	mov	r0, r3
 80027f4:	3708      	adds	r7, #8
 80027f6:	46bd      	mov	sp, r7
 80027f8:	bd80      	pop	{r7, pc}
 80027fa:	bf00      	nop
 80027fc:	e000e010 	.word	0xe000e010

08002800 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	b082      	sub	sp, #8
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002808:	6878      	ldr	r0, [r7, #4]
 800280a:	f7ff ff29 	bl	8002660 <__NVIC_SetPriorityGrouping>
}
 800280e:	bf00      	nop
 8002810:	3708      	adds	r7, #8
 8002812:	46bd      	mov	sp, r7
 8002814:	bd80      	pop	{r7, pc}

08002816 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002816:	b580      	push	{r7, lr}
 8002818:	b086      	sub	sp, #24
 800281a:	af00      	add	r7, sp, #0
 800281c:	4603      	mov	r3, r0
 800281e:	60b9      	str	r1, [r7, #8]
 8002820:	607a      	str	r2, [r7, #4]
 8002822:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002824:	2300      	movs	r3, #0
 8002826:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002828:	f7ff ff3e 	bl	80026a8 <__NVIC_GetPriorityGrouping>
 800282c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800282e:	687a      	ldr	r2, [r7, #4]
 8002830:	68b9      	ldr	r1, [r7, #8]
 8002832:	6978      	ldr	r0, [r7, #20]
 8002834:	f7ff ff8e 	bl	8002754 <NVIC_EncodePriority>
 8002838:	4602      	mov	r2, r0
 800283a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800283e:	4611      	mov	r1, r2
 8002840:	4618      	mov	r0, r3
 8002842:	f7ff ff5d 	bl	8002700 <__NVIC_SetPriority>
}
 8002846:	bf00      	nop
 8002848:	3718      	adds	r7, #24
 800284a:	46bd      	mov	sp, r7
 800284c:	bd80      	pop	{r7, pc}

0800284e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800284e:	b580      	push	{r7, lr}
 8002850:	b082      	sub	sp, #8
 8002852:	af00      	add	r7, sp, #0
 8002854:	4603      	mov	r3, r0
 8002856:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002858:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800285c:	4618      	mov	r0, r3
 800285e:	f7ff ff31 	bl	80026c4 <__NVIC_EnableIRQ>
}
 8002862:	bf00      	nop
 8002864:	3708      	adds	r7, #8
 8002866:	46bd      	mov	sp, r7
 8002868:	bd80      	pop	{r7, pc}

0800286a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800286a:	b580      	push	{r7, lr}
 800286c:	b082      	sub	sp, #8
 800286e:	af00      	add	r7, sp, #0
 8002870:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002872:	6878      	ldr	r0, [r7, #4]
 8002874:	f7ff ffa2 	bl	80027bc <SysTick_Config>
 8002878:	4603      	mov	r3, r0
}
 800287a:	4618      	mov	r0, r3
 800287c:	3708      	adds	r7, #8
 800287e:	46bd      	mov	sp, r7
 8002880:	bd80      	pop	{r7, pc}

08002882 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002882:	b480      	push	{r7}
 8002884:	b083      	sub	sp, #12
 8002886:	af00      	add	r7, sp, #0
 8002888:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002890:	b2db      	uxtb	r3, r3
 8002892:	2b02      	cmp	r3, #2
 8002894:	d004      	beq.n	80028a0 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	2280      	movs	r2, #128	; 0x80
 800289a:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800289c:	2301      	movs	r3, #1
 800289e:	e00c      	b.n	80028ba <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	2205      	movs	r2, #5
 80028a4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	681a      	ldr	r2, [r3, #0]
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f022 0201 	bic.w	r2, r2, #1
 80028b6:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80028b8:	2300      	movs	r3, #0
}
 80028ba:	4618      	mov	r0, r3
 80028bc:	370c      	adds	r7, #12
 80028be:	46bd      	mov	sp, r7
 80028c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c4:	4770      	bx	lr
	...

080028c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80028c8:	b480      	push	{r7}
 80028ca:	b089      	sub	sp, #36	; 0x24
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
 80028d0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80028d2:	2300      	movs	r3, #0
 80028d4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80028d6:	2300      	movs	r3, #0
 80028d8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80028da:	2300      	movs	r3, #0
 80028dc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80028de:	2300      	movs	r3, #0
 80028e0:	61fb      	str	r3, [r7, #28]
 80028e2:	e16b      	b.n	8002bbc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80028e4:	2201      	movs	r2, #1
 80028e6:	69fb      	ldr	r3, [r7, #28]
 80028e8:	fa02 f303 	lsl.w	r3, r2, r3
 80028ec:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80028ee:	683b      	ldr	r3, [r7, #0]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	697a      	ldr	r2, [r7, #20]
 80028f4:	4013      	ands	r3, r2
 80028f6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80028f8:	693a      	ldr	r2, [r7, #16]
 80028fa:	697b      	ldr	r3, [r7, #20]
 80028fc:	429a      	cmp	r2, r3
 80028fe:	f040 815a 	bne.w	8002bb6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002902:	683b      	ldr	r3, [r7, #0]
 8002904:	685b      	ldr	r3, [r3, #4]
 8002906:	2b01      	cmp	r3, #1
 8002908:	d00b      	beq.n	8002922 <HAL_GPIO_Init+0x5a>
 800290a:	683b      	ldr	r3, [r7, #0]
 800290c:	685b      	ldr	r3, [r3, #4]
 800290e:	2b02      	cmp	r3, #2
 8002910:	d007      	beq.n	8002922 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002912:	683b      	ldr	r3, [r7, #0]
 8002914:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002916:	2b11      	cmp	r3, #17
 8002918:	d003      	beq.n	8002922 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800291a:	683b      	ldr	r3, [r7, #0]
 800291c:	685b      	ldr	r3, [r3, #4]
 800291e:	2b12      	cmp	r3, #18
 8002920:	d130      	bne.n	8002984 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	689b      	ldr	r3, [r3, #8]
 8002926:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002928:	69fb      	ldr	r3, [r7, #28]
 800292a:	005b      	lsls	r3, r3, #1
 800292c:	2203      	movs	r2, #3
 800292e:	fa02 f303 	lsl.w	r3, r2, r3
 8002932:	43db      	mvns	r3, r3
 8002934:	69ba      	ldr	r2, [r7, #24]
 8002936:	4013      	ands	r3, r2
 8002938:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800293a:	683b      	ldr	r3, [r7, #0]
 800293c:	68da      	ldr	r2, [r3, #12]
 800293e:	69fb      	ldr	r3, [r7, #28]
 8002940:	005b      	lsls	r3, r3, #1
 8002942:	fa02 f303 	lsl.w	r3, r2, r3
 8002946:	69ba      	ldr	r2, [r7, #24]
 8002948:	4313      	orrs	r3, r2
 800294a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	69ba      	ldr	r2, [r7, #24]
 8002950:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	685b      	ldr	r3, [r3, #4]
 8002956:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002958:	2201      	movs	r2, #1
 800295a:	69fb      	ldr	r3, [r7, #28]
 800295c:	fa02 f303 	lsl.w	r3, r2, r3
 8002960:	43db      	mvns	r3, r3
 8002962:	69ba      	ldr	r2, [r7, #24]
 8002964:	4013      	ands	r3, r2
 8002966:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002968:	683b      	ldr	r3, [r7, #0]
 800296a:	685b      	ldr	r3, [r3, #4]
 800296c:	091b      	lsrs	r3, r3, #4
 800296e:	f003 0201 	and.w	r2, r3, #1
 8002972:	69fb      	ldr	r3, [r7, #28]
 8002974:	fa02 f303 	lsl.w	r3, r2, r3
 8002978:	69ba      	ldr	r2, [r7, #24]
 800297a:	4313      	orrs	r3, r2
 800297c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	69ba      	ldr	r2, [r7, #24]
 8002982:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	68db      	ldr	r3, [r3, #12]
 8002988:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800298a:	69fb      	ldr	r3, [r7, #28]
 800298c:	005b      	lsls	r3, r3, #1
 800298e:	2203      	movs	r2, #3
 8002990:	fa02 f303 	lsl.w	r3, r2, r3
 8002994:	43db      	mvns	r3, r3
 8002996:	69ba      	ldr	r2, [r7, #24]
 8002998:	4013      	ands	r3, r2
 800299a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	689a      	ldr	r2, [r3, #8]
 80029a0:	69fb      	ldr	r3, [r7, #28]
 80029a2:	005b      	lsls	r3, r3, #1
 80029a4:	fa02 f303 	lsl.w	r3, r2, r3
 80029a8:	69ba      	ldr	r2, [r7, #24]
 80029aa:	4313      	orrs	r3, r2
 80029ac:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	69ba      	ldr	r2, [r7, #24]
 80029b2:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80029b4:	683b      	ldr	r3, [r7, #0]
 80029b6:	685b      	ldr	r3, [r3, #4]
 80029b8:	2b02      	cmp	r3, #2
 80029ba:	d003      	beq.n	80029c4 <HAL_GPIO_Init+0xfc>
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	685b      	ldr	r3, [r3, #4]
 80029c0:	2b12      	cmp	r3, #18
 80029c2:	d123      	bne.n	8002a0c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80029c4:	69fb      	ldr	r3, [r7, #28]
 80029c6:	08da      	lsrs	r2, r3, #3
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	3208      	adds	r2, #8
 80029cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80029d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80029d2:	69fb      	ldr	r3, [r7, #28]
 80029d4:	f003 0307 	and.w	r3, r3, #7
 80029d8:	009b      	lsls	r3, r3, #2
 80029da:	220f      	movs	r2, #15
 80029dc:	fa02 f303 	lsl.w	r3, r2, r3
 80029e0:	43db      	mvns	r3, r3
 80029e2:	69ba      	ldr	r2, [r7, #24]
 80029e4:	4013      	ands	r3, r2
 80029e6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80029e8:	683b      	ldr	r3, [r7, #0]
 80029ea:	691a      	ldr	r2, [r3, #16]
 80029ec:	69fb      	ldr	r3, [r7, #28]
 80029ee:	f003 0307 	and.w	r3, r3, #7
 80029f2:	009b      	lsls	r3, r3, #2
 80029f4:	fa02 f303 	lsl.w	r3, r2, r3
 80029f8:	69ba      	ldr	r2, [r7, #24]
 80029fa:	4313      	orrs	r3, r2
 80029fc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80029fe:	69fb      	ldr	r3, [r7, #28]
 8002a00:	08da      	lsrs	r2, r3, #3
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	3208      	adds	r2, #8
 8002a06:	69b9      	ldr	r1, [r7, #24]
 8002a08:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002a12:	69fb      	ldr	r3, [r7, #28]
 8002a14:	005b      	lsls	r3, r3, #1
 8002a16:	2203      	movs	r2, #3
 8002a18:	fa02 f303 	lsl.w	r3, r2, r3
 8002a1c:	43db      	mvns	r3, r3
 8002a1e:	69ba      	ldr	r2, [r7, #24]
 8002a20:	4013      	ands	r3, r2
 8002a22:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	685b      	ldr	r3, [r3, #4]
 8002a28:	f003 0203 	and.w	r2, r3, #3
 8002a2c:	69fb      	ldr	r3, [r7, #28]
 8002a2e:	005b      	lsls	r3, r3, #1
 8002a30:	fa02 f303 	lsl.w	r3, r2, r3
 8002a34:	69ba      	ldr	r2, [r7, #24]
 8002a36:	4313      	orrs	r3, r2
 8002a38:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	69ba      	ldr	r2, [r7, #24]
 8002a3e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	685b      	ldr	r3, [r3, #4]
 8002a44:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	f000 80b4 	beq.w	8002bb6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a4e:	2300      	movs	r3, #0
 8002a50:	60fb      	str	r3, [r7, #12]
 8002a52:	4b5f      	ldr	r3, [pc, #380]	; (8002bd0 <HAL_GPIO_Init+0x308>)
 8002a54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a56:	4a5e      	ldr	r2, [pc, #376]	; (8002bd0 <HAL_GPIO_Init+0x308>)
 8002a58:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a5c:	6453      	str	r3, [r2, #68]	; 0x44
 8002a5e:	4b5c      	ldr	r3, [pc, #368]	; (8002bd0 <HAL_GPIO_Init+0x308>)
 8002a60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a62:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a66:	60fb      	str	r3, [r7, #12]
 8002a68:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002a6a:	4a5a      	ldr	r2, [pc, #360]	; (8002bd4 <HAL_GPIO_Init+0x30c>)
 8002a6c:	69fb      	ldr	r3, [r7, #28]
 8002a6e:	089b      	lsrs	r3, r3, #2
 8002a70:	3302      	adds	r3, #2
 8002a72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a76:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002a78:	69fb      	ldr	r3, [r7, #28]
 8002a7a:	f003 0303 	and.w	r3, r3, #3
 8002a7e:	009b      	lsls	r3, r3, #2
 8002a80:	220f      	movs	r2, #15
 8002a82:	fa02 f303 	lsl.w	r3, r2, r3
 8002a86:	43db      	mvns	r3, r3
 8002a88:	69ba      	ldr	r2, [r7, #24]
 8002a8a:	4013      	ands	r3, r2
 8002a8c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	4a51      	ldr	r2, [pc, #324]	; (8002bd8 <HAL_GPIO_Init+0x310>)
 8002a92:	4293      	cmp	r3, r2
 8002a94:	d02b      	beq.n	8002aee <HAL_GPIO_Init+0x226>
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	4a50      	ldr	r2, [pc, #320]	; (8002bdc <HAL_GPIO_Init+0x314>)
 8002a9a:	4293      	cmp	r3, r2
 8002a9c:	d025      	beq.n	8002aea <HAL_GPIO_Init+0x222>
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	4a4f      	ldr	r2, [pc, #316]	; (8002be0 <HAL_GPIO_Init+0x318>)
 8002aa2:	4293      	cmp	r3, r2
 8002aa4:	d01f      	beq.n	8002ae6 <HAL_GPIO_Init+0x21e>
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	4a4e      	ldr	r2, [pc, #312]	; (8002be4 <HAL_GPIO_Init+0x31c>)
 8002aaa:	4293      	cmp	r3, r2
 8002aac:	d019      	beq.n	8002ae2 <HAL_GPIO_Init+0x21a>
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	4a4d      	ldr	r2, [pc, #308]	; (8002be8 <HAL_GPIO_Init+0x320>)
 8002ab2:	4293      	cmp	r3, r2
 8002ab4:	d013      	beq.n	8002ade <HAL_GPIO_Init+0x216>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	4a4c      	ldr	r2, [pc, #304]	; (8002bec <HAL_GPIO_Init+0x324>)
 8002aba:	4293      	cmp	r3, r2
 8002abc:	d00d      	beq.n	8002ada <HAL_GPIO_Init+0x212>
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	4a4b      	ldr	r2, [pc, #300]	; (8002bf0 <HAL_GPIO_Init+0x328>)
 8002ac2:	4293      	cmp	r3, r2
 8002ac4:	d007      	beq.n	8002ad6 <HAL_GPIO_Init+0x20e>
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	4a4a      	ldr	r2, [pc, #296]	; (8002bf4 <HAL_GPIO_Init+0x32c>)
 8002aca:	4293      	cmp	r3, r2
 8002acc:	d101      	bne.n	8002ad2 <HAL_GPIO_Init+0x20a>
 8002ace:	2307      	movs	r3, #7
 8002ad0:	e00e      	b.n	8002af0 <HAL_GPIO_Init+0x228>
 8002ad2:	2308      	movs	r3, #8
 8002ad4:	e00c      	b.n	8002af0 <HAL_GPIO_Init+0x228>
 8002ad6:	2306      	movs	r3, #6
 8002ad8:	e00a      	b.n	8002af0 <HAL_GPIO_Init+0x228>
 8002ada:	2305      	movs	r3, #5
 8002adc:	e008      	b.n	8002af0 <HAL_GPIO_Init+0x228>
 8002ade:	2304      	movs	r3, #4
 8002ae0:	e006      	b.n	8002af0 <HAL_GPIO_Init+0x228>
 8002ae2:	2303      	movs	r3, #3
 8002ae4:	e004      	b.n	8002af0 <HAL_GPIO_Init+0x228>
 8002ae6:	2302      	movs	r3, #2
 8002ae8:	e002      	b.n	8002af0 <HAL_GPIO_Init+0x228>
 8002aea:	2301      	movs	r3, #1
 8002aec:	e000      	b.n	8002af0 <HAL_GPIO_Init+0x228>
 8002aee:	2300      	movs	r3, #0
 8002af0:	69fa      	ldr	r2, [r7, #28]
 8002af2:	f002 0203 	and.w	r2, r2, #3
 8002af6:	0092      	lsls	r2, r2, #2
 8002af8:	4093      	lsls	r3, r2
 8002afa:	69ba      	ldr	r2, [r7, #24]
 8002afc:	4313      	orrs	r3, r2
 8002afe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002b00:	4934      	ldr	r1, [pc, #208]	; (8002bd4 <HAL_GPIO_Init+0x30c>)
 8002b02:	69fb      	ldr	r3, [r7, #28]
 8002b04:	089b      	lsrs	r3, r3, #2
 8002b06:	3302      	adds	r3, #2
 8002b08:	69ba      	ldr	r2, [r7, #24]
 8002b0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002b0e:	4b3a      	ldr	r3, [pc, #232]	; (8002bf8 <HAL_GPIO_Init+0x330>)
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b14:	693b      	ldr	r3, [r7, #16]
 8002b16:	43db      	mvns	r3, r3
 8002b18:	69ba      	ldr	r2, [r7, #24]
 8002b1a:	4013      	ands	r3, r2
 8002b1c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002b1e:	683b      	ldr	r3, [r7, #0]
 8002b20:	685b      	ldr	r3, [r3, #4]
 8002b22:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d003      	beq.n	8002b32 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002b2a:	69ba      	ldr	r2, [r7, #24]
 8002b2c:	693b      	ldr	r3, [r7, #16]
 8002b2e:	4313      	orrs	r3, r2
 8002b30:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002b32:	4a31      	ldr	r2, [pc, #196]	; (8002bf8 <HAL_GPIO_Init+0x330>)
 8002b34:	69bb      	ldr	r3, [r7, #24]
 8002b36:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002b38:	4b2f      	ldr	r3, [pc, #188]	; (8002bf8 <HAL_GPIO_Init+0x330>)
 8002b3a:	685b      	ldr	r3, [r3, #4]
 8002b3c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b3e:	693b      	ldr	r3, [r7, #16]
 8002b40:	43db      	mvns	r3, r3
 8002b42:	69ba      	ldr	r2, [r7, #24]
 8002b44:	4013      	ands	r3, r2
 8002b46:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	685b      	ldr	r3, [r3, #4]
 8002b4c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d003      	beq.n	8002b5c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002b54:	69ba      	ldr	r2, [r7, #24]
 8002b56:	693b      	ldr	r3, [r7, #16]
 8002b58:	4313      	orrs	r3, r2
 8002b5a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002b5c:	4a26      	ldr	r2, [pc, #152]	; (8002bf8 <HAL_GPIO_Init+0x330>)
 8002b5e:	69bb      	ldr	r3, [r7, #24]
 8002b60:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002b62:	4b25      	ldr	r3, [pc, #148]	; (8002bf8 <HAL_GPIO_Init+0x330>)
 8002b64:	689b      	ldr	r3, [r3, #8]
 8002b66:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b68:	693b      	ldr	r3, [r7, #16]
 8002b6a:	43db      	mvns	r3, r3
 8002b6c:	69ba      	ldr	r2, [r7, #24]
 8002b6e:	4013      	ands	r3, r2
 8002b70:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002b72:	683b      	ldr	r3, [r7, #0]
 8002b74:	685b      	ldr	r3, [r3, #4]
 8002b76:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d003      	beq.n	8002b86 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002b7e:	69ba      	ldr	r2, [r7, #24]
 8002b80:	693b      	ldr	r3, [r7, #16]
 8002b82:	4313      	orrs	r3, r2
 8002b84:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002b86:	4a1c      	ldr	r2, [pc, #112]	; (8002bf8 <HAL_GPIO_Init+0x330>)
 8002b88:	69bb      	ldr	r3, [r7, #24]
 8002b8a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002b8c:	4b1a      	ldr	r3, [pc, #104]	; (8002bf8 <HAL_GPIO_Init+0x330>)
 8002b8e:	68db      	ldr	r3, [r3, #12]
 8002b90:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b92:	693b      	ldr	r3, [r7, #16]
 8002b94:	43db      	mvns	r3, r3
 8002b96:	69ba      	ldr	r2, [r7, #24]
 8002b98:	4013      	ands	r3, r2
 8002b9a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	685b      	ldr	r3, [r3, #4]
 8002ba0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d003      	beq.n	8002bb0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002ba8:	69ba      	ldr	r2, [r7, #24]
 8002baa:	693b      	ldr	r3, [r7, #16]
 8002bac:	4313      	orrs	r3, r2
 8002bae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002bb0:	4a11      	ldr	r2, [pc, #68]	; (8002bf8 <HAL_GPIO_Init+0x330>)
 8002bb2:	69bb      	ldr	r3, [r7, #24]
 8002bb4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002bb6:	69fb      	ldr	r3, [r7, #28]
 8002bb8:	3301      	adds	r3, #1
 8002bba:	61fb      	str	r3, [r7, #28]
 8002bbc:	69fb      	ldr	r3, [r7, #28]
 8002bbe:	2b0f      	cmp	r3, #15
 8002bc0:	f67f ae90 	bls.w	80028e4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002bc4:	bf00      	nop
 8002bc6:	3724      	adds	r7, #36	; 0x24
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bce:	4770      	bx	lr
 8002bd0:	40023800 	.word	0x40023800
 8002bd4:	40013800 	.word	0x40013800
 8002bd8:	40020000 	.word	0x40020000
 8002bdc:	40020400 	.word	0x40020400
 8002be0:	40020800 	.word	0x40020800
 8002be4:	40020c00 	.word	0x40020c00
 8002be8:	40021000 	.word	0x40021000
 8002bec:	40021400 	.word	0x40021400
 8002bf0:	40021800 	.word	0x40021800
 8002bf4:	40021c00 	.word	0x40021c00
 8002bf8:	40013c00 	.word	0x40013c00

08002bfc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002bfc:	b480      	push	{r7}
 8002bfe:	b085      	sub	sp, #20
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
 8002c04:	460b      	mov	r3, r1
 8002c06:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	691a      	ldr	r2, [r3, #16]
 8002c0c:	887b      	ldrh	r3, [r7, #2]
 8002c0e:	4013      	ands	r3, r2
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d002      	beq.n	8002c1a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002c14:	2301      	movs	r3, #1
 8002c16:	73fb      	strb	r3, [r7, #15]
 8002c18:	e001      	b.n	8002c1e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002c1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c20:	4618      	mov	r0, r3
 8002c22:	3714      	adds	r7, #20
 8002c24:	46bd      	mov	sp, r7
 8002c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2a:	4770      	bx	lr

08002c2c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c2c:	b480      	push	{r7}
 8002c2e:	b083      	sub	sp, #12
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
 8002c34:	460b      	mov	r3, r1
 8002c36:	807b      	strh	r3, [r7, #2]
 8002c38:	4613      	mov	r3, r2
 8002c3a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002c3c:	787b      	ldrb	r3, [r7, #1]
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d003      	beq.n	8002c4a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002c42:	887a      	ldrh	r2, [r7, #2]
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002c48:	e003      	b.n	8002c52 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002c4a:	887b      	ldrh	r3, [r7, #2]
 8002c4c:	041a      	lsls	r2, r3, #16
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	619a      	str	r2, [r3, #24]
}
 8002c52:	bf00      	nop
 8002c54:	370c      	adds	r7, #12
 8002c56:	46bd      	mov	sp, r7
 8002c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5c:	4770      	bx	lr
	...

08002c60 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b082      	sub	sp, #8
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	4603      	mov	r3, r0
 8002c68:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002c6a:	4b08      	ldr	r3, [pc, #32]	; (8002c8c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002c6c:	695a      	ldr	r2, [r3, #20]
 8002c6e:	88fb      	ldrh	r3, [r7, #6]
 8002c70:	4013      	ands	r3, r2
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d006      	beq.n	8002c84 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002c76:	4a05      	ldr	r2, [pc, #20]	; (8002c8c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002c78:	88fb      	ldrh	r3, [r7, #6]
 8002c7a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002c7c:	88fb      	ldrh	r3, [r7, #6]
 8002c7e:	4618      	mov	r0, r3
 8002c80:	f7fe f906 	bl	8000e90 <HAL_GPIO_EXTI_Callback>
  }
}
 8002c84:	bf00      	nop
 8002c86:	3708      	adds	r7, #8
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	bd80      	pop	{r7, pc}
 8002c8c:	40013c00 	.word	0x40013c00

08002c90 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b086      	sub	sp, #24
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d101      	bne.n	8002ca2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002c9e:	2301      	movs	r3, #1
 8002ca0:	e25b      	b.n	800315a <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f003 0301 	and.w	r3, r3, #1
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d075      	beq.n	8002d9a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002cae:	4ba3      	ldr	r3, [pc, #652]	; (8002f3c <HAL_RCC_OscConfig+0x2ac>)
 8002cb0:	689b      	ldr	r3, [r3, #8]
 8002cb2:	f003 030c 	and.w	r3, r3, #12
 8002cb6:	2b04      	cmp	r3, #4
 8002cb8:	d00c      	beq.n	8002cd4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002cba:	4ba0      	ldr	r3, [pc, #640]	; (8002f3c <HAL_RCC_OscConfig+0x2ac>)
 8002cbc:	689b      	ldr	r3, [r3, #8]
 8002cbe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002cc2:	2b08      	cmp	r3, #8
 8002cc4:	d112      	bne.n	8002cec <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002cc6:	4b9d      	ldr	r3, [pc, #628]	; (8002f3c <HAL_RCC_OscConfig+0x2ac>)
 8002cc8:	685b      	ldr	r3, [r3, #4]
 8002cca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002cce:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002cd2:	d10b      	bne.n	8002cec <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002cd4:	4b99      	ldr	r3, [pc, #612]	; (8002f3c <HAL_RCC_OscConfig+0x2ac>)
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d05b      	beq.n	8002d98 <HAL_RCC_OscConfig+0x108>
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	685b      	ldr	r3, [r3, #4]
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d157      	bne.n	8002d98 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002ce8:	2301      	movs	r3, #1
 8002cea:	e236      	b.n	800315a <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	685b      	ldr	r3, [r3, #4]
 8002cf0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002cf4:	d106      	bne.n	8002d04 <HAL_RCC_OscConfig+0x74>
 8002cf6:	4b91      	ldr	r3, [pc, #580]	; (8002f3c <HAL_RCC_OscConfig+0x2ac>)
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	4a90      	ldr	r2, [pc, #576]	; (8002f3c <HAL_RCC_OscConfig+0x2ac>)
 8002cfc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d00:	6013      	str	r3, [r2, #0]
 8002d02:	e01d      	b.n	8002d40 <HAL_RCC_OscConfig+0xb0>
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	685b      	ldr	r3, [r3, #4]
 8002d08:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002d0c:	d10c      	bne.n	8002d28 <HAL_RCC_OscConfig+0x98>
 8002d0e:	4b8b      	ldr	r3, [pc, #556]	; (8002f3c <HAL_RCC_OscConfig+0x2ac>)
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	4a8a      	ldr	r2, [pc, #552]	; (8002f3c <HAL_RCC_OscConfig+0x2ac>)
 8002d14:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002d18:	6013      	str	r3, [r2, #0]
 8002d1a:	4b88      	ldr	r3, [pc, #544]	; (8002f3c <HAL_RCC_OscConfig+0x2ac>)
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	4a87      	ldr	r2, [pc, #540]	; (8002f3c <HAL_RCC_OscConfig+0x2ac>)
 8002d20:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d24:	6013      	str	r3, [r2, #0]
 8002d26:	e00b      	b.n	8002d40 <HAL_RCC_OscConfig+0xb0>
 8002d28:	4b84      	ldr	r3, [pc, #528]	; (8002f3c <HAL_RCC_OscConfig+0x2ac>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4a83      	ldr	r2, [pc, #524]	; (8002f3c <HAL_RCC_OscConfig+0x2ac>)
 8002d2e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d32:	6013      	str	r3, [r2, #0]
 8002d34:	4b81      	ldr	r3, [pc, #516]	; (8002f3c <HAL_RCC_OscConfig+0x2ac>)
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	4a80      	ldr	r2, [pc, #512]	; (8002f3c <HAL_RCC_OscConfig+0x2ac>)
 8002d3a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002d3e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	685b      	ldr	r3, [r3, #4]
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d013      	beq.n	8002d70 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d48:	f7ff fc5c 	bl	8002604 <HAL_GetTick>
 8002d4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d4e:	e008      	b.n	8002d62 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002d50:	f7ff fc58 	bl	8002604 <HAL_GetTick>
 8002d54:	4602      	mov	r2, r0
 8002d56:	693b      	ldr	r3, [r7, #16]
 8002d58:	1ad3      	subs	r3, r2, r3
 8002d5a:	2b64      	cmp	r3, #100	; 0x64
 8002d5c:	d901      	bls.n	8002d62 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002d5e:	2303      	movs	r3, #3
 8002d60:	e1fb      	b.n	800315a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d62:	4b76      	ldr	r3, [pc, #472]	; (8002f3c <HAL_RCC_OscConfig+0x2ac>)
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d0f0      	beq.n	8002d50 <HAL_RCC_OscConfig+0xc0>
 8002d6e:	e014      	b.n	8002d9a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d70:	f7ff fc48 	bl	8002604 <HAL_GetTick>
 8002d74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d76:	e008      	b.n	8002d8a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002d78:	f7ff fc44 	bl	8002604 <HAL_GetTick>
 8002d7c:	4602      	mov	r2, r0
 8002d7e:	693b      	ldr	r3, [r7, #16]
 8002d80:	1ad3      	subs	r3, r2, r3
 8002d82:	2b64      	cmp	r3, #100	; 0x64
 8002d84:	d901      	bls.n	8002d8a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002d86:	2303      	movs	r3, #3
 8002d88:	e1e7      	b.n	800315a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d8a:	4b6c      	ldr	r3, [pc, #432]	; (8002f3c <HAL_RCC_OscConfig+0x2ac>)
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d1f0      	bne.n	8002d78 <HAL_RCC_OscConfig+0xe8>
 8002d96:	e000      	b.n	8002d9a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d98:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f003 0302 	and.w	r3, r3, #2
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d063      	beq.n	8002e6e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002da6:	4b65      	ldr	r3, [pc, #404]	; (8002f3c <HAL_RCC_OscConfig+0x2ac>)
 8002da8:	689b      	ldr	r3, [r3, #8]
 8002daa:	f003 030c 	and.w	r3, r3, #12
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d00b      	beq.n	8002dca <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002db2:	4b62      	ldr	r3, [pc, #392]	; (8002f3c <HAL_RCC_OscConfig+0x2ac>)
 8002db4:	689b      	ldr	r3, [r3, #8]
 8002db6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002dba:	2b08      	cmp	r3, #8
 8002dbc:	d11c      	bne.n	8002df8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002dbe:	4b5f      	ldr	r3, [pc, #380]	; (8002f3c <HAL_RCC_OscConfig+0x2ac>)
 8002dc0:	685b      	ldr	r3, [r3, #4]
 8002dc2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d116      	bne.n	8002df8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002dca:	4b5c      	ldr	r3, [pc, #368]	; (8002f3c <HAL_RCC_OscConfig+0x2ac>)
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f003 0302 	and.w	r3, r3, #2
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d005      	beq.n	8002de2 <HAL_RCC_OscConfig+0x152>
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	68db      	ldr	r3, [r3, #12]
 8002dda:	2b01      	cmp	r3, #1
 8002ddc:	d001      	beq.n	8002de2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002dde:	2301      	movs	r3, #1
 8002de0:	e1bb      	b.n	800315a <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002de2:	4b56      	ldr	r3, [pc, #344]	; (8002f3c <HAL_RCC_OscConfig+0x2ac>)
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	691b      	ldr	r3, [r3, #16]
 8002dee:	00db      	lsls	r3, r3, #3
 8002df0:	4952      	ldr	r1, [pc, #328]	; (8002f3c <HAL_RCC_OscConfig+0x2ac>)
 8002df2:	4313      	orrs	r3, r2
 8002df4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002df6:	e03a      	b.n	8002e6e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	68db      	ldr	r3, [r3, #12]
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d020      	beq.n	8002e42 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002e00:	4b4f      	ldr	r3, [pc, #316]	; (8002f40 <HAL_RCC_OscConfig+0x2b0>)
 8002e02:	2201      	movs	r2, #1
 8002e04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e06:	f7ff fbfd 	bl	8002604 <HAL_GetTick>
 8002e0a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e0c:	e008      	b.n	8002e20 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002e0e:	f7ff fbf9 	bl	8002604 <HAL_GetTick>
 8002e12:	4602      	mov	r2, r0
 8002e14:	693b      	ldr	r3, [r7, #16]
 8002e16:	1ad3      	subs	r3, r2, r3
 8002e18:	2b02      	cmp	r3, #2
 8002e1a:	d901      	bls.n	8002e20 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002e1c:	2303      	movs	r3, #3
 8002e1e:	e19c      	b.n	800315a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e20:	4b46      	ldr	r3, [pc, #280]	; (8002f3c <HAL_RCC_OscConfig+0x2ac>)
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f003 0302 	and.w	r3, r3, #2
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d0f0      	beq.n	8002e0e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e2c:	4b43      	ldr	r3, [pc, #268]	; (8002f3c <HAL_RCC_OscConfig+0x2ac>)
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	691b      	ldr	r3, [r3, #16]
 8002e38:	00db      	lsls	r3, r3, #3
 8002e3a:	4940      	ldr	r1, [pc, #256]	; (8002f3c <HAL_RCC_OscConfig+0x2ac>)
 8002e3c:	4313      	orrs	r3, r2
 8002e3e:	600b      	str	r3, [r1, #0]
 8002e40:	e015      	b.n	8002e6e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e42:	4b3f      	ldr	r3, [pc, #252]	; (8002f40 <HAL_RCC_OscConfig+0x2b0>)
 8002e44:	2200      	movs	r2, #0
 8002e46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e48:	f7ff fbdc 	bl	8002604 <HAL_GetTick>
 8002e4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e4e:	e008      	b.n	8002e62 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002e50:	f7ff fbd8 	bl	8002604 <HAL_GetTick>
 8002e54:	4602      	mov	r2, r0
 8002e56:	693b      	ldr	r3, [r7, #16]
 8002e58:	1ad3      	subs	r3, r2, r3
 8002e5a:	2b02      	cmp	r3, #2
 8002e5c:	d901      	bls.n	8002e62 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002e5e:	2303      	movs	r3, #3
 8002e60:	e17b      	b.n	800315a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e62:	4b36      	ldr	r3, [pc, #216]	; (8002f3c <HAL_RCC_OscConfig+0x2ac>)
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f003 0302 	and.w	r3, r3, #2
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d1f0      	bne.n	8002e50 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f003 0308 	and.w	r3, r3, #8
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d030      	beq.n	8002edc <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	695b      	ldr	r3, [r3, #20]
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d016      	beq.n	8002eb0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e82:	4b30      	ldr	r3, [pc, #192]	; (8002f44 <HAL_RCC_OscConfig+0x2b4>)
 8002e84:	2201      	movs	r2, #1
 8002e86:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e88:	f7ff fbbc 	bl	8002604 <HAL_GetTick>
 8002e8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e8e:	e008      	b.n	8002ea2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002e90:	f7ff fbb8 	bl	8002604 <HAL_GetTick>
 8002e94:	4602      	mov	r2, r0
 8002e96:	693b      	ldr	r3, [r7, #16]
 8002e98:	1ad3      	subs	r3, r2, r3
 8002e9a:	2b02      	cmp	r3, #2
 8002e9c:	d901      	bls.n	8002ea2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002e9e:	2303      	movs	r3, #3
 8002ea0:	e15b      	b.n	800315a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ea2:	4b26      	ldr	r3, [pc, #152]	; (8002f3c <HAL_RCC_OscConfig+0x2ac>)
 8002ea4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ea6:	f003 0302 	and.w	r3, r3, #2
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d0f0      	beq.n	8002e90 <HAL_RCC_OscConfig+0x200>
 8002eae:	e015      	b.n	8002edc <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002eb0:	4b24      	ldr	r3, [pc, #144]	; (8002f44 <HAL_RCC_OscConfig+0x2b4>)
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002eb6:	f7ff fba5 	bl	8002604 <HAL_GetTick>
 8002eba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ebc:	e008      	b.n	8002ed0 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002ebe:	f7ff fba1 	bl	8002604 <HAL_GetTick>
 8002ec2:	4602      	mov	r2, r0
 8002ec4:	693b      	ldr	r3, [r7, #16]
 8002ec6:	1ad3      	subs	r3, r2, r3
 8002ec8:	2b02      	cmp	r3, #2
 8002eca:	d901      	bls.n	8002ed0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002ecc:	2303      	movs	r3, #3
 8002ece:	e144      	b.n	800315a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ed0:	4b1a      	ldr	r3, [pc, #104]	; (8002f3c <HAL_RCC_OscConfig+0x2ac>)
 8002ed2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ed4:	f003 0302 	and.w	r3, r3, #2
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d1f0      	bne.n	8002ebe <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f003 0304 	and.w	r3, r3, #4
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	f000 80a0 	beq.w	800302a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002eea:	2300      	movs	r3, #0
 8002eec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002eee:	4b13      	ldr	r3, [pc, #76]	; (8002f3c <HAL_RCC_OscConfig+0x2ac>)
 8002ef0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ef2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d10f      	bne.n	8002f1a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002efa:	2300      	movs	r3, #0
 8002efc:	60bb      	str	r3, [r7, #8]
 8002efe:	4b0f      	ldr	r3, [pc, #60]	; (8002f3c <HAL_RCC_OscConfig+0x2ac>)
 8002f00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f02:	4a0e      	ldr	r2, [pc, #56]	; (8002f3c <HAL_RCC_OscConfig+0x2ac>)
 8002f04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f08:	6413      	str	r3, [r2, #64]	; 0x40
 8002f0a:	4b0c      	ldr	r3, [pc, #48]	; (8002f3c <HAL_RCC_OscConfig+0x2ac>)
 8002f0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f12:	60bb      	str	r3, [r7, #8]
 8002f14:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f16:	2301      	movs	r3, #1
 8002f18:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f1a:	4b0b      	ldr	r3, [pc, #44]	; (8002f48 <HAL_RCC_OscConfig+0x2b8>)
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d121      	bne.n	8002f6a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f26:	4b08      	ldr	r3, [pc, #32]	; (8002f48 <HAL_RCC_OscConfig+0x2b8>)
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	4a07      	ldr	r2, [pc, #28]	; (8002f48 <HAL_RCC_OscConfig+0x2b8>)
 8002f2c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f30:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f32:	f7ff fb67 	bl	8002604 <HAL_GetTick>
 8002f36:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f38:	e011      	b.n	8002f5e <HAL_RCC_OscConfig+0x2ce>
 8002f3a:	bf00      	nop
 8002f3c:	40023800 	.word	0x40023800
 8002f40:	42470000 	.word	0x42470000
 8002f44:	42470e80 	.word	0x42470e80
 8002f48:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f4c:	f7ff fb5a 	bl	8002604 <HAL_GetTick>
 8002f50:	4602      	mov	r2, r0
 8002f52:	693b      	ldr	r3, [r7, #16]
 8002f54:	1ad3      	subs	r3, r2, r3
 8002f56:	2b02      	cmp	r3, #2
 8002f58:	d901      	bls.n	8002f5e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8002f5a:	2303      	movs	r3, #3
 8002f5c:	e0fd      	b.n	800315a <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f5e:	4b81      	ldr	r3, [pc, #516]	; (8003164 <HAL_RCC_OscConfig+0x4d4>)
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d0f0      	beq.n	8002f4c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	689b      	ldr	r3, [r3, #8]
 8002f6e:	2b01      	cmp	r3, #1
 8002f70:	d106      	bne.n	8002f80 <HAL_RCC_OscConfig+0x2f0>
 8002f72:	4b7d      	ldr	r3, [pc, #500]	; (8003168 <HAL_RCC_OscConfig+0x4d8>)
 8002f74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f76:	4a7c      	ldr	r2, [pc, #496]	; (8003168 <HAL_RCC_OscConfig+0x4d8>)
 8002f78:	f043 0301 	orr.w	r3, r3, #1
 8002f7c:	6713      	str	r3, [r2, #112]	; 0x70
 8002f7e:	e01c      	b.n	8002fba <HAL_RCC_OscConfig+0x32a>
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	689b      	ldr	r3, [r3, #8]
 8002f84:	2b05      	cmp	r3, #5
 8002f86:	d10c      	bne.n	8002fa2 <HAL_RCC_OscConfig+0x312>
 8002f88:	4b77      	ldr	r3, [pc, #476]	; (8003168 <HAL_RCC_OscConfig+0x4d8>)
 8002f8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f8c:	4a76      	ldr	r2, [pc, #472]	; (8003168 <HAL_RCC_OscConfig+0x4d8>)
 8002f8e:	f043 0304 	orr.w	r3, r3, #4
 8002f92:	6713      	str	r3, [r2, #112]	; 0x70
 8002f94:	4b74      	ldr	r3, [pc, #464]	; (8003168 <HAL_RCC_OscConfig+0x4d8>)
 8002f96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f98:	4a73      	ldr	r2, [pc, #460]	; (8003168 <HAL_RCC_OscConfig+0x4d8>)
 8002f9a:	f043 0301 	orr.w	r3, r3, #1
 8002f9e:	6713      	str	r3, [r2, #112]	; 0x70
 8002fa0:	e00b      	b.n	8002fba <HAL_RCC_OscConfig+0x32a>
 8002fa2:	4b71      	ldr	r3, [pc, #452]	; (8003168 <HAL_RCC_OscConfig+0x4d8>)
 8002fa4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fa6:	4a70      	ldr	r2, [pc, #448]	; (8003168 <HAL_RCC_OscConfig+0x4d8>)
 8002fa8:	f023 0301 	bic.w	r3, r3, #1
 8002fac:	6713      	str	r3, [r2, #112]	; 0x70
 8002fae:	4b6e      	ldr	r3, [pc, #440]	; (8003168 <HAL_RCC_OscConfig+0x4d8>)
 8002fb0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fb2:	4a6d      	ldr	r2, [pc, #436]	; (8003168 <HAL_RCC_OscConfig+0x4d8>)
 8002fb4:	f023 0304 	bic.w	r3, r3, #4
 8002fb8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	689b      	ldr	r3, [r3, #8]
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d015      	beq.n	8002fee <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fc2:	f7ff fb1f 	bl	8002604 <HAL_GetTick>
 8002fc6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fc8:	e00a      	b.n	8002fe0 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002fca:	f7ff fb1b 	bl	8002604 <HAL_GetTick>
 8002fce:	4602      	mov	r2, r0
 8002fd0:	693b      	ldr	r3, [r7, #16]
 8002fd2:	1ad3      	subs	r3, r2, r3
 8002fd4:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fd8:	4293      	cmp	r3, r2
 8002fda:	d901      	bls.n	8002fe0 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8002fdc:	2303      	movs	r3, #3
 8002fde:	e0bc      	b.n	800315a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fe0:	4b61      	ldr	r3, [pc, #388]	; (8003168 <HAL_RCC_OscConfig+0x4d8>)
 8002fe2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fe4:	f003 0302 	and.w	r3, r3, #2
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d0ee      	beq.n	8002fca <HAL_RCC_OscConfig+0x33a>
 8002fec:	e014      	b.n	8003018 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fee:	f7ff fb09 	bl	8002604 <HAL_GetTick>
 8002ff2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ff4:	e00a      	b.n	800300c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002ff6:	f7ff fb05 	bl	8002604 <HAL_GetTick>
 8002ffa:	4602      	mov	r2, r0
 8002ffc:	693b      	ldr	r3, [r7, #16]
 8002ffe:	1ad3      	subs	r3, r2, r3
 8003000:	f241 3288 	movw	r2, #5000	; 0x1388
 8003004:	4293      	cmp	r3, r2
 8003006:	d901      	bls.n	800300c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003008:	2303      	movs	r3, #3
 800300a:	e0a6      	b.n	800315a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800300c:	4b56      	ldr	r3, [pc, #344]	; (8003168 <HAL_RCC_OscConfig+0x4d8>)
 800300e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003010:	f003 0302 	and.w	r3, r3, #2
 8003014:	2b00      	cmp	r3, #0
 8003016:	d1ee      	bne.n	8002ff6 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003018:	7dfb      	ldrb	r3, [r7, #23]
 800301a:	2b01      	cmp	r3, #1
 800301c:	d105      	bne.n	800302a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800301e:	4b52      	ldr	r3, [pc, #328]	; (8003168 <HAL_RCC_OscConfig+0x4d8>)
 8003020:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003022:	4a51      	ldr	r2, [pc, #324]	; (8003168 <HAL_RCC_OscConfig+0x4d8>)
 8003024:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003028:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	699b      	ldr	r3, [r3, #24]
 800302e:	2b00      	cmp	r3, #0
 8003030:	f000 8092 	beq.w	8003158 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003034:	4b4c      	ldr	r3, [pc, #304]	; (8003168 <HAL_RCC_OscConfig+0x4d8>)
 8003036:	689b      	ldr	r3, [r3, #8]
 8003038:	f003 030c 	and.w	r3, r3, #12
 800303c:	2b08      	cmp	r3, #8
 800303e:	d05c      	beq.n	80030fa <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	699b      	ldr	r3, [r3, #24]
 8003044:	2b02      	cmp	r3, #2
 8003046:	d141      	bne.n	80030cc <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003048:	4b48      	ldr	r3, [pc, #288]	; (800316c <HAL_RCC_OscConfig+0x4dc>)
 800304a:	2200      	movs	r2, #0
 800304c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800304e:	f7ff fad9 	bl	8002604 <HAL_GetTick>
 8003052:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003054:	e008      	b.n	8003068 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003056:	f7ff fad5 	bl	8002604 <HAL_GetTick>
 800305a:	4602      	mov	r2, r0
 800305c:	693b      	ldr	r3, [r7, #16]
 800305e:	1ad3      	subs	r3, r2, r3
 8003060:	2b02      	cmp	r3, #2
 8003062:	d901      	bls.n	8003068 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8003064:	2303      	movs	r3, #3
 8003066:	e078      	b.n	800315a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003068:	4b3f      	ldr	r3, [pc, #252]	; (8003168 <HAL_RCC_OscConfig+0x4d8>)
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003070:	2b00      	cmp	r3, #0
 8003072:	d1f0      	bne.n	8003056 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	69da      	ldr	r2, [r3, #28]
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	6a1b      	ldr	r3, [r3, #32]
 800307c:	431a      	orrs	r2, r3
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003082:	019b      	lsls	r3, r3, #6
 8003084:	431a      	orrs	r2, r3
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800308a:	085b      	lsrs	r3, r3, #1
 800308c:	3b01      	subs	r3, #1
 800308e:	041b      	lsls	r3, r3, #16
 8003090:	431a      	orrs	r2, r3
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003096:	061b      	lsls	r3, r3, #24
 8003098:	4933      	ldr	r1, [pc, #204]	; (8003168 <HAL_RCC_OscConfig+0x4d8>)
 800309a:	4313      	orrs	r3, r2
 800309c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800309e:	4b33      	ldr	r3, [pc, #204]	; (800316c <HAL_RCC_OscConfig+0x4dc>)
 80030a0:	2201      	movs	r2, #1
 80030a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030a4:	f7ff faae 	bl	8002604 <HAL_GetTick>
 80030a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030aa:	e008      	b.n	80030be <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80030ac:	f7ff faaa 	bl	8002604 <HAL_GetTick>
 80030b0:	4602      	mov	r2, r0
 80030b2:	693b      	ldr	r3, [r7, #16]
 80030b4:	1ad3      	subs	r3, r2, r3
 80030b6:	2b02      	cmp	r3, #2
 80030b8:	d901      	bls.n	80030be <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80030ba:	2303      	movs	r3, #3
 80030bc:	e04d      	b.n	800315a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030be:	4b2a      	ldr	r3, [pc, #168]	; (8003168 <HAL_RCC_OscConfig+0x4d8>)
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d0f0      	beq.n	80030ac <HAL_RCC_OscConfig+0x41c>
 80030ca:	e045      	b.n	8003158 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030cc:	4b27      	ldr	r3, [pc, #156]	; (800316c <HAL_RCC_OscConfig+0x4dc>)
 80030ce:	2200      	movs	r2, #0
 80030d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030d2:	f7ff fa97 	bl	8002604 <HAL_GetTick>
 80030d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80030d8:	e008      	b.n	80030ec <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80030da:	f7ff fa93 	bl	8002604 <HAL_GetTick>
 80030de:	4602      	mov	r2, r0
 80030e0:	693b      	ldr	r3, [r7, #16]
 80030e2:	1ad3      	subs	r3, r2, r3
 80030e4:	2b02      	cmp	r3, #2
 80030e6:	d901      	bls.n	80030ec <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80030e8:	2303      	movs	r3, #3
 80030ea:	e036      	b.n	800315a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80030ec:	4b1e      	ldr	r3, [pc, #120]	; (8003168 <HAL_RCC_OscConfig+0x4d8>)
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d1f0      	bne.n	80030da <HAL_RCC_OscConfig+0x44a>
 80030f8:	e02e      	b.n	8003158 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	699b      	ldr	r3, [r3, #24]
 80030fe:	2b01      	cmp	r3, #1
 8003100:	d101      	bne.n	8003106 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8003102:	2301      	movs	r3, #1
 8003104:	e029      	b.n	800315a <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003106:	4b18      	ldr	r3, [pc, #96]	; (8003168 <HAL_RCC_OscConfig+0x4d8>)
 8003108:	685b      	ldr	r3, [r3, #4]
 800310a:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	69db      	ldr	r3, [r3, #28]
 8003116:	429a      	cmp	r2, r3
 8003118:	d11c      	bne.n	8003154 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003124:	429a      	cmp	r2, r3
 8003126:	d115      	bne.n	8003154 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8003128:	68fa      	ldr	r2, [r7, #12]
 800312a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800312e:	4013      	ands	r3, r2
 8003130:	687a      	ldr	r2, [r7, #4]
 8003132:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003134:	4293      	cmp	r3, r2
 8003136:	d10d      	bne.n	8003154 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8003142:	429a      	cmp	r2, r3
 8003144:	d106      	bne.n	8003154 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003150:	429a      	cmp	r2, r3
 8003152:	d001      	beq.n	8003158 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8003154:	2301      	movs	r3, #1
 8003156:	e000      	b.n	800315a <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8003158:	2300      	movs	r3, #0
}
 800315a:	4618      	mov	r0, r3
 800315c:	3718      	adds	r7, #24
 800315e:	46bd      	mov	sp, r7
 8003160:	bd80      	pop	{r7, pc}
 8003162:	bf00      	nop
 8003164:	40007000 	.word	0x40007000
 8003168:	40023800 	.word	0x40023800
 800316c:	42470060 	.word	0x42470060

08003170 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	b084      	sub	sp, #16
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
 8003178:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	2b00      	cmp	r3, #0
 800317e:	d101      	bne.n	8003184 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003180:	2301      	movs	r3, #1
 8003182:	e0cc      	b.n	800331e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003184:	4b68      	ldr	r3, [pc, #416]	; (8003328 <HAL_RCC_ClockConfig+0x1b8>)
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f003 030f 	and.w	r3, r3, #15
 800318c:	683a      	ldr	r2, [r7, #0]
 800318e:	429a      	cmp	r2, r3
 8003190:	d90c      	bls.n	80031ac <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003192:	4b65      	ldr	r3, [pc, #404]	; (8003328 <HAL_RCC_ClockConfig+0x1b8>)
 8003194:	683a      	ldr	r2, [r7, #0]
 8003196:	b2d2      	uxtb	r2, r2
 8003198:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800319a:	4b63      	ldr	r3, [pc, #396]	; (8003328 <HAL_RCC_ClockConfig+0x1b8>)
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f003 030f 	and.w	r3, r3, #15
 80031a2:	683a      	ldr	r2, [r7, #0]
 80031a4:	429a      	cmp	r2, r3
 80031a6:	d001      	beq.n	80031ac <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80031a8:	2301      	movs	r3, #1
 80031aa:	e0b8      	b.n	800331e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f003 0302 	and.w	r3, r3, #2
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d020      	beq.n	80031fa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f003 0304 	and.w	r3, r3, #4
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d005      	beq.n	80031d0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80031c4:	4b59      	ldr	r3, [pc, #356]	; (800332c <HAL_RCC_ClockConfig+0x1bc>)
 80031c6:	689b      	ldr	r3, [r3, #8]
 80031c8:	4a58      	ldr	r2, [pc, #352]	; (800332c <HAL_RCC_ClockConfig+0x1bc>)
 80031ca:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80031ce:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f003 0308 	and.w	r3, r3, #8
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d005      	beq.n	80031e8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80031dc:	4b53      	ldr	r3, [pc, #332]	; (800332c <HAL_RCC_ClockConfig+0x1bc>)
 80031de:	689b      	ldr	r3, [r3, #8]
 80031e0:	4a52      	ldr	r2, [pc, #328]	; (800332c <HAL_RCC_ClockConfig+0x1bc>)
 80031e2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80031e6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80031e8:	4b50      	ldr	r3, [pc, #320]	; (800332c <HAL_RCC_ClockConfig+0x1bc>)
 80031ea:	689b      	ldr	r3, [r3, #8]
 80031ec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	689b      	ldr	r3, [r3, #8]
 80031f4:	494d      	ldr	r1, [pc, #308]	; (800332c <HAL_RCC_ClockConfig+0x1bc>)
 80031f6:	4313      	orrs	r3, r2
 80031f8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f003 0301 	and.w	r3, r3, #1
 8003202:	2b00      	cmp	r3, #0
 8003204:	d044      	beq.n	8003290 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	685b      	ldr	r3, [r3, #4]
 800320a:	2b01      	cmp	r3, #1
 800320c:	d107      	bne.n	800321e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800320e:	4b47      	ldr	r3, [pc, #284]	; (800332c <HAL_RCC_ClockConfig+0x1bc>)
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003216:	2b00      	cmp	r3, #0
 8003218:	d119      	bne.n	800324e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800321a:	2301      	movs	r3, #1
 800321c:	e07f      	b.n	800331e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	685b      	ldr	r3, [r3, #4]
 8003222:	2b02      	cmp	r3, #2
 8003224:	d003      	beq.n	800322e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800322a:	2b03      	cmp	r3, #3
 800322c:	d107      	bne.n	800323e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800322e:	4b3f      	ldr	r3, [pc, #252]	; (800332c <HAL_RCC_ClockConfig+0x1bc>)
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003236:	2b00      	cmp	r3, #0
 8003238:	d109      	bne.n	800324e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800323a:	2301      	movs	r3, #1
 800323c:	e06f      	b.n	800331e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800323e:	4b3b      	ldr	r3, [pc, #236]	; (800332c <HAL_RCC_ClockConfig+0x1bc>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f003 0302 	and.w	r3, r3, #2
 8003246:	2b00      	cmp	r3, #0
 8003248:	d101      	bne.n	800324e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800324a:	2301      	movs	r3, #1
 800324c:	e067      	b.n	800331e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800324e:	4b37      	ldr	r3, [pc, #220]	; (800332c <HAL_RCC_ClockConfig+0x1bc>)
 8003250:	689b      	ldr	r3, [r3, #8]
 8003252:	f023 0203 	bic.w	r2, r3, #3
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	685b      	ldr	r3, [r3, #4]
 800325a:	4934      	ldr	r1, [pc, #208]	; (800332c <HAL_RCC_ClockConfig+0x1bc>)
 800325c:	4313      	orrs	r3, r2
 800325e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003260:	f7ff f9d0 	bl	8002604 <HAL_GetTick>
 8003264:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003266:	e00a      	b.n	800327e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003268:	f7ff f9cc 	bl	8002604 <HAL_GetTick>
 800326c:	4602      	mov	r2, r0
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	1ad3      	subs	r3, r2, r3
 8003272:	f241 3288 	movw	r2, #5000	; 0x1388
 8003276:	4293      	cmp	r3, r2
 8003278:	d901      	bls.n	800327e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800327a:	2303      	movs	r3, #3
 800327c:	e04f      	b.n	800331e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800327e:	4b2b      	ldr	r3, [pc, #172]	; (800332c <HAL_RCC_ClockConfig+0x1bc>)
 8003280:	689b      	ldr	r3, [r3, #8]
 8003282:	f003 020c 	and.w	r2, r3, #12
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	685b      	ldr	r3, [r3, #4]
 800328a:	009b      	lsls	r3, r3, #2
 800328c:	429a      	cmp	r2, r3
 800328e:	d1eb      	bne.n	8003268 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003290:	4b25      	ldr	r3, [pc, #148]	; (8003328 <HAL_RCC_ClockConfig+0x1b8>)
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f003 030f 	and.w	r3, r3, #15
 8003298:	683a      	ldr	r2, [r7, #0]
 800329a:	429a      	cmp	r2, r3
 800329c:	d20c      	bcs.n	80032b8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800329e:	4b22      	ldr	r3, [pc, #136]	; (8003328 <HAL_RCC_ClockConfig+0x1b8>)
 80032a0:	683a      	ldr	r2, [r7, #0]
 80032a2:	b2d2      	uxtb	r2, r2
 80032a4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80032a6:	4b20      	ldr	r3, [pc, #128]	; (8003328 <HAL_RCC_ClockConfig+0x1b8>)
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f003 030f 	and.w	r3, r3, #15
 80032ae:	683a      	ldr	r2, [r7, #0]
 80032b0:	429a      	cmp	r2, r3
 80032b2:	d001      	beq.n	80032b8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80032b4:	2301      	movs	r3, #1
 80032b6:	e032      	b.n	800331e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f003 0304 	and.w	r3, r3, #4
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d008      	beq.n	80032d6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80032c4:	4b19      	ldr	r3, [pc, #100]	; (800332c <HAL_RCC_ClockConfig+0x1bc>)
 80032c6:	689b      	ldr	r3, [r3, #8]
 80032c8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	68db      	ldr	r3, [r3, #12]
 80032d0:	4916      	ldr	r1, [pc, #88]	; (800332c <HAL_RCC_ClockConfig+0x1bc>)
 80032d2:	4313      	orrs	r3, r2
 80032d4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f003 0308 	and.w	r3, r3, #8
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d009      	beq.n	80032f6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80032e2:	4b12      	ldr	r3, [pc, #72]	; (800332c <HAL_RCC_ClockConfig+0x1bc>)
 80032e4:	689b      	ldr	r3, [r3, #8]
 80032e6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	691b      	ldr	r3, [r3, #16]
 80032ee:	00db      	lsls	r3, r3, #3
 80032f0:	490e      	ldr	r1, [pc, #56]	; (800332c <HAL_RCC_ClockConfig+0x1bc>)
 80032f2:	4313      	orrs	r3, r2
 80032f4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80032f6:	f000 f821 	bl	800333c <HAL_RCC_GetSysClockFreq>
 80032fa:	4601      	mov	r1, r0
 80032fc:	4b0b      	ldr	r3, [pc, #44]	; (800332c <HAL_RCC_ClockConfig+0x1bc>)
 80032fe:	689b      	ldr	r3, [r3, #8]
 8003300:	091b      	lsrs	r3, r3, #4
 8003302:	f003 030f 	and.w	r3, r3, #15
 8003306:	4a0a      	ldr	r2, [pc, #40]	; (8003330 <HAL_RCC_ClockConfig+0x1c0>)
 8003308:	5cd3      	ldrb	r3, [r2, r3]
 800330a:	fa21 f303 	lsr.w	r3, r1, r3
 800330e:	4a09      	ldr	r2, [pc, #36]	; (8003334 <HAL_RCC_ClockConfig+0x1c4>)
 8003310:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003312:	4b09      	ldr	r3, [pc, #36]	; (8003338 <HAL_RCC_ClockConfig+0x1c8>)
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	4618      	mov	r0, r3
 8003318:	f7ff f930 	bl	800257c <HAL_InitTick>

  return HAL_OK;
 800331c:	2300      	movs	r3, #0
}
 800331e:	4618      	mov	r0, r3
 8003320:	3710      	adds	r7, #16
 8003322:	46bd      	mov	sp, r7
 8003324:	bd80      	pop	{r7, pc}
 8003326:	bf00      	nop
 8003328:	40023c00 	.word	0x40023c00
 800332c:	40023800 	.word	0x40023800
 8003330:	08006700 	.word	0x08006700
 8003334:	20000010 	.word	0x20000010
 8003338:	20000014 	.word	0x20000014

0800333c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800333c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800333e:	b085      	sub	sp, #20
 8003340:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003342:	2300      	movs	r3, #0
 8003344:	607b      	str	r3, [r7, #4]
 8003346:	2300      	movs	r3, #0
 8003348:	60fb      	str	r3, [r7, #12]
 800334a:	2300      	movs	r3, #0
 800334c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800334e:	2300      	movs	r3, #0
 8003350:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003352:	4b63      	ldr	r3, [pc, #396]	; (80034e0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003354:	689b      	ldr	r3, [r3, #8]
 8003356:	f003 030c 	and.w	r3, r3, #12
 800335a:	2b04      	cmp	r3, #4
 800335c:	d007      	beq.n	800336e <HAL_RCC_GetSysClockFreq+0x32>
 800335e:	2b08      	cmp	r3, #8
 8003360:	d008      	beq.n	8003374 <HAL_RCC_GetSysClockFreq+0x38>
 8003362:	2b00      	cmp	r3, #0
 8003364:	f040 80b4 	bne.w	80034d0 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003368:	4b5e      	ldr	r3, [pc, #376]	; (80034e4 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800336a:	60bb      	str	r3, [r7, #8]
       break;
 800336c:	e0b3      	b.n	80034d6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800336e:	4b5e      	ldr	r3, [pc, #376]	; (80034e8 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8003370:	60bb      	str	r3, [r7, #8]
      break;
 8003372:	e0b0      	b.n	80034d6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003374:	4b5a      	ldr	r3, [pc, #360]	; (80034e0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003376:	685b      	ldr	r3, [r3, #4]
 8003378:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800337c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800337e:	4b58      	ldr	r3, [pc, #352]	; (80034e0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003380:	685b      	ldr	r3, [r3, #4]
 8003382:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003386:	2b00      	cmp	r3, #0
 8003388:	d04a      	beq.n	8003420 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800338a:	4b55      	ldr	r3, [pc, #340]	; (80034e0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800338c:	685b      	ldr	r3, [r3, #4]
 800338e:	099b      	lsrs	r3, r3, #6
 8003390:	f04f 0400 	mov.w	r4, #0
 8003394:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003398:	f04f 0200 	mov.w	r2, #0
 800339c:	ea03 0501 	and.w	r5, r3, r1
 80033a0:	ea04 0602 	and.w	r6, r4, r2
 80033a4:	4629      	mov	r1, r5
 80033a6:	4632      	mov	r2, r6
 80033a8:	f04f 0300 	mov.w	r3, #0
 80033ac:	f04f 0400 	mov.w	r4, #0
 80033b0:	0154      	lsls	r4, r2, #5
 80033b2:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80033b6:	014b      	lsls	r3, r1, #5
 80033b8:	4619      	mov	r1, r3
 80033ba:	4622      	mov	r2, r4
 80033bc:	1b49      	subs	r1, r1, r5
 80033be:	eb62 0206 	sbc.w	r2, r2, r6
 80033c2:	f04f 0300 	mov.w	r3, #0
 80033c6:	f04f 0400 	mov.w	r4, #0
 80033ca:	0194      	lsls	r4, r2, #6
 80033cc:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80033d0:	018b      	lsls	r3, r1, #6
 80033d2:	1a5b      	subs	r3, r3, r1
 80033d4:	eb64 0402 	sbc.w	r4, r4, r2
 80033d8:	f04f 0100 	mov.w	r1, #0
 80033dc:	f04f 0200 	mov.w	r2, #0
 80033e0:	00e2      	lsls	r2, r4, #3
 80033e2:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80033e6:	00d9      	lsls	r1, r3, #3
 80033e8:	460b      	mov	r3, r1
 80033ea:	4614      	mov	r4, r2
 80033ec:	195b      	adds	r3, r3, r5
 80033ee:	eb44 0406 	adc.w	r4, r4, r6
 80033f2:	f04f 0100 	mov.w	r1, #0
 80033f6:	f04f 0200 	mov.w	r2, #0
 80033fa:	0262      	lsls	r2, r4, #9
 80033fc:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8003400:	0259      	lsls	r1, r3, #9
 8003402:	460b      	mov	r3, r1
 8003404:	4614      	mov	r4, r2
 8003406:	4618      	mov	r0, r3
 8003408:	4621      	mov	r1, r4
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	f04f 0400 	mov.w	r4, #0
 8003410:	461a      	mov	r2, r3
 8003412:	4623      	mov	r3, r4
 8003414:	f7fd fbbc 	bl	8000b90 <__aeabi_uldivmod>
 8003418:	4603      	mov	r3, r0
 800341a:	460c      	mov	r4, r1
 800341c:	60fb      	str	r3, [r7, #12]
 800341e:	e049      	b.n	80034b4 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003420:	4b2f      	ldr	r3, [pc, #188]	; (80034e0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003422:	685b      	ldr	r3, [r3, #4]
 8003424:	099b      	lsrs	r3, r3, #6
 8003426:	f04f 0400 	mov.w	r4, #0
 800342a:	f240 11ff 	movw	r1, #511	; 0x1ff
 800342e:	f04f 0200 	mov.w	r2, #0
 8003432:	ea03 0501 	and.w	r5, r3, r1
 8003436:	ea04 0602 	and.w	r6, r4, r2
 800343a:	4629      	mov	r1, r5
 800343c:	4632      	mov	r2, r6
 800343e:	f04f 0300 	mov.w	r3, #0
 8003442:	f04f 0400 	mov.w	r4, #0
 8003446:	0154      	lsls	r4, r2, #5
 8003448:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800344c:	014b      	lsls	r3, r1, #5
 800344e:	4619      	mov	r1, r3
 8003450:	4622      	mov	r2, r4
 8003452:	1b49      	subs	r1, r1, r5
 8003454:	eb62 0206 	sbc.w	r2, r2, r6
 8003458:	f04f 0300 	mov.w	r3, #0
 800345c:	f04f 0400 	mov.w	r4, #0
 8003460:	0194      	lsls	r4, r2, #6
 8003462:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003466:	018b      	lsls	r3, r1, #6
 8003468:	1a5b      	subs	r3, r3, r1
 800346a:	eb64 0402 	sbc.w	r4, r4, r2
 800346e:	f04f 0100 	mov.w	r1, #0
 8003472:	f04f 0200 	mov.w	r2, #0
 8003476:	00e2      	lsls	r2, r4, #3
 8003478:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800347c:	00d9      	lsls	r1, r3, #3
 800347e:	460b      	mov	r3, r1
 8003480:	4614      	mov	r4, r2
 8003482:	195b      	adds	r3, r3, r5
 8003484:	eb44 0406 	adc.w	r4, r4, r6
 8003488:	f04f 0100 	mov.w	r1, #0
 800348c:	f04f 0200 	mov.w	r2, #0
 8003490:	02a2      	lsls	r2, r4, #10
 8003492:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8003496:	0299      	lsls	r1, r3, #10
 8003498:	460b      	mov	r3, r1
 800349a:	4614      	mov	r4, r2
 800349c:	4618      	mov	r0, r3
 800349e:	4621      	mov	r1, r4
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	f04f 0400 	mov.w	r4, #0
 80034a6:	461a      	mov	r2, r3
 80034a8:	4623      	mov	r3, r4
 80034aa:	f7fd fb71 	bl	8000b90 <__aeabi_uldivmod>
 80034ae:	4603      	mov	r3, r0
 80034b0:	460c      	mov	r4, r1
 80034b2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80034b4:	4b0a      	ldr	r3, [pc, #40]	; (80034e0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80034b6:	685b      	ldr	r3, [r3, #4]
 80034b8:	0c1b      	lsrs	r3, r3, #16
 80034ba:	f003 0303 	and.w	r3, r3, #3
 80034be:	3301      	adds	r3, #1
 80034c0:	005b      	lsls	r3, r3, #1
 80034c2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80034c4:	68fa      	ldr	r2, [r7, #12]
 80034c6:	683b      	ldr	r3, [r7, #0]
 80034c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80034cc:	60bb      	str	r3, [r7, #8]
      break;
 80034ce:	e002      	b.n	80034d6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80034d0:	4b04      	ldr	r3, [pc, #16]	; (80034e4 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80034d2:	60bb      	str	r3, [r7, #8]
      break;
 80034d4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80034d6:	68bb      	ldr	r3, [r7, #8]
}
 80034d8:	4618      	mov	r0, r3
 80034da:	3714      	adds	r7, #20
 80034dc:	46bd      	mov	sp, r7
 80034de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80034e0:	40023800 	.word	0x40023800
 80034e4:	00f42400 	.word	0x00f42400
 80034e8:	007a1200 	.word	0x007a1200

080034ec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80034ec:	b480      	push	{r7}
 80034ee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80034f0:	4b03      	ldr	r3, [pc, #12]	; (8003500 <HAL_RCC_GetHCLKFreq+0x14>)
 80034f2:	681b      	ldr	r3, [r3, #0]
}
 80034f4:	4618      	mov	r0, r3
 80034f6:	46bd      	mov	sp, r7
 80034f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fc:	4770      	bx	lr
 80034fe:	bf00      	nop
 8003500:	20000010 	.word	0x20000010

08003504 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003504:	b580      	push	{r7, lr}
 8003506:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003508:	f7ff fff0 	bl	80034ec <HAL_RCC_GetHCLKFreq>
 800350c:	4601      	mov	r1, r0
 800350e:	4b05      	ldr	r3, [pc, #20]	; (8003524 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003510:	689b      	ldr	r3, [r3, #8]
 8003512:	0a9b      	lsrs	r3, r3, #10
 8003514:	f003 0307 	and.w	r3, r3, #7
 8003518:	4a03      	ldr	r2, [pc, #12]	; (8003528 <HAL_RCC_GetPCLK1Freq+0x24>)
 800351a:	5cd3      	ldrb	r3, [r2, r3]
 800351c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003520:	4618      	mov	r0, r3
 8003522:	bd80      	pop	{r7, pc}
 8003524:	40023800 	.word	0x40023800
 8003528:	08006710 	.word	0x08006710

0800352c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003530:	f7ff ffdc 	bl	80034ec <HAL_RCC_GetHCLKFreq>
 8003534:	4601      	mov	r1, r0
 8003536:	4b05      	ldr	r3, [pc, #20]	; (800354c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003538:	689b      	ldr	r3, [r3, #8]
 800353a:	0b5b      	lsrs	r3, r3, #13
 800353c:	f003 0307 	and.w	r3, r3, #7
 8003540:	4a03      	ldr	r2, [pc, #12]	; (8003550 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003542:	5cd3      	ldrb	r3, [r2, r3]
 8003544:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003548:	4618      	mov	r0, r3
 800354a:	bd80      	pop	{r7, pc}
 800354c:	40023800 	.word	0x40023800
 8003550:	08006710 	.word	0x08006710

08003554 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	b082      	sub	sp, #8
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	2b00      	cmp	r3, #0
 8003560:	d101      	bne.n	8003566 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003562:	2301      	movs	r3, #1
 8003564:	e01d      	b.n	80035a2 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800356c:	b2db      	uxtb	r3, r3
 800356e:	2b00      	cmp	r3, #0
 8003570:	d106      	bne.n	8003580 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	2200      	movs	r2, #0
 8003576:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800357a:	6878      	ldr	r0, [r7, #4]
 800357c:	f7fe fd96 	bl	80020ac <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2202      	movs	r2, #2
 8003584:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681a      	ldr	r2, [r3, #0]
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	3304      	adds	r3, #4
 8003590:	4619      	mov	r1, r3
 8003592:	4610      	mov	r0, r2
 8003594:	f000 f9d8 	bl	8003948 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2201      	movs	r2, #1
 800359c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80035a0:	2300      	movs	r3, #0
}
 80035a2:	4618      	mov	r0, r3
 80035a4:	3708      	adds	r7, #8
 80035a6:	46bd      	mov	sp, r7
 80035a8:	bd80      	pop	{r7, pc}
	...

080035ac <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	b084      	sub	sp, #16
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
 80035b4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	2201      	movs	r2, #1
 80035bc:	6839      	ldr	r1, [r7, #0]
 80035be:	4618      	mov	r0, r3
 80035c0:	f000 fc12 	bl	8003de8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	4a15      	ldr	r2, [pc, #84]	; (8003620 <HAL_TIM_PWM_Start+0x74>)
 80035ca:	4293      	cmp	r3, r2
 80035cc:	d004      	beq.n	80035d8 <HAL_TIM_PWM_Start+0x2c>
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	4a14      	ldr	r2, [pc, #80]	; (8003624 <HAL_TIM_PWM_Start+0x78>)
 80035d4:	4293      	cmp	r3, r2
 80035d6:	d101      	bne.n	80035dc <HAL_TIM_PWM_Start+0x30>
 80035d8:	2301      	movs	r3, #1
 80035da:	e000      	b.n	80035de <HAL_TIM_PWM_Start+0x32>
 80035dc:	2300      	movs	r3, #0
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d007      	beq.n	80035f2 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80035f0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	689b      	ldr	r3, [r3, #8]
 80035f8:	f003 0307 	and.w	r3, r3, #7
 80035fc:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	2b06      	cmp	r3, #6
 8003602:	d007      	beq.n	8003614 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	681a      	ldr	r2, [r3, #0]
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f042 0201 	orr.w	r2, r2, #1
 8003612:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003614:	2300      	movs	r3, #0
}
 8003616:	4618      	mov	r0, r3
 8003618:	3710      	adds	r7, #16
 800361a:	46bd      	mov	sp, r7
 800361c:	bd80      	pop	{r7, pc}
 800361e:	bf00      	nop
 8003620:	40010000 	.word	0x40010000
 8003624:	40010400 	.word	0x40010400

08003628 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	b086      	sub	sp, #24
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
 8003630:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	2b00      	cmp	r3, #0
 8003636:	d101      	bne.n	800363c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8003638:	2301      	movs	r3, #1
 800363a:	e083      	b.n	8003744 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003642:	b2db      	uxtb	r3, r3
 8003644:	2b00      	cmp	r3, #0
 8003646:	d106      	bne.n	8003656 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2200      	movs	r2, #0
 800364c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8003650:	6878      	ldr	r0, [r7, #4]
 8003652:	f7fe fd79 	bl	8002148 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	2202      	movs	r2, #2
 800365a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	689b      	ldr	r3, [r3, #8]
 8003664:	687a      	ldr	r2, [r7, #4]
 8003666:	6812      	ldr	r2, [r2, #0]
 8003668:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800366c:	f023 0307 	bic.w	r3, r3, #7
 8003670:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681a      	ldr	r2, [r3, #0]
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	3304      	adds	r3, #4
 800367a:	4619      	mov	r1, r3
 800367c:	4610      	mov	r0, r2
 800367e:	f000 f963 	bl	8003948 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	689b      	ldr	r3, [r3, #8]
 8003688:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	699b      	ldr	r3, [r3, #24]
 8003690:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	6a1b      	ldr	r3, [r3, #32]
 8003698:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800369a:	683b      	ldr	r3, [r7, #0]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	697a      	ldr	r2, [r7, #20]
 80036a0:	4313      	orrs	r3, r2
 80036a2:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80036a4:	693b      	ldr	r3, [r7, #16]
 80036a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80036aa:	f023 0303 	bic.w	r3, r3, #3
 80036ae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	689a      	ldr	r2, [r3, #8]
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	699b      	ldr	r3, [r3, #24]
 80036b8:	021b      	lsls	r3, r3, #8
 80036ba:	4313      	orrs	r3, r2
 80036bc:	693a      	ldr	r2, [r7, #16]
 80036be:	4313      	orrs	r3, r2
 80036c0:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80036c2:	693b      	ldr	r3, [r7, #16]
 80036c4:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80036c8:	f023 030c 	bic.w	r3, r3, #12
 80036cc:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80036ce:	693b      	ldr	r3, [r7, #16]
 80036d0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80036d4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80036d8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80036da:	683b      	ldr	r3, [r7, #0]
 80036dc:	68da      	ldr	r2, [r3, #12]
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	69db      	ldr	r3, [r3, #28]
 80036e2:	021b      	lsls	r3, r3, #8
 80036e4:	4313      	orrs	r3, r2
 80036e6:	693a      	ldr	r2, [r7, #16]
 80036e8:	4313      	orrs	r3, r2
 80036ea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80036ec:	683b      	ldr	r3, [r7, #0]
 80036ee:	691b      	ldr	r3, [r3, #16]
 80036f0:	011a      	lsls	r2, r3, #4
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	6a1b      	ldr	r3, [r3, #32]
 80036f6:	031b      	lsls	r3, r3, #12
 80036f8:	4313      	orrs	r3, r2
 80036fa:	693a      	ldr	r2, [r7, #16]
 80036fc:	4313      	orrs	r3, r2
 80036fe:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8003706:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800370e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	685a      	ldr	r2, [r3, #4]
 8003714:	683b      	ldr	r3, [r7, #0]
 8003716:	695b      	ldr	r3, [r3, #20]
 8003718:	011b      	lsls	r3, r3, #4
 800371a:	4313      	orrs	r3, r2
 800371c:	68fa      	ldr	r2, [r7, #12]
 800371e:	4313      	orrs	r3, r2
 8003720:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	697a      	ldr	r2, [r7, #20]
 8003728:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	693a      	ldr	r2, [r7, #16]
 8003730:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	68fa      	ldr	r2, [r7, #12]
 8003738:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	2201      	movs	r2, #1
 800373e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003742:	2300      	movs	r3, #0
}
 8003744:	4618      	mov	r0, r3
 8003746:	3718      	adds	r7, #24
 8003748:	46bd      	mov	sp, r7
 800374a:	bd80      	pop	{r7, pc}

0800374c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	b082      	sub	sp, #8
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
 8003754:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 8003756:	683b      	ldr	r3, [r7, #0]
 8003758:	2b00      	cmp	r3, #0
 800375a:	d002      	beq.n	8003762 <HAL_TIM_Encoder_Start+0x16>
 800375c:	2b04      	cmp	r3, #4
 800375e:	d008      	beq.n	8003772 <HAL_TIM_Encoder_Start+0x26>
 8003760:	e00f      	b.n	8003782 <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	2201      	movs	r2, #1
 8003768:	2100      	movs	r1, #0
 800376a:	4618      	mov	r0, r3
 800376c:	f000 fb3c 	bl	8003de8 <TIM_CCxChannelCmd>
      break;
 8003770:	e016      	b.n	80037a0 <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	2201      	movs	r2, #1
 8003778:	2104      	movs	r1, #4
 800377a:	4618      	mov	r0, r3
 800377c:	f000 fb34 	bl	8003de8 <TIM_CCxChannelCmd>
      break;
 8003780:	e00e      	b.n	80037a0 <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	2201      	movs	r2, #1
 8003788:	2100      	movs	r1, #0
 800378a:	4618      	mov	r0, r3
 800378c:	f000 fb2c 	bl	8003de8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	2201      	movs	r2, #1
 8003796:	2104      	movs	r1, #4
 8003798:	4618      	mov	r0, r3
 800379a:	f000 fb25 	bl	8003de8 <TIM_CCxChannelCmd>
      break;
 800379e:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	681a      	ldr	r2, [r3, #0]
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f042 0201 	orr.w	r2, r2, #1
 80037ae:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80037b0:	2300      	movs	r3, #0
}
 80037b2:	4618      	mov	r0, r3
 80037b4:	3708      	adds	r7, #8
 80037b6:	46bd      	mov	sp, r7
 80037b8:	bd80      	pop	{r7, pc}
	...

080037bc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	b084      	sub	sp, #16
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	60f8      	str	r0, [r7, #12]
 80037c4:	60b9      	str	r1, [r7, #8]
 80037c6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80037ce:	2b01      	cmp	r3, #1
 80037d0:	d101      	bne.n	80037d6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80037d2:	2302      	movs	r3, #2
 80037d4:	e0b4      	b.n	8003940 <HAL_TIM_PWM_ConfigChannel+0x184>
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	2201      	movs	r2, #1
 80037da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	2202      	movs	r2, #2
 80037e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	2b0c      	cmp	r3, #12
 80037ea:	f200 809f 	bhi.w	800392c <HAL_TIM_PWM_ConfigChannel+0x170>
 80037ee:	a201      	add	r2, pc, #4	; (adr r2, 80037f4 <HAL_TIM_PWM_ConfigChannel+0x38>)
 80037f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037f4:	08003829 	.word	0x08003829
 80037f8:	0800392d 	.word	0x0800392d
 80037fc:	0800392d 	.word	0x0800392d
 8003800:	0800392d 	.word	0x0800392d
 8003804:	08003869 	.word	0x08003869
 8003808:	0800392d 	.word	0x0800392d
 800380c:	0800392d 	.word	0x0800392d
 8003810:	0800392d 	.word	0x0800392d
 8003814:	080038ab 	.word	0x080038ab
 8003818:	0800392d 	.word	0x0800392d
 800381c:	0800392d 	.word	0x0800392d
 8003820:	0800392d 	.word	0x0800392d
 8003824:	080038eb 	.word	0x080038eb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	68b9      	ldr	r1, [r7, #8]
 800382e:	4618      	mov	r0, r3
 8003830:	f000 f92a 	bl	8003a88 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	699a      	ldr	r2, [r3, #24]
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f042 0208 	orr.w	r2, r2, #8
 8003842:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	699a      	ldr	r2, [r3, #24]
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f022 0204 	bic.w	r2, r2, #4
 8003852:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	6999      	ldr	r1, [r3, #24]
 800385a:	68bb      	ldr	r3, [r7, #8]
 800385c:	691a      	ldr	r2, [r3, #16]
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	430a      	orrs	r2, r1
 8003864:	619a      	str	r2, [r3, #24]
      break;
 8003866:	e062      	b.n	800392e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	68b9      	ldr	r1, [r7, #8]
 800386e:	4618      	mov	r0, r3
 8003870:	f000 f97a 	bl	8003b68 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	699a      	ldr	r2, [r3, #24]
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003882:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	699a      	ldr	r2, [r3, #24]
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003892:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	6999      	ldr	r1, [r3, #24]
 800389a:	68bb      	ldr	r3, [r7, #8]
 800389c:	691b      	ldr	r3, [r3, #16]
 800389e:	021a      	lsls	r2, r3, #8
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	430a      	orrs	r2, r1
 80038a6:	619a      	str	r2, [r3, #24]
      break;
 80038a8:	e041      	b.n	800392e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	68b9      	ldr	r1, [r7, #8]
 80038b0:	4618      	mov	r0, r3
 80038b2:	f000 f9cf 	bl	8003c54 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	69da      	ldr	r2, [r3, #28]
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f042 0208 	orr.w	r2, r2, #8
 80038c4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	69da      	ldr	r2, [r3, #28]
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f022 0204 	bic.w	r2, r2, #4
 80038d4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	69d9      	ldr	r1, [r3, #28]
 80038dc:	68bb      	ldr	r3, [r7, #8]
 80038de:	691a      	ldr	r2, [r3, #16]
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	430a      	orrs	r2, r1
 80038e6:	61da      	str	r2, [r3, #28]
      break;
 80038e8:	e021      	b.n	800392e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	68b9      	ldr	r1, [r7, #8]
 80038f0:	4618      	mov	r0, r3
 80038f2:	f000 fa23 	bl	8003d3c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	69da      	ldr	r2, [r3, #28]
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003904:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	69da      	ldr	r2, [r3, #28]
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003914:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	69d9      	ldr	r1, [r3, #28]
 800391c:	68bb      	ldr	r3, [r7, #8]
 800391e:	691b      	ldr	r3, [r3, #16]
 8003920:	021a      	lsls	r2, r3, #8
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	430a      	orrs	r2, r1
 8003928:	61da      	str	r2, [r3, #28]
      break;
 800392a:	e000      	b.n	800392e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 800392c:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	2201      	movs	r2, #1
 8003932:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	2200      	movs	r2, #0
 800393a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800393e:	2300      	movs	r3, #0
}
 8003940:	4618      	mov	r0, r3
 8003942:	3710      	adds	r7, #16
 8003944:	46bd      	mov	sp, r7
 8003946:	bd80      	pop	{r7, pc}

08003948 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003948:	b480      	push	{r7}
 800394a:	b085      	sub	sp, #20
 800394c:	af00      	add	r7, sp, #0
 800394e:	6078      	str	r0, [r7, #4]
 8003950:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	4a40      	ldr	r2, [pc, #256]	; (8003a5c <TIM_Base_SetConfig+0x114>)
 800395c:	4293      	cmp	r3, r2
 800395e:	d013      	beq.n	8003988 <TIM_Base_SetConfig+0x40>
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003966:	d00f      	beq.n	8003988 <TIM_Base_SetConfig+0x40>
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	4a3d      	ldr	r2, [pc, #244]	; (8003a60 <TIM_Base_SetConfig+0x118>)
 800396c:	4293      	cmp	r3, r2
 800396e:	d00b      	beq.n	8003988 <TIM_Base_SetConfig+0x40>
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	4a3c      	ldr	r2, [pc, #240]	; (8003a64 <TIM_Base_SetConfig+0x11c>)
 8003974:	4293      	cmp	r3, r2
 8003976:	d007      	beq.n	8003988 <TIM_Base_SetConfig+0x40>
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	4a3b      	ldr	r2, [pc, #236]	; (8003a68 <TIM_Base_SetConfig+0x120>)
 800397c:	4293      	cmp	r3, r2
 800397e:	d003      	beq.n	8003988 <TIM_Base_SetConfig+0x40>
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	4a3a      	ldr	r2, [pc, #232]	; (8003a6c <TIM_Base_SetConfig+0x124>)
 8003984:	4293      	cmp	r3, r2
 8003986:	d108      	bne.n	800399a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800398e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003990:	683b      	ldr	r3, [r7, #0]
 8003992:	685b      	ldr	r3, [r3, #4]
 8003994:	68fa      	ldr	r2, [r7, #12]
 8003996:	4313      	orrs	r3, r2
 8003998:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	4a2f      	ldr	r2, [pc, #188]	; (8003a5c <TIM_Base_SetConfig+0x114>)
 800399e:	4293      	cmp	r3, r2
 80039a0:	d02b      	beq.n	80039fa <TIM_Base_SetConfig+0xb2>
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80039a8:	d027      	beq.n	80039fa <TIM_Base_SetConfig+0xb2>
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	4a2c      	ldr	r2, [pc, #176]	; (8003a60 <TIM_Base_SetConfig+0x118>)
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d023      	beq.n	80039fa <TIM_Base_SetConfig+0xb2>
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	4a2b      	ldr	r2, [pc, #172]	; (8003a64 <TIM_Base_SetConfig+0x11c>)
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d01f      	beq.n	80039fa <TIM_Base_SetConfig+0xb2>
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	4a2a      	ldr	r2, [pc, #168]	; (8003a68 <TIM_Base_SetConfig+0x120>)
 80039be:	4293      	cmp	r3, r2
 80039c0:	d01b      	beq.n	80039fa <TIM_Base_SetConfig+0xb2>
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	4a29      	ldr	r2, [pc, #164]	; (8003a6c <TIM_Base_SetConfig+0x124>)
 80039c6:	4293      	cmp	r3, r2
 80039c8:	d017      	beq.n	80039fa <TIM_Base_SetConfig+0xb2>
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	4a28      	ldr	r2, [pc, #160]	; (8003a70 <TIM_Base_SetConfig+0x128>)
 80039ce:	4293      	cmp	r3, r2
 80039d0:	d013      	beq.n	80039fa <TIM_Base_SetConfig+0xb2>
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	4a27      	ldr	r2, [pc, #156]	; (8003a74 <TIM_Base_SetConfig+0x12c>)
 80039d6:	4293      	cmp	r3, r2
 80039d8:	d00f      	beq.n	80039fa <TIM_Base_SetConfig+0xb2>
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	4a26      	ldr	r2, [pc, #152]	; (8003a78 <TIM_Base_SetConfig+0x130>)
 80039de:	4293      	cmp	r3, r2
 80039e0:	d00b      	beq.n	80039fa <TIM_Base_SetConfig+0xb2>
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	4a25      	ldr	r2, [pc, #148]	; (8003a7c <TIM_Base_SetConfig+0x134>)
 80039e6:	4293      	cmp	r3, r2
 80039e8:	d007      	beq.n	80039fa <TIM_Base_SetConfig+0xb2>
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	4a24      	ldr	r2, [pc, #144]	; (8003a80 <TIM_Base_SetConfig+0x138>)
 80039ee:	4293      	cmp	r3, r2
 80039f0:	d003      	beq.n	80039fa <TIM_Base_SetConfig+0xb2>
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	4a23      	ldr	r2, [pc, #140]	; (8003a84 <TIM_Base_SetConfig+0x13c>)
 80039f6:	4293      	cmp	r3, r2
 80039f8:	d108      	bne.n	8003a0c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a00:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003a02:	683b      	ldr	r3, [r7, #0]
 8003a04:	68db      	ldr	r3, [r3, #12]
 8003a06:	68fa      	ldr	r2, [r7, #12]
 8003a08:	4313      	orrs	r3, r2
 8003a0a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003a12:	683b      	ldr	r3, [r7, #0]
 8003a14:	695b      	ldr	r3, [r3, #20]
 8003a16:	4313      	orrs	r3, r2
 8003a18:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	68fa      	ldr	r2, [r7, #12]
 8003a1e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003a20:	683b      	ldr	r3, [r7, #0]
 8003a22:	689a      	ldr	r2, [r3, #8]
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003a28:	683b      	ldr	r3, [r7, #0]
 8003a2a:	681a      	ldr	r2, [r3, #0]
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	4a0a      	ldr	r2, [pc, #40]	; (8003a5c <TIM_Base_SetConfig+0x114>)
 8003a34:	4293      	cmp	r3, r2
 8003a36:	d003      	beq.n	8003a40 <TIM_Base_SetConfig+0xf8>
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	4a0c      	ldr	r2, [pc, #48]	; (8003a6c <TIM_Base_SetConfig+0x124>)
 8003a3c:	4293      	cmp	r3, r2
 8003a3e:	d103      	bne.n	8003a48 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	691a      	ldr	r2, [r3, #16]
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	2201      	movs	r2, #1
 8003a4c:	615a      	str	r2, [r3, #20]
}
 8003a4e:	bf00      	nop
 8003a50:	3714      	adds	r7, #20
 8003a52:	46bd      	mov	sp, r7
 8003a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a58:	4770      	bx	lr
 8003a5a:	bf00      	nop
 8003a5c:	40010000 	.word	0x40010000
 8003a60:	40000400 	.word	0x40000400
 8003a64:	40000800 	.word	0x40000800
 8003a68:	40000c00 	.word	0x40000c00
 8003a6c:	40010400 	.word	0x40010400
 8003a70:	40014000 	.word	0x40014000
 8003a74:	40014400 	.word	0x40014400
 8003a78:	40014800 	.word	0x40014800
 8003a7c:	40001800 	.word	0x40001800
 8003a80:	40001c00 	.word	0x40001c00
 8003a84:	40002000 	.word	0x40002000

08003a88 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003a88:	b480      	push	{r7}
 8003a8a:	b087      	sub	sp, #28
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	6078      	str	r0, [r7, #4]
 8003a90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	6a1b      	ldr	r3, [r3, #32]
 8003a96:	f023 0201 	bic.w	r2, r3, #1
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	6a1b      	ldr	r3, [r3, #32]
 8003aa2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	685b      	ldr	r3, [r3, #4]
 8003aa8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	699b      	ldr	r3, [r3, #24]
 8003aae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ab6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	f023 0303 	bic.w	r3, r3, #3
 8003abe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003ac0:	683b      	ldr	r3, [r7, #0]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	68fa      	ldr	r2, [r7, #12]
 8003ac6:	4313      	orrs	r3, r2
 8003ac8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003aca:	697b      	ldr	r3, [r7, #20]
 8003acc:	f023 0302 	bic.w	r3, r3, #2
 8003ad0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003ad2:	683b      	ldr	r3, [r7, #0]
 8003ad4:	689b      	ldr	r3, [r3, #8]
 8003ad6:	697a      	ldr	r2, [r7, #20]
 8003ad8:	4313      	orrs	r3, r2
 8003ada:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	4a20      	ldr	r2, [pc, #128]	; (8003b60 <TIM_OC1_SetConfig+0xd8>)
 8003ae0:	4293      	cmp	r3, r2
 8003ae2:	d003      	beq.n	8003aec <TIM_OC1_SetConfig+0x64>
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	4a1f      	ldr	r2, [pc, #124]	; (8003b64 <TIM_OC1_SetConfig+0xdc>)
 8003ae8:	4293      	cmp	r3, r2
 8003aea:	d10c      	bne.n	8003b06 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003aec:	697b      	ldr	r3, [r7, #20]
 8003aee:	f023 0308 	bic.w	r3, r3, #8
 8003af2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	68db      	ldr	r3, [r3, #12]
 8003af8:	697a      	ldr	r2, [r7, #20]
 8003afa:	4313      	orrs	r3, r2
 8003afc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003afe:	697b      	ldr	r3, [r7, #20]
 8003b00:	f023 0304 	bic.w	r3, r3, #4
 8003b04:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	4a15      	ldr	r2, [pc, #84]	; (8003b60 <TIM_OC1_SetConfig+0xd8>)
 8003b0a:	4293      	cmp	r3, r2
 8003b0c:	d003      	beq.n	8003b16 <TIM_OC1_SetConfig+0x8e>
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	4a14      	ldr	r2, [pc, #80]	; (8003b64 <TIM_OC1_SetConfig+0xdc>)
 8003b12:	4293      	cmp	r3, r2
 8003b14:	d111      	bne.n	8003b3a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003b16:	693b      	ldr	r3, [r7, #16]
 8003b18:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003b1c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003b1e:	693b      	ldr	r3, [r7, #16]
 8003b20:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003b24:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003b26:	683b      	ldr	r3, [r7, #0]
 8003b28:	695b      	ldr	r3, [r3, #20]
 8003b2a:	693a      	ldr	r2, [r7, #16]
 8003b2c:	4313      	orrs	r3, r2
 8003b2e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003b30:	683b      	ldr	r3, [r7, #0]
 8003b32:	699b      	ldr	r3, [r3, #24]
 8003b34:	693a      	ldr	r2, [r7, #16]
 8003b36:	4313      	orrs	r3, r2
 8003b38:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	693a      	ldr	r2, [r7, #16]
 8003b3e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	68fa      	ldr	r2, [r7, #12]
 8003b44:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003b46:	683b      	ldr	r3, [r7, #0]
 8003b48:	685a      	ldr	r2, [r3, #4]
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	697a      	ldr	r2, [r7, #20]
 8003b52:	621a      	str	r2, [r3, #32]
}
 8003b54:	bf00      	nop
 8003b56:	371c      	adds	r7, #28
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5e:	4770      	bx	lr
 8003b60:	40010000 	.word	0x40010000
 8003b64:	40010400 	.word	0x40010400

08003b68 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003b68:	b480      	push	{r7}
 8003b6a:	b087      	sub	sp, #28
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
 8003b70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6a1b      	ldr	r3, [r3, #32]
 8003b76:	f023 0210 	bic.w	r2, r3, #16
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	6a1b      	ldr	r3, [r3, #32]
 8003b82:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	685b      	ldr	r3, [r3, #4]
 8003b88:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	699b      	ldr	r3, [r3, #24]
 8003b8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003b96:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b9e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003ba0:	683b      	ldr	r3, [r7, #0]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	021b      	lsls	r3, r3, #8
 8003ba6:	68fa      	ldr	r2, [r7, #12]
 8003ba8:	4313      	orrs	r3, r2
 8003baa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003bac:	697b      	ldr	r3, [r7, #20]
 8003bae:	f023 0320 	bic.w	r3, r3, #32
 8003bb2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003bb4:	683b      	ldr	r3, [r7, #0]
 8003bb6:	689b      	ldr	r3, [r3, #8]
 8003bb8:	011b      	lsls	r3, r3, #4
 8003bba:	697a      	ldr	r2, [r7, #20]
 8003bbc:	4313      	orrs	r3, r2
 8003bbe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	4a22      	ldr	r2, [pc, #136]	; (8003c4c <TIM_OC2_SetConfig+0xe4>)
 8003bc4:	4293      	cmp	r3, r2
 8003bc6:	d003      	beq.n	8003bd0 <TIM_OC2_SetConfig+0x68>
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	4a21      	ldr	r2, [pc, #132]	; (8003c50 <TIM_OC2_SetConfig+0xe8>)
 8003bcc:	4293      	cmp	r3, r2
 8003bce:	d10d      	bne.n	8003bec <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003bd0:	697b      	ldr	r3, [r7, #20]
 8003bd2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003bd6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	68db      	ldr	r3, [r3, #12]
 8003bdc:	011b      	lsls	r3, r3, #4
 8003bde:	697a      	ldr	r2, [r7, #20]
 8003be0:	4313      	orrs	r3, r2
 8003be2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003be4:	697b      	ldr	r3, [r7, #20]
 8003be6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003bea:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	4a17      	ldr	r2, [pc, #92]	; (8003c4c <TIM_OC2_SetConfig+0xe4>)
 8003bf0:	4293      	cmp	r3, r2
 8003bf2:	d003      	beq.n	8003bfc <TIM_OC2_SetConfig+0x94>
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	4a16      	ldr	r2, [pc, #88]	; (8003c50 <TIM_OC2_SetConfig+0xe8>)
 8003bf8:	4293      	cmp	r3, r2
 8003bfa:	d113      	bne.n	8003c24 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003bfc:	693b      	ldr	r3, [r7, #16]
 8003bfe:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003c02:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003c04:	693b      	ldr	r3, [r7, #16]
 8003c06:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003c0a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003c0c:	683b      	ldr	r3, [r7, #0]
 8003c0e:	695b      	ldr	r3, [r3, #20]
 8003c10:	009b      	lsls	r3, r3, #2
 8003c12:	693a      	ldr	r2, [r7, #16]
 8003c14:	4313      	orrs	r3, r2
 8003c16:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003c18:	683b      	ldr	r3, [r7, #0]
 8003c1a:	699b      	ldr	r3, [r3, #24]
 8003c1c:	009b      	lsls	r3, r3, #2
 8003c1e:	693a      	ldr	r2, [r7, #16]
 8003c20:	4313      	orrs	r3, r2
 8003c22:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	693a      	ldr	r2, [r7, #16]
 8003c28:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	68fa      	ldr	r2, [r7, #12]
 8003c2e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003c30:	683b      	ldr	r3, [r7, #0]
 8003c32:	685a      	ldr	r2, [r3, #4]
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	697a      	ldr	r2, [r7, #20]
 8003c3c:	621a      	str	r2, [r3, #32]
}
 8003c3e:	bf00      	nop
 8003c40:	371c      	adds	r7, #28
 8003c42:	46bd      	mov	sp, r7
 8003c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c48:	4770      	bx	lr
 8003c4a:	bf00      	nop
 8003c4c:	40010000 	.word	0x40010000
 8003c50:	40010400 	.word	0x40010400

08003c54 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003c54:	b480      	push	{r7}
 8003c56:	b087      	sub	sp, #28
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	6078      	str	r0, [r7, #4]
 8003c5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6a1b      	ldr	r3, [r3, #32]
 8003c62:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	6a1b      	ldr	r3, [r3, #32]
 8003c6e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	685b      	ldr	r3, [r3, #4]
 8003c74:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	69db      	ldr	r3, [r3, #28]
 8003c7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	f023 0303 	bic.w	r3, r3, #3
 8003c8a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	68fa      	ldr	r2, [r7, #12]
 8003c92:	4313      	orrs	r3, r2
 8003c94:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003c96:	697b      	ldr	r3, [r7, #20]
 8003c98:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003c9c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003c9e:	683b      	ldr	r3, [r7, #0]
 8003ca0:	689b      	ldr	r3, [r3, #8]
 8003ca2:	021b      	lsls	r3, r3, #8
 8003ca4:	697a      	ldr	r2, [r7, #20]
 8003ca6:	4313      	orrs	r3, r2
 8003ca8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	4a21      	ldr	r2, [pc, #132]	; (8003d34 <TIM_OC3_SetConfig+0xe0>)
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	d003      	beq.n	8003cba <TIM_OC3_SetConfig+0x66>
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	4a20      	ldr	r2, [pc, #128]	; (8003d38 <TIM_OC3_SetConfig+0xe4>)
 8003cb6:	4293      	cmp	r3, r2
 8003cb8:	d10d      	bne.n	8003cd6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003cba:	697b      	ldr	r3, [r7, #20]
 8003cbc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003cc0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	68db      	ldr	r3, [r3, #12]
 8003cc6:	021b      	lsls	r3, r3, #8
 8003cc8:	697a      	ldr	r2, [r7, #20]
 8003cca:	4313      	orrs	r3, r2
 8003ccc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003cce:	697b      	ldr	r3, [r7, #20]
 8003cd0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003cd4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	4a16      	ldr	r2, [pc, #88]	; (8003d34 <TIM_OC3_SetConfig+0xe0>)
 8003cda:	4293      	cmp	r3, r2
 8003cdc:	d003      	beq.n	8003ce6 <TIM_OC3_SetConfig+0x92>
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	4a15      	ldr	r2, [pc, #84]	; (8003d38 <TIM_OC3_SetConfig+0xe4>)
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	d113      	bne.n	8003d0e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003ce6:	693b      	ldr	r3, [r7, #16]
 8003ce8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003cec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003cee:	693b      	ldr	r3, [r7, #16]
 8003cf0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003cf4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003cf6:	683b      	ldr	r3, [r7, #0]
 8003cf8:	695b      	ldr	r3, [r3, #20]
 8003cfa:	011b      	lsls	r3, r3, #4
 8003cfc:	693a      	ldr	r2, [r7, #16]
 8003cfe:	4313      	orrs	r3, r2
 8003d00:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003d02:	683b      	ldr	r3, [r7, #0]
 8003d04:	699b      	ldr	r3, [r3, #24]
 8003d06:	011b      	lsls	r3, r3, #4
 8003d08:	693a      	ldr	r2, [r7, #16]
 8003d0a:	4313      	orrs	r3, r2
 8003d0c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	693a      	ldr	r2, [r7, #16]
 8003d12:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	68fa      	ldr	r2, [r7, #12]
 8003d18:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003d1a:	683b      	ldr	r3, [r7, #0]
 8003d1c:	685a      	ldr	r2, [r3, #4]
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	697a      	ldr	r2, [r7, #20]
 8003d26:	621a      	str	r2, [r3, #32]
}
 8003d28:	bf00      	nop
 8003d2a:	371c      	adds	r7, #28
 8003d2c:	46bd      	mov	sp, r7
 8003d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d32:	4770      	bx	lr
 8003d34:	40010000 	.word	0x40010000
 8003d38:	40010400 	.word	0x40010400

08003d3c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003d3c:	b480      	push	{r7}
 8003d3e:	b087      	sub	sp, #28
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]
 8003d44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	6a1b      	ldr	r3, [r3, #32]
 8003d4a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	6a1b      	ldr	r3, [r3, #32]
 8003d56:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	685b      	ldr	r3, [r3, #4]
 8003d5c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	69db      	ldr	r3, [r3, #28]
 8003d62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003d6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003d72:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003d74:	683b      	ldr	r3, [r7, #0]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	021b      	lsls	r3, r3, #8
 8003d7a:	68fa      	ldr	r2, [r7, #12]
 8003d7c:	4313      	orrs	r3, r2
 8003d7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003d80:	693b      	ldr	r3, [r7, #16]
 8003d82:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003d86:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003d88:	683b      	ldr	r3, [r7, #0]
 8003d8a:	689b      	ldr	r3, [r3, #8]
 8003d8c:	031b      	lsls	r3, r3, #12
 8003d8e:	693a      	ldr	r2, [r7, #16]
 8003d90:	4313      	orrs	r3, r2
 8003d92:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	4a12      	ldr	r2, [pc, #72]	; (8003de0 <TIM_OC4_SetConfig+0xa4>)
 8003d98:	4293      	cmp	r3, r2
 8003d9a:	d003      	beq.n	8003da4 <TIM_OC4_SetConfig+0x68>
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	4a11      	ldr	r2, [pc, #68]	; (8003de4 <TIM_OC4_SetConfig+0xa8>)
 8003da0:	4293      	cmp	r3, r2
 8003da2:	d109      	bne.n	8003db8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003da4:	697b      	ldr	r3, [r7, #20]
 8003da6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003daa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003dac:	683b      	ldr	r3, [r7, #0]
 8003dae:	695b      	ldr	r3, [r3, #20]
 8003db0:	019b      	lsls	r3, r3, #6
 8003db2:	697a      	ldr	r2, [r7, #20]
 8003db4:	4313      	orrs	r3, r2
 8003db6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	697a      	ldr	r2, [r7, #20]
 8003dbc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	68fa      	ldr	r2, [r7, #12]
 8003dc2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003dc4:	683b      	ldr	r3, [r7, #0]
 8003dc6:	685a      	ldr	r2, [r3, #4]
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	693a      	ldr	r2, [r7, #16]
 8003dd0:	621a      	str	r2, [r3, #32]
}
 8003dd2:	bf00      	nop
 8003dd4:	371c      	adds	r7, #28
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ddc:	4770      	bx	lr
 8003dde:	bf00      	nop
 8003de0:	40010000 	.word	0x40010000
 8003de4:	40010400 	.word	0x40010400

08003de8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003de8:	b480      	push	{r7}
 8003dea:	b087      	sub	sp, #28
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	60f8      	str	r0, [r7, #12]
 8003df0:	60b9      	str	r1, [r7, #8]
 8003df2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003df4:	68bb      	ldr	r3, [r7, #8]
 8003df6:	f003 031f 	and.w	r3, r3, #31
 8003dfa:	2201      	movs	r2, #1
 8003dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8003e00:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	6a1a      	ldr	r2, [r3, #32]
 8003e06:	697b      	ldr	r3, [r7, #20]
 8003e08:	43db      	mvns	r3, r3
 8003e0a:	401a      	ands	r2, r3
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	6a1a      	ldr	r2, [r3, #32]
 8003e14:	68bb      	ldr	r3, [r7, #8]
 8003e16:	f003 031f 	and.w	r3, r3, #31
 8003e1a:	6879      	ldr	r1, [r7, #4]
 8003e1c:	fa01 f303 	lsl.w	r3, r1, r3
 8003e20:	431a      	orrs	r2, r3
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	621a      	str	r2, [r3, #32]
}
 8003e26:	bf00      	nop
 8003e28:	371c      	adds	r7, #28
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e30:	4770      	bx	lr
	...

08003e34 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003e34:	b480      	push	{r7}
 8003e36:	b085      	sub	sp, #20
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	6078      	str	r0, [r7, #4]
 8003e3c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e44:	2b01      	cmp	r3, #1
 8003e46:	d101      	bne.n	8003e4c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003e48:	2302      	movs	r3, #2
 8003e4a:	e05a      	b.n	8003f02 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	2201      	movs	r2, #1
 8003e50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	2202      	movs	r2, #2
 8003e58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	685b      	ldr	r3, [r3, #4]
 8003e62:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	689b      	ldr	r3, [r3, #8]
 8003e6a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e72:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003e74:	683b      	ldr	r3, [r7, #0]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	68fa      	ldr	r2, [r7, #12]
 8003e7a:	4313      	orrs	r3, r2
 8003e7c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	68fa      	ldr	r2, [r7, #12]
 8003e84:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	4a21      	ldr	r2, [pc, #132]	; (8003f10 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003e8c:	4293      	cmp	r3, r2
 8003e8e:	d022      	beq.n	8003ed6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e98:	d01d      	beq.n	8003ed6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	4a1d      	ldr	r2, [pc, #116]	; (8003f14 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8003ea0:	4293      	cmp	r3, r2
 8003ea2:	d018      	beq.n	8003ed6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	4a1b      	ldr	r2, [pc, #108]	; (8003f18 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8003eaa:	4293      	cmp	r3, r2
 8003eac:	d013      	beq.n	8003ed6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	4a1a      	ldr	r2, [pc, #104]	; (8003f1c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8003eb4:	4293      	cmp	r3, r2
 8003eb6:	d00e      	beq.n	8003ed6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	4a18      	ldr	r2, [pc, #96]	; (8003f20 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8003ebe:	4293      	cmp	r3, r2
 8003ec0:	d009      	beq.n	8003ed6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	4a17      	ldr	r2, [pc, #92]	; (8003f24 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003ec8:	4293      	cmp	r3, r2
 8003eca:	d004      	beq.n	8003ed6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	4a15      	ldr	r2, [pc, #84]	; (8003f28 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8003ed2:	4293      	cmp	r3, r2
 8003ed4:	d10c      	bne.n	8003ef0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003ed6:	68bb      	ldr	r3, [r7, #8]
 8003ed8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003edc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003ede:	683b      	ldr	r3, [r7, #0]
 8003ee0:	685b      	ldr	r3, [r3, #4]
 8003ee2:	68ba      	ldr	r2, [r7, #8]
 8003ee4:	4313      	orrs	r3, r2
 8003ee6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	68ba      	ldr	r2, [r7, #8]
 8003eee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2201      	movs	r2, #1
 8003ef4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2200      	movs	r2, #0
 8003efc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003f00:	2300      	movs	r3, #0
}
 8003f02:	4618      	mov	r0, r3
 8003f04:	3714      	adds	r7, #20
 8003f06:	46bd      	mov	sp, r7
 8003f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0c:	4770      	bx	lr
 8003f0e:	bf00      	nop
 8003f10:	40010000 	.word	0x40010000
 8003f14:	40000400 	.word	0x40000400
 8003f18:	40000800 	.word	0x40000800
 8003f1c:	40000c00 	.word	0x40000c00
 8003f20:	40010400 	.word	0x40010400
 8003f24:	40014000 	.word	0x40014000
 8003f28:	40001800 	.word	0x40001800

08003f2c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003f2c:	b480      	push	{r7}
 8003f2e:	b085      	sub	sp, #20
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]
 8003f34:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003f36:	2300      	movs	r3, #0
 8003f38:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f40:	2b01      	cmp	r3, #1
 8003f42:	d101      	bne.n	8003f48 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003f44:	2302      	movs	r3, #2
 8003f46:	e03d      	b.n	8003fc4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2201      	movs	r2, #1
 8003f4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8003f56:	683b      	ldr	r3, [r7, #0]
 8003f58:	68db      	ldr	r3, [r3, #12]
 8003f5a:	4313      	orrs	r3, r2
 8003f5c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003f64:	683b      	ldr	r3, [r7, #0]
 8003f66:	689b      	ldr	r3, [r3, #8]
 8003f68:	4313      	orrs	r3, r2
 8003f6a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003f72:	683b      	ldr	r3, [r7, #0]
 8003f74:	685b      	ldr	r3, [r3, #4]
 8003f76:	4313      	orrs	r3, r2
 8003f78:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003f80:	683b      	ldr	r3, [r7, #0]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	4313      	orrs	r3, r2
 8003f86:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003f8e:	683b      	ldr	r3, [r7, #0]
 8003f90:	691b      	ldr	r3, [r3, #16]
 8003f92:	4313      	orrs	r3, r2
 8003f94:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8003f9c:	683b      	ldr	r3, [r7, #0]
 8003f9e:	695b      	ldr	r3, [r3, #20]
 8003fa0:	4313      	orrs	r3, r2
 8003fa2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8003faa:	683b      	ldr	r3, [r7, #0]
 8003fac:	69db      	ldr	r3, [r3, #28]
 8003fae:	4313      	orrs	r3, r2
 8003fb0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	68fa      	ldr	r2, [r7, #12]
 8003fb8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003fc2:	2300      	movs	r3, #0
}
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	3714      	adds	r7, #20
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fce:	4770      	bx	lr

08003fd0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b082      	sub	sp, #8
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d101      	bne.n	8003fe2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003fde:	2301      	movs	r3, #1
 8003fe0:	e03f      	b.n	8004062 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003fe8:	b2db      	uxtb	r3, r3
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d106      	bne.n	8003ffc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003ff6:	6878      	ldr	r0, [r7, #4]
 8003ff8:	f7fe f9ac 	bl	8002354 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	2224      	movs	r2, #36	; 0x24
 8004000:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	68da      	ldr	r2, [r3, #12]
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004012:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004014:	6878      	ldr	r0, [r7, #4]
 8004016:	f000 fab3 	bl	8004580 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	691a      	ldr	r2, [r3, #16]
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004028:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	695a      	ldr	r2, [r3, #20]
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004038:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	68da      	ldr	r2, [r3, #12]
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004048:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	2200      	movs	r2, #0
 800404e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2220      	movs	r2, #32
 8004054:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2220      	movs	r2, #32
 800405c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8004060:	2300      	movs	r3, #0
}
 8004062:	4618      	mov	r0, r3
 8004064:	3708      	adds	r7, #8
 8004066:	46bd      	mov	sp, r7
 8004068:	bd80      	pop	{r7, pc}

0800406a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800406a:	b480      	push	{r7}
 800406c:	b085      	sub	sp, #20
 800406e:	af00      	add	r7, sp, #0
 8004070:	60f8      	str	r0, [r7, #12]
 8004072:	60b9      	str	r1, [r7, #8]
 8004074:	4613      	mov	r3, r2
 8004076:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800407e:	b2db      	uxtb	r3, r3
 8004080:	2b20      	cmp	r3, #32
 8004082:	d140      	bne.n	8004106 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004084:	68bb      	ldr	r3, [r7, #8]
 8004086:	2b00      	cmp	r3, #0
 8004088:	d002      	beq.n	8004090 <HAL_UART_Receive_IT+0x26>
 800408a:	88fb      	ldrh	r3, [r7, #6]
 800408c:	2b00      	cmp	r3, #0
 800408e:	d101      	bne.n	8004094 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004090:	2301      	movs	r3, #1
 8004092:	e039      	b.n	8004108 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800409a:	2b01      	cmp	r3, #1
 800409c:	d101      	bne.n	80040a2 <HAL_UART_Receive_IT+0x38>
 800409e:	2302      	movs	r3, #2
 80040a0:	e032      	b.n	8004108 <HAL_UART_Receive_IT+0x9e>
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	2201      	movs	r2, #1
 80040a6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	68ba      	ldr	r2, [r7, #8]
 80040ae:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	88fa      	ldrh	r2, [r7, #6]
 80040b4:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	88fa      	ldrh	r2, [r7, #6]
 80040ba:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	2200      	movs	r2, #0
 80040c0:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	2222      	movs	r2, #34	; 0x22
 80040c6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	2200      	movs	r2, #0
 80040ce:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	68da      	ldr	r2, [r3, #12]
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80040e0:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	695a      	ldr	r2, [r3, #20]
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f042 0201 	orr.w	r2, r2, #1
 80040f0:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	68da      	ldr	r2, [r3, #12]
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f042 0220 	orr.w	r2, r2, #32
 8004100:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8004102:	2300      	movs	r3, #0
 8004104:	e000      	b.n	8004108 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8004106:	2302      	movs	r3, #2
  }
}
 8004108:	4618      	mov	r0, r3
 800410a:	3714      	adds	r7, #20
 800410c:	46bd      	mov	sp, r7
 800410e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004112:	4770      	bx	lr

08004114 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004114:	b580      	push	{r7, lr}
 8004116:	b088      	sub	sp, #32
 8004118:	af00      	add	r7, sp, #0
 800411a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	68db      	ldr	r3, [r3, #12]
 800412a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	695b      	ldr	r3, [r3, #20]
 8004132:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8004134:	2300      	movs	r3, #0
 8004136:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8004138:	2300      	movs	r3, #0
 800413a:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800413c:	69fb      	ldr	r3, [r7, #28]
 800413e:	f003 030f 	and.w	r3, r3, #15
 8004142:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8004144:	693b      	ldr	r3, [r7, #16]
 8004146:	2b00      	cmp	r3, #0
 8004148:	d10d      	bne.n	8004166 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800414a:	69fb      	ldr	r3, [r7, #28]
 800414c:	f003 0320 	and.w	r3, r3, #32
 8004150:	2b00      	cmp	r3, #0
 8004152:	d008      	beq.n	8004166 <HAL_UART_IRQHandler+0x52>
 8004154:	69bb      	ldr	r3, [r7, #24]
 8004156:	f003 0320 	and.w	r3, r3, #32
 800415a:	2b00      	cmp	r3, #0
 800415c:	d003      	beq.n	8004166 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800415e:	6878      	ldr	r0, [r7, #4]
 8004160:	f000 f98c 	bl	800447c <UART_Receive_IT>
      return;
 8004164:	e0d1      	b.n	800430a <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004166:	693b      	ldr	r3, [r7, #16]
 8004168:	2b00      	cmp	r3, #0
 800416a:	f000 80b0 	beq.w	80042ce <HAL_UART_IRQHandler+0x1ba>
 800416e:	697b      	ldr	r3, [r7, #20]
 8004170:	f003 0301 	and.w	r3, r3, #1
 8004174:	2b00      	cmp	r3, #0
 8004176:	d105      	bne.n	8004184 <HAL_UART_IRQHandler+0x70>
 8004178:	69bb      	ldr	r3, [r7, #24]
 800417a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800417e:	2b00      	cmp	r3, #0
 8004180:	f000 80a5 	beq.w	80042ce <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004184:	69fb      	ldr	r3, [r7, #28]
 8004186:	f003 0301 	and.w	r3, r3, #1
 800418a:	2b00      	cmp	r3, #0
 800418c:	d00a      	beq.n	80041a4 <HAL_UART_IRQHandler+0x90>
 800418e:	69bb      	ldr	r3, [r7, #24]
 8004190:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004194:	2b00      	cmp	r3, #0
 8004196:	d005      	beq.n	80041a4 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800419c:	f043 0201 	orr.w	r2, r3, #1
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80041a4:	69fb      	ldr	r3, [r7, #28]
 80041a6:	f003 0304 	and.w	r3, r3, #4
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d00a      	beq.n	80041c4 <HAL_UART_IRQHandler+0xb0>
 80041ae:	697b      	ldr	r3, [r7, #20]
 80041b0:	f003 0301 	and.w	r3, r3, #1
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d005      	beq.n	80041c4 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041bc:	f043 0202 	orr.w	r2, r3, #2
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80041c4:	69fb      	ldr	r3, [r7, #28]
 80041c6:	f003 0302 	and.w	r3, r3, #2
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d00a      	beq.n	80041e4 <HAL_UART_IRQHandler+0xd0>
 80041ce:	697b      	ldr	r3, [r7, #20]
 80041d0:	f003 0301 	and.w	r3, r3, #1
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d005      	beq.n	80041e4 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041dc:	f043 0204 	orr.w	r2, r3, #4
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80041e4:	69fb      	ldr	r3, [r7, #28]
 80041e6:	f003 0308 	and.w	r3, r3, #8
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d00f      	beq.n	800420e <HAL_UART_IRQHandler+0xfa>
 80041ee:	69bb      	ldr	r3, [r7, #24]
 80041f0:	f003 0320 	and.w	r3, r3, #32
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d104      	bne.n	8004202 <HAL_UART_IRQHandler+0xee>
 80041f8:	697b      	ldr	r3, [r7, #20]
 80041fa:	f003 0301 	and.w	r3, r3, #1
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d005      	beq.n	800420e <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004206:	f043 0208 	orr.w	r2, r3, #8
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004212:	2b00      	cmp	r3, #0
 8004214:	d078      	beq.n	8004308 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004216:	69fb      	ldr	r3, [r7, #28]
 8004218:	f003 0320 	and.w	r3, r3, #32
 800421c:	2b00      	cmp	r3, #0
 800421e:	d007      	beq.n	8004230 <HAL_UART_IRQHandler+0x11c>
 8004220:	69bb      	ldr	r3, [r7, #24]
 8004222:	f003 0320 	and.w	r3, r3, #32
 8004226:	2b00      	cmp	r3, #0
 8004228:	d002      	beq.n	8004230 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800422a:	6878      	ldr	r0, [r7, #4]
 800422c:	f000 f926 	bl	800447c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	695b      	ldr	r3, [r3, #20]
 8004236:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800423a:	2b40      	cmp	r3, #64	; 0x40
 800423c:	bf0c      	ite	eq
 800423e:	2301      	moveq	r3, #1
 8004240:	2300      	movne	r3, #0
 8004242:	b2db      	uxtb	r3, r3
 8004244:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800424a:	f003 0308 	and.w	r3, r3, #8
 800424e:	2b00      	cmp	r3, #0
 8004250:	d102      	bne.n	8004258 <HAL_UART_IRQHandler+0x144>
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	2b00      	cmp	r3, #0
 8004256:	d031      	beq.n	80042bc <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004258:	6878      	ldr	r0, [r7, #4]
 800425a:	f000 f86f 	bl	800433c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	695b      	ldr	r3, [r3, #20]
 8004264:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004268:	2b40      	cmp	r3, #64	; 0x40
 800426a:	d123      	bne.n	80042b4 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	695a      	ldr	r2, [r3, #20]
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800427a:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004280:	2b00      	cmp	r3, #0
 8004282:	d013      	beq.n	80042ac <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004288:	4a21      	ldr	r2, [pc, #132]	; (8004310 <HAL_UART_IRQHandler+0x1fc>)
 800428a:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004290:	4618      	mov	r0, r3
 8004292:	f7fe faf6 	bl	8002882 <HAL_DMA_Abort_IT>
 8004296:	4603      	mov	r3, r0
 8004298:	2b00      	cmp	r3, #0
 800429a:	d016      	beq.n	80042ca <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80042a2:	687a      	ldr	r2, [r7, #4]
 80042a4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80042a6:	4610      	mov	r0, r2
 80042a8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042aa:	e00e      	b.n	80042ca <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80042ac:	6878      	ldr	r0, [r7, #4]
 80042ae:	f000 f83b 	bl	8004328 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042b2:	e00a      	b.n	80042ca <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80042b4:	6878      	ldr	r0, [r7, #4]
 80042b6:	f000 f837 	bl	8004328 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042ba:	e006      	b.n	80042ca <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80042bc:	6878      	ldr	r0, [r7, #4]
 80042be:	f000 f833 	bl	8004328 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	2200      	movs	r2, #0
 80042c6:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80042c8:	e01e      	b.n	8004308 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042ca:	bf00      	nop
    return;
 80042cc:	e01c      	b.n	8004308 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80042ce:	69fb      	ldr	r3, [r7, #28]
 80042d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d008      	beq.n	80042ea <HAL_UART_IRQHandler+0x1d6>
 80042d8:	69bb      	ldr	r3, [r7, #24]
 80042da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d003      	beq.n	80042ea <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 80042e2:	6878      	ldr	r0, [r7, #4]
 80042e4:	f000 f85c 	bl	80043a0 <UART_Transmit_IT>
    return;
 80042e8:	e00f      	b.n	800430a <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80042ea:	69fb      	ldr	r3, [r7, #28]
 80042ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d00a      	beq.n	800430a <HAL_UART_IRQHandler+0x1f6>
 80042f4:	69bb      	ldr	r3, [r7, #24]
 80042f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d005      	beq.n	800430a <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 80042fe:	6878      	ldr	r0, [r7, #4]
 8004300:	f000 f8a4 	bl	800444c <UART_EndTransmit_IT>
    return;
 8004304:	bf00      	nop
 8004306:	e000      	b.n	800430a <HAL_UART_IRQHandler+0x1f6>
    return;
 8004308:	bf00      	nop
  }
}
 800430a:	3720      	adds	r7, #32
 800430c:	46bd      	mov	sp, r7
 800430e:	bd80      	pop	{r7, pc}
 8004310:	08004379 	.word	0x08004379

08004314 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004314:	b480      	push	{r7}
 8004316:	b083      	sub	sp, #12
 8004318:	af00      	add	r7, sp, #0
 800431a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800431c:	bf00      	nop
 800431e:	370c      	adds	r7, #12
 8004320:	46bd      	mov	sp, r7
 8004322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004326:	4770      	bx	lr

08004328 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004328:	b480      	push	{r7}
 800432a:	b083      	sub	sp, #12
 800432c:	af00      	add	r7, sp, #0
 800432e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004330:	bf00      	nop
 8004332:	370c      	adds	r7, #12
 8004334:	46bd      	mov	sp, r7
 8004336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433a:	4770      	bx	lr

0800433c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800433c:	b480      	push	{r7}
 800433e:	b083      	sub	sp, #12
 8004340:	af00      	add	r7, sp, #0
 8004342:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	68da      	ldr	r2, [r3, #12]
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004352:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	695a      	ldr	r2, [r3, #20]
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f022 0201 	bic.w	r2, r2, #1
 8004362:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2220      	movs	r2, #32
 8004368:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800436c:	bf00      	nop
 800436e:	370c      	adds	r7, #12
 8004370:	46bd      	mov	sp, r7
 8004372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004376:	4770      	bx	lr

08004378 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004378:	b580      	push	{r7, lr}
 800437a:	b084      	sub	sp, #16
 800437c:	af00      	add	r7, sp, #0
 800437e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004384:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	2200      	movs	r2, #0
 800438a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	2200      	movs	r2, #0
 8004390:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004392:	68f8      	ldr	r0, [r7, #12]
 8004394:	f7ff ffc8 	bl	8004328 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004398:	bf00      	nop
 800439a:	3710      	adds	r7, #16
 800439c:	46bd      	mov	sp, r7
 800439e:	bd80      	pop	{r7, pc}

080043a0 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80043a0:	b480      	push	{r7}
 80043a2:	b085      	sub	sp, #20
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80043ae:	b2db      	uxtb	r3, r3
 80043b0:	2b21      	cmp	r3, #33	; 0x21
 80043b2:	d144      	bne.n	800443e <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	689b      	ldr	r3, [r3, #8]
 80043b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80043bc:	d11a      	bne.n	80043f4 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6a1b      	ldr	r3, [r3, #32]
 80043c2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	881b      	ldrh	r3, [r3, #0]
 80043c8:	461a      	mov	r2, r3
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80043d2:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	691b      	ldr	r3, [r3, #16]
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d105      	bne.n	80043e8 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	6a1b      	ldr	r3, [r3, #32]
 80043e0:	1c9a      	adds	r2, r3, #2
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	621a      	str	r2, [r3, #32]
 80043e6:	e00e      	b.n	8004406 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	6a1b      	ldr	r3, [r3, #32]
 80043ec:	1c5a      	adds	r2, r3, #1
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	621a      	str	r2, [r3, #32]
 80043f2:	e008      	b.n	8004406 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	6a1b      	ldr	r3, [r3, #32]
 80043f8:	1c59      	adds	r1, r3, #1
 80043fa:	687a      	ldr	r2, [r7, #4]
 80043fc:	6211      	str	r1, [r2, #32]
 80043fe:	781a      	ldrb	r2, [r3, #0]
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800440a:	b29b      	uxth	r3, r3
 800440c:	3b01      	subs	r3, #1
 800440e:	b29b      	uxth	r3, r3
 8004410:	687a      	ldr	r2, [r7, #4]
 8004412:	4619      	mov	r1, r3
 8004414:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004416:	2b00      	cmp	r3, #0
 8004418:	d10f      	bne.n	800443a <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	68da      	ldr	r2, [r3, #12]
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004428:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	68da      	ldr	r2, [r3, #12]
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004438:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800443a:	2300      	movs	r3, #0
 800443c:	e000      	b.n	8004440 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800443e:	2302      	movs	r3, #2
  }
}
 8004440:	4618      	mov	r0, r3
 8004442:	3714      	adds	r7, #20
 8004444:	46bd      	mov	sp, r7
 8004446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444a:	4770      	bx	lr

0800444c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800444c:	b580      	push	{r7, lr}
 800444e:	b082      	sub	sp, #8
 8004450:	af00      	add	r7, sp, #0
 8004452:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	68da      	ldr	r2, [r3, #12]
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004462:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	2220      	movs	r2, #32
 8004468:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800446c:	6878      	ldr	r0, [r7, #4]
 800446e:	f7ff ff51 	bl	8004314 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004472:	2300      	movs	r3, #0
}
 8004474:	4618      	mov	r0, r3
 8004476:	3708      	adds	r7, #8
 8004478:	46bd      	mov	sp, r7
 800447a:	bd80      	pop	{r7, pc}

0800447c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800447c:	b580      	push	{r7, lr}
 800447e:	b084      	sub	sp, #16
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800448a:	b2db      	uxtb	r3, r3
 800448c:	2b22      	cmp	r3, #34	; 0x22
 800448e:	d171      	bne.n	8004574 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	689b      	ldr	r3, [r3, #8]
 8004494:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004498:	d123      	bne.n	80044e2 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800449e:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	691b      	ldr	r3, [r3, #16]
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d10e      	bne.n	80044c6 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	685b      	ldr	r3, [r3, #4]
 80044ae:	b29b      	uxth	r3, r3
 80044b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80044b4:	b29a      	uxth	r2, r3
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044be:	1c9a      	adds	r2, r3, #2
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	629a      	str	r2, [r3, #40]	; 0x28
 80044c4:	e029      	b.n	800451a <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	685b      	ldr	r3, [r3, #4]
 80044cc:	b29b      	uxth	r3, r3
 80044ce:	b2db      	uxtb	r3, r3
 80044d0:	b29a      	uxth	r2, r3
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044da:	1c5a      	adds	r2, r3, #1
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	629a      	str	r2, [r3, #40]	; 0x28
 80044e0:	e01b      	b.n	800451a <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	691b      	ldr	r3, [r3, #16]
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d10a      	bne.n	8004500 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	6858      	ldr	r0, [r3, #4]
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044f4:	1c59      	adds	r1, r3, #1
 80044f6:	687a      	ldr	r2, [r7, #4]
 80044f8:	6291      	str	r1, [r2, #40]	; 0x28
 80044fa:	b2c2      	uxtb	r2, r0
 80044fc:	701a      	strb	r2, [r3, #0]
 80044fe:	e00c      	b.n	800451a <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	685b      	ldr	r3, [r3, #4]
 8004506:	b2da      	uxtb	r2, r3
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800450c:	1c58      	adds	r0, r3, #1
 800450e:	6879      	ldr	r1, [r7, #4]
 8004510:	6288      	str	r0, [r1, #40]	; 0x28
 8004512:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004516:	b2d2      	uxtb	r2, r2
 8004518:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800451e:	b29b      	uxth	r3, r3
 8004520:	3b01      	subs	r3, #1
 8004522:	b29b      	uxth	r3, r3
 8004524:	687a      	ldr	r2, [r7, #4]
 8004526:	4619      	mov	r1, r3
 8004528:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800452a:	2b00      	cmp	r3, #0
 800452c:	d120      	bne.n	8004570 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	68da      	ldr	r2, [r3, #12]
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f022 0220 	bic.w	r2, r2, #32
 800453c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	68da      	ldr	r2, [r3, #12]
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800454c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	695a      	ldr	r2, [r3, #20]
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f022 0201 	bic.w	r2, r2, #1
 800455c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	2220      	movs	r2, #32
 8004562:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8004566:	6878      	ldr	r0, [r7, #4]
 8004568:	f7fc fcd2 	bl	8000f10 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800456c:	2300      	movs	r3, #0
 800456e:	e002      	b.n	8004576 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8004570:	2300      	movs	r3, #0
 8004572:	e000      	b.n	8004576 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8004574:	2302      	movs	r3, #2
  }
}
 8004576:	4618      	mov	r0, r3
 8004578:	3710      	adds	r7, #16
 800457a:	46bd      	mov	sp, r7
 800457c:	bd80      	pop	{r7, pc}
	...

08004580 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004580:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004584:	b085      	sub	sp, #20
 8004586:	af00      	add	r7, sp, #0
 8004588:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	691b      	ldr	r3, [r3, #16]
 8004590:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	68da      	ldr	r2, [r3, #12]
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	430a      	orrs	r2, r1
 800459e:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	689a      	ldr	r2, [r3, #8]
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	691b      	ldr	r3, [r3, #16]
 80045a8:	431a      	orrs	r2, r3
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	695b      	ldr	r3, [r3, #20]
 80045ae:	431a      	orrs	r2, r3
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	69db      	ldr	r3, [r3, #28]
 80045b4:	4313      	orrs	r3, r2
 80045b6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	68db      	ldr	r3, [r3, #12]
 80045be:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80045c2:	f023 030c 	bic.w	r3, r3, #12
 80045c6:	687a      	ldr	r2, [r7, #4]
 80045c8:	6812      	ldr	r2, [r2, #0]
 80045ca:	68f9      	ldr	r1, [r7, #12]
 80045cc:	430b      	orrs	r3, r1
 80045ce:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	695b      	ldr	r3, [r3, #20]
 80045d6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	699a      	ldr	r2, [r3, #24]
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	430a      	orrs	r2, r1
 80045e4:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	69db      	ldr	r3, [r3, #28]
 80045ea:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80045ee:	f040 818b 	bne.w	8004908 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	4ac1      	ldr	r2, [pc, #772]	; (80048fc <UART_SetConfig+0x37c>)
 80045f8:	4293      	cmp	r3, r2
 80045fa:	d005      	beq.n	8004608 <UART_SetConfig+0x88>
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	4abf      	ldr	r2, [pc, #764]	; (8004900 <UART_SetConfig+0x380>)
 8004602:	4293      	cmp	r3, r2
 8004604:	f040 80bd 	bne.w	8004782 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004608:	f7fe ff90 	bl	800352c <HAL_RCC_GetPCLK2Freq>
 800460c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800460e:	68bb      	ldr	r3, [r7, #8]
 8004610:	461d      	mov	r5, r3
 8004612:	f04f 0600 	mov.w	r6, #0
 8004616:	46a8      	mov	r8, r5
 8004618:	46b1      	mov	r9, r6
 800461a:	eb18 0308 	adds.w	r3, r8, r8
 800461e:	eb49 0409 	adc.w	r4, r9, r9
 8004622:	4698      	mov	r8, r3
 8004624:	46a1      	mov	r9, r4
 8004626:	eb18 0805 	adds.w	r8, r8, r5
 800462a:	eb49 0906 	adc.w	r9, r9, r6
 800462e:	f04f 0100 	mov.w	r1, #0
 8004632:	f04f 0200 	mov.w	r2, #0
 8004636:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800463a:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800463e:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8004642:	4688      	mov	r8, r1
 8004644:	4691      	mov	r9, r2
 8004646:	eb18 0005 	adds.w	r0, r8, r5
 800464a:	eb49 0106 	adc.w	r1, r9, r6
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	685b      	ldr	r3, [r3, #4]
 8004652:	461d      	mov	r5, r3
 8004654:	f04f 0600 	mov.w	r6, #0
 8004658:	196b      	adds	r3, r5, r5
 800465a:	eb46 0406 	adc.w	r4, r6, r6
 800465e:	461a      	mov	r2, r3
 8004660:	4623      	mov	r3, r4
 8004662:	f7fc fa95 	bl	8000b90 <__aeabi_uldivmod>
 8004666:	4603      	mov	r3, r0
 8004668:	460c      	mov	r4, r1
 800466a:	461a      	mov	r2, r3
 800466c:	4ba5      	ldr	r3, [pc, #660]	; (8004904 <UART_SetConfig+0x384>)
 800466e:	fba3 2302 	umull	r2, r3, r3, r2
 8004672:	095b      	lsrs	r3, r3, #5
 8004674:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8004678:	68bb      	ldr	r3, [r7, #8]
 800467a:	461d      	mov	r5, r3
 800467c:	f04f 0600 	mov.w	r6, #0
 8004680:	46a9      	mov	r9, r5
 8004682:	46b2      	mov	sl, r6
 8004684:	eb19 0309 	adds.w	r3, r9, r9
 8004688:	eb4a 040a 	adc.w	r4, sl, sl
 800468c:	4699      	mov	r9, r3
 800468e:	46a2      	mov	sl, r4
 8004690:	eb19 0905 	adds.w	r9, r9, r5
 8004694:	eb4a 0a06 	adc.w	sl, sl, r6
 8004698:	f04f 0100 	mov.w	r1, #0
 800469c:	f04f 0200 	mov.w	r2, #0
 80046a0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80046a4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80046a8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80046ac:	4689      	mov	r9, r1
 80046ae:	4692      	mov	sl, r2
 80046b0:	eb19 0005 	adds.w	r0, r9, r5
 80046b4:	eb4a 0106 	adc.w	r1, sl, r6
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	685b      	ldr	r3, [r3, #4]
 80046bc:	461d      	mov	r5, r3
 80046be:	f04f 0600 	mov.w	r6, #0
 80046c2:	196b      	adds	r3, r5, r5
 80046c4:	eb46 0406 	adc.w	r4, r6, r6
 80046c8:	461a      	mov	r2, r3
 80046ca:	4623      	mov	r3, r4
 80046cc:	f7fc fa60 	bl	8000b90 <__aeabi_uldivmod>
 80046d0:	4603      	mov	r3, r0
 80046d2:	460c      	mov	r4, r1
 80046d4:	461a      	mov	r2, r3
 80046d6:	4b8b      	ldr	r3, [pc, #556]	; (8004904 <UART_SetConfig+0x384>)
 80046d8:	fba3 1302 	umull	r1, r3, r3, r2
 80046dc:	095b      	lsrs	r3, r3, #5
 80046de:	2164      	movs	r1, #100	; 0x64
 80046e0:	fb01 f303 	mul.w	r3, r1, r3
 80046e4:	1ad3      	subs	r3, r2, r3
 80046e6:	00db      	lsls	r3, r3, #3
 80046e8:	3332      	adds	r3, #50	; 0x32
 80046ea:	4a86      	ldr	r2, [pc, #536]	; (8004904 <UART_SetConfig+0x384>)
 80046ec:	fba2 2303 	umull	r2, r3, r2, r3
 80046f0:	095b      	lsrs	r3, r3, #5
 80046f2:	005b      	lsls	r3, r3, #1
 80046f4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80046f8:	4498      	add	r8, r3
 80046fa:	68bb      	ldr	r3, [r7, #8]
 80046fc:	461d      	mov	r5, r3
 80046fe:	f04f 0600 	mov.w	r6, #0
 8004702:	46a9      	mov	r9, r5
 8004704:	46b2      	mov	sl, r6
 8004706:	eb19 0309 	adds.w	r3, r9, r9
 800470a:	eb4a 040a 	adc.w	r4, sl, sl
 800470e:	4699      	mov	r9, r3
 8004710:	46a2      	mov	sl, r4
 8004712:	eb19 0905 	adds.w	r9, r9, r5
 8004716:	eb4a 0a06 	adc.w	sl, sl, r6
 800471a:	f04f 0100 	mov.w	r1, #0
 800471e:	f04f 0200 	mov.w	r2, #0
 8004722:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004726:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800472a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800472e:	4689      	mov	r9, r1
 8004730:	4692      	mov	sl, r2
 8004732:	eb19 0005 	adds.w	r0, r9, r5
 8004736:	eb4a 0106 	adc.w	r1, sl, r6
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	685b      	ldr	r3, [r3, #4]
 800473e:	461d      	mov	r5, r3
 8004740:	f04f 0600 	mov.w	r6, #0
 8004744:	196b      	adds	r3, r5, r5
 8004746:	eb46 0406 	adc.w	r4, r6, r6
 800474a:	461a      	mov	r2, r3
 800474c:	4623      	mov	r3, r4
 800474e:	f7fc fa1f 	bl	8000b90 <__aeabi_uldivmod>
 8004752:	4603      	mov	r3, r0
 8004754:	460c      	mov	r4, r1
 8004756:	461a      	mov	r2, r3
 8004758:	4b6a      	ldr	r3, [pc, #424]	; (8004904 <UART_SetConfig+0x384>)
 800475a:	fba3 1302 	umull	r1, r3, r3, r2
 800475e:	095b      	lsrs	r3, r3, #5
 8004760:	2164      	movs	r1, #100	; 0x64
 8004762:	fb01 f303 	mul.w	r3, r1, r3
 8004766:	1ad3      	subs	r3, r2, r3
 8004768:	00db      	lsls	r3, r3, #3
 800476a:	3332      	adds	r3, #50	; 0x32
 800476c:	4a65      	ldr	r2, [pc, #404]	; (8004904 <UART_SetConfig+0x384>)
 800476e:	fba2 2303 	umull	r2, r3, r2, r3
 8004772:	095b      	lsrs	r3, r3, #5
 8004774:	f003 0207 	and.w	r2, r3, #7
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	4442      	add	r2, r8
 800477e:	609a      	str	r2, [r3, #8]
 8004780:	e26f      	b.n	8004c62 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004782:	f7fe febf 	bl	8003504 <HAL_RCC_GetPCLK1Freq>
 8004786:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004788:	68bb      	ldr	r3, [r7, #8]
 800478a:	461d      	mov	r5, r3
 800478c:	f04f 0600 	mov.w	r6, #0
 8004790:	46a8      	mov	r8, r5
 8004792:	46b1      	mov	r9, r6
 8004794:	eb18 0308 	adds.w	r3, r8, r8
 8004798:	eb49 0409 	adc.w	r4, r9, r9
 800479c:	4698      	mov	r8, r3
 800479e:	46a1      	mov	r9, r4
 80047a0:	eb18 0805 	adds.w	r8, r8, r5
 80047a4:	eb49 0906 	adc.w	r9, r9, r6
 80047a8:	f04f 0100 	mov.w	r1, #0
 80047ac:	f04f 0200 	mov.w	r2, #0
 80047b0:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80047b4:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80047b8:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80047bc:	4688      	mov	r8, r1
 80047be:	4691      	mov	r9, r2
 80047c0:	eb18 0005 	adds.w	r0, r8, r5
 80047c4:	eb49 0106 	adc.w	r1, r9, r6
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	685b      	ldr	r3, [r3, #4]
 80047cc:	461d      	mov	r5, r3
 80047ce:	f04f 0600 	mov.w	r6, #0
 80047d2:	196b      	adds	r3, r5, r5
 80047d4:	eb46 0406 	adc.w	r4, r6, r6
 80047d8:	461a      	mov	r2, r3
 80047da:	4623      	mov	r3, r4
 80047dc:	f7fc f9d8 	bl	8000b90 <__aeabi_uldivmod>
 80047e0:	4603      	mov	r3, r0
 80047e2:	460c      	mov	r4, r1
 80047e4:	461a      	mov	r2, r3
 80047e6:	4b47      	ldr	r3, [pc, #284]	; (8004904 <UART_SetConfig+0x384>)
 80047e8:	fba3 2302 	umull	r2, r3, r3, r2
 80047ec:	095b      	lsrs	r3, r3, #5
 80047ee:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80047f2:	68bb      	ldr	r3, [r7, #8]
 80047f4:	461d      	mov	r5, r3
 80047f6:	f04f 0600 	mov.w	r6, #0
 80047fa:	46a9      	mov	r9, r5
 80047fc:	46b2      	mov	sl, r6
 80047fe:	eb19 0309 	adds.w	r3, r9, r9
 8004802:	eb4a 040a 	adc.w	r4, sl, sl
 8004806:	4699      	mov	r9, r3
 8004808:	46a2      	mov	sl, r4
 800480a:	eb19 0905 	adds.w	r9, r9, r5
 800480e:	eb4a 0a06 	adc.w	sl, sl, r6
 8004812:	f04f 0100 	mov.w	r1, #0
 8004816:	f04f 0200 	mov.w	r2, #0
 800481a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800481e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004822:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004826:	4689      	mov	r9, r1
 8004828:	4692      	mov	sl, r2
 800482a:	eb19 0005 	adds.w	r0, r9, r5
 800482e:	eb4a 0106 	adc.w	r1, sl, r6
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	685b      	ldr	r3, [r3, #4]
 8004836:	461d      	mov	r5, r3
 8004838:	f04f 0600 	mov.w	r6, #0
 800483c:	196b      	adds	r3, r5, r5
 800483e:	eb46 0406 	adc.w	r4, r6, r6
 8004842:	461a      	mov	r2, r3
 8004844:	4623      	mov	r3, r4
 8004846:	f7fc f9a3 	bl	8000b90 <__aeabi_uldivmod>
 800484a:	4603      	mov	r3, r0
 800484c:	460c      	mov	r4, r1
 800484e:	461a      	mov	r2, r3
 8004850:	4b2c      	ldr	r3, [pc, #176]	; (8004904 <UART_SetConfig+0x384>)
 8004852:	fba3 1302 	umull	r1, r3, r3, r2
 8004856:	095b      	lsrs	r3, r3, #5
 8004858:	2164      	movs	r1, #100	; 0x64
 800485a:	fb01 f303 	mul.w	r3, r1, r3
 800485e:	1ad3      	subs	r3, r2, r3
 8004860:	00db      	lsls	r3, r3, #3
 8004862:	3332      	adds	r3, #50	; 0x32
 8004864:	4a27      	ldr	r2, [pc, #156]	; (8004904 <UART_SetConfig+0x384>)
 8004866:	fba2 2303 	umull	r2, r3, r2, r3
 800486a:	095b      	lsrs	r3, r3, #5
 800486c:	005b      	lsls	r3, r3, #1
 800486e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004872:	4498      	add	r8, r3
 8004874:	68bb      	ldr	r3, [r7, #8]
 8004876:	461d      	mov	r5, r3
 8004878:	f04f 0600 	mov.w	r6, #0
 800487c:	46a9      	mov	r9, r5
 800487e:	46b2      	mov	sl, r6
 8004880:	eb19 0309 	adds.w	r3, r9, r9
 8004884:	eb4a 040a 	adc.w	r4, sl, sl
 8004888:	4699      	mov	r9, r3
 800488a:	46a2      	mov	sl, r4
 800488c:	eb19 0905 	adds.w	r9, r9, r5
 8004890:	eb4a 0a06 	adc.w	sl, sl, r6
 8004894:	f04f 0100 	mov.w	r1, #0
 8004898:	f04f 0200 	mov.w	r2, #0
 800489c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80048a0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80048a4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80048a8:	4689      	mov	r9, r1
 80048aa:	4692      	mov	sl, r2
 80048ac:	eb19 0005 	adds.w	r0, r9, r5
 80048b0:	eb4a 0106 	adc.w	r1, sl, r6
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	685b      	ldr	r3, [r3, #4]
 80048b8:	461d      	mov	r5, r3
 80048ba:	f04f 0600 	mov.w	r6, #0
 80048be:	196b      	adds	r3, r5, r5
 80048c0:	eb46 0406 	adc.w	r4, r6, r6
 80048c4:	461a      	mov	r2, r3
 80048c6:	4623      	mov	r3, r4
 80048c8:	f7fc f962 	bl	8000b90 <__aeabi_uldivmod>
 80048cc:	4603      	mov	r3, r0
 80048ce:	460c      	mov	r4, r1
 80048d0:	461a      	mov	r2, r3
 80048d2:	4b0c      	ldr	r3, [pc, #48]	; (8004904 <UART_SetConfig+0x384>)
 80048d4:	fba3 1302 	umull	r1, r3, r3, r2
 80048d8:	095b      	lsrs	r3, r3, #5
 80048da:	2164      	movs	r1, #100	; 0x64
 80048dc:	fb01 f303 	mul.w	r3, r1, r3
 80048e0:	1ad3      	subs	r3, r2, r3
 80048e2:	00db      	lsls	r3, r3, #3
 80048e4:	3332      	adds	r3, #50	; 0x32
 80048e6:	4a07      	ldr	r2, [pc, #28]	; (8004904 <UART_SetConfig+0x384>)
 80048e8:	fba2 2303 	umull	r2, r3, r2, r3
 80048ec:	095b      	lsrs	r3, r3, #5
 80048ee:	f003 0207 	and.w	r2, r3, #7
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	4442      	add	r2, r8
 80048f8:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 80048fa:	e1b2      	b.n	8004c62 <UART_SetConfig+0x6e2>
 80048fc:	40011000 	.word	0x40011000
 8004900:	40011400 	.word	0x40011400
 8004904:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	4ad7      	ldr	r2, [pc, #860]	; (8004c6c <UART_SetConfig+0x6ec>)
 800490e:	4293      	cmp	r3, r2
 8004910:	d005      	beq.n	800491e <UART_SetConfig+0x39e>
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	4ad6      	ldr	r2, [pc, #856]	; (8004c70 <UART_SetConfig+0x6f0>)
 8004918:	4293      	cmp	r3, r2
 800491a:	f040 80d1 	bne.w	8004ac0 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800491e:	f7fe fe05 	bl	800352c <HAL_RCC_GetPCLK2Freq>
 8004922:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004924:	68bb      	ldr	r3, [r7, #8]
 8004926:	469a      	mov	sl, r3
 8004928:	f04f 0b00 	mov.w	fp, #0
 800492c:	46d0      	mov	r8, sl
 800492e:	46d9      	mov	r9, fp
 8004930:	eb18 0308 	adds.w	r3, r8, r8
 8004934:	eb49 0409 	adc.w	r4, r9, r9
 8004938:	4698      	mov	r8, r3
 800493a:	46a1      	mov	r9, r4
 800493c:	eb18 080a 	adds.w	r8, r8, sl
 8004940:	eb49 090b 	adc.w	r9, r9, fp
 8004944:	f04f 0100 	mov.w	r1, #0
 8004948:	f04f 0200 	mov.w	r2, #0
 800494c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8004950:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8004954:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8004958:	4688      	mov	r8, r1
 800495a:	4691      	mov	r9, r2
 800495c:	eb1a 0508 	adds.w	r5, sl, r8
 8004960:	eb4b 0609 	adc.w	r6, fp, r9
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	685b      	ldr	r3, [r3, #4]
 8004968:	4619      	mov	r1, r3
 800496a:	f04f 0200 	mov.w	r2, #0
 800496e:	f04f 0300 	mov.w	r3, #0
 8004972:	f04f 0400 	mov.w	r4, #0
 8004976:	0094      	lsls	r4, r2, #2
 8004978:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800497c:	008b      	lsls	r3, r1, #2
 800497e:	461a      	mov	r2, r3
 8004980:	4623      	mov	r3, r4
 8004982:	4628      	mov	r0, r5
 8004984:	4631      	mov	r1, r6
 8004986:	f7fc f903 	bl	8000b90 <__aeabi_uldivmod>
 800498a:	4603      	mov	r3, r0
 800498c:	460c      	mov	r4, r1
 800498e:	461a      	mov	r2, r3
 8004990:	4bb8      	ldr	r3, [pc, #736]	; (8004c74 <UART_SetConfig+0x6f4>)
 8004992:	fba3 2302 	umull	r2, r3, r3, r2
 8004996:	095b      	lsrs	r3, r3, #5
 8004998:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800499c:	68bb      	ldr	r3, [r7, #8]
 800499e:	469b      	mov	fp, r3
 80049a0:	f04f 0c00 	mov.w	ip, #0
 80049a4:	46d9      	mov	r9, fp
 80049a6:	46e2      	mov	sl, ip
 80049a8:	eb19 0309 	adds.w	r3, r9, r9
 80049ac:	eb4a 040a 	adc.w	r4, sl, sl
 80049b0:	4699      	mov	r9, r3
 80049b2:	46a2      	mov	sl, r4
 80049b4:	eb19 090b 	adds.w	r9, r9, fp
 80049b8:	eb4a 0a0c 	adc.w	sl, sl, ip
 80049bc:	f04f 0100 	mov.w	r1, #0
 80049c0:	f04f 0200 	mov.w	r2, #0
 80049c4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80049c8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80049cc:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80049d0:	4689      	mov	r9, r1
 80049d2:	4692      	mov	sl, r2
 80049d4:	eb1b 0509 	adds.w	r5, fp, r9
 80049d8:	eb4c 060a 	adc.w	r6, ip, sl
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	685b      	ldr	r3, [r3, #4]
 80049e0:	4619      	mov	r1, r3
 80049e2:	f04f 0200 	mov.w	r2, #0
 80049e6:	f04f 0300 	mov.w	r3, #0
 80049ea:	f04f 0400 	mov.w	r4, #0
 80049ee:	0094      	lsls	r4, r2, #2
 80049f0:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80049f4:	008b      	lsls	r3, r1, #2
 80049f6:	461a      	mov	r2, r3
 80049f8:	4623      	mov	r3, r4
 80049fa:	4628      	mov	r0, r5
 80049fc:	4631      	mov	r1, r6
 80049fe:	f7fc f8c7 	bl	8000b90 <__aeabi_uldivmod>
 8004a02:	4603      	mov	r3, r0
 8004a04:	460c      	mov	r4, r1
 8004a06:	461a      	mov	r2, r3
 8004a08:	4b9a      	ldr	r3, [pc, #616]	; (8004c74 <UART_SetConfig+0x6f4>)
 8004a0a:	fba3 1302 	umull	r1, r3, r3, r2
 8004a0e:	095b      	lsrs	r3, r3, #5
 8004a10:	2164      	movs	r1, #100	; 0x64
 8004a12:	fb01 f303 	mul.w	r3, r1, r3
 8004a16:	1ad3      	subs	r3, r2, r3
 8004a18:	011b      	lsls	r3, r3, #4
 8004a1a:	3332      	adds	r3, #50	; 0x32
 8004a1c:	4a95      	ldr	r2, [pc, #596]	; (8004c74 <UART_SetConfig+0x6f4>)
 8004a1e:	fba2 2303 	umull	r2, r3, r2, r3
 8004a22:	095b      	lsrs	r3, r3, #5
 8004a24:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004a28:	4498      	add	r8, r3
 8004a2a:	68bb      	ldr	r3, [r7, #8]
 8004a2c:	469b      	mov	fp, r3
 8004a2e:	f04f 0c00 	mov.w	ip, #0
 8004a32:	46d9      	mov	r9, fp
 8004a34:	46e2      	mov	sl, ip
 8004a36:	eb19 0309 	adds.w	r3, r9, r9
 8004a3a:	eb4a 040a 	adc.w	r4, sl, sl
 8004a3e:	4699      	mov	r9, r3
 8004a40:	46a2      	mov	sl, r4
 8004a42:	eb19 090b 	adds.w	r9, r9, fp
 8004a46:	eb4a 0a0c 	adc.w	sl, sl, ip
 8004a4a:	f04f 0100 	mov.w	r1, #0
 8004a4e:	f04f 0200 	mov.w	r2, #0
 8004a52:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004a56:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004a5a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004a5e:	4689      	mov	r9, r1
 8004a60:	4692      	mov	sl, r2
 8004a62:	eb1b 0509 	adds.w	r5, fp, r9
 8004a66:	eb4c 060a 	adc.w	r6, ip, sl
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	685b      	ldr	r3, [r3, #4]
 8004a6e:	4619      	mov	r1, r3
 8004a70:	f04f 0200 	mov.w	r2, #0
 8004a74:	f04f 0300 	mov.w	r3, #0
 8004a78:	f04f 0400 	mov.w	r4, #0
 8004a7c:	0094      	lsls	r4, r2, #2
 8004a7e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004a82:	008b      	lsls	r3, r1, #2
 8004a84:	461a      	mov	r2, r3
 8004a86:	4623      	mov	r3, r4
 8004a88:	4628      	mov	r0, r5
 8004a8a:	4631      	mov	r1, r6
 8004a8c:	f7fc f880 	bl	8000b90 <__aeabi_uldivmod>
 8004a90:	4603      	mov	r3, r0
 8004a92:	460c      	mov	r4, r1
 8004a94:	461a      	mov	r2, r3
 8004a96:	4b77      	ldr	r3, [pc, #476]	; (8004c74 <UART_SetConfig+0x6f4>)
 8004a98:	fba3 1302 	umull	r1, r3, r3, r2
 8004a9c:	095b      	lsrs	r3, r3, #5
 8004a9e:	2164      	movs	r1, #100	; 0x64
 8004aa0:	fb01 f303 	mul.w	r3, r1, r3
 8004aa4:	1ad3      	subs	r3, r2, r3
 8004aa6:	011b      	lsls	r3, r3, #4
 8004aa8:	3332      	adds	r3, #50	; 0x32
 8004aaa:	4a72      	ldr	r2, [pc, #456]	; (8004c74 <UART_SetConfig+0x6f4>)
 8004aac:	fba2 2303 	umull	r2, r3, r2, r3
 8004ab0:	095b      	lsrs	r3, r3, #5
 8004ab2:	f003 020f 	and.w	r2, r3, #15
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	4442      	add	r2, r8
 8004abc:	609a      	str	r2, [r3, #8]
 8004abe:	e0d0      	b.n	8004c62 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8004ac0:	f7fe fd20 	bl	8003504 <HAL_RCC_GetPCLK1Freq>
 8004ac4:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004ac6:	68bb      	ldr	r3, [r7, #8]
 8004ac8:	469a      	mov	sl, r3
 8004aca:	f04f 0b00 	mov.w	fp, #0
 8004ace:	46d0      	mov	r8, sl
 8004ad0:	46d9      	mov	r9, fp
 8004ad2:	eb18 0308 	adds.w	r3, r8, r8
 8004ad6:	eb49 0409 	adc.w	r4, r9, r9
 8004ada:	4698      	mov	r8, r3
 8004adc:	46a1      	mov	r9, r4
 8004ade:	eb18 080a 	adds.w	r8, r8, sl
 8004ae2:	eb49 090b 	adc.w	r9, r9, fp
 8004ae6:	f04f 0100 	mov.w	r1, #0
 8004aea:	f04f 0200 	mov.w	r2, #0
 8004aee:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8004af2:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8004af6:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8004afa:	4688      	mov	r8, r1
 8004afc:	4691      	mov	r9, r2
 8004afe:	eb1a 0508 	adds.w	r5, sl, r8
 8004b02:	eb4b 0609 	adc.w	r6, fp, r9
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	685b      	ldr	r3, [r3, #4]
 8004b0a:	4619      	mov	r1, r3
 8004b0c:	f04f 0200 	mov.w	r2, #0
 8004b10:	f04f 0300 	mov.w	r3, #0
 8004b14:	f04f 0400 	mov.w	r4, #0
 8004b18:	0094      	lsls	r4, r2, #2
 8004b1a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004b1e:	008b      	lsls	r3, r1, #2
 8004b20:	461a      	mov	r2, r3
 8004b22:	4623      	mov	r3, r4
 8004b24:	4628      	mov	r0, r5
 8004b26:	4631      	mov	r1, r6
 8004b28:	f7fc f832 	bl	8000b90 <__aeabi_uldivmod>
 8004b2c:	4603      	mov	r3, r0
 8004b2e:	460c      	mov	r4, r1
 8004b30:	461a      	mov	r2, r3
 8004b32:	4b50      	ldr	r3, [pc, #320]	; (8004c74 <UART_SetConfig+0x6f4>)
 8004b34:	fba3 2302 	umull	r2, r3, r3, r2
 8004b38:	095b      	lsrs	r3, r3, #5
 8004b3a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8004b3e:	68bb      	ldr	r3, [r7, #8]
 8004b40:	469b      	mov	fp, r3
 8004b42:	f04f 0c00 	mov.w	ip, #0
 8004b46:	46d9      	mov	r9, fp
 8004b48:	46e2      	mov	sl, ip
 8004b4a:	eb19 0309 	adds.w	r3, r9, r9
 8004b4e:	eb4a 040a 	adc.w	r4, sl, sl
 8004b52:	4699      	mov	r9, r3
 8004b54:	46a2      	mov	sl, r4
 8004b56:	eb19 090b 	adds.w	r9, r9, fp
 8004b5a:	eb4a 0a0c 	adc.w	sl, sl, ip
 8004b5e:	f04f 0100 	mov.w	r1, #0
 8004b62:	f04f 0200 	mov.w	r2, #0
 8004b66:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004b6a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004b6e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004b72:	4689      	mov	r9, r1
 8004b74:	4692      	mov	sl, r2
 8004b76:	eb1b 0509 	adds.w	r5, fp, r9
 8004b7a:	eb4c 060a 	adc.w	r6, ip, sl
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	685b      	ldr	r3, [r3, #4]
 8004b82:	4619      	mov	r1, r3
 8004b84:	f04f 0200 	mov.w	r2, #0
 8004b88:	f04f 0300 	mov.w	r3, #0
 8004b8c:	f04f 0400 	mov.w	r4, #0
 8004b90:	0094      	lsls	r4, r2, #2
 8004b92:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004b96:	008b      	lsls	r3, r1, #2
 8004b98:	461a      	mov	r2, r3
 8004b9a:	4623      	mov	r3, r4
 8004b9c:	4628      	mov	r0, r5
 8004b9e:	4631      	mov	r1, r6
 8004ba0:	f7fb fff6 	bl	8000b90 <__aeabi_uldivmod>
 8004ba4:	4603      	mov	r3, r0
 8004ba6:	460c      	mov	r4, r1
 8004ba8:	461a      	mov	r2, r3
 8004baa:	4b32      	ldr	r3, [pc, #200]	; (8004c74 <UART_SetConfig+0x6f4>)
 8004bac:	fba3 1302 	umull	r1, r3, r3, r2
 8004bb0:	095b      	lsrs	r3, r3, #5
 8004bb2:	2164      	movs	r1, #100	; 0x64
 8004bb4:	fb01 f303 	mul.w	r3, r1, r3
 8004bb8:	1ad3      	subs	r3, r2, r3
 8004bba:	011b      	lsls	r3, r3, #4
 8004bbc:	3332      	adds	r3, #50	; 0x32
 8004bbe:	4a2d      	ldr	r2, [pc, #180]	; (8004c74 <UART_SetConfig+0x6f4>)
 8004bc0:	fba2 2303 	umull	r2, r3, r2, r3
 8004bc4:	095b      	lsrs	r3, r3, #5
 8004bc6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004bca:	4498      	add	r8, r3
 8004bcc:	68bb      	ldr	r3, [r7, #8]
 8004bce:	469b      	mov	fp, r3
 8004bd0:	f04f 0c00 	mov.w	ip, #0
 8004bd4:	46d9      	mov	r9, fp
 8004bd6:	46e2      	mov	sl, ip
 8004bd8:	eb19 0309 	adds.w	r3, r9, r9
 8004bdc:	eb4a 040a 	adc.w	r4, sl, sl
 8004be0:	4699      	mov	r9, r3
 8004be2:	46a2      	mov	sl, r4
 8004be4:	eb19 090b 	adds.w	r9, r9, fp
 8004be8:	eb4a 0a0c 	adc.w	sl, sl, ip
 8004bec:	f04f 0100 	mov.w	r1, #0
 8004bf0:	f04f 0200 	mov.w	r2, #0
 8004bf4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004bf8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004bfc:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004c00:	4689      	mov	r9, r1
 8004c02:	4692      	mov	sl, r2
 8004c04:	eb1b 0509 	adds.w	r5, fp, r9
 8004c08:	eb4c 060a 	adc.w	r6, ip, sl
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	685b      	ldr	r3, [r3, #4]
 8004c10:	4619      	mov	r1, r3
 8004c12:	f04f 0200 	mov.w	r2, #0
 8004c16:	f04f 0300 	mov.w	r3, #0
 8004c1a:	f04f 0400 	mov.w	r4, #0
 8004c1e:	0094      	lsls	r4, r2, #2
 8004c20:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004c24:	008b      	lsls	r3, r1, #2
 8004c26:	461a      	mov	r2, r3
 8004c28:	4623      	mov	r3, r4
 8004c2a:	4628      	mov	r0, r5
 8004c2c:	4631      	mov	r1, r6
 8004c2e:	f7fb ffaf 	bl	8000b90 <__aeabi_uldivmod>
 8004c32:	4603      	mov	r3, r0
 8004c34:	460c      	mov	r4, r1
 8004c36:	461a      	mov	r2, r3
 8004c38:	4b0e      	ldr	r3, [pc, #56]	; (8004c74 <UART_SetConfig+0x6f4>)
 8004c3a:	fba3 1302 	umull	r1, r3, r3, r2
 8004c3e:	095b      	lsrs	r3, r3, #5
 8004c40:	2164      	movs	r1, #100	; 0x64
 8004c42:	fb01 f303 	mul.w	r3, r1, r3
 8004c46:	1ad3      	subs	r3, r2, r3
 8004c48:	011b      	lsls	r3, r3, #4
 8004c4a:	3332      	adds	r3, #50	; 0x32
 8004c4c:	4a09      	ldr	r2, [pc, #36]	; (8004c74 <UART_SetConfig+0x6f4>)
 8004c4e:	fba2 2303 	umull	r2, r3, r2, r3
 8004c52:	095b      	lsrs	r3, r3, #5
 8004c54:	f003 020f 	and.w	r2, r3, #15
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	4442      	add	r2, r8
 8004c5e:	609a      	str	r2, [r3, #8]
}
 8004c60:	e7ff      	b.n	8004c62 <UART_SetConfig+0x6e2>
 8004c62:	bf00      	nop
 8004c64:	3714      	adds	r7, #20
 8004c66:	46bd      	mov	sp, r7
 8004c68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c6c:	40011000 	.word	0x40011000
 8004c70:	40011400 	.word	0x40011400
 8004c74:	51eb851f 	.word	0x51eb851f

08004c78 <__errno>:
 8004c78:	4b01      	ldr	r3, [pc, #4]	; (8004c80 <__errno+0x8>)
 8004c7a:	6818      	ldr	r0, [r3, #0]
 8004c7c:	4770      	bx	lr
 8004c7e:	bf00      	nop
 8004c80:	2000001c 	.word	0x2000001c

08004c84 <__libc_init_array>:
 8004c84:	b570      	push	{r4, r5, r6, lr}
 8004c86:	4e0d      	ldr	r6, [pc, #52]	; (8004cbc <__libc_init_array+0x38>)
 8004c88:	4c0d      	ldr	r4, [pc, #52]	; (8004cc0 <__libc_init_array+0x3c>)
 8004c8a:	1ba4      	subs	r4, r4, r6
 8004c8c:	10a4      	asrs	r4, r4, #2
 8004c8e:	2500      	movs	r5, #0
 8004c90:	42a5      	cmp	r5, r4
 8004c92:	d109      	bne.n	8004ca8 <__libc_init_array+0x24>
 8004c94:	4e0b      	ldr	r6, [pc, #44]	; (8004cc4 <__libc_init_array+0x40>)
 8004c96:	4c0c      	ldr	r4, [pc, #48]	; (8004cc8 <__libc_init_array+0x44>)
 8004c98:	f001 fd24 	bl	80066e4 <_init>
 8004c9c:	1ba4      	subs	r4, r4, r6
 8004c9e:	10a4      	asrs	r4, r4, #2
 8004ca0:	2500      	movs	r5, #0
 8004ca2:	42a5      	cmp	r5, r4
 8004ca4:	d105      	bne.n	8004cb2 <__libc_init_array+0x2e>
 8004ca6:	bd70      	pop	{r4, r5, r6, pc}
 8004ca8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004cac:	4798      	blx	r3
 8004cae:	3501      	adds	r5, #1
 8004cb0:	e7ee      	b.n	8004c90 <__libc_init_array+0xc>
 8004cb2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004cb6:	4798      	blx	r3
 8004cb8:	3501      	adds	r5, #1
 8004cba:	e7f2      	b.n	8004ca2 <__libc_init_array+0x1e>
 8004cbc:	080067b0 	.word	0x080067b0
 8004cc0:	080067b0 	.word	0x080067b0
 8004cc4:	080067b0 	.word	0x080067b0
 8004cc8:	080067b4 	.word	0x080067b4

08004ccc <memset>:
 8004ccc:	4402      	add	r2, r0
 8004cce:	4603      	mov	r3, r0
 8004cd0:	4293      	cmp	r3, r2
 8004cd2:	d100      	bne.n	8004cd6 <memset+0xa>
 8004cd4:	4770      	bx	lr
 8004cd6:	f803 1b01 	strb.w	r1, [r3], #1
 8004cda:	e7f9      	b.n	8004cd0 <memset+0x4>
 8004cdc:	0000      	movs	r0, r0
	...

08004ce0 <atan>:
 8004ce0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ce4:	ec55 4b10 	vmov	r4, r5, d0
 8004ce8:	4bc3      	ldr	r3, [pc, #780]	; (8004ff8 <atan+0x318>)
 8004cea:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8004cee:	429e      	cmp	r6, r3
 8004cf0:	46ab      	mov	fp, r5
 8004cf2:	dd18      	ble.n	8004d26 <atan+0x46>
 8004cf4:	4bc1      	ldr	r3, [pc, #772]	; (8004ffc <atan+0x31c>)
 8004cf6:	429e      	cmp	r6, r3
 8004cf8:	dc01      	bgt.n	8004cfe <atan+0x1e>
 8004cfa:	d109      	bne.n	8004d10 <atan+0x30>
 8004cfc:	b144      	cbz	r4, 8004d10 <atan+0x30>
 8004cfe:	4622      	mov	r2, r4
 8004d00:	462b      	mov	r3, r5
 8004d02:	4620      	mov	r0, r4
 8004d04:	4629      	mov	r1, r5
 8004d06:	f7fb fa65 	bl	80001d4 <__adddf3>
 8004d0a:	4604      	mov	r4, r0
 8004d0c:	460d      	mov	r5, r1
 8004d0e:	e006      	b.n	8004d1e <atan+0x3e>
 8004d10:	f1bb 0f00 	cmp.w	fp, #0
 8004d14:	f340 8131 	ble.w	8004f7a <atan+0x29a>
 8004d18:	a59b      	add	r5, pc, #620	; (adr r5, 8004f88 <atan+0x2a8>)
 8004d1a:	e9d5 4500 	ldrd	r4, r5, [r5]
 8004d1e:	ec45 4b10 	vmov	d0, r4, r5
 8004d22:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d26:	4bb6      	ldr	r3, [pc, #728]	; (8005000 <atan+0x320>)
 8004d28:	429e      	cmp	r6, r3
 8004d2a:	dc14      	bgt.n	8004d56 <atan+0x76>
 8004d2c:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8004d30:	429e      	cmp	r6, r3
 8004d32:	dc0d      	bgt.n	8004d50 <atan+0x70>
 8004d34:	a396      	add	r3, pc, #600	; (adr r3, 8004f90 <atan+0x2b0>)
 8004d36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d3a:	ee10 0a10 	vmov	r0, s0
 8004d3e:	4629      	mov	r1, r5
 8004d40:	f7fb fa48 	bl	80001d4 <__adddf3>
 8004d44:	2200      	movs	r2, #0
 8004d46:	4baf      	ldr	r3, [pc, #700]	; (8005004 <atan+0x324>)
 8004d48:	f7fb fe8a 	bl	8000a60 <__aeabi_dcmpgt>
 8004d4c:	2800      	cmp	r0, #0
 8004d4e:	d1e6      	bne.n	8004d1e <atan+0x3e>
 8004d50:	f04f 3aff 	mov.w	sl, #4294967295
 8004d54:	e02b      	b.n	8004dae <atan+0xce>
 8004d56:	f000 f963 	bl	8005020 <fabs>
 8004d5a:	4bab      	ldr	r3, [pc, #684]	; (8005008 <atan+0x328>)
 8004d5c:	429e      	cmp	r6, r3
 8004d5e:	ec55 4b10 	vmov	r4, r5, d0
 8004d62:	f300 80bf 	bgt.w	8004ee4 <atan+0x204>
 8004d66:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 8004d6a:	429e      	cmp	r6, r3
 8004d6c:	f300 80a0 	bgt.w	8004eb0 <atan+0x1d0>
 8004d70:	ee10 2a10 	vmov	r2, s0
 8004d74:	ee10 0a10 	vmov	r0, s0
 8004d78:	462b      	mov	r3, r5
 8004d7a:	4629      	mov	r1, r5
 8004d7c:	f7fb fa2a 	bl	80001d4 <__adddf3>
 8004d80:	2200      	movs	r2, #0
 8004d82:	4ba0      	ldr	r3, [pc, #640]	; (8005004 <atan+0x324>)
 8004d84:	f7fb fa24 	bl	80001d0 <__aeabi_dsub>
 8004d88:	2200      	movs	r2, #0
 8004d8a:	4606      	mov	r6, r0
 8004d8c:	460f      	mov	r7, r1
 8004d8e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004d92:	4620      	mov	r0, r4
 8004d94:	4629      	mov	r1, r5
 8004d96:	f7fb fa1d 	bl	80001d4 <__adddf3>
 8004d9a:	4602      	mov	r2, r0
 8004d9c:	460b      	mov	r3, r1
 8004d9e:	4630      	mov	r0, r6
 8004da0:	4639      	mov	r1, r7
 8004da2:	f7fb fcf7 	bl	8000794 <__aeabi_ddiv>
 8004da6:	f04f 0a00 	mov.w	sl, #0
 8004daa:	4604      	mov	r4, r0
 8004dac:	460d      	mov	r5, r1
 8004dae:	4622      	mov	r2, r4
 8004db0:	462b      	mov	r3, r5
 8004db2:	4620      	mov	r0, r4
 8004db4:	4629      	mov	r1, r5
 8004db6:	f7fb fbc3 	bl	8000540 <__aeabi_dmul>
 8004dba:	4602      	mov	r2, r0
 8004dbc:	460b      	mov	r3, r1
 8004dbe:	4680      	mov	r8, r0
 8004dc0:	4689      	mov	r9, r1
 8004dc2:	f7fb fbbd 	bl	8000540 <__aeabi_dmul>
 8004dc6:	a374      	add	r3, pc, #464	; (adr r3, 8004f98 <atan+0x2b8>)
 8004dc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dcc:	4606      	mov	r6, r0
 8004dce:	460f      	mov	r7, r1
 8004dd0:	f7fb fbb6 	bl	8000540 <__aeabi_dmul>
 8004dd4:	a372      	add	r3, pc, #456	; (adr r3, 8004fa0 <atan+0x2c0>)
 8004dd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dda:	f7fb f9fb 	bl	80001d4 <__adddf3>
 8004dde:	4632      	mov	r2, r6
 8004de0:	463b      	mov	r3, r7
 8004de2:	f7fb fbad 	bl	8000540 <__aeabi_dmul>
 8004de6:	a370      	add	r3, pc, #448	; (adr r3, 8004fa8 <atan+0x2c8>)
 8004de8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dec:	f7fb f9f2 	bl	80001d4 <__adddf3>
 8004df0:	4632      	mov	r2, r6
 8004df2:	463b      	mov	r3, r7
 8004df4:	f7fb fba4 	bl	8000540 <__aeabi_dmul>
 8004df8:	a36d      	add	r3, pc, #436	; (adr r3, 8004fb0 <atan+0x2d0>)
 8004dfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dfe:	f7fb f9e9 	bl	80001d4 <__adddf3>
 8004e02:	4632      	mov	r2, r6
 8004e04:	463b      	mov	r3, r7
 8004e06:	f7fb fb9b 	bl	8000540 <__aeabi_dmul>
 8004e0a:	a36b      	add	r3, pc, #428	; (adr r3, 8004fb8 <atan+0x2d8>)
 8004e0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e10:	f7fb f9e0 	bl	80001d4 <__adddf3>
 8004e14:	4632      	mov	r2, r6
 8004e16:	463b      	mov	r3, r7
 8004e18:	f7fb fb92 	bl	8000540 <__aeabi_dmul>
 8004e1c:	a368      	add	r3, pc, #416	; (adr r3, 8004fc0 <atan+0x2e0>)
 8004e1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e22:	f7fb f9d7 	bl	80001d4 <__adddf3>
 8004e26:	4642      	mov	r2, r8
 8004e28:	464b      	mov	r3, r9
 8004e2a:	f7fb fb89 	bl	8000540 <__aeabi_dmul>
 8004e2e:	a366      	add	r3, pc, #408	; (adr r3, 8004fc8 <atan+0x2e8>)
 8004e30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e34:	4680      	mov	r8, r0
 8004e36:	4689      	mov	r9, r1
 8004e38:	4630      	mov	r0, r6
 8004e3a:	4639      	mov	r1, r7
 8004e3c:	f7fb fb80 	bl	8000540 <__aeabi_dmul>
 8004e40:	a363      	add	r3, pc, #396	; (adr r3, 8004fd0 <atan+0x2f0>)
 8004e42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e46:	f7fb f9c3 	bl	80001d0 <__aeabi_dsub>
 8004e4a:	4632      	mov	r2, r6
 8004e4c:	463b      	mov	r3, r7
 8004e4e:	f7fb fb77 	bl	8000540 <__aeabi_dmul>
 8004e52:	a361      	add	r3, pc, #388	; (adr r3, 8004fd8 <atan+0x2f8>)
 8004e54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e58:	f7fb f9ba 	bl	80001d0 <__aeabi_dsub>
 8004e5c:	4632      	mov	r2, r6
 8004e5e:	463b      	mov	r3, r7
 8004e60:	f7fb fb6e 	bl	8000540 <__aeabi_dmul>
 8004e64:	a35e      	add	r3, pc, #376	; (adr r3, 8004fe0 <atan+0x300>)
 8004e66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e6a:	f7fb f9b1 	bl	80001d0 <__aeabi_dsub>
 8004e6e:	4632      	mov	r2, r6
 8004e70:	463b      	mov	r3, r7
 8004e72:	f7fb fb65 	bl	8000540 <__aeabi_dmul>
 8004e76:	a35c      	add	r3, pc, #368	; (adr r3, 8004fe8 <atan+0x308>)
 8004e78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e7c:	f7fb f9a8 	bl	80001d0 <__aeabi_dsub>
 8004e80:	4632      	mov	r2, r6
 8004e82:	463b      	mov	r3, r7
 8004e84:	f7fb fb5c 	bl	8000540 <__aeabi_dmul>
 8004e88:	4602      	mov	r2, r0
 8004e8a:	460b      	mov	r3, r1
 8004e8c:	4640      	mov	r0, r8
 8004e8e:	4649      	mov	r1, r9
 8004e90:	f7fb f9a0 	bl	80001d4 <__adddf3>
 8004e94:	4622      	mov	r2, r4
 8004e96:	462b      	mov	r3, r5
 8004e98:	f7fb fb52 	bl	8000540 <__aeabi_dmul>
 8004e9c:	f1ba 3fff 	cmp.w	sl, #4294967295
 8004ea0:	4602      	mov	r2, r0
 8004ea2:	460b      	mov	r3, r1
 8004ea4:	d14b      	bne.n	8004f3e <atan+0x25e>
 8004ea6:	4620      	mov	r0, r4
 8004ea8:	4629      	mov	r1, r5
 8004eaa:	f7fb f991 	bl	80001d0 <__aeabi_dsub>
 8004eae:	e72c      	b.n	8004d0a <atan+0x2a>
 8004eb0:	ee10 0a10 	vmov	r0, s0
 8004eb4:	2200      	movs	r2, #0
 8004eb6:	4b53      	ldr	r3, [pc, #332]	; (8005004 <atan+0x324>)
 8004eb8:	4629      	mov	r1, r5
 8004eba:	f7fb f989 	bl	80001d0 <__aeabi_dsub>
 8004ebe:	2200      	movs	r2, #0
 8004ec0:	4606      	mov	r6, r0
 8004ec2:	460f      	mov	r7, r1
 8004ec4:	4b4f      	ldr	r3, [pc, #316]	; (8005004 <atan+0x324>)
 8004ec6:	4620      	mov	r0, r4
 8004ec8:	4629      	mov	r1, r5
 8004eca:	f7fb f983 	bl	80001d4 <__adddf3>
 8004ece:	4602      	mov	r2, r0
 8004ed0:	460b      	mov	r3, r1
 8004ed2:	4630      	mov	r0, r6
 8004ed4:	4639      	mov	r1, r7
 8004ed6:	f7fb fc5d 	bl	8000794 <__aeabi_ddiv>
 8004eda:	f04f 0a01 	mov.w	sl, #1
 8004ede:	4604      	mov	r4, r0
 8004ee0:	460d      	mov	r5, r1
 8004ee2:	e764      	b.n	8004dae <atan+0xce>
 8004ee4:	4b49      	ldr	r3, [pc, #292]	; (800500c <atan+0x32c>)
 8004ee6:	429e      	cmp	r6, r3
 8004ee8:	dc1d      	bgt.n	8004f26 <atan+0x246>
 8004eea:	ee10 0a10 	vmov	r0, s0
 8004eee:	2200      	movs	r2, #0
 8004ef0:	4b47      	ldr	r3, [pc, #284]	; (8005010 <atan+0x330>)
 8004ef2:	4629      	mov	r1, r5
 8004ef4:	f7fb f96c 	bl	80001d0 <__aeabi_dsub>
 8004ef8:	2200      	movs	r2, #0
 8004efa:	4606      	mov	r6, r0
 8004efc:	460f      	mov	r7, r1
 8004efe:	4b44      	ldr	r3, [pc, #272]	; (8005010 <atan+0x330>)
 8004f00:	4620      	mov	r0, r4
 8004f02:	4629      	mov	r1, r5
 8004f04:	f7fb fb1c 	bl	8000540 <__aeabi_dmul>
 8004f08:	2200      	movs	r2, #0
 8004f0a:	4b3e      	ldr	r3, [pc, #248]	; (8005004 <atan+0x324>)
 8004f0c:	f7fb f962 	bl	80001d4 <__adddf3>
 8004f10:	4602      	mov	r2, r0
 8004f12:	460b      	mov	r3, r1
 8004f14:	4630      	mov	r0, r6
 8004f16:	4639      	mov	r1, r7
 8004f18:	f7fb fc3c 	bl	8000794 <__aeabi_ddiv>
 8004f1c:	f04f 0a02 	mov.w	sl, #2
 8004f20:	4604      	mov	r4, r0
 8004f22:	460d      	mov	r5, r1
 8004f24:	e743      	b.n	8004dae <atan+0xce>
 8004f26:	462b      	mov	r3, r5
 8004f28:	ee10 2a10 	vmov	r2, s0
 8004f2c:	2000      	movs	r0, #0
 8004f2e:	4939      	ldr	r1, [pc, #228]	; (8005014 <atan+0x334>)
 8004f30:	f7fb fc30 	bl	8000794 <__aeabi_ddiv>
 8004f34:	f04f 0a03 	mov.w	sl, #3
 8004f38:	4604      	mov	r4, r0
 8004f3a:	460d      	mov	r5, r1
 8004f3c:	e737      	b.n	8004dae <atan+0xce>
 8004f3e:	4b36      	ldr	r3, [pc, #216]	; (8005018 <atan+0x338>)
 8004f40:	4e36      	ldr	r6, [pc, #216]	; (800501c <atan+0x33c>)
 8004f42:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 8004f46:	4456      	add	r6, sl
 8004f48:	449a      	add	sl, r3
 8004f4a:	e9da 2300 	ldrd	r2, r3, [sl]
 8004f4e:	f7fb f93f 	bl	80001d0 <__aeabi_dsub>
 8004f52:	4622      	mov	r2, r4
 8004f54:	462b      	mov	r3, r5
 8004f56:	f7fb f93b 	bl	80001d0 <__aeabi_dsub>
 8004f5a:	4602      	mov	r2, r0
 8004f5c:	460b      	mov	r3, r1
 8004f5e:	e9d6 0100 	ldrd	r0, r1, [r6]
 8004f62:	f7fb f935 	bl	80001d0 <__aeabi_dsub>
 8004f66:	f1bb 0f00 	cmp.w	fp, #0
 8004f6a:	4604      	mov	r4, r0
 8004f6c:	460d      	mov	r5, r1
 8004f6e:	f6bf aed6 	bge.w	8004d1e <atan+0x3e>
 8004f72:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004f76:	461d      	mov	r5, r3
 8004f78:	e6d1      	b.n	8004d1e <atan+0x3e>
 8004f7a:	a51d      	add	r5, pc, #116	; (adr r5, 8004ff0 <atan+0x310>)
 8004f7c:	e9d5 4500 	ldrd	r4, r5, [r5]
 8004f80:	e6cd      	b.n	8004d1e <atan+0x3e>
 8004f82:	bf00      	nop
 8004f84:	f3af 8000 	nop.w
 8004f88:	54442d18 	.word	0x54442d18
 8004f8c:	3ff921fb 	.word	0x3ff921fb
 8004f90:	8800759c 	.word	0x8800759c
 8004f94:	7e37e43c 	.word	0x7e37e43c
 8004f98:	e322da11 	.word	0xe322da11
 8004f9c:	3f90ad3a 	.word	0x3f90ad3a
 8004fa0:	24760deb 	.word	0x24760deb
 8004fa4:	3fa97b4b 	.word	0x3fa97b4b
 8004fa8:	a0d03d51 	.word	0xa0d03d51
 8004fac:	3fb10d66 	.word	0x3fb10d66
 8004fb0:	c54c206e 	.word	0xc54c206e
 8004fb4:	3fb745cd 	.word	0x3fb745cd
 8004fb8:	920083ff 	.word	0x920083ff
 8004fbc:	3fc24924 	.word	0x3fc24924
 8004fc0:	5555550d 	.word	0x5555550d
 8004fc4:	3fd55555 	.word	0x3fd55555
 8004fc8:	2c6a6c2f 	.word	0x2c6a6c2f
 8004fcc:	bfa2b444 	.word	0xbfa2b444
 8004fd0:	52defd9a 	.word	0x52defd9a
 8004fd4:	3fadde2d 	.word	0x3fadde2d
 8004fd8:	af749a6d 	.word	0xaf749a6d
 8004fdc:	3fb3b0f2 	.word	0x3fb3b0f2
 8004fe0:	fe231671 	.word	0xfe231671
 8004fe4:	3fbc71c6 	.word	0x3fbc71c6
 8004fe8:	9998ebc4 	.word	0x9998ebc4
 8004fec:	3fc99999 	.word	0x3fc99999
 8004ff0:	54442d18 	.word	0x54442d18
 8004ff4:	bff921fb 	.word	0xbff921fb
 8004ff8:	440fffff 	.word	0x440fffff
 8004ffc:	7ff00000 	.word	0x7ff00000
 8005000:	3fdbffff 	.word	0x3fdbffff
 8005004:	3ff00000 	.word	0x3ff00000
 8005008:	3ff2ffff 	.word	0x3ff2ffff
 800500c:	40037fff 	.word	0x40037fff
 8005010:	3ff80000 	.word	0x3ff80000
 8005014:	bff00000 	.word	0xbff00000
 8005018:	08006738 	.word	0x08006738
 800501c:	08006718 	.word	0x08006718

08005020 <fabs>:
 8005020:	ec51 0b10 	vmov	r0, r1, d0
 8005024:	ee10 2a10 	vmov	r2, s0
 8005028:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800502c:	ec43 2b10 	vmov	d0, r2, r3
 8005030:	4770      	bx	lr
	...

08005034 <acos>:
 8005034:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005036:	ed2d 8b02 	vpush	{d8}
 800503a:	4e26      	ldr	r6, [pc, #152]	; (80050d4 <acos+0xa0>)
 800503c:	b08b      	sub	sp, #44	; 0x2c
 800503e:	ec55 4b10 	vmov	r4, r5, d0
 8005042:	f000 fa19 	bl	8005478 <__ieee754_acos>
 8005046:	f996 3000 	ldrsb.w	r3, [r6]
 800504a:	eeb0 8a40 	vmov.f32	s16, s0
 800504e:	eef0 8a60 	vmov.f32	s17, s1
 8005052:	3301      	adds	r3, #1
 8005054:	d036      	beq.n	80050c4 <acos+0x90>
 8005056:	4622      	mov	r2, r4
 8005058:	462b      	mov	r3, r5
 800505a:	4620      	mov	r0, r4
 800505c:	4629      	mov	r1, r5
 800505e:	f7fb fd09 	bl	8000a74 <__aeabi_dcmpun>
 8005062:	4607      	mov	r7, r0
 8005064:	bb70      	cbnz	r0, 80050c4 <acos+0x90>
 8005066:	ec45 4b10 	vmov	d0, r4, r5
 800506a:	f7ff ffd9 	bl	8005020 <fabs>
 800506e:	2200      	movs	r2, #0
 8005070:	4b19      	ldr	r3, [pc, #100]	; (80050d8 <acos+0xa4>)
 8005072:	ec51 0b10 	vmov	r0, r1, d0
 8005076:	f7fb fcf3 	bl	8000a60 <__aeabi_dcmpgt>
 800507a:	b318      	cbz	r0, 80050c4 <acos+0x90>
 800507c:	2301      	movs	r3, #1
 800507e:	9300      	str	r3, [sp, #0]
 8005080:	4816      	ldr	r0, [pc, #88]	; (80050dc <acos+0xa8>)
 8005082:	4b17      	ldr	r3, [pc, #92]	; (80050e0 <acos+0xac>)
 8005084:	9301      	str	r3, [sp, #4]
 8005086:	9708      	str	r7, [sp, #32]
 8005088:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800508c:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8005090:	f001 fa16 	bl	80064c0 <nan>
 8005094:	f996 3000 	ldrsb.w	r3, [r6]
 8005098:	2b02      	cmp	r3, #2
 800509a:	ed8d 0b06 	vstr	d0, [sp, #24]
 800509e:	d104      	bne.n	80050aa <acos+0x76>
 80050a0:	f7ff fdea 	bl	8004c78 <__errno>
 80050a4:	2321      	movs	r3, #33	; 0x21
 80050a6:	6003      	str	r3, [r0, #0]
 80050a8:	e004      	b.n	80050b4 <acos+0x80>
 80050aa:	4668      	mov	r0, sp
 80050ac:	f001 fa06 	bl	80064bc <matherr>
 80050b0:	2800      	cmp	r0, #0
 80050b2:	d0f5      	beq.n	80050a0 <acos+0x6c>
 80050b4:	9b08      	ldr	r3, [sp, #32]
 80050b6:	b11b      	cbz	r3, 80050c0 <acos+0x8c>
 80050b8:	f7ff fdde 	bl	8004c78 <__errno>
 80050bc:	9b08      	ldr	r3, [sp, #32]
 80050be:	6003      	str	r3, [r0, #0]
 80050c0:	ed9d 8b06 	vldr	d8, [sp, #24]
 80050c4:	eeb0 0a48 	vmov.f32	s0, s16
 80050c8:	eef0 0a68 	vmov.f32	s1, s17
 80050cc:	b00b      	add	sp, #44	; 0x2c
 80050ce:	ecbd 8b02 	vpop	{d8}
 80050d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80050d4:	20000080 	.word	0x20000080
 80050d8:	3ff00000 	.word	0x3ff00000
 80050dc:	0800675c 	.word	0x0800675c
 80050e0:	08006758 	.word	0x08006758

080050e4 <pow>:
 80050e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80050e8:	ed2d 8b04 	vpush	{d8-d9}
 80050ec:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 80053c0 <pow+0x2dc>
 80050f0:	b08d      	sub	sp, #52	; 0x34
 80050f2:	ec57 6b10 	vmov	r6, r7, d0
 80050f6:	ec55 4b11 	vmov	r4, r5, d1
 80050fa:	f000 fc19 	bl	8005930 <__ieee754_pow>
 80050fe:	f999 3000 	ldrsb.w	r3, [r9]
 8005102:	9300      	str	r3, [sp, #0]
 8005104:	3301      	adds	r3, #1
 8005106:	eeb0 8a40 	vmov.f32	s16, s0
 800510a:	eef0 8a60 	vmov.f32	s17, s1
 800510e:	46c8      	mov	r8, r9
 8005110:	d05f      	beq.n	80051d2 <pow+0xee>
 8005112:	4622      	mov	r2, r4
 8005114:	462b      	mov	r3, r5
 8005116:	4620      	mov	r0, r4
 8005118:	4629      	mov	r1, r5
 800511a:	f7fb fcab 	bl	8000a74 <__aeabi_dcmpun>
 800511e:	4683      	mov	fp, r0
 8005120:	2800      	cmp	r0, #0
 8005122:	d156      	bne.n	80051d2 <pow+0xee>
 8005124:	4632      	mov	r2, r6
 8005126:	463b      	mov	r3, r7
 8005128:	4630      	mov	r0, r6
 800512a:	4639      	mov	r1, r7
 800512c:	f7fb fca2 	bl	8000a74 <__aeabi_dcmpun>
 8005130:	9001      	str	r0, [sp, #4]
 8005132:	b1e8      	cbz	r0, 8005170 <pow+0x8c>
 8005134:	2200      	movs	r2, #0
 8005136:	2300      	movs	r3, #0
 8005138:	4620      	mov	r0, r4
 800513a:	4629      	mov	r1, r5
 800513c:	f7fb fc68 	bl	8000a10 <__aeabi_dcmpeq>
 8005140:	2800      	cmp	r0, #0
 8005142:	d046      	beq.n	80051d2 <pow+0xee>
 8005144:	2301      	movs	r3, #1
 8005146:	9302      	str	r3, [sp, #8]
 8005148:	4b96      	ldr	r3, [pc, #600]	; (80053a4 <pow+0x2c0>)
 800514a:	9303      	str	r3, [sp, #12]
 800514c:	4b96      	ldr	r3, [pc, #600]	; (80053a8 <pow+0x2c4>)
 800514e:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8005152:	2200      	movs	r2, #0
 8005154:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8005158:	9b00      	ldr	r3, [sp, #0]
 800515a:	2b02      	cmp	r3, #2
 800515c:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8005160:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8005164:	d033      	beq.n	80051ce <pow+0xea>
 8005166:	a802      	add	r0, sp, #8
 8005168:	f001 f9a8 	bl	80064bc <matherr>
 800516c:	bb48      	cbnz	r0, 80051c2 <pow+0xde>
 800516e:	e05d      	b.n	800522c <pow+0x148>
 8005170:	f04f 0a00 	mov.w	sl, #0
 8005174:	f04f 0b00 	mov.w	fp, #0
 8005178:	4652      	mov	r2, sl
 800517a:	465b      	mov	r3, fp
 800517c:	4630      	mov	r0, r6
 800517e:	4639      	mov	r1, r7
 8005180:	f7fb fc46 	bl	8000a10 <__aeabi_dcmpeq>
 8005184:	ec4b ab19 	vmov	d9, sl, fp
 8005188:	2800      	cmp	r0, #0
 800518a:	d054      	beq.n	8005236 <pow+0x152>
 800518c:	4652      	mov	r2, sl
 800518e:	465b      	mov	r3, fp
 8005190:	4620      	mov	r0, r4
 8005192:	4629      	mov	r1, r5
 8005194:	f7fb fc3c 	bl	8000a10 <__aeabi_dcmpeq>
 8005198:	4680      	mov	r8, r0
 800519a:	b318      	cbz	r0, 80051e4 <pow+0x100>
 800519c:	2301      	movs	r3, #1
 800519e:	9302      	str	r3, [sp, #8]
 80051a0:	4b80      	ldr	r3, [pc, #512]	; (80053a4 <pow+0x2c0>)
 80051a2:	9303      	str	r3, [sp, #12]
 80051a4:	9b01      	ldr	r3, [sp, #4]
 80051a6:	930a      	str	r3, [sp, #40]	; 0x28
 80051a8:	9b00      	ldr	r3, [sp, #0]
 80051aa:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80051ae:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80051b2:	e9cd ab08 	strd	sl, fp, [sp, #32]
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d0d5      	beq.n	8005166 <pow+0x82>
 80051ba:	4b7b      	ldr	r3, [pc, #492]	; (80053a8 <pow+0x2c4>)
 80051bc:	2200      	movs	r2, #0
 80051be:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80051c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80051c4:	b11b      	cbz	r3, 80051ce <pow+0xea>
 80051c6:	f7ff fd57 	bl	8004c78 <__errno>
 80051ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80051cc:	6003      	str	r3, [r0, #0]
 80051ce:	ed9d 8b08 	vldr	d8, [sp, #32]
 80051d2:	eeb0 0a48 	vmov.f32	s0, s16
 80051d6:	eef0 0a68 	vmov.f32	s1, s17
 80051da:	b00d      	add	sp, #52	; 0x34
 80051dc:	ecbd 8b04 	vpop	{d8-d9}
 80051e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80051e4:	ec45 4b10 	vmov	d0, r4, r5
 80051e8:	f001 f960 	bl	80064ac <finite>
 80051ec:	2800      	cmp	r0, #0
 80051ee:	d0f0      	beq.n	80051d2 <pow+0xee>
 80051f0:	4652      	mov	r2, sl
 80051f2:	465b      	mov	r3, fp
 80051f4:	4620      	mov	r0, r4
 80051f6:	4629      	mov	r1, r5
 80051f8:	f7fb fc14 	bl	8000a24 <__aeabi_dcmplt>
 80051fc:	2800      	cmp	r0, #0
 80051fe:	d0e8      	beq.n	80051d2 <pow+0xee>
 8005200:	2301      	movs	r3, #1
 8005202:	9302      	str	r3, [sp, #8]
 8005204:	4b67      	ldr	r3, [pc, #412]	; (80053a4 <pow+0x2c0>)
 8005206:	9303      	str	r3, [sp, #12]
 8005208:	f999 3000 	ldrsb.w	r3, [r9]
 800520c:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 8005210:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8005214:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8005218:	b913      	cbnz	r3, 8005220 <pow+0x13c>
 800521a:	e9cd ab08 	strd	sl, fp, [sp, #32]
 800521e:	e7a2      	b.n	8005166 <pow+0x82>
 8005220:	4962      	ldr	r1, [pc, #392]	; (80053ac <pow+0x2c8>)
 8005222:	2000      	movs	r0, #0
 8005224:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8005228:	2b02      	cmp	r3, #2
 800522a:	d19c      	bne.n	8005166 <pow+0x82>
 800522c:	f7ff fd24 	bl	8004c78 <__errno>
 8005230:	2321      	movs	r3, #33	; 0x21
 8005232:	6003      	str	r3, [r0, #0]
 8005234:	e7c5      	b.n	80051c2 <pow+0xde>
 8005236:	eeb0 0a48 	vmov.f32	s0, s16
 800523a:	eef0 0a68 	vmov.f32	s1, s17
 800523e:	f001 f935 	bl	80064ac <finite>
 8005242:	9000      	str	r0, [sp, #0]
 8005244:	2800      	cmp	r0, #0
 8005246:	f040 8081 	bne.w	800534c <pow+0x268>
 800524a:	ec47 6b10 	vmov	d0, r6, r7
 800524e:	f001 f92d 	bl	80064ac <finite>
 8005252:	2800      	cmp	r0, #0
 8005254:	d07a      	beq.n	800534c <pow+0x268>
 8005256:	ec45 4b10 	vmov	d0, r4, r5
 800525a:	f001 f927 	bl	80064ac <finite>
 800525e:	2800      	cmp	r0, #0
 8005260:	d074      	beq.n	800534c <pow+0x268>
 8005262:	ec53 2b18 	vmov	r2, r3, d8
 8005266:	ee18 0a10 	vmov	r0, s16
 800526a:	4619      	mov	r1, r3
 800526c:	f7fb fc02 	bl	8000a74 <__aeabi_dcmpun>
 8005270:	f999 9000 	ldrsb.w	r9, [r9]
 8005274:	4b4b      	ldr	r3, [pc, #300]	; (80053a4 <pow+0x2c0>)
 8005276:	b1b0      	cbz	r0, 80052a6 <pow+0x1c2>
 8005278:	2201      	movs	r2, #1
 800527a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800527e:	9b00      	ldr	r3, [sp, #0]
 8005280:	930a      	str	r3, [sp, #40]	; 0x28
 8005282:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8005286:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800528a:	f1b9 0f00 	cmp.w	r9, #0
 800528e:	d0c4      	beq.n	800521a <pow+0x136>
 8005290:	4652      	mov	r2, sl
 8005292:	465b      	mov	r3, fp
 8005294:	4650      	mov	r0, sl
 8005296:	4659      	mov	r1, fp
 8005298:	f7fb fa7c 	bl	8000794 <__aeabi_ddiv>
 800529c:	f1b9 0f02 	cmp.w	r9, #2
 80052a0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80052a4:	e7c1      	b.n	800522a <pow+0x146>
 80052a6:	2203      	movs	r2, #3
 80052a8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80052ac:	900a      	str	r0, [sp, #40]	; 0x28
 80052ae:	4629      	mov	r1, r5
 80052b0:	4620      	mov	r0, r4
 80052b2:	2200      	movs	r2, #0
 80052b4:	4b3e      	ldr	r3, [pc, #248]	; (80053b0 <pow+0x2cc>)
 80052b6:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80052ba:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80052be:	f7fb f93f 	bl	8000540 <__aeabi_dmul>
 80052c2:	4604      	mov	r4, r0
 80052c4:	460d      	mov	r5, r1
 80052c6:	f1b9 0f00 	cmp.w	r9, #0
 80052ca:	d124      	bne.n	8005316 <pow+0x232>
 80052cc:	4b39      	ldr	r3, [pc, #228]	; (80053b4 <pow+0x2d0>)
 80052ce:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80052d2:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80052d6:	4630      	mov	r0, r6
 80052d8:	4652      	mov	r2, sl
 80052da:	465b      	mov	r3, fp
 80052dc:	4639      	mov	r1, r7
 80052de:	f7fb fba1 	bl	8000a24 <__aeabi_dcmplt>
 80052e2:	2800      	cmp	r0, #0
 80052e4:	d056      	beq.n	8005394 <pow+0x2b0>
 80052e6:	ec45 4b10 	vmov	d0, r4, r5
 80052ea:	f001 f8f1 	bl	80064d0 <rint>
 80052ee:	4622      	mov	r2, r4
 80052f0:	462b      	mov	r3, r5
 80052f2:	ec51 0b10 	vmov	r0, r1, d0
 80052f6:	f7fb fb8b 	bl	8000a10 <__aeabi_dcmpeq>
 80052fa:	b920      	cbnz	r0, 8005306 <pow+0x222>
 80052fc:	4b2e      	ldr	r3, [pc, #184]	; (80053b8 <pow+0x2d4>)
 80052fe:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8005302:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8005306:	f998 3000 	ldrsb.w	r3, [r8]
 800530a:	2b02      	cmp	r3, #2
 800530c:	d142      	bne.n	8005394 <pow+0x2b0>
 800530e:	f7ff fcb3 	bl	8004c78 <__errno>
 8005312:	2322      	movs	r3, #34	; 0x22
 8005314:	e78d      	b.n	8005232 <pow+0x14e>
 8005316:	4b29      	ldr	r3, [pc, #164]	; (80053bc <pow+0x2d8>)
 8005318:	2200      	movs	r2, #0
 800531a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800531e:	4630      	mov	r0, r6
 8005320:	4652      	mov	r2, sl
 8005322:	465b      	mov	r3, fp
 8005324:	4639      	mov	r1, r7
 8005326:	f7fb fb7d 	bl	8000a24 <__aeabi_dcmplt>
 800532a:	2800      	cmp	r0, #0
 800532c:	d0eb      	beq.n	8005306 <pow+0x222>
 800532e:	ec45 4b10 	vmov	d0, r4, r5
 8005332:	f001 f8cd 	bl	80064d0 <rint>
 8005336:	4622      	mov	r2, r4
 8005338:	462b      	mov	r3, r5
 800533a:	ec51 0b10 	vmov	r0, r1, d0
 800533e:	f7fb fb67 	bl	8000a10 <__aeabi_dcmpeq>
 8005342:	2800      	cmp	r0, #0
 8005344:	d1df      	bne.n	8005306 <pow+0x222>
 8005346:	2200      	movs	r2, #0
 8005348:	4b18      	ldr	r3, [pc, #96]	; (80053ac <pow+0x2c8>)
 800534a:	e7da      	b.n	8005302 <pow+0x21e>
 800534c:	2200      	movs	r2, #0
 800534e:	2300      	movs	r3, #0
 8005350:	ec51 0b18 	vmov	r0, r1, d8
 8005354:	f7fb fb5c 	bl	8000a10 <__aeabi_dcmpeq>
 8005358:	2800      	cmp	r0, #0
 800535a:	f43f af3a 	beq.w	80051d2 <pow+0xee>
 800535e:	ec47 6b10 	vmov	d0, r6, r7
 8005362:	f001 f8a3 	bl	80064ac <finite>
 8005366:	2800      	cmp	r0, #0
 8005368:	f43f af33 	beq.w	80051d2 <pow+0xee>
 800536c:	ec45 4b10 	vmov	d0, r4, r5
 8005370:	f001 f89c 	bl	80064ac <finite>
 8005374:	2800      	cmp	r0, #0
 8005376:	f43f af2c 	beq.w	80051d2 <pow+0xee>
 800537a:	2304      	movs	r3, #4
 800537c:	9302      	str	r3, [sp, #8]
 800537e:	4b09      	ldr	r3, [pc, #36]	; (80053a4 <pow+0x2c0>)
 8005380:	9303      	str	r3, [sp, #12]
 8005382:	2300      	movs	r3, #0
 8005384:	930a      	str	r3, [sp, #40]	; 0x28
 8005386:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800538a:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800538e:	ed8d 9b08 	vstr	d9, [sp, #32]
 8005392:	e7b8      	b.n	8005306 <pow+0x222>
 8005394:	a802      	add	r0, sp, #8
 8005396:	f001 f891 	bl	80064bc <matherr>
 800539a:	2800      	cmp	r0, #0
 800539c:	f47f af11 	bne.w	80051c2 <pow+0xde>
 80053a0:	e7b5      	b.n	800530e <pow+0x22a>
 80053a2:	bf00      	nop
 80053a4:	0800675d 	.word	0x0800675d
 80053a8:	3ff00000 	.word	0x3ff00000
 80053ac:	fff00000 	.word	0xfff00000
 80053b0:	3fe00000 	.word	0x3fe00000
 80053b4:	47efffff 	.word	0x47efffff
 80053b8:	c7efffff 	.word	0xc7efffff
 80053bc:	7ff00000 	.word	0x7ff00000
 80053c0:	20000080 	.word	0x20000080

080053c4 <sqrt>:
 80053c4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80053c8:	ed2d 8b02 	vpush	{d8}
 80053cc:	b08b      	sub	sp, #44	; 0x2c
 80053ce:	ec55 4b10 	vmov	r4, r5, d0
 80053d2:	f000 ffbb 	bl	800634c <__ieee754_sqrt>
 80053d6:	4b26      	ldr	r3, [pc, #152]	; (8005470 <sqrt+0xac>)
 80053d8:	eeb0 8a40 	vmov.f32	s16, s0
 80053dc:	eef0 8a60 	vmov.f32	s17, s1
 80053e0:	f993 6000 	ldrsb.w	r6, [r3]
 80053e4:	1c73      	adds	r3, r6, #1
 80053e6:	d02a      	beq.n	800543e <sqrt+0x7a>
 80053e8:	4622      	mov	r2, r4
 80053ea:	462b      	mov	r3, r5
 80053ec:	4620      	mov	r0, r4
 80053ee:	4629      	mov	r1, r5
 80053f0:	f7fb fb40 	bl	8000a74 <__aeabi_dcmpun>
 80053f4:	4607      	mov	r7, r0
 80053f6:	bb10      	cbnz	r0, 800543e <sqrt+0x7a>
 80053f8:	f04f 0800 	mov.w	r8, #0
 80053fc:	f04f 0900 	mov.w	r9, #0
 8005400:	4642      	mov	r2, r8
 8005402:	464b      	mov	r3, r9
 8005404:	4620      	mov	r0, r4
 8005406:	4629      	mov	r1, r5
 8005408:	f7fb fb0c 	bl	8000a24 <__aeabi_dcmplt>
 800540c:	b1b8      	cbz	r0, 800543e <sqrt+0x7a>
 800540e:	2301      	movs	r3, #1
 8005410:	9300      	str	r3, [sp, #0]
 8005412:	4b18      	ldr	r3, [pc, #96]	; (8005474 <sqrt+0xb0>)
 8005414:	9301      	str	r3, [sp, #4]
 8005416:	9708      	str	r7, [sp, #32]
 8005418:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800541c:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8005420:	b9b6      	cbnz	r6, 8005450 <sqrt+0x8c>
 8005422:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8005426:	4668      	mov	r0, sp
 8005428:	f001 f848 	bl	80064bc <matherr>
 800542c:	b1d0      	cbz	r0, 8005464 <sqrt+0xa0>
 800542e:	9b08      	ldr	r3, [sp, #32]
 8005430:	b11b      	cbz	r3, 800543a <sqrt+0x76>
 8005432:	f7ff fc21 	bl	8004c78 <__errno>
 8005436:	9b08      	ldr	r3, [sp, #32]
 8005438:	6003      	str	r3, [r0, #0]
 800543a:	ed9d 8b06 	vldr	d8, [sp, #24]
 800543e:	eeb0 0a48 	vmov.f32	s0, s16
 8005442:	eef0 0a68 	vmov.f32	s1, s17
 8005446:	b00b      	add	sp, #44	; 0x2c
 8005448:	ecbd 8b02 	vpop	{d8}
 800544c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005450:	4642      	mov	r2, r8
 8005452:	464b      	mov	r3, r9
 8005454:	4640      	mov	r0, r8
 8005456:	4649      	mov	r1, r9
 8005458:	f7fb f99c 	bl	8000794 <__aeabi_ddiv>
 800545c:	2e02      	cmp	r6, #2
 800545e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005462:	d1e0      	bne.n	8005426 <sqrt+0x62>
 8005464:	f7ff fc08 	bl	8004c78 <__errno>
 8005468:	2321      	movs	r3, #33	; 0x21
 800546a:	6003      	str	r3, [r0, #0]
 800546c:	e7df      	b.n	800542e <sqrt+0x6a>
 800546e:	bf00      	nop
 8005470:	20000080 	.word	0x20000080
 8005474:	08006761 	.word	0x08006761

08005478 <__ieee754_acos>:
 8005478:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800547c:	ec55 4b10 	vmov	r4, r5, d0
 8005480:	49b7      	ldr	r1, [pc, #732]	; (8005760 <__ieee754_acos+0x2e8>)
 8005482:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8005486:	428b      	cmp	r3, r1
 8005488:	dd1b      	ble.n	80054c2 <__ieee754_acos+0x4a>
 800548a:	f103 4340 	add.w	r3, r3, #3221225472	; 0xc0000000
 800548e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8005492:	4323      	orrs	r3, r4
 8005494:	d109      	bne.n	80054aa <__ieee754_acos+0x32>
 8005496:	2d00      	cmp	r5, #0
 8005498:	f300 8211 	bgt.w	80058be <__ieee754_acos+0x446>
 800549c:	a196      	add	r1, pc, #600	; (adr r1, 80056f8 <__ieee754_acos+0x280>)
 800549e:	e9d1 0100 	ldrd	r0, r1, [r1]
 80054a2:	ec41 0b10 	vmov	d0, r0, r1
 80054a6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80054aa:	ee10 2a10 	vmov	r2, s0
 80054ae:	462b      	mov	r3, r5
 80054b0:	4620      	mov	r0, r4
 80054b2:	4629      	mov	r1, r5
 80054b4:	f7fa fe8c 	bl	80001d0 <__aeabi_dsub>
 80054b8:	4602      	mov	r2, r0
 80054ba:	460b      	mov	r3, r1
 80054bc:	f7fb f96a 	bl	8000794 <__aeabi_ddiv>
 80054c0:	e7ef      	b.n	80054a2 <__ieee754_acos+0x2a>
 80054c2:	49a8      	ldr	r1, [pc, #672]	; (8005764 <__ieee754_acos+0x2ec>)
 80054c4:	428b      	cmp	r3, r1
 80054c6:	f300 8087 	bgt.w	80055d8 <__ieee754_acos+0x160>
 80054ca:	4aa7      	ldr	r2, [pc, #668]	; (8005768 <__ieee754_acos+0x2f0>)
 80054cc:	4293      	cmp	r3, r2
 80054ce:	f340 81f9 	ble.w	80058c4 <__ieee754_acos+0x44c>
 80054d2:	ee10 2a10 	vmov	r2, s0
 80054d6:	ee10 0a10 	vmov	r0, s0
 80054da:	462b      	mov	r3, r5
 80054dc:	4629      	mov	r1, r5
 80054de:	f7fb f82f 	bl	8000540 <__aeabi_dmul>
 80054e2:	a387      	add	r3, pc, #540	; (adr r3, 8005700 <__ieee754_acos+0x288>)
 80054e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054e8:	4606      	mov	r6, r0
 80054ea:	460f      	mov	r7, r1
 80054ec:	f7fb f828 	bl	8000540 <__aeabi_dmul>
 80054f0:	a385      	add	r3, pc, #532	; (adr r3, 8005708 <__ieee754_acos+0x290>)
 80054f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054f6:	f7fa fe6d 	bl	80001d4 <__adddf3>
 80054fa:	4632      	mov	r2, r6
 80054fc:	463b      	mov	r3, r7
 80054fe:	f7fb f81f 	bl	8000540 <__aeabi_dmul>
 8005502:	a383      	add	r3, pc, #524	; (adr r3, 8005710 <__ieee754_acos+0x298>)
 8005504:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005508:	f7fa fe62 	bl	80001d0 <__aeabi_dsub>
 800550c:	4632      	mov	r2, r6
 800550e:	463b      	mov	r3, r7
 8005510:	f7fb f816 	bl	8000540 <__aeabi_dmul>
 8005514:	a380      	add	r3, pc, #512	; (adr r3, 8005718 <__ieee754_acos+0x2a0>)
 8005516:	e9d3 2300 	ldrd	r2, r3, [r3]
 800551a:	f7fa fe5b 	bl	80001d4 <__adddf3>
 800551e:	4632      	mov	r2, r6
 8005520:	463b      	mov	r3, r7
 8005522:	f7fb f80d 	bl	8000540 <__aeabi_dmul>
 8005526:	a37e      	add	r3, pc, #504	; (adr r3, 8005720 <__ieee754_acos+0x2a8>)
 8005528:	e9d3 2300 	ldrd	r2, r3, [r3]
 800552c:	f7fa fe50 	bl	80001d0 <__aeabi_dsub>
 8005530:	4632      	mov	r2, r6
 8005532:	463b      	mov	r3, r7
 8005534:	f7fb f804 	bl	8000540 <__aeabi_dmul>
 8005538:	a37b      	add	r3, pc, #492	; (adr r3, 8005728 <__ieee754_acos+0x2b0>)
 800553a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800553e:	f7fa fe49 	bl	80001d4 <__adddf3>
 8005542:	4632      	mov	r2, r6
 8005544:	463b      	mov	r3, r7
 8005546:	f7fa fffb 	bl	8000540 <__aeabi_dmul>
 800554a:	a379      	add	r3, pc, #484	; (adr r3, 8005730 <__ieee754_acos+0x2b8>)
 800554c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005550:	4680      	mov	r8, r0
 8005552:	4689      	mov	r9, r1
 8005554:	4630      	mov	r0, r6
 8005556:	4639      	mov	r1, r7
 8005558:	f7fa fff2 	bl	8000540 <__aeabi_dmul>
 800555c:	a376      	add	r3, pc, #472	; (adr r3, 8005738 <__ieee754_acos+0x2c0>)
 800555e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005562:	f7fa fe35 	bl	80001d0 <__aeabi_dsub>
 8005566:	4632      	mov	r2, r6
 8005568:	463b      	mov	r3, r7
 800556a:	f7fa ffe9 	bl	8000540 <__aeabi_dmul>
 800556e:	a374      	add	r3, pc, #464	; (adr r3, 8005740 <__ieee754_acos+0x2c8>)
 8005570:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005574:	f7fa fe2e 	bl	80001d4 <__adddf3>
 8005578:	4632      	mov	r2, r6
 800557a:	463b      	mov	r3, r7
 800557c:	f7fa ffe0 	bl	8000540 <__aeabi_dmul>
 8005580:	a371      	add	r3, pc, #452	; (adr r3, 8005748 <__ieee754_acos+0x2d0>)
 8005582:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005586:	f7fa fe23 	bl	80001d0 <__aeabi_dsub>
 800558a:	4632      	mov	r2, r6
 800558c:	463b      	mov	r3, r7
 800558e:	f7fa ffd7 	bl	8000540 <__aeabi_dmul>
 8005592:	2200      	movs	r2, #0
 8005594:	4b75      	ldr	r3, [pc, #468]	; (800576c <__ieee754_acos+0x2f4>)
 8005596:	f7fa fe1d 	bl	80001d4 <__adddf3>
 800559a:	4602      	mov	r2, r0
 800559c:	460b      	mov	r3, r1
 800559e:	4640      	mov	r0, r8
 80055a0:	4649      	mov	r1, r9
 80055a2:	f7fb f8f7 	bl	8000794 <__aeabi_ddiv>
 80055a6:	4622      	mov	r2, r4
 80055a8:	462b      	mov	r3, r5
 80055aa:	f7fa ffc9 	bl	8000540 <__aeabi_dmul>
 80055ae:	4602      	mov	r2, r0
 80055b0:	460b      	mov	r3, r1
 80055b2:	a167      	add	r1, pc, #412	; (adr r1, 8005750 <__ieee754_acos+0x2d8>)
 80055b4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80055b8:	f7fa fe0a 	bl	80001d0 <__aeabi_dsub>
 80055bc:	4602      	mov	r2, r0
 80055be:	460b      	mov	r3, r1
 80055c0:	4620      	mov	r0, r4
 80055c2:	4629      	mov	r1, r5
 80055c4:	f7fa fe04 	bl	80001d0 <__aeabi_dsub>
 80055c8:	4602      	mov	r2, r0
 80055ca:	460b      	mov	r3, r1
 80055cc:	a162      	add	r1, pc, #392	; (adr r1, 8005758 <__ieee754_acos+0x2e0>)
 80055ce:	e9d1 0100 	ldrd	r0, r1, [r1]
 80055d2:	f7fa fdfd 	bl	80001d0 <__aeabi_dsub>
 80055d6:	e764      	b.n	80054a2 <__ieee754_acos+0x2a>
 80055d8:	2d00      	cmp	r5, #0
 80055da:	f280 80cb 	bge.w	8005774 <__ieee754_acos+0x2fc>
 80055de:	ee10 0a10 	vmov	r0, s0
 80055e2:	2200      	movs	r2, #0
 80055e4:	4b61      	ldr	r3, [pc, #388]	; (800576c <__ieee754_acos+0x2f4>)
 80055e6:	4629      	mov	r1, r5
 80055e8:	f7fa fdf4 	bl	80001d4 <__adddf3>
 80055ec:	2200      	movs	r2, #0
 80055ee:	4b60      	ldr	r3, [pc, #384]	; (8005770 <__ieee754_acos+0x2f8>)
 80055f0:	f7fa ffa6 	bl	8000540 <__aeabi_dmul>
 80055f4:	a342      	add	r3, pc, #264	; (adr r3, 8005700 <__ieee754_acos+0x288>)
 80055f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055fa:	4604      	mov	r4, r0
 80055fc:	460d      	mov	r5, r1
 80055fe:	f7fa ff9f 	bl	8000540 <__aeabi_dmul>
 8005602:	a341      	add	r3, pc, #260	; (adr r3, 8005708 <__ieee754_acos+0x290>)
 8005604:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005608:	f7fa fde4 	bl	80001d4 <__adddf3>
 800560c:	4622      	mov	r2, r4
 800560e:	462b      	mov	r3, r5
 8005610:	f7fa ff96 	bl	8000540 <__aeabi_dmul>
 8005614:	a33e      	add	r3, pc, #248	; (adr r3, 8005710 <__ieee754_acos+0x298>)
 8005616:	e9d3 2300 	ldrd	r2, r3, [r3]
 800561a:	f7fa fdd9 	bl	80001d0 <__aeabi_dsub>
 800561e:	4622      	mov	r2, r4
 8005620:	462b      	mov	r3, r5
 8005622:	f7fa ff8d 	bl	8000540 <__aeabi_dmul>
 8005626:	a33c      	add	r3, pc, #240	; (adr r3, 8005718 <__ieee754_acos+0x2a0>)
 8005628:	e9d3 2300 	ldrd	r2, r3, [r3]
 800562c:	f7fa fdd2 	bl	80001d4 <__adddf3>
 8005630:	4622      	mov	r2, r4
 8005632:	462b      	mov	r3, r5
 8005634:	f7fa ff84 	bl	8000540 <__aeabi_dmul>
 8005638:	a339      	add	r3, pc, #228	; (adr r3, 8005720 <__ieee754_acos+0x2a8>)
 800563a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800563e:	f7fa fdc7 	bl	80001d0 <__aeabi_dsub>
 8005642:	4622      	mov	r2, r4
 8005644:	462b      	mov	r3, r5
 8005646:	f7fa ff7b 	bl	8000540 <__aeabi_dmul>
 800564a:	a337      	add	r3, pc, #220	; (adr r3, 8005728 <__ieee754_acos+0x2b0>)
 800564c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005650:	f7fa fdc0 	bl	80001d4 <__adddf3>
 8005654:	4622      	mov	r2, r4
 8005656:	462b      	mov	r3, r5
 8005658:	f7fa ff72 	bl	8000540 <__aeabi_dmul>
 800565c:	ec45 4b10 	vmov	d0, r4, r5
 8005660:	4680      	mov	r8, r0
 8005662:	4689      	mov	r9, r1
 8005664:	f000 fe72 	bl	800634c <__ieee754_sqrt>
 8005668:	a331      	add	r3, pc, #196	; (adr r3, 8005730 <__ieee754_acos+0x2b8>)
 800566a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800566e:	4620      	mov	r0, r4
 8005670:	4629      	mov	r1, r5
 8005672:	ec57 6b10 	vmov	r6, r7, d0
 8005676:	f7fa ff63 	bl	8000540 <__aeabi_dmul>
 800567a:	a32f      	add	r3, pc, #188	; (adr r3, 8005738 <__ieee754_acos+0x2c0>)
 800567c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005680:	f7fa fda6 	bl	80001d0 <__aeabi_dsub>
 8005684:	4622      	mov	r2, r4
 8005686:	462b      	mov	r3, r5
 8005688:	f7fa ff5a 	bl	8000540 <__aeabi_dmul>
 800568c:	a32c      	add	r3, pc, #176	; (adr r3, 8005740 <__ieee754_acos+0x2c8>)
 800568e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005692:	f7fa fd9f 	bl	80001d4 <__adddf3>
 8005696:	4622      	mov	r2, r4
 8005698:	462b      	mov	r3, r5
 800569a:	f7fa ff51 	bl	8000540 <__aeabi_dmul>
 800569e:	a32a      	add	r3, pc, #168	; (adr r3, 8005748 <__ieee754_acos+0x2d0>)
 80056a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056a4:	f7fa fd94 	bl	80001d0 <__aeabi_dsub>
 80056a8:	4622      	mov	r2, r4
 80056aa:	462b      	mov	r3, r5
 80056ac:	f7fa ff48 	bl	8000540 <__aeabi_dmul>
 80056b0:	2200      	movs	r2, #0
 80056b2:	4b2e      	ldr	r3, [pc, #184]	; (800576c <__ieee754_acos+0x2f4>)
 80056b4:	f7fa fd8e 	bl	80001d4 <__adddf3>
 80056b8:	4602      	mov	r2, r0
 80056ba:	460b      	mov	r3, r1
 80056bc:	4640      	mov	r0, r8
 80056be:	4649      	mov	r1, r9
 80056c0:	f7fb f868 	bl	8000794 <__aeabi_ddiv>
 80056c4:	4632      	mov	r2, r6
 80056c6:	463b      	mov	r3, r7
 80056c8:	f7fa ff3a 	bl	8000540 <__aeabi_dmul>
 80056cc:	a320      	add	r3, pc, #128	; (adr r3, 8005750 <__ieee754_acos+0x2d8>)
 80056ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056d2:	f7fa fd7d 	bl	80001d0 <__aeabi_dsub>
 80056d6:	4632      	mov	r2, r6
 80056d8:	463b      	mov	r3, r7
 80056da:	f7fa fd7b 	bl	80001d4 <__adddf3>
 80056de:	4602      	mov	r2, r0
 80056e0:	460b      	mov	r3, r1
 80056e2:	f7fa fd77 	bl	80001d4 <__adddf3>
 80056e6:	4602      	mov	r2, r0
 80056e8:	460b      	mov	r3, r1
 80056ea:	a103      	add	r1, pc, #12	; (adr r1, 80056f8 <__ieee754_acos+0x280>)
 80056ec:	e9d1 0100 	ldrd	r0, r1, [r1]
 80056f0:	e76f      	b.n	80055d2 <__ieee754_acos+0x15a>
 80056f2:	bf00      	nop
 80056f4:	f3af 8000 	nop.w
 80056f8:	54442d18 	.word	0x54442d18
 80056fc:	400921fb 	.word	0x400921fb
 8005700:	0dfdf709 	.word	0x0dfdf709
 8005704:	3f023de1 	.word	0x3f023de1
 8005708:	7501b288 	.word	0x7501b288
 800570c:	3f49efe0 	.word	0x3f49efe0
 8005710:	b5688f3b 	.word	0xb5688f3b
 8005714:	3fa48228 	.word	0x3fa48228
 8005718:	0e884455 	.word	0x0e884455
 800571c:	3fc9c155 	.word	0x3fc9c155
 8005720:	03eb6f7d 	.word	0x03eb6f7d
 8005724:	3fd4d612 	.word	0x3fd4d612
 8005728:	55555555 	.word	0x55555555
 800572c:	3fc55555 	.word	0x3fc55555
 8005730:	b12e9282 	.word	0xb12e9282
 8005734:	3fb3b8c5 	.word	0x3fb3b8c5
 8005738:	1b8d0159 	.word	0x1b8d0159
 800573c:	3fe6066c 	.word	0x3fe6066c
 8005740:	9c598ac8 	.word	0x9c598ac8
 8005744:	40002ae5 	.word	0x40002ae5
 8005748:	1c8a2d4b 	.word	0x1c8a2d4b
 800574c:	40033a27 	.word	0x40033a27
 8005750:	33145c07 	.word	0x33145c07
 8005754:	3c91a626 	.word	0x3c91a626
 8005758:	54442d18 	.word	0x54442d18
 800575c:	3ff921fb 	.word	0x3ff921fb
 8005760:	3fefffff 	.word	0x3fefffff
 8005764:	3fdfffff 	.word	0x3fdfffff
 8005768:	3c600000 	.word	0x3c600000
 800576c:	3ff00000 	.word	0x3ff00000
 8005770:	3fe00000 	.word	0x3fe00000
 8005774:	ee10 2a10 	vmov	r2, s0
 8005778:	462b      	mov	r3, r5
 800577a:	2000      	movs	r0, #0
 800577c:	496a      	ldr	r1, [pc, #424]	; (8005928 <__ieee754_acos+0x4b0>)
 800577e:	f7fa fd27 	bl	80001d0 <__aeabi_dsub>
 8005782:	2200      	movs	r2, #0
 8005784:	4b69      	ldr	r3, [pc, #420]	; (800592c <__ieee754_acos+0x4b4>)
 8005786:	f7fa fedb 	bl	8000540 <__aeabi_dmul>
 800578a:	4604      	mov	r4, r0
 800578c:	460d      	mov	r5, r1
 800578e:	ec45 4b10 	vmov	d0, r4, r5
 8005792:	f000 fddb 	bl	800634c <__ieee754_sqrt>
 8005796:	a34e      	add	r3, pc, #312	; (adr r3, 80058d0 <__ieee754_acos+0x458>)
 8005798:	e9d3 2300 	ldrd	r2, r3, [r3]
 800579c:	4620      	mov	r0, r4
 800579e:	4629      	mov	r1, r5
 80057a0:	ec59 8b10 	vmov	r8, r9, d0
 80057a4:	f7fa fecc 	bl	8000540 <__aeabi_dmul>
 80057a8:	a34b      	add	r3, pc, #300	; (adr r3, 80058d8 <__ieee754_acos+0x460>)
 80057aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057ae:	f7fa fd11 	bl	80001d4 <__adddf3>
 80057b2:	4622      	mov	r2, r4
 80057b4:	462b      	mov	r3, r5
 80057b6:	f7fa fec3 	bl	8000540 <__aeabi_dmul>
 80057ba:	a349      	add	r3, pc, #292	; (adr r3, 80058e0 <__ieee754_acos+0x468>)
 80057bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057c0:	f7fa fd06 	bl	80001d0 <__aeabi_dsub>
 80057c4:	4622      	mov	r2, r4
 80057c6:	462b      	mov	r3, r5
 80057c8:	f7fa feba 	bl	8000540 <__aeabi_dmul>
 80057cc:	a346      	add	r3, pc, #280	; (adr r3, 80058e8 <__ieee754_acos+0x470>)
 80057ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057d2:	f7fa fcff 	bl	80001d4 <__adddf3>
 80057d6:	4622      	mov	r2, r4
 80057d8:	462b      	mov	r3, r5
 80057da:	f7fa feb1 	bl	8000540 <__aeabi_dmul>
 80057de:	a344      	add	r3, pc, #272	; (adr r3, 80058f0 <__ieee754_acos+0x478>)
 80057e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057e4:	f7fa fcf4 	bl	80001d0 <__aeabi_dsub>
 80057e8:	4622      	mov	r2, r4
 80057ea:	462b      	mov	r3, r5
 80057ec:	f7fa fea8 	bl	8000540 <__aeabi_dmul>
 80057f0:	a341      	add	r3, pc, #260	; (adr r3, 80058f8 <__ieee754_acos+0x480>)
 80057f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057f6:	f7fa fced 	bl	80001d4 <__adddf3>
 80057fa:	4622      	mov	r2, r4
 80057fc:	462b      	mov	r3, r5
 80057fe:	f7fa fe9f 	bl	8000540 <__aeabi_dmul>
 8005802:	a33f      	add	r3, pc, #252	; (adr r3, 8005900 <__ieee754_acos+0x488>)
 8005804:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005808:	4682      	mov	sl, r0
 800580a:	468b      	mov	fp, r1
 800580c:	4620      	mov	r0, r4
 800580e:	4629      	mov	r1, r5
 8005810:	f7fa fe96 	bl	8000540 <__aeabi_dmul>
 8005814:	a33c      	add	r3, pc, #240	; (adr r3, 8005908 <__ieee754_acos+0x490>)
 8005816:	e9d3 2300 	ldrd	r2, r3, [r3]
 800581a:	f7fa fcd9 	bl	80001d0 <__aeabi_dsub>
 800581e:	4622      	mov	r2, r4
 8005820:	462b      	mov	r3, r5
 8005822:	f7fa fe8d 	bl	8000540 <__aeabi_dmul>
 8005826:	a33a      	add	r3, pc, #232	; (adr r3, 8005910 <__ieee754_acos+0x498>)
 8005828:	e9d3 2300 	ldrd	r2, r3, [r3]
 800582c:	f7fa fcd2 	bl	80001d4 <__adddf3>
 8005830:	4622      	mov	r2, r4
 8005832:	462b      	mov	r3, r5
 8005834:	f7fa fe84 	bl	8000540 <__aeabi_dmul>
 8005838:	a337      	add	r3, pc, #220	; (adr r3, 8005918 <__ieee754_acos+0x4a0>)
 800583a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800583e:	f7fa fcc7 	bl	80001d0 <__aeabi_dsub>
 8005842:	4622      	mov	r2, r4
 8005844:	462b      	mov	r3, r5
 8005846:	f7fa fe7b 	bl	8000540 <__aeabi_dmul>
 800584a:	2200      	movs	r2, #0
 800584c:	4b36      	ldr	r3, [pc, #216]	; (8005928 <__ieee754_acos+0x4b0>)
 800584e:	f7fa fcc1 	bl	80001d4 <__adddf3>
 8005852:	4602      	mov	r2, r0
 8005854:	460b      	mov	r3, r1
 8005856:	4650      	mov	r0, sl
 8005858:	4659      	mov	r1, fp
 800585a:	f7fa ff9b 	bl	8000794 <__aeabi_ddiv>
 800585e:	4642      	mov	r2, r8
 8005860:	464b      	mov	r3, r9
 8005862:	f7fa fe6d 	bl	8000540 <__aeabi_dmul>
 8005866:	2600      	movs	r6, #0
 8005868:	4682      	mov	sl, r0
 800586a:	468b      	mov	fp, r1
 800586c:	4632      	mov	r2, r6
 800586e:	464b      	mov	r3, r9
 8005870:	4630      	mov	r0, r6
 8005872:	4649      	mov	r1, r9
 8005874:	f7fa fe64 	bl	8000540 <__aeabi_dmul>
 8005878:	4602      	mov	r2, r0
 800587a:	460b      	mov	r3, r1
 800587c:	4620      	mov	r0, r4
 800587e:	4629      	mov	r1, r5
 8005880:	f7fa fca6 	bl	80001d0 <__aeabi_dsub>
 8005884:	4632      	mov	r2, r6
 8005886:	4604      	mov	r4, r0
 8005888:	460d      	mov	r5, r1
 800588a:	464b      	mov	r3, r9
 800588c:	4640      	mov	r0, r8
 800588e:	4649      	mov	r1, r9
 8005890:	f7fa fca0 	bl	80001d4 <__adddf3>
 8005894:	4602      	mov	r2, r0
 8005896:	460b      	mov	r3, r1
 8005898:	4620      	mov	r0, r4
 800589a:	4629      	mov	r1, r5
 800589c:	f7fa ff7a 	bl	8000794 <__aeabi_ddiv>
 80058a0:	4602      	mov	r2, r0
 80058a2:	460b      	mov	r3, r1
 80058a4:	4650      	mov	r0, sl
 80058a6:	4659      	mov	r1, fp
 80058a8:	f7fa fc94 	bl	80001d4 <__adddf3>
 80058ac:	4632      	mov	r2, r6
 80058ae:	464b      	mov	r3, r9
 80058b0:	f7fa fc90 	bl	80001d4 <__adddf3>
 80058b4:	4602      	mov	r2, r0
 80058b6:	460b      	mov	r3, r1
 80058b8:	f7fa fc8c 	bl	80001d4 <__adddf3>
 80058bc:	e5f1      	b.n	80054a2 <__ieee754_acos+0x2a>
 80058be:	2000      	movs	r0, #0
 80058c0:	2100      	movs	r1, #0
 80058c2:	e5ee      	b.n	80054a2 <__ieee754_acos+0x2a>
 80058c4:	a116      	add	r1, pc, #88	; (adr r1, 8005920 <__ieee754_acos+0x4a8>)
 80058c6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80058ca:	e5ea      	b.n	80054a2 <__ieee754_acos+0x2a>
 80058cc:	f3af 8000 	nop.w
 80058d0:	0dfdf709 	.word	0x0dfdf709
 80058d4:	3f023de1 	.word	0x3f023de1
 80058d8:	7501b288 	.word	0x7501b288
 80058dc:	3f49efe0 	.word	0x3f49efe0
 80058e0:	b5688f3b 	.word	0xb5688f3b
 80058e4:	3fa48228 	.word	0x3fa48228
 80058e8:	0e884455 	.word	0x0e884455
 80058ec:	3fc9c155 	.word	0x3fc9c155
 80058f0:	03eb6f7d 	.word	0x03eb6f7d
 80058f4:	3fd4d612 	.word	0x3fd4d612
 80058f8:	55555555 	.word	0x55555555
 80058fc:	3fc55555 	.word	0x3fc55555
 8005900:	b12e9282 	.word	0xb12e9282
 8005904:	3fb3b8c5 	.word	0x3fb3b8c5
 8005908:	1b8d0159 	.word	0x1b8d0159
 800590c:	3fe6066c 	.word	0x3fe6066c
 8005910:	9c598ac8 	.word	0x9c598ac8
 8005914:	40002ae5 	.word	0x40002ae5
 8005918:	1c8a2d4b 	.word	0x1c8a2d4b
 800591c:	40033a27 	.word	0x40033a27
 8005920:	54442d18 	.word	0x54442d18
 8005924:	3ff921fb 	.word	0x3ff921fb
 8005928:	3ff00000 	.word	0x3ff00000
 800592c:	3fe00000 	.word	0x3fe00000

08005930 <__ieee754_pow>:
 8005930:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005934:	b091      	sub	sp, #68	; 0x44
 8005936:	ed8d 1b00 	vstr	d1, [sp]
 800593a:	e9dd 2900 	ldrd	r2, r9, [sp]
 800593e:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8005942:	ea58 0302 	orrs.w	r3, r8, r2
 8005946:	ec57 6b10 	vmov	r6, r7, d0
 800594a:	f000 84be 	beq.w	80062ca <__ieee754_pow+0x99a>
 800594e:	4b7a      	ldr	r3, [pc, #488]	; (8005b38 <__ieee754_pow+0x208>)
 8005950:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8005954:	429c      	cmp	r4, r3
 8005956:	463d      	mov	r5, r7
 8005958:	ee10 aa10 	vmov	sl, s0
 800595c:	dc09      	bgt.n	8005972 <__ieee754_pow+0x42>
 800595e:	d103      	bne.n	8005968 <__ieee754_pow+0x38>
 8005960:	b93e      	cbnz	r6, 8005972 <__ieee754_pow+0x42>
 8005962:	45a0      	cmp	r8, r4
 8005964:	dc0d      	bgt.n	8005982 <__ieee754_pow+0x52>
 8005966:	e001      	b.n	800596c <__ieee754_pow+0x3c>
 8005968:	4598      	cmp	r8, r3
 800596a:	dc02      	bgt.n	8005972 <__ieee754_pow+0x42>
 800596c:	4598      	cmp	r8, r3
 800596e:	d10e      	bne.n	800598e <__ieee754_pow+0x5e>
 8005970:	b16a      	cbz	r2, 800598e <__ieee754_pow+0x5e>
 8005972:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8005976:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800597a:	ea54 030a 	orrs.w	r3, r4, sl
 800597e:	f000 84a4 	beq.w	80062ca <__ieee754_pow+0x99a>
 8005982:	486e      	ldr	r0, [pc, #440]	; (8005b3c <__ieee754_pow+0x20c>)
 8005984:	b011      	add	sp, #68	; 0x44
 8005986:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800598a:	f000 bd99 	b.w	80064c0 <nan>
 800598e:	2d00      	cmp	r5, #0
 8005990:	da53      	bge.n	8005a3a <__ieee754_pow+0x10a>
 8005992:	4b6b      	ldr	r3, [pc, #428]	; (8005b40 <__ieee754_pow+0x210>)
 8005994:	4598      	cmp	r8, r3
 8005996:	dc4d      	bgt.n	8005a34 <__ieee754_pow+0x104>
 8005998:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800599c:	4598      	cmp	r8, r3
 800599e:	dd4c      	ble.n	8005a3a <__ieee754_pow+0x10a>
 80059a0:	ea4f 5328 	mov.w	r3, r8, asr #20
 80059a4:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80059a8:	2b14      	cmp	r3, #20
 80059aa:	dd26      	ble.n	80059fa <__ieee754_pow+0xca>
 80059ac:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 80059b0:	fa22 f103 	lsr.w	r1, r2, r3
 80059b4:	fa01 f303 	lsl.w	r3, r1, r3
 80059b8:	4293      	cmp	r3, r2
 80059ba:	d13e      	bne.n	8005a3a <__ieee754_pow+0x10a>
 80059bc:	f001 0101 	and.w	r1, r1, #1
 80059c0:	f1c1 0b02 	rsb	fp, r1, #2
 80059c4:	2a00      	cmp	r2, #0
 80059c6:	d15b      	bne.n	8005a80 <__ieee754_pow+0x150>
 80059c8:	4b5b      	ldr	r3, [pc, #364]	; (8005b38 <__ieee754_pow+0x208>)
 80059ca:	4598      	cmp	r8, r3
 80059cc:	d124      	bne.n	8005a18 <__ieee754_pow+0xe8>
 80059ce:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 80059d2:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 80059d6:	ea53 030a 	orrs.w	r3, r3, sl
 80059da:	f000 8476 	beq.w	80062ca <__ieee754_pow+0x99a>
 80059de:	4b59      	ldr	r3, [pc, #356]	; (8005b44 <__ieee754_pow+0x214>)
 80059e0:	429c      	cmp	r4, r3
 80059e2:	dd2d      	ble.n	8005a40 <__ieee754_pow+0x110>
 80059e4:	f1b9 0f00 	cmp.w	r9, #0
 80059e8:	f280 8473 	bge.w	80062d2 <__ieee754_pow+0x9a2>
 80059ec:	2000      	movs	r0, #0
 80059ee:	2100      	movs	r1, #0
 80059f0:	ec41 0b10 	vmov	d0, r0, r1
 80059f4:	b011      	add	sp, #68	; 0x44
 80059f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80059fa:	2a00      	cmp	r2, #0
 80059fc:	d13e      	bne.n	8005a7c <__ieee754_pow+0x14c>
 80059fe:	f1c3 0314 	rsb	r3, r3, #20
 8005a02:	fa48 f103 	asr.w	r1, r8, r3
 8005a06:	fa01 f303 	lsl.w	r3, r1, r3
 8005a0a:	4543      	cmp	r3, r8
 8005a0c:	f040 8469 	bne.w	80062e2 <__ieee754_pow+0x9b2>
 8005a10:	f001 0101 	and.w	r1, r1, #1
 8005a14:	f1c1 0b02 	rsb	fp, r1, #2
 8005a18:	4b4b      	ldr	r3, [pc, #300]	; (8005b48 <__ieee754_pow+0x218>)
 8005a1a:	4598      	cmp	r8, r3
 8005a1c:	d118      	bne.n	8005a50 <__ieee754_pow+0x120>
 8005a1e:	f1b9 0f00 	cmp.w	r9, #0
 8005a22:	f280 845a 	bge.w	80062da <__ieee754_pow+0x9aa>
 8005a26:	4948      	ldr	r1, [pc, #288]	; (8005b48 <__ieee754_pow+0x218>)
 8005a28:	4632      	mov	r2, r6
 8005a2a:	463b      	mov	r3, r7
 8005a2c:	2000      	movs	r0, #0
 8005a2e:	f7fa feb1 	bl	8000794 <__aeabi_ddiv>
 8005a32:	e7dd      	b.n	80059f0 <__ieee754_pow+0xc0>
 8005a34:	f04f 0b02 	mov.w	fp, #2
 8005a38:	e7c4      	b.n	80059c4 <__ieee754_pow+0x94>
 8005a3a:	f04f 0b00 	mov.w	fp, #0
 8005a3e:	e7c1      	b.n	80059c4 <__ieee754_pow+0x94>
 8005a40:	f1b9 0f00 	cmp.w	r9, #0
 8005a44:	dad2      	bge.n	80059ec <__ieee754_pow+0xbc>
 8005a46:	e9dd 0300 	ldrd	r0, r3, [sp]
 8005a4a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8005a4e:	e7cf      	b.n	80059f0 <__ieee754_pow+0xc0>
 8005a50:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8005a54:	d106      	bne.n	8005a64 <__ieee754_pow+0x134>
 8005a56:	4632      	mov	r2, r6
 8005a58:	463b      	mov	r3, r7
 8005a5a:	4610      	mov	r0, r2
 8005a5c:	4619      	mov	r1, r3
 8005a5e:	f7fa fd6f 	bl	8000540 <__aeabi_dmul>
 8005a62:	e7c5      	b.n	80059f0 <__ieee754_pow+0xc0>
 8005a64:	4b39      	ldr	r3, [pc, #228]	; (8005b4c <__ieee754_pow+0x21c>)
 8005a66:	4599      	cmp	r9, r3
 8005a68:	d10a      	bne.n	8005a80 <__ieee754_pow+0x150>
 8005a6a:	2d00      	cmp	r5, #0
 8005a6c:	db08      	blt.n	8005a80 <__ieee754_pow+0x150>
 8005a6e:	ec47 6b10 	vmov	d0, r6, r7
 8005a72:	b011      	add	sp, #68	; 0x44
 8005a74:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a78:	f000 bc68 	b.w	800634c <__ieee754_sqrt>
 8005a7c:	f04f 0b00 	mov.w	fp, #0
 8005a80:	ec47 6b10 	vmov	d0, r6, r7
 8005a84:	f7ff facc 	bl	8005020 <fabs>
 8005a88:	ec51 0b10 	vmov	r0, r1, d0
 8005a8c:	f1ba 0f00 	cmp.w	sl, #0
 8005a90:	d127      	bne.n	8005ae2 <__ieee754_pow+0x1b2>
 8005a92:	b124      	cbz	r4, 8005a9e <__ieee754_pow+0x16e>
 8005a94:	4b2c      	ldr	r3, [pc, #176]	; (8005b48 <__ieee754_pow+0x218>)
 8005a96:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8005a9a:	429a      	cmp	r2, r3
 8005a9c:	d121      	bne.n	8005ae2 <__ieee754_pow+0x1b2>
 8005a9e:	f1b9 0f00 	cmp.w	r9, #0
 8005aa2:	da05      	bge.n	8005ab0 <__ieee754_pow+0x180>
 8005aa4:	4602      	mov	r2, r0
 8005aa6:	460b      	mov	r3, r1
 8005aa8:	2000      	movs	r0, #0
 8005aaa:	4927      	ldr	r1, [pc, #156]	; (8005b48 <__ieee754_pow+0x218>)
 8005aac:	f7fa fe72 	bl	8000794 <__aeabi_ddiv>
 8005ab0:	2d00      	cmp	r5, #0
 8005ab2:	da9d      	bge.n	80059f0 <__ieee754_pow+0xc0>
 8005ab4:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8005ab8:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8005abc:	ea54 030b 	orrs.w	r3, r4, fp
 8005ac0:	d108      	bne.n	8005ad4 <__ieee754_pow+0x1a4>
 8005ac2:	4602      	mov	r2, r0
 8005ac4:	460b      	mov	r3, r1
 8005ac6:	4610      	mov	r0, r2
 8005ac8:	4619      	mov	r1, r3
 8005aca:	f7fa fb81 	bl	80001d0 <__aeabi_dsub>
 8005ace:	4602      	mov	r2, r0
 8005ad0:	460b      	mov	r3, r1
 8005ad2:	e7ac      	b.n	8005a2e <__ieee754_pow+0xfe>
 8005ad4:	f1bb 0f01 	cmp.w	fp, #1
 8005ad8:	d18a      	bne.n	80059f0 <__ieee754_pow+0xc0>
 8005ada:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005ade:	4619      	mov	r1, r3
 8005ae0:	e786      	b.n	80059f0 <__ieee754_pow+0xc0>
 8005ae2:	0fed      	lsrs	r5, r5, #31
 8005ae4:	1e6b      	subs	r3, r5, #1
 8005ae6:	930d      	str	r3, [sp, #52]	; 0x34
 8005ae8:	ea5b 0303 	orrs.w	r3, fp, r3
 8005aec:	d102      	bne.n	8005af4 <__ieee754_pow+0x1c4>
 8005aee:	4632      	mov	r2, r6
 8005af0:	463b      	mov	r3, r7
 8005af2:	e7e8      	b.n	8005ac6 <__ieee754_pow+0x196>
 8005af4:	4b16      	ldr	r3, [pc, #88]	; (8005b50 <__ieee754_pow+0x220>)
 8005af6:	4598      	cmp	r8, r3
 8005af8:	f340 80fe 	ble.w	8005cf8 <__ieee754_pow+0x3c8>
 8005afc:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8005b00:	4598      	cmp	r8, r3
 8005b02:	dd0a      	ble.n	8005b1a <__ieee754_pow+0x1ea>
 8005b04:	4b0f      	ldr	r3, [pc, #60]	; (8005b44 <__ieee754_pow+0x214>)
 8005b06:	429c      	cmp	r4, r3
 8005b08:	dc0d      	bgt.n	8005b26 <__ieee754_pow+0x1f6>
 8005b0a:	f1b9 0f00 	cmp.w	r9, #0
 8005b0e:	f6bf af6d 	bge.w	80059ec <__ieee754_pow+0xbc>
 8005b12:	a307      	add	r3, pc, #28	; (adr r3, 8005b30 <__ieee754_pow+0x200>)
 8005b14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b18:	e79f      	b.n	8005a5a <__ieee754_pow+0x12a>
 8005b1a:	4b0e      	ldr	r3, [pc, #56]	; (8005b54 <__ieee754_pow+0x224>)
 8005b1c:	429c      	cmp	r4, r3
 8005b1e:	ddf4      	ble.n	8005b0a <__ieee754_pow+0x1da>
 8005b20:	4b09      	ldr	r3, [pc, #36]	; (8005b48 <__ieee754_pow+0x218>)
 8005b22:	429c      	cmp	r4, r3
 8005b24:	dd18      	ble.n	8005b58 <__ieee754_pow+0x228>
 8005b26:	f1b9 0f00 	cmp.w	r9, #0
 8005b2a:	dcf2      	bgt.n	8005b12 <__ieee754_pow+0x1e2>
 8005b2c:	e75e      	b.n	80059ec <__ieee754_pow+0xbc>
 8005b2e:	bf00      	nop
 8005b30:	8800759c 	.word	0x8800759c
 8005b34:	7e37e43c 	.word	0x7e37e43c
 8005b38:	7ff00000 	.word	0x7ff00000
 8005b3c:	0800675c 	.word	0x0800675c
 8005b40:	433fffff 	.word	0x433fffff
 8005b44:	3fefffff 	.word	0x3fefffff
 8005b48:	3ff00000 	.word	0x3ff00000
 8005b4c:	3fe00000 	.word	0x3fe00000
 8005b50:	41e00000 	.word	0x41e00000
 8005b54:	3feffffe 	.word	0x3feffffe
 8005b58:	2200      	movs	r2, #0
 8005b5a:	4b63      	ldr	r3, [pc, #396]	; (8005ce8 <__ieee754_pow+0x3b8>)
 8005b5c:	f7fa fb38 	bl	80001d0 <__aeabi_dsub>
 8005b60:	a355      	add	r3, pc, #340	; (adr r3, 8005cb8 <__ieee754_pow+0x388>)
 8005b62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b66:	4604      	mov	r4, r0
 8005b68:	460d      	mov	r5, r1
 8005b6a:	f7fa fce9 	bl	8000540 <__aeabi_dmul>
 8005b6e:	a354      	add	r3, pc, #336	; (adr r3, 8005cc0 <__ieee754_pow+0x390>)
 8005b70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b74:	4606      	mov	r6, r0
 8005b76:	460f      	mov	r7, r1
 8005b78:	4620      	mov	r0, r4
 8005b7a:	4629      	mov	r1, r5
 8005b7c:	f7fa fce0 	bl	8000540 <__aeabi_dmul>
 8005b80:	2200      	movs	r2, #0
 8005b82:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005b86:	4b59      	ldr	r3, [pc, #356]	; (8005cec <__ieee754_pow+0x3bc>)
 8005b88:	4620      	mov	r0, r4
 8005b8a:	4629      	mov	r1, r5
 8005b8c:	f7fa fcd8 	bl	8000540 <__aeabi_dmul>
 8005b90:	4602      	mov	r2, r0
 8005b92:	460b      	mov	r3, r1
 8005b94:	a14c      	add	r1, pc, #304	; (adr r1, 8005cc8 <__ieee754_pow+0x398>)
 8005b96:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005b9a:	f7fa fb19 	bl	80001d0 <__aeabi_dsub>
 8005b9e:	4622      	mov	r2, r4
 8005ba0:	462b      	mov	r3, r5
 8005ba2:	f7fa fccd 	bl	8000540 <__aeabi_dmul>
 8005ba6:	4602      	mov	r2, r0
 8005ba8:	460b      	mov	r3, r1
 8005baa:	2000      	movs	r0, #0
 8005bac:	4950      	ldr	r1, [pc, #320]	; (8005cf0 <__ieee754_pow+0x3c0>)
 8005bae:	f7fa fb0f 	bl	80001d0 <__aeabi_dsub>
 8005bb2:	4622      	mov	r2, r4
 8005bb4:	462b      	mov	r3, r5
 8005bb6:	4680      	mov	r8, r0
 8005bb8:	4689      	mov	r9, r1
 8005bba:	4620      	mov	r0, r4
 8005bbc:	4629      	mov	r1, r5
 8005bbe:	f7fa fcbf 	bl	8000540 <__aeabi_dmul>
 8005bc2:	4602      	mov	r2, r0
 8005bc4:	460b      	mov	r3, r1
 8005bc6:	4640      	mov	r0, r8
 8005bc8:	4649      	mov	r1, r9
 8005bca:	f7fa fcb9 	bl	8000540 <__aeabi_dmul>
 8005bce:	a340      	add	r3, pc, #256	; (adr r3, 8005cd0 <__ieee754_pow+0x3a0>)
 8005bd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bd4:	f7fa fcb4 	bl	8000540 <__aeabi_dmul>
 8005bd8:	4602      	mov	r2, r0
 8005bda:	460b      	mov	r3, r1
 8005bdc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005be0:	f7fa faf6 	bl	80001d0 <__aeabi_dsub>
 8005be4:	4602      	mov	r2, r0
 8005be6:	460b      	mov	r3, r1
 8005be8:	4604      	mov	r4, r0
 8005bea:	460d      	mov	r5, r1
 8005bec:	4630      	mov	r0, r6
 8005bee:	4639      	mov	r1, r7
 8005bf0:	f7fa faf0 	bl	80001d4 <__adddf3>
 8005bf4:	2000      	movs	r0, #0
 8005bf6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005bfa:	4632      	mov	r2, r6
 8005bfc:	463b      	mov	r3, r7
 8005bfe:	f7fa fae7 	bl	80001d0 <__aeabi_dsub>
 8005c02:	4602      	mov	r2, r0
 8005c04:	460b      	mov	r3, r1
 8005c06:	4620      	mov	r0, r4
 8005c08:	4629      	mov	r1, r5
 8005c0a:	f7fa fae1 	bl	80001d0 <__aeabi_dsub>
 8005c0e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005c10:	f10b 33ff 	add.w	r3, fp, #4294967295
 8005c14:	4313      	orrs	r3, r2
 8005c16:	4606      	mov	r6, r0
 8005c18:	460f      	mov	r7, r1
 8005c1a:	f040 81eb 	bne.w	8005ff4 <__ieee754_pow+0x6c4>
 8005c1e:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8005cd8 <__ieee754_pow+0x3a8>
 8005c22:	e9dd 4500 	ldrd	r4, r5, [sp]
 8005c26:	2400      	movs	r4, #0
 8005c28:	4622      	mov	r2, r4
 8005c2a:	462b      	mov	r3, r5
 8005c2c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005c30:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005c34:	f7fa facc 	bl	80001d0 <__aeabi_dsub>
 8005c38:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005c3c:	f7fa fc80 	bl	8000540 <__aeabi_dmul>
 8005c40:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005c44:	4680      	mov	r8, r0
 8005c46:	4689      	mov	r9, r1
 8005c48:	4630      	mov	r0, r6
 8005c4a:	4639      	mov	r1, r7
 8005c4c:	f7fa fc78 	bl	8000540 <__aeabi_dmul>
 8005c50:	4602      	mov	r2, r0
 8005c52:	460b      	mov	r3, r1
 8005c54:	4640      	mov	r0, r8
 8005c56:	4649      	mov	r1, r9
 8005c58:	f7fa fabc 	bl	80001d4 <__adddf3>
 8005c5c:	4622      	mov	r2, r4
 8005c5e:	462b      	mov	r3, r5
 8005c60:	4680      	mov	r8, r0
 8005c62:	4689      	mov	r9, r1
 8005c64:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005c68:	f7fa fc6a 	bl	8000540 <__aeabi_dmul>
 8005c6c:	460b      	mov	r3, r1
 8005c6e:	4604      	mov	r4, r0
 8005c70:	460d      	mov	r5, r1
 8005c72:	4602      	mov	r2, r0
 8005c74:	4649      	mov	r1, r9
 8005c76:	4640      	mov	r0, r8
 8005c78:	e9cd 4500 	strd	r4, r5, [sp]
 8005c7c:	f7fa faaa 	bl	80001d4 <__adddf3>
 8005c80:	4b1c      	ldr	r3, [pc, #112]	; (8005cf4 <__ieee754_pow+0x3c4>)
 8005c82:	4299      	cmp	r1, r3
 8005c84:	4606      	mov	r6, r0
 8005c86:	460f      	mov	r7, r1
 8005c88:	468b      	mov	fp, r1
 8005c8a:	f340 82f7 	ble.w	800627c <__ieee754_pow+0x94c>
 8005c8e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8005c92:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8005c96:	4303      	orrs	r3, r0
 8005c98:	f000 81ea 	beq.w	8006070 <__ieee754_pow+0x740>
 8005c9c:	a310      	add	r3, pc, #64	; (adr r3, 8005ce0 <__ieee754_pow+0x3b0>)
 8005c9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ca2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005ca6:	f7fa fc4b 	bl	8000540 <__aeabi_dmul>
 8005caa:	a30d      	add	r3, pc, #52	; (adr r3, 8005ce0 <__ieee754_pow+0x3b0>)
 8005cac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cb0:	e6d5      	b.n	8005a5e <__ieee754_pow+0x12e>
 8005cb2:	bf00      	nop
 8005cb4:	f3af 8000 	nop.w
 8005cb8:	60000000 	.word	0x60000000
 8005cbc:	3ff71547 	.word	0x3ff71547
 8005cc0:	f85ddf44 	.word	0xf85ddf44
 8005cc4:	3e54ae0b 	.word	0x3e54ae0b
 8005cc8:	55555555 	.word	0x55555555
 8005ccc:	3fd55555 	.word	0x3fd55555
 8005cd0:	652b82fe 	.word	0x652b82fe
 8005cd4:	3ff71547 	.word	0x3ff71547
 8005cd8:	00000000 	.word	0x00000000
 8005cdc:	bff00000 	.word	0xbff00000
 8005ce0:	8800759c 	.word	0x8800759c
 8005ce4:	7e37e43c 	.word	0x7e37e43c
 8005ce8:	3ff00000 	.word	0x3ff00000
 8005cec:	3fd00000 	.word	0x3fd00000
 8005cf0:	3fe00000 	.word	0x3fe00000
 8005cf4:	408fffff 	.word	0x408fffff
 8005cf8:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8005cfc:	f04f 0200 	mov.w	r2, #0
 8005d00:	da05      	bge.n	8005d0e <__ieee754_pow+0x3de>
 8005d02:	4bd3      	ldr	r3, [pc, #844]	; (8006050 <__ieee754_pow+0x720>)
 8005d04:	f7fa fc1c 	bl	8000540 <__aeabi_dmul>
 8005d08:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8005d0c:	460c      	mov	r4, r1
 8005d0e:	1523      	asrs	r3, r4, #20
 8005d10:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8005d14:	4413      	add	r3, r2
 8005d16:	9309      	str	r3, [sp, #36]	; 0x24
 8005d18:	4bce      	ldr	r3, [pc, #824]	; (8006054 <__ieee754_pow+0x724>)
 8005d1a:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8005d1e:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8005d22:	429c      	cmp	r4, r3
 8005d24:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8005d28:	dd08      	ble.n	8005d3c <__ieee754_pow+0x40c>
 8005d2a:	4bcb      	ldr	r3, [pc, #812]	; (8006058 <__ieee754_pow+0x728>)
 8005d2c:	429c      	cmp	r4, r3
 8005d2e:	f340 815e 	ble.w	8005fee <__ieee754_pow+0x6be>
 8005d32:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d34:	3301      	adds	r3, #1
 8005d36:	9309      	str	r3, [sp, #36]	; 0x24
 8005d38:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8005d3c:	f04f 0a00 	mov.w	sl, #0
 8005d40:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8005d44:	930c      	str	r3, [sp, #48]	; 0x30
 8005d46:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005d48:	4bc4      	ldr	r3, [pc, #784]	; (800605c <__ieee754_pow+0x72c>)
 8005d4a:	4413      	add	r3, r2
 8005d4c:	ed93 7b00 	vldr	d7, [r3]
 8005d50:	4629      	mov	r1, r5
 8005d52:	ec53 2b17 	vmov	r2, r3, d7
 8005d56:	ed8d 7b06 	vstr	d7, [sp, #24]
 8005d5a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005d5e:	f7fa fa37 	bl	80001d0 <__aeabi_dsub>
 8005d62:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005d66:	4606      	mov	r6, r0
 8005d68:	460f      	mov	r7, r1
 8005d6a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005d6e:	f7fa fa31 	bl	80001d4 <__adddf3>
 8005d72:	4602      	mov	r2, r0
 8005d74:	460b      	mov	r3, r1
 8005d76:	2000      	movs	r0, #0
 8005d78:	49b9      	ldr	r1, [pc, #740]	; (8006060 <__ieee754_pow+0x730>)
 8005d7a:	f7fa fd0b 	bl	8000794 <__aeabi_ddiv>
 8005d7e:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8005d82:	4602      	mov	r2, r0
 8005d84:	460b      	mov	r3, r1
 8005d86:	4630      	mov	r0, r6
 8005d88:	4639      	mov	r1, r7
 8005d8a:	f7fa fbd9 	bl	8000540 <__aeabi_dmul>
 8005d8e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005d92:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8005d96:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8005d9a:	2300      	movs	r3, #0
 8005d9c:	9302      	str	r3, [sp, #8]
 8005d9e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8005da2:	106d      	asrs	r5, r5, #1
 8005da4:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8005da8:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8005dac:	2200      	movs	r2, #0
 8005dae:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 8005db2:	4640      	mov	r0, r8
 8005db4:	4649      	mov	r1, r9
 8005db6:	4614      	mov	r4, r2
 8005db8:	461d      	mov	r5, r3
 8005dba:	f7fa fbc1 	bl	8000540 <__aeabi_dmul>
 8005dbe:	4602      	mov	r2, r0
 8005dc0:	460b      	mov	r3, r1
 8005dc2:	4630      	mov	r0, r6
 8005dc4:	4639      	mov	r1, r7
 8005dc6:	f7fa fa03 	bl	80001d0 <__aeabi_dsub>
 8005dca:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005dce:	4606      	mov	r6, r0
 8005dd0:	460f      	mov	r7, r1
 8005dd2:	4620      	mov	r0, r4
 8005dd4:	4629      	mov	r1, r5
 8005dd6:	f7fa f9fb 	bl	80001d0 <__aeabi_dsub>
 8005dda:	4602      	mov	r2, r0
 8005ddc:	460b      	mov	r3, r1
 8005dde:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005de2:	f7fa f9f5 	bl	80001d0 <__aeabi_dsub>
 8005de6:	4642      	mov	r2, r8
 8005de8:	464b      	mov	r3, r9
 8005dea:	f7fa fba9 	bl	8000540 <__aeabi_dmul>
 8005dee:	4602      	mov	r2, r0
 8005df0:	460b      	mov	r3, r1
 8005df2:	4630      	mov	r0, r6
 8005df4:	4639      	mov	r1, r7
 8005df6:	f7fa f9eb 	bl	80001d0 <__aeabi_dsub>
 8005dfa:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8005dfe:	f7fa fb9f 	bl	8000540 <__aeabi_dmul>
 8005e02:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005e06:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005e0a:	4610      	mov	r0, r2
 8005e0c:	4619      	mov	r1, r3
 8005e0e:	f7fa fb97 	bl	8000540 <__aeabi_dmul>
 8005e12:	a37b      	add	r3, pc, #492	; (adr r3, 8006000 <__ieee754_pow+0x6d0>)
 8005e14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e18:	4604      	mov	r4, r0
 8005e1a:	460d      	mov	r5, r1
 8005e1c:	f7fa fb90 	bl	8000540 <__aeabi_dmul>
 8005e20:	a379      	add	r3, pc, #484	; (adr r3, 8006008 <__ieee754_pow+0x6d8>)
 8005e22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e26:	f7fa f9d5 	bl	80001d4 <__adddf3>
 8005e2a:	4622      	mov	r2, r4
 8005e2c:	462b      	mov	r3, r5
 8005e2e:	f7fa fb87 	bl	8000540 <__aeabi_dmul>
 8005e32:	a377      	add	r3, pc, #476	; (adr r3, 8006010 <__ieee754_pow+0x6e0>)
 8005e34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e38:	f7fa f9cc 	bl	80001d4 <__adddf3>
 8005e3c:	4622      	mov	r2, r4
 8005e3e:	462b      	mov	r3, r5
 8005e40:	f7fa fb7e 	bl	8000540 <__aeabi_dmul>
 8005e44:	a374      	add	r3, pc, #464	; (adr r3, 8006018 <__ieee754_pow+0x6e8>)
 8005e46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e4a:	f7fa f9c3 	bl	80001d4 <__adddf3>
 8005e4e:	4622      	mov	r2, r4
 8005e50:	462b      	mov	r3, r5
 8005e52:	f7fa fb75 	bl	8000540 <__aeabi_dmul>
 8005e56:	a372      	add	r3, pc, #456	; (adr r3, 8006020 <__ieee754_pow+0x6f0>)
 8005e58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e5c:	f7fa f9ba 	bl	80001d4 <__adddf3>
 8005e60:	4622      	mov	r2, r4
 8005e62:	462b      	mov	r3, r5
 8005e64:	f7fa fb6c 	bl	8000540 <__aeabi_dmul>
 8005e68:	a36f      	add	r3, pc, #444	; (adr r3, 8006028 <__ieee754_pow+0x6f8>)
 8005e6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e6e:	f7fa f9b1 	bl	80001d4 <__adddf3>
 8005e72:	4622      	mov	r2, r4
 8005e74:	4606      	mov	r6, r0
 8005e76:	460f      	mov	r7, r1
 8005e78:	462b      	mov	r3, r5
 8005e7a:	4620      	mov	r0, r4
 8005e7c:	4629      	mov	r1, r5
 8005e7e:	f7fa fb5f 	bl	8000540 <__aeabi_dmul>
 8005e82:	4602      	mov	r2, r0
 8005e84:	460b      	mov	r3, r1
 8005e86:	4630      	mov	r0, r6
 8005e88:	4639      	mov	r1, r7
 8005e8a:	f7fa fb59 	bl	8000540 <__aeabi_dmul>
 8005e8e:	4642      	mov	r2, r8
 8005e90:	4604      	mov	r4, r0
 8005e92:	460d      	mov	r5, r1
 8005e94:	464b      	mov	r3, r9
 8005e96:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005e9a:	f7fa f99b 	bl	80001d4 <__adddf3>
 8005e9e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005ea2:	f7fa fb4d 	bl	8000540 <__aeabi_dmul>
 8005ea6:	4622      	mov	r2, r4
 8005ea8:	462b      	mov	r3, r5
 8005eaa:	f7fa f993 	bl	80001d4 <__adddf3>
 8005eae:	4642      	mov	r2, r8
 8005eb0:	4606      	mov	r6, r0
 8005eb2:	460f      	mov	r7, r1
 8005eb4:	464b      	mov	r3, r9
 8005eb6:	4640      	mov	r0, r8
 8005eb8:	4649      	mov	r1, r9
 8005eba:	f7fa fb41 	bl	8000540 <__aeabi_dmul>
 8005ebe:	2200      	movs	r2, #0
 8005ec0:	4b68      	ldr	r3, [pc, #416]	; (8006064 <__ieee754_pow+0x734>)
 8005ec2:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005ec6:	f7fa f985 	bl	80001d4 <__adddf3>
 8005eca:	4632      	mov	r2, r6
 8005ecc:	463b      	mov	r3, r7
 8005ece:	f7fa f981 	bl	80001d4 <__adddf3>
 8005ed2:	9802      	ldr	r0, [sp, #8]
 8005ed4:	460d      	mov	r5, r1
 8005ed6:	4604      	mov	r4, r0
 8005ed8:	4602      	mov	r2, r0
 8005eda:	460b      	mov	r3, r1
 8005edc:	4640      	mov	r0, r8
 8005ede:	4649      	mov	r1, r9
 8005ee0:	f7fa fb2e 	bl	8000540 <__aeabi_dmul>
 8005ee4:	2200      	movs	r2, #0
 8005ee6:	4680      	mov	r8, r0
 8005ee8:	4689      	mov	r9, r1
 8005eea:	4b5e      	ldr	r3, [pc, #376]	; (8006064 <__ieee754_pow+0x734>)
 8005eec:	4620      	mov	r0, r4
 8005eee:	4629      	mov	r1, r5
 8005ef0:	f7fa f96e 	bl	80001d0 <__aeabi_dsub>
 8005ef4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005ef8:	f7fa f96a 	bl	80001d0 <__aeabi_dsub>
 8005efc:	4602      	mov	r2, r0
 8005efe:	460b      	mov	r3, r1
 8005f00:	4630      	mov	r0, r6
 8005f02:	4639      	mov	r1, r7
 8005f04:	f7fa f964 	bl	80001d0 <__aeabi_dsub>
 8005f08:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005f0c:	f7fa fb18 	bl	8000540 <__aeabi_dmul>
 8005f10:	4622      	mov	r2, r4
 8005f12:	4606      	mov	r6, r0
 8005f14:	460f      	mov	r7, r1
 8005f16:	462b      	mov	r3, r5
 8005f18:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005f1c:	f7fa fb10 	bl	8000540 <__aeabi_dmul>
 8005f20:	4602      	mov	r2, r0
 8005f22:	460b      	mov	r3, r1
 8005f24:	4630      	mov	r0, r6
 8005f26:	4639      	mov	r1, r7
 8005f28:	f7fa f954 	bl	80001d4 <__adddf3>
 8005f2c:	4606      	mov	r6, r0
 8005f2e:	460f      	mov	r7, r1
 8005f30:	4602      	mov	r2, r0
 8005f32:	460b      	mov	r3, r1
 8005f34:	4640      	mov	r0, r8
 8005f36:	4649      	mov	r1, r9
 8005f38:	f7fa f94c 	bl	80001d4 <__adddf3>
 8005f3c:	9802      	ldr	r0, [sp, #8]
 8005f3e:	a33c      	add	r3, pc, #240	; (adr r3, 8006030 <__ieee754_pow+0x700>)
 8005f40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f44:	4604      	mov	r4, r0
 8005f46:	460d      	mov	r5, r1
 8005f48:	f7fa fafa 	bl	8000540 <__aeabi_dmul>
 8005f4c:	4642      	mov	r2, r8
 8005f4e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005f52:	464b      	mov	r3, r9
 8005f54:	4620      	mov	r0, r4
 8005f56:	4629      	mov	r1, r5
 8005f58:	f7fa f93a 	bl	80001d0 <__aeabi_dsub>
 8005f5c:	4602      	mov	r2, r0
 8005f5e:	460b      	mov	r3, r1
 8005f60:	4630      	mov	r0, r6
 8005f62:	4639      	mov	r1, r7
 8005f64:	f7fa f934 	bl	80001d0 <__aeabi_dsub>
 8005f68:	a333      	add	r3, pc, #204	; (adr r3, 8006038 <__ieee754_pow+0x708>)
 8005f6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f6e:	f7fa fae7 	bl	8000540 <__aeabi_dmul>
 8005f72:	a333      	add	r3, pc, #204	; (adr r3, 8006040 <__ieee754_pow+0x710>)
 8005f74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f78:	4606      	mov	r6, r0
 8005f7a:	460f      	mov	r7, r1
 8005f7c:	4620      	mov	r0, r4
 8005f7e:	4629      	mov	r1, r5
 8005f80:	f7fa fade 	bl	8000540 <__aeabi_dmul>
 8005f84:	4602      	mov	r2, r0
 8005f86:	460b      	mov	r3, r1
 8005f88:	4630      	mov	r0, r6
 8005f8a:	4639      	mov	r1, r7
 8005f8c:	f7fa f922 	bl	80001d4 <__adddf3>
 8005f90:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005f92:	4b35      	ldr	r3, [pc, #212]	; (8006068 <__ieee754_pow+0x738>)
 8005f94:	4413      	add	r3, r2
 8005f96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f9a:	f7fa f91b 	bl	80001d4 <__adddf3>
 8005f9e:	4604      	mov	r4, r0
 8005fa0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005fa2:	460d      	mov	r5, r1
 8005fa4:	f7fa fa62 	bl	800046c <__aeabi_i2d>
 8005fa8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005faa:	4b30      	ldr	r3, [pc, #192]	; (800606c <__ieee754_pow+0x73c>)
 8005fac:	4413      	add	r3, r2
 8005fae:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005fb2:	4606      	mov	r6, r0
 8005fb4:	460f      	mov	r7, r1
 8005fb6:	4622      	mov	r2, r4
 8005fb8:	462b      	mov	r3, r5
 8005fba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005fbe:	f7fa f909 	bl	80001d4 <__adddf3>
 8005fc2:	4642      	mov	r2, r8
 8005fc4:	464b      	mov	r3, r9
 8005fc6:	f7fa f905 	bl	80001d4 <__adddf3>
 8005fca:	4632      	mov	r2, r6
 8005fcc:	463b      	mov	r3, r7
 8005fce:	f7fa f901 	bl	80001d4 <__adddf3>
 8005fd2:	9802      	ldr	r0, [sp, #8]
 8005fd4:	4632      	mov	r2, r6
 8005fd6:	463b      	mov	r3, r7
 8005fd8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005fdc:	f7fa f8f8 	bl	80001d0 <__aeabi_dsub>
 8005fe0:	4642      	mov	r2, r8
 8005fe2:	464b      	mov	r3, r9
 8005fe4:	f7fa f8f4 	bl	80001d0 <__aeabi_dsub>
 8005fe8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005fec:	e607      	b.n	8005bfe <__ieee754_pow+0x2ce>
 8005fee:	f04f 0a01 	mov.w	sl, #1
 8005ff2:	e6a5      	b.n	8005d40 <__ieee754_pow+0x410>
 8005ff4:	ed9f 7b14 	vldr	d7, [pc, #80]	; 8006048 <__ieee754_pow+0x718>
 8005ff8:	e613      	b.n	8005c22 <__ieee754_pow+0x2f2>
 8005ffa:	bf00      	nop
 8005ffc:	f3af 8000 	nop.w
 8006000:	4a454eef 	.word	0x4a454eef
 8006004:	3fca7e28 	.word	0x3fca7e28
 8006008:	93c9db65 	.word	0x93c9db65
 800600c:	3fcd864a 	.word	0x3fcd864a
 8006010:	a91d4101 	.word	0xa91d4101
 8006014:	3fd17460 	.word	0x3fd17460
 8006018:	518f264d 	.word	0x518f264d
 800601c:	3fd55555 	.word	0x3fd55555
 8006020:	db6fabff 	.word	0xdb6fabff
 8006024:	3fdb6db6 	.word	0x3fdb6db6
 8006028:	33333303 	.word	0x33333303
 800602c:	3fe33333 	.word	0x3fe33333
 8006030:	e0000000 	.word	0xe0000000
 8006034:	3feec709 	.word	0x3feec709
 8006038:	dc3a03fd 	.word	0xdc3a03fd
 800603c:	3feec709 	.word	0x3feec709
 8006040:	145b01f5 	.word	0x145b01f5
 8006044:	be3e2fe0 	.word	0xbe3e2fe0
 8006048:	00000000 	.word	0x00000000
 800604c:	3ff00000 	.word	0x3ff00000
 8006050:	43400000 	.word	0x43400000
 8006054:	0003988e 	.word	0x0003988e
 8006058:	000bb679 	.word	0x000bb679
 800605c:	08006768 	.word	0x08006768
 8006060:	3ff00000 	.word	0x3ff00000
 8006064:	40080000 	.word	0x40080000
 8006068:	08006788 	.word	0x08006788
 800606c:	08006778 	.word	0x08006778
 8006070:	a3b4      	add	r3, pc, #720	; (adr r3, 8006344 <__ieee754_pow+0xa14>)
 8006072:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006076:	4640      	mov	r0, r8
 8006078:	4649      	mov	r1, r9
 800607a:	f7fa f8ab 	bl	80001d4 <__adddf3>
 800607e:	4622      	mov	r2, r4
 8006080:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006084:	462b      	mov	r3, r5
 8006086:	4630      	mov	r0, r6
 8006088:	4639      	mov	r1, r7
 800608a:	f7fa f8a1 	bl	80001d0 <__aeabi_dsub>
 800608e:	4602      	mov	r2, r0
 8006090:	460b      	mov	r3, r1
 8006092:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006096:	f7fa fce3 	bl	8000a60 <__aeabi_dcmpgt>
 800609a:	2800      	cmp	r0, #0
 800609c:	f47f adfe 	bne.w	8005c9c <__ieee754_pow+0x36c>
 80060a0:	4aa3      	ldr	r2, [pc, #652]	; (8006330 <__ieee754_pow+0xa00>)
 80060a2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80060a6:	4293      	cmp	r3, r2
 80060a8:	f340 810a 	ble.w	80062c0 <__ieee754_pow+0x990>
 80060ac:	151b      	asrs	r3, r3, #20
 80060ae:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 80060b2:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 80060b6:	fa4a f303 	asr.w	r3, sl, r3
 80060ba:	445b      	add	r3, fp
 80060bc:	f3c3 520a 	ubfx	r2, r3, #20, #11
 80060c0:	4e9c      	ldr	r6, [pc, #624]	; (8006334 <__ieee754_pow+0xa04>)
 80060c2:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 80060c6:	4116      	asrs	r6, r2
 80060c8:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 80060cc:	2000      	movs	r0, #0
 80060ce:	ea23 0106 	bic.w	r1, r3, r6
 80060d2:	f1c2 0214 	rsb	r2, r2, #20
 80060d6:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 80060da:	fa4a fa02 	asr.w	sl, sl, r2
 80060de:	f1bb 0f00 	cmp.w	fp, #0
 80060e2:	4602      	mov	r2, r0
 80060e4:	460b      	mov	r3, r1
 80060e6:	4620      	mov	r0, r4
 80060e8:	4629      	mov	r1, r5
 80060ea:	bfb8      	it	lt
 80060ec:	f1ca 0a00 	rsblt	sl, sl, #0
 80060f0:	f7fa f86e 	bl	80001d0 <__aeabi_dsub>
 80060f4:	e9cd 0100 	strd	r0, r1, [sp]
 80060f8:	4642      	mov	r2, r8
 80060fa:	464b      	mov	r3, r9
 80060fc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006100:	f7fa f868 	bl	80001d4 <__adddf3>
 8006104:	2000      	movs	r0, #0
 8006106:	a378      	add	r3, pc, #480	; (adr r3, 80062e8 <__ieee754_pow+0x9b8>)
 8006108:	e9d3 2300 	ldrd	r2, r3, [r3]
 800610c:	4604      	mov	r4, r0
 800610e:	460d      	mov	r5, r1
 8006110:	f7fa fa16 	bl	8000540 <__aeabi_dmul>
 8006114:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006118:	4606      	mov	r6, r0
 800611a:	460f      	mov	r7, r1
 800611c:	4620      	mov	r0, r4
 800611e:	4629      	mov	r1, r5
 8006120:	f7fa f856 	bl	80001d0 <__aeabi_dsub>
 8006124:	4602      	mov	r2, r0
 8006126:	460b      	mov	r3, r1
 8006128:	4640      	mov	r0, r8
 800612a:	4649      	mov	r1, r9
 800612c:	f7fa f850 	bl	80001d0 <__aeabi_dsub>
 8006130:	a36f      	add	r3, pc, #444	; (adr r3, 80062f0 <__ieee754_pow+0x9c0>)
 8006132:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006136:	f7fa fa03 	bl	8000540 <__aeabi_dmul>
 800613a:	a36f      	add	r3, pc, #444	; (adr r3, 80062f8 <__ieee754_pow+0x9c8>)
 800613c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006140:	4680      	mov	r8, r0
 8006142:	4689      	mov	r9, r1
 8006144:	4620      	mov	r0, r4
 8006146:	4629      	mov	r1, r5
 8006148:	f7fa f9fa 	bl	8000540 <__aeabi_dmul>
 800614c:	4602      	mov	r2, r0
 800614e:	460b      	mov	r3, r1
 8006150:	4640      	mov	r0, r8
 8006152:	4649      	mov	r1, r9
 8006154:	f7fa f83e 	bl	80001d4 <__adddf3>
 8006158:	4604      	mov	r4, r0
 800615a:	460d      	mov	r5, r1
 800615c:	4602      	mov	r2, r0
 800615e:	460b      	mov	r3, r1
 8006160:	4630      	mov	r0, r6
 8006162:	4639      	mov	r1, r7
 8006164:	f7fa f836 	bl	80001d4 <__adddf3>
 8006168:	4632      	mov	r2, r6
 800616a:	463b      	mov	r3, r7
 800616c:	4680      	mov	r8, r0
 800616e:	4689      	mov	r9, r1
 8006170:	f7fa f82e 	bl	80001d0 <__aeabi_dsub>
 8006174:	4602      	mov	r2, r0
 8006176:	460b      	mov	r3, r1
 8006178:	4620      	mov	r0, r4
 800617a:	4629      	mov	r1, r5
 800617c:	f7fa f828 	bl	80001d0 <__aeabi_dsub>
 8006180:	4642      	mov	r2, r8
 8006182:	4606      	mov	r6, r0
 8006184:	460f      	mov	r7, r1
 8006186:	464b      	mov	r3, r9
 8006188:	4640      	mov	r0, r8
 800618a:	4649      	mov	r1, r9
 800618c:	f7fa f9d8 	bl	8000540 <__aeabi_dmul>
 8006190:	a35b      	add	r3, pc, #364	; (adr r3, 8006300 <__ieee754_pow+0x9d0>)
 8006192:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006196:	4604      	mov	r4, r0
 8006198:	460d      	mov	r5, r1
 800619a:	f7fa f9d1 	bl	8000540 <__aeabi_dmul>
 800619e:	a35a      	add	r3, pc, #360	; (adr r3, 8006308 <__ieee754_pow+0x9d8>)
 80061a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061a4:	f7fa f814 	bl	80001d0 <__aeabi_dsub>
 80061a8:	4622      	mov	r2, r4
 80061aa:	462b      	mov	r3, r5
 80061ac:	f7fa f9c8 	bl	8000540 <__aeabi_dmul>
 80061b0:	a357      	add	r3, pc, #348	; (adr r3, 8006310 <__ieee754_pow+0x9e0>)
 80061b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061b6:	f7fa f80d 	bl	80001d4 <__adddf3>
 80061ba:	4622      	mov	r2, r4
 80061bc:	462b      	mov	r3, r5
 80061be:	f7fa f9bf 	bl	8000540 <__aeabi_dmul>
 80061c2:	a355      	add	r3, pc, #340	; (adr r3, 8006318 <__ieee754_pow+0x9e8>)
 80061c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061c8:	f7fa f802 	bl	80001d0 <__aeabi_dsub>
 80061cc:	4622      	mov	r2, r4
 80061ce:	462b      	mov	r3, r5
 80061d0:	f7fa f9b6 	bl	8000540 <__aeabi_dmul>
 80061d4:	a352      	add	r3, pc, #328	; (adr r3, 8006320 <__ieee754_pow+0x9f0>)
 80061d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061da:	f7f9 fffb 	bl	80001d4 <__adddf3>
 80061de:	4622      	mov	r2, r4
 80061e0:	462b      	mov	r3, r5
 80061e2:	f7fa f9ad 	bl	8000540 <__aeabi_dmul>
 80061e6:	4602      	mov	r2, r0
 80061e8:	460b      	mov	r3, r1
 80061ea:	4640      	mov	r0, r8
 80061ec:	4649      	mov	r1, r9
 80061ee:	f7f9 ffef 	bl	80001d0 <__aeabi_dsub>
 80061f2:	4604      	mov	r4, r0
 80061f4:	460d      	mov	r5, r1
 80061f6:	4602      	mov	r2, r0
 80061f8:	460b      	mov	r3, r1
 80061fa:	4640      	mov	r0, r8
 80061fc:	4649      	mov	r1, r9
 80061fe:	f7fa f99f 	bl	8000540 <__aeabi_dmul>
 8006202:	2200      	movs	r2, #0
 8006204:	e9cd 0100 	strd	r0, r1, [sp]
 8006208:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800620c:	4620      	mov	r0, r4
 800620e:	4629      	mov	r1, r5
 8006210:	f7f9 ffde 	bl	80001d0 <__aeabi_dsub>
 8006214:	4602      	mov	r2, r0
 8006216:	460b      	mov	r3, r1
 8006218:	e9dd 0100 	ldrd	r0, r1, [sp]
 800621c:	f7fa faba 	bl	8000794 <__aeabi_ddiv>
 8006220:	4632      	mov	r2, r6
 8006222:	4604      	mov	r4, r0
 8006224:	460d      	mov	r5, r1
 8006226:	463b      	mov	r3, r7
 8006228:	4640      	mov	r0, r8
 800622a:	4649      	mov	r1, r9
 800622c:	f7fa f988 	bl	8000540 <__aeabi_dmul>
 8006230:	4632      	mov	r2, r6
 8006232:	463b      	mov	r3, r7
 8006234:	f7f9 ffce 	bl	80001d4 <__adddf3>
 8006238:	4602      	mov	r2, r0
 800623a:	460b      	mov	r3, r1
 800623c:	4620      	mov	r0, r4
 800623e:	4629      	mov	r1, r5
 8006240:	f7f9 ffc6 	bl	80001d0 <__aeabi_dsub>
 8006244:	4642      	mov	r2, r8
 8006246:	464b      	mov	r3, r9
 8006248:	f7f9 ffc2 	bl	80001d0 <__aeabi_dsub>
 800624c:	4602      	mov	r2, r0
 800624e:	460b      	mov	r3, r1
 8006250:	2000      	movs	r0, #0
 8006252:	4939      	ldr	r1, [pc, #228]	; (8006338 <__ieee754_pow+0xa08>)
 8006254:	f7f9 ffbc 	bl	80001d0 <__aeabi_dsub>
 8006258:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800625c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8006260:	4602      	mov	r2, r0
 8006262:	460b      	mov	r3, r1
 8006264:	da2f      	bge.n	80062c6 <__ieee754_pow+0x996>
 8006266:	4650      	mov	r0, sl
 8006268:	ec43 2b10 	vmov	d0, r2, r3
 800626c:	f000 f9b4 	bl	80065d8 <scalbn>
 8006270:	ec51 0b10 	vmov	r0, r1, d0
 8006274:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006278:	f7ff bbf1 	b.w	8005a5e <__ieee754_pow+0x12e>
 800627c:	4b2f      	ldr	r3, [pc, #188]	; (800633c <__ieee754_pow+0xa0c>)
 800627e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8006282:	429e      	cmp	r6, r3
 8006284:	f77f af0c 	ble.w	80060a0 <__ieee754_pow+0x770>
 8006288:	4b2d      	ldr	r3, [pc, #180]	; (8006340 <__ieee754_pow+0xa10>)
 800628a:	440b      	add	r3, r1
 800628c:	4303      	orrs	r3, r0
 800628e:	d00b      	beq.n	80062a8 <__ieee754_pow+0x978>
 8006290:	a325      	add	r3, pc, #148	; (adr r3, 8006328 <__ieee754_pow+0x9f8>)
 8006292:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006296:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800629a:	f7fa f951 	bl	8000540 <__aeabi_dmul>
 800629e:	a322      	add	r3, pc, #136	; (adr r3, 8006328 <__ieee754_pow+0x9f8>)
 80062a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062a4:	f7ff bbdb 	b.w	8005a5e <__ieee754_pow+0x12e>
 80062a8:	4622      	mov	r2, r4
 80062aa:	462b      	mov	r3, r5
 80062ac:	f7f9 ff90 	bl	80001d0 <__aeabi_dsub>
 80062b0:	4642      	mov	r2, r8
 80062b2:	464b      	mov	r3, r9
 80062b4:	f7fa fbca 	bl	8000a4c <__aeabi_dcmpge>
 80062b8:	2800      	cmp	r0, #0
 80062ba:	f43f aef1 	beq.w	80060a0 <__ieee754_pow+0x770>
 80062be:	e7e7      	b.n	8006290 <__ieee754_pow+0x960>
 80062c0:	f04f 0a00 	mov.w	sl, #0
 80062c4:	e718      	b.n	80060f8 <__ieee754_pow+0x7c8>
 80062c6:	4621      	mov	r1, r4
 80062c8:	e7d4      	b.n	8006274 <__ieee754_pow+0x944>
 80062ca:	2000      	movs	r0, #0
 80062cc:	491a      	ldr	r1, [pc, #104]	; (8006338 <__ieee754_pow+0xa08>)
 80062ce:	f7ff bb8f 	b.w	80059f0 <__ieee754_pow+0xc0>
 80062d2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80062d6:	f7ff bb8b 	b.w	80059f0 <__ieee754_pow+0xc0>
 80062da:	4630      	mov	r0, r6
 80062dc:	4639      	mov	r1, r7
 80062de:	f7ff bb87 	b.w	80059f0 <__ieee754_pow+0xc0>
 80062e2:	4693      	mov	fp, r2
 80062e4:	f7ff bb98 	b.w	8005a18 <__ieee754_pow+0xe8>
 80062e8:	00000000 	.word	0x00000000
 80062ec:	3fe62e43 	.word	0x3fe62e43
 80062f0:	fefa39ef 	.word	0xfefa39ef
 80062f4:	3fe62e42 	.word	0x3fe62e42
 80062f8:	0ca86c39 	.word	0x0ca86c39
 80062fc:	be205c61 	.word	0xbe205c61
 8006300:	72bea4d0 	.word	0x72bea4d0
 8006304:	3e663769 	.word	0x3e663769
 8006308:	c5d26bf1 	.word	0xc5d26bf1
 800630c:	3ebbbd41 	.word	0x3ebbbd41
 8006310:	af25de2c 	.word	0xaf25de2c
 8006314:	3f11566a 	.word	0x3f11566a
 8006318:	16bebd93 	.word	0x16bebd93
 800631c:	3f66c16c 	.word	0x3f66c16c
 8006320:	5555553e 	.word	0x5555553e
 8006324:	3fc55555 	.word	0x3fc55555
 8006328:	c2f8f359 	.word	0xc2f8f359
 800632c:	01a56e1f 	.word	0x01a56e1f
 8006330:	3fe00000 	.word	0x3fe00000
 8006334:	000fffff 	.word	0x000fffff
 8006338:	3ff00000 	.word	0x3ff00000
 800633c:	4090cbff 	.word	0x4090cbff
 8006340:	3f6f3400 	.word	0x3f6f3400
 8006344:	652b82fe 	.word	0x652b82fe
 8006348:	3c971547 	.word	0x3c971547

0800634c <__ieee754_sqrt>:
 800634c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006350:	4955      	ldr	r1, [pc, #340]	; (80064a8 <__ieee754_sqrt+0x15c>)
 8006352:	ec55 4b10 	vmov	r4, r5, d0
 8006356:	43a9      	bics	r1, r5
 8006358:	462b      	mov	r3, r5
 800635a:	462a      	mov	r2, r5
 800635c:	d112      	bne.n	8006384 <__ieee754_sqrt+0x38>
 800635e:	ee10 2a10 	vmov	r2, s0
 8006362:	ee10 0a10 	vmov	r0, s0
 8006366:	4629      	mov	r1, r5
 8006368:	f7fa f8ea 	bl	8000540 <__aeabi_dmul>
 800636c:	4602      	mov	r2, r0
 800636e:	460b      	mov	r3, r1
 8006370:	4620      	mov	r0, r4
 8006372:	4629      	mov	r1, r5
 8006374:	f7f9 ff2e 	bl	80001d4 <__adddf3>
 8006378:	4604      	mov	r4, r0
 800637a:	460d      	mov	r5, r1
 800637c:	ec45 4b10 	vmov	d0, r4, r5
 8006380:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006384:	2d00      	cmp	r5, #0
 8006386:	ee10 0a10 	vmov	r0, s0
 800638a:	4621      	mov	r1, r4
 800638c:	dc0f      	bgt.n	80063ae <__ieee754_sqrt+0x62>
 800638e:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8006392:	4330      	orrs	r0, r6
 8006394:	d0f2      	beq.n	800637c <__ieee754_sqrt+0x30>
 8006396:	b155      	cbz	r5, 80063ae <__ieee754_sqrt+0x62>
 8006398:	ee10 2a10 	vmov	r2, s0
 800639c:	4620      	mov	r0, r4
 800639e:	4629      	mov	r1, r5
 80063a0:	f7f9 ff16 	bl	80001d0 <__aeabi_dsub>
 80063a4:	4602      	mov	r2, r0
 80063a6:	460b      	mov	r3, r1
 80063a8:	f7fa f9f4 	bl	8000794 <__aeabi_ddiv>
 80063ac:	e7e4      	b.n	8006378 <__ieee754_sqrt+0x2c>
 80063ae:	151b      	asrs	r3, r3, #20
 80063b0:	d073      	beq.n	800649a <__ieee754_sqrt+0x14e>
 80063b2:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80063b6:	07dd      	lsls	r5, r3, #31
 80063b8:	f3c2 0213 	ubfx	r2, r2, #0, #20
 80063bc:	bf48      	it	mi
 80063be:	0fc8      	lsrmi	r0, r1, #31
 80063c0:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80063c4:	bf44      	itt	mi
 80063c6:	0049      	lslmi	r1, r1, #1
 80063c8:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 80063cc:	2500      	movs	r5, #0
 80063ce:	1058      	asrs	r0, r3, #1
 80063d0:	0fcb      	lsrs	r3, r1, #31
 80063d2:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 80063d6:	0049      	lsls	r1, r1, #1
 80063d8:	2316      	movs	r3, #22
 80063da:	462c      	mov	r4, r5
 80063dc:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 80063e0:	19a7      	adds	r7, r4, r6
 80063e2:	4297      	cmp	r7, r2
 80063e4:	bfde      	ittt	le
 80063e6:	19bc      	addle	r4, r7, r6
 80063e8:	1bd2      	suble	r2, r2, r7
 80063ea:	19ad      	addle	r5, r5, r6
 80063ec:	0fcf      	lsrs	r7, r1, #31
 80063ee:	3b01      	subs	r3, #1
 80063f0:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 80063f4:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80063f8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80063fc:	d1f0      	bne.n	80063e0 <__ieee754_sqrt+0x94>
 80063fe:	f04f 0c20 	mov.w	ip, #32
 8006402:	469e      	mov	lr, r3
 8006404:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8006408:	42a2      	cmp	r2, r4
 800640a:	eb06 070e 	add.w	r7, r6, lr
 800640e:	dc02      	bgt.n	8006416 <__ieee754_sqrt+0xca>
 8006410:	d112      	bne.n	8006438 <__ieee754_sqrt+0xec>
 8006412:	428f      	cmp	r7, r1
 8006414:	d810      	bhi.n	8006438 <__ieee754_sqrt+0xec>
 8006416:	2f00      	cmp	r7, #0
 8006418:	eb07 0e06 	add.w	lr, r7, r6
 800641c:	da42      	bge.n	80064a4 <__ieee754_sqrt+0x158>
 800641e:	f1be 0f00 	cmp.w	lr, #0
 8006422:	db3f      	blt.n	80064a4 <__ieee754_sqrt+0x158>
 8006424:	f104 0801 	add.w	r8, r4, #1
 8006428:	1b12      	subs	r2, r2, r4
 800642a:	428f      	cmp	r7, r1
 800642c:	bf88      	it	hi
 800642e:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8006432:	1bc9      	subs	r1, r1, r7
 8006434:	4433      	add	r3, r6
 8006436:	4644      	mov	r4, r8
 8006438:	0052      	lsls	r2, r2, #1
 800643a:	f1bc 0c01 	subs.w	ip, ip, #1
 800643e:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 8006442:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8006446:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800644a:	d1dd      	bne.n	8006408 <__ieee754_sqrt+0xbc>
 800644c:	430a      	orrs	r2, r1
 800644e:	d006      	beq.n	800645e <__ieee754_sqrt+0x112>
 8006450:	1c5c      	adds	r4, r3, #1
 8006452:	bf13      	iteet	ne
 8006454:	3301      	addne	r3, #1
 8006456:	3501      	addeq	r5, #1
 8006458:	4663      	moveq	r3, ip
 800645a:	f023 0301 	bicne.w	r3, r3, #1
 800645e:	106a      	asrs	r2, r5, #1
 8006460:	085b      	lsrs	r3, r3, #1
 8006462:	07e9      	lsls	r1, r5, #31
 8006464:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8006468:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800646c:	bf48      	it	mi
 800646e:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8006472:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 8006476:	461c      	mov	r4, r3
 8006478:	e780      	b.n	800637c <__ieee754_sqrt+0x30>
 800647a:	0aca      	lsrs	r2, r1, #11
 800647c:	3815      	subs	r0, #21
 800647e:	0549      	lsls	r1, r1, #21
 8006480:	2a00      	cmp	r2, #0
 8006482:	d0fa      	beq.n	800647a <__ieee754_sqrt+0x12e>
 8006484:	02d6      	lsls	r6, r2, #11
 8006486:	d50a      	bpl.n	800649e <__ieee754_sqrt+0x152>
 8006488:	f1c3 0420 	rsb	r4, r3, #32
 800648c:	fa21 f404 	lsr.w	r4, r1, r4
 8006490:	1e5d      	subs	r5, r3, #1
 8006492:	4099      	lsls	r1, r3
 8006494:	4322      	orrs	r2, r4
 8006496:	1b43      	subs	r3, r0, r5
 8006498:	e78b      	b.n	80063b2 <__ieee754_sqrt+0x66>
 800649a:	4618      	mov	r0, r3
 800649c:	e7f0      	b.n	8006480 <__ieee754_sqrt+0x134>
 800649e:	0052      	lsls	r2, r2, #1
 80064a0:	3301      	adds	r3, #1
 80064a2:	e7ef      	b.n	8006484 <__ieee754_sqrt+0x138>
 80064a4:	46a0      	mov	r8, r4
 80064a6:	e7bf      	b.n	8006428 <__ieee754_sqrt+0xdc>
 80064a8:	7ff00000 	.word	0x7ff00000

080064ac <finite>:
 80064ac:	ee10 3a90 	vmov	r3, s1
 80064b0:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 80064b4:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 80064b8:	0fc0      	lsrs	r0, r0, #31
 80064ba:	4770      	bx	lr

080064bc <matherr>:
 80064bc:	2000      	movs	r0, #0
 80064be:	4770      	bx	lr

080064c0 <nan>:
 80064c0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80064c8 <nan+0x8>
 80064c4:	4770      	bx	lr
 80064c6:	bf00      	nop
 80064c8:	00000000 	.word	0x00000000
 80064cc:	7ff80000 	.word	0x7ff80000

080064d0 <rint>:
 80064d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80064d2:	ec51 0b10 	vmov	r0, r1, d0
 80064d6:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80064da:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 80064de:	2e13      	cmp	r6, #19
 80064e0:	460b      	mov	r3, r1
 80064e2:	ee10 4a10 	vmov	r4, s0
 80064e6:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 80064ea:	dc56      	bgt.n	800659a <rint+0xca>
 80064ec:	2e00      	cmp	r6, #0
 80064ee:	da2b      	bge.n	8006548 <rint+0x78>
 80064f0:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 80064f4:	4302      	orrs	r2, r0
 80064f6:	d023      	beq.n	8006540 <rint+0x70>
 80064f8:	f3c1 0213 	ubfx	r2, r1, #0, #20
 80064fc:	4302      	orrs	r2, r0
 80064fe:	4254      	negs	r4, r2
 8006500:	4314      	orrs	r4, r2
 8006502:	0c4b      	lsrs	r3, r1, #17
 8006504:	0b24      	lsrs	r4, r4, #12
 8006506:	045b      	lsls	r3, r3, #17
 8006508:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 800650c:	ea44 0103 	orr.w	r1, r4, r3
 8006510:	460b      	mov	r3, r1
 8006512:	492f      	ldr	r1, [pc, #188]	; (80065d0 <rint+0x100>)
 8006514:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 8006518:	e9d1 6700 	ldrd	r6, r7, [r1]
 800651c:	4602      	mov	r2, r0
 800651e:	4639      	mov	r1, r7
 8006520:	4630      	mov	r0, r6
 8006522:	f7f9 fe57 	bl	80001d4 <__adddf3>
 8006526:	e9cd 0100 	strd	r0, r1, [sp]
 800652a:	463b      	mov	r3, r7
 800652c:	4632      	mov	r2, r6
 800652e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006532:	f7f9 fe4d 	bl	80001d0 <__aeabi_dsub>
 8006536:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800653a:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 800653e:	4639      	mov	r1, r7
 8006540:	ec41 0b10 	vmov	d0, r0, r1
 8006544:	b003      	add	sp, #12
 8006546:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006548:	4a22      	ldr	r2, [pc, #136]	; (80065d4 <rint+0x104>)
 800654a:	4132      	asrs	r2, r6
 800654c:	ea01 0702 	and.w	r7, r1, r2
 8006550:	4307      	orrs	r7, r0
 8006552:	d0f5      	beq.n	8006540 <rint+0x70>
 8006554:	0852      	lsrs	r2, r2, #1
 8006556:	4011      	ands	r1, r2
 8006558:	430c      	orrs	r4, r1
 800655a:	d00b      	beq.n	8006574 <rint+0xa4>
 800655c:	ea23 0202 	bic.w	r2, r3, r2
 8006560:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8006564:	2e13      	cmp	r6, #19
 8006566:	fa43 f306 	asr.w	r3, r3, r6
 800656a:	bf0c      	ite	eq
 800656c:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 8006570:	2400      	movne	r4, #0
 8006572:	4313      	orrs	r3, r2
 8006574:	4916      	ldr	r1, [pc, #88]	; (80065d0 <rint+0x100>)
 8006576:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 800657a:	4622      	mov	r2, r4
 800657c:	e9d5 4500 	ldrd	r4, r5, [r5]
 8006580:	4620      	mov	r0, r4
 8006582:	4629      	mov	r1, r5
 8006584:	f7f9 fe26 	bl	80001d4 <__adddf3>
 8006588:	e9cd 0100 	strd	r0, r1, [sp]
 800658c:	4622      	mov	r2, r4
 800658e:	462b      	mov	r3, r5
 8006590:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006594:	f7f9 fe1c 	bl	80001d0 <__aeabi_dsub>
 8006598:	e7d2      	b.n	8006540 <rint+0x70>
 800659a:	2e33      	cmp	r6, #51	; 0x33
 800659c:	dd07      	ble.n	80065ae <rint+0xde>
 800659e:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80065a2:	d1cd      	bne.n	8006540 <rint+0x70>
 80065a4:	ee10 2a10 	vmov	r2, s0
 80065a8:	f7f9 fe14 	bl	80001d4 <__adddf3>
 80065ac:	e7c8      	b.n	8006540 <rint+0x70>
 80065ae:	f2a2 4613 	subw	r6, r2, #1043	; 0x413
 80065b2:	f04f 32ff 	mov.w	r2, #4294967295
 80065b6:	40f2      	lsrs	r2, r6
 80065b8:	4210      	tst	r0, r2
 80065ba:	d0c1      	beq.n	8006540 <rint+0x70>
 80065bc:	0852      	lsrs	r2, r2, #1
 80065be:	4210      	tst	r0, r2
 80065c0:	bf1f      	itttt	ne
 80065c2:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 80065c6:	ea20 0202 	bicne.w	r2, r0, r2
 80065ca:	4134      	asrne	r4, r6
 80065cc:	4314      	orrne	r4, r2
 80065ce:	e7d1      	b.n	8006574 <rint+0xa4>
 80065d0:	08006798 	.word	0x08006798
 80065d4:	000fffff 	.word	0x000fffff

080065d8 <scalbn>:
 80065d8:	b570      	push	{r4, r5, r6, lr}
 80065da:	ec55 4b10 	vmov	r4, r5, d0
 80065de:	f3c5 520a 	ubfx	r2, r5, #20, #11
 80065e2:	4606      	mov	r6, r0
 80065e4:	462b      	mov	r3, r5
 80065e6:	b9aa      	cbnz	r2, 8006614 <scalbn+0x3c>
 80065e8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80065ec:	4323      	orrs	r3, r4
 80065ee:	d03b      	beq.n	8006668 <scalbn+0x90>
 80065f0:	4b31      	ldr	r3, [pc, #196]	; (80066b8 <scalbn+0xe0>)
 80065f2:	4629      	mov	r1, r5
 80065f4:	2200      	movs	r2, #0
 80065f6:	ee10 0a10 	vmov	r0, s0
 80065fa:	f7f9 ffa1 	bl	8000540 <__aeabi_dmul>
 80065fe:	4b2f      	ldr	r3, [pc, #188]	; (80066bc <scalbn+0xe4>)
 8006600:	429e      	cmp	r6, r3
 8006602:	4604      	mov	r4, r0
 8006604:	460d      	mov	r5, r1
 8006606:	da12      	bge.n	800662e <scalbn+0x56>
 8006608:	a327      	add	r3, pc, #156	; (adr r3, 80066a8 <scalbn+0xd0>)
 800660a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800660e:	f7f9 ff97 	bl	8000540 <__aeabi_dmul>
 8006612:	e009      	b.n	8006628 <scalbn+0x50>
 8006614:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8006618:	428a      	cmp	r2, r1
 800661a:	d10c      	bne.n	8006636 <scalbn+0x5e>
 800661c:	ee10 2a10 	vmov	r2, s0
 8006620:	4620      	mov	r0, r4
 8006622:	4629      	mov	r1, r5
 8006624:	f7f9 fdd6 	bl	80001d4 <__adddf3>
 8006628:	4604      	mov	r4, r0
 800662a:	460d      	mov	r5, r1
 800662c:	e01c      	b.n	8006668 <scalbn+0x90>
 800662e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8006632:	460b      	mov	r3, r1
 8006634:	3a36      	subs	r2, #54	; 0x36
 8006636:	4432      	add	r2, r6
 8006638:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800663c:	428a      	cmp	r2, r1
 800663e:	dd0b      	ble.n	8006658 <scalbn+0x80>
 8006640:	ec45 4b11 	vmov	d1, r4, r5
 8006644:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 80066b0 <scalbn+0xd8>
 8006648:	f000 f83c 	bl	80066c4 <copysign>
 800664c:	a318      	add	r3, pc, #96	; (adr r3, 80066b0 <scalbn+0xd8>)
 800664e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006652:	ec51 0b10 	vmov	r0, r1, d0
 8006656:	e7da      	b.n	800660e <scalbn+0x36>
 8006658:	2a00      	cmp	r2, #0
 800665a:	dd08      	ble.n	800666e <scalbn+0x96>
 800665c:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8006660:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8006664:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8006668:	ec45 4b10 	vmov	d0, r4, r5
 800666c:	bd70      	pop	{r4, r5, r6, pc}
 800666e:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8006672:	da0d      	bge.n	8006690 <scalbn+0xb8>
 8006674:	f24c 3350 	movw	r3, #50000	; 0xc350
 8006678:	429e      	cmp	r6, r3
 800667a:	ec45 4b11 	vmov	d1, r4, r5
 800667e:	dce1      	bgt.n	8006644 <scalbn+0x6c>
 8006680:	ed9f 0b09 	vldr	d0, [pc, #36]	; 80066a8 <scalbn+0xd0>
 8006684:	f000 f81e 	bl	80066c4 <copysign>
 8006688:	a307      	add	r3, pc, #28	; (adr r3, 80066a8 <scalbn+0xd0>)
 800668a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800668e:	e7e0      	b.n	8006652 <scalbn+0x7a>
 8006690:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8006694:	3236      	adds	r2, #54	; 0x36
 8006696:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800669a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800669e:	4620      	mov	r0, r4
 80066a0:	4629      	mov	r1, r5
 80066a2:	2200      	movs	r2, #0
 80066a4:	4b06      	ldr	r3, [pc, #24]	; (80066c0 <scalbn+0xe8>)
 80066a6:	e7b2      	b.n	800660e <scalbn+0x36>
 80066a8:	c2f8f359 	.word	0xc2f8f359
 80066ac:	01a56e1f 	.word	0x01a56e1f
 80066b0:	8800759c 	.word	0x8800759c
 80066b4:	7e37e43c 	.word	0x7e37e43c
 80066b8:	43500000 	.word	0x43500000
 80066bc:	ffff3cb0 	.word	0xffff3cb0
 80066c0:	3c900000 	.word	0x3c900000

080066c4 <copysign>:
 80066c4:	ec51 0b10 	vmov	r0, r1, d0
 80066c8:	ee11 0a90 	vmov	r0, s3
 80066cc:	ee10 2a10 	vmov	r2, s0
 80066d0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80066d4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80066d8:	ea41 0300 	orr.w	r3, r1, r0
 80066dc:	ec43 2b10 	vmov	d0, r2, r3
 80066e0:	4770      	bx	lr
	...

080066e4 <_init>:
 80066e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066e6:	bf00      	nop
 80066e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80066ea:	bc08      	pop	{r3}
 80066ec:	469e      	mov	lr, r3
 80066ee:	4770      	bx	lr

080066f0 <_fini>:
 80066f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066f2:	bf00      	nop
 80066f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80066f6:	bc08      	pop	{r3}
 80066f8:	469e      	mov	lr, r3
 80066fa:	4770      	bx	lr
