// Generated by CIRCT firtool-1.76.0

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module free_list(	// src/main/scala/Frontend/free_list.scala:39:7
  input         clock,	// src/main/scala/Frontend/free_list.scala:39:7
                reset,	// src/main/scala/Frontend/free_list.scala:39:7
                io_rename_valid_0,	// src/main/scala/Frontend/free_list.scala:43:16
                io_rename_valid_1,	// src/main/scala/Frontend/free_list.scala:43:16
                io_rename_valid_2,	// src/main/scala/Frontend/free_list.scala:43:16
                io_rename_valid_3,	// src/main/scala/Frontend/free_list.scala:43:16
  output [6:0]  io_renamed_values_0,	// src/main/scala/Frontend/free_list.scala:43:16
                io_renamed_values_1,	// src/main/scala/Frontend/free_list.scala:43:16
                io_renamed_values_2,	// src/main/scala/Frontend/free_list.scala:43:16
                io_renamed_values_3,	// src/main/scala/Frontend/free_list.scala:43:16
  output        io_renamed_valid_0,	// src/main/scala/Frontend/free_list.scala:43:16
                io_renamed_valid_1,	// src/main/scala/Frontend/free_list.scala:43:16
                io_renamed_valid_2,	// src/main/scala/Frontend/free_list.scala:43:16
                io_renamed_valid_3,	// src/main/scala/Frontend/free_list.scala:43:16
  input         io_commit_valid,	// src/main/scala/Frontend/free_list.scala:43:16
  input  [31:0] io_commit_bits_fetch_PC,	// src/main/scala/Frontend/free_list.scala:43:16
  input         io_commit_bits_T_NT,	// src/main/scala/Frontend/free_list.scala:43:16
  input  [5:0]  io_commit_bits_ROB_index,	// src/main/scala/Frontend/free_list.scala:43:16
  input  [2:0]  io_commit_bits_br_type,	// src/main/scala/Frontend/free_list.scala:43:16
  input  [1:0]  io_commit_bits_fetch_packet_index,	// src/main/scala/Frontend/free_list.scala:43:16
  input         io_commit_bits_is_misprediction,	// src/main/scala/Frontend/free_list.scala:43:16
  input  [31:0] io_commit_bits_expected_PC,	// src/main/scala/Frontend/free_list.scala:43:16
  input  [15:0] io_commit_bits_GHR,	// src/main/scala/Frontend/free_list.scala:43:16
  input  [6:0]  io_commit_bits_TOS,	// src/main/scala/Frontend/free_list.scala:43:16
                io_commit_bits_NEXT,	// src/main/scala/Frontend/free_list.scala:43:16
  input  [3:0]  io_commit_bits_RAT_index,	// src/main/scala/Frontend/free_list.scala:43:16
  input  [7:0]  io_commit_bits_free_list_front_pointer,	// src/main/scala/Frontend/free_list.scala:43:16
  input  [6:0]  io_commit_bits_RD_0,	// src/main/scala/Frontend/free_list.scala:43:16
                io_commit_bits_RD_1,	// src/main/scala/Frontend/free_list.scala:43:16
                io_commit_bits_RD_2,	// src/main/scala/Frontend/free_list.scala:43:16
                io_commit_bits_RD_3,	// src/main/scala/Frontend/free_list.scala:43:16
  input         io_commit_bits_RD_valid_0,	// src/main/scala/Frontend/free_list.scala:43:16
                io_commit_bits_RD_valid_1,	// src/main/scala/Frontend/free_list.scala:43:16
                io_commit_bits_RD_valid_2,	// src/main/scala/Frontend/free_list.scala:43:16
                io_commit_bits_RD_valid_3,	// src/main/scala/Frontend/free_list.scala:43:16
  output [6:0]  io_free_list_front_pointer,	// src/main/scala/Frontend/free_list.scala:43:16
  output        io_can_reallocate,	// src/main/scala/Frontend/free_list.scala:43:16
                io_can_allocate	// src/main/scala/Frontend/free_list.scala:43:16
);

  wire [4:0]       _available_elemets_6to2;	// src/main/scala/Frontend/free_list.scala:122:39
  wire [63:0][6:0] _GEN =
    '{7'h40,
      7'h3F,
      7'h3E,
      7'h3D,
      7'h3C,
      7'h3B,
      7'h3A,
      7'h39,
      7'h38,
      7'h37,
      7'h36,
      7'h35,
      7'h34,
      7'h33,
      7'h32,
      7'h31,
      7'h30,
      7'h2F,
      7'h2E,
      7'h2D,
      7'h2C,
      7'h2B,
      7'h2A,
      7'h29,
      7'h28,
      7'h27,
      7'h26,
      7'h25,
      7'h24,
      7'h23,
      7'h22,
      7'h21,
      7'h20,
      7'h1F,
      7'h1E,
      7'h1D,
      7'h1C,
      7'h1B,
      7'h1A,
      7'h19,
      7'h18,
      7'h17,
      7'h16,
      7'h15,
      7'h14,
      7'h13,
      7'h12,
      7'h11,
      7'h10,
      7'hF,
      7'hE,
      7'hD,
      7'hC,
      7'hB,
      7'hA,
      7'h9,
      7'h8,
      7'h7,
      7'h6,
      7'h5,
      7'h4,
      7'h3,
      7'h2,
      7'h1};
  wire             flush = io_commit_valid & io_commit_bits_is_misprediction;	// src/main/scala/Frontend/free_list.scala:61:33
  reg  [6:0]       front_pointer;	// src/main/scala/Frontend/free_list.scala:64:34
  reg  [6:0]       back_pointer;	// src/main/scala/Frontend/free_list.scala:65:34
  wire [5:0]       front_index = front_pointer[5:0];	// src/main/scala/Frontend/free_list.scala:64:34, :67:31, :73:33
  wire [5:0]       back_index = back_pointer[5:0];	// src/main/scala/Frontend/free_list.scala:65:34, :68:31, :74:32
  wire [1:0]       _GEN_0 = {1'h0, io_rename_valid_0};	// src/main/scala/Frontend/free_list.scala:39:7, :81:72
  wire             valid = io_rename_valid_0 & ~flush & (|_available_elemets_6to2);	// src/main/scala/Frontend/free_list.scala:61:33, :82:{40,43,50}, :122:39
  wire [1:0]       _GEN_1 = {1'h0, io_rename_valid_1};	// src/main/scala/Frontend/free_list.scala:39:7, :81:44
  wire [1:0]       _front_pointer_T_1 = _GEN_0 + _GEN_1;	// src/main/scala/Frontend/free_list.scala:81:{44,72}
  wire [2:0]       _GEN_2 = {1'h0, _front_pointer_T_1};	// src/main/scala/Frontend/free_list.scala:39:7, :81:{44,72}
  wire             valid_1 = io_rename_valid_1 & ~flush & (|_available_elemets_6to2);	// src/main/scala/Frontend/free_list.scala:61:33, :82:{40,43,50}, :122:39
  wire [1:0]       _GEN_3 = {1'h0, io_rename_valid_2};	// src/main/scala/Frontend/free_list.scala:39:7, :81:44
  wire             valid_2 = io_rename_valid_2 & ~flush & (|_available_elemets_6to2);	// src/main/scala/Frontend/free_list.scala:61:33, :82:{40,43,50}, :122:39
  wire [2:0]       _GEN_4 = {1'h0, _GEN_3 + {1'h0, io_rename_valid_3}};	// src/main/scala/Frontend/free_list.scala:39:7, :81:44
  wire             valid_3 = io_rename_valid_3 & ~flush & (|_available_elemets_6to2);	// src/main/scala/Frontend/free_list.scala:61:33, :82:{40,43,50}, :122:39
  wire             allocate_valid_0 =
    io_commit_bits_RD_valid_0 & (|io_commit_bits_RD_0) & io_commit_valid;	// src/main/scala/Frontend/free_list.scala:99:33, :102:{59,84,93}
  wire             allocate_valid_1 =
    io_commit_bits_RD_valid_1 & (|io_commit_bits_RD_1) & io_commit_valid;	// src/main/scala/Frontend/free_list.scala:99:33, :102:{59,84,93}
  wire             allocate_valid_2 =
    io_commit_bits_RD_valid_2 & (|io_commit_bits_RD_2) & io_commit_valid;	// src/main/scala/Frontend/free_list.scala:99:33, :102:{59,84,93}
  wire             allocate_valid_3 =
    io_commit_bits_RD_valid_3 & (|io_commit_bits_RD_3) & io_commit_valid;	// src/main/scala/Frontend/free_list.scala:99:33, :102:{59,84,93}
  wire [6:0]       available_elemets = back_pointer - front_pointer + 7'h1;	// src/main/scala/Frontend/free_list.scala:64:34, :65:34, :119:{44,60}
  wire             io_can_reallocate_0 = available_elemets + 7'h4 < 7'h41;	// src/main/scala/Frontend/free_list.scala:119:60, :121:{45,61}
  assign _available_elemets_6to2 = available_elemets[6:2];	// src/main/scala/Frontend/free_list.scala:119:60, :122:39
  always @(posedge clock) begin	// src/main/scala/Frontend/free_list.scala:39:7
    if (reset) begin	// src/main/scala/Frontend/free_list.scala:39:7
      front_pointer <= 7'h0;	// src/main/scala/Frontend/free_list.scala:64:34
      back_pointer <= 7'h3F;	// src/main/scala/Frontend/free_list.scala:65:34
    end
    else begin	// src/main/scala/Frontend/free_list.scala:39:7
      if (~flush & (|_available_elemets_6to2))	// src/main/scala/Frontend/free_list.scala:61:33, :105:{10,64}, :122:39
        front_pointer <= front_pointer + {4'h0, _GEN_2 + _GEN_4};	// src/main/scala/Frontend/free_list.scala:64:34, :81:{44,72}, :106:{40,50}
      else if (flush)	// src/main/scala/Frontend/free_list.scala:61:33
        front_pointer <= io_commit_bits_free_list_front_pointer[6:0];	// src/main/scala/Frontend/free_list.scala:64:34, :108:23
      if (io_commit_valid & io_can_reallocate_0 & ~flush)	// src/main/scala/Frontend/free_list.scala:61:33, :105:10, :111:{26,47}, :121:61
        back_pointer <=
          back_pointer
          + {4'h0,
             {1'h0, {1'h0, allocate_valid_0} + {1'h0, allocate_valid_1}}
               + {1'h0, {1'h0, allocate_valid_2} + {1'h0, allocate_valid_3}}};	// src/main/scala/Frontend/free_list.scala:39:7, :65:34, :99:33, :112:{38,48}
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/Frontend/free_list.scala:39:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/Frontend/free_list.scala:39:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/Frontend/free_list.scala:39:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/Frontend/free_list.scala:39:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/Frontend/free_list.scala:39:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/Frontend/free_list.scala:39:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/Frontend/free_list.scala:39:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/Frontend/free_list.scala:39:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/Frontend/free_list.scala:39:7
        front_pointer = _RANDOM[/*Zero width*/ 1'b0][6:0];	// src/main/scala/Frontend/free_list.scala:39:7, :64:34
        back_pointer = _RANDOM[/*Zero width*/ 1'b0][13:7];	// src/main/scala/Frontend/free_list.scala:39:7, :64:34, :65:34
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/Frontend/free_list.scala:39:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/Frontend/free_list.scala:39:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_renamed_values_0 =
    valid ? _GEN[front_index + {5'h0, io_rename_valid_0 - 1'h1}] : 7'h0;	// src/main/scala/Frontend/free_list.scala:39:7, :64:34, :67:31, :81:72, :82:{40,50}, :84:20, :85:{37,69}, :87:37
  assign io_renamed_values_1 =
    valid_1 ? _GEN[front_index + {4'h0, _front_pointer_T_1 - 2'h1}] : 7'h0;	// src/main/scala/Frontend/free_list.scala:39:7, :64:34, :67:31, :81:{44,72}, :82:{40,50}, :84:20, :85:{37,69}, :87:37
  assign io_renamed_values_2 =
    valid_2 ? _GEN[front_index + {4'h0, _GEN_0 + _GEN_1 + _GEN_3 - 2'h1}] : 7'h0;	// src/main/scala/Frontend/free_list.scala:39:7, :64:34, :67:31, :81:{44,72}, :82:{40,50}, :84:20, :85:{37,69}, :87:37
  assign io_renamed_values_3 =
    valid_3 ? _GEN[front_index + {3'h0, _GEN_2 + _GEN_4 - 3'h1}] : 7'h0;	// src/main/scala/Frontend/free_list.scala:39:7, :64:34, :67:31, :81:{44,72}, :82:{40,50}, :84:20, :85:{37,69}, :87:37
  assign io_renamed_valid_0 = valid;	// src/main/scala/Frontend/free_list.scala:39:7, :82:{40,50}
  assign io_renamed_valid_1 = valid_1;	// src/main/scala/Frontend/free_list.scala:39:7, :82:{40,50}
  assign io_renamed_valid_2 = valid_2;	// src/main/scala/Frontend/free_list.scala:39:7, :82:{40,50}
  assign io_renamed_valid_3 = valid_3;	// src/main/scala/Frontend/free_list.scala:39:7, :82:{40,50}
  assign io_free_list_front_pointer = front_pointer;	// src/main/scala/Frontend/free_list.scala:39:7, :64:34
  assign io_can_reallocate = io_can_reallocate_0;	// src/main/scala/Frontend/free_list.scala:39:7, :121:61
  assign io_can_allocate = |_available_elemets_6to2;	// src/main/scala/Frontend/free_list.scala:39:7, :122:39
endmodule

