{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709024318314 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709024318314 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 27 16:58:37 2024 " "Processing started: Tue Feb 27 16:58:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709024318314 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1709024318314 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CMDSCI -c CMDSCI " "Command: quartus_sta CMDSCI -c CMDSCI" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1709024318314 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1709024318410 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1709024320363 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1709024320363 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709024320394 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709024320394 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1709024321685 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_5ok1 " "Entity dcfifo_5ok1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_tu8:dffpipe13\|dffe14a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_tu8:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1709024322120 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_su8:dffpipe10\|dffe11a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_su8:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1709024322120 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1709024322120 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1709024322120 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1709024322120 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1709024322120 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1709024322120 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1709024322120 ""}
{ "Info" "ISTA_SDC_FOUND" "CMDSCI.out.sdc " "Reading SDC File: 'CMDSCI.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1709024322256 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst18\|pll80_30_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst18\|pll80_30_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709024322408 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst18\|pll80_30_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst18\|pll80_30_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709024322408 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst18\|pll80_30_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout " "Cell: inst18\|pll80_30_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709024322408 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst18\|pll80_30_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst18\|pll80_30_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709024322408 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll12_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst1\|pll12_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709024322408 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll12_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|pll12_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709024322408 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll12_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout " "Cell: inst1\|pll12_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709024322408 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1709024322408 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709024330633 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1709024330633 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1709024330650 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1709024330667 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1709024331906 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1709024331906 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.065 " "Worst-case setup slack is -2.065" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024331907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024331907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.065            -252.611 inst1\|pll12_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -2.065            -252.611 inst1\|pll12_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024331907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.743               0.000 inst18\|pll80_30_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.743               0.000 inst18\|pll80_30_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024331907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.809               0.000 altera_reserved_tck  " "    8.809               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024331907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.315               0.000 inst18\|pll80_30_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   23.315               0.000 inst18\|pll80_30_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024331907 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709024331907 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.263 " "Worst-case hold slack is 0.263" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024332140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024332140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.263               0.000 inst1\|pll12_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.263               0.000 inst1\|pll12_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024332140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 inst18\|pll80_30_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.337               0.000 inst18\|pll80_30_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024332140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 inst18\|pll80_30_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.337               0.000 inst18\|pll80_30_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024332140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.370               0.000 altera_reserved_tck  " "    0.370               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024332140 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709024332140 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 27.952 " "Worst-case recovery slack is 27.952" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024332201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024332201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.952               0.000 altera_reserved_tck  " "   27.952               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024332201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   71.068               0.000 inst1\|pll12_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   71.068               0.000 inst1\|pll12_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024332201 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709024332201 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.835 " "Worst-case removal slack is 0.835" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024332264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024332264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.835               0.000 altera_reserved_tck  " "    0.835               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024332264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.194               0.000 inst1\|pll12_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.194               0.000 inst1\|pll12_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024332264 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709024332264 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.041 " "Worst-case minimum pulse width slack is 1.041" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024332283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024332283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.041               0.000 inst18\|pll80_30_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.041               0.000 inst18\|pll80_30_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024332283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 inst1\|pll12_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 inst1\|pll12_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024332283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.807               0.000 inst18\|pll80_30_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.807               0.000 inst18\|pll80_30_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024332283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.791               0.000 altera_reserved_tck  " "   14.791               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024332283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.187               0.000 inst18\|pll80_30_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   15.187               0.000 inst18\|pll80_30_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024332283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.214               0.000 inst1\|pll12_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   40.214               0.000 inst1\|pll12_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024332283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.611               0.000 CLK  " "   41.611               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024332283 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709024332283 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 39 synchronizer chains. " "Report Metastability: Found 39 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709024332524 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709024332524 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 39 " "Number of Synchronizer Chains Found: 39" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709024332524 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709024332524 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.846 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.846" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709024332524 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 32.328 ns " "Worst Case Available Settling Time: 32.328 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709024332524 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709024332524 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709024332524 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 8.0 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 8.0" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709024332524 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709024332524 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709024332524 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709024332524 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1709024332540 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1709024332603 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1709024338377 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst18\|pll80_30_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst18\|pll80_30_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709024339352 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst18\|pll80_30_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst18\|pll80_30_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709024339352 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst18\|pll80_30_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout " "Cell: inst18\|pll80_30_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709024339352 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst18\|pll80_30_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst18\|pll80_30_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709024339352 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll12_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst1\|pll12_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709024339352 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll12_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|pll12_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709024339352 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll12_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout " "Cell: inst1\|pll12_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709024339352 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1709024339352 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709024347468 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1709024347468 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1709024348160 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1709024348160 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.779 " "Worst-case setup slack is -5.779" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024348162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024348162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.779            -261.707 inst1\|pll12_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -5.779            -261.707 inst1\|pll12_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024348162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.279               0.000 inst18\|pll80_30_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.279               0.000 inst18\|pll80_30_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024348162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.916               0.000 altera_reserved_tck  " "    8.916               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024348162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.677               0.000 inst18\|pll80_30_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   23.677               0.000 inst18\|pll80_30_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024348162 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709024348162 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.245 " "Worst-case hold slack is 0.245" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024348386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024348386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.245               0.000 inst1\|pll12_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.245               0.000 inst1\|pll12_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024348386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 altera_reserved_tck  " "    0.299               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024348386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.317               0.000 inst18\|pll80_30_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.317               0.000 inst18\|pll80_30_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024348386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321               0.000 inst18\|pll80_30_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.321               0.000 inst18\|pll80_30_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024348386 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709024348386 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 28.191 " "Worst-case recovery slack is 28.191" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024348440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024348440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.191               0.000 altera_reserved_tck  " "   28.191               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024348440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   71.559               0.000 inst1\|pll12_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   71.559               0.000 inst1\|pll12_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024348440 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709024348440 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.731 " "Worst-case removal slack is 0.731" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024348500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024348500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.731               0.000 altera_reserved_tck  " "    0.731               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024348500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.043               0.000 inst1\|pll12_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.043               0.000 inst1\|pll12_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024348500 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709024348500 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.041 " "Worst-case minimum pulse width slack is 1.041" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024348517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024348517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.041               0.000 inst18\|pll80_30_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.041               0.000 inst18\|pll80_30_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024348517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 inst1\|pll12_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 inst1\|pll12_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024348517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.804               0.000 inst18\|pll80_30_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.804               0.000 inst18\|pll80_30_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024348517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.745               0.000 altera_reserved_tck  " "   14.745               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024348517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.179               0.000 inst18\|pll80_30_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   15.179               0.000 inst18\|pll80_30_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024348517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.205               0.000 inst1\|pll12_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   40.205               0.000 inst1\|pll12_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024348517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.622               0.000 CLK  " "   41.622               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024348517 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709024348517 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 39 synchronizer chains. " "Report Metastability: Found 39 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709024348724 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709024348724 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 39 " "Number of Synchronizer Chains Found: 39" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709024348724 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709024348724 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.846 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.846" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709024348724 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 32.359 ns " "Worst Case Available Settling Time: 32.359 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709024348724 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709024348724 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709024348724 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.7 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709024348724 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709024348724 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709024348724 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709024348724 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 100C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1709024348728 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1709024348910 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1709024355098 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst18\|pll80_30_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst18\|pll80_30_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709024356052 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst18\|pll80_30_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst18\|pll80_30_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709024356052 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst18\|pll80_30_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout " "Cell: inst18\|pll80_30_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709024356052 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst18\|pll80_30_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst18\|pll80_30_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709024356052 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll12_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst1\|pll12_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709024356052 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll12_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|pll12_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709024356052 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll12_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout " "Cell: inst1\|pll12_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709024356052 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1709024356052 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709024364262 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1709024364262 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.364 " "Worst-case setup slack is 0.364" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024364511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024364511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.364               0.000 inst1\|pll12_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.364               0.000 inst1\|pll12_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024364511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.693               0.000 inst18\|pll80_30_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.693               0.000 inst18\|pll80_30_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024364511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.723               0.000 altera_reserved_tck  " "   12.723               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024364511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.158               0.000 inst18\|pll80_30_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   27.158               0.000 inst18\|pll80_30_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024364511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709024364511 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.092 " "Worst-case hold slack is 0.092" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024364750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024364750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.092               0.000 altera_reserved_tck  " "    0.092               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024364750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 inst1\|pll12_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.142               0.000 inst1\|pll12_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024364750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 inst18\|pll80_30_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.168               0.000 inst18\|pll80_30_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024364750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 inst18\|pll80_30_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.176               0.000 inst18\|pll80_30_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024364750 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709024364750 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 29.872 " "Worst-case recovery slack is 29.872" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024364806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024364806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.872               0.000 altera_reserved_tck  " "   29.872               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024364806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   76.141               0.000 inst1\|pll12_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   76.141               0.000 inst1\|pll12_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024364806 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709024364806 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.350 " "Worst-case removal slack is 0.350" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024364863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024364863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.350               0.000 altera_reserved_tck  " "    0.350               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024364863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.164               0.000 inst1\|pll12_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.164               0.000 inst1\|pll12_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024364863 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709024364863 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.041 " "Worst-case minimum pulse width slack is 1.041" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024364881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024364881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.041               0.000 inst18\|pll80_30_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.041               0.000 inst18\|pll80_30_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024364881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 inst1\|pll12_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 inst1\|pll12_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024364881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.113               0.000 inst18\|pll80_30_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.113               0.000 inst18\|pll80_30_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024364881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.755               0.000 altera_reserved_tck  " "   14.755               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024364881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.519               0.000 inst18\|pll80_30_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   15.519               0.000 inst18\|pll80_30_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024364881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.523               0.000 inst1\|pll12_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   40.523               0.000 inst1\|pll12_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024364881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.313               0.000 CLK  " "   41.313               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024364881 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709024364881 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 39 synchronizer chains. " "Report Metastability: Found 39 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709024365092 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709024365092 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 39 " "Number of Synchronizer Chains Found: 39" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709024365092 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709024365092 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.846 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.846" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709024365092 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 34.772 ns " "Worst Case Available Settling Time: 34.772 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709024365092 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709024365092 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709024365092 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 8.0 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 8.0" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709024365092 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709024365092 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709024365092 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709024365092 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1709024365095 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst18\|pll80_30_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst18\|pll80_30_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709024365814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst18\|pll80_30_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst18\|pll80_30_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709024365814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst18\|pll80_30_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout " "Cell: inst18\|pll80_30_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709024365814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst18\|pll80_30_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst18\|pll80_30_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709024365814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll12_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst1\|pll12_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709024365814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll12_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|pll12_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709024365814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll12_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout " "Cell: inst1\|pll12_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709024365814 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1709024365814 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709024373957 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1709024373957 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.039 " "Worst-case setup slack is 1.039" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024374199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024374199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.039               0.000 inst1\|pll12_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.039               0.000 inst1\|pll12_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024374199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.858               0.000 inst18\|pll80_30_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.858               0.000 inst18\|pll80_30_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024374199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.331               0.000 altera_reserved_tck  " "   13.331               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024374199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.111               0.000 inst18\|pll80_30_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   28.111               0.000 inst18\|pll80_30_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024374199 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709024374199 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.085 " "Worst-case hold slack is 0.085" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024374426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024374426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.085               0.000 altera_reserved_tck  " "    0.085               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024374426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.122               0.000 inst1\|pll12_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.122               0.000 inst1\|pll12_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024374426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 inst18\|pll80_30_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.145               0.000 inst18\|pll80_30_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024374426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 inst18\|pll80_30_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.152               0.000 inst18\|pll80_30_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024374426 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709024374426 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 30.469 " "Worst-case recovery slack is 30.469" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024374483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024374483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.469               0.000 altera_reserved_tck  " "   30.469               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024374483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   77.209               0.000 inst1\|pll12_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   77.209               0.000 inst1\|pll12_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024374483 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709024374483 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.280 " "Worst-case removal slack is 0.280" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024374539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024374539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280               0.000 altera_reserved_tck  " "    0.280               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024374539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.977               0.000 inst1\|pll12_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.977               0.000 inst1\|pll12_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024374539 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709024374539 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.041 " "Worst-case minimum pulse width slack is 1.041" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024374556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024374556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.041               0.000 inst18\|pll80_30_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.041               0.000 inst18\|pll80_30_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024374556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 inst1\|pll12_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 inst1\|pll12_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024374556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.126               0.000 inst18\|pll80_30_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.126               0.000 inst18\|pll80_30_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024374556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.761               0.000 altera_reserved_tck  " "   14.761               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024374556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.524               0.000 inst18\|pll80_30_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   15.524               0.000 inst18\|pll80_30_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024374556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.538               0.000 inst1\|pll12_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   40.538               0.000 inst1\|pll12_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024374556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.301               0.000 CLK  " "   41.301               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709024374556 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709024374556 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 39 synchronizer chains. " "Report Metastability: Found 39 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709024374765 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709024374765 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 39 " "Number of Synchronizer Chains Found: 39" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709024374765 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709024374765 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.846 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.846" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709024374765 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 35.009 ns " "Worst Case Available Settling Time: 35.009 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709024374765 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709024374765 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709024374765 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.7 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709024374765 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709024374765 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709024374765 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709024374765 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1709024375961 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1709024375962 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5746 " "Peak virtual memory: 5746 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709024376142 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 27 16:59:36 2024 " "Processing ended: Tue Feb 27 16:59:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709024376142 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:59 " "Elapsed time: 00:00:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709024376142 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:08 " "Total CPU time (on all processors): 00:02:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709024376142 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1709024376142 ""}
