{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1646900600163 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1646900600164 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1646900600175 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1646900600201 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1646900600201 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_altpll_2sh2:sd1\|pll7 clock2 " "Compensate clock of PLL \"Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_altpll_2sh2:sd1\|pll7\" has been set to clock2" {  } { { "pll/synthesis/submodules/Pll_altpll_0.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/pll/synthesis/submodules/Pll_altpll_0.v" 151 -1 0 } } { "" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15564 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "Fitter" 0 -1 1646900600225 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_altpll_2sh2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_altpll_2sh2:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_altpll_2sh2:sd1\|wire_pll7_clk\[2\] 54 17 0 0 " "Implementing clock multiplication of 54, clock division of 17, and phase shift of 0 degrees (0 ps) for Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_altpll_2sh2:sd1\|wire_pll7_clk\[2\] port" {  } { { "pll/synthesis/submodules/Pll_altpll_0.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/pll/synthesis/submodules/Pll_altpll_0.v" 151 -1 0 } } { "" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 409 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1646900600227 ""}  } { { "pll/synthesis/submodules/Pll_altpll_0.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/pll/synthesis/submodules/Pll_altpll_0.v" 151 -1 0 } } { "" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1646900600227 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1646900600306 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1646900600308 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1646900600377 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1646900600377 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1646900600377 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1646900600377 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "A\[0\] " "Can't reserve pin A\[0\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600382 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "A\[10\] " "Can't reserve pin A\[10\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600382 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "A\[11\] " "Can't reserve pin A\[11\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600382 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "A\[12\] " "Can't reserve pin A\[12\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600382 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "A\[1\] " "Can't reserve pin A\[1\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600382 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "A\[2\] " "Can't reserve pin A\[2\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600382 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "A\[3\] " "Can't reserve pin A\[3\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600382 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "A\[4\] " "Can't reserve pin A\[4\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600382 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "A\[5\] " "Can't reserve pin A\[5\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600382 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "A\[6\] " "Can't reserve pin A\[6\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600382 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "A\[7\] " "Can't reserve pin A\[7\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600382 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "A\[8\] " "Can't reserve pin A\[8\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600382 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "A\[9\] " "Can't reserve pin A\[9\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600382 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "BA\[0\] " "Can't reserve pin BA\[0\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600382 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "BA\[1\] " "Can't reserve pin BA\[1\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600382 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "CKE " "Can't reserve pin CKE -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600382 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "CLK_10M " "Can't reserve pin CLK_10M -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600382 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "CLK_10M " "Reserve pin assignment ignored because of existing pin with name \"CLK_10M\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { CLK_10M } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_10M" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/top.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1646900600382 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "DE " "Can't reserve pin DE -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600383 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "DQM\[0\] " "Can't reserve pin DQM\[0\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600383 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "DQM\[1\] " "Can't reserve pin DQM\[1\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600383 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "DQ\[0\] " "Can't reserve pin DQ\[0\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600383 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "DQ\[10\] " "Can't reserve pin DQ\[10\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600383 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "DQ\[11\] " "Can't reserve pin DQ\[11\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600383 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "DQ\[12\] " "Can't reserve pin DQ\[12\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600383 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "DQ\[13\] " "Can't reserve pin DQ\[13\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600383 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "DQ\[14\] " "Can't reserve pin DQ\[14\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600383 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "DQ\[15\] " "Can't reserve pin DQ\[15\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600383 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "DQ\[1\] " "Can't reserve pin DQ\[1\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600383 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "DQ\[2\] " "Can't reserve pin DQ\[2\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600383 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "DQ\[3\] " "Can't reserve pin DQ\[3\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600383 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "DQ\[4\] " "Can't reserve pin DQ\[4\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600383 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "DQ\[5\] " "Can't reserve pin DQ\[5\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600383 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "DQ\[6\] " "Can't reserve pin DQ\[6\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600383 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "DQ\[7\] " "Can't reserve pin DQ\[7\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600383 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "DQ\[8\] " "Can't reserve pin DQ\[8\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600383 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "DQ\[9\] " "Can't reserve pin DQ\[9\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600383 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "GSCLK " "Can't reserve pin GSCLK -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600383 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "GSCLK " "Reserve pin assignment ignored because of existing pin with name \"GSCLK\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { GSCLK } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSCLK" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/top.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1646900600383 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "HSYNC " "Can't reserve pin HSYNC -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600383 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "LAT " "Can't reserve pin LAT -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600383 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "LAT " "Reserve pin assignment ignored because of existing pin with name \"LAT\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { LAT } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LAT" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/top.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1646900600383 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "MAG1 " "Can't reserve pin MAG1 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600383 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "PIXCLK " "Can't reserve pin PIXCLK -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600383 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "QE\[0\] " "Can't reserve pin QE\[0\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600383 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "QE\[10\] " "Can't reserve pin QE\[10\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600383 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "QE\[11\] " "Can't reserve pin QE\[11\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600383 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "QE\[12\] " "Can't reserve pin QE\[12\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600383 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "QE\[13\] " "Can't reserve pin QE\[13\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600383 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "QE\[14\] " "Can't reserve pin QE\[14\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600383 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "QE\[15\] " "Can't reserve pin QE\[15\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600383 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "QE\[16\] " "Can't reserve pin QE\[16\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600383 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "QE\[17\] " "Can't reserve pin QE\[17\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600383 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "QE\[18\] " "Can't reserve pin QE\[18\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600383 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "QE\[19\] " "Can't reserve pin QE\[19\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600383 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "QE\[1\] " "Can't reserve pin QE\[1\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600383 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "QE\[20\] " "Can't reserve pin QE\[20\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600383 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "QE\[21\] " "Can't reserve pin QE\[21\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600383 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "QE\[22\] " "Can't reserve pin QE\[22\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600383 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "QE\[23\] " "Can't reserve pin QE\[23\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600383 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "QE\[2\] " "Can't reserve pin QE\[2\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600383 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "QE\[3\] " "Can't reserve pin QE\[3\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600383 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "QE\[4\] " "Can't reserve pin QE\[4\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600383 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "QE\[5\] " "Can't reserve pin QE\[5\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600383 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "QE\[6\] " "Can't reserve pin QE\[6\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600383 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "QE\[7\] " "Can't reserve pin QE\[7\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600383 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "QE\[8\] " "Can't reserve pin QE\[8\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600383 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "QE\[9\] " "Can't reserve pin QE\[9\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600383 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SCLK " "Can't reserve pin SCLK -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600383 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "SCLK " "Reserve pin assignment ignored because of existing pin with name \"SCLK\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { SCLK } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCLK" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/top.sv" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1646900600383 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SDO\[0\] " "Can't reserve pin SDO\[0\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600383 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SDO\[1\] " "Can't reserve pin SDO\[1\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600383 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SDO\[2\] " "Can't reserve pin SDO\[2\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600383 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SDO\[3\] " "Can't reserve pin SDO\[3\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600383 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SDO\[4\] " "Can't reserve pin SDO\[4\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600383 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SDO\[5\] " "Can't reserve pin SDO\[5\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600383 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SDO\[6\] " "Can't reserve pin SDO\[6\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600383 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SDO\[7\] " "Can't reserve pin SDO\[7\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600383 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SDRAM_CLK " "Can't reserve pin SDRAM_CLK -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600383 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "VSYNC " "Can't reserve pin VSYNC -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600383 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "nCAS " "Can't reserve pin nCAS -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600383 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "nCS " "Can't reserve pin nCS -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600384 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "nRAS " "Can't reserve pin nRAS -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600384 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "nWE " "Can't reserve pin nWE -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1646900600384 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 5129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1646900600385 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 5131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1646900600385 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 5133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1646900600385 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1646900600385 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1646900600385 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1646900600386 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1646900600425 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 84 " "No exact pin location assignment(s) for 8 pins of 84 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1646900600632 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646900600827 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646900600827 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1646900600827 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1646900600827 ""}
{ "Info" "ISTA_SDC_FOUND" "SDRAM/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'SDRAM/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1646900600832 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_10M " "Node: CLK_10M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register bit_num\[0\] CLK_10M " "Register bit_num\[0\] is being clocked by CLK_10M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1646900600839 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1646900600839 "|top|CLK_10M"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000 " "Node: pll\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1646900600846 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1646900600846 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1646900600846 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1646900600846 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1646900600846 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1646900600846 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1646900600846 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1646900600846 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1646900600846 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1646900600846 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_10M~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLK_10M~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1646900600937 ""}  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/top.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 5024 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1646900600937 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_altpll_2sh2:sd1\|wire_pll7_clk\[2\] (placed in counter C0 of PLL_4) " "Automatically promoted node Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_altpll_2sh2:sd1\|wire_pll7_clk\[2\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1646900600937 ""}  } { { "pll/synthesis/submodules/Pll_altpll_0.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/pll/synthesis/submodules/Pll_altpll_0.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1646900600937 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1646900600937 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 870 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1646900600937 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1646900600938 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 3176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1646900600938 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 3397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1646900600938 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 1482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1646900600938 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1646900600938 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 2129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1646900600938 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1646900601154 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1646900601156 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1646900601156 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1646900601158 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1646900601162 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1646900601166 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1646900601166 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1646900601167 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1646900601203 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1646900601205 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1646900601205 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 3.3V 0 8 0 " "Number of I/O pins in group: 8 (unused VREF, 3.3V VCCIO, 0 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1646900601215 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1646900601215 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1646900601215 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 10 8 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1646900601215 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 13 3 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 13 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1646900601215 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 24 1 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 24 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1646900601215 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 4 16 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1646900601215 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 3 15 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 3 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1646900601215 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 11 2 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1646900601215 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 10 14 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1646900601215 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 8 16 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1646900601215 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1646900601215 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1646900601215 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_altpll_2sh2:sd1\|pll7 clk\[2\] GSCLK~output " "PLL \"Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_altpll_2sh2:sd1\|pll7\" output port clk\[2\] feeds output pin \"GSCLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "pll/synthesis/submodules/Pll_altpll_0.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/pll/synthesis/submodules/Pll_altpll_0.v" 151 -1 0 } } { "pll/synthesis/submodules/Pll_altpll_0.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/pll/synthesis/submodules/Pll_altpll_0.v" 295 0 0 } } { "pll/synthesis/Pll.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/pll/synthesis/Pll.v" 37 0 0 } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/top.sv" 16 0 0 } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/top.sv" 10 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1646900601245 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ASDO " "Node \"ASDO\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ASDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1646900601289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AS_DATA0 " "Node \"AS_DATA0\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AS_DATA0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1646900601289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AS_DCLK " "Node \"AS_DCLK\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AS_DCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1646900601289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AS_NCS " "Node \"AS_NCS\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AS_NCS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1646900601289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAG2 " "Node \"MAG2\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAG2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1646900601289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "initSTP " "Node \"initSTP\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "initSTP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1646900601289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "testInitDone " "Node \"testInitDone\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "testInitDone" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1646900601289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "testPin " "Node \"testPin\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "testPin" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1646900601289 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1646900601289 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1646900601289 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1646900601294 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1646900601754 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1646900601948 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1646900601966 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1646900602443 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1646900602443 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1646900602712 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1646900603488 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1646900603488 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1646900603610 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1646900603610 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1646900603610 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1646900603612 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.27 " "Total time spent on timing analysis during the Fitter is 0.27 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1646900603708 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1646900603728 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1646900603908 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1646900603909 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1646900604174 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1646900604573 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1646900604767 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "46 Cyclone IV E " "46 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK_10M 3.3-V LVTTL R8 " "Pin CLK_10M uses I/O standard 3.3-V LVTTL at R8" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { CLK_10M } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_10M" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/top.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646900604777 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DE 3.3-V LVTTL G15 " "Pin DE uses I/O standard 3.3-V LVTTL at G15" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DE } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DE" } } } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 330 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646900604777 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ\[0\] 3.3-V LVTTL G2 " "Pin DQ\[0\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DQ[0] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[0\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646900604777 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ\[10\] 3.3-V LVTTL T3 " "Pin DQ\[10\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DQ[10] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[10\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646900604777 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ\[11\] 3.3-V LVTTL R3 " "Pin DQ\[11\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DQ[11] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[11\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646900604777 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ\[12\] 3.3-V LVTTL R5 " "Pin DQ\[12\] uses I/O standard 3.3-V LVTTL at R5" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DQ[12] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[12\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646900604777 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ\[13\] 3.3-V LVTTL P3 " "Pin DQ\[13\] uses I/O standard 3.3-V LVTTL at P3" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DQ[13] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[13\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646900604777 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ\[14\] 3.3-V LVTTL N3 " "Pin DQ\[14\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DQ[14] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[14\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646900604777 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ\[15\] 3.3-V LVTTL K1 " "Pin DQ\[15\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DQ[15] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[15\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 350 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646900604777 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ\[1\] 3.3-V LVTTL G1 " "Pin DQ\[1\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DQ[1] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[1\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646900604777 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ\[2\] 3.3-V LVTTL L8 " "Pin DQ\[2\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DQ[2] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[2\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646900604777 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ\[3\] 3.3-V LVTTL K5 " "Pin DQ\[3\] uses I/O standard 3.3-V LVTTL at K5" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DQ[3] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[3\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646900604777 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ\[4\] 3.3-V LVTTL K2 " "Pin DQ\[4\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DQ[4] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[4\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646900604777 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ\[5\] 3.3-V LVTTL J2 " "Pin DQ\[5\] uses I/O standard 3.3-V LVTTL at J2" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DQ[5] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[5\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646900604777 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ\[6\] 3.3-V LVTTL J1 " "Pin DQ\[6\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DQ[6] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[6\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646900604777 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ\[7\] 3.3-V LVTTL R7 " "Pin DQ\[7\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DQ[7] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[7\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646900604777 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ\[8\] 3.3-V LVTTL T4 " "Pin DQ\[8\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DQ[8] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[8\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646900604777 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ\[9\] 3.3-V LVTTL T2 " "Pin DQ\[9\] uses I/O standard 3.3-V LVTTL at T2" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DQ[9] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[9\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646900604777 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSYNC 3.3-V LVTTL F14 " "Pin HSYNC uses I/O standard 3.3-V LVTTL at F14" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { HSYNC } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSYNC" } } } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646900604777 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAG1 3.3-V LVTTL A8 " "Pin MAG1 uses I/O standard 3.3-V LVTTL at A8" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { MAG1 } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAG1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646900604777 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PIXCLK 3.3-V LVTTL F15 " "Pin PIXCLK uses I/O standard 3.3-V LVTTL at F15" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { PIXCLK } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PIXCLK" } } } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646900604777 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "QE\[0\] 3.3-V LVTTL A14 " "Pin QE\[0\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { QE[0] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QE\[0\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646900604777 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "QE\[10\] 3.3-V LVTTL D6 " "Pin QE\[10\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { QE[10] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QE\[10\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646900604777 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "QE\[11\] 3.3-V LVTTL A6 " "Pin QE\[11\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { QE[11] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QE\[11\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646900604777 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "QE\[12\] 3.3-V LVTTL D5 " "Pin QE\[12\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { QE[12] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QE\[12\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646900604777 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "QE\[13\] 3.3-V LVTTL E15 " "Pin QE\[13\] uses I/O standard 3.3-V LVTTL at E15" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { QE[13] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QE\[13\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646900604777 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "QE\[14\] 3.3-V LVTTL E16 " "Pin QE\[14\] uses I/O standard 3.3-V LVTTL at E16" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { QE[14] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QE\[14\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646900604777 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "QE\[15\] 3.3-V LVTTL M16 " "Pin QE\[15\] uses I/O standard 3.3-V LVTTL at M16" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { QE[15] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QE\[15\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646900604777 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "QE\[16\] 3.3-V LVTTL B12 " "Pin QE\[16\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { QE[16] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QE\[16\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646900604777 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "QE\[17\] 3.3-V LVTTL D11 " "Pin QE\[17\] uses I/O standard 3.3-V LVTTL at D11" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { QE[17] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QE\[17\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646900604777 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "QE\[18\] 3.3-V LVTTL B11 " "Pin QE\[18\] uses I/O standard 3.3-V LVTTL at B11" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { QE[18] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QE\[18\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646900604777 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "QE\[19\] 3.3-V LVTTL E10 " "Pin QE\[19\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { QE[19] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QE\[19\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646900604777 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "QE\[1\] 3.3-V LVTTL B16 " "Pin QE\[1\] uses I/O standard 3.3-V LVTTL at B16" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { QE[1] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QE\[1\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646900604777 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "QE\[20\] 3.3-V LVTTL D9 " "Pin QE\[20\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { QE[20] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QE\[20\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646900604777 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "QE\[21\] 3.3-V LVTTL E9 " "Pin QE\[21\] uses I/O standard 3.3-V LVTTL at E9" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { QE[21] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QE\[21\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646900604777 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "QE\[22\] 3.3-V LVTTL F8 " "Pin QE\[22\] uses I/O standard 3.3-V LVTTL at F8" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { QE[22] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QE\[22\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646900604777 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "QE\[23\] 3.3-V LVTTL D8 " "Pin QE\[23\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { QE[23] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QE\[23\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646900604777 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "QE\[2\] 3.3-V LVTTL C14 " "Pin QE\[2\] uses I/O standard 3.3-V LVTTL at C14" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { QE[2] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QE\[2\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646900604777 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "QE\[3\] 3.3-V LVTTL C16 " "Pin QE\[3\] uses I/O standard 3.3-V LVTTL at C16" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { QE[3] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QE\[3\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646900604777 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "QE\[4\] 3.3-V LVTTL C15 " "Pin QE\[4\] uses I/O standard 3.3-V LVTTL at C15" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { QE[4] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QE\[4\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646900604777 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "QE\[5\] 3.3-V LVTTL D16 " "Pin QE\[5\] uses I/O standard 3.3-V LVTTL at D16" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { QE[5] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QE\[5\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646900604777 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "QE\[6\] 3.3-V LVTTL D15 " "Pin QE\[6\] uses I/O standard 3.3-V LVTTL at D15" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { QE[6] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QE\[6\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646900604777 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "QE\[7\] 3.3-V LVTTL D14 " "Pin QE\[7\] uses I/O standard 3.3-V LVTTL at D14" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { QE[7] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QE\[7\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646900604777 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "QE\[8\] 3.3-V LVTTL E6 " "Pin QE\[8\] uses I/O standard 3.3-V LVTTL at E6" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { QE[8] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QE\[8\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646900604777 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "QE\[9\] 3.3-V LVTTL C6 " "Pin QE\[9\] uses I/O standard 3.3-V LVTTL at C6" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { QE[9] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QE\[9\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646900604777 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "VSYNC 3.3-V LVTTL G16 " "Pin VSYNC uses I/O standard 3.3-V LVTTL at G16" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { VSYNC } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VSYNC" } } } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646900604777 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1646900604777 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "16 " "Following 16 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[0\] a permanently disabled " "Pin DQ\[0\] has a permanently disabled output enable" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DQ[0] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[0\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646900604778 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[10\] a permanently disabled " "Pin DQ\[10\] has a permanently disabled output enable" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DQ[10] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[10\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646900604778 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[11\] a permanently disabled " "Pin DQ\[11\] has a permanently disabled output enable" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DQ[11] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[11\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646900604778 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[12\] a permanently disabled " "Pin DQ\[12\] has a permanently disabled output enable" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DQ[12] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[12\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646900604778 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[13\] a permanently disabled " "Pin DQ\[13\] has a permanently disabled output enable" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DQ[13] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[13\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646900604778 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[14\] a permanently disabled " "Pin DQ\[14\] has a permanently disabled output enable" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DQ[14] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[14\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646900604778 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[15\] a permanently disabled " "Pin DQ\[15\] has a permanently disabled output enable" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DQ[15] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[15\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 350 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646900604778 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[1\] a permanently disabled " "Pin DQ\[1\] has a permanently disabled output enable" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DQ[1] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[1\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646900604778 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[2\] a permanently disabled " "Pin DQ\[2\] has a permanently disabled output enable" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DQ[2] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[2\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646900604778 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[3\] a permanently disabled " "Pin DQ\[3\] has a permanently disabled output enable" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DQ[3] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[3\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646900604778 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[4\] a permanently disabled " "Pin DQ\[4\] has a permanently disabled output enable" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DQ[4] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[4\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646900604778 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[5\] a permanently disabled " "Pin DQ\[5\] has a permanently disabled output enable" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DQ[5] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[5\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646900604778 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[6\] a permanently disabled " "Pin DQ\[6\] has a permanently disabled output enable" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DQ[6] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[6\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646900604778 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[7\] a permanently disabled " "Pin DQ\[7\] has a permanently disabled output enable" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DQ[7] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[7\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646900604778 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[8\] a permanently disabled " "Pin DQ\[8\] has a permanently disabled output enable" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DQ[8] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[8\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646900604778 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[9\] a permanently disabled " "Pin DQ\[9\] has a permanently disabled output enable" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DQ[9] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[9\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646900604778 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1646900604778 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/output_files/top.fit.smsg " "Generated suppressed messages file C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/output_files/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1646900604873 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 108 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 108 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5537 " "Peak virtual memory: 5537 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646900605295 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 10 03:23:25 2022 " "Processing ended: Thu Mar 10 03:23:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646900605295 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646900605295 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646900605295 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1646900605295 ""}
