
---------- Begin Simulation Statistics ----------
simSeconds                                   0.081488                       # Number of seconds simulated (Second)
simTicks                                  81488323573                       # Number of ticks simulated (Tick)
finalTick                                408007014913990                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    952.20                       # Real time elapsed on the host (Second)
hostTickRate                                 85579026                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    4380976                       # Number of bytes of host memory used (Byte)
simInsts                                 306051081497                       # Number of instructions simulated (Count)
simOps                                   306198591948                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                321414752                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                  321569660                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.cache_hierarchy.l1d-cache-0.demandHits::processor.switch2.core.data      9812319                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1d-cache-0.demandHits::total      9812319                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1d-cache-0.overallHits::processor.switch2.core.data      9812319                       # number of overall hits (Count)
board.cache_hierarchy.l1d-cache-0.overallHits::total      9812319                       # number of overall hits (Count)
board.cache_hierarchy.l1d-cache-0.demandMisses::processor.switch2.core.data     17368576                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1d-cache-0.demandMisses::total     17368576                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1d-cache-0.overallMisses::processor.switch2.core.data     17368576                       # number of overall misses (Count)
board.cache_hierarchy.l1d-cache-0.overallMisses::total     17368576                       # number of overall misses (Count)
board.cache_hierarchy.l1d-cache-0.demandMissLatency::processor.switch2.core.data 1161299420118                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.demandMissLatency::total 1161299420118                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.overallMissLatency::processor.switch2.core.data 1161299420118                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.overallMissLatency::total 1161299420118                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.demandAccesses::processor.switch2.core.data     27180895                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1d-cache-0.demandAccesses::total     27180895                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1d-cache-0.overallAccesses::processor.switch2.core.data     27180895                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1d-cache-0.overallAccesses::total     27180895                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1d-cache-0.demandMissRate::processor.switch2.core.data     0.638999                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.demandMissRate::total     0.638999                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.overallMissRate::processor.switch2.core.data     0.638999                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.overallMissRate::total     0.638999                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.demandAvgMissLatency::processor.switch2.core.data 66862.097395                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.demandAvgMissLatency::total 66862.097395                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.overallAvgMissLatency::processor.switch2.core.data 66862.097395                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.overallAvgMissLatency::total 66862.097395                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1d-cache-0.blockedCycles::no_targets          208                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1d-cache-0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1d-cache-0.blockedCauses::no_targets            3                       # number of times access was blocked (Count)
board.cache_hierarchy.l1d-cache-0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1d-cache-0.avgBlocked::no_targets    69.333333                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1d-cache-0.writebacks::writebacks            8                       # number of writebacks (Count)
board.cache_hierarchy.l1d-cache-0.writebacks::total            8                       # number of writebacks (Count)
board.cache_hierarchy.l1d-cache-0.demandMshrHits::processor.switch2.core.data     10698607                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1d-cache-0.demandMshrHits::total     10698607                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1d-cache-0.overallMshrHits::processor.switch2.core.data     10698607                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1d-cache-0.overallMshrHits::total     10698607                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1d-cache-0.demandMshrMisses::processor.switch2.core.data      6669969                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1d-cache-0.demandMshrMisses::total      6669969                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1d-cache-0.overallMshrMisses::processor.switch2.core.data      6669969                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1d-cache-0.overallMshrMisses::total      6669969                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1d-cache-0.demandMshrMissLatency::processor.switch2.core.data 457496921124                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.demandMshrMissLatency::total 457496921124                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.overallMshrMissLatency::processor.switch2.core.data 457496921124                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.overallMshrMissLatency::total 457496921124                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.demandMshrMissRate::processor.switch2.core.data     0.245392                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.demandMshrMissRate::total     0.245392                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.overallMshrMissRate::processor.switch2.core.data     0.245392                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.overallMshrMissRate::total     0.245392                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.demandAvgMshrMissLatency::processor.switch2.core.data 68590.561834                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.demandAvgMshrMissLatency::total 68590.561834                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.overallAvgMshrMissLatency::processor.switch2.core.data 68590.561834                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.overallAvgMshrMissLatency::total 68590.561834                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.replacements      6669965                       # number of replacements (Count)
board.cache_hierarchy.l1d-cache-0.ReadReq.hits::processor.switch2.core.data      9812302                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1d-cache-0.ReadReq.hits::total      9812302                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1d-cache-0.ReadReq.misses::processor.switch2.core.data     17368569                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1d-cache-0.ReadReq.misses::total     17368569                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1d-cache-0.ReadReq.missLatency::processor.switch2.core.data 1161298841364                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.ReadReq.missLatency::total 1161298841364                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.ReadReq.accesses::processor.switch2.core.data     27180871                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1d-cache-0.ReadReq.accesses::total     27180871                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1d-cache-0.ReadReq.missRate::processor.switch2.core.data     0.639000                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.ReadReq.missRate::total     0.639000                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.ReadReq.avgMissLatency::processor.switch2.core.data 66862.091020                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.ReadReq.avgMissLatency::total 66862.091020                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.ReadReq.mshrHits::processor.switch2.core.data     10698607                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1d-cache-0.ReadReq.mshrHits::total     10698607                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1d-cache-0.ReadReq.mshrMisses::processor.switch2.core.data      6669962                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1d-cache-0.ReadReq.mshrMisses::total      6669962                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1d-cache-0.ReadReq.mshrMissLatency::processor.switch2.core.data 457496344701                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.ReadReq.mshrMissLatency::total 457496344701                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.ReadReq.mshrMissRate::processor.switch2.core.data     0.245392                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.ReadReq.mshrMissRate::total     0.245392                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.ReadReq.avgMshrMissLatency::processor.switch2.core.data 68590.547398                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.ReadReq.avgMshrMissLatency::total 68590.547398                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.WriteReq.hits::processor.switch2.core.data           17                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1d-cache-0.WriteReq.hits::total           17                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1d-cache-0.WriteReq.misses::processor.switch2.core.data            7                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1d-cache-0.WriteReq.misses::total            7                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1d-cache-0.WriteReq.missLatency::processor.switch2.core.data       578754                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.WriteReq.missLatency::total       578754                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.WriteReq.accesses::processor.switch2.core.data           24                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1d-cache-0.WriteReq.accesses::total           24                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1d-cache-0.WriteReq.missRate::processor.switch2.core.data     0.291667                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.WriteReq.missRate::total     0.291667                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.WriteReq.avgMissLatency::processor.switch2.core.data 82679.142857                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.WriteReq.avgMissLatency::total 82679.142857                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.WriteReq.mshrMisses::processor.switch2.core.data            7                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1d-cache-0.WriteReq.mshrMisses::total            7                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1d-cache-0.WriteReq.mshrMissLatency::processor.switch2.core.data       576423                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.WriteReq.mshrMissLatency::total       576423                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.WriteReq.mshrMissRate::processor.switch2.core.data     0.291667                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.WriteReq.mshrMissRate::total     0.291667                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.WriteReq.avgMshrMissLatency::processor.switch2.core.data 82346.142857                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.WriteReq.avgMshrMissLatency::total 82346.142857                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.power_state.pwrStateResidencyTicks::UNDEFINED 408007014913990                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1d-cache-0.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.tags.totalRefs     16482984                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1d-cache-0.tags.sampledRefs      6670477                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1d-cache-0.tags.avgRefs     2.471035                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1d-cache-0.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1d-cache-0.tags.occupancies::processor.switch1.core.data     0.031369                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1d-cache-0.tags.occupancies::processor.switch2.core.data   511.968631                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1d-cache-0.tags.avgOccs::processor.switch1.core.data     0.000061                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1d-cache-0.tags.avgOccs::processor.switch2.core.data     0.999939                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1d-cache-0.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1d-cache-0.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1d-cache-0.tags.ageTaskId_1024::0          432                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1d-cache-0.tags.ageTaskId_1024::1           80                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1d-cache-0.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1d-cache-0.tags.tagAccesses    115393545                       # Number of tag accesses (Count)
board.cache_hierarchy.l1d-cache-0.tags.dataAccesses    115393545                       # Number of data accesses (Count)
board.cache_hierarchy.l1d-cache-0.tags.power_state.pwrStateResidencyTicks::UNDEFINED 408007014913990                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1i-cache-0.demandHits::processor.switch2.core.inst     11813446                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1i-cache-0.demandHits::total     11813446                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1i-cache-0.overallHits::processor.switch2.core.inst     11813446                       # number of overall hits (Count)
board.cache_hierarchy.l1i-cache-0.overallHits::total     11813446                       # number of overall hits (Count)
board.cache_hierarchy.l1i-cache-0.demandMisses::processor.switch2.core.inst            1                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1i-cache-0.demandMisses::total            1                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1i-cache-0.overallMisses::processor.switch2.core.inst            1                       # number of overall misses (Count)
board.cache_hierarchy.l1i-cache-0.overallMisses::total            1                       # number of overall misses (Count)
board.cache_hierarchy.l1i-cache-0.demandMissLatency::processor.switch2.core.inst        91575                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1i-cache-0.demandMissLatency::total        91575                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1i-cache-0.overallMissLatency::processor.switch2.core.inst        91575                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1i-cache-0.overallMissLatency::total        91575                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1i-cache-0.demandAccesses::processor.switch2.core.inst     11813447                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1i-cache-0.demandAccesses::total     11813447                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1i-cache-0.overallAccesses::processor.switch2.core.inst     11813447                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1i-cache-0.overallAccesses::total     11813447                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1i-cache-0.demandMissRate::processor.switch2.core.inst     0.000000                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1i-cache-0.demandMissRate::total     0.000000                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1i-cache-0.overallMissRate::processor.switch2.core.inst     0.000000                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1i-cache-0.overallMissRate::total     0.000000                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1i-cache-0.demandAvgMissLatency::processor.switch2.core.inst        91575                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.demandAvgMissLatency::total        91575                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.overallAvgMissLatency::processor.switch2.core.inst        91575                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.overallAvgMissLatency::total        91575                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1i-cache-0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1i-cache-0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1i-cache-0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1i-cache-0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1i-cache-0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1i-cache-0.demandMshrMisses::processor.switch2.core.inst            1                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1i-cache-0.demandMshrMisses::total            1                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1i-cache-0.overallMshrMisses::processor.switch2.core.inst            1                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1i-cache-0.overallMshrMisses::total            1                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1i-cache-0.demandMshrMissLatency::processor.switch2.core.inst        91242                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1i-cache-0.demandMshrMissLatency::total        91242                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1i-cache-0.overallMshrMissLatency::processor.switch2.core.inst        91242                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1i-cache-0.overallMshrMissLatency::total        91242                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1i-cache-0.demandMshrMissRate::processor.switch2.core.inst     0.000000                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1i-cache-0.demandMshrMissRate::total     0.000000                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1i-cache-0.overallMshrMissRate::processor.switch2.core.inst     0.000000                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1i-cache-0.overallMshrMissRate::total     0.000000                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1i-cache-0.demandAvgMshrMissLatency::processor.switch2.core.inst        91242                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.demandAvgMshrMissLatency::total        91242                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.overallAvgMshrMissLatency::processor.switch2.core.inst        91242                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.overallAvgMshrMissLatency::total        91242                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1i-cache-0.ReadReq.hits::processor.switch2.core.inst     11813446                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1i-cache-0.ReadReq.hits::total     11813446                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1i-cache-0.ReadReq.misses::processor.switch2.core.inst            1                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1i-cache-0.ReadReq.misses::total            1                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1i-cache-0.ReadReq.missLatency::processor.switch2.core.inst        91575                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1i-cache-0.ReadReq.missLatency::total        91575                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1i-cache-0.ReadReq.accesses::processor.switch2.core.inst     11813447                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1i-cache-0.ReadReq.accesses::total     11813447                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1i-cache-0.ReadReq.missRate::processor.switch2.core.inst     0.000000                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1i-cache-0.ReadReq.missRate::total     0.000000                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1i-cache-0.ReadReq.avgMissLatency::processor.switch2.core.inst        91575                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.ReadReq.avgMissLatency::total        91575                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.ReadReq.mshrMisses::processor.switch2.core.inst            1                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1i-cache-0.ReadReq.mshrMisses::total            1                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1i-cache-0.ReadReq.mshrMissLatency::processor.switch2.core.inst        91242                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1i-cache-0.ReadReq.mshrMissLatency::total        91242                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1i-cache-0.ReadReq.mshrMissRate::processor.switch2.core.inst     0.000000                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1i-cache-0.ReadReq.mshrMissRate::total     0.000000                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1i-cache-0.ReadReq.avgMshrMissLatency::processor.switch2.core.inst        91242                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.ReadReq.avgMshrMissLatency::total        91242                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.power_state.pwrStateResidencyTicks::UNDEFINED 408007014913990                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1i-cache-0.tags.tagsInUse     4.999990                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.tags.totalRefs    248607403                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1i-cache-0.tags.sampledRefs            5                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1i-cache-0.tags.avgRefs 49721480.600000                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1i-cache-0.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1i-cache-0.tags.occupancies::processor.switch1.core.inst            4                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1i-cache-0.tags.occupancies::processor.switch2.core.inst     0.999990                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1i-cache-0.tags.avgOccs::processor.switch1.core.inst     0.007812                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1i-cache-0.tags.avgOccs::processor.switch2.core.inst     0.001953                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1i-cache-0.tags.avgOccs::total     0.009766                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1i-cache-0.tags.occupanciesTaskId::1024            5                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1i-cache-0.tags.ageTaskId_1024::4            5                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1i-cache-0.tags.ratioOccsTaskId::1024     0.009766                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1i-cache-0.tags.tagAccesses     47253789                       # Number of tag accesses (Count)
board.cache_hierarchy.l1i-cache-0.tags.dataAccesses     47253789                       # Number of data accesses (Count)
board.cache_hierarchy.l1i-cache-0.tags.power_state.pwrStateResidencyTicks::UNDEFINED 408007014913990                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2-cache-0.demandHits::processor.switch2.core.data      1575810                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2-cache-0.demandHits::total      1575810                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2-cache-0.overallHits::processor.switch2.core.data      1575810                       # number of overall hits (Count)
board.cache_hierarchy.l2-cache-0.overallHits::total      1575810                       # number of overall hits (Count)
board.cache_hierarchy.l2-cache-0.demandMisses::processor.switch2.core.inst            1                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2-cache-0.demandMisses::processor.switch2.core.data      5094158                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2-cache-0.demandMisses::total      5094159                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2-cache-0.overallMisses::processor.switch2.core.inst            1                       # number of overall misses (Count)
board.cache_hierarchy.l2-cache-0.overallMisses::processor.switch2.core.data      5094158                       # number of overall misses (Count)
board.cache_hierarchy.l2-cache-0.overallMisses::total      5094159                       # number of overall misses (Count)
board.cache_hierarchy.l2-cache-0.demandMissLatency::processor.switch2.core.inst        90576                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.demandMissLatency::processor.switch2.core.data 450643738833                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.demandMissLatency::total 450643829409                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.overallMissLatency::processor.switch2.core.inst        90576                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.overallMissLatency::processor.switch2.core.data 450643738833                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.overallMissLatency::total 450643829409                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.demandAccesses::processor.switch2.core.inst            1                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2-cache-0.demandAccesses::processor.switch2.core.data      6669968                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2-cache-0.demandAccesses::total      6669969                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2-cache-0.overallAccesses::processor.switch2.core.inst            1                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2-cache-0.overallAccesses::processor.switch2.core.data      6669968                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2-cache-0.overallAccesses::total      6669969                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2-cache-0.demandMissRate::processor.switch2.core.inst            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2-cache-0.demandMissRate::processor.switch2.core.data     0.763745                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2-cache-0.demandMissRate::total     0.763746                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2-cache-0.overallMissRate::processor.switch2.core.inst            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2-cache-0.overallMissRate::processor.switch2.core.data     0.763745                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2-cache-0.overallMissRate::total     0.763746                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2-cache-0.demandAvgMissLatency::processor.switch2.core.inst        90576                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2-cache-0.demandAvgMissLatency::processor.switch2.core.data 88462.850746                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2-cache-0.demandAvgMissLatency::total 88462.851161                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2-cache-0.overallAvgMissLatency::processor.switch2.core.inst        90576                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.overallAvgMissLatency::processor.switch2.core.data 88462.850746                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.overallAvgMissLatency::total 88462.851161                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2-cache-0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2-cache-0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2-cache-0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2-cache-0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2-cache-0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2-cache-0.writebacks::writebacks            8                       # number of writebacks (Count)
board.cache_hierarchy.l2-cache-0.writebacks::total            8                       # number of writebacks (Count)
board.cache_hierarchy.l2-cache-0.demandMshrMisses::processor.switch2.core.inst            1                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.demandMshrMisses::processor.switch2.core.data      5094158                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.demandMshrMisses::total      5094159                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.overallMshrMisses::cache_hierarchy.l2-cache-0.prefetcher        21575                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.overallMshrMisses::processor.switch2.core.inst            1                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.overallMshrMisses::processor.switch2.core.data      5094158                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.overallMshrMisses::total      5115734                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.demandMshrMissLatency::processor.switch2.core.inst        89577                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.demandMshrMissLatency::processor.switch2.core.data 445554677988                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.demandMshrMissLatency::total 445554767565                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.overallMshrMissLatency::cache_hierarchy.l2-cache-0.prefetcher   1887233402                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.overallMshrMissLatency::processor.switch2.core.inst        89577                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.overallMshrMissLatency::processor.switch2.core.data 445554677988                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.overallMshrMissLatency::total 447442000967                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.demandMshrMissRate::processor.switch2.core.inst            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2-cache-0.demandMshrMissRate::processor.switch2.core.data     0.763745                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2-cache-0.demandMshrMissRate::total     0.763746                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2-cache-0.overallMshrMissRate::cache_hierarchy.l2-cache-0.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2-cache-0.overallMshrMissRate::processor.switch2.core.inst            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2-cache-0.overallMshrMissRate::processor.switch2.core.data     0.763745                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2-cache-0.overallMshrMissRate::total     0.766980                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2-cache-0.demandAvgMshrMissLatency::processor.switch2.core.inst        89577                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.demandAvgMshrMissLatency::processor.switch2.core.data 87463.851335                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.demandAvgMshrMissLatency::total 87463.851750                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.overallAvgMshrMissLatency::cache_hierarchy.l2-cache-0.prefetcher 87473.158841                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.overallAvgMshrMissLatency::processor.switch2.core.inst        89577                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.overallAvgMshrMissLatency::processor.switch2.core.data 87463.851335                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.overallAvgMshrMissLatency::total 87463.891001                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.replacements      5115731                       # number of replacements (Count)
board.cache_hierarchy.l2-cache-0.CleanEvict.mshrMisses::writebacks          153                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.CleanEvict.mshrMisses::total          153                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.l2-cache-0.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.l2-cache-0.HardPFReq.mshrMisses::cache_hierarchy.l2-cache-0.prefetcher        21575                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.HardPFReq.mshrMisses::total        21575                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.HardPFReq.mshrMissLatency::cache_hierarchy.l2-cache-0.prefetcher   1887233402                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.HardPFReq.mshrMissLatency::total   1887233402                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.HardPFReq.mshrMissRate::cache_hierarchy.l2-cache-0.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l2-cache-0.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l2-cache-0.HardPFReq.avgMshrMissLatency::cache_hierarchy.l2-cache-0.prefetcher 87473.158841                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.HardPFReq.avgMshrMissLatency::total 87473.158841                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.ReadExReq.misses::processor.switch2.core.data            7                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2-cache-0.ReadExReq.misses::total            7                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2-cache-0.ReadExReq.missLatency::processor.switch2.core.data       571761                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.ReadExReq.missLatency::total       571761                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.ReadExReq.accesses::processor.switch2.core.data            7                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2-cache-0.ReadExReq.accesses::total            7                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2-cache-0.ReadExReq.missRate::processor.switch2.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2-cache-0.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2-cache-0.ReadExReq.avgMissLatency::processor.switch2.core.data 81680.142857                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.ReadExReq.avgMissLatency::total 81680.142857                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.ReadExReq.mshrMisses::processor.switch2.core.data            7                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.ReadExReq.mshrMisses::total            7                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.ReadExReq.mshrMissLatency::processor.switch2.core.data       564768                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.ReadExReq.mshrMissLatency::total       564768                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.ReadExReq.mshrMissRate::processor.switch2.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2-cache-0.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2-cache-0.ReadExReq.avgMshrMissLatency::processor.switch2.core.data 80681.142857                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.ReadExReq.avgMshrMissLatency::total 80681.142857                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.ReadSharedReq.hits::processor.switch2.core.data      1575810                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.hits::total      1575810                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.misses::processor.switch2.core.inst            1                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.misses::processor.switch2.core.data      5094151                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.misses::total      5094152                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.missLatency::processor.switch2.core.inst        90576                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.missLatency::processor.switch2.core.data 450643167072                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.missLatency::total 450643257648                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.accesses::processor.switch2.core.inst            1                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.accesses::processor.switch2.core.data      6669961                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.accesses::total      6669962                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.missRate::processor.switch2.core.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.missRate::processor.switch2.core.data     0.763745                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.missRate::total     0.763745                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.avgMissLatency::processor.switch2.core.inst        90576                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.ReadSharedReq.avgMissLatency::processor.switch2.core.data 88462.860067                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.ReadSharedReq.avgMissLatency::total 88462.860482                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.ReadSharedReq.mshrMisses::processor.switch2.core.inst            1                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.mshrMisses::processor.switch2.core.data      5094151                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.mshrMisses::total      5094152                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.mshrMissLatency::processor.switch2.core.inst        89577                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.mshrMissLatency::processor.switch2.core.data 445554113220                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.mshrMissLatency::total 445554202797                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.mshrMissRate::processor.switch2.core.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.mshrMissRate::processor.switch2.core.data     0.763745                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.mshrMissRate::total     0.763745                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.avgMshrMissLatency::processor.switch2.core.inst        89577                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.ReadSharedReq.avgMshrMissLatency::processor.switch2.core.data 87463.860655                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.ReadSharedReq.avgMshrMissLatency::total 87463.861070                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.WritebackDirty.hits::writebacks            8                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2-cache-0.WritebackDirty.hits::total            8                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2-cache-0.WritebackDirty.accesses::writebacks            8                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2-cache-0.WritebackDirty.accesses::total            8                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2-cache-0.power_state.pwrStateResidencyTicks::UNDEFINED 408007014913990                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2-cache-0.prefetcher.demandMshrMisses      5094159                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfIssued        22002                       # number of hwpf issued (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfUnused        21213                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfUseful          350                       # number of useful prefetch (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.accuracy     0.015908                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.coverage     0.000069                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfHitInCache          424                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfHitInMSHR            3                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfLate          427                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfIdentified        22002                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfSpanPage        28966                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfUsefulSpanPage            3                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 408007014913990                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2-cache-0.tags.tagsInUse         4096                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l2-cache-0.tags.totalRefs     13377196                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l2-cache-0.tags.sampledRefs      5119827                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l2-cache-0.tags.avgRefs     2.612822                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l2-cache-0.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l2-cache-0.tags.occupancies::cache_hierarchy.l2-cache-0.prefetcher    13.515040                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2-cache-0.tags.occupancies::processor.switch1.core.data     2.536652                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2-cache-0.tags.occupancies::processor.switch2.core.inst     0.000093                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2-cache-0.tags.occupancies::processor.switch2.core.data  4079.948215                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2-cache-0.tags.avgOccs::cache_hierarchy.l2-cache-0.prefetcher     0.003300                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2-cache-0.tags.avgOccs::processor.switch1.core.data     0.000619                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2-cache-0.tags.avgOccs::processor.switch2.core.inst     0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2-cache-0.tags.avgOccs::processor.switch2.core.data     0.996081                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2-cache-0.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2-cache-0.tags.occupanciesTaskId::1022           25                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2-cache-0.tags.occupanciesTaskId::1024         4071                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2-cache-0.tags.ageTaskId_1022::1           25                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2-cache-0.tags.ageTaskId_1024::0          611                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2-cache-0.tags.ageTaskId_1024::1         3187                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2-cache-0.tags.ageTaskId_1024::2          262                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2-cache-0.tags.ageTaskId_1024::3           11                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2-cache-0.tags.ratioOccsTaskId::1022     0.006104                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2-cache-0.tags.ratioOccsTaskId::1024     0.993896                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2-cache-0.tags.tagAccesses    111835203                       # Number of tag accesses (Count)
board.cache_hierarchy.l2-cache-0.tags.dataAccesses    111835203                       # Number of data accesses (Count)
board.cache_hierarchy.l2-cache-0.tags.power_state.pwrStateResidencyTicks::UNDEFINED 408007014913990                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses.transDist::ReadResp      6669959                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::WritebackDirty           16                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::CleanEvict     11785680                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::HardPFReq        24307                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::ReadExReq            7                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::ReadExResp            7                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::ReadSharedReq      6669962                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.pktCount_board.cache_hierarchy.l1i-cache-0.mem_side_port::board.cache_hierarchy.l2-cache-0.cpu_side_port            2                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktCount_board.cache_hierarchy.l1d-cache-0.mem_side_port::board.cache_hierarchy.l2-cache-0.cpu_side_port     20009898                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktCount::total     20009900                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktSize_board.cache_hierarchy.l1i-cache-0.mem_side_port::board.cache_hierarchy.l2-cache-0.cpu_side_port           64                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.pktSize_board.cache_hierarchy.l1d-cache-0.mem_side_port::board.cache_hierarchy.l2-cache-0.cpu_side_port    426878272                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.pktSize::total    426878336                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.snoops          5140038                       # Total snoops (Count)
board.cache_hierarchy.l2buses.snoopTraffic          512                       # Total snoop traffic (Byte)
board.cache_hierarchy.l2buses.snoopFanout::samples     11810007                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::mean     0.000013                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::stdev     0.003611                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::0     11809853    100.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::1          154      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::total     11810007                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.power_state.pwrStateResidencyTicks::UNDEFINED 408007014913990                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses.reqLayer0.occupancy   4442203350                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.reqLayer0.utilization          0.1                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.respLayer0.occupancy          999                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.respLayer1.occupancy   6663295035                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.respLayer1.utilization          0.1                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.snoop_filter.totRequests     13339934                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitSingleRequests      6669965                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.totSnoops          154                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitSingleSnoops          154                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.transDist::ReadResp      5115724                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WritebackDirty            8                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::CleanEvict      5115722                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExReq            7                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExResp            7                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadSharedReq      5115727                       # Transaction distribution (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l2-cache-0.mem_side_port::board.memory.mem_ctrl.port     15347195                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l2-cache-0.mem_side_port::total     15347195                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount::total     15347195                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l2-cache-0.mem_side_port::board.memory.mem_ctrl.port    327407296                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l2-cache-0.mem_side_port::total    327407296                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize::total    327407296                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.snoops                 0                       # Total snoops (Count)
board.cache_hierarchy.membus.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.membus.snoopFanout::samples      5115734                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::mean            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::stdev            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::0      5115734    100.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::1            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::max_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::total      5115734                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 408007014913990                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.power_state.pwrStateResidencyTicks::UNDEFINED 408007014913990                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.reqLayer0.occupancy   3407080176                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer1.occupancy   4008211913                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoop_filter.totRequests     10231464                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleRequests      5115730                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.clk_domain.clock                            333                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.memory.mem_ctrl.avgPriority_writebacks::samples         8.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l2-cache-0.prefetcher::samples     21575.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.switch2.core.inst::samples         1.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.switch2.core.data::samples   5094158.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.priorityMinLatency 0.000000018750                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl.priorityMaxLatency 0.000000908284                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl.numStayReadState        7003130                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl.numStayWriteState             0                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl.readReqs                5115734                       # Number of read requests accepted (Count)
board.memory.mem_ctrl.writeReqs                     8                       # Number of write requests accepted (Count)
board.memory.mem_ctrl.readBursts              5115734                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl.writeBursts                   8                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl.servicedByWrQ                 0                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl.mergedWrBursts                0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl.avgRdQLen                  5.36                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.avgWrQLen                  5.73                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.numRdRetry                    0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl.numWrRetry                    0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl.readPktSize::0                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::1                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::2                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::3                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::4                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::5                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::6          5115734                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::0               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::1               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::2               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::3               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::4               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::5               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::6               8                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.rdQLenPdf::0             234107                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::1             596207                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::2             931398                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::3            1059741                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::4             974909                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::5             720139                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::6             401834                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::7             148257                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::8              37489                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::9               7618                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::10              2264                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::11              1020                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::12               439                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::13               201                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::14                74                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::15                26                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::16                 7                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::17                 4                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::18                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::19                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::20                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::21                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::22                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::23                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::24                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::25                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::26                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::27                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::28                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::29                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::30                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::31                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::0                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::1                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::2                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::3                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::4                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::5                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::6                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::7                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::8                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::9                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::10                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::11                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::12                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::13                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::14                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::15                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::16                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::17                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::18                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::19                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::20                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::21                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::22                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::23                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::24                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::25                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::26                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::27                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::28                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::29                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::30                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::31                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::32                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::33                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::34                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::35                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::36                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::37                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::38                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::39                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::40                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::41                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::42                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::43                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::44                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::45                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::46                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::47                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::48                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::49                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::50                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::51                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::52                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::53                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::54                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::55                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::56                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::57                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::58                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::59                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::60                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::61                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::62                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::63                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.bytesReadWrQ                  0                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl.bytesReadSys          327406976                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl.bytesWrittenSys             512                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl.avgRdBWSys         4017839141.17091560                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.avgWrBWSys         6283.10876394                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.totGap              82488519576                       # Total gap between requests (Tick)
board.memory.mem_ctrl.avgGap                 16124.45                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l2-cache-0.prefetcher      1380800                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.switch2.core.inst           64                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.switch2.core.data    326026112                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l2-cache-0.prefetcher 16944758.947740931064                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.switch2.core.inst 785.388595492048                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.switch2.core.data 4000893596.834579467773                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l2-cache-0.prefetcher        21575                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.switch2.core.inst            1                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.switch2.core.data      5094158                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorWriteAccesses::writebacks            8                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l2-cache-0.prefetcher   1380847674                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.switch2.core.inst        64728                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.switch2.core.data 319324390317                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l2-cache-0.prefetcher     64002.21                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.switch2.core.inst     64728.00                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.switch2.core.data     62684.43                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorWriteAvgLat::writebacks         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l2-cache-0.prefetcher      1380800                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.switch2.core.inst           64                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.switch2.core.data    326025984                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::total    327406848                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.switch2.core.inst           64                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::total           64                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::writebacks          512                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::total          512                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l2-cache-0.prefetcher        21575                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.switch2.core.inst            1                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.switch2.core.data      5094156                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::total      5115732                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::writebacks            8                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::total            8                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l2-cache-0.prefetcher     16944759                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.switch2.core.inst          785                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.switch2.core.data   4000892026                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::total   4017837570                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.switch2.core.inst          785                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::total          785                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::writebacks         6283                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::total         6283                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::writebacks         6283                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l2-cache-0.prefetcher     16944759                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.switch2.core.inst          785                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.switch2.core.data   4000892026                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::total   4017843854                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.readBursts         5115734                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl.dram.writeBursts              0                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::0       313951                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::1       328391                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::2       316413                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::3       312025                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::4       331265                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::5       309239                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::6       328152                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::7       316053                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::8       321632                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::9       312363                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::10       324754                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::11       327442                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::12       307784                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::13       338143                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::14       301373                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::15       326754                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.totQLat       224785290219                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl.dram.totBusLat      25578670000                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl.dram.totMemAccLat  320705302719                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl.dram.avgQLat           43939.99                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgBusLat          5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgMemAccLat      62689.99                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.readRowHits          71211                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl.dram.writeRowHits             0                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl.dram.readRowHitRate         1.39                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl.dram.writeRowHitRate          nan                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl.dram.bytesPerActivate::samples      5044507                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::mean    64.903459                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::gmean    64.622794                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::stdev     7.746785                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::64-95      4975004     98.62%     98.62% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::128-159        67935      1.35%     99.97% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::192-223         1432      0.03%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::256-287          132      0.00%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::320-351            4      0.00%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::total      5044507                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.dramBytesRead    327406976                       # Total bytes read (Byte)
board.memory.mem_ctrl.dram.dramBytesWritten            0                       # Total bytes written (Byte)
board.memory.mem_ctrl.dram.avgRdBW        4017.839141                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.avgWrBW                  0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.peakBW            12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl.dram.busUtil              31.39                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl.dram.busUtilRead          31.39                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl.dram.busUtilWrite          0.00                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl.dram.pageHitRate           1.39                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 408007014913990                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl.dram.rank0.actEnergy  17992949940                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preEnergy   9563449335                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.readEnergy  18246191460                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.refreshEnergy 6432822240.000001                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actBackEnergy  37007568630                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preBackEnergy    127248000                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.totalEnergy  89370229605                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.averagePower  1096.724361                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE     44197618                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::REF   2721160000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT  78727422368                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.actEnergy  18024937140                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preEnergy   9580454730                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.readEnergy  18280142160                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.refreshEnergy 6432822240.000001                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actBackEnergy  37009560210                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preBackEnergy    125570880                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.totalEnergy  89453487360                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.averagePower  1097.746075                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::IDLE     39390051                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::REF   2721160000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT  78732229935                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 408007014913990                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.numCycles                0                       # Number of cpu cycles simulated (Cycle)
board.processor.start.core.cpi                    nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.start.core.ipc                    nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.start.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.start.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.start.core.numVMExits               0                       # total number of KVM exits (Count)
board.processor.start.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.start.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.start.core.numMMIO                  0                       # number of VM exits due to memory mapped IO (Count)
board.processor.start.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.start.core.numIO                    0                       # number of VM exits due to legacy IO (Count)
board.processor.start.core.numHalt                  0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.start.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.start.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.start.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.start.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.start.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.start.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.start.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.start.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.start.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.start.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.start.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.start.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.start.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.start.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.start.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.start.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.start.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.start.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.start.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.start.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.start.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.start.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.start.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.start.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.start.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.start.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.start.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.start.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.start.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.start.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.start.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.start.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.start.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.start.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.start.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 408007014913990                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.start.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.start.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.start.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.start.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 408007014913990                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.power_state.pwrStateResidencyTicks::OFF 1667014913736                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.start.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.start.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.start.core.workload.numSyscalls            0                       # Number of system calls (Count)
board.processor.switch1.core.numCycles              0                       # Number of cpu cycles simulated (Cycle)
board.processor.switch1.core.cpi                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.switch1.core.ipc                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.switch1.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.switch1.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.switch1.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.switch1.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.switch1.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.switch1.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.switch1.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.switch1.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.switch1.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.switch1.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.switch1.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.switch1.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.switch1.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.switch1.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
board.processor.switch1.core.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
board.processor.switch1.core.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
board.processor.switch1.core.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
board.processor.switch1.core.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
board.processor.switch1.core.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
board.processor.switch1.core.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
board.processor.switch1.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.switch1.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.switch1.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.switch1.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.switch1.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.switch1.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.switch1.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.switch1.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.switch1.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.switch1.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.switch1.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.switch1.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.switch1.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.switch1.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.switch1.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.switch1.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.switch1.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.switch1.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.switch1.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.switch1.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 408007014913990                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch1.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.switch1.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.switch1.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.switch1.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.switch1.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 408007014913990                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch1.core.power_state.pwrStateResidencyTicks::OFF 408007014913990                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch1.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.switch1.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.switch1.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.switch2.core.numCycles      244709680                       # Number of cpu cycles simulated (Cycle)
board.processor.switch2.core.cpi             4.834101                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.switch2.core.ipc             0.206864                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.switch2.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.switch2.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.switch2.core.instsAdded     175933652                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.switch2.core.instsIssued    157155493                       # Number of instructions issued (Count)
board.processor.switch2.core.squashedInstsIssued       525426                       # Number of squashed instructions issued (Count)
board.processor.switch2.core.squashedInstsExamined     95540675                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.switch2.core.squashedOperandsExamined    146081925                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.switch2.core.numIssuedDist::samples    244709619                       # Number of insts issued each cycle (Count)
board.processor.switch2.core.numIssuedDist::mean     0.642212                       # Number of insts issued each cycle (Count)
board.processor.switch2.core.numIssuedDist::stdev     0.848103                       # Number of insts issued each cycle (Count)
board.processor.switch2.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.switch2.core.numIssuedDist::0    147447090     60.25%     60.25% # Number of insts issued each cycle (Count)
board.processor.switch2.core.numIssuedDist::1     37369565     15.27%     75.52% # Number of insts issued each cycle (Count)
board.processor.switch2.core.numIssuedDist::2     59892964     24.48%    100.00% # Number of insts issued each cycle (Count)
board.processor.switch2.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.switch2.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.switch2.core.numIssuedDist::max_value            2                       # Number of insts issued each cycle (Count)
board.processor.switch2.core.numIssuedDist::total    244709619                       # Number of insts issued each cycle (Count)
board.processor.switch2.core.statFuBusy::No_OpClass            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::IntAlu            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::IntMult            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::IntDiv            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::FloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::FloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::FloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::FloatMult            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::FloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::FloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::FloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::FloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdAdd            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdAddAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdAlu            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdCmp            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdCvt            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdMisc            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdMult            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdShift            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdShiftAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdDiv            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdSqrt            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdFloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdFloatAlu            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdFloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdFloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdFloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdFloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdFloatMult            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdFloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdReduceAlu            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdAes            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdAesMix            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdSha1Hash            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdSha1Hash2            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdSha256Hash            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdShaSigma2            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdShaSigma3            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdPredAlu            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::Matrix            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::MatrixMov            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::MatrixOP            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::MemRead            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::MemWrite            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::FloatMemRead            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::FloatMemWrite            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::IprAccess            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::InstPrefetch            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdStridedLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdIndexedLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdExt            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdFloatExt            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdConfig            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statIssuedInstType_0::No_OpClass            0      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::IntAlu    129898664     82.66%     82.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::IntMult            0      0.00%     82.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::IntDiv            0      0.00%     82.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::FloatAdd            0      0.00%     82.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::FloatCmp            0      0.00%     82.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::FloatCvt            0      0.00%     82.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::FloatMult            0      0.00%     82.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     82.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::FloatDiv            0      0.00%     82.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::FloatMisc            0      0.00%     82.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::FloatSqrt            0      0.00%     82.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdAdd            0      0.00%     82.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     82.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdAlu            0      0.00%     82.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdCmp            0      0.00%     82.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdCvt            0      0.00%     82.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdMisc            0      0.00%     82.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdMult            0      0.00%     82.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     82.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     82.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdShift            0      0.00%     82.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     82.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdDiv            0      0.00%     82.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdSqrt            0      0.00%     82.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     82.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     82.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     82.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     82.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     82.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     82.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     82.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     82.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     82.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     82.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     82.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     82.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     82.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     82.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     82.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdAes            0      0.00%     82.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdAesMix            0      0.00%     82.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     82.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     82.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     82.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     82.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     82.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     82.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     82.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::Matrix            0      0.00%     82.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::MatrixMov            0      0.00%     82.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::MatrixOP            0      0.00%     82.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::MemRead     27256344     17.34%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::MemWrite          485      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::total    157155493                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.issueRate       0.642212                       # Inst issue rate ((Count/Cycle))
board.processor.switch2.core.fuBusy                 0                       # FU busy when requested (Count)
board.processor.switch2.core.fuBusyRate             0                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.switch2.core.intInstQueueReads    559546030                       # Number of integer instruction queue reads (Count)
board.processor.switch2.core.intInstQueueWrites    271474328                       # Number of integer instruction queue writes (Count)
board.processor.switch2.core.intInstQueueWakeupAccesses    149327701                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.switch2.core.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
board.processor.switch2.core.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
board.processor.switch2.core.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.switch2.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.switch2.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.switch2.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.switch2.core.intAluAccesses    157155493                       # Number of integer alu accesses (Count)
board.processor.switch2.core.fpAluAccesses            0                       # Number of floating point alu accesses (Count)
board.processor.switch2.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.switch2.core.numSquashedInsts       789626                       # Number of squashed instructions skipped in execute (Count)
board.processor.switch2.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.switch2.core.timesIdled             1                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.switch2.core.idleCycles            61                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.switch2.core.MemDepUnit__0.insertedLoads     30071812                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch2.core.MemDepUnit__0.insertedStores         2334                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch2.core.MemDepUnit__0.conflictingLoads          500                       # Number of conflicting loads. (Count)
board.processor.switch2.core.MemDepUnit__0.conflictingStores          553                       # Number of conflicting stores. (Count)
board.processor.switch2.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch2.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch2.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch2.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch2.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch2.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch2.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch2.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch2.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch2.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch2.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch2.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch2.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.switch2.core.branchPred.lookups_0::Return            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.switch2.core.branchPred.lookups_0::CallDirect            1      0.00%      0.00% # Number of BP lookups (Count)
board.processor.switch2.core.branchPred.lookups_0::CallIndirect            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.switch2.core.branchPred.lookups_0::DirectCond     26586630     99.95%     99.95% # Number of BP lookups (Count)
board.processor.switch2.core.branchPred.lookups_0::DirectUncond        13173      0.05%    100.00% # Number of BP lookups (Count)
board.processor.switch2.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.switch2.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.switch2.core.branchPred.lookups_0::total     26599804                       # Number of BP lookups (Count)
board.processor.switch2.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch2.core.branchPred.squashes_0::Return            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch2.core.branchPred.squashes_0::CallDirect            1      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch2.core.branchPred.squashes_0::CallIndirect            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch2.core.branchPred.squashes_0::DirectCond     15895516     99.97%     99.97% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch2.core.branchPred.squashes_0::DirectUncond         5448      0.03%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch2.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch2.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch2.core.branchPred.squashes_0::total     15900965                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch2.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch2.core.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch2.core.branchPred.corrected_0::CallDirect            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch2.core.branchPred.corrected_0::CallIndirect            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch2.core.branchPred.corrected_0::DirectCond       872276    100.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch2.core.branchPred.corrected_0::DirectUncond            2      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch2.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch2.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch2.core.branchPred.corrected_0::total       872278                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch2.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch2.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch2.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch2.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch2.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch2.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch2.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch2.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch2.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch2.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.switch2.core.branchPred.committed_0::Return            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.switch2.core.branchPred.committed_0::CallDirect            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.switch2.core.branchPred.committed_0::CallIndirect            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.switch2.core.branchPred.committed_0::DirectCond     10691100     99.93%     99.93% # Number of branches finally committed  (Count)
board.processor.switch2.core.branchPred.committed_0::DirectUncond         7725      0.07%    100.00% # Number of branches finally committed  (Count)
board.processor.switch2.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.switch2.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.switch2.core.branchPred.committed_0::total     10698825                       # Number of branches finally committed  (Count)
board.processor.switch2.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch2.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch2.core.branchPred.mispredicted_0::CallDirect            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch2.core.branchPred.mispredicted_0::CallIndirect            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch2.core.branchPred.mispredicted_0::DirectCond       798312    100.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch2.core.branchPred.mispredicted_0::DirectUncond            1      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch2.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch2.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch2.core.branchPred.mispredicted_0::total       798313                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch2.core.branchPred.targetProvider_0::NoTarget     18826246     70.78%     70.78% # The component providing the target for taken branches (Count)
board.processor.switch2.core.branchPred.targetProvider_0::BTB      7773558     29.22%    100.00% # The component providing the target for taken branches (Count)
board.processor.switch2.core.branchPred.targetProvider_0::RAS            0      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.switch2.core.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.switch2.core.branchPred.targetProvider_0::total     26599804                       # The component providing the target for taken branches (Count)
board.processor.switch2.core.branchPred.targetWrong_0::NoBranch       492673     56.48%     56.48% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch2.core.branchPred.targetWrong_0::Return       379605     43.52%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch2.core.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch2.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch2.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch2.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch2.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch2.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch2.core.branchPred.targetWrong_0::total       872278                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch2.core.branchPred.condPredicted     26586630                       # Number of conditional branches predicted (Count)
board.processor.switch2.core.branchPred.condPredictedTaken      7760389                       # Number of conditional branches predicted as taken (Count)
board.processor.switch2.core.branchPred.condIncorrect       872278                       # Number of conditional branches incorrect (Count)
board.processor.switch2.core.branchPred.predTakenBTBMiss            2                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.switch2.core.branchPred.NotTakenMispredicted       492673                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.switch2.core.branchPred.TakenMispredicted       379605                       # Number branches predicted taken but are actually not taken (Count)
board.processor.switch2.core.branchPred.BTBLookups     26599804                       # Number of BTB lookups (Count)
board.processor.switch2.core.branchPred.BTBUpdates       492673                       # Number of BTB updates (Count)
board.processor.switch2.core.branchPred.BTBHits     26578061                       # Number of BTB hits (Count)
board.processor.switch2.core.branchPred.BTBHitRatio     0.999183                       # BTB Hit Ratio (Ratio)
board.processor.switch2.core.branchPred.BTBMispredicted            9                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.switch2.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.switch2.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.switch2.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.switch2.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.switch2.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.switch2.core.branchPred.btb.lookups::Return            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.switch2.core.branchPred.btb.lookups::CallDirect            1      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.switch2.core.branchPred.btb.lookups::CallIndirect            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.switch2.core.branchPred.btb.lookups::DirectCond     26586630     99.95%     99.95% # Number of BTB lookups (Count)
board.processor.switch2.core.branchPred.btb.lookups::DirectUncond        13173      0.05%    100.00% # Number of BTB lookups (Count)
board.processor.switch2.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.switch2.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.switch2.core.branchPred.btb.lookups::total     26599804                       # Number of BTB lookups (Count)
board.processor.switch2.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.switch2.core.branchPred.btb.misses::Return            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.switch2.core.branchPred.btb.misses::CallDirect            1      0.00%      0.00% # Number of BTB misses (Count)
board.processor.switch2.core.branchPred.btb.misses::CallIndirect            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.switch2.core.branchPred.btb.misses::DirectCond        21740     99.99%     99.99% # Number of BTB misses (Count)
board.processor.switch2.core.branchPred.btb.misses::DirectUncond            2      0.01%    100.00% # Number of BTB misses (Count)
board.processor.switch2.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.switch2.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.switch2.core.branchPred.btb.misses::total        21743                       # Number of BTB misses (Count)
board.processor.switch2.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.switch2.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.switch2.core.branchPred.btb.updates::CallDirect            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.switch2.core.branchPred.btb.updates::CallIndirect            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.switch2.core.branchPred.btb.updates::DirectCond       492671    100.00%    100.00% # Number of BTB updates (Count)
board.processor.switch2.core.branchPred.btb.updates::DirectUncond            2      0.00%    100.00% # Number of BTB updates (Count)
board.processor.switch2.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.switch2.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.switch2.core.branchPred.btb.updates::total       492673                       # Number of BTB updates (Count)
board.processor.switch2.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch2.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch2.core.branchPred.btb.mispredict::CallDirect            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch2.core.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch2.core.branchPred.btb.mispredict::DirectCond       492671    100.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch2.core.branchPred.btb.mispredict::DirectUncond            2      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch2.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch2.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch2.core.branchPred.btb.mispredict::total       492673                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch2.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 408007014913990                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch2.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.switch2.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.switch2.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.switch2.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.switch2.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.switch2.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.switch2.core.branchPred.loop_predictor.used         6873                       # Number of times the loop predictor is the provider. (Count)
board.processor.switch2.core.branchPred.loop_predictor.correct         6845                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
board.processor.switch2.core.branchPred.loop_predictor.wrong           28                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
board.processor.switch2.core.branchPred.ras.pushes            1                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.switch2.core.branchPred.ras.pops            1                       # Number of times a PC was poped from the RAS (Count)
board.processor.switch2.core.branchPred.ras.squashes            1                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.switch2.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.switch2.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.switch2.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.switch2.core.branchPred.statistical_corrector.correct      7460381                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
board.processor.switch2.core.branchPred.statistical_corrector.wrong      3230719                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProviderCorrect      7960813                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
board.processor.switch2.core.branchPred.tage.altMatchProviderCorrect       237077                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
board.processor.switch2.core.branchPred.tage.bimodalAltMatchProviderCorrect         5395                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
board.processor.switch2.core.branchPred.tage.bimodalProviderCorrect      1519190                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProviderWrong       516159                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
board.processor.switch2.core.branchPred.tage.altMatchProviderWrong       122438                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
board.processor.switch2.core.branchPred.tage.bimodalAltMatchProviderWrong           34                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
board.processor.switch2.core.branchPred.tage.bimodalProviderWrong           95                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
board.processor.switch2.core.branchPred.tage.altMatchProviderWouldHaveHit       151571                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProviderWouldHaveHit        71192                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::2       195096                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::6       419669                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::9       453431                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::10       620143                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::11       461623                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::12       732027                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::13       693606                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::14       920337                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::15       768936                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::16      1396820                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::17       338340                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::18      1049619                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::19       128432                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::20       495331                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::21        34081                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::22       109427                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::24         9689                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::26         3174                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::28         2542                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::32         2344                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::36         1820                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::0       276840                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::2       480762                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::6      1002824                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::9       760958                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::10       610931                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::11       787006                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::12      1057450                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::13       796357                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::14      1084824                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::15       427712                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::16       874891                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::17       166775                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::18       378467                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::19        35266                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::20        90637                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::21         1551                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::22         3207                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::24           17                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::26            2                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::28           10                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::32            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.commit.commitSquashedInsts     95574247                       # The number of squashed insts skipped by commit (Count)
board.processor.switch2.core.commit.branchMispredicts       872276                       # The number of times a branch was mispredicted (Count)
board.processor.switch2.core.commit.numCommittedDist::samples    231814932                       # Number of insts commited each cycle (Count)
board.processor.switch2.core.commit.numCommittedDist::mean     0.346798                       # Number of insts commited each cycle (Count)
board.processor.switch2.core.commit.numCommittedDist::stdev     0.733145                       # Number of insts commited each cycle (Count)
board.processor.switch2.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.switch2.core.commit.numCommittedDist::0    187466069     80.87%     80.87% # Number of insts commited each cycle (Count)
board.processor.switch2.core.commit.numCommittedDist::1      8304827      3.58%     84.45% # Number of insts commited each cycle (Count)
board.processor.switch2.core.commit.numCommittedDist::2     36044036     15.55%    100.00% # Number of insts commited each cycle (Count)
board.processor.switch2.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.switch2.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.switch2.core.commit.numCommittedDist::max_value            2                       # Number of insts commited each cycle (Count)
board.processor.switch2.core.commit.numCommittedDist::total    231814932                       # Number of insts commited each cycle (Count)
board.processor.switch2.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.switch2.core.commit.membars            0                       # Number of memory barriers committed (Count)
board.processor.switch2.core.commit.functionCalls            0                       # Number of function calls committed. (Count)
board.processor.switch2.core.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::IntAlu     66522636     82.75%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::IntMult            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::IntDiv            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::FloatAdd            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::FloatCmp            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::FloatCvt            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::FloatMult            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::FloatDiv            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::FloatMisc            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::FloatSqrt            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdAdd            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdAlu            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdCmp            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdCvt            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdMisc            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdMult            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdShift            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdDiv            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdSqrt            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdAes            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdAesMix            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::Matrix            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::MatrixMov            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::MatrixOP            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::MemRead     13870239     17.25%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::MemWrite           24      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::total     80392899                       # Class of committed instruction (Count)
board.processor.switch2.core.commit.commitEligibleSamples     36044036                       # number cycles where commit BW limit reached (Cycle)
board.processor.switch2.core.commitStats0.numInsts     50621552                       # Number of instructions committed (thread level) (Count)
board.processor.switch2.core.commitStats0.numOps     80392899                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.switch2.core.commitStats0.numInstsNotNOP     50621552                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.switch2.core.commitStats0.numOpsNotNOP     80392899                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.switch2.core.commitStats0.cpi     4.834101                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.switch2.core.commitStats0.ipc     0.206864                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.switch2.core.commitStats0.numMemRefs     13870263                       # Number of memory references committed (Count)
board.processor.switch2.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.switch2.core.commitStats0.numIntInsts     78977795                       # Number of integer instructions (Count)
board.processor.switch2.core.commitStats0.numLoadInsts     13870239                       # Number of load instructions (Count)
board.processor.switch2.core.commitStats0.numStoreInsts           24                       # Number of store instructions (Count)
board.processor.switch2.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.switch2.core.commitStats0.committedInstType::No_OpClass            0      0.00%      0.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::IntAlu     66522636     82.75%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::IntMult            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::IntDiv            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::FloatAdd            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::FloatCmp            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::FloatCvt            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::FloatMult            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::FloatDiv            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::FloatMisc            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdAdd            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdAlu            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdCmp            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdCvt            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdMisc            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdMult            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdShift            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdDiv            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdAes            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::Matrix            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::MatrixMov            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::MatrixOP            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::MemRead     13870239     17.25%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::MemWrite           24      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::total     80392899                       # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedControl::IsControl     10698825                       # Class of control type instructions committed (Count)
board.processor.switch2.core.commitStats0.committedControl::IsDirectControl     10698825                       # Class of control type instructions committed (Count)
board.processor.switch2.core.commitStats0.committedControl::IsCondControl     10691100                       # Class of control type instructions committed (Count)
board.processor.switch2.core.commitStats0.committedControl::IsUncondControl         7725                       # Class of control type instructions committed (Count)
board.processor.switch2.core.decode.idleCycles      3965609                       # Number of cycles decode is idle (Cycle)
board.processor.switch2.core.decode.blockedCycles    149130131                       # Number of cycles decode is blocked (Cycle)
board.processor.switch2.core.decode.runCycles     83971218                       # Number of cycles decode is running (Cycle)
board.processor.switch2.core.decode.unblockCycles      6770365                       # Number of cycles decode is unblocking (Cycle)
board.processor.switch2.core.decode.squashCycles       872276                       # Number of cycles decode is squashing (Cycle)
board.processor.switch2.core.decode.branchResolved      6760938                       # Number of times decode resolved a branch (Count)
board.processor.switch2.core.decode.branchMispred            2                       # Number of times decode detected a branch misprediction (Count)
board.processor.switch2.core.decode.decodedInsts    179567537                       # Number of instructions handled by decode (Count)
board.processor.switch2.core.decode.squashedInsts            4                       # Number of squashed instructions handled by decode (Count)
board.processor.switch2.core.executeStats0.numInsts    156365866                       # Number of executed instructions (Count)
board.processor.switch2.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.switch2.core.executeStats0.numBranches     16269496                       # Number of branches executed (Count)
board.processor.switch2.core.executeStats0.numLoadInsts     27180911                       # Number of load instructions executed (Count)
board.processor.switch2.core.executeStats0.numStoreInsts          394                       # Number of stores executed (Count)
board.processor.switch2.core.executeStats0.instRate     0.638985                       # Inst execution rate ((Count/Cycle))
board.processor.switch2.core.executeStats0.numCCRegReads     81408535                       # Number of times the CC registers were read (Count)
board.processor.switch2.core.executeStats0.numCCRegWrites     70396718                       # Number of times the CC registers were written (Count)
board.processor.switch2.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.switch2.core.executeStats0.numIntRegReads    151191611                       # Number of times the integer registers were read (Count)
board.processor.switch2.core.executeStats0.numIntRegWrites    116031667                       # Number of times the integer registers were written (Count)
board.processor.switch2.core.executeStats0.numMemRefs     27181305                       # Number of memory refs (Count)
board.processor.switch2.core.executeStats0.numMiscRegReads     66262052                       # Number of times the Misc registers were read (Count)
board.processor.switch2.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.switch2.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.switch2.core.fetch.predictedBranches      7773558                       # Number of branches that fetch has predicted taken (Count)
board.processor.switch2.core.fetch.cycles    243494242                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.switch2.core.fetch.squashCycles      1744556                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.switch2.core.fetch.cacheLines     11813447                       # Number of cache lines fetched (Count)
board.processor.switch2.core.fetch.icacheSquashes            1                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.switch2.core.fetch.nisnDist::samples    244709619                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch2.core.fetch.nisnDist::mean     0.836499                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch2.core.fetch.nisnDist::stdev     0.963048                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch2.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch2.core.fetch.nisnDist::0    136755346     55.88%     55.88% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch2.core.fetch.nisnDist::1     11209073      4.58%     60.47% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch2.core.fetch.nisnDist::2     96745200     39.53%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch2.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch2.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch2.core.fetch.nisnDist::max_value            2                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch2.core.fetch.nisnDist::total    244709619                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch2.core.fetchStats0.numInsts    130345368                       # Number of instructions fetched (thread level) (Count)
board.processor.switch2.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.switch2.core.fetchStats0.fetchRate     0.532653                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.switch2.core.fetchStats0.numBranches     26599804                       # Number of branches fetched (Count)
board.processor.switch2.core.fetchStats0.branchRate     0.108699                       # Number of branch fetches per cycle (Ratio)
board.processor.switch2.core.fetchStats0.icacheStallCycles       343099                       # ICache total stall cycles (Cycle)
board.processor.switch2.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.switch2.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.switch2.core.iew.squashCycles       872276                       # Number of cycles IEW is squashing (Cycle)
board.processor.switch2.core.iew.blockCycles     42503005                       # Number of cycles IEW is blocking (Cycle)
board.processor.switch2.core.iew.unblockCycles     11678915                       # Number of cycles IEW is unblocking (Cycle)
board.processor.switch2.core.iew.dispatchedInsts    175933652                       # Number of instructions dispatched to IQ (Count)
board.processor.switch2.core.iew.dispSquashedInsts       367505                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.switch2.core.iew.dispLoadInsts     30071812                       # Number of dispatched load instructions (Count)
board.processor.switch2.core.iew.dispStoreInsts         2334                       # Number of dispatched store instructions (Count)
board.processor.switch2.core.iew.dispNonSpecInsts            0                       # Number of dispatched non-speculative instructions (Count)
board.processor.switch2.core.iew.iqFullEvents        86706                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.switch2.core.iew.lsqFullEvents     11229398                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.switch2.core.iew.memOrderViolationEvents            1                       # Number of memory order violations (Count)
board.processor.switch2.core.iew.predictedTakenIncorrect       379732                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.switch2.core.iew.predictedNotTakenIncorrect       492742                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.switch2.core.iew.branchMispredicts       872474                       # Number of branch mispredicts detected at execute (Count)
board.processor.switch2.core.iew.instsToCommit    149342354                       # Cumulative count of insts sent to commit (Count)
board.processor.switch2.core.iew.writebackCount    149327701                       # Cumulative count of insts written-back (Count)
board.processor.switch2.core.iew.producerInst    103313452                       # Number of instructions producing a value (Count)
board.processor.switch2.core.iew.consumerInst    125676400                       # Number of instructions consuming a value (Count)
board.processor.switch2.core.iew.wbRate      0.610224                       # Insts written-back per cycle ((Count/Cycle))
board.processor.switch2.core.iew.wbFanout     0.822059                       # Average fanout of values written-back ((Count/Count))
board.processor.switch2.core.lsq0.forwLoads            6                       # Number of loads that had data forwarded from stores (Count)
board.processor.switch2.core.lsq0.squashedLoads     16201560                       # Number of loads squashed (Count)
board.processor.switch2.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.switch2.core.lsq0.memOrderViolation            1                       # Number of memory ordering violations (Count)
board.processor.switch2.core.lsq0.squashedStores         2310                       # Number of stores squashed (Count)
board.processor.switch2.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.switch2.core.lsq0.blockedByCache            3                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.switch2.core.lsq0.loadToUse::samples     13870239                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::mean    83.913647                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::stdev   127.152799                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::0-9      8236777     59.38%     59.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::10-19       213376      1.54%     60.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::20-29        99685      0.72%     61.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::30-39       110675      0.80%     62.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::40-49       111236      0.80%     63.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::50-59       125529      0.91%     64.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::60-69       139313      1.00%     65.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::70-79       147226      1.06%     66.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::80-89       165605      1.19%     67.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::90-99       151028      1.09%     68.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::100-109       161821      1.17%     69.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::110-119       119121      0.86%     70.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::120-129       101207      0.73%     71.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::130-139        78625      0.57%     71.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::140-149        61085      0.44%     72.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::150-159        48634      0.35%     72.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::160-169        37876      0.27%     72.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::170-179        47514      0.34%     73.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::180-189        32902      0.24%     73.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::190-199        29404      0.21%     73.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::200-209        30360      0.22%     73.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::210-219       177485      1.28%     75.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::220-229      1381324      9.96%     85.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::230-239       520007      3.75%     88.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::240-249       356931      2.57%     91.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::250-259       152575      1.10%     92.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::260-269       114136      0.82%     93.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::270-279        83653      0.60%     93.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::280-289        66961      0.48%     94.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::290-299        75235      0.54%     95.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::overflows       692933      5.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::max_value         1528                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::total     13870239                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.mmu.dtb.rdAccesses     27180877                       # TLB accesses on read requests (Count)
board.processor.switch2.core.mmu.dtb.wrAccesses          394                       # TLB accesses on write requests (Count)
board.processor.switch2.core.mmu.dtb.rdMisses      6598793                       # TLB misses on read requests (Count)
board.processor.switch2.core.mmu.dtb.wrMisses          171                       # TLB misses on write requests (Count)
board.processor.switch2.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 408007014913990                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch2.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.switch2.core.mmu.itb.wrAccesses     11813447                       # TLB accesses on write requests (Count)
board.processor.switch2.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.switch2.core.mmu.itb.wrMisses            1                       # TLB misses on write requests (Count)
board.processor.switch2.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 408007014913990                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch2.core.power_state.pwrStateResidencyTicks::OFF 408007014913990                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch2.core.rename.squashCycles       872276                       # Number of cycles rename is squashing (Cycle)
board.processor.switch2.core.rename.idleCycles      6936181                       # Number of cycles rename is idle (Cycle)
board.processor.switch2.core.rename.blockCycles    104842254                       # Number of cycles rename is blocking (Cycle)
board.processor.switch2.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.switch2.core.rename.runCycles     85809102                       # Number of cycles rename is running (Cycle)
board.processor.switch2.core.rename.unblockCycles     46249739                       # Number of cycles rename is unblocking (Cycle)
board.processor.switch2.core.rename.renamedInsts    178112711                       # Number of instructions processed by rename (Count)
board.processor.switch2.core.rename.ROBFullEvents      1406555                       # Number of times rename has blocked due to ROB full (Count)
board.processor.switch2.core.rename.IQFullEvents      2712297                       # Number of times rename has blocked due to IQ full (Count)
board.processor.switch2.core.rename.LQFullEvents     39977467                       # Number of times rename has blocked due to LQ full (Count)
board.processor.switch2.core.rename.renamedOperands    375738959                       # Number of destination operands rename has renamed (Count)
board.processor.switch2.core.rename.lookups    678720093                       # Number of register rename lookups that rename has made (Count)
board.processor.switch2.core.rename.intLookups    188135875                       # Number of integer rename lookups (Count)
board.processor.switch2.core.rename.committedMaps    168111431                       # Number of HB maps that are committed (Count)
board.processor.switch2.core.rename.undoneMaps    207627359                       # Number of HB maps that are undone due to squashing (Count)
board.processor.switch2.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.switch2.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.switch2.core.rename.skidInsts     11588400                       # count of insts added to the skid buffer (Count)
board.processor.switch2.core.rob.reads      371738042                       # The number of ROB reads (Count)
board.processor.switch2.core.rob.writes     364831912                       # The number of ROB writes (Count)
board.processor.switch2.core.thread_0.numInsts     50621552                       # Number of Instructions committed (Count)
board.processor.switch2.core.thread_0.numOps     80392899                       # Number of Ops committed (Count)
board.processor.switch2.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
