// Seed: 1311988538
module module_0 #(
    parameter id_2 = 32'd59
) ();
  wire id_1;
  assign id_1 = id_1;
  localparam id_2 = 1 ? 1 < 1 : 1 ? -1 : 1;
  wire id_3;
  wire [id_2 : 1 'b0] id_4, id_5;
  id_6 :
  assert property (@(posedge {id_4}) id_5) id_6[1 : 1] = -1;
  wire id_7;
endmodule : SymbolIdentifier
module module_1 #(
    parameter id_1  = 32'd26,
    parameter id_12 = 32'd66,
    parameter id_14 = 32'd84,
    parameter id_18 = 32'd40,
    parameter id_20 = 32'd90
) (
    output wor id_0,
    output supply0 _id_1,
    input wor id_2[id_14 : id_12],
    output wor id_3,
    input supply0 id_4,
    input tri1 id_5
    , id_16,
    input supply1 id_6[id_14  <<  1  -  id_1 : id_1],
    input tri0 id_7,
    output supply0 id_8,
    input tri id_9,
    output tri1 id_10[1 : 1],
    input wor id_11,
    output tri1 _id_12,
    output wire id_13,
    output tri0 _id_14
);
  wire id_17;
  wire [-1 : -1 'b0] _id_18;
  wire id_19;
  wire _id_20;
  ;
  wire [id_20 : 1] id_21, id_22[id_18 : 1];
  wire id_23;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  assign id_16 = 1;
endmodule
