library ieee;
use ieee.std_logic_1164.all;

entity cont1 is
port(clk: in std_logic;
	  conteo: buffer integer);
end entity;

architecture arqcont1 of cont1 is
begin
	process(clk)
		begin
			if(rising_edge(clk)) then
				if(conteo=15) then
					conteo<=0;
				else
					conteo<= conteo+1;
				end if;
			end if;
		end process;
end architecture;