// Seed: 2286713599
module module_0 (
    output wand id_0,
    output supply1 id_1,
    output wand id_2,
    output wire id_3
    , id_5
);
  logic id_6;
endmodule
module module_1 (
    output supply0 id_0,
    input uwire id_1
    , id_5,
    input tri id_2,
    input tri id_3
);
  wire id_6 = id_3;
  always @(posedge 1 - 1) begin : LABEL_0
    {-1, (1), -1, 1 < id_1} = {1, (id_0++) + -1};
  end
  logic [-1  ==  -1 : -1  ^  -1] id_7;
  ;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0
  );
  assign modCall_1.id_1 = 0;
  genvar id_8;
  wire id_9;
  wire [1 : -1  -  1] id_10;
endmodule
