# LAB SESSIONS 

## DAY 1: Introduction to TCL and VSDSYNTH Toolbox Usage


## DAY 2: Variable Creation and Processing Contraints from CSV using TCL
### DEMO for computing row numbers
![image](https://github.com/user-attachments/assets/e44f8b52-16e8-4b3f-a5d3-3590e66bc571)

## DAY 3: Processing Clock and Input Constraints
### DEMO for creating complete clock constraints

### DEMO for grepping input ports from all verilogs and reformatting for fixed space

### DEMO for input constraints generation and bits/ bussed differentiation script

## DAY 4: Complete Scripting and Yosys Synthesis Introduction

## DAY 5: Advanced Scripting Techniques and Quality of Results Generation

### Interpret input, transition and output delay constraint and creation
![image](https://github.com/user-attachments/assets/421bb310-55a2-4a20-8602-7642c5773bd2)

### Process bussed ports and configuration file creation
