
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2026  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.62+91 (git sha1 fb653c418-dirty, aarch64-apple-darwin23.5-clang++ 18.1.8 -fPIC -O3)

-- Executing script file `bcp_accel_jtag.ys' --

1. Executing RTLIL frontend.
Input filename: bcp_accel_jtag.il

2. Executing SYNTH_LATTICE pass.

2.1. Executing Verilog-2005 frontend: /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v
Parsing Verilog input from `/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\$__ABC9_LUT5'.
Generating RTLIL representation for module `\$__ABC9_LUT6'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\L6MUX21'.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Generating RTLIL representation for module `\PFUMX'.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Generating RTLIL representation for module `\DPR16X4C'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\TRELLIS_FF'.
Generating RTLIL representation for module `\TRELLIS_IO'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\TRELLIS_COMB'.
Generating RTLIL representation for module `\VLO'.
Generating RTLIL representation for module `\VHI'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\CCU2C'.
Generating RTLIL representation for module `\DP16KD'.
Replacing existing blackbox module `\FD1P3AX' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:2.1-2.261.
Generating RTLIL representation for module `\FD1P3AX'.
Replacing existing blackbox module `\FD1P3AY' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:3.1-3.261.
Generating RTLIL representation for module `\FD1P3AY'.
Replacing existing blackbox module `\FD1P3BX' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:4.1-4.261.
Generating RTLIL representation for module `\FD1P3BX'.
Replacing existing blackbox module `\FD1P3DX' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:5.1-5.261.
Generating RTLIL representation for module `\FD1P3DX'.
Replacing existing blackbox module `\FD1P3IX' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:6.1-6.261.
Generating RTLIL representation for module `\FD1P3IX'.
Replacing existing blackbox module `\FD1P3JX' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:7.1-7.261.
Generating RTLIL representation for module `\FD1P3JX'.
Replacing existing blackbox module `\FD1S3AX' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:8.1-8.261.
Generating RTLIL representation for module `\FD1S3AX'.
Replacing existing blackbox module `\FD1S3AY' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:9.1-9.261.
Generating RTLIL representation for module `\FD1S3AY'.
Replacing existing blackbox module `\FD1S3BX' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:10.1-10.261.
Generating RTLIL representation for module `\FD1S3BX'.
Replacing existing blackbox module `\FD1S3DX' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:11.1-11.261.
Generating RTLIL representation for module `\FD1S3DX'.
Replacing existing blackbox module `\FD1S3IX' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:12.1-12.261.
Generating RTLIL representation for module `\FD1S3IX'.
Replacing existing blackbox module `\FD1S3JX' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:13.1-13.261.
Generating RTLIL representation for module `\FD1S3JX'.
Replacing existing blackbox module `\IFS1P3BX' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:26.1-26.301.
Generating RTLIL representation for module `\IFS1P3BX'.
Replacing existing blackbox module `\IFS1P3DX' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:27.1-27.301.
Generating RTLIL representation for module `\IFS1P3DX'.
Replacing existing blackbox module `\IFS1P3IX' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:28.1-28.301.
Generating RTLIL representation for module `\IFS1P3IX'.
Replacing existing blackbox module `\IFS1P3JX' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:29.1-29.301.
Generating RTLIL representation for module `\IFS1P3JX'.
Replacing existing blackbox module `\OFS1P3BX' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:31.1-31.302.
Generating RTLIL representation for module `\OFS1P3BX'.
Replacing existing blackbox module `\OFS1P3DX' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:32.1-32.302.
Generating RTLIL representation for module `\OFS1P3DX'.
Replacing existing blackbox module `\OFS1P3IX' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:33.1-33.302.
Generating RTLIL representation for module `\OFS1P3IX'.
Replacing existing blackbox module `\OFS1P3JX' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:34.1-34.302.
Generating RTLIL representation for module `\OFS1P3JX'.
Replacing existing blackbox module `\IB' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:2.1-2.157.
Generating RTLIL representation for module `\IB'.
Replacing existing blackbox module `\IBPU' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:3.1-3.157.
Generating RTLIL representation for module `\IBPU'.
Replacing existing blackbox module `\IBPD' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:4.1-4.157.
Generating RTLIL representation for module `\IBPD'.
Replacing existing blackbox module `\OB' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:5.1-5.157.
Generating RTLIL representation for module `\OB'.
Replacing existing blackbox module `\OBZ' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:6.1-6.164.
Generating RTLIL representation for module `\OBZ'.
Replacing existing blackbox module `\OBZPU' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:7.1-7.164.
Generating RTLIL representation for module `\OBZPU'.
Replacing existing blackbox module `\OBZPD' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:8.1-8.164.
Generating RTLIL representation for module `\OBZPD'.
Replacing existing blackbox module `\OBCO' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:9.1-9.90.
Generating RTLIL representation for module `\OBCO'.
Replacing existing blackbox module `\BB' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:10.1-10.179.
Generating RTLIL representation for module `\BB'.
Replacing existing blackbox module `\BBPU' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:11.1-11.179.
Generating RTLIL representation for module `\BBPU'.
Replacing existing blackbox module `\BBPD' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:12.1-12.179.
Generating RTLIL representation for module `\BBPD'.
Replacing existing blackbox module `\ILVDS' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:13.1-13.139.
Generating RTLIL representation for module `\ILVDS'.
Replacing existing blackbox module `\OLVDS' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:14.1-14.146.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

2.2. Executing Verilog-2005 frontend: /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v
Parsing Verilog input from `/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v' to AST representation.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\PUR'.
Generating RTLIL representation for module `\SGSR'.
Generating RTLIL representation for module `\PDPW16KD'.
Generating RTLIL representation for module `\MULT18X18D'.
Generating RTLIL representation for module `\ALU54B'.
Generating RTLIL representation for module `\CLKDIVF'.
Generating RTLIL representation for module `\PCSCLKDIV'.
Generating RTLIL representation for module `\DCSC'.
Generating RTLIL representation for module `\DCCA'.
Generating RTLIL representation for module `\ECLKSYNCB'.
Generating RTLIL representation for module `\ECLKBRIDGECS'.
Generating RTLIL representation for module `\DELAYF'.
Generating RTLIL representation for module `\DELAYG'.
Generating RTLIL representation for module `\USRMCLK'.
Generating RTLIL representation for module `\DQSBUFM'.
Generating RTLIL representation for module `\DDRDLLA'.
Generating RTLIL representation for module `\DLLDELD'.
Generating RTLIL representation for module `\IDDRX1F'.
Generating RTLIL representation for module `\IDDRX2F'.
Generating RTLIL representation for module `\IDDR71B'.
Generating RTLIL representation for module `\IDDRX2DQA'.
Generating RTLIL representation for module `\ODDRX1F'.
Generating RTLIL representation for module `\ODDRX2F'.
Generating RTLIL representation for module `\ODDR71B'.
Generating RTLIL representation for module `\OSHX2A'.
Generating RTLIL representation for module `\TSHX2DQA'.
Generating RTLIL representation for module `\TSHX2DQSA'.
Generating RTLIL representation for module `\ODDRX2DQA'.
Generating RTLIL representation for module `\ODDRX2DQSB'.
Generating RTLIL representation for module `\EHXPLLL'.
Generating RTLIL representation for module `\DTR'.
Generating RTLIL representation for module `\OSCG'.
Generating RTLIL representation for module `\EXTREFB'.
Generating RTLIL representation for module `\JTAGG'.
Generating RTLIL representation for module `\DCUA'.
Successfully finished Verilog frontend.

2.3. Executing HIERARCHY pass (managing design hierarchy).

2.3.1. Analyzing design hierarchy..
Top module:  \bcp_accel_jtag
Used module:     \bcp_accel_jtag.pin_led_7
Used module:         \bcp_accel_jtag.pin_led_7.buf
Used module:             \bcp_accel_jtag.pin_led_7.buf.buf
Used module:     \bcp_accel_jtag.pin_led_6
Used module:         \bcp_accel_jtag.pin_led_6.buf
Used module:             \bcp_accel_jtag.pin_led_6.buf.buf
Used module:     \bcp_accel_jtag.pin_led_5
Used module:         \bcp_accel_jtag.pin_led_5.buf
Used module:             \bcp_accel_jtag.pin_led_5.buf.buf
Used module:     \bcp_accel_jtag.pin_led_4
Used module:         \bcp_accel_jtag.pin_led_4.buf
Used module:             \bcp_accel_jtag.pin_led_4.buf.buf
Used module:     \bcp_accel_jtag.pin_led_3
Used module:         \bcp_accel_jtag.pin_led_3.buf
Used module:             \bcp_accel_jtag.pin_led_3.buf.buf
Used module:     \bcp_accel_jtag.pin_led_2
Used module:         \bcp_accel_jtag.pin_led_2.buf
Used module:             \bcp_accel_jtag.pin_led_2.buf.buf
Used module:     \bcp_accel_jtag.pin_led_1
Used module:         \bcp_accel_jtag.pin_led_1.buf
Used module:             \bcp_accel_jtag.pin_led_1.buf.buf
Used module:     \bcp_accel_jtag.pin_led_0
Used module:         \bcp_accel_jtag.pin_led_0.buf
Used module:             \bcp_accel_jtag.pin_led_0.buf.buf
Used module:     \bcp_accel_jtag.cd_sync
Used module:         \bcp_accel_jtag.cd_sync.rst_buf
Used module:             \bcp_accel_jtag.cd_sync.rst_buf.buf
Used module:         \bcp_accel_jtag.cd_sync.clk_buf
Used module:             \bcp_accel_jtag.cd_sync.clk_buf.buf
Used module:     \bcp_accel_jtag.bcp
Used module:         \bcp_accel_jtag.bcp.impl_fifo
Used module:         \bcp_accel_jtag.bcp.evaluator
Used module:         \bcp_accel_jtag.bcp.prefetcher
Used module:         \bcp_accel_jtag.bcp.watch_mgr
Used module:         \bcp_accel_jtag.bcp.assign_mem
Used module:         \bcp_accel_jtag.bcp.watch_mem
Used module:         \bcp_accel_jtag.bcp.clause_mem
Used module:     \bcp_accel_jtag.host_if

2.3.2. Analyzing design hierarchy..
Top module:  \bcp_accel_jtag
Used module:     \bcp_accel_jtag.pin_led_7
Used module:         \bcp_accel_jtag.pin_led_7.buf
Used module:             \bcp_accel_jtag.pin_led_7.buf.buf
Used module:     \bcp_accel_jtag.pin_led_6
Used module:         \bcp_accel_jtag.pin_led_6.buf
Used module:             \bcp_accel_jtag.pin_led_6.buf.buf
Used module:     \bcp_accel_jtag.pin_led_5
Used module:         \bcp_accel_jtag.pin_led_5.buf
Used module:             \bcp_accel_jtag.pin_led_5.buf.buf
Used module:     \bcp_accel_jtag.pin_led_4
Used module:         \bcp_accel_jtag.pin_led_4.buf
Used module:             \bcp_accel_jtag.pin_led_4.buf.buf
Used module:     \bcp_accel_jtag.pin_led_3
Used module:         \bcp_accel_jtag.pin_led_3.buf
Used module:             \bcp_accel_jtag.pin_led_3.buf.buf
Used module:     \bcp_accel_jtag.pin_led_2
Used module:         \bcp_accel_jtag.pin_led_2.buf
Used module:             \bcp_accel_jtag.pin_led_2.buf.buf
Used module:     \bcp_accel_jtag.pin_led_1
Used module:         \bcp_accel_jtag.pin_led_1.buf
Used module:             \bcp_accel_jtag.pin_led_1.buf.buf
Used module:     \bcp_accel_jtag.pin_led_0
Used module:         \bcp_accel_jtag.pin_led_0.buf
Used module:             \bcp_accel_jtag.pin_led_0.buf.buf
Used module:     \bcp_accel_jtag.cd_sync
Used module:         \bcp_accel_jtag.cd_sync.rst_buf
Used module:             \bcp_accel_jtag.cd_sync.rst_buf.buf
Used module:         \bcp_accel_jtag.cd_sync.clk_buf
Used module:             \bcp_accel_jtag.cd_sync.clk_buf.buf
Used module:     \bcp_accel_jtag.bcp
Used module:         \bcp_accel_jtag.bcp.impl_fifo
Used module:         \bcp_accel_jtag.bcp.evaluator
Used module:         \bcp_accel_jtag.bcp.prefetcher
Used module:         \bcp_accel_jtag.bcp.watch_mgr
Used module:         \bcp_accel_jtag.bcp.assign_mem
Used module:         \bcp_accel_jtag.bcp.watch_mem
Used module:         \bcp_accel_jtag.bcp.clause_mem
Used module:     \bcp_accel_jtag.host_if
Removed 0 unused modules.

2.4. Executing PROC pass (convert processes to netlists).

2.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $41 in module bcp_accel_jtag.bcp.impl_fifo.
Marked 1 switch rules as full_case in process $39 in module bcp_accel_jtag.bcp.impl_fifo.
Marked 2 switch rules as full_case in process $81 in module bcp_accel_jtag.bcp.evaluator.
Marked 1 switch rules as full_case in process $79 in module bcp_accel_jtag.bcp.evaluator.
Marked 1 switch rules as full_case in process $77 in module bcp_accel_jtag.bcp.evaluator.
Marked 1 switch rules as full_case in process $56 in module bcp_accel_jtag.bcp.evaluator.
Marked 1 switch rules as full_case in process $64 in module bcp_accel_jtag.bcp.watch_mgr.
Marked 3 switch rules as full_case in process $62 in module bcp_accel_jtag.bcp.watch_mgr.
Marked 2 switch rules as full_case in process $60 in module bcp_accel_jtag.bcp.watch_mgr.
Marked 4 switch rules as full_case in process $58 in module bcp_accel_jtag.bcp.watch_mgr.
Marked 1 switch rules as full_case in process $55 in module bcp_accel_jtag.bcp.watch_mgr.
Marked 2 switch rules as full_case in process $54 in module bcp_accel_jtag.bcp.watch_mgr.
Marked 2 switch rules as full_case in process $53 in module bcp_accel_jtag.bcp.watch_mgr.
Marked 4 switch rules as full_case in process $52 in module bcp_accel_jtag.bcp.watch_mgr.
Marked 4 switch rules as full_case in process $51 in module bcp_accel_jtag.bcp.watch_mgr.
Marked 4 switch rules as full_case in process $50 in module bcp_accel_jtag.bcp.watch_mgr.
Marked 1 switch rules as full_case in process $208 in module bcp_accel_jtag.host_if.
Marked 1 switch rules as full_case in process $206 in module bcp_accel_jtag.host_if.
Marked 1 switch rules as full_case in process $204 in module bcp_accel_jtag.host_if.
Marked 1 switch rules as full_case in process $196 in module bcp_accel_jtag.host_if.
Removed a total of 0 dead cases.

2.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 2 redundant assignments.
Promoted 11 assignments to connections.

2.4.4. Executing PROC_INIT pass (extract init attributes).

2.4.5. Executing PROC_ARST pass (detect async resets in processes).

2.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~236 debug messages>

2.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\bcp_accel_jtag.bcp.impl_fifo.$41'.
     1/1: $15
Creating decoders for process `\bcp_accel_jtag.bcp.impl_fifo.$39'.
     1/1: $14
Creating decoders for process `\bcp_accel_jtag.bcp.impl_fifo.$37'.
     1/1: $13
Creating decoders for process `\bcp_accel_jtag.bcp.impl_fifo.$36'.
Creating decoders for process `\bcp_accel_jtag.bcp.evaluator.$81'.
     1/1: $31
Creating decoders for process `\bcp_accel_jtag.bcp.evaluator.$79'.
     1/1: $30
Creating decoders for process `\bcp_accel_jtag.bcp.evaluator.$77'.
     1/1: $29
Creating decoders for process `\bcp_accel_jtag.bcp.evaluator.$75'.
     1/1: $28
Creating decoders for process `\bcp_accel_jtag.bcp.evaluator.$73'.
     1/1: $27
Creating decoders for process `\bcp_accel_jtag.bcp.evaluator.$71'.
     1/1: $26
Creating decoders for process `\bcp_accel_jtag.bcp.evaluator.$69'.
     1/1: $25
Creating decoders for process `\bcp_accel_jtag.bcp.evaluator.$67'.
     1/1: $24
Creating decoders for process `\bcp_accel_jtag.bcp.evaluator.$65'.
     1/1: $23
Creating decoders for process `\bcp_accel_jtag.bcp.evaluator.$63'.
     1/1: $22
Creating decoders for process `\bcp_accel_jtag.bcp.evaluator.$61'.
     1/1: $21
Creating decoders for process `\bcp_accel_jtag.bcp.evaluator.$59'.
     1/1: $20
Creating decoders for process `\bcp_accel_jtag.bcp.evaluator.$58'.
     1/1: \result_implied_val
Creating decoders for process `\bcp_accel_jtag.bcp.evaluator.$57'.
     1/1: \result_implied_var
Creating decoders for process `\bcp_accel_jtag.bcp.evaluator.$56'.
     1/1: \result_status
Creating decoders for process `\bcp_accel_jtag.bcp.evaluator.$55'.
     1/1: \result_clause_id
Creating decoders for process `\bcp_accel_jtag.bcp.evaluator.$54'.
     1/1: \lit_unassigned
Creating decoders for process `\bcp_accel_jtag.bcp.evaluator.$53'.
     1/1: \lit_true
Creating decoders for process `\bcp_accel_jtag.bcp.evaluator.$52'.
     1/1: \result_valid
Creating decoders for process `\bcp_accel_jtag.bcp.evaluator.$32'.
     1/1: \current_lit
Creating decoders for process `\bcp_accel_jtag.bcp.watch_mgr.$64'.
     1/1: $27
Creating decoders for process `\bcp_accel_jtag.bcp.watch_mgr.$62'.
     1/1: $26
Creating decoders for process `\bcp_accel_jtag.bcp.watch_mgr.$60'.
     1/1: $25
Creating decoders for process `\bcp_accel_jtag.bcp.watch_mgr.$58'.
     1/1: $24
Creating decoders for process `\bcp_accel_jtag.bcp.watch_mgr.$56'.
     1/1: $23
Creating decoders for process `\bcp_accel_jtag.bcp.watch_mgr.$55'.
     1/1: \done
Creating decoders for process `\bcp_accel_jtag.bcp.watch_mgr.$54'.
     1/1: \clause_id_valid
Creating decoders for process `\bcp_accel_jtag.bcp.watch_mgr.$53'.
     1/1: \clause_id
Creating decoders for process `\bcp_accel_jtag.bcp.watch_mgr.$52'.
     1/1: \wl_rd_en
Creating decoders for process `\bcp_accel_jtag.bcp.watch_mgr.$51'.
     1/1: \wl_rd_idx
Creating decoders for process `\bcp_accel_jtag.bcp.watch_mgr.$50'.
     1/1: \wl_rd_lit
Creating decoders for process `\bcp_accel_jtag.bcp.clause_mem.$4'.
Creating decoders for process `\bcp_accel_jtag.bcp.$61'.
     1/1: $25
Creating decoders for process `\bcp_accel_jtag.bcp.$59'.
     1/1: $24
Creating decoders for process `\bcp_accel_jtag.bcp.$57'.
     1/1: $23
Creating decoders for process `\bcp_accel_jtag.bcp.$55'.
     1/1: $22
Creating decoders for process `\bcp_accel_jtag.bcp.$53'.
     1/1: $21
Creating decoders for process `\bcp_accel_jtag.bcp.$52'.
     1/1: \done
Creating decoders for process `\bcp_accel_jtag.bcp.$51'.
     1/1: \busy
Creating decoders for process `\bcp_accel_jtag.bcp.$50'.
     1/1: \start$120
Creating decoders for process `\bcp_accel_jtag.bcp.$49'.
     1/1: \fsm_starting
Creating decoders for process `\bcp_accel_jtag.host_if.$228'.
     1/1: $78
Creating decoders for process `\bcp_accel_jtag.host_if.$226'.
     1/1: $77
Creating decoders for process `\bcp_accel_jtag.host_if.$224'.
     1/1: $76
Creating decoders for process `\bcp_accel_jtag.host_if.$222'.
     1/1: $75
Creating decoders for process `\bcp_accel_jtag.host_if.$220'.
     1/1: $74
Creating decoders for process `\bcp_accel_jtag.host_if.$218'.
Creating decoders for process `\bcp_accel_jtag.host_if.$216'.
     1/1: $72
Creating decoders for process `\bcp_accel_jtag.host_if.$214'.
     1/1: $71
Creating decoders for process `\bcp_accel_jtag.host_if.$212'.
     1/1: $70
Creating decoders for process `\bcp_accel_jtag.host_if.$210'.
     1/1: $69
Creating decoders for process `\bcp_accel_jtag.host_if.$208'.
     1/1: $68
Creating decoders for process `\bcp_accel_jtag.host_if.$206'.
     1/1: $67
Creating decoders for process `\bcp_accel_jtag.host_if.$204'.
     1/1: $66
Creating decoders for process `\bcp_accel_jtag.host_if.$202'.
     1/1: $65
Creating decoders for process `\bcp_accel_jtag.host_if.$200'.
     1/1: $64
Creating decoders for process `\bcp_accel_jtag.host_if.$198'.
     1/1: $63
Creating decoders for process `\bcp_accel_jtag.host_if.$196'.
     1/1: $62
Creating decoders for process `\bcp_accel_jtag.host_if.$194'.
     1/1: $61
Creating decoders for process `\bcp_accel_jtag.host_if.$192'.
     1/1: $60
Creating decoders for process `\bcp_accel_jtag.host_if.$190'.
     1/1: $59
Creating decoders for process `\bcp_accel_jtag.host_if.$188'.
     1/1: $58
Creating decoders for process `\bcp_accel_jtag.host_if.$186'.
     1/1: $57
Creating decoders for process `\bcp_accel_jtag.host_if.$184'.
     1/1: $56
Creating decoders for process `\bcp_accel_jtag.host_if.$182'.
     1/1: $55
Creating decoders for process `\bcp_accel_jtag.host_if.$180'.
     1/1: $54
Creating decoders for process `\bcp_accel_jtag.host_if.$178'.
     1/1: $53
Creating decoders for process `\bcp_accel_jtag.host_if.$176'.
     1/1: $52
Creating decoders for process `\bcp_accel_jtag.host_if.$174'.
     1/1: $51
Creating decoders for process `\bcp_accel_jtag.host_if.$172'.
     1/1: $50
Creating decoders for process `\bcp_accel_jtag.host_if.$170'.
     1/1: $49
Creating decoders for process `\bcp_accel_jtag.host_if.$168'.
     1/1: $48
Creating decoders for process `\bcp_accel_jtag.host_if.$166'.
     1/1: $47
Creating decoders for process `\bcp_accel_jtag.host_if.$164'.
     1/1: $46
Creating decoders for process `\bcp_accel_jtag.host_if.$162'.
     1/1: $45
Creating decoders for process `\bcp_accel_jtag.host_if.$160'.
     1/1: $44
Creating decoders for process `\bcp_accel_jtag.host_if.$158'.
     1/1: $43
Creating decoders for process `\bcp_accel_jtag.host_if.$156'.
     1/1: $42
Creating decoders for process `\bcp_accel_jtag.host_if.$154'.
     1/1: $41
Creating decoders for process `\bcp_accel_jtag.host_if.$152'.
     1/1: $40
Creating decoders for process `\bcp_accel_jtag.host_if.$150'.
     1/1: $39
Creating decoders for process `\bcp_accel_jtag.host_if.$148'.
     1/1: $38
Creating decoders for process `\bcp_accel_jtag.host_if.$146'.
     1/1: $37
Creating decoders for process `\bcp_accel_jtag.host_if.$141'.
     1/1: \impl_ready
Creating decoders for process `\bcp_accel_jtag.host_if.$140'.
     1/1: \bcp_start
Creating decoders for process `\bcp_accel_jtag.host_if.$139'.
     1/1: \bcp_false_lit
Creating decoders for process `\bcp_accel_jtag.host_if.$138'.
     1/1: \rsp_status
Creating decoders for process `\bcp_accel_jtag.host_if.$137'.
     1/1: \assign_wr_en
Creating decoders for process `\bcp_accel_jtag.host_if.$136'.
     1/1: \assign_wr_data
Creating decoders for process `\bcp_accel_jtag.host_if.$135'.
     1/1: \assign_wr_addr
Creating decoders for process `\bcp_accel_jtag.host_if.$134'.
     1/1: \wl_wr_len_en
Creating decoders for process `\bcp_accel_jtag.host_if.$133'.
     1/1: \wl_wr_len
Creating decoders for process `\bcp_accel_jtag.host_if.$132'.
     1/1: \wl_wr_en
Creating decoders for process `\bcp_accel_jtag.host_if.$131'.
     1/1: \wl_wr_data
Creating decoders for process `\bcp_accel_jtag.host_if.$130'.
     1/1: \wl_wr_idx
Creating decoders for process `\bcp_accel_jtag.host_if.$129'.
     1/1: \wl_wr_lit
Creating decoders for process `\bcp_accel_jtag.host_if.$128'.
     1/1: \clause_wr_en
Creating decoders for process `\bcp_accel_jtag.host_if.$127'.
     1/1: \clause_wr_lit4
Creating decoders for process `\bcp_accel_jtag.host_if.$126'.
     1/1: \clause_wr_lit3
Creating decoders for process `\bcp_accel_jtag.host_if.$125'.
     1/1: \clause_wr_lit2
Creating decoders for process `\bcp_accel_jtag.host_if.$124'.
     1/1: \clause_wr_lit1
Creating decoders for process `\bcp_accel_jtag.host_if.$123'.
     1/1: \clause_wr_lit0
Creating decoders for process `\bcp_accel_jtag.host_if.$122'.
     1/1: \clause_wr_sat_bit
Creating decoders for process `\bcp_accel_jtag.host_if.$121'.
     1/1: \clause_wr_size
Creating decoders for process `\bcp_accel_jtag.host_if.$120'.
     1/1: \clause_wr_addr
Creating decoders for process `\bcp_accel_jtag.host_if.$119'.
     1/1: \jtdo1

2.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).

2.4.9. Executing PROC_DFF pass (convert process syncs to FFs).

2.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.bcp.impl_fifo.$41'.
Removing empty process `bcp_accel_jtag.bcp.impl_fifo.$41'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.bcp.impl_fifo.$39'.
Removing empty process `bcp_accel_jtag.bcp.impl_fifo.$39'.
Found and cleaned up 1 empty switch in `\bcp_accel_jtag.bcp.impl_fifo.$37'.
Removing empty process `bcp_accel_jtag.bcp.impl_fifo.$37'.
Removing empty process `bcp_accel_jtag.bcp.impl_fifo.$36'.
Found and cleaned up 4 empty switches in `\bcp_accel_jtag.bcp.evaluator.$81'.
Removing empty process `bcp_accel_jtag.bcp.evaluator.$81'.
Found and cleaned up 4 empty switches in `\bcp_accel_jtag.bcp.evaluator.$79'.
Removing empty process `bcp_accel_jtag.bcp.evaluator.$79'.
Found and cleaned up 4 empty switches in `\bcp_accel_jtag.bcp.evaluator.$77'.
Removing empty process `bcp_accel_jtag.bcp.evaluator.$77'.
Found and cleaned up 3 empty switches in `\bcp_accel_jtag.bcp.evaluator.$75'.
Removing empty process `bcp_accel_jtag.bcp.evaluator.$75'.
Found and cleaned up 3 empty switches in `\bcp_accel_jtag.bcp.evaluator.$73'.
Removing empty process `bcp_accel_jtag.bcp.evaluator.$73'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.bcp.evaluator.$71'.
Removing empty process `bcp_accel_jtag.bcp.evaluator.$71'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.bcp.evaluator.$69'.
Removing empty process `bcp_accel_jtag.bcp.evaluator.$69'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.bcp.evaluator.$67'.
Removing empty process `bcp_accel_jtag.bcp.evaluator.$67'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.bcp.evaluator.$65'.
Removing empty process `bcp_accel_jtag.bcp.evaluator.$65'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.bcp.evaluator.$63'.
Removing empty process `bcp_accel_jtag.bcp.evaluator.$63'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.bcp.evaluator.$61'.
Removing empty process `bcp_accel_jtag.bcp.evaluator.$61'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.bcp.evaluator.$59'.
Removing empty process `bcp_accel_jtag.bcp.evaluator.$59'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.bcp.evaluator.$58'.
Removing empty process `bcp_accel_jtag.bcp.evaluator.$58'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.bcp.evaluator.$57'.
Removing empty process `bcp_accel_jtag.bcp.evaluator.$57'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.bcp.evaluator.$56'.
Removing empty process `bcp_accel_jtag.bcp.evaluator.$56'.
Found and cleaned up 1 empty switch in `\bcp_accel_jtag.bcp.evaluator.$55'.
Removing empty process `bcp_accel_jtag.bcp.evaluator.$55'.
Found and cleaned up 1 empty switch in `\bcp_accel_jtag.bcp.evaluator.$54'.
Removing empty process `bcp_accel_jtag.bcp.evaluator.$54'.
Found and cleaned up 1 empty switch in `\bcp_accel_jtag.bcp.evaluator.$53'.
Removing empty process `bcp_accel_jtag.bcp.evaluator.$53'.
Found and cleaned up 1 empty switch in `\bcp_accel_jtag.bcp.evaluator.$52'.
Removing empty process `bcp_accel_jtag.bcp.evaluator.$52'.
Found and cleaned up 1 empty switch in `\bcp_accel_jtag.bcp.evaluator.$32'.
Removing empty process `bcp_accel_jtag.bcp.evaluator.$32'.
Found and cleaned up 3 empty switches in `\bcp_accel_jtag.bcp.watch_mgr.$64'.
Removing empty process `bcp_accel_jtag.bcp.watch_mgr.$64'.
Found and cleaned up 6 empty switches in `\bcp_accel_jtag.bcp.watch_mgr.$62'.
Removing empty process `bcp_accel_jtag.bcp.watch_mgr.$62'.
Found and cleaned up 4 empty switches in `\bcp_accel_jtag.bcp.watch_mgr.$60'.
Removing empty process `bcp_accel_jtag.bcp.watch_mgr.$60'.
Found and cleaned up 8 empty switches in `\bcp_accel_jtag.bcp.watch_mgr.$58'.
Removing empty process `bcp_accel_jtag.bcp.watch_mgr.$58'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.bcp.watch_mgr.$56'.
Removing empty process `bcp_accel_jtag.bcp.watch_mgr.$56'.
Found and cleaned up 1 empty switch in `\bcp_accel_jtag.bcp.watch_mgr.$55'.
Removing empty process `bcp_accel_jtag.bcp.watch_mgr.$55'.
Found and cleaned up 3 empty switches in `\bcp_accel_jtag.bcp.watch_mgr.$54'.
Removing empty process `bcp_accel_jtag.bcp.watch_mgr.$54'.
Found and cleaned up 3 empty switches in `\bcp_accel_jtag.bcp.watch_mgr.$53'.
Removing empty process `bcp_accel_jtag.bcp.watch_mgr.$53'.
Found and cleaned up 8 empty switches in `\bcp_accel_jtag.bcp.watch_mgr.$52'.
Removing empty process `bcp_accel_jtag.bcp.watch_mgr.$52'.
Found and cleaned up 8 empty switches in `\bcp_accel_jtag.bcp.watch_mgr.$51'.
Removing empty process `bcp_accel_jtag.bcp.watch_mgr.$51'.
Found and cleaned up 8 empty switches in `\bcp_accel_jtag.bcp.watch_mgr.$50'.
Removing empty process `bcp_accel_jtag.bcp.watch_mgr.$50'.
Removing empty process `bcp_accel_jtag.bcp.clause_mem.$4'.
Found and cleaned up 3 empty switches in `\bcp_accel_jtag.bcp.$61'.
Removing empty process `bcp_accel_jtag.bcp.$61'.
Found and cleaned up 1 empty switch in `\bcp_accel_jtag.bcp.$59'.
Removing empty process `bcp_accel_jtag.bcp.$59'.
Found and cleaned up 1 empty switch in `\bcp_accel_jtag.bcp.$57'.
Removing empty process `bcp_accel_jtag.bcp.$57'.
Found and cleaned up 1 empty switch in `\bcp_accel_jtag.bcp.$55'.
Removing empty process `bcp_accel_jtag.bcp.$55'.
Found and cleaned up 1 empty switch in `\bcp_accel_jtag.bcp.$53'.
Removing empty process `bcp_accel_jtag.bcp.$53'.
Found and cleaned up 1 empty switch in `\bcp_accel_jtag.bcp.$52'.
Removing empty process `bcp_accel_jtag.bcp.$52'.
Found and cleaned up 1 empty switch in `\bcp_accel_jtag.bcp.$51'.
Removing empty process `bcp_accel_jtag.bcp.$51'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.bcp.$50'.
Removing empty process `bcp_accel_jtag.bcp.$50'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.bcp.$49'.
Removing empty process `bcp_accel_jtag.bcp.$49'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.host_if.$228'.
Removing empty process `bcp_accel_jtag.host_if.$228'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.host_if.$226'.
Removing empty process `bcp_accel_jtag.host_if.$226'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.host_if.$224'.
Removing empty process `bcp_accel_jtag.host_if.$224'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.host_if.$222'.
Removing empty process `bcp_accel_jtag.host_if.$222'.
Found and cleaned up 3 empty switches in `\bcp_accel_jtag.host_if.$220'.
Removing empty process `bcp_accel_jtag.host_if.$220'.
Found and cleaned up 1 empty switch in `\bcp_accel_jtag.host_if.$218'.
Removing empty process `bcp_accel_jtag.host_if.$218'.
Found and cleaned up 1 empty switch in `\bcp_accel_jtag.host_if.$216'.
Removing empty process `bcp_accel_jtag.host_if.$216'.
Found and cleaned up 1 empty switch in `\bcp_accel_jtag.host_if.$214'.
Removing empty process `bcp_accel_jtag.host_if.$214'.
Found and cleaned up 1 empty switch in `\bcp_accel_jtag.host_if.$212'.
Removing empty process `bcp_accel_jtag.host_if.$212'.
Found and cleaned up 1 empty switch in `\bcp_accel_jtag.host_if.$210'.
Removing empty process `bcp_accel_jtag.host_if.$210'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.host_if.$208'.
Removing empty process `bcp_accel_jtag.host_if.$208'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.host_if.$206'.
Removing empty process `bcp_accel_jtag.host_if.$206'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.host_if.$204'.
Removing empty process `bcp_accel_jtag.host_if.$204'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.host_if.$202'.
Removing empty process `bcp_accel_jtag.host_if.$202'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.host_if.$200'.
Removing empty process `bcp_accel_jtag.host_if.$200'.
Found and cleaned up 1 empty switch in `\bcp_accel_jtag.host_if.$198'.
Removing empty process `bcp_accel_jtag.host_if.$198'.
Found and cleaned up 6 empty switches in `\bcp_accel_jtag.host_if.$196'.
Removing empty process `bcp_accel_jtag.host_if.$196'.
Found and cleaned up 4 empty switches in `\bcp_accel_jtag.host_if.$194'.
Removing empty process `bcp_accel_jtag.host_if.$194'.
Found and cleaned up 5 empty switches in `\bcp_accel_jtag.host_if.$192'.
Removing empty process `bcp_accel_jtag.host_if.$192'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.host_if.$190'.
Removing empty process `bcp_accel_jtag.host_if.$190'.
Found and cleaned up 3 empty switches in `\bcp_accel_jtag.host_if.$188'.
Removing empty process `bcp_accel_jtag.host_if.$188'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.host_if.$186'.
Removing empty process `bcp_accel_jtag.host_if.$186'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.host_if.$184'.
Removing empty process `bcp_accel_jtag.host_if.$184'.
Found and cleaned up 3 empty switches in `\bcp_accel_jtag.host_if.$182'.
Removing empty process `bcp_accel_jtag.host_if.$182'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.host_if.$180'.
Removing empty process `bcp_accel_jtag.host_if.$180'.
Found and cleaned up 3 empty switches in `\bcp_accel_jtag.host_if.$178'.
Removing empty process `bcp_accel_jtag.host_if.$178'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.host_if.$176'.
Removing empty process `bcp_accel_jtag.host_if.$176'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.host_if.$174'.
Removing empty process `bcp_accel_jtag.host_if.$174'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.host_if.$172'.
Removing empty process `bcp_accel_jtag.host_if.$172'.
Found and cleaned up 3 empty switches in `\bcp_accel_jtag.host_if.$170'.
Removing empty process `bcp_accel_jtag.host_if.$170'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.host_if.$168'.
Removing empty process `bcp_accel_jtag.host_if.$168'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.host_if.$166'.
Removing empty process `bcp_accel_jtag.host_if.$166'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.host_if.$164'.
Removing empty process `bcp_accel_jtag.host_if.$164'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.host_if.$162'.
Removing empty process `bcp_accel_jtag.host_if.$162'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.host_if.$160'.
Removing empty process `bcp_accel_jtag.host_if.$160'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.host_if.$158'.
Removing empty process `bcp_accel_jtag.host_if.$158'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.host_if.$156'.
Removing empty process `bcp_accel_jtag.host_if.$156'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.host_if.$154'.
Removing empty process `bcp_accel_jtag.host_if.$154'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.host_if.$152'.
Removing empty process `bcp_accel_jtag.host_if.$152'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.host_if.$150'.
Removing empty process `bcp_accel_jtag.host_if.$150'.
Found and cleaned up 1 empty switch in `\bcp_accel_jtag.host_if.$148'.
Removing empty process `bcp_accel_jtag.host_if.$148'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.host_if.$146'.
Removing empty process `bcp_accel_jtag.host_if.$146'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.host_if.$141'.
Removing empty process `bcp_accel_jtag.host_if.$141'.
Found and cleaned up 3 empty switches in `\bcp_accel_jtag.host_if.$140'.
Removing empty process `bcp_accel_jtag.host_if.$140'.
Found and cleaned up 3 empty switches in `\bcp_accel_jtag.host_if.$139'.
Removing empty process `bcp_accel_jtag.host_if.$139'.
Found and cleaned up 1 empty switch in `\bcp_accel_jtag.host_if.$138'.
Removing empty process `bcp_accel_jtag.host_if.$138'.
Found and cleaned up 1 empty switch in `\bcp_accel_jtag.host_if.$137'.
Removing empty process `bcp_accel_jtag.host_if.$137'.
Found and cleaned up 1 empty switch in `\bcp_accel_jtag.host_if.$136'.
Removing empty process `bcp_accel_jtag.host_if.$136'.
Found and cleaned up 1 empty switch in `\bcp_accel_jtag.host_if.$135'.
Removing empty process `bcp_accel_jtag.host_if.$135'.
Found and cleaned up 1 empty switch in `\bcp_accel_jtag.host_if.$134'.
Removing empty process `bcp_accel_jtag.host_if.$134'.
Found and cleaned up 1 empty switch in `\bcp_accel_jtag.host_if.$133'.
Removing empty process `bcp_accel_jtag.host_if.$133'.
Found and cleaned up 1 empty switch in `\bcp_accel_jtag.host_if.$132'.
Removing empty process `bcp_accel_jtag.host_if.$132'.
Found and cleaned up 1 empty switch in `\bcp_accel_jtag.host_if.$131'.
Removing empty process `bcp_accel_jtag.host_if.$131'.
Found and cleaned up 1 empty switch in `\bcp_accel_jtag.host_if.$130'.
Removing empty process `bcp_accel_jtag.host_if.$130'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.host_if.$129'.
Removing empty process `bcp_accel_jtag.host_if.$129'.
Found and cleaned up 1 empty switch in `\bcp_accel_jtag.host_if.$128'.
Removing empty process `bcp_accel_jtag.host_if.$128'.
Found and cleaned up 1 empty switch in `\bcp_accel_jtag.host_if.$127'.
Removing empty process `bcp_accel_jtag.host_if.$127'.
Found and cleaned up 1 empty switch in `\bcp_accel_jtag.host_if.$126'.
Removing empty process `bcp_accel_jtag.host_if.$126'.
Found and cleaned up 1 empty switch in `\bcp_accel_jtag.host_if.$125'.
Removing empty process `bcp_accel_jtag.host_if.$125'.
Found and cleaned up 1 empty switch in `\bcp_accel_jtag.host_if.$124'.
Removing empty process `bcp_accel_jtag.host_if.$124'.
Found and cleaned up 1 empty switch in `\bcp_accel_jtag.host_if.$123'.
Removing empty process `bcp_accel_jtag.host_if.$123'.
Found and cleaned up 1 empty switch in `\bcp_accel_jtag.host_if.$122'.
Removing empty process `bcp_accel_jtag.host_if.$122'.
Found and cleaned up 1 empty switch in `\bcp_accel_jtag.host_if.$121'.
Removing empty process `bcp_accel_jtag.host_if.$121'.
Found and cleaned up 1 empty switch in `\bcp_accel_jtag.host_if.$120'.
Removing empty process `bcp_accel_jtag.host_if.$120'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.host_if.$119'.
Removing empty process `bcp_accel_jtag.host_if.$119'.
Cleaned up 236 empty switches.

2.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel_jtag.pin_led_7.buf.buf.
Optimizing module bcp_accel_jtag.pin_led_7.buf.
<suppressed ~2 debug messages>
Optimizing module bcp_accel_jtag.pin_led_7.
Optimizing module bcp_accel_jtag.pin_led_6.buf.buf.
Optimizing module bcp_accel_jtag.pin_led_6.buf.
<suppressed ~2 debug messages>
Optimizing module bcp_accel_jtag.pin_led_6.
Optimizing module bcp_accel_jtag.pin_led_5.buf.buf.
Optimizing module bcp_accel_jtag.pin_led_5.buf.
<suppressed ~2 debug messages>
Optimizing module bcp_accel_jtag.pin_led_5.
Optimizing module bcp_accel_jtag.pin_led_4.buf.buf.
Optimizing module bcp_accel_jtag.pin_led_4.buf.
<suppressed ~2 debug messages>
Optimizing module bcp_accel_jtag.pin_led_4.
Optimizing module bcp_accel_jtag.pin_led_3.buf.buf.
Optimizing module bcp_accel_jtag.pin_led_3.buf.
<suppressed ~2 debug messages>
Optimizing module bcp_accel_jtag.pin_led_3.
Optimizing module bcp_accel_jtag.pin_led_2.buf.buf.
Optimizing module bcp_accel_jtag.pin_led_2.buf.
<suppressed ~2 debug messages>
Optimizing module bcp_accel_jtag.pin_led_2.
Optimizing module bcp_accel_jtag.pin_led_1.buf.buf.
Optimizing module bcp_accel_jtag.pin_led_1.buf.
<suppressed ~2 debug messages>
Optimizing module bcp_accel_jtag.pin_led_1.
Optimizing module bcp_accel_jtag.pin_led_0.buf.buf.
Optimizing module bcp_accel_jtag.pin_led_0.buf.
<suppressed ~2 debug messages>
Optimizing module bcp_accel_jtag.pin_led_0.
Optimizing module bcp_accel_jtag.cd_sync.rst_buf.buf.
Optimizing module bcp_accel_jtag.cd_sync.rst_buf.
<suppressed ~1 debug messages>
Optimizing module bcp_accel_jtag.cd_sync.clk_buf.buf.
Optimizing module bcp_accel_jtag.cd_sync.clk_buf.
<suppressed ~1 debug messages>
Optimizing module bcp_accel_jtag.cd_sync.
Optimizing module bcp_accel_jtag.bcp.impl_fifo.
<suppressed ~1 debug messages>
Optimizing module bcp_accel_jtag.bcp.evaluator.
<suppressed ~18 debug messages>
Optimizing module bcp_accel_jtag.bcp.prefetcher.
Optimizing module bcp_accel_jtag.bcp.watch_mgr.
<suppressed ~11 debug messages>
Optimizing module bcp_accel_jtag.bcp.assign_mem.
Optimizing module bcp_accel_jtag.bcp.watch_mem.
Optimizing module bcp_accel_jtag.bcp.clause_mem.
Optimizing module bcp_accel_jtag.bcp.
<suppressed ~5 debug messages>
Optimizing module bcp_accel_jtag.host_if.
<suppressed ~14 debug messages>
Optimizing module bcp_accel_jtag.

2.5. Executing FLATTEN pass (flatten design).
Deleting now unused module bcp_accel_jtag.pin_led_7.buf.buf.
Deleting now unused module bcp_accel_jtag.pin_led_7.buf.
Deleting now unused module bcp_accel_jtag.pin_led_7.
Deleting now unused module bcp_accel_jtag.pin_led_6.buf.buf.
Deleting now unused module bcp_accel_jtag.pin_led_6.buf.
Deleting now unused module bcp_accel_jtag.pin_led_6.
Deleting now unused module bcp_accel_jtag.pin_led_5.buf.buf.
Deleting now unused module bcp_accel_jtag.pin_led_5.buf.
Deleting now unused module bcp_accel_jtag.pin_led_5.
Deleting now unused module bcp_accel_jtag.pin_led_4.buf.buf.
Deleting now unused module bcp_accel_jtag.pin_led_4.buf.
Deleting now unused module bcp_accel_jtag.pin_led_4.
Deleting now unused module bcp_accel_jtag.pin_led_3.buf.buf.
Deleting now unused module bcp_accel_jtag.pin_led_3.buf.
Deleting now unused module bcp_accel_jtag.pin_led_3.
Deleting now unused module bcp_accel_jtag.pin_led_2.buf.buf.
Deleting now unused module bcp_accel_jtag.pin_led_2.buf.
Deleting now unused module bcp_accel_jtag.pin_led_2.
Deleting now unused module bcp_accel_jtag.pin_led_1.buf.buf.
Deleting now unused module bcp_accel_jtag.pin_led_1.buf.
Deleting now unused module bcp_accel_jtag.pin_led_1.
Deleting now unused module bcp_accel_jtag.pin_led_0.buf.buf.
Deleting now unused module bcp_accel_jtag.pin_led_0.buf.
Deleting now unused module bcp_accel_jtag.pin_led_0.
Deleting now unused module bcp_accel_jtag.cd_sync.rst_buf.buf.
Deleting now unused module bcp_accel_jtag.cd_sync.rst_buf.
Deleting now unused module bcp_accel_jtag.cd_sync.clk_buf.buf.
Deleting now unused module bcp_accel_jtag.cd_sync.clk_buf.
Deleting now unused module bcp_accel_jtag.cd_sync.
Deleting now unused module bcp_accel_jtag.bcp.impl_fifo.
Deleting now unused module bcp_accel_jtag.bcp.evaluator.
Deleting now unused module bcp_accel_jtag.bcp.prefetcher.
Deleting now unused module bcp_accel_jtag.bcp.watch_mgr.
Deleting now unused module bcp_accel_jtag.bcp.assign_mem.
Deleting now unused module bcp_accel_jtag.bcp.watch_mem.
Deleting now unused module bcp_accel_jtag.bcp.clause_mem.
Deleting now unused module bcp_accel_jtag.bcp.
Deleting now unused module bcp_accel_jtag.host_if.
<suppressed ~38 debug messages>

2.6. Executing TRIBUF pass.

2.7. Executing DEMINOUT pass (demote inout ports to input or output).

2.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel_jtag.
<suppressed ~7 debug messages>

2.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel_jtag..
Removed 34 unused cells and 338 unused wires.
<suppressed ~49 debug messages>

2.10. Executing CHECK pass (checking for obvious problems).
Checking module bcp_accel_jtag...
Found and reported 0 problems.

2.11. Executing OPT pass (performing simple optimizations).

2.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel_jtag.

2.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel_jtag'.
Computing hashes of 600 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
Computing hashes of 504 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
Computing hashes of 501 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
<suppressed ~297 debug messages>
Removed a total of 99 cells.

2.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bcp_accel_jtag..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\host_if.$procmux$635: \host_if.assign_wr_pending -> 1'0
      Replacing known input bits on port A of cell $flatten\host_if.$procmux$633: \host_if.assign_wr_pending -> 1'0
      Replacing known input bits on port A of cell $flatten\host_if.$procmux$649: \host_if.wl_len_pending -> 1'0
      Replacing known input bits on port A of cell $flatten\host_if.$procmux$647: \host_if.wl_len_pending -> 1'0
      Replacing known input bits on port A of cell $flatten\host_if.$procmux$659: \host_if.wl_wr_pending -> 1'0
      Replacing known input bits on port A of cell $flatten\host_if.$procmux$657: \host_if.wl_wr_pending -> 1'0
      Replacing known input bits on port A of cell $flatten\host_if.$procmux$678: \host_if.clause_wr_pending -> 1'0
      Replacing known input bits on port A of cell $flatten\host_if.$procmux$676: \host_if.clause_wr_pending -> 1'0
      Replacing known input bits on port A of cell $flatten\host_if.$procmux$724: \host_if.cmd_pending -> 1'0
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~367 debug messages>

2.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bcp_accel_jtag.
    New ctrl vector for $pmux cell $flatten\host_if.$procmux$671: $auto$opt_reduce.cc:137:opt_pmux$852
    New ctrl vector for $pmux cell $flatten\host_if.$procmux$746: { $auto$opt_reduce.cc:137:opt_pmux$854 $flatten\host_if.$procmux$599_CMP $flatten\host_if.$procmux$594_CMP }
  Optimizing cells in module \bcp_accel_jtag.
Performed a total of 2 changes.

2.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel_jtag'.
Computing hashes of 503 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
Computing hashes of 498 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
Computing hashes of 497 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

2.11.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 8 on $flatten\host_if.$142 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 9 on $flatten\host_if.$142 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 10 on $flatten\host_if.$142 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 11 on $flatten\host_if.$142 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 12 on $flatten\host_if.$142 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 13 on $flatten\host_if.$142 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 14 on $flatten\host_if.$142 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 15 on $flatten\host_if.$142 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 16 on $flatten\host_if.$142 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 17 on $flatten\host_if.$142 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 18 on $flatten\host_if.$142 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 19 on $flatten\host_if.$142 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 20 on $flatten\host_if.$142 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 21 on $flatten\host_if.$142 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 22 on $flatten\host_if.$142 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 23 on $flatten\host_if.$142 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 24 on $flatten\host_if.$142 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 25 on $flatten\host_if.$142 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 26 on $flatten\host_if.$142 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 27 on $flatten\host_if.$142 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 28 on $flatten\host_if.$142 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 29 on $flatten\host_if.$142 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 30 on $flatten\host_if.$142 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 31 on $flatten\host_if.$142 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 32 on $flatten\host_if.$142 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 33 on $flatten\host_if.$142 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 34 on $flatten\host_if.$142 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 35 on $flatten\host_if.$142 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 36 on $flatten\host_if.$142 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 37 on $flatten\host_if.$142 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 38 on $flatten\host_if.$142 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 39 on $flatten\host_if.$142 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 40 on $flatten\host_if.$142 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 41 on $flatten\host_if.$142 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 42 on $flatten\host_if.$142 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 43 on $flatten\host_if.$142 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 44 on $flatten\host_if.$142 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 45 on $flatten\host_if.$142 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 46 on $flatten\host_if.$142 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 47 on $flatten\host_if.$142 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 48 on $flatten\host_if.$142 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 49 on $flatten\host_if.$142 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 50 on $flatten\host_if.$142 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 51 on $flatten\host_if.$142 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 52 on $flatten\host_if.$142 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 53 on $flatten\host_if.$142 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 54 on $flatten\host_if.$142 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 55 on $flatten\host_if.$142 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 56 on $flatten\host_if.$142 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 57 on $flatten\host_if.$142 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 58 on $flatten\host_if.$142 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 59 on $flatten\host_if.$142 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 60 on $flatten\host_if.$142 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 61 on $flatten\host_if.$142 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 62 on $flatten\host_if.$142 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 63 on $flatten\host_if.$142 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 64 on $flatten\host_if.$142 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 65 on $flatten\host_if.$142 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 66 on $flatten\host_if.$142 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 67 on $flatten\host_if.$142 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 68 on $flatten\host_if.$142 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 69 on $flatten\host_if.$142 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 70 on $flatten\host_if.$142 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 71 on $flatten\host_if.$142 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 72 on $flatten\host_if.$142 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 73 on $flatten\host_if.$142 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 74 on $flatten\host_if.$142 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 75 on $flatten\host_if.$142 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 76 on $flatten\host_if.$142 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 77 on $flatten\host_if.$142 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 78 on $flatten\host_if.$142 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 79 on $flatten\host_if.$142 ($dff) from module bcp_accel_jtag.

2.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel_jtag..
Removed 0 unused cells and 104 unused wires.
<suppressed ~1 debug messages>

2.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel_jtag.

2.11.9. Rerunning OPT passes. (Maybe there is more to do..)

2.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bcp_accel_jtag..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~366 debug messages>

2.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bcp_accel_jtag.
    New ctrl vector for $pmux cell $flatten\host_if.$procmux$624: $auto$opt_reduce.cc:137:opt_pmux$857
    New ctrl vector for $pmux cell $flatten\host_if.$procmux$734: $auto$opt_reduce.cc:137:opt_pmux$859
    New ctrl vector for $pmux cell $flatten\host_if.$procmux$741: $auto$opt_reduce.cc:137:opt_pmux$861
  Optimizing cells in module \bcp_accel_jtag.
Performed a total of 3 changes.

2.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel_jtag'.
Computing hashes of 500 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
Computing hashes of 498 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

2.11.13. Executing OPT_DFF pass (perform DFF optimizations).

2.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel_jtag..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

2.11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel_jtag.

2.11.16. Rerunning OPT passes. (Maybe there is more to do..)

2.11.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bcp_accel_jtag..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~359 debug messages>

2.11.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bcp_accel_jtag.
Performed a total of 0 changes.

2.11.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel_jtag'.
Computing hashes of 498 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
Removed a total of 0 cells.

2.11.20. Executing OPT_DFF pass (perform DFF optimizations).

2.11.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel_jtag..

2.11.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel_jtag.

2.11.23. Finished fast OPT passes. (There is nothing left to do.)

2.12. Executing FSM pass (extract and optimize FSM).

2.12.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking bcp_accel_jtag.bcp.watch_mgr.fsm_state as FSM state register:
    Register has an initialization value.
Not marking bcp_accel_jtag.bcp.fsm_state as FSM state register:
    Register has an initialization value.
Not marking bcp_accel_jtag.bcp.evaluator.eval_state as FSM state register:
    Register has an initialization value.
Not marking bcp_accel_jtag.host_if.fsm_state as FSM state register:
    Register has an initialization value.

2.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).

2.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).

2.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel_jtag..

2.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).

2.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

2.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

2.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

2.13. Executing OPT pass (performing simple optimizations).

2.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel_jtag.

2.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel_jtag'.
Computing hashes of 498 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
Removed a total of 0 cells.

2.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bcp_accel_jtag..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~359 debug messages>

2.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bcp_accel_jtag.
Performed a total of 0 changes.

2.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel_jtag'.
Computing hashes of 498 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
Removed a total of 0 cells.

2.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\host_if.$229 ($dff) from module bcp_accel_jtag (D = $flatten\host_if.$32, Q = \host_if.jtag_rx_toggle).
Adding EN signal on $flatten\host_if.$227 ($dff) from module bcp_accel_jtag (D = \host_if.rx_shift, Q = \host_if.jtag_rx).
Adding EN signal on $flatten\host_if.$225 ($dff) from module bcp_accel_jtag (D = { \host_if.jtdi \host_if.rx_shift [127:1] }, Q = \host_if.rx_shift).
Adding SRST signal on $flatten\host_if.$223 ($dff) from module bcp_accel_jtag (D = $flatten\host_if.$procmux$542_Y, Q = \host_if.er1_was_selected, rval = 1'1).
Adding EN signal on $auto$ff.cc:337:slice$865 ($sdff) from module bcp_accel_jtag (D = 1'0, Q = \host_if.er1_was_selected).
Adding EN signal on $flatten\host_if.$221 ($dff) from module bcp_accel_jtag (D = $flatten\host_if.$procmux$550_Y, Q = \host_if.shift_reg).
Adding SRST signal on $auto$ff.cc:337:slice$867 ($dffe) from module bcp_accel_jtag (D = $flatten\host_if.$procmux$548_Y [78:7], Q = \host_if.shift_reg [78:7], rval = 72'000000000000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $flatten\host_if.$217 ($dff) from module bcp_accel_jtag (D = $flatten\host_if.$procmux$554_Y, Q = \host_if.cmd_hold_counter, rval = 28'1111111111111111111111111111).
Adding EN signal on $auto$ff.cc:337:slice$874 ($sdff) from module bcp_accel_jtag (D = $flatten\host_if.$24 [27:0], Q = \host_if.cmd_hold_counter).
Adding EN signal on $flatten\host_if.$215 ($dff) from module bcp_accel_jtag (D = \host_if.rx_data_latched [127:120], Q = \host_if.last_cmd_byte).
Adding EN signal on $flatten\host_if.$209 ($dff) from module bcp_accel_jtag (D = $flatten\host_if.$procmux$565_Y, Q = \host_if.rsp_reason_id).
Adding EN signal on $flatten\host_if.$207 ($dff) from module bcp_accel_jtag (D = $flatten\host_if.$procmux$570_Y, Q = \host_if.rsp_val).
Adding SRST signal on $auto$ff.cc:337:slice$878 ($dffe) from module bcp_accel_jtag (D = \bcp.impl_fifo.rd_port__data [9], Q = \host_if.rsp_val [0], rval = 1'0).
Adding EN signal on $flatten\host_if.$205 ($dff) from module bcp_accel_jtag (D = $flatten\host_if.$procmux$575_Y, Q = \host_if.rsp_var).
Adding SRST signal on $auto$ff.cc:337:slice$881 ($dffe) from module bcp_accel_jtag (D = \bcp.impl_fifo.rd_port__data [8:0], Q = \host_if.rsp_var [8:0], rval = 9'000000000).
Adding EN signal on $flatten\host_if.$203 ($dff) from module bcp_accel_jtag (D = \bcp.conflict_clause_id, Q = \host_if.conflict_id_reg).
Adding EN signal on $flatten\host_if.$201 ($dff) from module bcp_accel_jtag (D = \bcp.conflict, Q = \host_if.conflict_reg).
Adding EN signal on $flatten\host_if.$197 ($dff) from module bcp_accel_jtag (D = $flatten\host_if.$62, Q = \host_if.fsm_state).
Adding EN signal on $flatten\host_if.$191 ($dff) from module bcp_accel_jtag (D = \host_if.rx_data_latched [113:104], Q = \host_if.bcp_false_lit_r).
Adding SRST signal on $flatten\host_if.$189 ($dff) from module bcp_accel_jtag (D = $flatten\host_if.$procmux$633_Y, Q = \host_if.assign_wr_pending, rval = 1'0).
Adding EN signal on $flatten\host_if.$187 ($dff) from module bcp_accel_jtag (D = \host_if.rx_data_latched [97:96], Q = \host_if.assign_data_r).
Adding EN signal on $flatten\host_if.$185 ($dff) from module bcp_accel_jtag (D = \host_if.rx_data_latched [112:104], Q = \host_if.assign_addr_r).
Adding SRST signal on $flatten\host_if.$183 ($dff) from module bcp_accel_jtag (D = $flatten\host_if.$procmux$647_Y, Q = \host_if.wl_len_pending, rval = 1'0).
Adding EN signal on $flatten\host_if.$181 ($dff) from module bcp_accel_jtag (D = \host_if.rx_data_latched [102:96], Q = \host_if.wl_len_r).
Adding SRST signal on $flatten\host_if.$179 ($dff) from module bcp_accel_jtag (D = $flatten\host_if.$procmux$657_Y, Q = \host_if.wl_wr_pending, rval = 1'0).
Adding EN signal on $flatten\host_if.$177 ($dff) from module bcp_accel_jtag (D = \host_if.rx_data_latched [92:80], Q = \host_if.wl_data_r).
Adding EN signal on $flatten\host_if.$175 ($dff) from module bcp_accel_jtag (D = \host_if.rx_data_latched [102:96], Q = \host_if.wl_idx_r).
Adding EN signal on $flatten\host_if.$173 ($dff) from module bcp_accel_jtag (D = \host_if.rx_data_latched [113:104], Q = \host_if.wl_lit_r).
Adding SRST signal on $flatten\host_if.$171 ($dff) from module bcp_accel_jtag (D = $flatten\host_if.$procmux$676_Y, Q = \host_if.clause_wr_pending, rval = 1'0).
Adding EN signal on $flatten\host_if.$169 ($dff) from module bcp_accel_jtag (D = \host_if.rx_data_latched [23:8], Q = \host_if.clause_lit4_r).
Adding EN signal on $flatten\host_if.$167 ($dff) from module bcp_accel_jtag (D = \host_if.rx_data_latched [39:24], Q = \host_if.clause_lit3_r).
Adding EN signal on $flatten\host_if.$165 ($dff) from module bcp_accel_jtag (D = \host_if.rx_data_latched [55:40], Q = \host_if.clause_lit2_r).
Adding EN signal on $flatten\host_if.$163 ($dff) from module bcp_accel_jtag (D = \host_if.rx_data_latched [71:56], Q = \host_if.clause_lit1_r).
Adding EN signal on $flatten\host_if.$161 ($dff) from module bcp_accel_jtag (D = \host_if.rx_data_latched [87:72], Q = \host_if.clause_lit0_r).
Adding EN signal on $flatten\host_if.$159 ($dff) from module bcp_accel_jtag (D = \host_if.rx_data_latched [88], Q = \host_if.clause_sat_r).
Adding EN signal on $flatten\host_if.$157 ($dff) from module bcp_accel_jtag (D = \host_if.rx_data_latched [98:96], Q = \host_if.clause_size_r).
Adding EN signal on $flatten\host_if.$155 ($dff) from module bcp_accel_jtag (D = \host_if.rx_data_latched [116:104], Q = \host_if.clause_addr_r).
Adding EN signal on $flatten\host_if.$153 ($dff) from module bcp_accel_jtag (D = \host_if.rx_data_latched [7:0], Q = \host_if.ack_seq).
Adding SRST signal on $flatten\host_if.$151 ($dff) from module bcp_accel_jtag (D = $flatten\host_if.$procmux$718_Y, Q = \host_if.any_cmd_processed, rval = 1'0).
Adding EN signal on $flatten\host_if.$149 ($dff) from module bcp_accel_jtag (D = \host_if.jtag_rx, Q = \host_if.rx_data_latched).
Adding SRST signal on $flatten\host_if.$147 ($dff) from module bcp_accel_jtag (D = $flatten\host_if.$procmux$724_Y, Q = \host_if.cmd_pending, rval = 1'0).
Adding EN signal on $flatten\bcp.\impl_fifo.$38 ($dff) from module bcp_accel_jtag (D = $flatten\bcp.\impl_fifo.$13, Q = \bcp.impl_fifo.count).
Adding EN signal on $flatten\bcp.\impl_fifo.$40 ($dff) from module bcp_accel_jtag (D = $flatten\bcp.\impl_fifo.$procmux$232_Y, Q = \bcp.impl_fifo.wr_port__addr).
Adding SRST signal on $auto$ff.cc:337:slice$973 ($dffe) from module bcp_accel_jtag (D = $flatten\bcp.\impl_fifo.$10 [3:0], Q = \bcp.impl_fifo.wr_port__addr, rval = 4'0000).
Adding EN signal on $flatten\bcp.\impl_fifo.$42 ($dff) from module bcp_accel_jtag (D = $flatten\bcp.\impl_fifo.$procmux$227_Y, Q = \bcp.impl_fifo.rd_port__addr).
Adding SRST signal on $auto$ff.cc:337:slice$975 ($dffe) from module bcp_accel_jtag (D = $flatten\bcp.\impl_fifo.$12 [3:0], Q = \bcp.impl_fifo.rd_port__addr, rval = 4'0000).
Adding EN signal on $flatten\bcp.\evaluator.$60 ($dff) from module bcp_accel_jtag (D = \bcp.prefetcher.clause_id_out, Q = \bcp.evaluator.clause_id_reg).
Adding EN signal on $flatten\bcp.\evaluator.$62 ($dff) from module bcp_accel_jtag (D = \bcp.clause_mem.stage2_data [3:1], Q = \bcp.evaluator.size_reg).
Adding EN signal on $flatten\bcp.\evaluator.$64 ($dff) from module bcp_accel_jtag (D = \bcp.clause_mem.stage2_data [19:4], Q = \bcp.evaluator.lit_reg0).
Adding EN signal on $flatten\bcp.\evaluator.$66 ($dff) from module bcp_accel_jtag (D = \bcp.clause_mem.stage2_data [35:20], Q = \bcp.evaluator.lit_reg1).
Adding EN signal on $flatten\bcp.\evaluator.$68 ($dff) from module bcp_accel_jtag (D = \bcp.clause_mem.stage2_data [51:36], Q = \bcp.evaluator.lit_reg2).
Adding EN signal on $flatten\bcp.\evaluator.$70 ($dff) from module bcp_accel_jtag (D = \bcp.clause_mem.stage2_data [67:52], Q = \bcp.evaluator.lit_reg3).
Adding EN signal on $flatten\bcp.\evaluator.$72 ($dff) from module bcp_accel_jtag (D = \bcp.clause_mem.stage2_data [83:68], Q = \bcp.evaluator.lit_reg4).
Adding EN signal on $flatten\bcp.\evaluator.$74 ($dff) from module bcp_accel_jtag (D = $flatten\bcp.\evaluator.$27, Q = \bcp.evaluator.unassigned_count).
Adding EN signal on $flatten\bcp.\evaluator.$76 ($dff) from module bcp_accel_jtag (D = $flatten\bcp.\evaluator.$28, Q = \bcp.evaluator.last_unassigned_lit).
Adding EN signal on $flatten\bcp.\evaluator.$78 ($dff) from module bcp_accel_jtag (D = $flatten\bcp.\evaluator.$29, Q = \bcp.evaluator.satisfied).
Adding EN signal on $flatten\bcp.\evaluator.$80 ($dff) from module bcp_accel_jtag (D = $flatten\bcp.\evaluator.$30, Q = \bcp.evaluator.eval_state).
Adding EN signal on $flatten\bcp.\evaluator.$82 ($dff) from module bcp_accel_jtag (D = $flatten\bcp.\evaluator.$31, Q = \bcp.evaluator.lit_idx).
Adding EN signal on $flatten\bcp.$62 ($dff) from module bcp_accel_jtag (D = $flatten\bcp.$25, Q = \bcp.fsm_state).
Adding SRST signal on $flatten\bcp.$60 ($dff) from module bcp_accel_jtag (D = $flatten\bcp.$procmux$506_Y, Q = \bcp.wlm_done_seen, rval = 1'0).
Adding EN signal on $auto$ff.cc:337:slice$1054 ($sdff) from module bcp_accel_jtag (D = 1'1, Q = \bcp.wlm_done_seen).
Adding SRST signal on $flatten\bcp.$58 ($dff) from module bcp_accel_jtag (D = $flatten\bcp.$procmux$510_Y, Q = \bcp.conflict_clause_id, rval = 13'0000000000000).
Adding EN signal on $auto$ff.cc:337:slice$1056 ($sdff) from module bcp_accel_jtag (D = \bcp.push_reason, Q = \bcp.conflict_clause_id).
Adding SRST signal on $flatten\bcp.$56 ($dff) from module bcp_accel_jtag (D = $flatten\bcp.$procmux$514_Y, Q = \bcp.conflict, rval = 1'0).
Adding EN signal on $auto$ff.cc:337:slice$1058 ($sdff) from module bcp_accel_jtag (D = 1'1, Q = \bcp.conflict).
Adding SRST signal on $flatten\bcp.$54 ($dff) from module bcp_accel_jtag (D = $flatten\bcp.$procmux$520_Y, Q = \bcp.in_flight, rval = 7'0000000).
Adding EN signal on $auto$ff.cc:337:slice$1060 ($sdff) from module bcp_accel_jtag (D = $flatten\bcp.$procmux$520_Y, Q = \bcp.in_flight).
Adding EN signal on $flatten\bcp.\watch_mgr.$57 ($dff) from module bcp_accel_jtag (D = \bcp.watch_mgr.false_lit, Q = \bcp.watch_mgr.stored_lit).
Adding EN signal on $flatten\bcp.\watch_mgr.$59 ($dff) from module bcp_accel_jtag (D = $flatten\bcp.\watch_mgr.$24, Q = \bcp.watch_mgr.pipe_idx).
Adding EN signal on $flatten\bcp.\watch_mgr.$61 ($dff) from module bcp_accel_jtag (D = $flatten\bcp.\watch_mgr.$25, Q = \bcp.watch_mgr.output_count).
Adding EN signal on $flatten\bcp.\watch_mgr.$63 ($dff) from module bcp_accel_jtag (D = $flatten\bcp.\watch_mgr.$26, Q = \bcp.watch_mgr.fsm_state).
Adding EN signal on $flatten\bcp.\watch_mgr.$65 ($dff) from module bcp_accel_jtag (D = \bcp.watch_mem.rd_len, Q = \bcp.watch_mgr.watch_len).

2.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel_jtag..
Removed 89 unused cells and 89 unused wires.
<suppressed ~90 debug messages>

2.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel_jtag.
<suppressed ~13 debug messages>

2.13.9. Rerunning OPT passes. (Maybe there is more to do..)

2.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bcp_accel_jtag..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~228 debug messages>

2.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bcp_accel_jtag.
Performed a total of 0 changes.

2.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel_jtag'.
Computing hashes of 498 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
Computing hashes of 468 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
Computing hashes of 467 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
<suppressed ~93 debug messages>
Removed a total of 31 cells.

2.13.13. Executing OPT_DFF pass (perform DFF optimizations).

2.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel_jtag..
Removed 0 unused cells and 31 unused wires.
<suppressed ~1 debug messages>

2.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel_jtag.

2.13.16. Rerunning OPT passes. (Maybe there is more to do..)

2.13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bcp_accel_jtag..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~228 debug messages>

2.13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bcp_accel_jtag.
Performed a total of 0 changes.

2.13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel_jtag'.
Computing hashes of 467 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
Removed a total of 0 cells.

2.13.20. Executing OPT_DFF pass (perform DFF optimizations).

2.13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel_jtag..

2.13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel_jtag.

2.13.23. Finished fast OPT passes. (There is nothing left to do.)

2.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 2) from port B of cell bcp_accel_jtag.$auto$opt_dff.cc:235:make_patterns_logic$1081 ($ne).
Removed top 2 bits (of 3) from port B of cell bcp_accel_jtag.$auto$opt_dff.cc:235:make_patterns_logic$1051 ($ne).
Removed top 1 bits (of 2) from port B of cell bcp_accel_jtag.$auto$opt_dff.cc:235:make_patterns_logic$1049 ($ne).
Removed top 6 bits (of 16) from FF cell bcp_accel_jtag.$auto$ff.cc:337:slice$1007 ($dffe).
Removed top 1 bits (of 2) from port B of cell bcp_accel_jtag.$auto$opt_dff.cc:235:make_patterns_logic$1004 ($ne).
Removed top 1 bits (of 2) from port B of cell bcp_accel_jtag.$auto$opt_dff.cc:235:make_patterns_logic$896 ($ne).
Removed top 1 bits (of 2) from port B of cell bcp_accel_jtag.$auto$opt_dff.cc:235:make_patterns_logic$894 ($ne).
Removed top 7 bits (of 8) from port B of cell bcp_accel_jtag.$flatten\host_if.$procmux$677_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell bcp_accel_jtag.$flatten\host_if.$procmux$658_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell bcp_accel_jtag.$flatten\host_if.$procmux$648_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell bcp_accel_jtag.$flatten\host_if.$procmux$634_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell bcp_accel_jtag.$flatten\host_if.$procmux$619_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell bcp_accel_jtag.$flatten\host_if.$procmux$611_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell bcp_accel_jtag.$flatten\host_if.$procmux$599_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell bcp_accel_jtag.$flatten\host_if.$procmux$582_CMP0 ($eq).
Removed cell bcp_accel_jtag.$flatten\host_if.$procmux$575 ($mux).
Removed cell bcp_accel_jtag.$flatten\host_if.$procmux$570 ($mux).
Removed top 1 bits (of 3) from port B of cell bcp_accel_jtag.$flatten\host_if.$procmux$568_CMP0 ($eq).
Removed top 3 bits (of 16) from mux cell bcp_accel_jtag.$flatten\host_if.$procmux$565 ($mux).
Removed top 1 bits (of 29) from port Y of cell bcp_accel_jtag.$flatten\host_if.$110 ($sub).
Removed top 7 bits (of 8) from mux cell bcp_accel_jtag.$flatten\host_if.$83 ($mux).
Removed top 1 bits (of 6) from port Y of cell bcp_accel_jtag.$flatten\bcp.\impl_fifo.$27 ($add).
Removed top 1 bits (of 6) from port Y of cell bcp_accel_jtag.$flatten\bcp.\impl_fifo.$28 ($sub).
Removed top 1 bits (of 5) from port Y of cell bcp_accel_jtag.$flatten\bcp.\impl_fifo.$30 ($add).
Removed top 1 bits (of 5) from port Y of cell bcp_accel_jtag.$flatten\bcp.\impl_fifo.$32 ($add).
Removed top 2 bits (of 3) from port B of cell bcp_accel_jtag.$flatten\bcp.\evaluator.$procmux$351_CMP0 ($eq).
Removed top 1 bits (of 4) from port Y of cell bcp_accel_jtag.$flatten\bcp.\evaluator.$48 ($add).
Removed top 1 bits (of 4) from port Y of cell bcp_accel_jtag.$flatten\bcp.\evaluator.$51 ($add).
Removed top 6 bits (of 16) from mux cell bcp_accel_jtag.$flatten\bcp.\evaluator.$procmux$274 ($pmux).
Removed top 6 bits (of 16) from mux cell bcp_accel_jtag.$flatten\bcp.\evaluator.$procmux$276 ($mux).
Removed top 1 bits (of 2) from port B of cell bcp_accel_jtag.$flatten\bcp.\evaluator.$procmux$346_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell bcp_accel_jtag.$flatten\bcp.\evaluator.$procmux$349_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell bcp_accel_jtag.$flatten\bcp.\evaluator.$procmux$350_CMP0 ($eq).
Removed top 1 bits (of 8) from port Y of cell bcp_accel_jtag.$flatten\bcp.\watch_mgr.$49 ($add).
Removed top 1 bits (of 2) from port B of cell bcp_accel_jtag.$flatten\bcp.\watch_mgr.$procmux$492_CMP0 ($eq).
Removed top 1 bits (of 18) from port Y of cell bcp_accel_jtag.$flatten\bcp.\watch_mem.$6 ($add).
Removed top 1 bits (of 18) from port Y of cell bcp_accel_jtag.$flatten\bcp.\watch_mem.$8 ($add).
Removed top 1 bits (of 2) from port B of cell bcp_accel_jtag.$flatten\bcp.$procmux$502_CMP0 ($eq).
Removed top 1 bits (of 8) from port Y of cell bcp_accel_jtag.$flatten\bcp.$38 ($sub).
Removed top 1 bits (of 8) from port Y of cell bcp_accel_jtag.$flatten\bcp.$37 ($add).
Removed top 6 bits (of 16) from mux cell bcp_accel_jtag.$flatten\bcp.\evaluator.$procmux$272 ($mux).
Removed top 6 bits (of 16) from mux cell bcp_accel_jtag.$flatten\bcp.\evaluator.$procmux$347 ($pmux).
Removed top 6 bits (of 16) from FF cell bcp_accel_jtag.$auto$ff.cc:337:slice$995 ($dffe).
Removed top 6 bits (of 16) from FF cell bcp_accel_jtag.$auto$ff.cc:337:slice$992 ($dffe).
Removed top 6 bits (of 16) from FF cell bcp_accel_jtag.$auto$ff.cc:337:slice$989 ($dffe).
Removed top 6 bits (of 16) from FF cell bcp_accel_jtag.$auto$ff.cc:337:slice$986 ($dffe).
Removed top 6 bits (of 16) from FF cell bcp_accel_jtag.$auto$ff.cc:337:slice$983 ($dffe).
Removed top 6 bits (of 84) from FF cell bcp_accel_jtag.$flatten\bcp.\clause_mem.$5 ($dff).
Removed top 1 bits (of 8) from wire bcp_accel_jtag.$flatten\bcp.\watch_mgr.$12.
Removed top 6 bits (of 16) from wire bcp_accel_jtag.$flatten\bcp.\evaluator.$procmux$276_Y.
Removed top 6 bits (of 16) from wire bcp_accel_jtag.$flatten\bcp.\evaluator.$procmux$272_Y.
Removed top 6 bits (of 16) from wire bcp_accel_jtag.$flatten\bcp.\evaluator.$28.
Removed top 1 bits (of 8) from wire bcp_accel_jtag.$flatten\bcp.$9.
Removed top 1 bits (of 4) from wire bcp_accel_jtag.$flatten\bcp.\evaluator.$19.
Removed top 1 bits (of 4) from wire bcp_accel_jtag.$flatten\bcp.\evaluator.$16.
Removed top 1 bits (of 8) from wire bcp_accel_jtag.$flatten\bcp.$10.
Removed top 1 bits (of 5) from wire bcp_accel_jtag.$flatten\bcp.\impl_fifo.$12.
Removed top 1 bits (of 5) from wire bcp_accel_jtag.$flatten\bcp.\impl_fifo.$10.
Removed top 1 bits (of 6) from wire bcp_accel_jtag.$flatten\bcp.\impl_fifo.$8.
Removed top 1 bits (of 6) from wire bcp_accel_jtag.$flatten\bcp.\impl_fifo.$7.
Removed top 7 bits (of 8) from wire bcp_accel_jtag.$flatten\host_if.$5.
Removed top 1 bits (of 29) from wire bcp_accel_jtag.$flatten\host_if.$24.
Removed top 3 bits (of 16) from wire bcp_accel_jtag.$flatten\host_if.$procmux$565_Y.

2.15. Executing PEEPOPT pass (run peephole optimizers).

2.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel_jtag..
Removed 0 unused cells and 19 unused wires.
<suppressed ~1 debug messages>

2.17. Executing SHARE pass (SAT-based resource sharing).

2.18. Executing TECHMAP pass (map to technology primitives).

2.18.1. Executing Verilog-2005 frontend: /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/cmp2lut.v
Parsing Verilog input from `/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

2.18.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~114 debug messages>

2.19. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel_jtag.

2.20. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel_jtag..

2.21. Executing TECHMAP pass (map to technology primitives).

2.21.1. Executing Verilog-2005 frontend: /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/mul2dsp.v
Parsing Verilog input from `/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

2.21.2. Continuing TECHMAP pass.
Using template $paramod$4ca47fb6052dc7a94c46d57cd150e1027e32b974\_80_mul for cells of type $mul.
No more expansions possible.
<suppressed ~86 debug messages>

2.22. Executing TECHMAP pass (map to technology primitives).

2.22.1. Executing Verilog-2005 frontend: /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/dsp_map_18x18.v
Parsing Verilog input from `/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/dsp_map_18x18.v' to AST representation.
Generating RTLIL representation for module `$__MUL18X18'.
Successfully finished Verilog frontend.

2.22.2. Continuing TECHMAP pass.
Using template $paramod$d4225c01b5b9490b69aa1af0e58f81b853aea0ee$__MUL18X18 for cells of type $__MUL18X18.
No more expansions possible.
<suppressed ~24 debug messages>

2.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module bcp_accel_jtag:
  creating $macc model for $flatten\bcp.\watch_mgr.$49 ($add).
  creating $macc model for $flatten\bcp.\watch_mgr.$46 ($add).
  creating $macc model for $flatten\bcp.$37 ($add).
  creating $macc model for $flatten\bcp.$38 ($sub).
  creating $macc model for $flatten\bcp.\evaluator.$51 ($add).
  creating $macc model for $flatten\bcp.\evaluator.$49 ($sub).
  creating $macc model for $flatten\bcp.\evaluator.$48 ($add).
  creating $macc model for $flatten\bcp.\impl_fifo.$32 ($add).
  creating $macc model for $flatten\bcp.\impl_fifo.$30 ($add).
  creating $macc model for $flatten\bcp.\impl_fifo.$28 ($sub).
  creating $macc model for $flatten\bcp.\impl_fifo.$27 ($add).
  creating $macc model for $flatten\host_if.$110 ($sub).
  creating $macc model for $flatten\bcp.\watch_mem.$8 ($add).
  creating $macc model for $flatten\bcp.\watch_mem.$6 ($add).
  creating $alu model for $macc $flatten\bcp.\watch_mem.$6.
  creating $alu model for $macc $flatten\bcp.\watch_mem.$8.
  creating $alu model for $macc $flatten\host_if.$110.
  creating $alu model for $macc $flatten\bcp.\impl_fifo.$27.
  creating $alu model for $macc $flatten\bcp.\impl_fifo.$28.
  creating $alu model for $macc $flatten\bcp.\impl_fifo.$30.
  creating $alu model for $macc $flatten\bcp.\impl_fifo.$32.
  creating $alu model for $macc $flatten\bcp.\evaluator.$48.
  creating $alu model for $macc $flatten\bcp.\evaluator.$49.
  creating $alu model for $macc $flatten\bcp.\evaluator.$51.
  creating $alu model for $macc $flatten\bcp.$38.
  creating $alu model for $macc $flatten\bcp.$37.
  creating $alu model for $macc $flatten\bcp.\watch_mgr.$46.
  creating $alu model for $macc $flatten\bcp.\watch_mgr.$49.
  creating $alu model for $flatten\bcp.\watch_mgr.$48 ($lt): new $alu
  creating $alu model for $flatten\bcp.\watch_mgr.$47 ($ge): new $alu
  creating $alu model for $flatten\bcp.\watch_mgr.$43 ($lt): new $alu
  creating $alu model for $flatten\host_if.$106 ($ge): new $alu
  creating $alu model for $flatten\host_if.$107 ($le): new $alu
  creating $alu model for $flatten\host_if.$procmux$611_CMP0 ($eq): merged with $flatten\host_if.$107.
  creating $alu model for $flatten\host_if.$procmux$677_CMP0 ($eq): merged with $flatten\host_if.$106.
  creating $alu cell for $flatten\host_if.$107, $flatten\host_if.$procmux$611_CMP0: $auto$alumacc.cc:512:replace_alu$1134
  creating $alu cell for $flatten\host_if.$106, $flatten\host_if.$procmux$677_CMP0: $auto$alumacc.cc:512:replace_alu$1143
  creating $alu cell for $flatten\bcp.\watch_mgr.$43: $auto$alumacc.cc:512:replace_alu$1156
  creating $alu cell for $flatten\bcp.\watch_mgr.$47: $auto$alumacc.cc:512:replace_alu$1161
  creating $alu cell for $flatten\bcp.\watch_mgr.$48: $auto$alumacc.cc:512:replace_alu$1174
  creating $alu cell for $flatten\bcp.\watch_mgr.$49: $auto$alumacc.cc:512:replace_alu$1179
  creating $alu cell for $flatten\bcp.\watch_mgr.$46: $auto$alumacc.cc:512:replace_alu$1182
  creating $alu cell for $flatten\bcp.$37: $auto$alumacc.cc:512:replace_alu$1185
  creating $alu cell for $flatten\bcp.$38: $auto$alumacc.cc:512:replace_alu$1188
  creating $alu cell for $flatten\bcp.\evaluator.$51: $auto$alumacc.cc:512:replace_alu$1191
  creating $alu cell for $flatten\bcp.\evaluator.$49: $auto$alumacc.cc:512:replace_alu$1194
  creating $alu cell for $flatten\bcp.\evaluator.$48: $auto$alumacc.cc:512:replace_alu$1197
  creating $alu cell for $flatten\bcp.\impl_fifo.$32: $auto$alumacc.cc:512:replace_alu$1200
  creating $alu cell for $flatten\bcp.\impl_fifo.$30: $auto$alumacc.cc:512:replace_alu$1203
  creating $alu cell for $flatten\bcp.\impl_fifo.$28: $auto$alumacc.cc:512:replace_alu$1206
  creating $alu cell for $flatten\bcp.\impl_fifo.$27: $auto$alumacc.cc:512:replace_alu$1209
  creating $alu cell for $flatten\host_if.$110: $auto$alumacc.cc:512:replace_alu$1212
  creating $alu cell for $flatten\bcp.\watch_mem.$8: $auto$alumacc.cc:512:replace_alu$1215
  creating $alu cell for $flatten\bcp.\watch_mem.$6: $auto$alumacc.cc:512:replace_alu$1218
  created 19 $alu and 0 $macc cells.

2.24. Executing OPT pass (performing simple optimizations).

2.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel_jtag.
<suppressed ~8 debug messages>

2.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel_jtag'.
Computing hashes of 478 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
Computing hashes of 477 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

2.24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bcp_accel_jtag..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~224 debug messages>

2.24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bcp_accel_jtag.
    New input vector for $reduce_and cell $auto$opt_dff.cc:252:make_patterns_logic$942: { \host_if.cmd_pending $auto$alumacc.cc:528:replace_alu$1144 }
  Optimizing cells in module \bcp_accel_jtag.
Performed a total of 1 changes.

2.24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel_jtag'.
Computing hashes of 477 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
Removed a total of 0 cells.

2.24.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:337:slice$880 ($dffe) from module bcp_accel_jtag.
Setting constant 0-bit at position 1 on $auto$ff.cc:337:slice$880 ($dffe) from module bcp_accel_jtag.
Setting constant 0-bit at position 2 on $auto$ff.cc:337:slice$880 ($dffe) from module bcp_accel_jtag.
Setting constant 0-bit at position 3 on $auto$ff.cc:337:slice$880 ($dffe) from module bcp_accel_jtag.
Setting constant 0-bit at position 4 on $auto$ff.cc:337:slice$880 ($dffe) from module bcp_accel_jtag.
Setting constant 0-bit at position 5 on $auto$ff.cc:337:slice$880 ($dffe) from module bcp_accel_jtag.
Setting constant 0-bit at position 6 on $auto$ff.cc:337:slice$880 ($dffe) from module bcp_accel_jtag.
Setting constant 0-bit at position 13 on $auto$ff.cc:337:slice$877 ($dffe) from module bcp_accel_jtag.
Setting constant 0-bit at position 14 on $auto$ff.cc:337:slice$877 ($dffe) from module bcp_accel_jtag.
Setting constant 0-bit at position 15 on $auto$ff.cc:337:slice$877 ($dffe) from module bcp_accel_jtag.

2.24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel_jtag..
Removed 0 unused cells and 23 unused wires.
<suppressed ~1 debug messages>

2.24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel_jtag.

2.24.9. Rerunning OPT passes. (Maybe there is more to do..)

2.24.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bcp_accel_jtag..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~224 debug messages>

2.24.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bcp_accel_jtag.
Performed a total of 0 changes.

2.24.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel_jtag'.
Computing hashes of 476 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
Removed a total of 0 cells.

2.24.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 21 on $auto$ff.cc:337:slice$855 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 22 on $auto$ff.cc:337:slice$855 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 23 on $auto$ff.cc:337:slice$855 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 25 on $auto$ff.cc:337:slice$855 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 26 on $auto$ff.cc:337:slice$855 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 27 on $auto$ff.cc:337:slice$855 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 28 on $auto$ff.cc:337:slice$855 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 29 on $auto$ff.cc:337:slice$855 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 30 on $auto$ff.cc:337:slice$855 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 31 on $auto$ff.cc:337:slice$855 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 41 on $auto$ff.cc:337:slice$855 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 42 on $auto$ff.cc:337:slice$855 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 43 on $auto$ff.cc:337:slice$855 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 44 on $auto$ff.cc:337:slice$855 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 45 on $auto$ff.cc:337:slice$855 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 46 on $auto$ff.cc:337:slice$855 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 47 on $auto$ff.cc:337:slice$855 ($dff) from module bcp_accel_jtag.

2.24.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel_jtag..

2.24.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel_jtag.

2.24.16. Rerunning OPT passes. (Maybe there is more to do..)

2.24.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bcp_accel_jtag..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~224 debug messages>

2.24.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bcp_accel_jtag.
Performed a total of 0 changes.

2.24.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel_jtag'.
Computing hashes of 476 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
Removed a total of 0 cells.

2.24.20. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:337:slice$873 ($dffe) from module bcp_accel_jtag (D = { $flatten\host_if.$procmux$548_Y [118:112] $flatten\host_if.$procmux$548_Y [102:96] $flatten\host_if.$procmux$548_Y [94:92] }, Q = { \host_if.shift_reg [118:112] \host_if.shift_reg [102:96] \host_if.shift_reg [94:92] }, rval = 17'00000000000000000).

2.24.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel_jtag..

2.24.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel_jtag.

2.24.23. Rerunning OPT passes. (Maybe there is more to do..)

2.24.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bcp_accel_jtag..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~224 debug messages>

2.24.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bcp_accel_jtag.
Performed a total of 0 changes.

2.24.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel_jtag'.
Computing hashes of 477 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
Removed a total of 0 cells.

2.24.27. Executing OPT_DFF pass (perform DFF optimizations).

2.24.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel_jtag..

2.24.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel_jtag.

2.24.30. Finished fast OPT passes. (There is nothing left to do.)

2.25. Executing MEMORY pass.

2.25.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

2.25.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

2.25.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing bcp_accel_jtag.bcp.assign_mem.mem write port 0.
  Analyzing bcp_accel_jtag.bcp.impl_fifo.mem write port 0.

2.25.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

2.25.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\bcp.assign_mem.mem'[0] in module `\bcp_accel_jtag': no output FF found.
Checking read port `\bcp.impl_fifo.mem'[0] in module `\bcp_accel_jtag': no output FF found.
Checking read port address `\bcp.assign_mem.mem'[0] in module `\bcp_accel_jtag': no address FF found.
Checking read port address `\bcp.impl_fifo.mem'[0] in module `\bcp_accel_jtag': address FF has fully-defined init value, not supported.

2.25.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel_jtag..

2.25.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

2.25.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

2.25.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel_jtag..

2.25.10. Executing MEMORY_COLLECT pass (generating $mem cells).

2.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel_jtag..

2.27. Executing MEMORY_LIBMAP pass (mapping memories to cells).
mapping memory bcp_accel_jtag.bcp.impl_fifo.mem via $__TRELLIS_DPR16X4_
mapping memory bcp_accel_jtag.bcp.clause_mem.mem via $__DP16KD_
mapping memory bcp_accel_jtag.bcp.watch_mem.cid_mem via $__DP16KD_
mapping memory bcp_accel_jtag.bcp.watch_mem.len_mem via $__DP16KD_
mapping memory bcp_accel_jtag.bcp.assign_mem.mem via $__TRELLIS_DPR16X4_
<suppressed ~1579 debug messages>

2.28. Executing TECHMAP pass (map to technology primitives).

2.28.1. Executing Verilog-2005 frontend: /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/lutrams_map_trellis.v
Parsing Verilog input from `/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/lutrams_map_trellis.v' to AST representation.
Generating RTLIL representation for module `$__TRELLIS_DPR16X4_'.
Successfully finished Verilog frontend.

2.28.2. Executing Verilog-2005 frontend: /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/brams_map_16kd.v
Parsing Verilog input from `/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/brams_map_16kd.v' to AST representation.
Generating RTLIL representation for module `$__DP16KD_'.
Generating RTLIL representation for module `$__PDPW16KD_'.
Successfully finished Verilog frontend.

2.28.3. Continuing TECHMAP pass.
Using template $paramod$23110e440dd343be7ccff453e7838cea1dda03ba$__TRELLIS_DPR16X4_ for cells of type $__TRELLIS_DPR16X4_.
Using template $paramod$42f7a005d59182f78ec864539264964271974ecd$__TRELLIS_DPR16X4_ for cells of type $__TRELLIS_DPR16X4_.
Using template $paramod$eed5c07ccc20b30fea5f07adc53d361b0ef0f8bc$__DP16KD_ for cells of type $__DP16KD_.
Using template $paramod$b99d13011bae2fd5e48b61b83819a784fc9d6021$__DP16KD_ for cells of type $__DP16KD_.
Using template $paramod$b3da1b51266664d62ca2fa3f569723f73889e02c$__TRELLIS_DPR16X4_ for cells of type $__TRELLIS_DPR16X4_.
No more expansions possible.
<suppressed ~272 debug messages>

2.29. Executing OPT pass (performing simple optimizations).

2.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel_jtag.
<suppressed ~499 debug messages>

2.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel_jtag'.
Computing hashes of 612 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
Removed a total of 0 cells.

2.29.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:337:slice$998 ($dffe) from module bcp_accel_jtag (D = $flatten\bcp.\evaluator.$procmux$279_Y, Q = \bcp.evaluator.unassigned_count, rval = 3'000).
Adding SRST signal on $auto$ff.cc:337:slice$1007 ($dffe) from module bcp_accel_jtag (D = $auto$wreduce.cc:514:run$1111 [9:0], Q = \bcp.evaluator.last_unassigned_lit [9:0], rval = 10'0000000000).
Adding SRST signal on $auto$ff.cc:337:slice$1016 ($dffe) from module bcp_accel_jtag (D = $flatten\bcp.\evaluator.$procmux$269_Y, Q = \bcp.evaluator.satisfied, rval = 1'1).
Adding SRST signal on $auto$ff.cc:337:slice$1034 ($dffe) from module bcp_accel_jtag (D = $flatten\bcp.\evaluator.$procmux$241_Y, Q = \bcp.evaluator.lit_idx, rval = 3'000).
Adding SRST signal on $auto$ff.cc:337:slice$1084 ($dffe) from module bcp_accel_jtag (D = $flatten\bcp.\watch_mgr.$18 [6:1], Q = \bcp.watch_mgr.output_count [6:1], rval = 6'000000).
Adding SRST signal on $auto$ff.cc:337:slice$1084 ($dffe) from module bcp_accel_jtag (D = $flatten\bcp.\watch_mgr.$procmux$381_Y [0], Q = \bcp.watch_mgr.output_count [0], rval = 1'0).
Adding SRST signal on $auto$mem.cc:1646:emulate_read_first$1238 ($dff) from module bcp_accel_jtag (D = { \host_if.clause_lit4_r \host_if.clause_lit3_r \host_if.clause_lit2_r \host_if.clause_lit1_r \host_if.clause_lit0_r \host_if.clause_size_r \host_if.clause_sat_r }, Q = $auto$mem.cc:1642:emulate_read_first$1235, rval = 84'000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $auto$mem.cc:1647:emulate_read_first$1239 ($dff) from module bcp_accel_jtag (D = \host_if.clause_addr_r, Q = $auto$mem.cc:1643:emulate_read_first$1236, rval = 13'0000000000000).
Adding SRST signal on $auto$mem.cc:1646:emulate_read_first$1423 ($dff) from module bcp_accel_jtag (D = \host_if.wl_data_r, Q = $auto$mem.cc:1642:emulate_read_first$1420, rval = 13'0000000000000).
Adding SRST signal on $auto$mem.cc:1646:emulate_read_first$1815 ($dff) from module bcp_accel_jtag (D = \host_if.wl_len_r, Q = $auto$mem.cc:1642:emulate_read_first$1812, rval = 7'0000000).

2.29.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel_jtag..
Removed 15 unused cells and 3408 unused wires.
<suppressed ~81 debug messages>

2.29.5. Rerunning OPT passes. (Removed registers in this run.)

2.29.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel_jtag.

2.29.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel_jtag'.
Computing hashes of 600 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
Removed a total of 0 cells.

2.29.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$mem.cc:1647:emulate_read_first$1424 ($dff) from module bcp_accel_jtag (D = \host_if.wl_idx_r [1:0], Q = $auto$mem.cc:1643:emulate_read_first$1421 [1:0], rval = 2'00).

2.29.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel_jtag..

2.29.10. Rerunning OPT passes. (Removed registers in this run.)

2.29.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel_jtag.

2.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel_jtag'.
Computing hashes of 601 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
Removed a total of 0 cells.

2.29.13. Executing OPT_DFF pass (perform DFF optimizations).

2.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel_jtag..

2.29.15. Finished fast OPT passes.

2.30. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

2.31. Executing OPT pass (performing simple optimizations).

2.31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel_jtag.

2.31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel_jtag'.
Computing hashes of 601 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
Removed a total of 0 cells.

2.31.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bcp_accel_jtag..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~136 debug messages>

2.31.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bcp_accel_jtag.
    New ctrl vector for $pmux cell $flatten\bcp.\watch_mgr.$procmux$404: $auto$opt_reduce.cc:137:opt_pmux$2348
    Consolidated identical input bits for $mux cell $flatten\bcp.\evaluator.$procmux$331:
      Old ports: A=2'11, B=2'01, Y=$flatten\bcp.\evaluator.$procmux$331_Y
      New ports: A=1'1, B=1'0, Y=$flatten\bcp.\evaluator.$procmux$331_Y [1]
      New connections: $flatten\bcp.\evaluator.$procmux$331_Y [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\host_if.$procmux$601:
      Old ports: A=3'011, B=3'100, Y=$flatten\host_if.$procmux$601_Y
      New ports: A=2'01, B=2'10, Y={ $flatten\host_if.$procmux$601_Y [2] $flatten\host_if.$procmux$601_Y [0] }
      New connections: $flatten\host_if.$procmux$601_Y [1] = $flatten\host_if.$procmux$601_Y [0]
    Consolidated identical input bits for $pmux cell $flatten\host_if.$procmux$746:
      Old ports: A=8'00000000, B={ 23'00000001101100001100000 \host_if.conflict_reg }, Y=\host_if.rsp_status
      New ports: A=4'0000, B={ 11'00011010110 \host_if.conflict_reg }, Y={ \host_if.rsp_status [7:6] \host_if.rsp_status [4] \host_if.rsp_status [0] }
      New connections: { \host_if.rsp_status [5] \host_if.rsp_status [3:1] } = { \host_if.rsp_status [4] 3'000 }
  Optimizing cells in module \bcp_accel_jtag.
Performed a total of 4 changes.

2.31.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel_jtag'.
Computing hashes of 602 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
Removed a total of 0 cells.

2.31.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:337:slice$1067 ($dffe) from module bcp_accel_jtag (D = $auto$wreduce.cc:514:run$1109 [6:0], Q = \bcp.watch_mgr.pipe_idx, rval = 7'0000001).

2.31.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel_jtag..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

2.31.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel_jtag.

2.31.9. Rerunning OPT passes. (Maybe there is more to do..)

2.31.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bcp_accel_jtag..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~134 debug messages>

2.31.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bcp_accel_jtag.
Performed a total of 0 changes.

2.31.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel_jtag'.
Computing hashes of 601 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
Removed a total of 0 cells.

2.31.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 32 on $auto$ff.cc:337:slice$1222 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 33 on $auto$ff.cc:337:slice$1222 ($dff) from module bcp_accel_jtag.
Setting constant 0-bit at position 34 on $auto$ff.cc:337:slice$1222 ($dff) from module bcp_accel_jtag.

2.31.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel_jtag..

2.31.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel_jtag.

2.31.16. Rerunning OPT passes. (Maybe there is more to do..)

2.31.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bcp_accel_jtag..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~134 debug messages>

2.31.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bcp_accel_jtag.
Performed a total of 0 changes.

2.31.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel_jtag'.
Computing hashes of 601 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
Removed a total of 0 cells.

2.31.20. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:337:slice$1224 ($dffe) from module bcp_accel_jtag (D = $flatten\host_if.$procmux$548_Y [120], Q = \host_if.shift_reg [120], rval = 1'0).
Adding SRST signal on $auto$ff.cc:337:slice$1224 ($dffe) from module bcp_accel_jtag (D = \host_if.shift_reg [123:122], Q = \host_if.shift_reg [122:121], rval = 2'00).

2.31.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel_jtag..

2.31.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel_jtag.

2.31.23. Rerunning OPT passes. (Maybe there is more to do..)

2.31.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bcp_accel_jtag..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~134 debug messages>

2.31.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bcp_accel_jtag.
Performed a total of 0 changes.

2.31.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel_jtag'.
Computing hashes of 605 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
Computing hashes of 604 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

2.31.27. Executing OPT_DFF pass (perform DFF optimizations).

2.31.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel_jtag..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

2.31.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel_jtag.

2.31.30. Rerunning OPT passes. (Maybe there is more to do..)

2.31.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bcp_accel_jtag..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~134 debug messages>

2.31.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bcp_accel_jtag.
Performed a total of 0 changes.

2.31.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel_jtag'.
Computing hashes of 604 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
Removed a total of 0 cells.

2.31.34. Executing OPT_DFF pass (perform DFF optimizations).

2.31.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel_jtag..

2.31.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel_jtag.

2.31.37. Finished fast OPT passes. (There is nothing left to do.)

2.32. Executing TECHMAP pass (map to technology primitives).

2.32.1. Executing Verilog-2005 frontend: /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/techmap.v
Parsing Verilog input from `/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `$__div_mod_u'.
Generating RTLIL representation for module `$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `$connect'.
Generating RTLIL representation for module `$input_port'.
Successfully finished Verilog frontend.

2.32.2. Executing Verilog-2005 frontend: /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v
Parsing Verilog input from `/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v' to AST representation.
Generating RTLIL representation for module `\_80_ccu2c_alu'.
Successfully finished Verilog frontend.

2.32.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $bmux.
Using template $paramod$2407ada40cc3dda6c6015be2b49b748cddb5a800\_90_demux for cells of type $demux.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_demux for cells of type $demux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_demux for cells of type $demux.
Using template $paramod$b756e651b7db7aeb455331d9a2df073db93fcc2e\_90_pmux for cells of type $pmux.
Using template $paramod$3ffae68224a0ade99241fd2af2f6b2f7e5dd9462\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$5546fdacc672a3d7dd1c41165b00804f01545b36\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$dc04b7d98e503a7bab16fce2df70e6e2c5ca34d6\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using template $paramod$1a9b2adc0e90ccf2d22dba8d72430d10741e65ed\_90_alu for cells of type $alu.
Using template $paramod$10ed987432f06055e5279101f9ec60a49861b43c\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$103b4016182df467cceab67bcf3e18e6361ec0fd\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$0a77e3c00010cb33e399decd813a7380c6e25cba\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$dbcdc7e8aa1a4080cea2deda6fdc8772064f4d90\_80_ccu2c_alu for cells of type $alu.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod$befd47b1c77b68561d11d0cb61a0fae29b79f34c\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$403a3c2fa431a154c52a6a5429d7a6260b5d144f\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$4504179771182265d0fe43701f70377fc04ca361\_80_ccu2c_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $sdffe.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$d31bf4d7d72e59528d18fbd4f322e9d608532043\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using template $paramod$3171ea4716c50ac6de78b1d4e41f62d66e1a1596\_90_pmux for cells of type $pmux.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$effaf36432c334223db2ff0ecd7fefb10188d957\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $pos.
Using template $paramod$5d1d2614b24accd0f9d06c4779fd9ef771faf494\_90_demux for cells of type $demux.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000100 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000011 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
No more expansions possible.
<suppressed ~1983 debug messages>

2.33. Executing OPT pass (performing simple optimizations).

2.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel_jtag.
<suppressed ~3745 debug messages>

2.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel_jtag'.
Computing hashes of 3904 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
Computing hashes of 3814 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
Computing hashes of 3800 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
Computing hashes of 3798 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
<suppressed ~318 debug messages>
Removed a total of 106 cells.

2.33.3. Executing OPT_DFF pass (perform DFF optimizations).

2.33.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel_jtag..
Removed 536 unused cells and 1553 unused wires.
<suppressed ~538 debug messages>

2.33.5. Finished fast OPT passes.

2.34. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel_jtag..

2.35. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

2.36. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel_jtag'.
Computing hashes of 3602 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
Computing hashes of 3359 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
Computing hashes of 3339 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
<suppressed ~789 debug messages>
Removed a total of 263 cells.

2.37. Executing TECHMAP pass (map to technology primitives).

2.37.1. Executing Verilog-2005 frontend: /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v
Parsing Verilog input from `/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v' to AST representation.
Generating RTLIL representation for module `$_DFF_N_'.
Generating RTLIL representation for module `$_DFF_P_'.
Generating RTLIL representation for module `$_DFFE_NN_'.
Generating RTLIL representation for module `$_DFFE_PN_'.
Generating RTLIL representation for module `$_DFFE_NP_'.
Generating RTLIL representation for module `$_DFFE_PP_'.
Generating RTLIL representation for module `$_DFF_NP0_'.
Generating RTLIL representation for module `$_DFF_NP1_'.
Generating RTLIL representation for module `$_DFF_PP0_'.
Generating RTLIL representation for module `$_DFF_PP1_'.
Generating RTLIL representation for module `$_SDFF_NP0_'.
Generating RTLIL representation for module `$_SDFF_NP1_'.
Generating RTLIL representation for module `$_SDFF_PP0_'.
Generating RTLIL representation for module `$_SDFF_PP1_'.
Generating RTLIL representation for module `$_DFFE_NP0P_'.
Generating RTLIL representation for module `$_DFFE_NP1P_'.
Generating RTLIL representation for module `$_DFFE_PP0P_'.
Generating RTLIL representation for module `$_DFFE_PP1P_'.
Generating RTLIL representation for module `$_DFFE_NP0N_'.
Generating RTLIL representation for module `$_DFFE_NP1N_'.
Generating RTLIL representation for module `$_DFFE_PP0N_'.
Generating RTLIL representation for module `$_DFFE_PP1N_'.
Generating RTLIL representation for module `$_SDFFE_NP0P_'.
Generating RTLIL representation for module `$_SDFFE_NP1P_'.
Generating RTLIL representation for module `$_SDFFE_PP0P_'.
Generating RTLIL representation for module `$_SDFFE_PP1P_'.
Generating RTLIL representation for module `$_SDFFE_NP0N_'.
Generating RTLIL representation for module `$_SDFFE_NP1N_'.
Generating RTLIL representation for module `$_SDFFE_PP0N_'.
Generating RTLIL representation for module `$_SDFFE_PP1N_'.
Generating RTLIL representation for module `$_ALDFF_NP_'.
Generating RTLIL representation for module `$_ALDFF_PP_'.
Generating RTLIL representation for module `$_ALDFFE_NPN_'.
Generating RTLIL representation for module `$_ALDFFE_NPP_'.
Generating RTLIL representation for module `$_ALDFFE_PPN_'.
Generating RTLIL representation for module `$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

2.37.2. Continuing TECHMAP pass.
Using template IB for cells of type IB.
Using template $paramod$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFF_P_.
Using template $paramod$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFFE_PP_.
Using template $_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template $_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template $_SDFFE_PP0N_ for cells of type $_SDFFE_PP0N_.
Using template $paramod$_DFFE_PN_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFFE_PN_.
Using template $paramod$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PP_.
Using template $paramod$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFF_P_.
Using template $paramod$9a2269bd69ed96c519eeb284ffb51a5ff01e36e5\FD1S3AX for cells of type FD1S3AX.
Using template OBZ for cells of type OBZ.
No more expansions possible.
<suppressed ~1409 debug messages>

2.38. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel_jtag.
<suppressed ~87 debug messages>

2.39. Executing SIMPLEMAP pass (map simple cells to gate primitives).

2.40. Executing LATTICE_GSR pass (implement FF init values).
Handling GSR in bcp_accel_jtag.
<suppressed ~1 debug messages>

2.41. Executing ATTRMVCP pass (move or copy attributes).

2.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel_jtag..
Removed 0 unused cells and 6558 unused wires.
<suppressed ~1 debug messages>

2.43. Executing TECHMAP pass (map to technology primitives).

2.43.1. Executing Verilog-2005 frontend: /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/latches_map.v
Parsing Verilog input from `/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/latches_map.v' to AST representation.
Generating RTLIL representation for module `$_DLATCH_N_'.
Generating RTLIL representation for module `$_DLATCH_P_'.
Successfully finished Verilog frontend.

2.43.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

2.44. Executing ABC9 pass.

2.44.1. Executing ABC9_OPS pass (helper functions for ABC9).

2.44.2. Executing ABC9_OPS pass (helper functions for ABC9).

2.44.3. Executing PROC pass (convert processes to netlists).

2.44.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:151$12822'.
Cleaned up 1 empty switch.

2.44.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:159$12823 in module $paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.
Removed a total of 0 dead cases.

2.44.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 22 assignments to connections.

2.44.3.4. Executing PROC_INIT pass (extract init attributes).

2.44.3.5. Executing PROC_ARST pass (detect async resets in processes).

2.44.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

2.44.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12847'.
Creating decoders for process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:159$12823'.
     1/3: $1$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:161$12821_EN[3:0]$12829
     2/3: $1$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:161$12821_DATA[3:0]$12828
     3/3: $1$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:161$12821_ADDR[3:0]$12827
Creating decoders for process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:151$12822'.

2.44.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.\i' from process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12847'.
No latch inferred for signal `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12805_EN' from process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12847'.
No latch inferred for signal `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12806_EN' from process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12847'.
No latch inferred for signal `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12807_EN' from process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12847'.
No latch inferred for signal `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12808_EN' from process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12847'.
No latch inferred for signal `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12809_EN' from process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12847'.
No latch inferred for signal `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12810_EN' from process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12847'.
No latch inferred for signal `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12811_EN' from process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12847'.
No latch inferred for signal `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12812_EN' from process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12847'.
No latch inferred for signal `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12813_EN' from process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12847'.
No latch inferred for signal `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12814_EN' from process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12847'.
No latch inferred for signal `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12815_EN' from process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12847'.
No latch inferred for signal `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12816_EN' from process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12847'.
No latch inferred for signal `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12817_EN' from process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12847'.
No latch inferred for signal `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12818_EN' from process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12847'.
No latch inferred for signal `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12819_EN' from process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12847'.
No latch inferred for signal `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12820_EN' from process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12847'.
No latch inferred for signal `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.\muxwre' from process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:151$12822'.

2.44.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:161$12821_ADDR' using process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:159$12823'.
  created $dff cell `$procdff$12873' with positive edge clock.
Creating register for signal `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:161$12821_DATA' using process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:159$12823'.
  created $dff cell `$procdff$12874' with positive edge clock.
Creating register for signal `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:161$12821_EN' using process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:159$12823'.
  created $dff cell `$procdff$12875' with positive edge clock.

2.44.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.44.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12847'.
Found and cleaned up 1 empty switch in `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:159$12823'.
Removing empty process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:159$12823'.
Removing empty process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:151$12822'.
Cleaned up 1 empty switch.

2.44.4. Executing PROC pass (convert processes to netlists).

2.44.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:151$12894'.
Cleaned up 1 empty switch.

2.44.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:159$12895 in module $paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.
Removed a total of 0 dead cases.

2.44.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 22 assignments to connections.

2.44.4.4. Executing PROC_INIT pass (extract init attributes).

2.44.4.5. Executing PROC_ARST pass (detect async resets in processes).

2.44.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

2.44.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12919'.
Creating decoders for process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:159$12895'.
     1/3: $1$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:161$12893_EN[3:0]$12901
     2/3: $1$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:161$12893_DATA[3:0]$12900
     3/3: $1$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:161$12893_ADDR[3:0]$12899
Creating decoders for process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:151$12894'.

2.44.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.\i' from process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12919'.
No latch inferred for signal `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12877_EN' from process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12919'.
No latch inferred for signal `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12878_EN' from process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12919'.
No latch inferred for signal `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12879_EN' from process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12919'.
No latch inferred for signal `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12880_EN' from process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12919'.
No latch inferred for signal `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12881_EN' from process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12919'.
No latch inferred for signal `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12882_EN' from process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12919'.
No latch inferred for signal `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12883_EN' from process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12919'.
No latch inferred for signal `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12884_EN' from process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12919'.
No latch inferred for signal `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12885_EN' from process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12919'.
No latch inferred for signal `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12886_EN' from process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12919'.
No latch inferred for signal `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12887_EN' from process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12919'.
No latch inferred for signal `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12888_EN' from process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12919'.
No latch inferred for signal `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12889_EN' from process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12919'.
No latch inferred for signal `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12890_EN' from process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12919'.
No latch inferred for signal `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12891_EN' from process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12919'.
No latch inferred for signal `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12892_EN' from process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12919'.
No latch inferred for signal `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.\muxwre' from process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:151$12894'.

2.44.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:161$12893_ADDR' using process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:159$12895'.
  created $dff cell `$procdff$12945' with positive edge clock.
Creating register for signal `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:161$12893_DATA' using process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:159$12895'.
  created $dff cell `$procdff$12946' with positive edge clock.
Creating register for signal `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:161$12893_EN' using process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:159$12895'.
  created $dff cell `$procdff$12947' with positive edge clock.

2.44.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.44.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12919'.
Found and cleaned up 1 empty switch in `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:159$12895'.
Removing empty process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:159$12895'.
Removing empty process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:151$12894'.
Cleaned up 1 empty switch.

2.44.5. Executing PROC pass (convert processes to netlists).

2.44.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:151$12966'.
Cleaned up 1 empty switch.

2.44.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:159$12967 in module $paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.
Removed a total of 0 dead cases.

2.44.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 22 assignments to connections.

2.44.5.4. Executing PROC_INIT pass (extract init attributes).

2.44.5.5. Executing PROC_ARST pass (detect async resets in processes).

2.44.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

2.44.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12991'.
Creating decoders for process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:159$12967'.
     1/3: $1$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:161$12965_EN[3:0]$12973
     2/3: $1$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:161$12965_DATA[3:0]$12972
     3/3: $1$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:161$12965_ADDR[3:0]$12971
Creating decoders for process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:151$12966'.

2.44.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.\i' from process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12991'.
No latch inferred for signal `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12949_EN' from process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12991'.
No latch inferred for signal `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12950_EN' from process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12991'.
No latch inferred for signal `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12951_EN' from process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12991'.
No latch inferred for signal `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12952_EN' from process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12991'.
No latch inferred for signal `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12953_EN' from process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12991'.
No latch inferred for signal `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12954_EN' from process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12991'.
No latch inferred for signal `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12955_EN' from process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12991'.
No latch inferred for signal `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12956_EN' from process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12991'.
No latch inferred for signal `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12957_EN' from process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12991'.
No latch inferred for signal `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12958_EN' from process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12991'.
No latch inferred for signal `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12959_EN' from process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12991'.
No latch inferred for signal `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12960_EN' from process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12991'.
No latch inferred for signal `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12961_EN' from process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12991'.
No latch inferred for signal `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12962_EN' from process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12991'.
No latch inferred for signal `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12963_EN' from process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12991'.
No latch inferred for signal `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12964_EN' from process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12991'.
No latch inferred for signal `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.\muxwre' from process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:151$12966'.

2.44.5.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:161$12965_ADDR' using process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:159$12967'.
  created $dff cell `$procdff$13017' with positive edge clock.
Creating register for signal `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:161$12965_DATA' using process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:159$12967'.
  created $dff cell `$procdff$13018' with positive edge clock.
Creating register for signal `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:161$12965_EN' using process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:159$12967'.
  created $dff cell `$procdff$13019' with positive edge clock.

2.44.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.44.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12991'.
Found and cleaned up 1 empty switch in `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:159$12967'.
Removing empty process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:159$12967'.
Removing empty process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:151$12966'.
Cleaned up 1 empty switch.

2.44.6. Executing PROC pass (convert processes to netlists).

2.44.6.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.44.6.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:282$13028 in module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.
Removed a total of 0 dead cases.

2.44.6.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

2.44.6.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:278$13029'.
  Set init value: \Q = 1'0

2.44.6.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \muxlsr in `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:282$13028'.

2.44.6.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

2.44.6.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:278$13029'.
Creating decoders for process `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:282$13028'.
     1/1: $0\Q[0:0]

2.44.6.8. Executing PROC_DLATCH pass (convert process syncs to latches).

2.44.6.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.\Q' using process `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:282$13028'.
  created $adff cell `$procdff$13034' with positive edge clock and positive level reset.

2.44.6.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.44.6.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:278$13029'.
Found and cleaned up 1 empty switch in `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:282$13028'.
Removing empty process `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:282$13028'.
Cleaned up 1 empty switch.

2.44.7. Executing SCC pass (detecting logic loops).
Found an SCC: $auto$ff.cc:337:slice$4326
Found an SCC: $auto$simplemap.cc:256:simplemap_logbin$8626 $auto$simplemap.cc:256:simplemap_logbin$8625 $auto$simplemap.cc:256:simplemap_logbin$8546 $auto$simplemap.cc:256:simplemap_logbin$8545 $auto$ff.cc:337:slice$2527 $auto$ff.cc:337:slice$2526 $auto$ff.cc:337:slice$2525 $auto$ff.cc:337:slice$2524 $auto$ff.cc:337:slice$2523 $auto$simplemap.cc:157:simplemap_reduce$4049 $auto$simplemap.cc:157:simplemap_reduce$4046 $auto$simplemap.cc:157:simplemap_reduce$4102 $auto$simplemap.cc:157:simplemap_reduce$4100 $auto$simplemap.cc:46:simplemap_not$3864 $auto$simplemap.cc:256:simplemap_logbin$8543 $auto$simplemap.cc:256:simplemap_logbin$8544 $auto$alumacc.cc:512:replace_alu$1174.slice[4].ccu2c_i $auto$alumacc.cc:512:replace_alu$1174.slice[2].ccu2c_i $auto$alumacc.cc:512:replace_alu$1174.slice[0].ccu2c_i $auto$simplemap.cc:157:simplemap_reduce$4045 $auto$simplemap.cc:157:simplemap_reduce$4072 $auto$simplemap.cc:157:simplemap_reduce$4070 $auto$simplemap.cc:46:simplemap_not$3922 $auto$simplemap.cc:256:simplemap_logbin$8623 $auto$simplemap.cc:256:simplemap_logbin$8624 $auto$alumacc.cc:512:replace_alu$1156.slice[4].ccu2c_i $auto$alumacc.cc:512:replace_alu$1156.slice[2].ccu2c_i $auto$alumacc.cc:512:replace_alu$1156.slice[0].ccu2c_i $auto$ff.cc:337:slice$2522 $auto$dfflegalize.cc:941:flip_pol$11384 $auto$ff.cc:573:convert_ce_over_srst$11418 $auto$simplemap.cc:157:simplemap_reduce$4051 $auto$simplemap.cc:157:simplemap_reduce$4048
Found an SCC: $auto$ff.cc:337:slice$4626 $auto$simplemap.cc:157:simplemap_reduce$4625
Found an SCC: $auto$ff.cc:337:slice$2664 $auto$ff.cc:567:convert_ce_over_srst$11416 $auto$ff.cc:337:slice$2673 $auto$ff.cc:337:slice$2672 $auto$simplemap.cc:198:logic_reduce$6425 $auto$simplemap.cc:198:logic_reduce$6422 $auto$ff.cc:337:slice$2671 $auto$ff.cc:337:slice$2670 $auto$simplemap.cc:198:logic_reduce$6421 $auto$ff.cc:337:slice$2669 $auto$simplemap.cc:157:simplemap_reduce$2666 $auto$simplemap.cc:227:simplemap_lognot$6428 $auto$simplemap.cc:198:logic_reduce$6427 $auto$simplemap.cc:198:logic_reduce$6424 $auto$simplemap.cc:198:logic_reduce$6420 $auto$ff.cc:337:slice$2668 $auto$ff.cc:567:convert_ce_over_srst$11148 $auto$simplemap.cc:157:simplemap_reduce$4040 $auto$simplemap.cc:157:simplemap_reduce$4092 $auto$simplemap.cc:157:simplemap_reduce$4090
Found an SCC: $auto$opt_expr.cc:609:replace_const_cells$10700 $auto$ff.cc:337:slice$4314 $auto$simplemap.cc:157:simplemap_reduce$5715 $auto$opt_expr.cc:609:replace_const_cells$10702 $auto$ff.cc:337:slice$4313 $auto$opt_expr.cc:609:replace_const_cells$10704 $auto$ff.cc:337:slice$4312 $auto$simplemap.cc:157:simplemap_reduce$5717 $auto$simplemap.cc:157:simplemap_reduce$5714 $auto$opt_expr.cc:609:replace_const_cells$10706 $auto$ff.cc:337:slice$4311 $auto$dfflegalize.cc:941:flip_pol$11080 $auto$ff.cc:573:convert_ce_over_srst$11432
Found an SCC: $auto$opt_expr.cc:609:replace_const_cells$10708 $auto$ff.cc:337:slice$4318 $auto$simplemap.cc:157:simplemap_reduce$5700 $auto$opt_expr.cc:609:replace_const_cells$10710 $auto$ff.cc:337:slice$4317 $auto$opt_expr.cc:609:replace_const_cells$10712 $auto$ff.cc:337:slice$4316 $auto$simplemap.cc:157:simplemap_reduce$5702 $auto$simplemap.cc:157:simplemap_reduce$5699 $auto$opt_expr.cc:609:replace_const_cells$10714 $auto$ff.cc:337:slice$4315 $auto$dfflegalize.cc:941:flip_pol$11068 $auto$ff.cc:573:convert_ce_over_srst$11436
Found an SCC: $auto$simplemap.cc:157:simplemap_reduce$5794 $auto$simplemap.cc:106:simplemap_bitop$5788 $auto$ff.cc:337:slice$2676 $auto$simplemap.cc:106:simplemap_bitop$5787 $auto$ff.cc:337:slice$2675 $auto$simplemap.cc:157:simplemap_reduce$5793 $auto$simplemap.cc:106:simplemap_bitop$5786 $auto$ff.cc:337:slice$2674 $auto$ff.cc:567:convert_ce_over_srst$11144 $auto$simplemap.cc:157:simplemap_reduce$4180 $auto$simplemap.cc:157:simplemap_reduce$4177 $auto$simplemap.cc:157:simplemap_reduce$4194 $auto$simplemap.cc:157:simplemap_reduce$5796
Found an SCC: $auto$simplemap.cc:157:simplemap_reduce$4576 $auto$ff.cc:337:slice$4577
Found an SCC: $auto$simplemap.cc:157:simplemap_reduce$4613 $auto$ff.cc:337:slice$4614
Found an SCC: $auto$ff.cc:337:slice$4643 $auto$simplemap.cc:157:simplemap_reduce$4641
Found 10 SCCs in module bcp_accel_jtag.
Found 10 SCCs.

2.44.8. Executing ABC9_OPS pass (helper functions for ABC9).

2.44.9. Executing TECHMAP pass (map to technology primitives).

2.44.9.1. Executing Verilog-2005 frontend: /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/techmap.v
Parsing Verilog input from `/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `$__div_mod_u'.
Generating RTLIL representation for module `$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `$connect'.
Generating RTLIL representation for module `$input_port'.
Successfully finished Verilog frontend.

2.44.9.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~174 debug messages>

2.44.10. Executing OPT pass (performing simple optimizations).

2.44.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.
Optimizing module $paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.
Optimizing module $paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.
Optimizing module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.

2.44.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4'.
Computing hashes of 2 cells of `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4'.
Finding duplicate cells in `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4'.
Finding identical cells in module `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4'.
Computing hashes of 2 cells of `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4'.
Finding duplicate cells in `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4'.
Finding identical cells in module `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4'.
Computing hashes of 2 cells of `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4'.
Finding duplicate cells in `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4'.
Finding identical cells in module `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF'.
Computing hashes of 2 cells of `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF'.
Finding duplicate cells in `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF'.
Removed a total of 0 cells.

2.44.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

2.44.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.
  Optimizing cells in module $paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.
  Optimizing cells in module $paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.
  Optimizing cells in module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.
Performed a total of 0 changes.

2.44.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4'.
Computing hashes of 2 cells of `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4'.
Finding duplicate cells in `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4'.
Finding identical cells in module `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4'.
Computing hashes of 2 cells of `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4'.
Finding duplicate cells in `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4'.
Finding identical cells in module `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4'.
Computing hashes of 2 cells of `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4'.
Finding duplicate cells in `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4'.
Finding identical cells in module `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF'.
Computing hashes of 2 cells of `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF'.
Finding duplicate cells in `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF'.
Removed a total of 0 cells.

2.44.10.6. Executing OPT_DFF pass (perform DFF optimizations).

2.44.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4..
Finding unused cells or wires in module $paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4..
Finding unused cells or wires in module $paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4..
Finding unused cells or wires in module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF..

2.44.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.
Optimizing module $paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.
Optimizing module $paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.
Optimizing module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.

2.44.10.9. Finished fast OPT passes. (There is nothing left to do.)

2.44.11. Executing TECHMAP pass (map to technology primitives).

2.44.11.1. Executing Verilog-2005 frontend: /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/abc9_map.v
Parsing Verilog input from `/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/abc9_map.v' to AST representation.
Successfully finished Verilog frontend.

2.44.11.2. Continuing TECHMAP pass.
Using template $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF for cells of type $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.
Using template $paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4 for cells of type $paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.
Using template $paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4 for cells of type $paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.
Using template $paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4 for cells of type $paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.
No more expansions possible.
<suppressed ~46 debug messages>

2.44.12. Executing Verilog-2005 frontend: /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/abc9_model.v
Parsing Verilog input from `/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

2.44.13. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

2.44.14. Executing ABC9_OPS pass (helper functions for ABC9).

2.44.15. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

2.44.16. Executing TECHMAP pass (map to technology primitives).

2.44.16.1. Executing Verilog-2005 frontend: /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/techmap.v
Parsing Verilog input from `/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `$__div_mod_u'.
Generating RTLIL representation for module `$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `$connect'.
Generating RTLIL representation for module `$input_port'.
Successfully finished Verilog frontend.

2.44.16.2. Continuing TECHMAP pass.
Using template $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C for cells of type $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\LUT2\INIT=4'1010 for cells of type LUT2.
Using template $paramod\LUT4\INIT=16'1001011010101010 for cells of type LUT4.
Using extmapper simplemap for cells of type $mux.
No more expansions possible.
<suppressed ~213 debug messages>

2.44.17. Executing OPT pass (performing simple optimizations).

2.44.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel_jtag.
<suppressed ~18 debug messages>

2.44.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel_jtag'.
Computing hashes of 59 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
Computing hashes of 57 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

2.44.17.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bcp_accel_jtag..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

2.44.17.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bcp_accel_jtag.
Performed a total of 0 changes.

2.44.17.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel_jtag'.
Computing hashes of 57 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
Removed a total of 0 cells.

2.44.17.6. Executing OPT_DFF pass (perform DFF optimizations).

2.44.17.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel_jtag..
Removed 0 unused cells and 55 unused wires.
<suppressed ~1 debug messages>

2.44.17.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel_jtag.

2.44.17.9. Rerunning OPT passes. (Maybe there is more to do..)

2.44.17.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bcp_accel_jtag..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

2.44.17.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bcp_accel_jtag.
Performed a total of 0 changes.

2.44.17.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel_jtag'.
Computing hashes of 57 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
Removed a total of 0 cells.

2.44.17.13. Executing OPT_DFF pass (perform DFF optimizations).

2.44.17.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel_jtag..

2.44.17.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel_jtag.

2.44.17.16. Finished fast OPT passes. (There is nothing left to do.)

2.44.18. Executing AIGMAP pass (map logic to AIG).
Module bcp_accel_jtag: replaced 18 cells with 120 new cells, skipped 39 cells.
  replaced 3 cell types:
      14 $_MUX_
       2 $_OR_
       2 $_XOR_
  not replaced 3 cell types:
       4 $_AND_
       4 $_NOT_
      31 $specify2

2.44.19. Executing AIGMAP pass (map logic to AIG).
Module bcp_accel_jtag: replaced 1377 cells with 8703 new cells, skipped 1990 cells.
  replaced 4 cell types:
    1003 $_MUX_
       3 $_ORNOT_
     308 $_OR_
      63 $_XOR_
  not replaced 19 cell types:
     268 $_AND_
     131 $_NOT_
       1 $__ABC9_SCC_BREAKER
      38 $scopeinfo
       1 SGSR
    1260 TRELLIS_FF
       1 JTAGG
      10 TRELLIS_IO
     128 DP16KD
       2 MULT18X18D
      70 $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C
      32 $paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4
       1 $paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4
       5 $paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4
       2 $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF
      32 $paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4_$abc9_byp
       1 $paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4_$abc9_byp
       5 $paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4_$abc9_byp
       2 $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF_$abc9_byp

2.44.19.1. Executing ABC9_OPS pass (helper functions for ABC9).

2.44.19.2. Executing ABC9_OPS pass (helper functions for ABC9).

2.44.19.3. Executing XAIGER backend.
<suppressed ~11 debug messages>
Extracted 3777 AND gates and 11795 wires from module `bcp_accel_jtag' to a netlist network with 1785 inputs and 1334 outputs.

2.44.19.4. Executing ABC9_EXE pass (technology mapping using ABC9).

2.44.19.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ======== ABC command line "source <abc-temp-dir>/abc.script"
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =   1785/   1334  and =    2880  lev =   24 (1.47)  mem = 0.10 MB  box = 110  bb = 40
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f -r 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =   1785/   1334  and =    3937  lev =   21 (1.24)  mem = 0.11 MB  ch =  562  box = 110  bb = 40
ABC: cst =       0  cls =    482  lit =     562  unused =    5042  proof =     0
ABC: + &if -W 300 -v 
ABC: K = 7. Memory (bytes): Truth =    0. Cut =   64. Obj =  148. Set =  672. CutMin = no
ABC: Node =    3937.  Ch =   482.  Total mem =    1.31 MB. Peak cut mem =    0.05 MB.
ABC: P:  Del = 4682.00.  Ar =    2313.0.  Edge =     3216.  Cut =    35702.  T =     0.00 sec
ABC: P:  Del = 4602.00.  Ar =    2257.0.  Edge =     3166.  Cut =    35479.  T =     0.00 sec
ABC: P:  Del = 4602.00.  Ar =    1078.0.  Edge =     3050.  Cut =    54652.  T =     0.01 sec
ABC: F:  Del = 4595.00.  Ar =     967.0.  Edge =     2910.  Cut =    49072.  T =     0.00 sec
ABC: A:  Del = 4595.00.  Ar =     937.0.  Edge =     2799.  Cut =    48214.  T =     0.01 sec
ABC: A:  Del = 4595.00.  Ar =     925.0.  Edge =     2791.  Cut =    50270.  T =     0.01 sec
ABC: Total time =     0.03 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =   1785/   1334  and =    2470  lev =   21 (1.31)  mem = 0.10 MB  box = 106  bb = 40
ABC: Mapping (K=7)  :  lut =    814  edge =    2746  lev =    9 (0.67)  levB =   17  mem = 0.04 MB
ABC: LUT = 814 : 2=195 24.0 %  3=207 25.4 %  4=339 41.6 %  5=60 7.4 %  6=12 1.5 %  7=1 0.1 %  Ave = 3.37
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &verify 
ABC: Networks are equivalent.  Time =     0.03 sec
ABC: + time 
ABC: elapse: 0.19 seconds, total: 0.19 seconds

2.44.19.6. Executing AIGER frontend.
<suppressed ~6254 debug messages>
Removed 3684 unused cells and 8698 unused wires.

2.44.19.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:      827
ABC RESULTS:   $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C cells:       66
ABC RESULTS:   $paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4_$abc9_byp cells:       32
ABC RESULTS:   $paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4_$abc9_byp cells:        1
ABC RESULTS:   $paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4_$abc9_byp cells:        5
ABC RESULTS:   $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF_$abc9_byp cells:        2
ABC RESULTS:           input signals:      226
ABC RESULTS:          output signals:      231
Removing temp directory.

2.44.20. Executing TECHMAP pass (map to technology primitives).

2.44.20.1. Executing Verilog-2005 frontend: /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/abc9_unmap.v
Parsing Verilog input from `/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

2.44.20.2. Continuing TECHMAP pass.
Using template $paramod$__ABC9_SCC_BREAKER\WIDTH=32'00000000000000000000000000001010 for cells of type $__ABC9_SCC_BREAKER.
Using template $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF for cells of type $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.
Using template $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF_$abc9_byp for cells of type $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF_$abc9_byp.
Using template $paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4 for cells of type $paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.
Using template $paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4 for cells of type $paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.
Using template $paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4 for cells of type $paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.
Using template $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C for cells of type $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C.
Using template $paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4_$abc9_byp for cells of type $paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4_$abc9_byp.
Using template $paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4_$abc9_byp for cells of type $paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4_$abc9_byp.
Using template $paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4_$abc9_byp for cells of type $paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4_$abc9_byp.
No more expansions possible.
<suppressed ~172 debug messages>
Removed 90 unused cells and 12868 unused wires.

2.45. Executing TECHMAP pass (map to technology primitives).

2.45.1. Executing Verilog-2005 frontend: /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v
Parsing Verilog input from `/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v' to AST representation.
Generating RTLIL representation for module `$_DFF_N_'.
Generating RTLIL representation for module `$_DFF_P_'.
Generating RTLIL representation for module `$_DFFE_NN_'.
Generating RTLIL representation for module `$_DFFE_PN_'.
Generating RTLIL representation for module `$_DFFE_NP_'.
Generating RTLIL representation for module `$_DFFE_PP_'.
Generating RTLIL representation for module `$_DFF_NP0_'.
Generating RTLIL representation for module `$_DFF_NP1_'.
Generating RTLIL representation for module `$_DFF_PP0_'.
Generating RTLIL representation for module `$_DFF_PP1_'.
Generating RTLIL representation for module `$_SDFF_NP0_'.
Generating RTLIL representation for module `$_SDFF_NP1_'.
Generating RTLIL representation for module `$_SDFF_PP0_'.
Generating RTLIL representation for module `$_SDFF_PP1_'.
Generating RTLIL representation for module `$_DFFE_NP0P_'.
Generating RTLIL representation for module `$_DFFE_NP1P_'.
Generating RTLIL representation for module `$_DFFE_PP0P_'.
Generating RTLIL representation for module `$_DFFE_PP1P_'.
Generating RTLIL representation for module `$_DFFE_NP0N_'.
Generating RTLIL representation for module `$_DFFE_NP1N_'.
Generating RTLIL representation for module `$_DFFE_PP0N_'.
Generating RTLIL representation for module `$_DFFE_PP1N_'.
Generating RTLIL representation for module `$_SDFFE_NP0P_'.
Generating RTLIL representation for module `$_SDFFE_NP1P_'.
Generating RTLIL representation for module `$_SDFFE_PP0P_'.
Generating RTLIL representation for module `$_SDFFE_PP1P_'.
Generating RTLIL representation for module `$_SDFFE_NP0N_'.
Generating RTLIL representation for module `$_SDFFE_NP1N_'.
Generating RTLIL representation for module `$_SDFFE_PP0N_'.
Generating RTLIL representation for module `$_SDFFE_PP1N_'.
Generating RTLIL representation for module `$_ALDFF_NP_'.
Generating RTLIL representation for module `$_ALDFF_PP_'.
Generating RTLIL representation for module `$_ALDFFE_NPN_'.
Generating RTLIL representation for module `$_ALDFFE_NPP_'.
Generating RTLIL representation for module `$_ALDFFE_PPN_'.
Generating RTLIL representation for module `$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `$lut'.
Successfully finished Verilog frontend.

2.45.2. Continuing TECHMAP pass.
Using template $paramod$618a8956a19e67a67907c91342376f1a377788b5$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$873c285bdccf0ac2b60d2304ea5cd14bf211d2a6$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000100 for cells of type $lut.
Using template $paramod$53ce561f80f32d4298a3beadc88b6c5c78293221$lut for cells of type $lut.
Using template $paramod$a87a21bbd9a105648e42bb58b806f3579e1c1b6c$lut for cells of type $lut.
Using template $paramod$1ce3955855f5d43257697c8b2dae2ce74b77d778$lut for cells of type $lut.
Using template $paramod$f8f63b209b7230e81958663ff24fef1613156af7$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$9a3e28b389c1f3cb6cf0807228c461506fb829f5$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101110 for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1101 for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0010 for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$200337237619ba4c0bed9a492562f1d1b57fb569$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$637ab660f8b2afee38118a446d72c6020ac0b116$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111011 for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$f49ce66e128380f779bb156dc9c7e7c36a5d0b0c$lut for cells of type $lut.
Using template $paramod$25003f26a78bb2f583f23824f1e0b8cc16b88761$lut for cells of type $lut.
Using template $paramod$8f108baa80185c4b824a5f9631c2dd7058345c1b$lut for cells of type $lut.
Using template $paramod$d153b56b0a7fa15b91ae6e9c35ace46dc29a9c9e$lut for cells of type $lut.
Using template $paramod$d96938b933811903763c8fc48238ba3a4fe3fe61$lut for cells of type $lut.
Using template $paramod$a3d9d50a26c80b5c42d9b864ac52f329113a426e$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$2d4511d2375899f6f61b5872cb358e9ea3adf5c8$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101011 for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100010 for cells of type $lut.
Using template $paramod$e8b1383c6901b56df73ac402d78a5e0a42461be0$lut for cells of type $lut.
Using template $paramod$5dc745bb48e2cf535179547ba13f0fe5364d6d54$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101100 for cells of type $lut.
Using template $paramod$e51a8a571bee774247b38f52d6e85fd62ae52cea$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010011 for cells of type $lut.
Using template $paramod$fb5ee0bdef1c4e74aaf1fd8efae98b46a2f5e564$lut for cells of type $lut.
Using template $paramod$cae86cc3087f0ba749b437cbf8d16c8515959860$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110010 for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001101 for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110010 for cells of type $lut.
Using template $paramod$c520ee5938f2bf904187551af63f90a2a2d5a299$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101010 for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$f5370a215561a8b2fbf4305957ad918cbfa500fd$lut for cells of type $lut.
Using template $paramod$47a8214374025465e226fa66bee690ff33268a25$lut for cells of type $lut.
Using template $paramod$37cbd66b1bb96fdf033ea86280ae98f0988c69d1$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110010 for cells of type $lut.
Using template $paramod$fbed19fb84ee7c8a884778d28a96daea96245184$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000010 for cells of type $lut.
Using template $paramod$8c24dc0cdd336b7fb88bbf7eed45cec5cbae862b$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101010 for cells of type $lut.
Using template $paramod$619b7c9a4d44585e10b42f7fb79b16304cca97c5$lut for cells of type $lut.
Using template $paramod$8f8f3ed0dfbd822273417c0b66ef033f29ee6b95$lut for cells of type $lut.
Using template $paramod$df6b12cebabc3b2db650658c5e894d03a346e968$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$a4404e742e43b8bf8bde71df8b64cbe0c6ba02bd$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100010 for cells of type $lut.
Using template $paramod$3702268f692b8bf258e428f65d3bca4e1f76d98b$lut for cells of type $lut.
Using template $paramod$b2192df6f90569fea4015d0a6658bdc192199f95$lut for cells of type $lut.
Using template $paramod$703a13a751e631ef123f38f7d2125aeabec0f94c$lut for cells of type $lut.
Using template $paramod$18368a3da11a7221c7fb674ec80ee0d0bd64b883$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001000 for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000110 for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111000 for cells of type $lut.
Using template $paramod$7491e7206ae8c682d288373efe06a43b67c277cf$lut for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5$lut for cells of type $lut.
Using template $paramod$af01034afe1bdbc87587d263805971d96e724ed7$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$86d1a43c2f1d620ff2cef866448dd1258c868fad$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001001 for cells of type $lut.
Using template $paramod$32ccf65669c41e1e3bce1f16051f6d60ad96a2a0$lut for cells of type $lut.
Using template $paramod$96bf8e3dce66ee15df06137d7b93bf7e34b26863$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011000 for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101000 for cells of type $lut.
Using template $paramod$fdcae86fcfd036c1880a04306ae771a9d7579c31$lut for cells of type $lut.
Using template $paramod$2014354416722209de7d48370ab008bc2278a034$lut for cells of type $lut.
Using template $paramod$a7c07944e10969b2e1fd563a5b72f89493cb3705$lut for cells of type $lut.
Using template $paramod$8512f4fb47fa9596f76cdbe5b407a5b54df368e7$lut for cells of type $lut.
Using template $paramod$8d7a8d6e3356de09670738ba85f2c6b874f6b06d$lut for cells of type $lut.
Using template $paramod$810e0f22d547104f8208898922f6ac2444aeece7$lut for cells of type $lut.
Using template $paramod$cad45b6c9da81941161a13849773fe2ed4bc1c6f$lut for cells of type $lut.
Using template $paramod$9a6965d4f53d69e345bd8d48283856520a30225e$lut for cells of type $lut.
Using template $paramod$c8f16510db975553c8b0be1064e8f5234175f8a8$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100100 for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100000 for cells of type $lut.
Using template $paramod$001d9634602f00137f774620efde4c651c7a59ca$lut for cells of type $lut.
Using template $paramod$364c9ffbffac467d60dfec81bba4e18476c15602$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$cdc5bba2585477f1744fd1f869bebc8beb23d707$lut for cells of type $lut.
Using template $paramod$e019cb14313283ce60b57907d30cf3eefa00a93d$lut for cells of type $lut.
Using template $paramod$4273ed824176bb789e75828ba1462f492ff07d84$lut for cells of type $lut.
Using template $paramod$1ec3fb8fd1fa98216cb96b4422de32c4ba5f6c9c$lut for cells of type $lut.
Using template $paramod$68fe50ee5a60a0bed36b1b1843c805d7bc807f41$lut for cells of type $lut.
Using template $paramod$c28a8b7ce0535d090c4cfb52e9c74affd52b110c$lut for cells of type $lut.
Using template $paramod$251994398653c4cf8de320f1e306e535d5d2d624$lut for cells of type $lut.
Using template $paramod$b287726797d0722f64e731f1134f7c05af8f1578$lut for cells of type $lut.
Using template $paramod$2b32bb54e617ed260ab04db591b24e2267923a52$lut for cells of type $lut.
Using template $paramod$9ee15b995ba27b6e9ed8a62f34ed1bd8be47a645$lut for cells of type $lut.
Using template $paramod$93645ebc627277ce49373110e41b4f3cf5b99faa$lut for cells of type $lut.
Using template $paramod$3dda0f29a2eb726310bf192049ebe6243c89618e$lut for cells of type $lut.
Using template $paramod$57de268364b8428f625817eb4c52588b26b12b7b$lut for cells of type $lut.
Using template $paramod$5a9973bc41def5ddf5b821420b2173a81b5efedb$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod$ba05b8a1a425003df083aea0e69541f5cbdc68f2$lut for cells of type $lut.
Using template $paramod$72009227b81b9fccde19aad46d81c8f14a710c69$lut for cells of type $lut.
Using template $paramod$234fd643079033ba0cbc98ff572df9b7b7a0dc86$lut for cells of type $lut.
Using template $paramod$e3e4230bb990723642112b292aa705ee0cbad0d4$lut for cells of type $lut.
Using template $paramod$a7dad16c080c08c1647c7e1b9706a59a123d8bcd$lut for cells of type $lut.
Using template $paramod$30305e55a780880b9c824fe3509a4d981acb0f2b$lut for cells of type $lut.
Using template $paramod$cdad13dedd597552304598600a770db2d7b41041$lut for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1$lut for cells of type $lut.
Using template $paramod$6ab09678774909facb6b1f4b18e2316c047cec52$lut for cells of type $lut.
Using template $paramod$e5759512db67494ff77fbdfc66dff4006376568f$lut for cells of type $lut.
Using template $paramod$8c14e6d85060218e346675600ae1194fdf5a803e$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110010 for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001000 for cells of type $lut.
Using template $paramod$a5d3da563b51fac23a710ae7cb3e8ce69cd22c5e$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$b45bd408e022071431e9cdef9f4acc7dde296829$lut for cells of type $lut.
Using template $paramod$ffc80aea4aa44f0166b2d4713ba5912f56e92991$lut for cells of type $lut.
Using template $paramod$eab8c2e20ad6848564bec45c7148558972138f5b$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10011100 for cells of type $lut.
Using template $paramod$cf652acbfbf67d2248e3045cd0f09c58ca55886c$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110100 for cells of type $lut.
Using template $paramod$0383ea234f9fd03480ea2f8696098da806b349de$lut for cells of type $lut.
Using template $paramod$9c06359a7783508abe2fdfdad0ab472adeb76d90$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
No more expansions possible.
<suppressed ~2745 debug messages>

2.46. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in bcp_accel_jtag.
  Optimizing lut $abc$30953$lut$flatten\host_if.$procmux$550_Y[110].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30953$lut$aiger30952$2999.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$30953$lut$aiger30952$3004.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$30953$lut$aiger30952$3009.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$30953$lut$aiger30952$3014.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$30953$lut$aiger30952$3020.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$30953$lut$aiger30952$3020.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$30953$lut$auto$rtlil.cc:3386:And$1824.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$30953$lut$auto$rtlil.cc:3386:And$1432.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$30953$lut$aiger30952$3026.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$30953$lut$aiger30952$3026.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$30953$lut$aiger30952$3026.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$30953$lut$aiger30952$3026.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$30953$lut$aiger30952$3026.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$30953$lut$aiger30952$3064.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$30953$lut$aiger30952$3056.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30953$lut$aiger30952$3056.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$30953$lut$aiger30952$2668.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30953$lut$aiger30952$2181.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$30953$lut$flatten\host_if.$procmux$550_Y[126].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30953$lut$flatten\host_if.$procmux$550_Y[125].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30953$lut$flatten\host_if.$procmux$550_Y[125].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30953$lut$auto$opt_dff.cc:251:make_patterns_logic$1102.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30953$lut$aiger30952$2936.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30953$lut$aiger30952$2677.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30953$lut$auto$rtlil.cc:3342:ReduceAnd$1149.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30953$lut$flatten\host_if.$procmux$550_Y[111].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30953$lut$flatten\host_if.$procmux$550_Y[111].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30953$lut$aiger30952$2677.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30953$lut$flatten\host_if.$procmux$550_Y[110].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30953$lut$auto$rtlil.cc:3576:NotGate$11081.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30953$lut$aiger30952$2689.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30953$lut$flatten\host_if.$procmux$550_Y[109].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30953$lut$flatten\host_if.$procmux$550_Y[109].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30953$lut$aiger30952$2689.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30953$lut$flatten\host_if.$procmux$550_Y[108].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30953$lut$flatten\host_if.$procmux$550_Y[108].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30953$lut$flatten\host_if.$procmux$550_Y[107].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30953$lut$flatten\host_if.$procmux$550_Y[107].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30953$lut$flatten\host_if.$procmux$550_Y[82].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30953$lut$flatten\host_if.$procmux$550_Y[106].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30953$lut$flatten\host_if.$procmux$550_Y[106].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30953$lut$flatten\host_if.$procmux$550_Y[105].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30953$lut$flatten\host_if.$procmux$550_Y[105].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30953$lut$aiger30952$2999.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$30953$lut$aiger30952$2999.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$30953$lut$flatten\host_if.$procmux$550_Y[104].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30953$lut$flatten\host_if.$procmux$550_Y[104].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30953$lut$aiger30952$3004.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$30953$lut$aiger30952$3004.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$30953$lut$aiger30952$2647.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30953$lut$aiger30952$3009.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$30953$lut$aiger30952$3009.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$30953$lut$aiger30952$3014.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$30953$lut$aiger30952$3014.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$30953$lut$flatten\host_if.$procmux$550_Y[91].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30953$lut$flatten\host_if.$procmux$550_Y[91].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30953$lut$aiger30952$3020.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$30953$lut$flatten\host_if.$procmux$550_Y[90].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30953$lut$flatten\host_if.$procmux$550_Y[90].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30953$lut$aiger30952$2764.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30953$lut$flatten\host_if.$procmux$550_Y[89].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30953$lut$flatten\host_if.$procmux$550_Y[89].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30953$lut$aiger30952$3026.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30953$lut$flatten\host_if.$procmux$550_Y[88].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30953$lut$flatten\host_if.$procmux$550_Y[88].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30953$lut$aiger30952$2377.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30953$lut$flatten\host_if.$procmux$550_Y[87].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30953$lut$aiger30952$3032.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30953$lut$flatten\host_if.$procmux$550_Y[87].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30953$lut$flatten\host_if.$procmux$550_Y[86].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30953$lut$flatten\host_if.$procmux$550_Y[86].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30953$lut$aiger30952$2785.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30953$lut$flatten\host_if.$procmux$550_Y[85].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30953$lut$aiger30952$3064.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30953$lut$flatten\host_if.$procmux$550_Y[85].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30953$lut$aiger30952$2410.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30953$lut$flatten\host_if.$procmux$550_Y[84].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30953$lut$flatten\host_if.$procmux$550_Y[84].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30953$lut$aiger30952$3026.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$30953$lut$aiger30952$3056.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$30953$lut$flatten\host_if.$procmux$550_Y[83].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30953$lut$flatten\host_if.$procmux$550_Y[83].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30953$lut$flatten\host_if.$procmux$550_Y[82].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30953$lut$aiger30952$2443.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30953$lut$aiger30952$3077.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30953$lut$flatten\host_if.$procmux$550_Y[81].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30953$lut$flatten\host_if.$procmux$550_Y[81].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30953$lut$aiger30952$3064.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30953$lut$flatten\host_if.$procmux$550_Y[80].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30953$lut$flatten\host_if.$procmux$550_Y[80].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30953$lut$flatten\host_if.$procmux$550_Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30953$lut$flatten\host_if.$procmux$550_Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30953$lut$flatten\host_if.$procmux$550_Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30953$lut$flatten\host_if.$procmux$550_Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30953$lut$flatten\host_if.$procmux$550_Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30953$lut$flatten\host_if.$procmux$550_Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30953$lut$auto$rtlil.cc:3386:And$1824.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30953$lut$auto$rtlil.cc:3386:And$1824.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30953$lut$aiger30952$2524.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30953$lut$auto$rtlil.cc:3386:And$1432.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30953$lut$auto$rtlil.cc:3386:And$1432.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30953$lut$aiger30952$2524.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30953$lut$auto$rtlil.cc:3576:NotGate$11069.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30953$lut$aiger30952$2536.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30953$lut$aiger30952$2536.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30953$lut$aiger30952$2548.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30953$lut$aiger30952$2559.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30953$lut$aiger30952$2893.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30953$lut$aiger30952$2598.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30953$lut$flatten\host_if.$procmux$550_Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30953$lut$flatten\host_if.$procmux$550_Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30953$lut$flatten\host_if.$procmux$550_Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30953$lut$flatten\host_if.$procmux$550_Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30953$lut$flatten\host_if.$procmux$550_Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30953$lut$aiger30952$2922.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30953$lut$flatten\host_if.$procmux$550_Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30953$lut$flatten\host_if.$procmux$550_Y[126].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30953$lut$aiger30952$2181.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30953$lut$aiger30952$2181.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
Removed 0 unused cells and 1739 unused wires.

2.47. Executing AUTONAME pass.
Renamed 3763 objects in module bcp_accel_jtag (260 iterations).
<suppressed ~3763 debug messages>

2.48. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `bcp_accel_jtag'. Setting top module to bcp_accel_jtag.

2.48.1. Analyzing design hierarchy..
Top module:  \bcp_accel_jtag

2.48.2. Analyzing design hierarchy..
Top module:  \bcp_accel_jtag
Removed 0 unused modules.

2.49. Printing statistics.

=== bcp_accel_jtag ===

        +----------Local Count, excluding submodules.
        | 
     1832 wires
    11976 wire bits
     1832 public wires
    11976 public wire bits
       10 ports
       10 port bits
      180 cells
       38   $scopeinfo
      128   DP16KD
        1   JTAGG
        2   MULT18X18D
        1   SGSR
       10   TRELLIS_IO
     2399 submodules
       66   CCU2C
       15   L6MUX21
      930   LUT4
       88   PFUMX
       38   TRELLIS_DPR16X4
     1262   TRELLIS_FF

=== design hierarchy ===

        +----------Count including submodules.
        | 
      180 bcp_accel_jtag

        +----------Count including submodules.
        | 
     1832 wires
    11976 wire bits
     1832 public wires
    11976 public wire bits
       10 ports
       10 port bits
        - memories
        - memory bits
        - processes
      180 cells
       38   $scopeinfo
      128   DP16KD
        1   JTAGG
        2   MULT18X18D
        1   SGSR
       10   TRELLIS_IO
     2399 submodules
       66   CCU2C
       15   L6MUX21
      930   LUT4
       88   PFUMX
       38   TRELLIS_DPR16X4
     1262   TRELLIS_FF

2.50. Executing CHECK pass (checking for obvious problems).
Checking module bcp_accel_jtag...
Found and reported 0 problems.

3. Executing JSON backend.

End of script. Logfile hash: 8cf1301fd5, CPU: user 2.35s system 0.06s, MEM: 210.36 MB peak
Yosys 0.62+91 (git sha1 fb653c418-dirty, aarch64-apple-darwin23.5-clang++ 18.1.8 -fPIC -O3)
Time spent: 23% 33x opt_clean (0 sec), 11% 37x opt_expr (0 sec), ...
