Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/tomas/trx/nios/tx_xlate.qsys --block-symbol-file --output-directory=/home/tomas/trx/nios/tx_xlate --family="Cyclone V" --part=5CGXFC5C6F27C7
Progress: Loading nios/tx_xlate.qsys
Progress: Reading input file
Progress: Adding nco_ii_0 [altera_nco_ii 15.1]
Progress: Parameterizing module nco_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/tomas/trx/nios/tx_xlate.qsys --synthesis=VHDL --output-directory=/home/tomas/trx/nios/tx_xlate/synthesis --family="Cyclone V" --part=5CGXFC5C6F27C7
Progress: Loading nios/tx_xlate.qsys
Progress: Reading input file
Progress: Adding nco_ii_0 [altera_nco_ii 15.1]
Progress: Parameterizing module nco_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: tx_xlate: Generating tx_xlate "tx_xlate" for QUARTUS_SYNTH
Info: nco_ii_0: "tx_xlate" instantiated altera_nco_ii "nco_ii_0"
Info: tx_xlate: Done "tx_xlate" with 2 modules, 16 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
