<profile>

<section name = "Vitis HLS Report for 'dup_strm_128u_Pipeline_LOOP_DUP_STREAM'" level="0">
<item name = "Date">Thu Aug  3 21:15:07 2023
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">DESHA512_01</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 1.746 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">3, 3, 12.000 ns, 12.000 ns, 3, 3, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- LOOP_DUP_STREAM">1, 1, 2, 1, 1, 1, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 12, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 63, -</column>
<column name="Register">-, -, 5, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state1_pp0_stage0_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_142">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_147">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_e_phi_fu_77_p4">9, 2, 1, 2</column>
<column name="e_reg_74">9, 2, 1, 2</column>
<column name="end_nblk_strm14_blk_n">9, 2, 1, 2</column>
<column name="end_nblk_strm25_blk_n">9, 2, 1, 2</column>
<column name="end_nblk_strm3_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="e_reg_74">1, 0, 1, 0</column>
<column name="tmp_3_reg_85">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dup_strm&lt;128u&gt;_Pipeline_LOOP_DUP_STREAM, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dup_strm&lt;128u&gt;_Pipeline_LOOP_DUP_STREAM, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dup_strm&lt;128u&gt;_Pipeline_LOOP_DUP_STREAM, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dup_strm&lt;128u&gt;_Pipeline_LOOP_DUP_STREAM, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dup_strm&lt;128u&gt;_Pipeline_LOOP_DUP_STREAM, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dup_strm&lt;128u&gt;_Pipeline_LOOP_DUP_STREAM, return value</column>
<column name="end_nblk_strm3_dout">in, 1, ap_fifo, end_nblk_strm3, pointer</column>
<column name="end_nblk_strm3_num_data_valid">in, 6, ap_fifo, end_nblk_strm3, pointer</column>
<column name="end_nblk_strm3_fifo_cap">in, 6, ap_fifo, end_nblk_strm3, pointer</column>
<column name="end_nblk_strm3_empty_n">in, 1, ap_fifo, end_nblk_strm3, pointer</column>
<column name="end_nblk_strm3_read">out, 1, ap_fifo, end_nblk_strm3, pointer</column>
<column name="end_nblk_strm14_din">out, 1, ap_fifo, end_nblk_strm14, pointer</column>
<column name="end_nblk_strm14_num_data_valid">in, 6, ap_fifo, end_nblk_strm14, pointer</column>
<column name="end_nblk_strm14_fifo_cap">in, 6, ap_fifo, end_nblk_strm14, pointer</column>
<column name="end_nblk_strm14_full_n">in, 1, ap_fifo, end_nblk_strm14, pointer</column>
<column name="end_nblk_strm14_write">out, 1, ap_fifo, end_nblk_strm14, pointer</column>
<column name="end_nblk_strm25_din">out, 1, ap_fifo, end_nblk_strm25, pointer</column>
<column name="end_nblk_strm25_num_data_valid">in, 6, ap_fifo, end_nblk_strm25, pointer</column>
<column name="end_nblk_strm25_fifo_cap">in, 6, ap_fifo, end_nblk_strm25, pointer</column>
<column name="end_nblk_strm25_full_n">in, 1, ap_fifo, end_nblk_strm25, pointer</column>
<column name="end_nblk_strm25_write">out, 1, ap_fifo, end_nblk_strm25, pointer</column>
<column name="tmp">in, 1, ap_none, tmp, scalar</column>
</table>
</item>
</section>
</profile>
