Xilinx Platform Studio (XPS)
Xilinx EDK 9.1.02 Build EDK_J_SP2.4

Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

At Local date and time: Wed May 13 11:35:10 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make swclean; exit;" started...

/usr/bin/bash: igncr: unknown option name


rm -rf ppc405_i/lib/


rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 







Done!

At Local date and time: Wed May 13 11:35:17 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make libs; exit;" started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


/usr/bin/bash: igncr: unknown option name


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...



Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 20 - Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 54 - PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the
   intc driver has been deprecated.  Any reference to this parameter in the MSS
   file will be ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 143 - No Driver Found for instance plb_ddr_controller_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 169 - No Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - ms_rst_4regs_0
  - opb_slave1_0
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 306 - No Driver Found for instance plb_psb_bridge_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_psb_bridge_i

  - plb_emc_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 



Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uCOS-II_v2
_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plbarb_v1_
01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plb2opb_v1
_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opbarb_v1_
02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\gpio_v2_01
_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\intc_v1_00
_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uartlite_v
1_01_a\ ...



Copying files for driver ms_rst_4regs_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\ms_rst_4regs_v1_00
_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\ms_rst_4re
gs_v1_00_a\ ...



Copying files for driver opb_slave1_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\opb_slave1_v1_00_a
\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opb_slave1
_v1_00_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\tmrctr_v1_
00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\cpu_ppc405
_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...



Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling ipif


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling ms_rst_4regs


Compiling opb_slave1


Compiling tmrctr


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...



Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


Compiling bsp


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Wed May 13 11:35:51 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make program; exit;" started...

/usr/bin/bash: igncr: unknown option name


powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


powerpc-eabi-size EX1_OS/executable.elf 


   text	   data	    bss	    dec	    hex	filename
  28766	    508	  11976	  41250	   a122	EX1_OS/executable.elf





Done!

At Local date and time: Wed May 13 11:35:58 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make init_bram; exit;" started...

/usr/bin/bash: igncr: unknown option name


*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_i EX1_OS/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 38 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 97 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 34 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 34 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_i for overlap...


Analyzing file EX1_OS/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"EX1_OS/executable.elf" tag ppc405_i  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

At Local date and time: Wed May 13 12:05:43 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make swclean; exit;" started...

rm -rf ppc405_i/lib/


/usr/bin/bash: igncr: unknown option name


rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 





Done!

At Local date and time: Wed May 13 12:05:49 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make libs; exit;" started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


/usr/bin/bash: igncr: unknown option name


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...



Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 20 - Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 54 - PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the
   intc driver has been deprecated.  Any reference to this parameter in the MSS
   file will be ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 143 - No Driver Found for instance plb_ddr_controller_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 169 - No Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - ms_rst_4regs_0
  - opb_slave1_0
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 306 - No Driver Found for instance plb_psb_bridge_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_psb_bridge_i

  - plb_emc_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uCOS-II_v2
_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plbarb_v1_
01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plb2opb_v1
_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opbarb_v1_
02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\gpio_v2_01
_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\intc_v1_00
_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uartlite_v
1_01_a\ ...



Copying files for driver ms_rst_4regs_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\ms_rst_4regs_v1_00
_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\ms_rst_4re
gs_v1_00_a\ ...



Copying files for driver opb_slave1_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\opb_slave1_v1_00_a
\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opb_slave1
_v1_00_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\tmrctr_v1_
00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\cpu_ppc405
_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling ipif


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling ms_rst_4regs


Compiling opb_slave1


Compiling tmrctr


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 

Running post_generate for OS'es, Drivers and Libraries ... 



Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Wed May 13 12:06:16 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make program; exit;" started...

powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


/usr/bin/bash: igncr: unknown option name


powerpc-eabi-size EX1_OS/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  28990	    508	  11976	  41474	   a202	EX1_OS/executable.elf





Done!

At Local date and time: Wed May 13 12:06:22 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make init_bram; exit;" started...

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_i EX1_OS/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit


/usr/bin/bash: igncr: unknown option name



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...



Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 38 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 97 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 34 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 34 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_i for overlap...


Analyzing file EX1_OS/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"EX1_OS/executable.elf" tag ppc405_i  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

At Local date and time: Wed May 13 12:38:58 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make swclean; exit;" started...

/usr/bin/bash: igncr: unknown option name


rm -rf ppc405_i/lib/
rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 





Done!

At Local date and time: Wed May 13 12:39:06 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make libs; exit;" started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


/usr/bin/bash: igncr: unknown option name


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...



Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 20 - Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 54 - PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the
   intc driver has been deprecated.  Any reference to this parameter in the MSS
   file will be ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 143 - No Driver Found for instance plb_ddr_controller_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 169 - No Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - ms_rst_4regs_0
  - opb_slave1_0
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 306 - No Driver Found for instance plb_psb_bridge_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_psb_bridge_i

  - plb_emc_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uCOS-II_v2
_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plbarb_v1_
01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plb2opb_v1
_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opbarb_v1_
02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\gpio_v2_01
_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\intc_v1_00
_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uartlite_v
1_01_a\ ...



Copying files for driver ms_rst_4regs_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\ms_rst_4regs_v1_00
_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\ms_rst_4re
gs_v1_00_a\ ...



Copying files for driver opb_slave1_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\opb_slave1_v1_00_a
\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opb_slave1
_v1_00_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\tmrctr_v1_
00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\cpu_ppc405
_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling ipif


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling ms_rst_4regs


Compiling opb_slave1


Compiling tmrctr


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


Compiling bsp


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Wed May 13 12:39:34 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make program; exit;" started...

powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


/usr/bin/bash: igncr: unknown option name


powerpc-eabi-size EX1_OS/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  28902	    508	  11968	  41378	   a1a2	EX1_OS/executable.elf





Done!

At Local date and time: Wed May 13 12:39:40 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make init_bram; exit;" started...

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_i EX1_OS/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit


/usr/bin/bash: igncr: unknown option name



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 38 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 97 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 34 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_FAMILY value to 


INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 34 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_i for overlap...


Analyzing file EX1_OS/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"EX1_OS/executable.elf" tag ppc405_i  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

At Local date and time: Tue Jun 02 11:28:22 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/K-new-base/; /usr/bin/make -f system.make swclean; exit;" started...

rm -rf ppc405_i/lib/


/usr/bin/bash: igncr: unknown option name


rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 





Done!

At Local date and time: Tue Jun 02 11:28:25 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/K-new-base/; /usr/bin/make -f system.make libs; exit;" started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


/usr/bin/bash: igncr: unknown option name


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\K-new-base\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 5
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\opbslave_ext_bridge_v3_10_a\da
   ta\opbslave_ext_bridge_v2_1_0.mpd line 20 - opbslave_ext_bridge_i
   (opbslave_ext_bridge) tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\opbslave_ext_bridge_v3_10_a\da
   ta\opbslave_ext_bridge_v2_1_0.mpd line 21 - opbslave_ext_bridge_i
   (opbslave_ext_bridge) tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32



Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 143 - An example UCF
   for this core is available and must be modified for use in the system. Please
   refer to the EDK Getting Started guide for the location of this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 129 - 3 master(s) : 5
slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 205 - 1 master(s) : 5
slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 338 - 1 master(s) : 2
slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\K-new-base\system.mss line 20 -
   Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\K-new-base\system.mss line 54 -
   PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the intc driver
   has been deprecated.  Any reference to this parameter in the MSS file will be
   ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 143 - No
   Driver Found for instance plb_ddr_controller_i. To avoid seeing this warning,
   assign the appropriate driver or driver "generic 1.00.a " to instance
   plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 169 - No
   Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing this warning,
   assign the appropriate driver or driver "generic 1.00.a " to instance
   plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 306 - No
   Driver Found for instance plb_psb_bridge_i. To avoid seeing this warning,
   assign the appropriate driver or driver "generic 1.00.a " to instance
   plb_psb_bridge_i

  - plb_emc_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\uCOS-II_v2_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\plbarb_v1_01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\plb2opb_v1_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\opbarb_v1_02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\gpio_v2_01_a\ ...

Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\intc_v1_00_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\uartlite_v1_01_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\tmrctr_v1_00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Compiling common


Compiling ipif


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling tmrctr


Compiling cpu_ppc405



Libraries generated in C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_ppcjtag_chain\libsrc\standalone_v
1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_ppcjtag_chain\libsrc\cpu_ppc405_v
1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\K-new-base\ppc405_ppcjtag_chain\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Tue Jun 02 11:28:52 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/K-new-base/; /usr/bin/make -f system.make program; exit;" started...

powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


/usr/bin/bash: igncr: unknown option name


powerpc-eabi-size EX1_OS/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  29558	    508	  11968	  42034	   a432	EX1_OS/executable.elf





Done!

At Local date and time: Tue Jun 02 11:28:58 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/K-new-base/; /usr/bin/make -f system.make hwclean; exit;" started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -rf implementation synthesis xst hdl


/usr/bin/bash: igncr: unknown option name


rm -rf xst.srp system.srp




Done!

At Local date and time: Tue Jun 02 11:29:03 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/K-new-base/; /usr/bin/make -f system.make bits; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp100ff1704-6 -lang vhdl   system.mhs


/usr/bin/bash: igncr: unknown option name



Release Xilinx EDK 9.1.02 - platgen EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.




Command Line: platgen -p xc2vp100ff1704-6 -lang vhdl system.mhs 

Parse system.mhs ...



Read MPD definitions ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...



Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 5
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\opbslave_ext_bridge_v3_10_a\da
   ta\opbslave_ext_bridge_v2_1_0.mpd line 20 - opbslave_ext_bridge_i
   (opbslave_ext_bridge) tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\opbslave_ext_bridge_v3_10_a\da
   ta\opbslave_ext_bridge_v2_1_0.mpd line 21 - opbslave_ext_bridge_i
   (opbslave_ext_bridge) tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32



Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 143 - An example UCF
   for this core is available and must be modified for use in the system. Please
   refer to the EDK Getting Started guide for the location of this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 129 - 3 master(s) : 5
slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 205 - 1 master(s) : 5
slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 338 - 1 master(s) : 2
slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The opb_intc_i core has constraints automatically generated by XPS in implementation/opb_intc_i_wrapper/opb_intc_i_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...



Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 178 - elaborating IP



Writing HDL for elaborated instances ...

Inserting wrapper level ...


Completion time: 6.00 seconds

Constructing platform-level connectivity ...


Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...



Generating synthesis project file ...



Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
IPNAME:clock_reset_block_wrapper INSTANCE:clock_reset_block -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 77 - Running XST
synthesis


IPNAME:ppc405_i_wrapper INSTANCE:ppc405_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 94 - Running XST
synthesis


IPNAME:plb_bus_wrapper INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 129 - Running XST
synthesis


IPNAME:plb_ddr_controller_i_wrapper INSTANCE:plb_ddr_controller_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 143 - Running XST
synthesis


IPNAME:plb_bram_if_cntlr_i_wrapper INSTANCE:plb_bram_if_cntlr_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 169 - Running XST
synthesis


IPNAME:bram_wrapper INSTANCE:bram -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 178 - Running XST
synthesis


IPNAME:plb2opb_bridge_i_wrapper INSTANCE:plb2opb_bridge_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 185 - Running XST
synthesis


IPNAME:opb_bus_wrapper INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 205 - Running XST
synthesis


IPNAME:ap1000_interrupt_interface_i_wrapper
INSTANCE:ap1000_interrupt_interface_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 215 - Running XST
synthesis


IPNAME:opb_intc_i_wrapper INSTANCE:opb_intc_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 251 - Running XST
synthesis


IPNAME:rs232_1_wrapper INSTANCE:rs232_1 -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 262 - Running XST
synthesis


IPNAME:opbslave_ext_bridge_i_wrapper INSTANCE:opbslave_ext_bridge_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 278 - Running XST
synthesis


IPNAME:plb_psb_bridge_i_wrapper INSTANCE:plb_psb_bridge_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 306 - Running XST
synthesis


IPNAME:dcr_bus_wrapper INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 338 - Running XST
synthesis


IPNAME:ppc405_ppcjtag_chain_wrapper INSTANCE:ppc405_ppcjtag_chain -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 343 - Running XST
synthesis


IPNAME:jtagppc_0_wrapper INSTANCE:jtagppc_0 -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 349 - Running XST
synthesis


IPNAME:plb_emc_0_wrapper INSTANCE:plb_emc_0 -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 356 - Running XST
synthesis


IPNAME:opb_gpio_0_wrapper INSTANCE:opb_gpio_0 -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 367 - Running XST
synthesis


IPNAME:opb_timer_0_wrapper INSTANCE:opb_timer_0 -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 377 - Running XST
synthesis



Running NGCBUILD ...
IPNAME:plb_ddr_controller_i_wrapper INSTANCE:plb_ddr_controller_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 143 - Running NGCBUILD



Command Line: ngcbuild -p xc2vp100ff1704-6 -intstyle silent -sd ..
plb_ddr_controller_i_wrapper.ngc ../plb_ddr_controller_i_wrapper.ngc

Reading NGO file
"C:/Baseline_9_Working_Folder/K-new-base/implementation/plb_ddr_controller_i_wra
pper/plb_ddr_controller_i_wrapper.ngc" ...


Executing edif2ngd -noa
"C:\Baseline_9_Working_Folder\K-new-base\implementation\plb_ddr_controller_i_wra
pper_async_fifo_v4_0.edn" "plb_ddr_controller_i_wrapper_async_fifo_v4_0.ngo"


Release 9.1.02i - edif2ngd J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 9.1.02i edif2ngd J.33
INFO:NgdBuild - Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Writing module to "plb_ddr_controller_i_wrapper_async_fifo_v4_0.ngo"...
Loading design module
"C:\Baseline_9_Working_Folder\K-new-base\implementation\plb_ddr_controller_i_wra
pper\plb_ddr_controller_i_wrapper_async_fifo_v4_0.ngo"...



Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../plb_ddr_controller_i_wrapper.ngc" ...

Writing NGCBUILD log file "../plb_ddr_controller_i_wrapper.blc"...

NGCBUILD done.
IPNAME:opb_intc_i_wrapper INSTANCE:opb_intc_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 251 - Running NGCBUILD



Command Line: ngcbuild -p xc2vp100ff1704-6 -intstyle silent -uc
opb_intc_i_wrapper.ucf -sd .. opb_intc_i_wrapper.ngc ../opb_intc_i_wrapper.ngc



Reading NGO file
"C:/Baseline_9_Working_Folder/K-new-base/implementation/opb_intc_i_wrapper/opb_i
ntc_i_wrapper.ngc" ...



Applying constraints in "opb_intc_i_wrapper.ucf" to the design...



Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../opb_intc_i_wrapper.ngc" ...

Writing NGCBUILD log file "../opb_intc_i_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 351.00 seconds


Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"


Release 9.1.02i - xst J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"C:\Baseline_9_Working_Folder\K-new-base\pcores\" "C:\EDK\hw\XilinxProcessorIPLib\pcores\" "C:\EDK\hw\XilinxReferenceDesigns\pcores\" }

---- Target Parameters
Target Device                      : xc2vp100ff1704-6
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" in Library work.


Entity <system> compiled.


Entity <system> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system> in library <work> (architecture <STRUCTURE>).




=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> in library <work> (Architecture <STRUCTURE>).


WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2508: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2516: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2524: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2532: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2540: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2548: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2556: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2564: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2572: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2580: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2588: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2596: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2604: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2612: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2620: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2628: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2636: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2644: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2652: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2660: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2668: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2676: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2684: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2692: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2700: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2708: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2716: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2724: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2732: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2740: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2748: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2756: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2764: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2772: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2780: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2788: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2796: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2804: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2812: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2820: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2828: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2836: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2844: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2852: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2860: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2868: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2876: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2884: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2892: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2900: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2908: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2916: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2924: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2932: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2940: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2948: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2956: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2964: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2972: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2980: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2988: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2996: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3004: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3012: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3020: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3028: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3036: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3044: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3052: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3060: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3068: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3076: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3084: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3092: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3100: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3108: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3116: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3124: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3132: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3140: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3148: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3156: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3164: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3172: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3180: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3188: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3196: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3204: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3212: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3220: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3228: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3236: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3244: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3252: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3260: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3268: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3276: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3284: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3292: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3300: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3308: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3316: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3324: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3332: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3340: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3348: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3356: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3364: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3372: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3380: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3388: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3396: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3404: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3412: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3420: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3428: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3436: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3444: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3452: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3460: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3468: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3476: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3484: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3492: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3500: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3508: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3516: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3524: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3532: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3540: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3548: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3556: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3564: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3572: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3580: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3588: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3596: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3604: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3612: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3620: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3628: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3636: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3644: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3652: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3660: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3668: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3676: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3684: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3692: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3700: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3708: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3716: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3724: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3732: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3740: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3748: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3756: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3764: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3772: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3780: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3788: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3796: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3804: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3812: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3820: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3828: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3836: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3844: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3852: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3860: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3868: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3876: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3884: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3892: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3900: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3908: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3916: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3924: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3932: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3940: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3948: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3956: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3964: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3972: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3980: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3988: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3996: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4004: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4012: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4020: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4028: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4036: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4044: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4052: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4060: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4068: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4076: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4084: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4092: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4100: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4108: Instantiating black box module <IOBUF>.


Entity <system> analyzed. Unit <system> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================



Performing bidirectional port resolution...



Synthesizing Unit <system>.
    Related source file is "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd".
WARNING:Xst:646 - Signal <plb_bus_PLB_SMBusy<2>> is assigned but never used.
WARNING:Xst:646 - Signal <plb_bus_PLB_SMErr<2>> is assigned but never used.
Unit <system> synthesized.




=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================



Reading core <../implementation/clock_reset_block_wrapper.ngc>.


Reading core <../implementation/ppc405_i_wrapper.ngc>.


Reading core <../implementation/plb_bus_wrapper.ngc>.


Reading core <../implementation/plb_ddr_controller_i_wrapper.ngc>.


Reading core <../implementation/plb_bram_if_cntlr_i_wrapper.ngc>.


Reading core <../implementation/bram_wrapper.ngc>.


Reading core <../implementation/plb2opb_bridge_i_wrapper.ngc>.


Reading core <../implementation/opb_bus_wrapper.ngc>.
Reading core <../implementation/ap1000_interrupt_interface_i_wrapper.ngc>.
Reading core <../implementation/opb_intc_i_wrapper.ngc>.


Reading core <../implementation/rs232_1_wrapper.ngc>.


Reading core <../implementation/opbslave_ext_bridge_i_wrapper.ngc>.


Reading core <../implementation/plb_psb_bridge_i_wrapper.ngc>.


Reading core <../implementation/dcr_bus_wrapper.ngc>.
Reading core <../implementation/ppc405_ppcjtag_chain_wrapper.ngc>.


Reading core <../implementation/jtagppc_0_wrapper.ngc>.


Reading core <../implementation/plb_emc_0_wrapper.ngc>.


Reading core <../implementation/opb_gpio_0_wrapper.ngc>.
Reading core <../implementation/opb_timer_0_wrapper.ngc>.


Loading core <clock_reset_block_wrapper> for timing and area information for instance <clock_reset_block>.
Loading core <ppc405_i_wrapper> for timing and area information for instance <ppc405_i>.
Loading core <plb_bus_wrapper> for timing and area information for instance <plb_bus>.
Loading core <plb_ddr_controller_i_wrapper> for timing and area information for instance <plb_ddr_controller_i>.


Loading core <plb_bram_if_cntlr_i_wrapper> for timing and area information for instance <plb_bram_if_cntlr_i>.
Loading core <bram_wrapper> for timing and area information for instance <bram>.
Loading core <plb2opb_bridge_i_wrapper> for timing and area information for instance <plb2opb_bridge_i>.


Loading core <opb_bus_wrapper> for timing and area information for instance <opb_bus>.
Loading core <ap1000_interrupt_interface_i_wrapper> for timing and area information for instance <ap1000_interrupt_interface_i>.
Loading core <opb_intc_i_wrapper> for timing and area information for instance <opb_intc_i>.
Loading core <rs232_1_wrapper> for timing and area information for instance <rs232_1>.
Loading core <opbslave_ext_bridge_i_wrapper> for timing and area information for instance <opbslave_ext_bridge_i>.
Loading core <plb_psb_bridge_i_wrapper> for timing and area information for instance <plb_psb_bridge_i>.


Loading core <dcr_bus_wrapper> for timing and area information for instance <dcr_bus>.
Loading core <ppc405_ppcjtag_chain_wrapper> for timing and area information for instance <ppc405_ppcjtag_chain>.


Loading core <jtagppc_0_wrapper> for timing and area information for instance <jtagppc_0>.
Loading core <plb_emc_0_wrapper> for timing and area information for instance <plb_emc_0>.
Loading core <opb_gpio_0_wrapper> for timing and area information for instance <opb_gpio_0>.
Loading core <opb_timer_0_wrapper> for timing and area information for instance <opb_timer_0>.
Loading device for application Rf_Device from file '2vp100.nph' in environment C:\Xilinx91i.



=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================



Optimizing unit <system> ...



Mapping all equations...


Building and optimizing final netlist ...


INFO:Xst:2260 - The FF/Latch <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1> in Unit <plb_bus> is equivalent to the following FF/Latch : <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0> in Unit <plb_bus> is equivalent to the following FF/Latch : <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2> in Unit <plb_bus> is equivalent to the following FF/Latch : <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2_1> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_BURST_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_SNGL_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_RST_I> in Unit <plb_ddr_controller_i> is equivalent to the following 3 FFs/Latches : <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_RST_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_RST_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_RST_I> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_OE_REG_I> in Unit <plb_ddr_controller_i> is equivalent to the following 3 FFs/Latches : <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_OE_REG_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[3].WR_DQS_REG> in Unit <plb_ddr_controller_i> is equivalent to the following 3 FFs/Latches : <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[2].WR_DQS_REG> <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[1].WR_DQS_REG> <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[0].WR_DQS_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_CACHLN_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[8].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[8].MASKED_INTS_REG_BIT_I> 


INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[13].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[13].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[15].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[15].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[19].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[19].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[11].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[11].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[3].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[3].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[17].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[17].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[20].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[20].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[12].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[12].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[9].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[9].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[1].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[1].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[18].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[18].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[7].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[7].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[5].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[5].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[10].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[10].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[14].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[14].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[2].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[2].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[0].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[0].MASKED_INTS_REG_BIT_I> 


INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[16].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[16].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[10].INTC_DBUS_BIT_I> in Unit <opb_intc_i> is equivalent to the following 10 FFs/Latches : <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[9].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[8].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[7].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[6].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[5].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[4].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[3].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[2].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[1].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[0].INTC_DBUS_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[5].IVR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following 15 FFs/Latches : <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[6].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[7].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[8].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[9].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[10].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[11].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[12].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[13].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[14].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[15].IVR_REG_BIT_I>
   <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[16].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[17].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[18].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[19].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[20].IVR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[4].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[4].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[6].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[6].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opbslave_ext_bridge_i/bridge/current_ext_access_0> in Unit <opbslave_ext_bridge_i> is equivalent to the following 2 FFs/Latches : <opbslave_ext_bridge_i/bridge/current_ext_access_0_1> <opbslave_ext_bridge_i/bridge/current_ext_access_0_2> 
INFO:Xst:2260 - The FF/Latch <opbslave_ext_bridge_i/bridge/flash_cs_n> in Unit <opbslave_ext_bridge_i> is equivalent to the following FF/Latch : <opbslave_ext_bridge_i/bridge/flash_cs_n_1> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_abb_n_o_reg> in Unit <plb_psb_bridge_i> is equivalent to the following 42 FFs/Latches : <plb_psb_bridge_i/PSB_tt_T_0> <plb_psb_bridge_i/PSB_tt_T_1> <plb_psb_bridge_i/PSB_tt_T_2> <plb_psb_bridge_i/PSB_tt_T_3> <plb_psb_bridge_i/PSB_tt_T_4> <plb_psb_bridge_i/PSB_tsiz_T_0> <plb_psb_bridge_i/PSB_tsiz_T_1> <plb_psb_bridge_i/PSB_tsiz_T_2> <plb_psb_bridge_i/PSB_tsiz_T_3> <plb_psb_bridge_i/PSB_tbst_n_T> <plb_psb_bridge_i/PSB_a_T_0> <plb_psb_bridge_i/PSB_a_T_1> <plb_psb_bridge_i/PSB_a_T_2> <plb_psb_bridge_i/PSB_a_T_3> <plb_psb_bridge_i/PSB_a_T_4> <plb_psb_bridge_i/PSB_a_T_5> <plb_psb_bridge_i/PSB_a_T_6> <plb_psb_bridge_i/PSB_a_T_7> <plb_psb_bridge_i/PSB_a_T_8> <plb_psb_bridge_i/PSB_a_T_9> <plb_psb_bridge_i/PSB_a_T_10> <plb_psb_bridge_i/PSB_a_T_11> <plb_psb_bridge_i/PSB_a_T_12> <plb_psb_bridge_i/PSB_a_T_13> <plb_psb_bridge_i/PSB_a_T_14> <plb_psb_bridge_i/PSB_a_T_15> <plb_psb_bridge_i/PSB_a_T_16> <plb_psb_bridge_i/PSB_a_T_17>
   <plb_psb

_bridge_i/PSB_a_T_18> <plb_psb_bridge_i/PSB_a_T_19> <plb_psb_bridge_i/PSB_a_T_20> <plb_psb_bridge_i/PSB_a_T_21> <plb_psb_bridge_i/PSB_a_T_22> <plb_psb_bridge_i/PSB_a_T_23> <plb_psb_bridge_i/PSB_a_T_24> <plb_psb_bridge_i/PSB_a_T_25> <plb_psb_bridge_i/PSB_a_T_26> <plb_psb_bridge_i/PSB_a_T_27> <plb_psb_bridge_i/PSB_a_T_28> <plb_psb_bridge_i/PSB_a_T_29> <plb_psb_bridge_i/PSB_a_T_30> <plb_psb_bridge_i/PSB_a_T_31> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_br_n> in Unit <plb_psb_bridge_i> is equivalent to the following FF/Latch : <plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_br_n_int> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full_s> in Unit <plb_psb_bridge_i> is equivalent to the following FF/Latch : <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full_s_1> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full> in Unit <plb_psb_bridge_i> is equivalent to the following FF/Latch : <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full_1> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/PSB_d_T_0> in Unit <plb_psb_bridge_i> is equivalent to the following 63 FFs/Latches : <plb_psb_bridge_i/PSB_d_T_1> <plb_psb_bridge_i/PSB_d_T_2> <plb_psb_bridge_i/PSB_d_T_3> <plb_psb_bridge_i/PSB_d_T_4> <plb_psb_bridge_i/PSB_d_T_5> <plb_psb_bridge_i/PSB_d_T_6> <plb_psb_bridge_i/PSB_d_T_7> <plb_psb_bridge_i/PSB_d_T_8> <plb_psb_bridge_i/PSB_d_T_9> <plb_psb_bridge_i/PSB_d_T_10> <plb_psb_bridge_i/PSB_d_T_11> <plb_psb_bridge_i/PSB_d_T_12> <plb_psb_bridge_i/PSB_d_T_13> <plb_psb_bridge_i/PSB_d_T_14> <plb_psb_bridge_i/PSB_d_T_15> <plb_psb_bridge_i/PSB_d_T_16> <plb_psb_bridge_i/PSB_d_T_17> <plb_psb_bridge_i/PSB_d_T_18> <plb_psb_bridge_i/PSB_d_T_19> <plb_psb_bridge_i/PSB_d_T_20> <plb_psb_bridge_i/PSB_d_T_21> <plb_psb_bridge_i/PSB_d_T_22> <plb_psb_bridge_i/PSB_d_T_23> <plb_psb_bridge_i/PSB_d_T_24> <plb_psb_bridge_i/PSB_d_T_25> <plb_psb_bridge_i/PSB_d_T_26> <plb_psb_bridge_i/PSB_d_T_27> <plb_psb_bridge_i/PSB_d_T_28> <plb_psb_bridge_i/PSB_d_T_29> <plb_psb_bridge_i/PSB_d_T_30>
   <plb_psb_bridge_i/PSB_d_T_31> <plb_psb_bridge_i/PSB_d_T_32> <plb_psb_bridge_i/PSB_d_T_33> <plb_psb_bridge_i/PSB_d_T_34> <plb_psb_bridge_i/PSB_d_T_35> <plb_psb_bridge_i/PSB_d_T_36> <plb_psb_bridge_i/PSB_d_T_37> <plb_psb_bridge_i/PSB_d_T_38> <plb_psb_bridge_i/PSB_d_T_39> <plb_psb_bridge_i/PSB_d_T_40> <plb_psb_bridge_i/PSB_d_T_41> <plb_psb_bridge_i/PSB_d_T_42> <plb_psb_bridge_i/PSB_d_T_43> <plb_psb_bridge_i/PSB_d_T_44> <plb_psb_bridge_i/PSB_d_T_45> <plb_psb_bridge_i/PSB_d_T_46> <plb_psb_bridge_i/PSB_d_T_47> <plb_psb_bridge_i/PSB_d_T_48> <plb_psb_bridge_i/PSB_d_T_49> <plb_psb_bridge_i/PSB_d_T_50> <plb_psb_bridge_i/PSB_d_T_51> <plb_psb_bridge_i/PSB_d_T_52> <plb_psb_bridge_i/PSB_d_T_53> <plb_psb_bridge_i/PSB_d_T_54> <plb_psb_bridge_i/PSB_d_T_55> <plb_psb_bridge_i/PSB_d_T_56> <plb_psb_bridge_i/PSB_d_T_57> <plb_psb_bridge_i/PSB_d_T_58> <plb_psb_bridge_i/PSB_d_T_59> <plb_psb_bridge_i/PSB_d_T_60> <plb_psb_bridge_i/PSB_d_T_61> <plb_psb_bridge_i/PSB_d_T_62> <plb_psb_bridge_i/PSB_d_T_63> 
INFO:Xst:2260 - The FF/Latch <opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> in Unit <opb_timer_0> is equivalent to the following FF/Latch : <opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> 
INFO:Xst:2260 - The FF/Latch <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1> in Unit <plb_bus> is equivalent to the following FF/Latch : <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0> in Unit <plb_bus> is equivalent to the following FF/Latch : <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2> in Unit <plb_bus> is equivalent to the following FF/Latch : <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2_1> 


INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_BURST_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_SNGL_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_RST_I> in Unit <plb_ddr_controller_i> is equivalent to the following 3 FFs/Latches : <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_RST_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_RST_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_RST_I> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_OE_REG_I> in Unit <plb_ddr_controller_i> is equivalent to the following 3 FFs/Latches : <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_OE_REG_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[3].WR_DQS_REG> in Unit <plb_ddr_controller_i> is equivalent to the following 3 FFs/Latches : <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[2].WR_DQS_REG> <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[1].WR_DQS_REG> <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[0].WR_DQS_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_CACHLN_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[5].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[5].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[11].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[11].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[8].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[8].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[16].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[16].MASKED_INTS_REG_BIT_I> 


INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[6].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[6].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[18].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[18].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[19].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[19].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[9].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[9].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[1].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[1].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[15].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[15].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[5].IVR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following 15 FFs/Latches : <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[6].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[7].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[8].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[9].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[10].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[11].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[12].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[13].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[14].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[15].IVR_REG_BIT_I>
   <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[16].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[17].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[18].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[19].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[20].IVR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[10].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[10].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[17].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[17].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[2].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[2].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[0].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[0].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[7].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[7].MASKED_INTS_REG_BIT_I> 


INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[4].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[4].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[12].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[12].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[13].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[13].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[3].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[3].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[10].INTC_DBUS_BIT_I> in Unit <opb_intc_i> is equivalent to the following 10 FFs/Latches : <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[9].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[8].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[7].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[6].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[5].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[4].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[3].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[2].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[1].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[0].INTC_DBUS_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[14].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[14].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[20].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[20].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opbslave_ext_bridge_i/bridge/current_ext_access_0> in Unit <opbslave_ext_bridge_i> is equivalent to the following 2 FFs/Latches : <opbslave_ext_bridge_i/bridge/current_ext_access_0_1> <opbslave_ext_bridge_i/bridge/current_ext_access_0_2> 
INFO:Xst:2260 - The FF/Latch <opbslave_ext_bridge_i/bridge/flash_cs_n> in Unit <opbslave_ext_bridge_i> is equivalent to the following FF/Latch : <opbslave_ext_bridge_i/bridge/flash_cs_n_1> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_abb_n_o_reg> in Unit <plb_psb_bridge_i> is equivalent to the following 42 FFs/Latches : <plb_psb_bridge_i/PSB_tt_T_0> <plb_psb_bridge_i/PSB_tt_T_1> <plb_psb_bridge_i/PSB_tt_T_2> <plb_psb_bridge_i/PSB_tt_T_3> <plb_psb_bridge_i/PSB_tt_T_4> <plb_psb_bridge_i/PSB_tsiz_T_0> <plb_psb_bridge_i/PSB_tsiz_T_1> <plb_psb_bridge_i/PSB_tsiz_T_2> <plb_psb_bridge_i/PSB_tsiz_T_3> <plb_psb_bridge_i/PSB_tbst_n_T> <plb_psb_bridge_i/PSB_a_T_0> <plb_psb_bridge_i/PSB_a_T_1> <plb_psb_bridge_i/PSB_a_T_2> <plb_psb_bridge_i/PSB_a_T_3> <plb_psb_bridge_i/PSB_a_T_4> <plb_psb_bridge_i/PSB_a_T_5> <plb_psb_bridge_i/PSB_a_T_6> <plb_psb_bridge_i/PSB_a_T_7> <plb_psb_bridge_i/PSB_a_T_8> <plb_psb_bridge_i/PSB_a_T_9> <plb_psb_bridge_i/PSB_a_T_10> <plb_psb_bridge_i/PSB_a_T_11> <plb_psb_bridge_i/PSB_a_T_12> <plb_psb_bridge_i/PSB_a_T_13> <plb_psb_bridge_i/PSB_a_T_14> <plb_psb_bridge_i/PSB_a_T_15> <plb_psb_bridge_i/PSB_a_T_16> <plb_psb_bridge_i/PSB_a_T_17>
   <plb_psb_bridge_i/PSB_a_T_18> <plb_psb_bridge_i/PSB_a_T_19> <plb_psb_bridge_i/PSB_a_T_20> <plb_psb_bridge_i/PSB_a_T_21> <plb_psb_bridge_i/PSB_a_T_22> <plb_psb_bridge_i/PSB_a_T_23> <plb_psb_bridge_i/PSB_a_T_24> <plb_psb_bridge_i/PSB_a_T_25> <plb_psb_bridge_i/PSB_a_T_26> <plb_psb_bridge_i/PSB_a_T_27> <plb_psb_bridge_i/PSB_a_T_28> <plb_psb_bridge_i/PSB_a_T_29> <plb_psb_bridge_i/PSB_a_T_30> <plb_psb_bridge_i/PSB_a_T_31> 


INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_br_n> in Unit <plb_psb_bridge_i> is equivalent to the following FF/Latch : <plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_br_n_int> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full_s> in Unit <plb_psb_bridge_i> is equivalent to the following FF/Latch : <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full_s_1> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full> in Unit <plb_psb_bridge_i> is equivalent to the following FF/Latch : <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full_1> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/PSB_d_T_0> in Unit <plb_psb_bridge_i> is equivalent to the following 63 FFs/Latches : <plb_psb_bridge_i/PSB_d_T_1> <plb_psb_bridge_i/PSB_d_T_2> <plb_psb_bridge_i/PSB_d_T_3> <plb_psb_bridge_i/PSB_d_T_4> <plb_psb_bridge_i/PSB_d_T_5> <plb_psb_bridge_i/PSB_d_T_6> <plb_psb_bridge_i/PSB_d_T_7> <plb_psb_bridge_i/PSB_d_T_8> <plb_psb_bridge_i/PSB_d_T_9> <plb_psb_bridge_i/PSB_d_T_10> <plb_psb_bridge_i/PSB_d_T_11> <plb_psb_bridge_i/PSB_d_T_12> <plb_psb_bridge_i/PSB_d_T_13> <plb_psb_bridge_i/PSB_d_T_14> <plb_psb_bridge_i/PSB_d_T_15> <plb_psb_bridge_i/PSB_d_T_16> <plb_psb_bridge_i/PSB_d_T_17> <plb_psb_bridge_i/PSB_d_T_18> <plb_psb_bridge_i/PSB_d_T_19> <plb_psb_bridge_i/PSB_d_T_20> <plb_psb_bridge_i/PSB_d_T_21> <plb_psb_bridge_i/PSB_d_T_22> <plb_psb_bridge_i/PSB_d_T_23> <plb_psb_bridge_i/PSB_d_T_24> <plb_psb_bridge_i/PSB_d_T_25> <plb_psb_bridge_i/PSB_d_T_26> <plb_psb_bridge_i/PSB_d_T_27> <plb_psb_bridge_i/PSB_d_T_28> <plb_psb_bridge_i/PSB_d_T_29> <plb_psb_bridge_i/PSB_d_T_30>
   <plb_psb_bridge_i/PSB_d_T_31> <plb_psb_bridge_i/PSB_d_T_32> <plb_psb_bridge_i/PSB_d_T_33> <plb_psb_bridge_i/PSB_d_T_34> <plb_psb_bridge_i/PSB_d_T_35> <plb_psb_bridge_i/PSB_d_T_36> <plb_psb_bridge_i/PSB_d_T_37> <plb_psb_bridge_i/PSB_d_T_38> <plb_psb_bridge_i/PSB_d_T_39> <plb_psb_bridge_i/PSB_d_T_40> <plb_psb_bridge_i/PSB_d_T_41> <plb_psb_bridge_i/PSB_d_T_42> <plb_psb_bridge_i/PSB_d_T_43> <plb_psb_bridge_i/PSB_d_T_44> <plb_psb_bridge_i/PSB_d_T_45> <plb_psb_bridge_i/PSB_d_T_46> <plb_psb_bridge_i/PSB_d_T_47> <plb_psb_bridge_i/PSB_d_T_48> <plb_psb_bridge_i/PSB_d_T_49> <plb_psb_bridge_i/PSB_d_T_50> <plb_psb_bridge_i/PSB_d_T_51> <plb_psb_bridge_i/PSB_d_T_52> <plb_psb_bridge_i/PSB_d_T_53> <plb_psb_bridge_i/PSB_d_T_54> <plb_psb_bridge_i/PSB_d_T_55> <plb_psb_bridge_i/PSB_d_T_56> <plb_psb_bridge_i/PSB_d_T_57> <plb_psb_bridge_i/PSB_d_T_58> <plb_psb_bridge_i/PSB_d_T_59> <plb_psb_bridge_i/PSB_d_T_60> <plb_psb_bridge_i/PSB_d_T_61> <plb_psb_bridge_i/PSB_d_T_62> <plb_psb_bridge_i/PSB_d_T_63> 
INFO:Xst:2260 - The FF/Latch <opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> in Unit <opb_timer_0> is equivalent to the following FF/Latch : <opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> 



Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================



=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 262

Cell Usage :
# BELS                             : 8358
#      BUF                         : 1
#      GND                         : 20
#      INV                         : 94
#      LUT1                        : 102
#      LUT2                        : 635
#      LUT2_D                      : 29
#      LUT2_L                      : 20
#      LUT3                        : 1443
#      LUT3_D                      : 80
#      LUT3_L                      : 41
#      LUT4                        : 3571
#      LUT4_D                      : 127
#      LUT4_L                      : 204
#      MULT_AND                    : 47
#      MUXCY                       : 758
#      MUXCY_D                     : 8
#      MUXCY_L                     : 116
#      MUXF5                       : 599
#      MUXF6                       : 90
#      VCC                         : 22
#      XORCY                       : 351
# FlipFlops/Latches                : 5444
#      FD                          : 184
#      FD_1                        : 5
#      FDC                         : 592
#      FDCE                        : 1318
#      FDCPE                       : 4
#      FDDRRSE                     : 42
#      FDE                         : 206
#      FDP                         : 165
#      FDPE                        : 68
#      FDR                         : 1296
#      FDR_1                       : 4
#      FDRE                        : 1254
#      FDRS                        : 46
#      FDRS_1                      : 1
#      FDRSE                       : 117
#      FDS                         : 106
#      FDS_1                       : 8
#      FDSE                        : 28
# RAMS                             : 206
#      RAM16X1D                    : 174
#      RAMB16_S2_S2                : 32
# Shift Registers                  : 128
#      SRL16                       : 43
#      SRL16E                      : 85
# Clock Buffers                    : 5
#      BUFG                        : 5
# IO Buffers                       : 262
#      IBUF                        : 25
#      IBUFG                       : 3
#      IOBUF                       : 201
#      OBUF                        : 33
# DCMs                             : 3
#      DCM                         : 3
# Others                           : 3
#      JTAGPPC                     : 1
#      PPC405                      : 2
=========================================================================



Device utilization summary:
---------------------------

Selected Device : 2vp100ff1704-6 

 Number of Slices:                    4909  out of  44096    11%  
 Number of Slice Flip Flops:          5218  out of  88192     5%  
 Number of 4 input LUTs:              6822  out of  88192     7%  
    Number used as logic:             6346
    Number used as Shift registers:    128
    Number used as RAMs:               348
 Number of IOs:                        262
 Number of bonded IOBs:                259  out of   1040    24%  
    IOB Flip Flops:                    226
 Number of BRAMs:                       32  out of    444     7%  
 Number of GCLKs:                        5  out of     16    31%  
 Number of PPC405s:                      2  out of      2   100%  
 Number of DCMs:                         3  out of     12    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------




=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                 | Clock buffer(FF name)                                                                                                                                                                   | Load  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
fpga_plb_clk                                                                                                                                                 | clock_reset_block/ap1000_bp_clock_generation/plb_dcm:CLK0                                                                                                                               | 4293  |
fpga_opb_clk                                                                                                                                                 | clock_reset_block/ap1000_bp_clock_generation/opb_dcm:CLK0                                                                                                                               | 1248  |
fpga_plb_clk                                                                                                                                                 | clock_reset_block/ap1000_bp_clock_generation/plb_dcm:CLKFX                                                                                                                              | 1     |
fpga_plb_clk                                                                                                                                                 | clock_reset_block/ap1000_bp_clock_generation/plb_dcm:CLK90                                                                                                                              | 16    |
ddr1_clk_fb                                                                                                                                                  | clock_reset_block/ap1000_bp_clock_generation/ddrfb_dcm:CLK0                                                                                                                             | 254   |
plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/N0                                                           | NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU280)                                                                             | 2     |
plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/N0                                                           | NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU173)                                                                             | 2     |
plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/N0                                                           | NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU280)                                                                             | 2     |


plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/N0                                                           | NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU173)                                                                             | 2     |
ExternalPort_0_OBUF                                                                                                                                          | NONE(bram/bram/ramb16_s2_s2_18)                                                                                                                                                         | 33    |
opb_intc_i/opb_intc_i/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/interrupts<6>(opb_intc_i/opb_intc_i/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/interrupts<6>1:O)| NONE(*)(opb_intc_i/opb_intc_i/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/DETECT_INTR_I/INTR_DETECT_GEN[6].EDGE_DETECT_GEN.EDGE_DET_BIT_I/KIND_OF_EDGE_I/RISING_EDGE_GEN.RISING_EDGE_DET_I)| 1     |
-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                           | Buffer(FF name)                                                                                                                                                                      | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
plb_bus/PLB_Rst(plb_bus/plb_bus/POR_FF2_I:Q)                                                                                                                                                             | NONE(plb_psb_bridge_i/plb_psb_bridge_i/psb2plb_bridge/psb2plb_psbside/PSBsl_current_debug_cnt_2)                                                                                     | 1782  |
plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/fifo_rst(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/fifo_rst:Q)                                               | NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU185)                                                                          | 120   |
plb2opb_bridge_i/plb2opb_bridge_i/PLB_abort_regd_clear(plb2opb_bridge_i/plb2opb_bridge_i/I_PLB_abort_regd_clear:O)                                                                                       | NONE(plb2opb_bridge_i/plb2opb_bridge_i/I_PLB_abort_Reg)                                                                                                                              | 1     |


plb2opb_bridge_i/BGO_SSize<0>(plb2opb_bridge_i/XST_GND:G)                                                                                                                                                | NONE(plb2opb_bridge_i/plb2opb_bridge_i/I_PLB_abort_Reg)                                                                                                                              | 4     |
plb2opb_bridge_i/plb2opb_bridge_i/OPBside_reset_Read_inprog_negedge_regd(plb2opb_bridge_i/plb2opb_bridge_i/I_OPBside_reset_Read_inprog_negedge_regd:O)                                                   | NONE(plb2opb_bridge_i/plb2opb_bridge_i/I_Read_inprog_negedge_Reg)                                                                                                                    | 1     |
clock_reset_block/clock_reset_block/plb_dcm_rst(clock_reset_block/clock_reset_block/ap1000_bp_reset_generation/async_fpga_rst_n_inv11_INV_0:O)                                                           | NONE(clock_reset_block/clock_reset_block/ap1000_bp_reset_generation/FPGA_rst_n)                                                                                                      | 3     |
opb_bus/OPB_Rst(opb_bus/opb_bus/POR_FF_I:Q)                                                                                                                                                              | NONE(opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/EXTi_data_s_12)                                                                                                              | 223   |
rs232_1/rs232_1/OPB_UARTLITE_Core_I/reset_RX_FIFO(rs232_1/rs232_1/OPB_UARTLITE_Core_I/reset_RX_FIFO:Q)                                                                                                   | NONE(rs232_1/rs232_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/data_Exists_I)                                                                                                 | 1     |
rs232_1/rs232_1/OPB_UARTLITE_Core_I/reset_TX_FIFO(rs232_1/rs232_1/OPB_UARTLITE_Core_I/reset_TX_FIFO:Q)                                                                                                   | NONE(rs232_1/rs232_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/data_Exists_I)                                                                                                 | 1     |
plb2opb_bridge_i/plb2opb_bridge_i/PLBside_reset_OPB_timeout_onRd(plb2opb_bridge_i/plb2opb_bridge_i/I_OPB_timeout_side_Reg_CLR:O)                                                                         | NONE(plb2opb_bridge_i/plb2opb_bridge_i/I_OPB_timeout_Reg)                                                                                                                            | 1     |
plb2opb_bridge_i/plb2opb_bridge_i/PLBside_reset_OPB_retry_onRd(plb2opb_bridge_i/plb2opb_bridge_i/I_B_side_Reg_CLR:O)                                                                                     | NONE(plb2opb_bridge_i/plb2opb_bridge_i/I_A_side_Reg)                                                                                                                                 | 1     |
plb_ddr_controller_i/Sl_rdWdAddr<3>(plb_ddr_controller_i/XST_GND:G)                                                                                                                                      | NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/IO_REG_I/INPUT_DQS_REG_GEN[3].RDDQS_REG)                                                                                   | 4     |
plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/N0(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/GND:G)| NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU280)                                                                          | 2     |
plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/N0(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/GND:G)| NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU173)                                                                          | 2     |


plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/N0(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/GND:G)| NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU280)                                                                          | 2     |
plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/N0(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/GND:G)| NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU173)                                                                          | 2     |
opb_intc_i/opb_intc_i/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/clear<6>(opb_intc_i/opb_intc_i/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/clear<6>1:O)                                                      | NONE(opb_intc_i/opb_intc_i/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/DETECT_INTR_I/INTR_DETECT_GEN[6].EDGE_DETECT_GEN.EDGE_DET_BIT_I/KIND_OF_EDGE_I/RISING_EDGE_GEN.RISING_EDGE_DET_I)| 1     |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 23.981ns (Maximum Frequency: 41.700MHz)
   Minimum input arrival time before clock: 5.920ns
   Maximum output required time after clock: 4.706ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_plb_clk'
  Clock period: 23.981ns (frequency: 41.700MHz)
  Total number of paths / destination ports: 161611 / 9704
-------------------------------------------------------------------------
Delay:               5.995ns (Levels of Logic = 9)
  Source:            plb_bus/plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/dcr_write_d1 (FF)
  Destination:       ppc405_i/ppc405_i/PPC405_i (CPU)
  Source Clock:      fpga_plb_clk rising
  Destination Clock: fpga_plb_clk rising 4.0X

  Data Path: plb_bus/plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/dcr_write_d1 to ppc405_i/ppc405_i/PPC405_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.374   0.729  plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/dcr_write_d1 (plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/dcr_write_d1)
     LUT2:I1->O            1   0.313   0.390  plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/dcr_address_valid1 (plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/dcr_address_valid)
     MUXCY:CI->O           3   0.751   0.495  plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/MULTI_DEVADDR_BITS_GEN.DCR_BASEADDR_DECODE_I/XST_WA.GEN_DECODE[0].MUXCY_I (plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/dcr_plb_access)
     LUT3:I2->O           32   0.313   0.933  plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/PLB_dcrDBus_and00001 (plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/PLB_dcrDBus_and0000)
     LUT3:I0->O            2   0.313   0.473  plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/PLB_dcrDBus<14>1 (PLB_dcrDBus<14>)
     end scope: 'plb_bus'
     begin scope: 'dcr_bus'
     end scope: 'dcr_bus'
     begin scope: 'plb2opb_bridge_i'
     LUT3:I2->O            0   0.313   0.000  plb2opb_bridge_i/INCLUDE_DCR_GEN.BEAR_BESR_I/BGO_dcrDBus<14>1 (BGO_dcrDBus<14>)
     end scope: 'plb2opb_bridge_i'
     begin scope: 'dcr_bus'
     end scope: 'dcr_bus'
     begin scope: 'ppc405_i'
     PPC405:DCRC405DBUSIN14        0.599          ppc405_i/PPC405_i


    ----------------------------------------
    Total                      5.995ns (2.975ns logic, 3.020ns route)
                                       (49.6% logic, 50.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_opb_clk'
  Clock period: 7.649ns (frequency: 130.731MHz)
  Total number of paths / destination ports: 39848 / 2587
-------------------------------------------------------------------------
Delay:               7.649ns (Levels of Logic = 11)
  Source:            plb2opb_bridge_i/plb2opb_bridge_i/OPB_IF_I/BGO_select_fdrse (FF)
  Destination:       plb2opb_bridge_i/plb2opb_bridge_i/OPB_IF_I/bgi_trans_abort_i (FF)
  Source Clock:      fpga_opb_clk rising
  Destination Clock: fpga_opb_clk rising

  Data Path: plb2opb_bridge_i/plb2opb_bridge_i/OPB_IF_I/BGO_select_fdrse to plb2opb_bridge_i/plb2opb_bridge_i/OPB_IF_I/bgi_trans_abort_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRSE:C->Q           35   0.374   0.911  plb2opb_bridge_i/OPB_IF_I/BGO_select_fdrse (BGO_select)
     end scope: 'plb2opb_bridge_i'
     begin scope: 'opb_bus'
     end scope: 'opb_bus'
     begin scope: 'opb_gpio_0'
     LUT2:I1->O            1   0.313   0.533  opb_gpio_0/OPB_IPIF_I/OPB_BAM_I/Sln_xferAck1 (Sln_xferAck)
     end scope: 'opb_gpio_0'
     begin scope: 'opb_bus'
     LUT4:I0->O            1   0.313   0.000  opb_bus/ARBITER_HAS_PROC_INTF.OPB_xferAck_I/Y_0_or00001 (N152)
     MUXF5:I0->O          15   0.340   0.849  opb_bus/ARBITER_HAS_PROC_INTF.OPB_xferAck_I/Y_0_or0000_f5 (OPB_xferAck)
     end scope: 'opb_bus'
     begin scope: 'plb2opb_bridge_i'
     LUT2_D:I1->O          1   0.313   0.440  plb2opb_bridge_i/OPB_IF_I/BGO_select_ce_and000011 (plb2opb_bridge_i/OPB_IF_I/OPB_xfer_rd_addr_and0000)
     LUT4:I3->O           72   0.313   0.857  plb2opb_bridge_i/OPB_IF_I/OPB_xfer_rd_addr<1>1 (plb2opb_bridge_i/opb_xfer_rd_addr<1>)
     RAM16X1D:DPRA2->DPO    2   0.313   0.495  plb2opb_bridge_i/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[68].DPRAM_I (plb2opb_bridge_i/dout_XFER_RNW)
     LUT4:I3->O            1   0.313   0.390  plb2opb_bridge_i/OPB_IF_I/bgi_trans_abort_i_or0000 (plb2opb_bridge_i/OPB_IF_I/bgi_trans_abort_i_or0000)
     FDR:R                     0.583          plb2opb_bridge_i/OPB_IF_I/bgi_trans_abort_i
    ----------------------------------------
    Total                      7.649ns (3.175ns logic, 4.474ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ddr1_clk_fb'
  Clock period: 3.383ns (frequency: 295.552MHz)
  Total number of paths / destination ports: 1204 / 628
-------------------------------------------------------------------------
Delay:               3.383ns (Levels of Logic = 6)
  Source:            plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU237 (FF)
  Destination:       plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU292 (FF)
  Source Clock:      ddr1_clk_fb rising
  Destination Clock: ddr1_clk_fb rising

  Data Path: plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU237 to plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU292
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.374   0.610  BU237 (N812)
     LUT4:I0->O            1   0.313   0.000  BU278 (N1797)
     MUXCY:S->O            1   0.377   0.000  BU279 (N1801)
     MUXCY:CI->O           1   0.041   0.000  BU282 (N1800)
     MUXCY:CI->O           1   0.041   0.000  BU285 (N1799)


     MUXCY_D:CI->LO        0   0.525   0.000  BU288 (N1798)
     XORCY:CI->O           1   0.868   0.000  BU291 (N1804)
     FDPE:D                    0.234          BU292
    ----------------------------------------
    Total                      3.383ns (2.773ns logic, 0.610ns route)
                                       (82.0% logic, 18.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ddr1_clk_fb'
  Total number of paths / destination ports: 68 / 68
-------------------------------------------------------------------------
Offset:              1.598ns (Levels of Logic = 2)
  Source:            ddr1_dq<0> (PAD)
  Destination:       plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/IO_REG_I/INPUT_DDR_REGS_GEN[31].RDDATA_LOREG (FF)
  Destination Clock: ddr1_clk_fb falling

  Data Path: ddr1_dq<0> to plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/IO_REG_I/INPUT_DDR_REGS_GEN[31].RDDATA_LOREG
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   0.919   0.445  iobuf_87 (ddr1_dq_I<0>)
     begin scope: 'plb_ddr_controller_i'
     FDCE:D                    0.234          plb_ddr_controller_i/DDR_CTRL_I/IO_REG_I/INPUT_DDR_REGS_GEN[31].RDDATA_LOREG
    ----------------------------------------
    Total                      1.598ns (1.153ns logic, 0.445ns route)
                                       (72.2% logic, 27.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_opb_clk'
  Total number of paths / destination ports: 54 / 54
-------------------------------------------------------------------------
Offset:              2.873ns (Levels of Logic = 4)
  Source:            fpga_test_switch_0 (PAD)
  Destination:       opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/opb_out_read_data_23 (FF)
  Destination Clock: fpga_opb_clk rising

  Data Path: fpga_test_switch_0 to opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/opb_out_read_data_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.919   0.588  fpga_test_switch_0_IBUF (fpga_test_switch_0_IBUF)
     begin scope: 'opbslave_ext_bridge_i'
     LUT4:I0->O            1   0.313   0.506  opbslave_ext_bridge_i/bridge/opb_out_read_data_23_mux00007 (opbslave_ext_bridge_i/bridge/opb_out_read_data_23_mux0000_map3)
     LUT4:I1->O            1   0.313   0.000  opbslave_ext_bridge_i/bridge/opb_out_read_data_23_mux000018 (opbslave_ext_bridge_i/bridge/opb_out_read_data_23_mux0000)
     FDC:D                     0.234          opbslave_ext_bridge_i/bridge/opb_out_read_data_23
    ----------------------------------------
    Total                      2.873ns (1.779ns logic, 1.094ns route)
                                       (61.9% logic, 38.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_plb_clk'
  Total number of paths / destination ports: 1293 / 404
-------------------------------------------------------------------------
Offset:              5.920ns (Levels of Logic = 7)
  Source:            psb_ta_n (PAD)
  Destination:       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_ta_unreg_cnt_0 (FF)
  Destination Clock: fpga_plb_clk rising

  Data Path: psb_ta_n to plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_ta_unreg_cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O         259   0.919   1.285  iobuf_126 (psb_ta_n_I)
     begin scope: 'plb_psb_bridge_i'


     LUT2:I1->O            1   0.313   0.418  plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/deassert_dbb_no_error_or0000_SW0 (N7346)
     LUT4:I2->O            3   0.313   0.495  plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/deassert_dbb_no_error_or0000 (debug_bus<3>)
     LUT3_D:I2->O          5   0.313   0.531  plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_dbb_n_en_or00001 (plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_dbb_n_en_or0000)
     LUT3:I2->O            2   0.313   0.473  plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_dbb_n_o1 (debug_bus<4>)
     LUT3:I2->O            1   0.313   0.000  plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/Mcount_PSBma_ta_unreg_cnt_eqn_11 (plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/Mcount_PSBma_ta_unreg_cnt_eqn_1)
     FDCE:D                    0.234          plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_ta_unreg_cnt_0
    ----------------------------------------
    Total                      5.920ns (2.718ns logic, 3.202ns route)
                                       (45.9% logic, 54.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_plb_clk'
  Total number of paths / destination ports: 320 / 175
-------------------------------------------------------------------------
Offset:              3.615ns (Levels of Logic = 2)
  Source:            plb_psb_bridge_i/plb_psb_bridge_i/PSB_abb_n_O (FF)
  Destination:       psb_abb_n (PAD)
  Source Clock:      fpga_plb_clk rising

  Data Path: plb_psb_bridge_i/plb_psb_bridge_i/PSB_abb_n_O to psb_abb_n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.374   0.390  plb_psb_bridge_i/PSB_abb_n_O (PSB_abb_n_O)
     end scope: 'plb_psb_bridge_i'
     IOBUF:I->IO               2.851          iobuf_120 (psb_abb_n)
    ----------------------------------------
    Total                      3.615ns (3.225ns logic, 0.390ns route)
                                       (89.2% logic, 10.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_opb_clk'
  Total number of paths / destination ports: 109 / 57
-------------------------------------------------------------------------
Offset:              4.706ns (Levels of Logic = 3)
  Source:            opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/opb_master_en (FF)
  Destination:       lbus_oe_n (PAD)
  Source Clock:      fpga_opb_clk rising

  Data Path: opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/opb_master_en to lbus_oe_n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.374   0.445  opbslave_ext_bridge_i/bridge/opb_master_en (opbslave_ext_bridge_i/bridge/opb_master_en)
     INV:I->O             27   0.313   0.781  opbslave_ext_bridge_i/bridge/EXTt_oe_n1_INV_0 (opb_ext_bridge_debug_bus<25>)
     end scope: 'opbslave_ext_bridge_i'
     IOBUF:T->IO               2.793          iobuf_8 (lbus_addr<0>)
    ----------------------------------------
    Total                      4.706ns (3.480ns logic, 1.226ns route)
                                       (73.9% logic, 26.1% route)

=========================================================================


CPU : 64.31 / 64.38 s | Elapsed : 64.00 / 64.00 s
 
--> 

Total memory usage is 318516 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  203 (   0 filtered)
Number of infos    :   85 (   0 filtered)



*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc2vp100ff1704-6 -implement xflow.opt system.ngc


Release 9.1.02i - Xflow J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp100ff1704-6 -implement xflow.opt system.ngc
 
.... Copying flowfile C:/Xilinx91i/xilinx/data/fpga.flw into working directory
C:/Baseline_9_Working_Folder/K-new-base/implementation 

Using Flow File:
C:/Baseline_9_Working_Folder/K-new-base/implementation/fpga.flw 
Using Option File(s): 
 C:/Baseline_9_Working_Folder/K-new-base/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp100ff1704-6 -nt timestamp -bm system.bmm
"C:/Baseline_9_Working_Folder/K-new-base/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#


Release 9.1.02i - ngdbuild J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp100ff1704-6 -nt timestamp -bm system.bmm
C:/Baseline_9_Working_Folder/K-new-base/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Baseline_9_Working_Folder/K-new-base/implementation/system.ngc" ...
Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/clock_reset_block_wrappe
r.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/ppc405_i_wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/plb_bus_wrapper.ngc"...


Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/plb_ddr_controller_i_wra
pper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/plb_bram_if_cntlr_i_wrap
per.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/bram_wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/plb2opb_bridge_i_wrapper
.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/opb_bus_wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/ap1000_interrupt_interfa
ce_i_wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/opb_intc_i_wrapper.ngc".
..
Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/rs232_1_wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/opbslave_ext_bridge_i_wr
apper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/plb_psb_bridge_i_wrapper
.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/dcr_bus_wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/ppc405_ppcjtag_chain_wra
pper.ngc"...


Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/jtagppc_0_wrapper.ngc"..
.
Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/plb_emc_0_wrapper.ngc"..
.
Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/opb_gpio_0_wrapper.ngc".
..
Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/opb_timer_0_wrapper.ngc"
...

Applying constraints in "system.ucf" to the design...

Checking timing specifications ...


INFO:XdmHelpers:851 - TNM "fpga_plb_clk", used in period specification
   "TS_fpga_plb_clk", was traced into DCM instance
   "clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm". The
   following new TNM groups and period specifications were generated at the DCM
   output(s):
   CLK0:
TS_clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_clkplb_i=PERIO
D clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_clkplb_i
TS_fpga_plb_clk*1 HIGH 50%
   CLK90:
TS_clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_ddr_clkplb_90_
i=PERIOD
clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_ddr_clkplb_90_i
TS_fpga_plb_clk*1 PHASE + 3.125 nS HIGH 50%
   CLKFX:
TS_clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_clkcpu_i=PERIO
D clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_clkcpu_i
TS_fpga_plb_clk/3 HIGH 50%
INFO:XdmHelpers:851 - TNM "ddr1_clk_fb", used in period specification
   "TS_ddr1_clk_fb", was traced into DCM instance
   "clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/ddrfb_dcm".
   The following new TNM groups and period specifications were generated at the
   DCM output(s):
   CLK0:
TS_clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_ddr_clk_fb_i=P
ERIOD
clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_ddr_clk_fb_i
TS_ddr1_clk_fb*1 PHASE - 1.562 nS HIGH 50%
INFO:XdmHelpers:851 - TNM "fpga_opb_clk", used in period specification
   "TS_fpga_opb_clk", was traced into DCM instance
   "clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/opb_dcm". The
   following new TNM groups and period specifications were generated at the DCM
   output(s):
   CLK0:
TS_clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_clkopb_i=PERIO
D clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_clkopb_i
TS_fpga_opb_clk*1 HIGH 50%

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/
   DQS_OE_SETRST_GEN[3].DQS_SETRST_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/
   DQS_OE_SETRST_GEN[2].DQS_SETRST_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/
   DQS_OE_SETRST_GEN[1].DQS_SETRST_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/
   DQS_OE_SETRST_GEN[0].DQS_SETRST_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/READCNTR_I/CAR
   RY_OUT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/I_UP_DWN_COUNTER/I_C
   ARRY_OUT' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/I_UP_DWN_COUNTER/I_
   CARRY_OUT' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_RE
   G' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_RE
   G' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_contro

ller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG'
   has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_4to7[7
   ].I_FDRSE_BE4to7' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_4to7[6
   ].I_FDRSE_BE4to7' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_4to7[5
   ].I_FDRSE_BE4to7' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_4to7[4
   ].I_FDRSE_BE4to7' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3
   ].I_FDRSE_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2
   ].I_FDRSE_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1
   ].I_FDRSE_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0
   ].I_FDRSE_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PA

TH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU51' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU56' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU61' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU66' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU71' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU76' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU81' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU86' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU173' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU280' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN

[
   2].V2_ASYNCH_FIFO_I/BU51' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU56' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU61' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU66' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU71' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU76' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU81' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU86' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU173' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU280' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU51' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU56' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU61' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU66' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU71' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU76' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN

[
   1].V2_ASYNCH_FIFO_I/BU81' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU86' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU173' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU280' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU51' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU56' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU61' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU66' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU71' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU76' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU81' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU86' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU173' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU280' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has
   unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[10].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[9].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[8].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[7].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[6].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[5].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[4].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[3].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[2].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[1].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[0].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[31].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[30].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[26].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[25].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[24].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[23].OPB_ABUS_REG_BIT_I'


   has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[22].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[21].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[20].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[19].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[18].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[17].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[16].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[15].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[14].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[13].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[12].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[11].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[10].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[9].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[8].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[7].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[6].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[5].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[4].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[3].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[2].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[1].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[0].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_
   ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_
   ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG
   [0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG
   [1].I_ADDR_S_H_REG' has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG
   [2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[1
   ].I_BKEND_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[2
   ].I_BKEND_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[3
   ].I_BKEND_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[1].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[1].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[1].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[2].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[2].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[2].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[3].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[3].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[3].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG0'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG1'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG2'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' 

has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has un

connected output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'opb_timer_0/opb_timer_0/SEQADDR_FF_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[31].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[30].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[25].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[24].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[23].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[22].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[21].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[20].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[19].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[18].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[17].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[16].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "fpga_plb_clk"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "fpga_plb_clk"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "fpga_opb_clk"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "fpga_opb_clk"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "psb_bg_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "psb_bg_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "pmc_inta_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "pmc_inta_n" of
   type "IPAD".  This attribute will be ignored.


WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "ps2_int0_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "ps2_int0_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "fpga_rst_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "fpga_rst_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "pmc_intb_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "pmc_intb_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "ps2_int1_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "ps2_int1_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "psb_dbg_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "psb_dbg_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "uart1_sin" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "uart1_sin" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "pmc_intc_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "pmc_intc_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "ps2_int2_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "ps2_int2_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol
   "fpga_test_switch_0" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol
   "fpga_test_switch_0" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol
   "fpga_test_switch_1" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol
   "fpga_test_switch_1" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol
   "fpga_test_switch_2" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol
   "fpga_test_switch_2" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol
   "fpga_test_switch_3" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol
   "fpga_test_switch_3" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol
   "fpga_test_switch_4" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol
   "fpga_test_switch_4" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "pmc_intd_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "pmc_intd_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol
   "fpga_test_switch_5" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol
   "fpga_test_switch_5" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol
   "fpga_test_switch_6"

 of type "IPAD".  This attribute will be ignored.


WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol
   "fpga_test_switch_6" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol
   "fpga_test_switch_7" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol
   "fpga_test_switch_7" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "ps2_int3_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "ps2_int3_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "sysace_irq"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "sysace_irq" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "cpld_br_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "cpld_br_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "ps2_int4_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "ps2_int4_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "ps2_int5_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "ps2_int5_n" of
   type "IPAD".  This attribute will be ignored.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 281

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#


Release 9.1.02i - Map J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Using target part "2vp100ff1704-6".


Mapping design into LUTs...


Writing file system_map.ngm...
Running directed packing...


Running delay-based LUT packing...
Running related packing...
Writing design file "system_map.ncd"...



Design Summary:
Number of errors:      0
Number of warnings:   27
Logic Utilization:
  Number of Slice Flip Flops:       4,087 out of  88,192    4%
  Number of 4 input LUTs:           5,647 out of  88,192    6%
Logic Distribution:
  Number of occupied Slices:        4,592 out of  44,096   10%
  Number of Slices containing only related logic:   4,592 out of   4,592  100%
  Number of Slices containing unrelated logic:          0 out of   4,592    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          6,308 out of  88,192    7%
  Number used as logic:             5,647
  Number used as a route-thru:        191
  Number used for Dual Port RAMs:     342
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:     128

  Number of bonded IOBs:              262 out of   1,040   25%
    IOB Flip Flops:                   492
    IOB Dual-Data Rate Flops:          42
  Number of PPC405s:                   2 out of       2  100%
  Number of JTAGPPCs:                  1 out of       1  100%
  Number of Block RAMs:                32 out of     444    7%
  Number of GCLKs:                      5 out of      16   31%
  Number of DCMs:                       3 out of      12   25%
  Number of GTs:                        0 out of      20    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  2,247,159
Additional JTAG gate count for IOBs:  12,576
Peak Memory Usage:  341 MB
Total REAL time to MAP completion:  25 secs 
Total CPU time to MAP completion:   23 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#


Release 9.1.02i - par J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
Loading device for application Rf_Device from file '2vp100.nph' in environment C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp100, package ff1704, speed -6



Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)




Device speed data version:  "PRODUCTION 1.93 2007-02-23".


Device Utilization Summary:

   Number of BUFGMUXs                        5 out of 16     31%
      Number of LOCed BUFGMUXs               5 out of 5     100%

   Number of DCMs                            3 out of 12     25%
   Number of External IOBs                 262 out of 1040   25%
      Number of LOCed IOBs                 261 out of 262    99%

   Number of JTAGPPCs                        1 out of 1     100%
   Number of PPC405s                         2 out of 2     100%
   Number of RAMB16s                        32 out of 444     7%
   Number of SLICEs                       4592 out of 44096  10%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 17 secs 
Finished initial Timing Analysis.  REAL time: 18 secs 


Starting Placer



Phase 1.1


Phase 1.1 (Checksum:99e6c8) REAL time: 30 secs 

Phase 2.7
INFO:Place:834 - Only a subset of IOs are locked. Out of 262 IOs, 261 are locked and 1 are not locked. If you would like
   to print the names of these IOs, please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7 (Checksum:1312cfe) REAL time: 30 secs 

Phase 3.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor requires specialdesign considerations
   when operating above 350 MHz in the -7 speed grade part.Please see Xilinx Application Note XAPP755 for details.
Phase 3.31 (Checksum:1c9c37d) REAL time: 30 secs 

Phase 4.2


......


Phase 4.2 (Checksum:990f33) REAL time: 34 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 34 secs 

Phase 6.3


Phase 6.3 (Checksum:39386fa) REAL time: 36 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 36 secs 

Phase 8.8
.......

...


....


...

.....


......


....


..


Phase 8.8 (Checksum:1b86218) REAL time: 1 mins 17 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 1 mins 17 secs 

Phase 10.18


Phase 10.18 (Checksum:5f5e0f6) REAL time: 2 mins 8 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 2 mins 8 secs 

Phase 12.27


Phase 12.27 (Checksum:7270df4) REAL time: 2 mins 13 secs 

Phase 13.24
Phase 13.24 (Checksum:7bfa473) REAL time: 2 mins 13 secs 



REAL time consumed by placer: 2 mins 16 secs 
CPU  time consumed by placer: 2 mins 16 secs 
Writing design to file system.ncd




Total REAL time to Placer completion: 2 mins 18 secs 
Total CPU time to Placer completion: 2 mins 17 secs 

Starting Router



Phase 1: 37544 unrouted;       REAL time: 2 mins 57 secs 



Phase 2: 33033 unrouted;       REAL time: 3 mins 2 secs 



Phase 3: 8202 unrouted;       REAL time: 3 mins 10 secs 

Phase 4: 8202 unrouted; (1301883)      REAL time: 3 mins 10 secs 



Phase 5: 9257 unrouted; (29312)      REAL time: 5 mins 42 secs 



Phase 6: 9360 unrouted; (18590)      REAL time: 5 mins 46 secs 



Phase 7: 9360 unrouted; (18590)      REAL time: 8 mins 4 secs 



Phase 8: 0 unrouted; (18874)      REAL time: 9 mins 44 secs 



Phase 9: 0 unrouted; (18874)      REAL time: 9 mins 49 secs 



Updating file: system.ncd with current fully routed design.



Phase 10: 0 unrouted; (18874)      REAL time: 24 mins 27 secs 



Phase 11: 0 unrouted; (18557)      REAL time: 25 mins 4 secs 



Phase 12: 0 unrouted; (18240)      REAL time: 25 mins 24 secs 



Phase 13: 0 unrouted; (18240)      REAL time: 26 mins 44 secs 



Updating file: system.ncd with current fully routed design.



Phase 14: 0 unrouted; (18240)      REAL time: 39 mins 53 secs 



Phase 15: 0 unrouted; (18240)      REAL time: 39 mins 57 secs 


Total REAL time to Router completion: 39 mins 57 secs 
Total CPU time to Router completion: 39 mins 55 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------



Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|              CLKPLB |     BUFGMUX3S|Yes   | 2378 |  1.180     |  2.659      |
+---------------------+--------------+------+------+------------+-------------+
|              CLKOPB |     BUFGMUX1S|Yes   |  773 |  1.140     |  2.631      |
+---------------------+--------------+------+------+------------+-------------+
|       DDR1_CLKFB_90 |     BUFGMUX0S|Yes   |  167 |  0.394     |  2.418      |
+---------------------+--------------+------+------+------------+-------------+
|       DDR_CLKPLB_90 |     BUFGMUX2P|Yes   |   12 |  0.267     |  2.399      |
+---------------------+--------------+------+------+------------+-------------+
|              CLKCPU |     BUFGMUX5S|Yes   |    1 |  0.000     |  2.135      |
+---------------------+--------------+------+------+------------+-------------+
|opb_intc_i/opb_intc_ |              |      |      |            |             |
|i/INTC_CORE_I/MANY_I |              |      |      |            |             |
|NTR_DET_GEN.INTR_DET |              |      |      |            |             |
|    _I/interrupts<6> |         Local|      |    1 |  0.000     |  0.901      |
+---------------------+--------------+------+------+------------+-------------+
| jtagppc0_JTGC405TCK |         Local|      |    2 |  5.178     |  9.996      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.



Timing Score: 18240

WARNING:Par:62 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in
   your design.

      Review the timing report using Timing Analyzer (In ISE select "Post-Place &
      Route Static Timing Report").  Go to the failing constraint(s) and select
      the "Timing Improvement Wizard" link for suggestions to correct each problem.

   Rerun Map with "-timing" (ISE process "Perform Timing -Driven
   Packing and Placement"

   Run Multi-Pass Place and Route in PAR using at least 5 "PAR Iterations"
   (ISE process "Multi Pass Place & Route").

   Use the Xilinx "xplorer" script to try special combinations of
   options known to produce very good results.
   See http://www.xilinx.com/ise/implementation/Xplorer.htm for details.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.

Number of Timing Constraints that were not applied: 6

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
* COMP "psb_ta_n" OFFSET = IN 7.3 ns BEFORE | SETUP   |    -2.101ns|     9.401ns|       9|        6716
   COMP "fpga_plb_clk"                      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
* COMP "psb_tea_n" OFFSET = IN 7.3 ns BEFOR | SETUP   |    -2.072ns|     9.372ns|       7|        6383
  E COMP "fpga_plb_clk"                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
* TS_clock_reset_block_clock_reset_block_ap | SETUP   |    -0.642ns|    13.142ns|      24|        4413
  1000_bp_clock_generation_clkplb_i =       | HOLD    |     0.213ns|            |       0|           0
     PERIOD TIMEGRP         "clock_reset_bl |         |            |            |        |            
  ock_clock_reset_block_ap1000_bp_clock_gen |         |            |            |        |            
  eration_clkplb_i"         TS_fpga_plb_clk |         |            |            |        |            
   HIGH 50%                                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
* TS_DCR1 = MAXDELAY FROM TIMEGRP "FFS" THR | SETUP   |    -0.226ns|     8.226ns|       8|         728
  U TIMEGRP "DCR_DATA_GRP" TO TIMEGRP       |         |            |            |        |            
     "CPUS" 8 ns                            |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "psb_dbb_n" OFFSET = IN 7.3 ns BEFOR | SETUP   |     0.030ns|     7.270ns|       0|           0
  E COMP "fpga_plb_clk"                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_DCR2 = MAXDELAY FROM TIMEGRP "CPUS" TH | SETUP   |     0.294ns|     7.706ns|       0|           0
  RU TIMEGRP "DCR_DATA_GRP" TO TIMEGRP      |         |            |            |        |            
      "CPUS" 8 ns                           |         |            |            |        |            
------------------------------------------------------------------------------------------------------


  COMP "psb_dbg_n" OFFSET = IN 7.3 ns BEFOR | SETUP   |     0.302ns|     6.998ns|       0|           0
  E COMP "fpga_plb_clk"                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TSCLK2CLK90 = MAXDELAY FROM TIMEGRP "clkp | SETUP   |     0.339ns|     2.536ns|       0|           0
  lb" TO TIMEGRP "ddr_clkplb_90" 2.875      |         |            |            |        |            
      ns                                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "psb_abb_n" OFFSET = IN 7.3 ns BEFOR | SETUP   |     0.511ns|     6.789ns|       0|           0
  E COMP "fpga_plb_clk"                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "psb_artry_n" OFFSET = IN 7.3 ns BEF | SETUP   |     0.573ns|     6.727ns|       0|           0
  ORE COMP "fpga_plb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_reset_block_clock_reset_block_ap | SETUP   |     0.618ns|     3.548ns|       0|           0
  1000_bp_clock_generation_clkcpu_i =       | HOLD    |     1.646ns|            |       0|           0
     PERIOD TIMEGRP         "clock_reset_bl |         |            |            |        |            
  ock_clock_reset_block_ap1000_bp_clock_gen |         |            |            |        |            
  eration_clkcpu_i"         TS_fpga_plb_clk |         |            |            |        |            
   / 3 HIGH 50%                             |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "psb_aack_n" OFFSET = IN 7.3 ns BEFO | SETUP   |     0.718ns|     6.582ns|       0|           0
  RE COMP "fpga_plb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "psb_bg_n" OFFSET = IN 7.3 ns BEFORE | SETUP   |     0.738ns|     6.562ns|       0|           0
   COMP "fpga_plb_clk"                      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<1>" OFFSET = OUT 9 ns AFT | MAXDELAY|     1.195ns|     7.805ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<0>" OFFSET = OUT 9 ns AFT | MAXDELAY|     1.195ns|     7.805ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<2>" OFFSET = OUT 9 ns AFT | MAXDELAY|     1.289ns|     7.711ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<3>" OFFSET = OUT 9 ns AFT | MAXDELAY|     1.289ns|     7.711ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<1>" OFFSET = OUT 9 ns AFT | MAXDELAY|     1.290ns|     7.710ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |           

 |        |            


------------------------------------------------------------------------------------------------------
  COMP "lbus_data<0>" OFFSET = OUT 9 ns AFT | MAXDELAY|     1.290ns|     7.710ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_we_n" OFFSET = OUT 9 ns AFTER  | MAXDELAY|     1.486ns|     7.514ns|       0|           0
  COMP "fpga_opb_clk"                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_oe_n" OFFSET = OUT 9 ns AFTER  | MAXDELAY|     1.486ns|     7.514ns|       0|           0
  COMP "fpga_opb_clk"                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_reset_block_clock_reset_block_ap | SETUP   |     1.552ns|     5.686ns|       0|           0
  1000_bp_clock_generation_ddr_clk_fb_i     | HOLD    |     0.525ns|            |       0|           0
       = PERIOD TIMEGRP         "clock_rese |         |            |            |        |            
  t_block_clock_reset_block_ap1000_bp_clock |         |            |            |        |            
  _generation_ddr_clk_fb_i"         TS_ddr1 |         |            |            |        |            
  _clk_fb PHASE -1.562 ns HIGH 50%          |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<6>" OFFSET = OUT 9 ns AFT | MAXDELAY|     1.739ns|     7.261ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<7>" OFFSET = OUT 9 ns AFT | MAXDELAY|     1.739ns|     7.261ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<4>" OFFSET = OUT 9 ns AFT | MAXDELAY|     1.768ns|     7.232ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<5>" OFFSET = OUT 9 ns AFT | MAXDELAY|     1.768ns|     7.232ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_DCR3 = MAXDELAY FROM TIMEGRP "CPUS" TH | SETUP   |     1.939ns|     6.061ns|       0|           0
  RU TIMEGRP "DCR_DATA_GRP" TO TIMEGRP      |         |            |            |        |            
      "FFS" 8 ns                            |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<12>" OFFSET = OUT 9 ns AF | MAXDELAY|     2.566ns|     6.434ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<13>" OFFSET = OUT 9 ns AF | MAXDELAY|     2.685ns|     6.315ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<8>" OFFSET = OUT 9 ns AFT | MAXDELAY|     2.977ns|     6.023n

s|       0|           0


  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<2>" OFFSET = OUT 9 ns AFT | MAXDELAY|     3.037ns|     5.963ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<3>" OFFSET = OUT 9 ns AFT | MAXDELAY|     3.037ns|     5.963ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<4>" OFFSET = OUT 9 ns AFT | MAXDELAY|     3.037ns|     5.963ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<5>" OFFSET = OUT 9 ns AFT | MAXDELAY|     3.037ns|     5.963ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<15>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.043ns|     5.957ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<11>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.098ns|     5.902ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<14>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.156ns|     5.844ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<9>" OFFSET = OUT 9 ns AFT | MAXDELAY|     3.248ns|     5.752ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<6>" OFFSET = OUT 9 ns AFT | MAXDELAY|     3.263ns|     5.737ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<7>" OFFSET = OUT 9 ns AFT | MAXDELAY|     3.263ns|     5.737ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<8>" OFFSET = OUT 9 ns AFT | MAXDELAY|     3.263ns|     5.737ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<9>" OFFSET = OUT 9 ns AFT | MAXDELAY|     3.263ns|     5.737ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<23>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.279ns|     5.721ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |           

 |        |            


------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<24>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.279ns|     5.721ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<10>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.308ns|     5.692ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "fpga_config_flash_cs_n" OFFSET = OU | MAXDELAY|     3.339ns|     5.661ns|       0|           0
  T 9 ns AFTER COMP "fpga_opb_clk"          |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<15>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.469ns|     5.531ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<16>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.469ns|     5.531ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<17>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.469ns|     5.531ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<18>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.469ns|     5.531ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<10>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.489ns|     5.511ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<11>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.489ns|     5.511ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<12>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.491ns|     5.509ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<13>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.491ns|     5.509ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<14>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.491ns|     5.509ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<19>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.509ns|     5.491ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
-------------------------------------------------------------------------------

-----------------------


  COMP "lbus_addr<20>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.509ns|     5.491ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<21>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.509ns|     5.491ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<22>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.509ns|     5.491ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "sysace_cs_n" OFFSET = OUT 9 ns AFTE | MAXDELAY|     3.581ns|     5.419ns|       0|           0
  R COMP "fpga_opb_clk"                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "cpld_cs_n" OFFSET = OUT 9 ns AFTER  | MAXDELAY|     3.859ns|     5.141ns|       0|           0
  COMP "fpga_opb_clk"                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "flash_cs_n" OFFSET = OUT 9 ns AFTER | MAXDELAY|     3.951ns|     5.049ns|       0|           0
   COMP "fpga_opb_clk"                      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_reset_block_clock_reset_block_ap | SETUP   |     6.035ns|    18.965ns|       0|           0
  1000_bp_clock_generation_clkopb_i =       | HOLD    |     0.559ns|            |       0|           0
     PERIOD TIMEGRP         "clock_reset_bl |         |            |            |        |            
  ock_clock_reset_block_ap1000_bp_clock_gen |         |            |            |        |            
  eration_clkopb_i"         TS_fpga_opb_clk |         |            |            |        |            
   HIGH 50%                                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "cpld_bg_n" OFFSET = OUT 9 ns AFTER  | MAXDELAY|     6.161ns|     2.839ns|       0|           0
  COMP "fpga_opb_clk"                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_CPU_2_PLB_ARB_DCR = MAXDELAY FROM TIME | SETUP   |    19.102ns|     5.898ns|       0|           0
  GRP "CPUS" TO TIMEGRP         "PLB_ARBITE |         |            |            |        |            
  R_DCR" 25 ns                              |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_reset_block_clock_reset_block_ap | N/A     |         N/A|         N/A|     N/A|         N/A
  1000_bp_clock_generation_ddr_clkplb_90_i  |         |            |            |        |            
          = PERIOD TIMEGRP         "clock_r |         |            |            |        |            
  eset_block_clock_reset_block_ap1000_bp_cl |         |            |            |        |            
  ock_generation_ddr_clkplb_90_i"         T |         |            |            |        |            
  S_fpga_plb_clk PHASE 3.125 ns HIGH 50%    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_fpga_opb_clk = PERIOD TIMEGRP "fpga_op | N/A     |         N/A|         N/

A|     N/A|         N/A


  b_clk" 25 ns HIGH 50%                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_ddr1_clk_fb = PERIOD TIMEGRP "ddr1_clk | N/A     |         N/A|         N/A|     N/A|         N/A
  _fb" 12.5 ns HIGH 50%                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_CLK90 = PERIOD TIMEGRP "ddr_clkplb_90" | N/A     |         N/A|         N/A|     N/A|         N/A
   12.5 ns HIGH 50%                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_plb_clk = PERIOD TIMEGRP "clkplb" 12.5 | N/A     |         N/A|         N/A|     N/A|         N/A
   ns HIGH 50%                              |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_fpga_plb_clk = PERIOD TIMEGRP "fpga_pl | N/A     |         N/A|         N/A|     N/A|         N/A
  b_clk" 12.5 ns HIGH 50%                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------


4 constraints not met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the 
   constraint does not cover any paths or that it has no requested value.


Generating Pad Report.



All signals are completely routed.

Total REAL time to PAR completion: 40 mins 14 secs 
Total CPU time to PAR completion: 40 mins 

Peak Memory Usage:  692 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - 48 errors found.

Number of error messages: 0
Number of warning messages: 2
Number of info messages: 1

Writing design to file system.ncd





PAR done!





#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#


Release 9.1.02i - Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp100.nph' in environment
C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp100, package ff1704, speed -6


--------------------------------------------------------------------------------
Release 9.1.02i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp100,-6 (PRODUCTION 1.93 2007-02-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 48  Score: 18240

Constraints cover 185793 paths, 0 nets, and 34956 connections

Design statistics:
   Minimum period:  18.965ns (Maximum frequency:  52.729MHz)
   Maximum path delay from/to any node:   8.226ns
   Minimum input required time before clock:   9.401ns
   Minimum output required time after clock:   7.805ns


Analysis completed Tue Jun 02 12:17:33 2009
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 19 secs 


xflow done!


*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system


Release 9.1.02i - Bitgen J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp100.nph' in environment
C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp100, package ff1704, speed -6


Opened constraints file system.pcf.

Tue Jun 02 12:17:41 2009

Running DRC.


WARNING:PhysDesignRules:372 - Gated clock. Clock net
   opb_intc_i/opb_intc_i/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/interrupts<6>
   is sourced by a combinatorial pin. This is not good design practice. Use the
   CE pin to control the loading of data into the flip-flop.
INFO:PhysDesignRules:772 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm/clock_
   reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm, consult the
   device Interactive Data Sheet.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin CPMC405CLOCK for the
   comp ppc405_ppcjtag_chain/ppc405_ppcjtag_chain/PPC405_i is not connected to
   the output of a DCM driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin PLBCLK for the comp
   ppc405_ppcjtag_chain/ppc405_ppcjtag_chain/PPC405_i is not connected to the
   output of a DCM driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_ppcjtag_chain/ppc405_ppcjtag_chain/PPC405_i is not connected to
   the output of a DCM driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_ppcjtag_chain/ppc405_ppcjtag_chain/PPC405_i is not connected to
   the output of a DCM driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_i/ppc405_i/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_i/ppc405_i/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
DRC detected 0 errors and 7 warnings.


Creating bit map...


Saving bit stream in "system.bit".


Creating bit mask...


Saving mask bit stream in "system.msk".


Bitstream generation is complete.




Done!

At Local date and time: Tue Jun 02 12:24:22 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/K-new-base/; /usr/bin/make -f system.make init_bram; exit;" started...

/usr/bin/bash: igncr: unknown option name


*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_i EX1_OS/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 38 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 97 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_i for overlap...


Analyzing file EX1_OS/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"EX1_OS/executable.elf" tag ppc405_i  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

Xilinx Platform Studio (XPS)
Xilinx EDK 9.1.02 Build EDK_J_SP2.4

Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

At Local date and time: Wed Jun 03 12:35:50 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/K-new-base/; /usr/bin/make -f system.make swclean; exit;" started...

rm -rf ppc405_i/lib/
rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 



/usr/bin/bash: igncr: unknown option name




Done!

At Local date and time: Wed Jun 03 12:35:54 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/K-new-base/; /usr/bin/make -f system.make libs; exit;" started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss
libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



/usr/bin/bash: igncr: unknown option name


Output Directory (-od)		: C:\Baseline_9_Working_Folder\K-new-base\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) hwrtos_0	plb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...
B1 32 B2 32
ERROR:MDT - INST:hwrtos_0 BASEADDR-HIGHADDR:0x4f000000-0x4f00ffff and
   INST:plb2opb_bridge_i BASEADDR-HIGHADDR:0x4c000000-0x4fffffff -
   C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 385 and
   C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 185 - address space
   overlap!
B1 32 B2 32
ERROR:MDT - INST:hwrtos_0 BASEADDR-HIGHADDR:0x4f000000-0x4f00ffff and
   INST:plb2opb_bridge_i BASEADDR-HIGHADDR:0x4c000000-0x4fffffff -
   C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 385 and
   C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 185 - address space
   overlap!
B1 32 B2 32
ERROR:MDT - INST:hwrtos_0 BASEADDR-HIGHADDR:0x4f000000-0x4f00ffff and
   INST:plb2opb_bridge_i BASEADDR-HIGHADDR:0x4c000000-0x4fffffff -
   C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 385 and
   C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 185 - address space
   overlap!
B1 32 B2 32
ERROR:MDT - INST:hwrtos_0 BASEADDR-HIGHADDR:0x4f000000-0x4f00ffff and
   INST:plb2opb_bridge_i BASEADDR-HIGHADDR:0x4c000000-0x4fffffff -
   C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 385 and
   C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 185 - address space
   overlap!
ERROR:MDT - Errors occured while creating Hardware System


make: *** [ppc405_i/lib/libxil.a] Error 2




Done!

At Local date and time: Wed Jun 03 12:38:15 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/K-new-base/; /usr/bin/make -f system.make swclean; exit;" started...

rm -rf ppc405_i/lib/
rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 



/usr/bin/bash: igncr: unknown option name




Done!

At Local date and time: Wed Jun 03 12:38:20 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/K-new-base/; /usr/bin/make -f system.make libs; exit;" started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


/usr/bin/bash: igncr: unknown option name


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 

Output Directory (-od)		: C:\Baseline_9_Working_Folder\K-new-base\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...



Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x40000000-0x4000ffff) hwrtos_0	plb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 5
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\opbslave_ext_bridge_v3_10_a\da
   ta\opbslave_ext_bridge_v2_1_0.mpd line 20 - opbslave_ext_bridge_i
   (opbslave_ext_bridge) tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\opbslave_ext_bridge_v3_10_a\da
   ta\opbslave_ext_bridge_v2_1_0.mpd line 21 - opbslave_ext_bridge_i
   (opbslave_ext_bridge) tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32


INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 25 - hwrtos_0 (hwrtos) tool is overriding PARAMETER C_PLB_AWIDTH
   value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 26 - hwrtos_0 (hwrtos) tool is overriding PARAMETER C_PLB_DWIDTH
   value to 64
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 27 - hwrtos_0 (hwrtos) tool is overriding PARAMETER
   C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 28 - hwrtos_0 (hwrtos) tool is overriding PARAMETER
   C_PLB_MID_WIDTH value to 2

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 143 - An example UCF
   for this core is available and must be modified for use in the system. Please
   refer to the EDK Getting Started guide for the location of this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 129 - 4 master(s) : 6
slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 205 - 1 master(s) : 5
slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 338 - 1 master(s) : 2
slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\K-new-base\system.mss line 20 -
   Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\K-new-base\system.mss line 54 -
   PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the intc driver
   has been deprecated.  Any reference to this parameter in the MSS file will be
   ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 143 - No
   Driver Found for instance plb_ddr_controller_i. To avoid seeing this warning,
   assign the appropriate driver or driver "generic 1.00.a " to instance
   plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 169 - No
   Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing this warning,
   assign the appropriate driver or driver "generic 1.00.a " to instance
   plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 306 - No
   Driver Found for instance plb_psb_bridge_i. To avoid seeing this warning,
   assign the appropriate driver or driver "generic 1.00.a " to instance
   plb_psb_bridge_i

  - plb_emc_0
  - hwrtos_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\uCOS-II_v2_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\plbarb_v1_01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\plb2opb_v1_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\opbarb_v1_02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\gpio_v2_01_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\intc_v1_00_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\uartlite_v1_01_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\tmrctr_v1_00_b\ ...



Copying files for driver hwrtos_v1_00_a from
C:\Baseline_9_Working_Folder\K-new-base\drivers\hwrtos_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\hwrtos_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling ipif


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling tmrctr


Compiling hwrtos


Compiling cpu_ppc405



Libraries generated in C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_ppcjtag_chain\libsrc\standalone_v
1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_ppcjtag_chain\libsrc\cpu_ppc405_v
1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


Compiling bsp


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\K-new-base\ppc405_ppcjtag_chain\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Wed Jun 03 12:39:19 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/K-new-base/; /usr/bin/make -f system.make program; exit;" started...

powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  
powerpc-eabi-size EX1_OS/executable.elf 


/usr/bin/bash: igncr: unknown option name


   text	   data	    bss	    dec	    hex	filename
  29558	    508	  11968	  42034	   a432	EX1_OS/executable.elf





Done!

At Local date and time: Wed Jun 03 12:40:07 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/K-new-base/; /usr/bin/make -f system.make hwclean; exit;" started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp


/usr/bin/bash: igncr: unknown option name




Done!

At Local date and time: Wed Jun 03 12:40:19 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/K-new-base/; /usr/bin/make -f system.make bits; exit;" started...

****************************************************


/usr/bin/bash: igncr: unknown option name


Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp100ff1704-6 -lang vhdl   system.mhs



Release Xilinx EDK 9.1.02 - platgen EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.




Command Line: platgen -p xc2vp100ff1704-6 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...


INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...
Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x40000000-0x4000ffff) hwrtos_0	plb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	



Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 5
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32


INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\opbslave_ext_bridge_v3_10_a\da
   ta\opbslave_ext_bridge_v2_1_0.mpd line 20 - opbslave_ext_bridge_i
   (opbslave_ext_bridge) tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\opbslave_ext_bridge_v3_10_a\da
   ta\opbslave_ext_bridge_v2_1_0.mpd line 21 - opbslave_ext_bridge_i
   (opbslave_ext_bridge) tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 25 - hwrtos_0 (hwrtos) tool is overriding PARAMETER C_PLB_AWIDTH
   value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 26 - hwrtos_0 (hwrtos) tool is overriding PARAMETER C_PLB_DWIDTH
   value to 64
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 27 - hwrtos_0 (hwrtos) tool is overriding PARAMETER
   C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 28 - hwrtos_0 (hwrtos) tool is overriding PARAMETER
   C_PLB_MID_WIDTH value to 2



Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 143 - An example UCF
   for this core is available and must be modified for use in the system. Please
   refer to the EDK Getting Started guide for the location of this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 129 - 4 master(s) : 6
slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 205 - 1 master(s) : 5
slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 338 - 1 master(s) : 2
slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The opb_intc_i core has constraints automatically generated by XPS in implementation/opb_intc_i_wrapper/opb_intc_i_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...



Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 178 - elaborating IP



Writing HDL for elaborated instances ...

Inserting wrapper level ...


Completion time: 7.00 seconds

Constructing platform-level connectivity ...


Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...



Generating synthesis project file ...



Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
IPNAME:clock_reset_block_wrapper INSTANCE:clock_reset_block -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 77 - Running XST
synthesis


IPNAME:ppc405_i_wrapper INSTANCE:ppc405_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 94 - Running XST
synthesis


IPNAME:plb_bus_wrapper INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 129 - Running XST
synthesis


IPNAME:plb_ddr_controller_i_wrapper INSTANCE:plb_ddr_controller_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 143 - Running XST
synthesis


IPNAME:plb_bram_if_cntlr_i_wrapper INSTANCE:plb_bram_if_cntlr_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 169 - Running XST
synthesis


IPNAME:bram_wrapper INSTANCE:bram -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 178 - Running XST
synthesis


IPNAME:plb2opb_bridge_i_wrapper INSTANCE:plb2opb_bridge_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 185 - Running XST
synthesis


IPNAME:opb_bus_wrapper INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 205 - Running XST
synthesis


IPNAME:ap1000_interrupt_interface_i_wrapper
INSTANCE:ap1000_interrupt_interface_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 215 - Running XST
synthesis


IPNAME:opb_intc_i_wrapper INSTANCE:opb_intc_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 251 - Running XST
synthesis


IPNAME:rs232_1_wrapper INSTANCE:rs232_1 -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 262 - Running XST
synthesis


IPNAME:opbslave_ext_bridge_i_wrapper INSTANCE:opbslave_ext_bridge_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 278 - Running XST
synthesis


IPNAME:plb_psb_bridge_i_wrapper INSTANCE:plb_psb_bridge_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 306 - Running XST
synthesis


IPNAME:dcr_bus_wrapper INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 338 - Running XST
synthesis


IPNAME:ppc405_ppcjtag_chain_wrapper INSTANCE:ppc405_ppcjtag_chain -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 343 - Running XST
synthesis


IPNAME:jtagppc_0_wrapper INSTANCE:jtagppc_0 -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 349 - Running XST
synthesis


IPNAME:plb_emc_0_wrapper INSTANCE:plb_emc_0 -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 356 - Running XST
synthesis


IPNAME:opb_gpio_0_wrapper INSTANCE:opb_gpio_0 -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 367 - Running XST
synthesis


IPNAME:opb_timer_0_wrapper INSTANCE:opb_timer_0 -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 377 - Running XST
synthesis


IPNAME:hwrtos_0_wrapper INSTANCE:hwrtos_0 -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 385 - Running XST
synthesis



Running NGCBUILD ...
IPNAME:plb_ddr_controller_i_wrapper INSTANCE:plb_ddr_controller_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 143 - Running NGCBUILD



Command Line: ngcbuild -p xc2vp100ff1704-6 -intstyle silent -sd ..
plb_ddr_controller_i_wrapper.ngc ../plb_ddr_controller_i_wrapper.ngc

Reading NGO file
"C:/Baseline_9_Working_Folder/K-new-base/implementation/plb_ddr_controller_i_wra
pper/plb_ddr_controller_i_wrapper.ngc" ...


Executing edif2ngd -noa
"C:\Baseline_9_Working_Folder\K-new-base\implementation\plb_ddr_controller_i_wra
pper_async_fifo_v4_0.edn" "plb_ddr_controller_i_wrapper_async_fifo_v4_0.ngo"


Release 9.1.02i - edif2ngd J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 9.1.02i edif2ngd J.33
INFO:NgdBuild - Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Writing module to "plb_ddr_controller_i_wrapper_async_fifo_v4_0.ngo"...
Loading design module
"C:\Baseline_9_Working_Folder\K-new-base\implementation\plb_ddr_controller_i_wra
pper\plb_ddr_controller_i_wrapper_async_fifo_v4_0.ngo"...



Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../plb_ddr_controller_i_wrapper.ngc" ...

Writing NGCBUILD log file "../plb_ddr_controller_i_wrapper.blc"...

NGCBUILD done.
IPNAME:opb_intc_i_wrapper INSTANCE:opb_intc_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 251 - Running NGCBUILD



Command Line: ngcbuild -p xc2vp100ff1704-6 -intstyle silent -uc
opb_intc_i_wrapper.ucf -sd .. opb_intc_i_wrapper.ngc ../opb_intc_i_wrapper.ngc

Reading NGO file
"C:/Baseline_9_Working_Folder/K-new-base/implementation/opb_intc_i_wrapper/opb_i
ntc_i_wrapper.ngc" ...



Applying constraints in "opb_intc_i_wrapper.ucf" to the design...



Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../opb_intc_i_wrapper.ngc" ...

Writing NGCBUILD log file "../opb_intc_i_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 422.00 seconds


Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"


Release 9.1.02i - xst J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> 


TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"C:\Baseline_9_Working_Folder\K-new-base\pcores\" "C:\EDK\hw\XilinxProcessorIPLib\pcores\" "C:\EDK\hw\XilinxReferenceDesigns\pcores\" }

---- Target Parameters
Target Device                      : xc2vp100ff1704-6
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" in Library work.


Entity <system> compiled.


Entity <system> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system> in library <work> (architecture <STRUCTURE>).




=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> in library <work> (Architecture <STRUCTURE>).


WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2655: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2663: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2671: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2679: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2687: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2695: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2703: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2711: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2719: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2727: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2735: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2743: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2751: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2759: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2767: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2775: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2783: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2791: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2799: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2807: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2815: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2823: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2831: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2839: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2847: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2855: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2863: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2871: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2879: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2887: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2895: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2903: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2911: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2919: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2927: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2935: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2943: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2951: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2959: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2967: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2975: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2983: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2991: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2999: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3007: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3015: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3023: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3031: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3039: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3047: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3055: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3063: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3071: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3079: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3087: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3095: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3103: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3111: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3119: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3127: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3135: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3143: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3151: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3159: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3167: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3175: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3183: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3191: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3199: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3207: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3215: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3223: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3231: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3239: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3247: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3255: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3263: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3271: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3279: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3287: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3295: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3303: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3311: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3319: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3327: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3335: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3343: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3351: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3359: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3367: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3375: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3383: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3391: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3399: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3407: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3415: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3423: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3431: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3439: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3447: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3455: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3463: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3471: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3479: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3487: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3495: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3503: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3511: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3519: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3527: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3535: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3543: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3551: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3559: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3567: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3575: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3583: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3591: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3599: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3607: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3615: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3623: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3631: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3639: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3647: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3655: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3663: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3671: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3679: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3687: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3695: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3703: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3711: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3719: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3727: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3735: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3743: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3751: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3759: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3767: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3775: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3783: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3791: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3799: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3807: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3815: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3823: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3831: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3839: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3847: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3855: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3863: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3871: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3879: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3887: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3895: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3903: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3911: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3919: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3927: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3935: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3943: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3951: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3959: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3967: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3975: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3983: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3991: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3999: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4007: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4015: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4023: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4031: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4039: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4047: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4055: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4063: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4071: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4079: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4087: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4095: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4103: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4111: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4119: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4127: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4135: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4143: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4151: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4159: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4167: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4175: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4183: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4191: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4199: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4207: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4215: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4223: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4231: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4239: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4247: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4255: Instantiating black box module <IOBUF>.


Entity <system> analyzed. Unit <system> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================



Performing bidirectional port resolution...



Synthesizing Unit <system>.
    Related source file is "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd".
WARNING:Xst:646 - Signal <plb_bus_PLB_SMBusy<2:3>> is assigned but never used.
WARNING:Xst:646 - Signal <plb_bus_PLB_SMErr<2:3>> is assigned but never used.
Unit <system> synthesized.




=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================



Reading core <../implementation/clock_reset_block_wrapper.ngc>.


Reading core <../implementation/ppc405_i_wrapper.ngc>.


Reading core <../implementation/plb_bus_wrapper.ngc>.


Reading core <../implementation/plb_ddr_controller_i_wrapper.ngc>.


Reading core <../implementation/plb_bram_if_cntlr_i_wrapper.ngc>.


Reading core <../implementation/bram_wrapper.ngc>.


Reading core <../implementation/plb2opb_bridge_i_wrapper.ngc>.


Reading core <../implementation/opb_bus_wrapper.ngc>.
Reading core <../implementation/ap1000_interrupt_interface_i_wrapper.ngc>.
Reading core <../implementation/opb_intc_i_wrapper.ngc>.


Reading core <../implementation/rs232_1_wrapper.ngc>.


Reading core <../implementation/opbslave_ext_bridge_i_wrapper.ngc>.


Reading core <../implementation/plb_psb_bridge_i_wrapper.ngc>.


Reading core <../implementation/dcr_bus_wrapper.ngc>.
Reading core <../implementation/ppc405_ppcjtag_chain_wrapper.ngc>.


Reading core <../implementation/jtagppc_0_wrapper.ngc>.
Reading core <../implementation/plb_emc_0_wrapper.ngc>.


Reading core <../implementation/opb_gpio_0_wrapper.ngc>.
Reading core <../implementation/opb_timer_0_wrapper.ngc>.


Reading core <../implementation/hwrtos_0_wrapper.ngc>.


Loading core <clock_reset_block_wrapper> for timing and area information for instance <clock_reset_block>.
Loading core <ppc405_i_wrapper> for timing and area information for instance <ppc405_i>.
Loading core <plb_bus_wrapper> for timing and area information for instance <plb_bus>.


Loading core <plb_ddr_controller_i_wrapper> for timing and area information for instance <plb_ddr_controller_i>.
Loading core <plb_bram_if_cntlr_i_wrapper> for timing and area information for instance <plb_bram_if_cntlr_i>.


Loading core <bram_wrapper> for timing and area information for instance <bram>.
Loading core <plb2opb_bridge_i_wrapper> for timing and area information for instance <plb2opb_bridge_i>.
Loading core <opb_bus_wrapper> for timing and area information for instance <opb_bus>.
Loading core <ap1000_interrupt_interface_i_wrapper> for timing and area information for instance <ap1000_interrupt_interface_i>.
Loading core <opb_intc_i_wrapper> for timing and area information for instance <opb_intc_i>.
Loading core <rs232_1_wrapper> for timing and area information for instance <rs232_1>.
Loading core <opbslave_ext_bridge_i_wrapper> for timing and area information for instance <opbslave_ext_bridge_i>.


Loading core <plb_psb_bridge_i_wrapper> for timing and area information for instance <plb_psb_bridge_i>.


Loading core <dcr_bus_wrapper> for timing and area information for instance <dcr_bus>.
Loading core <ppc405_ppcjtag_chain_wrapper> for timing and area information for instance <ppc405_ppcjtag_chain>.
Loading core <jtagppc_0_wrapper> for timing and area information for instance <jtagppc_0>.
Loading core <plb_emc_0_wrapper> for timing and area information for instance <plb_emc_0>.
Loading core <opb_gpio_0_wrapper> for timing and area information for instance <opb_gpio_0>.
Loading core <opb_timer_0_wrapper> for timing and area information for instance <opb_timer_0>.


Loading core <hwrtos_0_wrapper> for timing and area information for instance <hwrtos_0>.


Loading device for application Rf_Device from file '2vp100.nph' in environment C:\Xilinx91i.



=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================



Optimizing unit <system> ...



Mapping all equations...


Building and optimizing final netlist ...


INFO:Xst:2260 - The FF/Latch <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0> in Unit <plb_bus> is equivalent to the following FF/Latch : <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_3> in Unit <plb_bus> is equivalent to the following FF/Latch : <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_3_1> 
INFO:Xst:2260 - The FF/Latch <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1> in Unit <plb_bus> is equivalent to the following FF/Latch : <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2> in Unit <plb_bus> is equivalent to the following FF/Latch : <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2_1> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_BURST_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[3].WR_DQS_REG> in Unit <plb_ddr_controller_i> is equivalent to the following 3 FFs/Latches : <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[2].WR_DQS_REG> <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[1].WR_DQS_REG> <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[0].WR_DQS_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_RST_I> in Unit <plb_ddr_controller_i> is equivalent to the following 3 FFs/Latches : <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_RST_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_RST_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_RST_I> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_CACHLN_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_OE_REG_I> in Unit <plb_ddr_controller_i> is equivalent to the following 3 FFs/Latches : <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_OE_REG_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_SNGL_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_SNGL_S_H_REG> 


INFO:Xst:2260 - The FF/Latch <plb2opb_bridge_i/Read_inprog> in Unit <plb2opb_bridge_i> is equivalent to the following FF/Latch : <plb2opb_bridge_i/Read_inprog_1> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[20].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[20].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[0].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[0].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[7].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[7].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[10].INTC_DBUS_BIT_I> in Unit <opb_intc_i> is equivalent to the following 10 FFs/Latches : <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[9].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[8].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[7].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[6].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[5].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[4].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[3].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[2].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[1].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[0].INTC_DBUS_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[18].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[18].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[16].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[16].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[2].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[2].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[11].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[11].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[9].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[9].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[4].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[4].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[13].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[13].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[6].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[6].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[15].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[15].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[17].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[17].MASKED_INTS_REG_BIT_I> 


INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[8].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[8].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[10].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[10].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[5].IVR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following 15 FFs/Latches : <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[6].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[7].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[8].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[9].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[10].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[11].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[12].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[13].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[14].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[15].IVR_REG_BIT_I>
   <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[16].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[17].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[18].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[19].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[20].IVR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[1].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[1].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[3].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[3].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[19].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[19].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[12].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[12].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[14].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[14].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[5].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[5].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opbslave_ext_bridge_i/bridge/flash_cs_n> in Unit <opbslave_ext_bridge_i> is equivalent to the following FF/Latch : <opbslave_ext_bridge_i/bridge/flash_cs_n_1> 
INFO:Xst:2260 - The FF/Latch <opbslave_ext_bridge_i/bridge/current_ext_access_0> in Unit <opbslave_ext_bridge_i> is equivalent to the following 2 FFs/Latches : <opbslave_ext_bridge_i/bridge/current_ext_access_0_1> <opbslave_ext_bridge_i/bridge/current_ext_access_0_2> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/PSB_d_T_0> in Unit <plb_psb_bridge_i> is equivalent to the following 63 FFs/Latches : <plb_psb_bridge_i/PSB_d_T_1> <plb_psb_bridge_i/PSB_d_T_2> <plb_psb_bridge_i/PSB_d_T_3> <plb_psb_bridge_i/PSB_d_T_4> <plb_psb_bridge_i/PSB_d_T_5> <plb_psb_bridge_i/PSB_d_T_6> <plb_psb_bridge_i/PSB_d_T_7> <plb_psb_bridge_i/PSB_d_T_8> <plb_psb_bridge_i/PSB_d_T_9> <plb_psb_bridge_i/PSB_d_T_10> <plb_psb_bridge_i/PSB_d_T_11> <plb_psb_bridge_i/PSB_d_T_12> <plb_psb_bridge_i/PSB_d_T_13> <plb_psb_bridge_i/PSB_d_T_14> <plb_psb_bridge_i/PSB_d_T_15> <plb_psb_bridge_i/PSB_d_T_16> <plb_psb_bridge_i/PSB_d_T_17> <plb_psb_bridge_i/PSB_d_T_18> <plb_psb_bridge_i/PSB_d_T_19> <plb_psb_bridge_i/PSB_d_T_20> <plb_psb_bridge_i/PSB_d_T_21> <plb_psb_bridge_i/PSB_d_T_22> <plb_psb_bridge_i/PSB_d_T_23> <plb_psb_bridge_i/PSB_d_T_24> <plb_psb_bridge_i/PSB_d_T_25> <plb_psb_bridge_i/PSB_d_T_26> <plb_psb_bridge_i/PSB_d_T_27> <plb_psb_bridge_i/PSB_d_T_28> <plb_psb_bridge_i/PSB_d_T_29> <plb_psb_bridge_i/PSB_d_T_30>


   <plb_psb_bridge_i/PSB_d_T_31> <plb_psb_bridge_i/PSB_d_T_32> <plb_psb_bridge_i/PSB_d_T_33> <plb_psb_bridge_i/PSB_d_T_34> <plb_psb_bridge_i/PSB_d_T_35> <plb_psb_bridge_i/PSB_d_T_36> <plb_psb_bridge_i/PSB_d_T_37> <plb_psb_bridge_i/PSB_d_T_38> <plb_psb_bridge_i/PSB_d_T_39> <plb_psb_bridge_i/PSB_d_T_40> <plb_psb_bridge_i/PSB_d_T_41> <plb_psb_bridge_i/PSB_d_T_42> <plb_psb_bridge_i/PSB_d_T_43> <plb_psb_bridge_i/PSB_d_T_44> <plb_psb_bridge_i/PSB_d_T_45> <plb_psb_bridge_i/PSB_d_T_46> <plb_psb_bridge_i/PSB_d_T_47> <plb_psb_bridge_i/PSB_d_T_48> <plb_psb_bridge_i/PSB_d_T_49> <plb_psb_bridge_i/PSB_d_T_50> <plb_psb_bridge_i/PSB_d_T_51> <plb_psb_bridge_i/PSB_d_T_52> <plb_psb_bridge_i/PSB_d_T_53> <plb_psb_bridge_i/PSB_d_T_54> <plb_psb_bridge_i/PSB_d_T_55> <plb_psb_bridge_i/PSB_d_T_56> <plb_psb_bridge_i/PSB_d_T_57> <plb_psb_bridge_i/PSB_d_T_58> <plb_psb_bridge_i/PSB_d_T_59> <plb_psb_bridge_i/PSB_d_T_60> <plb_psb_bridge_i/PSB_d_T_61> <plb_psb_bridge_i/PSB_d_T_62> <plb_psb_bridge_i/PSB_d_T_63> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full_s> in Unit <plb_psb_bridge_i> is equivalent to the following FF/Latch : <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full_s_1> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_abb_n_o_reg> in Unit <plb_psb_bridge_i> is equivalent to the following 42 FFs/Latches : <plb_psb_bridge_i/PSB_tt_T_0> <plb_psb_bridge_i/PSB_tt_T_1> <plb_psb_bridge_i/PSB_tt_T_2> <plb_psb_bridge_i/PSB_tt_T_3> <plb_psb_bridge_i/PSB_tt_T_4> <plb_psb_bridge_i/PSB_tsiz_T_0> <plb_psb_bridge_i/PSB_tsiz_T_1> <plb_psb_bridge_i/PSB_tsiz_T_2> <plb_psb_bridge_i/PSB_tsiz_T_3> <plb_psb_bridge_i/PSB_tbst_n_T> <plb_psb_bridge_i/PSB_a_T_0> <plb_psb_bridge_i/PSB_a_T_1> <plb_psb_bridge_i/PSB_a_T_2> <plb_psb_bridge_i/PSB_a_T_3> <plb_psb_bridge_i/PSB_a_T_4> <plb_psb_bridge_i/PSB_a_T_5> <plb_psb_bridge_i/PSB_a_T_6> <plb_psb_bridge_i/PSB_a_T_7> <plb_psb_bridge_i/PSB_a_T_8> <plb_psb_bridge_i/PSB_a_T_9> <plb_psb_bridge_i/PSB_a_T_10> <plb_psb_bridge_i/PSB_a_T_11> <plb_psb_bridge_i/PSB_a_T_12> <plb_psb_bridge_i/PSB_a_T_13> <plb_psb_bridge_i/PSB_a_T_14> <plb_psb_bridge_i/PSB_a_T_15> <plb_psb_bridge_i/PSB_a_T_16> <plb_psb_bridge_i/PSB_a_T_17>
   <plb_psb_bridge_i/PSB_a_T_18> <plb_psb_bridge_i/PSB_a_T_19> <plb_psb_bridge_i/PSB_a_T_20> <plb_psb_bridge_i/PSB_a_T_21> <plb_psb_bridge_i/PSB_a_T_22> <plb_psb_bridge_i/PSB_a_T_23> <plb_psb_bridge_i/PSB_a_T_24> <plb_psb_bridge_i/PSB_a_T_25> <plb_psb_bridge_i/PSB_a_T_26> <plb_psb_bridge_i/PSB_a_T_27> <plb_psb_bridge_i/PSB_a_T_28> <plb_psb_bridge_i/PSB_a_T_29> <plb_psb_bridge_i/PSB_a_T_30> <plb_psb_bridge_i/PSB_a_T_31> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full> in Unit <plb_psb_bridge_i> is equivalent to the following FF/Latch : <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full_1> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_br_n> in Unit <plb_psb_bridge_i> is equivalent to the following FF/Latch : <plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_br_n_int> 
INFO:Xst:2260 - The FF/Latch <opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> in Unit <opb_timer_0> is equivalent to the following FF/Latch : <opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> 
INFO:Xst:2260 - The FF/Latch <hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/SIZE_FF_GEN[0].FF_I> in Unit <hwrtos_0> is equivalent to the following 2 FFs/Latches : <hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/SIZE_FF_GEN[2].FF_I> <hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/SIZE_FF_GEN[3].FF_I> 
INFO:Xst:2260 - The FF/Latch <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_busy_i> in Unit <hwrtos_0> is equivalent to the following FF/Latch : <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_busy_i_1> 
INFO:Xst:2260 - The FF/Latch <hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/TYPE_FF_GEN[0].FF_I> in Unit <hwrtos_0> is equivalent to the following 2 FFs/Latches : <hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/TYPE_FF_GEN[1].FF_I> <hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/TYPE_FF_GEN[2].FF_I> 


INFO:Xst:2260 - The FF/Latch <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0> in Unit <plb_bus> is equivalent to the following FF/Latch : <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_3> in Unit <plb_bus> is equivalent to the following FF/Latch : <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_3_1> 
INFO:Xst:2260 - The FF/Latch <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1> in Unit <plb_bus> is equivalent to the following FF/Latch : <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2> in Unit <plb_bus> is equivalent to the following FF/Latch : <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2_1> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_BURST_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[3].WR_DQS_REG> in Unit <plb_ddr_controller_i> is equivalent to the following 3 FFs/Latches : <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[2].WR_DQS_REG> <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[1].WR_DQS_REG> <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[0].WR_DQS_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_RST_I> in Unit <plb_ddr_controller_i> is equivalent to the following 3 FFs/Latches : <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_RST_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_RST_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_RST_I> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_CACHLN_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_OE_REG_I> in Unit <plb_ddr_controller_i> is equivalent to the following 3 FFs/Latches : <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_OE_REG_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_SNGL_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_SNGL_S_H_REG> 


INFO:Xst:2260 - The FF/Latch <plb2opb_bridge_i/Read_inprog> in Unit <plb2opb_bridge_i> is equivalent to the following FF/Latch : <plb2opb_bridge_i/Read_inprog_1> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[3].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[3].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[5].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[5].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[6].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[6].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[11].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[11].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[20].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[20].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[17].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[17].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[8].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[8].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[18].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[18].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[19].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[19].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[0].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[0].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[1].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[1].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[7].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[7].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[13].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[13].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[5].IVR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following 15 FFs/Latches : <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[6].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[7].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[8].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[9].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[10].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[11].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[12].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[13].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[14].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[15].IVR_REG_BIT_I>
   <opb_intc_i/INTC_CORE_I/REGS_I/OPT_R

EGS_I/IVR_GEN.IVR_REG_GEN[16].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[17].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[18].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[19].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[20].IVR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[14].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[14].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[15].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[15].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[10].INTC_DBUS_BIT_I> in Unit <opb_intc_i> is equivalent to the following 10 FFs/Latches : <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[9].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[8].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[7].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[6].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[5].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[4].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[3].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[2].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[1].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[0].INTC_DBUS_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[2].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[2].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[9].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[9].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[4].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[4].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[10].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[10].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[16].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[16].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[12].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[12].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opbslave_ext_bridge_i/bridge/flash_cs_n> in Unit <opbslave_ext_bridge_i> is equivalent to the following FF/Latch : <opbslave_ext_bridge_i/bridge/flash_cs_n_1> 
INFO:Xst:2260 - The FF/Latch <opbslave_ext_bridge_i/bridge/current_ext_access_0> in Unit <opbslave_ext_bridge_i> is equivalent to the following 2 FFs/Latches : <opbslave_ext_bridge_i/bridge/current_ext_access_0_1> <opbslave_ext_bridge_i/bridge/current_ext_access_0_2> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/PSB_d_T_0> in Unit <plb_psb_bridge_i> is equivalent to the following 63 FFs/Latches : <plb_psb_bridge_i/PSB_d_T_1> <plb_psb_bridge_i/PSB_d_T_2> <plb_psb_bridge_i/PSB_d_T_3> <plb_psb_bridge_i/PSB_d_T_4> <plb_psb_bridge_i/PSB_d_T_5> <plb_psb_bridge_i/PSB_d_T_6> <plb_psb_bridge_i/PSB_d_T_7> <plb_psb_bridge_i/PSB_d_T_8> <plb_psb_bridge_i/PSB_d_T_9> <plb_psb_bridge_i/PSB_d_T_10> <plb_psb_bridge_i/PSB_d_T_11> <plb_psb_bridge_i/PSB_d_T_12> <plb_psb_bridge_i/PSB_d_T_13> <plb_psb_bridge_i/PSB_d_T_14> <plb_psb_bridge_i/PSB_d_T_15> <plb_psb_bridge_i/PSB_d_T_16> <plb_psb_bridge_i/PSB_d_T_17> <plb_psb_bridge_i/PSB_d_T_18> <plb_psb_bridge_i/PSB_d_T_19> <plb_psb_bridge_i/PSB_d_T_20> <plb_psb_bridge_i/PSB_d_T_21> <plb_psb_bridge_i/PSB_d_T_22> <plb_psb_bridge_i/PSB_d_T_23> <plb_psb_bridge_i/PSB_d_T_24> <plb_psb_bridge_i/PSB_d_T_25> <plb_psb_bridge_i/PSB_d_T_26> <plb_psb_bridge_i/PSB_d_T_27> <plb_psb_bridge_i/PSB_d_T_28> <plb_psb_bridge_i/PSB_d_T_29> <plb_psb_bridge_i/PSB_d_T_30>


   <plb_psb_bridge_i/PSB_d_T_31> <plb_psb_bridge_i/PSB_d_T_32> <plb_psb_bridge_i/PSB_d_T_33> <plb_psb_bridge_i/PSB_d_T_34> <plb_psb_bridge_i/PSB_d_T_35> <plb_psb_bridge_i/PSB_d_T_36> <plb_psb_bridge_i/PSB_d_T_37> <plb_psb_bridge_i/PSB_d_T_38> <plb_psb_bridge_i/PSB_d_T_39> <plb_psb_bridge_i/PSB_d_T_40> <plb_psb_bridge_i/PSB_d_T_41> <plb_psb_bridge_i/PSB_d_T_42> <plb_psb_bridge_i/PSB_d_T_43> <plb_psb_bridge_i/PSB_d_T_44> <plb_psb_bridge_i/PSB_d_T_45> <plb_psb_bridge_i/PSB_d_T_46> <plb_psb_bridge_i/PSB_d_T_47> <plb_psb_bridge_i/PSB_d_T_48> <plb_psb_bridge_i/PSB_d_T_49> <plb_psb_bridge_i/PSB_d_T_50> <plb_psb_bridge_i/PSB_d_T_51> <plb_psb_bridge_i/PSB_d_T_52> <plb_psb_bridge_i/PSB_d_T_53> <plb_psb_bridge_i/PSB_d_T_54> <plb_psb_bridge_i/PSB_d_T_55> <plb_psb_bridge_i/PSB_d_T_56> <plb_psb_bridge_i/PSB_d_T_57> <plb_psb_bridge_i/PSB_d_T_58> <plb_psb_bridge_i/PSB_d_T_59> <plb_psb_bridge_i/PSB_d_T_60> <plb_psb_bridge_i/PSB_d_T_61> <plb_psb_bridge_i/PSB_d_T_62> <plb_psb_bridge_i/PSB_d_T_63> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full_s> in Unit <plb_psb_bridge_i> is equivalent to the following FF/Latch : <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full_s_1> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_abb_n_o_reg> in Unit <plb_psb_bridge_i> is equivalent to the following 42 FFs/Latches : <plb_psb_bridge_i/PSB_tt_T_0> <plb_psb_bridge_i/PSB_tt_T_1> <plb_psb_bridge_i/PSB_tt_T_2> <plb_psb_bridge_i/PSB_tt_T_3> <plb_psb_bridge_i/PSB_tt_T_4> <plb_psb_bridge_i/PSB_tsiz_T_0> <plb_psb_bridge_i/PSB_tsiz_T_1> <plb_psb_bridge_i/PSB_tsiz_T_2> <plb_psb_bridge_i/PSB_tsiz_T_3> <plb_psb_bridge_i/PSB_tbst_n_T> <plb_psb_bridge_i/PSB_a_T_0> <plb_psb_bridge_i/PSB_a_T_1> <plb_psb_bridge_i/PSB_a_T_2> <plb_psb_bridge_i/PSB_a_T_3> <plb_psb_bridge_i/PSB_a_T_4> <plb_psb_bridge_i/PSB_a_T_5> <plb_psb_bridge_i/PSB_a_T_6> <plb_psb_bridge_i/PSB_a_T_7> <plb_psb_bridge_i/PSB_a_T_8> <plb_psb_bridge_i/PSB_a_T_9> <plb_psb_bridge_i/PSB_a_T_10> <plb_psb_bridge_i/PSB_a_T_11> <plb_psb_bridge_i/PSB_a_T_12> <plb_psb_bridge_i/PSB_a_T_13> <plb_psb_bridge_i/PSB_a_T_14> <plb_psb_bridge_i/PSB_a_T_15> <plb_psb_bridge_i/PSB_a_T_16> <plb_psb_bridge_i/PSB_a_T_17>
   <plb_psb_bridge_i/PSB_a_T_18> <plb_psb_bridge_i/PSB_a_T_19> <plb_psb_bridge_i/PSB_a_T_20> <plb_psb_bridge_i/PSB_a_T_21> <plb_psb_bridge_i/PSB_a_T_22> <plb_psb_bridge_i/PSB_a_T_23> <plb_psb_bridge_i/PSB_a_T_24> <plb_psb_bridge_i/PSB_a_T_25> <plb_psb_bridge_i/PSB_a_T_26> <plb_psb_bridge_i/PSB_a_T_27> <plb_psb_bridge_i/PSB_a_T_28> <plb_psb_bridge_i/PSB_a_T_29> <plb_psb_bridge_i/PSB_a_T_30> <plb_psb_bridge_i/PSB_a_T_31> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full> in Unit <plb_psb_bridge_i> is equivalent to the following FF/Latch : <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full_1> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_br_n> in Unit <plb_psb_bridge_i> is equivalent to the following FF/Latch : <plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_br_n_int> 
INFO:Xst:2260 - The FF/Latch <opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> in Unit <opb_timer_0> is equivalent to the following FF/Latch : <opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> 
INFO:Xst:2260 - The FF/Latch <hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/SIZE_FF_GEN[0].FF_I> in Unit <hwrtos_0> is equivalent to the following 2 FFs/Latches : <hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/SIZE_FF_GEN[2].FF_I> <hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/SIZE_FF_GEN[3].FF_I> 
INFO:Xst:2260 - The FF/Latch <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_busy_i> in Unit <hwrtos_0> is equivalent to the following FF/Latch : <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_busy_i_1> 
INFO:Xst:2260 - The FF/Latch <hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/TYPE_FF_GEN[0].FF_I> in Unit <hwrtos_0> is equivalent to the following 2 FFs/Latches : <hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/TYPE_FF_GEN[1].FF_I> <hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/TYPE_FF_GEN[2].FF_I> 



Final Macro Processing ...



=========================================================================
Final Register Report

Found no macro
=========================================================================



=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 262

Cell Usage :
# BELS                             : 11712
#      BUF                         : 1
#      GND                         : 21
#      INV                         : 177
#      LUT1                        : 236
#      LUT2                        : 762
#      LUT2_D                      : 34
#      LUT2_L                      : 21
#      LUT3                        : 2004
#      LUT3_D                      : 88
#      LUT3_L                      : 48
#      LUT4                        : 5097
#      LUT4_D                      : 150
#      LUT4_L                      : 282
#      MULT_AND                    : 47
#      MUXCY                       : 1112
#      MUXCY_D                     : 8
#      MUXCY_L                     : 184
#      MUXF5                       : 628
#      MUXF6                       : 92
#      VCC                         : 23
#      XORCY                       : 697
# FlipFlops/Latches                : 7192
#      FD                          : 184
#      FD_1                        : 5
#      FDC                         : 592
#      FDCE                        : 1318
#      FDCPE                       : 4
#      FDDRRSE                     : 42
#      FDE                         : 207
#      FDP                         : 165
#      FDPE                        : 68
#      FDR                         : 1765
#      FDR_1                       : 4
#      FDRE                        : 2309
#      FDRS                        : 192
#      FDRS_1                      : 1
#      FDRSE                       : 125
#      FDS                         : 110
#      FDS_1                       : 8
#      FDSE                        : 93
# RAMS                             : 206
#      RAM16X1D                    : 174
#      RAMB16_S2_S2                : 32
# Shift Registers                  : 322
#      SRL16                       : 43
#      SRL16E                      : 279
# Clock Buffers                    : 5
#      BUFG                        : 5
# IO Buffers                       : 262
#      IBUF                        : 25
#      IBUFG                       : 3
#      IOBUF                       : 201
#      OBUF                        : 33
# DCMs                             : 3
#      DCM                         : 3
# Others                           : 3
#      JTAGPPC                     : 1
#      PPC405                      : 2
=========================================================================



Device utilization summary:
---------------------------

Selected Device : 2vp100ff1704-6 

 Number of Slices:                    6662  out of  44096    15%  
 Number of Slice Flip Flops:          6966  out of  88192     7%  
 Number of 4 input LUTs:              9569  out of  88192    10%  
    Number used as logic:             8899
    Number used as Shift registers:    322
    Number used as RAMs:               348
 Number of IOs:                        262
 Number of bonded IOBs:                259  out of   1040    24%  
    IOB Flip Flops:                    226
 Number of BRAMs:                       32  out of    444     7%  
 Number of GCLKs:                        5  out of     16    31%  
 Number of PPC405s:                      2  out of      2   100%  
 Number of DCMs:                         3  out of     12    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------




=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                 | Clock buffer(FF name)                                                                                                                                                                   | Load  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
fpga_plb_clk                                                                                                                                                 | clock_reset_block/ap1000_bp_clock_generation/plb_dcm:CLK0                                                                                                                               | 6229  |
fpga_opb_clk                                                                                                                                                 | clock_reset_block/ap1000_bp_clock_generation/opb_dcm:CLK0                                                                                                                               | 1254  |
fpga_plb_clk                                                                                                                                                 | clock_reset_block/ap1000_bp_clock_generation/plb_dcm:CLKFX                                                                                                                              | 1     |
fpga_plb_clk                                                                                                                                                 | clock_reset_block/ap1000_bp_clock_generation/plb_dcm:CLK90                                                                                                                              | 16    |
ddr1_clk_fb                                                                                                                                                  | clock_reset_block/ap1000_bp_clock_generation/ddrfb_dcm:CLK0                                                                                                                             | 254   |
plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/N0                                                           | NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU173)                                                                             | 2     |
plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/N0                                                           | NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU173)                                                                             | 2     |
plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/N0                                                           | NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU280)                                                                             | 2     |


plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/N0                                                           | NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU173)                                                                             | 2     |
ExternalPort_0_OBUF                                                                                                                                          | NONE(bram/bram/ramb16_s2_s2_12)                                                                                                                                                         | 33    |
opb_intc_i/opb_intc_i/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/interrupts<6>(opb_intc_i/opb_intc_i/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/interrupts<6>1:O)| NONE(*)(opb_intc_i/opb_intc_i/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/DETECT_INTR_I/INTR_DETECT_GEN[6].EDGE_DETECT_GEN.EDGE_DET_BIT_I/KIND_OF_EDGE_I/RISING_EDGE_GEN.RISING_EDGE_DET_I)| 1     |
-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                           | Buffer(FF name)                                                                                                                                                                      | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
plb_bus/PLB_Rst(plb_bus/plb_bus/POR_FF2_I:Q)                                                                                                                                                             | NONE(plb_psb_bridge_i/plb_psb_bridge_i/psb2plb_bridge/psb2plb_psbside/rdata2_hold_51)                                                                                                | 1782  |
plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/fifo_rst(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/fifo_rst:Q)                                               | NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU267)                                                                          | 120   |
clock_reset_block/clock_reset_block/plb_dcm_rst(clock_reset_block/clock_reset_block/ap1000_bp_reset_generation/async_fpga_rst_n_inv11_INV_0:O)                                                           | NONE(clock_reset_block/clock_reset_block/ap1000_bp_reset_generation/FPGA_rst_n)                                                                                                      | 3     |


plb2opb_bridge_i/plb2opb_bridge_i/PLB_abort_regd_clear(plb2opb_bridge_i/plb2opb_bridge_i/I_PLB_abort_regd_clear:O)                                                                                       | NONE(plb2opb_bridge_i/plb2opb_bridge_i/I_PLB_abort_Reg)                                                                                                                              | 1     |
plb2opb_bridge_i/BGO_SSize<0>(plb2opb_bridge_i/XST_GND:G)                                                                                                                                                | NONE(plb2opb_bridge_i/plb2opb_bridge_i/I_PLB_abort_Reg)                                                                                                                              | 4     |
plb2opb_bridge_i/plb2opb_bridge_i/OPBside_reset_Read_inprog_negedge_regd(plb2opb_bridge_i/plb2opb_bridge_i/I_OPBside_reset_Read_inprog_negedge_regd:O)                                                   | NONE(plb2opb_bridge_i/plb2opb_bridge_i/I_Read_inprog_negedge_Reg)                                                                                                                    | 1     |
opb_bus/OPB_Rst(opb_bus/opb_bus/POR_FF_I:Q)                                                                                                                                                              | NONE(opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/EXTo_addr_23)                                                                                                                | 223   |
plb2opb_bridge_i/plb2opb_bridge_i/PLBside_reset_OPB_timeout_onRd(plb2opb_bridge_i/plb2opb_bridge_i/I_OPB_timeout_side_Reg_CLR:O)                                                                         | NONE(plb2opb_bridge_i/plb2opb_bridge_i/I_OPB_timeout_Reg)                                                                                                                            | 1     |
plb2opb_bridge_i/plb2opb_bridge_i/PLBside_reset_OPB_retry_onRd(plb2opb_bridge_i/plb2opb_bridge_i/I_B_side_Reg_CLR:O)                                                                                     | NONE(plb2opb_bridge_i/plb2opb_bridge_i/I_A_side_Reg)                                                                                                                                 | 1     |
rs232_1/rs232_1/OPB_UARTLITE_Core_I/reset_RX_FIFO(rs232_1/rs232_1/OPB_UARTLITE_Core_I/reset_RX_FIFO:Q)                                                                                                   | NONE(rs232_1/rs232_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/data_Exists_I)                                                                                                 | 1     |
rs232_1/rs232_1/OPB_UARTLITE_Core_I/reset_TX_FIFO(rs232_1/rs232_1/OPB_UARTLITE_Core_I/reset_TX_FIFO:Q)                                                                                                   | NONE(rs232_1/rs232_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/data_Exists_I)                                                                                                 | 1     |
plb_ddr_controller_i/Sl_rdWdAddr<3>(plb_ddr_controller_i/XST_GND:G)                                                                                                                                      | NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/IO_REG_I/INPUT_DQS_REG_GEN[3].RDDQS_REG)                                                                                   | 4     |
plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/N0(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/GND:G)| NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU173)                                                                          | 2     |
plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/N0(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/GND:G)| NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU173)                                                                          | 2     |


plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/N0(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/GND:G)| NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU280)                                                                          | 2     |
plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/N0(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/GND:G)| NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU173)                                                                          | 2     |
opb_intc_i/opb_intc_i/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/clear<6>(opb_intc_i/opb_intc_i/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/clear<6>1:O)                                                      | NONE(opb_intc_i/opb_intc_i/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/DETECT_INTR_I/INTR_DETECT_GEN[6].EDGE_DETECT_GEN.EDGE_DET_BIT_I/KIND_OF_EDGE_I/RISING_EDGE_GEN.RISING_EDGE_DET_I)| 1     |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 23.505ns (Maximum Frequency: 42.544MHz)
   Minimum input arrival time before clock: 5.920ns
   Maximum output required time after clock: 4.706ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_plb_clk'
  Clock period: 23.505ns (frequency: 42.544MHz)


  Total number of paths / destination ports: 455004 / 15539
-------------------------------------------------------------------------
Delay:               5.876ns (Levels of Logic = 9)
  Source:            plb_bus/plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/dcr_read_d1 (FF)
  Destination:       ppc405_i/ppc405_i/PPC405_i (CPU)
  Source Clock:      fpga_plb_clk rising
  Destination Clock: fpga_plb_clk rising 4.0X

  Data Path: plb_bus/plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/dcr_read_d1 to ppc405_i/ppc405_i/PPC405_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.374   0.610  plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/dcr_read_d1 (plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/dcr_read_d1)
     LUT2:I0->O            1   0.313   0.390  plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/dcr_address_valid1 (plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/dcr_address_valid)
     MUXCY:CI->O           3   0.751   0.495  plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/MULTI_DEVADDR_BITS_GEN.DCR_BASEADDR_DECODE_I/XST_WA.GEN_DECODE[0].MUXCY_I (plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/dcr_plb_access)
     LUT3:I2->O           32   0.313   0.933  plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/PLB_dcrDBus<0>11 (plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/N110)
     LUT3:I0->O            2   0.313   0.473  plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/PLB_dcrDBus<14>1 (PLB_dcrDBus<14>)
     end scope: 'plb_bus'
     begin scope: 'dcr_bus'
     end scope: 'dcr_bus'
     begin scope: 'plb2opb_bridge_i'
     LUT3:I2->O            0   0.313   0.000  plb2opb_bridge_i/INCLUDE_DCR_GEN.BEAR_BESR_I/BGO_dcrDBus<14>1 (BGO_dcrDBus<14>)
     end scope: 'plb2opb_bridge_i'
     begin scope: 'dcr_bus'
     end scope: 'dcr_bus'
     begin scope: 'ppc405_i'
     PPC405:DCRC405DBUSIN14        0.599          ppc405_i/PPC405_i
    ----------------------------------------
    Total                      5.876ns (2.975ns logic, 2.901ns route)
                                       (50.6% logic, 49.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_opb_clk'
  Clock period: 7.648ns (frequency: 130.760MHz)
  Total number of paths / destination ports: 40013 / 2601
-------------------------------------------------------------------------
Delay:               7.648ns (Levels of Logic = 11)
  Source:            plb2opb_bridge_i/plb2opb_bridge_i/OPB_IF_I/BGO_select_fdrse (FF)
  Destination:       plb2opb_bridge_i/plb2opb_bridge_i/OPB_IF_I/bgi_trans_abort_i (FF)
  Source Clock:      fpga_opb_clk rising
  Destination Clock: fpga_opb_clk rising

  Data Path: plb2opb_bridge_i/plb2opb_bridge_i/OPB_IF_I/BGO_select_fdrse to plb2opb_bridge_i/plb2opb_bridge_i/OPB_IF_I/bgi_trans_abort_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRSE:C->Q           34   0.374   0.909  plb2opb_bridge_i/OPB_IF_I/BGO_select_fdrse (BGO_select)
     end scope: 'plb2opb_bridge_i'
     begin scope: 'opb_bus'
     end scope: 'opb_bus'
     begin scope: 'opb_gpio_0'
     LUT2:I1->O            1   0.313   0.533  opb_gpio_0/OPB_IPIF_I/OPB_BAM_I/Sln_xferAck1 (Sln_xferAck)
     end scope: 'opb_gpio_0'
     begin scope: 'opb_bus'
     LUT4:I0->O            1   0.313   0.000  opb_bus/ARBITER_HAS_PROC_INTF.OPB_xferAck_I/Y_0_or00001 (N152)
     MUXF5:I0->O          15   0.340   0.849  opb_bus/ARBITER_HAS_PROC_INTF.OPB_xferAck_I/Y_0_or0000_f5 (OPB_xferAck)
     end scope: 'opb_bus'
     begin scope: 'plb2opb_bridge_i'
     LUT2_D:I1->O          1   0.313   0.440  plb2opb_bridge_i/OPB_IF_I/BGO_select_ce_and000011 (plb2opb_bridge_i/OPB_IF_I/OPB_xfer_rd_addr_and0000)
     LUT4:I3->O           72   0.313   0.857  plb2opb_bridge_i/OPB_IF_I/OPB_xfer_rd_addr<1>1 (plb2opb_bridge_i/opb_xfer_rd_addr<1>)
     RAM16X1D:DPRA2->DPO    2   0.313

   0.495  plb2opb_bridge_i/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[68].DPRAM_I (plb2opb_bridge_i/dout_XFER_RNW)
     LUT4:I3->O            1   0.313   0.390  plb2opb_bridge_i/OPB_IF_I/bgi_trans_abort_i_or0000 (plb2opb_bridge_i/OPB_IF_I/bgi_trans_abort_i_or0000)
     FDR:R                     0.583          plb2opb_bridge_i/OPB_IF_I/bgi_trans_abort_i
    ----------------------------------------
    Total                      7.648ns (3.175ns logic, 4.473ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ddr1_clk_fb'
  Clock period: 3.383ns (frequency: 295.552MHz)
  Total number of paths / destination ports: 1204 / 628
-------------------------------------------------------------------------
Delay:               3.383ns (Levels of Logic = 6)
  Source:            plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU237 (FF)
  Destination:       plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU292 (FF)
  Source Clock:      ddr1_clk_fb rising
  Destination Clock: ddr1_clk_fb rising

  Data Path: plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU237 to plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU292
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.374   0.610  BU237 (N812)
     LUT4:I0->O            1   0.313   0.000  BU278 (N1797)
     MUXCY:S->O            1   0.377   0.000  BU279 (N1801)
     MUXCY:CI->O           1   0.041   0.000  BU282 (N1800)
     MUXCY:CI->O           1   0.041   0.000  BU285 (N1799)
     MUXCY_D:CI->LO        0   0.525   0.000  BU288 (N1798)
     XORCY:CI->O           1   0.868   0.000  BU291 (N1804)
     FDPE:D                    0.234          BU292
    ----------------------------------------
    Total                      3.383ns (2.773ns logic, 0.610ns route)
                                       (82.0% logic, 18.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ddr1_clk_fb'
  Total number of paths / destination ports: 68 / 68
-------------------------------------------------------------------------
Offset:              1.598ns (Levels of Logic = 2)
  Source:            ddr1_dq<0> (PAD)
  Destination:       plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/IO_REG_I/INPUT_DDR_REGS_GEN[31].RDDATA_LOREG (FF)
  Destination Clock: ddr1_clk_fb falling

  Data Path: ddr1_dq<0> to plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/IO_REG_I/INPUT_DDR_REGS_GEN[31].RDDATA_LOREG
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   0.919   0.445  iobuf_87 (ddr1_dq_I<0>)
     begin scope: 'plb_ddr_controller_i'
     FDCE:D                    0.234          plb_ddr_controller_i/DDR_CTRL_I/IO_REG_I/INPUT_DDR_REGS_GEN[31].RDDATA_LOREG
    ----------------------------------------
    Total                      1.598ns (1.153ns logic, 0.445ns route)
                                       (72.2% logic, 27.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_opb_clk'
  Total number of paths / destination ports: 54 / 54
-------------------------------------------------------------------------
Offset:              2.873ns (Levels of Logic = 4)
  Source:            fpga_test_switch_0 (PAD)
  Destination:       opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/opb_out_read_data_23 (FF)
  Destination Clock: fpga_opb_clk rising



  Data Path: fpga_test_switch_0 to opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/opb_out_read_data_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.919   0.588  fpga_test_switch_0_IBUF (fpga_test_switch_0_IBUF)
     begin scope: 'opbslave_ext_bridge_i'
     LUT4:I0->O            1   0.313   0.506  opbslave_ext_bridge_i/bridge/opb_out_read_data_23_mux00007 (opbslave_ext_bridge_i/bridge/opb_out_read_data_23_mux0000_map3)
     LUT4:I1->O            1   0.313   0.000  opbslave_ext_bridge_i/bridge/opb_out_read_data_23_mux000018 (opbslave_ext_bridge_i/bridge/opb_out_read_data_23_mux0000)
     FDC:D                     0.234          opbslave_ext_bridge_i/bridge/opb_out_read_data_23
    ----------------------------------------
    Total                      2.873ns (1.779ns logic, 1.094ns route)
                                       (61.9% logic, 38.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_plb_clk'
  Total number of paths / destination ports: 1293 / 404
-------------------------------------------------------------------------
Offset:              5.920ns (Levels of Logic = 7)
  Source:            psb_ta_n (PAD)
  Destination:       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_ta_unreg_cnt_0 (FF)
  Destination Clock: fpga_plb_clk rising

  Data Path: psb_ta_n to plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_ta_unreg_cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O         259   0.919   1.285  iobuf_126 (psb_ta_n_I)
     begin scope: 'plb_psb_bridge_i'
     LUT2:I1->O            1   0.313   0.418  plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/deassert_dbb_no_error_or0000_SW0 (N7347)
     LUT4:I2->O            3   0.313   0.495  plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/deassert_dbb_no_error_or0000 (debug_bus<3>)
     LUT3_D:I2->O          5   0.313   0.531  plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_dbb_n_en_or00001 (plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_dbb_n_en_or0000)
     LUT3:I2->O            2   0.313   0.473  plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_dbb_n_o1 (debug_bus<4>)
     LUT3:I2->O            1   0.313   0.000  plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/Mcount_PSBma_ta_unreg_cnt_eqn_11 (plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/Mcount_PSBma_ta_unreg_cnt_eqn_1)
     FDCE:D                    0.234          plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_ta_unreg_cnt_0
    ----------------------------------------
    Total                      5.920ns (2.718ns logic, 3.202ns route)
                                       (45.9% logic, 54.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_plb_clk'
  Total number of paths / destination ports: 320 / 175
-------------------------------------------------------------------------
Offset:              3.615ns (Levels of Logic = 2)
  Source:            plb_psb_bridge_i/plb_psb_bridge_i/PSB_abb_n_O (FF)
  Destination:       psb_abb_n (PAD)
  Source Clock:      fpga_plb_clk rising

  Data Path: plb_psb_bridge_i/plb_psb_bridge_i/PSB_abb_n_O to psb_abb_n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.374   0.390  plb_psb_bridge_i/PSB_abb_n_O (PSB_abb_n_O)
     end scope: 'plb_psb_bridge_i'
     IOBUF:I->IO               2.851          iobuf_120 (psb_abb_n)
    ----------------------------------------
    Total                      3.615ns (3.225ns logic, 0.390ns route)


                                       (89.2% logic, 10.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_opb_clk'
  Total number of paths / destination ports: 109 / 57
-------------------------------------------------------------------------
Offset:              4.706ns (Levels of Logic = 3)
  Source:            opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/opb_master_en (FF)
  Destination:       lbus_oe_n (PAD)
  Source Clock:      fpga_opb_clk rising

  Data Path: opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/opb_master_en to lbus_oe_n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.374   0.445  opbslave_ext_bridge_i/bridge/opb_master_en (opbslave_ext_bridge_i/bridge/opb_master_en)
     INV:I->O             27   0.313   0.781  opbslave_ext_bridge_i/bridge/EXTt_oe_n1_INV_0 (opb_ext_bridge_debug_bus<25>)
     end scope: 'opbslave_ext_bridge_i'
     IOBUF:T->IO               2.793          iobuf_8 (lbus_addr<0>)
    ----------------------------------------
    Total                      4.706ns (3.480ns logic, 1.226ns route)
                                       (73.9% logic, 26.1% route)

=========================================================================


CPU : 83.52 / 83.59 s | Elapsed : 84.00 / 84.00 s
 
--> 

Total memory usage is 329588 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  203 (   0 filtered)
Number of infos    :   95 (   0 filtered)



*********************************************
Running Xilinx Implementation tools..
*********************************************


xflow -wd implementation -p xc2vp100ff1704-6 -implement xflow.opt system.ngc


Release 9.1.02i - Xflow J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp100ff1704-6 -implement xflow.opt system.ngc
 
.... Copying flowfile C:/Xilinx91i/xilinx/data/fpga.flw into working directory
C:/Baseline_9_Working_Folder/K-new-base/implementation 

Using Flow File:
C:/Baseline_9_Working_Folder/K-new-base/implementation/fpga.flw 
Using Option File(s): 
 C:/Baseline_9_Working_Folder/K-new-base/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp100ff1704-6 -nt timestamp -bm system.bmm
"C:/Baseline_9_Working_Folder/K-new-base/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#


Release 9.1.02i - ngdbuild J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp100ff1704-6 -nt timestamp -bm system.bmm
C:/Baseline_9_Working_Folder/K-new-base/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Baseline_9_Working_Folder/K-new-base/implementation/system.ngc" ...
Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/clock_reset_block_wrappe
r.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/ppc405_i_wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/plb_bus_wrapper.ngc"...


Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/plb_ddr_controller_i_wra
pper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/plb_bram_if_cntlr_i_wrap
per.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/bram_wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/plb2opb_bridge_i_wrapper
.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/opb_bus_wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/ap1000_interrupt_interfa
ce_i_wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/opb_intc_i_wrapper.ngc".
..
Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/rs232_1_wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/opbslave_ext_bridge_i_wr
apper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/plb_psb_bridge_i_wrapper
.ngc"...


Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/dcr_bus_wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/ppc405_ppcjtag_chain_wra
pper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/jtagppc_0_wrapper.ngc"..
.
Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/plb_emc_0_wrapper.ngc"..
.
Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/opb_gpio_0_wrapper.ngc".
..
Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/opb_timer_0_wrapper.ngc"
...
Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/hwrtos_0_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...



Checking timing specifications ...


INFO:XdmHelpers:851 - TNM "fpga_plb_clk", used in period specification
   "TS_fpga_plb_clk", was traced into DCM instance
   "clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm". The
   following new TNM groups and period specifications were generated at the DCM
   output(s):
   CLK0:
TS_clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_clkplb_i=PERIO
D clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_clkplb_i
TS_fpga_plb_clk*1 HIGH 50%
   CLK90:
TS_clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_ddr_clkplb_90_
i=PERIOD
clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_ddr_clkplb_90_i
TS_fpga_plb_clk*1 PHASE + 3.125 nS HIGH 50%
   CLKFX:
TS_clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_clkcpu_i=PERIO
D clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_clkcpu_i
TS_fpga_plb_clk/3 HIGH 50%
INFO:XdmHelpers:851 - TNM "ddr1_clk_fb", used in period specification
   "TS_ddr1_clk_fb", was traced into DCM instance
   "clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/ddrfb_dcm".
   The following new TNM groups and period specifications were generated at the
   DCM output(s):
   CLK0:
TS_clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_ddr_clk_fb_i=P
ERIOD
clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_ddr_clk_fb_i
TS_ddr1_clk_fb*1 PHASE - 1.562 nS HIGH 50%
INFO:XdmHelpers:851 - TNM "fpga_opb_clk", used in period specification
   "TS_fpga_opb_clk", was traced into DCM instance
   "clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/opb_dcm". The
   following new TNM groups and period specifications were generated at the DCM
   output(s):
   CLK0:
TS_clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_clkopb_i=PERIO
D clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_clkopb_i
TS_fpga_opb_clk*1 HIGH 50%

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/
   DQS_OE_SETRST_GEN[3].DQS_SETRST_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/
   DQS_OE_SETRST_GEN[2].DQS_SETRST_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/
   DQS_OE_SETRST_GEN[1].DQS_SETRST_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/
   DQS_OE_SETRST_GEN[0].DQS_SETRST_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/READCNTR_I/CAR
   RY_OUT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/I_UP_DWN_COUNTER/I_C
   ARRY_OUT' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/I_UP_DWN_COUNTER/I_
   CARRY_OUT' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_RE
   G' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_RE
   G' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_contro

ller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG'
   has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_4to7[7
   ].I_FDRSE_BE4to7' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_4to7[6
   ].I_FDRSE_BE4to7' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_4to7[5
   ].I_FDRSE_BE4to7' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_4to7[4
   ].I_FDRSE_BE4to7' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3
   ].I_FDRSE_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2
   ].I_FDRSE_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1
   ].I_FDRSE_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0
   ].I_FDRSE_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PA

TH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU51' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU56' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU61' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU66' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU71' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU76' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU81' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU86' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU173' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU280' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN

[
   2].V2_ASYNCH_FIFO_I/BU51' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU56' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU61' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU66' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU71' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU76' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU81' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU86' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU173' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU280' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU51' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU56' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU61' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU66' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU71' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU76' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN

[
   1].V2_ASYNCH_FIFO_I/BU81' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU86' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU173' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU280' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU51' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU56' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU61' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU66' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU71' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU76' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU81' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU86' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU173' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU280' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has
   unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[10].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[9].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[8].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[7].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[6].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[5].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[4].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[3].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[2].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[1].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[0].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[31].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[30].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[26].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[25].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[24].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[23].OPB_ABUS_REG_BIT_I'


   has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[22].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[21].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[20].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[19].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[18].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[17].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[16].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[15].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[14].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[13].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[12].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[11].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[10].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[9].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[8].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[7].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[6].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[5].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[4].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[3].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[2].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[1].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[0].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_
   ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_
   ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG
   [0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG
   [1].I_ADDR_S_H_REG' has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG
   [2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[1
   ].I_BKEND_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[2
   ].I_BKEND_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[3
   ].I_BKEND_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[1].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[1].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[1].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[2].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[2].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[2].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[3].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[3].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[3].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG0'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG1'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG2'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' 

has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has un

connected output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'opb_timer_0/opb_timer_0/SEQADDR_FF_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[31].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[30].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[25].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[24].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[23].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[22].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[21].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[20].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[19].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[18].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[17].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[16].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'hwrtos_0/hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTRO
   LLER/RESPONSE_CYCLE_CNTR_I/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'hwrtos_0/hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTRO
   LLER/CONTROL_CYCLE_CNTR_I/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'hwrtos_0/hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTRO
   LLER/RESPONSE_CNTR_I/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'hwrtos_0/hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTRO
   LLER/CONTROL_CNTR_I/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'hwrtos_0/hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/IP2INTC_I
   RPT_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive


   'hwrtos_0/hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ERR_FF_I'
   has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'hwrtos_0/hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDBTERM_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'hwrtos_0/hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDWDADDR_
   FF_GEN[0].FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'hwrtos_0/hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDWDADDR_
   FF_GEN[1].FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'hwrtos_0/hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDWDADDR_
   FF_GEN[2].FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'hwrtos_0/hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDWDADDR_
   FF_GEN[3].FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'hwrtos_0/hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/REARB_FF_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'hwrtos_0/hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRBTERM_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'hwrtos_0/hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDACK_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'hwrtos_0/hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/SSIZE_FF_
   GEN[0].FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'hwrtos_0/hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/SSIZE_FF_
   GEN[1].FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'hwrtos_0/hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/PENDPRI_F
   F_GEN[0].FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'hwrtos_0/hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/PENDPRI_F
   F_GEN[1].FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'hwrtos_0/hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/PENDREQ_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'hwrtos_0/hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/REQPRI_FF
   _GEN[0].FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'hwrtos_0/hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/REQPRI_FF
   _GEN[1].FF_I' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "fpga_plb_clk"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "fpga_plb_clk"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "fpga_opb_clk"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "fpga_opb_clk"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "psb_bg_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "psb_bg_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "pmc_inta_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "pmc_inta_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "ps2_int0_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "ps2_int0_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "fpga_rst_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "fpga_rst_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "pmc_intb_n"
   of type "IPAD".  This attribute will be ignored.


WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "pmc_intb_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "ps2_int1_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "ps2_int1_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "psb_dbg_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "psb_dbg_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "uart1_sin" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "uart1_sin" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "pmc_intc_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "pmc_intc_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "ps2_int2_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "ps2_int2_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol
   "fpga_test_switch_0" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol
   "fpga_test_switch_0" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol
   "fpga_test_switch_1" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol
   "fpga_test_switch_1" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol
   "fpga_test_switch_2" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol
   "fpga_test_switch_2" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol
   "fpga_test_switch_3" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol
   "fpga_test_switch_3" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol
   "fpga_test_switch_4" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol
   "fpga_test_switch_4" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "pmc_intd_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "pmc_intd_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol
   "fpga_test_switch_5" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol
   "fpga_test_switch_5" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol
   "fpga_test_switch_6" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol
   "fpga_test_switch_6" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol
   "fpga_test_switch_7" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol
   "fpga_test_switch_7" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "ps2_int3_n"
   of type "IPAD".  This attribute will be ignored.




WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "ps2_int3_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "sysace_irq"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "sysace_irq" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "cpld_br_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "cpld_br_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "ps2_int4_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "ps2_int4_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "ps2_int5_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "ps2_int5_n" of
   type "IPAD".  This attribute will be ignored.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 302

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#


Release 9.1.02i - Map J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Using target part "2vp100ff1704-6".


Mapping design into LUTs...


Writing file system_map.ngm...


Running directed packing...
Running delay-based LUT packing...
Running related packing...


Writing design file "system_map.ncd"...



Design Summary:
Number of errors:      0
Number of warnings:   27
Logic Utilization:
  Number of Slice Flip Flops:       5,745 out of  88,192    6%
  Number of 4 input LUTs:           7,971 out of  88,192    9%
Logic Distribution:
  Number of occupied Slices:        6,429 out of  44,096   14%
  Number of Slices containing only related logic:   6,429 out of   6,429  100%
  Number of Slices containing unrelated logic:          0 out of   6,429    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          8,883 out of  88,192   10%
  Number used as logic:             7,971
  Number used as a route-thru:        314
  Number used for Dual Port RAMs:     342
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:     256

  Number of bonded IOBs:              262 out of   1,040   25%
    IOB Flip Flops:                   492
    IOB Dual-Data Rate Flops:          42
  Number of PPC405s:                   2 out of       2  100%
  Number of JTAGPPCs:                  1 out of       1  100%
  Number of Block RAMs:                32 out of     444    7%
  Number of GCLKs:                      5 out of      16   31%
  Number of DCMs:                       3 out of      12   25%
  Number of GTs:                        0 out of      20    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  2,284,686
Additional JTAG gate count for IOBs:  12,576
Peak Memory Usage:  365 MB
Total REAL time to MAP completion:  31 secs 
Total CPU time to MAP completion:   29 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#


Release 9.1.02i - par J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
Loading device for application Rf_Device from file '2vp100.nph' in environment C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp100, package ff1704, speed -6



Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)




Device speed data version:  "PRODUCTION 1.93 2007-02-23".


Device Utilization Summary:

   Number of BUFGMUXs                        5 out of 16     31%
      Number of LOCed BUFGMUXs               5 out of 5     100%

   Number of DCMs                            3 out of 12     25%
   Number of External IOBs                 262 out of 1040   25%
      Number of LOCed IOBs                 261 out of 262    99%

   Number of JTAGPPCs                        1 out of 1     100%
   Number of PPC405s                         2 out of 2     100%
   Number of RAMB16s                        32 out of 444     7%
   Number of SLICEs                       6429 out of 44096  14%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 23 secs 


Finished initial Timing Analysis.  REAL time: 23 secs 


Starting Placer



Phase 1.1


Phase 1.1 (Checksum:9a626e) REAL time: 41 secs 

Phase 2.7
INFO:Place:834 - Only a subset of IOs are locked. Out of 262 IOs, 261 are locked and 1 are not locked. If you would like
   to print the names of these IOs, please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7 (Checksum:1312cfe) REAL time: 41 secs 

Phase 3.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor requires specialdesign considerations
   when operating above 350 MHz in the -7 speed grade part.Please see Xilinx Application Note XAPP755 for details.
Phase 3.31 (Checksum:1c9c37d) REAL time: 41 secs 

Phase 4.2


......
Phase 4.2 (Checksum:990f33) REAL time: 47 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 47 secs 

Phase 6.3


Phase 6.3 (Checksum:39386fa) REAL time: 51 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 52 secs 

Phase 8.8


...........


......


....

.......

........


........


......


.

..


Phase 8.8 (Checksum:21e5a50) REAL time: 1 mins 50 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 1 mins 50 secs 

Phase 10.18


Phase 10.18 (Checksum:5f5e0f6) REAL time: 3 mins 4 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 3 mins 4 secs 

Phase 12.27


Phase 12.27 (Checksum:7270df4) REAL time: 3 mins 11 secs 

Phase 13.24
Phase 13.24 (Checksum:7bfa473) REAL time: 3 mins 11 secs 



REAL time consumed by placer: 3 mins 16 secs 
CPU  time consumed by placer: 3 mins 14 secs 
Writing design to file system.ncd




Total REAL time to Placer completion: 3 mins 18 secs 
Total CPU time to Placer completion: 3 mins 16 secs 

Starting Router



Phase 1: 50597 unrouted;       REAL time: 3 mins 58 secs 



Phase 2: 44927 unrouted;       REAL time: 4 mins 5 secs 



Phase 3: 11914 unrouted;       REAL time: 4 mins 15 secs 

Phase 4: 11914 unrouted; (2867471)      REAL time: 4 mins 17 secs 



Phase 5: 13366 unrouted; (42828)      REAL time: 8 mins 3 secs 



Phase 6: 13419 unrouted; (46620)      REAL time: 8 mins 6 secs 



Phase 7: 13419 unrouted; (46620)      REAL time: 10 mins 23 secs 



Phase 8: 0 unrouted; (43085)      REAL time: 12 mins 8 secs 



Phase 9: 0 unrouted; (43085)      REAL time: 12 mins 15 secs 



Updating file: system.ncd with current fully routed design.



Phase 10: 0 unrouted; (43085)      REAL time: 20 mins 40 secs 



Phase 11: 0 unrouted; (41122)      REAL time: 21 mins 25 secs 



Phase 12: 0 unrouted; (37477)      REAL time: 21 mins 47 secs 



Phase 13: 0 unrouted; (36499)      REAL time: 22 mins 30 secs 



Phase 14: 0 unrouted; (36499)      REAL time: 23 mins 26 secs 



Updating file: system.ncd with current fully routed design.



Phase 15: 0 unrouted; (36499)      REAL time: 42 mins 28 secs 



Phase 16: 0 unrouted; (36499)      REAL time: 43 mins 


Total REAL time to Router completion: 43 mins 
Total CPU time to Router completion: 42 mins 51 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.



**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|              CLKPLB |     BUFGMUX3S|Yes   | 3445 |  1.180     |  2.659      |
+---------------------+--------------+------+------+------------+-------------+
|              CLKOPB |     BUFGMUX1S|Yes   |  779 |  1.134     |  2.631      |
+---------------------+--------------+------+------+------------+-------------+
|       DDR1_CLKFB_90 |     BUFGMUX0S|Yes   |  167 |  0.368     |  2.418      |
+---------------------+--------------+------+------+------------+-------------+
|       DDR_CLKPLB_90 |     BUFGMUX2P|Yes   |   12 |  0.267     |  2.399      |
+---------------------+--------------+------+------+------------+-------------+
|              CLKCPU |     BUFGMUX5S|Yes   |    1 |  0.000     |  2.135      |
+---------------------+--------------+------+------+------------+-------------+
|opb_intc_i/opb_intc_ |              |      |      |            |             |
|i/INTC_CORE_I/MANY_I |              |      |      |            |             |
|NTR_DET_GEN.INTR_DET |              |      |      |            |             |
|    _I/interrupts<6> |         Local|      |    1 |  0.000     |  0.430      |
+---------------------+--------------+------+------+------------+-------------+
| jtagppc0_JTGC405TCK |         Local|      |    2 |  5.178     | 10.171      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.



Timing Score: 36499

WARNING:Par:62 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in
   your design.

      Review the timing report using Timing Analyzer (In ISE select "Post-Place &
      Route Static Timing Report").  Go to the failing constraint(s) and select
      the "Timing Improvement Wizard" link for suggestions to correct each problem.

   Rerun Map with "-timing" (ISE process "Perform Timing -Driven
   Packing and Placement"

   Run Multi-Pass Place and Route in PAR using at least 5 "PAR Iterations"
   (ISE process "Multi Pass Place & Route").

   Use the Xilinx "xplorer" script to try special combinations of
   options known to produce very good results.
   See http://www.xilinx.com/ise/implementation/Xplorer.htm for details.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.

Number of Timing Constraints that were not applied: 6

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
* COMP "psb_ta_n" OFFSET = IN 7.3 ns BEFORE | SETUP   |    -1.014ns|     8.314ns|       2|        1843
   COMP "fpga_plb_clk"                      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
* COMP "psb_tea_n" OFFSET = IN 7.3 ns BEFOR | SETUP   |    -0.985ns|     8.285ns|       2|        1785
  E COMP "fpga_plb_clk"                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
* TS_clock_reset_block_clock_reset_block_ap | SETUP   |    -0.888ns|    13.388ns|      66|       32871
  1000_bp_clock_generation_clkplb_i =       | HOLD    |     0.224ns|            |       0|           0
     PERIOD TIMEGRP         "clock_reset_bl |         |            |            |        |            
  ock_clock_reset_block_ap1000_bp_clock_gen |         |            |            |        |            
  eration_clkplb_i"         TS_fpga_plb_clk |         |            |            |        |            
   HIGH 50%                                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "psb_dbb_n" OFFSET = IN 7.3 ns BEFOR | SETUP   |     0.034ns|     7.266ns|       0|           0
  E COMP "fpga_plb_clk"                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_DCR1 = MAXDELAY FROM TIMEGRP "FFS" THR | SETUP   |     0.034ns|     7.966ns|       0|           0
  U TIMEGRP "DCR_DATA_GRP" TO TIMEGRP       |         |            |            |        |            
     "CPUS" 8 ns                            |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "psb_bg_n" OFFSET = IN 7.3 ns BEFORE | SETUP   |     0.083ns|     7.217ns|       0|           0
   COMP "fpga_plb_clk"                      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TSCLK2CLK90 = MAXDELAY FROM TIMEGRP "clkp | SETUP   |     0.202ns|     2.673ns|       0|           0


  lb" TO TIMEGRP "ddr_clkplb_90" 2.875      |         |            |            |        |            
      ns                                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "psb_dbg_n" OFFSET = IN 7.3 ns BEFOR | SETUP   |     0.207ns|     7.093ns|       0|           0
  E COMP "fpga_plb_clk"                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_DCR2 = MAXDELAY FROM TIMEGRP "CPUS" TH | SETUP   |     0.323ns|     7.677ns|       0|           0
  RU TIMEGRP "DCR_DATA_GRP" TO TIMEGRP      |         |            |            |        |            
      "CPUS" 8 ns                           |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "psb_abb_n" OFFSET = IN 7.3 ns BEFOR | SETUP   |     0.536ns|     6.764ns|       0|           0
  E COMP "fpga_plb_clk"                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_reset_block_clock_reset_block_ap | SETUP   |     0.561ns|     3.605ns|       0|           0
  1000_bp_clock_generation_clkcpu_i =       | HOLD    |     1.872ns|            |       0|           0
     PERIOD TIMEGRP         "clock_reset_bl |         |            |            |        |            
  ock_clock_reset_block_ap1000_bp_clock_gen |         |            |            |        |            
  eration_clkcpu_i"         TS_fpga_plb_clk |         |            |            |        |            
   / 3 HIGH 50%                             |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "psb_artry_n" OFFSET = IN 7.3 ns BEF | SETUP   |     0.666ns|     6.634ns|       0|           0
  ORE COMP "fpga_plb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "psb_aack_n" OFFSET = IN 7.3 ns BEFO | SETUP   |     0.866ns|     6.434ns|       0|           0
  RE COMP "fpga_plb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<1>" OFFSET = OUT 9 ns AFT | MAXDELAY|     0.924ns|     8.076ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<0>" OFFSET = OUT 9 ns AFT | MAXDELAY|     0.924ns|     8.076ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<3>" OFFSET = OUT 9 ns AFT | MAXDELAY|     1.135ns|     7.865ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<2>" OFFSET = OUT 9 ns AFT | MAXDELAY|     1.135ns|     7.865ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<0>" OFFSET = OUT 9 ns AFT | MAXDELAY|     1.166ns|     7.834ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |           

 |        |            


------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<1>" OFFSET = OUT 9 ns AFT | MAXDELAY|     1.166ns|     7.834ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_oe_n" OFFSET = OUT 9 ns AFTER  | MAXDELAY|     1.458ns|     7.542ns|       0|           0
  COMP "fpga_opb_clk"                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_we_n" OFFSET = OUT 9 ns AFTER  | MAXDELAY|     1.458ns|     7.542ns|       0|           0
  COMP "fpga_opb_clk"                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<4>" OFFSET = OUT 9 ns AFT | MAXDELAY|     1.602ns|     7.398ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<5>" OFFSET = OUT 9 ns AFT | MAXDELAY|     1.602ns|     7.398ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_DCR3 = MAXDELAY FROM TIMEGRP "CPUS" TH | SETUP   |     1.678ns|     6.322ns|       0|           0
  RU TIMEGRP "DCR_DATA_GRP" TO TIMEGRP      |         |            |            |        |            
      "FFS" 8 ns                            |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "cpld_cs_n" OFFSET = OUT 9 ns AFTER  | MAXDELAY|     1.822ns|     7.178ns|       0|           0
  COMP "fpga_opb_clk"                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<6>" OFFSET = OUT 9 ns AFT | MAXDELAY|     1.826ns|     7.174ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<7>" OFFSET = OUT 9 ns AFT | MAXDELAY|     1.826ns|     7.174ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<9>" OFFSET = OUT 9 ns AFT | MAXDELAY|     2.450ns|     6.550ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<8>" OFFSET = OUT 9 ns AFT | MAXDELAY|     2.669ns|     6.331ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_reset_block_clock_reset_block_ap | SETUP   |     2.701ns|     4.640ns|       0|           0
  1000_bp_clock_generation_ddr_clk_fb_i     | HOLD    |     0.544ns|            |       0|           0
       = PERIOD TIMEGRP         "clock_rese |         |            |            |        |            
  t_block_clock_reset_block_ap1000_bp_clock |         |            |            |        |            
  _generation_ddr_clk_fb_i"         TS_ddr1 |         |            |           

 |        |            


  _clk_fb PHASE -1.562 ns HIGH 50%          |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<12>" OFFSET = OUT 9 ns AF | MAXDELAY|     2.733ns|     6.267ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<13>" OFFSET = OUT 9 ns AF | MAXDELAY|     2.967ns|     6.033ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<4>" OFFSET = OUT 9 ns AFT | MAXDELAY|     3.009ns|     5.991ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<3>" OFFSET = OUT 9 ns AFT | MAXDELAY|     3.009ns|     5.991ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<2>" OFFSET = OUT 9 ns AFT | MAXDELAY|     3.009ns|     5.991ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<5>" OFFSET = OUT 9 ns AFT | MAXDELAY|     3.009ns|     5.991ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "sysace_cs_n" OFFSET = OUT 9 ns AFTE | MAXDELAY|     3.164ns|     5.836ns|       0|           0
  R COMP "fpga_opb_clk"                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<7>" OFFSET = OUT 9 ns AFT | MAXDELAY|     3.234ns|     5.766ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<8>" OFFSET = OUT 9 ns AFT | MAXDELAY|     3.234ns|     5.766ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<6>" OFFSET = OUT 9 ns AFT | MAXDELAY|     3.234ns|     5.766ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<9>" OFFSET = OUT 9 ns AFT | MAXDELAY|     3.234ns|     5.766ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<24>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.250ns|     5.750ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<23>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.250ns|     5.750ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |           

 |        |            


------------------------------------------------------------------------------------------------------
  COMP "lbus_data<15>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.335ns|     5.665ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<15>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.441ns|     5.559ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<16>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.441ns|     5.559ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<17>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.441ns|     5.559ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<18>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.441ns|     5.559ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<14>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.455ns|     5.545ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<10>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.460ns|     5.540ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<11>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.460ns|     5.540ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<12>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.462ns|     5.538ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<13>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.462ns|     5.538ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<14>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.462ns|     5.538ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<10>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.470ns|     5.530ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<19>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.481ns|     5.519ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
-------------------------------------------------------------------------------

-----------------------


  COMP "lbus_addr<20>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.481ns|     5.519ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<22>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.481ns|     5.519ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<21>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.481ns|     5.519ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "flash_cs_n" OFFSET = OUT 9 ns AFTER | MAXDELAY|     3.680ns|     5.320ns|       0|           0
   COMP "fpga_opb_clk"                      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<11>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.732ns|     5.268ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "fpga_config_flash_cs_n" OFFSET = OU | MAXDELAY|     3.946ns|     5.054ns|       0|           0
  T 9 ns AFTER COMP "fpga_opb_clk"          |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "cpld_bg_n" OFFSET = OUT 9 ns AFTER  | MAXDELAY|     6.161ns|     2.839ns|       0|           0
  COMP "fpga_opb_clk"                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_reset_block_clock_reset_block_ap | SETUP   |     7.751ns|    17.249ns|       0|           0
  1000_bp_clock_generation_clkopb_i =       | HOLD    |     0.586ns|            |       0|           0
     PERIOD TIMEGRP         "clock_reset_bl |         |            |            |        |            
  ock_clock_reset_block_ap1000_bp_clock_gen |         |            |            |        |            
  eration_clkopb_i"         TS_fpga_opb_clk |         |            |            |        |            
   HIGH 50%                                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_CPU_2_PLB_ARB_DCR = MAXDELAY FROM TIME | SETUP   |    20.720ns|     4.280ns|       0|           0
  GRP "CPUS" TO TIMEGRP         "PLB_ARBITE |         |            |            |        |            
  R_DCR" 25 ns                              |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_reset_block_clock_reset_block_ap | N/A     |         N/A|         N/A|     N/A|         N/A
  1000_bp_clock_generation_ddr_clkplb_90_i  |         |            |            |        |            
          = PERIOD TIMEGRP         "clock_r |         |            |            |        |            
  eset_block_clock_reset_block_ap1000_bp_cl |         |            |            |        |            
  ock_generation_ddr_clkplb_90_i"         T |         |            |            |        |            
  S_fpga_plb_clk PHASE 3.125 ns HIGH 50%    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_fpga_opb_clk = PERIOD TIMEGRP "fpga_op | N/A     |         N/A|         N/

A|     N/A|         N/A


  b_clk" 25 ns HIGH 50%                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_ddr1_clk_fb = PERIOD TIMEGRP "ddr1_clk | N/A     |         N/A|         N/A|     N/A|         N/A
  _fb" 12.5 ns HIGH 50%                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_CLK90 = PERIOD TIMEGRP "ddr_clkplb_90" | N/A     |         N/A|         N/A|     N/A|         N/A
   12.5 ns HIGH 50%                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_plb_clk = PERIOD TIMEGRP "clkplb" 12.5 | N/A     |         N/A|         N/A|     N/A|         N/A
   ns HIGH 50%                              |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_fpga_plb_clk = PERIOD TIMEGRP "fpga_pl | N/A     |         N/A|         N/A|     N/A|         N/A
  b_clk" 12.5 ns HIGH 50%                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------


3 constraints not met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the 
   constraint does not cover any paths or that it has no requested value.


Generating Pad Report.



All signals are completely routed.

Total REAL time to PAR completion: 43 mins 19 secs 
Total CPU time to PAR completion: 42 mins 58 secs 

Peak Memory Usage:  750 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - 70 errors found.

Number of error messages: 0
Number of warning messages: 2
Number of info messages: 1

Writing design to file system.ncd





PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#


Release 9.1.02i - Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp100.nph' in environment
C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp100, package ff1704, speed -6


--------------------------------------------------------------------------------
Release 9.1.02i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp100,-6 (PRODUCTION 1.93 2007-02-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.




Timing summary:
---------------

Timing errors: 70  Score: 36499

Constraints cover 458379 paths, 0 nets, and 48723 connections

Design statistics:
   Minimum period:  17.249ns (Maximum frequency:  57.974MHz)
   Maximum path delay from/to any node:   7.966ns
   Minimum input required time before clock:   8.314ns
   Minimum output required time after clock:   8.076ns


Analysis completed Wed Jun 03 13:33:40 2009
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 25 secs 


xflow done!
*********************************************
Running Bitgen..
*********************************************


cd implementation; bitgen -w -f bitgen.ut system


Release 9.1.02i - Bitgen J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp100.nph' in environment
C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp100, package ff1704, speed -6


Opened constraints file system.pcf.

Wed Jun 03 13:33:49 2009

Running DRC.


WARNING:PhysDesignRules:372 - Gated clock. Clock net
   opb_intc_i/opb_intc_i/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/interrupts<6>
   is sourced by a combinatorial pin. This is not good design practice. Use the
   CE pin to control the loading of data into the flip-flop.
INFO:PhysDesignRules:772 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm/clock_
   reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm, consult the
   device Interactive Data Sheet.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin CPMC405CLOCK for the
   comp ppc405_ppcjtag_chain/ppc405_ppcjtag_chain/PPC405_i is not connected to
   the output of a DCM driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin PLBCLK for the comp
   ppc405_ppcjtag_chain/ppc405_ppcjtag_chain/PPC405_i is not connected to the
   output of a DCM driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_ppcjtag_chain/ppc405_ppcjtag_chain/PPC405_i is not connected to
   the output of a DCM driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_ppcjtag_chain/ppc405_ppcjtag_chain/PPC405_i is not connected to
   the output of a DCM driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_i/ppc405_i/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_i/ppc405_i/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
DRC detected 0 errors and 7 warnings.


Creating bit map...


Saving bit stream in "system.bit".


Creating bit mask...


Saving mask bit stream in "system.msk".


Bitstream generation is complete.




Done!

At Local date and time: Wed Jun 03 13:39:10 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/K-new-base/; /usr/bin/make -f system.make init_bram; exit;" started...

/usr/bin/bash: igncr: unknown option name


*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_i EX1_OS/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...



Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 38 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 97 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 30 - hwrtos_0 (hwrtos) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x40000000-0x4000ffff) hwrtos_0	plb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_i for overlap...


Analyzing file EX1_OS/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"EX1_OS/executable.elf" tag ppc405_i  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

At Local date and time: Wed Jun 03 14:56:04 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/K-new-base/; /usr/bin/make -f system.make swclean; exit;" started...

rm -rf ppc405_i/lib/
rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 


/usr/bin/bash: igncr: unknown option name







Done!

At Local date and time: Wed Jun 03 14:56:08 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/K-new-base/; /usr/bin/make -f system.make libs; exit;" started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


/usr/bin/bash: igncr: unknown option name


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\K-new-base\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x40000000-0x4000ffff) hwrtos_0	plb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 5
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\opbslave_ext_bridge_v3_10_a\da
   ta\opbslave_ext_bridge_v2_1_0.mpd line 20 - opbslave_ext_bridge_i
   (opbslave_ext_bridge) tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\opbslave_ext_bridge_v3_10_a\da
   ta\opbslave_ext_bridge_v2_1_0.mpd line 21 - opbslave_ext_bridge_i
   (opbslave_ext_bridge) tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32


INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 25 - hwrtos_0 (hwrtos) tool is overriding PARAMETER C_PLB_AWIDTH
   value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 26 - hwrtos_0 (hwrtos) tool is overriding PARAMETER C_PLB_DWIDTH
   value to 64
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 27 - hwrtos_0 (hwrtos) tool is overriding PARAMETER
   C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 28 - hwrtos_0 (hwrtos) tool is overriding PARAMETER
   C_PLB_MID_WIDTH value to 2

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 143 - An example UCF
   for this core is available and must be modified for use in the system. Please
   refer to the EDK Getting Started guide for the location of this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 129 - 4 master(s) : 6
slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 205 - 1 master(s) : 5
slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 338 - 1 master(s) : 2
slave(s)

Check port drivers...


WARNING:MDT - INST:hwrtos_0 PORT:LED_OUT CONNECTOR:fpga_test_led0 -
   C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 392 - floating
   connection!
ERROR:MDT - INST:system PORT:fpga_test_led CONNECTOR:fpga_test_led -
   C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 12 - No driver found!
ERROR:MDT - Errors occured while creating Hardware System


make: *** [ppc405_i/lib/libxil.a] Error 2




Done!

At Local date and time: Wed Jun 03 14:58:57 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/K-new-base/; /usr/bin/make -f system.make swclean; exit;" started...

rm -rf ppc405_i/lib/
rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 



/usr/bin/bash: igncr: unknown option name




Done!

At Local date and time: Wed Jun 03 14:59:02 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/K-new-base/; /usr/bin/make -f system.make libs; exit;" started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


/usr/bin/bash: igncr: unknown option name


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\K-new-base\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x40000000-0x4000ffff) hwrtos_0	plb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 5
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\opbslave_ext_bridge_v3_10_a\da
   ta\opbslave_ext_bridge_v2_1_0.mpd line 20 - opbslave_ext_bridge_i
   (opbslave_ext_bridge) tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\opbslave_ext_bridge_v3_10_a\da
   ta\opbslave_ext_bridge_v2_1_0.mpd line 21 - opbslave_ext_bridge_i
   (opbslave_ext_bridge) tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32


INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 25 - hwrtos_0 (hwrtos) tool is overriding PARAMETER C_PLB_AWIDTH
   value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 26 - hwrtos_0 (hwrtos) tool is overriding PARAMETER C_PLB_DWIDTH
   value to 64
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 27 - hwrtos_0 (hwrtos) tool is overriding PARAMETER
   C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 28 - hwrtos_0 (hwrtos) tool is overriding PARAMETER
   C_PLB_MID_WIDTH value to 2

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 143 - An example UCF
   for this core is available and must be modified for use in the system. Please
   refer to the EDK Getting Started guide for the location of this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 129 - 4 master(s) : 6
slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 205 - 1 master(s) : 5
slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 338 - 1 master(s) : 2
slave(s)

Check port drivers...


WARNING:MDT - INST:hwrtos_0 PORT:LED_OUT CONNECTOR:fpga_test_led_0 -
   C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 392 - floating
   connection!
ERROR:MDT - INST:system PORT:fpga_test_led CONNECTOR:fpga_test_led -
   C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 12 - No driver found!
ERROR:MDT - Errors occured while creating Hardware System


make: *** [ppc405_i/lib/libxil.a] Error 2




Done!

At Local date and time: Wed Jun 03 15:03:08 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/K-new-base/; /usr/bin/make -f system.make swclean; exit;" started...

rm -rf ppc405_i/lib/


/usr/bin/bash: igncr: unknown option name


rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 





Done!

At Local date and time: Wed Jun 03 15:03:13 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/K-new-base/; /usr/bin/make -f system.make libs; exit;" started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


/usr/bin/bash: igncr: unknown option name


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\K-new-base\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...


INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x40000000-0x4000ffff) hwrtos_0	plb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 5
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\opbslave_ext_bridge_v3_10_a\da
   ta\opbslave_ext_bridge_v2_1_0.mpd line 20 - opbslave_ext_bridge_i
   (opbslave_ext_bridge) tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\opbslave_ext_bridge_v3_10_a\da
   ta\opbslave_ext_bridge_v2_1_0.mpd line 21 - opbslave_ext_bridge_i
   (opbslave_ext_bridge) tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32


INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 25 - hwrtos_0 (hwrtos) tool is overriding PARAMETER C_PLB_AWIDTH
   value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 26 - hwrtos_0 (hwrtos) tool is overriding PARAMETER C_PLB_DWIDTH
   value to 64
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 27 - hwrtos_0 (hwrtos) tool is overriding PARAMETER
   C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 28 - hwrtos_0 (hwrtos) tool is overriding PARAMETER
   C_PLB_MID_WIDTH value to 2

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 143 - An example UCF
   for this core is available and must be modified for use in the system. Please
   refer to the EDK Getting Started guide for the location of this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 129 - 4 master(s) : 6
slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 205 - 1 master(s) : 5
slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 338 - 1 master(s) : 2
slave(s)

Check port drivers...


ERROR:MDT - SIGNAL:fpga_test_led - multiple drivers found:
   	INST:system PORT:fpga_test_led CONNECTOR:fpga_test_led -
   C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 12!
   	INST:hwrtos_0 PORT:LED_OUT CONNECTOR:fpga_test_led -
   C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 392!
ERROR:MDT - INST:hwrtos_0 PORT:LED_OUT CONNECTOR:fpga_test_led -
   C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 392 - connector is
   connected to both uni and bi-directional ports!
ERROR:MDT - Errors occured while creating Hardware System


make: *** [ppc405_i/lib/libxil.a] Error 2




Done!

At Local date and time: Wed Jun 03 15:04:10 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/K-new-base/; /usr/bin/make -f system.make swclean; exit;" started...

rm -rf ppc405_i/lib/
rm -rf ppc405_ppcjtag_chain/lib/


/usr/bin/bash: igncr: unknown option name


rm -f libgen.log
rm -f EX1_OS/executable.elf 





Done!

At Local date and time: Wed Jun 03 15:04:14 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/K-new-base/; /usr/bin/make -f system.make libs; exit;" started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss
libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



/usr/bin/bash: igncr: unknown option name


Output Directory (-od)		: C:\Baseline_9_Working_Folder\K-new-base\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...


INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...
Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x40000000-0x4000ffff) hwrtos_0	plb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	



Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 5
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32


INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\opbslave_ext_bridge_v3_10_a\da
   ta\opbslave_ext_bridge_v2_1_0.mpd line 20 - opbslave_ext_bridge_i
   (opbslave_ext_bridge) tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\opbslave_ext_bridge_v3_10_a\da
   ta\opbslave_ext_bridge_v2_1_0.mpd line 21 - opbslave_ext_bridge_i
   (opbslave_ext_bridge) tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 25 - hwrtos_0 (hwrtos) tool is overriding PARAMETER C_PLB_AWIDTH
   value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 26 - hwrtos_0 (hwrtos) tool is overriding PARAMETER C_PLB_DWIDTH
   value to 64
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 27 - hwrtos_0 (hwrtos) tool is overriding PARAMETER
   C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 28 - hwrtos_0 (hwrtos) tool is overriding PARAMETER
   C_PLB_MID_WIDTH value to 2



Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 143 - An example UCF
   for this core is available and must be modified for use in the system. Please
   refer to the EDK Getting Started guide for the location of this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 129 - 4 master(s) : 6
slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 205 - 1 master(s) : 5
slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 338 - 1 master(s) : 2
slave(s)

Check port drivers...


ERROR:MDT - SIGNAL:fpga_test_led - multiple drivers found:
   	INST:system PORT:fpga_test_led CONNECTOR:fpga_test_led -
   C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 12!
   	INST:hwrtos_0 PORT:LED_OUT CONNECTOR:fpga_test_led -
   C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 392!
ERROR:MDT - INST:hwrtos_0 PORT:LED_OUT CONNECTOR:fpga_test_led -
   C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 392 - connector is
   connected to both uni and bi-directional ports!
ERROR:MDT - Errors occured while creating Hardware System


make: *** [ppc405_i/lib/libxil.a] Error 2




Done!

At Local date and time: Wed Jun 03 15:05:57 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/K-new-base/; /usr/bin/make -f system.make swclean; exit;" started...

rm -rf ppc405_i/lib/
rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 



/usr/bin/bash: igncr: unknown option name




Done!

At Local date and time: Wed Jun 03 15:06:04 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/K-new-base/; /usr/bin/make -f system.make libs; exit;" started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss
libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



/usr/bin/bash: igncr: unknown option name


Output Directory (-od)		: C:\Baseline_9_Working_Folder\K-new-base\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...



Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p



Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x40000000-0x4000ffff) hwrtos_0	plb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 5
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\opbslave_ext_bridge_v3_10_a\da
   ta\opbslave_ext_bridge_v2_1_0.mpd line 20 - opbslave_ext_bridge_i
   (opbslave_ext_bridge) tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\opbslave_ext_bridge_v3_10_a\da
   ta\opbslave_ext_bridge_v2_1_0.mpd line 21 - opbslave_ext_bridge_i
   (opbslave_ext_bridge) tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32


INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 25 - hwrtos_0 (hwrtos) tool is overriding PARAMETER C_PLB_AWIDTH
   value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 26 - hwrtos_0 (hwrtos) tool is overriding PARAMETER C_PLB_DWIDTH
   value to 64
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 27 - hwrtos_0 (hwrtos) tool is overriding PARAMETER
   C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 28 - hwrtos_0 (hwrtos) tool is overriding PARAMETER
   C_PLB_MID_WIDTH value to 2

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 143 - An example UCF
   for this core is available and must be modified for use in the system. Please
   refer to the EDK Getting Started guide for the location of this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 129 - 4 master(s) : 6
slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 205 - 1 master(s) : 5
slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 338 - 1 master(s) : 2
slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\K-new-base\system.mss line 20 -
   Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\K-new-base\system.mss line 54 -
   PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the intc driver
   has been deprecated.  Any reference to this parameter in the MSS file will be
   ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 143 - No
   Driver Found for instance plb_ddr_controller_i. To avoid seeing this warning,
   assign the appropriate driver or driver "generic 1.00.a " to instance
   plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 169 - No
   Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing this warning,
   assign the appropriate driver or driver "generic 1.00.a " to instance
   plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 306 - No
   Driver Found for instance plb_psb_bridge_i. To avoid seeing this warning,
   assign the appropriate driver or driver "generic 1.00.a " to instance
   plb_psb_bridge_i

  - plb_emc_0
  - hwrtos_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\uCOS-II_v2_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\plbarb_v1_01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\plb2opb_v1_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\opbarb_v1_02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\gpio_v2_01_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\intc_v1_00_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\uartlite_v1_01_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\tmrctr_v1_00_b\ ...



Copying files for driver hwrtos_v1_00_a from
C:\Baseline_9_Working_Folder\K-new-base\drivers\hwrtos_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\hwrtos_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling ipif


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling tmrctr


Compiling hwrtos


Compiling cpu_ppc405



Libraries generated in C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_ppcjtag_chain\libsrc\standalone_v
1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_ppcjtag_chain\libsrc\cpu_ppc405_v
1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


Compiling bsp


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\K-new-base\ppc405_ppcjtag_chain\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Wed Jun 03 15:06:30 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/K-new-base/; /usr/bin/make -f system.make program; exit;" started...

powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  
powerpc-eabi-size EX1_OS/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  29558	    508	  11968	  42034	   a432	EX1_OS/executable.elf



/usr/bin/bash: igncr: unknown option name




Done!

At Local date and time: Wed Jun 03 15:06:36 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/K-new-base/; /usr/bin/make -f system.make hwclean; exit;" started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -rf implementation synthesis xst hdl


/usr/bin/bash: igncr: unknown option name


rm -rf xst.srp system.srp




Done!

At Local date and time: Wed Jun 03 15:06:40 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/K-new-base/; /usr/bin/make -f system.make bits; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp100ff1704-6 -lang vhdl   system.mhs

Release Xilinx EDK 9.1.02 - platgen EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



/usr/bin/bash: igncr: unknown option name



Command Line: platgen -p xc2vp100ff1704-6 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...


INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x40000000-0x4000ffff) hwrtos_0	plb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 5
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\opbslave_ext_bridge_v3_10_a\da
   ta\opbslave_ext_bridge_v2_1_0.mpd line 20 - opbslave_ext_bridge_i
   (opbslave_ext_bridge) tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\opbslave_ext_bridge_v3_10_a\da
   ta\opbslave_ext_bridge_v2_1_0.mpd line 21 - opbslave_ext_bridge_i
   (opbslave_ext_bridge) tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32


INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 25 - hwrtos_0 (hwrtos) tool is overriding PARAMETER C_PLB_AWIDTH
   value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 26 - hwrtos_0 (hwrtos) tool is overriding PARAMETER C_PLB_DWIDTH
   value to 64
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 27 - hwrtos_0 (hwrtos) tool is overriding PARAMETER
   C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 28 - hwrtos_0 (hwrtos) tool is overriding PARAMETER
   C_PLB_MID_WIDTH value to 2

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 143 - An example UCF
   for this core is available and must be modified for use in the system. Please
   refer to the EDK Getting Started guide for the location of this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 129 - 4 master(s) : 6
slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 205 - 1 master(s) : 5
slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 338 - 1 master(s) : 2
slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The opb_intc_i core has constraints automatically generated by XPS in implementation/opb_intc_i_wrapper/opb_intc_i_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...



Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 178 - elaborating IP



Writing HDL for elaborated instances ...

Inserting wrapper level ...


Completion time: 6.00 seconds

Constructing platform-level connectivity ...


ERROR:MDT - INST:hwrtos_0 PORT:LED_OUT CONNECTOR:fpga_test_led -
   C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 385 - 8 bit-width
   connector assigned to 1 bit-width port
Completion time: 1.00 seconds
ERROR:MDT - platgen failed with errors!


make: *** [implementation/system.bmm] Error 2




Done!

At Local date and time: Wed Jun 03 15:18:31 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/K-new-base/; /usr/bin/make -f system.make swclean; exit;" started...

rm -rf ppc405_i/lib/
rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 


/usr/bin/bash: igncr: unknown option name







Done!

At Local date and time: Wed Jun 03 15:18:37 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/K-new-base/; /usr/bin/make -f system.make libs; exit;" started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


/usr/bin/bash: igncr: unknown option name


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\K-new-base\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...


INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x40000000-0x4000ffff) hwrtos_0	plb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 5
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\opbslave_ext_bridge_v3_10_a\da
   ta\opbslave_ext_bridge_v2_1_0.mpd line 20 - opbslave_ext_bridge_i
   (opbslave_ext_bridge) tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\opbslave_ext_bridge_v3_10_a\da
   ta\opbslave_ext_bridge_v2_1_0.mpd line 21 - opbslave_ext_bridge_i
   (opbslave_ext_bridge) tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32


INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 25 - hwrtos_0 (hwrtos) tool is overriding PARAMETER C_PLB_AWIDTH
   value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 26 - hwrtos_0 (hwrtos) tool is overriding PARAMETER C_PLB_DWIDTH
   value to 64
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 27 - hwrtos_0 (hwrtos) tool is overriding PARAMETER
   C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 28 - hwrtos_0 (hwrtos) tool is overriding PARAMETER
   C_PLB_MID_WIDTH value to 2

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 143 - An example UCF
   for this core is available and must be modified for use in the system. Please
   refer to the EDK Getting Started guide for the location of this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 129 - 4 master(s) : 6
slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 205 - 1 master(s) : 5
slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 338 - 1 master(s) : 2
slave(s)

Check port drivers...


ERROR:MDT - INST:hwrtos_0 PORT:LED_IN CONNECTOR:fpga_test_switch -
   C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 391 - No driver
   found!
ERROR:MDT - Errors occured while creating Hardware System


make: *** [ppc405_i/lib/libxil.a] Error 2




Done!

At Local date and time: Wed Jun 03 15:20:29 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/K-new-base/; /usr/bin/make -f system.make swclean; exit;" started...

rm -rf ppc405_i/lib/
rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 



/usr/bin/bash: igncr: unknown option name




Done!

At Local date and time: Wed Jun 03 15:20:33 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/K-new-base/; /usr/bin/make -f system.make libs; exit;" started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


/usr/bin/bash: igncr: unknown option name


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\K-new-base\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x40000000-0x4000ffff) hwrtos_0	plb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 5
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\opbslave_ext_bridge_v3_10_a\da
   ta\opbslave_ext_bridge_v2_1_0.mpd line 20 - opbslave_ext_bridge_i
   (opbslave_ext_bridge) tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\opbslave_ext_bridge_v3_10_a\da
   ta\opbslave_ext_bridge_v2_1_0.mpd line 21 - opbslave_ext_bridge_i
   (opbslave_ext_bridge) tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32


INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 25 - hwrtos_0 (hwrtos) tool is overriding PARAMETER C_PLB_AWIDTH
   value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 26 - hwrtos_0 (hwrtos) tool is overriding PARAMETER C_PLB_DWIDTH
   value to 64
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 27 - hwrtos_0 (hwrtos) tool is overriding PARAMETER
   C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 28 - hwrtos_0 (hwrtos) tool is overriding PARAMETER
   C_PLB_MID_WIDTH value to 2

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 143 - An example UCF
   for this core is available and must be modified for use in the system. Please
   refer to the EDK Getting Started guide for the location of this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 129 - 4 master(s) : 6
slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 205 - 1 master(s) : 5
slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 338 - 1 master(s) : 2
slave(s)

Check port drivers...


ERROR:MDT - INST:hwrtos_0 PORT:LED_IN CONNECTOR:fpga_test_switch -
   C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 391 - No driver
   found!
ERROR:MDT - Errors occured while creating Hardware System


make: *** [ppc405_i/lib/libxil.a] Error 2




Done!

At Local date and time: Wed Jun 03 15:24:47 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/K-new-base/; /usr/bin/make -f system.make swclean; exit;" started...

rm -rf ppc405_i/lib/


/usr/bin/bash: igncr: unknown option name


rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 





Done!

At Local date and time: Wed Jun 03 15:24:52 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/K-new-base/; /usr/bin/make -f system.make libs; exit;" started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss
libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



/usr/bin/bash: igncr: unknown option name


Output Directory (-od)		: C:\Baseline_9_Working_Folder\K-new-base\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...



Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x40000000-0x4000ffff) hwrtos_0	plb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 5
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\opbslave_ext_bridge_v3_10_a\da
   ta\opbslave_ext_bridge_v2_1_0.mpd line 20 - opbslave_ext_bridge_i
   (opbslave_ext_bridge) tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\opbslave_ext_bridge_v3_10_a\da
   ta\opbslave_ext_bridge_v2_1_0.mpd line 21 - opbslave_ext_bridge_i
   (opbslave_ext_bridge) tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32


INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 25 - hwrtos_0 (hwrtos) tool is overriding PARAMETER C_PLB_AWIDTH
   value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 26 - hwrtos_0 (hwrtos) tool is overriding PARAMETER C_PLB_DWIDTH
   value to 64
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 27 - hwrtos_0 (hwrtos) tool is overriding PARAMETER
   C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 28 - hwrtos_0 (hwrtos) tool is overriding PARAMETER
   C_PLB_MID_WIDTH value to 2

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 143 - An example UCF
   for this core is available and must be modified for use in the system. Please
   refer to the EDK Getting Started guide for the location of this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 129 - 4 master(s) : 6
slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 205 - 1 master(s) : 5
slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 338 - 1 master(s) : 2
slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\K-new-base\system.mss line 20 -
   Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\K-new-base\system.mss line 54 -
   PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the intc driver
   has been deprecated.  Any reference to this parameter in the MSS file will be
   ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 143 - No
   Driver Found for instance plb_ddr_controller_i. To avoid seeing this warning,
   assign the appropriate driver or driver "generic 1.00.a " to instance
   plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 169 - No
   Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing this warning,
   assign the appropriate driver or driver "generic 1.00.a " to instance
   plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 306 - No
   Driver Found for instance plb_psb_bridge_i. To avoid seeing this warning,
   assign the appropriate driver or driver "generic 1.00.a " to instance
   plb_psb_bridge_i

  - plb_emc_0
  - hwrtos_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...



Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\uCOS-II_v2_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\plbarb_v1_01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\plb2opb_v1_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\opbarb_v1_02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\gpio_v2_01_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\intc_v1_00_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\uartlite_v1_01_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\tmrctr_v1_00_b\ ...



Copying files for driver hwrtos_v1_00_a from
C:\Baseline_9_Working_Folder\K-new-base\drivers\hwrtos_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\hwrtos_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


Compiling ipif


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling tmrctr


Compiling hwrtos


Compiling cpu_ppc405



Libraries generated in C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...



Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_ppcjtag_chain\libsrc\standalone_v
1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_ppcjtag_chain\libsrc\cpu_ppc405_v
1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 

Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


Compiling bsp


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\K-new-base\ppc405_ppcjtag_chain\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Wed Jun 03 15:25:19 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/K-new-base/; /usr/bin/make -f system.make hwclean; exit;" started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp


/usr/bin/bash: igncr: unknown option name




Done!

At Local date and time: Wed Jun 03 15:25:23 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/K-new-base/; /usr/bin/make -f system.make bits; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp100ff1704-6 -lang vhdl   system.mhs

Release Xilinx EDK 9.1.02 - platgen EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



/usr/bin/bash: igncr: unknown option name



Command Line: platgen -p xc2vp100ff1704-6 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...



Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x40000000-0x4000ffff) hwrtos_0	plb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 5
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\opbslave_ext_bridge_v3_10_a\da
   ta\opbslave_ext_bridge_v2_1_0.mpd line 20 - opbslave_ext_bridge_i
   (opbslave_ext_bridge) tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\opbslave_ext_bridge_v3_10_a\da
   ta\opbslave_ext_bridge_v2_1_0.mpd line 21 - opbslave_ext_bridge_i
   (opbslave_ext_bridge) tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32


INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 25 - hwrtos_0 (hwrtos) tool is overriding PARAMETER C_PLB_AWIDTH
   value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 26 - hwrtos_0 (hwrtos) tool is overriding PARAMETER C_PLB_DWIDTH
   value to 64
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 27 - hwrtos_0 (hwrtos) tool is overriding PARAMETER
   C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 28 - hwrtos_0 (hwrtos) tool is overriding PARAMETER
   C_PLB_MID_WIDTH value to 2

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 143 - An example UCF
   for this core is available and must be modified for use in the system. Please
   refer to the EDK Getting Started guide for the location of this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 129 - 4 master(s) : 6
slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 205 - 1 master(s) : 5
slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 338 - 1 master(s) : 2
slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The opb_intc_i core has constraints automatically generated by XPS in implementation/opb_intc_i_wrapper/opb_intc_i_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...



Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 178 - elaborating IP



Writing HDL for elaborated instances ...

Inserting wrapper level ...


Completion time: 6.00 seconds

Constructing platform-level connectivity ...


ERROR:MDT - INST:hwrtos_0 PORT:LED_OUT CONNECTOR:fpga_test_led -
   C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 385 - 8 bit-width
   connector assigned to 1 bit-width port
Completion time: 1.00 seconds
ERROR:MDT - platgen failed with errors!


make: *** [implementation/system.bmm] Error 2




Done!

At Local date and time: Wed Jun 03 15:27:40 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/K-new-base/; /usr/bin/make -f system.make swclean; exit;" started...

rm -rf ppc405_i/lib/


/usr/bin/bash: igncr: unknown option name


rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 





Done!

At Local date and time: Wed Jun 03 15:27:43 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/K-new-base/; /usr/bin/make -f system.make libs; exit;" started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss
libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



/usr/bin/bash: igncr: unknown option name


Output Directory (-od)		: C:\Baseline_9_Working_Folder\K-new-base\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...



Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p



Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x40000000-0x4000ffff) hwrtos_0	plb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 5
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\opbslave_ext_bridge_v3_10_a\da
   ta\opbslave_ext_bridge_v2_1_0.mpd line 20 - opbslave_ext_bridge_i
   (opbslave_ext_bridge) tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\opbslave_ext_bridge_v3_10_a\da
   ta\opbslave_ext_bridge_v2_1_0.mpd line 21 - opbslave_ext_bridge_i
   (opbslave_ext_bridge) tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32


INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 25 - hwrtos_0 (hwrtos) tool is overriding PARAMETER C_PLB_AWIDTH
   value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 26 - hwrtos_0 (hwrtos) tool is overriding PARAMETER C_PLB_DWIDTH
   value to 64
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 27 - hwrtos_0 (hwrtos) tool is overriding PARAMETER
   C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 28 - hwrtos_0 (hwrtos) tool is overriding PARAMETER
   C_PLB_MID_WIDTH value to 2

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 143 - An example UCF
   for this core is available and must be modified for use in the system. Please
   refer to the EDK Getting Started guide for the location of this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 129 - 4 master(s) : 6
slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 205 - 1 master(s) : 5
slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 338 - 1 master(s) : 2
slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\K-new-base\system.mss line 20 -
   Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\K-new-base\system.mss line 54 -
   PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the intc driver
   has been deprecated.  Any reference to this parameter in the MSS file will be
   ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 143 - No
   Driver Found for instance plb_ddr_controller_i. To avoid seeing this warning,
   assign the appropriate driver or driver "generic 1.00.a " to instance
   plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 169 - No
   Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing this warning,
   assign the appropriate driver or driver "generic 1.00.a " to instance
   plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 306 - No
   Driver Found for instance plb_psb_bridge_i. To avoid seeing this warning,
   assign the appropriate driver or driver "generic 1.00.a " to instance
   plb_psb_bridge_i

  - plb_emc_0
  - hwrtos_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\uCOS-II_v2_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\plbarb_v1_01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\plb2opb_v1_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\opbarb_v1_02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\gpio_v2_01_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\intc_v1_00_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\uartlite_v1_01_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\tmrctr_v1_00_b\ ...



Copying files for driver hwrtos_v1_00_a from
C:\Baseline_9_Working_Folder\K-new-base\drivers\hwrtos_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\hwrtos_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


Compiling ipif


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling tmrctr


Compiling hwrtos


Compiling cpu_ppc405



Libraries generated in C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_ppcjtag_chain\libsrc\standalone_v
1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_ppcjtag_chain\libsrc\cpu_ppc405_v
1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 

Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


Compiling bsp


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\K-new-base\ppc405_ppcjtag_chain\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Wed Jun 03 15:28:09 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/K-new-base/; /usr/bin/make -f system.make program; exit;" started...

powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  
powerpc-eabi-size EX1_OS/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  29558	    508	  11968	  42034	   a432	EX1_OS/executable.elf



/usr/bin/bash: igncr: unknown option name




Done!

At Local date and time: Wed Jun 03 15:28:15 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/K-new-base/; /usr/bin/make -f system.make hwclean; exit;" started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -rf implementation synthesis xst hdl


/usr/bin/bash: igncr: unknown option name


rm -rf xst.srp system.srp




Done!

At Local date and time: Wed Jun 03 15:28:19 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/K-new-base/; /usr/bin/make -f system.make bits; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp100ff1704-6 -lang vhdl   system.mhs

Release Xilinx EDK 9.1.02 - platgen EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



/usr/bin/bash: igncr: unknown option name



Command Line: platgen -p xc2vp100ff1704-6 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...



Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x40000000-0x4000ffff) hwrtos_0	plb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 5
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\opbslave_ext_bridge_v3_10_a\da
   ta\opbslave_ext_bridge_v2_1_0.mpd line 20 - opbslave_ext_bridge_i
   (opbslave_ext_bridge) tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\opbslave_ext_bridge_v3_10_a\da
   ta\opbslave_ext_bridge_v2_1_0.mpd line 21 - opbslave_ext_bridge_i
   (opbslave_ext_bridge) tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32


INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 25 - hwrtos_0 (hwrtos) tool is overriding PARAMETER C_PLB_AWIDTH
   value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 26 - hwrtos_0 (hwrtos) tool is overriding PARAMETER C_PLB_DWIDTH
   value to 64
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 27 - hwrtos_0 (hwrtos) tool is overriding PARAMETER
   C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 28 - hwrtos_0 (hwrtos) tool is overriding PARAMETER
   C_PLB_MID_WIDTH value to 2

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 143 - An example UCF
   for this core is available and must be modified for use in the system. Please
   refer to the EDK Getting Started guide for the location of this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 129 - 4 master(s) : 6
slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 205 - 1 master(s) : 5
slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 338 - 1 master(s) : 2
slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The opb_intc_i core has constraints automatically generated by XPS in implementation/opb_intc_i_wrapper/opb_intc_i_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...



Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 178 - elaborating IP



Writing HDL for elaborated instances ...

Inserting wrapper level ...


Completion time: 7.00 seconds

Constructing platform-level connectivity ...


Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...



Generating synthesis project file ...



Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
IPNAME:clock_reset_block_wrapper INSTANCE:clock_reset_block -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 77 - Running XST
synthesis


IPNAME:ppc405_i_wrapper INSTANCE:ppc405_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 94 - Running XST
synthesis


IPNAME:plb_bus_wrapper INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 129 - Running XST
synthesis


IPNAME:plb_ddr_controller_i_wrapper INSTANCE:plb_ddr_controller_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 143 - Running XST
synthesis


IPNAME:plb_bram_if_cntlr_i_wrapper INSTANCE:plb_bram_if_cntlr_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 169 - Running XST
synthesis


IPNAME:bram_wrapper INSTANCE:bram -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 178 - Running XST
synthesis


IPNAME:plb2opb_bridge_i_wrapper INSTANCE:plb2opb_bridge_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 185 - Running XST
synthesis


IPNAME:opb_bus_wrapper INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 205 - Running XST
synthesis


IPNAME:ap1000_interrupt_interface_i_wrapper
INSTANCE:ap1000_interrupt_interface_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 215 - Running XST
synthesis


IPNAME:opb_intc_i_wrapper INSTANCE:opb_intc_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 251 - Running XST
synthesis


IPNAME:rs232_1_wrapper INSTANCE:rs232_1 -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 262 - Running XST
synthesis


IPNAME:opbslave_ext_bridge_i_wrapper INSTANCE:opbslave_ext_bridge_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 278 - Running XST
synthesis


IPNAME:plb_psb_bridge_i_wrapper INSTANCE:plb_psb_bridge_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 306 - Running XST
synthesis


IPNAME:dcr_bus_wrapper INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 338 - Running XST
synthesis


IPNAME:ppc405_ppcjtag_chain_wrapper INSTANCE:ppc405_ppcjtag_chain -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 343 - Running XST
synthesis


IPNAME:jtagppc_0_wrapper INSTANCE:jtagppc_0 -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 349 - Running XST
synthesis


IPNAME:plb_emc_0_wrapper INSTANCE:plb_emc_0 -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 356 - Running XST
synthesis


IPNAME:opb_gpio_0_wrapper INSTANCE:opb_gpio_0 -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 367 - Running XST
synthesis


IPNAME:opb_timer_0_wrapper INSTANCE:opb_timer_0 -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 377 - Running XST
synthesis


IPNAME:hwrtos_0_wrapper INSTANCE:hwrtos_0 -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 385 - Running XST
synthesis


ERROR:HDLParsers:851 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/hwrtos_v1_00_a/hdl/vhdl/hwrtos.vhd" Line 741. Formal LED_IN of entity with no default value must be associated with an actual value.


ERROR:MDT - Aborting XST flow execution... 
INFO:MDT - Refer to
   C:\Baseline_9_Working_Folder\K-new-base\synthesis\hwrtos_0_wrapper_xst.srp
   for details


ERROR:MDT - platgen failed with errors!


make: *** [implementation/system.bmm] Error 2




Done!

At Local date and time: Wed Jun 03 15:42:25 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/K-new-base/; /usr/bin/make -f system.make swclean; exit;" started...

rm -rf ppc405_i/lib/
rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 


/usr/bin/bash: igncr: unknown option name







Done!

At Local date and time: Wed Jun 03 15:42:35 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/K-new-base/; /usr/bin/make -f system.make libs; exit;" started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


/usr/bin/bash: igncr: unknown option name


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\K-new-base\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...


INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x40000000-0x4000ffff) hwrtos_0	plb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 5
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\opbslave_ext_bridge_v3_10_a\da
   ta\opbslave_ext_bridge_v2_1_0.mpd line 20 - opbslave_ext_bridge_i
   (opbslave_ext_bridge) tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\opbslave_ext_bridge_v3_10_a\da
   ta\opbslave_ext_bridge_v2_1_0.mpd line 21 - opbslave_ext_bridge_i
   (opbslave_ext_bridge) tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32


INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 25 - hwrtos_0 (hwrtos) tool is overriding PARAMETER C_PLB_AWIDTH
   value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 26 - hwrtos_0 (hwrtos) tool is overriding PARAMETER C_PLB_DWIDTH
   value to 64
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 27 - hwrtos_0 (hwrtos) tool is overriding PARAMETER
   C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 28 - hwrtos_0 (hwrtos) tool is overriding PARAMETER
   C_PLB_MID_WIDTH value to 2

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 143 - An example UCF
   for this core is available and must be modified for use in the system. Please
   refer to the EDK Getting Started guide for the location of this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 129 - 4 master(s) : 6
slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 205 - 1 master(s) : 5
slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 338 - 1 master(s) : 2
slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\K-new-base\system.mss line 20 -
   Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\K-new-base\system.mss line 54 -
   PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the intc driver
   has been deprecated.  Any reference to this parameter in the MSS file will be
   ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 143 - No
   Driver Found for instance plb_ddr_controller_i. To avoid seeing this warning,
   assign the appropriate driver or driver "generic 1.00.a " to instance
   plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 169 - No
   Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing this warning,
   assign the appropriate driver or driver "generic 1.00.a " to instance
   plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 306 - No
   Driver Found for instance plb_psb_bridge_i. To avoid seeing this warning,
   assign the appropriate driver or driver "generic 1.00.a " to instance
   plb_psb_bridge_i

  - plb_emc_0
  - hwrtos_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...



Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\uCOS-II_v2_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\plbarb_v1_01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\plb2opb_v1_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\opbarb_v1_02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\gpio_v2_01_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\intc_v1_00_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\uartlite_v1_01_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\tmrctr_v1_00_b\ ...



Copying files for driver hwrtos_v1_00_a from
C:\Baseline_9_Working_Folder\K-new-base\drivers\hwrtos_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\hwrtos_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


Compiling ipif


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling tmrctr


Compiling hwrtos


Compiling cpu_ppc405



Libraries generated in C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_ppcjtag_chain\libsrc\standalone_v
1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_ppcjtag_chain\libsrc\cpu_ppc405_v
1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\K-new-base\ppc405_ppcjtag_chain\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Wed Jun 03 15:42:59 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/K-new-base/; /usr/bin/make -f system.make program; exit;" started...

powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


/usr/bin/bash: igncr: unknown option name


powerpc-eabi-size EX1_OS/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  29558	    508	  11968	  42034	   a432	EX1_OS/executable.elf





Done!

At Local date and time: Wed Jun 03 15:43:05 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/K-new-base/; /usr/bin/make -f system.make hwclean; exit;" started...

rm -f implementation/system.ngc


/usr/bin/bash: igncr: unknown option name


rm -f platgen.log
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -rf implementation synthesis xst hdl


rm -rf xst.srp system.srp




Done!

At Local date and time: Wed Jun 03 15:43:08 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/K-new-base/; /usr/bin/make -f system.make bits; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp100ff1704-6 -lang vhdl   system.mhs


/usr/bin/bash: igncr: unknown option name



Release Xilinx EDK 9.1.02 - platgen EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.




Command Line: platgen -p xc2vp100ff1704-6 -lang vhdl system.mhs 



Parse system.mhs ...

Read MPD definitions ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x40000000-0x4000ffff) hwrtos_0	plb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 5
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\opbslave_ext_bridge_v3_10_a\da
   ta\opbslave_ext_bridge_v2_1_0.mpd line 20 - opbslave_ext_bridge_i
   (opbslave_ext_bridge) tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\opbslave_ext_bridge_v3_10_a\da
   ta\opbslave_ext_bridge_v2_1_0.mpd line 21 - opbslave_ext_bridge_i
   (opbslave_ext_bridge) tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32


INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 25 - hwrtos_0 (hwrtos) tool is overriding PARAMETER C_PLB_AWIDTH
   value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 26 - hwrtos_0 (hwrtos) tool is overriding PARAMETER C_PLB_DWIDTH
   value to 64
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 27 - hwrtos_0 (hwrtos) tool is overriding PARAMETER
   C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 28 - hwrtos_0 (hwrtos) tool is overriding PARAMETER
   C_PLB_MID_WIDTH value to 2

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 143 - An example UCF
   for this core is available and must be modified for use in the system. Please
   refer to the EDK Getting Started guide for the location of this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 129 - 4 master(s) : 6
slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 205 - 1 master(s) : 5
slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 338 - 1 master(s) : 2
slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The opb_intc_i core has constraints automatically generated by XPS in implementation/opb_intc_i_wrapper/opb_intc_i_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...



Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 178 - elaborating IP



Writing HDL for elaborated instances ...

Inserting wrapper level ...


Completion time: 6.00 seconds

Constructing platform-level connectivity ...


Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...



Generating synthesis project file ...



Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
IPNAME:clock_reset_block_wrapper INSTANCE:clock_reset_block -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 77 - Running XST
synthesis


IPNAME:ppc405_i_wrapper INSTANCE:ppc405_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 94 - Running XST
synthesis


IPNAME:plb_bus_wrapper INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 129 - Running XST
synthesis


IPNAME:plb_ddr_controller_i_wrapper INSTANCE:plb_ddr_controller_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 143 - Running XST
synthesis


IPNAME:plb_bram_if_cntlr_i_wrapper INSTANCE:plb_bram_if_cntlr_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 169 - Running XST
synthesis


IPNAME:bram_wrapper INSTANCE:bram -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 178 - Running XST
synthesis


IPNAME:plb2opb_bridge_i_wrapper INSTANCE:plb2opb_bridge_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 185 - Running XST
synthesis


IPNAME:opb_bus_wrapper INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 205 - Running XST
synthesis


IPNAME:ap1000_interrupt_interface_i_wrapper
INSTANCE:ap1000_interrupt_interface_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 215 - Running XST
synthesis


IPNAME:opb_intc_i_wrapper INSTANCE:opb_intc_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 251 - Running XST
synthesis


IPNAME:rs232_1_wrapper INSTANCE:rs232_1 -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 262 - Running XST
synthesis


IPNAME:opbslave_ext_bridge_i_wrapper INSTANCE:opbslave_ext_bridge_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 278 - Running XST
synthesis


IPNAME:plb_psb_bridge_i_wrapper INSTANCE:plb_psb_bridge_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 306 - Running XST
synthesis


IPNAME:dcr_bus_wrapper INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 338 - Running XST
synthesis


IPNAME:ppc405_ppcjtag_chain_wrapper INSTANCE:ppc405_ppcjtag_chain -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 343 - Running XST
synthesis


IPNAME:jtagppc_0_wrapper INSTANCE:jtagppc_0 -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 349 - Running XST
synthesis


IPNAME:plb_emc_0_wrapper INSTANCE:plb_emc_0 -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 356 - Running XST
synthesis


IPNAME:opb_gpio_0_wrapper INSTANCE:opb_gpio_0 -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 367 - Running XST
synthesis


IPNAME:opb_timer_0_wrapper INSTANCE:opb_timer_0 -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 377 - Running XST
synthesis


IPNAME:hwrtos_0_wrapper INSTANCE:hwrtos_0 -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 385 - Running XST
synthesis


ERROR:HDLParsers:3312 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/hwrtos_v1_00_a/hdl/vhdl/hwrtos.vhd" Line 757. Undefined symbol 'LED_IN'.
ERROR:HDLParsers:1209 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/hwrtos_v1_00_a/hdl/vhdl/hwrtos.vhd" Line 757. LED_IN: Undefined symbol (last report in this block)
ERROR:HDLParsers:164 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/hwrtos_v1_00_a/hdl/vhdl/hwrtos.vhd" Line 757. parse error, unexpected COLON, expecting COMMA or CLOSEPAR
ERROR:HDLParsers:164 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/hwrtos_v1_00_a/hdl/vhdl/hwrtos.vhd" Line 758. parse error, unexpected TOKOUT
ERROR:HDLParsers:3312 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/hwrtos_v1_00_a/hdl/vhdl/hwrtos.vhd" Line 761. Undefined symbol 'Bus2IP_Clk'.
ERROR:HDLParsers:1209 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/hwrtos_v1_00_a/hdl/vhdl/hwrtos.vhd" Line 761. Bus2IP_Clk: Undefined symbol (last report in this block)


ERROR:MDT - Aborting XST flow execution... 
INFO:MDT - Refer to
   C:\Baseline_9_Working_Folder\K-new-base\synthesis\hwrtos_0_wrapper_xst.srp
   for details
ERROR:MDT - platgen failed with errors!


make: *** [implementation/system.bmm] Error 2




Done!

Xilinx Platform Studio (XPS)
Xilinx EDK 9.1.02 Build EDK_J_SP2.4

Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

At Local date and time: Thu Jun 04 10:24:59 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/K-new-base/; /usr/bin/make -f system.make swclean; exit;" started...

rm -rf ppc405_i/lib/


/usr/bin/bash: igncr: unknown option name


rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 







Done!

At Local date and time: Thu Jun 04 10:25:03 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/K-new-base/; /usr/bin/make -f system.make libs; exit;" started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


/usr/bin/bash: igncr: unknown option name


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\K-new-base\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...


INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x40000000-0x4000ffff) hwrtos_0	plb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 5
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\opbslave_ext_bridge_v3_10_a\da
   ta\opbslave_ext_bridge_v2_1_0.mpd line 20 - opbslave_ext_bridge_i
   (opbslave_ext_bridge) tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\opbslave_ext_bridge_v3_10_a\da
   ta\opbslave_ext_bridge_v2_1_0.mpd line 21 - opbslave_ext_bridge_i
   (opbslave_ext_bridge) tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32


INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 25 - hwrtos_0 (hwrtos) tool is overriding PARAMETER C_PLB_AWIDTH
   value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 26 - hwrtos_0 (hwrtos) tool is overriding PARAMETER C_PLB_DWIDTH
   value to 64
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 27 - hwrtos_0 (hwrtos) tool is overriding PARAMETER
   C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 28 - hwrtos_0 (hwrtos) tool is overriding PARAMETER
   C_PLB_MID_WIDTH value to 2

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 143 - An example UCF
   for this core is available and must be modified for use in the system. Please
   refer to the EDK Getting Started guide for the location of this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 129 - 4 master(s) : 6
slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 205 - 1 master(s) : 5
slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 338 - 1 master(s) : 2
slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\K-new-base\system.mss line 20 -
   Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\K-new-base\system.mss line 54 -
   PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the intc driver
   has been deprecated.  Any reference to this parameter in the MSS file will be
   ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 143 - No
   Driver Found for instance plb_ddr_controller_i. To avoid seeing this warning,
   assign the appropriate driver or driver "generic 1.00.a " to instance
   plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 169 - No
   Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing this warning,
   assign the appropriate driver or driver "generic 1.00.a " to instance
   plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 306 - No
   Driver Found for instance plb_psb_bridge_i. To avoid seeing this warning,
   assign the appropriate driver or driver "generic 1.00.a " to instance
   plb_psb_bridge_i

  - plb_emc_0
  - hwrtos_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 



Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\uCOS-II_v2_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\plbarb_v1_01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\plb2opb_v1_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\opbarb_v1_02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\gpio_v2_01_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\intc_v1_00_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\uartlite_v1_01_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\tmrctr_v1_00_b\ ...



Copying files for driver hwrtos_v1_00_a from
C:\Baseline_9_Working_Folder\K-new-base\drivers\hwrtos_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\hwrtos_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...



Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


Compiling ipif


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling tmrctr


Compiling hwrtos


Compiling cpu_ppc405



Libraries generated in C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...



Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_ppcjtag_chain\libsrc\standalone_v
1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_ppcjtag_chain\libsrc\cpu_ppc405_v
1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


Compiling bsp


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\K-new-base\ppc405_ppcjtag_chain\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Thu Jun 04 10:25:31 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/K-new-base/; /usr/bin/make -f system.make program; exit;" started...

/usr/bin/bash: igncr: unknown option name


powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


powerpc-eabi-size EX1_OS/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  29558	    508	  11968	  42034	   a432	EX1_OS/executable.elf





Done!

At Local date and time: Thu Jun 04 10:25:38 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/K-new-base/; /usr/bin/make -f system.make hwclean; exit;" started...

rm -f implementation/system.ngc


/usr/bin/bash: igncr: unknown option name


rm -f platgen.log
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -rf implementation synthesis xst hdl


rm -rf xst.srp system.srp




Done!

At Local date and time: Thu Jun 04 10:25:42 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/K-new-base/; /usr/bin/make -f system.make bits; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp100ff1704-6 -lang vhdl   system.mhs


/usr/bin/bash: igncr: unknown option name



Release Xilinx EDK 9.1.02 - platgen EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.




Command Line: platgen -p xc2vp100ff1704-6 -lang vhdl system.mhs 

Parse system.mhs ...



Read MPD definitions ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...



Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x40000000-0x4000ffff) hwrtos_0	plb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 5
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\opbslave_ext_bridge_v3_10_a\da
   ta\opbslave_ext_bridge_v2_1_0.mpd line 20 - opbslave_ext_bridge_i
   (opbslave_ext_bridge) tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\opbslave_ext_bridge_v3_10_a\da
   ta\opbslave_ext_bridge_v2_1_0.mpd line 21 - opbslave_ext_bridge_i
   (opbslave_ext_bridge) tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32


INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 25 - hwrtos_0 (hwrtos) tool is overriding PARAMETER C_PLB_AWIDTH
   value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 26 - hwrtos_0 (hwrtos) tool is overriding PARAMETER C_PLB_DWIDTH
   value to 64
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 27 - hwrtos_0 (hwrtos) tool is overriding PARAMETER
   C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 28 - hwrtos_0 (hwrtos) tool is overriding PARAMETER
   C_PLB_MID_WIDTH value to 2

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 143 - An example UCF
   for this core is available and must be modified for use in the system. Please
   refer to the EDK Getting Started guide for the location of this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 129 - 4 master(s) : 6
slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 205 - 1 master(s) : 5
slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 338 - 1 master(s) : 2
slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The opb_intc_i core has constraints automatically generated by XPS in implementation/opb_intc_i_wrapper/opb_intc_i_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...



Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 178 - elaborating IP



Writing HDL for elaborated instances ...



Inserting wrapper level ...


Completion time: 7.00 seconds

Constructing platform-level connectivity ...


Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...



Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
IPNAME:clock_reset_block_wrapper INSTANCE:clock_reset_block -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 77 - Running XST
synthesis


IPNAME:ppc405_i_wrapper INSTANCE:ppc405_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 94 - Running XST
synthesis


IPNAME:plb_bus_wrapper INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 129 - Running XST
synthesis


IPNAME:plb_ddr_controller_i_wrapper INSTANCE:plb_ddr_controller_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 143 - Running XST
synthesis


IPNAME:plb_bram_if_cntlr_i_wrapper INSTANCE:plb_bram_if_cntlr_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 169 - Running XST
synthesis


IPNAME:bram_wrapper INSTANCE:bram -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 178 - Running XST
synthesis


IPNAME:plb2opb_bridge_i_wrapper INSTANCE:plb2opb_bridge_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 185 - Running XST
synthesis


IPNAME:opb_bus_wrapper INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 205 - Running XST
synthesis


IPNAME:ap1000_interrupt_interface_i_wrapper
INSTANCE:ap1000_interrupt_interface_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 215 - Running XST
synthesis


IPNAME:opb_intc_i_wrapper INSTANCE:opb_intc_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 251 - Running XST
synthesis


IPNAME:rs232_1_wrapper INSTANCE:rs232_1 -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 262 - Running XST
synthesis


IPNAME:opbslave_ext_bridge_i_wrapper INSTANCE:opbslave_ext_bridge_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 278 - Running XST
synthesis


IPNAME:plb_psb_bridge_i_wrapper INSTANCE:plb_psb_bridge_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 306 - Running XST
synthesis


IPNAME:dcr_bus_wrapper INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 338 - Running XST
synthesis


IPNAME:ppc405_ppcjtag_chain_wrapper INSTANCE:ppc405_ppcjtag_chain -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 343 - Running XST
synthesis


IPNAME:jtagppc_0_wrapper INSTANCE:jtagppc_0 -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 349 - Running XST
synthesis


IPNAME:plb_emc_0_wrapper INSTANCE:plb_emc_0 -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 356 - Running XST
synthesis


IPNAME:opb_gpio_0_wrapper INSTANCE:opb_gpio_0 -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 367 - Running XST
synthesis


IPNAME:opb_timer_0_wrapper INSTANCE:opb_timer_0 -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 377 - Running XST
synthesis


IPNAME:hwrtos_0_wrapper INSTANCE:hwrtos_0 -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 385 - Running XST
synthesis


ERROR:HDLParsers:3312 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/hwrtos_v1_00_a/hdl/vhdl/hwrtos.vhd" Line 757. Undefined symbol 'LED_IN'.
ERROR:HDLParsers:1209 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/hwrtos_v1_00_a/hdl/vhdl/hwrtos.vhd" Line 757. LED_IN: Undefined symbol (last report in this block)
ERROR:HDLParsers:164 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/hwrtos_v1_00_a/hdl/vhdl/hwrtos.vhd" Line 757. parse error, unexpected COLON, expecting COMMA or CLOSEPAR
ERROR:HDLParsers:164 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/hwrtos_v1_00_a/hdl/vhdl/hwrtos.vhd" Line 758. parse error, unexpected TOKOUT
ERROR:HDLParsers:3312 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/hwrtos_v1_00_a/hdl/vhdl/hwrtos.vhd" Line 761. Undefined symbol 'Bus2IP_Clk'.
ERROR:HDLParsers:1209 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/hwrtos_v1_00_a/hdl/vhdl/hwrtos.vhd" Line 761. Bus2IP_Clk: Undefined symbol (last report in this block)


ERROR:MDT - Aborting XST flow execution... 
INFO:MDT - Refer to
   C:\Baseline_9_Working_Folder\K-new-base\synthesis\hwrtos_0_wrapper_xst.srp
   for details


ERROR:MDT - platgen failed with errors!


make: *** [implementation/system.bmm] Error 2




Done!

At Local date and time: Thu Jun 04 10:39:06 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/K-new-base/; /usr/bin/make -f system.make swclean; exit;" started...

/usr/bin/bash: igncr: unknown option name


rm -rf ppc405_i/lib/
rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 





Done!

At Local date and time: Thu Jun 04 10:39:09 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/K-new-base/; /usr/bin/make -f system.make libs; exit;" started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


/usr/bin/bash: igncr: unknown option name


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\K-new-base\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...


INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x40000000-0x4000ffff) hwrtos_0	plb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 5
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\opbslave_ext_bridge_v3_10_a\da
   ta\opbslave_ext_bridge_v2_1_0.mpd line 20 - opbslave_ext_bridge_i
   (opbslave_ext_bridge) tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\opbslave_ext_bridge_v3_10_a\da
   ta\opbslave_ext_bridge_v2_1_0.mpd line 21 - opbslave_ext_bridge_i
   (opbslave_ext_bridge) tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32


INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 25 - hwrtos_0 (hwrtos) tool is overriding PARAMETER C_PLB_AWIDTH
   value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 26 - hwrtos_0 (hwrtos) tool is overriding PARAMETER C_PLB_DWIDTH
   value to 64
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 27 - hwrtos_0 (hwrtos) tool is overriding PARAMETER
   C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 28 - hwrtos_0 (hwrtos) tool is overriding PARAMETER
   C_PLB_MID_WIDTH value to 2

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 143 - An example UCF
   for this core is available and must be modified for use in the system. Please
   refer to the EDK Getting Started guide for the location of this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 129 - 4 master(s) : 6
slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 205 - 1 master(s) : 5
slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 338 - 1 master(s) : 2
slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\K-new-base\system.mss line 20 -
   Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\K-new-base\system.mss line 54 -
   PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the intc driver
   has been deprecated.  Any reference to this parameter in the MSS file will be
   ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 143 - No
   Driver Found for instance plb_ddr_controller_i. To avoid seeing this warning,
   assign the appropriate driver or driver "generic 1.00.a " to instance
   plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 169 - No
   Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing this warning,
   assign the appropriate driver or driver "generic 1.00.a " to instance
   plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 306 - No
   Driver Found for instance plb_psb_bridge_i. To avoid seeing this warning,
   assign the appropriate driver or driver "generic 1.00.a " to instance
   plb_psb_bridge_i

  - plb_emc_0
  - hwrtos_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\uCOS-II_v2_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\plbarb_v1_01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\plb2opb_v1_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\opbarb_v1_02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\gpio_v2_01_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\intc_v1_00_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\uartlite_v1_01_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\tmrctr_v1_00_b\ ...



Copying files for driver hwrtos_v1_00_a from
C:\Baseline_9_Working_Folder\K-new-base\drivers\hwrtos_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\hwrtos_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling ipif


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling tmrctr


Compiling hwrtos


Compiling cpu_ppc405



Libraries generated in C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...



Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_ppcjtag_chain\libsrc\standalone_v
1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_ppcjtag_chain\libsrc\cpu_ppc405_v
1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\K-new-base\ppc405_ppcjtag_chain\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Thu Jun 04 10:39:34 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/K-new-base/; /usr/bin/make -f system.make program; exit;" started...

/usr/bin/bash: igncr: unknown option name


powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


powerpc-eabi-size EX1_OS/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  29558	    508	  11968	  42034	   a432	EX1_OS/executable.elf





Done!

At Local date and time: Thu Jun 04 10:39:39 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/K-new-base/; /usr/bin/make -f system.make hwclean; exit;" started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -rf implementation synthesis xst hdl


/usr/bin/bash: igncr: unknown option name


rm -rf xst.srp system.srp




Done!

At Local date and time: Thu Jun 04 10:39:43 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/K-new-base/; /usr/bin/make -f system.make bits; exit;" started...

/usr/bin/bash: igncr: unknown option name


****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp100ff1704-6 -lang vhdl   system.mhs



Release Xilinx EDK 9.1.02 - platgen EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.




Command Line: platgen -p xc2vp100ff1704-6 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...



Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x40000000-0x4000ffff) hwrtos_0	plb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 5
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\opbslave_ext_bridge_v3_10_a\da
   ta\opbslave_ext_bridge_v2_1_0.mpd line 20 - opbslave_ext_bridge_i
   (opbslave_ext_bridge) tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\opbslave_ext_bridge_v3_10_a\da
   ta\opbslave_ext_bridge_v2_1_0.mpd line 21 - opbslave_ext_bridge_i
   (opbslave_ext_bridge) tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32


INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 25 - hwrtos_0 (hwrtos) tool is overriding PARAMETER C_PLB_AWIDTH
   value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 26 - hwrtos_0 (hwrtos) tool is overriding PARAMETER C_PLB_DWIDTH
   value to 64
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 27 - hwrtos_0 (hwrtos) tool is overriding PARAMETER
   C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 28 - hwrtos_0 (hwrtos) tool is overriding PARAMETER
   C_PLB_MID_WIDTH value to 2

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 143 - An example UCF
   for this core is available and must be modified for use in the system. Please
   refer to the EDK Getting Started guide for the location of this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 129 - 4 master(s) : 6
slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 205 - 1 master(s) : 5
slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 338 - 1 master(s) : 2
slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The opb_intc_i core has constraints automatically generated by XPS in implementation/opb_intc_i_wrapper/opb_intc_i_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...



Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...



Elaborating instances ...
IPNAME:bram_block INSTANCE:bram -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 178 - elaborating IP



Writing HDL for elaborated instances ...

Inserting wrapper level ...


Completion time: 7.00 seconds

Constructing platform-level connectivity ...


Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...



Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
IPNAME:clock_reset_block_wrapper INSTANCE:clock_reset_block -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 77 - Running XST
synthesis


IPNAME:ppc405_i_wrapper INSTANCE:ppc405_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 94 - Running XST
synthesis


IPNAME:plb_bus_wrapper INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 129 - Running XST
synthesis


IPNAME:plb_ddr_controller_i_wrapper INSTANCE:plb_ddr_controller_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 143 - Running XST
synthesis


IPNAME:plb_bram_if_cntlr_i_wrapper INSTANCE:plb_bram_if_cntlr_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 169 - Running XST
synthesis


IPNAME:bram_wrapper INSTANCE:bram -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 178 - Running XST
synthesis


IPNAME:plb2opb_bridge_i_wrapper INSTANCE:plb2opb_bridge_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 185 - Running XST
synthesis


IPNAME:opb_bus_wrapper INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 205 - Running XST
synthesis


IPNAME:ap1000_interrupt_interface_i_wrapper
INSTANCE:ap1000_interrupt_interface_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 215 - Running XST
synthesis


IPNAME:opb_intc_i_wrapper INSTANCE:opb_intc_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 251 - Running XST
synthesis


IPNAME:rs232_1_wrapper INSTANCE:rs232_1 -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 262 - Running XST
synthesis


IPNAME:opbslave_ext_bridge_i_wrapper INSTANCE:opbslave_ext_bridge_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 278 - Running XST
synthesis


IPNAME:plb_psb_bridge_i_wrapper INSTANCE:plb_psb_bridge_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 306 - Running XST
synthesis


IPNAME:dcr_bus_wrapper INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 338 - Running XST
synthesis


IPNAME:ppc405_ppcjtag_chain_wrapper INSTANCE:ppc405_ppcjtag_chain -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 343 - Running XST
synthesis


IPNAME:jtagppc_0_wrapper INSTANCE:jtagppc_0 -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 349 - Running XST
synthesis


IPNAME:plb_emc_0_wrapper INSTANCE:plb_emc_0 -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 356 - Running XST
synthesis


IPNAME:opb_gpio_0_wrapper INSTANCE:opb_gpio_0 -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 367 - Running XST
synthesis


IPNAME:opb_timer_0_wrapper INSTANCE:opb_timer_0 -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 377 - Running XST
synthesis


IPNAME:hwrtos_0_wrapper INSTANCE:hwrtos_0 -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 385 - Running XST
synthesis


ERROR:HDLParsers:3312 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/hwrtos_v1_00_a/hdl/vhdl/hwrtos.vhd" Line 757. Undefined symbol 'LED_IN'.
ERROR:HDLParsers:1209 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/hwrtos_v1_00_a/hdl/vhdl/hwrtos.vhd" Line 757. LED_IN: Undefined symbol (last report in this block)
ERROR:HDLParsers:164 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/hwrtos_v1_00_a/hdl/vhdl/hwrtos.vhd" Line 757. parse error, unexpected COLON, expecting COMMA or CLOSEPAR


ERROR:MDT - Aborting XST flow execution... 
INFO:MDT - Refer to
   C:\Baseline_9_Working_Folder\K-new-base\synthesis\hwrtos_0_wrapper_xst.srp
   for details


ERROR:MDT - platgen failed with errors!


make: *** [implementation/system.bmm] Error 2




Done!

At Local date and time: Thu Jun 04 10:53:04 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/K-new-base/; /usr/bin/make -f system.make swclean; exit;" started...

rm -rf ppc405_i/lib/
rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 


/usr/bin/bash: igncr: unknown option name







Done!

At Local date and time: Thu Jun 04 10:53:08 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/K-new-base/; /usr/bin/make -f system.make libs; exit;" started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


/usr/bin/bash: igncr: unknown option name


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\K-new-base\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x40000000-0x4000ffff) hwrtos_0	plb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 5
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\opbslave_ext_bridge_v3_10_a\da
   ta\opbslave_ext_bridge_v2_1_0.mpd line 20 - opbslave_ext_bridge_i
   (opbslave_ext_bridge) tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\opbslave_ext_bridge_v3_10_a\da
   ta\opbslave_ext_bridge_v2_1_0.mpd line 21 - opbslave_ext_bridge_i
   (opbslave_ext_bridge) tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32


INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 25 - hwrtos_0 (hwrtos) tool is overriding PARAMETER C_PLB_AWIDTH
   value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 26 - hwrtos_0 (hwrtos) tool is overriding PARAMETER C_PLB_DWIDTH
   value to 64
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 27 - hwrtos_0 (hwrtos) tool is overriding PARAMETER
   C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 28 - hwrtos_0 (hwrtos) tool is overriding PARAMETER
   C_PLB_MID_WIDTH value to 2

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 143 - An example UCF
   for this core is available and must be modified for use in the system. Please
   refer to the EDK Getting Started guide for the location of this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 129 - 4 master(s) : 6
slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 205 - 1 master(s) : 5
slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 338 - 1 master(s) : 2
slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 
INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\K-new-base\system.mss line 20 -
   Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\K-new-base\system.mss line 54 -
   PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the intc driver
   has been deprecated.  Any reference to this parameter in the MSS file will be
   ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 143 - No
   Driver Found for instance plb_ddr_controller_i. To avoid seeing this warning,
   assign the appropriate driver or driver "generic 1.00.a " to instance
   plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 169 - No
   Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing this warning,
   assign the appropriate driver or driver "generic 1.00.a " to instance
   plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 306 - No
   Driver Found for instance plb_psb_bridge_i. To avoid seeing this warning,
   assign the appropriate driver or driver "generic 1.00.a " to instance
   plb_psb_bridge_i

  - plb_emc_0
  - hwrtos_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\uCOS-II_v2_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\plbarb_v1_01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\plb2opb_v1_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\opbarb_v1_02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\gpio_v2_01_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\intc_v1_00_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\uartlite_v1_01_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\tmrctr_v1_00_b\ ...



Copying files for driver hwrtos_v1_00_a from
C:\Baseline_9_Working_Folder\K-new-base\drivers\hwrtos_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\hwrtos_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...

Running generate for OS'es, Drivers and Libraries ... 

Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


Compiling ipif


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling tmrctr


Compiling hwrtos


Compiling cpu_ppc405



Libraries generated in C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_ppcjtag_chain\libsrc\standalone_v
1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_ppcjtag_chain\libsrc\cpu_ppc405_v
1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 

Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


Compiling bsp


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\K-new-base\ppc405_ppcjtag_chain\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Thu Jun 04 10:53:34 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/K-new-base/; /usr/bin/make -f system.make program; exit;" started...

/usr/bin/bash: igncr: unknown option name


powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


powerpc-eabi-size EX1_OS/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  29558	    508	  11968	  42034	   a432	EX1_OS/executable.elf





Done!

At Local date and time: Thu Jun 04 10:53:39 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/K-new-base/; /usr/bin/make -f system.make hwclean; exit;" started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 


/usr/bin/bash: igncr: unknown option name


rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp




Done!

At Local date and time: Thu Jun 04 10:53:42 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/K-new-base/; /usr/bin/make -f system.make bits; exit;" started...

/usr/bin/bash: igncr: unknown option name


****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp100ff1704-6 -lang vhdl   system.mhs



Release Xilinx EDK 9.1.02 - platgen EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.




Command Line: platgen -p xc2vp100ff1704-6 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...



Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...



Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x40000000-0x4000ffff) hwrtos_0	plb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 5
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\opbslave_ext_bridge_v3_10_a\da
   ta\opbslave_ext_bridge_v2_1_0.mpd line 20 - opbslave_ext_bridge_i
   (opbslave_ext_bridge) tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\opbslave_ext_bridge_v3_10_a\da
   ta\opbslave_ext_bridge_v2_1_0.mpd line 21 - opbslave_ext_bridge_i
   (opbslave_ext_bridge) tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32


INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 25 - hwrtos_0 (hwrtos) tool is overriding PARAMETER C_PLB_AWIDTH
   value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 26 - hwrtos_0 (hwrtos) tool is overriding PARAMETER C_PLB_DWIDTH
   value to 64
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 27 - hwrtos_0 (hwrtos) tool is overriding PARAMETER
   C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 28 - hwrtos_0 (hwrtos) tool is overriding PARAMETER
   C_PLB_MID_WIDTH value to 2

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 143 - An example UCF
   for this core is available and must be modified for use in the system. Please
   refer to the EDK Getting Started guide for the location of this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 129 - 4 master(s) : 6
slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 205 - 1 master(s) : 5
slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 338 - 1 master(s) : 2
slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The opb_intc_i core has constraints automatically generated by XPS in implementation/opb_intc_i_wrapper/opb_intc_i_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...



Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 178 - elaborating IP



Writing HDL for elaborated instances ...

Inserting wrapper level ...


Completion time: 6.00 seconds

Constructing platform-level connectivity ...


Completion time: 1.00 seconds

Writing (top-level) BMM ...



Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...



Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
IPNAME:clock_reset_block_wrapper INSTANCE:clock_reset_block -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 77 - Running XST
synthesis


IPNAME:ppc405_i_wrapper INSTANCE:ppc405_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 94 - Running XST
synthesis


IPNAME:plb_bus_wrapper INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 129 - Running XST
synthesis


IPNAME:plb_ddr_controller_i_wrapper INSTANCE:plb_ddr_controller_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 143 - Running XST
synthesis


IPNAME:plb_bram_if_cntlr_i_wrapper INSTANCE:plb_bram_if_cntlr_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 169 - Running XST
synthesis


IPNAME:bram_wrapper INSTANCE:bram -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 178 - Running XST
synthesis


IPNAME:plb2opb_bridge_i_wrapper INSTANCE:plb2opb_bridge_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 185 - Running XST
synthesis


IPNAME:opb_bus_wrapper INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 205 - Running XST
synthesis


IPNAME:ap1000_interrupt_interface_i_wrapper
INSTANCE:ap1000_interrupt_interface_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 215 - Running XST
synthesis


IPNAME:opb_intc_i_wrapper INSTANCE:opb_intc_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 251 - Running XST
synthesis


IPNAME:rs232_1_wrapper INSTANCE:rs232_1 -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 262 - Running XST
synthesis


IPNAME:opbslave_ext_bridge_i_wrapper INSTANCE:opbslave_ext_bridge_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 278 - Running XST
synthesis


IPNAME:plb_psb_bridge_i_wrapper INSTANCE:plb_psb_bridge_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 306 - Running XST
synthesis


IPNAME:dcr_bus_wrapper INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 338 - Running XST
synthesis


IPNAME:ppc405_ppcjtag_chain_wrapper INSTANCE:ppc405_ppcjtag_chain -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 343 - Running XST
synthesis


IPNAME:jtagppc_0_wrapper INSTANCE:jtagppc_0 -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 349 - Running XST
synthesis


IPNAME:plb_emc_0_wrapper INSTANCE:plb_emc_0 -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 356 - Running XST
synthesis


IPNAME:opb_gpio_0_wrapper INSTANCE:opb_gpio_0 -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 367 - Running XST
synthesis


IPNAME:opb_timer_0_wrapper INSTANCE:opb_timer_0 -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 377 - Running XST
synthesis


IPNAME:hwrtos_0_wrapper INSTANCE:hwrtos_0 -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 385 - Running XST
synthesis


ERROR:Xst:2585 - Port <LED_IN> of instance <hwrtos_0> does not exist in definition <hwrtos>.
ERROR:Xst:2585 - Port <LED_OUT> of instance <hwrtos_0> does not exist in definition <hwrtos>.


ERROR:MDT - Aborting XST flow execution... 
INFO:MDT - Refer to
   C:\Baseline_9_Working_Folder\K-new-base\synthesis\hwrtos_0_wrapper_xst.srp
   for details
ERROR:MDT - platgen failed with errors!


make: *** [implementation/system.bmm] Error 2




Done!

At Local date and time: Thu Jun 04 11:09:00 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/K-new-base/; /usr/bin/make -f system.make swclean; exit;" started...

/usr/bin/bash: igncr: unknown option name


rm -rf ppc405_i/lib/
rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 





Done!

At Local date and time: Thu Jun 04 11:09:07 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/K-new-base/; /usr/bin/make -f system.make libs; exit;" started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


/usr/bin/bash: igncr: unknown option name


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\K-new-base\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x40000000-0x4000ffff) hwrtos_0	plb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 5
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\opbslave_ext_bridge_v3_10_a\da
   ta\opbslave_ext_bridge_v2_1_0.mpd line 20 - opbslave_ext_bridge_i
   (opbslave_ext_bridge) tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\opbslave_ext_bridge_v3_10_a\da
   ta\opbslave_ext_bridge_v2_1_0.mpd line 21 - opbslave_ext_bridge_i
   (opbslave_ext_bridge) tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32


INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 25 - hwrtos_0 (hwrtos) tool is overriding PARAMETER C_PLB_AWIDTH
   value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 26 - hwrtos_0 (hwrtos) tool is overriding PARAMETER C_PLB_DWIDTH
   value to 64
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 27 - hwrtos_0 (hwrtos) tool is overriding PARAMETER
   C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 28 - hwrtos_0 (hwrtos) tool is overriding PARAMETER
   C_PLB_MID_WIDTH value to 2

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 143 - An example UCF
   for this core is available and must be modified for use in the system. Please
   refer to the EDK Getting Started guide for the location of this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 129 - 4 master(s) : 6
slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 205 - 1 master(s) : 5
slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 338 - 1 master(s) : 2
slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\K-new-base\system.mss line 20 -
   Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\K-new-base\system.mss line 54 -
   PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the intc driver
   has been deprecated.  Any reference to this parameter in the MSS file will be
   ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 143 - No
   Driver Found for instance plb_ddr_controller_i. To avoid seeing this warning,
   assign the appropriate driver or driver "generic 1.00.a " to instance
   plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 169 - No
   Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing this warning,
   assign the appropriate driver or driver "generic 1.00.a " to instance
   plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 306 - No
   Driver Found for instance plb_psb_bridge_i. To avoid seeing this warning,
   assign the appropriate driver or driver "generic 1.00.a " to instance
   plb_psb_bridge_i

  - plb_emc_0
  - hwrtos_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\uCOS-II_v2_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\plbarb_v1_01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\plb2opb_v1_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\opbarb_v1_02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\gpio_v2_01_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\intc_v1_00_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\uartlite_v1_01_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\tmrctr_v1_00_b\ ...



Copying files for driver hwrtos_v1_00_a from
C:\Baseline_9_Working_Folder\K-new-base\drivers\hwrtos_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\hwrtos_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


Compiling ipif


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling tmrctr


Compiling hwrtos


Compiling cpu_ppc405



Libraries generated in C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_ppcjtag_chain\libsrc\standalone_v
1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_ppcjtag_chain\libsrc\cpu_ppc405_v
1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 

Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


Compiling bsp


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\K-new-base\ppc405_ppcjtag_chain\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Thu Jun 04 11:09:39 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/K-new-base/; /usr/bin/make -f system.make program; exit;" started...

powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


/usr/bin/bash: igncr: unknown option name


powerpc-eabi-size EX1_OS/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  29558	    508	  11968	  42034	   a432	EX1_OS/executable.elf





Done!

At Local date and time: Thu Jun 04 11:09:46 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/K-new-base/; /usr/bin/make -f system.make hwclean; exit;" started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -rf implementation synthesis xst hdl


/usr/bin/bash: igncr: unknown option name


rm -rf xst.srp system.srp




Done!

At Local date and time: Thu Jun 04 11:09:50 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/K-new-base/; /usr/bin/make -f system.make bits; exit;" started...

/usr/bin/bash: igncr: unknown option name


****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp100ff1704-6 -lang vhdl   system.mhs



Release Xilinx EDK 9.1.02 - platgen EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.




Command Line: platgen -p xc2vp100ff1704-6 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...



Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x40000000-0x4000ffff) hwrtos_0	plb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 5
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\opbslave_ext_bridge_v3_10_a\da
   ta\opbslave_ext_bridge_v2_1_0.mpd line 20 - opbslave_ext_bridge_i
   (opbslave_ext_bridge) tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\opbslave_ext_bridge_v3_10_a\da
   ta\opbslave_ext_bridge_v2_1_0.mpd line 21 - opbslave_ext_bridge_i
   (opbslave_ext_bridge) tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32


INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 25 - hwrtos_0 (hwrtos) tool is overriding PARAMETER C_PLB_AWIDTH
   value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 26 - hwrtos_0 (hwrtos) tool is overriding PARAMETER C_PLB_DWIDTH
   value to 64
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 27 - hwrtos_0 (hwrtos) tool is overriding PARAMETER
   C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 28 - hwrtos_0 (hwrtos) tool is overriding PARAMETER
   C_PLB_MID_WIDTH value to 2

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 143 - An example UCF
   for this core is available and must be modified for use in the system. Please
   refer to the EDK Getting Started guide for the location of this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 129 - 4 master(s) : 6
slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 205 - 1 master(s) : 5
slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 338 - 1 master(s) : 2
slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The opb_intc_i core has constraints automatically generated by XPS in implementation/opb_intc_i_wrapper/opb_intc_i_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...



Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 178 - elaborating IP



Writing HDL for elaborated instances ...

Inserting wrapper level ...


Completion time: 6.00 seconds

Constructing platform-level connectivity ...


Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...



Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
IPNAME:clock_reset_block_wrapper INSTANCE:clock_reset_block -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 77 - Running XST
synthesis


IPNAME:ppc405_i_wrapper INSTANCE:ppc405_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 94 - Running XST
synthesis


IPNAME:plb_bus_wrapper INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 129 - Running XST
synthesis


IPNAME:plb_ddr_controller_i_wrapper INSTANCE:plb_ddr_controller_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 143 - Running XST
synthesis


IPNAME:plb_bram_if_cntlr_i_wrapper INSTANCE:plb_bram_if_cntlr_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 169 - Running XST
synthesis


IPNAME:bram_wrapper INSTANCE:bram -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 178 - Running XST
synthesis


IPNAME:plb2opb_bridge_i_wrapper INSTANCE:plb2opb_bridge_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 185 - Running XST
synthesis


IPNAME:opb_bus_wrapper INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 205 - Running XST
synthesis


IPNAME:ap1000_interrupt_interface_i_wrapper
INSTANCE:ap1000_interrupt_interface_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 215 - Running XST
synthesis


IPNAME:opb_intc_i_wrapper INSTANCE:opb_intc_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 251 - Running XST
synthesis


IPNAME:rs232_1_wrapper INSTANCE:rs232_1 -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 262 - Running XST
synthesis


IPNAME:opbslave_ext_bridge_i_wrapper INSTANCE:opbslave_ext_bridge_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 278 - Running XST
synthesis


IPNAME:plb_psb_bridge_i_wrapper INSTANCE:plb_psb_bridge_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 306 - Running XST
synthesis


IPNAME:dcr_bus_wrapper INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 338 - Running XST
synthesis


IPNAME:ppc405_ppcjtag_chain_wrapper INSTANCE:ppc405_ppcjtag_chain -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 343 - Running XST
synthesis


IPNAME:jtagppc_0_wrapper INSTANCE:jtagppc_0 -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 349 - Running XST
synthesis


IPNAME:plb_emc_0_wrapper INSTANCE:plb_emc_0 -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 356 - Running XST
synthesis


IPNAME:opb_gpio_0_wrapper INSTANCE:opb_gpio_0 -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 367 - Running XST
synthesis


IPNAME:opb_timer_0_wrapper INSTANCE:opb_timer_0 -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 377 - Running XST
synthesis


IPNAME:hwrtos_0_wrapper INSTANCE:hwrtos_0 -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 385 - Running XST
synthesis



Running NGCBUILD ...
IPNAME:plb_ddr_controller_i_wrapper INSTANCE:plb_ddr_controller_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 143 - Running NGCBUILD



Command Line: ngcbuild -p xc2vp100ff1704-6 -intstyle silent -sd ..
plb_ddr_controller_i_wrapper.ngc ../plb_ddr_controller_i_wrapper.ngc

Reading NGO file
"C:/Baseline_9_Working_Folder/K-new-base/implementation/plb_ddr_controller_i_wra
pper/plb_ddr_controller_i_wrapper.ngc" ...


Executing edif2ngd -noa
"C:\Baseline_9_Working_Folder\K-new-base\implementation\plb_ddr_controller_i_wra
pper_async_fifo_v4_0.edn" "plb_ddr_controller_i_wrapper_async_fifo_v4_0.ngo"


Release 9.1.02i - edif2ngd J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 9.1.02i edif2ngd J.33
INFO:NgdBuild - Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Writing module to "plb_ddr_controller_i_wrapper_async_fifo_v4_0.ngo"...
Loading design module
"C:\Baseline_9_Working_Folder\K-new-base\implementation\plb_ddr_controller_i_wra
pper\plb_ddr_controller_i_wrapper_async_fifo_v4_0.ngo"...



Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../plb_ddr_controller_i_wrapper.ngc" ...

Writing NGCBUILD log file "../plb_ddr_controller_i_wrapper.blc"...

NGCBUILD done.


IPNAME:opb_intc_i_wrapper INSTANCE:opb_intc_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 251 - Running NGCBUILD



Command Line: ngcbuild -p xc2vp100ff1704-6 -intstyle silent -uc
opb_intc_i_wrapper.ucf -sd .. opb_intc_i_wrapper.ngc ../opb_intc_i_wrapper.ngc

Reading NGO file
"C:/Baseline_9_Working_Folder/K-new-base/implementation/opb_intc_i_wrapper/opb_i
ntc_i_wrapper.ngc" ...



Applying constraints in "opb_intc_i_wrapper.ucf" to the design...



Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../opb_intc_i_wrapper.ngc" ...

Writing NGCBUILD log file "../opb_intc_i_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...



Total run time: 415.00 seconds


Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"


Release 9.1.02i - xst J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> 


TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"C:\Baseline_9_Working_Folder\K-new-base\pcores\" "C:\EDK\hw\XilinxProcessorIPLib\pcores\" "C:\EDK\hw\XilinxReferenceDesigns\pcores\" }

---- Target Parameters
Target Device                      : xc2vp100ff1704-6
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" in Library work.


Entity <system> compiled.


Entity <system> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system> in library <work> (architecture <STRUCTURE>).




=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> in library <work> (Architecture <STRUCTURE>).


WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2663: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2671: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2679: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2687: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2695: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2703: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2711: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2719: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2727: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2735: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2743: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2751: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2759: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2767: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2775: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2783: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2791: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2799: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2807: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2815: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2823: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2831: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2839: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2847: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2855: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2863: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2871: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2879: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2887: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2895: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2903: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2911: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2919: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2927: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2935: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2943: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2951: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2959: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2967: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2975: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2983: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2991: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2999: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3007: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3015: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3023: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3031: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3039: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3047: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3055: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3063: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3071: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3079: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3087: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3095: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3103: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3111: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3119: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3127: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3135: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3143: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3151: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3159: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3167: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3175: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3183: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3191: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3199: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3207: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3215: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3223: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3231: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3239: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3247: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3255: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3263: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3271: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3279: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3287: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3295: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3303: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3311: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3319: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3327: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3335: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3343: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3351: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3359: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3367: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3375: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3383: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3391: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3399: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3407: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3415: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3423: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3431: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3439: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3447: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3455: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3463: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3471: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3479: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3487: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3495: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3503: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3511: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3519: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3527: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3535: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3543: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3551: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3559: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3567: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3575: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3583: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3591: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3599: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3607: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3615: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3623: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3631: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3639: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3647: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3655: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3663: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3671: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3679: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3687: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3695: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3703: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3711: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3719: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3727: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3735: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3743: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3751: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3759: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3767: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3775: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3783: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3791: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3799: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3807: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3815: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3823: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3831: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3839: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3847: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3855: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3863: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3871: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3879: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3887: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3895: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3903: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3911: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3919: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3927: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3935: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3943: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3951: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3959: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3967: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3975: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3983: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3991: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3999: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4007: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4015: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4023: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4031: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4039: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4047: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4055: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4063: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4071: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4079: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4087: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4095: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4103: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4111: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4119: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4127: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4135: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4143: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4151: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4159: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4167: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4175: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4183: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4191: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4199: Instantiating black box module <IOBUF>.


Entity <system> analyzed. Unit <system> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================



Performing bidirectional port resolution...



Synthesizing Unit <system>.
    Related source file is "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd".
WARNING:Xst:646 - Signal <plb_bus_PLB_SMBusy<2:3>> is assigned but never used.
WARNING:Xst:646 - Signal <plb_bus_PLB_SMErr<2:3>> is assigned but never used.
Unit <system> synthesized.




=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================



Reading core <../implementation/clock_reset_block_wrapper.ngc>.


Reading core <../implementation/ppc405_i_wrapper.ngc>.


Reading core <../implementation/plb_bus_wrapper.ngc>.


Reading core <../implementation/plb_ddr_controller_i_wrapper.ngc>.


Reading core <../implementation/plb_bram_if_cntlr_i_wrapper.ngc>.


Reading core <../implementation/bram_wrapper.ngc>.


Reading core <../implementation/plb2opb_bridge_i_wrapper.ngc>.


Reading core <../implementation/opb_bus_wrapper.ngc>.
Reading core <../implementation/ap1000_interrupt_interface_i_wrapper.ngc>.
Reading core <../implementation/opb_intc_i_wrapper.ngc>.


Reading core <../implementation/rs232_1_wrapper.ngc>.
Reading core <../implementation/opbslave_ext_bridge_i_wrapper.ngc>.


Reading core <../implementation/plb_psb_bridge_i_wrapper.ngc>.


Reading core <../implementation/dcr_bus_wrapper.ngc>.


Reading core <../implementation/ppc405_ppcjtag_chain_wrapper.ngc>.


Reading core <../implementation/jtagppc_0_wrapper.ngc>.
Reading core <../implementation/plb_emc_0_wrapper.ngc>.


Reading core <../implementation/opb_gpio_0_wrapper.ngc>.
Reading core <../implementation/opb_timer_0_wrapper.ngc>.


Reading core <../implementation/hwrtos_0_wrapper.ngc>.


Loading core <clock_reset_block_wrapper> for timing and area information for instance <clock_reset_block>.
Loading core <ppc405_i_wrapper> for timing and area information for instance <ppc405_i>.
Loading core <plb_bus_wrapper> for timing and area information for instance <plb_bus>.


Loading core <plb_ddr_controller_i_wrapper> for timing and area information for instance <plb_ddr_controller_i>.
Loading core <plb_bram_if_cntlr_i_wrapper> for timing and area information for instance <plb_bram_if_cntlr_i>.


Loading core <bram_wrapper> for timing and area information for instance <bram>.
Loading core <plb2opb_bridge_i_wrapper> for timing and area information for instance <plb2opb_bridge_i>.
Loading core <opb_bus_wrapper> for timing and area information for instance <opb_bus>.
Loading core <ap1000_interrupt_interface_i_wrapper> for timing and area information for instance <ap1000_interrupt_interface_i>.
Loading core <opb_intc_i_wrapper> for timing and area information for instance <opb_intc_i>.
Loading core <rs232_1_wrapper> for timing and area information for instance <rs232_1>.
Loading core <opbslave_ext_bridge_i_wrapper> for timing and area information for instance <opbslave_ext_bridge_i>.


Loading core <plb_psb_bridge_i_wrapper> for timing and area information for instance <plb_psb_bridge_i>.


Loading core <dcr_bus_wrapper> for timing and area information for instance <dcr_bus>.
Loading core <ppc405_ppcjtag_chain_wrapper> for timing and area information for instance <ppc405_ppcjtag_chain>.
Loading core <jtagppc_0_wrapper> for timing and area information for instance <jtagppc_0>.
Loading core <plb_emc_0_wrapper> for timing and area information for instance <plb_emc_0>.
Loading core <opb_gpio_0_wrapper> for timing and area information for instance <opb_gpio_0>.
Loading core <opb_timer_0_wrapper> for timing and area information for instance <opb_timer_0>.


Loading core <hwrtos_0_wrapper> for timing and area information for instance <hwrtos_0>.


Loading device for application Rf_Device from file '2vp100.nph' in environment C:\Xilinx91i.



=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================



Optimizing unit <system> ...



Mapping all equations...


Building and optimizing final netlist ...


INFO:Xst:2260 - The FF/Latch <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2> in Unit <plb_bus> is equivalent to the following FF/Latch : <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2_1> 
INFO:Xst:2260 - The FF/Latch <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0> in Unit <plb_bus> is equivalent to the following FF/Latch : <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_3> in Unit <plb_bus> is equivalent to the following FF/Latch : <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_3_1> 
INFO:Xst:2260 - The FF/Latch <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1> in Unit <plb_bus> is equivalent to the following FF/Latch : <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_BURST_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[3].WR_DQS_REG> in Unit <plb_ddr_controller_i> is equivalent to the following 3 FFs/Latches : <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[2].WR_DQS_REG> <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[1].WR_DQS_REG> <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[0].WR_DQS_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_CACHLN_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_RST_I> in Unit <plb_ddr_controller_i> is equivalent to the following 3 FFs/Latches : <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_RST_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_RST_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_RST_I> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_OE_REG_I> in Unit <plb_ddr_controller_i> is equivalent to the following 3 FFs/Latches : <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_OE_REG_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_SNGL_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_SNGL_S_H_REG> 


INFO:Xst:2260 - The FF/Latch <plb2opb_bridge_i/Read_inprog> in Unit <plb2opb_bridge_i> is equivalent to the following FF/Latch : <plb2opb_bridge_i/Read_inprog_1> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[15].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[15].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[17].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[17].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[10].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[10].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[1].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[1].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[3].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[3].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[19].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[19].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[12].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[12].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[14].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[14].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[5].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[5].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[7].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[7].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[0].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[0].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[5].IVR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following 15 FFs/Latches : <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[6].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[7].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[8].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[9].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[10].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[11].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[12].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[13].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[14].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[15].IVR_REG_BIT_I>
   <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[16].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[17].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[18].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[19].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[20].IVR_REG_BIT_I> 


INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[16].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[16].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[18].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[18].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[9].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[9].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[10].INTC_DBUS_BIT_I> in Unit <opb_intc_i> is equivalent to the following 10 FFs/Latches : <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[9].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[8].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[7].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[6].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[5].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[4].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[3].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[2].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[1].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[0].INTC_DBUS_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[4].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[4].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[2].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[2].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[11].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[11].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[20].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[20].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[6].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[6].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[13].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[13].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[8].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[8].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opbslave_ext_bridge_i/bridge/flash_cs_n> in Unit <opbslave_ext_bridge_i> is equivalent to the following FF/Latch : <opbslave_ext_bridge_i/bridge/flash_cs_n_1> 
INFO:Xst:2260 - The FF/Latch <opbslave_ext_bridge_i/bridge/current_ext_access_0> in Unit <opbslave_ext_bridge_i> is equivalent to the following 2 FFs/Latches : <opbslave_ext_bridge_i/bridge/current_ext_access_0_1> <opbslave_ext_bridge_i/bridge/current_ext_access_0_2> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_br_n> in Unit <plb_psb_bridge_i> is equivalent to the following FF/Latch : <plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_br_n_int> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full> in Unit <plb_psb_bridge_i> is equivalent to the following FF/Latch : <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full_1> 


INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full_s> in Unit <plb_psb_bridge_i> is equivalent to the following FF/Latch : <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full_s_1> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/PSB_d_T_0> in Unit <plb_psb_bridge_i> is equivalent to the following 63 FFs/Latches : <plb_psb_bridge_i/PSB_d_T_1> <plb_psb_bridge_i/PSB_d_T_2> <plb_psb_bridge_i/PSB_d_T_3> <plb_psb_bridge_i/PSB_d_T_4> <plb_psb_bridge_i/PSB_d_T_5> <plb_psb_bridge_i/PSB_d_T_6> <plb_psb_bridge_i/PSB_d_T_7> <plb_psb_bridge_i/PSB_d_T_8> <plb_psb_bridge_i/PSB_d_T_9> <plb_psb_bridge_i/PSB_d_T_10> <plb_psb_bridge_i/PSB_d_T_11> <plb_psb_bridge_i/PSB_d_T_12> <plb_psb_bridge_i/PSB_d_T_13> <plb_psb_bridge_i/PSB_d_T_14> <plb_psb_bridge_i/PSB_d_T_15> <plb_psb_bridge_i/PSB_d_T_16> <plb_psb_bridge_i/PSB_d_T_17> <plb_psb_bridge_i/PSB_d_T_18> <plb_psb_bridge_i/PSB_d_T_19> <plb_psb_bridge_i/PSB_d_T_20> <plb_psb_bridge_i/PSB_d_T_21> <plb_psb_bridge_i/PSB_d_T_22> <plb_psb_bridge_i/PSB_d_T_23> <plb_psb_bridge_i/PSB_d_T_24> <plb_psb_bridge_i/PSB_d_T_25> <plb_psb_bridge_i/PSB_d_T_26> <plb_psb_bridge_i/PSB_d_T_27> <plb_psb_bridge_i/PSB_d_T_28> <plb_psb_bridge_i/PSB_d_T_29> <plb_psb_bridge_i/PSB_d_T_30>
   <plb_psb_bridge_i/PSB_d_T_31> <plb_psb_bridge_i/PSB_d_T_32> <plb_psb_bridge_i/PSB_d_T_33> <plb_psb_bridge_i/PSB_d_T_34> <plb_psb_bridge_i/PSB_d_T_35> <plb_psb_bridge_i/PSB_d_T_36> <plb_psb_bridge_i/PSB_d_T_37> <plb_psb_bridge_i/PSB_d_T_38> <plb_psb_bridge_i/PSB_d_T_39> <plb_psb_bridge_i/PSB_d_T_40> <plb_psb_bridge_i/PSB_d_T_41> <plb_psb_bridge_i/PSB_d_T_42> <plb_psb_bridge_i/PSB_d_T_43> <plb_psb_bridge_i/PSB_d_T_44> <plb_psb_bridge_i/PSB_d_T_45> <plb_psb_bridge_i/PSB_d_T_46> <plb_psb_bridge_i/PSB_d_T_47> <plb_psb_bridge_i/PSB_d_T_48> <plb_psb_bridge_i/PSB_d_T_49> <plb_psb_bridge_i/PSB_d_T_50> <plb_psb_bridge_i/PSB_d_T_51> <plb_psb_bridge_i/PSB_d_T_52> <plb_psb_bridge_i/PSB_d_T_53> <plb_psb_bridge_i/PSB_d_T_54> <plb_psb_bridge_i/PSB_d_T_55> <plb_psb_bridge_i/PSB_d_T_56> <plb_psb_bridge_i/PSB_d_T_57> <plb_psb_bridge_i/PSB_d_T_58> <plb_psb_bridge_i/PSB_d_T_59> <plb_psb_bridge_i/PSB_d_T_60> <plb_psb_bridge_i/PSB_d_T_61> <plb_psb_bridge_i/PSB_d_T_62> <plb_psb_bridge_i/PSB_d_T_63> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_abb_n_o_reg> in Unit <plb_psb_bridge_i> is equivalent to the following 42 FFs/Latches : <plb_psb_bridge_i/PSB_tt_T_0> <plb_psb_bridge_i/PSB_tt_T_1> <plb_psb_bridge_i/PSB_tt_T_2> <plb_psb_bridge_i/PSB_tt_T_3> <plb_psb_bridge_i/PSB_tt_T_4> <plb_psb_bridge_i/PSB_tsiz_T_0> <plb_psb_bridge_i/PSB_tsiz_T_1> <plb_psb_bridge_i/PSB_tsiz_T_2> <plb_psb_bridge_i/PSB_tsiz_T_3> <plb_psb_bridge_i/PSB_tbst_n_T> <plb_psb_bridge_i/PSB_a_T_0> <plb_psb_bridge_i/PSB_a_T_1> <plb_psb_bridge_i/PSB_a_T_2> <plb_psb_bridge_i/PSB_a_T_3> <plb_psb_bridge_i/PSB_a_T_4> <plb_psb_bridge_i/PSB_a_T_5> <plb_psb_bridge_i/PSB_a_T_6> <plb_psb_bridge_i/PSB_a_T_7> <plb_psb_bridge_i/PSB_a_T_8> <plb_psb_bridge_i/PSB_a_T_9> <plb_psb_bridge_i/PSB_a_T_10> <plb_psb_bridge_i/PSB_a_T_11> <plb_psb_bridge_i/PSB_a_T_12> <plb_psb_bridge_i/PSB_a_T_13> <plb_psb_bridge_i/PSB_a_T_14> <plb_psb_bridge_i/PSB_a_T_15> <plb_psb_bridge_i/PSB_a_T_16> <plb_psb_bridge_i/PSB_a_T_17>
   <plb_psb_bridge_i/PSB_a_T_18> <plb_psb_bridge_i/PSB_a_T_19> <plb_psb_bridge_i/PSB_a_T_20> <plb_psb_bridge_i/PSB_a_T_21> <plb_psb_bridge_i/PSB_a_T_22> <plb_psb_bridge_i/PSB_a_T_23> <plb_psb_bridge_i/PSB_a_T_24> <plb_psb_bridge_i/PSB_a_T_25> <plb_psb_bridge_i/PSB_a_T_26> <plb_psb_bridge_i/PSB_a_T_27> <plb_psb_bridge_i/PSB_a_T_28> <plb_psb_bridge_i/PSB_a_T_29> <plb_psb_bridge_i/PSB_a_T_30> <plb_psb_bridge_i/PSB_a_T_31> 
INFO:Xst:2260 - The FF/Latch <opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> in Unit <opb_timer_0> is equivalent to the following FF/Latch : <opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> 
INFO:Xst:2260 - The FF/Latch <hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/TYPE_FF_GEN[0].FF_I> in Unit <hwrtos_0> is equivalent to the following 2 FFs/Latches : <hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/TYPE_FF_GEN[1].FF_I> <hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/TYPE_FF_GEN[2].FF_I> 


INFO:Xst:2260 - The FF/Latch <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_busy_i> in Unit <hwrtos_0> is equivalent to the following FF/Latch : <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_busy_i_1> 
INFO:Xst:2260 - The FF/Latch <hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/SIZE_FF_GEN[0].FF_I> in Unit <hwrtos_0> is equivalent to the following 2 FFs/Latches : <hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/SIZE_FF_GEN[2].FF_I> <hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/SIZE_FF_GEN[3].FF_I> 
INFO:Xst:2260 - The FF/Latch <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2> in Unit <plb_bus> is equivalent to the following FF/Latch : <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2_1> 
INFO:Xst:2260 - The FF/Latch <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0> in Unit <plb_bus> is equivalent to the following FF/Latch : <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_3> in Unit <plb_bus> is equivalent to the following FF/Latch : <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_3_1> 
INFO:Xst:2260 - The FF/Latch <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1> in Unit <plb_bus> is equivalent to the following FF/Latch : <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_BURST_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[3].WR_DQS_REG> in Unit <plb_ddr_controller_i> is equivalent to the following 3 FFs/Latches : <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[2].WR_DQS_REG> <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[1].WR_DQS_REG> <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[0].WR_DQS_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_CACHLN_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_RST_I> in Unit <plb_ddr_controller_i> is equivalent to the following 3 FFs/Latches : <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_RST_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_RST_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_RST_I> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_OE_REG_I> in Unit <plb_ddr_controller_i> is equivalent to the following 3 FFs/Latches : <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_OE_REG_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> 


INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_SNGL_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb2opb_bridge_i/Read_inprog> in Unit <plb2opb_bridge_i> is equivalent to the following FF/Latch : <plb2opb_bridge_i/Read_inprog_1> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[10].INTC_DBUS_BIT_I> in Unit <opb_intc_i> is equivalent to the following 10 FFs/Latches : <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[9].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[8].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[7].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[6].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[5].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[4].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[3].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[2].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[1].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[0].INTC_DBUS_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[9].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[9].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[10].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[10].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[5].IVR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following 15 FFs/Latches : <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[6].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[7].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[8].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[9].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[10].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[11].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[12].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[13].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[14].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[15].IVR_REG_BIT_I>
   <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[16].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[17].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[18].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[19].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[20].IVR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[12].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[12].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[3].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[3].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[4].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[4].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[5].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[5].MASKED_INTS_REG_BIT_I> 


INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[11].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[11].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[17].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[17].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[18].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[18].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[19].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[19].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[0].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[0].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[1].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[1].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[6].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[6].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[13].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[13].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[8].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[8].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[14].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[14].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[15].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[15].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[20].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[20].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[16].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[16].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[2].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[2].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[7].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[7].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opbslave_ext_bridge_i/bridge/current_ext_access_0> in Unit <opbslave_ext_bridge_i> is equivalent to the following 2 FFs/Latches : <opbslave_ext_bridge_i/bridge/current_ext_access_0_1> <opbslave_ext_bridge_i/bridge/current_ext_access_0_2> 


INFO:Xst:2260 - The FF/Latch <opbslave_ext_bridge_i/bridge/flash_cs_n> in Unit <opbslave_ext_bridge_i> is equivalent to the following FF/Latch : <opbslave_ext_bridge_i/bridge/flash_cs_n_1> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_br_n> in Unit <plb_psb_bridge_i> is equivalent to the following FF/Latch : <plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_br_n_int> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full> in Unit <plb_psb_bridge_i> is equivalent to the following FF/Latch : <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full_1> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full_s> in Unit <plb_psb_bridge_i> is equivalent to the following FF/Latch : <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full_s_1> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/PSB_d_T_0> in Unit <plb_psb_bridge_i> is equivalent to the following 63 FFs/Latches : <plb_psb_bridge_i/PSB_d_T_1> <plb_psb_bridge_i/PSB_d_T_2> <plb_psb_bridge_i/PSB_d_T_3> <plb_psb_bridge_i/PSB_d_T_4> <plb_psb_bridge_i/PSB_d_T_5> <plb_psb_bridge_i/PSB_d_T_6> <plb_psb_bridge_i/PSB_d_T_7> <plb_psb_bridge_i/PSB_d_T_8> <plb_psb_bridge_i/PSB_d_T_9> <plb_psb_bridge_i/PSB_d_T_10> <plb_psb_bridge_i/PSB_d_T_11> <plb_psb_bridge_i/PSB_d_T_12> <plb_psb_bridge_i/PSB_d_T_13> <plb_psb_bridge_i/PSB_d_T_14> <plb_psb_bridge_i/PSB_d_T_15> <plb_psb_bridge_i/PSB_d_T_16> <plb_psb_bridge_i/PSB_d_T_17> <plb_psb_bridge_i/PSB_d_T_18> <plb_psb_bridge_i/PSB_d_T_19> <plb_psb_bridge_i/PSB_d_T_20> <plb_psb_bridge_i/PSB_d_T_21> <plb_psb_bridge_i/PSB_d_T_22> <plb_psb_bridge_i/PSB_d_T_23> <plb_psb_bridge_i/PSB_d_T_24> <plb_psb_bridge_i/PSB_d_T_25> <plb_psb_bridge_i/PSB_d_T_26> <plb_psb_bridge_i/PSB_d_T_27> <plb_psb_bridge_i/PSB_d_T_28> <plb_psb_bridge_i/PSB_d_T_29> <plb_psb_bridge_i/PSB_d_T_30>
   <plb_psb_bridge_i/PSB_d_T_31> <plb_psb_bridge_i/PSB_d_T_32> <plb_psb_bridge_i/PSB_d_T_33> <plb_psb_bridge_i/PSB_d_T_34> <plb_psb_bridge_i/PSB_d_T_35> <plb_psb_bridge_i/PSB_d_T_36> <plb_psb_bridge_i/PSB_d_T_37> <plb_psb_bridge_i/PSB_d_T_38> <plb_psb_bridge_i/PSB_d_T_39> <plb_psb_bridge_i/PSB_d_T_40> <plb_psb_bridge_i/PSB_d_T_41> <plb_psb_bridge_i/PSB_d_T_42> <plb_psb_bridge_i/PSB_d_T_43> <plb_psb_bridge_i/PSB_d_T_44> <plb_psb_bridge_i/PSB_d_T_45> <plb_psb_bridge_i/PSB_d_T_46> <plb_psb_bridge_i/PSB_d_T_47> <plb_psb_bridge_i/PSB_d_T_48> <plb_psb_bridge_i/PSB_d_T_49> <plb_psb_bridge_i/PSB_d_T_50> <plb_psb_bridge_i/PSB_d_T_51> <plb_psb_bridge_i/PSB_d_T_52> <plb_psb_bridge_i/PSB_d_T_53> <plb_psb_bridge_i/PSB_d_T_54> <plb_psb_bridge_i/PSB_d_T_55> <plb_psb_bridge_i/PSB_d_T_56> <plb_psb_bridge_i/PSB_d_T_57> <plb_psb_bridge_i/PSB_d_T_58> <plb_psb_bridge_i/PSB_d_T_59> <plb_psb_bridge_i/PSB_d_T_60> <plb_psb_bridge_i/PSB_d_T_61> <plb_psb_bridge_i/PSB_d_T_62> <plb_psb_bridge_i/PSB_d_T_63> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_abb_n_o_reg> in Unit <plb_psb_bridge_i> is equivalent to the following 42 FFs/Latches : <plb_psb_bridge_i/PSB_tt_T_0> <plb_psb_bridge_i/PSB_tt_T_1> <plb_psb_bridge_i/PSB_tt_T_2> <plb_psb_bridge_i/PSB_tt_T_3> <plb_psb_bridge_i/PSB_tt_T_4> <plb_psb_bridge_i/PSB_tsiz_T_0> <plb_psb_bridge_i/PSB_tsiz_T_1> <plb_psb_bridge_i/PSB_tsiz_T_2> <plb_psb_bridge_i/PSB_tsiz_T_3> <plb_psb_bridge_i/PSB_tbst_n_T> <plb_psb_bridge_i/PSB_a_T_0> <plb_psb_bridge_i/PSB_a_T_1> <plb_psb_bridge_i/PSB_a_T_2> <plb_psb_bridge_i/PSB_a_T_3> <plb_psb_bridge_i/PSB_a_T_4> <plb_psb_bridge_i/PSB_a_T_5> <plb_psb_bridge_i/PSB_a_T_6> <plb_psb_bridge_i/PSB_a_T_7> <plb_psb_bridge_i/PSB_a_T_8> <plb_psb_bridge_i/PSB_a_T_9> <plb_psb_bridge_i/PSB_a_T_10> <plb_psb_bridge_i/PSB_a_T_11> <plb_psb_bridge_i/PSB_a_T_12> <plb_psb_bridge_i/PSB_a_T_13> <plb_psb_bridge_i/PSB_a_T_14> <plb_psb_bridge_i/PSB_a_T_15> <plb_psb_bridge_i/PSB_a_T_16> <plb_psb_bridge_i/PSB_a_T_17>
   <plb_psb_bridge_i/PSB_a_T_18> <plb_psb_bridge_i/PSB_a_T_19> <plb_psb_bridge_i/PSB_a_T_20> <plb_psb_bridge_i/PSB_a_T_21> <plb_psb_bridge_i/PSB_a_T_22> <plb_psb_bridge_i/PSB_a_T_23> <plb_psb_bridge_i/PSB_a_T_24> <plb_psb_bridge_i/PSB_a_T_25> <plb_psb_bridge_i/PSB_a_T_26> <plb_psb_bridge_i/PSB_a_T_27> <plb_psb_bridge_i/PSB_a_T_28> <plb_psb_bridge_i/PSB_a_T_29> <plb_psb_bridge_i/PSB_a_T_30> <plb_psb_bridge_i/PSB_a_T_31> 


INFO:Xst:2260 - The FF/Latch <opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> in Unit <opb_timer_0> is equivalent to the following FF/Latch : <opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> 
INFO:Xst:2260 - The FF/Latch <hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/TYPE_FF_GEN[0].FF_I> in Unit <hwrtos_0> is equivalent to the following 2 FFs/Latches : <hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/TYPE_FF_GEN[1].FF_I> <hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/TYPE_FF_GEN[2].FF_I> 
INFO:Xst:2260 - The FF/Latch <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_busy_i> in Unit <hwrtos_0> is equivalent to the following FF/Latch : <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_busy_i_1> 
INFO:Xst:2260 - The FF/Latch <hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/SIZE_FF_GEN[0].FF_I> in Unit <hwrtos_0> is equivalent to the following 2 FFs/Latches : <hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/SIZE_FF_GEN[2].FF_I> <hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/SIZE_FF_GEN[3].FF_I> 



Final Macro Processing ...



=========================================================================
Final Register Report

Found no macro
=========================================================================



=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------



=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 261

Cell Usage :
# BELS                             : 11712
#      BUF                         : 1
#      GND                         : 21
#      INV                         : 177
#      LUT1                        : 236
#      LUT2                        : 762
#      LUT2_D                      : 34
#      LUT2_L                      : 21
#      LUT3                        : 2004
#      LUT3_D                      : 88
#      LUT3_L                      : 48
#      LUT4                        : 5097
#      LUT4_D                      : 150
#      LUT4_L                      : 282
#      MULT_AND                    : 47
#      MUXCY                       : 1112
#      MUXCY_D                     : 8
#      MUXCY_L                     : 184
#      MUXF5                       : 628
#      MUXF6                       : 92
#      VCC                         : 23
#      XORCY                       : 697
# FlipFlops/Latches                : 7192
#      FD                          : 184
#      FD_1                        : 5
#      FDC                         : 592
#      FDCE                        : 1318
#      FDCPE                       : 4
#      FDDRRSE                     : 42
#      FDE                         : 207
#      FDP                         : 165
#      FDPE                        : 68
#      FDR                         : 1765
#      FDR_1                       : 4
#      FDRE                        : 2309
#      FDRS                        : 192
#      FDRS_1                      : 1
#      FDRSE                       : 125
#      FDS                         : 110
#      FDS_1                       : 8
#      FDSE                        : 93
# RAMS                             : 206
#      RAM16X1D                    : 174
#      RAMB16_S2_S2                : 32
# Shift Registers                  : 322
#      SRL16                       : 43
#      SRL16E                      : 279
# Clock Buffers                    : 5
#      BUFG                        : 5
# IO Buffers                       : 261
#      IBUF                        : 25
#      IBUFG                       : 3
#      IOBUF                       : 193
#      OBUF                        : 40
# DCMs                             : 3
#      DCM                         : 3
# Others                           : 3
#      JTAGPPC                     : 1
#      PPC405                      : 2
=========================================================================



Device utilization summary:
---------------------------

Selected Device : 2vp100ff1704-6 

 Number of Slices:                    6662  out of  44096    15%  
 Number of Slice Flip Flops:          6966  out of  88192     7%  
 Number of 4 input LUTs:              9569  out of  88192    10%  
    Number used as logic:             8899
    Number used as Shift registers:    322
    Number used as RAMs:               348
 Number of IOs:                        261
 Number of bonded IOBs:                258  out of   1040    24%  
    IOB Flip Flops:                    226
 Number of BRAMs:                       32  out of    444     7%  
 Number of GCLKs:                        5  out of     16    31%  
 Number of PPC405s:                      2  out of      2   100%  
 Number of DCMs:                         3  out of     12    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------




=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                 | Clock buffer(FF name)                                                                                                                                                                   | Load  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
fpga_plb_clk                                                                                                                                                 | clock_reset_block/ap1000_bp_clock_generation/plb_dcm:CLK0                                                                                                                               | 6229  |
fpga_opb_clk                                                                                                                                                 | clock_reset_block/ap1000_bp_clock_generation/opb_dcm:CLK0                                                                                                                               | 1254  |
fpga_plb_clk                                                                                                                                                 | clock_reset_block/ap1000_bp_clock_generation/plb_dcm:CLKFX                                                                                                                              | 1     |
fpga_plb_clk                                                                                                                                                 | clock_reset_block/ap1000_bp_clock_generation/plb_dcm:CLK90                                                                                                                              | 16    |
ddr1_clk_fb                                                                                                                                                  | clock_reset_block/ap1000_bp_clock_generation/ddrfb_dcm:CLK0                                                                                                                             | 254   |
plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/N0                                                           | NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU173)                                                                             | 2     |
plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/N0                                                           | NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU173)                                                                             | 2     |
plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/N0                                                           | NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU280)                                                                             | 2     |


plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/N0                                                           | NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU280)                                                                             | 2     |
net_gnd0                                                                                                                                                     | NONE(bram/bram/ramb16_s2_s2_1)                                                                                                                                                          | 33    |
opb_intc_i/opb_intc_i/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/interrupts<6>(opb_intc_i/opb_intc_i/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/interrupts<6>1:O)| NONE(*)(opb_intc_i/opb_intc_i/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/DETECT_INTR_I/INTR_DETECT_GEN[6].EDGE_DETECT_GEN.EDGE_DET_BIT_I/KIND_OF_EDGE_I/RISING_EDGE_GEN.RISING_EDGE_DET_I)| 1     |
-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                           | Buffer(FF name)                                                                                                                                                                      | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
plb_bus/PLB_Rst(plb_bus/plb_bus/POR_FF2_I:Q)                                                                                                                                                             | NONE(plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/be_1_0)                                                                                                        | 1782  |
plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/fifo_rst(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/fifo_rst:Q)                                               | NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU114)                                                                          | 120   |
plb2opb_bridge_i/plb2opb_bridge_i/PLB_abort_regd_clear(plb2opb_bridge_i/plb2opb_bridge_i/I_PLB_abort_regd_clear:O)                                                                                       | NONE(plb2opb_bridge_i/plb2opb_bridge_i/I_PLB_abort_Reg)                                                                                                                              | 1     |


plb2opb_bridge_i/BGO_SSize<0>(plb2opb_bridge_i/XST_GND:G)                                                                                                                                                | NONE(plb2opb_bridge_i/plb2opb_bridge_i/I_PLB_abort_Reg)                                                                                                                              | 4     |
plb2opb_bridge_i/plb2opb_bridge_i/OPBside_reset_Read_inprog_negedge_regd(plb2opb_bridge_i/plb2opb_bridge_i/I_OPBside_reset_Read_inprog_negedge_regd:O)                                                   | NONE(plb2opb_bridge_i/plb2opb_bridge_i/I_Read_inprog_negedge_Reg)                                                                                                                    | 1     |
clock_reset_block/clock_reset_block/plb_dcm_rst(clock_reset_block/clock_reset_block/ap1000_bp_reset_generation/async_fpga_rst_n_inv11_INV_0:O)                                                           | NONE(clock_reset_block/clock_reset_block/ap1000_bp_reset_generation/FPGA_rst_n)                                                                                                      | 3     |
opb_bus/OPB_Rst(opb_bus/opb_bus/POR_FF_I:Q)                                                                                                                                                              | NONE(opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/EXTo_addr_20)                                                                                                                | 223   |
rs232_1/rs232_1/OPB_UARTLITE_Core_I/reset_RX_FIFO(rs232_1/rs232_1/OPB_UARTLITE_Core_I/reset_RX_FIFO:Q)                                                                                                   | NONE(rs232_1/rs232_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/data_Exists_I)                                                                                                 | 1     |
plb2opb_bridge_i/plb2opb_bridge_i/PLBside_reset_OPB_timeout_onRd(plb2opb_bridge_i/plb2opb_bridge_i/I_OPB_timeout_side_Reg_CLR:O)                                                                         | NONE(plb2opb_bridge_i/plb2opb_bridge_i/I_OPB_timeout_Reg)                                                                                                                            | 1     |
plb2opb_bridge_i/plb2opb_bridge_i/PLBside_reset_OPB_retry_onRd(plb2opb_bridge_i/plb2opb_bridge_i/I_B_side_Reg_CLR:O)                                                                                     | NONE(plb2opb_bridge_i/plb2opb_bridge_i/I_A_side_Reg)                                                                                                                                 | 1     |
rs232_1/rs232_1/OPB_UARTLITE_Core_I/reset_TX_FIFO(rs232_1/rs232_1/OPB_UARTLITE_Core_I/reset_TX_FIFO:Q)                                                                                                   | NONE(rs232_1/rs232_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/data_Exists_I)                                                                                                 | 1     |
plb_ddr_controller_i/Sl_rdWdAddr<3>(plb_ddr_controller_i/XST_GND:G)                                                                                                                                      | NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/IO_REG_I/INPUT_DQS_REG_GEN[2].RDDQS_REG)                                                                                   | 4     |
plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/N0(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/GND:G)| NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU173)                                                                          | 2     |
plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/N0(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/GND:G)| NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU173)                                                                          | 2     |


plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/N0(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/GND:G)| NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU280)                                                                          | 2     |
plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/N0(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/GND:G)| NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU280)                                                                          | 2     |
opb_intc_i/opb_intc_i/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/clear<6>(opb_intc_i/opb_intc_i/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/clear<6>1:O)                                                      | NONE(opb_intc_i/opb_intc_i/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/DETECT_INTR_I/INTR_DETECT_GEN[6].EDGE_DETECT_GEN.EDGE_DET_BIT_I/KIND_OF_EDGE_I/RISING_EDGE_GEN.RISING_EDGE_DET_I)| 1     |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 23.505ns (Maximum Frequency: 42.544MHz)
   Minimum input arrival time before clock: 5.920ns
   Maximum output required time after clock: 4.706ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_plb_clk'
  Clock period: 23.505ns (frequency: 42.544MHz)
  Total number of paths / destination ports: 455004 / 15539
-------------------------------------------------------------------------
Delay:               5.876ns (Levels of Logic = 9)
  Source:            plb_bus/plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/dcr_read_d1 (FF)
  Destination:       ppc405_i/ppc405_i/PPC405_i (CPU)
  Source Clock:      fpga_plb_clk rising
  Destination Clock: fpga_plb_clk rising 4.0X

  Data Path: plb_bus/plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/dcr_read_d1 to ppc405_i/ppc405_i/PPC405_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.374   0.610  plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/dcr_read_d1 (plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/dcr_read_d1)
     LUT2:I0->O            1   0.313   0.390  plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/dcr_address_valid1 (plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/dcr_address_valid)
     MUXCY:CI->O           3   0.751   0.495  plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/MULTI_DEVADDR_BITS_GEN.DCR_BASEADDR_DECODE_I/XST_WA.GEN_DECODE[0].MUXCY_I (plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/dcr_plb_access)
     LUT3:I2->O           32   0.313   0.933  plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/PLB_dcrDBus<0>11 (plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/N110)
     LUT3:I0->O            2   0.313   0.473  plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/PLB_dcrDBus<14>1 (PLB_dcrDBus<14>)
     end scope: 'plb_bus'
     begin scope: 'dcr_bus'
     end scope: 'dcr_bus'
     begin scope: 'plb2opb_bridge_i'
     LUT3:I2->O            0   0.313   0.000  plb2opb_bridge_i/INCLUDE_DCR_GEN.BEAR_BESR_I/BGO_dcrDBus<14>1 (BGO_dcrDBus<14>)
     end scope: 'plb2opb_bridge_i'
     begin scope: 'dcr_bus'
     end scope: 'dcr_bus'
     begin scope: 'ppc405_i'
     PPC405:DCRC405DBUSIN14        0.599          ppc405_i/PPC405_i


    ----------------------------------------
    Total                      5.876ns (2.975ns logic, 2.901ns route)
                                       (50.6% logic, 49.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_opb_clk'
  Clock period: 7.648ns (frequency: 130.760MHz)
  Total number of paths / destination ports: 40013 / 2601
-------------------------------------------------------------------------
Delay:               7.648ns (Levels of Logic = 11)
  Source:            plb2opb_bridge_i/plb2opb_bridge_i/OPB_IF_I/BGO_select_fdrse (FF)
  Destination:       plb2opb_bridge_i/plb2opb_bridge_i/OPB_IF_I/bgi_trans_abort_i (FF)
  Source Clock:      fpga_opb_clk rising
  Destination Clock: fpga_opb_clk rising

  Data Path: plb2opb_bridge_i/plb2opb_bridge_i/OPB_IF_I/BGO_select_fdrse to plb2opb_bridge_i/plb2opb_bridge_i/OPB_IF_I/bgi_trans_abort_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRSE:C->Q           34   0.374   0.909  plb2opb_bridge_i/OPB_IF_I/BGO_select_fdrse (BGO_select)
     end scope: 'plb2opb_bridge_i'
     begin scope: 'opb_bus'
     end scope: 'opb_bus'
     begin scope: 'opb_gpio_0'
     LUT2:I1->O            1   0.313   0.533  opb_gpio_0/OPB_IPIF_I/OPB_BAM_I/Sln_xferAck1 (Sln_xferAck)
     end scope: 'opb_gpio_0'
     begin scope: 'opb_bus'
     LUT4:I0->O            1   0.313   0.000  opb_bus/ARBITER_HAS_PROC_INTF.OPB_xferAck_I/Y_0_or00001 (N152)
     MUXF5:I0->O          15   0.340   0.849  opb_bus/ARBITER_HAS_PROC_INTF.OPB_xferAck_I/Y_0_or0000_f5 (OPB_xferAck)
     end scope: 'opb_bus'
     begin scope: 'plb2opb_bridge_i'
     LUT2_D:I1->O          1   0.313   0.440  plb2opb_bridge_i/OPB_IF_I/BGO_select_ce_and000011 (plb2opb_bridge_i/OPB_IF_I/OPB_xfer_rd_addr_and0000)
     LUT4:I3->O           72   0.313   0.857  plb2opb_bridge_i/OPB_IF_I/OPB_xfer_rd_addr<1>1 (plb2opb_bridge_i/opb_xfer_rd_addr<1>)
     RAM16X1D:DPRA2->DPO    2   0.313   0.495  plb2opb_bridge_i/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[68].DPRAM_I (plb2opb_bridge_i/dout_XFER_RNW)
     LUT4:I3->O            1   0.313   0.390  plb2opb_bridge_i/OPB_IF_I/bgi_trans_abort_i_or0000 (plb2opb_bridge_i/OPB_IF_I/bgi_trans_abort_i_or0000)
     FDR:R                     0.583          plb2opb_bridge_i/OPB_IF_I/bgi_trans_abort_i
    ----------------------------------------
    Total                      7.648ns (3.175ns logic, 4.473ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ddr1_clk_fb'
  Clock period: 3.383ns (frequency: 295.552MHz)
  Total number of paths / destination ports: 1204 / 628
-------------------------------------------------------------------------
Delay:               3.383ns (Levels of Logic = 6)
  Source:            plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU237 (FF)
  Destination:       plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU292 (FF)
  Source Clock:      ddr1_clk_fb rising
  Destination Clock: ddr1_clk_fb rising

  Data Path: plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU237 to plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU292
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.374   0.610  BU237 (N812)
     LUT4:I0->O            1   0.313   0.000  BU278 (N1797)
     MUXCY:S->O            1   0.377   0.000  BU279 (N1801)
     MUXCY:CI->O           1   0.041   0.000  BU282 (N1800)
     MUXCY:CI->O           1   0.041   0.000  BU285 (N1799)


     MUXCY_D:CI->LO        0   0.525   0.000  BU288 (N1798)
     XORCY:CI->O           1   0.868   0.000  BU291 (N1804)
     FDPE:D                    0.234          BU292
    ----------------------------------------
    Total                      3.383ns (2.773ns logic, 0.610ns route)
                                       (82.0% logic, 18.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ddr1_clk_fb'
  Total number of paths / destination ports: 68 / 68
-------------------------------------------------------------------------
Offset:              1.598ns (Levels of Logic = 2)
  Source:            ddr1_dq<0> (PAD)
  Destination:       plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/IO_REG_I/INPUT_DDR_REGS_GEN[31].RDDATA_LOREG (FF)
  Destination Clock: ddr1_clk_fb falling

  Data Path: ddr1_dq<0> to plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/IO_REG_I/INPUT_DDR_REGS_GEN[31].RDDATA_LOREG
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   0.919   0.445  iobuf_79 (ddr1_dq_I<0>)
     begin scope: 'plb_ddr_controller_i'
     FDCE:D                    0.234          plb_ddr_controller_i/DDR_CTRL_I/IO_REG_I/INPUT_DDR_REGS_GEN[31].RDDATA_LOREG
    ----------------------------------------
    Total                      1.598ns (1.153ns logic, 0.445ns route)
                                       (72.2% logic, 27.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_opb_clk'
  Total number of paths / destination ports: 46 / 46
-------------------------------------------------------------------------
Offset:              2.873ns (Levels of Logic = 4)
  Source:            fpga_test_switch_0 (PAD)
  Destination:       opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/opb_out_read_data_23 (FF)
  Destination Clock: fpga_opb_clk rising

  Data Path: fpga_test_switch_0 to opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/opb_out_read_data_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.919   0.588  fpga_test_switch_0_IBUF (fpga_test_switch_0_IBUF)
     begin scope: 'opbslave_ext_bridge_i'
     LUT4:I0->O            1   0.313   0.506  opbslave_ext_bridge_i/bridge/opb_out_read_data_23_mux00007 (opbslave_ext_bridge_i/bridge/opb_out_read_data_23_mux0000_map3)
     LUT4:I1->O            1   0.313   0.000  opbslave_ext_bridge_i/bridge/opb_out_read_data_23_mux000018 (opbslave_ext_bridge_i/bridge/opb_out_read_data_23_mux0000)
     FDC:D                     0.234          opbslave_ext_bridge_i/bridge/opb_out_read_data_23
    ----------------------------------------
    Total                      2.873ns (1.779ns logic, 1.094ns route)
                                       (61.9% logic, 38.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_plb_clk'
  Total number of paths / destination ports: 1293 / 404
-------------------------------------------------------------------------
Offset:              5.920ns (Levels of Logic = 7)
  Source:            psb_ta_n (PAD)
  Destination:       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_ta_unreg_cnt_0 (FF)
  Destination Clock: fpga_plb_clk rising

  Data Path: psb_ta_n to plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_ta_unreg_cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O         259   0.919   1.285  iobuf_118 (psb_ta_n_I)
     begin scope: 'plb_psb_bridge_i'


     LUT2:I1->O            1   0.313   0.418  plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/deassert_dbb_no_error_or0000_SW0 (N7347)
     LUT4:I2->O            3   0.313   0.495  plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/deassert_dbb_no_error_or0000 (debug_bus<3>)
     LUT3_D:I2->O          5   0.313   0.531  plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_dbb_n_en_or00001 (plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_dbb_n_en_or0000)
     LUT3:I2->O            2   0.313   0.473  plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_dbb_n_o1 (debug_bus<4>)
     LUT3:I2->O            1   0.313   0.000  plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/Mcount_PSBma_ta_unreg_cnt_eqn_11 (plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/Mcount_PSBma_ta_unreg_cnt_eqn_1)
     FDCE:D                    0.234          plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_ta_unreg_cnt_0
    ----------------------------------------
    Total                      5.920ns (2.718ns logic, 3.202ns route)
                                       (45.9% logic, 54.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_plb_clk'
  Total number of paths / destination ports: 320 / 175
-------------------------------------------------------------------------
Offset:              3.615ns (Levels of Logic = 2)
  Source:            plb_psb_bridge_i/plb_psb_bridge_i/PSB_abb_n_O (FF)
  Destination:       psb_abb_n (PAD)
  Source Clock:      fpga_plb_clk rising

  Data Path: plb_psb_bridge_i/plb_psb_bridge_i/PSB_abb_n_O to psb_abb_n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.374   0.390  plb_psb_bridge_i/PSB_abb_n_O (PSB_abb_n_O)
     end scope: 'plb_psb_bridge_i'
     IOBUF:I->IO               2.851          iobuf_112 (psb_abb_n)
    ----------------------------------------
    Total                      3.615ns (3.225ns logic, 0.390ns route)
                                       (89.2% logic, 10.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_opb_clk'
  Total number of paths / destination ports: 93 / 49
-------------------------------------------------------------------------
Offset:              4.706ns (Levels of Logic = 3)
  Source:            opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/opb_master_en (FF)
  Destination:       lbus_oe_n (PAD)
  Source Clock:      fpga_opb_clk rising

  Data Path: opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/opb_master_en to lbus_oe_n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.374   0.445  opbslave_ext_bridge_i/bridge/opb_master_en (opbslave_ext_bridge_i/bridge/opb_master_en)
     INV:I->O             27   0.313   0.781  opbslave_ext_bridge_i/bridge/EXTt_oe_n1_INV_0 (opb_ext_bridge_debug_bus<25>)
     end scope: 'opbslave_ext_bridge_i'
     IOBUF:T->IO               2.793          iobuf_0 (lbus_addr<0>)
    ----------------------------------------
    Total                      4.706ns (3.480ns logic, 1.226ns route)
                                       (73.9% logic, 26.1% route)

=========================================================================


CPU : 85.05 / 85.13 s | Elapsed : 85.00 / 85.00 s
 
--> 

Total memory usage is 329268 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  195 (   0 filtered)
Number of infos    :   95 (   0 filtered)



*********************************************
Running Xilinx Implementation tools..
*********************************************


xflow -wd implementation -p xc2vp100ff1704-6 -implement xflow.opt system.ngc


Release 9.1.02i - Xflow J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp100ff1704-6 -implement xflow.opt system.ngc
 
.... Copying flowfile C:/Xilinx91i/xilinx/data/fpga.flw into working directory
C:/Baseline_9_Working_Folder/K-new-base/implementation 

Using Flow File:
C:/Baseline_9_Working_Folder/K-new-base/implementation/fpga.flw 
Using Option File(s): 
 C:/Baseline_9_Working_Folder/K-new-base/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp100ff1704-6 -nt timestamp -bm system.bmm
"C:/Baseline_9_Working_Folder/K-new-base/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#


Release 9.1.02i - ngdbuild J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp100ff1704-6 -nt timestamp -bm system.bmm
C:/Baseline_9_Working_Folder/K-new-base/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Baseline_9_Working_Folder/K-new-base/implementation/system.ngc" ...
Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/clock_reset_block_wrappe
r.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/ppc405_i_wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/plb_bus_wrapper.ngc"...


Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/plb_ddr_controller_i_wra
pper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/plb_bram_if_cntlr_i_wrap
per.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/bram_wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/plb2opb_bridge_i_wrapper
.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/opb_bus_wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/ap1000_interrupt_interfa
ce_i_wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/opb_intc_i_wrapper.ngc".
..
Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/rs232_1_wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/opbslave_ext_bridge_i_wr
apper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/plb_psb_bridge_i_wrapper
.ngc"...


Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/dcr_bus_wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/ppc405_ppcjtag_chain_wra
pper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/jtagppc_0_wrapper.ngc"..
.
Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/plb_emc_0_wrapper.ngc"..
.
Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/opb_gpio_0_wrapper.ngc".
..
Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/opb_timer_0_wrapper.ngc"
...
Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/hwrtos_0_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...



Checking timing specifications ...


INFO:XdmHelpers:851 - TNM "fpga_plb_clk", used in period specification
   "TS_fpga_plb_clk", was traced into DCM instance
   "clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm". The
   following new TNM groups and period specifications were generated at the DCM
   output(s):
   CLK0:
TS_clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_clkplb_i=PERIO
D clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_clkplb_i
TS_fpga_plb_clk*1 HIGH 50%
   CLK90:
TS_clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_ddr_clkplb_90_
i=PERIOD
clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_ddr_clkplb_90_i
TS_fpga_plb_clk*1 PHASE + 3.125 nS HIGH 50%
   CLKFX:
TS_clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_clkcpu_i=PERIO
D clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_clkcpu_i
TS_fpga_plb_clk/3 HIGH 50%
INFO:XdmHelpers:851 - TNM "ddr1_clk_fb", used in period specification
   "TS_ddr1_clk_fb", was traced into DCM instance
   "clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/ddrfb_dcm".
   The following new TNM groups and period specifications were generated at the
   DCM output(s):
   CLK0:
TS_clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_ddr_clk_fb_i=P
ERIOD
clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_ddr_clk_fb_i
TS_ddr1_clk_fb*1 PHASE - 1.562 nS HIGH 50%
INFO:XdmHelpers:851 - TNM "fpga_opb_clk", used in period specification
   "TS_fpga_opb_clk", was traced into DCM instance
   "clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/opb_dcm". The
   following new TNM groups and period specifications were generated at the DCM
   output(s):
   CLK0:
TS_clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_clkopb_i=PERIO
D clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_clkopb_i
TS_fpga_opb_clk*1 HIGH 50%

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/
   DQS_OE_SETRST_GEN[3].DQS_SETRST_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/
   DQS_OE_SETRST_GEN[2].DQS_SETRST_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/
   DQS_OE_SETRST_GEN[1].DQS_SETRST_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/
   DQS_OE_SETRST_GEN[0].DQS_SETRST_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/READCNTR_I/CAR
   RY_OUT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/I_UP_DWN_COUNTER/I_C
   ARRY_OUT' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/I_UP_DWN_COUNTER/I_
   CARRY_OUT' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_RE
   G' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_RE
   G' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_contro

ller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG'
   has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_4to7[7
   ].I_FDRSE_BE4to7' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_4to7[6
   ].I_FDRSE_BE4to7' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_4to7[5
   ].I_FDRSE_BE4to7' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_4to7[4
   ].I_FDRSE_BE4to7' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3
   ].I_FDRSE_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2
   ].I_FDRSE_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1
   ].I_FDRSE_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0
   ].I_FDRSE_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PA

TH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU51' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU56' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU61' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU66' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU71' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU76' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU81' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU86' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU173' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU280' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN

[
   2].V2_ASYNCH_FIFO_I/BU51' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU56' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU61' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU66' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU71' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU76' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU81' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU86' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU173' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU280' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU51' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU56' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU61' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU66' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU71' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU76' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN

[
   1].V2_ASYNCH_FIFO_I/BU81' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU86' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU173' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU280' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU51' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU56' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU61' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU66' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU71' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU76' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU81' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU86' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU173' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU280' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has
   unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[10].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[9].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[8].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[7].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[6].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[5].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[4].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[3].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[2].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[1].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[0].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[31].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[30].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[26].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[25].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[24].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[23].OPB_ABUS_REG_BIT_I'


   has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[22].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[21].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[20].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[19].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[18].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[17].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[16].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[15].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[14].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[13].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[12].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[11].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[10].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[9].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[8].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[7].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[6].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[5].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[4].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[3].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[2].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[1].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[0].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_
   ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_
   ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG
   [0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG
   [1].I_ADDR_S_H_REG' has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG
   [2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[1
   ].I_BKEND_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[2
   ].I_BKEND_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[3
   ].I_BKEND_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[1].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[1].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[1].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[2].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[2].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[2].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[3].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[3].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[3].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG0'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG1'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG2'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' 

has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has un

connected output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'opb_timer_0/opb_timer_0/SEQADDR_FF_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[31].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[30].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[25].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[24].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[23].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[22].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[21].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[20].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[19].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[18].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[17].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[16].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'hwrtos_0/hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTRO
   LLER/RESPONSE_CYCLE_CNTR_I/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'hwrtos_0/hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTRO
   LLER/CONTROL_CYCLE_CNTR_I/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'hwrtos_0/hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTRO
   LLER/RESPONSE_CNTR_I/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'hwrtos_0/hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTRO
   LLER/CONTROL_CNTR_I/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'hwrtos_0/hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/IP2INTC_I
   RPT_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive


   'hwrtos_0/hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ERR_FF_I'
   has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'hwrtos_0/hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDBTERM_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'hwrtos_0/hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDWDADDR_
   FF_GEN[0].FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'hwrtos_0/hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDWDADDR_
   FF_GEN[1].FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'hwrtos_0/hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDWDADDR_
   FF_GEN[2].FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'hwrtos_0/hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDWDADDR_
   FF_GEN[3].FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'hwrtos_0/hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/REARB_FF_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'hwrtos_0/hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRBTERM_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'hwrtos_0/hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDACK_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'hwrtos_0/hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/SSIZE_FF_
   GEN[0].FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'hwrtos_0/hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/SSIZE_FF_
   GEN[1].FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'hwrtos_0/hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/PENDPRI_F
   F_GEN[0].FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'hwrtos_0/hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/PENDPRI_F
   F_GEN[1].FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'hwrtos_0/hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/PENDREQ_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'hwrtos_0/hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/REQPRI_FF
   _GEN[0].FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'hwrtos_0/hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/REQPRI_FF
   _GEN[1].FF_I' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "fpga_plb_clk"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "fpga_plb_clk"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "fpga_opb_clk"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "fpga_opb_clk"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "psb_bg_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "psb_bg_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "pmc_inta_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "pmc_inta_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "ps2_int0_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "ps2_int0_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "fpga_rst_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "fpga_rst_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "pmc_intb_n"
   of type "IPAD".  This attribute will be ignored.


WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "pmc_intb_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "ps2_int1_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "ps2_int1_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "psb_dbg_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "psb_dbg_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "uart1_sin" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "uart1_sin" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "pmc_intc_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "pmc_intc_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "ps2_int2_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "ps2_int2_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol
   "fpga_test_switch_0" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol
   "fpga_test_switch_0" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol
   "fpga_test_switch_1" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol
   "fpga_test_switch_1" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol
   "fpga_test_switch_2" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol
   "fpga_test_switch_2" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol
   "fpga_test_switch_3" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol
   "fpga_test_switch_3" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol
   "fpga_test_switch_4" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol
   "fpga_test_switch_4" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "pmc_intd_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "pmc_intd_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol
   "fpga_test_switch_5" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol
   "fpga_test_switch_5" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol
   "fpga_test_switch_6" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol
   "fpga_test_switch_6" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol
   "fpga_test_switch_7" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol
   "fpga_test_switch_7" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "ps2_int3_n"
   of type "IPAD".  This attribute will be ignored.




WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "ps2_int3_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "sysace_irq"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "sysace_irq" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "cpld_br_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "cpld_br_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "ps2_int4_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "ps2_int4_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "ps2_int5_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "ps2_int5_n" of
   type "IPAD".  This attribute will be ignored.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 302

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#


Release 9.1.02i - Map J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Using target part "2vp100ff1704-6".


Mapping design into LUTs...


Writing file system_map.ngm...


Running directed packing...
Running delay-based LUT packing...
Running related packing...


Writing design file "system_map.ncd"...



Design Summary:
Number of errors:      0
Number of warnings:   27
Logic Utilization:
  Number of Slice Flip Flops:       5,745 out of  88,192    6%
  Number of 4 input LUTs:           7,970 out of  88,192    9%
Logic Distribution:
  Number of occupied Slices:        6,428 out of  44,096   14%
  Number of Slices containing only related logic:   6,428 out of   6,428  100%
  Number of Slices containing unrelated logic:          0 out of   6,428    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          8,882 out of  88,192   10%
  Number used as logic:             7,970
  Number used as a route-thru:        314
  Number used for Dual Port RAMs:     342
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:     256

  Number of bonded IOBs:              261 out of   1,040   25%
    IOB Flip Flops:                   476
    IOB Dual-Data Rate Flops:          42
  Number of PPC405s:                   2 out of       2  100%
  Number of JTAGPPCs:                  1 out of       1  100%
  Number of Block RAMs:                32 out of     444    7%
  Number of GCLKs:                      5 out of      16   31%
  Number of DCMs:                       3 out of      12   25%
  Number of GTs:                        0 out of      20    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  2,284,528
Additional JTAG gate count for IOBs:  12,528
Peak Memory Usage:  364 MB
Total REAL time to MAP completion:  31 secs 
Total CPU time to MAP completion:   29 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#


Release 9.1.02i - par J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
Loading device for application Rf_Device from file '2vp100.nph' in environment C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp100, package ff1704, speed -6



Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)




Device speed data version:  "PRODUCTION 1.93 2007-02-23".


Device Utilization Summary:

   Number of BUFGMUXs                        5 out of 16     31%
      Number of LOCed BUFGMUXs               5 out of 5     100%

   Number of DCMs                            3 out of 12     25%
   Number of External IOBs                 261 out of 1040   25%
      Number of LOCed IOBs                 261 out of 261   100%

   Number of JTAGPPCs                        1 out of 1     100%
   Number of PPC405s                         2 out of 2     100%
   Number of RAMB16s                        32 out of 444     7%
   Number of SLICEs                       6428 out of 44096  14%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 23 secs 
Finished initial Timing Analysis.  REAL time: 23 secs 


Starting Placer



Phase 1.1


Phase 1.1 (Checksum:9a6248) REAL time: 41 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 41 secs 

Phase 3.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor requires specialdesign considerations
   when operating above 350 MHz in the -7 speed grade part.Please see Xilinx Application Note XAPP755 for details.
Phase 3.31 (Checksum:1c9c37d) REAL time: 41 secs 

Phase 4.2


......
Phase 4.2 (Checksum:9906ff) REAL time: 47 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 47 secs 

Phase 6.3
Phase 6.3 (Checksum:39386fa) REAL time: 47 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 47 secs 

Phase 8.8


..........


......


..

.......

..


........


......

..


..


Phase 8.8 (Checksum:21aac20) REAL time: 1 mins 39 secs 

Phase 9.5


Phase 9.5 (Checksum:55d4a77) REAL time: 1 mins 39 secs 

Phase 10.18


Phase 10.18 (Checksum:5f5e0f6) REAL time: 2 mins 52 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 2 mins 53 secs 

Phase 12.27


Phase 12.27 (Checksum:7270df4) REAL time: 2 mins 59 secs 

Phase 13.24
Phase 13.24 (Checksum:7bfa473) REAL time: 2 mins 59 secs 



REAL time consumed by placer: 3 mins 4 secs 
CPU  time consumed by placer: 3 mins 3 secs 
Writing design to file system.ncd




Total REAL time to Placer completion: 3 mins 6 secs 
Total CPU time to Placer completion: 3 mins 5 secs 

Starting Router



Phase 1: 50539 unrouted;       REAL time: 3 mins 46 secs 



Phase 2: 44864 unrouted;       REAL time: 3 mins 52 secs 



Phase 3: 12002 unrouted;       REAL time: 4 mins 2 secs 



Phase 4: 12002 unrouted; (1204427)      REAL time: 4 mins 4 secs 



Phase 5: 13178 unrouted; (26112)      REAL time: 7 mins 9 secs 



Phase 6: 13268 unrouted; (17600)      REAL time: 7 mins 12 secs 



Phase 7: 13268 unrouted; (17600)      REAL time: 9 mins 30 secs 



Phase 8: 0 unrouted; (16480)      REAL time: 11 mins 57 secs 



Phase 9: 0 unrouted; (16480)      REAL time: 12 mins 4 secs 



Updating file: system.ncd with current fully routed design.



Phase 10: 0 unrouted; (16480)      REAL time: 20 mins 39 secs 



Phase 11: 0 unrouted; (16480)      REAL time: 22 mins 14 secs 



Phase 12: 0 unrouted; (16480)      REAL time: 33 mins 38 secs 



Phase 13: 0 unrouted; (16480)      REAL time: 34 mins 1 secs 


Total REAL time to Router completion: 34 mins 1 secs 
Total CPU time to Router completion: 33 mins 55 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.



**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|              CLKPLB |     BUFGMUX3S|Yes   | 3443 |  1.180     |  2.659      |
+---------------------+--------------+------+------+------------+-------------+
|              CLKOPB |     BUFGMUX1S|Yes   |  763 |  1.115     |  2.631      |
+---------------------+--------------+------+------+------------+-------------+
|       DDR1_CLKFB_90 |     BUFGMUX0S|Yes   |  167 |  0.386     |  2.418      |
+---------------------+--------------+------+------+------------+-------------+
|       DDR_CLKPLB_90 |     BUFGMUX2P|Yes   |   12 |  0.267     |  2.399      |
+---------------------+--------------+------+------+------------+-------------+
|              CLKCPU |     BUFGMUX5S|Yes   |    1 |  0.000     |  2.135      |
+---------------------+--------------+------+------+------------+-------------+
|opb_intc_i/opb_intc_ |              |      |      |            |             |
|i/INTC_CORE_I/MANY_I |              |      |      |            |             |
|NTR_DET_GEN.INTR_DET |              |      |      |            |             |
|    _I/interrupts<6> |         Local|      |    1 |  0.000     |  0.419      |
+---------------------+--------------+------+------+------------+-------------+
| jtagppc0_JTGC405TCK |         Local|      |    2 |  5.178     | 10.171      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 16480

WARNING:Par:62 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in
   your design.

      Review the timing report using Timing Analyzer (In ISE select "Post-Place &
      Route Static Timing Report").  Go to the failing constraint(s) and select
      the "Timing Improvement Wizard" link for suggestions to correct each problem.

   Rerun Map with "-timing" (ISE process "Perform Timing -Driven
   Packing and Placement"

   Run Multi-Pass Place and Route in PAR using at least 5 "PAR Iterations"
   (ISE process "Multi Pass Place & Route").

   Use the Xilinx "xplorer" script to try special combinations of
   options known to produce very good results.
   See http://www.xilinx.com/ise/implementation/Xplorer.htm for details.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.



Number of Timing Constraints that were not applied: 6

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
* COMP "psb_ta_n" OFFSET = IN 7.3 ns BEFORE | SETUP   |    -2.108ns|     9.408ns|       5|        5104
   COMP "fpga_plb_clk"                      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
* COMP "psb_tea_n" OFFSET = IN 7.3 ns BEFOR | SETUP   |    -2.079ns|     9.379ns|       5|        4959
  E COMP "fpga_plb_clk"                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
* TS_clock_reset_block_clock_reset_block_ap | SETUP   |    -0.439ns|    12.939ns|      38|        6389
  1000_bp_clock_generation_clkplb_i =       | HOLD    |     0.225ns|            |       0|           0
     PERIOD TIMEGRP         "clock_reset_bl |         |            |            |        |            
  ock_clock_reset_block_ap1000_bp_clock_gen |         |            |            |        |            
  eration_clkplb_i"         TS_fpga_plb_clk |         |            |            |        |            
   HIGH 50%                                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
* TS_DCR1 = MAXDELAY FROM TIMEGRP "FFS" THR | SETUP   |    -0.028ns|     8.028ns|       1|          28
  U TIMEGRP "DCR_DATA_GRP" TO TIMEGRP       |         |            |            |        |            
     "CPUS" 8 ns                            |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "psb_dbb_n" OFFSET = IN 7.3 ns BEFOR | SETUP   |     0.022ns|     7.278ns|       0|           0
  E COMP "fpga_plb_clk"                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_DCR2 = MAXDELAY FROM TIMEGRP "CPUS" TH | SETUP   |     0.050ns|     7.950ns|       0|           0
  RU TIMEGRP "DCR_DATA_GRP" TO TIMEGRP      |         |            |            |        |            
      "CPUS" 8 ns                           |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TSCLK2CLK90 = MAXDELAY FROM TIMEGRP "clkp | SETUP   |     0.202ns|     2.673ns|       0|           0
  lb" TO TIMEGRP "ddr_clkplb_90" 2.875      |         |            |            |        |            
      ns                                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "psb_artry_n" OFFSET = IN 7.3 ns BEF | SETUP   |     0.240ns|     7.060ns|       0|           0
  ORE COMP "fpga_plb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_reset_block_clock_reset_block_ap | SETUP   |     0.249ns|     3.917ns|       0|           0
  1000_bp_clock_generation_clkcpu_i =       | HOLD    |     2.433ns|            |       0|           0
     PERIOD TIMEGRP         "clock_reset_bl |         |            |            |        |            


  ock_clock_reset_block_ap1000_bp_clock_gen |         |            |            |        |            
  eration_clkcpu_i"         TS_fpga_plb_clk |         |            |            |        |            
   / 3 HIGH 50%                             |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "psb_dbg_n" OFFSET = IN 7.3 ns BEFOR | SETUP   |     0.294ns|     7.006ns|       0|           0
  E COMP "fpga_plb_clk"                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "psb_abb_n" OFFSET = IN 7.3 ns BEFOR | SETUP   |     0.331ns|     6.969ns|       0|           0
  E COMP "fpga_plb_clk"                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "psb_bg_n" OFFSET = IN 7.3 ns BEFORE | SETUP   |     0.475ns|     6.825ns|       0|           0
   COMP "fpga_plb_clk"                      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "psb_aack_n" OFFSET = IN 7.3 ns BEFO | SETUP   |     0.492ns|     6.808ns|       0|           0
  RE COMP "fpga_plb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<3>" OFFSET = OUT 9 ns AFT | MAXDELAY|     1.289ns|     7.711ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<2>" OFFSET = OUT 9 ns AFT | MAXDELAY|     1.289ns|     7.711ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<0>" OFFSET = OUT 9 ns AFT | MAXDELAY|     1.290ns|     7.710ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<1>" OFFSET = OUT 9 ns AFT | MAXDELAY|     1.290ns|     7.710ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_reset_block_clock_reset_block_ap | SETUP   |     1.729ns|     5.956ns|       0|           0
  1000_bp_clock_generation_ddr_clk_fb_i     | HOLD    |     0.511ns|            |       0|           0
       = PERIOD TIMEGRP         "clock_rese |         |            |            |        |            
  t_block_clock_reset_block_ap1000_bp_clock |         |            |            |        |            
  _generation_ddr_clk_fb_i"         TS_ddr1 |         |            |            |        |            
  _clk_fb PHASE -1.562 ns HIGH 50%          |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<6>" OFFSET = OUT 9 ns AFT | MAXDELAY|     1.739ns|     7.261ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<7>" OFFSET = OUT 9 ns AFT | MAXDELAY|     1.739ns|     7.261ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |           

 |        |            


------------------------------------------------------------------------------------------------------
  COMP "lbus_data<4>" OFFSET = OUT 9 ns AFT | MAXDELAY|     1.768ns|     7.232ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<5>" OFFSET = OUT 9 ns AFT | MAXDELAY|     1.768ns|     7.232ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_we_n" OFFSET = OUT 9 ns AFTER  | MAXDELAY|     1.857ns|     7.143ns|       0|           0
  COMP "fpga_opb_clk"                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_oe_n" OFFSET = OUT 9 ns AFTER  | MAXDELAY|     1.857ns|     7.143ns|       0|           0
  COMP "fpga_opb_clk"                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_DCR3 = MAXDELAY FROM TIMEGRP "CPUS" TH | SETUP   |     1.958ns|     6.042ns|       0|           0
  RU TIMEGRP "DCR_DATA_GRP" TO TIMEGRP      |         |            |            |        |            
      "FFS" 8 ns                            |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<9>" OFFSET = OUT 9 ns AFT | MAXDELAY|     2.719ns|     6.281ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<1>" OFFSET = OUT 9 ns AFT | MAXDELAY|     2.824ns|     6.176ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<0>" OFFSET = OUT 9 ns AFT | MAXDELAY|     2.824ns|     6.176ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<8>" OFFSET = OUT 9 ns AFT | MAXDELAY|     2.895ns|     6.105ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<15>" OFFSET = OUT 9 ns AF | MAXDELAY|     2.990ns|     6.010ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<11>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.016ns|     5.984ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "sysace_cs_n" OFFSET = OUT 9 ns AFTE | MAXDELAY|     3.222ns|     5.778ns|       0|           0
  R COMP "fpga_opb_clk"                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<23>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.238ns|     5.762ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |           

 |        |            


------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<24>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.238ns|     5.762ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<19>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.239ns|     5.761ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<20>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.239ns|     5.761ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<21>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.239ns|     5.761ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<22>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.239ns|     5.761ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "flash_cs_n" OFFSET = OUT 9 ns AFTER | MAXDELAY|     3.259ns|     5.741ns|       0|           0
   COMP "fpga_opb_clk"                      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<9>" OFFSET = OUT 9 ns AFT | MAXDELAY|     3.260ns|     5.740ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<8>" OFFSET = OUT 9 ns AFT | MAXDELAY|     3.260ns|     5.740ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<7>" OFFSET = OUT 9 ns AFT | MAXDELAY|     3.260ns|     5.740ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<6>" OFFSET = OUT 9 ns AFT | MAXDELAY|     3.260ns|     5.740ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<13>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.264ns|     5.736ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<14>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.267ns|     5.733ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<12>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.287ns|     5.713ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
-------------------------------------------------------------------------------

-----------------------


  COMP "lbus_addr<3>" OFFSET = OUT 9 ns AFT | MAXDELAY|     3.300ns|     5.700ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<4>" OFFSET = OUT 9 ns AFT | MAXDELAY|     3.300ns|     5.700ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<5>" OFFSET = OUT 9 ns AFT | MAXDELAY|     3.300ns|     5.700ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<2>" OFFSET = OUT 9 ns AFT | MAXDELAY|     3.300ns|     5.700ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<10>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.308ns|     5.692ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<18>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.458ns|     5.542ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<15>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.458ns|     5.542ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<16>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.458ns|     5.542ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<17>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.458ns|     5.542ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<10>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.654ns|     5.346ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<11>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.702ns|     5.298ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "fpga_config_flash_cs_n" OFFSET = OU | MAXDELAY|     3.777ns|     5.223ns|       0|           0
  T 9 ns AFTER COMP "fpga_opb_clk"          |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<14>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.928ns|     5.072ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<13>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.928ns|     5.072n

s|       0|           0


  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<12>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.928ns|     5.072ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "cpld_cs_n" OFFSET = OUT 9 ns AFTER  | MAXDELAY|     4.299ns|     4.701ns|       0|           0
  COMP "fpga_opb_clk"                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "cpld_bg_n" OFFSET = OUT 9 ns AFTER  | MAXDELAY|     6.161ns|     2.839ns|       0|           0
  COMP "fpga_opb_clk"                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_reset_block_clock_reset_block_ap | SETUP   |    11.011ns|    13.682ns|       0|           0
  1000_bp_clock_generation_clkopb_i =       | HOLD    |     0.457ns|            |       0|           0
     PERIOD TIMEGRP         "clock_reset_bl |         |            |            |        |            
  ock_clock_reset_block_ap1000_bp_clock_gen |         |            |            |        |            
  eration_clkopb_i"         TS_fpga_opb_clk |         |            |            |        |            
   HIGH 50%                                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_CPU_2_PLB_ARB_DCR = MAXDELAY FROM TIME | SETUP   |    21.125ns|     3.875ns|       0|           0
  GRP "CPUS" TO TIMEGRP         "PLB_ARBITE |         |            |            |        |            
  R_DCR" 25 ns                              |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_reset_block_clock_reset_block_ap | N/A     |         N/A|         N/A|     N/A|         N/A
  1000_bp_clock_generation_ddr_clkplb_90_i  |         |            |            |        |            
          = PERIOD TIMEGRP         "clock_r |         |            |            |        |            
  eset_block_clock_reset_block_ap1000_bp_cl |         |            |            |        |            
  ock_generation_ddr_clkplb_90_i"         T |         |            |            |        |            
  S_fpga_plb_clk PHASE 3.125 ns HIGH 50%    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_fpga_opb_clk = PERIOD TIMEGRP "fpga_op | N/A     |         N/A|         N/A|     N/A|         N/A
  b_clk" 25 ns HIGH 50%                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_ddr1_clk_fb = PERIOD TIMEGRP "ddr1_clk | N/A     |         N/A|         N/A|     N/A|         N/A
  _fb" 12.5 ns HIGH 50%                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_CLK90 = PERIOD TIMEGRP "ddr_clkplb_90" | N/A     |         N/A|         N/A|     N/A|         N/A
   12.5 ns HIGH 50%                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_plb_clk = PERIOD TIMEGRP "clkplb" 12.5 | N/A     |         N/A|         N/A|     N/A|         N/A
   ns HIGH 50%                              |         |            |           

 |        |            


------------------------------------------------------------------------------------------------------
  TS_fpga_plb_clk = PERIOD TIMEGRP "fpga_pl | N/A     |         N/A|         N/A|     N/A|         N/A
  b_clk" 12.5 ns HIGH 50%                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------


4 constraints not met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the 
   constraint does not cover any paths or that it has no requested value.


Generating Pad Report.



All signals are completely routed.

Total REAL time to PAR completion: 34 mins 20 secs 
Total CPU time to PAR completion: 34 mins 2 secs 

Peak Memory Usage:  747 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - 49 errors found.

Number of error messages: 0
Number of warning messages: 2
Number of info messages: 0

Writing design to file system.ncd





PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#


Release 9.1.02i - Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp100.nph' in environment
C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp100, package ff1704, speed -6


--------------------------------------------------------------------------------
Release 9.1.02i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp100,-6 (PRODUCTION 1.93 2007-02-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.




Timing summary:
---------------

Timing errors: 49  Score: 16480

Constraints cover 458331 paths, 0 nets, and 48675 connections

Design statistics:
   Minimum period:  13.682ns (Maximum frequency:  73.089MHz)
   Maximum path delay from/to any node:   8.028ns
   Minimum input required time before clock:   9.408ns
   Minimum output required time after clock:   7.711ns


Analysis completed Thu Jun 04 11:54:09 2009
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 25 secs 




xflow done!


*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system


Release 9.1.02i - Bitgen J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp100.nph' in environment
C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp100, package ff1704, speed -6


Opened constraints file system.pcf.

Thu Jun 04 11:54:18 2009

Running DRC.


WARNING:PhysDesignRules:372 - Gated clock. Clock net
   opb_intc_i/opb_intc_i/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/interrupts<6>
   is sourced by a combinatorial pin. This is not good design practice. Use the
   CE pin to control the loading of data into the flip-flop.
INFO:PhysDesignRules:772 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm/clock_
   reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm, consult the
   device Interactive Data Sheet.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin CPMC405CLOCK for the
   comp ppc405_ppcjtag_chain/ppc405_ppcjtag_chain/PPC405_i is not connected to
   the output of a DCM driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin PLBCLK for the comp
   ppc405_ppcjtag_chain/ppc405_ppcjtag_chain/PPC405_i is not connected to the
   output of a DCM driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_ppcjtag_chain/ppc405_ppcjtag_chain/PPC405_i is not connected to
   the output of a DCM driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_ppcjtag_chain/ppc405_ppcjtag_chain/PPC405_i is not connected to
   the output of a DCM driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_i/ppc405_i/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_i/ppc405_i/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
DRC detected 0 errors and 7 warnings.


Creating bit map...


Saving bit stream in "system.bit".


Creating bit mask...


Saving mask bit stream in "system.msk".


Bitstream generation is complete.




Done!

At Local date and time: Thu Jun 04 12:01:29 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/K-new-base/; /usr/bin/make -f system.make init_bram; exit;" started...

/usr/bin/bash: igncr: unknown option name


*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_i EX1_OS/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 38 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 97 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 30 - hwrtos_0 (hwrtos) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...
Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x40000000-0x4000ffff) hwrtos_0	plb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_i for overlap...


Analyzing file EX1_OS/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"EX1_OS/executable.elf" tag ppc405_i  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

At Local date and time: Thu Jun 04 12:18:27 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/K-new-base/; /usr/bin/make -f system.make swclean; exit;" started...

rm -rf ppc405_i/lib/
rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 



/usr/bin/bash: igncr: unknown option name




Done!

At Local date and time: Thu Jun 04 12:18:31 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/K-new-base/; /usr/bin/make -f system.make libs; exit;" started...

/usr/bin/bash: igncr: unknown option name


*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\K-new-base\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...



Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x40000000-0x4000ffff) hwrtos_0	plb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 5
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\opbslave_ext_bridge_v3_10_a\da
   ta\opbslave_ext_bridge_v2_1_0.mpd line 20 - opbslave_ext_bridge_i
   (opbslave_ext_bridge) tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\opbslave_ext_bridge_v3_10_a\da
   ta\opbslave_ext_bridge_v2_1_0.mpd line 21 - opbslave_ext_bridge_i
   (opbslave_ext_bridge) tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32


INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 25 - hwrtos_0 (hwrtos) tool is overriding PARAMETER C_PLB_AWIDTH
   value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 26 - hwrtos_0 (hwrtos) tool is overriding PARAMETER C_PLB_DWIDTH
   value to 64
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 27 - hwrtos_0 (hwrtos) tool is overriding PARAMETER
   C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 28 - hwrtos_0 (hwrtos) tool is overriding PARAMETER
   C_PLB_MID_WIDTH value to 2

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 143 - An example UCF
   for this core is available and must be modified for use in the system. Please
   refer to the EDK Getting Started guide for the location of this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 129 - 4 master(s) : 6
slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 205 - 1 master(s) : 5
slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 338 - 1 master(s) : 2
slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\K-new-base\system.mss line 20 -
   Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\K-new-base\system.mss line 54 -
   PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the intc driver
   has been deprecated.  Any reference to this parameter in the MSS file will be
   ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 143 - No
   Driver Found for instance plb_ddr_controller_i. To avoid seeing this warning,
   assign the appropriate driver or driver "generic 1.00.a " to instance
   plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 169 - No
   Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing this warning,
   assign the appropriate driver or driver "generic 1.00.a " to instance
   plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 306 - No
   Driver Found for instance plb_psb_bridge_i. To avoid seeing this warning,
   assign the appropriate driver or driver "generic 1.00.a " to instance
   plb_psb_bridge_i

  - plb_emc_0
  - hwrtos_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\uCOS-II_v2_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\plbarb_v1_01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\plb2opb_v1_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\opbarb_v1_02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\gpio_v2_01_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\intc_v1_00_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\uartlite_v1_01_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\tmrctr_v1_00_b\ ...



Copying files for driver hwrtos_v1_00_a from
C:\Baseline_9_Working_Folder\K-new-base\drivers\hwrtos_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\hwrtos_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\libsrc\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 



Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling ipif


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling tmrctr


Compiling hwrtos


Compiling cpu_ppc405



Libraries generated in C:\Baseline_9_Working_Folder\K-new-base\ppc405_i\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_ppcjtag_chain\libsrc\standalone_v
1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\K-new-base\ppc405_ppcjtag_chain\libsrc\cpu_ppc405_v
1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\K-new-base\ppc405_ppcjtag_chain\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Thu Jun 04 12:18:56 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/K-new-base/; /usr/bin/make -f system.make program; exit;" started...

/usr/bin/bash: igncr: unknown option name


powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


powerpc-eabi-size EX1_OS/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  29558	    508	  11968	  42034	   a432	EX1_OS/executable.elf





Done!

At Local date and time: Thu Jun 04 12:19:01 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/K-new-base/; /usr/bin/make -f system.make hwclean; exit;" started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp


/usr/bin/bash: igncr: unknown option name




Done!

At Local date and time: Thu Jun 04 12:19:05 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/K-new-base/; /usr/bin/make -f system.make bits; exit;" started...

/usr/bin/bash: igncr: unknown option name


****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp100ff1704-6 -lang vhdl   system.mhs



Release Xilinx EDK 9.1.02 - platgen EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.




Command Line: platgen -p xc2vp100ff1704-6 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x40000000-0x4000ffff) hwrtos_0	plb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 5
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\opbslave_ext_bridge_v3_10_a\da
   ta\opbslave_ext_bridge_v2_1_0.mpd line 20 - opbslave_ext_bridge_i
   (opbslave_ext_bridge) tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\opbslave_ext_bridge_v3_10_a\da
   ta\opbslave_ext_bridge_v2_1_0.mpd line 21 - opbslave_ext_bridge_i
   (opbslave_ext_bridge) tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32


INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 25 - hwrtos_0 (hwrtos) tool is overriding PARAMETER C_PLB_AWIDTH
   value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 26 - hwrtos_0 (hwrtos) tool is overriding PARAMETER C_PLB_DWIDTH
   value to 64
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 27 - hwrtos_0 (hwrtos) tool is overriding PARAMETER
   C_PLB_NUM_MASTERS value to 4
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 28 - hwrtos_0 (hwrtos) tool is overriding PARAMETER
   C_PLB_MID_WIDTH value to 2

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 143 - An example UCF
   for this core is available and must be modified for use in the system. Please
   refer to the EDK Getting Started guide for the location of this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 129 - 4 master(s) : 6
slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 205 - 1 master(s) : 5
slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 338 - 1 master(s) : 2
slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The opb_intc_i core has constraints automatically generated by XPS in implementation/opb_intc_i_wrapper/opb_intc_i_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...



Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 178 - elaborating IP



Writing HDL for elaborated instances ...

Inserting wrapper level ...


Completion time: 7.00 seconds

Constructing platform-level connectivity ...


Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...



Generating synthesis project file ...



Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
IPNAME:clock_reset_block_wrapper INSTANCE:clock_reset_block -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 77 - Running XST
synthesis


IPNAME:ppc405_i_wrapper INSTANCE:ppc405_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 94 - Running XST
synthesis


IPNAME:plb_bus_wrapper INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 129 - Running XST
synthesis


IPNAME:plb_ddr_controller_i_wrapper INSTANCE:plb_ddr_controller_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 143 - Running XST
synthesis


IPNAME:plb_bram_if_cntlr_i_wrapper INSTANCE:plb_bram_if_cntlr_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 169 - Running XST
synthesis


IPNAME:bram_wrapper INSTANCE:bram -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 178 - Running XST
synthesis


IPNAME:plb2opb_bridge_i_wrapper INSTANCE:plb2opb_bridge_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 185 - Running XST
synthesis


IPNAME:opb_bus_wrapper INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 205 - Running XST
synthesis


IPNAME:ap1000_interrupt_interface_i_wrapper
INSTANCE:ap1000_interrupt_interface_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 215 - Running XST
synthesis


IPNAME:opb_intc_i_wrapper INSTANCE:opb_intc_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 251 - Running XST
synthesis


IPNAME:rs232_1_wrapper INSTANCE:rs232_1 -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 262 - Running XST
synthesis


IPNAME:opbslave_ext_bridge_i_wrapper INSTANCE:opbslave_ext_bridge_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 278 - Running XST
synthesis


IPNAME:plb_psb_bridge_i_wrapper INSTANCE:plb_psb_bridge_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 306 - Running XST
synthesis


IPNAME:dcr_bus_wrapper INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 338 - Running XST
synthesis


IPNAME:ppc405_ppcjtag_chain_wrapper INSTANCE:ppc405_ppcjtag_chain -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 343 - Running XST
synthesis


IPNAME:jtagppc_0_wrapper INSTANCE:jtagppc_0 -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 349 - Running XST
synthesis


IPNAME:plb_emc_0_wrapper INSTANCE:plb_emc_0 -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 356 - Running XST
synthesis


IPNAME:opb_gpio_0_wrapper INSTANCE:opb_gpio_0 -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 367 - Running XST
synthesis


IPNAME:opb_timer_0_wrapper INSTANCE:opb_timer_0 -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 377 - Running XST
synthesis


IPNAME:hwrtos_0_wrapper INSTANCE:hwrtos_0 -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 385 - Running XST
synthesis



Running NGCBUILD ...
IPNAME:plb_ddr_controller_i_wrapper INSTANCE:plb_ddr_controller_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 143 - Running NGCBUILD



Command Line: ngcbuild -p xc2vp100ff1704-6 -intstyle silent -sd ..
plb_ddr_controller_i_wrapper.ngc ../plb_ddr_controller_i_wrapper.ngc

Reading NGO file
"C:/Baseline_9_Working_Folder/K-new-base/implementation/plb_ddr_controller_i_wra
pper/plb_ddr_controller_i_wrapper.ngc" ...


Executing edif2ngd -noa
"C:\Baseline_9_Working_Folder\K-new-base\implementation\plb_ddr_controller_i_wra
pper_async_fifo_v4_0.edn" "plb_ddr_controller_i_wrapper_async_fifo_v4_0.ngo"


Release 9.1.02i - edif2ngd J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 9.1.02i edif2ngd J.33
INFO:NgdBuild - Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Writing module to "plb_ddr_controller_i_wrapper_async_fifo_v4_0.ngo"...
Loading design module
"C:\Baseline_9_Working_Folder\K-new-base\implementation\plb_ddr_controller_i_wra
pper\plb_ddr_controller_i_wrapper_async_fifo_v4_0.ngo"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../plb_ddr_controller_i_wrapper.ngc" ...



Writing NGCBUILD log file "../plb_ddr_controller_i_wrapper.blc"...

NGCBUILD done.
IPNAME:opb_intc_i_wrapper INSTANCE:opb_intc_i -
C:\Baseline_9_Working_Folder\K-new-base\system.mhs line 251 - Running NGCBUILD



Command Line: ngcbuild -p xc2vp100ff1704-6 -intstyle silent -uc
opb_intc_i_wrapper.ucf -sd .. opb_intc_i_wrapper.ngc ../opb_intc_i_wrapper.ngc

Reading NGO file
"C:/Baseline_9_Working_Folder/K-new-base/implementation/opb_intc_i_wrapper/opb_i
ntc_i_wrapper.ngc" ...



Applying constraints in "opb_intc_i_wrapper.ucf" to the design...



Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../opb_intc_i_wrapper.ngc" ...

Writing NGCBUILD log file "../opb_intc_i_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 415.00 seconds


Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"


Release 9.1.02i - xst J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"C:\Baseline_9_Working_Folder\K-new-base\pcores\" "C:\EDK\hw\XilinxProcessorIPLib\pcores\" "C:\EDK\hw\XilinxReferenceDesigns\pcores\" }

---- Target Parameters
Target Device                      : xc2vp100ff1704-6
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================


Compiling vhdl file "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" in Library work.
Entity <system> compiled.


Entity <system> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system> in library <work> (architecture <STRUCTURE>).




=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> in library <work> (Architecture <STRUCTURE>).


WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2663: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2671: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2679: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2687: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2695: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2703: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2711: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2719: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2727: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2735: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2743: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2751: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2759: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2767: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2775: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2783: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2791: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2799: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2807: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2815: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2823: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2831: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2839: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2847: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2855: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2863: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2871: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2879: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2887: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2895: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2903: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2911: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2919: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2927: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2935: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2943: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2951: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2959: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2967: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2975: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2983: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2991: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 2999: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3007: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3015: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3023: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3031: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3039: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3047: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3055: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3063: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3071: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3079: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3087: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3095: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3103: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3111: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3119: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3127: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3135: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3143: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3151: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3159: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3167: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3175: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3183: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3191: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3199: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3207: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3215: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3223: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3231: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3239: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3247: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3255: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3263: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3271: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3279: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3287: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3295: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3303: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3311: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3319: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3327: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3335: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3343: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3351: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3359: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3367: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3375: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3383: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3391: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3399: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3407: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3415: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3423: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3431: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3439: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3447: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3455: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3463: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3471: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3479: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3487: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3495: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3503: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3511: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3519: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3527: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3535: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3543: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3551: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3559: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3567: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3575: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3583: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3591: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3599: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3607: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3615: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3623: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3631: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3639: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3647: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3655: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3663: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3671: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3679: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3687: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3695: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3703: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3711: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3719: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3727: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3735: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3743: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3751: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3759: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3767: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3775: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3783: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3791: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3799: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3807: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3815: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3823: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3831: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3839: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3847: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3855: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3863: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3871: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3879: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3887: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3895: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3903: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3911: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3919: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3927: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3935: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3943: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3951: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3959: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3967: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3975: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3983: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3991: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 3999: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4007: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4015: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4023: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4031: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4039: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4047: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4055: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4063: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4071: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4079: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4087: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4095: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4103: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4111: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4119: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4127: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4135: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4143: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4151: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4159: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4167: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4175: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4183: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4191: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd" line 4199: Instantiating black box module <IOBUF>.


Entity <system> analyzed. Unit <system> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================



Performing bidirectional port resolution...



Synthesizing Unit <system>.
    Related source file is "C:/Baseline_9_Working_Folder/K-new-base/hdl/system.vhd".
WARNING:Xst:646 - Signal <plb_bus_PLB_SMBusy<2:3>> is assigned but never used.
WARNING:Xst:646 - Signal <plb_bus_PLB_SMErr<2:3>> is assigned but never used.
Unit <system> synthesized.




=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================



Reading core <../implementation/clock_reset_block_wrapper.ngc>.


Reading core <../implementation/ppc405_i_wrapper.ngc>.


Reading core <../implementation/plb_bus_wrapper.ngc>.


Reading core <../implementation/plb_ddr_controller_i_wrapper.ngc>.


Reading core <../implementation/plb_bram_if_cntlr_i_wrapper.ngc>.


Reading core <../implementation/bram_wrapper.ngc>.


Reading core <../implementation/plb2opb_bridge_i_wrapper.ngc>.


Reading core <../implementation/opb_bus_wrapper.ngc>.


Reading core <../implementation/ap1000_interrupt_interface_i_wrapper.ngc>.
Reading core <../implementation/opb_intc_i_wrapper.ngc>.


Reading core <../implementation/rs232_1_wrapper.ngc>.
Reading core <../implementation/opbslave_ext_bridge_i_wrapper.ngc>.


Reading core <../implementation/plb_psb_bridge_i_wrapper.ngc>.


Reading core <../implementation/dcr_bus_wrapper.ngc>.
Reading core <../implementation/ppc405_ppcjtag_chain_wrapper.ngc>.


Reading core <../implementation/jtagppc_0_wrapper.ngc>.
Reading core <../implementation/plb_emc_0_wrapper.ngc>.


Reading core <../implementation/opb_gpio_0_wrapper.ngc>.
Reading core <../implementation/opb_timer_0_wrapper.ngc>.


Reading core <../implementation/hwrtos_0_wrapper.ngc>.


Loading core <clock_reset_block_wrapper> for timing and area information for instance <clock_reset_block>.
Loading core <ppc405_i_wrapper> for timing and area information for instance <ppc405_i>.
Loading core <plb_bus_wrapper> for timing and area information for instance <plb_bus>.


Loading core <plb_ddr_controller_i_wrapper> for timing and area information for instance <plb_ddr_controller_i>.
Loading core <plb_bram_if_cntlr_i_wrapper> for timing and area information for instance <plb_bram_if_cntlr_i>.
Loading core <bram_wrapper> for timing and area information for instance <bram>.
Loading core <plb2opb_bridge_i_wrapper> for timing and area information for instance <plb2opb_bridge_i>.


Loading core <opb_bus_wrapper> for timing and area information for instance <opb_bus>.
Loading core <ap1000_interrupt_interface_i_wrapper> for timing and area information for instance <ap1000_interrupt_interface_i>.
Loading core <opb_intc_i_wrapper> for timing and area information for instance <opb_intc_i>.
Loading core <rs232_1_wrapper> for timing and area information for instance <rs232_1>.
Loading core <opbslave_ext_bridge_i_wrapper> for timing and area information for instance <opbslave_ext_bridge_i>.
Loading core <plb_psb_bridge_i_wrapper> for timing and area information for instance <plb_psb_bridge_i>.


Loading core <dcr_bus_wrapper> for timing and area information for instance <dcr_bus>.
Loading core <ppc405_ppcjtag_chain_wrapper> for timing and area information for instance <ppc405_ppcjtag_chain>.
Loading core <jtagppc_0_wrapper> for timing and area information for instance <jtagppc_0>.
Loading core <plb_emc_0_wrapper> for timing and area information for instance <plb_emc_0>.
Loading core <opb_gpio_0_wrapper> for timing and area information for instance <opb_gpio_0>.
Loading core <opb_timer_0_wrapper> for timing and area information for instance <opb_timer_0>.
Loading core <hwrtos_0_wrapper> for timing and area information for instance <hwrtos_0>.


Loading device for application Rf_Device from file '2vp100.nph' in environment C:\Xilinx91i.





=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *


=========================================================================



Optimizing unit <system> ...



Mapping all equations...


Building and optimizing final netlist ...


INFO:Xst:2260 - The FF/Latch <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2> in Unit <plb_bus> is equivalent to the following FF/Latch : <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2_1> 
INFO:Xst:2260 - The FF/Latch <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0> in Unit <plb_bus> is equivalent to the following FF/Latch : <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_3> in Unit <plb_bus> is equivalent to the following FF/Latch : <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_3_1> 
INFO:Xst:2260 - The FF/Latch <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1> in Unit <plb_bus> is equivalent to the following FF/Latch : <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_BURST_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[3].WR_DQS_REG> in Unit <plb_ddr_controller_i> is equivalent to the following 3 FFs/Latches : <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[2].WR_DQS_REG> <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[1].WR_DQS_REG> <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[0].WR_DQS_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_CACHLN_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_RST_I> in Unit <plb_ddr_controller_i> is equivalent to the following 3 FFs/Latches : <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_RST_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_RST_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_RST_I> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_OE_REG_I> in Unit <plb_ddr_controller_i> is equivalent to the following 3 FFs/Latches : <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_OE_REG_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_SNGL_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_SNGL_S_H_REG> 


INFO:Xst:2260 - The FF/Latch <plb2opb_bridge_i/Read_inprog> in Unit <plb2opb_bridge_i> is equivalent to the following FF/Latch : <plb2opb_bridge_i/Read_inprog_1> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[15].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[15].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[17].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[17].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[10].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[10].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[1].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[1].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[3].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[3].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[19].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[19].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[12].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[12].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[14].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[14].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[5].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[5].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[7].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[7].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[0].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[0].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[5].IVR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following 15 FFs/Latches : <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[6].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[7].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[8].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[9].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[10].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[11].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[12].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[13].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[14].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[15].IVR_REG_BIT_I>
   <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[16].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[17].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[18].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[19].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[20].IVR_REG_BIT_I> 


INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[16].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[16].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[18].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[18].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[9].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[9].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[10].INTC_DBUS_BIT_I> in Unit <opb_intc_i> is equivalent to the following 10 FFs/Latches : <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[9].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[8].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[7].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[6].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[5].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[4].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[3].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[2].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[1].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[0].INTC_DBUS_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[4].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[4].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[2].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[2].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[11].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[11].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[20].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[20].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[6].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[6].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[13].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[13].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[8].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[8].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opbslave_ext_bridge_i/bridge/flash_cs_n> in Unit <opbslave_ext_bridge_i> is equivalent to the following FF/Latch : <opbslave_ext_bridge_i/bridge/flash_cs_n_1> 
INFO:Xst:2260 - The FF/Latch <opbslave_ext_bridge_i/bridge/current_ext_access_0> in Unit <opbslave_ext_bridge_i> is equivalent to the following 2 FFs/Latches : <opbslave_ext_bridge_i/bridge/current_ext_access_0_1> <opbslave_ext_bridge_i/bridge/current_ext_access_0_2> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_br_n> in Unit <plb_psb_bridge_i> is equivalent to the following FF/Latch : <plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_br_n_int> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full> in Unit <plb_psb_bridge_i> is equivalent to the following FF/Latch : <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full_1> 


INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full_s> in Unit <plb_psb_bridge_i> is equivalent to the following FF/Latch : <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full_s_1> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/PSB_d_T_0> in Unit <plb_psb_bridge_i> is equivalent to the following 63 FFs/Latches : <plb_psb_bridge_i/PSB_d_T_1> <plb_psb_bridge_i/PSB_d_T_2> <plb_psb_bridge_i/PSB_d_T_3> <plb_psb_bridge_i/PSB_d_T_4> <plb_psb_bridge_i/PSB_d_T_5> <plb_psb_bridge_i/PSB_d_T_6> <plb_psb_bridge_i/PSB_d_T_7> <plb_psb_bridge_i/PSB_d_T_8> <plb_psb_bridge_i/PSB_d_T_9> <plb_psb_bridge_i/PSB_d_T_10> <plb_psb_bridge_i/PSB_d_T_11> <plb_psb_bridge_i/PSB_d_T_12> <plb_psb_bridge_i/PSB_d_T_13> <plb_psb_bridge_i/PSB_d_T_14> <plb_psb_bridge_i/PSB_d_T_15> <plb_psb_bridge_i/PSB_d_T_16> <plb_psb_bridge_i/PSB_d_T_17> <plb_psb_bridge_i/PSB_d_T_18> <plb_psb_bridge_i/PSB_d_T_19> <plb_psb_bridge_i/PSB_d_T_20> <plb_psb_bridge_i/PSB_d_T_21> <plb_psb_bridge_i/PSB_d_T_22> <plb_psb_bridge_i/PSB_d_T_23> <plb_psb_bridge_i/PSB_d_T_24> <plb_psb_bridge_i/PSB_d_T_25> <plb_psb_bridge_i/PSB_d_T_26> <plb_psb_bridge_i/PSB_d_T_27> <plb_psb_bridge_i/PSB_d_T_28> <plb_psb_bridge_i/PSB_d_T_29> <plb_psb_bridge_i/PSB_d_T_30>
   <plb_psb_bridge_i/PSB_d_T_31> <plb_psb_bridge_i/PSB_d_T_32> <plb_psb_bridge_i/PSB_d_T_33> <plb_psb_bridge_i/PSB_d_T_34> <plb_psb_bridge_i/PSB_d_T_35> <plb_psb_bridge_i/PSB_d_T_36> <plb_psb_bridge_i/PSB_d_T_37> <plb_psb_bridge_i/PSB_d_T_38> <plb_psb_bridge_i/PSB_d_T_39> <plb_psb_bridge_i/PSB_d_T_40> <plb_psb_bridge_i/PSB_d_T_41> <plb_psb_bridge_i/PSB_d_T_42> <plb_psb_bridge_i/PSB_d_T_43> <plb_psb_bridge_i/PSB_d_T_44> <plb_psb_bridge_i/PSB_d_T_45> <plb_psb_bridge_i/PSB_d_T_46> <plb_psb_bridge_i/PSB_d_T_47> <plb_psb_bridge_i/PSB_d_T_48> <plb_psb_bridge_i/PSB_d_T_49> <plb_psb_bridge_i/PSB_d_T_50> <plb_psb_bridge_i/PSB_d_T_51> <plb_psb_bridge_i/PSB_d_T_52> <plb_psb_bridge_i/PSB_d_T_53> <plb_psb_bridge_i/PSB_d_T_54> <plb_psb_bridge_i/PSB_d_T_55> <plb_psb_bridge_i/PSB_d_T_56> <plb_psb_bridge_i/PSB_d_T_57> <plb_psb_bridge_i/PSB_d_T_58> <plb_psb_bridge_i/PSB_d_T_59> <plb_psb_bridge_i/PSB_d_T_60> <plb_psb_bridge_i/PSB_d_T_61> <plb_psb_bridge_i/PSB_d_T_62> <plb_psb_bridge_i/PSB_d_T_63> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_abb_n_o_reg> in Unit <plb_psb_bridge_i> is equivalent to the following 42 FFs/Latches : <plb_psb_bridge_i/PSB_tt_T_0> <plb_psb_bridge_i/PSB_tt_T_1> <plb_psb_bridge_i/PSB_tt_T_2> <plb_psb_bridge_i/PSB_tt_T_3> <plb_psb_bridge_i/PSB_tt_T_4> <plb_psb_bridge_i/PSB_tsiz_T_0> <plb_psb_bridge_i/PSB_tsiz_T_1> <plb_psb_bridge_i/PSB_tsiz_T_2> <plb_psb_bridge_i/PSB_tsiz_T_3> <plb_psb_bridge_i/PSB_tbst_n_T> <plb_psb_bridge_i/PSB_a_T_0> <plb_psb_bridge_i/PSB_a_T_1> <plb_psb_bridge_i/PSB_a_T_2> <plb_psb_bridge_i/PSB_a_T_3> <plb_psb_bridge_i/PSB_a_T_4> <plb_psb_bridge_i/PSB_a_T_5> <plb_psb_bridge_i/PSB_a_T_6> <plb_psb_bridge_i/PSB_a_T_7> <plb_psb_bridge_i/PSB_a_T_8> <plb_psb_bridge_i/PSB_a_T_9> <plb_psb_bridge_i/PSB_a_T_10> <plb_psb_bridge_i/PSB_a_T_11> <plb_psb_bridge_i/PSB_a_T_12> <plb_psb_bridge_i/PSB_a_T_13> <plb_psb_bridge_i/PSB_a_T_14> <plb_psb_bridge_i/PSB_a_T_15> <plb_psb_bridge_i/PSB_a_T_16> <plb_psb_bridge_i/PSB_a_T_17>
   <plb_psb_bridge_i/PSB_a_T_18> <plb_psb_bridge_i/PSB_a_T_19> <plb_psb_bridge_i/PSB_a_T_20> <plb_psb_bridge_i/PSB_a_T_21> <plb_psb_bridge_i/PSB_a_T_22> <plb_psb_bridge_i/PSB_a_T_23> <plb_psb_bridge_i/PSB_a_T_24> <plb_psb_bridge_i/PSB_a_T_25> <plb_psb_bridge_i/PSB_a_T_26> <plb_psb_bridge_i/PSB_a_T_27> <plb_psb_bridge_i/PSB_a_T_28> <plb_psb_bridge_i/PSB_a_T_29> <plb_psb_bridge_i/PSB_a_T_30> <plb_psb_bridge_i/PSB_a_T_31> 
INFO:Xst:2260 - The FF/Latch <opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> in Unit <opb_timer_0> is equivalent to the following FF/Latch : <opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> 
INFO:Xst:2260 - The FF/Latch <hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/SIZE_FF_GEN[0].FF_I> in Unit <hwrtos_0> is equivalent to the following 2 FFs/Latches : <hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/SIZE_FF_GEN[2].FF_I> <hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/SIZE_FF_GEN[3].FF_I> 


INFO:Xst:2260 - The FF/Latch <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_busy_i> in Unit <hwrtos_0> is equivalent to the following FF/Latch : <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_busy_i_1> 
INFO:Xst:2260 - The FF/Latch <hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/TYPE_FF_GEN[0].FF_I> in Unit <hwrtos_0> is equivalent to the following 2 FFs/Latches : <hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/TYPE_FF_GEN[1].FF_I> <hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/TYPE_FF_GEN[2].FF_I> 
INFO:Xst:2260 - The FF/Latch <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2> in Unit <plb_bus> is equivalent to the following FF/Latch : <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2_1> 
INFO:Xst:2260 - The FF/Latch <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0> in Unit <plb_bus> is equivalent to the following FF/Latch : <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_3> in Unit <plb_bus> is equivalent to the following FF/Latch : <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_3_1> 
INFO:Xst:2260 - The FF/Latch <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1> in Unit <plb_bus> is equivalent to the following FF/Latch : <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_BURST_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[3].WR_DQS_REG> in Unit <plb_ddr_controller_i> is equivalent to the following 3 FFs/Latches : <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[2].WR_DQS_REG> <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[1].WR_DQS_REG> <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[0].WR_DQS_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_CACHLN_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_RST_I> in Unit <plb_ddr_controller_i> is equivalent to the following 3 FFs/Latches : <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_RST_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_RST_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_RST_I> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_OE_REG_I> in Unit <plb_ddr_controller_i> is equivalent to the following 3 FFs/Latches : <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_OE_REG_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> 


INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_SNGL_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb2opb_bridge_i/Read_inprog> in Unit <plb2opb_bridge_i> is equivalent to the following FF/Latch : <plb2opb_bridge_i/Read_inprog_1> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[10].INTC_DBUS_BIT_I> in Unit <opb_intc_i> is equivalent to the following 10 FFs/Latches : <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[9].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[8].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[7].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[6].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[5].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[4].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[3].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[2].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[1].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[0].INTC_DBUS_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[9].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[9].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[10].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[10].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[5].IVR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following 15 FFs/Latches : <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[6].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[7].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[8].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[9].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[10].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[11].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[12].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[13].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[14].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[15].IVR_REG_BIT_I>
   <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[16].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[17].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[18].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[19].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[20].IVR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[12].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[12].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[3].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[3].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[4].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[4].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[5].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[5].MASKED_INTS_REG_BIT_I> 


INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[11].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[11].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[17].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[17].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[18].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[18].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[19].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[19].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[0].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[0].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[1].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[1].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[6].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[6].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[13].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[13].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[8].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[8].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[14].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[14].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[15].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[15].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[20].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[20].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[16].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[16].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[2].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[2].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[7].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[7].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opbslave_ext_bridge_i/bridge/current_ext_access_0> in Unit <opbslave_ext_bridge_i> is equivalent to the following 2 FFs/Latches : <opbslave_ext_bridge_i/bridge/current_ext_access_0_1> <opbslave_ext_bridge_i/bridge/current_ext_access_0_2> 


INFO:Xst:2260 - The FF/Latch <opbslave_ext_bridge_i/bridge/flash_cs_n> in Unit <opbslave_ext_bridge_i> is equivalent to the following FF/Latch : <opbslave_ext_bridge_i/bridge/flash_cs_n_1> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_br_n> in Unit <plb_psb_bridge_i> is equivalent to the following FF/Latch : <plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_br_n_int> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full> in Unit <plb_psb_bridge_i> is equivalent to the following FF/Latch : <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full_1> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full_s> in Unit <plb_psb_bridge_i> is equivalent to the following FF/Latch : <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full_s_1> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/PSB_d_T_0> in Unit <plb_psb_bridge_i> is equivalent to the following 63 FFs/Latches : <plb_psb_bridge_i/PSB_d_T_1> <plb_psb_bridge_i/PSB_d_T_2> <plb_psb_bridge_i/PSB_d_T_3> <plb_psb_bridge_i/PSB_d_T_4> <plb_psb_bridge_i/PSB_d_T_5> <plb_psb_bridge_i/PSB_d_T_6> <plb_psb_bridge_i/PSB_d_T_7> <plb_psb_bridge_i/PSB_d_T_8> <plb_psb_bridge_i/PSB_d_T_9> <plb_psb_bridge_i/PSB_d_T_10> <plb_psb_bridge_i/PSB_d_T_11> <plb_psb_bridge_i/PSB_d_T_12> <plb_psb_bridge_i/PSB_d_T_13> <plb_psb_bridge_i/PSB_d_T_14> <plb_psb_bridge_i/PSB_d_T_15> <plb_psb_bridge_i/PSB_d_T_16> <plb_psb_bridge_i/PSB_d_T_17> <plb_psb_bridge_i/PSB_d_T_18> <plb_psb_bridge_i/PSB_d_T_19> <plb_psb_bridge_i/PSB_d_T_20> <plb_psb_bridge_i/PSB_d_T_21> <plb_psb_bridge_i/PSB_d_T_22> <plb_psb_bridge_i/PSB_d_T_23> <plb_psb_bridge_i/PSB_d_T_24> <plb_psb_bridge_i/PSB_d_T_25> <plb_psb_bridge_i/PSB_d_T_26> <plb_psb_bridge_i/PSB_d_T_27> <plb_psb_bridge_i/PSB_d_T_28> <plb_psb_bridge_i/PSB_d_T_29> <plb_psb_bridge_i/PSB_d_T_30>
   <plb_psb_bridge_i/PSB_d_T_31> <plb_psb_bridge_i/PSB_d_T_32> <plb_psb_bridge_i/PSB_d_T_33> <plb_psb_bridge_i/PSB_d_T_34> <plb_psb_bridge_i/PSB_d_T_35> <plb_psb_bridge_i/PSB_d_T_36> <plb_psb_bridge_i/PSB_d_T_37> <plb_psb_bridge_i/PSB_d_T_38> <plb_psb_bridge_i/PSB_d_T_39> <plb_psb_bridge_i/PSB_d_T_40> <plb_psb_bridge_i/PSB_d_T_41> <plb_psb_bridge_i/PSB_d_T_42> <plb_psb_bridge_i/PSB_d_T_43> <plb_psb_bridge_i/PSB_d_T_44> <plb_psb_bridge_i/PSB_d_T_45> <plb_psb_bridge_i/PSB_d_T_46> <plb_psb_bridge_i/PSB_d_T_47> <plb_psb_bridge_i/PSB_d_T_48> <plb_psb_bridge_i/PSB_d_T_49> <plb_psb_bridge_i/PSB_d_T_50> <plb_psb_bridge_i/PSB_d_T_51> <plb_psb_bridge_i/PSB_d_T_52> <plb_psb_bridge_i/PSB_d_T_53> <plb_psb_bridge_i/PSB_d_T_54> <plb_psb_bridge_i/PSB_d_T_55> <plb_psb_bridge_i/PSB_d_T_56> <plb_psb_bridge_i/PSB_d_T_57> <plb_psb_bridge_i/PSB_d_T_58> <plb_psb_bridge_i/PSB_d_T_59> <plb_psb_bridge_i/PSB_d_T_60> <plb_psb_bridge_i/PSB_d_T_61> <plb_psb_bridge_i/PSB_d_T_62> <plb_psb_bridge_i/PSB_d_T_63> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_abb_n_o_reg> in Unit <plb_psb_bridge_i> is equivalent to the following 42 FFs/Latches : <plb_psb_bridge_i/PSB_tt_T_0> <plb_psb_bridge_i/PSB_tt_T_1> <plb_psb_bridge_i/PSB_tt_T_2> <plb_psb_bridge_i/PSB_tt_T_3> <plb_psb_bridge_i/PSB_tt_T_4> <plb_psb_bridge_i/PSB_tsiz_T_0> <plb_psb_bridge_i/PSB_tsiz_T_1> <plb_psb_bridge_i/PSB_tsiz_T_2> <plb_psb_bridge_i/PSB_tsiz_T_3> <plb_psb_bridge_i/PSB_tbst_n_T> <plb_psb_bridge_i/PSB_a_T_0> <plb_psb_bridge_i/PSB_a_T_1> <plb_psb_bridge_i/PSB_a_T_2> <plb_psb_bridge_i/PSB_a_T_3> <plb_psb_bridge_i/PSB_a_T_4> <plb_psb_bridge_i/PSB_a_T_5> <plb_psb_bridge_i/PSB_a_T_6> <plb_psb_bridge_i/PSB_a_T_7> <plb_psb_bridge_i/PSB_a_T_8> <plb_psb_bridge_i/PSB_a_T_9> <plb_psb_bridge_i/PSB_a_T_10> <plb_psb_bridge_i/PSB_a_T_11> <plb_psb_bridge_i/PSB_a_T_12> <plb_psb_bridge_i/PSB_a_T_13> <plb_psb_bridge_i/PSB_a_T_14> <plb_psb_bridge_i/PSB_a_T_15> <plb_psb_bridge_i/PSB_a_T_16> <plb_psb_bridge_i/PSB_a_T_17>
   <plb_psb_bridge_i/PSB_a_T_18> <plb_psb_bridge_i/PSB_a_T_19> <plb_psb_bridge_i/PSB_a_T_20> <plb_psb_bridge_i/PSB_a_T_21> <plb_psb_bridge_i/PSB_a_T_22> <plb_psb_bridge_i/PSB_a_T_23> <plb_psb_bridge_i/PSB_a_T_24> <plb_psb_bridge_i/PSB_a_T_25> <plb_psb_bridge_i/PSB_a_T_26> <plb_psb_bridge_i/PSB_a_T_27> <plb_psb_bridge_i/PSB_a_T_28> <plb_psb_bridge_i/PSB_a_T_29> <plb_psb_bridge_i/PSB_a_T_30> <plb_psb_bridge_i/PSB_a_T_31> 


INFO:Xst:2260 - The FF/Latch <opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> in Unit <opb_timer_0> is equivalent to the following FF/Latch : <opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> 
INFO:Xst:2260 - The FF/Latch <hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/SIZE_FF_GEN[0].FF_I> in Unit <hwrtos_0> is equivalent to the following 2 FFs/Latches : <hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/SIZE_FF_GEN[2].FF_I> <hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/SIZE_FF_GEN[3].FF_I> 
INFO:Xst:2260 - The FF/Latch <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_busy_i> in Unit <hwrtos_0> is equivalent to the following FF/Latch : <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_busy_i_1> 
INFO:Xst:2260 - The FF/Latch <hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/TYPE_FF_GEN[0].FF_I> in Unit <hwrtos_0> is equivalent to the following 2 FFs/Latches : <hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/TYPE_FF_GEN[1].FF_I> <hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/TYPE_FF_GEN[2].FF_I> 



Final Macro Processing ...



=========================================================================
Final Register Report

Found no macro
=========================================================================



=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 261

Cell Usage :
# BELS                             : 11712
#      BUF                         : 1
#      GND                         : 21
#      INV                         : 177
#      LUT1                        : 236
#      LUT2                        : 762
#      LUT2_D                      : 34
#      LUT2_L                      : 21
#      LUT3                        : 2004
#      LUT3_D                      : 88
#      LUT3_L                      : 48
#      LUT4                        : 5097
#      LUT4_D                      : 150
#      LUT4_L                      : 282
#      MULT_AND                    : 47
#      MUXCY                       : 1112
#      MUXCY_D                     : 8
#      MUXCY_L                     : 184
#      MUXF5                       : 628
#      MUXF6                       : 92
#      VCC                         : 23
#      XORCY                       : 697
# FlipFlops/Latches                : 7192
#      FD                          : 184
#      FD_1                        : 5
#      FDC                         : 592
#      FDCE                        : 1318
#      FDCPE                       : 4
#      FDDRRSE                     : 42
#      FDE                         : 207
#      FDP                         : 165
#      FDPE                        : 68
#      FDR                         : 1765
#      FDR_1                       : 4
#      FDRE                        : 2309
#      FDRS                        : 192
#      FDRS_1                      : 1
#      FDRSE                       : 125
#      FDS                         : 110
#      FDS_1                       : 8
#      FDSE                        : 93
# RAMS                             : 206
#      RAM16X1D                    : 174
#      RAMB16_S2_S2                : 32
# Shift Registers                  : 322
#      SRL16                       : 43
#      SRL16E                      : 279
# Clock Buffers                    : 5
#      BUFG                        : 5
# IO Buffers                       : 261
#      IBUF                        : 25
#      IBUFG                       : 3
#      IOBUF                       : 193
#      OBUF                        : 40
# DCMs                             : 3
#      DCM                         : 3
# Others                           : 3
#      JTAGPPC                     : 1
#      PPC405                      : 2
=========================================================================



Device utilization summary:
---------------------------

Selected Device : 2vp100ff1704-6 

 Number of Slices:                    6662  out of  44096    15%  
 Number of Slice Flip Flops:          6966  out of  88192     7%  
 Number of 4 input LUTs:              9569  out of  88192    10%  
    Number used as logic:             8899
    Number used as Shift registers:    322
    Number used as RAMs:               348
 Number of IOs:                        261
 Number of bonded IOBs:                258  out of   1040    24%  
    IOB Flip Flops:                    226
 Number of BRAMs:                       32  out of    444     7%  
 Number of GCLKs:                        5  out of     16    31%  
 Number of PPC405s:                      2  out of      2   100%  
 Number of DCMs:                         3  out of     12    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------




=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                 | Clock buffer(FF name)                                                                                                                                                                   | Load  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
fpga_plb_clk                                                                                                                                                 | clock_reset_block/ap1000_bp_clock_generation/plb_dcm:CLK0                                                                                                                               | 6229  |
fpga_opb_clk                                                                                                                                                 | clock_reset_block/ap1000_bp_clock_generation/opb_dcm:CLK0                                                                                                                               | 1254  |
fpga_plb_clk                                                                                                                                                 | clock_reset_block/ap1000_bp_clock_generation/plb_dcm:CLKFX                                                                                                                              | 1     |
fpga_plb_clk                                                                                                                                                 | clock_reset_block/ap1000_bp_clock_generation/plb_dcm:CLK90                                                                                                                              | 16    |
ddr1_clk_fb                                                                                                                                                  | clock_reset_block/ap1000_bp_clock_generation/ddrfb_dcm:CLK0                                                                                                                             | 254   |
plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/N0                                                           | NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU173)                                                                             | 2     |
plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/N0                                                           | NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU173)                                                                             | 2     |
plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/N0                                                           | NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU280)                                                                             | 2     |


plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/N0                                                           | NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU280)                                                                             | 2     |
net_gnd0                                                                                                                                                     | NONE(bram/bram/ramb16_s2_s2_1)                                                                                                                                                          | 33    |
opb_intc_i/opb_intc_i/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/interrupts<6>(opb_intc_i/opb_intc_i/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/interrupts<6>1:O)| NONE(*)(opb_intc_i/opb_intc_i/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/DETECT_INTR_I/INTR_DETECT_GEN[6].EDGE_DETECT_GEN.EDGE_DET_BIT_I/KIND_OF_EDGE_I/RISING_EDGE_GEN.RISING_EDGE_DET_I)| 1     |
-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                           | Buffer(FF name)                                                                                                                                                                      | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
plb_bus/PLB_Rst(plb_bus/plb_bus/POR_FF2_I:Q)                                                                                                                                                             | NONE(plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/be_1_0)                                                                                                        | 1782  |
plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/fifo_rst(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/fifo_rst:Q)                                               | NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU114)                                                                          | 120   |
plb2opb_bridge_i/plb2opb_bridge_i/PLB_abort_regd_clear(plb2opb_bridge_i/plb2opb_bridge_i/I_PLB_abort_regd_clear:O)                                                                                       | NONE(plb2opb_bridge_i/plb2opb_bridge_i/I_PLB_abort_Reg)                                                                                                                              | 1     |


plb2opb_bridge_i/BGO_SSize<0>(plb2opb_bridge_i/XST_GND:G)                                                                                                                                                | NONE(plb2opb_bridge_i/plb2opb_bridge_i/I_PLB_abort_Reg)                                                                                                                              | 4     |
plb2opb_bridge_i/plb2opb_bridge_i/OPBside_reset_Read_inprog_negedge_regd(plb2opb_bridge_i/plb2opb_bridge_i/I_OPBside_reset_Read_inprog_negedge_regd:O)                                                   | NONE(plb2opb_bridge_i/plb2opb_bridge_i/I_Read_inprog_negedge_Reg)                                                                                                                    | 1     |
clock_reset_block/clock_reset_block/plb_dcm_rst(clock_reset_block/clock_reset_block/ap1000_bp_reset_generation/async_fpga_rst_n_inv11_INV_0:O)                                                           | NONE(clock_reset_block/clock_reset_block/ap1000_bp_reset_generation/FPGA_rst_n)                                                                                                      | 3     |
opb_bus/OPB_Rst(opb_bus/opb_bus/POR_FF_I:Q)                                                                                                                                                              | NONE(opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/EXTo_addr_20)                                                                                                                | 223   |
rs232_1/rs232_1/OPB_UARTLITE_Core_I/reset_RX_FIFO(rs232_1/rs232_1/OPB_UARTLITE_Core_I/reset_RX_FIFO:Q)                                                                                                   | NONE(rs232_1/rs232_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/data_Exists_I)                                                                                                 | 1     |
plb2opb_bridge_i/plb2opb_bridge_i/PLBside_reset_OPB_timeout_onRd(plb2opb_bridge_i/plb2opb_bridge_i/I_OPB_timeout_side_Reg_CLR:O)                                                                         | NONE(plb2opb_bridge_i/plb2opb_bridge_i/I_OPB_timeout_Reg)                                                                                                                            | 1     |
plb2opb_bridge_i/plb2opb_bridge_i/PLBside_reset_OPB_retry_onRd(plb2opb_bridge_i/plb2opb_bridge_i/I_B_side_Reg_CLR:O)                                                                                     | NONE(plb2opb_bridge_i/plb2opb_bridge_i/I_A_side_Reg)                                                                                                                                 | 1     |
rs232_1/rs232_1/OPB_UARTLITE_Core_I/reset_TX_FIFO(rs232_1/rs232_1/OPB_UARTLITE_Core_I/reset_TX_FIFO:Q)                                                                                                   | NONE(rs232_1/rs232_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/data_Exists_I)                                                                                                 | 1     |
plb_ddr_controller_i/Sl_rdWdAddr<3>(plb_ddr_controller_i/XST_GND:G)                                                                                                                                      | NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/IO_REG_I/INPUT_DQS_REG_GEN[2].RDDQS_REG)                                                                                   | 4     |
plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/N0(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/GND:G)| NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU173)                                                                          | 2     |
plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/N0(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/GND:G)| NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU173)                                                                          | 2     |


plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/N0(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/GND:G)| NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU280)                                                                          | 2     |
plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/N0(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/GND:G)| NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU280)                                                                          | 2     |
opb_intc_i/opb_intc_i/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/clear<6>(opb_intc_i/opb_intc_i/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/clear<6>1:O)                                                      | NONE(opb_intc_i/opb_intc_i/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/DETECT_INTR_I/INTR_DETECT_GEN[6].EDGE_DETECT_GEN.EDGE_DET_BIT_I/KIND_OF_EDGE_I/RISING_EDGE_GEN.RISING_EDGE_DET_I)| 1     |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 23.505ns (Maximum Frequency: 42.544MHz)
   Minimum input arrival time before clock: 5.920ns
   Maximum output required time after clock: 4.706ns
   Maximum combinational path delay: 4.237ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_plb_clk'
  Clock period: 23.505ns (frequency: 42.544MHz)
  Total number of paths / destination ports: 455004 / 15539
-------------------------------------------------------------------------
Delay:               5.876ns (Levels of Logic = 9)
  Source:            plb_bus/plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/dcr_read_d1 (FF)
  Destination:       ppc405_i/ppc405_i/PPC405_i (CPU)
  Source Clock:      fpga_plb_clk rising
  Destination Clock: fpga_plb_clk rising 4.0X

  Data Path: plb_bus/plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/dcr_read_d1 to ppc405_i/ppc405_i/PPC405_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.374   0.610  plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/dcr_read_d1 (plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/dcr_read_d1)
     LUT2:I0->O            1   0.313   0.390  plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/dcr_address_valid1 (plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/dcr_address_valid)
     MUXCY:CI->O           3   0.751   0.495  plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/MULTI_DEVADDR_BITS_GEN.DCR_BASEADDR_DECODE_I/XST_WA.GEN_DECODE[0].MUXCY_I (plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/dcr_plb_access)
     LUT3:I2->O           32   0.313   0.933  plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/PLB_dcrDBus<0>11 (plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/N110)
     LUT3:I0->O            2   0.313   0.473  plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/PLB_dcrDBus<14>1 (PLB_dcrDBus<14>)
     end scope: 'plb_bus'
     begin scope: 'dcr_bus'
     end scope: 'dcr_bus'
     begin scope: 'plb2opb_bridge_i'
     LUT3:I2->O            0   0.313   0.000  plb2opb_bridge_i/INCLUDE_DCR_GEN.BEAR_BESR_I/BGO_dcrDBus<14>1 (BGO_dcrDBus<14>)
     end scope: 'plb2opb_bridge_i'
     begin scope: 'dcr_bus'
     end scope: 'dcr_bus'
     begin scope: 'ppc405_i'
     PPC405:DCRC405DBUSIN14        0.599          ppc405_i/PPC405_i
    ----------------------------------------


    Total                      5.876ns (2.975ns logic, 2.901ns route)
                                       (50.6% logic, 49.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_opb_clk'
  Clock period: 7.648ns (frequency: 130.760MHz)
  Total number of paths / destination ports: 40013 / 2601
-------------------------------------------------------------------------
Delay:               7.648ns (Levels of Logic = 11)
  Source:            plb2opb_bridge_i/plb2opb_bridge_i/OPB_IF_I/BGO_select_fdrse (FF)
  Destination:       plb2opb_bridge_i/plb2opb_bridge_i/OPB_IF_I/bgi_trans_abort_i (FF)
  Source Clock:      fpga_opb_clk rising
  Destination Clock: fpga_opb_clk rising

  Data Path: plb2opb_bridge_i/plb2opb_bridge_i/OPB_IF_I/BGO_select_fdrse to plb2opb_bridge_i/plb2opb_bridge_i/OPB_IF_I/bgi_trans_abort_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRSE:C->Q           34   0.374   0.909  plb2opb_bridge_i/OPB_IF_I/BGO_select_fdrse (BGO_select)
     end scope: 'plb2opb_bridge_i'
     begin scope: 'opb_bus'
     end scope: 'opb_bus'
     begin scope: 'opb_gpio_0'
     LUT2:I1->O            1   0.313   0.533  opb_gpio_0/OPB_IPIF_I/OPB_BAM_I/Sln_xferAck1 (Sln_xferAck)
     end scope: 'opb_gpio_0'
     begin scope: 'opb_bus'
     LUT4:I0->O            1   0.313   0.000  opb_bus/ARBITER_HAS_PROC_INTF.OPB_xferAck_I/Y_0_or00001 (N152)
     MUXF5:I0->O          15   0.340   0.849  opb_bus/ARBITER_HAS_PROC_INTF.OPB_xferAck_I/Y_0_or0000_f5 (OPB_xferAck)
     end scope: 'opb_bus'
     begin scope: 'plb2opb_bridge_i'
     LUT2_D:I1->O          1   0.313   0.440  plb2opb_bridge_i/OPB_IF_I/BGO_select_ce_and000011 (plb2opb_bridge_i/OPB_IF_I/OPB_xfer_rd_addr_and0000)
     LUT4:I3->O           72   0.313   0.857  plb2opb_bridge_i/OPB_IF_I/OPB_xfer_rd_addr<1>1 (plb2opb_bridge_i/opb_xfer_rd_addr<1>)
     RAM16X1D:DPRA2->DPO    2   0.313   0.495  plb2opb_bridge_i/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[68].DPRAM_I (plb2opb_bridge_i/dout_XFER_RNW)
     LUT4:I3->O            1   0.313   0.390  plb2opb_bridge_i/OPB_IF_I/bgi_trans_abort_i_or0000 (plb2opb_bridge_i/OPB_IF_I/bgi_trans_abort_i_or0000)
     FDR:R                     0.583          plb2opb_bridge_i/OPB_IF_I/bgi_trans_abort_i
    ----------------------------------------
    Total                      7.648ns (3.175ns logic, 4.473ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ddr1_clk_fb'
  Clock period: 3.383ns (frequency: 295.552MHz)
  Total number of paths / destination ports: 1204 / 628
-------------------------------------------------------------------------
Delay:               3.383ns (Levels of Logic = 6)
  Source:            plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU237 (FF)
  Destination:       plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU292 (FF)
  Source Clock:      ddr1_clk_fb rising
  Destination Clock: ddr1_clk_fb rising

  Data Path: plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU237 to plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU292
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.374   0.610  BU237 (N812)
     LUT4:I0->O            1   0.313   0.000  BU278 (N1797)
     MUXCY:S->O            1   0.377   0.000  BU279 (N1801)
     MUXCY:CI->O           1   0.041   0.000  BU282 (N1800)
     MUXCY:CI->O           1   0.041   0.000  BU285 (N1799)
     MUXCY_D:CI->LO        0   0.525

   0.000  BU288 (N1798)
     XORCY:CI->O           1   0.868   0.000  BU291 (N1804)
     FDPE:D                    0.234          BU292
    ----------------------------------------
    Total                      3.383ns (2.773ns logic, 0.610ns route)
                                       (82.0% logic, 18.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ddr1_clk_fb'
  Total number of paths / destination ports: 68 / 68
-------------------------------------------------------------------------
Offset:              1.598ns (Levels of Logic = 2)
  Source:            ddr1_dq<0> (PAD)
  Destination:       plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/IO_REG_I/INPUT_DDR_REGS_GEN[31].RDDATA_LOREG (FF)
  Destination Clock: ddr1_clk_fb falling

  Data Path: ddr1_dq<0> to plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/IO_REG_I/INPUT_DDR_REGS_GEN[31].RDDATA_LOREG
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   0.919   0.445  iobuf_79 (ddr1_dq_I<0>)
     begin scope: 'plb_ddr_controller_i'
     FDCE:D                    0.234          plb_ddr_controller_i/DDR_CTRL_I/IO_REG_I/INPUT_DDR_REGS_GEN[31].RDDATA_LOREG
    ----------------------------------------
    Total                      1.598ns (1.153ns logic, 0.445ns route)
                                       (72.2% logic, 27.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_opb_clk'
  Total number of paths / destination ports: 46 / 46
-------------------------------------------------------------------------
Offset:              2.895ns (Levels of Logic = 4)
  Source:            fpga_test_switch_0 (PAD)
  Destination:       opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/opb_out_read_data_23 (FF)
  Destination Clock: fpga_opb_clk rising

  Data Path: fpga_test_switch_0 to opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/opb_out_read_data_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.919   0.610  fpga_test_switch_0_IBUF (fpga_test_switch_0_IBUF)
     begin scope: 'opbslave_ext_bridge_i'
     LUT4:I0->O            1   0.313   0.506  opbslave_ext_bridge_i/bridge/opb_out_read_data_23_mux00007 (opbslave_ext_bridge_i/bridge/opb_out_read_data_23_mux0000_map3)
     LUT4:I1->O            1   0.313   0.000  opbslave_ext_bridge_i/bridge/opb_out_read_data_23_mux000018 (opbslave_ext_bridge_i/bridge/opb_out_read_data_23_mux0000)
     FDC:D                     0.234          opbslave_ext_bridge_i/bridge/opb_out_read_data_23
    ----------------------------------------
    Total                      2.895ns (1.779ns logic, 1.116ns route)
                                       (61.5% logic, 38.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_plb_clk'
  Total number of paths / destination ports: 1293 / 404
-------------------------------------------------------------------------
Offset:              5.920ns (Levels of Logic = 7)
  Source:            psb_ta_n (PAD)
  Destination:       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_ta_unreg_cnt_0 (FF)
  Destination Clock: fpga_plb_clk rising

  Data Path: psb_ta_n to plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_ta_unreg_cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O         259   0.919   1.285  iobuf_118 (psb_ta_n_I)
     begin scope: 'plb_psb_bridge_i'
     LUT2:I1->O            1   0.313

   0.418  plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/deassert_dbb_no_error_or0000_SW0 (N7347)
     LUT4:I2->O            3   0.313   0.495  plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/deassert_dbb_no_error_or0000 (debug_bus<3>)
     LUT3_D:I2->O          5   0.313   0.531  plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_dbb_n_en_or00001 (plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_dbb_n_en_or0000)
     LUT3:I2->O            2   0.313   0.473  plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_dbb_n_o1 (debug_bus<4>)
     LUT3:I2->O            1   0.313   0.000  plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/Mcount_PSBma_ta_unreg_cnt_eqn_11 (plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/Mcount_PSBma_ta_unreg_cnt_eqn_1)
     FDCE:D                    0.234          plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_ta_unreg_cnt_0
    ----------------------------------------
    Total                      5.920ns (2.718ns logic, 3.202ns route)
                                       (45.9% logic, 54.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_plb_clk'
  Total number of paths / destination ports: 320 / 175
-------------------------------------------------------------------------
Offset:              3.615ns (Levels of Logic = 2)
  Source:            plb_psb_bridge_i/plb_psb_bridge_i/PSB_abb_n_O (FF)
  Destination:       psb_abb_n (PAD)
  Source Clock:      fpga_plb_clk rising

  Data Path: plb_psb_bridge_i/plb_psb_bridge_i/PSB_abb_n_O to psb_abb_n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.374   0.390  plb_psb_bridge_i/PSB_abb_n_O (PSB_abb_n_O)
     end scope: 'plb_psb_bridge_i'
     IOBUF:I->IO               2.851          iobuf_112 (psb_abb_n)
    ----------------------------------------
    Total                      3.615ns (3.225ns logic, 0.390ns route)
                                       (89.2% logic, 10.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_opb_clk'
  Total number of paths / destination ports: 93 / 49
-------------------------------------------------------------------------
Offset:              4.706ns (Levels of Logic = 3)
  Source:            opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/opb_master_en (FF)
  Destination:       lbus_oe_n (PAD)
  Source Clock:      fpga_opb_clk rising

  Data Path: opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/opb_master_en to lbus_oe_n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.374   0.445  opbslave_ext_bridge_i/bridge/opb_master_en (opbslave_ext_bridge_i/bridge/opb_master_en)
     INV:I->O             27   0.313   0.781  opbslave_ext_bridge_i/bridge/EXTt_oe_n1_INV_0 (opb_ext_bridge_debug_bus<25>)
     end scope: 'opbslave_ext_bridge_i'
     IOBUF:T->IO               2.793          iobuf_0 (lbus_addr<0>)
    ----------------------------------------
    Total                      4.706ns (3.480ns logic, 1.226ns route)
                                       (73.9% logic, 26.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               4.237ns (Levels of Logic = 3)
  Source:            fpga_test_switch_0 (PAD)
  Destination:       fpga_test_led<0> (PAD)

  Data Path: fpga_test_switch_0 to fpga_test_led<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------


     IBUF:I->O             3   0.919   0.467  fpga_test_switch_0_IBUF (fpga_test_switch_0_IBUF)
     begin scope: 'hwrtos_0'
     end scope: 'hwrtos_0'
     OBUF:I->O                 2.851          fpga_test_led_0_OBUF (fpga_test_led<0>)
    ----------------------------------------
    Total                      4.237ns (3.770ns logic, 0.467ns route)
                                       (89.0% logic, 11.0% route)

=========================================================================


CPU : 83.14 / 83.22 s | Elapsed : 83.00 / 83.00 s
 
--> 

Total memory usage is 329268 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  195 (   0 filtered)
Number of infos    :   95 (   0 filtered)



*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc2vp100ff1704-6 -implement xflow.opt system.ngc


Release 9.1.02i - Xflow J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp100ff1704-6 -implement xflow.opt system.ngc
 
.... Copying flowfile C:/Xilinx91i/xilinx/data/fpga.flw into working directory
C:/Baseline_9_Working_Folder/K-new-base/implementation 

Using Flow File:
C:/Baseline_9_Working_Folder/K-new-base/implementation/fpga.flw 
Using Option File(s): 
 C:/Baseline_9_Working_Folder/K-new-base/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp100ff1704-6 -nt timestamp -bm system.bmm
"C:/Baseline_9_Working_Folder/K-new-base/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#


Release 9.1.02i - ngdbuild J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp100ff1704-6 -nt timestamp -bm system.bmm
C:/Baseline_9_Working_Folder/K-new-base/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Baseline_9_Working_Folder/K-new-base/implementation/system.ngc" ...
Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/clock_reset_block_wrappe
r.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/ppc405_i_wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/plb_bus_wrapper.ngc"...


Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/plb_ddr_controller_i_wra
pper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/plb_bram_if_cntlr_i_wrap
per.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/bram_wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/plb2opb_bridge_i_wrapper
.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/opb_bus_wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/ap1000_interrupt_interfa
ce_i_wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/opb_intc_i_wrapper.ngc".
..
Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/rs232_1_wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/opbslave_ext_bridge_i_wr
apper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/plb_psb_bridge_i_wrapper
.ngc"...


Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/dcr_bus_wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/ppc405_ppcjtag_chain_wra
pper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/jtagppc_0_wrapper.ngc"..
.
Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/plb_emc_0_wrapper.ngc"..
.
Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/opb_gpio_0_wrapper.ngc".
..
Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/opb_timer_0_wrapper.ngc"
...
Loading design module
"C:/Baseline_9_Working_Folder/K-new-base/implementation/hwrtos_0_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...



Checking timing specifications ...
INFO:XdmHelpers:851 - TNM "fpga_plb_clk", used in period specification
   "TS_fpga_plb_clk", was traced into DCM instance
   "clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm". The
   following new TNM groups and period specifications were generated at the DCM
   output(s):
   CLK0:
TS_clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_clkplb_i=PERIO
D clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_clkplb_i
TS_fpga_plb_clk*1 HIGH 50%
   CLK90:
TS_clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_ddr_clkplb_90_
i=PERIOD
clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_ddr_clkplb_90_i
TS_fpga_plb_clk*1 PHASE + 3.125 nS HIGH 50%
   CLKFX:
TS_clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_clkcpu_i=PERIO
D clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_clkcpu_i
TS_fpga_plb_clk/3 HIGH 50%
INFO:XdmHelpers:851 - TNM "ddr1_clk_fb", used in period specification
   "TS_ddr1_clk_fb", was traced into DCM instance
   "clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/ddrfb_dcm".
   The following new TNM groups and period specifications were generated at the
   DCM output(s):
   CLK0:
TS_clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_ddr_clk_fb_i=P
ERIOD
clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_ddr_clk_fb_i
TS_ddr1_clk_fb*1 PHASE - 1.562 nS HIGH 50%
INFO:XdmHelpers:851 - TNM "fpga_opb_clk", used in period specification
   "TS_fpga_opb_clk", was traced into DCM instance
   "clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/opb_dcm". The
   following new TNM groups and period specifications were generated at the DCM
   output(s):
   CLK0:
TS_clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_clkopb_i=PERIO
D clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_clkopb_i
TS_fpga_opb_clk*1 HIGH 50%

Processing BMM file ...



Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/
   DQS_OE_SETRST_GEN[3].DQS_SETRST_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/
   DQS_OE_SETRST_GEN[2].DQS_SETRST_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/
   DQS_OE_SETRST_GEN[1].DQS_SETRST_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/
   DQS_OE_SETRST_GEN[0].DQS_SETRST_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/READCNTR_I/CAR
   RY_OUT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/I_UP_DWN_COUNTER/I_C
   ARRY_OUT' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/I_UP_DWN_COUNTER/I_
   CARRY_OUT' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_RE
   G' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_RE
   G' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_4to7[7
   ].I_FDRSE_BE4to7' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_4to7[6
   ].I_FDRSE_BE4to7' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_4to7[5
   ].I_FDRSE_BE4to7' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_4to7[4
   ].I_FDRSE_BE4to7' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3
   ].I_FDRSE_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2
   ].I_FDRSE_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1
   ].I_FDRSE_BE0to3' has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0
   ].I_FDRSE_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU51' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU56' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU61' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU66' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_P

ATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU71' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU76' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU81' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU86' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU173' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU280' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU51' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU56' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU61' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU66' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU71' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU76' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU81' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU86' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU173' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU280' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_G

EN[
   1].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU51' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU56' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU61' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU66' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU71' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU76' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU81' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU86' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU173' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU280' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN

[
   0].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU51' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU56' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU61' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU66' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU71' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU76' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU81' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU86' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU173' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU280' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN

[10].OPB_DBUS_REG_BIT_I'
   has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[9].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[8].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[7].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[6].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[5].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[4].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[3].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[2].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[1].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[0].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[31].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[30].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[26].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[25].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[24].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[23].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[22].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[21].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[20].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[19].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[18].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[17].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[16].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[15].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[14].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[13].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[12].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[11].OPB_ABUS_REG_BIT_I'
   has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[10].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[9].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[8].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[7].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[6].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[5].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[4].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[3].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[2].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[1].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[0].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_
   ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_
   ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG
   [0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG
   [1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG
   [2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[1
   ].I_BKEND_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[2
   ].I_BKEND_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[3
   ].I_BKEND_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[1].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[1].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[1].I_BKEND_WRCE_REG' has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[2].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[2].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[2].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[3].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[3].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[3].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG0'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG1'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG2'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'opb_timer_0/opb_timer_0/SEQADDR_FF_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[31].ABUS_FF_I' has unconnected
   output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[30].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[25].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[24].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[23].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[22].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[21].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[20].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[19].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[18].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[17].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[16].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'hwrtos_0/hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTRO
   LLER/RESPONSE_CYCLE_CNTR_I/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'hwrtos_0/hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTRO
   LLER/CONTROL_CYCLE_CNTR_I/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'hwrtos_0/hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTRO
   LLER/RESPONSE_CNTR_I/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'hwrtos_0/hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTRO
   LLER/CONTROL_CNTR_I/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'hwrtos_0/hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/IP2INTC_I
   RPT_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'hwrtos_0/hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ERR_FF_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'hwrtos_0/hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDBTERM_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'hwrtos_0/hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDWDADDR_
   FF_GEN[0].FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'hwrtos_0/hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDWDADDR_
   FF_GEN[1].FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'hwrtos_0/hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDWDADDR_
   FF_GEN[2].FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'hwrtos_0/hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDWDADDR_
   FF_GEN[3].FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'hwrtos_0/hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/REARB_FF_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'hwrtos_0/hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRBTERM_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'hwrtos_0/hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDACK_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'hwrtos_0/hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/SSIZE_FF_
   GEN[0].FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'hwrtos_0/hwrtos_0/PLB_IPIF_I/INCLU

DE_MASTER_ATTACH.I_MASTER_ATTACH/SSIZE_FF_
   GEN[1].FF_I' has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'hwrtos_0/hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/PENDPRI_F
   F_GEN[0].FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'hwrtos_0/hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/PENDPRI_F
   F_GEN[1].FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'hwrtos_0/hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/PENDREQ_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'hwrtos_0/hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/REQPRI_FF
   _GEN[0].FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'hwrtos_0/hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/REQPRI_FF
   _GEN[1].FF_I' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "fpga_plb_clk"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "fpga_plb_clk"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "fpga_opb_clk"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "fpga_opb_clk"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "psb_bg_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "psb_bg_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "pmc_inta_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "pmc_inta_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "ps2_int0_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "ps2_int0_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "fpga_rst_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "fpga_rst_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "pmc_intb_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "pmc_intb_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "ps2_int1_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "ps2_int1_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "psb_dbg_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "psb_dbg_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "uart1_sin" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "uart1_sin" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "pmc_intc_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "pmc_intc_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "ps2_int2_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "ps2_int2_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol
   "fpga_test_switch_0" of type "IPAD".  This attribute will be ignored.


WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol
   "fpga_test_switch_0" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol
   "fpga_test_switch_1" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol
   "fpga_test_switch_1" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol
   "fpga_test_switch_2" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol
   "fpga_test_switch_2" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol
   "fpga_test_switch_3" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol
   "fpga_test_switch_3" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol
   "fpga_test_switch_4" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol
   "fpga_test_switch_4" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "pmc_intd_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "pmc_intd_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol
   "fpga_test_switch_5" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol
   "fpga_test_switch_5" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol
   "fpga_test_switch_6" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol
   "fpga_test_switch_6" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol
   "fpga_test_switch_7" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol
   "fpga_test_switch_7" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "ps2_int3_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "ps2_int3_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "sysace_irq"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "sysace_irq" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "cpld_br_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "cpld_br_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "ps2_int4_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "ps2_int4_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "ps2_int5_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "ps2_int5_n" of
   type "IPAD".  This attribute will be ignored.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 302

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map


# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#


Release 9.1.02i - Map J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Using target part "2vp100ff1704-6".


Mapping design into LUTs...


Writing file system_map.ngm...


Running directed packing...
Running delay-based LUT packing...


Running related packing...


Writing design file "system_map.ncd"...



Design Summary:
Number of errors:      0
Number of warnings:   27
Logic Utilization:
  Number of Slice Flip Flops:       5,745 out of  88,192    6%
  Number of 4 input LUTs:           7,970 out of  88,192    9%
Logic Distribution:
  Number of occupied Slices:        6,428 out of  44,096   14%
  Number of Slices containing only related logic:   6,428 out of   6,428  100%
  Number of Slices containing unrelated logic:          0 out of   6,428    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          8,882 out of  88,192   10%
  Number used as logic:             7,970
  Number used as a route-thru:        314
  Number used for Dual Port RAMs:     342
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:     256

  Number of bonded IOBs:              261 out of   1,040   25%
    IOB Flip Flops:                   476
    IOB Dual-Data Rate Flops:          42
  Number of PPC405s:                   2 out of       2  100%
  Number of JTAGPPCs:                  1 out of       1  100%
  Number of Block RAMs:                32 out of     444    7%
  Number of GCLKs:                      5 out of      16   31%
  Number of DCMs:                       3 out of      12   25%
  Number of GTs:                        0 out of      20    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  2,284,528
Additional JTAG gate count for IOBs:  12,528
Peak Memory Usage:  364 MB
Total REAL time to MAP completion:  29 secs 
Total CPU time to MAP completion:   29 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#


Release 9.1.02i - par J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
Loading device for application Rf_Device from file '2vp100.nph' in environment C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp100, package ff1704, speed -6



Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)




Device speed data version:  "PRODUCTION 1.93 2007-02-23".


Device Utilization Summary:

   Number of BUFGMUXs                        5 out of 16     31%
      Number of LOCed BUFGMUXs               5 out of 5     100%

   Number of DCMs                            3 out of 12     25%
   Number of External IOBs                 261 out of 1040   25%
      Number of LOCed IOBs                 261 out of 261   100%

   Number of JTAGPPCs                        1 out of 1     100%
   Number of PPC405s                         2 out of 2     100%
   Number of RAMB16s                        32 out of 444     7%
   Number of SLICEs                       6428 out of 44096  14%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 22 secs 
Finished initial Timing Analysis.  REAL time: 23 secs 


Starting Placer



Phase 1.1


Phase 1.1 (Checksum:9a6248) REAL time: 40 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 40 secs 

Phase 3.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor requires specialdesign considerations
   when operating above 350 MHz in the -7 speed grade part.Please see Xilinx Application Note XAPP755 for details.
Phase 3.31 (Checksum:1c9c37d) REAL time: 40 secs 

Phase 4.2


......


Phase 4.2 (Checksum:9906ff) REAL time: 46 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 46 secs 

Phase 6.3
Phase 6.3 (Checksum:39386fa) REAL time: 46 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 47 secs 

Phase 8.8


................


......


...

.......

....


.......


..

......


..


Phase 8.8 (Checksum:212b1e8) REAL time: 1 mins 40 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 1 mins 41 secs 

Phase 10.18


Phase 10.18 (Checksum:5f5e0f6) REAL time: 2 mins 55 secs 

Phase 11.5


Phase 11.5 (Checksum:68e7775) REAL time: 2 mins 56 secs 

Phase 12.27


Phase 12.27 (Checksum:7270df4) REAL time: 3 mins 2 secs 

Phase 13.24
Phase 13.24 (Checksum:7bfa473) REAL time: 3 mins 2 secs 



REAL time consumed by placer: 3 mins 7 secs 
CPU  time consumed by placer: 3 mins 7 secs 


Writing design to file system.ncd


Total REAL time to Placer completion: 3 mins 9 secs 
Total CPU time to Placer completion: 3 mins 9 secs 



Starting Router



Phase 1: 50539 unrouted;       REAL time: 3 mins 49 secs 



Phase 2: 44907 unrouted;       REAL time: 3 mins 55 secs 



Phase 3: 12317 unrouted;       REAL time: 4 mins 6 secs 

Phase 4: 12317 unrouted; (1477428)      REAL time: 4 mins 7 secs 



Phase 5: 13481 unrouted; (20951)      REAL time: 7 mins 50 secs 



Phase 6: 13587 unrouted; (18567)      REAL time: 7 mins 54 secs 



Phase 7: 13587 unrouted; (18567)      REAL time: 10 mins 32 secs 



Phase 8: 0 unrouted; (20386)      REAL time: 12 mins 39 secs 



Phase 9: 0 unrouted; (20386)      REAL time: 12 mins 46 secs 



Updating file: system.ncd with current fully routed design.



Phase 10: 0 unrouted; (20386)      REAL time: 23 mins 1 secs 



Phase 11: 0 unrouted; (16961)      REAL time: 23 mins 17 secs 



Phase 12: 0 unrouted; (16961)      REAL time: 24 mins 8 secs 



Updating file: system.ncd with current fully routed design.



Phase 13: 0 unrouted; (16961)      REAL time: 41 mins 54 secs 



Phase 14: 0 unrouted; (16961)      REAL time: 43 mins 38 secs 


Total REAL time to Router completion: 43 mins 38 secs 
Total CPU time to Router completion: 43 mins 36 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.



**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|              CLKPLB |     BUFGMUX3S|Yes   | 3443 |  1.180     |  2.659      |
+---------------------+--------------+------+------+------------+-------------+
|              CLKOPB |     BUFGMUX1S|Yes   |  763 |  1.136     |  2.631      |
+---------------------+--------------+------+------+------------+-------------+
|       DDR1_CLKFB_90 |     BUFGMUX0S|Yes   |  167 |  0.387     |  2.418      |
+---------------------+--------------+------+------+------------+-------------+
|       DDR_CLKPLB_90 |     BUFGMUX2P|Yes   |   12 |  0.267     |  2.399      |
+---------------------+--------------+------+------+------------+-------------+
|              CLKCPU |     BUFGMUX5S|Yes   |    1 |  0.000     |  2.135      |
+---------------------+--------------+------+------+------------+-------------+
|opb_intc_i/opb_intc_ |              |      |      |            |             |
|i/INTC_CORE_I/MANY_I |              |      |      |            |             |
|NTR_DET_GEN.INTR_DET |              |      |      |            |             |
|    _I/interrupts<6> |         Local|      |    1 |  0.000     |  0.622      |
+---------------------+--------------+------+------+------------+-------------+
| jtagppc0_JTGC405TCK |         Local|      |    2 |  4.839     |  9.657      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.



Timing Score: 16961

WARNING:Par:62 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in
   your design.

      Review the timing report using Timing Analyzer (In ISE select "Post-Place &
      Route Static Timing Report").  Go to the failing constraint(s) and select
      the "Timing Improvement Wizard" link for suggestions to correct each problem.

   Rerun Map with "-timing" (ISE process "Perform Timing -Driven
   Packing and Placement"

   Run Multi-Pass Place and Route in PAR using at least 5 "PAR Iterations"
   (ISE process "Multi Pass Place & Route").

   Use the Xilinx "xplorer" script to try special combinations of
   options known to produce very good results.
   See http://www.xilinx.com/ise/implementation/Xplorer.htm for details.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.

Number of Timing Constraints that were not applied: 6

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
* COMP "psb_tea_n" OFFSET = IN 7.3 ns BEFOR | SETUP   |    -1.562ns|     8.862ns|       3|        3062
  E COMP "fpga_plb_clk"                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
* COMP "psb_ta_n" OFFSET = IN 7.3 ns BEFORE | SETUP   |    -1.560ns|     8.860ns|       3|        3056
   COMP "fpga_plb_clk"                      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
* TS_clock_reset_block_clock_reset_block_ap | SETUP   |    -0.735ns|    13.235ns|      55|       10843
  1000_bp_clock_generation_clkplb_i =       | HOLD    |     0.213ns|            |       0|           0
     PERIOD TIMEGRP         "clock_reset_bl |         |            |            |        |            
  ock_clock_reset_block_ap1000_bp_clock_gen |         |            |            |        |            
  eration_clkplb_i"         TS_fpga_plb_clk |         |            |            |        |            
   HIGH 50%                                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "psb_bg_n" OFFSET = IN 7.3 ns BEFORE | SETUP   |     0.035ns|     7.265ns|       0|           0
   COMP "fpga_plb_clk"                      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_DCR2 = MAXDELAY FROM TIMEGRP "CPUS" TH | SETUP   |     0.059ns|     7.941ns|       0|           0
  RU TIMEGRP "DCR_DATA_GRP" TO TIMEGRP      |         |            |            |        |            
      "CPUS" 8 ns                           |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "psb_dbb_n" OFFSET = IN 7.3 ns BEFOR | SETUP   |     0.157ns|     7.143ns|       0|           0
  E COMP "fpga_plb_clk"                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_reset_block_clock_reset_block_ap | SETUP   |     0.161ns|     4.005ns|       0|           0


  1000_bp_clock_generation_clkcpu_i =       | HOLD    |     1.693ns|            |       0|           0
     PERIOD TIMEGRP         "clock_reset_bl |         |            |            |        |            
  ock_clock_reset_block_ap1000_bp_clock_gen |         |            |            |        |            
  eration_clkcpu_i"         TS_fpga_plb_clk |         |            |            |        |            
   / 3 HIGH 50%                             |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TSCLK2CLK90 = MAXDELAY FROM TIMEGRP "clkp | SETUP   |     0.202ns|     2.673ns|       0|           0
  lb" TO TIMEGRP "ddr_clkplb_90" 2.875      |         |            |            |        |            
      ns                                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_reset_block_clock_reset_block_ap | SETUP   |     0.241ns|     6.795ns|       0|           0
  1000_bp_clock_generation_ddr_clk_fb_i     | HOLD    |     0.533ns|            |       0|           0
       = PERIOD TIMEGRP         "clock_rese |         |            |            |        |            
  t_block_clock_reset_block_ap1000_bp_clock |         |            |            |        |            
  _generation_ddr_clk_fb_i"         TS_ddr1 |         |            |            |        |            
  _clk_fb PHASE -1.562 ns HIGH 50%          |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_DCR1 = MAXDELAY FROM TIMEGRP "FFS" THR | SETUP   |     0.253ns|     7.747ns|       0|           0
  U TIMEGRP "DCR_DATA_GRP" TO TIMEGRP       |         |            |            |        |            
     "CPUS" 8 ns                            |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "psb_dbg_n" OFFSET = IN 7.3 ns BEFOR | SETUP   |     0.271ns|     7.029ns|       0|           0
  E COMP "fpga_plb_clk"                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "psb_abb_n" OFFSET = IN 7.3 ns BEFOR | SETUP   |     0.346ns|     6.954ns|       0|           0
  E COMP "fpga_plb_clk"                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "psb_artry_n" OFFSET = IN 7.3 ns BEF | SETUP   |     0.353ns|     6.947ns|       0|           0
  ORE COMP "fpga_plb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<2>" OFFSET = OUT 9 ns AFT | MAXDELAY|     0.447ns|     8.553ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<3>" OFFSET = OUT 9 ns AFT | MAXDELAY|     0.447ns|     8.553ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "psb_aack_n" OFFSET = IN 7.3 ns BEFO | SETUP   |     0.534ns|     6.766ns|       0|           0
  RE COMP "fpga_plb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<0>" OFFSET = OUT 9 ns AFT | MAXDELAY|     0.970ns|     8.030n

s|       0|           0


  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<1>" OFFSET = OUT 9 ns AFT | MAXDELAY|     0.970ns|     8.030ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<6>" OFFSET = OUT 9 ns AFT | MAXDELAY|     1.110ns|     7.890ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<7>" OFFSET = OUT 9 ns AFT | MAXDELAY|     1.110ns|     7.890ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<4>" OFFSET = OUT 9 ns AFT | MAXDELAY|     1.335ns|     7.665ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<5>" OFFSET = OUT 9 ns AFT | MAXDELAY|     1.335ns|     7.665ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_DCR3 = MAXDELAY FROM TIMEGRP "CPUS" TH | SETUP   |     1.818ns|     6.182ns|       0|           0
  RU TIMEGRP "DCR_DATA_GRP" TO TIMEGRP      |         |            |            |        |            
      "FFS" 8 ns                            |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_oe_n" OFFSET = OUT 9 ns AFTER  | MAXDELAY|     1.885ns|     7.115ns|       0|           0
  COMP "fpga_opb_clk"                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_we_n" OFFSET = OUT 9 ns AFTER  | MAXDELAY|     1.885ns|     7.115ns|       0|           0
  COMP "fpga_opb_clk"                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<8>" OFFSET = OUT 9 ns AFT | MAXDELAY|     2.427ns|     6.573ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<9>" OFFSET = OUT 9 ns AFT | MAXDELAY|     2.719ns|     6.281ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<12>" OFFSET = OUT 9 ns AF | MAXDELAY|     2.756ns|     6.244ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<0>" OFFSET = OUT 9 ns AFT | MAXDELAY|     2.853ns|     6.147ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<1>" OFFSET = OUT 9 ns AFT | MAXDELAY|     2.853ns|     6.147n

s|       0|           0


  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<13>" OFFSET = OUT 9 ns AF | MAXDELAY|     2.877ns|     6.123ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<14>" OFFSET = OUT 9 ns AF | MAXDELAY|     2.877ns|     6.123ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<15>" OFFSET = OUT 9 ns AF | MAXDELAY|     2.877ns|     6.123ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<10>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.002ns|     5.998ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<11>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.069ns|     5.931ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<23>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.266ns|     5.734ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<24>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.266ns|     5.734ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<19>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.268ns|     5.732ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<20>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.268ns|     5.732ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<21>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.268ns|     5.732ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<22>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.268ns|     5.732ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<6>" OFFSET = OUT 9 ns AFT | MAXDELAY|     3.288ns|     5.712ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<7>" OFFSET = OUT 9 ns AFT | MAXDELAY|     3.288ns|     5.712ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |           

 |        |            


------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<8>" OFFSET = OUT 9 ns AFT | MAXDELAY|     3.288ns|     5.712ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<9>" OFFSET = OUT 9 ns AFT | MAXDELAY|     3.288ns|     5.712ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<2>" OFFSET = OUT 9 ns AFT | MAXDELAY|     3.328ns|     5.672ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<3>" OFFSET = OUT 9 ns AFT | MAXDELAY|     3.328ns|     5.672ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<4>" OFFSET = OUT 9 ns AFT | MAXDELAY|     3.328ns|     5.672ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<5>" OFFSET = OUT 9 ns AFT | MAXDELAY|     3.328ns|     5.672ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "sysace_cs_n" OFFSET = OUT 9 ns AFTE | MAXDELAY|     3.396ns|     5.604ns|       0|           0
  R COMP "fpga_opb_clk"                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<18>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.487ns|     5.513ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<17>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.487ns|     5.513ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<16>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.487ns|     5.513ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<15>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.487ns|     5.513ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "fpga_config_flash_cs_n" OFFSET = OU | MAXDELAY|     3.634ns|     5.366ns|       0|           0
  T 9 ns AFTER COMP "fpga_opb_clk"          |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<11>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.731ns|     5.269ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
-------------------------------------------------------------------------------

-----------------------


  COMP "lbus_addr<10>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.731ns|     5.269ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "flash_cs_n" OFFSET = OUT 9 ns AFTER | MAXDELAY|     3.881ns|     5.119ns|       0|           0
   COMP "fpga_opb_clk"                      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<13>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.934ns|     5.066ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<14>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.956ns|     5.044ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<12>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.956ns|     5.044ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "cpld_cs_n" OFFSET = OUT 9 ns AFTER  | MAXDELAY|     4.468ns|     4.532ns|       0|           0
  COMP "fpga_opb_clk"                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "cpld_bg_n" OFFSET = OUT 9 ns AFTER  | MAXDELAY|     6.161ns|     2.839ns|       0|           0
  COMP "fpga_opb_clk"                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_reset_block_clock_reset_block_ap | SETUP   |    11.303ns|    12.741ns|       0|           0
  1000_bp_clock_generation_clkopb_i =       | HOLD    |     0.503ns|            |       0|           0
     PERIOD TIMEGRP         "clock_reset_bl |         |            |            |        |            
  ock_clock_reset_block_ap1000_bp_clock_gen |         |            |            |        |            
  eration_clkopb_i"         TS_fpga_opb_clk |         |            |            |        |            
   HIGH 50%                                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_CPU_2_PLB_ARB_DCR = MAXDELAY FROM TIME | SETUP   |    21.503ns|     3.497ns|       0|           0
  GRP "CPUS" TO TIMEGRP         "PLB_ARBITE |         |            |            |        |            
  R_DCR" 25 ns                              |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_reset_block_clock_reset_block_ap | N/A     |         N/A|         N/A|     N/A|         N/A
  1000_bp_clock_generation_ddr_clkplb_90_i  |         |            |            |        |            
          = PERIOD TIMEGRP         "clock_r |         |            |            |        |            
  eset_block_clock_reset_block_ap1000_bp_cl |         |            |            |        |            
  ock_generation_ddr_clkplb_90_i"         T |         |            |            |        |            
  S_fpga_plb_clk PHASE 3.125 ns HIGH 50%    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_fpga_opb_clk = PERIOD TIMEGRP "fpga_op | N/A     |         N/A|         N/

A|     N/A|         N/A


  b_clk" 25 ns HIGH 50%                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_ddr1_clk_fb = PERIOD TIMEGRP "ddr1_clk | N/A     |         N/A|         N/A|     N/A|         N/A
  _fb" 12.5 ns HIGH 50%                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_CLK90 = PERIOD TIMEGRP "ddr_clkplb_90" | N/A     |         N/A|         N/A|     N/A|         N/A
   12.5 ns HIGH 50%                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_plb_clk = PERIOD TIMEGRP "clkplb" 12.5 | N/A     |         N/A|         N/A|     N/A|         N/A
   ns HIGH 50%                              |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_fpga_plb_clk = PERIOD TIMEGRP "fpga_pl | N/A     |         N/A|         N/A|     N/A|         N/A
  b_clk" 12.5 ns HIGH 50%                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------


3 constraints not met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the 
   constraint does not cover any paths or that it has no requested value.


Generating Pad Report.



All signals are completely routed.

Total REAL time to PAR completion: 43 mins 56 secs 
Total CPU time to PAR completion: 43 mins 43 secs 

Peak Memory Usage:  749 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - 61 errors found.

Number of error messages: 0
Number of warning messages: 2
Number of info messages: 0

Writing design to file system.ncd





PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#


Release 9.1.02i - Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp100.nph' in environment
C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp100, package ff1704, speed -6


--------------------------------------------------------------------------------
Release 9.1.02i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp100,-6 (PRODUCTION 1.93 2007-02-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 61  Score: 16961

Constraints cover 458331 paths, 0 nets, and 48675 connections

Design statistics:
   Minimum period:  13.235ns (Maximum frequency:  75.557MHz)
   Maximum path delay from/to any node:   7.941ns
   Minimum input required time before clock:   8.862ns
   Minimum output required time after clock:   8.553ns


Analysis completed Thu Jun 04 13:12:55 2009
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 25 secs 




xflow done!
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system


Release 9.1.02i - Bitgen J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp100.nph' in environment
C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp100, package ff1704, speed -6


Opened constraints file system.pcf.

Thu Jun 04 13:13:03 2009

Running DRC.


WARNING:PhysDesignRules:372 - Gated clock. Clock net
   opb_intc_i/opb_intc_i/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/interrupts<6>
   is sourced by a combinatorial pin. This is not good design practice. Use the
   CE pin to control the loading of data into the flip-flop.
INFO:PhysDesignRules:772 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm/clock_
   reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm, consult the
   device Interactive Data Sheet.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin CPMC405CLOCK for the
   comp ppc405_ppcjtag_chain/ppc405_ppcjtag_chain/PPC405_i is not connected to
   the output of a DCM driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin PLBCLK for the comp
   ppc405_ppcjtag_chain/ppc405_ppcjtag_chain/PPC405_i is not connected to the
   output of a DCM driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_ppcjtag_chain/ppc405_ppcjtag_chain/PPC405_i is not connected to
   the output of a DCM driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_ppcjtag_chain/ppc405_ppcjtag_chain/PPC405_i is not connected to
   the output of a DCM driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_i/ppc405_i/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_i/ppc405_i/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
DRC detected 0 errors and 7 warnings.


Creating bit map...


Saving bit stream in "system.bit".


Creating bit mask...


Saving mask bit stream in "system.msk".


Bitstream generation is complete.




Done!

At Local date and time: Thu Jun 04 13:17:06 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/K-new-base/; /usr/bin/make -f system.make init_bram; exit;" started...

/usr/bin/bash: igncr: unknown option name


*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_i EX1_OS/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...



Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\modified_plb_ddr_controller_v1
   _00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 38 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\plb_psb_bridge_v1_00_a\data\pl
   b_psb_bridge_v2_1_0.mpd line 97 - plb_psb_bridge_i (plb_psb_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos_v1_00_a\data\hwrtos_v2_
   1_0.mpd line 30 - hwrtos_0 (hwrtos) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x40000000-0x4000ffff) hwrtos_0	plb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_i for overlap...


Analyzing file EX1_OS/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"EX1_OS/executable.elf" tag ppc405_i  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

