Running: D:\xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o F:/document/SJTU/course/computer_architecture/experiment/workshop/lmc/lab6/lab6/test_for_top_isim_beh.exe -prj F:/document/SJTU/course/computer_architecture/experiment/workshop/lmc/lab6/lab6/test_for_top_beh.prj work.test_for_top work.glbl 
ISim P.28xd (signature 0xa0883be4)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "F:/document/SJTU/course/computer_architecture/experiment/workshop/lmc/lab6/lab6/SignExtend.v" into library work
Analyzing Verilog file "F:/document/SJTU/course/computer_architecture/experiment/workshop/lmc/lab6/lab6/RR.v" into library work
Analyzing Verilog file "F:/document/SJTU/course/computer_architecture/experiment/workshop/lmc/lab6/lab6/Register.v" into library work
Analyzing Verilog file "F:/document/SJTU/course/computer_architecture/experiment/workshop/lmc/lab6/lab6/PC.v" into library work
Analyzing Verilog file "F:/document/SJTU/course/computer_architecture/experiment/workshop/lmc/lab6/lab6/MR.v" into library work
Analyzing Verilog file "F:/document/SJTU/course/computer_architecture/experiment/workshop/lmc/lab6/lab6/IR.v" into library work
WARNING:HDLCompiler:568 - "F:/document/SJTU/course/computer_architecture/experiment/workshop/lmc/lab6/lab6/IR.v" Line 34: Constant value is truncated to fit in <8> bits.
Analyzing Verilog file "F:/document/SJTU/course/computer_architecture/experiment/workshop/lmc/lab6/lab6/InstructionMem.v" into library work
Analyzing Verilog file "F:/document/SJTU/course/computer_architecture/experiment/workshop/lmc/lab6/lab6/DataMem.v" into library work
Analyzing Verilog file "F:/document/SJTU/course/computer_architecture/experiment/workshop/lmc/lab6/lab6/Control.v" into library work
Analyzing Verilog file "F:/document/SJTU/course/computer_architecture/experiment/workshop/lmc/lab6/lab6/AR.v" into library work
Analyzing Verilog file "F:/document/SJTU/course/computer_architecture/experiment/workshop/lmc/lab6/lab6/ALUControl.v" into library work
WARNING:HDLCompiler:751 - "F:/document/SJTU/course/computer_architecture/experiment/workshop/lmc/lab6/lab6/ALUControl.v" Line 27: Redeclaration of ansi port aluCtr is not allowed
Analyzing Verilog file "F:/document/SJTU/course/computer_architecture/experiment/workshop/lmc/lab6/lab6/ALU.v" into library work
Analyzing Verilog file "F:/document/SJTU/course/computer_architecture/experiment/workshop/lmc/lab6/lab6/top.v" into library work
Analyzing Verilog file "F:/document/SJTU/course/computer_architecture/experiment/workshop/lmc/lab6/lab6/test_for_top.v" into library work
Analyzing Verilog file "D:/xilinx/14.2/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module PC
Compiling module InstructionMem
Compiling module IR
Compiling module Register
Compiling module Control
Compiling module SignExtend
Compiling module RR
Compiling module ALUControl
Compiling module ALU
Compiling module AR
Compiling module DataMem
Compiling module MR
Compiling module top
Compiling module test_for_top
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 15 Verilog Units
Built simulation executable F:/document/SJTU/course/computer_architecture/experiment/workshop/lmc/lab6/lab6/test_for_top_isim_beh.exe
Fuse Memory Usage: 30292 KB
Fuse CPU Usage: 1045 ms
