Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (win64) Build 5094488 Fri Jun 14 08:59:21 MDT 2024
| Date         : Fri Nov 15 22:59:05 2024
| Host         : sgk running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_2_wrapper_timing_summary_routed.rpt -pb design_2_wrapper_timing_summary_routed.pb -rpx design_2_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_2_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       22          
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
TIMING-18  Warning           Missing input or output delay                                     1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (22)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (44)
5. checking no_input_delay (1)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (22)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: design_2_i/clock_divider_0/inst/clk_div_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: design_2_i/clock_divider_1/inst/clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (44)
-------------------------------------------------
 There are 44 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.334        0.000                      0                   18        0.287        0.000                      0                   18        4.500        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.334        0.000                      0                   18        0.287        0.000                      0                   18        4.500        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.334ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.287ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.334ns  (required time - arrival time)
  Source:                 design_2_i/clock_divider_1/inst/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/clock_divider_1/inst/count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.611ns  (logic 2.646ns (57.383%)  route 1.965ns (42.617%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.327ns = ( 12.327 - 10.000 ) 
    Source Clock Delay      (SCD):    2.601ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.144     2.601    design_2_i/clock_divider_1/inst/clk
    SLICE_X42Y67         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDCE (Prop_fdce_C_Q)         0.518     3.119 r  design_2_i/clock_divider_1/inst/count_reg[0]/Q
                         net (fo=3, routed)           0.892     4.011    design_2_i/clock_divider_1/inst/count_reg[0]
    SLICE_X43Y68         LUT3 (Prop_lut3_I0_O)        0.124     4.135 r  design_2_i/clock_divider_1/inst/tc_carry_i_4/O
                         net (fo=1, routed)           0.000     4.135    design_2_i/clock_divider_1/inst/tc_carry_i_4_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.667 r  design_2_i/clock_divider_1/inst/tc_carry/CO[3]
                         net (fo=1, routed)           0.000     4.667    design_2_i/clock_divider_1/inst/tc_carry_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.824 f  design_2_i/clock_divider_1/inst/tc_carry__0/CO[1]
                         net (fo=19, routed)          1.073     5.897    design_2_i/clock_divider_1/inst/load
    SLICE_X42Y68         LUT2 (Prop_lut2_I1_O)        0.329     6.226 r  design_2_i/clock_divider_1/inst/count[4]_i_4/O
                         net (fo=1, routed)           0.000     6.226    design_2_i/clock_divider_1/inst/count[4]_i_4_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.759 r  design_2_i/clock_divider_1/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.759    design_2_i/clock_divider_1/inst/count_reg[4]_i_1_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.876 r  design_2_i/clock_divider_1/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.876    design_2_i/clock_divider_1/inst/count_reg[8]_i_1_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.993 r  design_2_i/clock_divider_1/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.993    design_2_i/clock_divider_1/inst/count_reg[12]_i_1_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.212 r  design_2_i/clock_divider_1/inst/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.212    design_2_i/clock_divider_1/inst/count_reg[16]_i_1_n_7
    SLICE_X42Y71         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.941    12.327    design_2_i/clock_divider_1/inst/clk
    SLICE_X42Y71         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[16]/C
                         clock pessimism              0.145    12.473    
                         clock uncertainty           -0.035    12.437    
    SLICE_X42Y71         FDCE (Setup_fdce_C_D)        0.109    12.546    design_2_i/clock_divider_1/inst/count_reg[16]
  -------------------------------------------------------------------
                         required time                         12.546    
                         arrival time                          -7.212    
  -------------------------------------------------------------------
                         slack                                  5.334    

Slack (MET) :             5.353ns  (required time - arrival time)
  Source:                 design_2_i/clock_divider_1/inst/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/clock_divider_1/inst/count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.598ns  (logic 2.633ns (57.263%)  route 1.965ns (42.737%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.356ns = ( 12.356 - 10.000 ) 
    Source Clock Delay      (SCD):    2.601ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.144     2.601    design_2_i/clock_divider_1/inst/clk
    SLICE_X42Y67         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDCE (Prop_fdce_C_Q)         0.518     3.119 r  design_2_i/clock_divider_1/inst/count_reg[0]/Q
                         net (fo=3, routed)           0.892     4.011    design_2_i/clock_divider_1/inst/count_reg[0]
    SLICE_X43Y68         LUT3 (Prop_lut3_I0_O)        0.124     4.135 r  design_2_i/clock_divider_1/inst/tc_carry_i_4/O
                         net (fo=1, routed)           0.000     4.135    design_2_i/clock_divider_1/inst/tc_carry_i_4_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.667 r  design_2_i/clock_divider_1/inst/tc_carry/CO[3]
                         net (fo=1, routed)           0.000     4.667    design_2_i/clock_divider_1/inst/tc_carry_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.824 f  design_2_i/clock_divider_1/inst/tc_carry__0/CO[1]
                         net (fo=19, routed)          1.073     5.897    design_2_i/clock_divider_1/inst/load
    SLICE_X42Y68         LUT2 (Prop_lut2_I1_O)        0.329     6.226 r  design_2_i/clock_divider_1/inst/count[4]_i_4/O
                         net (fo=1, routed)           0.000     6.226    design_2_i/clock_divider_1/inst/count[4]_i_4_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.759 r  design_2_i/clock_divider_1/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.759    design_2_i/clock_divider_1/inst/count_reg[4]_i_1_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.876 r  design_2_i/clock_divider_1/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.876    design_2_i/clock_divider_1/inst/count_reg[8]_i_1_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.199 r  design_2_i/clock_divider_1/inst/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.199    design_2_i/clock_divider_1/inst/count_reg[12]_i_1_n_6
    SLICE_X42Y70         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.969    12.356    design_2_i/clock_divider_1/inst/clk
    SLICE_X42Y70         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[13]/C
                         clock pessimism              0.122    12.478    
                         clock uncertainty           -0.035    12.443    
    SLICE_X42Y70         FDCE (Setup_fdce_C_D)        0.109    12.552    design_2_i/clock_divider_1/inst/count_reg[13]
  -------------------------------------------------------------------
                         required time                         12.552    
                         arrival time                          -7.199    
  -------------------------------------------------------------------
                         slack                                  5.353    

Slack (MET) :             5.360ns  (required time - arrival time)
  Source:                 design_2_i/clock_divider_1/inst/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/clock_divider_1/inst/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.481ns  (logic 2.516ns (56.147%)  route 1.965ns (43.853%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.246ns = ( 12.246 - 10.000 ) 
    Source Clock Delay      (SCD):    2.601ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.144     2.601    design_2_i/clock_divider_1/inst/clk
    SLICE_X42Y67         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDCE (Prop_fdce_C_Q)         0.518     3.119 r  design_2_i/clock_divider_1/inst/count_reg[0]/Q
                         net (fo=3, routed)           0.892     4.011    design_2_i/clock_divider_1/inst/count_reg[0]
    SLICE_X43Y68         LUT3 (Prop_lut3_I0_O)        0.124     4.135 r  design_2_i/clock_divider_1/inst/tc_carry_i_4/O
                         net (fo=1, routed)           0.000     4.135    design_2_i/clock_divider_1/inst/tc_carry_i_4_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.667 r  design_2_i/clock_divider_1/inst/tc_carry/CO[3]
                         net (fo=1, routed)           0.000     4.667    design_2_i/clock_divider_1/inst/tc_carry_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.824 f  design_2_i/clock_divider_1/inst/tc_carry__0/CO[1]
                         net (fo=19, routed)          1.073     5.897    design_2_i/clock_divider_1/inst/load
    SLICE_X42Y68         LUT2 (Prop_lut2_I1_O)        0.329     6.226 r  design_2_i/clock_divider_1/inst/count[4]_i_4/O
                         net (fo=1, routed)           0.000     6.226    design_2_i/clock_divider_1/inst/count[4]_i_4_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.759 r  design_2_i/clock_divider_1/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.759    design_2_i/clock_divider_1/inst/count_reg[4]_i_1_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.082 r  design_2_i/clock_divider_1/inst/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.082    design_2_i/clock_divider_1/inst/count_reg[8]_i_1_n_6
    SLICE_X42Y69         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.859    12.246    design_2_i/clock_divider_1/inst/clk
    SLICE_X42Y69         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[9]/C
                         clock pessimism              0.122    12.369    
                         clock uncertainty           -0.035    12.333    
    SLICE_X42Y69         FDCE (Setup_fdce_C_D)        0.109    12.442    design_2_i/clock_divider_1/inst/count_reg[9]
  -------------------------------------------------------------------
                         required time                         12.442    
                         arrival time                          -7.082    
  -------------------------------------------------------------------
                         slack                                  5.360    

Slack (MET) :             5.361ns  (required time - arrival time)
  Source:                 design_2_i/clock_divider_1/inst/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/clock_divider_1/inst/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.590ns  (logic 2.625ns (57.188%)  route 1.965ns (42.812%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.356ns = ( 12.356 - 10.000 ) 
    Source Clock Delay      (SCD):    2.601ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.144     2.601    design_2_i/clock_divider_1/inst/clk
    SLICE_X42Y67         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDCE (Prop_fdce_C_Q)         0.518     3.119 r  design_2_i/clock_divider_1/inst/count_reg[0]/Q
                         net (fo=3, routed)           0.892     4.011    design_2_i/clock_divider_1/inst/count_reg[0]
    SLICE_X43Y68         LUT3 (Prop_lut3_I0_O)        0.124     4.135 r  design_2_i/clock_divider_1/inst/tc_carry_i_4/O
                         net (fo=1, routed)           0.000     4.135    design_2_i/clock_divider_1/inst/tc_carry_i_4_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.667 r  design_2_i/clock_divider_1/inst/tc_carry/CO[3]
                         net (fo=1, routed)           0.000     4.667    design_2_i/clock_divider_1/inst/tc_carry_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.824 f  design_2_i/clock_divider_1/inst/tc_carry__0/CO[1]
                         net (fo=19, routed)          1.073     5.897    design_2_i/clock_divider_1/inst/load
    SLICE_X42Y68         LUT2 (Prop_lut2_I1_O)        0.329     6.226 r  design_2_i/clock_divider_1/inst/count[4]_i_4/O
                         net (fo=1, routed)           0.000     6.226    design_2_i/clock_divider_1/inst/count[4]_i_4_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.759 r  design_2_i/clock_divider_1/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.759    design_2_i/clock_divider_1/inst/count_reg[4]_i_1_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.876 r  design_2_i/clock_divider_1/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.876    design_2_i/clock_divider_1/inst/count_reg[8]_i_1_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.191 r  design_2_i/clock_divider_1/inst/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.191    design_2_i/clock_divider_1/inst/count_reg[12]_i_1_n_4
    SLICE_X42Y70         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.969    12.356    design_2_i/clock_divider_1/inst/clk
    SLICE_X42Y70         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[15]/C
                         clock pessimism              0.122    12.478    
                         clock uncertainty           -0.035    12.443    
    SLICE_X42Y70         FDCE (Setup_fdce_C_D)        0.109    12.552    design_2_i/clock_divider_1/inst/count_reg[15]
  -------------------------------------------------------------------
                         required time                         12.552    
                         arrival time                          -7.191    
  -------------------------------------------------------------------
                         slack                                  5.361    

Slack (MET) :             5.368ns  (required time - arrival time)
  Source:                 design_2_i/clock_divider_1/inst/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/clock_divider_1/inst/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.473ns  (logic 2.508ns (56.069%)  route 1.965ns (43.931%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.246ns = ( 12.246 - 10.000 ) 
    Source Clock Delay      (SCD):    2.601ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.144     2.601    design_2_i/clock_divider_1/inst/clk
    SLICE_X42Y67         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDCE (Prop_fdce_C_Q)         0.518     3.119 r  design_2_i/clock_divider_1/inst/count_reg[0]/Q
                         net (fo=3, routed)           0.892     4.011    design_2_i/clock_divider_1/inst/count_reg[0]
    SLICE_X43Y68         LUT3 (Prop_lut3_I0_O)        0.124     4.135 r  design_2_i/clock_divider_1/inst/tc_carry_i_4/O
                         net (fo=1, routed)           0.000     4.135    design_2_i/clock_divider_1/inst/tc_carry_i_4_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.667 r  design_2_i/clock_divider_1/inst/tc_carry/CO[3]
                         net (fo=1, routed)           0.000     4.667    design_2_i/clock_divider_1/inst/tc_carry_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.824 f  design_2_i/clock_divider_1/inst/tc_carry__0/CO[1]
                         net (fo=19, routed)          1.073     5.897    design_2_i/clock_divider_1/inst/load
    SLICE_X42Y68         LUT2 (Prop_lut2_I1_O)        0.329     6.226 r  design_2_i/clock_divider_1/inst/count[4]_i_4/O
                         net (fo=1, routed)           0.000     6.226    design_2_i/clock_divider_1/inst/count[4]_i_4_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.759 r  design_2_i/clock_divider_1/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.759    design_2_i/clock_divider_1/inst/count_reg[4]_i_1_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.074 r  design_2_i/clock_divider_1/inst/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.074    design_2_i/clock_divider_1/inst/count_reg[8]_i_1_n_4
    SLICE_X42Y69         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.859    12.246    design_2_i/clock_divider_1/inst/clk
    SLICE_X42Y69         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[11]/C
                         clock pessimism              0.122    12.369    
                         clock uncertainty           -0.035    12.333    
    SLICE_X42Y69         FDCE (Setup_fdce_C_D)        0.109    12.442    design_2_i/clock_divider_1/inst/count_reg[11]
  -------------------------------------------------------------------
                         required time                         12.442    
                         arrival time                          -7.074    
  -------------------------------------------------------------------
                         slack                                  5.368    

Slack (MET) :             5.437ns  (required time - arrival time)
  Source:                 design_2_i/clock_divider_1/inst/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/clock_divider_1/inst/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.514ns  (logic 2.549ns (56.468%)  route 1.965ns (43.532%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.356ns = ( 12.356 - 10.000 ) 
    Source Clock Delay      (SCD):    2.601ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.144     2.601    design_2_i/clock_divider_1/inst/clk
    SLICE_X42Y67         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDCE (Prop_fdce_C_Q)         0.518     3.119 r  design_2_i/clock_divider_1/inst/count_reg[0]/Q
                         net (fo=3, routed)           0.892     4.011    design_2_i/clock_divider_1/inst/count_reg[0]
    SLICE_X43Y68         LUT3 (Prop_lut3_I0_O)        0.124     4.135 r  design_2_i/clock_divider_1/inst/tc_carry_i_4/O
                         net (fo=1, routed)           0.000     4.135    design_2_i/clock_divider_1/inst/tc_carry_i_4_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.667 r  design_2_i/clock_divider_1/inst/tc_carry/CO[3]
                         net (fo=1, routed)           0.000     4.667    design_2_i/clock_divider_1/inst/tc_carry_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.824 f  design_2_i/clock_divider_1/inst/tc_carry__0/CO[1]
                         net (fo=19, routed)          1.073     5.897    design_2_i/clock_divider_1/inst/load
    SLICE_X42Y68         LUT2 (Prop_lut2_I1_O)        0.329     6.226 r  design_2_i/clock_divider_1/inst/count[4]_i_4/O
                         net (fo=1, routed)           0.000     6.226    design_2_i/clock_divider_1/inst/count[4]_i_4_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.759 r  design_2_i/clock_divider_1/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.759    design_2_i/clock_divider_1/inst/count_reg[4]_i_1_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.876 r  design_2_i/clock_divider_1/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.876    design_2_i/clock_divider_1/inst/count_reg[8]_i_1_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.115 r  design_2_i/clock_divider_1/inst/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.115    design_2_i/clock_divider_1/inst/count_reg[12]_i_1_n_5
    SLICE_X42Y70         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.969    12.356    design_2_i/clock_divider_1/inst/clk
    SLICE_X42Y70         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[14]/C
                         clock pessimism              0.122    12.478    
                         clock uncertainty           -0.035    12.443    
    SLICE_X42Y70         FDCE (Setup_fdce_C_D)        0.109    12.552    design_2_i/clock_divider_1/inst/count_reg[14]
  -------------------------------------------------------------------
                         required time                         12.552    
                         arrival time                          -7.115    
  -------------------------------------------------------------------
                         slack                                  5.437    

Slack (MET) :             5.444ns  (required time - arrival time)
  Source:                 design_2_i/clock_divider_1/inst/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/clock_divider_1/inst/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.397ns  (logic 2.432ns (55.309%)  route 1.965ns (44.691%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.246ns = ( 12.246 - 10.000 ) 
    Source Clock Delay      (SCD):    2.601ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.144     2.601    design_2_i/clock_divider_1/inst/clk
    SLICE_X42Y67         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDCE (Prop_fdce_C_Q)         0.518     3.119 r  design_2_i/clock_divider_1/inst/count_reg[0]/Q
                         net (fo=3, routed)           0.892     4.011    design_2_i/clock_divider_1/inst/count_reg[0]
    SLICE_X43Y68         LUT3 (Prop_lut3_I0_O)        0.124     4.135 r  design_2_i/clock_divider_1/inst/tc_carry_i_4/O
                         net (fo=1, routed)           0.000     4.135    design_2_i/clock_divider_1/inst/tc_carry_i_4_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.667 r  design_2_i/clock_divider_1/inst/tc_carry/CO[3]
                         net (fo=1, routed)           0.000     4.667    design_2_i/clock_divider_1/inst/tc_carry_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.824 f  design_2_i/clock_divider_1/inst/tc_carry__0/CO[1]
                         net (fo=19, routed)          1.073     5.897    design_2_i/clock_divider_1/inst/load
    SLICE_X42Y68         LUT2 (Prop_lut2_I1_O)        0.329     6.226 r  design_2_i/clock_divider_1/inst/count[4]_i_4/O
                         net (fo=1, routed)           0.000     6.226    design_2_i/clock_divider_1/inst/count[4]_i_4_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.759 r  design_2_i/clock_divider_1/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.759    design_2_i/clock_divider_1/inst/count_reg[4]_i_1_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.998 r  design_2_i/clock_divider_1/inst/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.998    design_2_i/clock_divider_1/inst/count_reg[8]_i_1_n_5
    SLICE_X42Y69         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.859    12.246    design_2_i/clock_divider_1/inst/clk
    SLICE_X42Y69         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[10]/C
                         clock pessimism              0.122    12.369    
                         clock uncertainty           -0.035    12.333    
    SLICE_X42Y69         FDCE (Setup_fdce_C_D)        0.109    12.442    design_2_i/clock_divider_1/inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                         12.442    
                         arrival time                          -6.998    
  -------------------------------------------------------------------
                         slack                                  5.444    

Slack (MET) :             5.457ns  (required time - arrival time)
  Source:                 design_2_i/clock_divider_1/inst/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/clock_divider_1/inst/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.494ns  (logic 2.529ns (56.274%)  route 1.965ns (43.726%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.356ns = ( 12.356 - 10.000 ) 
    Source Clock Delay      (SCD):    2.601ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.144     2.601    design_2_i/clock_divider_1/inst/clk
    SLICE_X42Y67         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDCE (Prop_fdce_C_Q)         0.518     3.119 r  design_2_i/clock_divider_1/inst/count_reg[0]/Q
                         net (fo=3, routed)           0.892     4.011    design_2_i/clock_divider_1/inst/count_reg[0]
    SLICE_X43Y68         LUT3 (Prop_lut3_I0_O)        0.124     4.135 r  design_2_i/clock_divider_1/inst/tc_carry_i_4/O
                         net (fo=1, routed)           0.000     4.135    design_2_i/clock_divider_1/inst/tc_carry_i_4_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.667 r  design_2_i/clock_divider_1/inst/tc_carry/CO[3]
                         net (fo=1, routed)           0.000     4.667    design_2_i/clock_divider_1/inst/tc_carry_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.824 f  design_2_i/clock_divider_1/inst/tc_carry__0/CO[1]
                         net (fo=19, routed)          1.073     5.897    design_2_i/clock_divider_1/inst/load
    SLICE_X42Y68         LUT2 (Prop_lut2_I1_O)        0.329     6.226 r  design_2_i/clock_divider_1/inst/count[4]_i_4/O
                         net (fo=1, routed)           0.000     6.226    design_2_i/clock_divider_1/inst/count[4]_i_4_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.759 r  design_2_i/clock_divider_1/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.759    design_2_i/clock_divider_1/inst/count_reg[4]_i_1_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.876 r  design_2_i/clock_divider_1/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.876    design_2_i/clock_divider_1/inst/count_reg[8]_i_1_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.095 r  design_2_i/clock_divider_1/inst/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.095    design_2_i/clock_divider_1/inst/count_reg[12]_i_1_n_7
    SLICE_X42Y70         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.969    12.356    design_2_i/clock_divider_1/inst/clk
    SLICE_X42Y70         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[12]/C
                         clock pessimism              0.122    12.478    
                         clock uncertainty           -0.035    12.443    
    SLICE_X42Y70         FDCE (Setup_fdce_C_D)        0.109    12.552    design_2_i/clock_divider_1/inst/count_reg[12]
  -------------------------------------------------------------------
                         required time                         12.552    
                         arrival time                          -7.095    
  -------------------------------------------------------------------
                         slack                                  5.457    

Slack (MET) :             5.464ns  (required time - arrival time)
  Source:                 design_2_i/clock_divider_1/inst/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/clock_divider_1/inst/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.377ns  (logic 2.412ns (55.105%)  route 1.965ns (44.895%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.246ns = ( 12.246 - 10.000 ) 
    Source Clock Delay      (SCD):    2.601ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.144     2.601    design_2_i/clock_divider_1/inst/clk
    SLICE_X42Y67         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDCE (Prop_fdce_C_Q)         0.518     3.119 r  design_2_i/clock_divider_1/inst/count_reg[0]/Q
                         net (fo=3, routed)           0.892     4.011    design_2_i/clock_divider_1/inst/count_reg[0]
    SLICE_X43Y68         LUT3 (Prop_lut3_I0_O)        0.124     4.135 r  design_2_i/clock_divider_1/inst/tc_carry_i_4/O
                         net (fo=1, routed)           0.000     4.135    design_2_i/clock_divider_1/inst/tc_carry_i_4_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.667 r  design_2_i/clock_divider_1/inst/tc_carry/CO[3]
                         net (fo=1, routed)           0.000     4.667    design_2_i/clock_divider_1/inst/tc_carry_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.824 f  design_2_i/clock_divider_1/inst/tc_carry__0/CO[1]
                         net (fo=19, routed)          1.073     5.897    design_2_i/clock_divider_1/inst/load
    SLICE_X42Y68         LUT2 (Prop_lut2_I1_O)        0.329     6.226 r  design_2_i/clock_divider_1/inst/count[4]_i_4/O
                         net (fo=1, routed)           0.000     6.226    design_2_i/clock_divider_1/inst/count[4]_i_4_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.759 r  design_2_i/clock_divider_1/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.759    design_2_i/clock_divider_1/inst/count_reg[4]_i_1_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.978 r  design_2_i/clock_divider_1/inst/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.978    design_2_i/clock_divider_1/inst/count_reg[8]_i_1_n_7
    SLICE_X42Y69         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.859    12.246    design_2_i/clock_divider_1/inst/clk
    SLICE_X42Y69         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[8]/C
                         clock pessimism              0.122    12.369    
                         clock uncertainty           -0.035    12.333    
    SLICE_X42Y69         FDCE (Setup_fdce_C_D)        0.109    12.442    design_2_i/clock_divider_1/inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                         12.442    
                         arrival time                          -6.978    
  -------------------------------------------------------------------
                         slack                                  5.464    

Slack (MET) :             5.618ns  (required time - arrival time)
  Source:                 design_2_i/clock_divider_1/inst/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/clock_divider_1/inst/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.341ns  (logic 2.516ns (57.958%)  route 1.825ns (42.042%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.364ns = ( 12.364 - 10.000 ) 
    Source Clock Delay      (SCD):    2.601ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.144     2.601    design_2_i/clock_divider_1/inst/clk
    SLICE_X42Y67         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDCE (Prop_fdce_C_Q)         0.518     3.119 r  design_2_i/clock_divider_1/inst/count_reg[0]/Q
                         net (fo=3, routed)           0.892     4.011    design_2_i/clock_divider_1/inst/count_reg[0]
    SLICE_X43Y68         LUT3 (Prop_lut3_I0_O)        0.124     4.135 r  design_2_i/clock_divider_1/inst/tc_carry_i_4/O
                         net (fo=1, routed)           0.000     4.135    design_2_i/clock_divider_1/inst/tc_carry_i_4_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.667 r  design_2_i/clock_divider_1/inst/tc_carry/CO[3]
                         net (fo=1, routed)           0.000     4.667    design_2_i/clock_divider_1/inst/tc_carry_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.824 f  design_2_i/clock_divider_1/inst/tc_carry__0/CO[1]
                         net (fo=19, routed)          0.933     5.757    design_2_i/clock_divider_1/inst/load
    SLICE_X42Y67         LUT2 (Prop_lut2_I1_O)        0.329     6.086 r  design_2_i/clock_divider_1/inst/count[0]_i_5/O
                         net (fo=1, routed)           0.000     6.086    design_2_i/clock_divider_1/inst/count[0]_i_5_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.619 r  design_2_i/clock_divider_1/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.619    design_2_i/clock_divider_1/inst/count_reg[0]_i_1_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.942 r  design_2_i/clock_divider_1/inst/count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.942    design_2_i/clock_divider_1/inst/count_reg[4]_i_1_n_6
    SLICE_X42Y68         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.977    12.364    design_2_i/clock_divider_1/inst/clk
    SLICE_X42Y68         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[5]/C
                         clock pessimism              0.122    12.487    
                         clock uncertainty           -0.035    12.451    
    SLICE_X42Y68         FDCE (Setup_fdce_C_D)        0.109    12.560    design_2_i/clock_divider_1/inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                         12.560    
                         arrival time                          -6.942    
  -------------------------------------------------------------------
                         slack                                  5.618    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 design_2_i/clock_divider_1/inst/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/clock_divider_1/inst/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.979ns
    Source Clock Delay      (SCD):    0.714ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.488     0.714    design_2_i/clock_divider_1/inst/clk
    SLICE_X42Y68         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDCE (Prop_fdce_C_Q)         0.164     0.878 r  design_2_i/clock_divider_1/inst/count_reg[7]/Q
                         net (fo=2, routed)           0.148     1.026    design_2_i/clock_divider_1/inst/count_reg[7]
    SLICE_X42Y68         LUT2 (Prop_lut2_I0_O)        0.045     1.071 r  design_2_i/clock_divider_1/inst/count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.071    design_2_i/clock_divider_1/inst/count[4]_i_2_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.135 r  design_2_i/clock_divider_1/inst/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.135    design_2_i/clock_divider_1/inst/count_reg[4]_i_1_n_4
    SLICE_X42Y68         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.566     0.979    design_2_i/clock_divider_1/inst/clk
    SLICE_X42Y68         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[7]/C
                         clock pessimism             -0.266     0.714    
    SLICE_X42Y68         FDCE (Hold_fdce_C_D)         0.134     0.848    design_2_i/clock_divider_1/inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 design_2_i/clock_divider_1/inst/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/clock_divider_1/inst/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.965ns
    Source Clock Delay      (SCD):    0.700ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.475     0.700    design_2_i/clock_divider_1/inst/clk
    SLICE_X42Y70         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDCE (Prop_fdce_C_Q)         0.164     0.864 r  design_2_i/clock_divider_1/inst/count_reg[15]/Q
                         net (fo=2, routed)           0.149     1.013    design_2_i/clock_divider_1/inst/count_reg[15]
    SLICE_X42Y70         LUT2 (Prop_lut2_I0_O)        0.045     1.058 r  design_2_i/clock_divider_1/inst/count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.058    design_2_i/clock_divider_1/inst/count[12]_i_2_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.122 r  design_2_i/clock_divider_1/inst/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.122    design_2_i/clock_divider_1/inst/count_reg[12]_i_1_n_4
    SLICE_X42Y70         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.552     0.965    design_2_i/clock_divider_1/inst/clk
    SLICE_X42Y70         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[15]/C
                         clock pessimism             -0.265     0.700    
    SLICE_X42Y70         FDCE (Hold_fdce_C_D)         0.134     0.834    design_2_i/clock_divider_1/inst/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 design_2_i/clock_divider_1/inst/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/clock_divider_1/inst/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.660ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.434     0.660    design_2_i/clock_divider_1/inst/clk
    SLICE_X42Y69         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDCE (Prop_fdce_C_Q)         0.164     0.824 r  design_2_i/clock_divider_1/inst/count_reg[11]/Q
                         net (fo=2, routed)           0.149     0.973    design_2_i/clock_divider_1/inst/count_reg[11]
    SLICE_X42Y69         LUT2 (Prop_lut2_I0_O)        0.045     1.018 r  design_2_i/clock_divider_1/inst/count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.018    design_2_i/clock_divider_1/inst/count[8]_i_2_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.082 r  design_2_i/clock_divider_1/inst/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.082    design_2_i/clock_divider_1/inst/count_reg[8]_i_1_n_4
    SLICE_X42Y69         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.502     0.915    design_2_i/clock_divider_1/inst/clk
    SLICE_X42Y69         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[11]/C
                         clock pessimism             -0.256     0.660    
    SLICE_X42Y69         FDCE (Hold_fdce_C_D)         0.134     0.794    design_2_i/clock_divider_1/inst/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.794    
                         arrival time                           1.082    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 design_2_i/clock_divider_1/inst/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/clock_divider_1/inst/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.507     0.732    design_2_i/clock_divider_1/inst/clk
    SLICE_X42Y67         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDCE (Prop_fdce_C_Q)         0.164     0.896 r  design_2_i/clock_divider_1/inst/count_reg[3]/Q
                         net (fo=2, routed)           0.149     1.045    design_2_i/clock_divider_1/inst/count_reg[3]
    SLICE_X42Y67         LUT2 (Prop_lut2_I0_O)        0.045     1.090 r  design_2_i/clock_divider_1/inst/count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.090    design_2_i/clock_divider_1/inst/count[0]_i_3_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.154 r  design_2_i/clock_divider_1/inst/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.154    design_2_i/clock_divider_1/inst/count_reg[0]_i_1_n_4
    SLICE_X42Y67         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.585     0.998    design_2_i/clock_divider_1/inst/clk
    SLICE_X42Y67         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[3]/C
                         clock pessimism             -0.266     0.732    
    SLICE_X42Y67         FDCE (Hold_fdce_C_D)         0.134     0.866    design_2_i/clock_divider_1/inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.866    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 design_2_i/clock_divider_1/inst/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/clock_divider_1/inst/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.371ns (71.313%)  route 0.149ns (28.687%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.965ns
    Source Clock Delay      (SCD):    0.660ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.434     0.660    design_2_i/clock_divider_1/inst/clk
    SLICE_X42Y69         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDCE (Prop_fdce_C_Q)         0.164     0.824 r  design_2_i/clock_divider_1/inst/count_reg[11]/Q
                         net (fo=2, routed)           0.149     0.973    design_2_i/clock_divider_1/inst/count_reg[11]
    SLICE_X42Y69         LUT2 (Prop_lut2_I0_O)        0.045     1.018 r  design_2_i/clock_divider_1/inst/count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.018    design_2_i/clock_divider_1/inst/count[8]_i_2_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.127 r  design_2_i/clock_divider_1/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.127    design_2_i/clock_divider_1/inst/count_reg[8]_i_1_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.180 r  design_2_i/clock_divider_1/inst/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.180    design_2_i/clock_divider_1/inst/count_reg[12]_i_1_n_7
    SLICE_X42Y70         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.552     0.965    design_2_i/clock_divider_1/inst/clk
    SLICE_X42Y70         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[12]/C
                         clock pessimism             -0.219     0.746    
    SLICE_X42Y70         FDCE (Hold_fdce_C_D)         0.134     0.880    design_2_i/clock_divider_1/inst/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 design_2_i/clock_divider_1/inst/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/clock_divider_1/inst/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.384ns (72.013%)  route 0.149ns (27.987%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.965ns
    Source Clock Delay      (SCD):    0.660ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.434     0.660    design_2_i/clock_divider_1/inst/clk
    SLICE_X42Y69         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDCE (Prop_fdce_C_Q)         0.164     0.824 r  design_2_i/clock_divider_1/inst/count_reg[11]/Q
                         net (fo=2, routed)           0.149     0.973    design_2_i/clock_divider_1/inst/count_reg[11]
    SLICE_X42Y69         LUT2 (Prop_lut2_I0_O)        0.045     1.018 r  design_2_i/clock_divider_1/inst/count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.018    design_2_i/clock_divider_1/inst/count[8]_i_2_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.127 r  design_2_i/clock_divider_1/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.127    design_2_i/clock_divider_1/inst/count_reg[8]_i_1_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.193 r  design_2_i/clock_divider_1/inst/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.193    design_2_i/clock_divider_1/inst/count_reg[12]_i_1_n_5
    SLICE_X42Y70         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.552     0.965    design_2_i/clock_divider_1/inst/clk
    SLICE_X42Y70         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[14]/C
                         clock pessimism             -0.219     0.746    
    SLICE_X42Y70         FDCE (Hold_fdce_C_D)         0.134     0.880    design_2_i/clock_divider_1/inst/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 design_2_i/clock_divider_1/inst/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/clock_divider_1/inst/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.979ns
    Source Clock Delay      (SCD):    0.714ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.488     0.714    design_2_i/clock_divider_1/inst/clk
    SLICE_X42Y68         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDCE (Prop_fdce_C_Q)         0.164     0.878 r  design_2_i/clock_divider_1/inst/count_reg[4]/Q
                         net (fo=2, routed)           0.174     1.052    design_2_i/clock_divider_1/inst/count_reg[4]
    SLICE_X42Y68         LUT2 (Prop_lut2_I0_O)        0.045     1.097 r  design_2_i/clock_divider_1/inst/count[4]_i_5/O
                         net (fo=1, routed)           0.000     1.097    design_2_i/clock_divider_1/inst/count[4]_i_5_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.167 r  design_2_i/clock_divider_1/inst/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.167    design_2_i/clock_divider_1/inst/count_reg[4]_i_1_n_7
    SLICE_X42Y68         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.566     0.979    design_2_i/clock_divider_1/inst/clk
    SLICE_X42Y68         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[4]/C
                         clock pessimism             -0.266     0.714    
    SLICE_X42Y68         FDCE (Hold_fdce_C_D)         0.134     0.848    design_2_i/clock_divider_1/inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 design_2_i/clock_divider_1/inst/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/clock_divider_1/inst/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.660ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.434     0.660    design_2_i/clock_divider_1/inst/clk
    SLICE_X42Y69         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDCE (Prop_fdce_C_Q)         0.164     0.824 r  design_2_i/clock_divider_1/inst/count_reg[8]/Q
                         net (fo=2, routed)           0.175     0.999    design_2_i/clock_divider_1/inst/count_reg[8]
    SLICE_X42Y69         LUT2 (Prop_lut2_I0_O)        0.045     1.044 r  design_2_i/clock_divider_1/inst/count[8]_i_5/O
                         net (fo=1, routed)           0.000     1.044    design_2_i/clock_divider_1/inst/count[8]_i_5_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.114 r  design_2_i/clock_divider_1/inst/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.114    design_2_i/clock_divider_1/inst/count_reg[8]_i_1_n_7
    SLICE_X42Y69         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.502     0.915    design_2_i/clock_divider_1/inst/clk
    SLICE_X42Y69         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[8]/C
                         clock pessimism             -0.256     0.660    
    SLICE_X42Y69         FDCE (Hold_fdce_C_D)         0.134     0.794    design_2_i/clock_divider_1/inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.794    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 design_2_i/clock_divider_1/inst/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/clock_divider_1/inst/count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.413%)  route 0.175ns (38.587%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.696ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.471     0.696    design_2_i/clock_divider_1/inst/clk
    SLICE_X42Y71         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDCE (Prop_fdce_C_Q)         0.164     0.860 r  design_2_i/clock_divider_1/inst/count_reg[16]/Q
                         net (fo=2, routed)           0.175     1.035    design_2_i/clock_divider_1/inst/count_reg[16]
    SLICE_X42Y71         LUT2 (Prop_lut2_I0_O)        0.045     1.080 r  design_2_i/clock_divider_1/inst/count[16]_i_2/O
                         net (fo=1, routed)           0.000     1.080    design_2_i/clock_divider_1/inst/count[16]_i_2_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.150 r  design_2_i/clock_divider_1/inst/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.150    design_2_i/clock_divider_1/inst/count_reg[16]_i_1_n_7
    SLICE_X42Y71         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.546     0.958    design_2_i/clock_divider_1/inst/clk
    SLICE_X42Y71         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[16]/C
                         clock pessimism             -0.263     0.696    
    SLICE_X42Y71         FDCE (Hold_fdce_C_D)         0.134     0.830    design_2_i/clock_divider_1/inst/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 design_2_i/clock_divider_1/inst/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/clock_divider_1/inst/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.413%)  route 0.175ns (38.587%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.507     0.732    design_2_i/clock_divider_1/inst/clk
    SLICE_X42Y67         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDCE (Prop_fdce_C_Q)         0.164     0.896 f  design_2_i/clock_divider_1/inst/count_reg[0]/Q
                         net (fo=3, routed)           0.175     1.072    design_2_i/clock_divider_1/inst/count_reg[0]
    SLICE_X42Y67         LUT2 (Prop_lut2_I0_O)        0.045     1.117 r  design_2_i/clock_divider_1/inst/count[0]_i_6/O
                         net (fo=1, routed)           0.000     1.117    design_2_i/clock_divider_1/inst/count[0]_i_6_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.187 r  design_2_i/clock_divider_1/inst/count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.187    design_2_i/clock_divider_1/inst/count_reg[0]_i_1_n_7
    SLICE_X42Y67         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.585     0.998    design_2_i/clock_divider_1/inst/clk
    SLICE_X42Y67         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[0]/C
                         clock pessimism             -0.266     0.732    
    SLICE_X42Y67         FDCE (Hold_fdce_C_D)         0.134     0.866    design_2_i/clock_divider_1/inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.866    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.320    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y67  design_2_i/clock_divider_1/inst/clk_div_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y67  design_2_i/clock_divider_1/inst/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y69  design_2_i/clock_divider_1/inst/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y69  design_2_i/clock_divider_1/inst/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y70  design_2_i/clock_divider_1/inst/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y70  design_2_i/clock_divider_1/inst/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y70  design_2_i/clock_divider_1/inst/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y70  design_2_i/clock_divider_1/inst/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y71  design_2_i/clock_divider_1/inst/count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y67  design_2_i/clock_divider_1/inst/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y67  design_2_i/clock_divider_1/inst/clk_div_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y67  design_2_i/clock_divider_1/inst/clk_div_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y67  design_2_i/clock_divider_1/inst/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y67  design_2_i/clock_divider_1/inst/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y69  design_2_i/clock_divider_1/inst/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y69  design_2_i/clock_divider_1/inst/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y69  design_2_i/clock_divider_1/inst/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y69  design_2_i/clock_divider_1/inst/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y70  design_2_i/clock_divider_1/inst/count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y70  design_2_i/clock_divider_1/inst/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y67  design_2_i/clock_divider_1/inst/clk_div_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y67  design_2_i/clock_divider_1/inst/clk_div_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y67  design_2_i/clock_divider_1/inst/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y67  design_2_i/clock_divider_1/inst/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y69  design_2_i/clock_divider_1/inst/count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y69  design_2_i/clock_divider_1/inst/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y69  design_2_i/clock_divider_1/inst/count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y69  design_2_i/clock_divider_1/inst/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y70  design_2_i/clock_divider_1/inst/count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y70  design_2_i/clock_divider_1/inst/count_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            51 Endpoints
Min Delay            51 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/BCD_0/inst/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.928ns  (logic 4.522ns (57.043%)  route 3.405ns (42.957%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDCE                         0.000     0.000 r  design_2_i/BCD_0/inst/q_reg[2]/C
    SLICE_X42Y59         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  design_2_i/BCD_0/inst/q_reg[2]/Q
                         net (fo=10, routed)          1.286     1.764    design_2_i/decoder_0/inst/B[2]
    SLICE_X43Y59         LUT4 (Prop_lut4_I2_O)        0.323     2.087 r  design_2_i/decoder_0/inst/CD__0/O
                         net (fo=1, routed)           2.119     4.206    CD_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.721     7.928 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000     7.928    CD
    J15                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/BCD_0/inst/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.652ns  (logic 4.307ns (56.278%)  route 3.346ns (43.722%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDCE                         0.000     0.000 r  design_2_i/BCD_0/inst/q_reg[2]/C
    SLICE_X42Y59         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  design_2_i/BCD_0/inst/q_reg[2]/Q
                         net (fo=10, routed)          1.286     1.764    design_2_i/decoder_0/inst/B[2]
    SLICE_X43Y59         LUT4 (Prop_lut4_I0_O)        0.295     2.059 r  design_2_i/decoder_0/inst/CC__0/O
                         net (fo=1, routed)           2.060     4.119    CC_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.534     7.652 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     7.652    CC
    J18                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/BCD_0/inst/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.525ns  (logic 4.564ns (60.651%)  route 2.961ns (39.349%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDCE                         0.000     0.000 r  design_2_i/BCD_0/inst/q_reg[2]/C
    SLICE_X42Y59         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  design_2_i/BCD_0/inst/q_reg[2]/Q
                         net (fo=10, routed)          1.287     1.765    design_2_i/decoder_0/inst/B[2]
    SLICE_X43Y59         LUT4 (Prop_lut4_I1_O)        0.323     2.088 r  design_2_i/decoder_0/inst/CA__0/O
                         net (fo=1, routed)           1.674     3.762    CA_OBUF
    K14                  OBUF (Prop_obuf_I_O)         3.763     7.525 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     7.525    CA
    K14                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/BCD_0/inst/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.427ns  (logic 4.289ns (57.745%)  route 3.138ns (42.255%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDCE                         0.000     0.000 r  design_2_i/BCD_0/inst/q_reg[2]/C
    SLICE_X42Y59         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  design_2_i/BCD_0/inst/q_reg[2]/Q
                         net (fo=10, routed)          1.287     1.765    design_2_i/decoder_0/inst/B[2]
    SLICE_X43Y59         LUT4 (Prop_lut4_I1_O)        0.295     2.060 r  design_2_i/decoder_0/inst/CB__0/O
                         net (fo=1, routed)           1.851     3.911    CB_OBUF
    H15                  OBUF (Prop_obuf_I_O)         3.516     7.427 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000     7.427    CB
    H15                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/BCD_0/inst/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.419ns  (logic 4.369ns (58.886%)  route 3.050ns (41.114%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDCE                         0.000     0.000 r  design_2_i/BCD_0/inst/q_reg[2]/C
    SLICE_X42Y59         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  design_2_i/BCD_0/inst/q_reg[2]/Q
                         net (fo=10, routed)          0.675     1.153    design_2_i/decoder_0/inst/B[2]
    SLICE_X43Y59         LUT4 (Prop_lut4_I1_O)        0.295     1.448 r  design_2_i/decoder_0/inst/CE__0/O
                         net (fo=1, routed)           2.375     3.823    CE_OBUF
    M17                  OBUF (Prop_obuf_I_O)         3.596     7.419 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     7.419    CE
    M17                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/BCD_0/inst/q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.368ns  (logic 4.405ns (59.789%)  route 2.963ns (40.211%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDCE                         0.000     0.000 r  design_2_i/BCD_0/inst/q_reg[1]/C
    SLICE_X42Y59         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_2_i/BCD_0/inst/q_reg[1]/Q
                         net (fo=10, routed)          0.902     1.420    design_2_i/decoder_0/inst/B[1]
    SLICE_X43Y59         LUT4 (Prop_lut4_I2_O)        0.154     1.574 r  design_2_i/decoder_0/inst/CG__0/O
                         net (fo=1, routed)           2.061     3.635    CG_OBUF
    H18                  OBUF (Prop_obuf_I_O)         3.733     7.368 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     7.368    CG
    H18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/BCD_0/inst/q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.093ns  (logic 4.163ns (58.698%)  route 2.929ns (41.302%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDCE                         0.000     0.000 r  design_2_i/BCD_0/inst/q_reg[1]/C
    SLICE_X42Y59         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_2_i/BCD_0/inst/q_reg[1]/Q
                         net (fo=10, routed)          0.902     1.420    design_2_i/decoder_0/inst/B[1]
    SLICE_X43Y59         LUT4 (Prop_lut4_I0_O)        0.124     1.544 r  design_2_i/decoder_0/inst/CF__0/O
                         net (fo=1, routed)           2.028     3.571    CF_OBUF
    J16                  OBUF (Prop_obuf_I_O)         3.521     7.093 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     7.093    CF
    J16                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/clock_divider_0/inst/count_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/clock_divider_0/inst/count_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.515ns  (logic 2.465ns (54.591%)  route 2.050ns (45.409%))
  Logic Levels:           9  (CARRY4=6 FDCE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDCE                         0.000     0.000 r  design_2_i/clock_divider_0/inst/count_reg[8]/C
    SLICE_X40Y66         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_2_i/clock_divider_0/inst/count_reg[8]/Q
                         net (fo=2, routed)           0.983     1.439    design_2_i/clock_divider_0/inst/count_reg[8]
    SLICE_X41Y65         LUT3 (Prop_lut3_I1_O)        0.124     1.563 r  design_2_i/clock_divider_0/inst/tc_carry_i_2/O
                         net (fo=1, routed)           0.000     1.563    design_2_i/clock_divider_0/inst/tc_carry_i_2_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.961 r  design_2_i/clock_divider_0/inst/tc_carry/CO[3]
                         net (fo=1, routed)           0.000     1.961    design_2_i/clock_divider_0/inst/tc_carry_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.118 f  design_2_i/clock_divider_0/inst/tc_carry__0/CO[1]
                         net (fo=19, routed)          1.068     3.185    design_2_i/clock_divider_0/inst/load
    SLICE_X40Y65         LUT2 (Prop_lut2_I1_O)        0.329     3.514 r  design_2_i/clock_divider_0/inst/count[4]_i_4/O
                         net (fo=1, routed)           0.000     3.514    design_2_i/clock_divider_0/inst/count[4]_i_4_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.064 r  design_2_i/clock_divider_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.064    design_2_i/clock_divider_0/inst/count_reg[4]_i_1_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.178 r  design_2_i/clock_divider_0/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.178    design_2_i/clock_divider_0/inst/count_reg[8]_i_1_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.292 r  design_2_i/clock_divider_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.292    design_2_i/clock_divider_0/inst/count_reg[12]_i_1_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.515 r  design_2_i/clock_divider_0/inst/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.515    design_2_i/clock_divider_0/inst/count_reg[16]_i_1_n_7
    SLICE_X40Y68         FDCE                                         r  design_2_i/clock_divider_0/inst/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/clock_divider_0/inst/count_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/clock_divider_0/inst/count_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.512ns  (logic 2.462ns (54.561%)  route 2.050ns (45.439%))
  Logic Levels:           8  (CARRY4=5 FDCE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDCE                         0.000     0.000 r  design_2_i/clock_divider_0/inst/count_reg[8]/C
    SLICE_X40Y66         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_2_i/clock_divider_0/inst/count_reg[8]/Q
                         net (fo=2, routed)           0.983     1.439    design_2_i/clock_divider_0/inst/count_reg[8]
    SLICE_X41Y65         LUT3 (Prop_lut3_I1_O)        0.124     1.563 r  design_2_i/clock_divider_0/inst/tc_carry_i_2/O
                         net (fo=1, routed)           0.000     1.563    design_2_i/clock_divider_0/inst/tc_carry_i_2_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.961 r  design_2_i/clock_divider_0/inst/tc_carry/CO[3]
                         net (fo=1, routed)           0.000     1.961    design_2_i/clock_divider_0/inst/tc_carry_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.118 f  design_2_i/clock_divider_0/inst/tc_carry__0/CO[1]
                         net (fo=19, routed)          1.068     3.185    design_2_i/clock_divider_0/inst/load
    SLICE_X40Y65         LUT2 (Prop_lut2_I1_O)        0.329     3.514 r  design_2_i/clock_divider_0/inst/count[4]_i_4/O
                         net (fo=1, routed)           0.000     3.514    design_2_i/clock_divider_0/inst/count[4]_i_4_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.064 r  design_2_i/clock_divider_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.064    design_2_i/clock_divider_0/inst/count_reg[4]_i_1_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.178 r  design_2_i/clock_divider_0/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.178    design_2_i/clock_divider_0/inst/count_reg[8]_i_1_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.512 r  design_2_i/clock_divider_0/inst/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.512    design_2_i/clock_divider_0/inst/count_reg[12]_i_1_n_6
    SLICE_X40Y67         FDCE                                         r  design_2_i/clock_divider_0/inst/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/clock_divider_0/inst/count_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/clock_divider_0/inst/count_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.491ns  (logic 2.441ns (54.349%)  route 2.050ns (45.651%))
  Logic Levels:           8  (CARRY4=5 FDCE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDCE                         0.000     0.000 r  design_2_i/clock_divider_0/inst/count_reg[8]/C
    SLICE_X40Y66         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_2_i/clock_divider_0/inst/count_reg[8]/Q
                         net (fo=2, routed)           0.983     1.439    design_2_i/clock_divider_0/inst/count_reg[8]
    SLICE_X41Y65         LUT3 (Prop_lut3_I1_O)        0.124     1.563 r  design_2_i/clock_divider_0/inst/tc_carry_i_2/O
                         net (fo=1, routed)           0.000     1.563    design_2_i/clock_divider_0/inst/tc_carry_i_2_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.961 r  design_2_i/clock_divider_0/inst/tc_carry/CO[3]
                         net (fo=1, routed)           0.000     1.961    design_2_i/clock_divider_0/inst/tc_carry_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.118 f  design_2_i/clock_divider_0/inst/tc_carry__0/CO[1]
                         net (fo=19, routed)          1.068     3.185    design_2_i/clock_divider_0/inst/load
    SLICE_X40Y65         LUT2 (Prop_lut2_I1_O)        0.329     3.514 r  design_2_i/clock_divider_0/inst/count[4]_i_4/O
                         net (fo=1, routed)           0.000     3.514    design_2_i/clock_divider_0/inst/count[4]_i_4_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.064 r  design_2_i/clock_divider_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.064    design_2_i/clock_divider_0/inst/count_reg[4]_i_1_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.178 r  design_2_i/clock_divider_0/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.178    design_2_i/clock_divider_0/inst/count_reg[8]_i_1_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.491 r  design_2_i/clock_divider_0/inst/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.491    design_2_i/clock_divider_0/inst/count_reg[12]_i_1_n_4
    SLICE_X40Y67         FDCE                                         r  design_2_i/clock_divider_0/inst/count_reg[15]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/clock_divider_0/inst/clk_div_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/clock_divider_0/inst/clk_div_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDCE                         0.000     0.000 r  design_2_i/clock_divider_0/inst/clk_div_reg/C
    SLICE_X42Y63         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_2_i/clock_divider_0/inst/clk_div_reg/Q
                         net (fo=5, routed)           0.175     0.339    design_2_i/clock_divider_0/inst/clk_div
    SLICE_X42Y63         LUT2 (Prop_lut2_I1_O)        0.045     0.384 r  design_2_i/clock_divider_0/inst/clk_div_i_1/O
                         net (fo=1, routed)           0.000     0.384    design_2_i/clock_divider_0/inst/clk_div_i_1_n_0
    SLICE_X42Y63         FDCE                                         r  design_2_i/clock_divider_0/inst/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/clock_divider_0/inst/count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/clock_divider_0/inst/count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDCE                         0.000     0.000 r  design_2_i/clock_divider_0/inst/count_reg[7]/C
    SLICE_X40Y65         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_2_i/clock_divider_0/inst/count_reg[7]/Q
                         net (fo=2, routed)           0.172     0.313    design_2_i/clock_divider_0/inst/count_reg[7]
    SLICE_X40Y65         LUT2 (Prop_lut2_I0_O)        0.045     0.358 r  design_2_i/clock_divider_0/inst/count[4]_i_2/O
                         net (fo=1, routed)           0.000     0.358    design_2_i/clock_divider_0/inst/count[4]_i_2_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.421 r  design_2_i/clock_divider_0/inst/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.421    design_2_i/clock_divider_0/inst/count_reg[4]_i_1_n_4
    SLICE_X40Y65         FDCE                                         r  design_2_i/clock_divider_0/inst/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/clock_divider_0/inst/count_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/clock_divider_0/inst/count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDCE                         0.000     0.000 r  design_2_i/clock_divider_0/inst/count_reg[11]/C
    SLICE_X40Y66         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_2_i/clock_divider_0/inst/count_reg[11]/Q
                         net (fo=2, routed)           0.173     0.314    design_2_i/clock_divider_0/inst/count_reg[11]
    SLICE_X40Y66         LUT2 (Prop_lut2_I0_O)        0.045     0.359 r  design_2_i/clock_divider_0/inst/count[8]_i_2/O
                         net (fo=1, routed)           0.000     0.359    design_2_i/clock_divider_0/inst/count[8]_i_2_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.422 r  design_2_i/clock_divider_0/inst/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.422    design_2_i/clock_divider_0/inst/count_reg[8]_i_1_n_4
    SLICE_X40Y66         FDCE                                         r  design_2_i/clock_divider_0/inst/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/clock_divider_0/inst/count_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/clock_divider_0/inst/count_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDCE                         0.000     0.000 r  design_2_i/clock_divider_0/inst/count_reg[15]/C
    SLICE_X40Y67         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_2_i/clock_divider_0/inst/count_reg[15]/Q
                         net (fo=2, routed)           0.173     0.314    design_2_i/clock_divider_0/inst/count_reg[15]
    SLICE_X40Y67         LUT2 (Prop_lut2_I0_O)        0.045     0.359 r  design_2_i/clock_divider_0/inst/count[12]_i_2/O
                         net (fo=1, routed)           0.000     0.359    design_2_i/clock_divider_0/inst/count[12]_i_2_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.422 r  design_2_i/clock_divider_0/inst/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.422    design_2_i/clock_divider_0/inst/count_reg[12]_i_1_n_4
    SLICE_X40Y67         FDCE                                         r  design_2_i/clock_divider_0/inst/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/clock_divider_0/inst/count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/clock_divider_0/inst/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDCE                         0.000     0.000 r  design_2_i/clock_divider_0/inst/count_reg[3]/C
    SLICE_X40Y64         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_2_i/clock_divider_0/inst/count_reg[3]/Q
                         net (fo=2, routed)           0.173     0.314    design_2_i/clock_divider_0/inst/count_reg[3]
    SLICE_X40Y64         LUT2 (Prop_lut2_I0_O)        0.045     0.359 r  design_2_i/clock_divider_0/inst/count[0]_i_3/O
                         net (fo=1, routed)           0.000     0.359    design_2_i/clock_divider_0/inst/count[0]_i_3_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.422 r  design_2_i/clock_divider_0/inst/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.422    design_2_i/clock_divider_0/inst/count_reg[0]_i_1_n_4
    SLICE_X40Y64         FDCE                                         r  design_2_i/clock_divider_0/inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/BCD_0/inst/q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/BCD_0/inst/q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.426ns  (logic 0.207ns (48.635%)  route 0.219ns (51.365%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDCE                         0.000     0.000 r  design_2_i/BCD_0/inst/q_reg[0]/C
    SLICE_X42Y59         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_2_i/BCD_0/inst/q_reg[0]/Q
                         net (fo=11, routed)          0.219     0.383    design_2_i/BCD_0/inst/Q[0]
    SLICE_X42Y59         LUT3 (Prop_lut3_I2_O)        0.043     0.426 r  design_2_i/BCD_0/inst/q[2]_i_1/O
                         net (fo=1, routed)           0.000     0.426    design_2_i/BCD_0/inst/q[2]_i_1_n_0
    SLICE_X42Y59         FDCE                                         r  design_2_i/BCD_0/inst/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/BCD_0/inst/q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/BCD_0/inst/q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.426ns  (logic 0.207ns (48.635%)  route 0.219ns (51.365%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDCE                         0.000     0.000 r  design_2_i/BCD_0/inst/q_reg[0]/C
    SLICE_X42Y59         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_2_i/BCD_0/inst/q_reg[0]/Q
                         net (fo=11, routed)          0.219     0.383    design_2_i/BCD_0/inst/Q[0]
    SLICE_X42Y59         LUT4 (Prop_lut4_I2_O)        0.043     0.426 r  design_2_i/BCD_0/inst/q[3]_i_1/O
                         net (fo=1, routed)           0.000     0.426    design_2_i/BCD_0/inst/q[3]_i_1_n_0
    SLICE_X42Y59         FDCE                                         r  design_2_i/BCD_0/inst/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/BCD_0/inst/q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/BCD_0/inst/q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.428ns  (logic 0.209ns (48.875%)  route 0.219ns (51.125%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDCE                         0.000     0.000 r  design_2_i/BCD_0/inst/q_reg[0]/C
    SLICE_X42Y59         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  design_2_i/BCD_0/inst/q_reg[0]/Q
                         net (fo=11, routed)          0.219     0.383    design_2_i/BCD_0/inst/Q[0]
    SLICE_X42Y59         LUT1 (Prop_lut1_I0_O)        0.045     0.428 r  design_2_i/BCD_0/inst/q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.428    design_2_i/BCD_0/inst/q[0]_i_1_n_0
    SLICE_X42Y59         FDCE                                         r  design_2_i/BCD_0/inst/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/BCD_0/inst/q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/BCD_0/inst/q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.428ns  (logic 0.209ns (48.875%)  route 0.219ns (51.125%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDCE                         0.000     0.000 r  design_2_i/BCD_0/inst/q_reg[0]/C
    SLICE_X42Y59         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_2_i/BCD_0/inst/q_reg[0]/Q
                         net (fo=11, routed)          0.219     0.383    design_2_i/BCD_0/inst/Q[0]
    SLICE_X42Y59         LUT4 (Prop_lut4_I2_O)        0.045     0.428 r  design_2_i/BCD_0/inst/q[1]_i_1/O
                         net (fo=1, routed)           0.000     0.428    design_2_i/BCD_0/inst/q[1]_i_1_n_0
    SLICE_X42Y59         FDCE                                         r  design_2_i/BCD_0/inst/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/clock_divider_0/inst/count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/clock_divider_0/inst/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDCE                         0.000     0.000 r  design_2_i/clock_divider_0/inst/count_reg[4]/C
    SLICE_X40Y65         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_2_i/clock_divider_0/inst/count_reg[4]/Q
                         net (fo=2, routed)           0.184     0.325    design_2_i/clock_divider_0/inst/count_reg[4]
    SLICE_X40Y65         LUT2 (Prop_lut2_I0_O)        0.045     0.370 r  design_2_i/clock_divider_0/inst/count[4]_i_5/O
                         net (fo=1, routed)           0.000     0.370    design_2_i/clock_divider_0/inst/count[4]_i_5_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.440 r  design_2_i/clock_divider_0/inst/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.440    design_2_i/clock_divider_0/inst/count_reg[4]_i_1_n_7
    SLICE_X40Y65         FDCE                                         r  design_2_i/clock_divider_0/inst/count_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_2_i/clock_divider_1/inst/count_reg[16]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.138ns  (logic 1.583ns (30.804%)  route 3.556ns (69.196%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  rst_IBUF_inst/O
                         net (fo=40, routed)          3.556     5.138    design_2_i/clock_divider_1/inst/rst
    SLICE_X42Y71         FDCE                                         f  design_2_i/clock_divider_1/inst/count_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.941     2.327    design_2_i/clock_divider_1/inst/clk
    SLICE_X42Y71         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_2_i/clock_divider_1/inst/count_reg[12]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.996ns  (logic 1.583ns (31.679%)  route 3.414ns (68.321%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  rst_IBUF_inst/O
                         net (fo=40, routed)          3.414     4.996    design_2_i/clock_divider_1/inst/rst
    SLICE_X42Y70         FDCE                                         f  design_2_i/clock_divider_1/inst/count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.969     2.356    design_2_i/clock_divider_1/inst/clk
    SLICE_X42Y70         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_2_i/clock_divider_1/inst/count_reg[13]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.996ns  (logic 1.583ns (31.679%)  route 3.414ns (68.321%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  rst_IBUF_inst/O
                         net (fo=40, routed)          3.414     4.996    design_2_i/clock_divider_1/inst/rst
    SLICE_X42Y70         FDCE                                         f  design_2_i/clock_divider_1/inst/count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.969     2.356    design_2_i/clock_divider_1/inst/clk
    SLICE_X42Y70         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_2_i/clock_divider_1/inst/count_reg[14]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.996ns  (logic 1.583ns (31.679%)  route 3.414ns (68.321%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  rst_IBUF_inst/O
                         net (fo=40, routed)          3.414     4.996    design_2_i/clock_divider_1/inst/rst
    SLICE_X42Y70         FDCE                                         f  design_2_i/clock_divider_1/inst/count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.969     2.356    design_2_i/clock_divider_1/inst/clk
    SLICE_X42Y70         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_2_i/clock_divider_1/inst/count_reg[15]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.996ns  (logic 1.583ns (31.679%)  route 3.414ns (68.321%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  rst_IBUF_inst/O
                         net (fo=40, routed)          3.414     4.996    design_2_i/clock_divider_1/inst/rst
    SLICE_X42Y70         FDCE                                         f  design_2_i/clock_divider_1/inst/count_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.969     2.356    design_2_i/clock_divider_1/inst/clk
    SLICE_X42Y70         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_2_i/clock_divider_1/inst/count_reg[10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.845ns  (logic 1.583ns (32.671%)  route 3.262ns (67.329%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  rst_IBUF_inst/O
                         net (fo=40, routed)          3.262     4.845    design_2_i/clock_divider_1/inst/rst
    SLICE_X42Y69         FDCE                                         f  design_2_i/clock_divider_1/inst/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.859     2.246    design_2_i/clock_divider_1/inst/clk
    SLICE_X42Y69         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_2_i/clock_divider_1/inst/count_reg[11]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.845ns  (logic 1.583ns (32.671%)  route 3.262ns (67.329%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  rst_IBUF_inst/O
                         net (fo=40, routed)          3.262     4.845    design_2_i/clock_divider_1/inst/rst
    SLICE_X42Y69         FDCE                                         f  design_2_i/clock_divider_1/inst/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.859     2.246    design_2_i/clock_divider_1/inst/clk
    SLICE_X42Y69         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_2_i/clock_divider_1/inst/count_reg[8]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.845ns  (logic 1.583ns (32.671%)  route 3.262ns (67.329%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  rst_IBUF_inst/O
                         net (fo=40, routed)          3.262     4.845    design_2_i/clock_divider_1/inst/rst
    SLICE_X42Y69         FDCE                                         f  design_2_i/clock_divider_1/inst/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.859     2.246    design_2_i/clock_divider_1/inst/clk
    SLICE_X42Y69         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_2_i/clock_divider_1/inst/count_reg[9]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.845ns  (logic 1.583ns (32.671%)  route 3.262ns (67.329%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  rst_IBUF_inst/O
                         net (fo=40, routed)          3.262     4.845    design_2_i/clock_divider_1/inst/rst
    SLICE_X42Y69         FDCE                                         f  design_2_i/clock_divider_1/inst/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.859     2.246    design_2_i/clock_divider_1/inst/clk
    SLICE_X42Y69         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_2_i/clock_divider_1/inst/count_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.693ns  (logic 1.583ns (33.727%)  route 3.110ns (66.273%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  rst_IBUF_inst/O
                         net (fo=40, routed)          3.110     4.693    design_2_i/clock_divider_1/inst/rst
    SLICE_X42Y68         FDCE                                         f  design_2_i/clock_divider_1/inst/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.977     2.364    design_2_i/clock_divider_1/inst/clk
    SLICE_X42Y68         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_2_i/clock_divider_1/inst/clk_div_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.637ns  (logic 0.350ns (21.362%)  route 1.287ns (78.638%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 f  rst_IBUF_inst/O
                         net (fo=40, routed)          1.287     1.637    design_2_i/clock_divider_1/inst/rst
    SLICE_X43Y67         FDCE                                         f  design_2_i/clock_divider_1/inst/clk_div_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.585     0.998    design_2_i/clock_divider_1/inst/clk
    SLICE_X43Y67         FDCE                                         r  design_2_i/clock_divider_1/inst/clk_div_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_2_i/clock_divider_1/inst/count_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.637ns  (logic 0.350ns (21.362%)  route 1.287ns (78.638%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 f  rst_IBUF_inst/O
                         net (fo=40, routed)          1.287     1.637    design_2_i/clock_divider_1/inst/rst
    SLICE_X42Y67         FDCE                                         f  design_2_i/clock_divider_1/inst/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.585     0.998    design_2_i/clock_divider_1/inst/clk
    SLICE_X42Y67         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_2_i/clock_divider_1/inst/count_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.637ns  (logic 0.350ns (21.362%)  route 1.287ns (78.638%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 f  rst_IBUF_inst/O
                         net (fo=40, routed)          1.287     1.637    design_2_i/clock_divider_1/inst/rst
    SLICE_X42Y67         FDCE                                         f  design_2_i/clock_divider_1/inst/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.585     0.998    design_2_i/clock_divider_1/inst/clk
    SLICE_X42Y67         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_2_i/clock_divider_1/inst/count_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.637ns  (logic 0.350ns (21.362%)  route 1.287ns (78.638%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 f  rst_IBUF_inst/O
                         net (fo=40, routed)          1.287     1.637    design_2_i/clock_divider_1/inst/rst
    SLICE_X42Y67         FDCE                                         f  design_2_i/clock_divider_1/inst/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.585     0.998    design_2_i/clock_divider_1/inst/clk
    SLICE_X42Y67         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_2_i/clock_divider_1/inst/count_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.637ns  (logic 0.350ns (21.362%)  route 1.287ns (78.638%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 f  rst_IBUF_inst/O
                         net (fo=40, routed)          1.287     1.637    design_2_i/clock_divider_1/inst/rst
    SLICE_X42Y67         FDCE                                         f  design_2_i/clock_divider_1/inst/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.585     0.998    design_2_i/clock_divider_1/inst/clk
    SLICE_X42Y67         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_2_i/clock_divider_1/inst/count_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.692ns  (logic 0.350ns (20.667%)  route 1.342ns (79.333%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 f  rst_IBUF_inst/O
                         net (fo=40, routed)          1.342     1.692    design_2_i/clock_divider_1/inst/rst
    SLICE_X42Y68         FDCE                                         f  design_2_i/clock_divider_1/inst/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.566     0.979    design_2_i/clock_divider_1/inst/clk
    SLICE_X42Y68         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_2_i/clock_divider_1/inst/count_reg[5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.692ns  (logic 0.350ns (20.667%)  route 1.342ns (79.333%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 f  rst_IBUF_inst/O
                         net (fo=40, routed)          1.342     1.692    design_2_i/clock_divider_1/inst/rst
    SLICE_X42Y68         FDCE                                         f  design_2_i/clock_divider_1/inst/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.566     0.979    design_2_i/clock_divider_1/inst/clk
    SLICE_X42Y68         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_2_i/clock_divider_1/inst/count_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.692ns  (logic 0.350ns (20.667%)  route 1.342ns (79.333%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 f  rst_IBUF_inst/O
                         net (fo=40, routed)          1.342     1.692    design_2_i/clock_divider_1/inst/rst
    SLICE_X42Y68         FDCE                                         f  design_2_i/clock_divider_1/inst/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.566     0.979    design_2_i/clock_divider_1/inst/clk
    SLICE_X42Y68         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_2_i/clock_divider_1/inst/count_reg[7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.692ns  (logic 0.350ns (20.667%)  route 1.342ns (79.333%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 f  rst_IBUF_inst/O
                         net (fo=40, routed)          1.342     1.692    design_2_i/clock_divider_1/inst/rst
    SLICE_X42Y68         FDCE                                         f  design_2_i/clock_divider_1/inst/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.566     0.979    design_2_i/clock_divider_1/inst/clk
    SLICE_X42Y68         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_2_i/clock_divider_1/inst/count_reg[10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.758ns  (logic 0.350ns (19.893%)  route 1.408ns (80.107%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.915ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 f  rst_IBUF_inst/O
                         net (fo=40, routed)          1.408     1.758    design_2_i/clock_divider_1/inst/rst
    SLICE_X42Y69         FDCE                                         f  design_2_i/clock_divider_1/inst/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.502     0.915    design_2_i/clock_divider_1/inst/clk
    SLICE_X42Y69         FDCE                                         r  design_2_i/clock_divider_1/inst/count_reg[10]/C





