<?xml version="1.0" encoding="UTF-8" standalone="no" ?><workspace xmlns="http://actel.com/sweng/afi"><name>smartgen</name><netlistFormat>Verilog</netlistFormat><reports><resource select="T"/></reports><subproject libero="T"/><hdltype>Verilog</hdltype><device die="IS2X2M1" family="ProASIC3" package="vq100"/><componentInstances/><component name="zjh_CE0::work"/><component name="DESIGN_FIRMWARE::work"/><component name="DESIGN_IO::work"/><component name="zjh_CE1::work"/><component name="newCore::work"/><component name="zjh_CE2::work"/><component name="zjh_CE3::work"/><component name="zjh_CE4::work"/><component name="CP1_0::work"/><component name="C0::work"/><component name="CE0::work"/><component name="p1::work"/><component name="CP2_0::work"/><component name="CP3_0::work"/><component name="CP0::work"/><component name="CP1::work"/><component name="CP2::work"/><SmartGen version="8.0"/></workspace>