`timescale 1ns / 100ps

module selector_2cen_1bit(out, in_0, in_1, sel)
  output out;
  input in_0, in_1, sel;
  assign out = sel? in_1 : in_0;
endmodule