// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.1
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _kick_HH_
#define _kick_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "p_hls_fptosi_double_s.h"
#include "astroSim_dmul_64ndEe.h"
#include "astroSim_ddiv_64nbkb.h"
#include "astroSim_mux_164_cud.h"

namespace ap_rtl {

struct kick : public sc_module {
    // Port declarations 87
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<64> > p_int_0_vx_read;
    sc_in< sc_lv<64> > p_int_1_vx_read;
    sc_in< sc_lv<64> > p_int_2_vx_read;
    sc_in< sc_lv<64> > p_int_3_vx_read;
    sc_in< sc_lv<64> > p_int_4_vx_read;
    sc_in< sc_lv<64> > p_int_5_vx_read;
    sc_in< sc_lv<64> > p_int_6_vx_read;
    sc_in< sc_lv<64> > p_int_7_vx_read;
    sc_in< sc_lv<64> > p_int_8_vx_read;
    sc_in< sc_lv<64> > p_int_0_vy_read;
    sc_in< sc_lv<64> > p_int_1_vy_read;
    sc_in< sc_lv<64> > p_int_2_vy_read;
    sc_in< sc_lv<64> > p_int_3_vy_read;
    sc_in< sc_lv<64> > p_int_4_vy_read;
    sc_in< sc_lv<64> > p_int_5_vy_read;
    sc_in< sc_lv<64> > p_int_6_vy_read;
    sc_in< sc_lv<64> > p_int_7_vy_read;
    sc_in< sc_lv<64> > p_int_8_vy_read;
    sc_in< sc_lv<64> > p_int_0_vz_read;
    sc_in< sc_lv<64> > p_int_1_vz_read;
    sc_in< sc_lv<64> > p_int_2_vz_read;
    sc_in< sc_lv<64> > p_int_3_vz_read;
    sc_in< sc_lv<64> > p_int_4_vz_read;
    sc_in< sc_lv<64> > p_int_5_vz_read;
    sc_in< sc_lv<64> > p_int_6_vz_read;
    sc_in< sc_lv<64> > p_int_7_vz_read;
    sc_in< sc_lv<64> > p_int_8_vz_read;
    sc_in< sc_lv<64> > p_ax_6;
    sc_in< sc_lv<64> > p_ax_0;
    sc_in< sc_lv<64> > p_ax_3;
    sc_in< sc_lv<64> > p_ay_6;
    sc_in< sc_lv<64> > p_ay_0;
    sc_in< sc_lv<64> > p_ay_3;
    sc_in< sc_lv<64> > p_az_6;
    sc_in< sc_lv<64> > p_az_0;
    sc_in< sc_lv<64> > p_az_3;
    sc_in< sc_lv<64> > p_ax_7;
    sc_in< sc_lv<64> > p_ax_1;
    sc_in< sc_lv<64> > p_ax_4;
    sc_in< sc_lv<64> > p_ay_7;
    sc_in< sc_lv<64> > p_ay_1;
    sc_in< sc_lv<64> > p_ay_4;
    sc_in< sc_lv<64> > p_az_7;
    sc_in< sc_lv<64> > p_az_1;
    sc_in< sc_lv<64> > p_az_4;
    sc_in< sc_lv<64> > p_ax_8;
    sc_in< sc_lv<64> > p_ax_2;
    sc_in< sc_lv<64> > p_ax_5;
    sc_in< sc_lv<64> > p_ay_8;
    sc_in< sc_lv<64> > p_ay_2;
    sc_in< sc_lv<64> > p_ay_5;
    sc_in< sc_lv<64> > p_az_8;
    sc_in< sc_lv<64> > p_az_2;
    sc_in< sc_lv<64> > p_az_5;
    sc_out< sc_lv<64> > ap_return_0;
    sc_out< sc_lv<64> > ap_return_1;
    sc_out< sc_lv<64> > ap_return_2;
    sc_out< sc_lv<64> > ap_return_3;
    sc_out< sc_lv<64> > ap_return_4;
    sc_out< sc_lv<64> > ap_return_5;
    sc_out< sc_lv<64> > ap_return_6;
    sc_out< sc_lv<64> > ap_return_7;
    sc_out< sc_lv<64> > ap_return_8;
    sc_out< sc_lv<64> > ap_return_9;
    sc_out< sc_lv<64> > ap_return_10;
    sc_out< sc_lv<64> > ap_return_11;
    sc_out< sc_lv<64> > ap_return_12;
    sc_out< sc_lv<64> > ap_return_13;
    sc_out< sc_lv<64> > ap_return_14;
    sc_out< sc_lv<64> > ap_return_15;
    sc_out< sc_lv<64> > ap_return_16;
    sc_out< sc_lv<64> > ap_return_17;
    sc_out< sc_lv<64> > ap_return_18;
    sc_out< sc_lv<64> > ap_return_19;
    sc_out< sc_lv<64> > ap_return_20;
    sc_out< sc_lv<64> > ap_return_21;
    sc_out< sc_lv<64> > ap_return_22;
    sc_out< sc_lv<64> > ap_return_23;
    sc_out< sc_lv<64> > ap_return_24;
    sc_out< sc_lv<64> > ap_return_25;
    sc_out< sc_lv<64> > ap_return_26;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<64> > ap_var_for_const0;
    sc_signal< sc_lv<64> > ap_var_for_const2;


    // Module declarations
    kick(sc_module_name name);
    SC_HAS_PROCESS(kick);

    ~kick();

    sc_trace_file* mVcdFile;

    p_hls_fptosi_double_s* tmp_14_p_hls_fptosi_double_s_fu_594;
    p_hls_fptosi_double_s* tmp_18_p_hls_fptosi_double_s_fu_599;
    p_hls_fptosi_double_s* tmp_22_p_hls_fptosi_double_s_fu_604;
    p_hls_fptosi_double_s* tmp_27_1_p_hls_fptosi_double_s_fu_609;
    p_hls_fptosi_double_s* tmp_31_1_p_hls_fptosi_double_s_fu_614;
    p_hls_fptosi_double_s* tmp_35_1_p_hls_fptosi_double_s_fu_619;
    p_hls_fptosi_double_s* tmp_27_2_p_hls_fptosi_double_s_fu_624;
    p_hls_fptosi_double_s* tmp_31_2_p_hls_fptosi_double_s_fu_629;
    p_hls_fptosi_double_s* tmp_35_2_p_hls_fptosi_double_s_fu_634;
    astroSim_dmul_64ndEe<1,4,64,64,64>* astroSim_dmul_64ndEe_x_U604;
    astroSim_dmul_64ndEe<1,4,64,64,64>* astroSim_dmul_64ndEe_x_U605;
    astroSim_dmul_64ndEe<1,4,64,64,64>* astroSim_dmul_64ndEe_x_U606;
    astroSim_dmul_64ndEe<1,4,64,64,64>* astroSim_dmul_64ndEe_x_U607;
    astroSim_dmul_64ndEe<1,4,64,64,64>* astroSim_dmul_64ndEe_x_U608;
    astroSim_dmul_64ndEe<1,4,64,64,64>* astroSim_dmul_64ndEe_x_U609;
    astroSim_dmul_64ndEe<1,4,64,64,64>* astroSim_dmul_64ndEe_x_U610;
    astroSim_dmul_64ndEe<1,4,64,64,64>* astroSim_dmul_64ndEe_x_U611;
    astroSim_dmul_64ndEe<1,4,64,64,64>* astroSim_dmul_64ndEe_x_U612;
    astroSim_ddiv_64nbkb<1,17,64,64,64>* astroSim_ddiv_64nbkb_x_U613;
    astroSim_ddiv_64nbkb<1,17,64,64,64>* astroSim_ddiv_64nbkb_x_U614;
    astroSim_ddiv_64nbkb<1,17,64,64,64>* astroSim_ddiv_64nbkb_x_U615;
    astroSim_ddiv_64nbkb<1,17,64,64,64>* astroSim_ddiv_64nbkb_x_U616;
    astroSim_ddiv_64nbkb<1,17,64,64,64>* astroSim_ddiv_64nbkb_x_U617;
    astroSim_ddiv_64nbkb<1,17,64,64,64>* astroSim_ddiv_64nbkb_x_U618;
    astroSim_ddiv_64nbkb<1,17,64,64,64>* astroSim_ddiv_64nbkb_x_U619;
    astroSim_ddiv_64nbkb<1,17,64,64,64>* astroSim_ddiv_64nbkb_x_U620;
    astroSim_ddiv_64nbkb<1,17,64,64,64>* astroSim_ddiv_64nbkb_x_U621;
    astroSim_mux_164_cud<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_cud_x_U622;
    astroSim_mux_164_cud<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_cud_x_U623;
    astroSim_mux_164_cud<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_cud_x_U624;
    astroSim_mux_164_cud<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_cud_x_U625;
    astroSim_mux_164_cud<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_cud_x_U626;
    astroSim_mux_164_cud<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_cud_x_U627;
    astroSim_mux_164_cud<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_cud_x_U628;
    astroSim_mux_164_cud<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_cud_x_U629;
    astroSim_mux_164_cud<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_cud_x_U630;
    astroSim_mux_164_cud<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_cud_x_U631;
    astroSim_mux_164_cud<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_cud_x_U632;
    astroSim_mux_164_cud<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_cud_x_U633;
    astroSim_mux_164_cud<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_cud_x_U634;
    astroSim_mux_164_cud<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_cud_x_U635;
    astroSim_mux_164_cud<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_cud_x_U636;
    astroSim_mux_164_cud<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_cud_x_U637;
    astroSim_mux_164_cud<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_cud_x_U638;
    astroSim_mux_164_cud<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_cud_x_U639;
    astroSim_mux_164_cud<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_cud_x_U640;
    astroSim_mux_164_cud<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_cud_x_U641;
    astroSim_mux_164_cud<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_cud_x_U642;
    astroSim_mux_164_cud<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_cud_x_U643;
    astroSim_mux_164_cud<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_cud_x_U644;
    astroSim_mux_164_cud<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_cud_x_U645;
    astroSim_mux_164_cud<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_cud_x_U646;
    astroSim_mux_164_cud<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_cud_x_U647;
    astroSim_mux_164_cud<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_cud_x_U648;
    astroSim_mux_164_cud<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_cud_x_U649;
    astroSim_mux_164_cud<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_cud_x_U650;
    astroSim_mux_164_cud<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_cud_x_U651;
    astroSim_mux_164_cud<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_cud_x_U652;
    astroSim_mux_164_cud<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_cud_x_U653;
    astroSim_mux_164_cud<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_cud_x_U654;
    astroSim_mux_164_cud<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_cud_x_U655;
    astroSim_mux_164_cud<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_cud_x_U656;
    astroSim_mux_164_cud<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_cud_x_U657;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<64> > p_int_vx_reg_312;
    sc_signal< sc_lv<64> > p_int_vx9_reg_322;
    sc_signal< sc_lv<64> > p_int_vx2_reg_332;
    sc_signal< sc_lv<64> > p_int_vx3_reg_342;
    sc_signal< sc_lv<64> > p_int_vx4_reg_352;
    sc_signal< sc_lv<64> > p_int_vx5_reg_362;
    sc_signal< sc_lv<64> > p_int_vx6_reg_372;
    sc_signal< sc_lv<64> > p_int_vx7_reg_382;
    sc_signal< sc_lv<64> > p_int_vx8_reg_392;
    sc_signal< sc_lv<64> > p_int_vy_reg_402;
    sc_signal< sc_lv<64> > p_int_vy9_reg_412;
    sc_signal< sc_lv<64> > p_int_vy3_reg_422;
    sc_signal< sc_lv<64> > p_int_vy4_reg_432;
    sc_signal< sc_lv<64> > p_int_vy5_reg_442;
    sc_signal< sc_lv<64> > p_int_vy6_reg_452;
    sc_signal< sc_lv<64> > p_int_vy7_reg_462;
    sc_signal< sc_lv<64> > p_int_vy8_reg_472;
    sc_signal< sc_lv<64> > p_int_vy1_reg_482;
    sc_signal< sc_lv<64> > p_int_vz_reg_492;
    sc_signal< sc_lv<64> > p_int_vz3_reg_502;
    sc_signal< sc_lv<64> > p_int_vz4_reg_512;
    sc_signal< sc_lv<64> > p_int_vz5_reg_522;
    sc_signal< sc_lv<64> > p_int_vz6_reg_532;
    sc_signal< sc_lv<64> > p_int_vz7_reg_542;
    sc_signal< sc_lv<64> > p_int_vz8_reg_552;
    sc_signal< sc_lv<64> > p_int_vz9_reg_562;
    sc_signal< sc_lv<64> > p_int_vz1_reg_572;
    sc_signal< sc_lv<4> > i_reg_582;
    sc_signal< sc_lv<4> > ap_reg_pp0_iter1_i_reg_582;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter13;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter14;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter15;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter16;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter17;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter18;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter19;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter20;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter21;
    sc_signal< bool > ap_block_state24_pp0_stage0_iter22;
    sc_signal< bool > ap_block_pp0_stage0_flag00011001;
    sc_signal< sc_lv<4> > ap_reg_pp0_iter2_i_reg_582;
    sc_signal< sc_lv<4> > ap_reg_pp0_iter3_i_reg_582;
    sc_signal< sc_lv<4> > ap_reg_pp0_iter4_i_reg_582;
    sc_signal< sc_lv<4> > ap_reg_pp0_iter5_i_reg_582;
    sc_signal< sc_lv<4> > ap_reg_pp0_iter6_i_reg_582;
    sc_signal< sc_lv<4> > ap_reg_pp0_iter7_i_reg_582;
    sc_signal< sc_lv<4> > ap_reg_pp0_iter8_i_reg_582;
    sc_signal< sc_lv<4> > ap_reg_pp0_iter9_i_reg_582;
    sc_signal< sc_lv<4> > ap_reg_pp0_iter10_i_reg_582;
    sc_signal< sc_lv<4> > ap_reg_pp0_iter11_i_reg_582;
    sc_signal< sc_lv<4> > ap_reg_pp0_iter12_i_reg_582;
    sc_signal< sc_lv<4> > ap_reg_pp0_iter13_i_reg_582;
    sc_signal< sc_lv<4> > ap_reg_pp0_iter14_i_reg_582;
    sc_signal< sc_lv<4> > ap_reg_pp0_iter15_i_reg_582;
    sc_signal< sc_lv<4> > ap_reg_pp0_iter16_i_reg_582;
    sc_signal< sc_lv<4> > ap_reg_pp0_iter17_i_reg_582;
    sc_signal< sc_lv<4> > ap_reg_pp0_iter18_i_reg_582;
    sc_signal< sc_lv<4> > ap_reg_pp0_iter19_i_reg_582;
    sc_signal< sc_lv<4> > ap_reg_pp0_iter20_i_reg_582;
    sc_signal< sc_lv<4> > ap_reg_pp0_iter21_i_reg_582;
    sc_signal< sc_lv<1> > tmp_fu_729_p2;
    sc_signal< sc_lv<1> > tmp_reg_2727;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter1_tmp_reg_2727;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter2_tmp_reg_2727;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter3_tmp_reg_2727;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter4_tmp_reg_2727;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter5_tmp_reg_2727;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter6_tmp_reg_2727;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter7_tmp_reg_2727;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter8_tmp_reg_2727;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter9_tmp_reg_2727;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter10_tmp_reg_2727;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter11_tmp_reg_2727;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter12_tmp_reg_2727;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter13_tmp_reg_2727;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter14_tmp_reg_2727;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter15_tmp_reg_2727;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter16_tmp_reg_2727;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter17_tmp_reg_2727;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter18_tmp_reg_2727;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter19_tmp_reg_2727;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter20_tmp_reg_2727;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter21_tmp_reg_2727;
    sc_signal< sc_lv<1> > sel_tmp_fu_735_p2;
    sc_signal< sc_lv<1> > sel_tmp_reg_2731;
    sc_signal< sc_lv<1> > sel_tmp2_fu_741_p2;
    sc_signal< sc_lv<1> > sel_tmp2_reg_2744;
    sc_signal< sc_lv<4> > i_3_2_fu_747_p2;
    sc_signal< sc_lv<4> > i_3_2_reg_2757;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<64> > grp_fu_639_p2;
    sc_signal< sc_lv<64> > tmp_s_reg_2807;
    sc_signal< sc_lv<64> > grp_fu_644_p2;
    sc_signal< sc_lv<64> > tmp_16_reg_2812;
    sc_signal< sc_lv<64> > grp_fu_649_p2;
    sc_signal< sc_lv<64> > tmp_20_reg_2817;
    sc_signal< sc_lv<64> > grp_fu_654_p2;
    sc_signal< sc_lv<64> > tmp_25_1_reg_2822;
    sc_signal< sc_lv<64> > grp_fu_659_p2;
    sc_signal< sc_lv<64> > tmp_29_1_reg_2827;
    sc_signal< sc_lv<64> > grp_fu_664_p2;
    sc_signal< sc_lv<64> > tmp_33_1_reg_2832;
    sc_signal< sc_lv<64> > grp_fu_669_p2;
    sc_signal< sc_lv<64> > tmp_25_2_reg_2837;
    sc_signal< sc_lv<64> > grp_fu_674_p2;
    sc_signal< sc_lv<64> > tmp_29_2_reg_2842;
    sc_signal< sc_lv<64> > grp_fu_679_p2;
    sc_signal< sc_lv<64> > tmp_33_2_reg_2847;
    sc_signal< sc_lv<64> > grp_fu_684_p2;
    sc_signal< sc_lv<64> > tmp_13_reg_2852;
    sc_signal< sc_lv<64> > grp_fu_689_p2;
    sc_signal< sc_lv<64> > tmp_17_reg_2857;
    sc_signal< sc_lv<64> > grp_fu_694_p2;
    sc_signal< sc_lv<64> > tmp_21_reg_2862;
    sc_signal< sc_lv<64> > grp_fu_699_p2;
    sc_signal< sc_lv<64> > tmp_26_1_reg_2867;
    sc_signal< sc_lv<64> > grp_fu_704_p2;
    sc_signal< sc_lv<64> > tmp_30_1_reg_2872;
    sc_signal< sc_lv<64> > grp_fu_709_p2;
    sc_signal< sc_lv<64> > tmp_34_1_reg_2877;
    sc_signal< sc_lv<64> > grp_fu_714_p2;
    sc_signal< sc_lv<64> > tmp_26_2_reg_2882;
    sc_signal< sc_lv<64> > grp_fu_719_p2;
    sc_signal< sc_lv<64> > tmp_30_2_reg_2887;
    sc_signal< sc_lv<64> > grp_fu_724_p2;
    sc_signal< sc_lv<64> > tmp_34_2_reg_2892;
    sc_signal< sc_lv<64> > p_int_vx6_1_fu_1040_p18;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter22;
    sc_signal< sc_lv<64> > p_int_vx3_1_fu_1078_p18;
    sc_signal< sc_lv<64> > p_int_vx_1_fu_1116_p18;
    sc_signal< sc_lv<64> > p_int_vy14_1_fu_1198_p18;
    sc_signal< sc_lv<64> > p_int_vy1114_1_fu_1236_p18;
    sc_signal< sc_lv<64> > p_int_vy_1_fu_1274_p18;
    sc_signal< sc_lv<64> > p_int_vz22_1_fu_1356_p18;
    sc_signal< sc_lv<64> > p_int_vz19_1_fu_1394_p18;
    sc_signal< sc_lv<64> > p_int_vz_1_fu_1432_p18;
    sc_signal< sc_lv<64> > p_int_vx7_1_fu_1520_p18;
    sc_signal< sc_lv<64> > p_int_vx4_1_fu_1558_p18;
    sc_signal< sc_lv<64> > p_int_vx12_1_fu_1596_p18;
    sc_signal< sc_lv<64> > p_int_vy15_1_fu_1678_p18;
    sc_signal< sc_lv<64> > p_int_vy12_1_fu_1716_p18;
    sc_signal< sc_lv<64> > p_int_vy9_1_fu_1754_p18;
    sc_signal< sc_lv<64> > p_int_vz23_1_fu_1836_p18;
    sc_signal< sc_lv<64> > p_int_vz20_1_fu_1874_p18;
    sc_signal< sc_lv<64> > p_int_vz17_1_fu_1912_p18;
    sc_signal< sc_lv<64> > p_int_vx8_1_fu_2000_p18;
    sc_signal< sc_lv<64> > p_int_vx5_1_fu_2038_p18;
    sc_signal< sc_lv<64> > p_int_vx2_1_fu_2076_p18;
    sc_signal< sc_lv<64> > p_int_vy16_1_fu_2158_p18;
    sc_signal< sc_lv<64> > p_int_vy13_1_fu_2196_p18;
    sc_signal< sc_lv<64> > p_int_vy10_1_fu_2234_p18;
    sc_signal< sc_lv<64> > p_int_vz24_1_fu_2316_p18;
    sc_signal< sc_lv<64> > p_int_vz2126_1_fu_2354_p18;
    sc_signal< sc_lv<64> > p_int_vz18_1_fu_2392_p18;
    sc_signal< bool > ap_block_pp0_stage0_flag00011011;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter19;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter20;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter21;
    sc_signal< sc_lv<64> > tmp_14_p_hls_fptosi_double_s_fu_594_ap_return;
    sc_signal< sc_lv<64> > tmp_18_p_hls_fptosi_double_s_fu_599_ap_return;
    sc_signal< sc_lv<64> > tmp_22_p_hls_fptosi_double_s_fu_604_ap_return;
    sc_signal< sc_lv<64> > tmp_27_1_p_hls_fptosi_double_s_fu_609_ap_return;
    sc_signal< sc_lv<64> > tmp_31_1_p_hls_fptosi_double_s_fu_614_ap_return;
    sc_signal< sc_lv<64> > tmp_35_1_p_hls_fptosi_double_s_fu_619_ap_return;
    sc_signal< sc_lv<64> > tmp_27_2_p_hls_fptosi_double_s_fu_624_ap_return;
    sc_signal< sc_lv<64> > tmp_31_2_p_hls_fptosi_double_s_fu_629_ap_return;
    sc_signal< sc_lv<64> > tmp_35_2_p_hls_fptosi_double_s_fu_634_ap_return;
    sc_signal< sc_lv<4> > i_phi_fu_586_p4;
    sc_signal< bool > ap_block_pp0_stage0_flag00000000;
    sc_signal< sc_lv<64> > grp_fu_639_p0;
    sc_signal< sc_lv<64> > grp_fu_644_p0;
    sc_signal< sc_lv<64> > grp_fu_649_p0;
    sc_signal< sc_lv<64> > grp_fu_654_p0;
    sc_signal< sc_lv<64> > grp_fu_659_p0;
    sc_signal< sc_lv<64> > grp_fu_664_p0;
    sc_signal< sc_lv<64> > grp_fu_669_p0;
    sc_signal< sc_lv<64> > grp_fu_674_p0;
    sc_signal< sc_lv<64> > grp_fu_679_p0;
    sc_signal< sc_lv<64> > sel_tmp1_fu_765_p3;
    sc_signal< sc_lv<64> > sel_tmp5_fu_792_p3;
    sc_signal< sc_lv<64> > sel_tmp9_fu_819_p3;
    sc_signal< sc_lv<64> > sel_tmp13_fu_846_p3;
    sc_signal< sc_lv<64> > sel_tmp17_fu_873_p3;
    sc_signal< sc_lv<64> > sel_tmp20_fu_900_p3;
    sc_signal< sc_lv<64> > sel_tmp21_fu_927_p3;
    sc_signal< sc_lv<64> > sel_tmp22_fu_954_p3;
    sc_signal< sc_lv<64> > sel_tmp23_fu_981_p3;
    sc_signal< sc_lv<64> > p_int_vx_load_0_phi_fu_996_p18;
    sc_signal< sc_lv<64> > tmp_15_fu_1034_p2;
    sc_signal< sc_lv<64> > p_int_vy_load_0_phi_fu_1154_p18;
    sc_signal< sc_lv<64> > tmp_19_fu_1192_p2;
    sc_signal< sc_lv<64> > p_int_vz_load_0_phi_fu_1312_p18;
    sc_signal< sc_lv<64> > tmp_23_fu_1350_p2;
    sc_signal< sc_lv<4> > i_3_0_t_fu_1470_p2;
    sc_signal< sc_lv<64> > p_int_vx_load_1_phi_fu_1476_p18;
    sc_signal< sc_lv<64> > tmp_28_1_fu_1514_p2;
    sc_signal< sc_lv<64> > p_int_vy_load_1_phi_fu_1634_p18;
    sc_signal< sc_lv<64> > tmp_32_1_fu_1672_p2;
    sc_signal< sc_lv<64> > p_int_vz_load_1_phi_fu_1792_p18;
    sc_signal< sc_lv<64> > tmp_36_1_fu_1830_p2;
    sc_signal< sc_lv<4> > i_3_1_t_fu_1950_p2;
    sc_signal< sc_lv<64> > p_int_vx_load_2_phi_fu_1956_p18;
    sc_signal< sc_lv<64> > tmp_28_2_fu_1994_p2;
    sc_signal< sc_lv<64> > p_int_vy_load_2_phi_fu_2114_p18;
    sc_signal< sc_lv<64> > tmp_32_2_fu_2152_p2;
    sc_signal< sc_lv<64> > p_int_vz_load_2_phi_fu_2272_p18;
    sc_signal< sc_lv<64> > tmp_36_2_fu_2310_p2;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state25;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<64> ap_const_lv64_3F847AE147AE147B;
    static const sc_lv<64> ap_const_lv64_3C9CD2B297D889BC;
    static const sc_lv<4> ap_const_lv4_9;
    static const sc_lv<4> ap_const_lv4_3;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<4> ap_const_lv4_2;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const2();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state25();
    void thread_ap_block_pp0_stage0_flag00000000();
    void thread_ap_block_pp0_stage0_flag00011001();
    void thread_ap_block_pp0_stage0_flag00011011();
    void thread_ap_block_state10_pp0_stage0_iter8();
    void thread_ap_block_state11_pp0_stage0_iter9();
    void thread_ap_block_state12_pp0_stage0_iter10();
    void thread_ap_block_state13_pp0_stage0_iter11();
    void thread_ap_block_state14_pp0_stage0_iter12();
    void thread_ap_block_state15_pp0_stage0_iter13();
    void thread_ap_block_state16_pp0_stage0_iter14();
    void thread_ap_block_state17_pp0_stage0_iter15();
    void thread_ap_block_state18_pp0_stage0_iter16();
    void thread_ap_block_state19_pp0_stage0_iter17();
    void thread_ap_block_state20_pp0_stage0_iter18();
    void thread_ap_block_state21_pp0_stage0_iter19();
    void thread_ap_block_state22_pp0_stage0_iter20();
    void thread_ap_block_state23_pp0_stage0_iter21();
    void thread_ap_block_state24_pp0_stage0_iter22();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_block_state6_pp0_stage0_iter4();
    void thread_ap_block_state7_pp0_stage0_iter5();
    void thread_ap_block_state8_pp0_stage0_iter6();
    void thread_ap_block_state9_pp0_stage0_iter7();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_ap_return_0();
    void thread_ap_return_1();
    void thread_ap_return_10();
    void thread_ap_return_11();
    void thread_ap_return_12();
    void thread_ap_return_13();
    void thread_ap_return_14();
    void thread_ap_return_15();
    void thread_ap_return_16();
    void thread_ap_return_17();
    void thread_ap_return_18();
    void thread_ap_return_19();
    void thread_ap_return_2();
    void thread_ap_return_20();
    void thread_ap_return_21();
    void thread_ap_return_22();
    void thread_ap_return_23();
    void thread_ap_return_24();
    void thread_ap_return_25();
    void thread_ap_return_26();
    void thread_ap_return_3();
    void thread_ap_return_4();
    void thread_ap_return_5();
    void thread_ap_return_6();
    void thread_ap_return_7();
    void thread_ap_return_8();
    void thread_ap_return_9();
    void thread_grp_fu_639_p0();
    void thread_grp_fu_644_p0();
    void thread_grp_fu_649_p0();
    void thread_grp_fu_654_p0();
    void thread_grp_fu_659_p0();
    void thread_grp_fu_664_p0();
    void thread_grp_fu_669_p0();
    void thread_grp_fu_674_p0();
    void thread_grp_fu_679_p0();
    void thread_i_3_0_t_fu_1470_p2();
    void thread_i_3_1_t_fu_1950_p2();
    void thread_i_3_2_fu_747_p2();
    void thread_i_phi_fu_586_p4();
    void thread_sel_tmp13_fu_846_p3();
    void thread_sel_tmp17_fu_873_p3();
    void thread_sel_tmp1_fu_765_p3();
    void thread_sel_tmp20_fu_900_p3();
    void thread_sel_tmp21_fu_927_p3();
    void thread_sel_tmp22_fu_954_p3();
    void thread_sel_tmp23_fu_981_p3();
    void thread_sel_tmp2_fu_741_p2();
    void thread_sel_tmp5_fu_792_p3();
    void thread_sel_tmp9_fu_819_p3();
    void thread_sel_tmp_fu_735_p2();
    void thread_tmp_15_fu_1034_p2();
    void thread_tmp_19_fu_1192_p2();
    void thread_tmp_23_fu_1350_p2();
    void thread_tmp_28_1_fu_1514_p2();
    void thread_tmp_28_2_fu_1994_p2();
    void thread_tmp_32_1_fu_1672_p2();
    void thread_tmp_32_2_fu_2152_p2();
    void thread_tmp_36_1_fu_1830_p2();
    void thread_tmp_36_2_fu_2310_p2();
    void thread_tmp_fu_729_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
