
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001291                       # Number of seconds simulated
sim_ticks                                  1291099343                       # Number of ticks simulated
final_tick                                 1291099343                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 224415                       # Simulator instruction rate (inst/s)
host_op_rate                                   224415                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              130724493                       # Simulator tick rate (ticks/s)
host_mem_usage                                 694740                       # Number of bytes of host memory used
host_seconds                                     9.88                       # Real time elapsed on the host
sim_insts                                     2216426                       # Number of instructions simulated
sim_ops                                       2216426                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst        122432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data        378368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst         12992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data          6528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst          2048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data          7040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst           384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data          6784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst           704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data          6656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst          1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data          6272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst          3136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data          6336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst          1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data          6336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst           576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data          4544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst          1600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data          5568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst          4288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data          5888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst           960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data          6336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst          1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data          5312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst           448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data          4992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst           512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data          5376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst           640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data          4544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             620864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst       122432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst        12992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst          704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst         1088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst         3136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst         1088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst          576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst         1600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst         4288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst          960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst         1088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst          640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        153984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        77056                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           77056                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst           1913                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data           5912                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst            203                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data            102                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst             32                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data            110                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst              6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data            106                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst             11                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data            104                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst             17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data             98                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst             49                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data             99                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst             17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data             99                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst              9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data             71                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst             25                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data             87                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst             67                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data             92                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst             15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data             99                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst             17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data             83                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst              7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data             78                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst              8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data             84                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst             10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data             71                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9701                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1204                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1204                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst         94827715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        293058781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst         10062742                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data          5056156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst          1586245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data          5452718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst           297421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data          5254437                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst           545272                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data          5155297                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst           842693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data          4857876                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst          2428938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data          4907446                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst           842693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data          4907446                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst           446131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data          3519481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst          1239254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data          4312604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst          3321201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data          4560455                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst           743552                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data          4907446                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst           842693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data          4114323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst           346991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data          3866472                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst           396561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data          4163893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst           495702                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data          3519481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             480880115                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst     94827715                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst     10062742                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst      1586245                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst       297421                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst       545272                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst       842693                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst      2428938                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst       842693                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst       446131                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst      1239254                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst      3321201                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst       743552                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst       842693                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst       346991                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst       396561                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst       495702                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        119265803                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        59682472                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             59682472                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        59682472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst        94827715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       293058781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst        10062742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data         5056156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst         1586245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data         5452718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst          297421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data         5254437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst          545272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data         5155297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst          842693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data         4857876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst         2428938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data         4907446                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst          842693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data         4907446                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst          446131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data         3519481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst         1239254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data         4312604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst         3321201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data         4560455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst          743552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data         4907446                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst          842693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data         4114323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst          346991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data         3866472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst          396561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data         4163893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst          495702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data         3519481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            540562586                       # Total bandwidth to/from this memory (bytes/s)
system.cpu00.branchPred.lookups                132738                       # Number of BP lookups
system.cpu00.branchPred.condPredicted           73933                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect            5697                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups              88796                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                 66519                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           74.912158                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                 26541                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               86                       # Number of incorrect RAS predictions.
system.cpu00.branchPred.indirectLookups          3653                       # Number of indirect predictor lookups.
system.cpu00.branchPred.indirectHits             2898                       # Number of indirect target hits.
system.cpu00.branchPred.indirectMisses            755                       # Number of indirect misses.
system.cpu00.branchPredindirectMispredicted          255                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1159                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                     182818                       # DTB read hits
system.cpu00.dtb.read_misses                      629                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                 183447                       # DTB read accesses
system.cpu00.dtb.write_hits                    127735                       # DTB write hits
system.cpu00.dtb.write_misses                    1118                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                128853                       # DTB write accesses
system.cpu00.dtb.data_hits                     310553                       # DTB hits
system.cpu00.dtb.data_misses                     1747                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                 312300                       # DTB accesses
system.cpu00.itb.fetch_hits                    149461                       # ITB hits
system.cpu00.itb.fetch_misses                     155                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                149616                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.workload.num_syscalls               2066                       # Number of system calls
system.cpu00.numCycles                        1041277                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles            88359                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                      1191325                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                    132738                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches            95958                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                      730515                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                 12766                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.MiscStallCycles                602                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles         6381                       # Number of stall cycles due to pending traps
system.cpu00.fetch.IcacheWaitRetryStallCycles          699                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.CacheLines                  149461                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                2712                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples           832939                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            1.430267                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           2.704777                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                 614679     73.80%     73.80% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                  16460      1.98%     75.77% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                  17622      2.12%     77.89% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                  17035      2.05%     79.93% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                  38123      4.58%     84.51% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                  15742      1.89%     86.40% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                  18807      2.26%     88.66% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                  11296      1.36%     90.01% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                  83175      9.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total             832939                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.127476                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      1.144100                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                  94443                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles              570798                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                  129421                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles               33622                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                 4655                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved              26481                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                1764                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts              1126120                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                7326                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                 4655                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                 110426                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles                 96263                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles       220960                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                  147161                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles              253474                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts              1106735                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents                2873                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents                23100                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents                 2408                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents               217635                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands            758697                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups             1370197                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups        1211951                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups          155959                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps              668919                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                  89778                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts             4029                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts         1660                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                  150532                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads             180008                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores            135351                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads           32306                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores          12525                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                   969612                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded              2744                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                  954198                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued            1940                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined        102344                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined        52080                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved          368                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples       832939                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       1.145580                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      1.917530                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0            532561     63.94%     63.94% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1             75225      9.03%     72.97% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2             61467      7.38%     80.35% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3             45511      5.46%     85.81% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4             43761      5.25%     91.07% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5             28582      3.43%     94.50% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6             26826      3.22%     97.72% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7             11452      1.37%     99.09% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8              7554      0.91%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total        832939                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                  4959     15.87%     15.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                 4097     13.11%     28.98% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%     28.98% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                  83      0.27%     29.25% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%     29.25% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%     29.25% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult               5850     18.72%     47.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%     47.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     47.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     47.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     47.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%     47.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     47.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     47.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     47.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     47.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     47.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     47.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     47.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     47.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     47.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     47.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     47.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     47.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     47.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     47.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     47.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     47.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                 9974     31.92%     79.88% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                6286     20.12%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu              551431     57.79%     57.79% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult              12790      1.34%     59.13% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     59.13% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd             35723      3.74%     62.87% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 8      0.00%     62.88% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     62.88% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult            37110      3.89%     66.76% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                15      0.00%     66.77% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     66.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     66.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     66.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     66.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     66.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     66.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     66.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     66.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     66.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     66.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     66.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     66.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     66.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     66.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     66.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     66.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     66.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     66.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.77% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead             186692     19.57%     86.33% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite            130429     13.67%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total               954198                       # Type of FU issued
system.cpu00.iq.rate                         0.916373                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                     31249                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.032749                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads          2530813                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes          951575                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses       814112                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads            243711                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes           123548                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses       117009                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses               860270                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                125177                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads          21299                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads        19011                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses           83                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation          434                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores        15824                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads          213                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked        11730                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                 4655                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                 24146                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles               63394                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts           1080095                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts            1366                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts              180008                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts             135351                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts             1576                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                  168                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents               63106                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents          434                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect         1597                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect         3114                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts               4711                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts              946681                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts              183465                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts            7517                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                      107739                       # number of nop insts executed
system.cpu00.iew.exec_refs                     312325                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                 110462                       # Number of branches executed
system.cpu00.iew.exec_stores                   128860                       # Number of stores executed
system.cpu00.iew.exec_rate                   0.909154                       # Inst execution rate
system.cpu00.iew.wb_sent                       934693                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                      931121                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                  545483                       # num instructions producing a value
system.cpu00.iew.wb_consumers                  777242                       # num instructions consuming a value
system.cpu00.iew.wb_rate                     0.894211                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.701819                       # average fanout of values written-back
system.cpu00.commit.commitSquashedInsts        106936                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls          2376                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts            3969                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples       816119                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     1.186916                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     2.290757                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0       567753     69.57%     69.57% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1        51638      6.33%     75.89% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2        51257      6.28%     82.18% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3        29969      3.67%     85.85% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4        35484      4.35%     90.20% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5         8913      1.09%     91.29% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6        12854      1.58%     92.86% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7         5027      0.62%     93.48% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8        53224      6.52%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total       816119                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts             968665                       # Number of instructions committed
system.cpu00.commit.committedOps               968665                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                       280524                       # Number of memory references committed
system.cpu00.commit.loads                      160997                       # Number of loads committed
system.cpu00.commit.membars                      1038                       # Number of memory barriers committed
system.cpu00.commit.branches                   100146                       # Number of branches committed
system.cpu00.commit.fp_insts                   116058                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                  792139                       # Number of committed integer instructions.
system.cpu00.commit.function_calls              22222                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass        98654     10.18%     10.18% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu         503322     51.96%     62.14% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult         12689      1.31%     63.45% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     63.45% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd        35480      3.66%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            8      0.00%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult        36935      3.81%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv           14      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead        162035     16.73%     87.66% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite       119528     12.34%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total          968665                       # Class of committed instruction
system.cpu00.commit.bw_lim_events               53224                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                    1834505                       # The number of ROB reads
system.cpu00.rob.rob_writes                   2168142                       # The number of ROB writes
system.cpu00.timesIdled                          1447                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                        208338                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.quiesceCycles                      72701                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu00.committedInsts                    870011                       # Number of Instructions Simulated
system.cpu00.committedOps                      870011                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             1.196855                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       1.196855                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.835523                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.835523                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                1143039                       # number of integer regfile reads
system.cpu00.int_regfile_writes                613121                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                  151840                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                 102909                       # number of floating regfile writes
system.cpu00.misc_regfile_reads                  4742                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                 2252                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements           14902                       # number of replacements
system.cpu00.dcache.tags.tagsinuse          63.029037                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs            224231                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs           14966                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           14.982694                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle        26832009                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data    63.029037                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.984829                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.984829                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses         1100456                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses        1100456                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data       139145                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total        139145                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data        82988                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total        82988                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data          875                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          875                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data         1104                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         1104                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data       222133                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total         222133                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data       222133                       # number of overall hits
system.cpu00.dcache.overall_hits::total        222133                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data        11481                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total        11481                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data        35416                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        35416                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data          315                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total          315                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data           19                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           19                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data        46897                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total        46897                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data        46897                       # number of overall misses
system.cpu00.dcache.overall_misses::total        46897                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data    486480978                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total    486480978                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data   5496420061                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total   5496420061                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data      3490908                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total      3490908                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data       332633                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total       332633                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data   5982901039                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total   5982901039                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data   5982901039                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total   5982901039                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data       150626                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total       150626                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data       118404                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total       118404                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data         1190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         1190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data         1123                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         1123                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data       269030                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total       269030                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data       269030                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total       269030                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.076222                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.076222                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.299112                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.299112                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.264706                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.264706                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.016919                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.016919                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.174319                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.174319                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.174319                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.174319                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 42372.700810                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 42372.700810                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 155195.958352                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 155195.958352                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data 11082.247619                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total 11082.247619                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data        17507                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total        17507                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 127575.346803                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 127575.346803                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 127575.346803                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 127575.346803                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs       164800                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs            3406                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    48.385203                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks        10760                       # number of writebacks
system.cpu00.dcache.writebacks::total           10760                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data         3638                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total         3638                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data        28274                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total        28274                       # number of WriteReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::cpu00.data          142                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::total          142                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data        31912                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total        31912                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data        31912                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total        31912                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data         7843                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total         7843                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data         7142                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total         7142                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data          173                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total          173                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data           19                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total           19                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data        14985                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total        14985                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data        14985                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total        14985                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data    273726825                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total    273726825                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data   1167302946                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total   1167302946                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data      1741977                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total      1741977                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data       310612                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total       310612                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data   1441029771                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total   1441029771                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data   1441029771                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total   1441029771                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.052069                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.052069                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.060319                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.060319                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.145378                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.145378                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.016919                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.016919                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.055700                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.055700                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.055700                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.055700                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 34900.780951                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 34900.780951                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 163442.025483                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 163442.025483                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data 10069.231214                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10069.231214                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data        16348                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total        16348                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 96164.816216                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 96164.816216                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 96164.816216                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 96164.816216                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements            7347                       # number of replacements
system.cpu00.icache.tags.tagsinuse         471.873609                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs            140521                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs            7859                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           17.880265                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle       789586135                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   471.873609                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.921628                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.921628                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          278                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2          135                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses          306767                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses         306767                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst       140521                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        140521                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst       140521                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         140521                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst       140521                       # number of overall hits
system.cpu00.icache.overall_hits::total        140521                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst         8933                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         8933                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst         8933                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         8933                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst         8933                       # number of overall misses
system.cpu00.icache.overall_misses::total         8933                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst    683427514                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total    683427514                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst    683427514                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total    683427514                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst    683427514                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total    683427514                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst       149454                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       149454                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst       149454                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       149454                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst       149454                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       149454                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.059771                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.059771                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.059771                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.059771                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.059771                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.059771                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 76505.934624                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 76505.934624                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 76505.934624                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 76505.934624                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 76505.934624                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 76505.934624                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs         1028                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs              27                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs    38.074074                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks         7347                       # number of writebacks
system.cpu00.icache.writebacks::total            7347                       # number of writebacks
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst         1074                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total         1074                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst         1074                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total         1074                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst         1074                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total         1074                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst         7859                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total         7859                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst         7859                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total         7859                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst         7859                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total         7859                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst    496194541                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total    496194541                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst    496194541                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total    496194541                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst    496194541                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total    496194541                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.052585                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.052585                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.052585                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.052585                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.052585                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.052585                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 63137.109174                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 63137.109174                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 63137.109174                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 63137.109174                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 63137.109174                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 63137.109174                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                 27012                       # Number of BP lookups
system.cpu01.branchPred.condPredicted           20714                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect            1214                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups              19833                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                 13236                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           66.737256                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                  2826                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect                9                       # Number of incorrect RAS predictions.
system.cpu01.branchPred.indirectLookups            89                       # Number of indirect predictor lookups.
system.cpu01.branchPred.indirectHits                5                       # Number of indirect target hits.
system.cpu01.branchPred.indirectMisses             84                       # Number of indirect misses.
system.cpu01.branchPredindirectMispredicted           22                       # Number of mispredicted indirect branches.
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                      20457                       # DTB read hits
system.cpu01.dtb.read_misses                      389                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                  20846                       # DTB read accesses
system.cpu01.dtb.write_hits                      6624                       # DTB write hits
system.cpu01.dtb.write_misses                      21                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                  6645                       # DTB write accesses
system.cpu01.dtb.data_hits                      27081                       # DTB hits
system.cpu01.dtb.data_misses                      410                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                  27491                       # DTB accesses
system.cpu01.itb.fetch_hits                     24137                       # ITB hits
system.cpu01.itb.fetch_misses                      55                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                 24192                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                          96011                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles            12987                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                       154473                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                     27012                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches            16067                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                       48418                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                  2693                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                 73                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu01.fetch.PendingTrapStallCycles         1973                       # Number of stall cycles due to pending traps
system.cpu01.fetch.IcacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR
system.cpu01.fetch.CacheLines                   24137                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                 532                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples            64829                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            2.382776                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           2.952558                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                  33980     52.41%     52.41% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                   1814      2.80%     55.21% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                   2456      3.79%     59.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                   4689      7.23%     66.23% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                   7112     10.97%     77.20% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                   1043      1.61%     78.81% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                   4209      6.49%     85.31% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                   1445      2.23%     87.53% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                   8081     12.47%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total              64829                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.281343                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      1.608909                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                  13992                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles               23592                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                   24369                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles                1963                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                  903                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved               2870                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                 461                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts               140525                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                1819                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                  903                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                  15335                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles                  8834                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles        11672                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                   24892                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles                3183                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts               136665                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                 413                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents                  698                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents                 1391                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.SQFullEvents                  381                       # Number of times rename has blocked due to SQ full
system.cpu01.rename.RenamedOperands             92013                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups              167240                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups         154454                       # Number of integer rename lookups
system.cpu01.rename.fp_rename_lookups           12780                       # Number of floating rename lookups
system.cpu01.rename.CommittedMaps               72377                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                  19636                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts              335                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts          312                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                    7179                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads              21046                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores              7928                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads            1381                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores            684                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                   117576                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded               487                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                  113432                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued             414                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined         21502                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined        10217                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved          113                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples        64829                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       1.749711                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      2.276747                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0             33791     52.12%     52.12% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1              4425      6.83%     58.95% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2              6928     10.69%     69.64% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3              5262      8.12%     77.75% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4              3388      5.23%     82.98% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5              3429      5.29%     88.27% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6              5501      8.49%     96.75% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7              1178      1.82%     98.57% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8               927      1.43%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total         64829                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                  1128     39.22%     39.22% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0      0.00%     39.22% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%     39.22% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                  74      2.57%     41.79% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%     41.79% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%     41.79% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                374     13.00%     54.80% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%     54.80% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     54.80% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     54.80% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     54.80% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%     54.80% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     54.80% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     54.80% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     54.80% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     54.80% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     54.80% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     54.80% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     54.80% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     54.80% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     54.80% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     54.80% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     54.80% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     54.80% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     54.80% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     54.80% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%     54.80% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     54.80% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     54.80% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                  826     28.72%     83.52% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                 474     16.48%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu               80047     70.57%     70.57% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult                220      0.19%     70.77% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     70.77% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd              2934      2.59%     73.35% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     73.35% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     73.35% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult             1928      1.70%     75.05% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     75.05% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     75.05% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     75.05% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     75.05% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     75.05% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     75.05% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     75.05% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     75.05% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     75.05% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     75.05% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     75.05% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.05% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     75.05% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.05% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.05% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.05% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.05% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.05% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.05% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     75.05% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.05% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.05% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead              21356     18.83%     93.88% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite              6943      6.12%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total               113432                       # Type of FU issued
system.cpu01.iq.rate                         1.181448                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                      2876                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.025354                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads           271213                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes          126184                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses        99641                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads             23770                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes            13420                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses        10383                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses               104052                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                 12252                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads            822                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads         3682                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation           41                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores         2288                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked          929                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                  903                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                  3087                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles                1542                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts            131517                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts             285                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts               21046                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts               7928                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts              284                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                   25                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                1508                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents           41                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect          265                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect          655                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts                920                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts              111953                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts               20846                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts            1479                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                       13454                       # number of nop insts executed
system.cpu01.iew.exec_refs                      27491                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                  22372                       # Number of branches executed
system.cpu01.iew.exec_stores                     6645                       # Number of stores executed
system.cpu01.iew.exec_rate                   1.166043                       # Inst execution rate
system.cpu01.iew.wb_sent                       110805                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                      110024                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                   63820                       # num instructions producing a value
system.cpu01.iew.wb_consumers                   79613                       # num instructions consuming a value
system.cpu01.iew.wb_rate                     1.145952                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.801628                       # average fanout of values written-back
system.cpu01.commit.commitSquashedInsts         22425                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls           374                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts             771                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples        61493                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     1.756785                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     2.753355                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0        37014     60.19%     60.19% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1         5605      9.11%     69.31% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2         3322      5.40%     74.71% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3         1417      2.30%     77.01% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4         1853      3.01%     80.03% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5         3215      5.23%     85.26% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6          696      1.13%     86.39% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7         3101      5.04%     91.43% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8         5270      8.57%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total        61493                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts             108030                       # Number of instructions committed
system.cpu01.commit.committedOps               108030                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                        23004                       # Number of memory references committed
system.cpu01.commit.loads                       17364                       # Number of loads committed
system.cpu01.commit.membars                       154                       # Number of memory barriers committed
system.cpu01.commit.branches                    19775                       # Number of branches committed
system.cpu01.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                   91669                       # Number of committed integer instructions.
system.cpu01.commit.function_calls               1861                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass        11473     10.62%     10.62% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu          68437     63.35%     73.97% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult           155      0.14%     74.11% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     74.11% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd         2878      2.66%     76.78% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     76.78% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     76.78% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult         1920      1.78%     78.56% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     78.56% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     78.56% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     78.56% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     78.56% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     78.56% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     78.56% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     78.56% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     78.56% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     78.56% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     78.56% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     78.56% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     78.56% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     78.56% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     78.56% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     78.56% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     78.56% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     78.56% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     78.56% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     78.56% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     78.56% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.56% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.56% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead         17518     16.22%     94.77% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite         5649      5.23%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total          108030                       # Class of committed instruction
system.cpu01.commit.bw_lim_events                5270                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                     185391                       # The number of ROB reads
system.cpu01.rob.rob_writes                    264233                       # The number of ROB writes
system.cpu01.timesIdled                           270                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                         31182                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                     969553                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                     96561                       # Number of Instructions Simulated
system.cpu01.committedOps                       96561                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             0.994304                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       0.994304                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             1.005729                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       1.005729                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                 140238                       # number of integer regfile reads
system.cpu01.int_regfile_writes                 75260                       # number of integer regfile writes
system.cpu01.fp_regfile_reads                   11133                       # number of floating regfile reads
system.cpu01.fp_regfile_writes                   8159                       # number of floating regfile writes
system.cpu01.misc_regfile_reads                   542                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                  269                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements             839                       # number of replacements
system.cpu01.dcache.tags.tagsinuse          21.329634                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs             21771                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs             901                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           24.163152                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle      1138703592                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data    21.329634                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.333276                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.333276                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses           98876                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses          98876                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data        16693                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total         16693                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data         4718                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total         4718                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data           96                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total           96                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::cpu01.data           79                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total           79                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::cpu01.data        21411                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total          21411                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data        21411                       # number of overall hits
system.cpu01.dcache.overall_hits::total         21411                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data         1968                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total         1968                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data          802                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total          802                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data           54                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           54                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data           39                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total           39                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data         2770                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total         2770                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data         2770                       # number of overall misses
system.cpu01.dcache.overall_misses::total         2770                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data    110392432                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total    110392432                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data     80176072                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total     80176072                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data      1025715                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total      1025715                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data       398696                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total       398696                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::cpu01.data       432307                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::total       432307                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data    190568504                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total    190568504                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data    190568504                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total    190568504                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data        18661                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total        18661                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data         5520                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total         5520                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data          150                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total          150                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data          118                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total          118                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data        24181                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total        24181                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data        24181                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total        24181                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.105461                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.105461                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.145290                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.145290                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.360000                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.360000                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data     0.330508                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.330508                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.114553                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.114553                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.114553                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.114553                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 56093.715447                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 56093.715447                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 99970.164589                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 99970.164589                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data 18994.722222                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total 18994.722222                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data 10222.974359                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total 10222.974359                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::cpu01.data          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 68797.293863                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 68797.293863                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 68797.293863                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 68797.293863                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs         2344                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets          169                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs             121                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs    19.371901                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          169                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks          429                       # number of writebacks
system.cpu01.dcache.writebacks::total             429                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data         1113                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total         1113                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data          537                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total          537                       # number of WriteReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::cpu01.data           15                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::total           15                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data         1650                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total         1650                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data         1650                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total         1650                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data          855                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total          855                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data          265                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total          265                       # number of WriteReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data           39                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total           39                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data           38                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total           38                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data         1120                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total         1120                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data         1120                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total         1120                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data     37761379                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total     37761379                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data     21865676                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total     21865676                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data       382470                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total       382470                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data       356972                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total       356972                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::cpu01.data       429989                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::total       429989                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data     59627055                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total     59627055                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data     59627055                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total     59627055                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.045817                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.045817                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.048007                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.048007                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.260000                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.260000                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data     0.322034                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total     0.322034                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.046317                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.046317                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.046317                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.046317                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 44165.355556                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 44165.355556                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 82511.984906                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 82511.984906                       # average WriteReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data  9806.923077                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9806.923077                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data         9394                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total         9394                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 53238.441964                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 53238.441964                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 53238.441964                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 53238.441964                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements             429                       # number of replacements
system.cpu01.icache.tags.tagsinuse         121.925055                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs             23016                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs             906                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs           25.403974                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   121.925055                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.238135                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.238135                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          477                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1           89                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2          388                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.931641                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses           49176                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses          49176                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst        23016                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total         23016                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst        23016                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total          23016                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst        23016                       # number of overall hits
system.cpu01.icache.overall_hits::total         23016                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst         1119                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total         1119                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst         1119                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total         1119                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst         1119                       # number of overall misses
system.cpu01.icache.overall_misses::total         1119                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst    100122533                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total    100122533                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst    100122533                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total    100122533                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst    100122533                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total    100122533                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst        24135                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total        24135                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst        24135                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total        24135                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst        24135                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total        24135                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.046364                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.046364                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.046364                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.046364                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.046364                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.046364                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 89475.007149                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 89475.007149                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 89475.007149                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 89475.007149                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 89475.007149                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 89475.007149                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs           58                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               5                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs    11.600000                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks          429                       # number of writebacks
system.cpu01.icache.writebacks::total             429                       # number of writebacks
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst          213                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total          213                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst          213                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total          213                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst          213                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total          213                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst          906                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total          906                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst          906                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total          906                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst          906                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total          906                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst     73305591                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total     73305591                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst     73305591                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total     73305591                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst     73305591                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total     73305591                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.037539                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.037539                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.037539                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.037539                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.037539                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.037539                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 80911.248344                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 80911.248344                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 80911.248344                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 80911.248344                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 80911.248344                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 80911.248344                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                 36592                       # Number of BP lookups
system.cpu02.branchPred.condPredicted           29065                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect            1379                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups              25777                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                 18939                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           73.472475                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                  3319                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect               14                       # Number of incorrect RAS predictions.
system.cpu02.branchPred.indirectLookups           114                       # Number of indirect predictor lookups.
system.cpu02.branchPred.indirectHits               13                       # Number of indirect target hits.
system.cpu02.branchPred.indirectMisses            101                       # Number of indirect misses.
system.cpu02.branchPredindirectMispredicted           23                       # Number of mispredicted indirect branches.
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                      27931                       # DTB read hits
system.cpu02.dtb.read_misses                      410                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                  28341                       # DTB read accesses
system.cpu02.dtb.write_hits                      8352                       # DTB write hits
system.cpu02.dtb.write_misses                      29                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                  8381                       # DTB write accesses
system.cpu02.dtb.data_hits                      36283                       # DTB hits
system.cpu02.dtb.data_misses                      439                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                  36722                       # DTB accesses
system.cpu02.itb.fetch_hits                     33337                       # ITB hits
system.cpu02.itb.fetch_misses                      64                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                 33401                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                         137227                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles            10885                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                       203168                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                     36592                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches            22271                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                       63707                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                  3027                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                165                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.NoActiveThreadStallCycles        48577                       # Number of stall cycles due to no active thread to fetch from
system.cpu02.fetch.PendingTrapStallCycles         1839                       # Number of stall cycles due to pending traps
system.cpu02.fetch.IcacheWaitRetryStallCycles           35                       # Number of stall cycles due to full MSHR
system.cpu02.fetch.CacheLines                   33337                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                 569                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples           126721                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            1.603270                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           2.625816                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                  85592     67.54%     67.54% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                   1987      1.57%     69.11% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                   3086      2.44%     71.55% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                   6824      5.39%     76.93% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                  10182      8.03%     84.97% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                   1210      0.95%     85.92% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                   6601      5.21%     91.13% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                   1759      1.39%     92.52% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                   9480      7.48%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total             126721                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.266653                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      1.480525                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                  12823                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles               28782                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                   33239                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles                2275                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                 1025                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved               3524                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                 504                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts               186528                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                2054                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                 1025                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                  14348                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles                  9072                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles        16342                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                   33894                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles                3463                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts               181917                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                 308                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents                  899                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents                 1630                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.SQFullEvents                  229                       # Number of times rename has blocked due to SQ full
system.cpu02.rename.RenamedOperands            120200                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups              218098                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups         205254                       # Number of integer rename lookups
system.cpu02.rename.fp_rename_lookups           12838                       # Number of floating rename lookups
system.cpu02.rename.CommittedMaps               97474                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                  22726                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts              472                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts          446                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                    8028                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads              29027                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores             10028                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads            2264                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores           1743                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                   155759                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded               774                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                  150466                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued             420                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined         25475                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined        12273                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved          172                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples       126721                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       1.187380                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      2.035697                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0             85830     67.73%     67.73% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1              5090      4.02%     71.75% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2              9165      7.23%     78.98% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3              7724      6.10%     85.08% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4              4340      3.42%     88.50% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5              4205      3.32%     91.82% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6              8091      6.38%     98.20% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7              1265      1.00%     99.20% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8              1011      0.80%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total        126721                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                  1213     32.20%     32.20% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0      0.00%     32.20% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%     32.20% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                  93      2.47%     34.67% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%     34.67% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%     34.67% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                334      8.87%     43.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%     43.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     43.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     43.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     43.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%     43.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     43.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     43.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     43.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     43.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     43.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     43.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     43.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     43.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     43.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     43.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     43.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     43.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     43.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     43.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%     43.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     43.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     43.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                 1329     35.28%     78.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                 798     21.18%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu              107671     71.56%     71.56% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult                184      0.12%     71.68% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     71.68% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd              2924      1.94%     73.63% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     73.63% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     73.63% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult             1930      1.28%     74.91% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     74.91% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     74.91% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     74.91% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     74.91% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     74.91% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     74.91% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     74.91% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     74.91% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     74.91% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     74.91% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     74.91% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.91% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     74.91% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.91% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.91% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.91% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.91% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.91% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.91% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     74.91% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.91% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.91% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead              29005     19.28%     94.19% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite              8748      5.81%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total               150466                       # Type of FU issued
system.cpu02.iq.rate                         1.096475                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                      3767                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.025036                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads           408273                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes          168528                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses       136475                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads             23567                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes            13518                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses        10401                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses               142088                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                 12141                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads            968                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads         4452                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation           39                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores         3022                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked          769                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                 1025                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                  4104                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles                1572                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts            176034                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts             326                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts               29027                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts              10028                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts              423                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                   25                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                1531                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents           39                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect          293                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect          761                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts               1054                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts              148746                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts               28341                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts            1720                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                       19501                       # number of nop insts executed
system.cpu02.iew.exec_refs                      36722                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                  31026                       # Number of branches executed
system.cpu02.iew.exec_stores                     8381                       # Number of stores executed
system.cpu02.iew.exec_rate                   1.083941                       # Inst execution rate
system.cpu02.iew.wb_sent                       147707                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                      146876                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                   84804                       # num instructions producing a value
system.cpu02.iew.wb_consumers                  102710                       # num instructions consuming a value
system.cpu02.iew.wb_rate                     1.070314                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.825664                       # average fanout of values written-back
system.cpu02.commit.commitSquashedInsts         26619                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls           602                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts             891                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples        74182                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     1.996536                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     2.831676                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0        40219     54.22%     54.22% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1         8634     11.64%     65.86% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2         3701      4.99%     70.84% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3         1770      2.39%     73.23% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4         2381      3.21%     76.44% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5         5287      7.13%     83.57% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6          742      1.00%     84.57% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7         5234      7.06%     91.62% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8         6214      8.38%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total        74182                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts             148107                       # Number of instructions committed
system.cpu02.commit.committedOps               148107                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                        31581                       # Number of memory references committed
system.cpu02.commit.loads                       24575                       # Number of loads committed
system.cpu02.commit.membars                       277                       # Number of memory barriers committed
system.cpu02.commit.branches                    27998                       # Number of branches committed
system.cpu02.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                  125953                       # Number of committed integer instructions.
system.cpu02.commit.function_calls               2212                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass        17053     11.51%     11.51% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu          94272     63.65%     75.17% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult           115      0.08%     75.24% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     75.24% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd         2878      1.94%     77.19% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     77.19% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     77.19% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult         1920      1.30%     78.48% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     78.48% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     78.48% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     78.48% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     78.48% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     78.48% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     78.48% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     78.48% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     78.48% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     78.48% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     78.48% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     78.48% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     78.48% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     78.48% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     78.48% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     78.48% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     78.48% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     78.48% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     78.48% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     78.48% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     78.48% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.48% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.48% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead         24852     16.78%     95.26% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite         7017      4.74%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total          148107                       # Class of committed instruction
system.cpu02.commit.bw_lim_events                6214                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                     241394                       # The number of ROB reads
system.cpu02.rob.rob_writes                    353401                       # The number of ROB writes
system.cpu02.timesIdled                           167                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                         10506                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                     976750                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                    131058                       # Number of Instructions Simulated
system.cpu02.committedOps                      131058                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             1.047071                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       1.047071                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             0.955045                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       0.955045                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                 188153                       # number of integer regfile reads
system.cpu02.int_regfile_writes                102236                       # number of integer regfile writes
system.cpu02.fp_regfile_reads                   11129                       # number of floating regfile reads
system.cpu02.fp_regfile_writes                   8159                       # number of floating regfile writes
system.cpu02.misc_regfile_reads                   768                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                  349                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements             875                       # number of replacements
system.cpu02.dcache.tags.tagsinuse          20.096464                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs             30345                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs             935                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           32.454545                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle       861791835                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data    20.096464                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.314007                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.314007                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses          134443                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses         134443                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data        23903                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total         23903                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data         5875                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total         5875                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data          130                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total          130                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::cpu02.data          102                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total          102                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::cpu02.data        29778                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total          29778                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data        29778                       # number of overall hits
system.cpu02.dcache.overall_hits::total         29778                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data         2205                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total         2205                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data          978                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total          978                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data           58                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total           58                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data           47                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total           47                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data         3183                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total         3183                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data         3183                       # number of overall misses
system.cpu02.dcache.overall_misses::total         3183                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data    122787937                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total    122787937                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data     88027138                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total     88027138                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data      1028033                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total      1028033                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data       512278                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total       512278                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::cpu02.data       573705                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::total       573705                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data    210815075                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total    210815075                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data    210815075                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total    210815075                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data        26108                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total        26108                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data         6853                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total         6853                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data          188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total          188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data          149                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total          149                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data        32961                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total        32961                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data        32961                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total        32961                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.084457                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.084457                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.142711                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.142711                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.308511                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.308511                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data     0.315436                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.315436                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.096569                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.096569                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.096569                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.096569                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 55686.139229                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 55686.139229                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 90007.298569                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 90007.298569                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data 17724.706897                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total 17724.706897                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data 10899.531915                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total 10899.531915                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::cpu02.data          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 66231.566133                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 66231.566133                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 66231.566133                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 66231.566133                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs         2385                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets          134                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs             116                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs    20.560345                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          134                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks          468                       # number of writebacks
system.cpu02.dcache.writebacks::total             468                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data         1186                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total         1186                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data          615                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total          615                       # number of WriteReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::cpu02.data           17                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::total           17                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data         1801                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total         1801                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data         1801                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total         1801                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data         1019                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total         1019                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data          363                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total          363                       # number of WriteReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data           41                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total           41                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data           46                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total           46                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data         1382                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total         1382                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data         1382                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total         1382                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data     38778981                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total     38778981                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data     25416852                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total     25416852                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data       456646                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total       456646                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data       465918                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total       465918                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::cpu02.data       566751                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::total       566751                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data     64195833                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total     64195833                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data     64195833                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total     64195833                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.039030                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.039030                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.052970                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.052970                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.218085                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.218085                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data     0.308725                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total     0.308725                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.041928                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.041928                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.041928                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.041928                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 38055.918548                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 38055.918548                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 70018.876033                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 70018.876033                       # average WriteReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data 11137.707317                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11137.707317                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data 10128.652174                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total 10128.652174                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 46451.398698                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 46451.398698                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 46451.398698                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 46451.398698                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements             483                       # number of replacements
system.cpu02.icache.tags.tagsinuse         117.735386                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs             32174                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs             968                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs           33.237603                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst   117.735386                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.229952                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.229952                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          485                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1          104                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          381                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.947266                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses           67636                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses          67636                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst        32174                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total         32174                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst        32174                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total          32174                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst        32174                       # number of overall hits
system.cpu02.icache.overall_hits::total         32174                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst         1160                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total         1160                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst         1160                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total         1160                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst         1160                       # number of overall misses
system.cpu02.icache.overall_misses::total         1160                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst     51532617                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total     51532617                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst     51532617                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total     51532617                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst     51532617                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total     51532617                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst        33334                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total        33334                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst        33334                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total        33334                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst        33334                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total        33334                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.034799                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.034799                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.034799                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.034799                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.034799                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.034799                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 44424.669828                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 44424.669828                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 44424.669828                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 44424.669828                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 44424.669828                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 44424.669828                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs           27                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs           27                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks          483                       # number of writebacks
system.cpu02.icache.writebacks::total             483                       # number of writebacks
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst          192                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total          192                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst          192                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total          192                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst          192                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total          192                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst          968                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total          968                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst          968                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total          968                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst          968                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total          968                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst     37619981                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total     37619981                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst     37619981                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total     37619981                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst     37619981                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total     37619981                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.029039                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.029039                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.029039                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.029039                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.029039                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.029039                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 38863.616736                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 38863.616736                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 38863.616736                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 38863.616736                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 38863.616736                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 38863.616736                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                 40163                       # Number of BP lookups
system.cpu03.branchPred.condPredicted           31937                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect            1440                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups              27850                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                 21166                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           76.000000                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                  3684                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect               15                       # Number of incorrect RAS predictions.
system.cpu03.branchPred.indirectLookups            95                       # Number of indirect predictor lookups.
system.cpu03.branchPred.indirectHits               10                       # Number of indirect target hits.
system.cpu03.branchPred.indirectMisses             85                       # Number of indirect misses.
system.cpu03.branchPredindirectMispredicted           23                       # Number of mispredicted indirect branches.
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                      31419                       # DTB read hits
system.cpu03.dtb.read_misses                      443                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                  31862                       # DTB read accesses
system.cpu03.dtb.write_hits                      9346                       # DTB write hits
system.cpu03.dtb.write_misses                      33                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                  9379                       # DTB write accesses
system.cpu03.dtb.data_hits                      40765                       # DTB hits
system.cpu03.dtb.data_misses                      476                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                  41241                       # DTB accesses
system.cpu03.itb.fetch_hits                     36647                       # ITB hits
system.cpu03.itb.fetch_misses                      70                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                 36717                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                         142455                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles            10432                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                       223003                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                     40163                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches            24860                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                       69640                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                  3159                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                170                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.NoActiveThreadStallCycles        49809                       # Number of stall cycles due to no active thread to fetch from
system.cpu03.fetch.PendingTrapStallCycles         2179                       # Number of stall cycles due to pending traps
system.cpu03.fetch.IcacheWaitRetryStallCycles           44                       # Number of stall cycles due to full MSHR
system.cpu03.fetch.CacheLines                   36647                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                 551                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples           133853                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            1.666029                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           2.647896                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                  88552     66.16%     66.16% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                   2041      1.52%     67.68% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                   3465      2.59%     70.27% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                   7726      5.77%     76.04% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                  11254      8.41%     84.45% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                   1322      0.99%     85.44% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                   7326      5.47%     90.91% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                   2064      1.54%     92.45% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                  10103      7.55%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total             133853                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.281935                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      1.565428                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                  12702                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles               31312                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                   36425                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles                2527                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                 1078                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved               3858                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                 522                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts               205928                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                2169                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                 1078                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                  14335                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles                  9383                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles        18387                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                   37223                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles                3638                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts               201232                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                 328                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents                  572                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents                 1381                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.SQFullEvents                  510                       # Number of times rename has blocked due to SQ full
system.cpu03.rename.RenamedOperands            132652                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups              240204                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups         227371                       # Number of integer rename lookups
system.cpu03.rename.fp_rename_lookups           12827                       # Number of floating rename lookups
system.cpu03.rename.CommittedMaps              108448                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                  24204                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts              555                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts          528                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                    8645                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads              32602                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores             11035                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads            2865                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores           2240                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                   172185                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded               940                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                  166745                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued             434                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined         27090                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined        12989                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved          167                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples       133853                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       1.245732                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      2.065724                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0             88631     66.22%     66.22% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1              5602      4.19%     70.40% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2              9843      7.35%     77.75% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3              8679      6.48%     84.24% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4              4990      3.73%     87.97% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5              4691      3.50%     91.47% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6              8986      6.71%     98.18% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7              1359      1.02%     99.20% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8              1072      0.80%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total        133853                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                  1165     27.48%     27.48% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0      0.00%     27.48% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%     27.48% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                  85      2.01%     29.49% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%     29.49% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%     29.49% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                347      8.19%     37.67% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%     37.67% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     37.67% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     37.67% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     37.67% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%     37.67% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     37.67% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     37.67% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     37.67% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     37.67% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     37.67% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     37.67% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     37.67% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     37.67% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     37.67% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     37.67% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     37.67% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     37.67% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     37.67% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     37.67% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%     37.67% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.67% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     37.67% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                 1664     39.25%     76.93% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                 978     23.07%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu              119262     71.52%     71.53% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult                187      0.11%     71.64% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     71.64% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd              2926      1.75%     73.39% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     73.39% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     73.39% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult             1928      1.16%     74.55% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     74.55% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     74.55% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     74.55% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     74.55% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     74.55% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     74.55% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     74.55% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     74.55% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     74.55% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     74.55% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     74.55% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.55% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     74.55% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.55% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.55% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.55% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.55% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.55% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.55% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     74.55% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.55% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.55% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead              32693     19.61%     94.16% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite              9745      5.84%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total               166745                       # Type of FU issued
system.cpu03.iq.rate                         1.170510                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                      4239                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.025422                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads           448153                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes          186638                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses       152406                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads             23863                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes            13620                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses        10407                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses               158689                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                 12291                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads           1044                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads         4767                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation           46                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores         3147                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked          839                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                 1078                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                  3729                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles                1626                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts            194999                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts             340                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts               32602                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts              11035                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts              497                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                   26                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                1593                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents           46                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect          339                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect          767                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts               1106                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts              164880                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts               31862                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts            1865                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                       21874                       # number of nop insts executed
system.cpu03.iew.exec_refs                      41241                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                  34396                       # Number of branches executed
system.cpu03.iew.exec_stores                     9379                       # Number of stores executed
system.cpu03.iew.exec_rate                   1.157418                       # Inst execution rate
system.cpu03.iew.wb_sent                       163758                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                      162813                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                   93316                       # num instructions producing a value
system.cpu03.iew.wb_consumers                  112442                       # num instructions consuming a value
system.cpu03.iew.wb_rate                     1.142908                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.829903                       # average fanout of values written-back
system.cpu03.commit.commitSquashedInsts         28205                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls           773                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts             939                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples        79810                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     2.071332                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     2.839412                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0        41409     51.88%     51.88% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1        10099     12.65%     64.54% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2         4052      5.08%     69.62% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3         1990      2.49%     72.11% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4         2746      3.44%     75.55% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5         6090      7.63%     83.18% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6          805      1.01%     84.19% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7         6076      7.61%     91.80% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8         6543      8.20%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total        79810                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts             165313                       # Number of instructions committed
system.cpu03.commit.committedOps               165313                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                        35723                       # Number of memory references committed
system.cpu03.commit.loads                       27835                       # Number of loads committed
system.cpu03.commit.membars                       366                       # Number of memory barriers committed
system.cpu03.commit.branches                    31176                       # Number of branches committed
system.cpu03.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                  140762                       # Number of committed integer instructions.
system.cpu03.commit.function_calls               2432                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass        19282     11.66%     11.66% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu         105019     63.53%     75.19% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult           115      0.07%     75.26% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     75.26% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd         2878      1.74%     77.00% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     77.00% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     77.00% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult         1920      1.16%     78.16% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     78.16% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     78.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     78.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     78.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     78.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     78.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     78.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     78.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     78.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     78.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     78.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     78.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     78.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     78.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     78.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     78.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     78.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     78.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     78.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     78.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.16% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead         28201     17.06%     95.22% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite         7898      4.78%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total          165313                       # Class of committed instruction
system.cpu03.commit.bw_lim_events                6543                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                     265485                       # The number of ROB reads
system.cpu03.rob.rob_writes                    391264                       # The number of ROB writes
system.cpu03.timesIdled                           154                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          8602                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                     971522                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                    146035                       # Number of Instructions Simulated
system.cpu03.committedOps                      146035                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             0.975485                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       0.975485                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             1.025131                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       1.025131                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                 209770                       # number of integer regfile reads
system.cpu03.int_regfile_writes                114124                       # number of integer regfile writes
system.cpu03.fp_regfile_reads                   11132                       # number of floating regfile reads
system.cpu03.fp_regfile_writes                   8181                       # number of floating regfile writes
system.cpu03.misc_regfile_reads                   784                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                  347                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements             877                       # number of replacements
system.cpu03.dcache.tags.tagsinuse          18.823298                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs             34467                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs             938                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           36.745203                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle      1160135820                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data    18.823298                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.294114                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.294114                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses          151343                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses         151343                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data        27183                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total         27183                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data         6687                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total         6687                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data          139                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total          139                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data           99                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total           99                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data        33870                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total          33870                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data        33870                       # number of overall hits
system.cpu03.dcache.overall_hits::total         33870                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data         2255                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total         2255                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data         1044                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total         1044                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data           59                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           59                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data           53                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total           53                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data         3299                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total         3299                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data         3299                       # number of overall misses
system.cpu03.dcache.overall_misses::total         3299                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data    119208945                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total    119208945                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data     91486745                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total     91486745                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data      1244766                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total      1244766                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data       563274                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total       563274                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::cpu03.data       562115                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::total       562115                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data    210695690                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total    210695690                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data    210695690                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total    210695690                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data        29438                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total        29438                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data         7731                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total         7731                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data          198                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total          198                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data        37169                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total        37169                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data        37169                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total        37169                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.076602                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.076602                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.135041                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.135041                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.297980                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.297980                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.348684                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.348684                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.088757                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.088757                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.088757                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.088757                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 52864.277162                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 52864.277162                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 87630.981801                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 87630.981801                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data 21097.728814                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total 21097.728814                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data 10627.811321                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total 10627.811321                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::cpu03.data          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 63866.532283                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 63866.532283                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 63866.532283                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 63866.532283                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs         3010                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets          111                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs             121                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs    24.876033                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          111                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks          458                       # number of writebacks
system.cpu03.dcache.writebacks::total             458                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data         1226                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total         1226                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data          672                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total          672                       # number of WriteReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::cpu03.data           19                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::total           19                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data         1898                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total         1898                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data         1898                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total         1898                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data         1029                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total         1029                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data          372                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total          372                       # number of WriteReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data           40                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total           40                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data           53                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total           53                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data         1401                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total         1401                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data         1401                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total         1401                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data     39253012                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total     39253012                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data     25435396                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total     25435396                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data       478667                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total       478667                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data       508801                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total       508801                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::cpu03.data       555161                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::total       555161                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data     64688408                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total     64688408                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data     64688408                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total     64688408                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.034955                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.034955                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.048118                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.048118                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.202020                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.202020                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data     0.348684                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total     0.348684                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.037693                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.037693                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.037693                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.037693                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 38146.756074                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 38146.756074                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 68374.720430                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 68374.720430                       # average WriteReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data 11966.675000                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11966.675000                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data  9600.018868                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total  9600.018868                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu03.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 46173.024982                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 46173.024982                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 46173.024982                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 46173.024982                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements             501                       # number of replacements
system.cpu03.icache.tags.tagsinuse         113.392970                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs             35502                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs             987                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs           35.969605                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst   113.392970                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.221471                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.221471                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          486                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1          238                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          248                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.949219                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses           74275                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses          74275                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst        35502                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total         35502                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst        35502                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total          35502                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst        35502                       # number of overall hits
system.cpu03.icache.overall_hits::total         35502                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst         1142                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         1142                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst         1142                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         1142                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst         1142                       # number of overall misses
system.cpu03.icache.overall_misses::total         1142                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst     40910382                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total     40910382                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst     40910382                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total     40910382                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst     40910382                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total     40910382                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst        36644                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total        36644                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst        36644                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total        36644                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst        36644                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total        36644                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.031165                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.031165                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.031165                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.031165                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.031165                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.031165                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 35823.451839                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 35823.451839                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 35823.451839                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 35823.451839                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 35823.451839                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 35823.451839                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs           34                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs           17                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks          501                       # number of writebacks
system.cpu03.icache.writebacks::total             501                       # number of writebacks
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst          155                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total          155                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst          155                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total          155                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst          155                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total          155                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst          987                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total          987                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst          987                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total          987                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst          987                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total          987                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst     30939505                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total     30939505                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst     30939505                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total     30939505                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst     30939505                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total     30939505                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.026935                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.026935                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.026935                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.026935                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.026935                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.026935                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 31347.016211                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 31347.016211                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 31347.016211                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 31347.016211                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 31347.016211                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 31347.016211                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                 32394                       # Number of BP lookups
system.cpu04.branchPred.condPredicted           25426                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect            1291                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups              25059                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                 16470                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           65.724889                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                  3083                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect               12                       # Number of incorrect RAS predictions.
system.cpu04.branchPred.indirectLookups           109                       # Number of indirect predictor lookups.
system.cpu04.branchPred.indirectHits                9                       # Number of indirect target hits.
system.cpu04.branchPred.indirectMisses            100                       # Number of indirect misses.
system.cpu04.branchPredindirectMispredicted           24                       # Number of mispredicted indirect branches.
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                      24388                       # DTB read hits
system.cpu04.dtb.read_misses                      396                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                  24784                       # DTB read accesses
system.cpu04.dtb.write_hits                      7279                       # DTB write hits
system.cpu04.dtb.write_misses                      31                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                  7310                       # DTB write accesses
system.cpu04.dtb.data_hits                      31667                       # DTB hits
system.cpu04.dtb.data_misses                      427                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                  32094                       # DTB accesses
system.cpu04.itb.fetch_hits                     29253                       # ITB hits
system.cpu04.itb.fetch_misses                      67                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                 29320                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                          77877                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles            10366                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                       180541                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                     32394                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches            19562                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                       55138                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                  2837                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                165                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu04.fetch.PendingTrapStallCycles         2160                       # Number of stall cycles due to pending traps
system.cpu04.fetch.IcacheWaitRetryStallCycles            8                       # Number of stall cycles due to full MSHR
system.cpu04.fetch.CacheLines                   29253                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                 528                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples            69265                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            2.606526                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           2.947269                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                  32795     47.35%     47.35% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                   1943      2.81%     50.15% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                   2719      3.93%     54.08% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                   5988      8.65%     62.72% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                   8773     12.67%     75.39% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                   1174      1.69%     77.08% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                   5594      8.08%     85.16% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                   1562      2.26%     87.42% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                   8717     12.58%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total              69265                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.415964                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      2.318284                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                  12384                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles               24471                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                   29320                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles                2117                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                  963                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved               3226                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                 474                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts               164901                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                1938                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                  963                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                  13790                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles                  8790                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles        12003                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                   29930                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles                3779                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts               160661                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                 298                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents                  896                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents                 1871                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.SQFullEvents                  443                       # Number of times rename has blocked due to SQ full
system.cpu04.rename.RenamedOperands            106702                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups              193268                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups         180530                       # Number of integer rename lookups
system.cpu04.rename.fp_rename_lookups           12732                       # Number of floating rename lookups
system.cpu04.rename.CommittedMaps               85591                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                  21111                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts              364                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts          342                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                    7650                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads              25169                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores              8787                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads            1836                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores           1003                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                   137654                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded               585                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                  132979                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued             425                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined         23419                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined        11262                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved          148                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples        69265                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       1.919859                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      2.307557                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0             32996     47.64%     47.64% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1              4676      6.75%     54.39% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2              8235     11.89%     66.28% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3              6878      9.93%     76.21% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4              3648      5.27%     81.47% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5              3629      5.24%     86.71% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6              6973     10.07%     96.78% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7              1216      1.76%     98.54% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8              1014      1.46%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total         69265                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                  1184     36.97%     36.97% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0      0.00%     36.97% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%     36.97% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                  87      2.72%     39.68% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%     39.68% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%     39.68% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                341     10.65%     50.33% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%     50.33% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     50.33% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     50.33% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     50.33% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%     50.33% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     50.33% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     50.33% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     50.33% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     50.33% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     50.33% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     50.33% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     50.33% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     50.33% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     50.33% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     50.33% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     50.33% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     50.33% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     50.33% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     50.33% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%     50.33% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     50.33% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     50.33% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                  999     31.19%     81.52% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                 592     18.48%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu               94939     71.39%     71.40% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult                193      0.15%     71.54% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     71.54% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd              2927      2.20%     73.74% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     73.74% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     73.74% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult             1928      1.45%     75.19% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     75.19% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     75.19% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     75.19% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     75.19% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     75.19% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     75.19% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     75.19% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     75.19% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     75.19% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     75.19% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     75.19% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.19% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     75.19% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.19% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.19% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.19% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.19% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.19% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.19% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     75.19% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.19% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.19% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead              25359     19.07%     94.26% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite              7629      5.74%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total               132979                       # Type of FU issued
system.cpu04.iq.rate                         1.707552                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                      3203                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.024087                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads           315134                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes          148259                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses       118926                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads             23717                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes            13440                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses        10387                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses               123964                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                 12214                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads            981                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads         4126                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation           42                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores         2598                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked          955                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                  963                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                  3269                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles                1410                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts            155184                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts             331                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts               25169                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts               8787                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts              311                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                   25                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                1373                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents           42                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect          306                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect          704                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts               1010                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts              131364                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts               24784                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts            1615                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                       16945                       # number of nop insts executed
system.cpu04.iew.exec_refs                      32094                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                  27236                       # Number of branches executed
system.cpu04.iew.exec_stores                     7310                       # Number of stores executed
system.cpu04.iew.exec_rate                   1.686814                       # Inst execution rate
system.cpu04.iew.wb_sent                       130133                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                      129313                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                   75225                       # num instructions producing a value
system.cpu04.iew.wb_consumers                   91705                       # num instructions consuming a value
system.cpu04.iew.wb_rate                     1.660477                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.820293                       # average fanout of values written-back
system.cpu04.commit.commitSquashedInsts         24411                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls           437                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts             836                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples        65614                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     1.973710                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     2.836180                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0        36299     55.32%     55.32% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1         7060     10.76%     66.08% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2         3422      5.22%     71.30% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3         1554      2.37%     73.67% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4         1970      3.00%     76.67% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5         4523      6.89%     83.56% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6          722      1.10%     84.66% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7         4402      6.71%     91.37% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8         5662      8.63%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total        65614                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts             129503                       # Number of instructions committed
system.cpu04.commit.committedOps               129503                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                        27232                       # Number of memory references committed
system.cpu04.commit.loads                       21043                       # Number of loads committed
system.cpu04.commit.membars                       201                       # Number of memory barriers committed
system.cpu04.commit.branches                    24419                       # Number of branches committed
system.cpu04.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                  109881                       # Number of committed integer instructions.
system.cpu04.commit.function_calls               2024                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass        14687     11.34%     11.34% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu          82459     63.67%     75.01% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult           115      0.09%     75.10% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     75.10% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd         2878      2.22%     77.33% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     77.33% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     77.33% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult         1920      1.48%     78.81% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     78.81% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     78.81% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     78.81% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     78.81% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     78.81% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     78.81% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     78.81% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     78.81% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     78.81% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     78.81% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     78.81% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     78.81% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     78.81% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     78.81% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     78.81% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     78.81% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     78.81% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     78.81% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     78.81% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     78.81% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.81% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.81% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead         21244     16.40%     95.21% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite         6200      4.79%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total          129503                       # Class of committed instruction
system.cpu04.commit.bw_lim_events                5662                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                     212683                       # The number of ROB reads
system.cpu04.rob.rob_writes                    311457                       # The number of ROB writes
system.cpu04.timesIdled                           162                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          8612                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                     986752                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                    114820                       # Number of Instructions Simulated
system.cpu04.committedOps                      114820                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             0.678253                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       0.678253                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             1.474376                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       1.474376                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                 164814                       # number of integer regfile reads
system.cpu04.int_regfile_writes                 89258                       # number of integer regfile writes
system.cpu04.fp_regfile_reads                   11128                       # number of floating regfile reads
system.cpu04.fp_regfile_writes                   8148                       # number of floating regfile writes
system.cpu04.misc_regfile_reads                   654                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                  319                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements             883                       # number of replacements
system.cpu04.dcache.tags.tagsinuse          18.086741                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs             25818                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs             943                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           27.378579                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle      1142452957                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    18.086741                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.282605                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.282605                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses          116142                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses         116142                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data        20200                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         20200                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data         5183                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total         5183                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data          117                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total          117                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::cpu04.data           92                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total           92                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::cpu04.data        25383                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total          25383                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data        25383                       # number of overall hits
system.cpu04.dcache.overall_hits::total         25383                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data         2182                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         2182                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data          862                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total          862                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data           56                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total           56                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data           50                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           50                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data         3044                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         3044                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data         3044                       # number of overall misses
system.cpu04.dcache.overall_misses::total         3044                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data    140826613                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total    140826613                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data     85108776                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total     85108776                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data      1019920                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total      1019920                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data       594567                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total       594567                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::cpu04.data       470554                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::total       470554                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data    225935389                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total    225935389                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data    225935389                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total    225935389                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data        22382                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        22382                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data         6045                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total         6045                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data          173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total          173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data          142                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total          142                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data        28427                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total        28427                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data        28427                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total        28427                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.097489                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.097489                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.142597                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.142597                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.323699                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.323699                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data     0.352113                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.352113                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.107081                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.107081                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.107081                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.107081                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 64540.152612                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 64540.152612                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 98734.078886                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 98734.078886                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data 18212.857143                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total 18212.857143                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data 11891.340000                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total 11891.340000                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::cpu04.data          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 74223.189553                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 74223.189553                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 74223.189553                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 74223.189553                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs         2591                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets          108                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs             118                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs    21.957627                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          108                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks          424                       # number of writebacks
system.cpu04.dcache.writebacks::total             424                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data         1221                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total         1221                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data          578                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total          578                       # number of WriteReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::cpu04.data           19                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::total           19                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data         1799                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total         1799                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data         1799                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total         1799                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data          961                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total          961                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data          284                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total          284                       # number of WriteReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data           37                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total           37                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data           49                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total           49                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data         1245                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total         1245                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data         1245                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total         1245                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data     40445623                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total     40445623                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data     22690885                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total     22690885                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data       450851                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total       450851                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data       543571                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total       543571                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::cpu04.data       464759                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::total       464759                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data     63136508                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total     63136508                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data     63136508                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total     63136508                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.042936                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.042936                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.046981                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.046981                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.213873                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.213873                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data     0.345070                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total     0.345070                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.043796                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.043796                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.043796                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.043796                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 42087.016649                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 42087.016649                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 79897.482394                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 79897.482394                       # average WriteReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data 12185.162162                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12185.162162                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data 11093.285714                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total 11093.285714                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu04.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 50712.054618                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 50712.054618                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 50712.054618                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 50712.054618                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements             462                       # number of replacements
system.cpu04.icache.tags.tagsinuse         108.075515                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs             28149                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs             941                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs           29.913921                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst   108.075515                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.211085                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.211085                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          479                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          398                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.935547                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses           59441                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses          59441                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst        28149                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total         28149                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst        28149                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total          28149                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst        28149                       # number of overall hits
system.cpu04.icache.overall_hits::total         28149                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst         1101                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         1101                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst         1101                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         1101                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst         1101                       # number of overall misses
system.cpu04.icache.overall_misses::total         1101                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst     40381878                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total     40381878                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst     40381878                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total     40381878                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst     40381878                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total     40381878                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst        29250                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total        29250                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst        29250                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total        29250                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst        29250                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total        29250                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.037641                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.037641                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.037641                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.037641                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.037641                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.037641                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 36677.455041                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 36677.455041                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 36677.455041                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 36677.455041                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 36677.455041                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 36677.455041                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs           30                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs           30                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks          462                       # number of writebacks
system.cpu04.icache.writebacks::total             462                       # number of writebacks
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst          160                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total          160                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst          160                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total          160                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst          160                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total          160                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst          941                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total          941                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst          941                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total          941                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst          941                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total          941                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst     30313645                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total     30313645                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst     30313645                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total     30313645                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst     30313645                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total     30313645                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.032171                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.032171                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.032171                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.032171                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.032171                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.032171                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 32214.287991                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 32214.287991                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 32214.287991                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 32214.287991                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 32214.287991                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 32214.287991                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                 45138                       # Number of BP lookups
system.cpu05.branchPred.condPredicted           33574                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect            1519                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups              32087                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                 23447                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           73.073207                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                  5231                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect               14                       # Number of incorrect RAS predictions.
system.cpu05.branchPred.indirectLookups           131                       # Number of indirect predictor lookups.
system.cpu05.branchPred.indirectHits               23                       # Number of indirect target hits.
system.cpu05.branchPred.indirectMisses            108                       # Number of indirect misses.
system.cpu05.branchPredindirectMispredicted           24                       # Number of mispredicted indirect branches.
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                      36091                       # DTB read hits
system.cpu05.dtb.read_misses                      426                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                  36517                       # DTB read accesses
system.cpu05.dtb.write_hits                     11946                       # DTB write hits
system.cpu05.dtb.write_misses                      32                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                 11978                       # DTB write accesses
system.cpu05.dtb.data_hits                      48037                       # DTB hits
system.cpu05.dtb.data_misses                      458                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                  48495                       # DTB accesses
system.cpu05.itb.fetch_hits                     41057                       # ITB hits
system.cpu05.itb.fetch_misses                      73                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                 41130                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                         146955                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles            12142                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                       251341                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                     45138                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches            28701                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                       72334                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                  3377                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                158                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.NoActiveThreadStallCycles        49180                       # Number of stall cycles due to no active thread to fetch from
system.cpu05.fetch.PendingTrapStallCycles         1981                       # Number of stall cycles due to pending traps
system.cpu05.fetch.IcacheWaitRetryStallCycles           42                       # Number of stall cycles due to full MSHR
system.cpu05.fetch.CacheLines                   41057                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                 528                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples           137525                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            1.827602                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           2.721387                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                  86183     62.67%     62.67% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                   2836      2.06%     64.73% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                   3925      2.85%     67.58% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                   8178      5.95%     73.53% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                  12899      9.38%     82.91% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                   2040      1.48%     84.39% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                   7717      5.61%     90.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                   1953      1.42%     91.42% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                  11794      8.58%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total             137525                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.307155                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      1.710326                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                  13916                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles               29156                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                   41298                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles                2817                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                 1158                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved               5558                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                 545                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts               232500                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                2349                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                 1158                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                  15812                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles                  9383                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles        16215                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                   42121                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles                3656                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts               226942                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                 311                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents                  722                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents                 1550                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.SQFullEvents                  321                       # Number of times rename has blocked due to SQ full
system.cpu05.rename.RenamedOperands            148924                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups              266882                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups         254051                       # Number of integer rename lookups
system.cpu05.rename.fp_rename_lookups           12826                       # Number of floating rename lookups
system.cpu05.rename.CommittedMaps              122126                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                  26798                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts              557                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts          536                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                    9801                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads              37288                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores             13897                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads            3617                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores           1851                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                   193251                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded              1002                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                  187297                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued             504                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined         30106                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined        14124                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved          204                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples       137525                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       1.361912                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      2.138362                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0             86798     63.11%     63.11% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1              6518      4.74%     67.85% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2             11012      8.01%     75.86% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3              9690      7.05%     82.91% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4              5671      4.12%     87.03% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5              5229      3.80%     90.83% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6              8919      6.49%     97.32% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7              2162      1.57%     98.89% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8              1526      1.11%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total        137525                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                  1414     31.79%     31.79% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0      0.00%     31.79% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%     31.79% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                  88      1.98%     33.77% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%     33.77% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%     33.77% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                332      7.46%     41.23% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%     41.23% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     41.23% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     41.23% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     41.23% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%     41.23% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     41.23% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     41.23% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     41.23% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     41.23% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     41.23% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     41.23% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     41.23% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     41.23% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     41.23% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     41.23% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     41.23% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     41.23% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     41.23% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     41.23% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%     41.23% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.23% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     41.23% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                 1468     33.00%     74.24% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                1146     25.76%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu              132447     70.71%     70.72% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult                175      0.09%     70.81% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     70.81% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd              2934      1.57%     72.38% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     72.38% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     72.38% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult             1928      1.03%     73.41% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     73.41% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     73.41% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     73.41% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     73.41% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     73.41% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     73.41% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     73.41% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     73.41% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     73.41% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     73.41% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     73.41% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.41% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     73.41% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.41% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.41% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.41% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.41% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.41% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.41% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     73.41% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.41% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.41% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead              37359     19.95%     93.35% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite             12450      6.65%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total               187297                       # Type of FU issued
system.cpu05.iq.rate                         1.274519                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                      4448                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.023748                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads           493259                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes          210879                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses       172613                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads             23812                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes            13546                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses        10402                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses               179489                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                 12252                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads           2000                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads         5078                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation           69                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores         3849                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked          909                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                 1158                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                  4113                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles                1410                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts            219750                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts             333                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts               37288                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts              13897                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts              503                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                   35                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                1364                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents           69                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect          365                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect          807                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts               1172                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts              185215                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts               36517                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts            2082                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                       25497                       # number of nop insts executed
system.cpu05.iew.exec_refs                      48495                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                  38668                       # Number of branches executed
system.cpu05.iew.exec_stores                    11978                       # Number of stores executed
system.cpu05.iew.exec_rate                   1.260352                       # Inst execution rate
system.cpu05.iew.wb_sent                       183980                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                      183015                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                  104840                       # num instructions producing a value
system.cpu05.iew.wb_consumers                  128237                       # num instructions consuming a value
system.cpu05.iew.wb_rate                     1.245381                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.817549                       # average fanout of values written-back
system.cpu05.commit.commitSquashedInsts         31934                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls           798                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts             989                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples        83662                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     2.228993                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     2.960563                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0        42270     50.52%     50.52% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1         9718     11.62%     62.14% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2         4830      5.77%     67.91% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3         2226      2.66%     70.57% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4         2948      3.52%     74.10% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5         5748      6.87%     80.97% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6         1116      1.33%     82.30% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7         5250      6.28%     88.58% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8         9556     11.42%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total        83662                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts             186482                       # Number of instructions committed
system.cpu05.commit.committedOps               186482                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                        42258                       # Number of memory references committed
system.cpu05.commit.loads                       32210                       # Number of loads committed
system.cpu05.commit.membars                       391                       # Number of memory barriers committed
system.cpu05.commit.branches                    35044                       # Number of branches committed
system.cpu05.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                  158941                       # Number of committed integer instructions.
system.cpu05.commit.function_calls               3805                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass        22339     11.98%     11.98% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu         116564     62.51%     74.49% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult           113      0.06%     74.55% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     74.55% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd         2878      1.54%     76.09% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     76.09% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     76.09% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult         1920      1.03%     77.12% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     77.12% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     77.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     77.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     77.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     77.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     77.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     77.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     77.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     77.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     77.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     77.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     77.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     77.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     77.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     77.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     77.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     77.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     77.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     77.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     77.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.12% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead         32601     17.48%     94.60% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite        10067      5.40%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total          186482                       # Class of committed instruction
system.cpu05.commit.bw_lim_events                9556                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                     291079                       # The number of ROB reads
system.cpu05.rob.rob_writes                    441513                       # The number of ROB writes
system.cpu05.timesIdled                           154                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          9430                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                     967022                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                    164147                       # Number of Instructions Simulated
system.cpu05.committedOps                      164147                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             0.895265                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       0.895265                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             1.116988                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       1.116988                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                 233350                       # number of integer regfile reads
system.cpu05.int_regfile_writes                129057                       # number of integer regfile writes
system.cpu05.fp_regfile_reads                   11134                       # number of floating regfile reads
system.cpu05.fp_regfile_writes                   8158                       # number of floating regfile writes
system.cpu05.misc_regfile_reads                  1155                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                  591                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements            1155                       # number of replacements
system.cpu05.dcache.tags.tagsinuse          17.061723                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs             40002                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs            1215                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           32.923457                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle       924766100                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    17.061723                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.266589                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.266589                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1           60                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses          174885                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses         174885                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data        30606                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total         30606                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data         8686                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total         8686                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data          231                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total          231                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::cpu05.data          196                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total          196                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::cpu05.data        39292                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total          39292                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data        39292                       # number of overall hits
system.cpu05.dcache.overall_hits::total         39292                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data         2368                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         2368                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data         1082                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total         1082                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data           84                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           84                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data           82                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total           82                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data         3450                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         3450                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data         3450                       # number of overall misses
system.cpu05.dcache.overall_misses::total         3450                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data    120724917                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total    120724917                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data     86835679                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total     86835679                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data      1130025                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total      1130025                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data       900543                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total       900543                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::cpu05.data       398696                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::total       398696                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data    207560596                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total    207560596                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data    207560596                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total    207560596                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data        32974                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total        32974                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data         9768                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total         9768                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data          315                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total          315                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data          278                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total          278                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data        42742                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total        42742                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data        42742                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total        42742                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.071814                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.071814                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.110770                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.110770                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.266667                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.266667                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data     0.294964                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.294964                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.080717                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.080717                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.080717                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.080717                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 50981.806166                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 50981.806166                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 80254.786506                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 80254.786506                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data 13452.678571                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total 13452.678571                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data 10982.231707                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total 10982.231707                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::cpu05.data          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 60162.491594                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 60162.491594                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 60162.491594                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 60162.491594                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs         2393                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets          106                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs             120                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs    19.941667                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          106                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          545                       # number of writebacks
system.cpu05.dcache.writebacks::total             545                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data         1112                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total         1112                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data          743                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total          743                       # number of WriteReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::cpu05.data           21                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::total           21                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data         1855                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total         1855                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data         1855                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total         1855                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data         1256                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total         1256                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data          339                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total          339                       # number of WriteReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data           63                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total           63                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data           80                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total           80                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data         1595                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total         1595                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data         1595                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total         1595                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data     39120886                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total     39120886                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data     22299143                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total     22299143                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data       501847                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total       501847                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data       810141                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total       810141                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::cpu05.data       396378                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::total       396378                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data     61420029                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total     61420029                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data     61420029                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total     61420029                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.038091                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.038091                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.034705                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.034705                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.200000                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.200000                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data     0.287770                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total     0.287770                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.037317                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.037317                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.037317                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.037317                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 31147.202229                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 31147.202229                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 65779.182891                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 65779.182891                       # average WriteReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data  7965.825397                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7965.825397                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data 10126.762500                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total 10126.762500                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu05.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 38507.855172                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 38507.855172                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 38507.855172                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 38507.855172                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements             609                       # number of replacements
system.cpu05.icache.tags.tagsinuse         101.966080                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs             39812                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs            1074                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           37.068901                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst   101.966080                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.199153                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.199153                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          465                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1          154                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2          311                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.908203                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses           83182                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses          83182                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst        39812                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total         39812                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst        39812                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total          39812                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst        39812                       # number of overall hits
system.cpu05.icache.overall_hits::total         39812                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst         1242                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         1242                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst         1242                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         1242                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst         1242                       # number of overall misses
system.cpu05.icache.overall_misses::total         1242                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst     44330590                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total     44330590                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst     44330590                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total     44330590                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst     44330590                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total     44330590                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst        41054                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total        41054                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst        41054                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total        41054                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst        41054                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total        41054                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.030253                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.030253                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.030253                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.030253                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.030253                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.030253                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 35692.906602                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 35692.906602                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 35692.906602                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 35692.906602                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 35692.906602                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 35692.906602                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs           31                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs    15.500000                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks          609                       # number of writebacks
system.cpu05.icache.writebacks::total             609                       # number of writebacks
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst          168                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total          168                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst          168                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total          168                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst          168                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total          168                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst         1074                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total         1074                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst         1074                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total         1074                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst         1074                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total         1074                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst     33381518                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total     33381518                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst     33381518                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total     33381518                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst     33381518                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total     33381518                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.026161                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.026161                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.026161                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.026161                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.026161                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.026161                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 31081.487896                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 31081.487896                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 31081.487896                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 31081.487896                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 31081.487896                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 31081.487896                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                 17752                       # Number of BP lookups
system.cpu06.branchPred.condPredicted           15207                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect             890                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups              15540                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                  8066                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           51.904762                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                  1021                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect                5                       # Number of incorrect RAS predictions.
system.cpu06.branchPred.indirectLookups           103                       # Number of indirect predictor lookups.
system.cpu06.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu06.branchPred.indirectMisses            103                       # Number of indirect misses.
system.cpu06.branchPredindirectMispredicted           25                       # Number of mispredicted indirect branches.
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                      12458                       # DTB read hits
system.cpu06.dtb.read_misses                      331                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                  12789                       # DTB read accesses
system.cpu06.dtb.write_hits                      3888                       # DTB write hits
system.cpu06.dtb.write_misses                      36                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                  3924                       # DTB write accesses
system.cpu06.dtb.data_hits                      16346                       # DTB hits
system.cpu06.dtb.data_misses                      367                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                  16713                       # DTB accesses
system.cpu06.itb.fetch_hits                     14951                       # ITB hits
system.cpu06.itb.fetch_misses                      77                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                 15028                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                          56257                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles             8240                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                       102872                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                     17752                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches             9087                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                       30955                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                  1969                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                111                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu06.fetch.PendingTrapStallCycles         2235                       # Number of stall cycles due to pending traps
system.cpu06.fetch.IcacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR
system.cpu06.fetch.CacheLines                   14951                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                 413                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples            42557                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            2.417276                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           3.048107                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                  23133     54.36%     54.36% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                    866      2.03%     56.39% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                   1022      2.40%     58.79% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                   3220      7.57%     66.36% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                   4086      9.60%     75.96% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                    405      0.95%     76.91% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                   2913      6.84%     83.76% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                    841      1.98%     85.73% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                   6071     14.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total              42557                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.315552                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      1.828608                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                  10042                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles               14922                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                   15637                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles                1291                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                  655                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved               1066                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                 341                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts                92796                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                1286                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                  655                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                  10856                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles                  6544                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles         5700                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                   16039                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles                2753                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts                90232                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                 329                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents                  439                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents                 1570                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.SQFullEvents                  224                       # Number of times rename has blocked due to SQ full
system.cpu06.rename.RenamedOperands             61856                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups              115072                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups         102362                       # Number of integer rename lookups
system.cpu06.rename.fp_rename_lookups           12703                       # Number of floating rename lookups
system.cpu06.rename.CommittedMaps               48385                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                  13471                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts              161                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts          135                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                    4588                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads              12541                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores              4698                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads             414                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores            244                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                    79158                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded               185                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                   76566                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued             313                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined         14604                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined         6986                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved           58                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples        42557                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       1.799140                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      2.369942                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0             22718     53.38%     53.38% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1              2356      5.54%     58.92% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2              4257     10.00%     68.92% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3              3623      8.51%     77.43% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4              1770      4.16%     81.59% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5              1678      3.94%     85.54% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6              4419     10.38%     95.92% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7              1045      2.46%     98.38% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8               691      1.62%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total         42557                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                  1034     47.87%     47.87% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0      0.00%     47.87% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%     47.87% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                  72      3.33%     51.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%     51.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%     51.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                335     15.51%     66.71% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%     66.71% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     66.71% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     66.71% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     66.71% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%     66.71% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     66.71% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     66.71% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     66.71% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     66.71% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     66.71% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     66.71% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     66.71% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     66.71% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     66.71% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     66.71% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     66.71% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     66.71% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     66.71% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     66.71% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%     66.71% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.71% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     66.71% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                  532     24.63%     91.34% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                 187      8.66%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu               54396     71.04%     71.05% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult                184      0.24%     71.29% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     71.29% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd              2922      3.82%     75.11% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     75.11% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     75.11% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult             1928      2.52%     77.62% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     77.62% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     77.62% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     77.62% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     77.62% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     77.62% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     77.62% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     77.62% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     77.62% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     77.62% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     77.62% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     77.62% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     77.62% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     77.62% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     77.62% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     77.62% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     77.62% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     77.62% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     77.62% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.62% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     77.62% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.62% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.62% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead              13090     17.10%     94.72% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite              4042      5.28%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total                76566                       # Type of FU issued
system.cpu06.iq.rate                         1.361004                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                      2160                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.028211                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads           174193                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes           80556                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses        63451                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads             23969                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes            13414                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses        10387                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses                66390                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                 12332                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads            276                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads         2309                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation           25                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores         1345                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked          996                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                  655                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                  2056                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles                 896                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts             86921                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts             174                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts               12541                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts               4698                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts              125                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                   15                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                 876                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents           25                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect          156                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect          520                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts                676                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts               75622                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts               12790                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts             944                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                        7578                       # number of nop insts executed
system.cpu06.iew.exec_refs                      16714                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                  14682                       # Number of branches executed
system.cpu06.iew.exec_stores                     3924                       # Number of stores executed
system.cpu06.iew.exec_rate                   1.344224                       # Inst execution rate
system.cpu06.iew.wb_sent                        74417                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                       73838                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                   44449                       # num instructions producing a value
system.cpu06.iew.wb_consumers                   55502                       # num instructions consuming a value
system.cpu06.iew.wb_rate                     1.312512                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.800854                       # average fanout of values written-back
system.cpu06.commit.commitSquashedInsts         14934                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls           127                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts             561                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples        40233                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     1.777322                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     2.761363                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0        24439     60.74%     60.74% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1         3517      8.74%     69.49% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2         1778      4.42%     73.90% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3          740      1.84%     75.74% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4         1127      2.80%     78.54% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5         2581      6.42%     84.96% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6          430      1.07%     86.03% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7         2747      6.83%     92.86% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8         2874      7.14%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total        40233                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts              71507                       # Number of instructions committed
system.cpu06.commit.committedOps                71507                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                        13585                       # Number of memory references committed
system.cpu06.commit.loads                       10232                       # Number of loads committed
system.cpu06.commit.membars                        43                       # Number of memory barriers committed
system.cpu06.commit.branches                    12999                       # Number of branches committed
system.cpu06.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                   60032                       # Number of committed integer instructions.
system.cpu06.commit.function_calls                531                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass         6772      9.47%      9.47% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu          46193     64.60%     74.07% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult           115      0.16%     74.23% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     74.23% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd         2878      4.02%     78.26% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     78.26% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     78.26% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult         1920      2.69%     80.94% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     80.94% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     80.94% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     80.94% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     80.94% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     80.94% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     80.94% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     80.94% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     80.94% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     80.94% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     80.94% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     80.94% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     80.94% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     80.94% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     80.94% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     80.94% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     80.94% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     80.94% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     80.94% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     80.94% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     80.94% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.94% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.94% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead         10275     14.37%     95.31% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite         3354      4.69%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total           71507                       # Class of committed instruction
system.cpu06.commit.bw_lim_events                2874                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                     122812                       # The number of ROB reads
system.cpu06.rob.rob_writes                    175182                       # The number of ROB writes
system.cpu06.timesIdled                           185                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                         13700                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                    1007318                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                     64739                       # Number of Instructions Simulated
system.cpu06.committedOps                       64739                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             0.868982                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       0.868982                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             1.150772                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       1.150772                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                  93465                       # number of integer regfile reads
system.cpu06.int_regfile_writes                 47645                       # number of integer regfile writes
system.cpu06.fp_regfile_reads                   11128                       # number of floating regfile reads
system.cpu06.fp_regfile_writes                   8148                       # number of floating regfile writes
system.cpu06.misc_regfile_reads                   204                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                  102                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements             492                       # number of replacements
system.cpu06.dcache.tags.tagsinuse          16.356722                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs             12594                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs             552                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           22.815217                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle       944200212                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data    16.356722                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.255574                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.255574                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses           59117                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses          59117                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data         9751                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total          9751                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data         2706                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total         2706                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data           46                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total           46                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::cpu06.data           26                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total           26                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::cpu06.data        12457                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total          12457                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data        12457                       # number of overall hits
system.cpu06.dcache.overall_hits::total         12457                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data         1458                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         1458                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data          602                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total          602                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data           17                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           17                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data           18                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           18                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data         2060                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total         2060                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data         2060                       # number of overall misses
system.cpu06.dcache.overall_misses::total         2060                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data    113007136                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total    113007136                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data     82959988                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total     82959988                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data       621224                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total       621224                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data       143716                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total       143716                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::cpu06.data       397537                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::total       397537                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data    195967124                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total    195967124                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data    195967124                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total    195967124                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data        11209                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        11209                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data         3308                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total         3308                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data           63                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total           63                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data           44                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total           44                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data        14517                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total        14517                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data        14517                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total        14517                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.130074                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.130074                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.181983                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.181983                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.269841                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.269841                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data     0.409091                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.409091                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.141903                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.141903                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.141903                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.141903                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 77508.323731                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 77508.323731                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 137807.289037                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 137807.289037                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data 36542.588235                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total 36542.588235                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data  7984.222222                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total  7984.222222                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::cpu06.data          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 95129.671845                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 95129.671845                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 95129.671845                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 95129.671845                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs         3473                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets          175                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs             133                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs    26.112782                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets    87.500000                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks          260                       # number of writebacks
system.cpu06.dcache.writebacks::total             260                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data          968                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total          968                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data          453                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total          453                       # number of WriteReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::cpu06.data            9                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data         1421                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total         1421                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data         1421                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total         1421                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data          490                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total          490                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data          149                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total          149                       # number of WriteReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data            8                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data           18                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total           18                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data          639                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total          639                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data          639                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total          639                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data     31981446                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total     31981446                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data     19640400                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total     19640400                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data        50996                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total        50996                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data       125172                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total       125172                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::cpu06.data       395219                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::total       395219                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data     51621846                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total     51621846                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data     51621846                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total     51621846                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.043715                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.043715                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.045042                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.045042                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.126984                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.126984                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data     0.409091                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total     0.409091                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.044017                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.044017                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.044017                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.044017                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 65268.257143                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 65268.257143                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 131814.765101                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 131814.765101                       # average WriteReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data  6374.500000                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6374.500000                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data         6954                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total         6954                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu06.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 80785.361502                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 80785.361502                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 80785.361502                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 80785.361502                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements             250                       # number of replacements
system.cpu06.icache.tags.tagsinuse          97.192303                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs             14108                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs             706                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           19.983003                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst    97.192303                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.189829                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.189829                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2          378                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses           30602                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses          30602                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst        14108                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total         14108                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst        14108                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total          14108                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst        14108                       # number of overall hits
system.cpu06.icache.overall_hits::total         14108                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst          840                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total          840                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst          840                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total          840                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst          840                       # number of overall misses
system.cpu06.icache.overall_misses::total          840                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst     52076188                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total     52076188                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst     52076188                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total     52076188                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst     52076188                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total     52076188                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst        14948                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total        14948                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst        14948                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total        14948                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst        14948                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total        14948                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.056195                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.056195                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.056195                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.056195                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.056195                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.056195                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 61995.461905                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 61995.461905                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 61995.461905                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 61995.461905                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 61995.461905                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 61995.461905                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs           12                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks          250                       # number of writebacks
system.cpu06.icache.writebacks::total             250                       # number of writebacks
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst          134                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total          134                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst          134                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total          134                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst          134                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total          134                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst          706                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total          706                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst          706                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total          706                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst          706                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total          706                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst     37285030                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total     37285030                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst     37285030                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total     37285030                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst     37285030                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total     37285030                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.047230                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.047230                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.047230                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.047230                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.047230                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.047230                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 52811.657224                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 52811.657224                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 52811.657224                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 52811.657224                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 52811.657224                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 52811.657224                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                 21484                       # Number of BP lookups
system.cpu07.branchPred.condPredicted           16345                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect            1060                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups              16571                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                  9879                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           59.616197                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                  2255                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect               17                       # Number of incorrect RAS predictions.
system.cpu07.branchPred.indirectLookups           100                       # Number of indirect predictor lookups.
system.cpu07.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu07.branchPred.indirectMisses            100                       # Number of indirect misses.
system.cpu07.branchPredindirectMispredicted           27                       # Number of mispredicted indirect branches.
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                      17507                       # DTB read hits
system.cpu07.dtb.read_misses                      410                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                  17917                       # DTB read accesses
system.cpu07.dtb.write_hits                      6385                       # DTB write hits
system.cpu07.dtb.write_misses                      34                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                  6419                       # DTB write accesses
system.cpu07.dtb.data_hits                      23892                       # DTB hits
system.cpu07.dtb.data_misses                      444                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                  24336                       # DTB accesses
system.cpu07.itb.fetch_hits                     18104                       # ITB hits
system.cpu07.itb.fetch_misses                      73                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                 18177                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                         115801                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles             8581                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                       131174                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                     21484                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches            12134                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                       45282                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                  2377                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                112                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.NoActiveThreadStallCycles        49508                       # Number of stall cycles due to no active thread to fetch from
system.cpu07.fetch.PendingTrapStallCycles         2006                       # Number of stall cycles due to pending traps
system.cpu07.fetch.IcacheWaitRetryStallCycles           38                       # Number of stall cycles due to full MSHR
system.cpu07.fetch.CacheLines                   18104                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                 459                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples           106715                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            1.229199                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           2.503391                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                  81609     76.47%     76.47% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                   1479      1.39%     77.86% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                   2570      2.41%     80.27% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                   2856      2.68%     82.94% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                   5297      4.96%     87.91% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                    624      0.58%     88.49% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                   2346      2.20%     90.69% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                   1869      1.75%     92.44% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                   8065      7.56%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total             106715                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.185525                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      1.132754                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                  10477                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles               25537                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                   18404                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles                1966                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                  823                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved               2363                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                 375                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts               118503                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                1538                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                  823                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                  11659                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles                  8560                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles        14495                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                   19091                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles                2579                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts               115022                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                 295                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents                  579                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents                  948                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.SQFullEvents                  235                       # Number of times rename has blocked due to SQ full
system.cpu07.rename.RenamedOperands             78654                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups              145665                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups         132798                       # Number of integer rename lookups
system.cpu07.rename.fp_rename_lookups           12861                       # Number of floating rename lookups
system.cpu07.rename.CommittedMaps               59011                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                  19643                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts              417                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts          398                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                    7056                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads              18303                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores              7732                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads            1975                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores           1942                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                   100069                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded               681                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                   95421                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued             322                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined         22218                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined        10938                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved          159                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples       106715                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       0.894167                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      1.864566                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0             81394     76.27%     76.27% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1              3822      3.58%     79.85% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2              4568      4.28%     84.13% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3              3483      3.26%     87.40% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4              3856      3.61%     91.01% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5              3422      3.21%     94.22% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6              4479      4.20%     98.42% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7               922      0.86%     99.28% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8               769      0.72%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total        106715                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                  1055     30.66%     30.66% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0      0.00%     30.66% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%     30.66% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                  80      2.32%     32.98% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%     32.98% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%     32.98% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                317      9.21%     42.20% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%     42.20% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     42.20% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     42.20% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     42.20% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%     42.20% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     42.20% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     42.20% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     42.20% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     42.20% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     42.20% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     42.20% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     42.20% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     42.20% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     42.20% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     42.20% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     42.20% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     42.20% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     42.20% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     42.20% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%     42.20% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     42.20% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     42.20% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                 1372     39.87%     82.07% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                 617     17.93%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu               65260     68.39%     68.40% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult                187      0.20%     68.59% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     68.59% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd              2945      3.09%     71.68% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     71.68% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     71.68% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult             1940      2.03%     73.71% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     73.71% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     73.71% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     73.71% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     73.71% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     73.71% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     73.71% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     73.71% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     73.71% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     73.71% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     73.71% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     73.71% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.71% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     73.71% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.71% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.71% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.71% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.71% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.71% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.71% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     73.71% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.71% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.71% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead              18492     19.38%     93.09% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite              6593      6.91%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total                95421                       # Type of FU issued
system.cpu07.iq.rate                         0.824008                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                      3441                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.036061                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads           277290                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes          109418                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses        81826                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads             24030                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes            13582                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses        10443                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses                86499                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                 12359                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads            422                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads         3908                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation           34                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores         2284                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked          938                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                  823                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                  3411                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles                1634                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts            110725                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts             223                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts               18303                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts               7732                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts              372                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                   19                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                1598                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents           34                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect          218                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect          607                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts                825                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts               94127                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts               17918                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts            1294                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                        9975                       # number of nop insts executed
system.cpu07.iew.exec_refs                      24337                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                  17160                       # Number of branches executed
system.cpu07.iew.exec_stores                     6419                       # Number of stores executed
system.cpu07.iew.exec_rate                   0.812834                       # Inst execution rate
system.cpu07.iew.wb_sent                        92986                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                       92269                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                   51783                       # num instructions producing a value
system.cpu07.iew.wb_consumers                   67020                       # num instructions consuming a value
system.cpu07.iew.wb_rate                     0.796789                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.772650                       # average fanout of values written-back
system.cpu07.commit.commitSquashedInsts         22731                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls           522                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts             695                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples        53810                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     1.608846                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     2.661474                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0        33651     62.54%     62.54% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1         4626      8.60%     71.13% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2         2972      5.52%     76.66% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3         1483      2.76%     79.41% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4         2139      3.98%     83.39% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5         1795      3.34%     86.72% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6          604      1.12%     87.85% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7         1922      3.57%     91.42% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8         4618      8.58%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total        53810                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts              86572                       # Number of instructions committed
system.cpu07.commit.committedOps                86572                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                        19843                       # Number of memory references committed
system.cpu07.commit.loads                       14395                       # Number of loads committed
system.cpu07.commit.membars                       235                       # Number of memory barriers committed
system.cpu07.commit.branches                    14544                       # Number of branches committed
system.cpu07.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                   73438                       # Number of committed integer instructions.
system.cpu07.commit.function_calls               1381                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass         8044      9.29%      9.29% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu          53536     61.84%     71.13% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult           113      0.13%     71.26% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     71.26% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd         2878      3.32%     74.59% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     74.59% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     74.59% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult         1920      2.22%     76.80% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     76.80% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     76.80% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     76.80% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     76.80% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     76.80% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     76.80% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     76.80% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     76.80% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     76.80% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     76.80% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     76.80% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     76.80% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     76.80% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     76.80% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     76.80% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     76.80% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     76.80% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     76.80% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     76.80% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     76.80% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.80% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.80% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead         14630     16.90%     93.70% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite         5451      6.30%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total           86572                       # Class of committed instruction
system.cpu07.commit.bw_lim_events                4618                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                     157182                       # The number of ROB reads
system.cpu07.rob.rob_writes                    221997                       # The number of ROB writes
system.cpu07.timesIdled                           161                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          9086                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                     998176                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                     78532                       # Number of Instructions Simulated
system.cpu07.committedOps                       78532                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             1.474571                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       1.474571                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             0.678163                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       0.678163                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                 119653                       # number of integer regfile reads
system.cpu07.int_regfile_writes                 62303                       # number of integer regfile writes
system.cpu07.fp_regfile_reads                   11166                       # number of floating regfile reads
system.cpu07.fp_regfile_writes                   8202                       # number of floating regfile writes
system.cpu07.misc_regfile_reads                   398                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                  133                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements             613                       # number of replacements
system.cpu07.dcache.tags.tagsinuse          15.224927                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs             19345                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs             672                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           28.787202                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle      1151514019                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data    15.224927                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.237889                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.237889                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses           87632                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses          87632                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data        14414                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total         14414                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data         4409                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total         4409                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data           52                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total           52                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::cpu07.data           31                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total           31                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::cpu07.data        18823                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total          18823                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data        18823                       # number of overall hits
system.cpu07.dcache.overall_hits::total         18823                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data         1750                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total         1750                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data          985                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total          985                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data           24                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total           24                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data           21                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total           21                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data         2735                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total         2735                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data         2735                       # number of overall misses
system.cpu07.dcache.overall_misses::total         2735                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data    115715719                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total    115715719                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data     88654151                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total     88654151                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data       599203                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total       599203                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data       168055                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total       168055                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::cpu07.data       594567                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::total       594567                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data    204369870                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total    204369870                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data    204369870                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total    204369870                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data        16164                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total        16164                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data         5394                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total         5394                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data           76                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           76                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data           52                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total           52                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data        21558                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total        21558                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data        21558                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total        21558                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.108265                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.108265                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.182610                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.182610                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.315789                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.315789                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data     0.403846                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.403846                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.126867                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.126867                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.126867                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.126867                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 66123.268000                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 66123.268000                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 90004.214213                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 90004.214213                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data 24966.791667                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total 24966.791667                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data  8002.619048                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total  8002.619048                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::cpu07.data          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 74723.901280                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 74723.901280                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 74723.901280                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 74723.901280                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs         3428                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets          113                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs             132                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs    25.969697                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          113                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks          280                       # number of writebacks
system.cpu07.dcache.writebacks::total             280                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data         1023                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total         1023                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data          603                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total          603                       # number of WriteReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::cpu07.data            7                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data         1626                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total         1626                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data         1626                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total         1626                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data          727                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total          727                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data          382                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total          382                       # number of WriteReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data           17                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data           20                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total           20                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data         1109                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total         1109                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data         1109                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total         1109                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data     34584560                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total     34584560                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data     25354268                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total     25354268                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data       271206                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total       271206                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data       151829                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total       151829                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::cpu07.data       587613                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::total       587613                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data     59938828                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total     59938828                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data     59938828                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total     59938828                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.044976                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.044976                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.070819                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.070819                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.223684                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.223684                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data     0.384615                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total     0.384615                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.051443                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.051443                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.051443                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.051443                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 47571.609354                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 47571.609354                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 66372.429319                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 66372.429319                       # average WriteReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data 15953.294118                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15953.294118                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data  7591.450000                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total  7591.450000                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 54047.635708                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 54047.635708                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 54047.635708                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 54047.635708                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements             321                       # number of replacements
system.cpu07.icache.tags.tagsinuse          92.426514                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs             17197                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs             777                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs           22.132561                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    92.426514                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.180521                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.180521                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2          375                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses           36981                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses          36981                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst        17197                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total         17197                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst        17197                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total          17197                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst        17197                       # number of overall hits
system.cpu07.icache.overall_hits::total         17197                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst          905                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total          905                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst          905                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total          905                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst          905                       # number of overall misses
system.cpu07.icache.overall_misses::total          905                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst     39306326                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total     39306326                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst     39306326                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total     39306326                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst     39306326                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total     39306326                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst        18102                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total        18102                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst        18102                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total        18102                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst        18102                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total        18102                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.049994                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.049994                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.049994                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.049994                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.049994                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.049994                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 43432.404420                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 43432.404420                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 43432.404420                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 43432.404420                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 43432.404420                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 43432.404420                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs           12                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks          321                       # number of writebacks
system.cpu07.icache.writebacks::total             321                       # number of writebacks
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst          128                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total          128                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst          128                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total          128                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst          128                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total          128                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst          777                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total          777                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst          777                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total          777                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst          777                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total          777                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst     29606655                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total     29606655                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst     29606655                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total     29606655                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst     29606655                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total     29606655                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.042923                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.042923                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.042923                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.042923                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.042923                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.042923                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 38103.803089                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 38103.803089                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 38103.803089                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 38103.803089                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 38103.803089                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 38103.803089                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                  7922                       # Number of BP lookups
system.cpu08.branchPred.condPredicted            6166                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect             764                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups               6362                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                  2086                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           32.788431                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                   641                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect                8                       # Number of incorrect RAS predictions.
system.cpu08.branchPred.indirectLookups           137                       # Number of indirect predictor lookups.
system.cpu08.branchPred.indirectHits                4                       # Number of indirect target hits.
system.cpu08.branchPred.indirectMisses            133                       # Number of indirect misses.
system.cpu08.branchPredindirectMispredicted           30                       # Number of mispredicted indirect branches.
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                       6626                       # DTB read hits
system.cpu08.dtb.read_misses                      354                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                   6980                       # DTB read accesses
system.cpu08.dtb.write_hits                      3399                       # DTB write hits
system.cpu08.dtb.write_misses                      35                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                  3434                       # DTB write accesses
system.cpu08.dtb.data_hits                      10025                       # DTB hits
system.cpu08.dtb.data_misses                      389                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                  10414                       # DTB accesses
system.cpu08.itb.fetch_hits                      6561                       # ITB hits
system.cpu08.itb.fetch_misses                      87                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                  6648                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                          89209                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles             6100                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                        59394                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                      7922                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches             2731                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                       20328                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                  1719                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                106                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.NoActiveThreadStallCycles        50583                       # Number of stall cycles due to no active thread to fetch from
system.cpu08.fetch.PendingTrapStallCycles         2640                       # Number of stall cycles due to pending traps
system.cpu08.fetch.IcacheWaitRetryStallCycles          104                       # Number of stall cycles due to full MSHR
system.cpu08.fetch.CacheLines                    6561                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                 340                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples            80720                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            0.735803                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           2.149349                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                  70799     87.71%     87.71% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                    636      0.79%     88.50% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                    684      0.85%     89.34% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                    809      1.00%     90.35% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                   1219      1.51%     91.86% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                    375      0.46%     92.32% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                    488      0.60%     92.93% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                    396      0.49%     93.42% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                   5314      6.58%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total              80720                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.088803                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      0.665785                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                   8370                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles               13453                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                    6475                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles                1246                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                  593                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved                710                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                 275                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts                51007                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                1096                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                  593                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                   9088                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles                  6819                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles         5039                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                    6928                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles                1670                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts                48725                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                 310                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents                  426                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents                  642                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.SQFullEvents                   96                       # Number of times rename has blocked due to SQ full
system.cpu08.rename.RenamedOperands             36097                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups               68995                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups          55985                       # Number of integer rename lookups
system.cpu08.rename.fp_rename_lookups           13001                       # Number of floating rename lookups
system.cpu08.rename.CommittedMaps               23149                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                  12948                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts              116                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts           96                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                    4178                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads               6876                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores              4159                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads             318                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores            213                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                    43734                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded               125                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                   40984                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued             251                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined         13707                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined         6915                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved           36                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples        80720                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       0.507730                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      1.543897                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0             70438     87.26%     87.26% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1              1897      2.35%     89.61% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2              1455      1.80%     91.41% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3              1175      1.46%     92.87% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4              1462      1.81%     94.68% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5              1022      1.27%     95.95% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6              1872      2.32%     98.27% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7               730      0.90%     99.17% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8               669      0.83%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total         80720                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                   947     48.42%     48.42% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0      0.00%     48.42% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%     48.42% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                  74      3.78%     52.20% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%     52.20% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%     52.20% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                344     17.59%     69.79% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%     69.79% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     69.79% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     69.79% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     69.79% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%     69.79% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     69.79% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     69.79% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     69.79% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     69.79% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     69.79% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     69.79% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     69.79% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     69.79% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     69.79% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     69.79% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     69.79% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     69.79% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     69.79% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     69.79% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%     69.79% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.79% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     69.79% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                  457     23.36%     93.15% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                 134      6.85%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu               25095     61.23%     61.24% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult                192      0.47%     61.71% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     61.71% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd              2961      7.22%     68.93% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 2      0.00%     68.94% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     68.94% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult             1930      4.71%     73.65% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     73.65% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     73.65% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     73.65% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     73.65% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     73.65% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     73.65% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     73.65% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     73.65% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     73.65% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     73.65% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     73.65% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.65% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     73.65% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.65% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.65% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.65% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.65% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.65% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.65% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     73.65% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.65% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.65% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead               7266     17.73%     91.38% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite              3534      8.62%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total                40984                       # Type of FU issued
system.cpu08.iq.rate                         0.459416                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                      1956                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.047726                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads           140942                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes           43805                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses        27982                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads             23953                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes            13787                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses        10445                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses                30615                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                 12321                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads            231                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads         2114                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation           28                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores         1192                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked          840                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                  593                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                  1900                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles                1599                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts             45398                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts             193                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts                6876                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts               4159                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts               92                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                   13                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                1576                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents           28                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect          134                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect          455                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts                589                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts               40008                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts                6980                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts             976                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                        1539                       # number of nop insts executed
system.cpu08.iew.exec_refs                      10414                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                   5286                       # Number of branches executed
system.cpu08.iew.exec_stores                     3434                       # Number of stores executed
system.cpu08.iew.exec_rate                   0.448475                       # Inst execution rate
system.cpu08.iew.wb_sent                        39033                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                       38427                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                   22533                       # num instructions producing a value
system.cpu08.iew.wb_consumers                   31945                       # num instructions consuming a value
system.cpu08.iew.wb_rate                     0.430753                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.705369                       # average fanout of values written-back
system.cpu08.commit.commitSquashedInsts         13829                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls            89                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts             498                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples        27956                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     1.112069                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     2.421184                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0        21353     76.38%     76.38% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1         1014      3.63%     80.01% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2         1210      4.33%     84.34% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3          658      2.35%     86.69% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4          652      2.33%     89.02% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5          263      0.94%     89.96% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6          216      0.77%     90.74% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7          258      0.92%     91.66% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8         2332      8.34%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total        27956                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts              31089                       # Number of instructions committed
system.cpu08.commit.committedOps                31089                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                         7729                       # Number of memory references committed
system.cpu08.commit.loads                        4762                       # Number of loads committed
system.cpu08.commit.membars                        23                       # Number of memory barriers committed
system.cpu08.commit.branches                     3759                       # Number of branches committed
system.cpu08.commit.fp_insts                    10247                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                   25467                       # Number of committed integer instructions.
system.cpu08.commit.function_calls                254                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass          941      3.03%      3.03% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu          17472     56.20%     59.23% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult           114      0.37%     59.59% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     59.59% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd         2887      9.29%     68.88% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            2      0.01%     68.89% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     68.89% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult         1921      6.18%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead          4785     15.39%     90.46% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite         2967      9.54%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total           31089                       # Class of committed instruction
system.cpu08.commit.bw_lim_events                2332                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                      69580                       # The number of ROB reads
system.cpu08.rob.rob_writes                     92010                       # The number of ROB writes
system.cpu08.timesIdled                           149                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                          8489                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                    1024768                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                     30152                       # Number of Instructions Simulated
system.cpu08.committedOps                       30152                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             2.958643                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       2.958643                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             0.337993                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       0.337993                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                  47176                       # number of integer regfile reads
system.cpu08.int_regfile_writes                 21753                       # number of integer regfile writes
system.cpu08.fp_regfile_reads                   11175                       # number of floating regfile reads
system.cpu08.fp_regfile_writes                   8206                       # number of floating regfile writes
system.cpu08.misc_regfile_reads                   123                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                   59                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements             399                       # number of replacements
system.cpu08.dcache.tags.tagsinuse          14.476778                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs              6904                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs             458                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           15.074236                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle      1126230434                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data    14.476778                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.226200                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.226200                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses           34945                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses          34945                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data         4399                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total          4399                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data         2423                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total         2423                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data           26                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total           26                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::cpu08.data           19                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total           19                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::cpu08.data         6822                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total           6822                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data         6822                       # number of overall hits
system.cpu08.dcache.overall_hits::total          6822                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data         1211                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         1211                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data          517                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total          517                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data            9                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data            8                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            8                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data         1728                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total         1728                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data         1728                       # number of overall misses
system.cpu08.dcache.overall_misses::total         1728                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data     89513047                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total     89513047                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data     72876693                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total     72876693                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data       469395                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total       469395                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data       169214                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total       169214                       # number of StoreCondReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data    162389740                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total    162389740                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data    162389740                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total    162389740                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data         5610                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total         5610                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data         2940                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total         2940                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data           35                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total           35                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data         8550                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total         8550                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data         8550                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total         8550                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.215865                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.215865                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.175850                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.175850                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.257143                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.257143                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data     0.296296                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.296296                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.202105                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.202105                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.202105                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.202105                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 73916.636664                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 73916.636664                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 140960.721470                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 140960.721470                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data        52155                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total        52155                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data 21151.750000                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total 21151.750000                       # average StoreCondReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 93975.543981                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 93975.543981                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 93975.543981                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 93975.543981                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs         2485                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs              97                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs    25.618557                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks          219                       # number of writebacks
system.cpu08.dcache.writebacks::total             219                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data          817                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total          817                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data          396                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total          396                       # number of WriteReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::cpu08.data            7                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data         1213                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total         1213                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data         1213                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total         1213                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data          394                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total          394                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data          121                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total          121                       # number of WriteReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data            2                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data            8                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total            8                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data          515                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total          515                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data          515                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total          515                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data     28185721                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total     28185721                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data     16980495                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total     16980495                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data         9272                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total         9272                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data       159942                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total       159942                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data     45166216                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total     45166216                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data     45166216                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total     45166216                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.070232                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.070232                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.041156                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.041156                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.057143                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.057143                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data     0.296296                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total     0.296296                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.060234                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.060234                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.060234                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.060234                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 71537.362944                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 71537.362944                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 140334.669421                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 140334.669421                       # average WriteReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data         4636                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4636                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data 19992.750000                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total 19992.750000                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 87701.390291                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 87701.390291                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 87701.390291                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 87701.390291                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements             123                       # number of replacements
system.cpu08.icache.tags.tagsinuse          85.193362                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs              5899                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs             555                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs           10.628829                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst    85.193362                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.166393                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.166393                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          432                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2          356                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses           13665                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses          13665                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst         5899                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total          5899                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst         5899                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total           5899                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst         5899                       # number of overall hits
system.cpu08.icache.overall_hits::total          5899                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst          656                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total          656                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst          656                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total          656                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst          656                       # number of overall misses
system.cpu08.icache.overall_misses::total          656                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst     29621720                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total     29621720                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst     29621720                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total     29621720                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst     29621720                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total     29621720                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst         6555                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total         6555                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst         6555                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total         6555                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst         6555                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total         6555                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.100076                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.100076                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.100076                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.100076                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.100076                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.100076                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 45155.060976                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 45155.060976                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 45155.060976                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 45155.060976                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 45155.060976                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 45155.060976                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks          123                       # number of writebacks
system.cpu08.icache.writebacks::total             123                       # number of writebacks
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst          101                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total          101                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst          101                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total          101                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst          101                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total          101                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst          555                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total          555                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst          555                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total          555                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst          555                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total          555                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst     22329292                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total     22329292                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst     22329292                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total     22329292                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst     22329292                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total     22329292                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.084668                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.084668                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.084668                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.084668                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.084668                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.084668                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 40232.958559                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 40232.958559                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 40232.958559                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 40232.958559                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 40232.958559                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 40232.958559                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                 23848                       # Number of BP lookups
system.cpu09.branchPred.condPredicted           20089                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect             857                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups              18238                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                 12099                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           66.339511                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                  1664                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect                5                       # Number of incorrect RAS predictions.
system.cpu09.branchPred.indirectLookups            84                       # Number of indirect predictor lookups.
system.cpu09.branchPred.indirectHits                2                       # Number of indirect target hits.
system.cpu09.branchPred.indirectMisses             82                       # Number of indirect misses.
system.cpu09.branchPredindirectMispredicted           16                       # Number of mispredicted indirect branches.
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                      19769                       # DTB read hits
system.cpu09.dtb.read_misses                      333                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                  20102                       # DTB read accesses
system.cpu09.dtb.write_hits                      6474                       # DTB write hits
system.cpu09.dtb.write_misses                      30                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                  6504                       # DTB write accesses
system.cpu09.dtb.data_hits                      26243                       # DTB hits
system.cpu09.dtb.data_misses                      363                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                  26606                       # DTB accesses
system.cpu09.itb.fetch_hits                     20825                       # ITB hits
system.cpu09.itb.fetch_misses                      65                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                 20890                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                          69535                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles             7732                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                       140865                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                     23848                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches            13765                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                       48947                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                  1905                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                152                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu09.fetch.PendingTrapStallCycles         2067                       # Number of stall cycles due to pending traps
system.cpu09.fetch.IcacheWaitRetryStallCycles           35                       # Number of stall cycles due to full MSHR
system.cpu09.fetch.CacheLines                   20825                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                 384                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples            59895                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            2.351866                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           2.963659                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                  32352     54.01%     54.01% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                   1104      1.84%     55.86% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                   1924      3.21%     59.07% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                   4778      7.98%     67.05% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                   6377     10.65%     77.69% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                    562      0.94%     78.63% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                   3625      6.05%     84.68% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                   1873      3.13%     87.81% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                   7300     12.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total              59895                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.342964                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      2.025814                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                   9798                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles               26452                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                   21080                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles                1921                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                  634                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved               1676                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                 328                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts               130376                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                1276                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                  634                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                  10936                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles                  7256                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles        16685                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                   21796                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles                2578                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts               127829                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                 298                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents                  596                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents                  671                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.SQFullEvents                  265                       # Number of times rename has blocked due to SQ full
system.cpu09.rename.RenamedOperands             86195                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups              160316                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups         147528                       # Number of integer rename lookups
system.cpu09.rename.fp_rename_lookups           12782                       # Number of floating rename lookups
system.cpu09.rename.CommittedMaps               72761                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                  13434                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts              466                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts          442                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                    7497                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads              19959                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores              7298                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads            2206                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores           2394                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                   111562                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded               797                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                  109438                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued             291                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined         14652                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined         6980                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved           71                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples        59895                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       1.827164                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      2.316332                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0             31195     52.08%     52.08% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1              3511      5.86%     57.94% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2              5145      8.59%     66.53% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3              5636      9.41%     75.94% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4              3470      5.79%     81.74% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5              2967      4.95%     86.69% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6              6486     10.83%     97.52% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7               782      1.31%     98.83% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8               703      1.17%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total         59895                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                  1056     26.78%     26.78% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0      0.00%     26.78% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%     26.78% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                  75      1.90%     28.68% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%     28.68% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%     28.68% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                358      9.08%     37.76% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%     37.76% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     37.76% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     37.76% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     37.76% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%     37.76% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     37.76% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     37.76% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     37.76% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     37.76% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     37.76% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     37.76% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     37.76% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     37.76% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     37.76% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     37.76% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     37.76% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     37.76% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     37.76% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     37.76% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%     37.76% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.76% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     37.76% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                 1680     42.61%     80.37% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                 774     19.63%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu               77078     70.43%     70.43% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult                189      0.17%     70.61% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     70.61% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd              2931      2.68%     73.29% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     73.29% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     73.29% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult             1929      1.76%     75.05% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     75.05% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     75.05% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     75.05% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     75.05% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     75.05% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     75.05% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     75.05% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     75.05% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     75.05% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     75.05% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     75.05% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.05% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     75.05% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.05% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.05% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.05% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.05% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.05% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.05% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     75.05% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.05% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.05% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead              20688     18.90%     93.95% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite              6619      6.05%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total               109438                       # Type of FU issued
system.cpu09.iq.rate                         1.573855                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                      3943                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.036030                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads           259028                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes          113556                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses        96498                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads             23977                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes            13480                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses        10393                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses               101020                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                 12357                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads            281                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads         2218                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation           26                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores         1383                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked          897                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                  634                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                  2166                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles                1417                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts            124564                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts             218                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts               19959                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts               7298                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts              433                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                    8                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                1401                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents           26                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect          152                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect          501                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts                653                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts              108498                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts               20102                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts             940                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                       12205                       # number of nop insts executed
system.cpu09.iew.exec_refs                      26606                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                  20786                       # Number of branches executed
system.cpu09.iew.exec_stores                     6504                       # Number of stores executed
system.cpu09.iew.exec_rate                   1.560337                       # Inst execution rate
system.cpu09.iew.wb_sent                       107467                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                      106891                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                   60635                       # num instructions producing a value
system.cpu09.iew.wb_consumers                   74549                       # num instructions consuming a value
system.cpu09.iew.wb_rate                     1.537226                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.813358                       # average fanout of values written-back
system.cpu09.commit.commitSquashedInsts         15173                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls           726                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts             539                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples        57562                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     1.894618                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     2.735030                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0        31903     55.42%     55.42% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1         6499     11.29%     66.71% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2         2630      4.57%     71.28% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3         1453      2.52%     73.81% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4         2823      4.90%     78.71% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5         3694      6.42%     85.13% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6          639      1.11%     86.24% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7         4024      6.99%     93.23% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8         3897      6.77%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total        57562                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts             109058                       # Number of instructions committed
system.cpu09.commit.committedOps               109058                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                        23656                       # Number of memory references committed
system.cpu09.commit.loads                       17741                       # Number of loads committed
system.cpu09.commit.membars                       339                       # Number of memory barriers committed
system.cpu09.commit.branches                    19086                       # Number of branches committed
system.cpu09.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                   92422                       # Number of committed integer instructions.
system.cpu09.commit.function_calls               1173                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass        11355     10.41%     10.41% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu          68793     63.08%     73.49% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult           115      0.11%     73.60% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     73.60% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd         2878      2.64%     76.24% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     76.24% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     76.24% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult         1920      1.76%     78.00% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     78.00% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     78.00% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     78.00% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     78.00% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     78.00% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     78.00% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     78.00% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     78.00% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     78.00% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     78.00% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     78.00% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     78.00% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     78.00% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     78.00% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     78.00% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     78.00% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     78.00% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     78.00% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     78.00% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     78.00% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.00% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.00% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead         18080     16.58%     94.57% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite         5917      5.43%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total          109058                       # Class of committed instruction
system.cpu09.commit.bw_lim_events                3897                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                     176921                       # The number of ROB reads
system.cpu09.rob.rob_writes                    250773                       # The number of ROB writes
system.cpu09.timesIdled                           181                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                          9640                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                     995724                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                     97707                       # Number of Instructions Simulated
system.cpu09.committedOps                       97707                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             0.711669                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       0.711669                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             1.405148                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       1.405148                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                 140095                       # number of integer regfile reads
system.cpu09.int_regfile_writes                 72653                       # number of integer regfile writes
system.cpu09.fp_regfile_reads                   11133                       # number of floating regfile reads
system.cpu09.fp_regfile_writes                   8153                       # number of floating regfile writes
system.cpu09.misc_regfile_reads                   283                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                  119                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements             492                       # number of replacements
system.cpu09.dcache.tags.tagsinuse          13.541604                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs             22536                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs             552                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           40.826087                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle      1165142700                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data    13.541604                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.211588                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.211588                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses           99075                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses          99075                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data        17114                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total         17114                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data         5034                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total         5034                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data           49                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total           49                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::cpu09.data           29                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total           29                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::cpu09.data        22148                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total          22148                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data        22148                       # number of overall hits
system.cpu09.dcache.overall_hits::total         22148                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data         1512                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         1512                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data          829                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total          829                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data           19                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           19                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data           20                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data         2341                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total         2341                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data         2341                       # number of overall misses
system.cpu09.dcache.overall_misses::total         2341                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data    101257194                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total    101257194                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data     86068425                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total     86068425                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data       599203                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total       599203                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data       187758                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total       187758                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::cpu09.data       401014                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::total       401014                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data    187325619                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total    187325619                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data    187325619                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total    187325619                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data        18626                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total        18626                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data         5863                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total         5863                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data           68                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total           68                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data           49                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total           49                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data        24489                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total        24489                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data        24489                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total        24489                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.081177                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.081177                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.141395                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.141395                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.279412                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.279412                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data     0.408163                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.408163                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.095594                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.095594                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.095594                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.095594                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 66969.043651                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 66969.043651                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 103821.984318                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 103821.984318                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data        31537                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total        31537                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data  9387.900000                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total  9387.900000                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::cpu09.data          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 80019.486971                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 80019.486971                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 80019.486971                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 80019.486971                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs         2477                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets          105                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs             117                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs    21.170940                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          105                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks          272                       # number of writebacks
system.cpu09.dcache.writebacks::total             272                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data         1006                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total         1006                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data          542                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total          542                       # number of WriteReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::cpu09.data            8                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::total            8                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data         1548                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total         1548                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data         1548                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total         1548                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data          506                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total          506                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data          287                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total          287                       # number of WriteReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data           11                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data           19                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total           19                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data          793                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total          793                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data          793                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total          793                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data     30508357                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total     30508357                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data     24362165                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total     24362165                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data       117059                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total       117059                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data       168055                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total       168055                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::cpu09.data       398696                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::total       398696                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data     54870522                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total     54870522                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data     54870522                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total     54870522                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.027166                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.027166                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.048951                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.048951                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data     0.161765                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total     0.161765                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data     0.387755                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total     0.387755                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.032382                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.032382                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.032382                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.032382                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 60293.195652                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 60293.195652                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 84885.592334                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 84885.592334                       # average WriteReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data 10641.727273                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10641.727273                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data         8845                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total         8845                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu09.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 69193.596469                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 69193.596469                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 69193.596469                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 69193.596469                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements             198                       # number of replacements
system.cpu09.icache.tags.tagsinuse          82.716017                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs             20050                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs             653                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs           30.704441                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    82.716017                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.161555                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.161555                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          455                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2          375                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.888672                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses           42295                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses          42295                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst        20050                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total         20050                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst        20050                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total          20050                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst        20050                       # number of overall hits
system.cpu09.icache.overall_hits::total         20050                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst          771                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total          771                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst          771                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total          771                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst          771                       # number of overall misses
system.cpu09.icache.overall_misses::total          771                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst     37713859                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total     37713859                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst     37713859                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total     37713859                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst     37713859                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total     37713859                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst        20821                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total        20821                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst        20821                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total        20821                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst        20821                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total        20821                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.037030                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.037030                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.037030                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.037030                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.037030                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.037030                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 48915.511025                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 48915.511025                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 48915.511025                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 48915.511025                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 48915.511025                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 48915.511025                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs           12                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks          198                       # number of writebacks
system.cpu09.icache.writebacks::total             198                       # number of writebacks
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst          118                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total          118                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst          118                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total          118                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst          118                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total          118                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst          653                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total          653                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst          653                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total          653                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst          653                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total          653                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst     28560077                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total     28560077                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst     28560077                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total     28560077                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst     28560077                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total     28560077                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.031363                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.031363                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.031363                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.031363                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.031363                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.031363                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 43736.718224                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 43736.718224                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 43736.718224                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 43736.718224                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 43736.718224                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 43736.718224                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                 18156                       # Number of BP lookups
system.cpu10.branchPred.condPredicted           14081                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect            1134                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups              14577                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                  7855                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           53.886259                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                  1692                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu10.branchPred.indirectLookups           127                       # Number of indirect predictor lookups.
system.cpu10.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu10.branchPred.indirectMisses            127                       # Number of indirect misses.
system.cpu10.branchPredindirectMispredicted           32                       # Number of mispredicted indirect branches.
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                      13687                       # DTB read hits
system.cpu10.dtb.read_misses                      390                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                  14077                       # DTB read accesses
system.cpu10.dtb.write_hits                      4819                       # DTB write hits
system.cpu10.dtb.write_misses                      35                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                  4854                       # DTB write accesses
system.cpu10.dtb.data_hits                      18506                       # DTB hits
system.cpu10.dtb.data_misses                      425                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                  18931                       # DTB accesses
system.cpu10.itb.fetch_hits                     15600                       # ITB hits
system.cpu10.itb.fetch_misses                      72                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                 15672                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                          63520                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles            10682                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                       109205                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                     18156                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches             9547                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                       32966                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                  2511                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                114                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu10.fetch.PendingTrapStallCycles         2447                       # Number of stall cycles due to pending traps
system.cpu10.fetch.IcacheWaitRetryStallCycles           41                       # Number of stall cycles due to full MSHR
system.cpu10.fetch.CacheLines                   15600                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                 534                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples            47515                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            2.298327                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           3.062283                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                  26842     56.49%     56.49% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                   1313      2.76%     59.25% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                   1713      3.61%     62.86% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                   2655      5.59%     68.45% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                   3999      8.42%     76.86% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                    657      1.38%     78.25% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                   2301      4.84%     83.09% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                    866      1.82%     84.91% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                   7169     15.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total              47515                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.285831                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      1.719222                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                  12271                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles               17044                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                   15765                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles                1582                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                  843                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved               1796                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                 424                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts                96779                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                1689                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                  843                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                  13290                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles                  7896                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles         6872                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                   16227                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles                2377                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts                93541                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                 333                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents                  619                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents                  862                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.SQFullEvents                  384                       # Number of times rename has blocked due to SQ full
system.cpu10.rename.RenamedOperands             64510                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups              118521                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups         105702                       # Number of integer rename lookups
system.cpu10.rename.fp_rename_lookups           12812                       # Number of floating rename lookups
system.cpu10.rename.CommittedMaps               46966                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                  17544                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts              210                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts          183                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                    5557                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads              14040                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores              5898                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads             656                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores            401                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                    81528                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded               263                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                   78040                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued             314                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined         19337                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined         8792                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved           93                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples        47515                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       1.642429                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      2.307782                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0             26839     56.49%     56.49% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1              3109      6.54%     63.03% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2              4280      9.01%     72.04% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3              3015      6.35%     78.38% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4              2283      4.80%     83.19% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5              2426      5.11%     88.29% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6              3627      7.63%     95.93% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7              1186      2.50%     98.42% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8               750      1.58%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total         47515                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                  1107     45.72%     45.72% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0      0.00%     45.72% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%     45.72% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                  94      3.88%     49.61% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%     49.61% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%     49.61% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                339     14.00%     63.61% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%     63.61% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     63.61% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     63.61% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     63.61% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%     63.61% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     63.61% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     63.61% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     63.61% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     63.61% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     63.61% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     63.61% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     63.61% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     63.61% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     63.61% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     63.61% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     63.61% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     63.61% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     63.61% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     63.61% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%     63.61% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     63.61% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     63.61% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                  621     25.65%     89.26% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                 260     10.74%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu               53489     68.54%     68.55% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult                189      0.24%     68.79% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     68.79% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd              2928      3.75%     72.54% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     72.54% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     72.54% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult             1928      2.47%     75.01% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     75.01% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     75.01% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     75.01% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     75.01% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     75.01% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     75.01% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     75.01% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     75.01% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     75.01% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     75.01% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     75.01% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.01% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     75.01% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.01% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.01% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.01% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.01% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.01% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.01% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     75.01% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.01% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.01% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead              14455     18.52%     93.53% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite              5047      6.47%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total                78040                       # Type of FU issued
system.cpu10.iq.rate                         1.228589                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                      2421                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.031023                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads           182273                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes           87556                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses        64380                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads             24057                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes            13604                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses        10401                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses                68059                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                 12398                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads            411                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads         3321                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation           35                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores         1856                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked         1018                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                  843                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                  2757                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles                1467                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts             89282                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts             275                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts               14040                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts               5898                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts              163                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                   17                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                1440                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents           35                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect          209                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect          646                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts                855                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts               76762                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts               14077                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts            1278                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                        7491                       # number of nop insts executed
system.cpu10.iew.exec_refs                      18931                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                  14267                       # Number of branches executed
system.cpu10.iew.exec_stores                     4854                       # Number of stores executed
system.cpu10.iew.exec_rate                   1.208470                       # Inst execution rate
system.cpu10.iew.wb_sent                        75488                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                       74781                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                   43492                       # num instructions producing a value
system.cpu10.iew.wb_consumers                   55943                       # num instructions consuming a value
system.cpu10.iew.wb_rate                     1.177283                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.777434                       # average fanout of values written-back
system.cpu10.commit.commitSquashedInsts         19613                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls           170                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts             722                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples        44484                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     1.536845                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     2.664622                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0        29190     65.62%     65.62% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1         3180      7.15%     72.77% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2         2414      5.43%     78.19% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3         1055      2.37%     80.57% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4         1184      2.66%     83.23% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5         1624      3.65%     86.88% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6          431      0.97%     87.85% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7         1498      3.37%     91.21% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8         3908      8.79%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total        44484                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts              68365                       # Number of instructions committed
system.cpu10.commit.committedOps                68365                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                        14761                       # Number of memory references committed
system.cpu10.commit.loads                       10719                       # Number of loads committed
system.cpu10.commit.membars                        64                       # Number of memory barriers committed
system.cpu10.commit.branches                    11836                       # Number of branches committed
system.cpu10.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                   57706                       # Number of committed integer instructions.
system.cpu10.commit.function_calls                934                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass         5915      8.65%      8.65% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu          42708     62.47%     71.12% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult           115      0.17%     71.29% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     71.29% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd         2878      4.21%     75.50% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     75.50% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     75.50% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult         1920      2.81%     78.31% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     78.31% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     78.31% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     78.31% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     78.31% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     78.31% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     78.31% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     78.31% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     78.31% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     78.31% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     78.31% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     78.31% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     78.31% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     78.31% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     78.31% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     78.31% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     78.31% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     78.31% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     78.31% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     78.31% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     78.31% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.31% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.31% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead         10783     15.77%     94.08% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite         4046      5.92%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total           68365                       # Class of committed instruction
system.cpu10.commit.bw_lim_events                3908                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                     127332                       # The number of ROB reads
system.cpu10.rob.rob_writes                    178968                       # The number of ROB writes
system.cpu10.timesIdled                           230                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                         16005                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                    1001438                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                     62454                       # Number of Instructions Simulated
system.cpu10.committedOps                       62454                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             1.017069                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       1.017069                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             0.983218                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       0.983218                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                  93913                       # number of integer regfile reads
system.cpu10.int_regfile_writes                 48765                       # number of integer regfile writes
system.cpu10.fp_regfile_reads                   11140                       # number of floating regfile reads
system.cpu10.fp_regfile_writes                   8161                       # number of floating regfile writes
system.cpu10.misc_regfile_reads                   290                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                  138                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements             688                       # number of replacements
system.cpu10.dcache.tags.tagsinuse          12.794963                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs             13948                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs             746                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           18.697051                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle      1020470525                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data    12.794963                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.199921                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.199921                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses           66462                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses          66462                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data        10483                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total         10483                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data         3275                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total         3275                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data           61                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total           61                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::cpu10.data           41                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total           41                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::cpu10.data        13758                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total          13758                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data        13758                       # number of overall hits
system.cpu10.dcache.overall_hits::total         13758                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data         1793                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total         1793                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data          706                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total          706                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data           25                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total           25                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data           19                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total           19                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data         2499                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total         2499                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data         2499                       # number of overall misses
system.cpu10.dcache.overall_misses::total         2499                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data    108318981                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total    108318981                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data     85808804                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total     85808804                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data       773053                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total       773053                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data       166896                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total       166896                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::cpu10.data       399855                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::total       399855                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data    194127785                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total    194127785                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data    194127785                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total    194127785                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data        12276                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total        12276                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data         3981                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total         3981                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data           60                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total           60                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data        16257                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total        16257                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data        16257                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total        16257                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.146057                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.146057                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.177342                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.177342                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.290698                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.290698                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data     0.316667                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.316667                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.153718                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.153718                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.153718                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.153718                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 60412.147797                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 60412.147797                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 121542.215297                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 121542.215297                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data 30922.120000                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total 30922.120000                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data         8784                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total         8784                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::cpu10.data          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 77682.186875                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 77682.186875                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 77682.186875                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 77682.186875                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs         2713                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets          112                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs             130                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    20.869231                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          112                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks          412                       # number of writebacks
system.cpu10.dcache.writebacks::total             412                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data         1110                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total         1110                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data          512                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total          512                       # number of WriteReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::cpu10.data            8                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::total            8                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data         1622                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total         1622                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data         1622                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total         1622                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data          683                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total          683                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data          194                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total          194                       # number of WriteReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data           17                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data           19                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total           19                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data          877                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total          877                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data          877                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total          877                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data     34840699                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total     34840699                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data     21238659                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total     21238659                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data       192394                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total       192394                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data       146034                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total       146034                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::cpu10.data       398696                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::total       398696                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data     56079358                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total     56079358                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data     56079358                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total     56079358                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.055637                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.055637                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.048731                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.048731                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.197674                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.197674                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data     0.316667                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.316667                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.053946                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.053946                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.053946                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.053946                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 51011.272328                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 51011.272328                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 109477.623711                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 109477.623711                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data 11317.294118                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11317.294118                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data         7686                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total         7686                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu10.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 63944.535918                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 63944.535918                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 63944.535918                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 63944.535918                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements             428                       # number of replacements
system.cpu10.icache.tags.tagsinuse          81.883520                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs             14516                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             905                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs           16.039779                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst    81.883520                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.159929                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.159929                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          477                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2          397                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.931641                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses           32099                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses          32099                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst        14516                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total         14516                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst        14516                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total          14516                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst        14516                       # number of overall hits
system.cpu10.icache.overall_hits::total         14516                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst         1081                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total         1081                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst         1081                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total         1081                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst         1081                       # number of overall misses
system.cpu10.icache.overall_misses::total         1081                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst     62573245                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total     62573245                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst     62573245                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total     62573245                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst     62573245                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total     62573245                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst        15597                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total        15597                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst        15597                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total        15597                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst        15597                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total        15597                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.069308                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.069308                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.069308                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.069308                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.069308                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.069308                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 57884.592969                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 57884.592969                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 57884.592969                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 57884.592969                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 57884.592969                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 57884.592969                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs           13                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs           13                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks          428                       # number of writebacks
system.cpu10.icache.writebacks::total             428                       # number of writebacks
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst          176                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total          176                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst          176                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total          176                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst          176                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total          176                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst          905                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total          905                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst          905                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total          905                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst          905                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total          905                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst     44239024                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total     44239024                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst     44239024                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total     44239024                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst     44239024                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total     44239024                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.058024                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.058024                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.058024                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.058024                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.058024                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.058024                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 48882.899448                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 48882.899448                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 48882.899448                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 48882.899448                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 48882.899448                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 48882.899448                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                 29929                       # Number of BP lookups
system.cpu11.branchPred.condPredicted           21758                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect            1350                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups              21538                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                 14413                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           66.918934                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                  3672                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu11.branchPred.indirectLookups            86                       # Number of indirect predictor lookups.
system.cpu11.branchPred.indirectHits                8                       # Number of indirect target hits.
system.cpu11.branchPred.indirectMisses             78                       # Number of indirect misses.
system.cpu11.branchPredindirectMispredicted           20                       # Number of mispredicted indirect branches.
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                      25001                       # DTB read hits
system.cpu11.dtb.read_misses                      398                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                  25399                       # DTB read accesses
system.cpu11.dtb.write_hits                      9284                       # DTB write hits
system.cpu11.dtb.write_misses                      32                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                  9316                       # DTB write accesses
system.cpu11.dtb.data_hits                      34285                       # DTB hits
system.cpu11.dtb.data_misses                      430                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                  34715                       # DTB accesses
system.cpu11.itb.fetch_hits                     26224                       # ITB hits
system.cpu11.itb.fetch_misses                      67                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                 26291                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                         132853                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles            10594                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                       179063                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                     29929                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches            18093                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                       58741                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                  2975                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                173                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.NoActiveThreadStallCycles        50261                       # Number of stall cycles due to no active thread to fetch from
system.cpu11.fetch.PendingTrapStallCycles         2231                       # Number of stall cycles due to pending traps
system.cpu11.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu11.fetch.CacheLines                   26224                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                 514                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples           123503                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            1.449868                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           2.620214                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                  88480     71.64%     71.64% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                   2074      1.68%     73.32% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                   3419      2.77%     76.09% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                   4039      3.27%     79.36% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                   8114      6.57%     85.93% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                   1249      1.01%     86.94% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                   3773      3.05%     90.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                   2145      1.74%     91.73% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                  10210      8.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total             123503                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.225279                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      1.347828                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                  12983                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles               30746                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                   25904                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles                2581                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                 1028                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved               3849                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                 472                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts               162225                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                1978                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                 1028                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                  14636                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles                  8775                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles        17679                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                   26709                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles                4415                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts               157472                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                 275                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents                 1161                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents                 2083                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.SQFullEvents                  401                       # Number of times rename has blocked due to SQ full
system.cpu11.rename.RenamedOperands            105807                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups              193164                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups         180359                       # Number of integer rename lookups
system.cpu11.rename.fp_rename_lookups           12799                       # Number of floating rename lookups
system.cpu11.rename.CommittedMaps               81417                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                  24390                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts              585                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts          562                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                    9691                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads              26352                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores             11020                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads            3364                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores           2686                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                   135321                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded              1036                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                  129201                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued             442                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined         27579                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined        13849                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved          240                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples       123503                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       1.046137                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      1.956696                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0             88300     71.50%     71.50% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1              5798      4.69%     76.19% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2              6396      5.18%     81.37% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3              5167      4.18%     85.55% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4              5251      4.25%     89.81% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5              4750      3.85%     93.65% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6              5557      4.50%     98.15% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7              1258      1.02%     99.17% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8              1026      0.83%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total        123503                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                  1177     27.03%     27.03% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0      0.00%     27.03% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%     27.03% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                  86      1.98%     29.01% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%     29.01% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%     29.01% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                345      7.92%     36.93% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%     36.93% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     36.93% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     36.93% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     36.93% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%     36.93% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     36.93% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     36.93% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     36.93% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     36.93% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     36.93% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     36.93% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     36.93% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     36.93% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     36.93% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     36.93% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     36.93% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     36.93% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     36.93% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     36.93% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%     36.93% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     36.93% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     36.93% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                 1758     40.38%     77.31% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                 988     22.69%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu               88327     68.36%     68.37% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult                186      0.14%     68.51% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     68.51% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd              2930      2.27%     70.78% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     70.78% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     70.78% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult             1929      1.49%     72.27% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     72.27% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     72.27% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     72.27% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     72.27% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     72.27% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     72.27% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     72.27% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     72.27% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     72.27% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     72.27% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     72.27% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.27% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     72.27% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.27% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.27% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.27% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.27% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.27% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.27% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     72.27% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.27% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.27% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead              26187     20.27%     92.54% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite              9638      7.46%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total               129201                       # Type of FU issued
system.cpu11.iq.rate                         0.972511                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                      4354                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.033699                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads           363230                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes          150496                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses       115178                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads             23471                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes            13484                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses        10403                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses               121477                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                 12074                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads           1045                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads         5005                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation           45                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores         3033                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked          812                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                 1028                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                  4339                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles                1100                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts            151696                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts             284                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts               26352                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts              11020                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts              539                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                   47                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                1033                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents           45                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect          279                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect          769                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts               1048                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts              127536                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts               25399                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts            1665                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                       15339                       # number of nop insts executed
system.cpu11.iew.exec_refs                      34715                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                  24055                       # Number of branches executed
system.cpu11.iew.exec_stores                     9316                       # Number of stores executed
system.cpu11.iew.exec_rate                   0.959978                       # Inst execution rate
system.cpu11.iew.wb_sent                       126441                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                      125581                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                   69702                       # num instructions producing a value
system.cpu11.iew.wb_consumers                   89306                       # num instructions consuming a value
system.cpu11.iew.wb_rate                     0.945263                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.780485                       # average fanout of values written-back
system.cpu11.commit.commitSquashedInsts         28850                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls           796                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts             891                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples        69013                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     1.758219                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     2.752929                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0        40915     59.29%     59.29% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1         6658      9.65%     68.93% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2         3960      5.74%     74.67% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3         2076      3.01%     77.68% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4         2761      4.00%     81.68% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5         2506      3.63%     85.31% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6          811      1.18%     86.49% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7         2514      3.64%     90.13% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8         6812      9.87%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total        69013                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts             121340                       # Number of instructions committed
system.cpu11.commit.committedOps               121340                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                        29334                       # Number of memory references committed
system.cpu11.commit.loads                       21347                       # Number of loads committed
system.cpu11.commit.membars                       379                       # Number of memory barriers committed
system.cpu11.commit.branches                    20860                       # Number of branches committed
system.cpu11.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                  103481                       # Number of committed integer instructions.
system.cpu11.commit.function_calls               2480                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass        12566     10.36%     10.36% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu          74139     61.10%     71.46% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult           115      0.09%     71.55% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     71.55% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd         2878      2.37%     73.92% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     73.92% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     73.92% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult         1920      1.58%     75.51% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     75.51% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     75.51% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     75.51% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     75.51% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     75.51% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     75.51% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     75.51% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     75.51% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     75.51% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     75.51% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     75.51% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     75.51% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     75.51% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     75.51% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     75.51% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     75.51% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     75.51% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     75.51% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     75.51% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     75.51% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.51% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.51% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead         21726     17.91%     93.41% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite         7996      6.59%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total          121340                       # Class of committed instruction
system.cpu11.commit.bw_lim_events                6812                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                     211104                       # The number of ROB reads
system.cpu11.rob.rob_writes                    304600                       # The number of ROB writes
system.cpu11.timesIdled                           178                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                          9350                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                     981124                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                    108778                       # Number of Instructions Simulated
system.cpu11.committedOps                      108778                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             1.221322                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       1.221322                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             0.818785                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       0.818785                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                 162566                       # number of integer regfile reads
system.cpu11.int_regfile_writes                 87332                       # number of integer regfile writes
system.cpu11.fp_regfile_reads                   11139                       # number of floating regfile reads
system.cpu11.fp_regfile_writes                   8165                       # number of floating regfile writes
system.cpu11.misc_regfile_reads                   906                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                  337                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements             875                       # number of replacements
system.cpu11.dcache.tags.tagsinuse          11.793634                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs             28089                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs             935                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           30.041711                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle      1148601452                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data    11.793634                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.184276                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.184276                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses          126278                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses         126278                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data        20704                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total         20704                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data         6977                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total         6977                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data          126                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total          126                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::cpu11.data           96                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total           96                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::cpu11.data        27681                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total          27681                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data        27681                       # number of overall hits
system.cpu11.dcache.overall_hits::total         27681                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data         2363                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total         2363                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data          861                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total          861                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data           57                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total           57                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data           49                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total           49                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data         3224                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total         3224                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data         3224                       # number of overall misses
system.cpu11.dcache.overall_misses::total         3224                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data    140358377                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total    140358377                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data     85989615                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total     85989615                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data      1193770                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total      1193770                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data       483303                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total       483303                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::cpu11.data       613111                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::total       613111                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data    226347992                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total    226347992                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data    226347992                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total    226347992                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data        23067                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total        23067                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data         7838                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total         7838                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data          183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total          183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data          145                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total          145                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data        30905                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total        30905                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data        30905                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total        30905                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.102441                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.102441                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.109849                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.109849                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.311475                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.311475                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data     0.337931                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.337931                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.104320                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.104320                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.104320                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.104320                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 59398.382141                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 59398.382141                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 99871.794425                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 99871.794425                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data 20943.333333                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total 20943.333333                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data  9863.326531                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total  9863.326531                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::cpu11.data          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 70207.193548                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 70207.193548                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 70207.193548                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 70207.193548                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs         2413                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets          110                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs             115                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    20.982609                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          110                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks          443                       # number of writebacks
system.cpu11.dcache.writebacks::total             443                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data         1249                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total         1249                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data          587                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total          587                       # number of WriteReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::cpu11.data           14                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::total           14                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data         1836                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total         1836                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data         1836                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total         1836                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data         1114                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total         1114                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data          274                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total          274                       # number of WriteReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data           43                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total           43                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data           47                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total           47                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data         1388                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total         1388                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data         1388                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total         1388                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data     41173475                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total     41173475                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data     22024461                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total     22024461                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data       496052                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total       496052                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data       438102                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total       438102                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::cpu11.data       603839                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::total       603839                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data     63197936                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total     63197936                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data     63197936                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total     63197936                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.048294                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.048294                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.034958                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.034958                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.234973                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.234973                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data     0.324138                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.324138                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.044912                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.044912                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.044912                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.044912                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 36960.031418                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 36960.031418                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 80381.244526                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 80381.244526                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data 11536.093023                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11536.093023                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data  9321.319149                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total  9321.319149                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu11.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 45531.654179                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 45531.654179                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 45531.654179                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 45531.654179                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements             477                       # number of replacements
system.cpu11.icache.tags.tagsinuse          75.717384                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs             25120                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs             950                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs           26.442105                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst    75.717384                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.147886                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.147886                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          473                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2          392                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.923828                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses           53392                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses          53392                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst        25120                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total         25120                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst        25120                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total          25120                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst        25120                       # number of overall hits
system.cpu11.icache.overall_hits::total         25120                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst         1101                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         1101                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst         1101                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         1101                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst         1101                       # number of overall misses
system.cpu11.icache.overall_misses::total         1101                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst     41460907                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total     41460907                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst     41460907                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total     41460907                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst     41460907                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total     41460907                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst        26221                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total        26221                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst        26221                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total        26221                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst        26221                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total        26221                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.041989                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.041989                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.041989                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.041989                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.041989                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.041989                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 37657.499546                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 37657.499546                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 37657.499546                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 37657.499546                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 37657.499546                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 37657.499546                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs           16                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs           16                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks          477                       # number of writebacks
system.cpu11.icache.writebacks::total             477                       # number of writebacks
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst          151                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total          151                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst          151                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total          151                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst          151                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total          151                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst          950                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total          950                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst          950                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total          950                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst          950                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total          950                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst     31490030                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total     31490030                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst     31490030                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total     31490030                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst     31490030                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total     31490030                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.036231                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.036231                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.036231                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.036231                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.036231                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.036231                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 33147.400000                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 33147.400000                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 33147.400000                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 33147.400000                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 33147.400000                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 33147.400000                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                 43888                       # Number of BP lookups
system.cpu12.branchPred.condPredicted           33212                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect            1600                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups              29580                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                 22812                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           77.119675                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                  4809                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu12.branchPred.indirectLookups           111                       # Number of indirect predictor lookups.
system.cpu12.branchPred.indirectHits               19                       # Number of indirect target hits.
system.cpu12.branchPred.indirectMisses             92                       # Number of indirect misses.
system.cpu12.branchPredindirectMispredicted           22                       # Number of mispredicted indirect branches.
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                      34511                       # DTB read hits
system.cpu12.dtb.read_misses                      412                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                  34923                       # DTB read accesses
system.cpu12.dtb.write_hits                     11145                       # DTB write hits
system.cpu12.dtb.write_misses                      37                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                 11182                       # DTB write accesses
system.cpu12.dtb.data_hits                      45656                       # DTB hits
system.cpu12.dtb.data_misses                      449                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                  46105                       # DTB accesses
system.cpu12.itb.fetch_hits                     40073                       # ITB hits
system.cpu12.itb.fetch_misses                      66                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                 40139                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                          95891                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles            11568                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                       243723                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                     43888                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches            27640                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                       70527                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                  3519                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                116                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu12.fetch.PendingTrapStallCycles         2042                       # Number of stall cycles due to pending traps
system.cpu12.fetch.IcacheWaitRetryStallCycles           58                       # Number of stall cycles due to full MSHR
system.cpu12.fetch.CacheLines                   40073                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                 590                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples            86080                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            2.831355                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           2.931049                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                  36260     42.12%     42.12% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                   2612      3.03%     45.16% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                   3855      4.48%     49.64% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                   8047      9.35%     58.98% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                  12567     14.60%     73.58% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                   1863      2.16%     75.75% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                   7687      8.93%     84.68% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                   1957      2.27%     86.95% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                  11232     13.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total              86080                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.457686                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      2.541667                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                  13939                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles               27988                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                   40283                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles                2673                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                 1187                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved               5106                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                 591                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts               224618                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                2524                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                 1187                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                  15745                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles                  9399                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles        15706                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                   41053                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles                2980                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts               219363                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                 472                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents                  553                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents                  867                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.SQFullEvents                  415                       # Number of times rename has blocked due to SQ full
system.cpu12.rename.RenamedOperands            144046                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups              258874                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups         246075                       # Number of integer rename lookups
system.cpu12.rename.fp_rename_lookups           12793                       # Number of floating rename lookups
system.cpu12.rename.CommittedMaps              117184                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                  26862                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts              554                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts          531                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                    9132                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads              35744                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores             13162                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads            3330                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores           1919                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                   186848                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded               991                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                  180727                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued             482                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined         30264                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined        14418                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved          235                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples        86080                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       2.099524                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      2.328419                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0             36758     42.70%     42.70% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1              6463      7.51%     50.21% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2             10721     12.45%     62.66% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3              9558     11.10%     73.77% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4              5376      6.25%     80.01% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5              5064      5.88%     85.90% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6              9058     10.52%     96.42% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7              1680      1.95%     98.37% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8              1402      1.63%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total         86080                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                  1311     30.26%     30.26% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0      0.00%     30.26% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%     30.26% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                  92      2.12%     32.39% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%     32.39% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%     32.39% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                335      7.73%     40.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%     40.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     40.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     40.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     40.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%     40.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     40.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     40.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     40.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     40.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     40.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     40.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     40.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     40.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     40.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     40.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     40.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     40.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     40.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     40.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%     40.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     40.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                 1520     35.09%     75.21% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                1074     24.79%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu              128274     70.98%     70.98% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult                176      0.10%     71.08% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     71.08% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd              2923      1.62%     72.69% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     72.69% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     72.69% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult             1929      1.07%     73.76% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     73.76% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     73.76% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     73.76% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     73.76% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     73.76% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     73.76% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     73.76% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     73.76% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     73.76% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     73.76% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     73.76% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.76% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     73.76% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.76% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.76% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.76% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.76% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.76% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.76% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     73.76% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.76% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.76% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead              35784     19.80%     93.56% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite             11637      6.44%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total               180727                       # Type of FU issued
system.cpu12.iq.rate                         1.884713                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                      4332                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.023970                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads           428520                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes          204688                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses       166009                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads             23828                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes            13480                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses        10392                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses               172792                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                 12263                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads           1797                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads         5216                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation           67                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores         3824                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked          888                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                 1187                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                  4068                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles                1748                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts            212355                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts             343                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts               35744                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts              13162                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts              503                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                   32                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                1702                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents           67                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect          359                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect          869                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts               1228                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts              178653                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts               34923                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts            2074                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                       24516                       # number of nop insts executed
system.cpu12.iew.exec_refs                      46105                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                  37319                       # Number of branches executed
system.cpu12.iew.exec_stores                    11182                       # Number of stores executed
system.cpu12.iew.exec_rate                   1.863084                       # Inst execution rate
system.cpu12.iew.wb_sent                       177391                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                      176401                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                  101078                       # num instructions producing a value
system.cpu12.iew.wb_consumers                  123215                       # num instructions consuming a value
system.cpu12.iew.wb_rate                     1.839599                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.820338                       # average fanout of values written-back
system.cpu12.commit.commitSquashedInsts         31985                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls           756                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts            1028                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples        81338                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     2.199734                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     2.931844                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0        41156     50.60%     50.60% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1         9749     11.99%     62.58% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2         4540      5.58%     68.17% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3         2146      2.64%     70.80% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4         2769      3.40%     74.21% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5         5879      7.23%     81.44% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6         1006      1.24%     82.67% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7         5596      6.88%     89.55% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8         8497     10.45%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total        81338                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts             178922                       # Number of instructions committed
system.cpu12.commit.committedOps               178922                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                        39866                       # Number of memory references committed
system.cpu12.commit.loads                       30528                       # Number of loads committed
system.cpu12.commit.membars                       371                       # Number of memory barriers committed
system.cpu12.commit.branches                    33738                       # Number of branches committed
system.cpu12.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                  152393                       # Number of committed integer instructions.
system.cpu12.commit.function_calls               3431                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass        21351     11.93%     11.93% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu         112407     62.82%     74.76% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult           115      0.06%     74.82% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     74.82% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd         2878      1.61%     76.43% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     76.43% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     76.43% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult         1920      1.07%     77.50% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     77.50% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     77.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     77.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     77.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     77.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     77.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     77.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     77.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     77.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     77.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     77.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     77.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     77.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     77.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     77.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     77.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     77.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     77.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     77.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     77.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.50% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead         30899     17.27%     94.77% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite         9352      5.23%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total          178922                       # Class of committed instruction
system.cpu12.commit.bw_lim_events                8497                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                     282448                       # The number of ROB reads
system.cpu12.rob.rob_writes                    426547                       # The number of ROB writes
system.cpu12.timesIdled                           158                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                          9811                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                     968135                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                    157575                       # Number of Instructions Simulated
system.cpu12.committedOps                      157575                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             0.608542                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       0.608542                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             1.643272                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       1.643272                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                 225530                       # number of integer regfile reads
system.cpu12.int_regfile_writes                124259                       # number of integer regfile writes
system.cpu12.fp_regfile_reads                   11118                       # number of floating regfile reads
system.cpu12.fp_regfile_writes                   8145                       # number of floating regfile writes
system.cpu12.misc_regfile_reads                  1058                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                  549                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements            1180                       # number of replacements
system.cpu12.dcache.tags.tagsinuse          10.847902                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs             37662                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs            1239                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           30.397094                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle      1145765379                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data    10.847902                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.169498                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.169498                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses          166603                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses         166603                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data        28925                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total         28925                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data         8100                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total         8100                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data          218                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total          218                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::cpu12.data          174                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total          174                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::cpu12.data        37025                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total          37025                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data        37025                       # number of overall hits
system.cpu12.dcache.overall_hits::total         37025                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data         2704                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total         2704                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data          985                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total          985                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data           77                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total           77                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data           75                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total           75                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data         3689                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total         3689                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data         3689                       # number of overall misses
system.cpu12.dcache.overall_misses::total         3689                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data    108466174                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total    108466174                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data     90568825                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total     90568825                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data      1125389                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total      1125389                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data       791597                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total       791597                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::cpu12.data       156465                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::total       156465                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data    199034999                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total    199034999                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data    199034999                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total    199034999                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data        31629                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total        31629                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data         9085                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total         9085                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data          295                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total          295                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data          249                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total          249                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data        40714                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total        40714                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data        40714                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total        40714                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.085491                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.085491                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.108420                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.108420                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.261017                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.261017                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data     0.301205                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.301205                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.090608                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.090608                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.090608                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.090608                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 40113.230030                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 40113.230030                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 91948.045685                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 91948.045685                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data 14615.441558                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total 14615.441558                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data 10554.626667                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total 10554.626667                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::cpu12.data          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 53953.645703                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 53953.645703                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 53953.645703                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 53953.645703                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs         2371                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets          238                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs             117                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    20.264957                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          119                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks          678                       # number of writebacks
system.cpu12.dcache.writebacks::total             678                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data         1406                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total         1406                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data          679                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total          679                       # number of WriteReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::cpu12.data           16                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::total           16                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data         2085                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total         2085                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data         2085                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total         2085                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data         1298                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total         1298                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data          306                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total          306                       # number of WriteReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data           61                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total           61                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data           74                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total           74                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data         1604                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total         1604                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data         1604                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total         1604                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data     37689521                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total     37689521                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data     22309577                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total     22309577                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data       591090                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total       591090                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data       711626                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total       711626                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::cpu12.data       150670                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::total       150670                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data     59999098                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total     59999098                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data     59999098                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total     59999098                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.041038                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.041038                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.033682                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.033682                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.206780                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.206780                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data     0.297189                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.297189                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.039397                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.039397                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.039397                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.039397                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 29036.610940                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 29036.610940                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 72907.114379                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 72907.114379                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data         9690                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9690                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data  9616.567568                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total  9616.567568                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu12.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 37405.921446                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 37405.921446                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 37405.921446                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 37405.921446                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements             645                       # number of replacements
system.cpu12.icache.tags.tagsinuse          72.470656                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs             38738                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs            1130                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs           34.281416                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst    72.470656                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.141544                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.141544                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          485                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1          253                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2          232                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.947266                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses           81268                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses          81268                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst        38738                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total         38738                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst        38738                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total          38738                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst        38738                       # number of overall hits
system.cpu12.icache.overall_hits::total         38738                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst         1331                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total         1331                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst         1331                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total         1331                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst         1331                       # number of overall misses
system.cpu12.icache.overall_misses::total         1331                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst     47428598                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total     47428598                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst     47428598                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total     47428598                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst     47428598                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total     47428598                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst        40069                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total        40069                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst        40069                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total        40069                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst        40069                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total        40069                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.033218                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.033218                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.033218                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.033218                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.033218                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.033218                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 35633.807663                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 35633.807663                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 35633.807663                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 35633.807663                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 35633.807663                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 35633.807663                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs           15                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs           15                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks          645                       # number of writebacks
system.cpu12.icache.writebacks::total             645                       # number of writebacks
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst          201                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total          201                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst          201                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total          201                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst          201                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total          201                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst         1130                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total         1130                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst         1130                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total         1130                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst         1130                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total         1130                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst     34614694                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total     34614694                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst     34614694                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total     34614694                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst     34614694                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total     34614694                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.028201                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.028201                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.028201                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.028201                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.028201                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.028201                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 30632.472566                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 30632.472566                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 30632.472566                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 30632.472566                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 30632.472566                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 30632.472566                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                  7027                       # Number of BP lookups
system.cpu13.branchPred.condPredicted            5582                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect             653                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups               5703                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                  1873                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           32.842364                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                   544                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu13.branchPred.indirectLookups            66                       # Number of indirect predictor lookups.
system.cpu13.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu13.branchPred.indirectMisses             66                       # Number of indirect misses.
system.cpu13.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                       6123                       # DTB read hits
system.cpu13.dtb.read_misses                      297                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                   6420                       # DTB read accesses
system.cpu13.dtb.write_hits                      3174                       # DTB write hits
system.cpu13.dtb.write_misses                      26                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                  3200                       # DTB write accesses
system.cpu13.dtb.data_hits                       9297                       # DTB hits
system.cpu13.dtb.data_misses                      323                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                   9620                       # DTB accesses
system.cpu13.itb.fetch_hits                      6043                       # ITB hits
system.cpu13.itb.fetch_misses                      72                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                  6115                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                          85133                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles             5222                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                        54247                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                      7027                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches             2417                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                       19640                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                  1465                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                355                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.NoActiveThreadStallCycles        48878                       # Number of stall cycles due to no active thread to fetch from
system.cpu13.fetch.PendingTrapStallCycles         2072                       # Number of stall cycles due to pending traps
system.cpu13.fetch.IcacheWaitRetryStallCycles           52                       # Number of stall cycles due to full MSHR
system.cpu13.fetch.CacheLines                    6043                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                 282                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples            76951                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            0.704955                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           2.110887                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                  67908     88.25%     88.25% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                    610      0.79%     89.04% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                    560      0.73%     89.77% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                    755      0.98%     90.75% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                   1122      1.46%     92.21% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                    317      0.41%     92.62% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                    468      0.61%     93.23% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                    317      0.41%     93.64% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                   4894      6.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total              76951                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.082541                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      0.637203                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                   7516                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles               13087                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                    5814                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles                1151                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                  505                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved                589                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                 234                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts                46323                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                 922                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                  505                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                   8157                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles                  6608                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles         4474                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                    6260                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles                2069                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts                44515                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                 320                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents                  735                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents                 1034                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.SQFullEvents                   75                       # Number of times rename has blocked due to SQ full
system.cpu13.rename.RenamedOperands             33056                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups               63758                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups          51039                       # Number of integer rename lookups
system.cpu13.rename.fp_rename_lookups           12715                       # Number of floating rename lookups
system.cpu13.rename.CommittedMaps               22153                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                  10903                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts               99                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts           82                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                    4350                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads               6123                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores              3842                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads             255                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores            285                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                    40368                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded               100                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                   38318                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued             224                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined         11681                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined         5758                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved           26                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples        76951                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       0.497953                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      1.533611                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0             67361     87.54%     87.54% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1              1787      2.32%     89.86% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2              1365      1.77%     91.63% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3              1050      1.36%     93.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4              1352      1.76%     94.76% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5               916      1.19%     95.95% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6              1805      2.35%     98.29% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7               687      0.89%     99.18% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8               628      0.82%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total         76951                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                   949     49.30%     49.30% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0      0.00%     49.30% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%     49.30% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                  77      4.00%     53.30% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%     53.30% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%     53.30% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                370     19.22%     72.52% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%     72.52% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     72.52% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     72.52% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     72.52% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%     72.52% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     72.52% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     72.52% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     72.52% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     72.52% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     72.52% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     72.52% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     72.52% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     72.52% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     72.52% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     72.52% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     72.52% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     72.52% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     72.52% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     72.52% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%     72.52% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.52% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     72.52% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                  422     21.92%     94.44% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                 107      5.56%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu               23349     60.93%     60.95% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult                198      0.52%     61.46% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     61.46% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd              2912      7.60%     69.06% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     69.06% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     69.06% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult             1929      5.03%     74.10% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     74.10% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     74.10% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     74.10% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     74.10% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     74.10% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     74.10% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     74.10% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     74.10% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     74.10% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     74.10% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     74.10% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.10% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     74.10% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.10% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.10% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.10% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.10% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.10% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.10% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     74.10% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.10% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.10% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead               6629     17.30%     91.40% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite              3297      8.60%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total                38318                       # Type of FU issued
system.cpu13.iq.rate                         0.450096                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                      1925                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.050237                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads           131861                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes           38848                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses        25643                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads             23875                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes            13320                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses        10372                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses                27942                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                 12297                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads            209                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads         1691                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation           20                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores         1032                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked          890                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                  505                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                  1694                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles                1566                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts             41817                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts             181                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts                6123                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts               3842                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts               79                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                   13                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                1547                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents           20                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect          111                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect          400                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts                511                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts               37520                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts                6420                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts             798                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                        1349                       # number of nop insts executed
system.cpu13.iew.exec_refs                       9620                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                   4866                       # Number of branches executed
system.cpu13.iew.exec_stores                     3200                       # Number of stores executed
system.cpu13.iew.exec_rate                   0.440722                       # Inst execution rate
system.cpu13.iew.wb_sent                        36541                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                       36015                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                   21274                       # num instructions producing a value
system.cpu13.iew.wb_consumers                   30166                       # num instructions consuming a value
system.cpu13.iew.wb_rate                     0.423044                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.705231                       # average fanout of values written-back
system.cpu13.commit.commitSquashedInsts         11976                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls            74                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts             426                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples        26243                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     1.128415                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     2.438804                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0        20038     76.36%     76.36% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1          871      3.32%     79.67% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2         1131      4.31%     83.98% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3          638      2.43%     86.42% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4          627      2.39%     88.80% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5          260      0.99%     89.80% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6          213      0.81%     90.61% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7          240      0.91%     91.52% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8         2225      8.48%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total        26243                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts              29613                       # Number of instructions committed
system.cpu13.commit.committedOps                29613                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                         7242                       # Number of memory references committed
system.cpu13.commit.loads                        4432                       # Number of loads committed
system.cpu13.commit.membars                        16                       # Number of memory barriers committed
system.cpu13.commit.branches                     3512                       # Number of branches committed
system.cpu13.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                   24138                       # Number of committed integer instructions.
system.cpu13.commit.function_calls                218                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass          830      2.80%      2.80% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu          16614     56.10%     58.91% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult           113      0.38%     59.29% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     59.29% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd         2878      9.72%     69.01% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     69.01% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     69.01% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult         1920      6.48%     75.49% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     75.49% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     75.49% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     75.49% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     75.49% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     75.49% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     75.49% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     75.49% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     75.49% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     75.49% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     75.49% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     75.49% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     75.49% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     75.49% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     75.49% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     75.49% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     75.49% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     75.49% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     75.49% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     75.49% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     75.49% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.49% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.49% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead          4448     15.02%     90.51% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite         2810      9.49%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total           29613                       # Class of committed instruction
system.cpu13.commit.bw_lim_events                2225                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                      64775                       # The number of ROB reads
system.cpu13.rob.rob_writes                     84992                       # The number of ROB writes
system.cpu13.timesIdled                           151                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                          8182                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                    1028845                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                     28787                       # Number of Instructions Simulated
system.cpu13.committedOps                       28787                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             2.957342                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       2.957342                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             0.338141                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       0.338141                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                  43986                       # number of integer regfile reads
system.cpu13.int_regfile_writes                 19976                       # number of integer regfile writes
system.cpu13.fp_regfile_reads                   11110                       # number of floating regfile reads
system.cpu13.fp_regfile_writes                   8140                       # number of floating regfile writes
system.cpu13.misc_regfile_reads                    89                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                   44                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements             393                       # number of replacements
system.cpu13.dcache.tags.tagsinuse           9.808491                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs              6162                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs             451                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           13.662971                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle      1129461726                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data     9.808491                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.153258                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.153258                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses           32206                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses          32206                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data         3865                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total          3865                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data         2285                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total         2285                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data           21                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total           21                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::cpu13.data           12                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total           12                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::cpu13.data         6150                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total           6150                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data         6150                       # number of overall hits
system.cpu13.dcache.overall_hits::total          6150                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data         1230                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total         1230                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data          505                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total          505                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data            4                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data            8                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            8                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data         1735                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total         1735                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data         1735                       # number of overall misses
system.cpu13.dcache.overall_misses::total         1735                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data    107207500                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total    107207500                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data     74174771                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total     74174771                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data       256139                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total       256139                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data       254980                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total       254980                       # number of StoreCondReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data    181382271                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total    181382271                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data    181382271                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total    181382271                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data         5095                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total         5095                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data         2790                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total         2790                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data         7885                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total         7885                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data         7885                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total         7885                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.241413                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.241413                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.181004                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.181004                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.160000                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.160000                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data     0.400000                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.400000                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.220038                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.220038                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.220038                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.220038                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 87160.569106                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 87160.569106                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 146880.734653                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 146880.734653                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data 64034.750000                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total 64034.750000                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data 31872.500000                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total 31872.500000                       # average StoreCondReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 104543.095677                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 104543.095677                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 104543.095677                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 104543.095677                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs         2859                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs             119                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    24.025210                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks          194                       # number of writebacks
system.cpu13.dcache.writebacks::total             194                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data          851                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total          851                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data          385                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total          385                       # number of WriteReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::cpu13.data            2                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data         1236                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total         1236                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data         1236                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total         1236                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data          379                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total          379                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data          120                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total          120                       # number of WriteReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data            2                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data            8                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total            8                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data          499                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total          499                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data          499                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total          499                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data     30225561                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total     30225561                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data     18445468                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total     18445468                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data         9272                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total         9272                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data       245708                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total       245708                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data     48671029                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total     48671029                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data     48671029                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total     48671029                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.074387                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.074387                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.043011                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.043011                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.080000                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.080000                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data     0.400000                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.063285                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.063285                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.063285                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.063285                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 79750.820580                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 79750.820580                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 153712.233333                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 153712.233333                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data         4636                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4636                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data 30713.500000                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total 30713.500000                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 97537.132265                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 97537.132265                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 97537.132265                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 97537.132265                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements              77                       # number of replacements
system.cpu13.icache.tags.tagsinuse          57.216668                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs              5491                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs             467                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs           11.758030                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst    57.216668                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.111751                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.111751                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          390                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2          313                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.761719                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses           12543                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses          12543                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst         5491                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total          5491                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst         5491                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total           5491                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst         5491                       # number of overall hits
system.cpu13.icache.overall_hits::total          5491                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst          547                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total          547                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst          547                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total          547                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst          547                       # number of overall misses
system.cpu13.icache.overall_misses::total          547                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst     28568191                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total     28568191                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst     28568191                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total     28568191                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst     28568191                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total     28568191                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst         6038                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total         6038                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst         6038                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total         6038                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst         6038                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total         6038                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.090593                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.090593                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.090593                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.090593                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.090593                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.090593                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 52227.040219                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 52227.040219                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 52227.040219                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 52227.040219                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 52227.040219                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 52227.040219                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs           15                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs           15                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks           77                       # number of writebacks
system.cpu13.icache.writebacks::total              77                       # number of writebacks
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst           80                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total           80                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst           80                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total           80                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst           80                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total           80                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst          467                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total          467                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst          467                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total          467                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst          467                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total          467                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst     21078733                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total     21078733                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst     21078733                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total     21078733                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst     21078733                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total     21078733                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.077343                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.077343                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.077343                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.077343                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.077343                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.077343                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 45136.473233                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 45136.473233                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 45136.473233                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 45136.473233                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 45136.473233                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 45136.473233                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                  6963                       # Number of BP lookups
system.cpu14.branchPred.condPredicted            5543                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect             616                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups               5627                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                  1867                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           33.179314                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                   542                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu14.branchPred.indirectLookups            66                       # Number of indirect predictor lookups.
system.cpu14.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu14.branchPred.indirectMisses             66                       # Number of indirect misses.
system.cpu14.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                       6106                       # DTB read hits
system.cpu14.dtb.read_misses                      287                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                   6393                       # DTB read accesses
system.cpu14.dtb.write_hits                      3150                       # DTB write hits
system.cpu14.dtb.write_misses                      25                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                  3175                       # DTB write accesses
system.cpu14.dtb.data_hits                       9256                       # DTB hits
system.cpu14.dtb.data_misses                      312                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                   9568                       # DTB accesses
system.cpu14.itb.fetch_hits                      5989                       # ITB hits
system.cpu14.itb.fetch_misses                      71                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                  6060                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                          85084                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles             4761                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                        53766                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                      6963                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches             2409                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                       20398                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                  1389                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                 32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.NoActiveThreadStallCycles        49659                       # Number of stall cycles due to no active thread to fetch from
system.cpu14.fetch.PendingTrapStallCycles         2134                       # Number of stall cycles due to pending traps
system.cpu14.fetch.CacheLines                    5989                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                 262                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples            77678                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            0.692165                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           2.093010                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                  68703     88.45%     88.45% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                    615      0.79%     89.24% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                    557      0.72%     89.95% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                    739      0.95%     90.91% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                   1125      1.45%     92.35% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                    300      0.39%     92.74% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                    492      0.63%     93.37% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                    308      0.40%     93.77% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                   4839      6.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total              77678                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.081837                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      0.631917                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                   6852                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles               13777                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                    5757                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles                1154                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                  479                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved                579                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                 219                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts                46164                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                 875                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                  479                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                   7489                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles                  6374                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles         5390                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                    6200                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles                2087                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts                44396                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                 348                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents                  562                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents                 1000                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.SQFullEvents                   53                       # Number of times rename has blocked due to SQ full
system.cpu14.rename.RenamedOperands             32980                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups               63603                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups          51002                       # Number of integer rename lookups
system.cpu14.rename.fp_rename_lookups           12597                       # Number of floating rename lookups
system.cpu14.rename.CommittedMaps               22086                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                  10894                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts               96                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts           82                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                    4275                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads               6089                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores              3828                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads             265                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores            308                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                    40232                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded                99                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                   38223                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued             244                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined         11644                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined         5687                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples        77678                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       0.492070                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      1.527889                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0             68136     87.72%     87.72% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1              1763      2.27%     89.99% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2              1384      1.78%     91.77% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3              1040      1.34%     93.11% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4              1309      1.69%     94.79% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5               921      1.19%     95.98% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6              1774      2.28%     98.26% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7               721      0.93%     99.19% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8               630      0.81%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total         77678                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                   935     48.95%     48.95% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0      0.00%     48.95% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%     48.95% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                  75      3.93%     52.88% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%     52.88% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%     52.88% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                368     19.27%     72.15% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%     72.15% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     72.15% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     72.15% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     72.15% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%     72.15% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     72.15% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     72.15% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     72.15% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     72.15% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     72.15% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     72.15% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     72.15% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     72.15% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     72.15% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     72.15% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     72.15% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     72.15% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     72.15% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     72.15% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%     72.15% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.15% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     72.15% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                  426     22.30%     94.45% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                 106      5.55%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu               23288     60.93%     60.94% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult                198      0.52%     61.46% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     61.46% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd              2919      7.64%     69.09% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     69.09% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     69.09% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult             1928      5.04%     74.14% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     74.14% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     74.14% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     74.14% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     74.14% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     74.14% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     74.14% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     74.14% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     74.14% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     74.14% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     74.14% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     74.14% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.14% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     74.14% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.14% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.14% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.14% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.14% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.14% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.14% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     74.14% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.14% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.14% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead               6614     17.30%     91.44% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite              3272      8.56%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total                38223                       # Type of FU issued
system.cpu14.iq.rate                         0.449238                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                      1910                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.049970                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads           132383                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes           38785                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses        25539                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads             23895                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes            13210                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses        10355                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses                27820                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                 12309                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads            211                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads         1676                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores         1038                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked          911                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                  479                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                  1769                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles                1175                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts             41651                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts             163                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts                6089                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts               3828                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts               79                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                   23                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                1147                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect          104                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect          373                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts                477                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts               37404                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts                6393                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts             819                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                        1320                       # number of nop insts executed
system.cpu14.iew.exec_refs                       9568                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                   4845                       # Number of branches executed
system.cpu14.iew.exec_stores                     3175                       # Number of stores executed
system.cpu14.iew.exec_rate                   0.439613                       # Inst execution rate
system.cpu14.iew.wb_sent                        36405                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                       35894                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                   21228                       # num instructions producing a value
system.cpu14.iew.wb_consumers                   30114                       # num instructions consuming a value
system.cpu14.iew.wb_rate                     0.421865                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.704921                       # average fanout of values written-back
system.cpu14.commit.commitSquashedInsts         11747                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls            77                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts             401                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples        26231                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     1.124776                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     2.443495                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0        20077     76.54%     76.54% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1          894      3.41%     79.95% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2         1089      4.15%     84.10% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3          630      2.40%     86.50% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4          597      2.28%     88.78% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5          243      0.93%     89.70% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6          210      0.80%     90.50% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7          249      0.95%     91.45% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8         2242      8.55%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total        26231                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts              29504                       # Number of instructions committed
system.cpu14.commit.committedOps                29504                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                         7203                       # Number of memory references committed
system.cpu14.commit.loads                        4413                       # Number of loads committed
system.cpu14.commit.membars                        17                       # Number of memory barriers committed
system.cpu14.commit.branches                     3498                       # Number of branches committed
system.cpu14.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                   24041                       # Number of committed integer instructions.
system.cpu14.commit.function_calls                216                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass          821      2.78%      2.78% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu          16552     56.10%     58.88% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult           113      0.38%     59.27% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     59.27% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd         2878      9.75%     69.02% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     69.02% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     69.02% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult         1920      6.51%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead          4430     15.01%     90.54% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite         2790      9.46%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total           29504                       # Class of committed instruction
system.cpu14.commit.bw_lim_events                2242                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                      64434                       # The number of ROB reads
system.cpu14.rob.rob_writes                     84275                       # The number of ROB writes
system.cpu14.timesIdled                           128                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                          7406                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                    1028893                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                     28687                       # Number of Instructions Simulated
system.cpu14.committedOps                       28687                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             2.965943                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       2.965943                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             0.337161                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       0.337161                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                  43847                       # number of integer regfile reads
system.cpu14.int_regfile_writes                 19922                       # number of integer regfile writes
system.cpu14.fp_regfile_reads                   11100                       # number of floating regfile reads
system.cpu14.fp_regfile_writes                   8122                       # number of floating regfile writes
system.cpu14.misc_regfile_reads                    91                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                   47                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements             393                       # number of replacements
system.cpu14.dcache.tags.tagsinuse           8.808650                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs              6091                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs             451                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           13.505543                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle      1125901278                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data     8.808650                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.137635                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.137635                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses           31923                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses          31923                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data         3760                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total          3760                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data         2278                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total         2278                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data           22                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total           22                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::cpu14.data           13                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total           13                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::cpu14.data         6038                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total           6038                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data         6038                       # number of overall hits
system.cpu14.dcache.overall_hits::total          6038                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data         1284                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total         1284                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data          490                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total          490                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data            5                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data            9                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            9                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data         1774                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total         1774                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data         1774                       # number of overall misses
system.cpu14.dcache.overall_misses::total         1774                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data    112924847                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total    112924847                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data     68903640                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total     68903640                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data       446215                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total       446215                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data       346541                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total       346541                       # number of StoreCondReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data    181828487                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total    181828487                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data    181828487                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total    181828487                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data         5044                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total         5044                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data         2768                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total         2768                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data         7812                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total         7812                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data         7812                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total         7812                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.254560                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.254560                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.177023                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.177023                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.185185                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.185185                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data     0.409091                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.409091                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.227087                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.227087                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.227087                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.227087                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 87947.700156                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 87947.700156                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 140619.673469                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 140619.673469                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data        89243                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total        89243                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data 38504.555556                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total 38504.555556                       # average StoreCondReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 102496.328636                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 102496.328636                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 102496.328636                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 102496.328636                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs         3735                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs             127                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    29.409449                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks          255                       # number of writebacks
system.cpu14.dcache.writebacks::total             255                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data          902                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total          902                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data          381                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total          381                       # number of WriteReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::cpu14.data            3                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data         1283                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total         1283                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data         1283                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total         1283                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data          382                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total          382                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data          109                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total          109                       # number of WriteReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data            2                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data            9                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total            9                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data          491                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total          491                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data          491                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total          491                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data     32972391                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total     32972391                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data     17755866                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total     17755866                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data         9272                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total         9272                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data       336110                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total       336110                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data     50728257                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total     50728257                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data     50728257                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total     50728257                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.075734                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.075734                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.039379                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.039379                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data     0.409091                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.409091                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.062852                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.062852                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.062852                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.062852                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 86315.159686                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 86315.159686                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 162897.853211                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 162897.853211                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data         4636                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4636                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data 37345.555556                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total 37345.555556                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 103316.205703                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 103316.205703                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 103316.205703                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 103316.205703                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements              54                       # number of replacements
system.cpu14.icache.tags.tagsinuse          50.766225                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs              5477                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             434                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs           12.619816                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst    50.766225                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.099153                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.099153                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          380                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2          302                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.742188                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses           12412                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses          12412                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst         5477                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total          5477                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst         5477                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total           5477                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst         5477                       # number of overall hits
system.cpu14.icache.overall_hits::total          5477                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst          512                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total          512                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst          512                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total          512                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst          512                       # number of overall misses
system.cpu14.icache.overall_misses::total          512                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst     24832734                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total     24832734                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst     24832734                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total     24832734                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst     24832734                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total     24832734                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst         5989                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total         5989                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst         5989                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total         5989                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst         5989                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total         5989                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.085490                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.085490                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.085490                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.085490                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.085490                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.085490                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 48501.433594                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 48501.433594                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 48501.433594                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 48501.433594                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 48501.433594                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 48501.433594                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks           54                       # number of writebacks
system.cpu14.icache.writebacks::total              54                       # number of writebacks
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst           78                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total           78                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst           78                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total           78                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst           78                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total           78                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst          434                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total          434                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst          434                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total          434                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst          434                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total          434                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst     18136032                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total     18136032                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst     18136032                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total     18136032                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst     18136032                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total     18136032                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.072466                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.072466                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.072466                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.072466                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.072466                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.072466                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 41788.092166                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 41788.092166                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 41788.092166                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 41788.092166                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 41788.092166                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 41788.092166                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                  9517                       # Number of BP lookups
system.cpu15.branchPred.condPredicted            7515                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect             691                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups               7642                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                  3061                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           40.054959                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                   780                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu15.branchPred.indirectLookups           101                       # Number of indirect predictor lookups.
system.cpu15.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu15.branchPred.indirectMisses            100                       # Number of indirect misses.
system.cpu15.branchPredindirectMispredicted           23                       # Number of mispredicted indirect branches.
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                       6699                       # DTB read hits
system.cpu15.dtb.read_misses                      307                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                   7006                       # DTB read accesses
system.cpu15.dtb.write_hits                      3402                       # DTB write hits
system.cpu15.dtb.write_misses                      31                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                  3433                       # DTB write accesses
system.cpu15.dtb.data_hits                      10101                       # DTB hits
system.cpu15.dtb.data_misses                      338                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                  10439                       # DTB accesses
system.cpu15.itb.fetch_hits                      7248                       # ITB hits
system.cpu15.itb.fetch_misses                      70                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                  7318                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                          87545                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles             5360                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                        65028                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                      9517                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches             3842                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                       21360                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                  1555                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                 76                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.NoActiveThreadStallCycles        50111                       # Number of stall cycles due to no active thread to fetch from
system.cpu15.fetch.PendingTrapStallCycles         2127                       # Number of stall cycles due to pending traps
system.cpu15.fetch.IcacheWaitRetryStallCycles           39                       # Number of stall cycles due to full MSHR
system.cpu15.fetch.CacheLines                    7248                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                 307                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples            79850                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            0.814377                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           2.232945                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                  68739     86.09%     86.09% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                    841      1.05%     87.14% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                    794      0.99%     88.13% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                    842      1.05%     89.19% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                   1582      1.98%     91.17% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                    316      0.40%     91.56% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                    511      0.64%     92.20% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                    701      0.88%     93.08% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                   5524      6.92%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total              79850                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.108710                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      0.742795                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                   7424                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles               12775                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                    7908                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles                1098                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                  534                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved                854                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                 248                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts                57027                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                1034                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                  534                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                   8093                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles                  6377                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles         4814                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                    8289                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles                1632                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts                54901                       # Number of instructions processed by rename
system.cpu15.rename.ROBFullEvents                 272                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.IQFullEvents                  285                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents                  631                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.SQFullEvents                  238                       # Number of times rename has blocked due to SQ full
system.cpu15.rename.RenamedOperands             39985                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups               76793                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups          63988                       # Number of integer rename lookups
system.cpu15.rename.fp_rename_lookups           12800                       # Number of floating rename lookups
system.cpu15.rename.CommittedMaps               27807                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                  12178                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts              121                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts          101                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                    3711                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads               6937                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores              4125                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads             316                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores            361                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                    49388                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded               128                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                   46687                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued             273                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined         13133                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined         6549                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved           44                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples        79850                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       0.584684                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      1.657327                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0             68633     85.95%     85.95% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1              1692      2.12%     88.07% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2              1678      2.10%     90.17% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3              1047      1.31%     91.48% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4              1578      1.98%     93.46% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5              1529      1.91%     95.38% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6              2007      2.51%     97.89% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7               989      1.24%     99.13% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8               697      0.87%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total         79850                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                   964     50.16%     50.16% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    2      0.10%     50.26% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%     50.26% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                  76      3.95%     54.21% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%     54.21% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%     54.21% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                322     16.75%     70.97% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%     70.97% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     70.97% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     70.97% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     70.97% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%     70.97% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     70.97% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     70.97% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     70.97% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     70.97% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     70.97% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     70.97% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     70.97% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     70.97% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     70.97% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     70.97% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     70.97% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     70.97% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     70.97% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     70.97% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%     70.97% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.97% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     70.97% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                  422     21.96%     92.92% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                 136      7.08%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu               30865     66.11%     66.12% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult                183      0.39%     66.51% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     66.51% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd              2934      6.28%     72.80% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     72.80% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     72.80% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult             1929      4.13%     76.93% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     76.93% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     76.93% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     76.93% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     76.93% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     76.93% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     76.93% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     76.93% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     76.93% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     76.93% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     76.93% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     76.93% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     76.93% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     76.93% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     76.93% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     76.93% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     76.93% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     76.93% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     76.93% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.93% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     76.93% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.93% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.93% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead               7235     15.50%     92.42% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite              3537      7.58%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total                46687                       # Type of FU issued
system.cpu15.iq.rate                         0.533291                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                      1922                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.041168                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads           151911                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes           49233                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses        34038                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads             23508                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes            13440                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses        10392                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses                36525                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                 12080                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads            215                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads         1909                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation           26                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores         1186                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked          707                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                  534                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                  1696                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles                1502                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts             51889                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts             154                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts                6937                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts               4125                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts               98                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                    9                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                1485                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents           26                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect          110                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect          424                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts                534                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts               45830                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts                7006                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts             857                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                        2373                       # number of nop insts executed
system.cpu15.iew.exec_refs                      10439                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                   7019                       # Number of branches executed
system.cpu15.iew.exec_stores                     3433                       # Number of stores executed
system.cpu15.iew.exec_rate                   0.523502                       # Inst execution rate
system.cpu15.iew.wb_sent                        44976                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                       44430                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                   26515                       # num instructions producing a value
system.cpu15.iew.wb_consumers                   37054                       # num instructions consuming a value
system.cpu15.iew.wb_rate                     0.507510                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.715577                       # average fanout of values written-back
system.cpu15.commit.commitSquashedInsts         13154                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls            84                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts             448                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples        27761                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     1.374842                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     2.620218                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0        19867     71.56%     71.56% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1          931      3.35%     74.92% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2         1560      5.62%     80.54% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3          614      2.21%     82.75% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4         1014      3.65%     86.40% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5          245      0.88%     87.28% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6          400      1.44%     88.73% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7          447      1.61%     90.34% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8         2683      9.66%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total        27761                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts              38167                       # Number of instructions committed
system.cpu15.commit.committedOps                38167                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                         7967                       # Number of memory references committed
system.cpu15.commit.loads                        5028                       # Number of loads committed
system.cpu15.commit.membars                        21                       # Number of memory barriers committed
system.cpu15.commit.branches                     5532                       # Number of branches committed
system.cpu15.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                   31716                       # Number of committed integer instructions.
system.cpu15.commit.function_calls                423                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass         1788      4.68%      4.68% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu          23480     61.52%     66.20% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult           113      0.30%     66.50% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     66.50% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd         2878      7.54%     74.04% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     74.04% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     74.04% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult         1920      5.03%     79.07% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     79.07% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     79.07% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     79.07% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     79.07% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     79.07% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     79.07% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     79.07% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     79.07% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     79.07% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     79.07% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     79.07% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     79.07% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     79.07% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     79.07% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     79.07% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     79.07% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     79.07% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     79.07% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     79.07% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     79.07% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.07% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.07% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead          5049     13.23%     92.30% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite         2939      7.70%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total           38167                       # Class of committed instruction
system.cpu15.commit.bw_lim_events                2683                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                      75502                       # The number of ROB reads
system.cpu15.rob.rob_writes                    104610                       # The number of ROB writes
system.cpu15.timesIdled                           133                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                          7695                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                    1026432                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                     36383                       # Number of Instructions Simulated
system.cpu15.committedOps                       36383                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             2.406206                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       2.406206                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             0.415592                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       0.415592                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                  55634                       # number of integer regfile reads
system.cpu15.int_regfile_writes                 26230                       # number of integer regfile writes
system.cpu15.fp_regfile_reads                   11129                       # number of floating regfile reads
system.cpu15.fp_regfile_writes                   8154                       # number of floating regfile writes
system.cpu15.misc_regfile_reads                   108                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                   59                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements             393                       # number of replacements
system.cpu15.dcache.tags.tagsinuse           8.272459                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs              7133                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs             453                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           15.746137                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle      1123828986                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data     8.272459                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.129257                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.129257                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses           35666                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses          35666                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data         4630                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total          4630                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data         2404                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total         2404                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data           35                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total           35                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::cpu15.data           13                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total           13                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::cpu15.data         7034                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total           7034                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data         7034                       # number of overall hits
system.cpu15.dcache.overall_hits::total          7034                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data         1186                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total         1186                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data          509                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total          509                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data            6                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data           12                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data         1695                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total         1695                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data         1695                       # number of overall misses
system.cpu15.dcache.overall_misses::total         1695                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data     85169115                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total     85169115                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data     72058449                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total     72058449                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data       522709                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total       522709                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data       155306                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total       155306                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::cpu15.data       216733                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::total       216733                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data    157227564                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total    157227564                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data    157227564                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total    157227564                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data         5816                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total         5816                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data         2913                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total         2913                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data           41                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total           41                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data         8729                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total         8729                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data         8729                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total         8729                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.203920                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.203920                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.174734                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.174734                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.146341                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.146341                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data     0.480000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.480000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.194180                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.194180                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.194180                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.194180                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 71812.069983                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 71812.069983                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 141568.662083                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 141568.662083                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data 87118.166667                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total 87118.166667                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data 12942.166667                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total 12942.166667                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::cpu15.data          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 92759.624779                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 92759.624779                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 92759.624779                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 92759.624779                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs         2506                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets          117                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs              89                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    28.157303                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          117                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks          225                       # number of writebacks
system.cpu15.dcache.writebacks::total             225                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data          803                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total          803                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data          385                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total          385                       # number of WriteReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::cpu15.data            4                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data         1188                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total         1188                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data         1188                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total         1188                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data          383                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total          383                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data          124                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total          124                       # number of WriteReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data            2                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data           12                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total           12                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data          507                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total          507                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data          507                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total          507                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data     26968771                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total     26968771                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data     18066481                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total     18066481                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data         9272                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total         9272                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data       142557                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total       142557                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::cpu15.data       215574                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total       215574                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data     45035252                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total     45035252                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data     45035252                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total     45035252                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.065853                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.065853                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.042568                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.042568                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.048780                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.048780                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data     0.480000                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.480000                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.058082                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.058082                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.058082                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.058082                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 70414.545692                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 70414.545692                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 145697.427419                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 145697.427419                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data         4636                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4636                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data 11879.750000                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total 11879.750000                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu15.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 88826.927022                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 88826.927022                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 88826.927022                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 88826.927022                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements             107                       # number of replacements
system.cpu15.icache.tags.tagsinuse          51.025311                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs              6649                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs             513                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs           12.961014                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst    51.025311                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.099659                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.099659                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          406                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1           73                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2          333                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.792969                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses           15003                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses          15003                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst         6649                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total          6649                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst         6649                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total           6649                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst         6649                       # number of overall hits
system.cpu15.icache.overall_hits::total          6649                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst          596                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total          596                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst          596                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total          596                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst          596                       # number of overall misses
system.cpu15.icache.overall_misses::total          596                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst     30441132                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total     30441132                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst     30441132                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total     30441132                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst     30441132                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total     30441132                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst         7245                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total         7245                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst         7245                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total         7245                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst         7245                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total         7245                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.082264                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.082264                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.082264                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.082264                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.082264                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.082264                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 51075.724832                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 51075.724832                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 51075.724832                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 51075.724832                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 51075.724832                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 51075.724832                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs           34                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs           34                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks          107                       # number of writebacks
system.cpu15.icache.writebacks::total             107                       # number of writebacks
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst           83                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total           83                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst           83                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total           83                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst           83                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total           83                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst          513                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total          513                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst          513                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total          513                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst          513                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total          513                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst     23649392                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total     23649392                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst     23649392                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total     23649392                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst     23649392                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total     23649392                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.070807                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.070807                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.070807                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.070807                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.070807                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.070807                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 46100.179337                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 46100.179337                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 46100.179337                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 46100.179337                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 46100.179337                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 46100.179337                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      1565                       # number of replacements
system.l2.tags.tagsinuse                  4152.331299                       # Cycle average of tags in use
system.l2.tags.total_refs                       51351                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9340                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.497966                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2328.391226                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst     1214.566804                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data      451.945415                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst       61.311288                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.data        6.788715                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        4.849187                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data        5.418281                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        0.687609                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.data        4.633191                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst        1.273579                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data        5.637511                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.inst        1.601011                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.data        4.237055                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst        5.414210                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data        4.783956                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst        1.633170                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.data        5.093799                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.inst        0.762394                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.data        3.720654                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.inst        2.781905                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data        3.412565                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.inst        7.181341                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.data        4.094528                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.inst        1.222827                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.data        4.174629                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.inst        1.518209                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.data        2.729255                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.inst        0.747800                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.data        3.723277                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.inst        0.741654                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.data        3.652868                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst        0.694042                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.data        2.907347                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.142114                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.074131                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.027585                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.003742                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.data       0.000414                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000296                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.000331                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000042                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.data       0.000283                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000078                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.000344                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.inst       0.000098                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.data       0.000259                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000330                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.000292                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000100                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.data       0.000311                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.inst       0.000047                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.data       0.000227                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.inst       0.000170                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.000208                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.inst       0.000438                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.data       0.000250                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.inst       0.000075                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.data       0.000255                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.inst       0.000093                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.data       0.000167                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.inst       0.000046                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.data       0.000227                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.inst       0.000045                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.data       0.000223                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.000042                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.data       0.000177                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.253438                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          7775                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          849                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5038                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1809                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.474548                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2351094                       # Number of tag accesses
system.l2.tags.data_accesses                  2351094                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        16320                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            16320                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         6710                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6710                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu00.data              19                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu01.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu02.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu03.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu04.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu05.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu06.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu07.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu08.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu09.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu10.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu11.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu12.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu13.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu14.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu15.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   94                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu00.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu01.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu02.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu03.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu04.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu05.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu06.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu08.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu09.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu11.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu12.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu14.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 26                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data             1980                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu01.data              100                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu02.data               96                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu03.data              105                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data               92                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu05.data              119                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data               58                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data               76                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data               52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data               68                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data               81                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data               97                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data              114                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data               61                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data               53                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data               54                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3206                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu00.inst          5919                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu01.inst           631                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu02.inst           859                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu03.inst           913                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu04.inst           864                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu05.inst           992                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu06.inst           580                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu07.inst           695                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu08.inst           507                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu09.inst           572                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu10.inst           764                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu11.inst           879                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu12.inst          1057                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu13.inst           430                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu14.inst           407                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu15.inst           467                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              16536                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu00.data         6913                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu01.data          497                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu02.data          554                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu03.data          523                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu04.data          531                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu05.data          655                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu06.data          299                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu07.data          331                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu08.data          248                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu09.data          276                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu10.data          467                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu11.data          533                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu12.data          812                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu13.data          199                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu14.data          261                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu15.data          223                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             13322                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu00.inst                5919                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data                8893                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                 631                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data                 597                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                 859                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data                 650                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                 913                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data                 628                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                 864                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data                 623                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                 992                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data                 774                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                 580                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data                 357                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                 695                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data                 407                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                 507                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data                 300                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                 572                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data                 344                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                 764                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data                 548                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                 879                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data                 630                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                1057                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data                 926                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                 430                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data                 260                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                 407                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data                 314                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                 467                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data                 277                       # number of demand (read+write) hits
system.l2.demand_hits::total                    33064                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst               5919                       # number of overall hits
system.l2.overall_hits::cpu00.data               8893                       # number of overall hits
system.l2.overall_hits::cpu01.inst                631                       # number of overall hits
system.l2.overall_hits::cpu01.data                597                       # number of overall hits
system.l2.overall_hits::cpu02.inst                859                       # number of overall hits
system.l2.overall_hits::cpu02.data                650                       # number of overall hits
system.l2.overall_hits::cpu03.inst                913                       # number of overall hits
system.l2.overall_hits::cpu03.data                628                       # number of overall hits
system.l2.overall_hits::cpu04.inst                864                       # number of overall hits
system.l2.overall_hits::cpu04.data                623                       # number of overall hits
system.l2.overall_hits::cpu05.inst                992                       # number of overall hits
system.l2.overall_hits::cpu05.data                774                       # number of overall hits
system.l2.overall_hits::cpu06.inst                580                       # number of overall hits
system.l2.overall_hits::cpu06.data                357                       # number of overall hits
system.l2.overall_hits::cpu07.inst                695                       # number of overall hits
system.l2.overall_hits::cpu07.data                407                       # number of overall hits
system.l2.overall_hits::cpu08.inst                507                       # number of overall hits
system.l2.overall_hits::cpu08.data                300                       # number of overall hits
system.l2.overall_hits::cpu09.inst                572                       # number of overall hits
system.l2.overall_hits::cpu09.data                344                       # number of overall hits
system.l2.overall_hits::cpu10.inst                764                       # number of overall hits
system.l2.overall_hits::cpu10.data                548                       # number of overall hits
system.l2.overall_hits::cpu11.inst                879                       # number of overall hits
system.l2.overall_hits::cpu11.data                630                       # number of overall hits
system.l2.overall_hits::cpu12.inst               1057                       # number of overall hits
system.l2.overall_hits::cpu12.data                926                       # number of overall hits
system.l2.overall_hits::cpu13.inst                430                       # number of overall hits
system.l2.overall_hits::cpu13.data                260                       # number of overall hits
system.l2.overall_hits::cpu14.inst                407                       # number of overall hits
system.l2.overall_hits::cpu14.data                314                       # number of overall hits
system.l2.overall_hits::cpu15.inst                467                       # number of overall hits
system.l2.overall_hits::cpu15.data                277                       # number of overall hits
system.l2.overall_hits::total                   33064                       # number of overall hits
system.l2.UpgradeReq_misses::cpu00.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu01.data            19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu02.data           120                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu03.data           125                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu04.data            50                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu05.data            39                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu06.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu07.data           214                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu08.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu09.data           129                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu10.data             9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu11.data            48                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu12.data            33                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu13.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu14.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu15.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                797                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu00.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu01.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu02.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu03.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu04.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu05.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu06.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu07.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu09.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu10.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu11.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu12.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu15.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               66                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data           5086                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data             53                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data             59                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data             54                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data             53                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data             52                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data             54                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data             49                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data             46                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data             55                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data             54                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data             53                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data             50                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data             43                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data             41                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data             42                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5844                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu00.inst         1940                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu01.inst          275                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu02.inst          109                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu03.inst           74                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu04.inst           77                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu05.inst           82                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu06.inst          126                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu07.inst           82                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu08.inst           48                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu09.inst           81                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu10.inst          141                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu11.inst           71                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu12.inst           73                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu13.inst           37                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu14.inst           27                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu15.inst           46                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3289                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu00.data          828                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu01.data           54                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu02.data           58                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu03.data           57                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu04.data           57                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu05.data           51                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu06.data           54                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu07.data           57                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu08.data           35                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu09.data           39                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu10.data           47                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu11.data           52                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu12.data           38                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu13.data           39                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu14.data           43                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu15.data           31                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1540                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu00.inst              1940                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data              5914                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst               275                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data               107                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst               109                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data               117                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst                74                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data               111                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst                77                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data               110                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst                82                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data               103                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst               126                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data               108                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst                82                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data               106                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst                48                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data                81                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst                81                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data                94                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst               141                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data               101                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst                71                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data               105                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst                73                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data                88                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst                37                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data                82                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst                27                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data                84                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst                46                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data                73                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10673                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst             1940                       # number of overall misses
system.l2.overall_misses::cpu00.data             5914                       # number of overall misses
system.l2.overall_misses::cpu01.inst              275                       # number of overall misses
system.l2.overall_misses::cpu01.data              107                       # number of overall misses
system.l2.overall_misses::cpu02.inst              109                       # number of overall misses
system.l2.overall_misses::cpu02.data              117                       # number of overall misses
system.l2.overall_misses::cpu03.inst               74                       # number of overall misses
system.l2.overall_misses::cpu03.data              111                       # number of overall misses
system.l2.overall_misses::cpu04.inst               77                       # number of overall misses
system.l2.overall_misses::cpu04.data              110                       # number of overall misses
system.l2.overall_misses::cpu05.inst               82                       # number of overall misses
system.l2.overall_misses::cpu05.data              103                       # number of overall misses
system.l2.overall_misses::cpu06.inst              126                       # number of overall misses
system.l2.overall_misses::cpu06.data              108                       # number of overall misses
system.l2.overall_misses::cpu07.inst               82                       # number of overall misses
system.l2.overall_misses::cpu07.data              106                       # number of overall misses
system.l2.overall_misses::cpu08.inst               48                       # number of overall misses
system.l2.overall_misses::cpu08.data               81                       # number of overall misses
system.l2.overall_misses::cpu09.inst               81                       # number of overall misses
system.l2.overall_misses::cpu09.data               94                       # number of overall misses
system.l2.overall_misses::cpu10.inst              141                       # number of overall misses
system.l2.overall_misses::cpu10.data              101                       # number of overall misses
system.l2.overall_misses::cpu11.inst               71                       # number of overall misses
system.l2.overall_misses::cpu11.data              105                       # number of overall misses
system.l2.overall_misses::cpu12.inst               73                       # number of overall misses
system.l2.overall_misses::cpu12.data               88                       # number of overall misses
system.l2.overall_misses::cpu13.inst               37                       # number of overall misses
system.l2.overall_misses::cpu13.data               82                       # number of overall misses
system.l2.overall_misses::cpu14.inst               27                       # number of overall misses
system.l2.overall_misses::cpu14.data               84                       # number of overall misses
system.l2.overall_misses::cpu15.inst               46                       # number of overall misses
system.l2.overall_misses::cpu15.data               73                       # number of overall misses
system.l2.overall_misses::total                 10673                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu00.data        18544                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu01.data        40565                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu02.data        59109                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu03.data        59109                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu04.data        39406                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu05.data        59109                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu06.data        39406                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu07.data        38247                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu08.data        18544                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu10.data        39406                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu11.data        20862                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu12.data        78812                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu13.data        37088                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu14.data        18544                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu15.data        18544                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       585295                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu01.data        18544                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu02.data        19703                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu03.data        40565                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu04.data        39406                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu05.data        19703                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu09.data        38247                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu12.data        20862                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       197030                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data   1125102727                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data     11360369                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data     12687573                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data     11846139                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data     11364009                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data     11570297                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data     10992334                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data     10510971                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data      9182757                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data     11844980                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data     11625929                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data     11150322                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data     11077009                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data      9380645                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data      9152623                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data      9158418                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1288007102                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu00.inst    427427610                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu01.inst     57933774                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu02.inst     21013829                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu03.inst     13748058                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu04.inst     13522521                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu05.inst     15102929                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu06.inst     24485034                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu07.inst     15390361                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu08.inst      9452804                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu09.inst     15537554                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu10.inst     29243021                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu11.inst     13395722                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu12.inst     14267290                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu13.inst      7208980                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu14.inst      4522418                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu15.inst      8803414                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    691055319                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu00.data    183184586                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu01.data     11674607                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu02.data     12774498                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu03.data     12542698                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu04.data     12541539                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu05.data     10969935                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu06.data     11632882                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu07.data     12396664                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu08.data      7496412                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu09.data      8308871                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu10.data     10143999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu11.data     11419627                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu12.data      8307712                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu13.data      8541830                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu14.data      9499164                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu15.data      6857803                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    338292827                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu00.inst    427427610                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data   1308287313                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst     57933774                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data     23034976                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst     21013829                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data     25462071                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst     13748058                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data     24388837                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst     13522521                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data     23905548                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst     15102929                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data     22540232                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst     24485034                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data     22625216                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst     15390361                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data     22907635                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst      9452804                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data     16679169                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst     15537554                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data     20153851                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst     29243021                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data     21769928                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst     13395722                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data     22569949                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst     14267290                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data     19384721                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst      7208980                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data     17922475                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst      4522418                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data     18651787                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst      8803414                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data     16016221                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2317355248                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst    427427610                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data   1308287313                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst     57933774                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data     23034976                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst     21013829                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data     25462071                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst     13748058                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data     24388837                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst     13522521                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data     23905548                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst     15102929                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data     22540232                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst     24485034                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data     22625216                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst     15390361                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data     22907635                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst      9452804                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data     16679169                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst     15537554                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data     20153851                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst     29243021                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data     21769928                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst     13395722                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data     22569949                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst     14267290                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data     19384721                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst      7208980                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data     17922475                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst      4522418                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data     18651787                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst      8803414                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data     16016221                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2317355248                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        16320                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        16320                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         6710                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6710                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data           20                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu01.data           27                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu02.data          130                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu03.data          130                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu04.data           54                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu05.data           43                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu06.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu07.data          219                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu08.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu09.data          132                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu10.data           15                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu11.data           55                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu12.data           37                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu13.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu14.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu15.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              891                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu00.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu01.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu02.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu03.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu04.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu05.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu06.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu07.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu08.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu09.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu10.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu11.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu12.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu14.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu15.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             92                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data         7066                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data          153                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data          155                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data          159                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data          145                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data          171                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data          112                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data          125                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data           98                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data          123                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data          135                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data          150                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data          164                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data          104                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data           94                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data           96                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9050                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu00.inst         7859                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu01.inst          906                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu02.inst          968                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu03.inst          987                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu04.inst          941                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu05.inst         1074                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu06.inst          706                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu07.inst          777                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu08.inst          555                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu09.inst          653                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu10.inst          905                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu11.inst          950                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu12.inst         1130                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu13.inst          467                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu14.inst          434                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu15.inst          513                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          19825                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu00.data         7741                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu01.data          551                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu02.data          612                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu03.data          580                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu04.data          588                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu05.data          706                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu06.data          353                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu07.data          388                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu08.data          283                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu09.data          315                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu10.data          514                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu11.data          585                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu12.data          850                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu13.data          238                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu14.data          304                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu15.data          254                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         14862                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst            7859                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data           14807                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst             906                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data             704                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst             968                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data             767                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst             987                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data             739                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst             941                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data             733                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst            1074                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data             877                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst             706                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data             465                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst             777                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data             513                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst             555                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data             381                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst             653                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data             438                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst             905                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data             649                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst             950                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data             735                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst            1130                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data            1014                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst             467                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data             342                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst             434                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data             398                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst             513                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data             350                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                43737                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst           7859                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data          14807                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst            906                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data            704                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst            968                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data            767                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst            987                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data            739                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst            941                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data            733                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst           1074                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data            877                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst            706                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data            465                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst            777                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data            513                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst            555                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data            381                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst            653                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data            438                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst            905                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data            649                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst            950                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data            735                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst           1130                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data           1014                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst            467                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data            342                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst            434                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data            398                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst            513                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data            350                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               43737                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu00.data     0.050000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu01.data     0.703704                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu02.data     0.923077                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu03.data     0.961538                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu04.data     0.925926                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu05.data     0.906977                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu06.data     0.428571                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu07.data     0.977169                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu08.data     0.333333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu09.data     0.977273                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu10.data     0.600000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu11.data     0.872727                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu12.data     0.891892                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu13.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu14.data     0.333333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu15.data     0.166667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.894501                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu00.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu01.data     0.600000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu02.data     0.888889                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu03.data     0.769231                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu04.data     0.818182                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu05.data     0.733333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu06.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu07.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu09.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu10.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu11.data     0.857143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu12.data     0.714286                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.717391                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.719785                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.346405                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data     0.380645                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data     0.339623                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.365517                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data     0.304094                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.482143                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.392000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.469388                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.447154                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.400000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.353333                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.304878                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.413462                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.436170                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.437500                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.645746                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu00.inst     0.246851                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu01.inst     0.303532                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu02.inst     0.112603                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu03.inst     0.074975                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu04.inst     0.081828                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu05.inst     0.076350                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu06.inst     0.178470                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu07.inst     0.105534                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu08.inst     0.086486                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu09.inst     0.124043                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu10.inst     0.155801                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu11.inst     0.074737                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu12.inst     0.064602                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu13.inst     0.079229                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu14.inst     0.062212                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu15.inst     0.089669                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.165902                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu00.data     0.106963                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu01.data     0.098004                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu02.data     0.094771                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu03.data     0.098276                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu04.data     0.096939                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu05.data     0.072238                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu06.data     0.152975                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu07.data     0.146907                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu08.data     0.123675                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu09.data     0.123810                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu10.data     0.091440                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu11.data     0.088889                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu12.data     0.044706                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu13.data     0.163866                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu14.data     0.141447                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu15.data     0.122047                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.103620                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.246851                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.399406                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.303532                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.151989                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.112603                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.152542                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.074975                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.150203                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.081828                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.150068                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.076350                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.117446                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.178470                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.232258                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.105534                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.206628                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.086486                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.212598                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.124043                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.214612                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.155801                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.155624                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.074737                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.142857                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.064602                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.086785                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.079229                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.239766                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.062212                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.211055                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.089669                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.208571                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.244027                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.246851                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.399406                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.303532                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.151989                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.112603                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.152542                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.074975                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.150203                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.081828                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.150068                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.076350                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.117446                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.178470                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.232258                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.105534                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.206628                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.086486                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.212598                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.124043                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.214612                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.155801                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.155624                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.074737                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.142857                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.064602                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.086785                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.079229                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.239766                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.062212                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.211055                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.089669                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.208571                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.244027                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu00.data        18544                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu01.data         2135                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu02.data   492.575000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu03.data   472.872000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu04.data   788.120000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu05.data  1515.615385                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu06.data 13135.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu07.data   178.724299                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu08.data  6181.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu10.data  4378.444444                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu11.data   434.625000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu12.data  2388.242424                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu13.data        18544                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu14.data        18544                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu15.data        18544                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   734.372647                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu01.data  6181.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu02.data  2462.875000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu03.data  4056.500000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu04.data  4378.444444                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu05.data  1791.181818                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu09.data        12749                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu12.data  2086.200000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2985.303030                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 221215.636453                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data 214346.584906                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data 215043.610169                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data 219372.944444                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data 214415.264151                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data 222505.711538                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data 203561.740741                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data 214509.612245                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data 199625.152174                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data 215363.272727                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 215294.981481                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data 210383.433962                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data 221540.180000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data 218154.534884                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data 223234.707317                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data 218057.571429                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 220398.203628                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu00.inst 220323.510309                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu01.inst 210668.269091                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu02.inst 192787.422018                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu03.inst 185784.567568                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu04.inst 175617.155844                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu05.inst 184182.060976                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu06.inst 194325.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu07.inst 187687.329268                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu08.inst 196933.416667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu09.inst 191821.654321                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu10.inst 207397.312057                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu11.inst 188672.140845                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu12.inst 195442.328767                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu13.inst 194837.297297                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu14.inst 167496.962963                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu15.inst 191378.565217                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 210111.072971                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu00.data 221237.422705                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu01.data 216196.425926                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu02.data 220249.965517                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu03.data 220047.333333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu04.data       220027                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu05.data 215096.764706                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu06.data 215423.740741                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu07.data 217485.333333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu08.data 214183.200000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu09.data 213047.974359                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu10.data 215829.765957                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu11.data 219608.211538                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu12.data       218624                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu13.data 219021.282051                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu14.data 220910.790698                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu15.data 221219.451613                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 219670.666883                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 220323.510309                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 221218.686676                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst 210668.269091                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 215280.149533                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst 192787.422018                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data 217624.538462                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 185784.567568                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data 219719.252252                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst 175617.155844                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data 217323.163636                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst 184182.060976                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data 218837.203883                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst 194325.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data 209492.740741                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst 187687.329268                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data 216109.764151                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst 196933.416667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data 205915.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst 191821.654321                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data 214402.670213                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst 207397.312057                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data 215543.841584                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst 188672.140845                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data 214951.895238                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst 195442.328767                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data 220280.920455                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst 194837.297297                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 218566.768293                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst 167496.962963                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data 222045.083333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst 191378.565217                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 219400.287671                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 217123.137637                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 220323.510309                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 221218.686676                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst 210668.269091                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 215280.149533                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst 192787.422018                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data 217624.538462                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 185784.567568                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data 219719.252252                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst 175617.155844                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data 217323.163636                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst 184182.060976                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data 218837.203883                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst 194325.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data 209492.740741                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst 187687.329268                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data 216109.764151                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst 196933.416667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data 205915.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst 191821.654321                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data 214402.670213                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst 207397.312057                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data 215543.841584                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst 188672.140845                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data 214951.895238                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst 195442.328767                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data 220280.920455                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst 194837.297297                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 218566.768293                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst 167496.962963                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data 222045.083333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst 191378.565217                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 219400.287671                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 217123.137637                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                182                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets             6218                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         5                       # number of cycles access was blocked
system.l2.blocked::no_targets                      47                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      36.400000                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets   132.297872                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1204                       # number of writebacks
system.l2.writebacks::total                      1204                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::cpu00.inst           27                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu01.inst           72                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu02.inst           77                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu03.inst           68                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu04.inst           66                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu05.inst           65                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu06.inst           77                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu07.inst           65                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu08.inst           39                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu09.inst           56                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu10.inst           74                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu11.inst           56                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu12.inst           56                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu13.inst           30                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu14.inst           19                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu15.inst           36                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           883                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu00.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu01.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu02.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu03.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu04.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu05.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu06.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu07.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu08.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu09.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu10.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu11.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu12.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu13.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu15.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           61                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst             27                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst             72                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst             77                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             68                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst             66                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst             65                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst             77                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst             65                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst             39                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst             56                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst             74                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.data              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst             56                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst             56                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst             30                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst             19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.inst             36                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 944                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst            27                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst            72                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst            77                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            68                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst            66                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst            65                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst            77                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst            65                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst            39                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst            56                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst            74                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.data             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst            56                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst            56                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst            30                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst            19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.inst            36                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                944                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu00.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu01.data           19                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu02.data          120                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu03.data          125                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu04.data           50                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu05.data           39                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu06.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu07.data          214                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu08.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu09.data          129                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu10.data            9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu11.data           48                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu12.data           33                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu13.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu14.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu15.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           797                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu00.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu01.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu02.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu03.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu04.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu05.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu06.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu07.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu09.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu10.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu11.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu12.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu15.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           66                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data         5086                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data           53                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data           59                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data           54                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data           53                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data           52                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data           54                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data           49                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data           46                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data           55                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data           54                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data           53                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data           50                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data           43                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data           41                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data           42                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5844                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu00.inst         1913                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu01.inst          203                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu02.inst           32                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu03.inst            6                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu04.inst           11                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu05.inst           17                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu06.inst           49                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu07.inst           17                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu08.inst            9                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu09.inst           25                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu10.inst           67                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu11.inst           15                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu12.inst           17                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu13.inst            7                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu14.inst            8                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu15.inst           10                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2406                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu00.data          826                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu01.data           51                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu02.data           53                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu03.data           53                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu04.data           53                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu05.data           46                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu06.data           50                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu07.data           52                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu08.data           30                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu09.data           34                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu10.data           40                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu11.data           49                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu12.data           33                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu13.data           36                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu14.data           43                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu15.data           30                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1479                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst         1913                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data         5912                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst          203                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data          104                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst           32                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data          112                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data          107                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data          106                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data           98                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.inst           49                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data          104                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data          101                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.inst            9                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data           76                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.inst           25                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data           89                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.inst           67                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data           94                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data          102                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data           83                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.inst            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data           79                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.inst            8                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data           84                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data           72                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9729                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst         1913                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data         5912                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst          203                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data          104                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst           32                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data          112                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data          107                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data          106                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data           98                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.inst           49                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data          104                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data          101                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.inst            9                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data           76                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.inst           25                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data           89                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.inst           67                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data           94                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data          102                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data           83                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.inst            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data           79                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.inst            8                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data           84                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data           72                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9729                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu00.data        13017                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu01.data       285638                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu02.data      1798069                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu03.data      1861191                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu04.data       751277                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu05.data       584332                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu06.data        43070                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu07.data      3209030                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu08.data        43893                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu09.data      1920790                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu10.data       130231                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu11.data       724604                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu12.data       492871                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu13.data        26378                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu14.data        13803                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu15.data        13001                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     11911195                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu00.data        30534                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu01.data        42655                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu02.data       121500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu03.data       148732                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu04.data       134281                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu05.data       161900                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu06.data        15364                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu07.data        15286                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu09.data        41504                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu10.data        14944                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu11.data        90476                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu12.data       151328                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu15.data        14936                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       983440                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data   1098959655                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data     11084526                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data     12383345                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data     11568231                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data     11092760                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data     11297759                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data     10708307                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data     10257283                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data      8944959                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data     11557932                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data     11347579                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data     10877568                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data     10817817                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data      9154945                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data      8936536                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data      8942833                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1257932035                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu00.inst    412464335                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu01.inst     43762394                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu02.inst      6898789                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu03.inst      1293365                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu04.inst      2368934                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu05.inst      3664837                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu06.inst     10578026                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu07.inst      3670648                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu08.inst      1937712                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu09.inst      5449774                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu10.inst     14487652                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu11.inst      3241543                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu12.inst      3666995                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu13.inst      1515659                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu14.inst      1726581                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu15.inst      2153365                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    518880609                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu00.data    178536486                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu01.data     11001891                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu02.data     11440603                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu03.data     11462258                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu04.data     11431081                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu05.data      9919387                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu06.data     10781443                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu07.data     11246237                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu08.data      6517076                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu09.data      7332767                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu10.data      8633392                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu11.data     10584334                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu12.data      7142006                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu13.data      7779769                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu14.data      9276869                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu15.data      6485608                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    319571207                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst    412464335                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data   1277496141                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst     43762394                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data     22086417                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst      6898789                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data     23823948                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst      1293365                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data     23030489                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst      2368934                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data     22523841                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.inst      3664837                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data     21217146                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.inst     10578026                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data     21489750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.inst      3670648                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data     21503520                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.inst      1937712                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data     15462035                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.inst      5449774                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data     18890699                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.inst     14487652                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data     19980971                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.inst      3241543                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data     21461902                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.inst      3666995                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data     17959823                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.inst      1515659                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data     16934714                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.inst      1726581                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data     18213405                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst      2153365                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data     15428441                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2096383851                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst    412464335                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data   1277496141                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst     43762394                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data     22086417                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst      6898789                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data     23823948                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst      1293365                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data     23030489                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst      2368934                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data     22523841                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.inst      3664837                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data     21217146                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.inst     10578026                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data     21489750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.inst      3670648                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data     21503520                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.inst      1937712                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data     15462035                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.inst      5449774                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data     18890699                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.inst     14487652                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data     19980971                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.inst      3241543                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data     21461902                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.inst      3666995                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data     17959823                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.inst      1515659                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data     16934714                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.inst      1726581                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data     18213405                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst      2153365                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data     15428441                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2096383851                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu00.data     0.050000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu01.data     0.703704                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu02.data     0.923077                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu03.data     0.961538                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu04.data     0.925926                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu05.data     0.906977                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu06.data     0.428571                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu07.data     0.977169                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu08.data     0.333333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu09.data     0.977273                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu10.data     0.600000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu11.data     0.872727                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu12.data     0.891892                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu13.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu14.data     0.333333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu15.data     0.166667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.894501                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu00.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu01.data     0.600000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu02.data     0.888889                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu03.data     0.769231                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu04.data     0.818182                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu05.data     0.733333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu06.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu09.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu10.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu11.data     0.857143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu12.data     0.714286                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu15.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.717391                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.719785                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.346405                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data     0.380645                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data     0.339623                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.365517                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data     0.304094                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.482143                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.392000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.469388                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.447154                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.400000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.353333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.304878                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.413462                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.436170                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.437500                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.645746                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu00.inst     0.243415                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu01.inst     0.224062                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu02.inst     0.033058                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu03.inst     0.006079                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu04.inst     0.011690                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu05.inst     0.015829                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu06.inst     0.069405                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu07.inst     0.021879                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu08.inst     0.016216                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu09.inst     0.038285                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu10.inst     0.074033                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu11.inst     0.015789                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu12.inst     0.015044                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu13.inst     0.014989                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu14.inst     0.018433                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu15.inst     0.019493                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.121362                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu00.data     0.106705                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu01.data     0.092559                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu02.data     0.086601                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu03.data     0.091379                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu04.data     0.090136                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu05.data     0.065156                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu06.data     0.141643                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu07.data     0.134021                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu08.data     0.106007                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu09.data     0.107937                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu10.data     0.077821                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu11.data     0.083761                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu12.data     0.038824                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu13.data     0.151261                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu14.data     0.141447                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu15.data     0.118110                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.099516                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.243415                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.399271                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.224062                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.147727                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.033058                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.146023                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.006079                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.144790                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.011690                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.144611                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.inst     0.015829                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.111745                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.inst     0.069405                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.223656                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.inst     0.021879                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.196881                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.inst     0.016216                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.199475                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.inst     0.038285                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.203196                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.inst     0.074033                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.144838                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.inst     0.015789                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.138776                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.inst     0.015044                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.081854                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.inst     0.014989                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.230994                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.inst     0.018433                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.211055                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.019493                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.205714                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.222443                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.243415                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.399271                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.224062                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.147727                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.033058                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.146023                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.006079                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.144790                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.011690                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.144611                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.inst     0.015829                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.111745                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.inst     0.069405                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.223656                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.inst     0.021879                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.196881                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.inst     0.016216                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.199475                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.inst     0.038285                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.203196                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.inst     0.074033                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.144838                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.inst     0.015789                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.138776                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.inst     0.015044                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.081854                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.inst     0.014989                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.230994                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.inst     0.018433                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.211055                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.019493                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.205714                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.222443                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu00.data        13017                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu01.data 15033.578947                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu02.data 14983.908333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu03.data 14889.528000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu04.data 15025.540000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu05.data 14982.871795                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu06.data 14356.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu07.data 14995.467290                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu08.data        14631                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu09.data 14889.844961                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu10.data 14470.111111                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu11.data 15095.916667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu12.data 14935.484848                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu13.data        13189                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu14.data        13803                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu15.data        13001                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 14945.037641                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu00.data        15267                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu01.data 14218.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu02.data 15187.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu03.data 14873.200000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu04.data 14920.111111                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu05.data 14718.181818                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu06.data        15364                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu07.data        15286                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu09.data 13834.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu10.data        14944                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu11.data 15079.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu12.data 15132.800000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu15.data        14936                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 14900.606061                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 216075.433543                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data       209142                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data 209887.203390                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data 214226.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data 209297.358491                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data 217264.596154                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data 198301.981481                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 209332.306122                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 194455.630435                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data 210144.218182                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 210140.351852                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data 205237.132075                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data 216356.340000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data 212905.697674                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data 217964.292683                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 212924.595238                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 215251.888261                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu00.inst 215611.257188                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu01.inst 215578.295567                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu02.inst 215587.156250                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu03.inst 215560.833333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu04.inst 215357.636364                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu05.inst 215578.647059                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu06.inst 215878.081633                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu07.inst 215920.470588                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu08.inst 215301.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu09.inst 217990.960000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu10.inst 216233.611940                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu11.inst 216102.866667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu12.inst 215705.588235                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu13.inst 216522.714286                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu14.inst 215822.625000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu15.inst 215336.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 215661.100998                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu00.data 216145.866828                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu01.data 215723.352941                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu02.data 215860.433962                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu03.data 216269.018868                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu04.data 215680.773585                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu05.data 215638.847826                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu06.data 215628.860000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu07.data 216273.788462                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu08.data 217235.866667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu09.data 215669.617647                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu10.data 215834.800000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu11.data 216006.816327                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu12.data 216424.424242                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu13.data 216104.694444                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu14.data 215741.139535                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu15.data 216186.933333                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 216072.486139                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 215611.257188                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 216085.274188                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst 215578.295567                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 212369.394231                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst 215587.156250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data 212713.821429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst 215560.833333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data 215238.214953                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst 215357.636364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data 212489.066038                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.inst 215578.647059                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data 216501.489796                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.inst 215878.081633                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data 206632.211538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.inst 215920.470588                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 212906.138614                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.inst 215301.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data 203447.828947                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.inst 217990.960000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data 212255.044944                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.inst 216233.611940                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 212563.521277                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.inst 216102.866667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 210410.803922                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.inst 215705.588235                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data 216383.409639                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.inst 216522.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 214363.468354                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.inst 215822.625000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data 216826.250000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst 215336.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 214283.902778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 215477.834413                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 215611.257188                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 216085.274188                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst 215578.295567                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 212369.394231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst 215587.156250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data 212713.821429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst 215560.833333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data 215238.214953                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst 215357.636364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data 212489.066038                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.inst 215578.647059                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data 216501.489796                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.inst 215878.081633                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data 206632.211538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.inst 215920.470588                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 212906.138614                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.inst 215301.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data 203447.828947                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.inst 217990.960000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data 212255.044944                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.inst 216233.611940                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 212563.521277                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.inst 216102.866667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 210410.803922                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.inst 215705.588235                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data 216383.409639                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.inst 216522.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 214363.468354                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.inst 215822.625000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data 216826.250000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst 215336.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 214283.902778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 215477.834413                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               3885                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1204                       # Transaction distribution
system.membus.trans_dist::CleanEvict              242                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1435                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            447                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5859                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5816                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3885                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        22773                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  22773                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       697920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  697920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1034                       # Total snoops (count)
system.membus.snoop_fanout::samples             15080                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15080    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15080                       # Request fanout histogram
system.membus.reqLayer0.occupancy            24772478                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy           48505000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.8                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        89084                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        32727                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        27028                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            120                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          102                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           18                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             39696                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        17524                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        12511                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            9487                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1501                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           473                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1974                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           46                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           46                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9359                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9359                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         19825                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        19871                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side        23065                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side        44912                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side         2241                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side         2772                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side         2419                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side         3252                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side         2475                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side         3256                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side         2344                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side         3013                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side         2757                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side         3826                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side         1662                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side         1631                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side         1875                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side         2500                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side         1233                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side         1315                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side         1504                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side         1891                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side         2238                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side         2266                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side         2377                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side         3155                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side         2905                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side         3985                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side         1011                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side         1248                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side          922                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side         1298                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side         1133                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side         1271                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                133752                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side       973184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side      1636288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side        85440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side        72512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side        92864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side        79040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side        95232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side        76608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side        89792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side        74048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side       107712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side        90880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side        61184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side        46400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side        70272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side        50752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side        43392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side        38400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side        54464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side        45440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side        85312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side        67904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side        91328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side        75392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side       113600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side       108288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side        34816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side        34304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side        31232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side        41792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side        39680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side        36800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4644352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            7920                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            52684                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            2.104871                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           3.736610                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  30861     58.58%     58.58% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7129     13.53%     72.11% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2216      4.21%     76.32% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1438      2.73%     79.04% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   1272      2.41%     81.46% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   1236      2.35%     83.81% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   1204      2.29%     86.09% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   1125      2.14%     88.23% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   1010      1.92%     90.14% # Request fanout histogram
system.tol2bus.snoop_fanout::9                    903      1.71%     91.86% # Request fanout histogram
system.tol2bus.snoop_fanout::10                   825      1.57%     93.42% # Request fanout histogram
system.tol2bus.snoop_fanout::11                   836      1.59%     95.01% # Request fanout histogram
system.tol2bus.snoop_fanout::12                   763      1.45%     96.46% # Request fanout histogram
system.tol2bus.snoop_fanout::13                   730      1.39%     97.84% # Request fanout histogram
system.tol2bus.snoop_fanout::14                   690      1.31%     99.15% # Request fanout histogram
system.tol2bus.snoop_fanout::15                   444      0.84%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              52684                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          170168102                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          27677217                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          52845959                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3251631                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           3997682                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           3477772                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           4713539                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           3521861                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           4791592                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           3364174                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy           4372792                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          3825506                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy          5704449                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          2573905                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy          2273874                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy          2790576                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy          3510478                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          1986556                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy          1804496                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy          2344781                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy          2555428                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy          3268073                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy          3131403                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer22.occupancy          3378748                       # Layer occupancy (ticks)
system.tol2bus.respLayer22.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer23.occupancy          4937646                       # Layer occupancy (ticks)
system.tol2bus.respLayer23.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy          4011956                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy          5788714                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy          1661670                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy          1749573                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy          1540356                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy          1732546                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy          1834604                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy          1779014                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
