/*
 * serport.c - handle serial port(s)
 *
 * This file exists to centralise the handling of serial port hardware.
 *
 * Copyright (C) 2013-2025 The EmuTOS development team
 *
 * Authors:
 *  RFB    Roger Burrows
 *
 * This file is distributed under the GPL, version 2 or at your
 * option any later version.  See doc/license.txt for details.
 */

#include "emutos.h"
#include "asm.h"
#include "chardev.h"
#include "cookie.h"
#include "delay.h"
#include "machine.h"
#include "has.h"
#include "mfp.h"
#include "scc.h"
#include "duart68681.h"
#include "ns16c2552.h"
#include "serport.h"
#include "string.h"
#include "tosvars.h"
#include "vectors.h"
#include "coldfire.h"
#include "amiga.h"
#include "ikbd.h"

/*
 * defines
 */
#define RS232_BUFSIZE   256     /* like Atari TOS */

#if CONF_WITH_SCC
#define RESET_RECOVERY_DELAY    delay_loop(reset_recovery_loops)
#define RECOVERY_DELAY          delay_loop(recovery_loops)
#endif

/*
 * function prototypes
 */
#if BCONMAP_AVAILABLE
static ULONG rsconf_dummy(WORD baud, WORD ctrl, WORD ucr, WORD rsr, WORD tsr, WORD scr);
static void init_bconmap(void);
#endif

#if CONF_WITH_SCC
static LONG bconstatA(void);
static LONG bconinA(void);
static LONG bcostatA(void);
static LONG bconoutA(WORD,WORD);
static ULONG rsconfA(WORD baud, WORD ctrl, WORD ucr, WORD rsr, WORD tsr, WORD scr);

static LONG bconstatB(void);
static LONG bconinB(void);
static LONG bcostatB(void);
static ULONG rsconfB(WORD baud, WORD ctrl, WORD ucr, WORD rsr, WORD tsr, WORD scr);
#endif  /* CONF_WITH_SCC */

#if CONF_WITH_TT_MFP
static LONG bconstatTT(void);
static LONG bconinTT(void);
static LONG bcostatTT(void);
static LONG bconoutTT(WORD,WORD);
static ULONG rsconfTT(WORD baud, WORD ctrl, WORD ucr, WORD rsr, WORD tsr, WORD scr);
#endif  /* CONF_WITH_TT_MFP */

#if CONF_WITH_DUART
static LONG bconstatDUARTA(void);
static LONG bconinDUARTA(void);
static LONG bcostatDUARTA(void);
static LONG bconoutDUARTA(WORD,WORD);
static ULONG rsconfDUARTA(WORD baud, WORD ctrl, WORD ucr, WORD rsr, WORD tsr, WORD scr);

#if CONF_WITH_DUART_CHANNEL_B
static LONG bconstatDUARTB(void);
static LONG bconinDUARTB(void);
static LONG bcostatDUARTB(void);
static ULONG rsconfDUARTB(WORD baud, WORD ctrl, WORD ucr, WORD rsr, WORD tsr, WORD scr);
#endif /* CONF_WITH_DUART_CHANNEL_B */
#endif /* CONF_WITH_DUART */

#if CONF_WITH_NS16C2552
static LONG bconstatA(void);
static LONG bconinA(void);
static LONG bcostatA(void);
/* bconoutA is public via serport.h */
static ULONG rsconfA(WORD baud, WORD ctrl, WORD ucr, WORD rsr, WORD tsr, WORD scr);

static LONG bconstatB(void);
static LONG bconinB(void);
static LONG bcostatB(void);
static LONG bconoutB(WORD,WORD);
static ULONG rsconfB(WORD baud, WORD ctrl, WORD ucr, WORD rsr, WORD tsr, WORD scr);
#endif /* CONF_WITH_NS16C2552 */

/*
 * global variables
 */

UBYTE duart_imr_val;

ULONG (*rsconfptr)(WORD,WORD,WORD,WORD,WORD,WORD);
EXT_IOREC *rs232iorecptr;

#if BCONMAP_AVAILABLE
BCONMAP bconmap_root;
#endif

/*
 * local variables
 */
static EXT_IOREC iorec1;
static UBYTE ibuf1[RS232_BUFSIZE], obuf1[RS232_BUFSIZE];
static const EXT_IOREC iorec_init = {
    { NULL, RS232_BUFSIZE, 0, 0, RS232_BUFSIZE/4, 3*RS232_BUFSIZE/4 },
    { NULL, RS232_BUFSIZE, 0, 0, RS232_BUFSIZE/4, 3*RS232_BUFSIZE/4 },
    DEFAULT_BAUDRATE, FLOW_CTRL_NONE, 0x88, 0xff, 0xea };

#if BCONMAP_AVAILABLE
#if CONF_WITH_DUART
/* For the DUART, we place the ports at Bconmap devices 10 and 11 */
# define MAPTABLE_SIZE 6
#elif CONF_WITH_NS16C2552
# define MAPTABLE_SIZE 8
#else
# define MAPTABLE_SIZE 4
#endif
static MAPTAB maptable[MAPTABLE_SIZE];

static EXT_IOREC iorec_dummy;
static const MAPTAB maptable_dummy =
    { char_dummy, char_dummy, char_dummy, charout_dummy, rsconf_dummy, &iorec_dummy };
static const MAPTAB maptable_mfp =
    { bconstat1, bconin1, bcostat1, bconout1, rsconf1, &iorec1 };
#endif  /* BCONMAP_AVAILABLE */

#if CONF_WITH_SCC
ULONG recovery_loops;
static EXT_IOREC iorecA, iorecB;
static UBYTE ibufA[RS232_BUFSIZE], obufA[RS232_BUFSIZE];
static UBYTE ibufB[RS232_BUFSIZE], obufB[RS232_BUFSIZE];
static const MAPTAB maptable_port_a =
    { bconstatA, bconinA, bcostatA, bconoutA, rsconfA, &iorecA };
static const MAPTAB maptable_port_b =
    { bconstatB, bconinB, bcostatB, bconoutB, rsconfB, &iorecB };
#endif  /* CONF_WITH_SCC */

#if CONF_WITH_DUART
static EXT_IOREC iorecDUARTA;
static UBYTE ibufDUARTA[RS232_BUFSIZE], obufDUARTA[RS232_BUFSIZE];
static const MAPTAB maptable_duart_port_a =
    { bconstatDUARTA, bconinDUARTA, bcostatDUARTA, bconoutDUARTA, rsconfDUARTA, &iorecDUARTA };

#if CONF_WITH_DUART_CHANNEL_B
static EXT_IOREC iorecDUARTB;
static UBYTE ibufDUARTB[RS232_BUFSIZE], obufDUARTB[RS232_BUFSIZE];
static const MAPTAB maptable_duart_port_b =
    { bconstatDUARTB, bconinDUARTB, bcostatDUARTB, bconoutDUARTB, rsconfDUARTB, &iorecDUARTB };
#endif /* CONF_WITH_DUART_CHANNEL_B */
#endif /* CONF_WITH_DUART */

#if CONF_WITH_TT_MFP
static EXT_IOREC iorecTT;
static UBYTE ibufTT[RS232_BUFSIZE], obufTT[RS232_BUFSIZE];
static const MAPTAB maptable_mfp_tt =
    { bconstatTT, bconinTT, bcostatTT, bconoutTT, rsconfTT, &iorecTT };
#endif  /* CONF_WITH_TT_MFP */

#if CONF_WITH_NS16C2552
/* In an attempt to keep everything related to this particular UART device in one file, these items are brought in as
 * externs from ns16c2552.c */
extern EXT_IOREC iorecA, iorecB;
extern UBYTE ibufA[RS232_BUFSIZE], obufA[RS232_BUFSIZE];
extern UBYTE ibufB[RS232_BUFSIZE], obufB[RS232_BUFSIZE];
static const MAPTAB maptable_port_a =
    { bconstatA, bconinA, bcostatA, bconoutA, rsconfA, &iorecA };
static const MAPTAB maptable_port_b =
    { bconstatB, bconinB, bcostatB, bconoutB, rsconfB, &iorecB };
#endif  /* CONF_WITH_NS16C2552 */

#if CONF_WITH_MFP_RS232
struct mfp_rs232_table {
    UBYTE control;
    UBYTE data;
};

static const struct mfp_rs232_table mfp_rs232_init[] = {
    { /* 19200 */  1, 1 },
    { /*  9600 */  1, 2 },
    { /*  4800 */  1, 4 },
    { /*  3600 */  1, 5 },
    { /*  2400 */  1, 8 },
    { /*  2000 */  1, 10 },
    { /*  1800 */  1, 11 },
    { /*  1200 */  1, 16 },
#if defined(MACHINE_BITSY_V1) || defined(MACHINE_BITSY_V1_SERIAL)
    { /*   600 */  1, 24 }, /* Yields 800*3=2400 baud on BITSY. */
#else
    { /*   600 */  1, 32 },
#endif

    { /*   300 */  1, 64 },
    { /*   200 */  1, 96 },
    { /*   150 */  1, 128 },
    { /*   134 */  1, 143 },
    { /*   110 */  1, 175 },
    { /*    75 */  2, 64 },
    { /*    50 */  2, 96 },
};
#endif


static WORD incr_tail(IOREC *iorec)
{
    WORD tail;

    tail = iorec->tail + 1;
    if (tail >= iorec->size)
        tail = 0;

    return tail;
}

#if (!CONF_WITH_COLDFIRE_RS232 && CONF_WITH_MFP_RS232 && !RS232_DEBUG_PRINT) || CONF_WITH_TT_MFP || CONF_WITH_SCC
static void put_iorecbuf(IOREC *out, WORD b)
{
    WORD tail;

    *(out->buf + out->tail) = (UBYTE)b;
    tail = incr_tail(out);
    if (tail != out->head) {        /* buffer not full,  */
        out->tail = tail;           /*  so ok to advance */
    }
}
#endif


static LONG get_iorecbuf(IOREC *in)
{
    WORD old_sr;
    LONG value;

    /* disable interrupts */
    old_sr = set_sr(0x2700);

    in->head++;
    if (in->head >= in->size) {
        in->head = 0;
    }
    value = *(UBYTE *)(in->buf + in->head);

    /* restore interrupts */
    set_sr(old_sr);

    return value;
}

static LONG bconstat_iorec(EXT_IOREC *iorec)
{
    /* Character available in the serial input buffer? */
    if (iorec->in.head == iorec->in.tail) {
        return 0;   /* iorec empty */
    }
    else {
        return -1;  /* not empty => input available */
    }
}

static LONG bconin_iorec(EXT_IOREC *iorec)
{
    /* Wait for character at the serial line */
    while(!bconstat_iorec(iorec))
        ;

    /* Return character... */
    return get_iorecbuf(&iorec->in);
}


#if CONF_WITH_MFP_RS232 || CONF_WITH_TT_MFP
/*
 * routines shared by both MFPs
 */
static ULONG rsconf_mfp(MFP *mfp, EXT_IOREC *iorec, WORD baud, WORD ctrl, WORD ucr, WORD rsr, WORD tsr, WORD scr)
{
    const struct mfp_rs232_table *init;
    ULONG old;

    if (baud == -2)     /* wants current baud rate */
        return iorec->baudrate;

    /*
     * remember old ucr/rsr/tsr; note that we don't bother with scr, despite
     * the docs, because it's not useful and TOS doesn't return it either ...
     */
    old = ((ULONG)mfp->ucr<<24) | ((ULONG)mfp->rsr<<16) | (ULONG)mfp->tsr<<8;

    if ((baud >= MIN_BAUDRATE_CODE ) && (baud <= MAX_BAUDRATE_CODE)) {
        iorec->baudrate = baud;
        init = &mfp_rs232_init[baud];
        setup_timer(mfp,3,init->control,init->data);
    }

    if ((ctrl >= MIN_FLOW_CTRL) && (ctrl <= MAX_FLOW_CTRL))
        iorec->flowctrl = ctrl;
    if (ucr >= 0)
        mfp->ucr = ucr;
    if (rsr >= 0)
        mfp->rsr = rsr;
    if (tsr >= 0)
        mfp->tsr = tsr;
    if (scr >= 0)
        mfp->scr = scr;

    return old;
}
#endif

/*
 * MFP serial port i/o routines
 */
LONG bconstat1(void)
{
    return bconstat_iorec(&iorec1);
}

LONG bconin1(void)
{
    return bconin_iorec(&iorec1);
}

/*
 * For serial output via the MFP, bcostat1()/bconout1() normally use
 * interrupts.  However, when debug output is via the serial port this
 * can cause complications (e.g. when panic() disables interrupts).
 * Therefore we avoid using interrupts in that situation.
 */
LONG bcostat1(void)
{
#if CONF_WITH_COLDFIRE_RS232
    return coldfire_rs232_can_write() ? -1 : 0;
#elif CONF_WITH_MFP_RS232
# if RS232_DEBUG_PRINT
    return (MFP_BASE->tsr & 0x80) ? -1 : 0;
# else
    IOREC *out = &iorec1.out;

    /* set the status according to buffer availability */
    return (out->head == incr_tail(out)) ? 0L : -1L;
# endif
#else
    return -1;
#endif
}

LONG bconout1(WORD dev, WORD b)
{
    WORD old_sr;

    MAYBE_UNUSED(old_sr);

    /* Wait for transmit buffer to become empty */
    while(!bcostat1())
        ;

#if CONF_WITH_COLDFIRE_RS232
    coldfire_rs232_write_byte(b);
    return 1;
#elif CONF_WITH_MFP_RS232
# if RS232_DEBUG_PRINT
    MFP_BASE->udr = (char)b;
    return 1L;
# else
    /* disable interrupts */
    old_sr = set_sr(0x2700);

    /*
     * If the buffer is empty & the port is empty, output directly.
     * otherwise queue the data.
     */
    if ((iorec1.out.head == iorec1.out.tail) && (MFP_BASE->tsr & 0x80)) {
        MFP_BASE->udr = (UBYTE)b;
    } else {
        put_iorecbuf(&iorec1.out, b);
    }

    /* restore interrupts */
    set_sr(old_sr);

    return 1L;
# endif
#else
    /* The above loop will never return */
    return 0L;
#endif
}

void push_serial_iorec(IOREC *in, UBYTE data)
{
    WORD tail;
    tail = incr_tail(in);
    if (tail == in->head) {
        /* iorec full, do nothing */
    } else {
        *((UBYTE *)(in->buf + tail)) = data;
        in->tail = tail;
    }
}

#if CONF_WITH_MFP_RS232
/*
 * the following routines are called by assembler interrupt handlers.
 * they run at interrupt level 6 and are therefore never interrupted.
 */
void mfp_rs232_rx_interrupt_handler(void)
{
    if (MFP_BASE->rsr & 0x80) {
        UBYTE data = MFP_BASE->udr;
#if CONF_SERIAL_CONSOLE && !CONF_SERIAL_CONSOLE_POLLING_MODE
        /* And append a new IOREC value into the IKBD buffer */
        push_ascii_ikbdiorec(data);
#else
        /* And append a new IOREC value into the serial buffer */
        push_serial_iorec(&iorec1.in, data);
#endif
    }

    /* clear the interrupt service bit */
    MFP_BASE->isra = 0xef;
}

void mfp_rs232_tx_interrupt_handler(void)
{
    IOREC *out = &iorec1.out;

    /*
     * if there's any queued output data, send it
     */
    if (out->head != out->tail) {
        MFP_BASE->udr = *(out->buf + out->head);
        if (++out->head >= out->size)
            out->head = 0;
    }

    /* clear the interrupt service bit (bit 2) */
    MFP_BASE->isra = 0xfb;
}

#endif  /* CONF_WITH_MFP_RS232 */

ULONG rsconf1(WORD baud, WORD ctrl, WORD ucr, WORD rsr, WORD tsr, WORD scr)
{
#if CONF_WITH_MFP_RS232
    return rsconf_mfp(MFP_BASE,&iorec1,baud,ctrl,ucr,rsr,tsr,scr);
#else
    return 0UL;
#endif  /* CONF_WITH_MFP_RS232 */
}


#if CONF_WITH_TT_MFP
/*
 * TT MFP i/o routines
 */
static LONG bconstatTT(void)
{
    return bconstat_iorec(&iorecTT);
}

static LONG bconinTT(void)
{
    return bconin_iorec(&iorecTT);
}

static LONG bcostatTT(void)
{
    IOREC *out = &iorecTT.out;

    /* set the status according to buffer availability */
    return (out->head == incr_tail(out)) ? 0L : -1L;
}

static LONG bconoutTT(WORD dev, WORD b)
{
    WORD old_sr;

    /* Wait for transmit buffer to become empty */
    while(!bcostatTT())
        ;

    /* disable interrupts */
    old_sr = set_sr(0x2700);

     /*
     * If the buffer is empty & the port is empty, output directly.
     * otherwise queue the data.
     */
    if ((iorecTT.out.head == iorecTT.out.tail) && (TT_MFP_BASE->tsr & 0x80)) {
        TT_MFP_BASE->udr = (UBYTE)b;
    } else {
        put_iorecbuf(&iorecTT.out, b);
    }

    /* restore interrupts */
    set_sr(old_sr);

    return 1L;
}

/*
 * the following routines are called by assembler interrupt handlers.
 * they run at interrupt level 6 and are therefore never interrupted.
 */
void mfp_tt_rx_interrupt_handler(void)
{
    IOREC *in = &iorecTT.in;
    WORD tail;

    if (TT_MFP_BASE->rsr & 0x80) {
        UBYTE data = TT_MFP_BASE->udr;
        tail = incr_tail(in);
        if (tail != in->head) {
            /* space available in iorec buffer */
            *((UBYTE *)(in->buf + tail)) = data;
            in->tail = tail;
        }
    }

    /* clear the interrupt service bit (bit 4) */
    TT_MFP_BASE->isra = 0xef;
}

void mfp_tt_tx_interrupt_handler(void)
{
    IOREC *out = &iorecTT.out;

    /*
     * if there's any queued output data, send it
     */
    if (out->head != out->tail) {
        TT_MFP_BASE->udr = *(out->buf + out->head);
        if (++out->head >= out->size)
            out->head = 0;
    }

    /* clear the interrupt service bit (bit 2) */
    TT_MFP_BASE->isra = 0xfb;
}

/*
 * TT Rsconf() routine
 */
static ULONG rsconfTT(WORD baud, WORD ctrl, WORD ucr, WORD rsr, WORD tsr, WORD scr)
{
    return rsconf_mfp(TT_MFP_BASE,&iorecTT,baud,ctrl,ucr,rsr,tsr,scr);
}
#endif  /* CONF_WITH_TT_MFP */


#if CONF_WITH_SCC
/*
 * SCC port A i/o routines
 */
static LONG bconstatA(void)
{
    return bconstat_iorec(&iorecA);
}

static LONG bconinA(void)
{
    return bconin_iorec(&iorecA);
}

static LONG bcostatA(void)
{
    IOREC *out = &iorecA.out;

    /* set the status according to buffer availability */
    return (out->head == incr_tail(out)) ? 0L : -1L;
}

static LONG bconoutA(WORD dev, WORD b)
{
    SCC *scc = (SCC *)SCC_BASE;
    IOREC *out;
    WORD old_sr;

    /* Wait for transmit buffer to become available */
    while(!bcostatA())
        ;

    /* disable interrupts */
    old_sr = set_sr(0x2700);

     /*
     * If the buffer is empty & the port is empty, output directly.
     * otherwise queue the data.
     */
    out = &iorecA.out;
    if ((out->head == out->tail) && (scc->portA.ctl & 0x04)) {
        scc->portA.data = (UBYTE)b;
        RECOVERY_DELAY;
    } else {
        put_iorecbuf(out, b);
    }

    /* restore interrupts */
    set_sr(old_sr);

    return 1L;
}

/*
 * SCC port B i/o routines
 */
static LONG bconstatB(void)
{
    return bconstat_iorec(&iorecB);
}

static LONG bconinB(void)
{
    return bconin_iorec(&iorecB);
}

/*
 * Just like the MFP, when debug output is via the SCC serial port
 * (e.g. on a Falcon), using interrupts can cause complications.
 * So we avoid using interrupts in that situation.
 */
static LONG bcostatB(void)
{
#if SCC_DEBUG_PRINT
    SCC *scc = (SCC *)SCC_BASE;
    LONG rc;

    rc = (scc->portB.ctl & 0x04) ? -1L : 0L;
    RECOVERY_DELAY;

    return rc;
#else
    IOREC *out = &iorecB.out;

    /* set the status according to buffer availability */
    return (out->head == incr_tail(out)) ? 0L : -1L;
#endif
}

/* note that bconoutB() is global to support SCC_DEBUG_PRINT */
LONG bconoutB(WORD dev, WORD b)
{
    SCC *scc = (SCC *)SCC_BASE;
    IOREC *out;
    WORD old_sr;

    MAYBE_UNUSED(out);
    MAYBE_UNUSED(old_sr);

    while(!bcostatB())
        ;

#if SCC_DEBUG_PRINT
    scc->portB.data = (UBYTE)b;
    RECOVERY_DELAY;
#else
    /* disable interrupts */
    old_sr = set_sr(0x2700);

    /*
     * If the buffer is empty & the port is empty, output directly.
     * otherwise queue the data.
     */
    out = &iorecB.out;
    if ((out->head == out->tail) && (scc->portB.ctl & 0x04)) {
        scc->portB.data = (UBYTE)b;
        RECOVERY_DELAY;
    } else {
        put_iorecbuf(out, b);
    }

    /* restore interrupts */
    set_sr(old_sr);
#endif

    return 1L;
}

/*
 * general-purpose 'write to SCC register'
 */
static void write_scc(SCC_PORT *port, UBYTE reg, UBYTE data)
{
    port->ctl = reg;
    RECOVERY_DELAY;
    port->ctl = data;
    RECOVERY_DELAY;
}

/*
 * write to SCC register 0
 */
static void write_scc_reg0(SCC_PORT *port, UBYTE data)
{
    port->ctl = data;
    RECOVERY_DELAY;
}

/*
 * the following routines are called by assembler interrupt handlers.
 * they run at interrupt level 5.
 */
void scc_rx_interrupt_handler(WORD portnum)
{
    SCC *scc = (SCC *)SCC_BASE;
    EXT_IOREC *extiorec;
    IOREC *in;
    SCC_PORT *port;
    UBYTE available;
    WORD tail;

    if (portnum == 0) {
        extiorec = &iorecA;
        port = &scc->portA;
    } else {
        extiorec = &iorecB;
        port = &scc->portB;
    }
    in = &extiorec->in;

    /* is there really data there? */
    available = port->ctl & 0x01;
    RECOVERY_DELAY;

    if (available) {
        UBYTE data = port->data & extiorec->datamask;
        RECOVERY_DELAY;
        tail = incr_tail(in);
        if (tail != in->head) {
            /* space available in iorec buffer */
            *((UBYTE *)(in->buf + tail)) = data;
            in->tail = tail;
        }
    }

    /* do error reset in case we're here because of a 'special receive condition' */
    write_scc_reg0(port, SCC_ERROR_RESET);

    /* reset highest IUS, allows lower priority interrupts */
    write_scc_reg0(port, SCC_RESET_HIGH_IUS);
}

void scc_tx_interrupt_handler(WORD portnum)
{
    SCC *scc = (SCC *)SCC_BASE;
    EXT_IOREC *extiorec;
    IOREC *out;
    SCC_PORT *port;
    UBYTE empty;

    if (portnum == 0) {
        extiorec = &iorecA;
        port = &scc->portA;
    } else {
        extiorec = &iorecB;
        port = &scc->portB;
    }
    out = &extiorec->out;

    /* reset TX interrupt pending */
    write_scc_reg0(port, SCC_RESET_TX_INT);

    /* reset highest IUS, allows lower priority interrupts */
    write_scc_reg0(port, SCC_RESET_HIGH_IUS);

    /* make sure TX buffer is empty ... unnecessary check? */
    empty = port->ctl & 0x04;
    RECOVERY_DELAY;
    if (!empty)
        return;

    /*
     * if there's any queued output data, send it
     */
    if (out->head != out->tail) {
        port->data = *((UBYTE *)(out->buf + out->head));
        RECOVERY_DELAY;
        if (++out->head >= out->size)
            out->head = 0;
    }
}

/*
 * the external/status interrupt handler is only called for those
 * events for which we set the corresponding bit in wr15.
 *
 * in preparation for future support of flow handling, we request
 * interrupts for changes to CTS; but for now, we just ignore them.
 */
void scc_es_interrupt_handler(WORD portnum)
{
    SCC *scc = (SCC *)SCC_BASE;
    SCC_PORT *port;

    port = (portnum==0) ? &scc->portA : &scc->portB;

    /* reset ext/status interrupts */
    write_scc_reg0(port, SCC_RESET_ES_INT);

    /* reset highest IUS, allows lower priority interrupts */
    write_scc_reg0(port, SCC_RESET_HIGH_IUS);
}

/*
 * SCC Rsconf() routines
 */
/*
 * NOTE: the following time constants for the SCC are calculated
 * using a PCLK of 8.053976 MHz.  The maximum difference between
 * the specified & actual baud rates is approximately 0.84%.
 */
static const WORD scc_timeconst[] = {
    /* 19200 */  11,
    /*  9600 */  24,
    /*  4800 */  50,
    /*  3600 */  68,
    /*  2400 */  103,
    /*  2000 */  124,
    /*  1800 */  138,
    /*  1200 */  208,
    /*   600 */  417,
    /*   300 */  837,
    /*   200 */  1256,
    /*   150 */  1676,
    /* 134.5 */  1869,
    /*   110 */  2286,
    /*    75 */  3354,
    /*    50 */  5032
};

static ULONG rsconf_scc(SCC_PORT *port,EXT_IOREC *iorec,WORD baud, WORD ctrl, WORD ucr, WORD rsr, WORD tsr, WORD scr)
{
    ULONG old;

    if (baud == -2)     /* wants current baud rate */
        return iorec->baudrate;

    /*
     * retrieve old ucr/rsr/tsr/scr
     * according to the TT030 TOS Release notes, for non-MFP hardware,
     * we must return 0 for rsr and scr, and the only valid bit in the
     * tsr is bit 3.
     */
    old = (ULONG)(iorec->ucr) << 24;
    if (iorec->wr5 & 0x10)  /* break being sent? */
        old |= 0x0800;              /* yes, mark it in the returned pseudo-TSR */

    if ((ctrl >= MIN_FLOW_CTRL) && (ctrl <= MAX_FLOW_CTRL))
        iorec->flowctrl = ctrl;

    /*
     * set baudrate from lookup table
     */
    if ((baud >= MIN_BAUDRATE_CODE ) && (baud <= MAX_BAUDRATE_CODE)) {
        WORD tc;
        iorec->baudrate = baud;
        tc = scc_timeconst[baud];
        write_scc(port,12,LOBYTE(tc));
        write_scc(port,13,HIBYTE(tc));
    }

    /*
     * handle ucr
     */
    if (ucr >= 0) {
        UBYTE bpc, mask, wr4, wr5;
        iorec->ucr = ucr;
        switch((ucr>>5)&0x03) {     /* isolate ucr bits/char code */
        case 3:     /* 5 bits */
            mask = 0x1f;
            bpc = 0x00;
            break;
        case 2:     /* 6 bits */
            mask = 0x3f;
            bpc = 0x40;
            break;
        case 1:     /* 7 bits */
            mask = 0x7f;
            bpc = 0x20;
            break;
        default:     /* 8 bits */
            mask = 0xff;
            bpc = 0x60;
            break;
        }
        iorec->datamask = mask;
        wr5 = (iorec->wr5&0x9f) | bpc;
        iorec->wr5 = wr5;       /* update tx bits/char in shadow wr5 */
        write_scc(port,5,wr5);          /* update real wr5 */
        write_scc(port,3,(bpc<<1)|0x01);/* update rx bits/char too */
        wr4 = 0x40 | ((ucr>>1)&0x0c);   /* set x16 clock & stop bits */
        if (ucr&0x02)                   /* even parity */
            wr4 |= 0x02;
        if (ucr&0x04)                   /* parity enable */
            wr4 |= 0x01;
        write_scc(port,4,wr4);
    }

    /*
     * handle tsr
     */
    if (tsr >= 0) {
        UBYTE wr5;
        wr5 = iorec->wr5;
        if (tsr & 0x08) {       /* break requested */
            if (!(wr5 & 0x10))      /* not currently breaking */
                wr5 |= 0x10;
        } else {                /* no break requested */
            if (wr5 & 0x10)         /* break in progress */
                wr5 &= ~0x10;
        }
        if (wr5 != iorec->wr5) {
            iorec->wr5 = wr5;
            write_scc(port,5,wr5);
        }
    }

    return old;
}

static ULONG rsconfA(WORD baud, WORD ctrl, WORD ucr, WORD rsr, WORD tsr, WORD scr)
{
    SCC *scc = (SCC *)SCC_BASE;

    return rsconf_scc(&scc->portA,&iorecA,baud,ctrl,ucr,rsr,tsr,scr);
}

static ULONG rsconfB(WORD baud, WORD ctrl, WORD ucr, WORD rsr, WORD tsr, WORD scr)
{
    SCC *scc = (SCC *)SCC_BASE;

    return rsconf_scc(&scc->portB,&iorecB,baud,ctrl,ucr,rsr,tsr,scr);
}

static const WORD SCC_init_string[] = {
    0x0444,     /* x16 clock mode, 1 stop bit, no parity */
    0x0104,     /* 'parity is special condition', disable interrupts */
    0x0260,     /* interrupt vector #s start at 0x60 (lowmem 0x180) */
    0x03c0,     /* Rx 8 bits/char, disabled */
    0x05e2,     /* Tx 8 bits/char, disabled, DTR, RTS */
    0x0600,     /* SDLC (n/a) */
    0x0700,     /* SDLC (n/a) */
    0x0901,     /* status low, vector includes status, master interrupt disable */
    0x0a00,     /* misc flags */
    0x0b50,     /* Rx/Tx clocks from baudrate generator output */
    0x0c18,     /* time const low = 24 | so rate = (24+2)*2/BR clock period */
    0x0d00,     /* time const hi = 0   | = 52/(8053976/16) => 9680 bps      */
    0x0e02,     /* baudrate generator source = PCLK (8MHz) */
    0x0e03,     /* ditto + enable baudrate generator */
    0x03c1,     /* Rx 8 bits/char, enabled */
    0x05ea,     /* Tx 8 bits/char, enabled, DTR, RTS */
    0x0f20,     /* CTS interrupt enable */
    0x0010,     /* reset external/status interrupts */
    0x0010,     /* reset again (necessary, see manual) */
    0xffff      /* end of table marker */
};

/*
 * initialise the SCC
 */
void scc_init(void)
{
    SCC *scc = (SCC *)SCC_BASE;
    const WORD *p;
    ULONG reset_recovery_loops;

    /* calculate delay times for SCC access: note that SCC PCLK is 8MHz */
    reset_recovery_loops = loopcount_1_msec / 1000; /* 8 cycles = 1 usec */
    recovery_loops = reset_recovery_loops / 2;      /* 4 cycles = 0.5 usec */

    /* issue hardware reset */
    scc->portA.ctl = 0x09;
    RECOVERY_DELAY;
    scc->portA.ctl = 0xC0;
    RESET_RECOVERY_DELAY;

    /* initialise channel A */
    for (p = SCC_init_string; *p >= 0; p++)
        write_scc(&scc->portA,HIBYTE(*p),LOBYTE(*p));
    write_scc(&scc->portA, 1, 0x17);    /* enable all interrupts */

    /* initialise channel B */
    for (p = SCC_init_string; *p >= 0; p++)
        write_scc(&scc->portB,HIBYTE(*p),LOBYTE(*p));
#if SCC_DEBUG_PRINT
    write_scc(&scc->portB, 1, 0x10);    /* enable RX interrupt only */
#else
    write_scc(&scc->portB, 1, 0x17);    /* enable all interrupts */
#endif

    /*
     * Enable routing of the SCC interrupt through the SCU like TOS does.
     */
     if (HAS_VME)
        *(volatile char *)VME_INT_MASK |= VME_INT_SCC;
}
#endif  /* CONF_WITH_SCC */


#if CONF_WITH_DUART

/*
 * DUART support routines.
 */

void write_duart(UBYTE reg, UBYTE val) {
    volatile UBYTE *duart_base = (volatile UBYTE *) DUART_BASE;
    duart_base[reg] = val;
}

UBYTE read_duart(UBYTE reg) {
    volatile UBYTE *duart_base = (volatile UBYTE *) DUART_BASE;
    return duart_base[reg];
}

static UBYTE compute_mode_reg1(UBYTE current_mr1, WORD ctrl, WORD ucr)
{
    /* Bit 7 is Rx RTS. Computed from flow ctrl setting */
    UBYTE rx_rts = current_mr1 & DUART_MR_RXRTS;
    if (ctrl == FLOW_CTRL_NONE || ctrl == FLOW_CTRL_SOFT) rx_rts = 0;
    else if (ctrl == FLOW_CTRL_HARD || ctrl == FLOW_CTRL_BOTH) rx_rts = DUART_MR_RXRTS;

    /* Bit 6 is Rx interrupt select. It is always zero to interrupt on Rx RDY */
    /* Bit 5 is the error mode select. It is always zero for 'Character' mode */
    UBYTE rx_intr = 0, error_mode = 0;

    /* Bits 4:3 select the parity mode. Computed from bit 2 of UCR (1 = yes, 0 = no) */
    UBYTE parity_mode = current_mr1 & 0x18;
    if (ucr >= 0) parity_mode = ucr & 2 ? DUART_MR_PM_FORCE_LO : DUART_MR_PM_NONE;

    /* Bits 2 selects the parity type. Computed from bit 1 of the UCR (1 = even, 0 = odd) */
    UBYTE parity_type = current_mr1 & 4;
    if (ucr >= 0) parity_type = ucr & 4 ? DUART_MR_PM_EVEN : DUART_MR_PM_ODD;

    /* Bits 1:0 select the number of bits per character: 5, 6, 7 or 8. Computed from UCR[6:5] */
    UBYTE word_length = current_mr1 & 3;
    if (ucr >= 0) {
      switch((ucr>>5)&0x03) {     /* isolate ucr bits/char code */
        case 3:     /* 5 bits */
            word_length = DUART_MR_BC_5;
            break;
        case 2:     /* 6 bits */
            word_length = DUART_MR_BC_6;
            break;
        case 1:     /* 7 bits */
            word_length = DUART_MR_BC_7;
            break;
        default:     /* 8 bits */
            word_length = DUART_MR_BC_8;
            break;
        }
    }
    return rx_rts | rx_intr | error_mode | parity_mode | parity_type | word_length;
}

static UBYTE compute_mode_reg2(UBYTE current_mr2, WORD ctrl, WORD ucr) {
    /* Bits 7,6 is the channel mode, which is always NORMAL. */
    UBYTE channel_mode = DUART_MR_CM_NORMAL;

    /* Bit 5 is Tx RTS, which we don't use (RTS used for Rx), so set to zero. */
    UBYTE tx_rts = 0;

    /* Bit 4 is Tx CTS, which we set based on flow control */
    UBYTE tx_cts = current_mr2 & 0x10;
    if (ctrl == FLOW_CTRL_NONE || ctrl == FLOW_CTRL_SOFT) tx_cts = 0;
    else if (ctrl == FLOW_CTRL_HARD || ctrl == FLOW_CTRL_BOTH) tx_cts = DUART_MR_TXCTS;

    /* Bits 3:0 encode the stop bit length. Computed from UCR[4:3] */
    UBYTE stop_bit_encoding = current_mr2 & 0xf;
    if (ucr >= 0) {
        switch((ucr >> 3) & 0x3) {
            case 1:
                stop_bit_encoding = DUART_MR_SB_STOP_BITS_1;
                break;
            case 2:
                stop_bit_encoding = DUART_MR_SB_STOP_BITS_15;
                break;
            case 3:
                stop_bit_encoding = DUART_MR_SB_STOP_BITS_2;
                break;
            default:
                break;
                /* invalid, do nothing. */
        }
    }
    return channel_mode | tx_rts | tx_cts | stop_bit_encoding;
}

static void update_iorec(EXT_IOREC *iorec, WORD baud, WORD ctrl, WORD ucr)
{
    if ((ctrl >= MIN_FLOW_CTRL) && (ctrl <= MAX_FLOW_CTRL))
        iorec->flowctrl = ctrl;

    if ((baud >= MIN_BAUDRATE_CODE ) && (baud <= MAX_BAUDRATE_CODE))
        iorec->baudrate = baud;

    if (ucr >= 0) {
        iorec->ucr = ucr;

        UBYTE mask;
        switch((ucr>>5)&0x03) {     /* isolate ucr bits/char code */
            case 3:     /* 5 bits */
                mask = 0x1f;
                break;
            case 2:     /* 6 bits */
                mask = 0x3f;
                break;
            case 1:     /* 7 bits */
                mask = 0x7f;
                break;
            default:     /* 8 bits */
                mask = 0xff;
                break;
        }
        iorec->datamask = mask;
    }
}

/* We're going to use Baud Rate Set 1, as that gets us 19.2K, which matches Atari's top baud
 * rate. By not using Baud Rate Set 0, we lose the ability to set baud rates of 200 and 50, but
 * I doubt anyone is using those in 2020, and the code is simplier if we just use one BR Set.
 * For 200 baud, we using 150 instead, and for 50 we use 75. */

/* There are a few baud rates used by Atari that the DUART does not support: 3600, 2000 and 1800.
 * For those, we choose to next lower baud rate. 3600 -> 2400; 2000,1800 -> 1200.
 */
static const UBYTE baudset[] = {
        /* Normal BRG ACR[7] = 1 */
        0xCC,   /* 19.2K */
        0xBB,   /* 9600 */
        0x99,   /* 4800 */
        0x88,   /* DUART doesn't support 3600, use 2400 */
        0x88,   /* 2400 */
        0x66,   /* DUART doesn't support 2000, use 1200 */
        0x66,   /* DUART doesn't support 1800, use 1200 */
        0x66,   /* 1200 */
        0x55,   /* 600 */
        0x44,   /* 300 */
        0x33,   /* Can't do 200, use 150 */
        0x33,   /* 150 */
        0x22,   /* 134.5 */
        0x11,   /* 110 */
        0x00,   /* 75 */
        0x00,   /* Can't do 50, use 75 */
};

static ULONG rsconf_duart(UBYTE port, EXT_IOREC *iorec, WORD baud, WORD ctrl, WORD ucr, WORD tsr) {

    UBYTE status_reg_num    = port == 0 ? DUART_SRA  : DUART_SRB;
    UBYTE mode_reg_num      = port == 0 ? DUART_MRA  : DUART_MRB;
    UBYTE clock_sel_reg_num = port == 0 ? DUART_CSRA : DUART_CSRB;
    UBYTE command_reg_num   = port == 0 ? DUART_CRA  : DUART_CRB;
    UBYTE rts_output_bit    = port == 0 ? DUART_OP0_RTS : DUART_OP1_RTS;
    ULONG old;

    if (baud == -2)     /* wants current baud rate */
        return iorec->baudrate;

    /*
     * retrieve old ucr/rsr/tsr/scr
     * according to the TT030 TOS Release notes, for non-MFP hardware,
     * we must return 0 for rsr and scr, and the only valid bit in the
     * tsr is bit 3.
     */
    old = (ULONG)(iorec->ucr) << 24;
    if (read_duart(status_reg_num) & DUART_SR_RB) /* BREAK set in status register? */
        old |= 0x0800;              /* yes, mark it in the returned pseudo-TSR */

    /*
     * set baudrate from lookup table
     */
    if ((baud >= MIN_BAUDRATE_CODE ) && (baud <= MAX_BAUDRATE_CODE)) {
        UBYTE baud_rate_value = 0;
#ifdef CONF_WITH_DUART_EXTENDED_BAUD_RATES
        // Special handling for 115200.
        if (baud == B115200) {
            write_duart(command_reg_num, 0xA0); // Enable extended TX rates
            write_duart(command_reg_num, 0x80); // Enable extended RX rates
            baud_rate_value = 0x88;
        } else {
            write_duart(command_reg_num, 0xB0); // Disable extended TX rates
            write_duart(command_reg_num, 0x90); // Disable extended RX rates
#endif
            /* Baud rates not supported by DUART are adjusted to nearby ones that are supported. */
            if (baud == B3600) baud = B2400;
            else if (baud == B2000 || baud == B1800) baud = B1200;
            else if (baud == B50) baud = B75;
            baud_rate_value = baudset[baud];
#ifdef CONF_WITH_DUART_EXTENDED_BAUD_RATES
        }
#endif
        write_duart(clock_sel_reg_num, baud_rate_value);
    }
    update_iorec(iorec, baud, ctrl, ucr);

    /*
     * read current MR1A, MR2A registers
     */
    write_duart(command_reg_num, DUART_CR_RESET_MR); /* reset DUART MR read pointer */
    UBYTE current_mr1 = read_duart(mode_reg_num); /* reads MR1A */
    UBYTE current_mr2 = read_duart(mode_reg_num); /* reads MR2A */

    /*
     * compute the new values based on parameters sent in.
     */
    UBYTE new_mr1 = compute_mode_reg1(current_mr1, ctrl, ucr);
    UBYTE new_mr2 = compute_mode_reg2(current_mr2, ctrl, ucr);

    /*
     * write updated values (even if they haven't changed)
     */
    write_duart(command_reg_num, DUART_CR_RESET_MR); /* reset DUART MR read pointer */
    write_duart(mode_reg_num, new_mr1);
    write_duart(mode_reg_num, new_mr2);

    /*
     * handle tsr
     */
    if (tsr >= 0)
        write_duart(command_reg_num, tsr & 0x8 ? DUART_CR_START_BREAK : DUART_CR_STOP_BREAK);

    /* Write the Aux Control Register
     *
     */
#ifdef MACHINE_TINY68K
    write_duart(DUART_ACR, 0x70); /* ACR[7] = 0, timer mode, x16 prescaler */ /* ACR[7] = 0 so we get 38.4K */
#else
    write_duart(DUART_ACR, 0xf0); /* ACR[7] = 1, timer mode, x16 prescaler */
#endif
    /* For hardware flow control purposes, we need to *set* the RTS output port bit (bit 0 for
     * port A, bit 1 for port B). Setting an output port bin cause the actual pin
     * to be zero, which is how we want to start (i.e., active-low RTS is asserted).
     *
     * If hardware flow control is disabled, this action has no effect because no one will
     * be paying attention to RTS/CTS anyway.
     */
    write_duart(DUART_SETOPR, rts_output_bit);

    /*
     * Enable receiver and transmitter
     */
    write_duart(command_reg_num, DUART_CR_RX_ENABLED | DUART_CR_TX_ENABLED);

    return old;
}

/* Called from assember routine duart_interrupt */
void duart_rs232_interrupt_handler_channel_a(void)
{
    while(read_duart(DUART_SRA) & DUART_SR_RXRDY) {
        UBYTE data = read_duart(DUART_RHRA);
#if CONF_SERIAL_CONSOLE && !CONF_SERIAL_CONSOLE_POLLING_MODE
        /* And append a new IOREC value into the IKBD buffer */
        push_ascii_ikbdiorec(data);
#else
        push_serial_iorec(&iorecDUARTA.in, data);
#endif
        if (iorecDUARTA.flowctrl == FLOW_CTRL_HARD || iorecDUARTA.flowctrl == FLOW_CTRL_BOTH) {
            IOREC *in = &iorecDUARTA.in;
            WORD size = (WORD)(in->tail - in->head);
            if (size < 0) size += in->size;
            if (size >= in->high) { /* We're at or above the high watermark. Turn off RTS. */
                write_duart(DUART_CLROPR, DUART_OP0_RTS);
            }
        }
    }
}

#ifdef CONF_WITH_DUART_CHANNEL_B
void duart_rs232_interrupt_handler_channel_b(void)
{
    while(read_duart(DUART_SRB) & DUART_SR_RXRDY) {
        push_serial_iorec(&iorecDUARTB.in, read_duart(DUART_RHRB));
    }
}
#endif

static void duart_init_interrupts_common(void)
{
    volatile PFVOID *vector_addr;
    /* Disable DUART interrupts before configuration */
    write_duart(DUART_IMR, 0);

    /* Set the interrupt vector */
#ifdef CONF_DUART_AUTOVECTOR
    vector_addr = &VEC_LEVEL1 + (CONF_DUART_AUTOVECTOR - 1);
#else
    vector_addr = (volatile PFVOID *)((64L + 61L) * 4L);
    write_duart(DUART_IVR, 64+61);
#endif
    *vector_addr = (PFVOID) duart_interrupt;

    UBYTE IMR_value = DUART_IMR_RXRDY_A;

#if CONF_DUART_TIMER_C
    IMR_value |= DUART_IMR_COUNTER_READY;
#endif
#if CONF_WITH_DUART_CHANNEL_B && !CONF_WITH_IKBD_DUART
    IMR_value |= DUART_IMR_RXRDY_B;
#endif
    /* Enable the interrupt(s). */
    duart_imr_val = IMR_value;
    write_duart(DUART_IMR, IMR_value);
}

#if CONF_DUART_TIMER_C

void duart_init_system_timer(void)
{
    /* Set the frequency to 200 Hz, assuming DUART is using 3.6864 MHz clock.
     * Counter = 0x240, gives 5 ms counter period => 5e-3 * 3.6864e6 / 32.0 = 576d = 0x240
     */
    write_duart(DUART_CTLR, 0x40);
    write_duart(DUART_CTUR, 0x02);
#ifdef MACHINE_MEGA_68000
    /*
     * The MEGA 68000 has its DUART clocked at twice the usual speed, or
     * 7.3728 MHz. So to get a 5ms timer from that, the calculation is
     * 5e-3 * 7.3728e6 / 32.0 = 1152d  = 0x480
     */
    write_duart(DUART_CTLR, 0x80);
    write_duart(DUART_CTUR, 0x04);
#endif

    duart_init_interrupts_common();
}

#endif

void duart_rs232_enable_interrupt(void)
{
    duart_init_interrupts_common();
}

void init_duart(void)
{
    write_duart(DUART_OPCR, 0);
    write_duart(DUART_IMR, 0); /* Mask off all interrupts */

    write_duart(DUART_CRA, DUART_CR_TX_DISABLED | DUART_CR_RX_DISABLED);
    write_duart(DUART_CRA, DUART_CR_RESET_TX);    /* Reset transmitter. */
    write_duart(DUART_CRA, DUART_CR_RESET_RX);    /* Reset receiver. */
    write_duart(DUART_CRA, DUART_CR_RESET_ERROR); /* Reset error status. */
    write_duart(DUART_CRA, DUART_CR_BKCHGINT);    /* Reset BREAK change interrupt. */
    write_duart(DUART_CRA, DUART_CR_RESET_MR);    /* Reset register index register. */
    rsconfDUARTA(DEFAULT_BAUDRATE, 0, 0x88, 0, 0, 0);

#if CONF_WITH_DUART_CHANNEL_B
    write_duart(DUART_CRB, DUART_CR_TX_DISABLED | DUART_CR_RX_DISABLED);
    write_duart(DUART_CRB, DUART_CR_RESET_TX); /* Reset transmitter. */
    write_duart(DUART_CRB, DUART_CR_RESET_RX); /* Reset receiver. */
    write_duart(DUART_CRB, DUART_CR_RESET_ERROR); /* Reset error status. */
    write_duart(DUART_CRB, DUART_CR_BKCHGINT); /* Reset BREAK change interrupt. */
    write_duart(DUART_CRB, DUART_CR_RESET_MR); /* Reset register index  register. */
    rsconfDUARTB(DEFAULT_BAUDRATE, 0, 0x88, 0, 0, 0);
#endif
}

/*
 * DUART port A i/o routines
 */

static LONG bconstatDUARTA(void)
{

    return bconstat_iorec(&iorecDUARTA);
}

static LONG bconinDUARTA(void)
{
    IOREC *in = &iorecDUARTA.in;

    LONG ch = bconin_iorec(&iorecDUARTA);
    if (iorecDUARTA.flowctrl == FLOW_CTRL_HARD || iorecDUARTA.flowctrl == FLOW_CTRL_BOTH) {
        WORD size = (WORD)(in->tail - in->head);
        if (size < 0) size += in->size;
        if (size <= in->low) {
            /* Buffer has emptied below low watermark, so we can turn on receive again but asserting RTS. */
            write_duart(DUART_SETOPR, DUART_OP0_RTS);
        }
    }
    return ch;
}

static LONG bcostatDUARTA(void) {
    return (read_duart(DUART_SRA) & DUART_SR_TXRDY) ? -1L : 0L;
}

static LONG bconoutDUARTA(WORD dev, WORD b) {
    while (!bcostatDUARTA())
    {
        /* Wait */
    }

    /* Send the byte */
    write_duart(DUART_THRA, (UBYTE) b);
    return 0L;
}

static ULONG rsconfDUARTA(WORD baud, WORD ctrl, WORD ucr, WORD rsr, WORD tsr, WORD scr) {
    return rsconf_duart(DUART_PORT_A, &iorecDUARTA, baud, ctrl, ucr, tsr);
}

#if CONF_WITH_DUART_CHANNEL_B
/*
 * DUART port B i/o routines
 */

static LONG bconstatDUARTB(void)
{
    return bconstat_iorec(&iorecDUARTB);
}

static LONG bconinDUARTB(void)
{
    return bconin_iorec(&iorecDUARTB);
}

static LONG bcostatDUARTB(void) {
    return (read_duart(DUART_SRB) & DUART_SR_TXRDY) ? -1L : 0L;
}

LONG bconoutDUARTB(WORD dev, WORD b) {
    while (!bcostatDUARTB())
    {
        /* Wait */
    }

    /* Send the byte */
    write_duart(DUART_THRB, (UBYTE) b);
    return 0L;
}

static ULONG rsconfDUARTB(WORD baud, WORD ctrl, WORD ucr, WORD rsr, WORD tsr, WORD scr) {
    return rsconf_duart(DUART_PORT_B, &iorecDUARTB, baud, ctrl, ucr, tsr);
}

#endif /* CONF_WITH_DUART_CHANNEL_B */

#endif /* CONF_WITH_DUART */

#if CONF_WITH_NS16C2552
/*
 * NS16C2552 port A i/o routines
 */
static LONG bconstatA(void)
{
    return bconstat_iorec(&iorecA);
}

static LONG bconinA(void)
{
    return bconin_iorec(&iorecA);
}

static LONG bcostatA(void)
{
    // struct ns16c2552_lsr *lsr = (struct ns16c2552_lsr *)(NS16C2552_BASE + NS16C2552_CHA_OFFSET + NS16C2552_LSR_REG);
    //
    // return (lsr->THRE) ? -1L : 0L;

    IOREC *out = &iorecB.out;

    /* set the status according to buffer availability */
    return (out->head == incr_tail(out)) ? 0L : -1L;
}

LONG bconoutA(WORD dev, WORD b)
{
# if NS16C2552_DEBUG_PRINT
#  if defined(MACHINE_COMET68K)
    (void)dev;

    /* For debug printing purposes, queue directly with the UART */
    void *base = (void *)NS16C2552_BASE + NS16C2552_CHA_OFFSET;

    volatile UBYTE *thr = base + NS16C2552_THR_REG;
    const struct ns16c2552_lsr *lsr = base + NS16C2552_LSR_REG;

    /* Wait for FIFO to become empty */
    while (!lsr->THRE) {}

    /* Send the byte */
    *thr = (UBYTE)b;
#  endif /* defined(MACHINE_COMET68K) */
# else /* NS16C2552_DEBUG_PRINT */
    FATAL(0xF00A);
# endif /* NS16C2552_DEBUG_PRINT */

    return 1L;
}

/*
 * NS16C2552 port B i/o routines
 */

/* bconstatX tells us whether there is a byte available in the rx ring buffer */
static LONG bconstatB(void)
{
    return bconstat_iorec(&iorecB);
}

/* bconinX takes a byte from the rx ring buffer */
static LONG bconinB(void)
{
    return bconin_iorec(&iorecB);
}

/* bcostatX tells us whether there is room to queue another byte in the tx ring buffer */
static LONG bcostatB(void)
{
    IOREC *out = &iorecB.out;

    /* set the status according to buffer availability */
    return (out->head == incr_tail(out)) ? 0L : -1L;
}

/* bconoutX queues a byte in the tx ring buffer */
static LONG bconoutB(WORD dev, WORD b)
{
    (void)dev;

    /* Wait for room to queue the byte */
    while(!bcostatB()) {}

    /* Send it */
    ns16c2552_tx((void *)NS16C2552_BASE, &iorecB, (UBYTE)b);

    return 1L;
}

static ULONG rsconfA(WORD baud, WORD ctrl, WORD ucr, WORD rsr, WORD tsr, WORD scr)
{
    CHECKPOINT(0xA004);

    return ns16c2552_rsconf(NULL,&iorecA,baud,ctrl,ucr,rsr,tsr,scr);
}

static ULONG rsconfB(WORD baud, WORD ctrl, WORD ucr, WORD rsr, WORD tsr, WORD scr)
{
    CHECKPOINT(0xB004);

    return ns16c2552_rsconf(NULL,&iorecB,baud,ctrl,ucr,rsr,tsr,scr);
}
#endif /* CONF_WITH_NS16C2552 */

#if BCONMAP_AVAILABLE
static ULONG rsconf_dummy(WORD baud, WORD ctrl, WORD ucr, WORD rsr, WORD tsr, WORD scr)
{
    return 0UL;
}

/*
 * initialise the Bconmap() structures
 *
 * note: using IS_ARANYM below rather than (cookie_mch==MCH_ARANYM) avoids
 * producing unnecessary code for non-ARAnyM images
 */
static void init_bconmap(void)
{
    MAPTAB *maptabptr;
    int i;

    /* initialise with dummy entries */
    for (i = 0; i < MAPTABLE_SIZE; i++)
        memcpy(&maptable[i],&maptable_dummy,sizeof(MAPTAB));
    bconmap_root.maptab = maptable;
    bconmap_root.maptabsize = 1;
    bconmap_root.mapped_device = (cookie_mch==MCH_FALCON || IS_ARANYM) ? 7 : 6;

    /*
     * initialise the BCONMAP structure according to machine type first
     * and detected hardware second
     */
    memcpy(&maptable[0],&maptable_mfp,sizeof(MAPTAB));

    if ((cookie_mch == MCH_FALCON) || (cookie_mch == MCH_MSTE) || IS_ARANYM) {
#if CONF_WITH_SCC
        if (has_scc) {
            memcpy(&maptable[1],&maptable_port_b,sizeof(MAPTAB));
            memcpy(&maptable[2],&maptable_port_a,sizeof(MAPTAB));
        }
#endif
        bconmap_root.maptabsize = 3;
    } else if (cookie_mch == MCH_TT) {
#if CONF_WITH_SCC
        if (has_scc) {
            memcpy(&maptable[1],&maptable_port_b,sizeof(MAPTAB));
            memcpy(&maptable[3],&maptable_port_a,sizeof(MAPTAB));
        }
#endif
#if CONF_WITH_TT_MFP
        if (has_tt_mfp)
            memcpy(&maptable[2],&maptable_mfp_tt,sizeof(MAPTAB));
#endif
        bconmap_root.maptabsize = 4;
    }

#if CONF_WITH_DUART
    if (has_duart) {
        memcpy(&maptable[4],&maptable_duart_port_a,sizeof(MAPTAB));
        bconmap_root.maptabsize = 5;
#if CONF_WITH_DUART_CHANNEL_B
        memcpy(&maptable[5],&maptable_duart_port_b,sizeof(MAPTAB));
        bconmap_root.maptabsize = 6;
#endif
#ifdef MACHINE_TINY68K
        /*
         * For the Tiny68K, we use port DUART port B as the console and reserve
         * port A for file transfers since flow control pins are available on the
         * port A header but not the port B header.
         */
        bconmap_root.mapped_device = 10;
#else
        bconmap_root.mapped_device = 10;
#endif
    }
#endif

#if CONF_WITH_NS16C2552
    if (has_ns16c2552) {
        memcpy(&maptable[6],&maptable_port_b,sizeof(MAPTAB));
        memcpy(&maptable[7],&maptable_port_a,sizeof(MAPTAB));

        bconmap_root.maptabsize = 8;
		bconmap_root.mapped_device = 12;
    }
#endif /* CONF_WITH_NS16C2552 */

    /* set up to use mapped device values */
    maptabptr = &maptable[bconmap_root.mapped_device-BCONMAP_START_HANDLE];
    bconstat_vec[1] = maptabptr->Bconstat;
    bconin_vec[1] = maptabptr->Bconin;
    bcostat_vec[1] = maptabptr->Bcostat;
    bconout_vec[1] = maptabptr->Bconout;
    rsconfptr = maptabptr->Rsconf;
    rs232iorecptr = maptabptr->Iorec;
}
#endif      /* BCONMAP_AVAILABLE */


/*
 * initialise the serial port(s)
 */
void init_serport(void)
{
    /* initialisation for device 1 */
    memcpy(&iorec1,&iorec_init,sizeof(EXT_IOREC));
    iorec1.in.buf = ibuf1;
    iorec1.out.buf = obuf1;

    rs232iorecptr = &iorec1;
    rsconfptr = rsconf1;

    /* initialisation for other devices if required */
#if CONF_WITH_SCC
    memcpy(&iorecA,&iorec_init,sizeof(EXT_IOREC));
    iorecA.in.buf = ibufA;
    iorecA.out.buf = obufA;
    memcpy(&iorecB,&iorec_init,sizeof(EXT_IOREC));
    iorecB.in.buf = ibufB;
    iorecB.out.buf = obufB;
    if (has_scc) {
        SCC *scc = (SCC *)SCC_BASE;
        VEC_SCCB_TBE = sccb_tx_interrupt;
        VEC_SCCB_EXT = sccb_es_interrupt;
        VEC_SCCB_RXA = sccb_rx_interrupt;
        VEC_SCCB_SRC = sccb_rx_interrupt;
        VEC_SCCA_TBE = scca_tx_interrupt;
        VEC_SCCA_EXT = scca_es_interrupt;
        VEC_SCCA_RXA = scca_rx_interrupt;
        VEC_SCCA_SRC = scca_rx_interrupt;
        rsconfA(DEFAULT_BAUDRATE, 0, 0x88, 1, 1, 0);    /* set default initial */
        rsconfB(DEFAULT_BAUDRATE, 0, 0x88, 1, 1, 0);    /*  values in hardware */
        write_scc(&scc->portA, 9, 0x09);        /* set Master Interrupt Enable */
    }
#endif  /* CONF_WITH_SCC */

#if CONF_WITH_TT_MFP
    memcpy(&iorecTT,&iorec_init,sizeof(EXT_IOREC));
    iorecTT.in.buf = ibufTT;
    iorecTT.out.buf = obufTT;
    if (has_tt_mfp) {
        rsconfTT(DEFAULT_BAUDRATE, 0, 0x88, 1, 1, 0);  /* set default initial values for TT MFP */
        tt_mfpint(MFP_RBF, (LONG)mfp_tt_rx_interrupt);  /* for MFP USART buffer interrupts */
        tt_mfpint(MFP_TBE, (LONG)mfp_tt_tx_interrupt);
    }
#endif  /* CONF_WITH_TT_MFP */

#if CONF_WITH_DUART
    memcpy(&iorecDUARTA,&iorec_init,sizeof(EXT_IOREC));
    iorecDUARTA.in.buf = ibufDUARTA;
    iorecDUARTA.out.buf = obufDUARTA;
#if CONF_WITH_DUART_CHANNEL_B
    memcpy(&iorecDUARTB,&iorec_init,sizeof(EXT_IOREC));
    iorecDUARTB.in.buf = ibufDUARTB;
    iorecDUARTB.out.buf = obufDUARTB;
#endif /* CONF_WITH_DUART_CHANNEL_B */
    if (has_duart) {
        //rsconfDUARTA(DEFAULT_BAUDRATE, 0, 0x88, 0, 0, 0);
#if CONF_WITH_IKBD_DUART
        rsconfDUARTB(B4800, 0, 0x88, 0, 0, 0);
#elif CONF_WITH_DUART_CHANNEL_B
        rsconfDUARTB(DEFAULT_BAUDRATE, 0, 0x88, 0, 0, 0);
#endif
    }
#endif /* CONF_WITH_DUART */

#if CONF_WITH_NS16C2552
    memcpy(&iorecA,&iorec_init,sizeof(EXT_IOREC));
    iorecA.in.buf = ibufA;
    iorecA.out.buf = obufA;
    memcpy(&iorecB,&iorec_init,sizeof(EXT_IOREC));
    iorecB.in.buf = ibufB;
    iorecB.out.buf = obufB;
#endif /* CONF_WITH_NS16C2552 */

#if BCONMAP_AVAILABLE
    memcpy(&iorec_dummy,&iorec_init,sizeof(EXT_IOREC));
    init_bconmap();
#endif

#ifdef MACHINE_AMIGA
    amiga_rs232_init();
#endif

#if !CONF_SERIAL_IKBD
    //(*rsconfptr)(DEFAULT_BAUDRATE, 0, 0x88, 1, 1, 0);
#endif

#if CONF_WITH_MFP_RS232
    /* Set up handlers for MFP USART buffer interrupts */
    mfpint(MFP_RBF, (LONG) mfp_rs232_rx_interrupt);
# if !RS232_DEBUG_PRINT
    mfpint(MFP_TBE,(LONG)mfp_rs232_tx_interrupt);
# endif
#endif

#ifdef __mcoldfire__
    coldfire_rs232_enable_interrupt();
#endif
#if CONF_WITH_DUART
    duart_rs232_enable_interrupt();
#endif
}

LONG bconmap(WORD dev)
{
#if BCONMAP_AVAILABLE
    MAPTAB *maptabptr;
    WORD old_dev = bconmap_root.mapped_device;
    WORD map_index;

    if (dev == -1)      /* return currently-mapped device number */
        return old_dev;

    if (dev == -2)      /* return pointer */
        return (LONG) &bconmap_root;

    map_index = dev - BCONMAP_START_HANDLE;
    if ((map_index < 0) || (map_index >= bconmap_root.maptabsize))
        return 0L;      /* invalid device number */

    /*
     * we first save the values of the current low-memory vectors
     * in the 'old_dev' slot of the mapping table.  this preserves
     * any changes that may have been made to them.
     */
    maptabptr = &bconmap_root.maptab[old_dev-BCONMAP_START_HANDLE];
    maptabptr->Bconstat = bconstat_vec[1];
    maptabptr->Bconin = bconin_vec[1];
    maptabptr->Bcostat = bcostat_vec[1];
    maptabptr->Bconout = bconout_vec[1];
    maptabptr->Rsconf = rsconfptr;
    maptabptr->Iorec = rs232iorecptr;

    /* now we update the low-memory vectors */
    maptabptr = &bconmap_root.maptab[map_index];
    bconstat_vec[1] = maptabptr->Bconstat;
    bconin_vec[1] = maptabptr->Bconin;
    bcostat_vec[1] = maptabptr->Bcostat;
    bconout_vec[1] = maptabptr->Bconout;
    rsconfptr = maptabptr->Rsconf;
    rs232iorecptr = maptabptr->Iorec;

    bconmap_root.mapped_device = dev;   /* update current dev in mapping table */
    return old_dev;
#else
    return 0x2c;    /* return the function opcode */
#endif  /* BCONMAP_AVAILABLE */
}
