cca	,	V_314
"check RF type here, need to be 8256\n"	,	L_1
QPNR	,	V_41
"40M, pHalData-&gt;CCKPresentAttentuation = %d\n"	,	L_37
initial_gain	,	V_299
"%s() stage: %d, step: %d, channel: %d\n"	,	L_21
BB_GLOBAL_RESET_BIT	,	V_151
dev	,	V_4
SwChnlStage	,	V_253
InitialGainOperateWorkItemCallBack	,	F_57
HT_EXTCHNL_OFFSET_UPPER	,	V_288
"Scan InitialGainBackup 0xc50 is %x\n"	,	L_40
bCckHighPower	,	V_165
"Write scan initial gain = 0x%x\n"	,	L_45
RF_PSEUDO_11N	,	V_268
Rtl819XPHY_REGArrayDTM	,	V_61
bZebra1_ChannelNum	,	V_252
atm_swbw	,	V_284
HW90_BLOCK_PHY1	,	V_143
xdagccore1	,	V_312
HW90_BLOCK_PHY0	,	V_142
delay	,	V_230
"unknown rf chip ID in %s()\n"	,	L_15
eRfOff	,	V_206
bMediaConnect	,	V_216
"20M, pHalData-&gt;CCKPresentAttentuation = %d\n"	,	L_36
rOFDM0_TRxPathEnable	,	V_203
"Scan InitialGainBackup 0xa0a is %x\n"	,	L_44
"i: %x, Rtl819xUsbPHY_REGArray[0]=%x Rtl819xUsbPHY_REGArray[1]=%x\n"	,	L_5
RF_OP_By_FW	,	V_38
usleep_range	,	F_11
cck_present_attentuation_40Mdefault	,	V_283
RF_CHANGE_BY_IPS	,	V_211
CmdID	,	V_223
RF_DATA	,	V_42
PHY_SetRF8225OfdmTxPower	,	F_40
rfHSSIPara2	,	V_33
pdwArray	,	V_44
rfHSSIPara1	,	V_91
"Default initial gain (c50=0x%x, c58=0x%x, c60=0x%x, c68=0x%x)\n"	,	L_11
RfOffReason	,	V_210
rf_type	,	V_9
Rtl8190PHY_REGArray_Table	,	V_60
RT_TRACE	,	F_10
i	,	V_2
rtl8192_phy_CheckIsLegalRFPath	,	F_3
CheckTimes	,	V_138
CmdID_WritePortUshort	,	V_248
stage	,	V_228
rtl819XRadioC_Array	,	V_191
rfTxAFE	,	V_128
"Scan InitialGainBackup 0xc68 is %x\n"	,	L_43
rtl8192_BB_Config_ParaFile	,	F_23
PHY_REG_1T2RArrayLength	,	V_65
bLSSIReadAddress	,	V_34
bitshift	,	V_19
DataAndAddr	,	V_36
rOFDM0_XBTxAFE	,	V_130
eRfOn	,	V_200
rtl8192_phy_RFConfig	,	F_34
pHalData	,	V_207
reg	,	V_18
VERSION_819xU_A	,	V_158
"SetChannelBandwidth819xUsb(): unknown Bandwidth: %#X\n"	,	L_35
CPU_GEN_BB_RST	,	V_153
xaagccore1	,	V_309
bitmask	,	V_1
"Default framesync (0x%x) = 0x%x\n"	,	L_12
WIRELESS_MODE_N_5G	,	V_260
"Unknown RFChipID: %d\n"	,	L_25
ret	,	V_6
bXBTxAGC	,	V_160
Para1	,	V_224
Para2	,	V_225
COMP_DBG	,	V_50
PHY_RF8256_Config	,	F_35
"&lt;== SwChnlCallback819xUsbWorkItem()\n"	,	L_27
TxPowerLevelCCK	,	V_183
"Rtl819XMACPHY_Array\n"	,	L_3
eRfSleep	,	V_205
bMaskByte0	,	V_302
bMaskByte1	,	V_307
rFPGA0_XCD_RFInterfaceRB	,	V_75
bMaskByte2	,	V_313
work_struct	,	V_295
"Scan BBInitialGainRestore 0xc60 is %x\n"	,	L_50
RF_8256	,	V_28
CurrentCmd	,	V_240
pPhyReg	,	V_23
framesyncC34	,	V_178
dwork	,	V_298
rFPGA0_XCD_RFInterfaceSW	,	V_72
RF_8258	,	V_195
rOFDM0_XDAGCCore2	,	V_112
rOFDM0_XDAGCCore1	,	V_107
"PHY_CheckBBRFOK(): Never Write 0x100 here!\n"	,	L_8
read_nic_word	,	F_30
"WIRELESS_MODE_G but channel&gt;14\n"	,	L_31
Rtl819XAGCTAB_ArrayDTM	,	V_63
rOFDM1_TRxPathEnable	,	V_204
ieee80211	,	V_198
rtl8192_SwChnl_WorkItem	,	F_47
"%s(): Access invalid index, please check size of the table, CmdTableIdx:%d, CmdTableSz:%d\n"	,	L_20
RfDependCmd	,	V_237
MACPHY_ArrayLength	,	V_48
COMP_CH	,	V_241
InitialGain819xUsb	,	F_55
rfRxIQImbalance	,	V_113
HW90_BLOCK_E	,	T_5
powerlevelOFDM24G	,	V_184
"IG_Backup, backup the initial gain.\n"	,	L_39
write_nic_byte	,	F_25
HAL_PRIME_CHNL_OFFSET_DONT_CARE	,	V_290
DIG_ALGO_BY_FALSE_ALARM	,	V_305
rfTxIQImbalance	,	V_123
RFChipID	,	V_208
cck_present_attentuation	,	V_275
new_offset	,	V_22
rTxAGC_Mcs15_Mcs12	,	V_172
BIT4	,	V_201
AGCTAB_ArrayLen	,	V_58
r8192_priv	,	V_7
rFPGA0_XA_RFInterfaceOE	,	V_77
framesync	,	V_176
rOFDM0_XAAGCCore2	,	V_109
channel	,	V_181
write_nic_dword	,	F_7
"20MHz"	,	L_33
UFWP	,	V_306
rtl8192_SetTxPowerLevel	,	F_38
"Scan BBInitialGainRestore 0xc58 is %x\n"	,	L_49
DefaultInitialGain	,	V_173
TO_DO_LIST	,	F_20
tmp	,	V_40
rOFDM0_XARxIQImbalance	,	V_114
rtl8192_phy_setTxPower	,	F_31
SetRFPowerStateInProgress	,	V_199
PHY_SetRF8256Bandwidth	,	F_52
"Unknown IG Operation.\n"	,	L_53
"illegal channel for Zebra 8225: %d\n"	,	L_23
PHY_REGArrayLengthDTM	,	V_57
rFPGA0_XC_HSSIParameter2	,	V_98
nCur40MhzPrimeSC	,	V_281
RF_2T4R	,	V_10
bMaskDWord	,	V_20
rFPGA0_XC_HSSIParameter1	,	V_94
BB_GLOBAL_RESET	,	V_150
rFPGA0_XD_HSSIParameter2	,	V_99
RfDependCmdCnt	,	V_239
BW_OPMODE_20MHZ	,	V_271
dm_digtable	,	V_303
CmdID_WritePortUlong	,	V_247
PreCommonCmd	,	V_231
"Write scan 0xa0a = 0x%x\n"	,	L_46
rFPGA0_XD_HSSIParameter1	,	V_95
status	,	V_148
rFPGA0_TxGainStage	,	V_90
"%s(): unknown state to set: 0x%X\n"	,	L_16
net_device	,	V_3
rOFDM0_XDTxAFE	,	V_132
msDelay	,	V_226
IG_Restore	,	V_316
rtl819XPHY_REG_1T2RArray	,	V_66
BaseBand_Config_PHY_REG	,	V_64
rtl8192_phy_checkBBAndRF	,	F_22
"Rtl819XMACPHY_Array_PG\n"	,	L_2
rOFDM1_LSTF	,	V_282
u16	,	V_249
rtl819XRadioD_Array	,	V_193
rFPGA0_XAB_RFInterfaceRB	,	V_74
RF90_PATH_A	,	V_12
rFPGA0_XA_LSSIReadBack	,	V_133
RF90_PATH_D	,	V_15
RF90_PATH_B	,	V_13
RF90_PATH_C	,	V_14
rTxAGC_Mcs07_Mcs04	,	V_170
rtl8192PhyRegArrayTable	,	V_52
RF90_PATH_MAX	,	V_251
MACPHY_Array_PGLength	,	V_46
bInHctTest	,	V_55
MCSTxPowerLevelOriginalOffset	,	V_167
eCheckItem	,	V_147
current_network	,	V_317
rtl8192_phy_configmac	,	F_18
SIFS	,	V_179
RF90_RADIO_PATH_E	,	T_3
RF_1T2R	,	V_11
Adapter	,	V_54
rOFDM0_XBRxAFE	,	V_120
mode	,	V_258
PreCommonCmdCnt	,	V_233
u32	,	T_1
rOFDM0_XATxAFE	,	V_129
rFPGA0_XB_HSSIParameter1	,	V_93
rFPGA0_XB_HSSIParameter2	,	V_97
rOFDM0_XDRxAFE	,	V_122
HT_CHANNEL_WIDTH	,	T_9
reg_u8	,	V_146
HW90_BLOCK_RF	,	V_144
rtl819XRadioA_Array	,	V_187
rOFDM0_XBRxIQImbalance	,	V_115
rtl8192_QueryBBReg	,	F_8
rfintfe	,	V_81
TxPowerLevelOFDM24G	,	V_185
rFPGA0_XAB_RFInterfaceSW	,	V_71
rfintfi	,	V_73
"WIRELESS_MODE_A but channel&lt;=14\n"	,	L_29
SwChnlInProgress	,	V_257
rtl819XMACPHY_Array	,	V_49
rtl8192_CalculateBitShift	,	F_1
pMgntInfo	,	V_209
bXtalCap	,	V_164
phy_FwRFSerialRead	,	F_14
rtl8192_phy_ConfigRFWithHeaderFile	,	F_37
"%s(), SwChnlInProgress: %d\n"	,	L_28
bcck_in_ch14	,	V_278
RadioA_ArrayLength	,	V_186
HT_CHANNEL_WIDTH_20	,	V_267
HT_CHANNEL_WIDTH_20_40	,	V_272
rCCK0_CCA	,	V_315
rOFDM0_RxDetector2	,	V_177
rOFDM0_RxDetector3	,	V_175
rFPGA0_AnalogParameter1	,	V_163
rtl8192_phy_QueryRFReg	,	F_17
rtl8192_phyConfigBB	,	F_19
rfintfo	,	V_76
rFPGA0_XD_RFInterfaceOE	,	V_80
rTxAGC_Mcs03_Mcs00	,	V_169
rfintfs	,	V_70
bCCKEn	,	V_155
BW_OPMODE	,	V_270
ConfigType	,	V_51
Rf_Mode	,	V_37
queue_delayed_work	,	F_56
POWER_DETECTION_TH	,	F_60
RF_CHANNEL_TABLE_ZEBRA	,	V_246
dwArrayLen	,	V_43
SwChnlCmd	,	T_7
rFPGA0_XB_LSSIReadBack	,	V_134
"Scan BBInitialGainRestore 0xc68 is %x\n"	,	L_51
xcagccore1	,	V_311
rFPGA0_XB_RFInterfaceOE	,	V_78
rFPGA0_AnalogParameter4	,	V_202
container_of	,	F_58
rFPGA0_XC_RFInterfaceOE	,	V_79
"PHY_RF8256_Config(): Check PHY%d Fail!!\n"	,	L_10
dm_cck_txpower_adjust	,	F_50
PHYRegDef	,	V_24
HW90_BLOCK_MAC	,	V_141
rFPGA0_XD_LSSIParameter	,	V_85
CmdID_End	,	V_243
regBwOpMode	,	V_264
rtl819XRadioB_Array	,	V_189
rTxAGC_Mcs11_Mcs08	,	V_171
initgain_backup	,	V_308
rCCK0_System	,	V_279
initialgain_operate_wq	,	V_294
COMP_RF	,	V_218
SwChnlStep	,	V_254
"error reg: %x, WriteData: %x\n"	,	L_9
CmdID_SetTxPowerLevel	,	V_242
CmdID_WritePortUchar	,	V_250
InitialGainOperateType	,	V_292
rtl8192_setBBreg	,	F_5
"set to illegal channel: %d\n"	,	L_22
rOFDM0_XDTxIQImbalance	,	V_127
COMP_SCAN	,	V_301
"illegal channel for Zebra 8256: %d\n"	,	L_24
HAL_PRIME_CHNL_OFFSET_UPPER	,	V_287
rtl8192_phy_SwChnl	,	F_48
rOFDM0_XDRxIQImbalance	,	V_117
phy_FwRFSerialWrite	,	F_15
rfAGCControl1	,	V_103
rfAGCControl2	,	V_108
"Scan InitialGainBackup 0xc60 is %x\n"	,	L_42
PHY_SetRF8225CckTxPower	,	F_39
cck_present_attentuation_20Mdefault	,	V_276
"%s(): CmdTable cannot be NULL\n"	,	L_19
LED_CTL_LINK	,	V_217
rfLSSIReadBack	,	V_25
SwChnlCmdID	,	T_8
write_nic_byte_E	,	F_27
rOFDM0_XBAGCCore1	,	V_105
rOFDM0_XBAGCCore2	,	V_110
rtl8192_phy_updateInitGain	,	F_36
BaseBand_Config_AGC_TAB	,	V_67
xbagccore1	,	V_310
rTxAGC_Rate54_24	,	V_168
rZebra1_Channel	,	V_245
AGCTAB_ArrayLengthDTM	,	V_59
u8	,	T_2
atomic_read	,	F_53
bandwidth	,	V_285
CPU_GEN	,	V_152
rFPGA0_XC_LSSIReadBack	,	V_135
bCCKSideBand	,	V_280
"IG_Restore, restore the initial gain.\n"	,	L_47
"==&gt; SwChnlCallback819xUsbWorkItem(), chan:%d\n"	,	L_26
mdelay	,	F_26
"%s()  Switch to %s bandwidth\n"	,	L_32
rFPGA0_XAB_SwitchControl	,	V_101
rf_chip	,	V_27
RT_RF_POWER_STATE	,	T_6
PHY_SetRF8256CCKTxPower	,	F_32
rtl8192_InitBBRFRegDef	,	F_21
pCmd	,	V_227
priv	,	V_8
rOFDM0_XCTxIQImbalance	,	V_126
up	,	V_255
CmdTableSz	,	V_222
write_nic_word	,	F_45
"&lt;==SetBWMode819xUsb(), %d\n"	,	L_38
PostCommonCmdCnt	,	V_236
bOFDMEn	,	V_156
"Scan BBInitialGainRestore 0xc50 is %x\n"	,	L_48
bLSSIReadBackData	,	V_26
rOFDM0_XCRxIQImbalance	,	V_116
rfSwitchControl	,	V_100
"%s(), CheckBlock: %d\n"	,	L_7
IG_Backup	,	V_300
rOFDM0_XARxAFE	,	V_119
COMP_PHY	,	V_31
RadioB_ArrayLength	,	V_188
RadioD_ArrayLength	,	V_192
bMask12Bits	,	V_39
SCAN_RX_INITIAL_GAIN	,	F_59
LED_CTL_POWER_OFF	,	V_215
WIRELESS_MODE_N_24G	,	V_263
rFPGA0_XA_HSSIParameter2	,	V_96
rFPGA0_XA_HSSIParameter1	,	V_92
"error chip id\n"	,	L_14
bResult	,	V_197
bRFMOD	,	V_273
CrystalCap	,	V_162
CheckBlock	,	V_137
rFPGA0_XCD_RFParameter	,	V_88
"Scan InitialGainBackup 0xc58 is %x\n"	,	L_41
read_nic_byte	,	F_24
rOFDM0_XCTxAFE	,	V_131
MAX_RFDEPENDCMD_CNT	,	V_238
COMP_ERR	,	V_32
rtl8192_phy_RFSerialRead	,	F_9
rFPGA0_XD_LSSIReadBack	,	V_136
AntennaTxPwDiff	,	V_159
SetBWModeInProgress	,	V_269
BB_REGISTER_DEFINITION_T	,	T_4
card_8192_version	,	V_157
rtl8192_SetRFPowerState	,	F_41
rOFDM0_XAAGCCore1	,	V_104
"40MHz"	,	L_34
PHY_SetRF8225Bandwidth	,	F_51
reg_addr	,	V_16
step	,	V_229
HT_EXTCHNL_OFFSET	,	T_10
rtl8192_phy_SetRFReg	,	F_13
AGCTAB_ArrayLength	,	V_68
rfTxGainStage	,	V_89
rtl8192_BBConfig	,	F_28
rOFDM0_XATxIQImbalance	,	V_124
CmdTableIdx	,	V_221
rTxAGC_Rate18_06	,	V_166
rtl8192_phy_getTxPower	,	F_29
work	,	V_296
priv_wq	,	V_293
delayed_work	,	V_297
dig_algorithm	,	V_304
__func__	,	V_145
Rtl8190AGCTAB_Array_Table	,	V_62
rFPGA0_XB_LSSIParameter	,	V_83
"error RF chipID(8225 or 8258) in function %s()\n"	,	L_13
cck_present_attentuation_difference	,	V_277
HT_EXTCHNL_OFFSET_LOWER	,	V_286
ieee80211_priv	,	F_4
btxpowerdata_readfromEEPORM	,	V_45
"Not support rf_chip(%x)\n"	,	L_17
rtl8192_phy_RFSerialWrite	,	F_12
eRFPowerState	,	V_196
"WIRELESS_MODE_B but channel&gt;14\n"	,	L_30
rtl8192_SetBWMode	,	F_54
"i: %x, rtl819XAGCTAB_Array[0]=%x rtl819XAGCTAB_Array[1]=%x\n"	,	L_6
COMP_SWBW	,	V_265
powerlevel	,	V_182
bLSSIReadEdge	,	V_35
rFPGA0_XCD_SwitchControl	,	V_102
RF_8225	,	V_194
rtl8192AgcTabArrayTable	,	V_53
udelay	,	F_16
RfReg0Value	,	V_29
rtl8192_phy_FinishSwChnlNow	,	F_46
chan	,	V_256
MAX_POSTCMD_CNT	,	V_235
data	,	V_17
rOFDM0_XCAGCCore2	,	V_111
HalFunc	,	V_212
"Rtl8190MACPHY_Array[0]=%x Rtl8190MACPHY_Array[1]=%x Rtl8190MACPHY_Array[2]=%x\n"	,	L_4
rtl819XAGCTAB_Array	,	V_69
rOFDM0_XCAGCCore1	,	V_106
PHY_REGArrayLen	,	V_56
bXCTxAGC	,	V_161
MAX_PRECMD_CNT	,	V_232
rtl819XMACPHY_Array_PG	,	V_47
rOFDM0_XCRxAFE	,	V_121
LedControlHandler	,	V_213
WriteData	,	V_140
rFPGA0_XC_LSSIParameter	,	V_84
PHY_SetRF8256OFDMTxPower	,	F_33
rFPGA0_RFMOD	,	V_154
offset	,	V_21
"Scan BBInitialGainRestore 0xa0a is %x\n"	,	L_52
rfRxAFE	,	V_118
rf3wireOffset	,	V_30
"%s(): Unknown RF type\n"	,	L_18
PostCommonCmd	,	V_234
ffs	,	F_2
CmdTable	,	V_220
CmdID_RF_WriteReg	,	V_244
WIRELESS_MODE_G	,	V_262
IsLegalChannel	,	F_44
WIRELESS_MODE_B	,	V_261
WIRELESS_MODE_A	,	V_259
RadioC_ArrayLength	,	V_190
rfLSSI_Select	,	V_86
WriteAddr	,	V_139
COMP_INIT	,	V_174
rtl8192_phy_SwChnlStepByStep	,	F_43
SifsTime	,	V_180
Operation	,	V_291
rFPGA0_XA_LSSIParameter	,	V_82
reg_u32	,	V_149
HAL_PRIME_CHNL_OFFSET_LOWER	,	V_289
rFPGA0_XAB_RFParameter	,	V_87
rFPGA1_RFMOD	,	V_274
rOFDM0_XBTxIQImbalance	,	V_125
eRFPath	,	V_5
rtl8192_SetBWModeWorkItem	,	F_49
LED_CTL_NO_LINK	,	V_214
read_nic_dword	,	F_6
DBG_LOUD	,	V_219
CurrentChannelBW	,	V_266
rtl8192_phy_SetSwChnlCmdArray	,	F_42
