Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Oct 01 14:02:46 2016
| Host         : DESKTOP-4Q1GBRI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab1_control_sets_placed.rpt
| Design       : lab1
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    17 |
| Unused register locations in slices containing registers |    71 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            5 |
| No           | No                    | Yes                    |              62 |           22 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              72 |           19 |
| Yes          | No                    | Yes                    |               4 |            1 |
| Yes          | Yes                   | No                     |              47 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+-----------------------------+-----------------------------+------------------+----------------+
|     Clock Signal     |        Enable Signal        |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+----------------------+-----------------------------+-----------------------------+------------------+----------------+
|  clk_div             |                             | BTNU_IBUF                   |                1 |              1 |
|  vga_clk_BUFG        | sdc/cs10_out                |                             |                1 |              1 |
|  vga_clk_BUFG        | sdc/recv_data[0]_i_1_n_0    |                             |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG |                             |                             |                1 |              2 |
|  CLK100MHZ_IBUF_BUFG | count[3]_i_1_n_0            | BTNU_IBUF                   |                1 |              4 |
|  vga_clk_BUFG        | sdc/bit_counter[7]_i_1_n_0  | sdc/bit_counter[9]_i_1_n_0  |                2 |              4 |
|  vga_clk_BUFG        | sdc/cmd_out[47]_i_1_n_0     | sdc/cmd_out[6]_i_1_n_0      |                1 |              4 |
|  vga_clk_BUFG        | sdc/return_state[4]_i_1_n_0 |                             |                2 |              5 |
|  vga_clk_BUFG        | sdc/state[4]_i_1_n_0        | BTNU_IBUF                   |                3 |              5 |
|  vga_clk_BUFG        |                             |                             |                4 |              6 |
|  vga_clk_BUFG        | sdc/bit_counter[7]_i_1_n_0  |                             |                2 |              6 |
|  vga_clk_BUFG        | sdc/byte_counter[8]_i_2_n_0 | sdc/byte_counter[8]_i_1_n_0 |                3 |              7 |
|  vga_clk_BUFG        | sdc/data_sig[7]_i_1_n_0     |                             |                1 |              7 |
|  CLK100MHZ_IBUF_BUFG |                             | BTNU_IBUF                   |                9 |             27 |
|  vga_clk_BUFG        | sdc/boot_counter[0]_i_1_n_0 | BTNU_IBUF                   |                7 |             27 |
|  vga_clk_BUFG        |                             | BTNU_IBUF                   |               12 |             34 |
|  vga_clk_BUFG        | sdc/cmd_out[47]_i_1_n_0     |                             |               12 |             52 |
+----------------------+-----------------------------+-----------------------------+------------------+----------------+


