
*** Running vivado
    with args -log Wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Wrapper.tcl -notrace



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Wrapper.tcl -notrace
Command: link_design -top Wrapper -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1014.238 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/ayhon/ECE350/ece350-32bit-cpu/vivado/vivado.srcs/constrs_1/imports/lab-3-master/master.xdc]
Finished Parsing XDC File [C:/Users/ayhon/ECE350/ece350-32bit-cpu/vivado/vivado.srcs/constrs_1/imports/lab-3-master/master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1014.238 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1014.238 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.683 . Memory (MB): peak = 1014.238 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1ac5a834a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1317.703 ; gain = 303.465

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 172 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 25f02636b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.164 . Memory (MB): peak = 1523.043 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 229bd17d2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.254 . Memory (MB): peak = 1523.043 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 92 cells and removed 184 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 26a6ea4f2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.338 . Memory (MB): peak = 1523.043 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 26a6ea4f2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.395 . Memory (MB): peak = 1523.043 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 26a6ea4f2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.440 . Memory (MB): peak = 1523.043 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 26a6ea4f2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.458 . Memory (MB): peak = 1523.043 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |              92  |             184  |                                              0  |
|  Sweep                        |               0  |               2  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1523.043 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 242999457

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.481 . Memory (MB): peak = 1523.043 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 242999457

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1603.828 ; gain = 0.000
Ending Power Optimization Task | Checksum: 242999457

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.569 . Memory (MB): peak = 1603.828 ; gain = 80.785

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 242999457

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1603.828 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1603.828 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 242999457

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1603.828 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1603.828 ; gain = 589.590
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1603.828 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ayhon/ECE350/ece350-cpu/vivado/cpu-project/cpu-project.runs/impl_1/Wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Wrapper_drc_opted.rpt -pb Wrapper_drc_opted.pb -rpx Wrapper_drc_opted.rpx
Command: report_drc -file Wrapper_drc_opted.rpt -pb Wrapper_drc_opted.pb -rpx Wrapper_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/ayhon/ECE350/ece350-cpu/vivado/cpu-project/cpu-project.runs/impl_1/Wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InstMem/dataOut_reg has an input control pin InstMem/dataOut_reg/ADDRARDADDR[10] (net: InstMem/insn_mem[7]) which is driven by a register (CPU/fetch_stage/program_counter/PC_reg/flip_flop[7]/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InstMem/dataOut_reg has an input control pin InstMem/dataOut_reg/ADDRARDADDR[11] (net: InstMem/insn_mem[8]) which is driven by a register (CPU/fetch_stage/program_counter/PC_reg/flip_flop[8]/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InstMem/dataOut_reg has an input control pin InstMem/dataOut_reg/ADDRARDADDR[12] (net: InstMem/insn_mem[9]) which is driven by a register (CPU/fetch_stage/program_counter/PC_reg/flip_flop[9]/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InstMem/dataOut_reg has an input control pin InstMem/dataOut_reg/ADDRARDADDR[13] (net: InstMem/insn_mem[10]) which is driven by a register (CPU/fetch_stage/program_counter/PC_reg/flip_flop[10]/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InstMem/dataOut_reg has an input control pin InstMem/dataOut_reg/ADDRARDADDR[14] (net: InstMem/insn_mem[11]) which is driven by a register (CPU/fetch_stage/program_counter/PC_reg/flip_flop[11]/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InstMem/dataOut_reg has an input control pin InstMem/dataOut_reg/ADDRARDADDR[3] (net: InstMem/insn_mem[0]) which is driven by a register (CPU/fetch_stage/program_counter/PC_reg/flip_flop[0]/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InstMem/dataOut_reg has an input control pin InstMem/dataOut_reg/ADDRARDADDR[4] (net: InstMem/insn_mem[1]) which is driven by a register (CPU/fetch_stage/program_counter/PC_reg/flip_flop[1]/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InstMem/dataOut_reg has an input control pin InstMem/dataOut_reg/ADDRARDADDR[5] (net: InstMem/insn_mem[2]) which is driven by a register (CPU/fetch_stage/program_counter/PC_reg/flip_flop[2]/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InstMem/dataOut_reg has an input control pin InstMem/dataOut_reg/ADDRARDADDR[6] (net: InstMem/insn_mem[3]) which is driven by a register (CPU/fetch_stage/program_counter/PC_reg/flip_flop[3]/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InstMem/dataOut_reg has an input control pin InstMem/dataOut_reg/ADDRARDADDR[7] (net: InstMem/insn_mem[4]) which is driven by a register (CPU/fetch_stage/program_counter/PC_reg/flip_flop[4]/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InstMem/dataOut_reg has an input control pin InstMem/dataOut_reg/ADDRARDADDR[8] (net: InstMem/insn_mem[5]) which is driven by a register (CPU/fetch_stage/program_counter/PC_reg/flip_flop[5]/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InstMem/dataOut_reg has an input control pin InstMem/dataOut_reg/ADDRARDADDR[9] (net: InstMem/insn_mem[6]) which is driven by a register (CPU/fetch_stage/program_counter/PC_reg/flip_flop[6]/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 12 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1603.828 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17f4cc6c4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1603.828 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1603.828 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 98fad7a4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.647 . Memory (MB): peak = 1603.828 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 11c074074

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.993 . Memory (MB): peak = 1603.828 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 11c074074

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.997 . Memory (MB): peak = 1603.828 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 11c074074

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1603.828 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1278c610b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1603.828 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 19 LUTNM shape to break, 127 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 6, two critical 13, total 19, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 69 nets or cells. Created 19 new cells, deleted 50 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1603.828 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           19  |             50  |                    69  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           19  |             50  |                    69  |           0  |           8  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 13aaddac0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1603.828 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 21a7527e7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1603.828 ; gain = 0.000
Phase 2 Global Placement | Checksum: 21a7527e7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1603.828 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1687a3327

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1603.828 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 194a81c5b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1603.828 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ff0d9ba5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1603.828 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 21cac21b9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1603.828 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1599ec935

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1603.828 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 17a501c67

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1603.828 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: ecd5a179

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1603.828 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1478dd9af

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1603.828 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 16b461761

Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1603.828 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 16b461761

Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1603.828 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c0f8f6f6

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.856 | TNS=-221.831 |
Phase 1 Physical Synthesis Initialization | Checksum: 1d2924f82

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1603.828 ; gain = 0.000
INFO: [Place 46-33] Processed net RegisterFile/genblk2[31].set_reg/flip_flop[31]/resetIn, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 217ba7f18

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.145 . Memory (MB): peak = 1603.828 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c0f8f6f6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1603.828 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-5.027. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 17e835eec

Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1603.828 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 17e835eec

Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1603.828 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17e835eec

Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1603.828 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 17e835eec

Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1603.828 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1603.828 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1b0b2f4ad

Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1603.828 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b0b2f4ad

Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1603.828 ; gain = 0.000
Ending Placer Task | Checksum: 11b2ff781

Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1603.828 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1603.828 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.171 . Memory (MB): peak = 1603.828 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ayhon/ECE350/ece350-cpu/vivado/cpu-project/cpu-project.runs/impl_1/Wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1603.828 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Wrapper_utilization_placed.rpt -pb Wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1603.828 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1603.828 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.027 | TNS=-166.316 |
Phase 1 Physical Synthesis Initialization | Checksum: 1ccde0ce1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.909 . Memory (MB): peak = 1603.828 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.027 | TNS=-166.316 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1ccde0ce1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.921 . Memory (MB): peak = 1603.828 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.027 | TNS=-166.316 |
INFO: [Physopt 32-702] Processed net CPU/XM_errorReg/flip_flop/XM_exceptionOut. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[10]/latchedMultiplierDivisor[0].  Did not re-place instance CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[10]/q_reg
INFO: [Physopt 32-572] Net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[10]/latchedMultiplierDivisor[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[10]/latchedMultiplierDivisor[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[2]/q_i_3__5_n_0.  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[2]/q_i_3__5
INFO: [Physopt 32-735] Processed net CPU/multDiv/division/afterShift/flip_flop[2]/q_i_3__5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.894 | TNS=-166.183 |
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[2]/q_i_3__5_n_0.  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[2]/q_i_3__5
INFO: [Physopt 32-702] Processed net CPU/multDiv/division/afterShift/flip_flop[2]/q_i_3__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[17]/q_reg_1.  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[17]/q_i_10__1
INFO: [Physopt 32-702] Processed net CPU/multDiv/division/afterShift/flip_flop[17]/q_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[15]/q_reg_2[1].  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[15]/q_i_2__23
INFO: [Physopt 32-572] Net CPU/multDiv/division/afterShift/flip_flop[15]/q_reg_2[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net CPU/multDiv/division/afterShift/flip_flop[15]/q_reg_2[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[15]/q_i_4__68_n_0.  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[15]/q_i_4__68
INFO: [Physopt 32-710] Processed net CPU/multDiv/division/afterShift/flip_flop[15]/q_reg_2[1]. Critical path length was reduced through logic transformation on cell CPU/multDiv/division/afterShift/flip_flop[15]/q_i_2__23_comp.
INFO: [Physopt 32-735] Processed net CPU/multDiv/division/afterShift/flip_flop[15]/q_i_4__68_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.840 | TNS=-165.961 |
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[17]/q_i_22_n_0.  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[17]/q_i_22
INFO: [Physopt 32-710] Processed net CPU/multDiv/division/afterShift/flip_flop[17]/q_reg_1. Critical path length was reduced through logic transformation on cell CPU/multDiv/division/afterShift/flip_flop[17]/q_i_10__1_comp.
INFO: [Physopt 32-735] Processed net CPU/multDiv/division/afterShift/flip_flop[17]/q_i_22_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.823 | TNS=-165.944 |
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[2]/q_i_8__1_n_0.  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[2]/q_i_8__1
INFO: [Physopt 32-702] Processed net CPU/multDiv/division/afterShift/flip_flop[2]/q_i_8__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[2]/q_reg_2[0].  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[2]/q_i_2__13
INFO: [Physopt 32-572] Net CPU/multDiv/division/afterShift/flip_flop[2]/q_reg_2[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net CPU/multDiv/division/afterShift/flip_flop[2]/q_reg_2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[2]/q_i_4__3_n_0.  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[2]/q_i_4__3
INFO: [Physopt 32-710] Processed net CPU/multDiv/division/afterShift/flip_flop[2]/q_reg_2[0]. Critical path length was reduced through logic transformation on cell CPU/multDiv/division/afterShift/flip_flop[2]/q_i_2__13_comp.
INFO: [Physopt 32-735] Processed net CPU/multDiv/division/afterShift/flip_flop[2]/q_i_4__3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.800 | TNS=-165.567 |
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[23]/multDivResult[0].  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[23]/q_i_23
INFO: [Physopt 32-702] Processed net CPU/multDiv/division/afterShift/flip_flop[23]/multDivResult[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[23]/q_i_41_n_0.  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[23]/q_i_41
INFO: [Physopt 32-710] Processed net CPU/multDiv/division/afterShift/flip_flop[23]/multDivResult[0]. Critical path length was reduced through logic transformation on cell CPU/multDiv/division/afterShift/flip_flop[23]/q_i_23_comp.
INFO: [Physopt 32-735] Processed net CPU/multDiv/division/afterShift/flip_flop[23]/q_i_41_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.793 | TNS=-165.560 |
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[2]/q_i_9__1_n_0.  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[2]/q_i_9__1
INFO: [Physopt 32-702] Processed net CPU/multDiv/division/afterShift/flip_flop[2]/q_i_9__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[24]/q_reg_2.  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[24]/q_i_20
INFO: [Physopt 32-702] Processed net CPU/multDiv/division/afterShift/flip_flop[24]/q_reg_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[24]/multDivResult[24].  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[24]/q_i_36
INFO: [Physopt 32-702] Processed net CPU/multDiv/division/afterShift/flip_flop[24]/multDivResult[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[27]/q_reg_7.  Did not re-place instance CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[27]/q_i_35
INFO: [Physopt 32-710] Processed net CPU/multDiv/division/afterShift/flip_flop[24]/multDivResult[24]. Critical path length was reduced through logic transformation on cell CPU/multDiv/division/afterShift/flip_flop[24]/q_i_36_comp.
INFO: [Physopt 32-735] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[27]/q_reg_7. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.753 | TNS=-165.520 |
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[22]/q_reg_0[0].  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[22]/q_i_2__28
INFO: [Physopt 32-710] Processed net CPU/multDiv/division/afterShift/flip_flop[17]/q_reg_1. Critical path length was reduced through logic transformation on cell CPU/multDiv/division/afterShift/flip_flop[17]/q_i_10__1_comp_1.
INFO: [Physopt 32-735] Processed net CPU/multDiv/division/afterShift/flip_flop[22]/q_reg_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.733 | TNS=-165.489 |
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[16]/q_reg_2.  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[16]/q_i_4__6
INFO: [Physopt 32-710] Processed net CPU/multDiv/division/afterShift/flip_flop[17]/q_reg_1. Critical path length was reduced through logic transformation on cell CPU/multDiv/division/afterShift/flip_flop[17]/q_i_10__1_comp.
INFO: [Physopt 32-735] Processed net CPU/multDiv/division/afterShift/flip_flop[16]/q_reg_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.727 | TNS=-165.498 |
INFO: [Physopt 32-572] Net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[24]/q_reg_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[24]/q_reg_2.  Did not re-place instance CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[24]/q_i_4__10
INFO: [Physopt 32-710] Processed net CPU/multDiv/division/afterShift/flip_flop[15]/q_reg_2[1]. Critical path length was reduced through logic transformation on cell CPU/multDiv/division/afterShift/flip_flop[15]/q_i_2__23_comp_1.
INFO: [Physopt 32-735] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[24]/q_reg_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.727 | TNS=-165.129 |
INFO: [Physopt 32-572] Net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[24]/q_reg_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[24]/q_reg_2.  Did not re-place instance CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[24]/q_i_4__10
INFO: [Physopt 32-710] Processed net CPU/multDiv/division/afterShift/flip_flop[23]/multDivResult[0]. Critical path length was reduced through logic transformation on cell CPU/multDiv/division/afterShift/flip_flop[23]/q_i_23_comp_1.
INFO: [Physopt 32-735] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[24]/q_reg_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.682 | TNS=-165.283 |
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[31]/q_reg_0.  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[31]/q_i_11__1
INFO: [Physopt 32-710] Processed net CPU/multDiv/division/afterShift/flip_flop[2]/q_i_3__5_n_0. Critical path length was reduced through logic transformation on cell CPU/multDiv/division/afterShift/flip_flop[2]/q_i_3__5_comp.
INFO: [Physopt 32-735] Processed net CPU/multDiv/division/afterShift/flip_flop[31]/q_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.672 | TNS=-165.273 |
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[4]/q_reg_2.  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[4]/q_i_19__1
INFO: [Physopt 32-702] Processed net CPU/multDiv/division/afterShift/flip_flop[4]/q_reg_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[4]/q_reg_1.  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[4]/q_i_4__66
INFO: [Physopt 32-710] Processed net CPU/multDiv/division/afterShift/flip_flop[4]/q_reg_2. Critical path length was reduced through logic transformation on cell CPU/multDiv/division/afterShift/flip_flop[4]/q_i_19__1_comp.
INFO: [Physopt 32-735] Processed net CPU/multDiv/division/afterShift/flip_flop[4]/q_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.658 | TNS=-165.277 |
INFO: [Physopt 32-81] Processed net CPU/multDiv/multiplication/afterShift/flip_flop[2]/productAfterShift_0[0]. Replicated 4 times.
INFO: [Physopt 32-735] Processed net CPU/multDiv/multiplication/afterShift/flip_flop[2]/productAfterShift_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.658 | TNS=-165.277 |
INFO: [Physopt 32-662] Processed net CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_reg_18.  Did not re-place instance CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_i_4__8
INFO: [Physopt 32-735] Processed net CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_reg_18. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.642 | TNS=-165.261 |
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[25]/q_reg_1[0].  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[25]/q_i_2__131
INFO: [Physopt 32-572] Net CPU/multDiv/division/afterShift/flip_flop[25]/q_reg_1[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net CPU/multDiv/division/afterShift/flip_flop[25]/q_reg_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[24]/q_reg_1.  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[24]/q_i_4__69
INFO: [Physopt 32-710] Processed net CPU/multDiv/division/afterShift/flip_flop[25]/q_reg_1[0]. Critical path length was reduced through logic transformation on cell CPU/multDiv/division/afterShift/flip_flop[25]/q_i_2__131_comp.
INFO: [Physopt 32-735] Processed net CPU/multDiv/division/afterShift/flip_flop[24]/q_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.624 | TNS=-164.947 |
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[16]/q_reg_1[0].  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[16]/q_i_2__25
INFO: [Physopt 32-572] Net CPU/multDiv/division/afterShift/flip_flop[16]/q_reg_1[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net CPU/multDiv/division/afterShift/flip_flop[16]/q_reg_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[16]/q_reg_2.  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[16]/q_i_4__6
INFO: [Physopt 32-710] Processed net CPU/multDiv/division/afterShift/flip_flop[16]/q_reg_1[0]. Critical path length was reduced through logic transformation on cell CPU/multDiv/division/afterShift/flip_flop[16]/q_i_2__25_comp.
INFO: [Physopt 32-735] Processed net CPU/multDiv/division/afterShift/flip_flop[16]/q_reg_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.604 | TNS=-164.356 |
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[14]/q_reg_1.  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[14]/q_i_37
INFO: [Physopt 32-710] Processed net CPU/multDiv/division/afterShift/flip_flop[24]/q_reg_2. Critical path length was reduced through logic transformation on cell CPU/multDiv/division/afterShift/flip_flop[24]/q_i_20_comp.
INFO: [Physopt 32-735] Processed net CPU/multDiv/division/afterShift/flip_flop[14]/q_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.603 | TNS=-164.355 |
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[2]/q_reg_2[1].  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[2]/q_i_2__17
INFO: [Physopt 32-572] Net CPU/multDiv/division/afterShift/flip_flop[2]/q_reg_2[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net CPU/multDiv/division/afterShift/flip_flop[2]/q_reg_2[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[2]/q_reg_3.  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[2]/q_i_4__4
INFO: [Physopt 32-710] Processed net CPU/multDiv/division/afterShift/flip_flop[2]/q_reg_2[1]. Critical path length was reduced through logic transformation on cell CPU/multDiv/division/afterShift/flip_flop[2]/q_i_2__17_comp.
INFO: [Physopt 32-735] Processed net CPU/multDiv/division/afterShift/flip_flop[2]/q_reg_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.603 | TNS=-164.065 |
INFO: [Physopt 32-572] Net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[24]/q_reg_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[24]/q_reg_2.  Did not re-place instance CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[24]/q_i_4__10
INFO: [Physopt 32-710] Processed net CPU/multDiv/division/afterShift/flip_flop[24]/q_reg_2. Critical path length was reduced through logic transformation on cell CPU/multDiv/division/afterShift/flip_flop[24]/q_i_20_comp_1.
INFO: [Physopt 32-735] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[24]/q_reg_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.602 | TNS=-164.230 |
INFO: [Physopt 32-663] Processed net CPU/multDiv/multiplication/afterShift/flip_flop[38]/q_reg_0[0].  Re-placed instance CPU/multDiv/multiplication/afterShift/flip_flop[38]/q_reg
INFO: [Physopt 32-735] Processed net CPU/multDiv/multiplication/afterShift/flip_flop[38]/q_reg_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.601 | TNS=-164.229 |
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[11]/q_reg_1.  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[11]/q_i_12__0
INFO: [Physopt 32-702] Processed net CPU/multDiv/division/afterShift/flip_flop[11]/q_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[8]/q_reg_1[0].  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[8]/q_i_2__18
INFO: [Physopt 32-572] Net CPU/multDiv/division/afterShift/flip_flop[8]/q_reg_1[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net CPU/multDiv/division/afterShift/flip_flop[8]/q_reg_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[8]/q_i_5__63_n_0.  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[8]/q_i_5__63
INFO: [Physopt 32-710] Processed net CPU/multDiv/division/afterShift/flip_flop[8]/q_reg_1[0]. Critical path length was reduced through logic transformation on cell CPU/multDiv/division/afterShift/flip_flop[8]/q_i_2__18_comp.
INFO: [Physopt 32-735] Processed net CPU/multDiv/division/afterShift/flip_flop[8]/q_i_5__63_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.588 | TNS=-164.178 |
INFO: [Physopt 32-663] Processed net CPU/multDiv/division/afterShift/flip_flop[31]/q_reg_0.  Re-placed instance CPU/multDiv/division/afterShift/flip_flop[31]/q_i_11__1_comp
INFO: [Physopt 32-735] Processed net CPU/multDiv/division/afterShift/flip_flop[31]/q_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.563 | TNS=-164.153 |
INFO: [Physopt 32-572] Net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[24]/q_reg_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[24]/q_reg_2.  Did not re-place instance CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[24]/q_i_4__10
INFO: [Physopt 32-710] Processed net CPU/multDiv/division/afterShift/flip_flop[8]/q_reg_1[0]. Critical path length was reduced through logic transformation on cell CPU/multDiv/division/afterShift/flip_flop[8]/q_i_2__18_comp_1.
INFO: [Physopt 32-735] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[24]/q_reg_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.563 | TNS=-163.491 |
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[29]/q_reg_0[0].  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[29]/q_i_2__31
INFO: [Physopt 32-572] Net CPU/multDiv/division/afterShift/flip_flop[29]/q_reg_0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net CPU/multDiv/division/afterShift/flip_flop[29]/q_reg_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[28]/q_reg_0.  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[28]/q_i_6__40
INFO: [Physopt 32-710] Processed net CPU/multDiv/division/afterShift/flip_flop[29]/q_reg_0[0]. Critical path length was reduced through logic transformation on cell CPU/multDiv/division/afterShift/flip_flop[29]/q_i_2__31_comp.
INFO: [Physopt 32-735] Processed net CPU/multDiv/division/afterShift/flip_flop[28]/q_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.561 | TNS=-162.926 |
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[3]/q_reg_1[0].  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[3]/q_i_2__12
INFO: [Physopt 32-710] Processed net CPU/multDiv/division/afterShift/flip_flop[4]/q_reg_2. Critical path length was reduced through logic transformation on cell CPU/multDiv/division/afterShift/flip_flop[4]/q_i_19__1_comp_1.
INFO: [Physopt 32-735] Processed net CPU/multDiv/division/afterShift/flip_flop[3]/q_reg_1[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.538 | TNS=-162.892 |
INFO: [Physopt 32-662] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_reg_36.  Did not re-place instance CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_21
INFO: [Physopt 32-702] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_reg_36. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/multDivResult[2].  Did not re-place instance CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_40
INFO: [Physopt 32-702] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/multDivResult[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[27]/q_reg_6.  Did not re-place instance CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[27]/q_i_53
INFO: [Physopt 32-710] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/multDivResult[2]. Critical path length was reduced through logic transformation on cell CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_40_comp.
INFO: [Physopt 32-735] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[27]/q_reg_6. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.536 | TNS=-162.893 |
INFO: [Physopt 32-662] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_reg_37[0].  Did not re-place instance CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_2__10
INFO: [Physopt 32-572] Net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_reg_37[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_reg_37[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[24]/q_reg_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[24]/q_reg_2.  Did not re-place instance CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[24]/q_i_4__10
INFO: [Physopt 32-710] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_reg_37[0]. Critical path length was reduced through logic transformation on cell CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_2__10_comp.
INFO: [Physopt 32-735] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[24]/q_reg_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.520 | TNS=-162.507 |
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[31]/q_reg_0.  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[31]/q_i_11__1_comp
INFO: [Physopt 32-735] Processed net CPU/multDiv/division/afterShift/flip_flop[31]/q_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.518 | TNS=-162.505 |
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[15]/q_reg_2[0].  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[15]/q_i_2__22
INFO: [Physopt 32-81] Processed net CPU/multDiv/division/afterShift/flip_flop[15]/q_reg_2[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net CPU/multDiv/division/afterShift/flip_flop[15]/q_reg_2[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.516 | TNS=-162.503 |
INFO: [Physopt 32-572] Net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[24]/q_reg_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[24]/q_reg_2.  Did not re-place instance CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[24]/q_i_4__10
INFO: [Physopt 32-710] Processed net CPU/multDiv/division/afterShift/flip_flop[4]/q_reg_2. Critical path length was reduced through logic transformation on cell CPU/multDiv/division/afterShift/flip_flop[4]/q_i_19__1_comp.
INFO: [Physopt 32-735] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[24]/q_reg_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.513 | TNS=-162.568 |
INFO: [Physopt 32-572] Net CPU/multDiv/multiplication/afterShift/flip_flop[2]/productAfterShift_0[0]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net CPU/multDiv/multiplication/afterShift/flip_flop[2]/productAfterShift_0[0]_repN.  Did not re-place instance CPU/multDiv/multiplication/afterShift/flip_flop[2]/q_reg_replica
INFO: [Physopt 32-702] Processed net CPU/multDiv/multiplication/afterShift/flip_flop[2]/productAfterShift_0[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_reg_18.  Did not re-place instance CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_i_4__8
INFO: [Physopt 32-702] Processed net CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_reg_18. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_i_14__4_n_0.  Did not re-place instance CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_i_14__4
INFO: [Physopt 32-735] Processed net CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_i_14__4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.504 | TNS=-162.559 |
INFO: [Physopt 32-572] Net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[24]/q_reg_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[24]/q_reg_2.  Did not re-place instance CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[24]/q_i_4__10
INFO: [Physopt 32-710] Processed net CPU/multDiv/division/afterShift/flip_flop[2]/q_reg_2[0]. Critical path length was reduced through logic transformation on cell CPU/multDiv/division/afterShift/flip_flop[2]/q_i_2__13_comp_1.
INFO: [Physopt 32-735] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[24]/q_reg_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.497 | TNS=-161.933 |
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[31]/q_reg_0.  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[31]/q_i_11__1_comp
INFO: [Physopt 32-702] Processed net CPU/multDiv/division/afterShift/flip_flop[31]/q_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[20]/q_reg_2[0].  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[20]/q_i_2__24
INFO: [Physopt 32-572] Net CPU/multDiv/division/afterShift/flip_flop[20]/q_reg_2[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net CPU/multDiv/division/afterShift/flip_flop[20]/q_reg_2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[16]/q_reg_2.  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[16]/q_i_4__6
INFO: [Physopt 32-710] Processed net CPU/multDiv/division/afterShift/flip_flop[20]/q_reg_2[0]. Critical path length was reduced through logic transformation on cell CPU/multDiv/division/afterShift/flip_flop[20]/q_i_2__24_comp.
INFO: [Physopt 32-735] Processed net CPU/multDiv/division/afterShift/flip_flop[16]/q_reg_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.493 | TNS=-161.514 |
INFO: [Physopt 32-662] Processed net CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_i_15__3_n_0.  Did not re-place instance CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_i_15__3
INFO: [Physopt 32-735] Processed net CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_i_15__3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.478 | TNS=-161.499 |
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[3]/q_reg_2.  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[3]/q_i_38
INFO: [Physopt 32-710] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_reg_36. Critical path length was reduced through logic transformation on cell CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_21_comp.
INFO: [Physopt 32-735] Processed net CPU/multDiv/division/afterShift/flip_flop[3]/q_reg_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.444 | TNS=-161.465 |
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[11]/multDivResult[12].  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[11]/q_i_25
INFO: [Physopt 32-702] Processed net CPU/multDiv/division/afterShift/flip_flop[11]/multDivResult[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[11]/q_i_43_n_0.  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[11]/q_i_43
INFO: [Physopt 32-710] Processed net CPU/multDiv/division/afterShift/flip_flop[11]/multDivResult[12]. Critical path length was reduced through logic transformation on cell CPU/multDiv/division/afterShift/flip_flop[11]/q_i_25_comp.
INFO: [Physopt 32-735] Processed net CPU/multDiv/division/afterShift/flip_flop[11]/q_i_43_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.433 | TNS=-161.454 |
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[26]/q_reg_1[0].  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[26]/q_i_2__30
INFO: [Physopt 32-572] Net CPU/multDiv/division/afterShift/flip_flop[26]/q_reg_1[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net CPU/multDiv/division/afterShift/flip_flop[26]/q_reg_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[24]/q_reg_1.  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[24]/q_i_4__69
INFO: [Physopt 32-710] Processed net CPU/multDiv/division/afterShift/flip_flop[26]/q_reg_1[0]. Critical path length was reduced through logic transformation on cell CPU/multDiv/division/afterShift/flip_flop[26]/q_i_2__30_comp.
INFO: [Physopt 32-735] Processed net CPU/multDiv/division/afterShift/flip_flop[24]/q_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.423 | TNS=-161.146 |
INFO: [Physopt 32-662] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[27]/q_reg_6_repN.  Did not re-place instance CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[27]/q_i_53_comp_1
INFO: [Physopt 32-702] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[27]/q_reg_6_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[28]/q_reg_15 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[28]/q_reg_15.  Did not re-place instance CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[28]/q_i_6__7
INFO: [Physopt 32-572] Net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[28]/q_reg_15 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[28]/q_reg_15. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[28]/q_i_13__3_n_0.  Did not re-place instance CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[28]/q_i_13__3
INFO: [Physopt 32-702] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[28]/q_i_13__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[28]/q_i_2__61_n_0.  Re-placed instance CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[28]/q_i_2__61
INFO: [Physopt 32-735] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[28]/q_i_2__61_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.420 | TNS=-161.077 |
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[11]/q_reg_2[0].  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[11]/q_i_2__19
INFO: [Physopt 32-572] Net CPU/multDiv/division/afterShift/flip_flop[11]/q_reg_2[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net CPU/multDiv/division/afterShift/flip_flop[11]/q_reg_2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[2]/q_reg_3.  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[2]/q_i_4__4
INFO: [Physopt 32-710] Processed net CPU/multDiv/division/afterShift/flip_flop[11]/q_reg_2[0]. Critical path length was reduced through logic transformation on cell CPU/multDiv/division/afterShift/flip_flop[11]/q_i_2__19_comp.
INFO: [Physopt 32-735] Processed net CPU/multDiv/division/afterShift/flip_flop[2]/q_reg_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.412 | TNS=-160.642 |
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[2]/q_reg_2[2].  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[2]/q_i_2__21
INFO: [Physopt 32-572] Net CPU/multDiv/division/afterShift/flip_flop[2]/q_reg_2[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net CPU/multDiv/division/afterShift/flip_flop[2]/q_reg_2[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[2]/q_i_4__5_n_0.  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[2]/q_i_4__5
INFO: [Physopt 32-710] Processed net CPU/multDiv/division/afterShift/flip_flop[2]/q_reg_2[2]. Critical path length was reduced through logic transformation on cell CPU/multDiv/division/afterShift/flip_flop[2]/q_i_2__21_comp.
INFO: [Physopt 32-735] Processed net CPU/multDiv/division/afterShift/flip_flop[2]/q_i_4__5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.400 | TNS=-160.452 |
INFO: [Physopt 32-663] Processed net CPU/multDiv/division/afterShift/flip_flop[7]/q_reg_1[0].  Re-placed instance CPU/multDiv/division/afterShift/flip_flop[7]/q_i_2__133
INFO: [Physopt 32-735] Processed net CPU/multDiv/division/afterShift/flip_flop[7]/q_reg_1[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.399 | TNS=-160.372 |
INFO: [Physopt 32-662] Processed net CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_i_14__4_n_0.  Did not re-place instance CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_i_14__4
INFO: [Physopt 32-702] Processed net CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_i_14__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_i_26_n_0.  Re-placed instance CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_i_26
INFO: [Physopt 32-735] Processed net CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_i_26_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.396 | TNS=-160.369 |
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[27]/q_reg_1[0].  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[27]/q_i_2__35
INFO: [Physopt 32-572] Net CPU/multDiv/division/afterShift/flip_flop[27]/q_reg_1[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net CPU/multDiv/division/afterShift/flip_flop[27]/q_reg_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[24]/q_reg_1.  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[24]/q_i_4__69
INFO: [Physopt 32-710] Processed net CPU/multDiv/division/afterShift/flip_flop[27]/q_reg_1[0]. Critical path length was reduced through logic transformation on cell CPU/multDiv/division/afterShift/flip_flop[27]/q_i_2__35_comp.
INFO: [Physopt 32-735] Processed net CPU/multDiv/division/afterShift/flip_flop[24]/q_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.393 | TNS=-160.067 |
INFO: [Physopt 32-662] Processed net CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_i_26_n_0.  Did not re-place instance CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_i_26
INFO: [Physopt 32-735] Processed net CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_i_26_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.377 | TNS=-160.051 |
INFO: [Physopt 32-662] Processed net CPU/multDiv/latchedMultiplicandDividendReg/flip_flop[31]/q_reg_3.  Did not re-place instance CPU/multDiv/latchedMultiplicandDividendReg/flip_flop[31]/q_i_13__0
INFO: [Physopt 32-702] Processed net CPU/multDiv/latchedMultiplicandDividendReg/flip_flop[31]/q_reg_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[31]/q_reg_1[0].  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[31]/q_i_2__32
INFO: [Physopt 32-710] Processed net CPU/multDiv/latchedMultiplicandDividendReg/flip_flop[31]/q_reg_3. Critical path length was reduced through logic transformation on cell CPU/multDiv/latchedMultiplicandDividendReg/flip_flop[31]/q_i_13__0_comp.
INFO: [Physopt 32-735] Processed net CPU/multDiv/division/afterShift/flip_flop[31]/q_reg_1[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.372 | TNS=-160.050 |
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[4]/q_reg_3[0].  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[4]/q_i_2__14
INFO: [Physopt 32-572] Net CPU/multDiv/division/afterShift/flip_flop[4]/q_reg_3[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net CPU/multDiv/division/afterShift/flip_flop[4]/q_reg_3[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[4]/q_i_4__2_n_0.  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[4]/q_i_4__2
INFO: [Physopt 32-710] Processed net CPU/multDiv/division/afterShift/flip_flop[4]/q_reg_3[0]. Critical path length was reduced through logic transformation on cell CPU/multDiv/division/afterShift/flip_flop[4]/q_i_2__14_comp.
INFO: [Physopt 32-735] Processed net CPU/multDiv/division/afterShift/flip_flop[4]/q_i_4__2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.364 | TNS=-159.740 |
INFO: [Physopt 32-662] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/multDivResult[0].  Did not re-place instance CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_39
INFO: [Physopt 32-710] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_reg_36. Critical path length was reduced through logic transformation on cell CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_21_comp_1.
INFO: [Physopt 32-735] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/multDivResult[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.357 | TNS=-159.704 |
INFO: [Physopt 32-662] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[28]/q_i_2__61_n_0.  Did not re-place instance CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[28]/q_i_2__61
INFO: [Physopt 32-710] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[28]/q_i_13__3_n_0. Critical path length was reduced through logic transformation on cell CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[28]/q_i_13__3_comp.
INFO: [Physopt 32-735] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[28]/q_i_2__61_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.352 | TNS=-159.712 |
INFO: [Physopt 32-662] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_reg_38[0].  Did not re-place instance CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_18
INFO: [Physopt 32-702] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_reg_38[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[27]/q_reg_7.  Did not re-place instance CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[27]/q_i_35
INFO: [Physopt 32-710] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_reg_38[0]. Critical path length was reduced through logic transformation on cell CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_18_comp.
INFO: [Physopt 32-735] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[27]/q_reg_7. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.352 | TNS=-159.714 |
INFO: [Physopt 32-572] Net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[24]/q_reg_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[24]/q_reg_2.  Did not re-place instance CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[24]/q_i_4__10
INFO: [Physopt 32-710] Processed net CPU/multDiv/division/afterShift/flip_flop[25]/q_reg_1[0]. Critical path length was reduced through logic transformation on cell CPU/multDiv/division/afterShift/flip_flop[25]/q_i_2__131_comp_1.
INFO: [Physopt 32-735] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[24]/q_reg_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.348 | TNS=-159.309 |
INFO: [Physopt 32-662] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[27]/q_reg_2.  Did not re-place instance CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[27]/q_i_2__53
INFO: [Physopt 32-572] Net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[27]/q_reg_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[27]/q_reg_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_reg_28 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_reg_28.  Did not re-place instance CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_2__62
INFO: [Physopt 32-710] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[27]/q_reg_2. Critical path length was reduced through logic transformation on cell CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[27]/q_i_2__53_comp.
INFO: [Physopt 32-735] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_reg_28. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.346 | TNS=-159.289 |
INFO: [Physopt 32-662] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_reg_42.  Did not re-place instance CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_8__2
INFO: [Physopt 32-572] Net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_reg_42 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_reg_42. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.284 | TNS=-155.757 |
INFO: [Physopt 32-662] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[28]/q_i_2__61_n_0_repN_1.  Did not re-place instance CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[28]/q_i_2__61_comp_1
INFO: [Physopt 32-702] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[28]/q_i_2__61_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[28]/q_reg_7 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[28]/q_reg_7.  Did not re-place instance CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[28]/q_i_6__8
INFO: [Physopt 32-710] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[28]/q_i_2__61_n_0_repN_1. Critical path length was reduced through logic transformation on cell CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[28]/q_i_2__61_comp_2.
INFO: [Physopt 32-735] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[28]/q_reg_7. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.271 | TNS=-155.708 |
INFO: [Physopt 32-662] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_reg_41.  Did not re-place instance CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_50
INFO: [Physopt 32-572] Net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_reg_41 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_reg_41. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.248 | TNS=-155.685 |
INFO: [Physopt 32-662] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[27]/q_reg_4.  Did not re-place instance CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[27]/q_i_11__5
INFO: [Physopt 32-572] Net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[27]/q_reg_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[27]/q_reg_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[28]/q_reg_2.  Did not re-place instance CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[28]/q_i_2__59
INFO: [Physopt 32-710] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[27]/q_reg_4. Critical path length was reduced through logic transformation on cell CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[27]/q_i_11__5_comp.
INFO: [Physopt 32-735] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[28]/q_reg_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.241 | TNS=-155.671 |
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[58]/q_reg_0.  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[58]/q_i_12__4
INFO: [Physopt 32-702] Processed net CPU/multDiv/division/afterShift/flip_flop[58]/q_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_reg_3.  Did not re-place instance CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_2__58
INFO: [Physopt 32-572] Net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_reg_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_reg_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_reg_28 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_reg_28.  Did not re-place instance CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_2__62
INFO: [Physopt 32-702] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_reg_28. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[3]/q_reg_7 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[3]/q_reg_7.  Did not re-place instance CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[3]/q_i_4__20
INFO: [Physopt 32-134] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[3]/q_reg_7. Rewiring did not optimize the net.
INFO: [Physopt 32-572] Net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[3]/q_reg_7 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[3]/q_reg_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[10]/q_reg_3.  Did not re-place instance CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[10]/q_i_4__21
INFO: [Physopt 32-572] Net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[10]/q_reg_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[10]/q_reg_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CPU/multDiv/division/afterShift/flip_flop[2]/exceptionIn. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clock_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clock. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CPU/XM_errorReg/flip_flop/XM_exceptionOut. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[10]/latchedMultiplierDivisor[0].  Did not re-place instance CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[10]/q_reg
INFO: [Physopt 32-702] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[10]/latchedMultiplierDivisor[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[2]/q_i_3__5_n_0.  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[2]/q_i_3__5_comp
INFO: [Physopt 32-702] Processed net CPU/multDiv/division/afterShift/flip_flop[2]/q_i_3__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[2]/q_i_9__1_n_0.  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[2]/q_i_9__1
INFO: [Physopt 32-702] Processed net CPU/multDiv/division/afterShift/flip_flop[2]/q_i_9__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_reg_36.  Re-placed instance CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_21_comp_1
INFO: [Physopt 32-735] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_reg_36. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.239 | TNS=-155.669 |
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[31]/q_reg_0.  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[31]/q_i_11__1_comp
INFO: [Physopt 32-735] Processed net CPU/multDiv/division/afterShift/flip_flop[31]/q_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.226 | TNS=-155.656 |
INFO: [Physopt 32-662] Processed net CPU/multDiv/multiplication/afterShift/flip_flop[2]/productAfterShift_0[0]_repN.  Did not re-place instance CPU/multDiv/multiplication/afterShift/flip_flop[2]/q_reg_replica
INFO: [Physopt 32-702] Processed net CPU/multDiv/multiplication/afterShift/flip_flop[2]/productAfterShift_0[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_reg_18.  Did not re-place instance CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_i_4__8
INFO: [Physopt 32-702] Processed net CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_reg_18. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_i_14__4_n_0.  Did not re-place instance CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_i_14__4
INFO: [Physopt 32-702] Processed net CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_i_14__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_i_26_n_0.  Did not re-place instance CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_i_26
INFO: [Physopt 32-702] Processed net CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_i_44_n_0.  Re-placed instance CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_i_44
INFO: [Physopt 32-735] Processed net CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_i_44_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.216 | TNS=-155.646 |
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[2]/q_i_8__1_n_0.  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[2]/q_i_8__1
INFO: [Physopt 32-702] Processed net CPU/multDiv/division/afterShift/flip_flop[2]/q_i_8__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[7]/q_reg_1[0].  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[7]/q_i_2__133
INFO: [Physopt 32-702] Processed net CPU/multDiv/division/afterShift/flip_flop[7]/q_reg_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[4]/q_reg_1.  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[4]/q_i_4__66
INFO: [Physopt 32-702] Processed net CPU/multDiv/division/afterShift/flip_flop[4]/q_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[24]/q_reg_2.  Did not re-place instance CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[24]/q_i_4__10
INFO: [Physopt 32-702] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[24]/q_reg_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_reg_42.  Did not re-place instance CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_8__2
INFO: [Physopt 32-702] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_reg_42. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_3__13_n_0.  Did not re-place instance CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_3__13
INFO: [Physopt 32-735] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_3__13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.205 | TNS=-149.449 |
INFO: [Physopt 32-662] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_reg_36.  Did not re-place instance CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_21_comp_1
INFO: [Physopt 32-735] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_reg_36. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.196 | TNS=-149.440 |
INFO: [Physopt 32-662] Processed net CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_i_15__3_n_0.  Did not re-place instance CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_i_15__3
INFO: [Physopt 32-702] Processed net CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_i_15__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_i_28_n_0.  Re-placed instance CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_i_28
INFO: [Physopt 32-735] Processed net CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_i_28_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.185 | TNS=-149.429 |
INFO: [Physopt 32-662] Processed net CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_i_28_n_0.  Did not re-place instance CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_i_28
INFO: [Physopt 32-735] Processed net CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_i_28_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.163 | TNS=-149.407 |
INFO: [Physopt 32-662] Processed net CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_i_44_n_0.  Did not re-place instance CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_i_44
INFO: [Physopt 32-702] Processed net CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_i_54_n_0.  Re-placed instance CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_i_54
INFO: [Physopt 32-735] Processed net CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_i_54_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.130 | TNS=-149.374 |
INFO: [Physopt 32-662] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_3__13_n_0.  Did not re-place instance CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_3__13
INFO: [Physopt 32-702] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_3__13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_5__8_n_0.  Did not re-place instance CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_5__8
INFO: [Physopt 32-735] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_5__8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.092 | TNS=-147.321 |
INFO: [Physopt 32-663] Processed net CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_reg_25.  Re-placed instance CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_i_2__94
INFO: [Physopt 32-735] Processed net CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_reg_25. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.068 | TNS=-147.297 |
INFO: [Physopt 32-662] Processed net CPU/multDiv/multiplication/afterShift/flip_flop[2]/q_reg_9.  Did not re-place instance CPU/multDiv/multiplication/afterShift/flip_flop[2]/q_i_2__92
INFO: [Physopt 32-702] Processed net CPU/multDiv/multiplication/afterShift/flip_flop[2]/q_reg_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_reg_12.  Did not re-place instance CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_i_3__41
INFO: [Physopt 32-702] Processed net CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_reg_12. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_i_3__43_n_0.  Re-placed instance CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_i_3__43
INFO: [Physopt 32-735] Processed net CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_i_3__43_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.065 | TNS=-147.294 |
INFO: [Physopt 32-662] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[10]/q_reg_1.  Did not re-place instance CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[10]/q_i_6__6
INFO: [Physopt 32-735] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[10]/q_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.062 | TNS=-147.198 |
INFO: [Physopt 32-662] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_5__8_n_0.  Did not re-place instance CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_5__8
INFO: [Physopt 32-702] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_5__8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[13]/q_reg_2.  Did not re-place instance CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[13]/q_i_11__3
INFO: [Physopt 32-702] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[13]/q_reg_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[28]/q_reg_7.  Did not re-place instance CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[28]/q_i_6__8
INFO: [Physopt 32-702] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[28]/q_reg_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[3]/q_reg_7.  Did not re-place instance CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[3]/q_i_4__20
INFO: [Physopt 32-702] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[3]/q_reg_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[10]/q_reg_3.  Did not re-place instance CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[10]/q_i_4__21
INFO: [Physopt 32-702] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[10]/q_reg_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CPU/multDiv/division/afterShift/flip_flop[2]/exceptionIn. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clock_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clock. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.062 | TNS=-147.198 |
Phase 3 Critical Path Optimization | Checksum: 1ccde0ce1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1603.828 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.062 | TNS=-147.198 |
INFO: [Physopt 32-702] Processed net CPU/XM_errorReg/flip_flop/XM_exceptionOut. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[10]/latchedMultiplierDivisor[0].  Did not re-place instance CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[10]/q_reg
INFO: [Physopt 32-572] Net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[10]/latchedMultiplierDivisor[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[10]/latchedMultiplierDivisor[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[2]/q_i_3__5_n_0.  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[2]/q_i_3__5_comp
INFO: [Physopt 32-702] Processed net CPU/multDiv/division/afterShift/flip_flop[2]/q_i_3__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[2]/q_i_8__1_n_0.  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[2]/q_i_8__1
INFO: [Physopt 32-702] Processed net CPU/multDiv/division/afterShift/flip_flop[2]/q_i_8__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[7]/q_reg_1[0].  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[7]/q_i_2__133
INFO: [Physopt 32-572] Net CPU/multDiv/division/afterShift/flip_flop[7]/q_reg_1[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net CPU/multDiv/division/afterShift/flip_flop[7]/q_reg_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[4]/q_reg_1.  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[4]/q_i_4__66
INFO: [Physopt 32-710] Processed net CPU/multDiv/division/afterShift/flip_flop[7]/q_reg_1[0]. Critical path length was reduced through logic transformation on cell CPU/multDiv/division/afterShift/flip_flop[7]/q_i_2__133_comp.
INFO: [Physopt 32-735] Processed net CPU/multDiv/division/afterShift/flip_flop[4]/q_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.061 | TNS=-146.803 |
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[31]/q_reg_0.  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[31]/q_i_11__1_comp
INFO: [Physopt 32-702] Processed net CPU/multDiv/division/afterShift/flip_flop[31]/q_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[16]/multDivResult[0].  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[16]/q_i_24
INFO: [Physopt 32-702] Processed net CPU/multDiv/division/afterShift/flip_flop[16]/multDivResult[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[16]/q_i_42_n_0.  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[16]/q_i_42
INFO: [Physopt 32-710] Processed net CPU/multDiv/division/afterShift/flip_flop[16]/multDivResult[0]. Critical path length was reduced through logic transformation on cell CPU/multDiv/division/afterShift/flip_flop[16]/q_i_24_comp.
INFO: [Physopt 32-735] Processed net CPU/multDiv/division/afterShift/flip_flop[16]/q_i_42_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.057 | TNS=-146.799 |
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[2]/q_i_9__1_n_0.  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[2]/q_i_9__1
INFO: [Physopt 32-702] Processed net CPU/multDiv/division/afterShift/flip_flop[2]/q_i_9__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[2]/q_reg_2[1].  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[2]/q_i_2__17_comp
INFO: [Physopt 32-572] Net CPU/multDiv/division/afterShift/flip_flop[2]/q_reg_2[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net CPU/multDiv/division/afterShift/flip_flop[2]/q_reg_2[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[24]/q_reg_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[24]/q_reg_2.  Did not re-place instance CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[24]/q_i_4__10
INFO: [Physopt 32-710] Processed net CPU/multDiv/division/afterShift/flip_flop[2]/q_reg_2[1]. Critical path length was reduced through logic transformation on cell CPU/multDiv/division/afterShift/flip_flop[2]/q_i_2__17_comp_1.
INFO: [Physopt 32-735] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[24]/q_reg_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.056 | TNS=-146.401 |
INFO: [Physopt 32-572] Net CPU/multDiv/multiplication/afterShift/flip_flop[2]/productAfterShift_0[0]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net CPU/multDiv/multiplication/afterShift/flip_flop[2]/productAfterShift_0[0]_repN.  Did not re-place instance CPU/multDiv/multiplication/afterShift/flip_flop[2]/q_reg_replica
INFO: [Physopt 32-702] Processed net CPU/multDiv/multiplication/afterShift/flip_flop[2]/productAfterShift_0[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_reg_18.  Did not re-place instance CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_i_4__8
INFO: [Physopt 32-702] Processed net CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_reg_18. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_i_14__4_n_0.  Did not re-place instance CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_i_14__4
INFO: [Physopt 32-702] Processed net CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_i_14__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_i_26_n_0.  Did not re-place instance CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_i_26
INFO: [Physopt 32-702] Processed net CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_i_44_n_0.  Did not re-place instance CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_i_44
INFO: [Physopt 32-702] Processed net CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/multiplication/afterShift/flip_flop[2]/q_reg_9.  Did not re-place instance CPU/multDiv/multiplication/afterShift/flip_flop[2]/q_i_2__92
INFO: [Physopt 32-572] Net CPU/multDiv/multiplication/afterShift/flip_flop[2]/q_reg_9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net CPU/multDiv/multiplication/afterShift/flip_flop[2]/q_reg_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_reg_12.  Did not re-place instance CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_i_3__41
INFO: [Physopt 32-710] Processed net CPU/multDiv/multiplication/afterShift/flip_flop[2]/q_reg_9. Critical path length was reduced through logic transformation on cell CPU/multDiv/multiplication/afterShift/flip_flop[2]/q_i_2__92_comp.
INFO: [Physopt 32-735] Processed net CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_reg_12. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.030 | TNS=-146.375 |
INFO: [Physopt 32-663] Processed net CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_reg_23.  Re-placed instance CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_i_2__105
INFO: [Physopt 32-735] Processed net CPU/multDiv/multiplication/afterShift/flip_flop[1]/q_reg_23. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.020 | TNS=-146.365 |
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[24]/q_reg_3[0].  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[24]/q_i_2__33
INFO: [Physopt 32-572] Net CPU/multDiv/division/afterShift/flip_flop[24]/q_reg_3[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net CPU/multDiv/division/afterShift/flip_flop[24]/q_reg_3[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[24]/q_reg_1.  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[24]/q_i_4__69
INFO: [Physopt 32-710] Processed net CPU/multDiv/division/afterShift/flip_flop[24]/q_reg_3[0]. Critical path length was reduced through logic transformation on cell CPU/multDiv/division/afterShift/flip_flop[24]/q_i_2__33_comp.
INFO: [Physopt 32-735] Processed net CPU/multDiv/division/afterShift/flip_flop[24]/q_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.012 | TNS=-146.014 |
INFO: [Physopt 32-663] Processed net CPU/multDiv/multiplication/afterShift/flip_flop[0]/q_reg_3.  Re-placed instance CPU/multDiv/multiplication/afterShift/flip_flop[0]/q_i_27
INFO: [Physopt 32-735] Processed net CPU/multDiv/multiplication/afterShift/flip_flop[0]/q_reg_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.991 | TNS=-145.993 |
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[24]/q_reg_2.  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[24]/q_i_20_comp_1
INFO: [Physopt 32-702] Processed net CPU/multDiv/division/afterShift/flip_flop[24]/q_reg_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[24]/multDivResult[24].  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[24]/q_i_36_comp
INFO: [Physopt 32-702] Processed net CPU/multDiv/division/afterShift/flip_flop[24]/multDivResult[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_reg_41.  Did not re-place instance CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_50
INFO: [Physopt 32-572] Net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_reg_41 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_reg_41. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_3__13_n_0.  Did not re-place instance CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_3__13
INFO: [Physopt 32-572] Net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_3__13_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_3__13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_5__8_n_0.  Did not re-place instance CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_5__8
INFO: [Physopt 32-702] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_5__8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[13]/q_reg_2.  Did not re-place instance CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[13]/q_i_11__3
INFO: [Physopt 32-702] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[13]/q_reg_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[28]/q_reg_7 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[28]/q_reg_7.  Did not re-place instance CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[28]/q_i_6__8
INFO: [Physopt 32-572] Net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[28]/q_reg_7 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[28]/q_reg_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[3]/q_reg_7 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[3]/q_reg_7.  Did not re-place instance CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[3]/q_i_4__20
INFO: [Physopt 32-710] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[28]/q_reg_7. Critical path length was reduced through logic transformation on cell CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[28]/q_i_6__8_comp_1.
INFO: [Physopt 32-735] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[3]/q_reg_7. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.073 | TNS=-146.181 |
INFO: [Physopt 32-663] Processed net CPU/multDiv/division/afterShift/flip_flop[15]/q_reg_2[0]_repN.  Re-placed instance CPU/multDiv/division/afterShift/flip_flop[15]/q_i_2__22_replica
INFO: [Physopt 32-735] Processed net CPU/multDiv/division/afterShift/flip_flop[15]/q_reg_2[0]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.733 | TNS=-145.841 |
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[15]/q_reg_2[0]_repN.  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[15]/q_i_2__22_replica
INFO: [Physopt 32-710] Processed net CPU/multDiv/division/afterShift/flip_flop[2]/q_i_9__1_n_0. Critical path length was reduced through logic transformation on cell CPU/multDiv/division/afterShift/flip_flop[2]/q_i_9__1_comp.
INFO: [Physopt 32-735] Processed net CPU/multDiv/division/afterShift/flip_flop[15]/q_reg_2[0]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.576 | TNS=-145.730 |
INFO: [Physopt 32-702] Processed net CPU/XM_errorReg/flip_flop/XM_exceptionOut. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[10]/latchedMultiplierDivisor[0].  Did not re-place instance CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[10]/q_reg
INFO: [Physopt 32-702] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[10]/latchedMultiplierDivisor[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[2]/q_i_3__5_n_0.  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[2]/q_i_3__5_comp
INFO: [Physopt 32-735] Processed net CPU/multDiv/division/afterShift/flip_flop[2]/q_i_3__5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.548 | TNS=-145.702 |
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[2]/q_i_3__5_n_0.  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[2]/q_i_3__5_comp
INFO: [Physopt 32-702] Processed net CPU/multDiv/division/afterShift/flip_flop[2]/q_i_3__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net CPU/multDiv/division/afterShift/flip_flop[2]/q_i_9__1_n_0.  Re-placed instance CPU/multDiv/division/afterShift/flip_flop[2]/q_i_9__1_comp
INFO: [Physopt 32-735] Processed net CPU/multDiv/division/afterShift/flip_flop[2]/q_i_9__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.536 | TNS=-145.690 |
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[2]/q_i_9__1_n_0.  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[2]/q_i_9__1_comp
INFO: [Physopt 32-735] Processed net CPU/multDiv/division/afterShift/flip_flop[2]/q_i_9__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.493 | TNS=-145.647 |
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[2]/q_i_9__1_n_0.  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[2]/q_i_9__1_comp
INFO: [Physopt 32-702] Processed net CPU/multDiv/division/afterShift/flip_flop[2]/q_i_9__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_reg_36.  Did not re-place instance CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_21_comp_1
INFO: [Physopt 32-702] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_reg_36. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/multDivResult[2].  Re-placed instance CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_40_comp
INFO: [Physopt 32-735] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/multDivResult[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.464 | TNS=-145.618 |
INFO: [Physopt 32-662] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/multDivResult[2].  Did not re-place instance CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_40_comp
INFO: [Physopt 32-702] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/multDivResult[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[27]/q_reg_6.  Did not re-place instance CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[27]/q_i_53_comp
INFO: [Physopt 32-702] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[27]/q_reg_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[28]/q_reg_15.  Did not re-place instance CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[28]/q_i_6__7
INFO: [Physopt 32-702] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[28]/q_reg_15. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/division/afterShift/flip_flop[58]/q_reg_0.  Did not re-place instance CPU/multDiv/division/afterShift/flip_flop[58]/q_i_12__4
INFO: [Physopt 32-702] Processed net CPU/multDiv/division/afterShift/flip_flop[58]/q_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_reg_3.  Did not re-place instance CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_2__58
INFO: [Physopt 32-702] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_reg_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_reg_28.  Did not re-place instance CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_2__62
INFO: [Physopt 32-702] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_reg_28. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[3]/q_reg_7.  Did not re-place instance CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[3]/q_i_4__20
INFO: [Physopt 32-702] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[3]/q_reg_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[10]/q_reg_3.  Did not re-place instance CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[10]/q_i_4__21
INFO: [Physopt 32-702] Processed net CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[10]/q_reg_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CPU/multDiv/division/afterShift/flip_flop[2]/exceptionIn. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clock_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clock. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.464 | TNS=-145.618 |
Phase 4 Critical Path Optimization | Checksum: 1ccde0ce1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1603.828 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1603.828 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-4.464 | TNS=-145.618 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.563  |         20.698  |            5  |              0  |                    81  |           0  |           2  |  00:00:14  |
|  Total          |          0.563  |         20.698  |            5  |              0  |                    81  |           0  |           3  |  00:00:14  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1603.828 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1349d77ea

Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1603.828 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
642 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1603.828 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.162 . Memory (MB): peak = 1603.828 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ayhon/ECE350/ece350-cpu/vivado/cpu-project/cpu-project.runs/impl_1/Wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 57d3a8ad ConstDB: 0 ShapeSum: 540b89a RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 16e1ca8f7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1727.027 ; gain = 123.199
Post Restoration Checksum: NetGraph: c39860e0 NumContArr: aa844817 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 16e1ca8f7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1727.027 ; gain = 123.199

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 16e1ca8f7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1733.070 ; gain = 129.242

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 16e1ca8f7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1733.070 ; gain = 129.242
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 10b4878bd

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1746.355 ; gain = 142.527
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.256 | TNS=-132.434| WHS=-0.354 | THS=-5.656 |

Phase 2 Router Initialization | Checksum: 11b32dd53

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1746.355 ; gain = 142.527

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3007
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3006
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 17b3a8a4b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1748.949 ; gain = 145.121
INFO: [Route 35-580] Design has 12 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|              sys_clk_pin |              sys_clk_pin |                                                     CPU/multDiv/division/afterShift/flip_flop[63]/q_reg/D|
|              sys_clk_pin |              sys_clk_pin |                                                     CPU/multDiv/division/afterShift/flip_flop[55]/q_reg/D|
|              sys_clk_pin |              sys_clk_pin |                                                     CPU/multDiv/division/afterShift/flip_flop[54]/q_reg/D|
|              sys_clk_pin |              sys_clk_pin |                                                     CPU/multDiv/division/afterShift/flip_flop[56]/q_reg/D|
|              sys_clk_pin |              sys_clk_pin |                                                     CPU/multDiv/division/afterShift/flip_flop[53]/q_reg/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1275
 Number of Nodes with overlaps = 468
 Number of Nodes with overlaps = 264
 Number of Nodes with overlaps = 87
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.259 | TNS=-523.750| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: de18692c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1748.949 ; gain = 145.121

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 274
 Number of Nodes with overlaps = 138
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.991 | TNS=-527.188| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1fc336503

Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1748.949 ; gain = 145.121

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 254
 Number of Nodes with overlaps = 102
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.969 | TNS=-519.478| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 26162698d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 1748.949 ; gain = 145.121
Phase 4 Rip-up And Reroute | Checksum: 26162698d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 1748.949 ; gain = 145.121

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 239db22bb

Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 1748.949 ; gain = 145.121
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.889 | TNS=-465.298| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1c5bff154

Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 1758.020 ; gain = 154.191

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c5bff154

Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 1758.020 ; gain = 154.191
Phase 5 Delay and Skew Optimization | Checksum: 1c5bff154

Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 1758.020 ; gain = 154.191

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 128cc751a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 1758.020 ; gain = 154.191
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.851 | TNS=-367.907| WHS=0.079  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 128cc751a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 1758.020 ; gain = 154.191
Phase 6 Post Hold Fix | Checksum: 128cc751a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 1758.020 ; gain = 154.191

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.713409 %
  Global Horizontal Routing Utilization  = 0.810458 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 62.1622%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 72.0721%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 60.2941%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 57.3529%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1751dfc1b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 1758.020 ; gain = 154.191

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1751dfc1b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 1758.020 ; gain = 154.191

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 10cf76c85

Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1758.020 ; gain = 154.191

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.851 | TNS=-367.907| WHS=0.079  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 10cf76c85

Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1758.020 ; gain = 154.191
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1758.020 ; gain = 154.191

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
662 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 1758.020 ; gain = 154.191
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.211 . Memory (MB): peak = 1758.855 ; gain = 0.836
INFO: [Common 17-1381] The checkpoint 'C:/Users/ayhon/ECE350/ece350-cpu/vivado/cpu-project/cpu-project.runs/impl_1/Wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Wrapper_drc_routed.rpt -pb Wrapper_drc_routed.pb -rpx Wrapper_drc_routed.rpx
Command: report_drc -file Wrapper_drc_routed.rpt -pb Wrapper_drc_routed.pb -rpx Wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/ayhon/ECE350/ece350-cpu/vivado/cpu-project/cpu-project.runs/impl_1/Wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Wrapper_methodology_drc_routed.rpt -pb Wrapper_methodology_drc_routed.pb -rpx Wrapper_methodology_drc_routed.rpx
Command: report_methodology -file Wrapper_methodology_drc_routed.rpt -pb Wrapper_methodology_drc_routed.pb -rpx Wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/ayhon/ECE350/ece350-cpu/vivado/cpu-project/cpu-project.runs/impl_1/Wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Wrapper_power_routed.rpt -pb Wrapper_power_summary_routed.pb -rpx Wrapper_power_routed.rpx
Command: report_power -file Wrapper_power_routed.rpt -pb Wrapper_power_summary_routed.pb -rpx Wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
674 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Wrapper_route_status.rpt -pb Wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Wrapper_bus_skew_routed.rpt -pb Wrapper_bus_skew_routed.pb -rpx Wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force Wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InstMem/dataOut_reg has an input control pin InstMem/dataOut_reg/ADDRARDADDR[10] (net: InstMem/insn_mem[7]) which is driven by a register (CPU/fetch_stage/program_counter/PC_reg/flip_flop[7]/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InstMem/dataOut_reg has an input control pin InstMem/dataOut_reg/ADDRARDADDR[11] (net: InstMem/insn_mem[8]) which is driven by a register (CPU/fetch_stage/program_counter/PC_reg/flip_flop[8]/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InstMem/dataOut_reg has an input control pin InstMem/dataOut_reg/ADDRARDADDR[12] (net: InstMem/insn_mem[9]) which is driven by a register (CPU/fetch_stage/program_counter/PC_reg/flip_flop[9]/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InstMem/dataOut_reg has an input control pin InstMem/dataOut_reg/ADDRARDADDR[13] (net: InstMem/insn_mem[10]) which is driven by a register (CPU/fetch_stage/program_counter/PC_reg/flip_flop[10]/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InstMem/dataOut_reg has an input control pin InstMem/dataOut_reg/ADDRARDADDR[14] (net: InstMem/insn_mem[11]) which is driven by a register (CPU/fetch_stage/program_counter/PC_reg/flip_flop[11]/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InstMem/dataOut_reg has an input control pin InstMem/dataOut_reg/ADDRARDADDR[3] (net: InstMem/insn_mem[0]) which is driven by a register (CPU/fetch_stage/program_counter/PC_reg/flip_flop[0]/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InstMem/dataOut_reg has an input control pin InstMem/dataOut_reg/ADDRARDADDR[4] (net: InstMem/insn_mem[1]) which is driven by a register (CPU/fetch_stage/program_counter/PC_reg/flip_flop[1]/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InstMem/dataOut_reg has an input control pin InstMem/dataOut_reg/ADDRARDADDR[5] (net: InstMem/insn_mem[2]) which is driven by a register (CPU/fetch_stage/program_counter/PC_reg/flip_flop[2]/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InstMem/dataOut_reg has an input control pin InstMem/dataOut_reg/ADDRARDADDR[6] (net: InstMem/insn_mem[3]) which is driven by a register (CPU/fetch_stage/program_counter/PC_reg/flip_flop[3]/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InstMem/dataOut_reg has an input control pin InstMem/dataOut_reg/ADDRARDADDR[7] (net: InstMem/insn_mem[4]) which is driven by a register (CPU/fetch_stage/program_counter/PC_reg/flip_flop[4]/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InstMem/dataOut_reg has an input control pin InstMem/dataOut_reg/ADDRARDADDR[8] (net: InstMem/insn_mem[5]) which is driven by a register (CPU/fetch_stage/program_counter/PC_reg/flip_flop[5]/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InstMem/dataOut_reg has an input control pin InstMem/dataOut_reg/ADDRARDADDR[9] (net: InstMem/insn_mem[6]) which is driven by a register (CPU/fetch_stage/program_counter/PC_reg/flip_flop[6]/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 13 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/ayhon/ECE350/ece350-cpu/vivado/cpu-project/cpu-project.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Apr  5 20:29:35 2023. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
694 Infos, 26 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2219.438 ; gain = 437.473
INFO: [Common 17-206] Exiting Vivado at Wed Apr  5 20:29:35 2023...
