circuit top_mod :
  module top_mod :
    output tmp185: SInt
    tmp185 <= SInt(1)
    