<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4824" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4824{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4824{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4824{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4824{left:189px;bottom:943px;letter-spacing:-0.14px;}
#t5_4824{left:526px;bottom:943px;letter-spacing:-0.12px;}
#t6_4824{left:526px;bottom:921px;letter-spacing:-0.11px;}
#t7_4824{left:526px;bottom:904px;letter-spacing:-0.11px;}
#t8_4824{left:526px;bottom:888px;letter-spacing:-0.11px;}
#t9_4824{left:526px;bottom:866px;letter-spacing:-0.11px;}
#ta_4824{left:526px;bottom:849px;letter-spacing:-0.1px;}
#tb_4824{left:189px;bottom:825px;letter-spacing:-0.14px;}
#tc_4824{left:526px;bottom:825px;letter-spacing:-0.12px;}
#td_4824{left:526px;bottom:804px;letter-spacing:-0.11px;}
#te_4824{left:526px;bottom:787px;letter-spacing:-0.11px;}
#tf_4824{left:526px;bottom:770px;letter-spacing:-0.11px;}
#tg_4824{left:526px;bottom:749px;letter-spacing:-0.11px;}
#th_4824{left:526px;bottom:732px;letter-spacing:-0.1px;}
#ti_4824{left:189px;bottom:707px;letter-spacing:-0.14px;}
#tj_4824{left:526px;bottom:707px;letter-spacing:-0.14px;}
#tk_4824{left:81px;bottom:683px;letter-spacing:-0.18px;}
#tl_4824{left:138px;bottom:683px;letter-spacing:-0.17px;}
#tm_4824{left:189px;bottom:683px;letter-spacing:-0.16px;}
#tn_4824{left:433px;bottom:683px;letter-spacing:-0.13px;}
#to_4824{left:526px;bottom:683px;letter-spacing:-0.12px;}
#tp_4824{left:526px;bottom:661px;letter-spacing:-0.11px;word-spacing:-0.73px;}
#tq_4824{left:526px;bottom:645px;letter-spacing:-0.11px;word-spacing:-0.58px;}
#tr_4824{left:526px;bottom:628px;letter-spacing:-0.11px;}
#ts_4824{left:526px;bottom:606px;}
#tt_4824{left:542px;bottom:606px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tu_4824{left:526px;bottom:591px;}
#tv_4824{left:542px;bottom:591px;letter-spacing:-0.12px;}
#tw_4824{left:81px;bottom:567px;letter-spacing:-0.18px;}
#tx_4824{left:138px;bottom:567px;letter-spacing:-0.17px;}
#ty_4824{left:189px;bottom:567px;letter-spacing:-0.16px;}
#tz_4824{left:433px;bottom:567px;letter-spacing:-0.13px;}
#t10_4824{left:526px;bottom:567px;letter-spacing:-0.12px;}
#t11_4824{left:526px;bottom:545px;letter-spacing:-0.13px;}
#t12_4824{left:81px;bottom:521px;letter-spacing:-0.18px;}
#t13_4824{left:138px;bottom:521px;letter-spacing:-0.17px;}
#t14_4824{left:189px;bottom:521px;letter-spacing:-0.16px;}
#t15_4824{left:433px;bottom:521px;letter-spacing:-0.13px;}
#t16_4824{left:526px;bottom:521px;letter-spacing:-0.12px;}
#t17_4824{left:526px;bottom:499px;letter-spacing:-0.13px;}
#t18_4824{left:81px;bottom:475px;letter-spacing:-0.18px;}
#t19_4824{left:138px;bottom:475px;letter-spacing:-0.17px;}
#t1a_4824{left:189px;bottom:475px;letter-spacing:-0.16px;}
#t1b_4824{left:433px;bottom:475px;letter-spacing:-0.13px;}
#t1c_4824{left:526px;bottom:475px;letter-spacing:-0.12px;}
#t1d_4824{left:526px;bottom:454px;letter-spacing:-0.13px;}
#t1e_4824{left:81px;bottom:429px;letter-spacing:-0.18px;}
#t1f_4824{left:138px;bottom:429px;letter-spacing:-0.17px;}
#t1g_4824{left:189px;bottom:429px;letter-spacing:-0.16px;}
#t1h_4824{left:433px;bottom:429px;letter-spacing:-0.13px;}
#t1i_4824{left:526px;bottom:429px;letter-spacing:-0.12px;}
#t1j_4824{left:526px;bottom:408px;letter-spacing:-0.13px;}
#t1k_4824{left:81px;bottom:383px;letter-spacing:-0.18px;}
#t1l_4824{left:138px;bottom:383px;letter-spacing:-0.17px;}
#t1m_4824{left:189px;bottom:383px;letter-spacing:-0.16px;}
#t1n_4824{left:433px;bottom:383px;letter-spacing:-0.13px;}
#t1o_4824{left:526px;bottom:383px;letter-spacing:-0.12px;}
#t1p_4824{left:526px;bottom:362px;letter-spacing:-0.13px;}
#t1q_4824{left:81px;bottom:338px;letter-spacing:-0.18px;}
#t1r_4824{left:138px;bottom:338px;letter-spacing:-0.17px;}
#t1s_4824{left:189px;bottom:338px;letter-spacing:-0.16px;}
#t1t_4824{left:433px;bottom:338px;letter-spacing:-0.13px;}
#t1u_4824{left:526px;bottom:338px;letter-spacing:-0.12px;}
#t1v_4824{left:526px;bottom:316px;letter-spacing:-0.13px;}
#t1w_4824{left:81px;bottom:292px;letter-spacing:-0.18px;}
#t1x_4824{left:138px;bottom:292px;letter-spacing:-0.17px;}
#t1y_4824{left:189px;bottom:292px;letter-spacing:-0.16px;}
#t1z_4824{left:433px;bottom:292px;letter-spacing:-0.13px;}
#t20_4824{left:526px;bottom:292px;letter-spacing:-0.12px;}
#t21_4824{left:526px;bottom:270px;letter-spacing:-0.13px;}
#t22_4824{left:81px;bottom:246px;letter-spacing:-0.18px;}
#t23_4824{left:138px;bottom:246px;letter-spacing:-0.17px;}
#t24_4824{left:189px;bottom:246px;letter-spacing:-0.16px;}
#t25_4824{left:433px;bottom:246px;letter-spacing:-0.13px;}
#t26_4824{left:526px;bottom:246px;letter-spacing:-0.12px;}
#t27_4824{left:526px;bottom:224px;letter-spacing:-0.13px;}
#t28_4824{left:81px;bottom:200px;letter-spacing:-0.18px;}
#t29_4824{left:138px;bottom:200px;letter-spacing:-0.17px;}
#t2a_4824{left:189px;bottom:200px;letter-spacing:-0.16px;}
#t2b_4824{left:433px;bottom:200px;letter-spacing:-0.13px;}
#t2c_4824{left:526px;bottom:200px;letter-spacing:-0.12px;}
#t2d_4824{left:526px;bottom:179px;letter-spacing:-0.13px;}
#t2e_4824{left:80px;bottom:154px;letter-spacing:-0.18px;}
#t2f_4824{left:138px;bottom:154px;letter-spacing:-0.17px;}
#t2g_4824{left:188px;bottom:154px;letter-spacing:-0.16px;}
#t2h_4824{left:433px;bottom:154px;letter-spacing:-0.12px;}
#t2i_4824{left:526px;bottom:154px;letter-spacing:-0.12px;}
#t2j_4824{left:526px;bottom:133px;letter-spacing:-0.13px;}
#t2k_4824{left:89px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2l_4824{left:175px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t2m_4824{left:124px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t2n_4824{left:90px;bottom:1049px;letter-spacing:0.12px;word-spacing:-0.03px;}
#t2o_4824{left:213px;bottom:1031px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t2p_4824{left:100px;bottom:1008px;letter-spacing:-0.12px;}
#t2q_4824{left:101px;bottom:991px;letter-spacing:-0.13px;}
#t2r_4824{left:224px;bottom:991px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t2s_4824{left:455px;bottom:991px;letter-spacing:-0.16px;}
#t2t_4824{left:640px;bottom:991px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t2u_4824{left:87px;bottom:967px;letter-spacing:-0.18px;}
#t2v_4824{left:143px;bottom:967px;letter-spacing:-0.14px;}

.s1_4824{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4824{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4824{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4824{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4824{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4824" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4824Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4824" style="-webkit-user-select: none;"><object width="935" height="1210" data="4824/4824.svg" type="image/svg+xml" id="pdf4824" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4824" class="t s1_4824">2-302 </span><span id="t2_4824" class="t s1_4824">Vol. 4 </span>
<span id="t3_4824" class="t s2_4824">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4824" class="t s3_4824">26 </span><span id="t5_4824" class="t s3_4824">Package/Platform-Level PL1 Power Limiting Log </span>
<span id="t6_4824" class="t s3_4824">When set, indicates that the Package/Platform Level </span>
<span id="t7_4824" class="t s3_4824">PL1 Power Limiting Status bit has asserted since the </span>
<span id="t8_4824" class="t s3_4824">log bit was last cleared. </span>
<span id="t9_4824" class="t s3_4824">This log bit will remain set until cleared by software </span>
<span id="ta_4824" class="t s3_4824">writing 0. </span>
<span id="tb_4824" class="t s3_4824">27 </span><span id="tc_4824" class="t s3_4824">Package/Platform-Level PL2 Power Limiting Log </span>
<span id="td_4824" class="t s3_4824">When set, indicates that the Package/Platform Level </span>
<span id="te_4824" class="t s3_4824">PL2 Power Limiting Status bit has asserted since the </span>
<span id="tf_4824" class="t s3_4824">log bit was last cleared. </span>
<span id="tg_4824" class="t s3_4824">This log bit will remain set until cleared by software </span>
<span id="th_4824" class="t s3_4824">writing 0. </span>
<span id="ti_4824" class="t s3_4824">63:28 </span><span id="tj_4824" class="t s3_4824">Reserved </span>
<span id="tk_4824" class="t s3_4824">6D0H </span><span id="tl_4824" class="t s3_4824">1744 </span><span id="tm_4824" class="t s3_4824">MSR_LASTBRANCH_16_TO_IP </span><span id="tn_4824" class="t s3_4824">Thread </span><span id="to_4824" class="t s3_4824">Last Branch Record 16 To IP (R/W) </span>
<span id="tp_4824" class="t s3_4824">One of 32 triplets of last branch record registers on the </span>
<span id="tq_4824" class="t s3_4824">last branch record stack. This part of the stack contains </span>
<span id="tr_4824" class="t s3_4824">pointers to the destination instruction. See also: </span>
<span id="ts_4824" class="t s3_4824">• </span><span id="tt_4824" class="t s3_4824">Last Branch Record Stack TOS at 1C9H. </span>
<span id="tu_4824" class="t s3_4824">• </span><span id="tv_4824" class="t s3_4824">Section 18.12. </span>
<span id="tw_4824" class="t s3_4824">6D1H </span><span id="tx_4824" class="t s3_4824">1745 </span><span id="ty_4824" class="t s3_4824">MSR_LASTBRANCH_17_TO_IP </span><span id="tz_4824" class="t s3_4824">Thread </span><span id="t10_4824" class="t s3_4824">Last Branch Record 17 To IP (R/W) </span>
<span id="t11_4824" class="t s3_4824">See description of MSR_LASTBRANCH_0_TO_IP. </span>
<span id="t12_4824" class="t s3_4824">6D2H </span><span id="t13_4824" class="t s3_4824">1746 </span><span id="t14_4824" class="t s3_4824">MSR_LASTBRANCH_18_TO_IP </span><span id="t15_4824" class="t s3_4824">Thread </span><span id="t16_4824" class="t s3_4824">Last Branch Record 18 To IP (R/W) </span>
<span id="t17_4824" class="t s3_4824">See description of MSR_LASTBRANCH_0_TO_IP. </span>
<span id="t18_4824" class="t s3_4824">6D3H </span><span id="t19_4824" class="t s3_4824">1747 </span><span id="t1a_4824" class="t s3_4824">MSR_LASTBRANCH_19_TO_IP </span><span id="t1b_4824" class="t s3_4824">Thread </span><span id="t1c_4824" class="t s3_4824">Last Branch Record 19To IP (R/W) </span>
<span id="t1d_4824" class="t s3_4824">See description of MSR_LASTBRANCH_0_TO_IP. </span>
<span id="t1e_4824" class="t s3_4824">6D4H </span><span id="t1f_4824" class="t s3_4824">1748 </span><span id="t1g_4824" class="t s3_4824">MSR_LASTBRANCH_20_TO_IP </span><span id="t1h_4824" class="t s3_4824">Thread </span><span id="t1i_4824" class="t s3_4824">Last Branch Record 20 To IP (R/W) </span>
<span id="t1j_4824" class="t s3_4824">See description of MSR_LASTBRANCH_0_TO_IP. </span>
<span id="t1k_4824" class="t s3_4824">6D5H </span><span id="t1l_4824" class="t s3_4824">1749 </span><span id="t1m_4824" class="t s3_4824">MSR_LASTBRANCH_21_TO_IP </span><span id="t1n_4824" class="t s3_4824">Thread </span><span id="t1o_4824" class="t s3_4824">Last Branch Record 21 To IP (R/W) </span>
<span id="t1p_4824" class="t s3_4824">See description of MSR_LASTBRANCH_0_TO_IP. </span>
<span id="t1q_4824" class="t s3_4824">6D6H </span><span id="t1r_4824" class="t s3_4824">1750 </span><span id="t1s_4824" class="t s3_4824">MSR_LASTBRANCH_22_TO_IP </span><span id="t1t_4824" class="t s3_4824">Thread </span><span id="t1u_4824" class="t s3_4824">Last Branch Record 22 To IP (R/W) </span>
<span id="t1v_4824" class="t s3_4824">See description of MSR_LASTBRANCH_0_TO_IP. </span>
<span id="t1w_4824" class="t s3_4824">6D7H </span><span id="t1x_4824" class="t s3_4824">1751 </span><span id="t1y_4824" class="t s3_4824">MSR_LASTBRANCH_23_TO_IP </span><span id="t1z_4824" class="t s3_4824">Thread </span><span id="t20_4824" class="t s3_4824">Last Branch Record 23 To IP (R/W) </span>
<span id="t21_4824" class="t s3_4824">See description of MSR_LASTBRANCH_0_TO_IP. </span>
<span id="t22_4824" class="t s3_4824">6D8H </span><span id="t23_4824" class="t s3_4824">1752 </span><span id="t24_4824" class="t s3_4824">MSR_LASTBRANCH_24_TO_IP </span><span id="t25_4824" class="t s3_4824">Thread </span><span id="t26_4824" class="t s3_4824">Last Branch Record 24 To IP (R/W) </span>
<span id="t27_4824" class="t s3_4824">See description of MSR_LASTBRANCH_0_TO_IP. </span>
<span id="t28_4824" class="t s3_4824">6D9H </span><span id="t29_4824" class="t s3_4824">1753 </span><span id="t2a_4824" class="t s3_4824">MSR_LASTBRANCH_25_TO_IP </span><span id="t2b_4824" class="t s3_4824">Thread </span><span id="t2c_4824" class="t s3_4824">Last Branch Record 25 To IP (R/W) </span>
<span id="t2d_4824" class="t s3_4824">See description of MSR_LASTBRANCH_0_TO_IP. </span>
<span id="t2e_4824" class="t s3_4824">6DAH </span><span id="t2f_4824" class="t s3_4824">1754 </span><span id="t2g_4824" class="t s3_4824">MSR_LASTBRANCH_26_TO_IP </span><span id="t2h_4824" class="t s3_4824">Thread </span><span id="t2i_4824" class="t s3_4824">Last Branch Record 26 To IP (R/W) </span>
<span id="t2j_4824" class="t s3_4824">See description of MSR_LASTBRANCH_0_TO_IP. </span>
<span id="t2k_4824" class="t s4_4824">Table 2-39. </span><span id="t2l_4824" class="t s4_4824">Additional MSRs Supported by 6th Generation, 7th Generation, 8th Generation, 9th Generation, </span>
<span id="t2m_4824" class="t s4_4824">10th Generation, 11th Generation, 12th Generation, and 13th Generation Intel® Core™ Processors, </span>
<span id="t2n_4824" class="t s4_4824">Intel® Xeon® Scalable Processor Family, 2nd, 3rd, and 4th Generation Intel® Xeon® Scalable Processor Family, </span>
<span id="t2o_4824" class="t s4_4824">8th Generation Intel® Core™ i3 Processors, and Intel® Xeon® E Processors </span>
<span id="t2p_4824" class="t s5_4824">Register </span>
<span id="t2q_4824" class="t s5_4824">Address </span><span id="t2r_4824" class="t s5_4824">Register Name / Bit Fields </span><span id="t2s_4824" class="t s5_4824">Scope </span><span id="t2t_4824" class="t s5_4824">Bit Description </span>
<span id="t2u_4824" class="t s5_4824">Hex </span><span id="t2v_4824" class="t s5_4824">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
