#-----------------------------------------------------------
# Vivado v2018.2.2 (64-bit)
# SW Build 2348494 on Mon Oct  1 18:25:44 MDT 2018
# IP Build 2318053 on Mon Oct  1 21:44:26 MDT 2018
# Start of session at: Sun Dec  9 01:32:36 2018
# Process ID: 7740
# Current directory: E:/KMUTT/Y2/CPE223/term_project/term_project.runs/synth_1
# Command line: vivado.exe -log world_time_clock.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source world_time_clock.tcl
# Log file: E:/KMUTT/Y2/CPE223/term_project/term_project.runs/synth_1/world_time_clock.vds
# Journal file: E:/KMUTT/Y2/CPE223/term_project/term_project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source world_time_clock.tcl -notrace
Command: synth_design -top world_time_clock -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13640 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 334.758 ; gain = 100.602
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'world_time_clock' [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/world_time_clock.v:6]
INFO: [Synth 8-6157] synthesizing module 'prescaler' [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/prescaler.v:8]
INFO: [Synth 8-6155] done synthesizing module 'prescaler' (1#1) [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/prescaler.v:8]
INFO: [Synth 8-6157] synthesizing module 'button_debounce' [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/button_debounce.v:6]
INFO: [Synth 8-6157] synthesizing module 'dff' [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/button_debounce.v:41]
INFO: [Synth 8-6155] done synthesizing module 'dff' (2#1) [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/button_debounce.v:41]
WARNING: [Synth 8-350] instance 'inst1' of module 'dff' requires 4 connections, but only 3 given [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/button_debounce.v:16]
WARNING: [Synth 8-350] instance 'inst2' of module 'dff' requires 4 connections, but only 3 given [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/button_debounce.v:17]
WARNING: [Synth 8-350] instance 'inst3' of module 'dff' requires 4 connections, but only 3 given [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/button_debounce.v:18]
WARNING: [Synth 8-350] instance 'inst4' of module 'dff' requires 4 connections, but only 3 given [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/button_debounce.v:19]
WARNING: [Synth 8-350] instance 'inst5' of module 'dff' requires 4 connections, but only 3 given [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/button_debounce.v:20]
WARNING: [Synth 8-350] instance 'inst6' of module 'dff' requires 4 connections, but only 3 given [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/button_debounce.v:23]
WARNING: [Synth 8-350] instance 'inst7' of module 'dff' requires 4 connections, but only 3 given [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/button_debounce.v:24]
WARNING: [Synth 8-350] instance 'inst8' of module 'dff' requires 4 connections, but only 3 given [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/button_debounce.v:25]
WARNING: [Synth 8-350] instance 'inst9' of module 'dff' requires 4 connections, but only 3 given [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/button_debounce.v:26]
WARNING: [Synth 8-350] instance 'inst10' of module 'dff' requires 4 connections, but only 3 given [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/button_debounce.v:27]
INFO: [Synth 8-6155] done synthesizing module 'button_debounce' (3#1) [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/button_debounce.v:6]
INFO: [Synth 8-6157] synthesizing module 'counter60' [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/counter60.v:6]
WARNING: [Synth 8-5788] Register current_reg in module counter60 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/counter60.v:23]
WARNING: [Synth 8-5788] Register ctrig_reg in module counter60 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/counter60.v:36]
INFO: [Synth 8-6155] done synthesizing module 'counter60' (4#1) [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/counter60.v:6]
WARNING: [Synth 8-350] instance 'sec' of module 'counter60' requires 6 connections, but only 3 given [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/world_time_clock.v:26]
INFO: [Synth 8-6157] synthesizing module 'counter1224' [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/counter1224.v:8]
WARNING: [Synth 8-5788] Register current24_reg in module counter1224 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/counter1224.v:30]
WARNING: [Synth 8-5788] Register current12_reg in module counter1224 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/counter1224.v:35]
WARNING: [Synth 8-5788] Register currentampm_reg in module counter1224 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/counter1224.v:36]
INFO: [Synth 8-6155] done synthesizing module 'counter1224' (5#1) [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/counter1224.v:8]
INFO: [Synth 8-6157] synthesizing module 'timezone_control' [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/timezone_control.v:8]
INFO: [Synth 8-6155] done synthesizing module 'timezone_control' (6#1) [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/timezone_control.v:8]
INFO: [Synth 8-6157] synthesizing module 'timezone_adjust' [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/timezone_adjust.v:7]
WARNING: [Synth 8-5788] Register refZone_reg in module timezone_adjust is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/timezone_adjust.v:23]
INFO: [Synth 8-6155] done synthesizing module 'timezone_adjust' (7#1) [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/timezone_adjust.v:7]
INFO: [Synth 8-6157] synthesizing module 'timezone_name' [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/timezone_name.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/timezone_name.v:15]
INFO: [Synth 8-6155] done synthesizing module 'timezone_name' (8#1) [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/timezone_name.v:6]
INFO: [Synth 8-6157] synthesizing module 'timezone_overlay' [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/timezone_overlay.v:6]
INFO: [Synth 8-6155] done synthesizing module 'timezone_overlay' (9#1) [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/timezone_overlay.v:6]
INFO: [Synth 8-6157] synthesizing module 'time_to_lcd' [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/time_to_lcd.v:6]
INFO: [Synth 8-6157] synthesizing module 'number_to_charcode' [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/number_to_charcode.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/number_to_charcode.v:13]
INFO: [Synth 8-6155] done synthesizing module 'number_to_charcode' (10#1) [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/number_to_charcode.v:6]
INFO: [Synth 8-6155] done synthesizing module 'time_to_lcd' (11#1) [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/time_to_lcd.v:6]
INFO: [Synth 8-6157] synthesizing module 'alarm_control' [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/alarm_control.v:7]
INFO: [Synth 8-6157] synthesizing module 'play_alarm' [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/alarm_control.v:100]
INFO: [Synth 8-4471] merging register 'play_sound_reg' into 'stage_reg' [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/alarm_control.v:114]
INFO: [Synth 8-4471] merging register 'light_reg' into 'stage_reg' [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/alarm_control.v:115]
WARNING: [Synth 8-6014] Unused sequential element play_sound_reg was removed.  [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/alarm_control.v:114]
WARNING: [Synth 8-6014] Unused sequential element light_reg was removed.  [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/alarm_control.v:115]
INFO: [Synth 8-6155] done synthesizing module 'play_alarm' (12#1) [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/alarm_control.v:100]
INFO: [Synth 8-155] case statement is not full and has no default [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/alarm_control.v:29]
INFO: [Synth 8-155] case statement is not full and has no default [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/alarm_control.v:66]
INFO: [Synth 8-6155] done synthesizing module 'alarm_control' (13#1) [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/alarm_control.v:7]
INFO: [Synth 8-6157] synthesizing module 'alarm_overlay' [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/alarm_overlay.v:6]
INFO: [Synth 8-6155] done synthesizing module 'alarm_overlay' (14#1) [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/alarm_overlay.v:6]
INFO: [Synth 8-6157] synthesizing module 'display_mux' [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/display_mux.v:7]
INFO: [Synth 8-6155] done synthesizing module 'display_mux' (15#1) [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/display_mux.v:7]
INFO: [Synth 8-6157] synthesizing module 'display_driver' [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/display_driver.v:8]
INFO: [Synth 8-155] case statement is not full and has no default [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/display_driver.v:33]
INFO: [Synth 8-155] case statement is not full and has no default [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/display_driver.v:81]
INFO: [Synth 8-6155] done synthesizing module 'display_driver' (16#1) [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/display_driver.v:8]
INFO: [Synth 8-6157] synthesizing module 'menu' [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/menu.v:6]
INFO: [Synth 8-226] default block is never used [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/menu.v:49]
INFO: [Synth 8-6155] done synthesizing module 'menu' (17#1) [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/menu.v:6]
INFO: [Synth 8-6155] done synthesizing module 'world_time_clock' (18#1) [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/world_time_clock.v:6]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 389.195 ; gain = 155.039
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin sec:preset[5] to constant 0 [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/world_time_clock.v:26]
WARNING: [Synth 8-3295] tying undriven pin sec:preset[4] to constant 0 [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/world_time_clock.v:26]
WARNING: [Synth 8-3295] tying undriven pin sec:preset[3] to constant 0 [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/world_time_clock.v:26]
WARNING: [Synth 8-3295] tying undriven pin sec:preset[2] to constant 0 [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/world_time_clock.v:26]
WARNING: [Synth 8-3295] tying undriven pin sec:preset[1] to constant 0 [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/world_time_clock.v:26]
WARNING: [Synth 8-3295] tying undriven pin sec:preset[0] to constant 0 [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/world_time_clock.v:26]
WARNING: [Synth 8-3295] tying undriven pin sec:load to constant 0 [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/world_time_clock.v:26]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 389.195 ; gain = 155.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 389.195 ; gain = 155.039
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/KMUTT/Y2/CPE223/term_project/constraint.xdc]
Finished Parsing XDC File [E:/KMUTT/Y2/CPE223/term_project/constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/KMUTT/Y2/CPE223/term_project/constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/world_time_clock_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/world_time_clock_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 730.125 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 730.125 ; gain = 495.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 730.125 ; gain = 495.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 730.125 ; gain = 495.969
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "flag1" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "flag5" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "flag200" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "ctrig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "currentampm" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "intrup" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'stage_reg' in module 'alarm_control'
INFO: [Synth 8-5544] ROM "snooze_hour" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "alarm_trig" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stage" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'enable_reg' into 'stage_reg' [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/display_driver.v:58]
WARNING: [Synth 8-6014] Unused sequential element enable_reg was removed.  [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/display_driver.v:58]
INFO: [Synth 8-5546] ROM "initflag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'menu'
INFO: [Synth 8-5544] ROM "hour" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "min" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "menu_top" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "menu_bot" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "load" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "hrMode" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "almHour" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "almMin" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rec" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "alarm" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'ampm_reg' [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/timezone_adjust.v:50]
WARNING: [Synth 8-327] inferring latch for variable 'temp_reg' [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/timezone_name.v:17]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/number_to_charcode.v:14]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE3 |                              010 |                              010
                 iSTATE1 |                              011 |                              011
                 iSTATE2 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stage_reg' using encoding 'sequential' in module 'alarm_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE7 |                             0000 |                             0000
                 iSTATE6 |                             0001 |                             0001
                 iSTATE2 |                             0010 |                             0010
                iSTATE13 |                             0011 |                             1110
                  iSTATE |                             0100 |                             0011
                 iSTATE0 |                             0101 |                             0100
                 iSTATE3 |                             0110 |                             1011
                 iSTATE4 |                             0111 |                             1100
                 iSTATE9 |                             1000 |                             1001
                 iSTATE5 |                             1001 |                             1010
                iSTATE12 |                             1010 |                             1111
                iSTATE11 |                             1011 |                             1000
                iSTATE14 |                             1100 |                             0101
                iSTATE10 |                             1101 |                             0110
                 iSTATE8 |                             1110 |                             0111
                 iSTATE1 |                             1111 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'menu'
WARNING: [Synth 8-327] inferring latch for variable 'adjAlmAMPM_reg' [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/menu.v:269]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 730.125 ; gain = 495.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     28 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 18    
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 2     
	               28 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 11    
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 40    
+---Muxes : 
	  17 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 16    
	  16 Input    128 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 30    
	  17 Input      6 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 6     
	  16 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 25    
	  17 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 14    
	   5 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	  16 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module prescaler 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 3     
+---Registers : 
	               28 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module dff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module counter60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module counter1224 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 9     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module timezone_control 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      6 Bit        Muxes := 1     
Module timezone_adjust 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 1     
Module timezone_name 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input    128 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 1     
Module timezone_overlay 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module number_to_charcode 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      1 Bit        Muxes := 1     
Module time_to_lcd 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
Module play_alarm 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module alarm_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   5 Input      6 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
Module alarm_overlay 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module display_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 4     
Module display_driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module menu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 6     
+---Registers : 
	              128 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 9     
	  16 Input    128 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 6     
	  16 Input      6 Bit        Muxes := 2     
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element nolabel_line25/inst1/outbar_reg was removed.  [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/button_debounce.v:48]
WARNING: [Synth 8-6014] Unused sequential element nolabel_line25/inst2/outbar_reg was removed.  [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/button_debounce.v:48]
WARNING: [Synth 8-6014] Unused sequential element nolabel_line25/inst3/outbar_reg was removed.  [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/button_debounce.v:48]
WARNING: [Synth 8-6014] Unused sequential element nolabel_line25/inst4/outbar_reg was removed.  [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/button_debounce.v:48]
WARNING: [Synth 8-6014] Unused sequential element nolabel_line25/inst5/outbar_reg was removed.  [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/button_debounce.v:48]
WARNING: [Synth 8-6014] Unused sequential element nolabel_line25/inst6/out_reg was removed.  [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/button_debounce.v:47]
WARNING: [Synth 8-6014] Unused sequential element nolabel_line25/inst7/out_reg was removed.  [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/button_debounce.v:47]
WARNING: [Synth 8-6014] Unused sequential element nolabel_line25/inst8/out_reg was removed.  [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/button_debounce.v:47]
WARNING: [Synth 8-6014] Unused sequential element nolabel_line25/inst9/out_reg was removed.  [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/button_debounce.v:47]
WARNING: [Synth 8-6014] Unused sequential element nolabel_line25/inst10/out_reg was removed.  [E:/KMUTT/Y2/CPE223/term_project/term_project.srcs/sources_1/new/button_debounce.v:47]
INFO: [Synth 8-5545] ROM "nolabel_line24/flag1" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "nolabel_line24/flag5" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "nolabel_line24/flag200" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "nolabel_line29/temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nolabel_line40/\inst1/out_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nolabel_line40/\inst5/out_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nolabel_line40/\inst7/out_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nolabel_line40/\inst3/out_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (nolabel_line40/\inst1/out_reg[4] )
INFO: [Synth 8-3886] merging instance 'nolabel_line40/inst4/out_reg[4]' (LD) to 'nolabel_line40/inst4/out_reg[5]'
INFO: [Synth 8-3886] merging instance 'nolabel_line40/inst6/out_reg[4]' (LD) to 'nolabel_line40/inst6/out_reg[5]'
INFO: [Synth 8-3886] merging instance 'nolabel_line40/inst2/out_reg[4]' (LD) to 'nolabel_line40/inst2/out_reg[5]'
INFO: [Synth 8-3886] merging instance 'nolabel_line40/inst8/out_reg[4]' (LD) to 'nolabel_line40/inst8/out_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (nolabel_line40/\inst5/out_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (nolabel_line40/\inst7/out_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (nolabel_line40/\inst3/out_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (nolabel_line40/\inst1/out_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (nolabel_line40/\inst4/out_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (nolabel_line40/\inst6/out_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (nolabel_line40/\inst2/out_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (nolabel_line40/\inst8/out_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (nolabel_line40/\inst5/out_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (nolabel_line40/\inst7/out_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (nolabel_line40/\inst3/out_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nolabel_line40/\inst1/out_reg[6] )
INFO: [Synth 8-3886] merging instance 'nolabel_line40/inst4/out_reg[6]' (LD) to 'nolabel_line40/inst4/out_reg[7]'
INFO: [Synth 8-3886] merging instance 'nolabel_line40/inst6/out_reg[6]' (LD) to 'nolabel_line40/inst6/out_reg[7]'
INFO: [Synth 8-3886] merging instance 'nolabel_line40/inst2/out_reg[6]' (LD) to 'nolabel_line40/inst2/out_reg[7]'
INFO: [Synth 8-3886] merging instance 'nolabel_line40/inst8/out_reg[6]' (LD) to 'nolabel_line40/inst8/out_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nolabel_line40/\inst5/out_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nolabel_line40/\inst7/out_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nolabel_line40/\inst3/out_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nolabel_line40/\inst1/out_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nolabel_line40/\inst4/out_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nolabel_line40/\inst6/out_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nolabel_line40/\inst2/out_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nolabel_line40/\inst8/out_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nolabel_line40/\inst5/out_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nolabel_line40/\inst7/out_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nolabel_line40/\inst3/out_reg[7] )
INFO: [Synth 8-3886] merging instance 'nolabel_line40/menu_bot_reg[24]' (FDE) to 'nolabel_line40/menu_bot_reg[30]'
INFO: [Synth 8-3886] merging instance 'nolabel_line40/menu_bot_reg[8]' (FDE) to 'nolabel_line40/menu_bot_reg[14]'
INFO: [Synth 8-3886] merging instance 'nolabel_line40/menu_bot_reg[0]' (FDE) to 'nolabel_line40/menu_bot_reg[127]'
INFO: [Synth 8-3886] merging instance 'nolabel_line40/menu_top_reg[120]' (FDE) to 'nolabel_line40/menu_top_reg[114]'
INFO: [Synth 8-3886] merging instance 'nolabel_line40/menu_top_reg[56]' (FDE) to 'nolabel_line40/menu_top_reg[127]'
INFO: [Synth 8-3886] merging instance 'nolabel_line31/temp_reg[56]' (LD) to 'nolabel_line31/temp_reg[49]'
INFO: [Synth 8-3886] merging instance 'nolabel_line40/menu_top_reg[88]' (FDE) to 'nolabel_line40/menu_top_reg[75]'
INFO: [Synth 8-3886] merging instance 'nolabel_line40/menu_top_reg[24]' (FDE) to 'nolabel_line40/menu_top_reg[116]'
INFO: [Synth 8-3886] merging instance 'nolabel_line31/temp_reg[24]' (LD) to 'nolabel_line31/temp_reg[65]'
INFO: [Synth 8-3886] merging instance 'nolabel_line40/menu_top_reg[104]' (FDE) to 'nolabel_line40/menu_top_reg[116]'
INFO: [Synth 8-3886] merging instance 'nolabel_line40/menu_top_reg[40]' (FDE) to 'nolabel_line40/menu_top_reg[127]'
INFO: [Synth 8-3886] merging instance 'nolabel_line31/temp_reg[40]' (LD) to 'nolabel_line31/temp_reg[32]'
INFO: [Synth 8-3886] merging instance 'nolabel_line40/menu_top_reg[8]' (FDE) to 'nolabel_line40/menu_top_reg[32]'
INFO: [Synth 8-3886] merging instance 'nolabel_line31/temp_reg[8]' (LD) to 'nolabel_line31/temp_reg[127]'
INFO: [Synth 8-3886] merging instance 'nolabel_line40/menu_top_reg[112]' (FDE) to 'nolabel_line40/menu_top_reg[114]'
INFO: [Synth 8-3886] merging instance 'nolabel_line40/menu_top_reg[48]' (FDE) to 'nolabel_line40/menu_top_reg[75]'
INFO: [Synth 8-3886] merging instance 'nolabel_line31/temp_reg[48]' (LD) to 'nolabel_line31/temp_reg[58]'
INFO: [Synth 8-3886] merging instance 'nolabel_line40/menu_top_reg[80]' (FDE) to 'nolabel_line40/menu_top_reg[121]'
INFO: [Synth 8-3886] merging instance 'nolabel_line40/menu_top_reg[16]' (FDE) to 'nolabel_line40/menu_top_reg[26]'
INFO: [Synth 8-3886] merging instance 'nolabel_line31/temp_reg[16]' (LD) to 'nolabel_line31/temp_reg[127]'
INFO: [Synth 8-3886] merging instance 'nolabel_line40/menu_top_reg[96]' (FDE) to 'nolabel_line40/menu_top_reg[102]'
INFO: [Synth 8-3886] merging instance 'nolabel_line40/menu_top_reg[32]' (FDE) to 'nolabel_line40/menu_top_reg[20]'
INFO: [Synth 8-3886] merging instance 'nolabel_line31/temp_reg[32]' (LD) to 'nolabel_line31/temp_reg[46]'
INFO: [Synth 8-3886] merging instance 'nolabel_line40/menu_top_reg[64]' (FDE) to 'nolabel_line40/menu_top_reg[90]'
INFO: [Synth 8-3886] merging instance 'nolabel_line40/menu_top_reg[0]' (FDE) to 'nolabel_line40/menu_top_reg[127]'
INFO: [Synth 8-3886] merging instance 'nolabel_line31/temp_reg[0]' (LD) to 'nolabel_line31/temp_reg[127]'
INFO: [Synth 8-3886] merging instance 'nolabel_line40/menu_bot_reg[25]' (FDE) to 'nolabel_line40/menu_bot_reg[116]'
INFO: [Synth 8-3886] merging instance 'nolabel_line40/menu_bot_reg[9]' (FDE) to 'nolabel_line40/menu_bot_reg[127]'
INFO: [Synth 8-3886] merging instance 'nolabel_line40/menu_bot_reg[113]' (FDE) to 'nolabel_line40/menu_bot_reg[116]'
INFO: [Synth 8-3886] merging instance 'nolabel_line40/menu_bot_reg[49]' (FDE) to 'nolabel_line40/menu_bot_reg[52]'
INFO: [Synth 8-3886] merging instance 'nolabel_line40/menu_bot_reg[17]' (FDE) to 'nolabel_line40/menu_bot_reg[127]'
INFO: [Synth 8-3886] merging instance 'nolabel_line40/menu_bot_reg[1]' (FDE) to 'nolabel_line40/menu_bot_reg[127]'
INFO: [Synth 8-3886] merging instance 'nolabel_line40/menu_top_reg[121]' (FDE) to 'nolabel_line40/menu_top_reg[108]'
INFO: [Synth 8-3886] merging instance 'nolabel_line40/menu_top_reg[57]' (FDE) to 'nolabel_line40/menu_top_reg[82]'
INFO: [Synth 8-3886] merging instance 'nolabel_line31/temp_reg[57]' (LD) to 'nolabel_line31/temp_reg[127]'
INFO: [Synth 8-3886] merging instance 'nolabel_line40/menu_top_reg[89]' (FDE) to 'nolabel_line40/menu_top_reg[102]'
INFO: [Synth 8-3886] merging instance 'nolabel_line40/menu_top_reg[25]' (FDE) to 'nolabel_line40/menu_top_reg[127]'
INFO: [Synth 8-3886] merging instance 'nolabel_line31/temp_reg[25]' (LD) to 'nolabel_line31/temp_reg[127]'
INFO: [Synth 8-3886] merging instance 'nolabel_line40/menu_top_reg[105]' (FDE) to 'nolabel_line40/menu_top_reg[123]'
INFO: [Synth 8-3886] merging instance 'nolabel_line40/menu_top_reg[41]' (FDE) to 'nolabel_line40/menu_top_reg[90]'
INFO: [Synth 8-3886] merging instance 'nolabel_line31/temp_reg[41]' (LD) to 'nolabel_line31/temp_reg[127]'
INFO: [Synth 8-3886] merging instance 'nolabel_line40/menu_top_reg[73]' (FDE) to 'nolabel_line40/menu_top_reg[75]'
INFO: [Synth 8-3886] merging instance 'nolabel_line40/menu_top_reg[9]' (FDE) to 'nolabel_line40/menu_top_reg[127]'
INFO: [Synth 8-3886] merging instance 'nolabel_line31/temp_reg[9]' (LD) to 'nolabel_line31/temp_reg[127]'
INFO: [Synth 8-3886] merging instance 'nolabel_line40/menu_top_reg[113]' (FDE) to 'nolabel_line40/menu_top_reg[116]'
INFO: [Synth 8-3886] merging instance 'nolabel_line40/menu_top_reg[49]' (FDE) to 'nolabel_line40/menu_top_reg[116]'
INFO: [Synth 8-3886] merging instance 'nolabel_line31/temp_reg[49]' (LD) to 'nolabel_line31/temp_reg[33]'
INFO: [Synth 8-3886] merging instance 'nolabel_line40/menu_top_reg[81]' (FDE) to 'nolabel_line40/menu_top_reg[82]'
INFO: [Synth 8-3886] merging instance 'nolabel_line40/menu_top_reg[17]' (FDE) to 'nolabel_line40/menu_top_reg[116]'
INFO: [Synth 8-3886] merging instance 'nolabel_line31/temp_reg[17]' (LD) to 'nolabel_line31/temp_reg[127]'
INFO: [Synth 8-3886] merging instance 'nolabel_line40/menu_top_reg[97]' (FDE) to 'nolabel_line40/menu_top_reg[116]'
INFO: [Synth 8-3886] merging instance 'nolabel_line40/menu_top_reg[33]' (FDE) to 'nolabel_line40/menu_top_reg[116]'
INFO: [Synth 8-3886] merging instance 'nolabel_line31/temp_reg[33]' (LD) to 'nolabel_line31/temp_reg[59]'
INFO: [Synth 8-3886] merging instance 'nolabel_line40/menu_top_reg[65]' (FDE) to 'nolabel_line40/menu_top_reg[82]'
INFO: [Synth 8-3886] merging instance 'nolabel_line31/temp_reg[65]' (LD) to 'nolabel_line31/temp_reg[26]'
INFO: [Synth 8-3886] merging instance 'nolabel_line40/menu_top_reg[1]' (FDE) to 'nolabel_line40/menu_top_reg[127]'
INFO: [Synth 8-3886] merging instance 'nolabel_line31/temp_reg[1]' (LD) to 'nolabel_line31/temp_reg[127]'
INFO: [Synth 8-3886] merging instance 'nolabel_line40/menu_bot_reg[122]' (FDE) to 'nolabel_line40/menu_bot_reg[123]'
INFO: [Synth 8-3886] merging instance 'nolabel_line40/menu_bot_reg[26]' (FDE) to 'nolabel_line40/menu_bot_reg[30]'
INFO: [Synth 8-3886] merging instance 'nolabel_line40/menu_bot_reg[10]' (FDE) to 'nolabel_line40/menu_bot_reg[14]'
INFO: [Synth 8-3886] merging instance 'nolabel_line40/menu_bot_reg[114]' (FDE) to 'nolabel_line40/menu_bot_reg[126]'
INFO: [Synth 8-3886] merging instance 'nolabel_line40/menu_bot_reg[18]' (FDE) to 'nolabel_line40/menu_bot_reg[30]'
INFO: [Synth 8-3886] merging instance 'nolabel_line40/menu_bot_reg[2]' (FDE) to 'nolabel_line40/menu_bot_reg[127]'
INFO: [Synth 8-3886] merging instance 'nolabel_line40/menu_top_reg[122]' (FDE) to 'nolabel_line40/menu_top_reg[123]'
INFO: [Synth 8-3886] merging instance 'nolabel_line40/menu_top_reg[58]' (FDE) to 'nolabel_line40/menu_top_reg[75]'
INFO: [Synth 8-3886] merging instance 'nolabel_line31/temp_reg[58]' (LD) to 'nolabel_line31/temp_reg[51]'
INFO: [Synth 8-3886] merging instance 'nolabel_line40/menu_top_reg[90]' (FDE) to 'nolabel_line40/menu_top_reg[66]'
INFO: [Synth 8-3886] merging instance 'nolabel_line31/temp_reg[26]' (LD) to 'nolabel_line31/temp_reg[50]'
INFO: [Synth 8-3886] merging instance 'nolabel_line40/menu_top_reg[106]' (FDE) to 'nolabel_line40/menu_top_reg[126]'
INFO: [Synth 8-3886] merging instance 'nolabel_line40/menu_top_reg[42]' (FDE) to 'nolabel_line40/menu_top_reg[127]'
INFO: [Synth 8-3886] merging instance 'nolabel_line31/temp_reg[42]' (LD) to 'nolabel_line31/temp_reg[62]'
INFO: [Synth 8-3886] merging instance 'nolabel_line40/menu_top_reg[74]' (FDE) to 'nolabel_line40/menu_top_reg[108]'
INFO: [Synth 8-3886] merging instance 'nolabel_line40/menu_top_reg[10]' (FDE) to 'nolabel_line40/menu_top_reg[20]'
INFO: [Synth 8-3886] merging instance 'nolabel_line31/temp_reg[10]' (LD) to 'nolabel_line31/temp_reg[127]'
INFO: [Synth 8-3886] merging instance 'nolabel_line40/menu_top_reg[114]' (FDE) to 'nolabel_line40/menu_top_reg[91]'
INFO: [Synth 8-3886] merging instance 'nolabel_line40/menu_top_reg[50]' (FDE) to 'nolabel_line40/menu_top_reg[75]'
INFO: [Synth 8-3886] merging instance 'nolabel_line31/temp_reg[50]' (LD) to 'nolabel_line31/temp_reg[35]'
INFO: [Synth 8-3886] merging instance 'nolabel_line40/menu_top_reg[82]' (FDE) to 'nolabel_line40/menu_top_reg[76]'
INFO: [Synth 8-3886] merging instance 'nolabel_line40/menu_top_reg[18]' (FDE) to 'nolabel_line40/menu_top_reg[20]'
INFO: [Synth 8-3886] merging instance 'nolabel_line31/temp_reg[18]' (LD) to 'nolabel_line31/temp_reg[127]'
INFO: [Synth 8-3886] merging instance 'nolabel_line40/menu_top_reg[98]' (FDE) to 'nolabel_line40/menu_top_reg[123]'
INFO: [Synth 8-3886] merging instance 'nolabel_line40/menu_top_reg[34]' (FDE) to 'nolabel_line40/menu_top_reg[127]'
INFO: [Synth 8-3886] merging instance 'nolabel_line31/temp_reg[34]' (LD) to 'nolabel_line31/temp_reg[43]'
INFO: [Synth 8-3886] merging instance 'nolabel_line40/menu_top_reg[66]' (FDE) to 'nolabel_line40/menu_top_reg[44]'
INFO: [Synth 8-3886] merging instance 'nolabel_line31/temp_reg[66]' (LD) to 'nolabel_line31/temp_reg[67]'
INFO: [Synth 8-3886] merging instance 'nolabel_line40/menu_top_reg[2]' (FDE) to 'nolabel_line40/menu_top_reg[127]'
INFO: [Synth 8-3886] merging instance 'nolabel_line31/temp_reg[2]' (LD) to 'nolabel_line31/temp_reg[127]'
INFO: [Synth 8-3886] merging instance 'nolabel_line40/menu_bot_reg[123]' (FDE) to 'nolabel_line40/menu_bot_reg[19]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nolabel_line33/\inst1/out_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nolabel_line33/\inst5/out_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nolabel_line33/\inst3/out_reg[3] )
INFO: [Synth 8-3886] merging instance 'nolabel_line40/menu_bot_reg[3]' (FDE) to 'nolabel_line40/menu_bot_reg[127]'
INFO: [Synth 8-3886] merging instance 'nolabel_line40/menu_top_reg[123]' (FDE) to 'nolabel_line40/menu_top_reg[107]'
INFO: [Synth 8-3886] merging instance 'nolabel_line40/menu_top_reg[59]' (FDE) to 'nolabel_line40/menu_top_reg[76]'
INFO: [Synth 8-3886] merging instance 'nolabel_line31/temp_reg[59]' (LD) to 'nolabel_line31/temp_reg[36]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (nolabel_line33/\inst1/out_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (nolabel_line33/\inst5/out_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (nolabel_line33/\inst3/out_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (nolabel_line33/\inst1/out_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (nolabel_line33/\inst5/out_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (nolabel_line33/\inst4/out_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (nolabel_line33/\inst2/out_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (nolabel_line33/\inst6/out_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (nolabel_line33/\inst3/out_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (nolabel_line40/\menu_bot_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nolabel_line33/\inst1/out_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nolabel_line33/\inst5/out_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nolabel_line33/\inst3/out_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (nolabel_line40/\menu_top_reg[118] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\nolabel_line31/temp_reg[102] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nolabel_line33/\inst1/out_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nolabel_line33/\inst5/out_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nolabel_line33/\inst4/out_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nolabel_line33/\inst2/out_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nolabel_line33/\inst6/out_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nolabel_line33/\inst3/out_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nolabel_line40/\menu_bot_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nolabel_line40/\menu_top_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line31/temp_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nolabel_line40/\menu_bot_reg[71] )
WARNING: [Synth 8-3332] Sequential element (nolabel_line31/temp_reg[102]) is unused and will be removed from module world_time_clock.
WARNING: [Synth 8-3332] Sequential element (nolabel_line31/temp_reg[7]) is unused and will be removed from module world_time_clock.
WARNING: [Synth 8-3332] Sequential element (inst1/out_reg[7]) is unused and will be removed from module time_to_lcd.
WARNING: [Synth 8-3332] Sequential element (inst1/out_reg[6]) is unused and will be removed from module time_to_lcd.
WARNING: [Synth 8-3332] Sequential element (inst1/out_reg[5]) is unused and will be removed from module time_to_lcd.
WARNING: [Synth 8-3332] Sequential element (inst1/out_reg[4]) is unused and will be removed from module time_to_lcd.
WARNING: [Synth 8-3332] Sequential element (inst1/out_reg[3]) is unused and will be removed from module time_to_lcd.
WARNING: [Synth 8-3332] Sequential element (inst1/out_reg[2]) is unused and will be removed from module time_to_lcd.
WARNING: [Synth 8-3332] Sequential element (inst1/out_reg[1]) is unused and will be removed from module time_to_lcd.
WARNING: [Synth 8-3332] Sequential element (inst1/out_reg[0]) is unused and will be removed from module time_to_lcd.
WARNING: [Synth 8-3332] Sequential element (inst2/out_reg[7]) is unused and will be removed from module time_to_lcd.
WARNING: [Synth 8-3332] Sequential element (inst2/out_reg[5]) is unused and will be removed from module time_to_lcd.
WARNING: [Synth 8-3332] Sequential element (inst3/out_reg[7]) is unused and will be removed from module time_to_lcd.
WARNING: [Synth 8-3332] Sequential element (inst3/out_reg[6]) is unused and will be removed from module time_to_lcd.
WARNING: [Synth 8-3332] Sequential element (inst3/out_reg[5]) is unused and will be removed from module time_to_lcd.
WARNING: [Synth 8-3332] Sequential element (inst3/out_reg[4]) is unused and will be removed from module time_to_lcd.
WARNING: [Synth 8-3332] Sequential element (inst3/out_reg[3]) is unused and will be removed from module time_to_lcd.
WARNING: [Synth 8-3332] Sequential element (inst3/out_reg[2]) is unused and will be removed from module time_to_lcd.
WARNING: [Synth 8-3332] Sequential element (inst3/out_reg[1]) is unused and will be removed from module time_to_lcd.
WARNING: [Synth 8-3332] Sequential element (inst3/out_reg[0]) is unused and will be removed from module time_to_lcd.
WARNING: [Synth 8-3332] Sequential element (inst4/out_reg[7]) is unused and will be removed from module time_to_lcd.
WARNING: [Synth 8-3332] Sequential element (inst4/out_reg[5]) is unused and will be removed from module time_to_lcd.
WARNING: [Synth 8-3332] Sequential element (inst5/out_reg[7]) is unused and will be removed from module time_to_lcd.
WARNING: [Synth 8-3332] Sequential element (inst5/out_reg[6]) is unused and will be removed from module time_to_lcd.
WARNING: [Synth 8-3332] Sequential element (inst5/out_reg[5]) is unused and will be removed from module time_to_lcd.
WARNING: [Synth 8-3332] Sequential element (inst5/out_reg[4]) is unused and will be removed from module time_to_lcd.
WARNING: [Synth 8-3332] Sequential element (inst5/out_reg[3]) is unused and will be removed from module time_to_lcd.
WARNING: [Synth 8-3332] Sequential element (inst5/out_reg[2]) is unused and will be removed from module time_to_lcd.
WARNING: [Synth 8-3332] Sequential element (inst5/out_reg[1]) is unused and will be removed from module time_to_lcd.
WARNING: [Synth 8-3332] Sequential element (inst5/out_reg[0]) is unused and will be removed from module time_to_lcd.
WARNING: [Synth 8-3332] Sequential element (inst6/out_reg[7]) is unused and will be removed from module time_to_lcd.
WARNING: [Synth 8-3332] Sequential element (inst6/out_reg[5]) is unused and will be removed from module time_to_lcd.
WARNING: [Synth 8-3332] Sequential element (inst1/out_reg[7]) is unused and will be removed from module menu.
WARNING: [Synth 8-3332] Sequential element (inst1/out_reg[6]) is unused and will be removed from module menu.
WARNING: [Synth 8-3332] Sequential element (inst1/out_reg[5]) is unused and will be removed from module menu.
WARNING: [Synth 8-3332] Sequential element (inst1/out_reg[4]) is unused and will be removed from module menu.
WARNING: [Synth 8-3332] Sequential element (inst1/out_reg[3]) is unused and will be removed from module menu.
WARNING: [Synth 8-3332] Sequential element (inst1/out_reg[2]) is unused and will be removed from module menu.
WARNING: [Synth 8-3332] Sequential element (inst1/out_reg[1]) is unused and will be removed from module menu.
WARNING: [Synth 8-3332] Sequential element (inst1/out_reg[0]) is unused and will be removed from module menu.
WARNING: [Synth 8-3332] Sequential element (inst2/out_reg[7]) is unused and will be removed from module menu.
WARNING: [Synth 8-3332] Sequential element (inst2/out_reg[5]) is unused and will be removed from module menu.
WARNING: [Synth 8-3332] Sequential element (inst3/out_reg[7]) is unused and will be removed from module menu.
WARNING: [Synth 8-3332] Sequential element (inst3/out_reg[6]) is unused and will be removed from module menu.
WARNING: [Synth 8-3332] Sequential element (inst3/out_reg[5]) is unused and will be removed from module menu.
WARNING: [Synth 8-3332] Sequential element (inst3/out_reg[4]) is unused and will be removed from module menu.
WARNING: [Synth 8-3332] Sequential element (inst3/out_reg[3]) is unused and will be removed from module menu.
WARNING: [Synth 8-3332] Sequential element (inst3/out_reg[2]) is unused and will be removed from module menu.
WARNING: [Synth 8-3332] Sequential element (inst3/out_reg[1]) is unused and will be removed from module menu.
WARNING: [Synth 8-3332] Sequential element (inst3/out_reg[0]) is unused and will be removed from module menu.
WARNING: [Synth 8-3332] Sequential element (inst4/out_reg[7]) is unused and will be removed from module menu.
WARNING: [Synth 8-3332] Sequential element (inst4/out_reg[5]) is unused and will be removed from module menu.
WARNING: [Synth 8-3332] Sequential element (inst5/out_reg[7]) is unused and will be removed from module menu.
WARNING: [Synth 8-3332] Sequential element (inst5/out_reg[6]) is unused and will be removed from module menu.
WARNING: [Synth 8-3332] Sequential element (inst5/out_reg[5]) is unused and will be removed from module menu.
WARNING: [Synth 8-3332] Sequential element (inst5/out_reg[4]) is unused and will be removed from module menu.
WARNING: [Synth 8-3332] Sequential element (inst5/out_reg[3]) is unused and will be removed from module menu.
WARNING: [Synth 8-3332] Sequential element (inst5/out_reg[2]) is unused and will be removed from module menu.
WARNING: [Synth 8-3332] Sequential element (inst5/out_reg[1]) is unused and will be removed from module menu.
WARNING: [Synth 8-3332] Sequential element (inst5/out_reg[0]) is unused and will be removed from module menu.
WARNING: [Synth 8-3332] Sequential element (inst6/out_reg[7]) is unused and will be removed from module menu.
WARNING: [Synth 8-3332] Sequential element (inst6/out_reg[5]) is unused and will be removed from module menu.
WARNING: [Synth 8-3332] Sequential element (inst7/out_reg[7]) is unused and will be removed from module menu.
WARNING: [Synth 8-3332] Sequential element (inst7/out_reg[6]) is unused and will be removed from module menu.
WARNING: [Synth 8-3332] Sequential element (inst7/out_reg[5]) is unused and will be removed from module menu.
WARNING: [Synth 8-3332] Sequential element (inst7/out_reg[4]) is unused and will be removed from module menu.
WARNING: [Synth 8-3332] Sequential element (inst7/out_reg[3]) is unused and will be removed from module menu.
WARNING: [Synth 8-3332] Sequential element (inst7/out_reg[2]) is unused and will be removed from module menu.
WARNING: [Synth 8-3332] Sequential element (inst7/out_reg[1]) is unused and will be removed from module menu.
WARNING: [Synth 8-3332] Sequential element (inst7/out_reg[0]) is unused and will be removed from module menu.
WARNING: [Synth 8-3332] Sequential element (inst8/out_reg[7]) is unused and will be removed from module menu.
WARNING: [Synth 8-3332] Sequential element (inst8/out_reg[5]) is unused and will be removed from module menu.
WARNING: [Synth 8-3332] Sequential element (menu_top_reg[118]) is unused and will be removed from module menu.
WARNING: [Synth 8-3332] Sequential element (menu_top_reg[7]) is unused and will be removed from module menu.
WARNING: [Synth 8-3332] Sequential element (menu_bot_reg[71]) is unused and will be removed from module menu.
WARNING: [Synth 8-3332] Sequential element (menu_bot_reg[5]) is unused and will be removed from module menu.
WARNING: [Synth 8-3332] Sequential element (load_fn_reg) is unused and will be removed from module counter60__1.
WARNING: [Synth 8-3332] Sequential element (current_reg[5]_P) is unused and will be removed from module counter60__1.
WARNING: [Synth 8-3332] Sequential element (current_reg[4]_P) is unused and will be removed from module counter60__1.
WARNING: [Synth 8-3332] Sequential element (current_reg[3]_P) is unused and will be removed from module counter60__1.
WARNING: [Synth 8-3332] Sequential element (current_reg[2]_P) is unused and will be removed from module counter60__1.
WARNING: [Synth 8-3332] Sequential element (current_reg[1]_P) is unused and will be removed from module counter60__1.
WARNING: [Synth 8-3332] Sequential element (current_reg[0]_P) is unused and will be removed from module counter60__1.
WARNING: [Synth 8-3332] Sequential element (inst2/out_reg[3]) is unused and will be removed from module time_to_lcd.
WARNING: [Synth 8-3332] Sequential element (inst2/out_reg[2]) is unused and will be removed from module time_to_lcd.
WARNING: [Synth 8-3332] Sequential element (inst2/out_reg[1]) is unused and will be removed from module time_to_lcd.
WARNING: [Synth 8-3332] Sequential element (inst2/out_reg[0]) is unused and will be removed from module time_to_lcd.
WARNING: [Synth 8-3332] Sequential element (inst4/out_reg[3]) is unused and will be removed from module time_to_lcd.
WARNING: [Synth 8-3332] Sequential element (inst4/out_reg[2]) is unused and will be removed from module time_to_lcd.
WARNING: [Synth 8-3332] Sequential element (inst4/out_reg[1]) is unused and will be removed from module time_to_lcd.
WARNING: [Synth 8-3332] Sequential element (inst4/out_reg[0]) is unused and will be removed from module time_to_lcd.
WARNING: [Synth 8-3332] Sequential element (inst6/out_reg[3]) is unused and will be removed from module time_to_lcd.
WARNING: [Synth 8-3332] Sequential element (inst6/out_reg[2]) is unused and will be removed from module time_to_lcd.
WARNING: [Synth 8-3332] Sequential element (inst6/out_reg[1]) is unused and will be removed from module time_to_lcd.
WARNING: [Synth 8-3332] Sequential element (inst6/out_reg[0]) is unused and will be removed from module time_to_lcd.
WARNING: [Synth 8-3332] Sequential element (inst2/out_reg[3]) is unused and will be removed from module menu.
WARNING: [Synth 8-3332] Sequential element (inst2/out_reg[2]) is unused and will be removed from module menu.
WARNING: [Synth 8-3332] Sequential element (inst2/out_reg[1]) is unused and will be removed from module menu.
WARNING: [Synth 8-3332] Sequential element (inst2/out_reg[0]) is unused and will be removed from module menu.
WARNING: [Synth 8-3332] Sequential element (inst4/out_reg[3]) is unused and will be removed from module menu.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 730.125 ; gain = 495.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 730.125 ; gain = 495.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 747.352 ; gain = 513.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 773.527 ; gain = 539.371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 773.527 ; gain = 539.371
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 773.527 ; gain = 539.371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 773.527 ; gain = 539.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 773.527 ; gain = 539.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 773.527 ; gain = 539.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 773.527 ; gain = 539.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     7|
|2     |CARRY4 |    32|
|3     |LUT1   |    18|
|4     |LUT2   |   106|
|5     |LUT3   |   114|
|6     |LUT4   |    88|
|7     |LUT5   |   176|
|8     |LUT6   |   361|
|9     |MUXF7  |     7|
|10    |FDCE   |    25|
|11    |FDPE   |    28|
|12    |FDRE   |   255|
|13    |FDSE   |    13|
|14    |LD     |    50|
|15    |LDC    |    25|
|16    |IBUF   |    22|
|17    |OBUF   |    30|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+----------------+------+
|      |Instance         |Module          |Cells |
+------+-----------------+----------------+------+
|1     |top              |                |  1357|
|2     |  hour           |counter1224     |    87|
|3     |  min            |counter60       |    56|
|4     |  nolabel_line24 |prescaler       |   132|
|5     |  nolabel_line25 |button_debounce |    59|
|6     |    inst1        |dff             |     3|
|7     |    inst10       |dff_1           |     2|
|8     |    inst2        |dff_2           |     3|
|9     |    inst3        |dff_3           |     6|
|10    |    inst4        |dff_4           |     8|
|11    |    inst5        |dff_5           |     3|
|12    |    inst6        |dff_6           |     1|
|13    |    inst7        |dff_7           |     2|
|14    |    inst8        |dff_8           |    30|
|15    |    inst9        |dff_9           |     1|
|16    |  nolabel_line30 |timezone_adjust |    74|
|17    |  nolabel_line31 |timezone_name   |   157|
|18    |  nolabel_line34 |alarm_control   |    35|
|19    |    play         |play_alarm      |     4|
|20    |  nolabel_line39 |display_driver  |   108|
|21    |  nolabel_line40 |menu            |   556|
|22    |  sec            |counter60_0     |    20|
+------+-----------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 773.527 ; gain = 539.371
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 126 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 773.527 ; gain = 198.441
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 773.527 ; gain = 539.371
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 136 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 75 instances were transformed.
  LD => LDCE: 48 instances
  LD => LDCE (inverted pins: G): 2 instances
  LDC => LDCE: 25 instances

INFO: [Common 17-83] Releasing license: Synthesis
252 Infos, 141 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 773.527 ; gain = 552.641
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/KMUTT/Y2/CPE223/term_project/term_project.runs/synth_1/world_time_clock.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file world_time_clock_utilization_synth.rpt -pb world_time_clock_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 773.527 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Dec  9 01:33:35 2018...
