// Seed: 1241216610
module module_0 #(
    parameter id_2 = 32'd28
) (
    id_1,
    _id_2,
    id_3
);
  input wire id_3;
  input wire _id_2;
  output wire id_1;
  wire [1 'b0 : id_2] id_4;
  assign module_1._id_0 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd9
) (
    input uwire _id_0,
    input supply1 id_1,
    output tri1 id_2,
    input supply1 id_3
);
  logic [id_0 : -1 'b0] id_5;
  localparam id_6 = 1 > 1, id_7 = id_1, id_8 = -1 ^ (id_2++);
  wire [1 : -1] id_9;
  wire id_10;
  module_0 modCall_1 (
      id_5,
      id_7,
      id_10
  );
  wire id_11;
endmodule
