[dumpfile] "AXI4SlaveRegFile/src/modules/A/A/out/A_top_cosim.vcd"
[savefile] "AXI4SlaveRegFile/src/modules/A/A/test/A_top_cosim.gtkw"
[timestart] 0
[pos] -1 -1
[treeopen] tb_A_top.
[sst_expanded] 1
tb_A_top.dut.rst
tb_A_top.dut.clk
-
-SBUS_SBUS_WADDR (IN)
tb_A_top.dut.sbus_waddr_ready
tb_A_top.dut.sbus_waddr_valid
tb_A_top.dut.sbus_waddr_data[31:0]
-
-SBUS_SBUS_WDATA (IN)
tb_A_top.dut.sbus_wdata_ready
tb_A_top.dut.sbus_wdata_valid
tb_A_top.dut.sbus_wdata_data[31:0]
tb_A_top.dut.sbus_wdata_strobes[3:0]
-
-SBUS_SBUS_WRESP (OUT)
tb_A_top.dut.sbus_wresp_ready
tb_A_top.dut.sbus_wresp_valid
tb_A_top.dut.sbus_wresp_data[1:0]
-
-SBUS_SBUS_RADDR (IN)
tb_A_top.dut.sbus_raddr_ready
tb_A_top.dut.sbus_raddr_valid
tb_A_top.dut.sbus_raddr_data[31:0]
-
-SBUS_SBUS_RDATA (OUT)
tb_A_top.dut.sbus_rdata_ready
tb_A_top.dut.sbus_rdata_valid
tb_A_top.dut.sbus_rdata_data[31:0]
tb_A_top.dut.sbus_rdata_response[1:0]
