============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.11-s104_1
  Generated on:           Jun 16 2023  06:59:01 am
  Module:                 sdc300_chip
  Operating conditions:   ssg_cworst_max_0p99v_m40c 
  Operating conditions:   ffg_cbest_min_1p21v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

# SETUP                                       WNS      TNS    FEP 
# ------------------------------------------------------------------
 View: ALL                                 -7.096  -28.671    332 
    Group : apb_clk                         2.820    0.000      0 
    Group : bap1_interfaces_tck               N/A      N/A    N/A 
    Group : bap1_tck                          N/A      N/A    N/A 
    Group : bscan_capture_shift_clock         N/A      N/A    N/A 
    Group : bscan_update_clock                N/A      N/A    N/A 
    Group : clk144M                        -0.058   -0.076      2 
    Group : clk_750k                          N/A      N/A    N/A 
    Group : clkF1_24m                      14.258    0.000      0 
    Group : clkF2_12m                      28.837    0.000      0 
    Group : clkhspi                           N/A      N/A    N/A 
    Group : clkout_24m                      0.032    0.000      0 
    Group : cpu_clk                        -0.102  -14.446    299 
    Group : dclk                           17.825    0.000      0 
    Group : default                           N/A      N/A    N/A 
    Group : div_by_4                        8.013    0.000      0 
    Group : div_by_8                       19.118    0.000      0 
    Group : dsp_144_clk                    -0.004   -0.033     31 
    Group : dspiclk                         0.002    0.000      0 
    Group : f1_clk_24m                     11.392    0.000      0 
    Group : f1_clk_24m_mas                 12.962    0.000      0 
    Group : f2_clk_12m                     -7.096  -14.193      2 
    Group : f2_clk_12m_mas                 27.540    0.000      0 
    Group : hspiclk                           N/A      N/A    N/A 
    Group : i2c_glitch_clk                  1.661    0.000      0 
    Group : i2cclk                            N/A      N/A    N/A 
    Group : INT2OUT                         0.859    0.000      0 
    Group : INT2REG                           N/A      N/A    N/A 
    Group : MEM2MEM                           N/A      N/A    N/A 
    Group : MEM2REG                        -2.131  -20.303    280 
    Group : pmu_clk                       159.947    0.000      0 
    Group : refclk144m                        N/A      N/A    N/A 
    Group : REG2CLKGate                     0.019    0.000      0 
    Group : REG2MEM                        -0.656   -1.056     32 
    Group : REG2OUT                           N/A      N/A    N/A 
    Group : REG2REG                         0.000    0.000      0 
    Group : sys_clk                         0.000    0.000      0 
    Group : tessent_edt_clock                 N/A      N/A    N/A 
    Group : tessent_shift_capture_clock     0.012    0.000      0 
    Group : tessent_tck                    12.891    0.000      0 
    Group : tessent_test_clock             35.223    0.000      0 
    Group : tessent_virtual_force_pi          N/A      N/A    N/A 
    Group : tessent_virtual_measure_po        N/A      N/A    N/A 

# ------------------------------------------------------------------
# DRV                             WNS          TNS       FEP 
# -------------------------------------------------------------
 View: ALL                                                   
    Check: max_transition    -100.076  -116409.049    241194 
    Check: max_capacitance     -968.0     -20573.6       395 
    Check: max_fanout           -79.0    -232385.0      5304 

# -------------------------------------------------------------
