// Seed: 2038062696
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  assign module_1.id_3 = 0;
  input wire id_1;
  wire id_3, id_4, id_5[-1 'b0 : -1];
  assign module_2.id_9 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd46
) (
    _id_1,
    id_2
);
  output wire id_2;
  input wire _id_1;
  tri [1 : id_1] id_3;
  assign id_3 = 1'b0;
  assign id_3 = id_1;
  module_0 modCall_1 (
      id_3,
      id_3
  );
endmodule
module module_2 (
    output wor id_0,
    input tri0 id_1,
    input tri id_2,
    input supply1 id_3,
    input uwire id_4,
    output wor id_5,
    output tri1 id_6,
    input supply1 id_7,
    input wor id_8,
    input wor id_9,
    input supply1 id_10[1 : -1 'h0],
    output wire id_11,
    input tri1 id_12
    , id_16,
    output uwire id_13,
    input supply1 id_14
);
  logic id_17;
  id_18 :
  assert property (@(1 or -1) id_4) foreach (id_19) @(negedge id_7 or posedge id_3) $signed(81);
  ;
  module_0 modCall_1 (
      id_19,
      id_19
  );
  logic id_20;
  ;
endmodule
