<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>uart-loopback: include/regs/xmega_ebi.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.3 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>include/regs/xmega_ebi.h File Reference</h1>
<p>XMEGA EBI Register Interface.  
<a href="#_details">More...</a></p>
<code>#include &lt;<a class="el" href="memory-map_8h_source.html">chip/memory-map.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="cpu_2xmega_2include_2cpu_2io_8h_source.html">io.h</a>&gt;</code><br/>

<p><a href="xmega__ebi_8h_source.html">Go to the source code of this file.</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Defines</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader">Register offsets</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp4a62382976860438a14af799a52f6146"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebi__regs__group.html#ga7cab244449e3dcb1b6854b196c49df84">EBI_CTRL</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Control register.  <a href="group__ebi__regs__group.html#ga7cab244449e3dcb1b6854b196c49df84"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebi__regs__group.html#gacf7c8a329f285b6eaf3aaca5158b2f67">EBI_SDRAMCTRLA</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SDRAM control register A.  <a href="group__ebi__regs__group.html#gacf7c8a329f285b6eaf3aaca5158b2f67"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebi__regs__group.html#ga242f38f60bfac6ec23adb969d7744687">EBI_SDRAMCTRLB</a>&nbsp;&nbsp;&nbsp;0x08</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SDRAM control register B.  <a href="group__ebi__regs__group.html#ga242f38f60bfac6ec23adb969d7744687"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebi__regs__group.html#ga35b6d07949ae745bee1e44399abf4ee5">EBI_SDRAMCTRLC</a>&nbsp;&nbsp;&nbsp;0x09</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SDRAM control register C.  <a href="group__ebi__regs__group.html#ga35b6d07949ae745bee1e44399abf4ee5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebi__regs__group.html#ga8371935d63884054b559aa6a8945c8c4">EBI_REFRESHL</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SDRAM refresh period low byte.  <a href="group__ebi__regs__group.html#ga8371935d63884054b559aa6a8945c8c4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebi__regs__group.html#ga0fb68b6ec51bfbaf73fc3b47b2cc030a">EBI_REFRESHH</a>&nbsp;&nbsp;&nbsp;0x05</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SDRAM refresh period high byte.  <a href="group__ebi__regs__group.html#ga0fb68b6ec51bfbaf73fc3b47b2cc030a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebi__regs__group.html#gad9e7d67a952fbdc178c13fab1aa4b931">EBI_INITDLYL</a>&nbsp;&nbsp;&nbsp;0x06</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SDRAM init. delay low byte.  <a href="group__ebi__regs__group.html#gad9e7d67a952fbdc178c13fab1aa4b931"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebi__regs__group.html#ga298d7f136b2bf7fcc8aa19cefadeb9d0">EBI_INITDLYH</a>&nbsp;&nbsp;&nbsp;0x07</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SDRAM init. delay high byte.  <a href="group__ebi__regs__group.html#ga298d7f136b2bf7fcc8aa19cefadeb9d0"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitfields in CTRL</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp2b97f755d52189bb01c5ffb927c2b6b2"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebi__regs__group.html#gace71130b0cff223328b144712ed70f2b">EBI_IFMODE_START</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">EBI mode.  <a href="group__ebi__regs__group.html#gace71130b0cff223328b144712ed70f2b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebi__regs__group.html#ga74c97e6d58a1473110f335cdff0f072c">EBI_IFMODE_SIZE</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">EBI mode.  <a href="group__ebi__regs__group.html#ga74c97e6d58a1473110f335cdff0f072c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebi__regs__group.html#ga24a4cea899114b7d70118f9a088b0bc1">EBI_SRMODE_START</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SRAM mode.  <a href="group__ebi__regs__group.html#ga24a4cea899114b7d70118f9a088b0bc1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebi__regs__group.html#gacfa2e52ce3be5601d19e52709f789c67">EBI_SRMODE_SIZE</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SRAM mode.  <a href="group__ebi__regs__group.html#gacfa2e52ce3be5601d19e52709f789c67"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebi__regs__group.html#gadd1da98fcef4f9b333431848f27c0846">EBI_LPCMODE_START</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SRAM Low Pin-Count mode.  <a href="group__ebi__regs__group.html#gadd1da98fcef4f9b333431848f27c0846"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebi__regs__group.html#gaf502daf1fc915b24a13298b1fb3e9ac6">EBI_LPCMODE_SIZE</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SRAM Low Pin-Count mode.  <a href="group__ebi__regs__group.html#gaf502daf1fc915b24a13298b1fb3e9ac6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebi__regs__group.html#ga47660928b87f99b9192cc0b40da24cbe">EBI_SDDATAW_START</a>&nbsp;&nbsp;&nbsp;6</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SDRAM data width setting.  <a href="group__ebi__regs__group.html#ga47660928b87f99b9192cc0b40da24cbe"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebi__regs__group.html#ga6fa699edd55bb95141e748a2e755a5d1">EBI_SDDATAW_SIZE</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SDRAM data width setting.  <a href="group__ebi__regs__group.html#ga6fa699edd55bb95141e748a2e755a5d1"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">IFMODE bitfield values</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpc56f467a6f57c7c8d65f6f171f13f951"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebi__regs__group.html#gaebf12bac3caed9b42f5d7ccaf2712300">EBI_IFMODE_DISABLED</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">EBI disabled.  <a href="group__ebi__regs__group.html#gaebf12bac3caed9b42f5d7ccaf2712300"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebi__regs__group.html#gaa494627ce2aca0d4d652577be0b59534">EBI_IFMODE_3PORT</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">EBI enabled w/ 3-port interface.  <a href="group__ebi__regs__group.html#gaa494627ce2aca0d4d652577be0b59534"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebi__regs__group.html#ga05d4e67a1a7d1fd80345ea47eb7ba516">EBI_IFMODE_4PORT</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">EBI enabled w/ 4-port interface.  <a href="group__ebi__regs__group.html#ga05d4e67a1a7d1fd80345ea47eb7ba516"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebi__regs__group.html#ga5091cea8a92d8043654d8d1b1447c360">EBI_IFMODE_2PORT</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">EBI enabled w/ 2-port interface.  <a href="group__ebi__regs__group.html#ga5091cea8a92d8043654d8d1b1447c360"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">SRMODE bitfield values</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpcfa2dd8a608287811bb2bb0242650f10"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebi__regs__group.html#gadfe043d1706bb95fddee16b412130a6b">EBI_SRMODE_ALE1</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Address bytes 0 and 1 multiplexed.  <a href="group__ebi__regs__group.html#gadfe043d1706bb95fddee16b412130a6b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebi__regs__group.html#ga3fe7a6b478cbb1e199621ab832d42e2e">EBI_SRMODE_ALE2</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Address bytes 0 and 2 multiplexed.  <a href="group__ebi__regs__group.html#ga3fe7a6b478cbb1e199621ab832d42e2e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebi__regs__group.html#gad4400eb3ec3b46041aac7c85bb7f6ab3">EBI_SRMODE_ALE12</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Address bytes 0, 1 and 2 multiplexed.  <a href="group__ebi__regs__group.html#gad4400eb3ec3b46041aac7c85bb7f6ab3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebi__regs__group.html#ga1a0a83a4b113ce6aba96b3176273f2e6">EBI_SRMODE_NOALE</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">No address multiplexing.  <a href="group__ebi__regs__group.html#ga1a0a83a4b113ce6aba96b3176273f2e6"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">LPCMODE bitfield values</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp910c061a6edcf05c86a896fe7f89a98f"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebi__regs__group.html#gab11f8973d8039fa6a235e521fda82620">EBI_LPCMODE_ALE1</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data multiplexed with address byte 0.  <a href="group__ebi__regs__group.html#gab11f8973d8039fa6a235e521fda82620"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebi__regs__group.html#gad3c9336a466c375ce00453c5eaa52b83">EBI_LPCMODE_ALE12</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data multiplexed with address bytes 0 and 1.  <a href="group__ebi__regs__group.html#gad3c9336a466c375ce00453c5eaa52b83"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">SDDATAW bitfield values</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp32227c9e083dd5b3dd769b62ad97c72e"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebi__regs__group.html#gad4663b024fe5e8d34b5403460a82a149">EBI_SDDATAW_4BIT</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">4-bit data bus  <a href="group__ebi__regs__group.html#gad4663b024fe5e8d34b5403460a82a149"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebi__regs__group.html#gab55cc19048437283a1d23ce6cd9afc0d">EBI_SDDATAW_8BIT</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">8-bit data bus  <a href="group__ebi__regs__group.html#gab55cc19048437283a1d23ce6cd9afc0d"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitfields in SDRAMCTRLA</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp46f41899eb94d92f39f008cbe97ccc14"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebi__regs__group.html#ga8e34115c2bf0b296fddb105c462a5551">EBI_SDCOL_START</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SDRAM column bits.  <a href="group__ebi__regs__group.html#ga8e34115c2bf0b296fddb105c462a5551"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebi__regs__group.html#gac8ea6d6b754ab400724936cd0faf051a">EBI_SDCOL_SIZE</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SDRAM column bits.  <a href="group__ebi__regs__group.html#gac8ea6d6b754ab400724936cd0faf051a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebi__regs__group.html#gaafafc4df4f42c227419a40f9e72fd4ba">EBI_SDROW_BIT</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SDRAM row bits (11/12 bits).  <a href="group__ebi__regs__group.html#gaafafc4df4f42c227419a40f9e72fd4ba"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebi__regs__group.html#ga1e2b983dbe2eb911260b74cc0ee58e2d">EBI_SDCAS_BIT</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SDRAM CAS latency (2/3 cycles).  <a href="group__ebi__regs__group.html#ga1e2b983dbe2eb911260b74cc0ee58e2d"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">SDCOL bitfield values</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpaeb01e2653361b9a4a84f91ab899be88"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebi__regs__group.html#ga59931bf90019ac1dd20431037db7f906">EBI_SDCOL_8BIT</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">8 column bits  <a href="group__ebi__regs__group.html#ga59931bf90019ac1dd20431037db7f906"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebi__regs__group.html#ga978dd807414c46ea783363d85a0be59a">EBI_SDCOL_9BIT</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">9 column bits  <a href="group__ebi__regs__group.html#ga978dd807414c46ea783363d85a0be59a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebi__regs__group.html#ga2a68c25a0fdc2d45c53274fa99afd712">EBI_SDCOL_10BIT</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">10 column bits  <a href="group__ebi__regs__group.html#ga2a68c25a0fdc2d45c53274fa99afd712"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebi__regs__group.html#ga224abb223db9a5c19100191c1958eca7">EBI_SDCOL_11BIT</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">11 column bits  <a href="group__ebi__regs__group.html#ga224abb223db9a5c19100191c1958eca7"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitfields in SDRAMCTRLB</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp9171259b80295a27d503fd5d02faf621"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebi__regs__group.html#gabdbf40f378f2100a6cfe47e0f43c0424">EBI_RPDLY_START</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SDRAM row to precharge delay in number of CLKper2 cycles (0-7).  <a href="group__ebi__regs__group.html#gabdbf40f378f2100a6cfe47e0f43c0424"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebi__regs__group.html#gad72365999e0e153bbad189448d373725">EBI_RPDLY_SIZE</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SDRAM row to precharge delay in number of CLKper2 cycles (0-7).  <a href="group__ebi__regs__group.html#gad72365999e0e153bbad189448d373725"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebi__regs__group.html#ga7a051201e9922e3c1ae277a46f5f1c95">EBI_ROWCYCDLY_START</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SDRAM row cycle delay in number of CLKper2 cycles (0-7).  <a href="group__ebi__regs__group.html#ga7a051201e9922e3c1ae277a46f5f1c95"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebi__regs__group.html#ga5da5ecfccf4f0a8a8c7886789cb38de3">EBI_ROWCYCDLY_SIZE</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SDRAM row cycle delay in number of CLKper2 cycles (0-7).  <a href="group__ebi__regs__group.html#ga5da5ecfccf4f0a8a8c7886789cb38de3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebi__regs__group.html#ga96f7946e9c23420db041dbf8214f52b7">EBI_MRDLY_START</a>&nbsp;&nbsp;&nbsp;6</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SDRAM mode register delay in number of CLKper2 cycles (0-3).  <a href="group__ebi__regs__group.html#ga96f7946e9c23420db041dbf8214f52b7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebi__regs__group.html#ga53408319e92e60e726ea304b44036672">EBI_MRDLY_SIZE</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SDRAM mode register delay in number of CLKper2 cycles (0-3).  <a href="group__ebi__regs__group.html#ga53408319e92e60e726ea304b44036672"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitfields in SDRAMCTRLC</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp561ea1758670b1bcf49c170ed0d38cd4"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebi__regs__group.html#ga5c81eabab7680ed111bc6f759d33000d">EBI_ROWCOLDLY_START</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SDRAM row to column delay in number of CLKper2 cycles (0-7).  <a href="group__ebi__regs__group.html#ga5c81eabab7680ed111bc6f759d33000d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebi__regs__group.html#gad4fc06156da736df31133e985f70a769">EBI_ROWCOLDLY_SIZE</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SDRAM row to column delay in number of CLKper2 cycles (0-7).  <a href="group__ebi__regs__group.html#gad4fc06156da736df31133e985f70a769"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebi__regs__group.html#ga09487bd20ffd1e174dee5564d92de9a6">EBI_ESRDLY_START</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SDRAM exit self refresh to active delay in number of CLKper2 cycles (0-7).  <a href="group__ebi__regs__group.html#ga09487bd20ffd1e174dee5564d92de9a6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebi__regs__group.html#ga8773390added64369da20cef62b03912">EBI_ESRDLY_SIZE</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SDRAM exit self refresh to active delay in number of CLKper2 cycles (0-7).  <a href="group__ebi__regs__group.html#ga8773390added64369da20cef62b03912"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebi__regs__group.html#ga9464f3b3576775f57bcba36adc3c358f">EBI_WRDLY_START</a>&nbsp;&nbsp;&nbsp;6</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SDRAM write recovery delay in number of CLKper2 cycles (0-3).  <a href="group__ebi__regs__group.html#ga9464f3b3576775f57bcba36adc3c358f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebi__regs__group.html#ga27d0878f02121d5adb646cf329747d47">EBI_WRDLY_SIZE</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SDRAM write recovery delay in number of CLKper2 cycles (0-3).  <a href="group__ebi__regs__group.html#ga27d0878f02121d5adb646cf329747d47"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitfields in REFRESH</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp2d3e62680eb7a3ed8a2bd1f3b7dd1e24"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebi__regs__group.html#ga913b87df738e388efa8dec327c8bb8d4">EBI_REFRESH_START</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SDRAM refresh period in number of CLKper2 cycles.  <a href="group__ebi__regs__group.html#ga913b87df738e388efa8dec327c8bb8d4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebi__regs__group.html#gab2f7adddefc860be1d9728243c73ff13">EBI_REFRESH_SIZE</a>&nbsp;&nbsp;&nbsp;10</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SDRAM refresh period in number of CLKper2 cycles.  <a href="group__ebi__regs__group.html#gab2f7adddefc860be1d9728243c73ff13"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitfields in REFRESHL</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpa31573c4f9b0a6dbaf76435d989d8c66"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebi__regs__group.html#ga60759f095b19576e3c454966e1817e5f">EBI_REFRESHL_START</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SDRAM refresh period in number of CLKper2 cycles (LSB).  <a href="group__ebi__regs__group.html#ga60759f095b19576e3c454966e1817e5f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebi__regs__group.html#ga02e17d29411f39775326d6efd979779f">EBI_REFRESHL_SIZE</a>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SDRAM refresh period in number of CLKper2 cycles (LSB).  <a href="group__ebi__regs__group.html#ga02e17d29411f39775326d6efd979779f"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitfields in REFRESHH</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpa0c91ec6e4fd203955ebc74ded2ecc3c"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebi__regs__group.html#ga125317dbcbbbb9f4452b1e387738acb5">EBI_REFRESHH_START</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SDRAM refresh period in number of CLKper2 cycles (MSB).  <a href="group__ebi__regs__group.html#ga125317dbcbbbb9f4452b1e387738acb5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebi__regs__group.html#ga32b1c89def7c55738b7d240ea242d8cf">EBI_REFRESHH_SIZE</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SDRAM refresh period in number of CLKper2 cycles (MSB).  <a href="group__ebi__regs__group.html#ga32b1c89def7c55738b7d240ea242d8cf"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitfields in INITDLY</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp413eda49ca07069bb43edda928bad4e5"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebi__regs__group.html#ga938d6e3359415c803f46fb37027aea37">EBI_INITDLY_START</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SDRAM initialization delay in number of CLKper2 cycles.  <a href="group__ebi__regs__group.html#ga938d6e3359415c803f46fb37027aea37"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebi__regs__group.html#ga85367b4eeaa1ffbf46a876f1ee39a6e4">EBI_INITDLY_SIZE</a>&nbsp;&nbsp;&nbsp;14</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SDRAM initialization delay in number of CLKper2 cycles.  <a href="group__ebi__regs__group.html#ga85367b4eeaa1ffbf46a876f1ee39a6e4"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitfields in INITDLYL</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp050f8ecafcf3d64a8f27c4d465a5e5e5"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebi__regs__group.html#ga46ba9741da29d9fb3eaabee8fd72c9c7">EBI_INITDLYL_START</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SDRAM initialization delay in number of CLKper2 cycles (LSB).  <a href="group__ebi__regs__group.html#ga46ba9741da29d9fb3eaabee8fd72c9c7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebi__regs__group.html#gadd079c2d02e38a6e78c59a200d457523">EBI_INITDLYL_SIZE</a>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SDRAM initialization delay in number of CLKper2 cycles (LSB).  <a href="group__ebi__regs__group.html#gadd079c2d02e38a6e78c59a200d457523"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitfields in INITDLYH</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp65167ce49338569496b921fb3f4fe26f"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebi__regs__group.html#ga4b43730770b4264a7e7ba45227123143">EBI_INITDLYH_START</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SDRAM initialization delay in number of CLKper2 cycles (MSB).  <a href="group__ebi__regs__group.html#ga4b43730770b4264a7e7ba45227123143"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebi__regs__group.html#gab26bc3e5804771bbf8eb221dfb1068f0">EBI_INITDLYH_SIZE</a>&nbsp;&nbsp;&nbsp;6</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SDRAM initialization delay in number of CLKper2 cycles (MSB).  <a href="group__ebi__regs__group.html#gab26bc3e5804771bbf8eb221dfb1068f0"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Bit manipulation macros</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp985364f9862511c06835e6b4d720df5f"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebi__regs__group.html#ga3cf9022cde18af5e61179894497c36b0">EBI_BIT</a>(name)&nbsp;&nbsp;&nbsp;(1U &lt;&lt; EBI_##name##_BIT)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Create a mask with bit <em>name</em> set.  <a href="group__ebi__regs__group.html#ga3cf9022cde18af5e61179894497c36b0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebi__regs__group.html#gab3d407db0ef2bf81a6af59e7050211c6">EBI_BF</a>(name, value)&nbsp;&nbsp;&nbsp;((value) &lt;&lt; EBI_##name##_START)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Create a mask with bitfield <em>name</em> set to <em>value</em>.  <a href="group__ebi__regs__group.html#gab3d407db0ef2bf81a6af59e7050211c6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebi__regs__group.html#gaeca30a548efc588fd454e1710d5a4307">EBI_BFMASK</a>(name)&nbsp;&nbsp;&nbsp;(((1U &lt;&lt; EBI_##name##_SIZE) - 1) &lt;&lt; EBI_##name##_START)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Create a mask of the bitfield <em>name</em>.  <a href="group__ebi__regs__group.html#gaeca30a548efc588fd454e1710d5a4307"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebi__regs__group.html#ga0243ed70ad0adfb750e0c06a27d0e847">EBI_BFEXT</a>(name, regval)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Extract the value of bitfield <em>name</em> from <em>regval</em>.  <a href="group__ebi__regs__group.html#ga0243ed70ad0adfb750e0c06a27d0e847"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebi__regs__group.html#ga3b63494a409bf0685fa7fe67d7a80837">EBI_BFINS</a>(name, value, regval)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return <em>regval</em> with bitfield <em>name</em> set to <em>value</em>.  <a href="group__ebi__regs__group.html#ga3b63494a409bf0685fa7fe67d7a80837"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Register access macros</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp7dbcd9758a0808fd96aaaf6d942fa607"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebi__regs__group.html#gaf8feceda63ba9e2c28cf3a6c10c9ac5b">ebi_read_reg</a>(reg)&nbsp;&nbsp;&nbsp;mmio_read8((void *)((<a class="el" href="group__stdint__group.html#ga2f2d463af0e2a9da3ecdd102ce312832">uintptr_t</a>)(EBI_BASE) + EBI_##reg))</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Read the value of EBI register <em>reg</em>.  <a href="group__ebi__regs__group.html#gaf8feceda63ba9e2c28cf3a6c10c9ac5b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebi__regs__group.html#ga68fb1d85710fa95030786e5a37c4b71a">ebi_write_reg</a>(reg, value)&nbsp;&nbsp;&nbsp;mmio_write8((void *)((<a class="el" href="group__stdint__group.html#ga2f2d463af0e2a9da3ecdd102ce312832">uintptr_t</a>)(EBI_BASE) + EBI_##reg), (value))</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Write <em>value</em> to EBI register <em>reg</em>.  <a href="group__ebi__regs__group.html#ga68fb1d85710fa95030786e5a37c4b71a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebi__regs__group.html#ga3f6cdfba04ea64554705885d01eeb53d">ebi_read_word_reg</a>(reg)&nbsp;&nbsp;&nbsp;mmio_read16((void *)((<a class="el" href="group__stdint__group.html#ga2f2d463af0e2a9da3ecdd102ce312832">uintptr_t</a>)(EBI_BASE) + EBI_##reg##L))</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Read the value of EBI word-register <em>reg</em>.  <a href="group__ebi__regs__group.html#ga3f6cdfba04ea64554705885d01eeb53d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebi__regs__group.html#ga023f0242271b85ee4fda0f566f3fd86c">ebi_write_word_reg</a>(reg, value)&nbsp;&nbsp;&nbsp;mmio_write16((void *)((<a class="el" href="group__stdint__group.html#ga2f2d463af0e2a9da3ecdd102ce312832">uintptr_t</a>)(EBI_BASE) + EBI_##reg##L), (value))</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Write <em>value</em> to EBI word-register <em>reg</em>.  <a href="group__ebi__regs__group.html#ga023f0242271b85ee4fda0f566f3fd86c"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Channel register group offsets</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpa338bebc9769fc511c5a8290cb32af85"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebics__regs__group.html#ga30b7cb392167bea3b2bb513c0f606dd1">EBICS_CS0</a>&nbsp;&nbsp;&nbsp;0x10</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">EBI Chip Select 0.  <a href="group__ebics__regs__group.html#ga30b7cb392167bea3b2bb513c0f606dd1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebics__regs__group.html#gac396dd421662e038da5fb3285b313272">EBICS_CS1</a>&nbsp;&nbsp;&nbsp;0x14</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">EBI Chip Select 1.  <a href="group__ebics__regs__group.html#gac396dd421662e038da5fb3285b313272"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebics__regs__group.html#ga356951681fa6e1d3213d0fc59c4e0cc9">EBICS_CS2</a>&nbsp;&nbsp;&nbsp;0x18</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">EBI Chip Select 2.  <a href="group__ebics__regs__group.html#ga356951681fa6e1d3213d0fc59c4e0cc9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebics__regs__group.html#gadbb8c89025ce8666eabef67b7c213c6a">EBICS_CS3</a>&nbsp;&nbsp;&nbsp;0x1c</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">EBI Chip Select 3.  <a href="group__ebics__regs__group.html#gadbb8c89025ce8666eabef67b7c213c6a"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Chip Select register offsets</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp637e59a39dbb98fef91e68cc3eb7bd03"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebics__regs__group.html#ga29d5b95d20c993a6a1aa65fdf443c32b">EBICS_CTRLA</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Control register A.  <a href="group__ebics__regs__group.html#ga29d5b95d20c993a6a1aa65fdf443c32b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebics__regs__group.html#ga6d2a3a0e33c1c4b742495d3b9ff4ac56">EBICS_CTRLB</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Control register B.  <a href="group__ebics__regs__group.html#ga6d2a3a0e33c1c4b742495d3b9ff4ac56"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebics__regs__group.html#gaee64e3f07e931ca6fb04e70661c583a3">EBICS_BASEADDRL</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Base address low byte.  <a href="group__ebics__regs__group.html#gaee64e3f07e931ca6fb04e70661c583a3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebics__regs__group.html#gaa348052853a71e318752684ce7428f08">EBICS_BASEADDRH</a>&nbsp;&nbsp;&nbsp;0x03</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Base address high byte.  <a href="group__ebics__regs__group.html#gaa348052853a71e318752684ce7428f08"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitfields in channel CTRLA</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp034c4ae59b390f15c9c8ac62a777e282"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebics__regs__group.html#ga972d06da4f35d1d6f62fe4f749c1324c">EBICS_MODE_START</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CS mode.  <a href="group__ebics__regs__group.html#ga972d06da4f35d1d6f62fe4f749c1324c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebics__regs__group.html#ga4c0962483087997d3bd88dc200ce3328">EBICS_MODE_SIZE</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CS mode.  <a href="group__ebics__regs__group.html#ga4c0962483087997d3bd88dc200ce3328"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebics__regs__group.html#ga99b397ed766c2984ea6f45860caf60f3">EBICS_ASIZE_START</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CS address size in number of bits, minus 8.  <a href="group__ebics__regs__group.html#ga99b397ed766c2984ea6f45860caf60f3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebics__regs__group.html#ga919e0b7f9b3a53eecb56e3a590d5eaf2">EBICS_ASIZE_SIZE</a>&nbsp;&nbsp;&nbsp;5</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CS address size in number of bits, minus 8.  <a href="group__ebics__regs__group.html#ga919e0b7f9b3a53eecb56e3a590d5eaf2"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">MODE bitfield values</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp4bbadd65e3f7e7e5658e6a23952b02f4"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebics__regs__group.html#ga0bc2ad2a8afc79fefa92792ef017705e">EBICS_MODE_DISABLE</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CS disabled.  <a href="group__ebics__regs__group.html#ga0bc2ad2a8afc79fefa92792ef017705e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebics__regs__group.html#gae7f55962633819d6a6f5fc91f903b4fd">EBICS_MODE_SRAM</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CS enabled for SRAM.  <a href="group__ebics__regs__group.html#gae7f55962633819d6a6f5fc91f903b4fd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebics__regs__group.html#ga23b092d34c2d77094932851e03ceed13">EBICS_MODE_LPC</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CS enabled for low pin-count SRAM.  <a href="group__ebics__regs__group.html#ga23b092d34c2d77094932851e03ceed13"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebics__regs__group.html#ga6fc4fbb5a3324cc589e526f8153cad11">EBICS_MODE_SDRAM</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CS enabled for SDRAM.  <a href="group__ebics__regs__group.html#ga6fc4fbb5a3324cc589e526f8153cad11"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitfields in channel CTRLB (SRAM)</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpe50be343c8194d2eb0be956b2175ed87"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebics__regs__group.html#ga98de544139feb57354955a2bca62c376">EBICS_SRWS_START</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SRAM wait states in number of CLKper2 cycles.  <a href="group__ebics__regs__group.html#ga98de544139feb57354955a2bca62c376"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebics__regs__group.html#ga5c5b6c190e99c65b146f2cc455eb9f29">EBICS_SRWS_SIZE</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SRAM wait states in number of CLKper2 cycles.  <a href="group__ebics__regs__group.html#ga5c5b6c190e99c65b146f2cc455eb9f29"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitfields in channel CTRLB (SDRAM)</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp1ac6f223f11181c2b94aabde0dcc7d36"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebics__regs__group.html#ga6489e9e86d98ec387b2999231d55304a">EBICS_SDMODE_START</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SDRAM mode.  <a href="group__ebics__regs__group.html#ga6489e9e86d98ec387b2999231d55304a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebics__regs__group.html#gaf195deaca36e123f90d7dc22e3242d1e">EBICS_SDMODE_SIZE</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SDRAM mode.  <a href="group__ebics__regs__group.html#gaf195deaca36e123f90d7dc22e3242d1e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebics__regs__group.html#ga76aba7a1fde0bb3961e4194b7b1de4f8">EBICS_SDSREN_BIT</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SDRAM self-refresh enable.  <a href="group__ebics__regs__group.html#ga76aba7a1fde0bb3961e4194b7b1de4f8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebics__regs__group.html#ga6957f130d199ba1fbe66145798424dd9">EBICS_SDINITDONE_BIT</a>&nbsp;&nbsp;&nbsp;7</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SDRAM initialization done.  <a href="group__ebics__regs__group.html#ga6957f130d199ba1fbe66145798424dd9"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">SDMODE bitfield values</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp8c34cf73fff8a947609b368f854d5fae"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebics__regs__group.html#ga6a8cd5d1d8ea9d2e7106f49c49f6ee77">EBICS_SDMODE_NORMAL</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Normal mode.  <a href="group__ebics__regs__group.html#ga6a8cd5d1d8ea9d2e7106f49c49f6ee77"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebics__regs__group.html#ga5f666782de72076e7bd9430fd6dd4c45">EBICS_SDMODE_LOAD</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Load mode.  <a href="group__ebics__regs__group.html#ga5f666782de72076e7bd9430fd6dd4c45"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitfields in BASEADDR</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp0bf934373ac6a21332d0bea641fb6627"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebics__regs__group.html#ga5c73d699996d9c0fb82e70f0cc710ac1">EBICS_BASEADDR_START</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CS base address in number of 4 kB pages.  <a href="group__ebics__regs__group.html#ga5c73d699996d9c0fb82e70f0cc710ac1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebics__regs__group.html#gae57299248b98964bb62333bd56f0605e">EBICS_BASEADDR_SIZE</a>&nbsp;&nbsp;&nbsp;12</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CS base address in number of 4 kB pages.  <a href="group__ebics__regs__group.html#gae57299248b98964bb62333bd56f0605e"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitfields in BASEADDRL</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp023eff3ecec9c9d370497b6a23c3f310"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebics__regs__group.html#ga3349bdc149746bfa0ce29a200193f947">EBICS_BASEADDRL_START</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CS base address in number of 4 kB pages (LSB).  <a href="group__ebics__regs__group.html#ga3349bdc149746bfa0ce29a200193f947"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebics__regs__group.html#ga73123aa5b85e7961819382af3fe63495">EBICS_BASEADDRL_SIZE</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CS base address in number of 4 kB pages (LSB).  <a href="group__ebics__regs__group.html#ga73123aa5b85e7961819382af3fe63495"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitfields in BASEADDRH</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpd5863929b11c2afd086f6a5a64928b94"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebics__regs__group.html#gaac82e14180056e53a7888e39ee5714f5">EBICS_BASEADDRH_START</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CS base address in number of 4 kB pages (MSB).  <a href="group__ebics__regs__group.html#gaac82e14180056e53a7888e39ee5714f5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebics__regs__group.html#ga13d3019cfe6c73f1670d4fc38b65e4b0">EBICS_BASEADDRH_SIZE</a>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CS base address in number of 4 kB pages (MSB).  <a href="group__ebics__regs__group.html#ga13d3019cfe6c73f1670d4fc38b65e4b0"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Chip Select bit manipulation macros</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp4cfbeda46595f9e272687b867bc462f8"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebics__regs__group.html#ga33fb0f1146eb43c8be27939c6be69411">EBICS_BIT</a>(name)&nbsp;&nbsp;&nbsp;(1U &lt;&lt; EBICS_##name##_BIT)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Create a mask with bit <em>name</em> set.  <a href="group__ebics__regs__group.html#ga33fb0f1146eb43c8be27939c6be69411"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebics__regs__group.html#ga77b37117bd6bcedc69d095e64d5b5e3f">EBICS_BF</a>(name, value)&nbsp;&nbsp;&nbsp;((value) &lt;&lt; EBICS_##name##_START)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Create a mask with bitfield <em>name</em> set to <em>value</em>.  <a href="group__ebics__regs__group.html#ga77b37117bd6bcedc69d095e64d5b5e3f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebics__regs__group.html#ga5256abeccaee73585e532ff66ab84ccd">EBICS_BFMASK</a>(name)&nbsp;&nbsp;&nbsp;(((1U &lt;&lt; EBICS_##name##_SIZE) - 1) &lt;&lt; EBICS_##name##_START)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Create a mask of the bitfield <em>name</em>.  <a href="group__ebics__regs__group.html#ga5256abeccaee73585e532ff66ab84ccd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebics__regs__group.html#ga8b1841865e1fc6cd20c16b222b984469">EBICS_BFEXT</a>(name, regval)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Extract the value of bitfield <em>name</em> from <em>regval</em>.  <a href="group__ebics__regs__group.html#ga8b1841865e1fc6cd20c16b222b984469"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebics__regs__group.html#ga0032024a105c29881572d9c7c6626b9c">EBICS_BFINS</a>(name, value, regval)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return <em>regval</em> with bitfield <em>name</em> set to <em>value</em>.  <a href="group__ebics__regs__group.html#ga0032024a105c29881572d9c7c6626b9c"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Chip Select line register access macros</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpc57b04923ad9797265e9b77b34aae0cc"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebics__regs__group.html#ga767a1fd014bf1f14076c0e1f0fe5cb88">ebics_read_reg</a>(cs, reg)&nbsp;&nbsp;&nbsp;mmio_read8((void *)((<a class="el" href="group__stdint__group.html#ga2f2d463af0e2a9da3ecdd102ce312832">uintptr_t</a>)(EBI_BASE) + EBICS_##cs + EBICS_##reg))</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Read value of EBI register <em>reg</em> for CS <em>cs</em>.  <a href="group__ebics__regs__group.html#ga767a1fd014bf1f14076c0e1f0fe5cb88"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebics__regs__group.html#gae8e3c362478b13e2dfb9d0522e2aca0e">ebics_write_reg</a>(cs, reg, value)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Write <em>value</em> to EBI register <em>reg</em> for CS <em>cs</em>.  <a href="group__ebics__regs__group.html#gae8e3c362478b13e2dfb9d0522e2aca0e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebics__regs__group.html#gae1e6b9c656a9453c85929554e8a2a7ea">ebics_read_word_reg</a>(cs, reg)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Read value of EBI word-register <em>reg</em> for CS <em>cs</em>.  <a href="group__ebics__regs__group.html#gae1e6b9c656a9453c85929554e8a2a7ea"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ebics__regs__group.html#gae9d0f005ee5c11349ea8f17cfd95467c">ebics_write_word_reg</a>(cs, reg, value)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Write <em>value</em> to EBI word-register <em>reg</em> for CS <em>cs</em>.  <a href="group__ebics__regs__group.html#gae9d0f005ee5c11349ea8f17cfd95467c"></a><br/></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>XMEGA EBI Register Interface. </p>
<p>Copyright (C) 2009 Atmel Corporation. All rights reserved. </p>

<p>Definition in file <a class="el" href="xmega__ebi_8h_source.html">xmega_ebi.h</a>.</p>
</div>
<hr class="footer"/><address style="text-align: right;"><small>Generated on Thu Apr 29 14:09:42 2010 for uart-loopback by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.3 </small></address>
</body>
</html>
