{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730915470655 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730915470656 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov  6 14:51:10 2024 " "Processing started: Wed Nov  6 14:51:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730915470656 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730915470656 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730915470656 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1730915471031 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1730915471031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-Behavioral " "Found design unit 1: CPU-Behavioral" {  } { { "CPU.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/CPU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730915479417 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/CPU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730915479417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730915479417 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ULAvhd.vhd " "Can't analyze file -- file ULAvhd.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1730915479420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-behavior " "Found design unit 1: ULA-behavior" {  } { { "ULA.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/ULA.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730915479422 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730915479422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730915479422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadecontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeControle-Behavioral " "Found design unit 1: UnidadeControle-Behavioral" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730915479424 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeControle " "Found entity 1: UnidadeControle" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730915479424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730915479424 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "registrador.vhd " "Can't analyze file -- file registrador.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1730915479427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file input_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Input_Unit-Behavioral " "Found design unit 1: Input_Unit-Behavioral" {  } { { "Input_Unit.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/Input_Unit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730915479428 ""} { "Info" "ISGN_ENTITY_NAME" "1 Input_Unit " "Found entity 1: Input_Unit" {  } { { "Input_Unit.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/Input_Unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730915479428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730915479428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Output_Unit-Behavioral " "Found design unit 1: Output_Unit-Behavioral" {  } { { "Output_Unit.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/Output_Unit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730915479430 ""} { "Info" "ISGN_ENTITY_NAME" "1 Output_Unit " "Found entity 1: Output_Unit" {  } { { "Output_Unit.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/Output_Unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730915479430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730915479430 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Decodificador.vhd " "Can't analyze file -- file Decodificador.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1730915479433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_bus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file address_bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 address_bus-Behavioral " "Found design unit 1: address_bus-Behavioral" {  } { { "address_bus.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/address_bus.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730915479435 ""} { "Info" "ISGN_ENTITY_NAME" "1 address_bus " "Found entity 1: address_bus" {  } { { "address_bus.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/address_bus.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730915479435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730915479435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_bus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_bus-Behavioral " "Found design unit 1: data_bus-Behavioral" {  } { { "data_bus.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/data_bus.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730915479436 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_bus " "Found entity 1: data_bus" {  } { { "data_bus.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/data_bus.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730915479436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730915479436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_bus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_bus-Behavioral " "Found design unit 1: control_bus-Behavioral" {  } { { "control_bus.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/control_bus.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730915479438 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_bus " "Found entity 1: control_bus" {  } { { "control_bus.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/control_bus.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730915479438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730915479438 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "register.vhd " "Can't analyze file -- file register.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1730915479442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_counter-Behavioral " "Found design unit 1: program_counter-Behavioral" {  } { { "program_counter.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/program_counter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730915479443 ""} { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/program_counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730915479443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730915479443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register8-Behavioral " "Found design unit 1: register8-Behavioral" {  } { { "register8.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/register8.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730915479445 ""} { "Info" "ISGN_ENTITY_NAME" "1 register8 " "Found entity 1: register8" {  } { { "register8.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/register8.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730915479445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730915479445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_unidade.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria_unidade.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria_unidade-behavior " "Found design unit 1: memoria_unidade-behavior" {  } { { "memoria_unidade.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/memoria_unidade.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730915479446 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria_unidade " "Found entity 1: memoria_unidade" {  } { { "memoria_unidade.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/memoria_unidade.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730915479446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730915479446 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "opcode CPU.vhd(38) " "VHDL Association List error at CPU.vhd(38): formal \"opcode\" does not exist" {  } { { "CPU.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/CPU.vhd" 38 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Analysis & Synthesis" 0 -1 1730915479447 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "instrucao CPU.vhd(35) " "VHDL error at CPU.vhd(35): formal port or parameter \"instrucao\" must have actual or default value" {  } { { "CPU.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/CPU.vhd" 35 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1730915479447 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "instrucao UnidadeControle.vhd(10) " "HDL error at UnidadeControle.vhd(10): see declaration for object \"instrucao\"" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 10 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730915479449 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "zero_flag CPU.vhd(35) " "VHDL error at CPU.vhd(35): formal port or parameter \"zero_flag\" must have actual or default value" {  } { { "CPU.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/CPU.vhd" 35 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1730915479449 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "zero_flag UnidadeControle.vhd(11) " "HDL error at UnidadeControle.vhd(11): see declaration for object \"zero_flag\"" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 11 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730915479450 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "sign_flag CPU.vhd(35) " "VHDL error at CPU.vhd(35): formal port or parameter \"sign_flag\" must have actual or default value" {  } { { "CPU.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/CPU.vhd" 35 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1730915479450 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "sign_flag UnidadeControle.vhd(12) " "HDL error at UnidadeControle.vhd(12): see declaration for object \"sign_flag\"" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 12 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730915479450 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "carry_flag CPU.vhd(35) " "VHDL error at CPU.vhd(35): formal port or parameter \"carry_flag\" must have actual or default value" {  } { { "CPU.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/CPU.vhd" 35 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1730915479450 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "carry_flag UnidadeControle.vhd(13) " "HDL error at UnidadeControle.vhd(13): see declaration for object \"carry_flag\"" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 13 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730915479450 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "overflow_flag CPU.vhd(35) " "VHDL error at CPU.vhd(35): formal port or parameter \"overflow_flag\" must have actual or default value" {  } { { "CPU.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/CPU.vhd" 35 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1730915479450 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "overflow_flag UnidadeControle.vhd(14) " "HDL error at UnidadeControle.vhd(14): see declaration for object \"overflow_flag\"" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 14 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730915479450 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 11 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 11 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730915479561 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov  6 14:51:19 2024 " "Processing ended: Wed Nov  6 14:51:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730915479561 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730915479561 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730915479561 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730915479561 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 13 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 13 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730915480192 ""}
