
Hector_experiment.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003f8c  08000198  08000198  00010198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001f0  08004124  08004124  00014124  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004314  08004314  00020018  2**0
                  CONTENTS
  4 .ARM          00000008  08004314  08004314  00014314  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800431c  0800431c  00020018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800431c  0800431c  0001431c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004320  08004320  00014320  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000018  20000000  08004324  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001fc  20000018  0800433c  00020018  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000214  0800433c  00020214  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020018  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011e56  00000000  00000000  00020048  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000293c  00000000  00000000  00031e9e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008c0  00000000  00000000  000347e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001af0  00000000  00000000  000350a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017b28  00000000  00000000  00036b90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000cbac  00000000  00000000  0004e6b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008c986  00000000  00000000  0005b264  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000ce  00000000  00000000  000e7bea  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001d28  00000000  00000000  000e7cb8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    00009980  00000000  00000000  000e99e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000018 	.word	0x20000018
 80001b4:	00000000 	.word	0x00000000
 80001b8:	0800410c 	.word	0x0800410c

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	2000001c 	.word	0x2000001c
 80001d4:	0800410c 	.word	0x0800410c

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80001ec:	f000 b96e 	b.w	80004cc <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9d08      	ldr	r5, [sp, #32]
 800020e:	4604      	mov	r4, r0
 8000210:	468c      	mov	ip, r1
 8000212:	2b00      	cmp	r3, #0
 8000214:	f040 8083 	bne.w	800031e <__udivmoddi4+0x116>
 8000218:	428a      	cmp	r2, r1
 800021a:	4617      	mov	r7, r2
 800021c:	d947      	bls.n	80002ae <__udivmoddi4+0xa6>
 800021e:	fab2 f282 	clz	r2, r2
 8000222:	b142      	cbz	r2, 8000236 <__udivmoddi4+0x2e>
 8000224:	f1c2 0020 	rsb	r0, r2, #32
 8000228:	fa24 f000 	lsr.w	r0, r4, r0
 800022c:	4091      	lsls	r1, r2
 800022e:	4097      	lsls	r7, r2
 8000230:	ea40 0c01 	orr.w	ip, r0, r1
 8000234:	4094      	lsls	r4, r2
 8000236:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800023a:	0c23      	lsrs	r3, r4, #16
 800023c:	fbbc f6f8 	udiv	r6, ip, r8
 8000240:	fa1f fe87 	uxth.w	lr, r7
 8000244:	fb08 c116 	mls	r1, r8, r6, ip
 8000248:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800024c:	fb06 f10e 	mul.w	r1, r6, lr
 8000250:	4299      	cmp	r1, r3
 8000252:	d909      	bls.n	8000268 <__udivmoddi4+0x60>
 8000254:	18fb      	adds	r3, r7, r3
 8000256:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 800025a:	f080 8119 	bcs.w	8000490 <__udivmoddi4+0x288>
 800025e:	4299      	cmp	r1, r3
 8000260:	f240 8116 	bls.w	8000490 <__udivmoddi4+0x288>
 8000264:	3e02      	subs	r6, #2
 8000266:	443b      	add	r3, r7
 8000268:	1a5b      	subs	r3, r3, r1
 800026a:	b2a4      	uxth	r4, r4
 800026c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000270:	fb08 3310 	mls	r3, r8, r0, r3
 8000274:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000278:	fb00 fe0e 	mul.w	lr, r0, lr
 800027c:	45a6      	cmp	lr, r4
 800027e:	d909      	bls.n	8000294 <__udivmoddi4+0x8c>
 8000280:	193c      	adds	r4, r7, r4
 8000282:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000286:	f080 8105 	bcs.w	8000494 <__udivmoddi4+0x28c>
 800028a:	45a6      	cmp	lr, r4
 800028c:	f240 8102 	bls.w	8000494 <__udivmoddi4+0x28c>
 8000290:	3802      	subs	r0, #2
 8000292:	443c      	add	r4, r7
 8000294:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000298:	eba4 040e 	sub.w	r4, r4, lr
 800029c:	2600      	movs	r6, #0
 800029e:	b11d      	cbz	r5, 80002a8 <__udivmoddi4+0xa0>
 80002a0:	40d4      	lsrs	r4, r2
 80002a2:	2300      	movs	r3, #0
 80002a4:	e9c5 4300 	strd	r4, r3, [r5]
 80002a8:	4631      	mov	r1, r6
 80002aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ae:	b902      	cbnz	r2, 80002b2 <__udivmoddi4+0xaa>
 80002b0:	deff      	udf	#255	; 0xff
 80002b2:	fab2 f282 	clz	r2, r2
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d150      	bne.n	800035c <__udivmoddi4+0x154>
 80002ba:	1bcb      	subs	r3, r1, r7
 80002bc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002c0:	fa1f f887 	uxth.w	r8, r7
 80002c4:	2601      	movs	r6, #1
 80002c6:	fbb3 fcfe 	udiv	ip, r3, lr
 80002ca:	0c21      	lsrs	r1, r4, #16
 80002cc:	fb0e 331c 	mls	r3, lr, ip, r3
 80002d0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80002d4:	fb08 f30c 	mul.w	r3, r8, ip
 80002d8:	428b      	cmp	r3, r1
 80002da:	d907      	bls.n	80002ec <__udivmoddi4+0xe4>
 80002dc:	1879      	adds	r1, r7, r1
 80002de:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 80002e2:	d202      	bcs.n	80002ea <__udivmoddi4+0xe2>
 80002e4:	428b      	cmp	r3, r1
 80002e6:	f200 80e9 	bhi.w	80004bc <__udivmoddi4+0x2b4>
 80002ea:	4684      	mov	ip, r0
 80002ec:	1ac9      	subs	r1, r1, r3
 80002ee:	b2a3      	uxth	r3, r4
 80002f0:	fbb1 f0fe 	udiv	r0, r1, lr
 80002f4:	fb0e 1110 	mls	r1, lr, r0, r1
 80002f8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80002fc:	fb08 f800 	mul.w	r8, r8, r0
 8000300:	45a0      	cmp	r8, r4
 8000302:	d907      	bls.n	8000314 <__udivmoddi4+0x10c>
 8000304:	193c      	adds	r4, r7, r4
 8000306:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800030a:	d202      	bcs.n	8000312 <__udivmoddi4+0x10a>
 800030c:	45a0      	cmp	r8, r4
 800030e:	f200 80d9 	bhi.w	80004c4 <__udivmoddi4+0x2bc>
 8000312:	4618      	mov	r0, r3
 8000314:	eba4 0408 	sub.w	r4, r4, r8
 8000318:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800031c:	e7bf      	b.n	800029e <__udivmoddi4+0x96>
 800031e:	428b      	cmp	r3, r1
 8000320:	d909      	bls.n	8000336 <__udivmoddi4+0x12e>
 8000322:	2d00      	cmp	r5, #0
 8000324:	f000 80b1 	beq.w	800048a <__udivmoddi4+0x282>
 8000328:	2600      	movs	r6, #0
 800032a:	e9c5 0100 	strd	r0, r1, [r5]
 800032e:	4630      	mov	r0, r6
 8000330:	4631      	mov	r1, r6
 8000332:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000336:	fab3 f683 	clz	r6, r3
 800033a:	2e00      	cmp	r6, #0
 800033c:	d14a      	bne.n	80003d4 <__udivmoddi4+0x1cc>
 800033e:	428b      	cmp	r3, r1
 8000340:	d302      	bcc.n	8000348 <__udivmoddi4+0x140>
 8000342:	4282      	cmp	r2, r0
 8000344:	f200 80b8 	bhi.w	80004b8 <__udivmoddi4+0x2b0>
 8000348:	1a84      	subs	r4, r0, r2
 800034a:	eb61 0103 	sbc.w	r1, r1, r3
 800034e:	2001      	movs	r0, #1
 8000350:	468c      	mov	ip, r1
 8000352:	2d00      	cmp	r5, #0
 8000354:	d0a8      	beq.n	80002a8 <__udivmoddi4+0xa0>
 8000356:	e9c5 4c00 	strd	r4, ip, [r5]
 800035a:	e7a5      	b.n	80002a8 <__udivmoddi4+0xa0>
 800035c:	f1c2 0320 	rsb	r3, r2, #32
 8000360:	fa20 f603 	lsr.w	r6, r0, r3
 8000364:	4097      	lsls	r7, r2
 8000366:	fa01 f002 	lsl.w	r0, r1, r2
 800036a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800036e:	40d9      	lsrs	r1, r3
 8000370:	4330      	orrs	r0, r6
 8000372:	0c03      	lsrs	r3, r0, #16
 8000374:	fbb1 f6fe 	udiv	r6, r1, lr
 8000378:	fa1f f887 	uxth.w	r8, r7
 800037c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000380:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000384:	fb06 f108 	mul.w	r1, r6, r8
 8000388:	4299      	cmp	r1, r3
 800038a:	fa04 f402 	lsl.w	r4, r4, r2
 800038e:	d909      	bls.n	80003a4 <__udivmoddi4+0x19c>
 8000390:	18fb      	adds	r3, r7, r3
 8000392:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000396:	f080 808d 	bcs.w	80004b4 <__udivmoddi4+0x2ac>
 800039a:	4299      	cmp	r1, r3
 800039c:	f240 808a 	bls.w	80004b4 <__udivmoddi4+0x2ac>
 80003a0:	3e02      	subs	r6, #2
 80003a2:	443b      	add	r3, r7
 80003a4:	1a5b      	subs	r3, r3, r1
 80003a6:	b281      	uxth	r1, r0
 80003a8:	fbb3 f0fe 	udiv	r0, r3, lr
 80003ac:	fb0e 3310 	mls	r3, lr, r0, r3
 80003b0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003b4:	fb00 f308 	mul.w	r3, r0, r8
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d907      	bls.n	80003cc <__udivmoddi4+0x1c4>
 80003bc:	1879      	adds	r1, r7, r1
 80003be:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 80003c2:	d273      	bcs.n	80004ac <__udivmoddi4+0x2a4>
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d971      	bls.n	80004ac <__udivmoddi4+0x2a4>
 80003c8:	3802      	subs	r0, #2
 80003ca:	4439      	add	r1, r7
 80003cc:	1acb      	subs	r3, r1, r3
 80003ce:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80003d2:	e778      	b.n	80002c6 <__udivmoddi4+0xbe>
 80003d4:	f1c6 0c20 	rsb	ip, r6, #32
 80003d8:	fa03 f406 	lsl.w	r4, r3, r6
 80003dc:	fa22 f30c 	lsr.w	r3, r2, ip
 80003e0:	431c      	orrs	r4, r3
 80003e2:	fa20 f70c 	lsr.w	r7, r0, ip
 80003e6:	fa01 f306 	lsl.w	r3, r1, r6
 80003ea:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80003ee:	fa21 f10c 	lsr.w	r1, r1, ip
 80003f2:	431f      	orrs	r7, r3
 80003f4:	0c3b      	lsrs	r3, r7, #16
 80003f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80003fa:	fa1f f884 	uxth.w	r8, r4
 80003fe:	fb0e 1119 	mls	r1, lr, r9, r1
 8000402:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000406:	fb09 fa08 	mul.w	sl, r9, r8
 800040a:	458a      	cmp	sl, r1
 800040c:	fa02 f206 	lsl.w	r2, r2, r6
 8000410:	fa00 f306 	lsl.w	r3, r0, r6
 8000414:	d908      	bls.n	8000428 <__udivmoddi4+0x220>
 8000416:	1861      	adds	r1, r4, r1
 8000418:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 800041c:	d248      	bcs.n	80004b0 <__udivmoddi4+0x2a8>
 800041e:	458a      	cmp	sl, r1
 8000420:	d946      	bls.n	80004b0 <__udivmoddi4+0x2a8>
 8000422:	f1a9 0902 	sub.w	r9, r9, #2
 8000426:	4421      	add	r1, r4
 8000428:	eba1 010a 	sub.w	r1, r1, sl
 800042c:	b2bf      	uxth	r7, r7
 800042e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000432:	fb0e 1110 	mls	r1, lr, r0, r1
 8000436:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800043a:	fb00 f808 	mul.w	r8, r0, r8
 800043e:	45b8      	cmp	r8, r7
 8000440:	d907      	bls.n	8000452 <__udivmoddi4+0x24a>
 8000442:	19e7      	adds	r7, r4, r7
 8000444:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000448:	d22e      	bcs.n	80004a8 <__udivmoddi4+0x2a0>
 800044a:	45b8      	cmp	r8, r7
 800044c:	d92c      	bls.n	80004a8 <__udivmoddi4+0x2a0>
 800044e:	3802      	subs	r0, #2
 8000450:	4427      	add	r7, r4
 8000452:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000456:	eba7 0708 	sub.w	r7, r7, r8
 800045a:	fba0 8902 	umull	r8, r9, r0, r2
 800045e:	454f      	cmp	r7, r9
 8000460:	46c6      	mov	lr, r8
 8000462:	4649      	mov	r1, r9
 8000464:	d31a      	bcc.n	800049c <__udivmoddi4+0x294>
 8000466:	d017      	beq.n	8000498 <__udivmoddi4+0x290>
 8000468:	b15d      	cbz	r5, 8000482 <__udivmoddi4+0x27a>
 800046a:	ebb3 020e 	subs.w	r2, r3, lr
 800046e:	eb67 0701 	sbc.w	r7, r7, r1
 8000472:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000476:	40f2      	lsrs	r2, r6
 8000478:	ea4c 0202 	orr.w	r2, ip, r2
 800047c:	40f7      	lsrs	r7, r6
 800047e:	e9c5 2700 	strd	r2, r7, [r5]
 8000482:	2600      	movs	r6, #0
 8000484:	4631      	mov	r1, r6
 8000486:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800048a:	462e      	mov	r6, r5
 800048c:	4628      	mov	r0, r5
 800048e:	e70b      	b.n	80002a8 <__udivmoddi4+0xa0>
 8000490:	4606      	mov	r6, r0
 8000492:	e6e9      	b.n	8000268 <__udivmoddi4+0x60>
 8000494:	4618      	mov	r0, r3
 8000496:	e6fd      	b.n	8000294 <__udivmoddi4+0x8c>
 8000498:	4543      	cmp	r3, r8
 800049a:	d2e5      	bcs.n	8000468 <__udivmoddi4+0x260>
 800049c:	ebb8 0e02 	subs.w	lr, r8, r2
 80004a0:	eb69 0104 	sbc.w	r1, r9, r4
 80004a4:	3801      	subs	r0, #1
 80004a6:	e7df      	b.n	8000468 <__udivmoddi4+0x260>
 80004a8:	4608      	mov	r0, r1
 80004aa:	e7d2      	b.n	8000452 <__udivmoddi4+0x24a>
 80004ac:	4660      	mov	r0, ip
 80004ae:	e78d      	b.n	80003cc <__udivmoddi4+0x1c4>
 80004b0:	4681      	mov	r9, r0
 80004b2:	e7b9      	b.n	8000428 <__udivmoddi4+0x220>
 80004b4:	4666      	mov	r6, ip
 80004b6:	e775      	b.n	80003a4 <__udivmoddi4+0x19c>
 80004b8:	4630      	mov	r0, r6
 80004ba:	e74a      	b.n	8000352 <__udivmoddi4+0x14a>
 80004bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004c0:	4439      	add	r1, r7
 80004c2:	e713      	b.n	80002ec <__udivmoddi4+0xe4>
 80004c4:	3802      	subs	r0, #2
 80004c6:	443c      	add	r4, r7
 80004c8:	e724      	b.n	8000314 <__udivmoddi4+0x10c>
 80004ca:	bf00      	nop

080004cc <__aeabi_idiv0>:
 80004cc:	4770      	bx	lr
 80004ce:	bf00      	nop

080004d0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80004d0:	b510      	push	{r4, lr}
 80004d2:	b082      	sub	sp, #8

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80004d4:	2400      	movs	r4, #0
 80004d6:	4b0f      	ldr	r3, [pc, #60]	; (8000514 <MX_DMA_Init+0x44>)
 80004d8:	9401      	str	r4, [sp, #4]
 80004da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80004dc:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 80004e0:	631a      	str	r2, [r3, #48]	; 0x30
 80004e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004e4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 80004e8:	4622      	mov	r2, r4
 80004ea:	4621      	mov	r1, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 80004ec:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 80004ee:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 80004f0:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 80004f2:	f000 fc1b 	bl	8000d2c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80004f6:	200b      	movs	r0, #11
 80004f8:	f000 fc5e 	bl	8000db8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 80004fc:	4622      	mov	r2, r4
 80004fe:	4621      	mov	r1, r4
 8000500:	200c      	movs	r0, #12
 8000502:	f000 fc13 	bl	8000d2c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000506:	200c      	movs	r0, #12

}
 8000508:	b002      	add	sp, #8
 800050a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 800050e:	f000 bc53 	b.w	8000db8 <HAL_NVIC_EnableIRQ>
 8000512:	bf00      	nop
 8000514:	40023800 	.word	0x40023800

08000518 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000518:	b530      	push	{r4, r5, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800051a:	2400      	movs	r4, #0
{
 800051c:	b08b      	sub	sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800051e:	e9cd 4405 	strd	r4, r4, [sp, #20]
 8000522:	e9cd 4407 	strd	r4, r4, [sp, #28]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000526:	4b23      	ldr	r3, [pc, #140]	; (80005b4 <MX_GPIO_Init+0x9c>)
 8000528:	9401      	str	r4, [sp, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800052a:	9409      	str	r4, [sp, #36]	; 0x24
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800052c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOH_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800052e:	4d22      	ldr	r5, [pc, #136]	; (80005b8 <MX_GPIO_Init+0xa0>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000530:	f042 0204 	orr.w	r2, r2, #4
 8000534:	631a      	str	r2, [r3, #48]	; 0x30
 8000536:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000538:	f002 0204 	and.w	r2, r2, #4
 800053c:	9201      	str	r2, [sp, #4]
 800053e:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000540:	9402      	str	r4, [sp, #8]
 8000542:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000544:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000548:	631a      	str	r2, [r3, #48]	; 0x30
 800054a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800054c:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8000550:	9202      	str	r2, [sp, #8]
 8000552:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000554:	9403      	str	r4, [sp, #12]
 8000556:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000558:	f042 0201 	orr.w	r2, r2, #1
 800055c:	631a      	str	r2, [r3, #48]	; 0x30
 800055e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000560:	f002 0201 	and.w	r2, r2, #1
 8000564:	9203      	str	r2, [sp, #12]
 8000566:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000568:	9404      	str	r4, [sp, #16]
 800056a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800056c:	f042 0202 	orr.w	r2, r2, #2
 8000570:	631a      	str	r2, [r3, #48]	; 0x30
 8000572:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000574:	f003 0302 	and.w	r3, r3, #2
 8000578:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800057a:	4622      	mov	r2, r4
 800057c:	4628      	mov	r0, r5
 800057e:	2120      	movs	r1, #32
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000580:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000582:	f001 f84f 	bl	8001624 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000586:	4b0d      	ldr	r3, [pc, #52]	; (80005bc <MX_GPIO_Init+0xa4>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000588:	480d      	ldr	r0, [pc, #52]	; (80005c0 <MX_GPIO_Init+0xa8>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800058a:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800058c:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = B1_Pin;
 800058e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000592:	e9cd 2305 	strd	r2, r3, [sp, #20]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000596:	f000 fef7 	bl	8001388 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800059a:	2220      	movs	r2, #32
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800059c:	2301      	movs	r3, #1
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800059e:	a905      	add	r1, sp, #20
 80005a0:	4628      	mov	r0, r5
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005a2:	e9cd 4407 	strd	r4, r4, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005a6:	e9cd 2305 	strd	r2, r3, [sp, #20]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80005aa:	f000 feed 	bl	8001388 <HAL_GPIO_Init>

}
 80005ae:	b00b      	add	sp, #44	; 0x2c
 80005b0:	bd30      	pop	{r4, r5, pc}
 80005b2:	bf00      	nop
 80005b4:	40023800 	.word	0x40023800
 80005b8:	40020000 	.word	0x40020000
 80005bc:	10210000 	.word	0x10210000
 80005c0:	40020800 	.word	0x40020800

080005c4 <MX_I2C1_Init>:
DMA_HandleTypeDef hdma_i2c1_tx;
DMA_HandleTypeDef hdma_i2c1_rx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80005c4:	b538      	push	{r3, r4, r5, lr}

  hi2c1.Instance = I2C1;
 80005c6:	4b0d      	ldr	r3, [pc, #52]	; (80005fc <MX_I2C1_Init+0x38>)
 80005c8:	4a0d      	ldr	r2, [pc, #52]	; (8000600 <MX_I2C1_Init+0x3c>)
  hi2c1.Init.ClockSpeed = 400000;
 80005ca:	480e      	ldr	r0, [pc, #56]	; (8000604 <MX_I2C1_Init+0x40>)
  hi2c1.Instance = I2C1;
 80005cc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
  hi2c1.Init.OwnAddress1 = 40;
 80005ce:	2228      	movs	r2, #40	; 0x28
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80005d0:	f44f 4580 	mov.w	r5, #16384	; 0x4000
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_ENABLE;
 80005d4:	2401      	movs	r4, #1
  hi2c1.Init.OwnAddress2 = 42;
 80005d6:	212a      	movs	r1, #42	; 0x2a
  hi2c1.Init.ClockSpeed = 400000;
 80005d8:	6058      	str	r0, [r3, #4]
  hi2c1.Init.OwnAddress1 = 40;
 80005da:	60da      	str	r2, [r3, #12]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80005dc:	4618      	mov	r0, r3
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80005de:	2200      	movs	r2, #0
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_ENABLE;
 80005e0:	e9c3 5404 	strd	r5, r4, [r3, #16]
  hi2c1.Init.OwnAddress2 = 42;
 80005e4:	6199      	str	r1, [r3, #24]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80005e6:	609a      	str	r2, [r3, #8]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80005e8:	e9c3 2207 	strd	r2, r2, [r3, #28]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80005ec:	f001 f834 	bl	8001658 <HAL_I2C_Init>
 80005f0:	b900      	cbnz	r0, 80005f4 <MX_I2C1_Init+0x30>
  {
    Error_Handler();
  }

}
 80005f2:	bd38      	pop	{r3, r4, r5, pc}
 80005f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    Error_Handler();
 80005f8:	f000 ba0e 	b.w	8000a18 <Error_Handler>
 80005fc:	20000098 	.word	0x20000098
 8000600:	40005400 	.word	0x40005400
 8000604:	00061a80 	.word	0x00061a80

08000608 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000608:	b5f0      	push	{r4, r5, r6, r7, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(i2cHandle->Instance==I2C1)
 800060a:	6802      	ldr	r2, [r0, #0]
 800060c:	4b3e      	ldr	r3, [pc, #248]	; (8000708 <HAL_I2C_MspInit+0x100>)
{
 800060e:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000610:	2400      	movs	r4, #0
  if(i2cHandle->Instance==I2C1)
 8000612:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000614:	e9cd 4403 	strd	r4, r4, [sp, #12]
 8000618:	e9cd 4405 	strd	r4, r4, [sp, #20]
 800061c:	9407      	str	r4, [sp, #28]
  if(i2cHandle->Instance==I2C1)
 800061e:	d001      	beq.n	8000624 <HAL_I2C_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000620:	b009      	add	sp, #36	; 0x24
 8000622:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000624:	4f39      	ldr	r7, [pc, #228]	; (800070c <HAL_I2C_MspInit+0x104>)
 8000626:	9401      	str	r4, [sp, #4]
 8000628:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800062a:	f043 0302 	orr.w	r3, r3, #2
 800062e:	633b      	str	r3, [r7, #48]	; 0x30
 8000630:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000632:	f003 0302 	and.w	r3, r3, #2
 8000636:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000638:	23c0      	movs	r3, #192	; 0xc0
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800063a:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800063c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800063e:	2212      	movs	r2, #18
 8000640:	2301      	movs	r3, #1
 8000642:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000646:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000648:	2304      	movs	r3, #4
 800064a:	2503      	movs	r5, #3
 800064c:	4606      	mov	r6, r0
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800064e:	4830      	ldr	r0, [pc, #192]	; (8000710 <HAL_I2C_MspInit+0x108>)
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000650:	e9cd 5306 	strd	r5, r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000654:	f000 fe98 	bl	8001388 <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000658:	9402      	str	r4, [sp, #8]
 800065a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    hdma_i2c1_tx.Instance = DMA1_Stream1;
 800065c:	4d2d      	ldr	r5, [pc, #180]	; (8000714 <HAL_I2C_MspInit+0x10c>)
 800065e:	f8df c0c0 	ldr.w	ip, [pc, #192]	; 8000720 <HAL_I2C_MspInit+0x118>
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_0;
 8000662:	606c      	str	r4, [r5, #4]
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000664:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000668:	643b      	str	r3, [r7, #64]	; 0x40
 800066a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800066c:	60ec      	str	r4, [r5, #12]
    __HAL_RCC_I2C1_CLK_ENABLE();
 800066e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000672:	2040      	movs	r0, #64	; 0x40
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000674:	9302      	str	r3, [sp, #8]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000676:	f44f 6180 	mov.w	r1, #1024	; 0x400
    __HAL_RCC_I2C1_CLK_ENABLE();
 800067a:	9b02      	ldr	r3, [sp, #8]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800067c:	60a8      	str	r0, [r5, #8]
    hdma_i2c1_tx.Init.Mode = DMA_CIRCULAR;
 800067e:	f44f 7280 	mov.w	r2, #256	; 0x100
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8000682:	f44f 3340 	mov.w	r3, #196608	; 0x30000
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8000686:	4628      	mov	r0, r5
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000688:	e9c5 4405 	strd	r4, r4, [r5, #20]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800068c:	626c      	str	r4, [r5, #36]	; 0x24
    hdma_i2c1_tx.Instance = DMA1_Stream1;
 800068e:	f8c5 c000 	str.w	ip, [r5]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000692:	6129      	str	r1, [r5, #16]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8000694:	e9c5 2307 	strd	r2, r3, [r5, #28]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8000698:	f000 fbbc 	bl	8000e14 <HAL_DMA_Init>
 800069c:	bb70      	cbnz	r0, 80006fc <HAL_I2C_MspInit+0xf4>
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 800069e:	4c1e      	ldr	r4, [pc, #120]	; (8000718 <HAL_I2C_MspInit+0x110>)
 80006a0:	4a1e      	ldr	r2, [pc, #120]	; (800071c <HAL_I2C_MspInit+0x114>)
    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 80006a2:	6375      	str	r5, [r6, #52]	; 0x34
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 80006a4:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80006a8:	f44f 6380 	mov.w	r3, #1024	; 0x400
    hdma_i2c1_rx.Init.Mode = DMA_CIRCULAR;
 80006ac:	f44f 7180 	mov.w	r1, #256	; 0x100
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 80006b0:	6022      	str	r2, [r4, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 80006b2:	6060      	str	r0, [r4, #4]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80006b4:	f44f 3240 	mov.w	r2, #196608	; 0x30000
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80006b8:	6123      	str	r3, [r4, #16]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 80006ba:	4620      	mov	r0, r4
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80006bc:	2300      	movs	r3, #0
    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 80006be:	63ae      	str	r6, [r5, #56]	; 0x38
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80006c0:	e9c4 1207 	strd	r1, r2, [r4, #28]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80006c4:	e9c4 3302 	strd	r3, r3, [r4, #8]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80006c8:	e9c4 3305 	strd	r3, r3, [r4, #20]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80006cc:	6263      	str	r3, [r4, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 80006ce:	f000 fba1 	bl	8000e14 <HAL_DMA_Init>
 80006d2:	b9b0      	cbnz	r0, 8000702 <HAL_I2C_MspInit+0xfa>
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80006d4:	2200      	movs	r2, #0
 80006d6:	4611      	mov	r1, r2
    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 80006d8:	63b4      	str	r4, [r6, #56]	; 0x38
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80006da:	201f      	movs	r0, #31
    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 80006dc:	63a6      	str	r6, [r4, #56]	; 0x38
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80006de:	f000 fb25 	bl	8000d2c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80006e2:	201f      	movs	r0, #31
 80006e4:	f000 fb68 	bl	8000db8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 80006e8:	2200      	movs	r2, #0
 80006ea:	4611      	mov	r1, r2
 80006ec:	2020      	movs	r0, #32
 80006ee:	f000 fb1d 	bl	8000d2c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80006f2:	2020      	movs	r0, #32
 80006f4:	f000 fb60 	bl	8000db8 <HAL_NVIC_EnableIRQ>
}
 80006f8:	b009      	add	sp, #36	; 0x24
 80006fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
      Error_Handler();
 80006fc:	f000 f98c 	bl	8000a18 <Error_Handler>
 8000700:	e7cd      	b.n	800069e <HAL_I2C_MspInit+0x96>
      Error_Handler();
 8000702:	f000 f989 	bl	8000a18 <Error_Handler>
 8000706:	e7e5      	b.n	80006d4 <HAL_I2C_MspInit+0xcc>
 8000708:	40005400 	.word	0x40005400
 800070c:	40023800 	.word	0x40023800
 8000710:	40020400 	.word	0x40020400
 8000714:	20000038 	.word	0x20000038
 8000718:	200000ec 	.word	0x200000ec
 800071c:	40026010 	.word	0x40026010
 8000720:	40026028 	.word	0x40026028

08000724 <ds3231_cmd_decode>:
	  ptr = &timebuffer[(uint8_t)reg];
	}
	return ptr;
}

uint8_t ds3231_cmd_decode(i2c_cmd msg){
 8000724:	b084      	sub	sp, #16
 8000726:	b570      	push	{r4, r5, r6, lr}
 8000728:	b086      	sub	sp, #24
 800072a:	ac0a      	add	r4, sp, #40	; 0x28
 800072c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8000730:	f89d 202b 	ldrb.w	r2, [sp, #43]	; 0x2b
	RTC_TimeTypeDef time;
	RTC_DateTypeDef date;
	//ds3231 data;
	uint8_t size = msg.cmd_size;
 8000734:	f89d 302a 	ldrb.w	r3, [sp, #42]	; 0x2a
	//memcpy(data.array, msg.data, size);
	uint8_t i = 1;
	switch (msg.data[0]) {
 8000738:	2a06      	cmp	r2, #6
 800073a:	d844      	bhi.n	80007c6 <ds3231_cmd_decode+0xa2>
 800073c:	e8df f002 	tbb	[pc, r2]
 8000740:	665c5504 	.word	0x665c5504
 8000744:	6b62      	.short	0x6b62
 8000746:	53          	.byte	0x53
 8000747:	00          	.byte	0x00
	case 0:
		if(size-- > 0){
 8000748:	2b00      	cmp	r3, #0
 800074a:	d03c      	beq.n	80007c6 <ds3231_cmd_decode+0xa2>
			time.SecondFraction = 0;
			time.Seconds = msg.data[i];
 800074c:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 8000750:	f88d 2006 	strb.w	r2, [sp, #6]
			time.SecondFraction = 0;
 8000754:	2100      	movs	r1, #0
		if(size-- > 0){
 8000756:	3b01      	subs	r3, #1
			time.SecondFraction = 0;
 8000758:	9103      	str	r1, [sp, #12]
		if(size-- > 0){
 800075a:	b2db      	uxtb	r3, r3
			time.Seconds = msg.data[i];
 800075c:	2207      	movs	r2, #7
 800075e:	2106      	movs	r1, #6
 8000760:	2005      	movs	r0, #5
 8000762:	2404      	movs	r4, #4
 8000764:	2503      	movs	r5, #3
 8000766:	2602      	movs	r6, #2
			i++;
		}else{
			break;
		}
	case 1:
		if(size-- > 0){
 8000768:	b36b      	cbz	r3, 80007c6 <ds3231_cmd_decode+0xa2>
			time.Minutes = msg.data[i];
 800076a:	f10d 0c28 	add.w	ip, sp, #40	; 0x28
 800076e:	4466      	add	r6, ip
		if(size-- > 0){
 8000770:	3b01      	subs	r3, #1
			time.Minutes = msg.data[i];
 8000772:	78f6      	ldrb	r6, [r6, #3]
 8000774:	f88d 6005 	strb.w	r6, [sp, #5]
		if(size-- > 0){
 8000778:	b2db      	uxtb	r3, r3
			i++;
		}else{
			break;
		}
	case 2:
		if(size-- > 0){
 800077a:	b323      	cbz	r3, 80007c6 <ds3231_cmd_decode+0xa2>
			time.Hours = msg.data[i];
 800077c:	ae0a      	add	r6, sp, #40	; 0x28
 800077e:	4435      	add	r5, r6
		if(size-- > 0){
 8000780:	3b01      	subs	r3, #1
			time.Hours = msg.data[i];
 8000782:	78ed      	ldrb	r5, [r5, #3]
 8000784:	f88d 5004 	strb.w	r5, [sp, #4]
		if(size-- > 0){
 8000788:	b2db      	uxtb	r3, r3
			i++;
		}else{
			break;
		}
	case 3:
		if(size-- > 0){
 800078a:	b1e3      	cbz	r3, 80007c6 <ds3231_cmd_decode+0xa2>
			date.WeekDay = msg.data[i];
 800078c:	ad0a      	add	r5, sp, #40	; 0x28
 800078e:	442c      	add	r4, r5
		if(size-- > 0){
 8000790:	3b01      	subs	r3, #1
			date.WeekDay = msg.data[i];
 8000792:	78e4      	ldrb	r4, [r4, #3]
 8000794:	f88d 4000 	strb.w	r4, [sp]
		if(size-- > 0){
 8000798:	b2db      	uxtb	r3, r3
			i++;
		}else{
			break;
		}
	case 4:
		if(size-- > 0){
 800079a:	b1a3      	cbz	r3, 80007c6 <ds3231_cmd_decode+0xa2>
			date.Date= msg.data[i];
 800079c:	ac0a      	add	r4, sp, #40	; 0x28
 800079e:	4420      	add	r0, r4
		if(size-- > 0){
 80007a0:	3b01      	subs	r3, #1
			date.Date= msg.data[i];
 80007a2:	78c0      	ldrb	r0, [r0, #3]
 80007a4:	f88d 0002 	strb.w	r0, [sp, #2]
		if(size-- > 0){
 80007a8:	b2db      	uxtb	r3, r3
			i++;
		}else{
			break;
		}
	case 5:
		if(size-- > 0){
 80007aa:	b163      	cbz	r3, 80007c6 <ds3231_cmd_decode+0xa2>
			date.Month= msg.data[i];
 80007ac:	a80a      	add	r0, sp, #40	; 0x28
 80007ae:	4401      	add	r1, r0
		if(size-- > 0){
 80007b0:	3b01      	subs	r3, #1
			date.Month= msg.data[i];
 80007b2:	78c9      	ldrb	r1, [r1, #3]
 80007b4:	f88d 1001 	strb.w	r1, [sp, #1]
		if(size-- > 0){
 80007b8:	b2db      	uxtb	r3, r3
			i++;
		}else{
			break;
		}
	case 6:
		if(size-- > 0){
 80007ba:	b123      	cbz	r3, 80007c6 <ds3231_cmd_decode+0xa2>
			date.Year= msg.data[i];
 80007bc:	ab0a      	add	r3, sp, #40	; 0x28
 80007be:	441a      	add	r2, r3
 80007c0:	78d3      	ldrb	r3, [r2, #3]
 80007c2:	f88d 3003 	strb.w	r3, [sp, #3]
		}
	default:
		if(size < 0)
		return HAL_ERROR;
	}
	HAL_RTC_SetTime(&hrtc, &time, RTC_FORMAT_BCD);
 80007c6:	a901      	add	r1, sp, #4
 80007c8:	2201      	movs	r2, #1
 80007ca:	4814      	ldr	r0, [pc, #80]	; (800081c <ds3231_cmd_decode+0xf8>)
 80007cc:	f003 f848 	bl	8003860 <HAL_RTC_SetTime>
		HAL_RTC_SetDate(&hrtc, &date, RTC_FORMAT_BCD);
 80007d0:	2201      	movs	r2, #1
 80007d2:	4669      	mov	r1, sp
 80007d4:	4811      	ldr	r0, [pc, #68]	; (800081c <ds3231_cmd_decode+0xf8>)
 80007d6:	f003 f9e1 	bl	8003b9c <HAL_RTC_SetDate>
	return HAL_OK;
}
 80007da:	2000      	movs	r0, #0
 80007dc:	b006      	add	sp, #24
 80007de:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80007e2:	b004      	add	sp, #16
 80007e4:	4770      	bx	lr
	switch (msg.data[0]) {
 80007e6:	2201      	movs	r2, #1
 80007e8:	e7e7      	b.n	80007ba <ds3231_cmd_decode+0x96>
 80007ea:	2206      	movs	r2, #6
 80007ec:	2105      	movs	r1, #5
 80007ee:	2004      	movs	r0, #4
 80007f0:	2403      	movs	r4, #3
 80007f2:	2502      	movs	r5, #2
 80007f4:	2601      	movs	r6, #1
 80007f6:	e7b7      	b.n	8000768 <ds3231_cmd_decode+0x44>
 80007f8:	2205      	movs	r2, #5
 80007fa:	2104      	movs	r1, #4
 80007fc:	2003      	movs	r0, #3
 80007fe:	2402      	movs	r4, #2
 8000800:	2501      	movs	r5, #1
 8000802:	e7ba      	b.n	800077a <ds3231_cmd_decode+0x56>
 8000804:	2203      	movs	r2, #3
 8000806:	2102      	movs	r1, #2
 8000808:	2001      	movs	r0, #1
 800080a:	e7c6      	b.n	800079a <ds3231_cmd_decode+0x76>
 800080c:	2204      	movs	r2, #4
 800080e:	2103      	movs	r1, #3
 8000810:	2002      	movs	r0, #2
 8000812:	2401      	movs	r4, #1
 8000814:	e7b9      	b.n	800078a <ds3231_cmd_decode+0x66>
 8000816:	2202      	movs	r2, #2
 8000818:	2101      	movs	r1, #1
 800081a:	e7c6      	b.n	80007aa <ds3231_cmd_decode+0x86>
 800081c:	200001b0 	.word	0x200001b0

08000820 <HAL_I2C_AddrCallback>:



void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode){
 8000820:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	UNUSED(hi2c);
	switch(TransferDirection){
 8000824:	460c      	mov	r4, r1
 8000826:	b171      	cbz	r1, 8000846 <HAL_I2C_AddrCallback+0x26>
 8000828:	2901      	cmp	r1, #1
 800082a:	d13c      	bne.n	80008a6 <HAL_I2C_AddrCallback+0x86>
	case I2C_DIRECTION_TRANSMIT:
		addr = AddrMatchCode;
 800082c:	4b1f      	ldr	r3, [pc, #124]	; (80008ac <HAL_I2C_AddrCallback+0x8c>)
		test.addres = addr;
 800082e:	4e20      	ldr	r6, [pc, #128]	; (80008b0 <HAL_I2C_AddrCallback+0x90>)
		addr = AddrMatchCode;
 8000830:	801a      	strh	r2, [r3, #0]
 8000832:	4615      	mov	r5, r2
		//HAL_I2C_Slave_Seq_Receive_IT(&hi2c1, slaveReceiveBuffer, SLAVE_BUFFER_SIZE, I2C_FIRST_FRAME);
		HAL_I2C_Slave_Seq_Receive_DMA(&hi2c1, slaveReceiveBuffer, SLAVE_BUFFER_SIZE, I2C_FIRST_FRAME);
 8000834:	4623      	mov	r3, r4
		test.addres = addr;
 8000836:	8035      	strh	r5, [r6, #0]
		HAL_I2C_Slave_Seq_Receive_DMA(&hi2c1, slaveReceiveBuffer, SLAVE_BUFFER_SIZE, I2C_FIRST_FRAME);
 8000838:	491e      	ldr	r1, [pc, #120]	; (80008b4 <HAL_I2C_AddrCallback+0x94>)
 800083a:	481f      	ldr	r0, [pc, #124]	; (80008b8 <HAL_I2C_AddrCallback+0x98>)
		HAL_I2C_Slave_Seq_Transmit_DMA(&hi2c1, slaveTransmitBuffer, sizeOfData, I2C_LAST_FRAME);
		break;
	default:
		break;
	}
}
 800083c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		HAL_I2C_Slave_Seq_Receive_DMA(&hi2c1, slaveReceiveBuffer, SLAVE_BUFFER_SIZE, I2C_FIRST_FRAME);
 8000840:	2220      	movs	r2, #32
 8000842:	f001 b917 	b.w	8001a74 <HAL_I2C_Slave_Seq_Receive_DMA>
	HAL_RTC_GetTime(&hrtc, &time, RTC_FORMAT_BCD);
 8000846:	4e1d      	ldr	r6, [pc, #116]	; (80008bc <HAL_I2C_AddrCallback+0x9c>)
	HAL_RTC_GetDate(&hrtc, &date, RTC_FORMAT_BCD);
 8000848:	4d1d      	ldr	r5, [pc, #116]	; (80008c0 <HAL_I2C_AddrCallback+0xa0>)
		slaveTransmitBuffer = (uint8_t*)getRegister(slaveReceiveBuffer[0]);
 800084a:	4b1a      	ldr	r3, [pc, #104]	; (80008b4 <HAL_I2C_AddrCallback+0x94>)
	HAL_RTC_GetTime(&hrtc, &time, RTC_FORMAT_BCD);
 800084c:	481d      	ldr	r0, [pc, #116]	; (80008c4 <HAL_I2C_AddrCallback+0xa4>)
		slaveTransmitBuffer = (uint8_t*)getRegister(slaveReceiveBuffer[0]);
 800084e:	781f      	ldrb	r7, [r3, #0]
	HAL_RTC_GetTime(&hrtc, &time, RTC_FORMAT_BCD);
 8000850:	4631      	mov	r1, r6
 8000852:	2201      	movs	r2, #1
 8000854:	f003 f962 	bl	8003b1c <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &date, RTC_FORMAT_BCD);
 8000858:	4629      	mov	r1, r5
 800085a:	2201      	movs	r2, #1
 800085c:	4819      	ldr	r0, [pc, #100]	; (80008c4 <HAL_I2C_AddrCallback+0xa4>)
 800085e:	f003 fab9 	bl	8003dd4 <HAL_RTC_GetDate>
	timebuffer[0] = time.Seconds;
 8000862:	4919      	ldr	r1, [pc, #100]	; (80008c8 <HAL_I2C_AddrCallback+0xa8>)
 8000864:	78b2      	ldrb	r2, [r6, #2]
 8000866:	700a      	strb	r2, [r1, #0]
	timebuffer[1] = time.Minutes;
 8000868:	7873      	ldrb	r3, [r6, #1]
	timebuffer[5] = date.Month;
 800086a:	786a      	ldrb	r2, [r5, #1]
	timebuffer[1] = time.Minutes;
 800086c:	704b      	strb	r3, [r1, #1]
	timebuffer[5] = date.Month;
 800086e:	714a      	strb	r2, [r1, #5]
	timebuffer[4] = date.Date;
 8000870:	78a8      	ldrb	r0, [r5, #2]
	timebuffer[6] = date.Year;
 8000872:	78eb      	ldrb	r3, [r5, #3]
	timebuffer[2] = time.Hours;
 8000874:	f896 c000 	ldrb.w	ip, [r6]
		slaveTransmitBuffer = (uint8_t*)getRegister(slaveReceiveBuffer[0]);
 8000878:	4a14      	ldr	r2, [pc, #80]	; (80008cc <HAL_I2C_AddrCallback+0xac>)
	timebuffer[3] = date.WeekDay;
 800087a:	782e      	ldrb	r6, [r5, #0]
	timebuffer[4] = date.Date;
 800087c:	7108      	strb	r0, [r1, #4]
	if(reg <= 6){
 800087e:	2f06      	cmp	r7, #6
	timebuffer[6] = date.Year;
 8000880:	718b      	strb	r3, [r1, #6]
	timebuffer[2] = time.Hours;
 8000882:	f881 c002 	strb.w	ip, [r1, #2]
		sizeOfData = 8;
 8000886:	4b12      	ldr	r3, [pc, #72]	; (80008d0 <HAL_I2C_AddrCallback+0xb0>)
	timebuffer[3] = date.WeekDay;
 8000888:	70ce      	strb	r6, [r1, #3]
	  ptr = &timebuffer[(uint8_t)reg];
 800088a:	bf94      	ite	ls
 800088c:	19c9      	addls	r1, r1, r7
	char* ptr = NULL;
 800088e:	4621      	movhi	r1, r4
		slaveTransmitBuffer = (uint8_t*)getRegister(slaveReceiveBuffer[0]);
 8000890:	6011      	str	r1, [r2, #0]
		sizeOfData = 8;
 8000892:	2208      	movs	r2, #8
 8000894:	801a      	strh	r2, [r3, #0]
		HAL_I2C_Slave_Seq_Transmit_DMA(&hi2c1, slaveTransmitBuffer, sizeOfData, I2C_LAST_FRAME);
 8000896:	881a      	ldrh	r2, [r3, #0]
 8000898:	4807      	ldr	r0, [pc, #28]	; (80008b8 <HAL_I2C_AddrCallback+0x98>)
}
 800089a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		HAL_I2C_Slave_Seq_Transmit_DMA(&hi2c1, slaveTransmitBuffer, sizeOfData, I2C_LAST_FRAME);
 800089e:	b292      	uxth	r2, r2
 80008a0:	2320      	movs	r3, #32
 80008a2:	f001 b81f 	b.w	80018e4 <HAL_I2C_Slave_Seq_Transmit_DMA>
}
 80008a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80008aa:	bf00      	nop
 80008ac:	20000034 	.word	0x20000034
 80008b0:	20000154 	.word	0x20000154
 80008b4:	20000178 	.word	0x20000178
 80008b8:	20000098 	.word	0x20000098
 80008bc:	20000198 	.word	0x20000198
 80008c0:	200001ac 	.word	0x200001ac
 80008c4:	200001b0 	.word	0x200001b0
 80008c8:	20000000 	.word	0x20000000
 80008cc:	2000014c 	.word	0x2000014c
 80008d0:	20000150 	.word	0x20000150

080008d4 <HAL_I2C_ListenCpltCallback>:

void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c){
 80008d4:	b570      	push	{r4, r5, r6, lr}
 80008d6:	4604      	mov	r4, r0
 80008d8:	b086      	sub	sp, #24
	HAL_I2C_EnableListen_IT(&hi2c1); // Restart
 80008da:	4816      	ldr	r0, [pc, #88]	; (8000934 <HAL_I2C_ListenCpltCallback+0x60>)
	test.cmd_size = (uint8_t)(SLAVE_BUFFER_SIZE - hi2c->XferCount);
 80008dc:	4d16      	ldr	r5, [pc, #88]	; (8000938 <HAL_I2C_ListenCpltCallback+0x64>)
	HAL_I2C_EnableListen_IT(&hi2c1); // Restart
 80008de:	f001 f997 	bl	8001c10 <HAL_I2C_EnableListen_IT>
	test.cmd_size = (uint8_t)(SLAVE_BUFFER_SIZE - hi2c->XferCount);
 80008e2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80008e4:	b2db      	uxtb	r3, r3
 80008e6:	f1c3 0220 	rsb	r2, r3, #32
	if(test.cmd_size > 0 && test.cmd_size < SLAVE_BUFFER_SIZE){
 80008ea:	f1c3 031f 	rsb	r3, r3, #31
 80008ee:	b2db      	uxtb	r3, r3
	test.cmd_size = (uint8_t)(SLAVE_BUFFER_SIZE - hi2c->XferCount);
 80008f0:	b2d2      	uxtb	r2, r2
	if(test.cmd_size > 0 && test.cmd_size < SLAVE_BUFFER_SIZE){
 80008f2:	2b1e      	cmp	r3, #30
	test.cmd_size = (uint8_t)(SLAVE_BUFFER_SIZE - hi2c->XferCount);
 80008f4:	70aa      	strb	r2, [r5, #2]
	if(test.cmd_size > 0 && test.cmd_size < SLAVE_BUFFER_SIZE){
 80008f6:	d901      	bls.n	80008fc <HAL_I2C_ListenCpltCallback+0x28>
		memcpy(test.data, slaveReceiveBuffer, test.cmd_size);
		ds3231_cmd_decode(test);
		memset(slaveReceiveBuffer, 0, SLAVE_BUFFER_SIZE);
	}

}
 80008f8:	b006      	add	sp, #24
 80008fa:	bd70      	pop	{r4, r5, r6, pc}
		ds3231_cmd_decode(test);
 80008fc:	462e      	mov	r6, r5
		memcpy(test.data, slaveReceiveBuffer, test.cmd_size);
 80008fe:	490f      	ldr	r1, [pc, #60]	; (800093c <HAL_I2C_ListenCpltCallback+0x68>)
 8000900:	1ce8      	adds	r0, r5, #3
 8000902:	f003 fbed 	bl	80040e0 <memcpy>
		ds3231_cmd_decode(test);
 8000906:	f856 0f10 	ldr.w	r0, [r6, #16]!
 800090a:	6871      	ldr	r1, [r6, #4]
 800090c:	68b2      	ldr	r2, [r6, #8]
 800090e:	68f3      	ldr	r3, [r6, #12]
 8000910:	466c      	mov	r4, sp
 8000912:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000914:	6930      	ldr	r0, [r6, #16]
 8000916:	6020      	str	r0, [r4, #0]
 8000918:	6869      	ldr	r1, [r5, #4]
 800091a:	68aa      	ldr	r2, [r5, #8]
 800091c:	6828      	ldr	r0, [r5, #0]
 800091e:	68eb      	ldr	r3, [r5, #12]
 8000920:	f7ff ff00 	bl	8000724 <ds3231_cmd_decode>
		memset(slaveReceiveBuffer, 0, SLAVE_BUFFER_SIZE);
 8000924:	4805      	ldr	r0, [pc, #20]	; (800093c <HAL_I2C_ListenCpltCallback+0x68>)
 8000926:	2220      	movs	r2, #32
 8000928:	2100      	movs	r1, #0
}
 800092a:	b006      	add	sp, #24
 800092c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		memset(slaveReceiveBuffer, 0, SLAVE_BUFFER_SIZE);
 8000930:	f003 bbe4 	b.w	80040fc <memset>
 8000934:	20000098 	.word	0x20000098
 8000938:	20000154 	.word	0x20000154
 800093c:	20000178 	.word	0x20000178

08000940 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000940:	b530      	push	{r4, r5, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000942:	2400      	movs	r4, #0
{
 8000944:	b09b      	sub	sp, #108	; 0x6c
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000946:	e9cd 440f 	strd	r4, r4, [sp, #60]	; 0x3c
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800094a:	e9cd 4403 	strd	r4, r4, [sp, #12]
 800094e:	e9cd 4405 	strd	r4, r4, [sp, #20]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000952:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
 8000956:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800095a:	4a22      	ldr	r2, [pc, #136]	; (80009e4 <SystemClock_Config+0xa4>)
 800095c:	9400      	str	r4, [sp, #0]
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800095e:	9402      	str	r4, [sp, #8]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000960:	9408      	str	r4, [sp, #32]
 8000962:	940d      	str	r4, [sp, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000964:	6c11      	ldr	r1, [r2, #64]	; 0x40
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000966:	4b20      	ldr	r3, [pc, #128]	; (80009e8 <SystemClock_Config+0xa8>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8000968:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 800096c:	6411      	str	r1, [r2, #64]	; 0x40
 800096e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8000970:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 8000974:	9200      	str	r2, [sp, #0]
 8000976:	9a00      	ldr	r2, [sp, #0]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000978:	9401      	str	r4, [sp, #4]
 800097a:	681a      	ldr	r2, [r3, #0]
 800097c:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8000980:	601a      	str	r2, [r3, #0]
 8000982:	681b      	ldr	r3, [r3, #0]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000984:	9415      	str	r4, [sp, #84]	; 0x54
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000986:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800098a:	9301      	str	r3, [sp, #4]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800098c:	2301      	movs	r3, #1
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800098e:	2502      	movs	r5, #2
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8000990:	210a      	movs	r1, #10
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000992:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000994:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000996:	2210      	movs	r2, #16
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000998:	2308      	movs	r3, #8
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 800099a:	910e      	str	r1, [sp, #56]	; 0x38
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800099c:	9801      	ldr	r0, [sp, #4]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800099e:	9212      	str	r2, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009a0:	9514      	str	r5, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 100;
 80009a2:	2264      	movs	r2, #100	; 0x64
  RCC_OscInitStruct.PLL.PLLM = 8;
 80009a4:	9316      	str	r3, [sp, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 4;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009a6:	a80e      	add	r0, sp, #56	; 0x38
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80009a8:	2304      	movs	r3, #4
 80009aa:	e9cd 5318 	strd	r5, r3, [sp, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLN = 100;
 80009ae:	9217      	str	r2, [sp, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009b0:	f002 f9b4 	bl	8002d1c <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009b4:	220f      	movs	r2, #15
 80009b6:	2302      	movs	r3, #2
 80009b8:	e9cd 2302 	strd	r2, r3, [sp, #8]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80009bc:	2103      	movs	r1, #3
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009be:	2200      	movs	r2, #0
 80009c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80009c4:	a802      	add	r0, sp, #8
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009c6:	e9cd 2304 	strd	r2, r3, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80009ca:	9406      	str	r4, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80009cc:	f002 fc4e 	bl	800326c <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80009d0:	f44f 7300 	mov.w	r3, #512	; 0x200
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80009d4:	a808      	add	r0, sp, #32
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80009d6:	9508      	str	r5, [sp, #32]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80009d8:	930c      	str	r3, [sp, #48]	; 0x30
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80009da:	f002 fd6f 	bl	80034bc <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
}
 80009de:	b01b      	add	sp, #108	; 0x6c
 80009e0:	bd30      	pop	{r4, r5, pc}
 80009e2:	bf00      	nop
 80009e4:	40023800 	.word	0x40023800
 80009e8:	40007000 	.word	0x40007000

080009ec <main>:
{
 80009ec:	b508      	push	{r3, lr}
  HAL_Init();
 80009ee:	f000 f955 	bl	8000c9c <HAL_Init>
  SystemClock_Config();
 80009f2:	f7ff ffa5 	bl	8000940 <SystemClock_Config>
  MX_GPIO_Init();
 80009f6:	f7ff fd8f 	bl	8000518 <MX_GPIO_Init>
  MX_DMA_Init();
 80009fa:	f7ff fd69 	bl	80004d0 <MX_DMA_Init>
  MX_I2C1_Init();
 80009fe:	f7ff fde1 	bl	80005c4 <MX_I2C1_Init>
  MX_RTC_Init();
 8000a02:	f000 f80d 	bl	8000a20 <MX_RTC_Init>
  MX_USART2_UART_Init();
 8000a06:	f000 f8a9 	bl	8000b5c <MX_USART2_UART_Init>
	HAL_I2C_EnableListen_IT(&hi2c1);
 8000a0a:	4802      	ldr	r0, [pc, #8]	; (8000a14 <main+0x28>)
 8000a0c:	f001 f900 	bl	8001c10 <HAL_I2C_EnableListen_IT>
	while (1)
 8000a10:	e7fe      	b.n	8000a10 <main+0x24>
 8000a12:	bf00      	nop
 8000a14:	20000098 	.word	0x20000098

08000a18 <Error_Handler>:
{
  /* USER CODE BEGIN Error_Handler_Debug */
	 /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000a18:	4770      	bx	lr
 8000a1a:	bf00      	nop

08000a1c <assert_failed>:
	 /* User can add his own implementation to report the file name and line number,
     tex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
	 UNUSED(file);
	 UNUSED(line);
  /* USER CODE END 6 */
}
 8000a1c:	4770      	bx	lr
 8000a1e:	bf00      	nop

08000a20 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8000a20:	b510      	push	{r4, lr}
  RTC_TimeTypeDef sTime = {0};
  RTC_DateTypeDef sDate = {0};

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000a22:	4a1b      	ldr	r2, [pc, #108]	; (8000a90 <MX_RTC_Init+0x70>)
 8000a24:	4b1b      	ldr	r3, [pc, #108]	; (8000a94 <MX_RTC_Init+0x74>)
 8000a26:	6013      	str	r3, [r2, #0]
{
 8000a28:	b086      	sub	sp, #24
  RTC_TimeTypeDef sTime = {0};
 8000a2a:	2300      	movs	r3, #0
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
  hrtc.Init.AsynchPrediv = 127;
 8000a2c:	247f      	movs	r4, #127	; 0x7f
  hrtc.Init.SynchPrediv = 255;
 8000a2e:	21ff      	movs	r1, #255	; 0xff
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000a30:	4610      	mov	r0, r2
  hrtc.Init.SynchPrediv = 255;
 8000a32:	e9c2 4102 	strd	r4, r1, [r2, #8]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000a36:	6053      	str	r3, [r2, #4]
  RTC_DateTypeDef sDate = {0};
 8000a38:	e9cd 3300 	strd	r3, r3, [sp]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000a3c:	e9c2 3304 	strd	r3, r3, [r2, #16]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000a40:	6193      	str	r3, [r2, #24]
  RTC_TimeTypeDef sTime = {0};
 8000a42:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8000a46:	e9cd 3304 	strd	r3, r3, [sp, #16]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000a4a:	f002 fe53 	bl	80036f4 <HAL_RTC_Init>
 8000a4e:	b9e0      	cbnz	r0, 8000a8a <MX_RTC_Init+0x6a>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8000a50:	2300      	movs	r3, #0
  sTime.Minutes = 0x0;
  sTime.Seconds = 0x0;
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000a52:	a901      	add	r1, sp, #4
 8000a54:	2201      	movs	r2, #1
 8000a56:	480e      	ldr	r0, [pc, #56]	; (8000a90 <MX_RTC_Init+0x70>)
  sTime.Hours = 0x0;
 8000a58:	f8ad 3004 	strh.w	r3, [sp, #4]
  sTime.Minutes = 0x0;
 8000a5c:	f88d 3006 	strb.w	r3, [sp, #6]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000a60:	e9cd 3304 	strd	r3, r3, [sp, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000a64:	f002 fefc 	bl	8003860 <HAL_RTC_SetTime>
 8000a68:	b960      	cbnz	r0, 8000a84 <MX_RTC_Init+0x64>
  {
    Error_Handler();
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000a6a:	a906      	add	r1, sp, #24
 8000a6c:	4b0a      	ldr	r3, [pc, #40]	; (8000a98 <MX_RTC_Init+0x78>)
 8000a6e:	f841 3d18 	str.w	r3, [r1, #-24]!
  sDate.Month = RTC_MONTH_JANUARY;
  sDate.Date = 0x1;
  sDate.Year = 0x0;

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000a72:	2201      	movs	r2, #1
 8000a74:	4806      	ldr	r0, [pc, #24]	; (8000a90 <MX_RTC_Init+0x70>)
 8000a76:	f003 f891 	bl	8003b9c <HAL_RTC_SetDate>
 8000a7a:	b108      	cbz	r0, 8000a80 <MX_RTC_Init+0x60>
  {
    Error_Handler();
 8000a7c:	f7ff ffcc 	bl	8000a18 <Error_Handler>
  }

}
 8000a80:	b006      	add	sp, #24
 8000a82:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000a84:	f7ff ffc8 	bl	8000a18 <Error_Handler>
 8000a88:	e7ef      	b.n	8000a6a <MX_RTC_Init+0x4a>
    Error_Handler();
 8000a8a:	f7ff ffc5 	bl	8000a18 <Error_Handler>
 8000a8e:	e7df      	b.n	8000a50 <MX_RTC_Init+0x30>
 8000a90:	200001b0 	.word	0x200001b0
 8000a94:	40002800 	.word	0x40002800
 8000a98:	00010101 	.word	0x00010101

08000a9c <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{

  if(rtcHandle->Instance==RTC)
 8000a9c:	6802      	ldr	r2, [r0, #0]
 8000a9e:	4b03      	ldr	r3, [pc, #12]	; (8000aac <HAL_RTC_MspInit+0x10>)
 8000aa0:	429a      	cmp	r2, r3
 8000aa2:	d102      	bne.n	8000aaa <HAL_RTC_MspInit+0xe>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000aa4:	4b02      	ldr	r3, [pc, #8]	; (8000ab0 <HAL_RTC_MspInit+0x14>)
 8000aa6:	2201      	movs	r2, #1
 8000aa8:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8000aaa:	4770      	bx	lr
 8000aac:	40002800 	.word	0x40002800
 8000ab0:	42470e3c 	.word	0x42470e3c

08000ab4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ab4:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ab6:	4b0c      	ldr	r3, [pc, #48]	; (8000ae8 <HAL_MspInit+0x34>)
 8000ab8:	2100      	movs	r1, #0
 8000aba:	9100      	str	r1, [sp, #0]
 8000abc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000abe:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8000ac2:	645a      	str	r2, [r3, #68]	; 0x44
 8000ac4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000ac6:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8000aca:	9200      	str	r2, [sp, #0]
 8000acc:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ace:	9101      	str	r1, [sp, #4]
 8000ad0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000ad2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000ad6:	641a      	str	r2, [r3, #64]	; 0x40
 8000ad8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ada:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ade:	9301      	str	r3, [sp, #4]
 8000ae0:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ae2:	b002      	add	sp, #8
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop
 8000ae8:	40023800 	.word	0x40023800

08000aec <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000aec:	4770      	bx	lr
 8000aee:	bf00      	nop

08000af0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000af0:	e7fe      	b.n	8000af0 <HardFault_Handler>
 8000af2:	bf00      	nop

08000af4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000af4:	e7fe      	b.n	8000af4 <MemManage_Handler>
 8000af6:	bf00      	nop

08000af8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000af8:	e7fe      	b.n	8000af8 <BusFault_Handler>
 8000afa:	bf00      	nop

08000afc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000afc:	e7fe      	b.n	8000afc <UsageFault_Handler>
 8000afe:	bf00      	nop

08000b00 <SVC_Handler>:
 8000b00:	4770      	bx	lr
 8000b02:	bf00      	nop

08000b04 <DebugMon_Handler>:
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop

08000b08 <PendSV_Handler>:
 8000b08:	4770      	bx	lr
 8000b0a:	bf00      	nop

08000b0c <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b0c:	f000 b8e0 	b.w	8000cd0 <HAL_IncTick>

08000b10 <DMA1_Stream0_IRQHandler>:
void DMA1_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8000b10:	4801      	ldr	r0, [pc, #4]	; (8000b18 <DMA1_Stream0_IRQHandler+0x8>)
 8000b12:	f000 bb5d 	b.w	80011d0 <HAL_DMA_IRQHandler>
 8000b16:	bf00      	nop
 8000b18:	200000ec 	.word	0x200000ec

08000b1c <DMA1_Stream1_IRQHandler>:
void DMA1_Stream1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8000b1c:	4801      	ldr	r0, [pc, #4]	; (8000b24 <DMA1_Stream1_IRQHandler+0x8>)
 8000b1e:	f000 bb57 	b.w	80011d0 <HAL_DMA_IRQHandler>
 8000b22:	bf00      	nop
 8000b24:	20000038 	.word	0x20000038

08000b28 <I2C1_EV_IRQHandler>:
void I2C1_EV_IRQHandler(void)
{
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8000b28:	4801      	ldr	r0, [pc, #4]	; (8000b30 <I2C1_EV_IRQHandler+0x8>)
 8000b2a:	f001 ba1d 	b.w	8001f68 <HAL_I2C_EV_IRQHandler>
 8000b2e:	bf00      	nop
 8000b30:	20000098 	.word	0x20000098

08000b34 <I2C1_ER_IRQHandler>:
void I2C1_ER_IRQHandler(void)
{
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8000b34:	4801      	ldr	r0, [pc, #4]	; (8000b3c <I2C1_ER_IRQHandler+0x8>)
 8000b36:	f001 bf7d 	b.w	8002a34 <HAL_I2C_ER_IRQHandler>
 8000b3a:	bf00      	nop
 8000b3c:	20000098 	.word	0x20000098

08000b40 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b40:	4b05      	ldr	r3, [pc, #20]	; (8000b58 <SystemInit+0x18>)
 8000b42:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000b46:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b4a:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8000b4e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000b52:	6099      	str	r1, [r3, #8]
#endif
}
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop
 8000b58:	e000ed00 	.word	0xe000ed00

08000b5c <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{

  huart2.Instance = USART2;
 8000b5c:	4b0b      	ldr	r3, [pc, #44]	; (8000b8c <MX_USART2_UART_Init+0x30>)
 8000b5e:	4a0c      	ldr	r2, [pc, #48]	; (8000b90 <MX_USART2_UART_Init+0x34>)
{
 8000b60:	b510      	push	{r4, lr}
  huart2.Init.BaudRate = 115200;
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000b62:	210c      	movs	r1, #12
  huart2.Instance = USART2;
 8000b64:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000b66:	f44f 34e1 	mov.w	r4, #115200	; 0x1c200
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000b6a:	2200      	movs	r2, #0
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000b6c:	4618      	mov	r0, r3
  huart2.Init.BaudRate = 115200;
 8000b6e:	605c      	str	r4, [r3, #4]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000b70:	6159      	str	r1, [r3, #20]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000b72:	e9c3 2202 	strd	r2, r2, [r3, #8]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000b76:	611a      	str	r2, [r3, #16]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b78:	e9c3 2206 	strd	r2, r2, [r3, #24]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000b7c:	f003 f964 	bl	8003e48 <HAL_UART_Init>
 8000b80:	b900      	cbnz	r0, 8000b84 <MX_USART2_UART_Init+0x28>
  {
    Error_Handler();
  }

}
 8000b82:	bd10      	pop	{r4, pc}
 8000b84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8000b88:	f7ff bf46 	b.w	8000a18 <Error_Handler>
 8000b8c:	200001d0 	.word	0x200001d0
 8000b90:	40004400 	.word	0x40004400

08000b94 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000b94:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(uartHandle->Instance==USART2)
 8000b96:	6801      	ldr	r1, [r0, #0]
 8000b98:	4a17      	ldr	r2, [pc, #92]	; (8000bf8 <HAL_UART_MspInit+0x64>)
{
 8000b9a:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b9c:	2300      	movs	r3, #0
  if(uartHandle->Instance==USART2)
 8000b9e:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ba0:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8000ba4:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8000ba8:	9307      	str	r3, [sp, #28]
  if(uartHandle->Instance==USART2)
 8000baa:	d001      	beq.n	8000bb0 <HAL_UART_MspInit+0x1c>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000bac:	b008      	add	sp, #32
 8000bae:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_USART2_CLK_ENABLE();
 8000bb0:	f502 32fa 	add.w	r2, r2, #128000	; 0x1f400
 8000bb4:	9301      	str	r3, [sp, #4]
 8000bb6:	6c11      	ldr	r1, [r2, #64]	; 0x40
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bb8:	4810      	ldr	r0, [pc, #64]	; (8000bfc <HAL_UART_MspInit+0x68>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8000bba:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 8000bbe:	6411      	str	r1, [r2, #64]	; 0x40
 8000bc0:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8000bc2:	f401 3100 	and.w	r1, r1, #131072	; 0x20000
 8000bc6:	9101      	str	r1, [sp, #4]
 8000bc8:	9901      	ldr	r1, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bca:	9302      	str	r3, [sp, #8]
 8000bcc:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8000bce:	f043 0301 	orr.w	r3, r3, #1
 8000bd2:	6313      	str	r3, [r2, #48]	; 0x30
 8000bd4:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8000bd6:	f003 0301 	and.w	r3, r3, #1
 8000bda:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bdc:	2203      	movs	r2, #3
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000bde:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000be0:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000be2:	250c      	movs	r5, #12
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000be4:	2402      	movs	r4, #2
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000be6:	9e02      	ldr	r6, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000be8:	e9cd 5403 	strd	r5, r4, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000bec:	e9cd 2306 	strd	r2, r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bf0:	f000 fbca 	bl	8001388 <HAL_GPIO_Init>
}
 8000bf4:	b008      	add	sp, #32
 8000bf6:	bd70      	pop	{r4, r5, r6, pc}
 8000bf8:	40004400 	.word	0x40004400
 8000bfc:	40020000 	.word	0x40020000

08000c00 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000c00:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000c38 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000c04:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000c06:	e003      	b.n	8000c10 <LoopCopyDataInit>

08000c08 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000c08:	4b0c      	ldr	r3, [pc, #48]	; (8000c3c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000c0a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000c0c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000c0e:	3104      	adds	r1, #4

08000c10 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000c10:	480b      	ldr	r0, [pc, #44]	; (8000c40 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000c12:	4b0c      	ldr	r3, [pc, #48]	; (8000c44 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000c14:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000c16:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000c18:	d3f6      	bcc.n	8000c08 <CopyDataInit>
  ldr  r2, =_sbss
 8000c1a:	4a0b      	ldr	r2, [pc, #44]	; (8000c48 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000c1c:	e002      	b.n	8000c24 <LoopFillZerobss>

08000c1e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000c1e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000c20:	f842 3b04 	str.w	r3, [r2], #4

08000c24 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000c24:	4b09      	ldr	r3, [pc, #36]	; (8000c4c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000c26:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000c28:	d3f9      	bcc.n	8000c1e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000c2a:	f7ff ff89 	bl	8000b40 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000c2e:	f003 fa33 	bl	8004098 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c32:	f7ff fedb 	bl	80009ec <main>
  bx  lr    
 8000c36:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000c38:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8000c3c:	08004324 	.word	0x08004324
  ldr  r0, =_sdata
 8000c40:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000c44:	20000018 	.word	0x20000018
  ldr  r2, =_sbss
 8000c48:	20000018 	.word	0x20000018
  ldr  r3, = _ebss
 8000c4c:	20000214 	.word	0x20000214

08000c50 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c50:	e7fe      	b.n	8000c50 <ADC_IRQHandler>
	...

08000c54 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c54:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c56:	4a0e      	ldr	r2, [pc, #56]	; (8000c90 <HAL_InitTick+0x3c>)
 8000c58:	4b0e      	ldr	r3, [pc, #56]	; (8000c94 <HAL_InitTick+0x40>)
 8000c5a:	7812      	ldrb	r2, [r2, #0]
 8000c5c:	681b      	ldr	r3, [r3, #0]
{
 8000c5e:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c60:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000c64:	fbb0 f0f2 	udiv	r0, r0, r2
 8000c68:	fbb3 f0f0 	udiv	r0, r3, r0
 8000c6c:	f000 f8b8 	bl	8000de0 <HAL_SYSTICK_Config>
 8000c70:	b908      	cbnz	r0, 8000c76 <HAL_InitTick+0x22>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c72:	2d0f      	cmp	r5, #15
 8000c74:	d901      	bls.n	8000c7a <HAL_InitTick+0x26>
    return HAL_ERROR;
 8000c76:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000c78:	bd38      	pop	{r3, r4, r5, pc}
 8000c7a:	4604      	mov	r4, r0
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c7c:	4602      	mov	r2, r0
 8000c7e:	4629      	mov	r1, r5
 8000c80:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c84:	f000 f852 	bl	8000d2c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c88:	4b03      	ldr	r3, [pc, #12]	; (8000c98 <HAL_InitTick+0x44>)
 8000c8a:	4620      	mov	r0, r4
 8000c8c:	601d      	str	r5, [r3, #0]
}
 8000c8e:	bd38      	pop	{r3, r4, r5, pc}
 8000c90:	20000010 	.word	0x20000010
 8000c94:	2000000c 	.word	0x2000000c
 8000c98:	20000014 	.word	0x20000014

08000c9c <HAL_Init>:
{
 8000c9c:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000c9e:	4b0b      	ldr	r3, [pc, #44]	; (8000ccc <HAL_Init+0x30>)
 8000ca0:	681a      	ldr	r2, [r3, #0]
 8000ca2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000ca6:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000ca8:	681a      	ldr	r2, [r3, #0]
 8000caa:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000cae:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000cb0:	681a      	ldr	r2, [r3, #0]
 8000cb2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000cb6:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cb8:	2003      	movs	r0, #3
 8000cba:	f000 f81b 	bl	8000cf4 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000cbe:	2000      	movs	r0, #0
 8000cc0:	f7ff ffc8 	bl	8000c54 <HAL_InitTick>
  HAL_MspInit();
 8000cc4:	f7ff fef6 	bl	8000ab4 <HAL_MspInit>
}
 8000cc8:	2000      	movs	r0, #0
 8000cca:	bd08      	pop	{r3, pc}
 8000ccc:	40023c00 	.word	0x40023c00

08000cd0 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000cd0:	4a03      	ldr	r2, [pc, #12]	; (8000ce0 <HAL_IncTick+0x10>)
 8000cd2:	4b04      	ldr	r3, [pc, #16]	; (8000ce4 <HAL_IncTick+0x14>)
 8000cd4:	6811      	ldr	r1, [r2, #0]
 8000cd6:	781b      	ldrb	r3, [r3, #0]
 8000cd8:	440b      	add	r3, r1
 8000cda:	6013      	str	r3, [r2, #0]
}
 8000cdc:	4770      	bx	lr
 8000cde:	bf00      	nop
 8000ce0:	20000210 	.word	0x20000210
 8000ce4:	20000010 	.word	0x20000010

08000ce8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000ce8:	4b01      	ldr	r3, [pc, #4]	; (8000cf0 <HAL_GetTick+0x8>)
 8000cea:	6818      	ldr	r0, [r3, #0]
}
 8000cec:	4770      	bx	lr
 8000cee:	bf00      	nop
 8000cf0:	20000210 	.word	0x20000210

08000cf4 <HAL_NVIC_SetPriorityGrouping>:
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8000cf4:	1ec3      	subs	r3, r0, #3
 8000cf6:	2b04      	cmp	r3, #4
{
 8000cf8:	b510      	push	{r4, lr}
 8000cfa:	4604      	mov	r4, r0
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8000cfc:	d903      	bls.n	8000d06 <HAL_NVIC_SetPriorityGrouping+0x12>
 8000cfe:	2192      	movs	r1, #146	; 0x92
 8000d00:	4808      	ldr	r0, [pc, #32]	; (8000d24 <HAL_NVIC_SetPriorityGrouping+0x30>)
 8000d02:	f7ff fe8b 	bl	8000a1c <assert_failed>
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d06:	4a08      	ldr	r2, [pc, #32]	; (8000d28 <HAL_NVIC_SetPriorityGrouping+0x34>)
 8000d08:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d0a:	f64f 01ff 	movw	r1, #63743	; 0xf8ff
 8000d0e:	400b      	ands	r3, r1
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d10:	0224      	lsls	r4, r4, #8
 8000d12:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d16:	f404 64e0 	and.w	r4, r4, #1792	; 0x700
 8000d1a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 8000d1e:	431c      	orrs	r4, r3
  SCB->AIRCR =  reg_value;
 8000d20:	60d4      	str	r4, [r2, #12]
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8000d22:	bd10      	pop	{r4, pc}
 8000d24:	0800413c 	.word	0x0800413c
 8000d28:	e000ed00 	.word	0xe000ed00

08000d2c <HAL_NVIC_SetPriority>:
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
  uint32_t prioritygroup = 0x00U;
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8000d2c:	2a0f      	cmp	r2, #15
{ 
 8000d2e:	b570      	push	{r4, r5, r6, lr}
 8000d30:	4616      	mov	r6, r2
 8000d32:	4605      	mov	r5, r0
 8000d34:	460c      	mov	r4, r1
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8000d36:	d834      	bhi.n	8000da2 <HAL_NVIC_SetPriority+0x76>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8000d38:	2c0f      	cmp	r4, #15
 8000d3a:	d82d      	bhi.n	8000d98 <HAL_NVIC_SetPriority+0x6c>
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d3c:	4b1b      	ldr	r3, [pc, #108]	; (8000dac <HAL_NVIC_SetPriority+0x80>)
 8000d3e:	68db      	ldr	r3, [r3, #12]
 8000d40:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d44:	f1c3 0107 	rsb	r1, r3, #7
 8000d48:	2904      	cmp	r1, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d4a:	f103 0204 	add.w	r2, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d4e:	bf28      	it	cs
 8000d50:	2104      	movcs	r1, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d52:	2a06      	cmp	r2, #6
 8000d54:	d917      	bls.n	8000d86 <HAL_NVIC_SetPriority+0x5a>
 8000d56:	3b03      	subs	r3, #3
 8000d58:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000d5c:	409a      	lsls	r2, r3
 8000d5e:	ea26 0602 	bic.w	r6, r6, r2

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d62:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000d66:	408a      	lsls	r2, r1
 8000d68:	ea24 0202 	bic.w	r2, r4, r2
 8000d6c:	409a      	lsls	r2, r3
 8000d6e:	4332      	orrs	r2, r6
 8000d70:	0112      	lsls	r2, r2, #4
  if ((int32_t)(IRQn) >= 0)
 8000d72:	2d00      	cmp	r5, #0
 8000d74:	b2d2      	uxtb	r2, r2
 8000d76:	db09      	blt.n	8000d8c <HAL_NVIC_SetPriority+0x60>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d78:	f105 4560 	add.w	r5, r5, #3758096384	; 0xe0000000
 8000d7c:	f505 4561 	add.w	r5, r5, #57600	; 0xe100
 8000d80:	f885 2300 	strb.w	r2, [r5, #768]	; 0x300
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8000d84:	bd70      	pop	{r4, r5, r6, pc}
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d86:	2600      	movs	r6, #0
 8000d88:	4633      	mov	r3, r6
 8000d8a:	e7ea      	b.n	8000d62 <HAL_NVIC_SetPriority+0x36>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d8c:	4b08      	ldr	r3, [pc, #32]	; (8000db0 <HAL_NVIC_SetPriority+0x84>)
 8000d8e:	f005 050f 	and.w	r5, r5, #15
 8000d92:	442b      	add	r3, r5
 8000d94:	761a      	strb	r2, [r3, #24]
 8000d96:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8000d98:	21ab      	movs	r1, #171	; 0xab
 8000d9a:	4806      	ldr	r0, [pc, #24]	; (8000db4 <HAL_NVIC_SetPriority+0x88>)
 8000d9c:	f7ff fe3e 	bl	8000a1c <assert_failed>
 8000da0:	e7cc      	b.n	8000d3c <HAL_NVIC_SetPriority+0x10>
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8000da2:	21aa      	movs	r1, #170	; 0xaa
 8000da4:	4803      	ldr	r0, [pc, #12]	; (8000db4 <HAL_NVIC_SetPriority+0x88>)
 8000da6:	f7ff fe39 	bl	8000a1c <assert_failed>
 8000daa:	e7c5      	b.n	8000d38 <HAL_NVIC_SetPriority+0xc>
 8000dac:	e000ed00 	.word	0xe000ed00
 8000db0:	e000ecfc 	.word	0xe000ecfc
 8000db4:	0800413c 	.word	0x0800413c

08000db8 <HAL_NVIC_EnableIRQ>:
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8000db8:	2800      	cmp	r0, #0
 8000dba:	db08      	blt.n	8000dce <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000dbc:	f000 011f 	and.w	r1, r0, #31
 8000dc0:	2301      	movs	r3, #1
 8000dc2:	0940      	lsrs	r0, r0, #5
 8000dc4:	4a04      	ldr	r2, [pc, #16]	; (8000dd8 <HAL_NVIC_EnableIRQ+0x20>)
 8000dc6:	408b      	lsls	r3, r1
 8000dc8:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8000dcc:	4770      	bx	lr
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8000dce:	21be      	movs	r1, #190	; 0xbe
 8000dd0:	4802      	ldr	r0, [pc, #8]	; (8000ddc <HAL_NVIC_EnableIRQ+0x24>)
 8000dd2:	f7ff be23 	b.w	8000a1c <assert_failed>
 8000dd6:	bf00      	nop
 8000dd8:	e000e100 	.word	0xe000e100
 8000ddc:	0800413c 	.word	0x0800413c

08000de0 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000de0:	3801      	subs	r0, #1
 8000de2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000de6:	d20e      	bcs.n	8000e06 <HAL_SYSTICK_Config+0x26>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000de8:	4b08      	ldr	r3, [pc, #32]	; (8000e0c <HAL_SYSTICK_Config+0x2c>)
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000dea:	b410      	push	{r4}
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dec:	4c08      	ldr	r4, [pc, #32]	; (8000e10 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000dee:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000df0:	20f0      	movs	r0, #240	; 0xf0
 8000df2:	f884 0023 	strb.w	r0, [r4, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000df6:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000df8:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000dfa:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000dfc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000dfe:	6019      	str	r1, [r3, #0]
   return SysTick_Config(TicksNumb);
}
 8000e00:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000e04:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000e06:	2001      	movs	r0, #1
 8000e08:	4770      	bx	lr
 8000e0a:	bf00      	nop
 8000e0c:	e000e010 	.word	0xe000e010
 8000e10:	e000ed00 	.word	0xe000ed00

08000e14 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000e14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000e16:	4604      	mov	r4, r0
  uint32_t tmp = 0U;
  uint32_t tickstart = HAL_GetTick();
 8000e18:	f7ff ff66 	bl	8000ce8 <HAL_GetTick>
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8000e1c:	2c00      	cmp	r4, #0
 8000e1e:	f000 80e4 	beq.w	8000fea <HAL_DMA_Init+0x1d6>
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
 8000e22:	6823      	ldr	r3, [r4, #0]
 8000e24:	4ab1      	ldr	r2, [pc, #708]	; (80010ec <HAL_DMA_Init+0x2d8>)
 8000e26:	4293      	cmp	r3, r2
 8000e28:	4605      	mov	r5, r0
 8000e2a:	d031      	beq.n	8000e90 <HAL_DMA_Init+0x7c>
 8000e2c:	3218      	adds	r2, #24
 8000e2e:	4293      	cmp	r3, r2
 8000e30:	d02e      	beq.n	8000e90 <HAL_DMA_Init+0x7c>
 8000e32:	3218      	adds	r2, #24
 8000e34:	4293      	cmp	r3, r2
 8000e36:	d02b      	beq.n	8000e90 <HAL_DMA_Init+0x7c>
 8000e38:	3218      	adds	r2, #24
 8000e3a:	4293      	cmp	r3, r2
 8000e3c:	d028      	beq.n	8000e90 <HAL_DMA_Init+0x7c>
 8000e3e:	3218      	adds	r2, #24
 8000e40:	4293      	cmp	r3, r2
 8000e42:	d025      	beq.n	8000e90 <HAL_DMA_Init+0x7c>
 8000e44:	3218      	adds	r2, #24
 8000e46:	4293      	cmp	r3, r2
 8000e48:	d022      	beq.n	8000e90 <HAL_DMA_Init+0x7c>
 8000e4a:	3218      	adds	r2, #24
 8000e4c:	4293      	cmp	r3, r2
 8000e4e:	d01f      	beq.n	8000e90 <HAL_DMA_Init+0x7c>
 8000e50:	3218      	adds	r2, #24
 8000e52:	4293      	cmp	r3, r2
 8000e54:	d01c      	beq.n	8000e90 <HAL_DMA_Init+0x7c>
 8000e56:	f502 7256 	add.w	r2, r2, #856	; 0x358
 8000e5a:	4293      	cmp	r3, r2
 8000e5c:	d018      	beq.n	8000e90 <HAL_DMA_Init+0x7c>
 8000e5e:	3218      	adds	r2, #24
 8000e60:	4293      	cmp	r3, r2
 8000e62:	d015      	beq.n	8000e90 <HAL_DMA_Init+0x7c>
 8000e64:	3218      	adds	r2, #24
 8000e66:	4293      	cmp	r3, r2
 8000e68:	d012      	beq.n	8000e90 <HAL_DMA_Init+0x7c>
 8000e6a:	3218      	adds	r2, #24
 8000e6c:	4293      	cmp	r3, r2
 8000e6e:	d00f      	beq.n	8000e90 <HAL_DMA_Init+0x7c>
 8000e70:	3218      	adds	r2, #24
 8000e72:	4293      	cmp	r3, r2
 8000e74:	d00c      	beq.n	8000e90 <HAL_DMA_Init+0x7c>
 8000e76:	3218      	adds	r2, #24
 8000e78:	4293      	cmp	r3, r2
 8000e7a:	d009      	beq.n	8000e90 <HAL_DMA_Init+0x7c>
 8000e7c:	3218      	adds	r2, #24
 8000e7e:	4293      	cmp	r3, r2
 8000e80:	d006      	beq.n	8000e90 <HAL_DMA_Init+0x7c>
 8000e82:	3218      	adds	r2, #24
 8000e84:	4293      	cmp	r3, r2
 8000e86:	d003      	beq.n	8000e90 <HAL_DMA_Init+0x7c>
 8000e88:	21b8      	movs	r1, #184	; 0xb8
 8000e8a:	4899      	ldr	r0, [pc, #612]	; (80010f0 <HAL_DMA_Init+0x2dc>)
 8000e8c:	f7ff fdc6 	bl	8000a1c <assert_failed>
  assert_param(IS_DMA_CHANNEL(hdma->Init.Channel));
 8000e90:	6863      	ldr	r3, [r4, #4]
 8000e92:	f033 63c0 	bics.w	r3, r3, #100663296	; 0x6000000
 8000e96:	d006      	beq.n	8000ea6 <HAL_DMA_Init+0x92>
 8000e98:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8000e9c:	d003      	beq.n	8000ea6 <HAL_DMA_Init+0x92>
 8000e9e:	21b9      	movs	r1, #185	; 0xb9
 8000ea0:	4893      	ldr	r0, [pc, #588]	; (80010f0 <HAL_DMA_Init+0x2dc>)
 8000ea2:	f7ff fdbb 	bl	8000a1c <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 8000ea6:	68a3      	ldr	r3, [r4, #8]
 8000ea8:	f033 0240 	bics.w	r2, r3, #64	; 0x40
 8000eac:	d002      	beq.n	8000eb4 <HAL_DMA_Init+0xa0>
 8000eae:	2b80      	cmp	r3, #128	; 0x80
 8000eb0:	f040 80cb 	bne.w	800104a <HAL_DMA_Init+0x236>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 8000eb4:	68e3      	ldr	r3, [r4, #12]
 8000eb6:	f433 7300 	bics.w	r3, r3, #512	; 0x200
 8000eba:	f040 80a2 	bne.w	8001002 <HAL_DMA_Init+0x1ee>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8000ebe:	6923      	ldr	r3, [r4, #16]
 8000ec0:	f433 6380 	bics.w	r3, r3, #1024	; 0x400
 8000ec4:	f040 8093 	bne.w	8000fee <HAL_DMA_Init+0x1da>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 8000ec8:	6963      	ldr	r3, [r4, #20]
 8000eca:	f433 6200 	bics.w	r2, r3, #2048	; 0x800
 8000ece:	d003      	beq.n	8000ed8 <HAL_DMA_Init+0xc4>
 8000ed0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000ed4:	f040 80c3 	bne.w	800105e <HAL_DMA_Init+0x24a>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 8000ed8:	69a3      	ldr	r3, [r4, #24]
 8000eda:	f433 5200 	bics.w	r2, r3, #8192	; 0x2000
 8000ede:	d003      	beq.n	8000ee8 <HAL_DMA_Init+0xd4>
 8000ee0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8000ee4:	f040 80a7 	bne.w	8001036 <HAL_DMA_Init+0x222>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 8000ee8:	69e3      	ldr	r3, [r4, #28]
 8000eea:	f033 0220 	bics.w	r2, r3, #32
 8000eee:	d006      	beq.n	8000efe <HAL_DMA_Init+0xea>
 8000ef0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000ef4:	d003      	beq.n	8000efe <HAL_DMA_Init+0xea>
 8000ef6:	21bf      	movs	r1, #191	; 0xbf
 8000ef8:	487d      	ldr	r0, [pc, #500]	; (80010f0 <HAL_DMA_Init+0x2dc>)
 8000efa:	f7ff fd8f 	bl	8000a1c <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 8000efe:	6a23      	ldr	r3, [r4, #32]
 8000f00:	f433 3340 	bics.w	r3, r3, #196608	; 0x30000
 8000f04:	d003      	beq.n	8000f0e <HAL_DMA_Init+0xfa>
 8000f06:	21c0      	movs	r1, #192	; 0xc0
 8000f08:	4879      	ldr	r0, [pc, #484]	; (80010f0 <HAL_DMA_Init+0x2dc>)
 8000f0a:	f7ff fd87 	bl	8000a1c <assert_failed>
  assert_param(IS_DMA_FIFO_MODE_STATE(hdma->Init.FIFOMode));
 8000f0e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d14d      	bne.n	8000fb0 <HAL_DMA_Init+0x19c>
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000f14:	2202      	movs	r2, #2
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8000f16:	6823      	ldr	r3, [r4, #0]
  hdma->State = HAL_DMA_STATE_BUSY;
 8000f18:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 8000f1c:	681a      	ldr	r2, [r3, #0]
  __HAL_UNLOCK(hdma);
 8000f1e:	2100      	movs	r1, #0
  __HAL_DMA_DISABLE(hdma);
 8000f20:	f022 0201 	bic.w	r2, r2, #1
  __HAL_UNLOCK(hdma);
 8000f24:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
  __HAL_DMA_DISABLE(hdma);
 8000f28:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000f2a:	e005      	b.n	8000f38 <HAL_DMA_Init+0x124>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000f2c:	f7ff fedc 	bl	8000ce8 <HAL_GetTick>
 8000f30:	1b40      	subs	r0, r0, r5
 8000f32:	2805      	cmp	r0, #5
 8000f34:	d852      	bhi.n	8000fdc <HAL_DMA_Init+0x1c8>
 8000f36:	6823      	ldr	r3, [r4, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000f38:	681a      	ldr	r2, [r3, #0]
 8000f3a:	07d1      	lsls	r1, r2, #31
 8000f3c:	d4f6      	bmi.n	8000f2c <HAL_DMA_Init+0x118>
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000f3e:	e9d4 2601 	ldrd	r2, r6, [r4, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000f42:	e9d4 5103 	ldrd	r5, r1, [r4, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000f46:	4332      	orrs	r2, r6
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000f48:	6960      	ldr	r0, [r4, #20]
  tmp = hdma->Instance->CR;
 8000f4a:	681f      	ldr	r7, [r3, #0]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000f4c:	432a      	orrs	r2, r5
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000f4e:	e9d4 6506 	ldrd	r6, r5, [r4, #24]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000f52:	430a      	orrs	r2, r1
 8000f54:	4302      	orrs	r2, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8000f56:	6a21      	ldr	r1, [r4, #32]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000f58:	4866      	ldr	r0, [pc, #408]	; (80010f4 <HAL_DMA_Init+0x2e0>)
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000f5a:	4332      	orrs	r2, r6
 8000f5c:	432a      	orrs	r2, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 8000f5e:	430a      	orrs	r2, r1

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000f60:	6a61      	ldr	r1, [r4, #36]	; 0x24
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000f62:	4038      	ands	r0, r7
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000f64:	2904      	cmp	r1, #4
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000f66:	ea42 0200 	orr.w	r2, r2, r0
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000f6a:	f000 8082 	beq.w	8001072 <HAL_DMA_Init+0x25e>
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8000f6e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8000f70:	695a      	ldr	r2, [r3, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000f72:	f022 0207 	bic.w	r2, r2, #7

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8000f76:	4311      	orrs	r1, r2
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8000f78:	b2da      	uxtb	r2, r3
 8000f7a:	485f      	ldr	r0, [pc, #380]	; (80010f8 <HAL_DMA_Init+0x2e4>)
  hdma->Instance->FCR = tmp;
 8000f7c:	6159      	str	r1, [r3, #20]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8000f7e:	3a10      	subs	r2, #16
 8000f80:	fba0 1202 	umull	r1, r2, r0, r2
 8000f84:	0912      	lsrs	r2, r2, #4
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8000f86:	495d      	ldr	r1, [pc, #372]	; (80010fc <HAL_DMA_Init+0x2e8>)
 8000f88:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8000f8c:	5c89      	ldrb	r1, [r1, r2]
 8000f8e:	65e1      	str	r1, [r4, #92]	; 0x5c
 8000f90:	f023 0303 	bic.w	r3, r3, #3
  
  if (stream_number > 3U)
 8000f94:	2a03      	cmp	r2, #3
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8000f96:	bf88      	it	hi
 8000f98:	3304      	addhi	r3, #4
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000f9a:	223f      	movs	r2, #63	; 0x3f
 8000f9c:	408a      	lsls	r2, r1
  hdma->State = HAL_DMA_STATE_READY;
 8000f9e:	2501      	movs	r5, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000fa0:	2100      	movs	r1, #0
 8000fa2:	65a3      	str	r3, [r4, #88]	; 0x58
  return HAL_OK;
 8000fa4:	4608      	mov	r0, r1
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000fa6:	609a      	str	r2, [r3, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000fa8:	6561      	str	r1, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8000faa:	f884 5035 	strb.w	r5, [r4, #53]	; 0x35
}
 8000fae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  assert_param(IS_DMA_FIFO_MODE_STATE(hdma->Init.FIFOMode));
 8000fb0:	2b04      	cmp	r3, #4
 8000fb2:	d130      	bne.n	8001016 <HAL_DMA_Init+0x202>
    assert_param(IS_DMA_FIFO_THRESHOLD(hdma->Init.FIFOThreshold));
 8000fb4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000fb6:	2b03      	cmp	r3, #3
 8000fb8:	d838      	bhi.n	800102c <HAL_DMA_Init+0x218>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
 8000fba:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000fbc:	f033 73c0 	bics.w	r3, r3, #25165824	; 0x1800000
 8000fc0:	d003      	beq.n	8000fca <HAL_DMA_Init+0x1b6>
 8000fc2:	21c7      	movs	r1, #199	; 0xc7
 8000fc4:	484a      	ldr	r0, [pc, #296]	; (80010f0 <HAL_DMA_Init+0x2dc>)
 8000fc6:	f7ff fd29 	bl	8000a1c <assert_failed>
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
 8000fca:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000fcc:	f433 03c0 	bics.w	r3, r3, #6291456	; 0x600000
 8000fd0:	d0a0      	beq.n	8000f14 <HAL_DMA_Init+0x100>
 8000fd2:	21c8      	movs	r1, #200	; 0xc8
 8000fd4:	4846      	ldr	r0, [pc, #280]	; (80010f0 <HAL_DMA_Init+0x2dc>)
 8000fd6:	f7ff fd21 	bl	8000a1c <assert_failed>
 8000fda:	e79b      	b.n	8000f14 <HAL_DMA_Init+0x100>
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000fdc:	2303      	movs	r3, #3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000fde:	2220      	movs	r2, #32
 8000fe0:	6562      	str	r2, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 8000fe2:	4618      	mov	r0, r3
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000fe4:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 8000fe8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8000fea:	2001      	movs	r0, #1
}
 8000fec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8000fee:	21bc      	movs	r1, #188	; 0xbc
 8000ff0:	483f      	ldr	r0, [pc, #252]	; (80010f0 <HAL_DMA_Init+0x2dc>)
 8000ff2:	f7ff fd13 	bl	8000a1c <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 8000ff6:	6963      	ldr	r3, [r4, #20]
 8000ff8:	f433 6200 	bics.w	r2, r3, #2048	; 0x800
 8000ffc:	f43f af6c 	beq.w	8000ed8 <HAL_DMA_Init+0xc4>
 8001000:	e766      	b.n	8000ed0 <HAL_DMA_Init+0xbc>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 8001002:	21bb      	movs	r1, #187	; 0xbb
 8001004:	483a      	ldr	r0, [pc, #232]	; (80010f0 <HAL_DMA_Init+0x2dc>)
 8001006:	f7ff fd09 	bl	8000a1c <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 800100a:	6923      	ldr	r3, [r4, #16]
 800100c:	f433 6380 	bics.w	r3, r3, #1024	; 0x400
 8001010:	f43f af5a 	beq.w	8000ec8 <HAL_DMA_Init+0xb4>
 8001014:	e7eb      	b.n	8000fee <HAL_DMA_Init+0x1da>
  assert_param(IS_DMA_FIFO_MODE_STATE(hdma->Init.FIFOMode));
 8001016:	21c1      	movs	r1, #193	; 0xc1
 8001018:	4835      	ldr	r0, [pc, #212]	; (80010f0 <HAL_DMA_Init+0x2dc>)
 800101a:	f7ff fcff 	bl	8000a1c <assert_failed>
  if(hdma->Init.FIFOMode != DMA_FIFOMODE_DISABLE)
 800101e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001020:	2b00      	cmp	r3, #0
 8001022:	f43f af77 	beq.w	8000f14 <HAL_DMA_Init+0x100>
    assert_param(IS_DMA_FIFO_THRESHOLD(hdma->Init.FIFOThreshold));
 8001026:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001028:	2b03      	cmp	r3, #3
 800102a:	d9c6      	bls.n	8000fba <HAL_DMA_Init+0x1a6>
 800102c:	21c6      	movs	r1, #198	; 0xc6
 800102e:	4830      	ldr	r0, [pc, #192]	; (80010f0 <HAL_DMA_Init+0x2dc>)
 8001030:	f7ff fcf4 	bl	8000a1c <assert_failed>
 8001034:	e7c1      	b.n	8000fba <HAL_DMA_Init+0x1a6>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 8001036:	21be      	movs	r1, #190	; 0xbe
 8001038:	482d      	ldr	r0, [pc, #180]	; (80010f0 <HAL_DMA_Init+0x2dc>)
 800103a:	f7ff fcef 	bl	8000a1c <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 800103e:	69e3      	ldr	r3, [r4, #28]
 8001040:	f033 0220 	bics.w	r2, r3, #32
 8001044:	f43f af5b 	beq.w	8000efe <HAL_DMA_Init+0xea>
 8001048:	e752      	b.n	8000ef0 <HAL_DMA_Init+0xdc>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 800104a:	21ba      	movs	r1, #186	; 0xba
 800104c:	4828      	ldr	r0, [pc, #160]	; (80010f0 <HAL_DMA_Init+0x2dc>)
 800104e:	f7ff fce5 	bl	8000a1c <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 8001052:	68e3      	ldr	r3, [r4, #12]
 8001054:	f433 7300 	bics.w	r3, r3, #512	; 0x200
 8001058:	f43f af31 	beq.w	8000ebe <HAL_DMA_Init+0xaa>
 800105c:	e7d1      	b.n	8001002 <HAL_DMA_Init+0x1ee>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 800105e:	21bd      	movs	r1, #189	; 0xbd
 8001060:	4823      	ldr	r0, [pc, #140]	; (80010f0 <HAL_DMA_Init+0x2dc>)
 8001062:	f7ff fcdb 	bl	8000a1c <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 8001066:	69a3      	ldr	r3, [r4, #24]
 8001068:	f433 5200 	bics.w	r2, r3, #8192	; 0x2000
 800106c:	f43f af3c 	beq.w	8000ee8 <HAL_DMA_Init+0xd4>
 8001070:	e736      	b.n	8000ee0 <HAL_DMA_Init+0xcc>
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001072:	e9d4 010b 	ldrd	r0, r1, [r4, #44]	; 0x2c
 8001076:	4301      	orrs	r1, r0
 8001078:	430a      	orrs	r2, r1
    tmp |= hdma->Init.FIFOThreshold;
 800107a:	6aa5      	ldr	r5, [r4, #40]	; 0x28
  hdma->Instance->CR = tmp;  
 800107c:	601a      	str	r2, [r3, #0]
  tmp = hdma->Instance->FCR;
 800107e:	695a      	ldr	r2, [r3, #20]
    tmp |= hdma->Init.FIFOThreshold;
 8001080:	f045 0104 	orr.w	r1, r5, #4
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001084:	f022 0207 	bic.w	r2, r2, #7
    tmp |= hdma->Init.FIFOThreshold;
 8001088:	4311      	orrs	r1, r2
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800108a:	2800      	cmp	r0, #0
 800108c:	f43f af74 	beq.w	8000f78 <HAL_DMA_Init+0x164>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001090:	b18e      	cbz	r6, 80010b6 <HAL_DMA_Init+0x2a2>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001092:	f5b6 5f00 	cmp.w	r6, #8192	; 0x2000
 8001096:	d01a      	beq.n	80010ce <HAL_DMA_Init+0x2ba>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001098:	2d02      	cmp	r5, #2
 800109a:	d905      	bls.n	80010a8 <HAL_DMA_Init+0x294>
 800109c:	2d03      	cmp	r5, #3
 800109e:	f47f af6b 	bne.w	8000f78 <HAL_DMA_Init+0x164>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80010a2:	01c2      	lsls	r2, r0, #7
 80010a4:	f57f af68 	bpl.w	8000f78 <HAL_DMA_Init+0x164>
        hdma->State = HAL_DMA_STATE_READY;
 80010a8:	2301      	movs	r3, #1
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80010aa:	2240      	movs	r2, #64	; 0x40
 80010ac:	6562      	str	r2, [r4, #84]	; 0x54
        return HAL_ERROR; 
 80010ae:	4618      	mov	r0, r3
        hdma->State = HAL_DMA_STATE_READY;
 80010b0:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 80010b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    switch (tmp)
 80010b6:	2d01      	cmp	r5, #1
 80010b8:	d004      	beq.n	80010c4 <HAL_DMA_Init+0x2b0>
 80010ba:	d3f2      	bcc.n	80010a2 <HAL_DMA_Init+0x28e>
 80010bc:	2d02      	cmp	r5, #2
 80010be:	f47f af5b 	bne.w	8000f78 <HAL_DMA_Init+0x164>
 80010c2:	e7ee      	b.n	80010a2 <HAL_DMA_Init+0x28e>
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80010c4:	f1b0 7fc0 	cmp.w	r0, #25165824	; 0x1800000
 80010c8:	f47f af56 	bne.w	8000f78 <HAL_DMA_Init+0x164>
 80010cc:	e7ec      	b.n	80010a8 <HAL_DMA_Init+0x294>
    switch (tmp)
 80010ce:	2d03      	cmp	r5, #3
 80010d0:	f63f af52 	bhi.w	8000f78 <HAL_DMA_Init+0x164>
 80010d4:	a201      	add	r2, pc, #4	; (adr r2, 80010dc <HAL_DMA_Init+0x2c8>)
 80010d6:	f852 f025 	ldr.w	pc, [r2, r5, lsl #2]
 80010da:	bf00      	nop
 80010dc:	080010a9 	.word	0x080010a9
 80010e0:	080010a3 	.word	0x080010a3
 80010e4:	080010a9 	.word	0x080010a9
 80010e8:	080010c5 	.word	0x080010c5
 80010ec:	40026010 	.word	0x40026010
 80010f0:	08004178 	.word	0x08004178
 80010f4:	f010803f 	.word	0xf010803f
 80010f8:	aaaaaaab 	.word	0xaaaaaaab
 80010fc:	080041b0 	.word	0x080041b0

08001100 <HAL_DMA_Start_IT>:
{
 8001100:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001104:	4604      	mov	r4, r0
 8001106:	461d      	mov	r5, r3
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8001108:	1e58      	subs	r0, r3, #1
 800110a:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 800110e:	4298      	cmp	r0, r3
{
 8001110:	460f      	mov	r7, r1
 8001112:	4690      	mov	r8, r2
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001114:	6da6      	ldr	r6, [r4, #88]	; 0x58
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8001116:	d83a      	bhi.n	800118e <HAL_DMA_Start_IT+0x8e>
  __HAL_LOCK(hdma);
 8001118:	f894 3034 	ldrb.w	r3, [r4, #52]	; 0x34
 800111c:	2b01      	cmp	r3, #1
 800111e:	d03f      	beq.n	80011a0 <HAL_DMA_Start_IT+0xa0>
  if(HAL_DMA_STATE_READY == hdma->State)
 8001120:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
  __HAL_LOCK(hdma);
 8001124:	2201      	movs	r2, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 8001126:	4293      	cmp	r3, r2
  __HAL_LOCK(hdma);
 8001128:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 800112c:	d129      	bne.n	8001182 <HAL_DMA_Start_IT+0x82>
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800112e:	6821      	ldr	r1, [r4, #0]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001130:	6de0      	ldr	r0, [r4, #92]	; 0x5c
    hdma->State = HAL_DMA_STATE_BUSY;
 8001132:	2202      	movs	r2, #2
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001134:	2300      	movs	r3, #0
    hdma->State = HAL_DMA_STATE_BUSY;
 8001136:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800113a:	6563      	str	r3, [r4, #84]	; 0x54
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800113c:	680b      	ldr	r3, [r1, #0]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800113e:	68a2      	ldr	r2, [r4, #8]
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001140:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001144:	600b      	str	r3, [r1, #0]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001146:	233f      	movs	r3, #63	; 0x3f
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001148:	2a40      	cmp	r2, #64	; 0x40
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800114a:	fa03 f300 	lsl.w	r3, r3, r0
  hdma->Instance->NDTR = DataLength;
 800114e:	604d      	str	r5, [r1, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 8001150:	6c22      	ldr	r2, [r4, #64]	; 0x40
    hdma->Instance->PAR = DstAddress;
 8001152:	bf0b      	itete	eq
 8001154:	f8c1 8008 	streq.w	r8, [r1, #8]
    hdma->Instance->PAR = SrcAddress;
 8001158:	608f      	strne	r7, [r1, #8]
    hdma->Instance->M0AR = SrcAddress;
 800115a:	60cf      	streq	r7, [r1, #12]
    hdma->Instance->M0AR = DstAddress;
 800115c:	f8c1 800c 	strne.w	r8, [r1, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001160:	60b3      	str	r3, [r6, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001162:	680b      	ldr	r3, [r1, #0]
 8001164:	f043 0316 	orr.w	r3, r3, #22
 8001168:	600b      	str	r3, [r1, #0]
    if(hdma->XferHalfCpltCallback != NULL)
 800116a:	b11a      	cbz	r2, 8001174 <HAL_DMA_Start_IT+0x74>
      hdma->Instance->CR  |= DMA_IT_HT;
 800116c:	680b      	ldr	r3, [r1, #0]
 800116e:	f043 0308 	orr.w	r3, r3, #8
 8001172:	600b      	str	r3, [r1, #0]
    __HAL_DMA_ENABLE(hdma);
 8001174:	680b      	ldr	r3, [r1, #0]
 8001176:	f043 0301 	orr.w	r3, r3, #1
 800117a:	600b      	str	r3, [r1, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800117c:	2000      	movs	r0, #0
}
 800117e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_UNLOCK(hdma);	  
 8001182:	2300      	movs	r3, #0
 8001184:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    status = HAL_BUSY;
 8001188:	2002      	movs	r0, #2
}
 800118a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 800118e:	f44f 71e6 	mov.w	r1, #460	; 0x1cc
 8001192:	4805      	ldr	r0, [pc, #20]	; (80011a8 <HAL_DMA_Start_IT+0xa8>)
 8001194:	f7ff fc42 	bl	8000a1c <assert_failed>
  __HAL_LOCK(hdma);
 8001198:	f894 3034 	ldrb.w	r3, [r4, #52]	; 0x34
 800119c:	2b01      	cmp	r3, #1
 800119e:	d1bf      	bne.n	8001120 <HAL_DMA_Start_IT+0x20>
 80011a0:	2002      	movs	r0, #2
}
 80011a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80011a6:	bf00      	nop
 80011a8:	08004178 	.word	0x08004178

080011ac <HAL_DMA_Abort_IT>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80011ac:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 80011b0:	2b02      	cmp	r3, #2
 80011b2:	d003      	beq.n	80011bc <HAL_DMA_Abort_IT+0x10>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80011b4:	2380      	movs	r3, #128	; 0x80
 80011b6:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 80011b8:	2001      	movs	r0, #1
 80011ba:	4770      	bx	lr
    __HAL_DMA_DISABLE(hdma);
 80011bc:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 80011be:	2305      	movs	r3, #5
 80011c0:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 80011c4:	6813      	ldr	r3, [r2, #0]
 80011c6:	f023 0301 	bic.w	r3, r3, #1
 80011ca:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 80011cc:	2000      	movs	r0, #0
}
 80011ce:	4770      	bx	lr

080011d0 <HAL_DMA_IRQHandler>:
{
 80011d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80011d2:	b083      	sub	sp, #12
  __IO uint32_t count = 0U;
 80011d4:	2300      	movs	r3, #0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80011d6:	6d87      	ldr	r7, [r0, #88]	; 0x58
  __IO uint32_t count = 0U;
 80011d8:	9301      	str	r3, [sp, #4]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80011da:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
  tmpisr = regs->ISR;
 80011dc:	683d      	ldr	r5, [r7, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 80011de:	4965      	ldr	r1, [pc, #404]	; (8001374 <HAL_DMA_IRQHandler+0x1a4>)
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80011e0:	2208      	movs	r2, #8
 80011e2:	409a      	lsls	r2, r3
 80011e4:	422a      	tst	r2, r5
{
 80011e6:	4604      	mov	r4, r0
  uint32_t timeout = SystemCoreClock / 9600U;
 80011e8:	680e      	ldr	r6, [r1, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80011ea:	d003      	beq.n	80011f4 <HAL_DMA_IRQHandler+0x24>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80011ec:	6801      	ldr	r1, [r0, #0]
 80011ee:	6808      	ldr	r0, [r1, #0]
 80011f0:	0740      	lsls	r0, r0, #29
 80011f2:	d459      	bmi.n	80012a8 <HAL_DMA_IRQHandler+0xd8>
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80011f4:	2201      	movs	r2, #1
 80011f6:	409a      	lsls	r2, r3
 80011f8:	422a      	tst	r2, r5
 80011fa:	d003      	beq.n	8001204 <HAL_DMA_IRQHandler+0x34>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80011fc:	6821      	ldr	r1, [r4, #0]
 80011fe:	6949      	ldr	r1, [r1, #20]
 8001200:	0608      	lsls	r0, r1, #24
 8001202:	d474      	bmi.n	80012ee <HAL_DMA_IRQHandler+0x11e>
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001204:	2204      	movs	r2, #4
 8001206:	409a      	lsls	r2, r3
 8001208:	422a      	tst	r2, r5
 800120a:	d003      	beq.n	8001214 <HAL_DMA_IRQHandler+0x44>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800120c:	6821      	ldr	r1, [r4, #0]
 800120e:	6809      	ldr	r1, [r1, #0]
 8001210:	0789      	lsls	r1, r1, #30
 8001212:	d466      	bmi.n	80012e2 <HAL_DMA_IRQHandler+0x112>
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001214:	2210      	movs	r2, #16
 8001216:	409a      	lsls	r2, r3
 8001218:	422a      	tst	r2, r5
 800121a:	d003      	beq.n	8001224 <HAL_DMA_IRQHandler+0x54>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800121c:	6821      	ldr	r1, [r4, #0]
 800121e:	6808      	ldr	r0, [r1, #0]
 8001220:	0700      	lsls	r0, r0, #28
 8001222:	d44b      	bmi.n	80012bc <HAL_DMA_IRQHandler+0xec>
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001224:	2220      	movs	r2, #32
 8001226:	409a      	lsls	r2, r3
 8001228:	422a      	tst	r2, r5
 800122a:	d014      	beq.n	8001256 <HAL_DMA_IRQHandler+0x86>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800122c:	6821      	ldr	r1, [r4, #0]
 800122e:	6808      	ldr	r0, [r1, #0]
 8001230:	06c0      	lsls	r0, r0, #27
 8001232:	d510      	bpl.n	8001256 <HAL_DMA_IRQHandler+0x86>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001234:	60ba      	str	r2, [r7, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001236:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 800123a:	2a05      	cmp	r2, #5
 800123c:	d063      	beq.n	8001306 <HAL_DMA_IRQHandler+0x136>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800123e:	680b      	ldr	r3, [r1, #0]
 8001240:	f413 2f80 	tst.w	r3, #262144	; 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001244:	680b      	ldr	r3, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001246:	d07e      	beq.n	8001346 <HAL_DMA_IRQHandler+0x176>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001248:	0319      	lsls	r1, r3, #12
 800124a:	f140 8089 	bpl.w	8001360 <HAL_DMA_IRQHandler+0x190>
        if(hdma->XferCpltCallback != NULL)
 800124e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001250:	b10b      	cbz	r3, 8001256 <HAL_DMA_IRQHandler+0x86>
          hdma->XferCpltCallback(hdma);
 8001252:	4620      	mov	r0, r4
 8001254:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001256:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001258:	b323      	cbz	r3, 80012a4 <HAL_DMA_IRQHandler+0xd4>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800125a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800125c:	07da      	lsls	r2, r3, #31
 800125e:	d51a      	bpl.n	8001296 <HAL_DMA_IRQHandler+0xc6>
      hdma->State = HAL_DMA_STATE_ABORT;
 8001260:	2305      	movs	r3, #5
      __HAL_DMA_DISABLE(hdma);
 8001262:	6822      	ldr	r2, [r4, #0]
      hdma->State = HAL_DMA_STATE_ABORT;
 8001264:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 8001268:	6813      	ldr	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 800126a:	4943      	ldr	r1, [pc, #268]	; (8001378 <HAL_DMA_IRQHandler+0x1a8>)
      __HAL_DMA_DISABLE(hdma);
 800126c:	f023 0301 	bic.w	r3, r3, #1
  uint32_t timeout = SystemCoreClock / 9600U;
 8001270:	fba1 1606 	umull	r1, r6, r1, r6
      __HAL_DMA_DISABLE(hdma);
 8001274:	6013      	str	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001276:	0ab6      	lsrs	r6, r6, #10
 8001278:	e002      	b.n	8001280 <HAL_DMA_IRQHandler+0xb0>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800127a:	6813      	ldr	r3, [r2, #0]
 800127c:	07db      	lsls	r3, r3, #31
 800127e:	d504      	bpl.n	800128a <HAL_DMA_IRQHandler+0xba>
        if (++count > timeout)
 8001280:	9b01      	ldr	r3, [sp, #4]
 8001282:	3301      	adds	r3, #1
 8001284:	42b3      	cmp	r3, r6
 8001286:	9301      	str	r3, [sp, #4]
 8001288:	d9f7      	bls.n	800127a <HAL_DMA_IRQHandler+0xaa>
      __HAL_UNLOCK(hdma);
 800128a:	2200      	movs	r2, #0
      hdma->State = HAL_DMA_STATE_READY;
 800128c:	2301      	movs	r3, #1
      __HAL_UNLOCK(hdma);
 800128e:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 8001292:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    if(hdma->XferErrorCallback != NULL)
 8001296:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8001298:	b123      	cbz	r3, 80012a4 <HAL_DMA_IRQHandler+0xd4>
      hdma->XferErrorCallback(hdma);
 800129a:	4620      	mov	r0, r4
}
 800129c:	b003      	add	sp, #12
 800129e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
      hdma->XferErrorCallback(hdma);
 80012a2:	4718      	bx	r3
}
 80012a4:	b003      	add	sp, #12
 80012a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80012a8:	6808      	ldr	r0, [r1, #0]
 80012aa:	f020 0004 	bic.w	r0, r0, #4
 80012ae:	6008      	str	r0, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80012b0:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80012b2:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80012b4:	f042 0201 	orr.w	r2, r2, #1
 80012b8:	6562      	str	r2, [r4, #84]	; 0x54
 80012ba:	e79b      	b.n	80011f4 <HAL_DMA_IRQHandler+0x24>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80012bc:	60ba      	str	r2, [r7, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80012be:	680a      	ldr	r2, [r1, #0]
 80012c0:	f412 2f80 	tst.w	r2, #262144	; 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80012c4:	680a      	ldr	r2, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80012c6:	d118      	bne.n	80012fa <HAL_DMA_IRQHandler+0x12a>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80012c8:	05d2      	lsls	r2, r2, #23
 80012ca:	d403      	bmi.n	80012d4 <HAL_DMA_IRQHandler+0x104>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80012cc:	680a      	ldr	r2, [r1, #0]
 80012ce:	f022 0208 	bic.w	r2, r2, #8
 80012d2:	600a      	str	r2, [r1, #0]
        if(hdma->XferHalfCpltCallback != NULL)
 80012d4:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80012d6:	2a00      	cmp	r2, #0
 80012d8:	d0a4      	beq.n	8001224 <HAL_DMA_IRQHandler+0x54>
          hdma->XferHalfCpltCallback(hdma);
 80012da:	4620      	mov	r0, r4
 80012dc:	4790      	blx	r2
 80012de:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80012e0:	e7a0      	b.n	8001224 <HAL_DMA_IRQHandler+0x54>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80012e2:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80012e4:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80012e6:	f042 0204 	orr.w	r2, r2, #4
 80012ea:	6562      	str	r2, [r4, #84]	; 0x54
 80012ec:	e792      	b.n	8001214 <HAL_DMA_IRQHandler+0x44>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80012ee:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80012f0:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80012f2:	f042 0202 	orr.w	r2, r2, #2
 80012f6:	6562      	str	r2, [r4, #84]	; 0x54
 80012f8:	e784      	b.n	8001204 <HAL_DMA_IRQHandler+0x34>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80012fa:	0311      	lsls	r1, r2, #12
 80012fc:	d5ea      	bpl.n	80012d4 <HAL_DMA_IRQHandler+0x104>
          if(hdma->XferM1HalfCpltCallback != NULL)
 80012fe:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8001300:	2a00      	cmp	r2, #0
 8001302:	d1ea      	bne.n	80012da <HAL_DMA_IRQHandler+0x10a>
 8001304:	e78e      	b.n	8001224 <HAL_DMA_IRQHandler+0x54>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001306:	680a      	ldr	r2, [r1, #0]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001308:	6c20      	ldr	r0, [r4, #64]	; 0x40
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800130a:	f022 0216 	bic.w	r2, r2, #22
 800130e:	600a      	str	r2, [r1, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001310:	694a      	ldr	r2, [r1, #20]
 8001312:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001316:	614a      	str	r2, [r1, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001318:	b338      	cbz	r0, 800136a <HAL_DMA_IRQHandler+0x19a>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800131a:	680a      	ldr	r2, [r1, #0]
 800131c:	f022 0208 	bic.w	r2, r2, #8
 8001320:	600a      	str	r2, [r1, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001322:	223f      	movs	r2, #63	; 0x3f
        if(hdma->XferAbortCallback != NULL)
 8001324:	6d21      	ldr	r1, [r4, #80]	; 0x50
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001326:	fa02 f303 	lsl.w	r3, r2, r3
        __HAL_UNLOCK(hdma);
 800132a:	2000      	movs	r0, #0
        hdma->State = HAL_DMA_STATE_READY;
 800132c:	2201      	movs	r2, #1
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800132e:	60bb      	str	r3, [r7, #8]
        __HAL_UNLOCK(hdma);
 8001330:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_READY;
 8001334:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
        if(hdma->XferAbortCallback != NULL)
 8001338:	2900      	cmp	r1, #0
 800133a:	d0b3      	beq.n	80012a4 <HAL_DMA_IRQHandler+0xd4>
          hdma->XferAbortCallback(hdma);
 800133c:	4620      	mov	r0, r4
}
 800133e:	b003      	add	sp, #12
 8001340:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
          hdma->XferAbortCallback(hdma);
 8001344:	4708      	bx	r1
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001346:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 800134a:	d180      	bne.n	800124e <HAL_DMA_IRQHandler+0x7e>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800134c:	680a      	ldr	r2, [r1, #0]
          hdma->State = HAL_DMA_STATE_READY;
 800134e:	2001      	movs	r0, #1
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001350:	f022 0210 	bic.w	r2, r2, #16
 8001354:	600a      	str	r2, [r1, #0]
          __HAL_UNLOCK(hdma);
 8001356:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 800135a:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
 800135e:	e776      	b.n	800124e <HAL_DMA_IRQHandler+0x7e>
          if(hdma->XferM1CpltCallback != NULL)
 8001360:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001362:	2b00      	cmp	r3, #0
 8001364:	f47f af75 	bne.w	8001252 <HAL_DMA_IRQHandler+0x82>
 8001368:	e775      	b.n	8001256 <HAL_DMA_IRQHandler+0x86>
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800136a:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 800136c:	2a00      	cmp	r2, #0
 800136e:	d1d4      	bne.n	800131a <HAL_DMA_IRQHandler+0x14a>
 8001370:	e7d7      	b.n	8001322 <HAL_DMA_IRQHandler+0x152>
 8001372:	bf00      	nop
 8001374:	2000000c 	.word	0x2000000c
 8001378:	1b4e81b5 	.word	0x1b4e81b5

0800137c <HAL_DMA_GetState>:
  return hdma->State;
 800137c:	f890 0035 	ldrb.w	r0, [r0, #53]	; 0x35
}
 8001380:	4770      	bx	lr
 8001382:	bf00      	nop

08001384 <HAL_DMA_GetError>:
  return hdma->ErrorCode;
 8001384:	6d40      	ldr	r0, [r0, #84]	; 0x54
}
 8001386:	4770      	bx	lr

08001388 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001388:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 800138c:	4b9b      	ldr	r3, [pc, #620]	; (80015fc <HAL_GPIO_Init+0x274>)
 800138e:	4298      	cmp	r0, r3
{
 8001390:	b083      	sub	sp, #12
 8001392:	4683      	mov	fp, r0
 8001394:	468a      	mov	sl, r1
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8001396:	d017      	beq.n	80013c8 <HAL_GPIO_Init+0x40>
 8001398:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800139c:	4298      	cmp	r0, r3
 800139e:	d013      	beq.n	80013c8 <HAL_GPIO_Init+0x40>
 80013a0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80013a4:	4298      	cmp	r0, r3
 80013a6:	d00f      	beq.n	80013c8 <HAL_GPIO_Init+0x40>
 80013a8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80013ac:	4298      	cmp	r0, r3
 80013ae:	d00b      	beq.n	80013c8 <HAL_GPIO_Init+0x40>
 80013b0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80013b4:	4298      	cmp	r0, r3
 80013b6:	d007      	beq.n	80013c8 <HAL_GPIO_Init+0x40>
 80013b8:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 80013bc:	4298      	cmp	r0, r3
 80013be:	d003      	beq.n	80013c8 <HAL_GPIO_Init+0x40>
 80013c0:	21b3      	movs	r1, #179	; 0xb3
 80013c2:	488f      	ldr	r0, [pc, #572]	; (8001600 <HAL_GPIO_Init+0x278>)
 80013c4:	f7ff fb2a 	bl	8000a1c <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 80013c8:	f8da 3000 	ldr.w	r3, [sl]
 80013cc:	b299      	uxth	r1, r3
 80013ce:	2900      	cmp	r1, #0
 80013d0:	f000 80b5 	beq.w	800153e <HAL_GPIO_Init+0x1b6>
 80013d4:	0c1b      	lsrs	r3, r3, #16
 80013d6:	041b      	lsls	r3, r3, #16
 80013d8:	2b00      	cmp	r3, #0
 80013da:	f040 80b0 	bne.w	800153e <HAL_GPIO_Init+0x1b6>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 80013de:	f8da 3004 	ldr.w	r3, [sl, #4]
 80013e2:	2b03      	cmp	r3, #3
 80013e4:	d917      	bls.n	8001416 <HAL_GPIO_Init+0x8e>
 80013e6:	f1a3 0111 	sub.w	r1, r3, #17
 80013ea:	2901      	cmp	r1, #1
 80013ec:	d913      	bls.n	8001416 <HAL_GPIO_Init+0x8e>
 80013ee:	4885      	ldr	r0, [pc, #532]	; (8001604 <HAL_GPIO_Init+0x27c>)
 80013f0:	f423 1100 	bic.w	r1, r3, #2097152	; 0x200000
 80013f4:	4281      	cmp	r1, r0
 80013f6:	d00e      	beq.n	8001416 <HAL_GPIO_Init+0x8e>
 80013f8:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 80013fc:	4283      	cmp	r3, r0
 80013fe:	d00a      	beq.n	8001416 <HAL_GPIO_Init+0x8e>
 8001400:	f5a0 2070 	sub.w	r0, r0, #983040	; 0xf0000
 8001404:	4281      	cmp	r1, r0
 8001406:	d006      	beq.n	8001416 <HAL_GPIO_Init+0x8e>
 8001408:	497f      	ldr	r1, [pc, #508]	; (8001608 <HAL_GPIO_Init+0x280>)
 800140a:	428b      	cmp	r3, r1
 800140c:	d003      	beq.n	8001416 <HAL_GPIO_Init+0x8e>
 800140e:	21b5      	movs	r1, #181	; 0xb5
 8001410:	487b      	ldr	r0, [pc, #492]	; (8001600 <HAL_GPIO_Init+0x278>)
 8001412:	f7ff fb03 	bl	8000a1c <assert_failed>
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8001416:	f8da 3008 	ldr.w	r3, [sl, #8]
 800141a:	2b02      	cmp	r3, #2
 800141c:	f200 80e4 	bhi.w	80015e8 <HAL_GPIO_Init+0x260>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001420:	f8df 91fc 	ldr.w	r9, [pc, #508]	; 8001620 <HAL_GPIO_Init+0x298>
{
 8001424:	f04f 0800 	mov.w	r8, #0
 8001428:	e005      	b.n	8001436 <HAL_GPIO_Init+0xae>
  for(position = 0U; position < GPIO_NUMBER; position++)
 800142a:	f108 0801 	add.w	r8, r8, #1
 800142e:	f1b8 0f10 	cmp.w	r8, #16
 8001432:	f000 8081 	beq.w	8001538 <HAL_GPIO_Init+0x1b0>
    ioposition = 0x01U << position;
 8001436:	2401      	movs	r4, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001438:	f8da 5000 	ldr.w	r5, [sl]
    ioposition = 0x01U << position;
 800143c:	fa04 f408 	lsl.w	r4, r4, r8
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001440:	4025      	ands	r5, r4
    if(iocurrent == ioposition)
 8001442:	42ac      	cmp	r4, r5
 8001444:	d1f1      	bne.n	800142a <HAL_GPIO_Init+0xa2>
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001446:	f8da 2004 	ldr.w	r2, [sl, #4]
 800144a:	f022 0110 	bic.w	r1, r2, #16
 800144e:	ea4f 0748 	mov.w	r7, r8, lsl #1
 8001452:	2603      	movs	r6, #3
 8001454:	1e4b      	subs	r3, r1, #1
 8001456:	40be      	lsls	r6, r7
 8001458:	2b01      	cmp	r3, #1
 800145a:	ea6f 0606 	mvn.w	r6, r6
 800145e:	d973      	bls.n	8001548 <HAL_GPIO_Init+0x1c0>
      temp = GPIOx->PUPDR;
 8001460:	f8db 000c 	ldr.w	r0, [fp, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001464:	f8da 3008 	ldr.w	r3, [sl, #8]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001468:	4030      	ands	r0, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800146a:	40bb      	lsls	r3, r7
 800146c:	4303      	orrs	r3, r0
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800146e:	2902      	cmp	r1, #2
      GPIOx->PUPDR = temp;
 8001470:	f8cb 300c 	str.w	r3, [fp, #12]
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001474:	d07f      	beq.n	8001576 <HAL_GPIO_Init+0x1ee>
      temp = GPIOx->MODER;
 8001476:	f8db 1000 	ldr.w	r1, [fp]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800147a:	f002 0303 	and.w	r3, r2, #3
 800147e:	40bb      	lsls	r3, r7
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001480:	400e      	ands	r6, r1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001482:	4333      	orrs	r3, r6
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001484:	00d7      	lsls	r7, r2, #3
      GPIOx->MODER = temp;
 8001486:	f8cb 3000 	str.w	r3, [fp]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800148a:	d5ce      	bpl.n	800142a <HAL_GPIO_Init+0xa2>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800148c:	4b5f      	ldr	r3, [pc, #380]	; (800160c <HAL_GPIO_Init+0x284>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800148e:	4c5b      	ldr	r4, [pc, #364]	; (80015fc <HAL_GPIO_Init+0x274>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001490:	2100      	movs	r1, #0
 8001492:	9101      	str	r1, [sp, #4]
 8001494:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8001496:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 800149a:	6459      	str	r1, [r3, #68]	; 0x44
 800149c:	6c59      	ldr	r1, [r3, #68]	; 0x44
 800149e:	f028 0303 	bic.w	r3, r8, #3
 80014a2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80014a6:	f401 4180 	and.w	r1, r1, #16384	; 0x4000
 80014aa:	f503 339c 	add.w	r3, r3, #79872	; 0x13800
 80014ae:	9101      	str	r1, [sp, #4]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80014b0:	f008 0103 	and.w	r1, r8, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014b4:	9801      	ldr	r0, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 80014b6:	689e      	ldr	r6, [r3, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80014b8:	0089      	lsls	r1, r1, #2
 80014ba:	200f      	movs	r0, #15
 80014bc:	4088      	lsls	r0, r1
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80014be:	45a3      	cmp	fp, r4
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80014c0:	ea26 0000 	bic.w	r0, r6, r0
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80014c4:	d012      	beq.n	80014ec <HAL_GPIO_Init+0x164>
 80014c6:	45cb      	cmp	fp, r9
 80014c8:	f000 8084 	beq.w	80015d4 <HAL_GPIO_Init+0x24c>
 80014cc:	4c50      	ldr	r4, [pc, #320]	; (8001610 <HAL_GPIO_Init+0x288>)
 80014ce:	45a3      	cmp	fp, r4
 80014d0:	f000 8085 	beq.w	80015de <HAL_GPIO_Init+0x256>
 80014d4:	4c4f      	ldr	r4, [pc, #316]	; (8001614 <HAL_GPIO_Init+0x28c>)
 80014d6:	45a3      	cmp	fp, r4
 80014d8:	f000 808b 	beq.w	80015f2 <HAL_GPIO_Init+0x26a>
 80014dc:	4c4e      	ldr	r4, [pc, #312]	; (8001618 <HAL_GPIO_Init+0x290>)
 80014de:	45a3      	cmp	fp, r4
 80014e0:	bf0c      	ite	eq
 80014e2:	2404      	moveq	r4, #4
 80014e4:	2407      	movne	r4, #7
 80014e6:	fa04 f101 	lsl.w	r1, r4, r1
 80014ea:	4308      	orrs	r0, r1
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80014ec:	494b      	ldr	r1, [pc, #300]	; (800161c <HAL_GPIO_Init+0x294>)
        SYSCFG->EXTICR[position >> 2U] = temp;
 80014ee:	6098      	str	r0, [r3, #8]
        temp = EXTI->IMR;
 80014f0:	680b      	ldr	r3, [r1, #0]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          temp |= iocurrent;
        }
        EXTI->IMR = temp;
 80014f2:	484a      	ldr	r0, [pc, #296]	; (800161c <HAL_GPIO_Init+0x294>)
        temp &= ~((uint32_t)iocurrent);
 80014f4:	43e9      	mvns	r1, r5
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80014f6:	03d6      	lsls	r6, r2, #15
          temp |= iocurrent;
 80014f8:	bf4c      	ite	mi
 80014fa:	432b      	orrmi	r3, r5
        temp &= ~((uint32_t)iocurrent);
 80014fc:	400b      	andpl	r3, r1
        EXTI->IMR = temp;
 80014fe:	6003      	str	r3, [r0, #0]

        temp = EXTI->EMR;
 8001500:	6843      	ldr	r3, [r0, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          temp |= iocurrent;
        }
        EXTI->EMR = temp;
 8001502:	4846      	ldr	r0, [pc, #280]	; (800161c <HAL_GPIO_Init+0x294>)
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001504:	0394      	lsls	r4, r2, #14
          temp |= iocurrent;
 8001506:	bf4c      	ite	mi
 8001508:	432b      	orrmi	r3, r5
        temp &= ~((uint32_t)iocurrent);
 800150a:	400b      	andpl	r3, r1
        EXTI->EMR = temp;
 800150c:	6043      	str	r3, [r0, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800150e:	6883      	ldr	r3, [r0, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001510:	02d0      	lsls	r0, r2, #11
        {
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;
 8001512:	4842      	ldr	r0, [pc, #264]	; (800161c <HAL_GPIO_Init+0x294>)
          temp |= iocurrent;
 8001514:	bf4c      	ite	mi
 8001516:	432b      	orrmi	r3, r5
        temp &= ~((uint32_t)iocurrent);
 8001518:	400b      	andpl	r3, r1
        EXTI->RTSR = temp;
 800151a:	6083      	str	r3, [r0, #8]

        temp = EXTI->FTSR;
 800151c:	68c3      	ldr	r3, [r0, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800151e:	0292      	lsls	r2, r2, #10
        temp &= ~((uint32_t)iocurrent);
 8001520:	bf54      	ite	pl
 8001522:	ea01 0503 	andpl.w	r5, r1, r3
        {
          temp |= iocurrent;
 8001526:	431d      	orrmi	r5, r3
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001528:	f108 0801 	add.w	r8, r8, #1
        }
        EXTI->FTSR = temp;
 800152c:	4b3b      	ldr	r3, [pc, #236]	; (800161c <HAL_GPIO_Init+0x294>)
  for(position = 0U; position < GPIO_NUMBER; position++)
 800152e:	f1b8 0f10 	cmp.w	r8, #16
        EXTI->FTSR = temp;
 8001532:	60dd      	str	r5, [r3, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001534:	f47f af7f 	bne.w	8001436 <HAL_GPIO_Init+0xae>
      }
    }
  }
}
 8001538:	b003      	add	sp, #12
 800153a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 800153e:	21b4      	movs	r1, #180	; 0xb4
 8001540:	482f      	ldr	r0, [pc, #188]	; (8001600 <HAL_GPIO_Init+0x278>)
 8001542:	f7ff fa6b 	bl	8000a1c <assert_failed>
 8001546:	e74a      	b.n	80013de <HAL_GPIO_Init+0x56>
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8001548:	f8da 300c 	ldr.w	r3, [sl, #12]
 800154c:	2b03      	cmp	r3, #3
 800154e:	d836      	bhi.n	80015be <HAL_GPIO_Init+0x236>
        temp = GPIOx->OSPEEDR; 
 8001550:	f8db 0008 	ldr.w	r0, [fp, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001554:	40bb      	lsls	r3, r7
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001556:	4030      	ands	r0, r6
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001558:	4303      	orrs	r3, r0
        GPIOx->OSPEEDR = temp;
 800155a:	f8cb 3008 	str.w	r3, [fp, #8]
        temp = GPIOx->OTYPER;
 800155e:	f8db 0004 	ldr.w	r0, [fp, #4]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001562:	f3c2 1300 	ubfx	r3, r2, #4, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001566:	ea20 0004 	bic.w	r0, r0, r4
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800156a:	fa03 f408 	lsl.w	r4, r3, r8
 800156e:	4304      	orrs	r4, r0
        GPIOx->OTYPER = temp;
 8001570:	f8cb 4004 	str.w	r4, [fp, #4]
 8001574:	e774      	b.n	8001460 <HAL_GPIO_Init+0xd8>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8001576:	f8da 3010 	ldr.w	r3, [sl, #16]
 800157a:	2b0f      	cmp	r3, #15
 800157c:	d919      	bls.n	80015b2 <HAL_GPIO_Init+0x22a>
 800157e:	21e0      	movs	r1, #224	; 0xe0
 8001580:	481f      	ldr	r0, [pc, #124]	; (8001600 <HAL_GPIO_Init+0x278>)
 8001582:	f7ff fa4b 	bl	8000a1c <assert_failed>
 8001586:	f8da 3010 	ldr.w	r3, [sl, #16]
 800158a:	f8da 2004 	ldr.w	r2, [sl, #4]
        temp = GPIOx->AFR[position >> 3U];
 800158e:	ea4f 00d8 	mov.w	r0, r8, lsr #3
 8001592:	eb0b 0080 	add.w	r0, fp, r0, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001596:	f008 0107 	and.w	r1, r8, #7
        temp = GPIOx->AFR[position >> 3U];
 800159a:	6a04      	ldr	r4, [r0, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800159c:	0089      	lsls	r1, r1, #2
 800159e:	f04f 0c0f 	mov.w	ip, #15
 80015a2:	fa0c fc01 	lsl.w	ip, ip, r1
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80015a6:	408b      	lsls	r3, r1
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80015a8:	ea24 040c 	bic.w	r4, r4, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80015ac:	4323      	orrs	r3, r4
        GPIOx->AFR[position >> 3U] = temp;
 80015ae:	6203      	str	r3, [r0, #32]
 80015b0:	e761      	b.n	8001476 <HAL_GPIO_Init+0xee>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 80015b2:	f249 71f7 	movw	r1, #38903	; 0x97f7
 80015b6:	40d9      	lsrs	r1, r3
 80015b8:	07c9      	lsls	r1, r1, #31
 80015ba:	d4e8      	bmi.n	800158e <HAL_GPIO_Init+0x206>
 80015bc:	e7df      	b.n	800157e <HAL_GPIO_Init+0x1f6>
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80015be:	21c8      	movs	r1, #200	; 0xc8
 80015c0:	480f      	ldr	r0, [pc, #60]	; (8001600 <HAL_GPIO_Init+0x278>)
 80015c2:	f7ff fa2b 	bl	8000a1c <assert_failed>
 80015c6:	f8da 2004 	ldr.w	r2, [sl, #4]
 80015ca:	f8da 300c 	ldr.w	r3, [sl, #12]
 80015ce:	f022 0110 	bic.w	r1, r2, #16
 80015d2:	e7bd      	b.n	8001550 <HAL_GPIO_Init+0x1c8>
 80015d4:	2401      	movs	r4, #1
 80015d6:	fa04 f101 	lsl.w	r1, r4, r1
 80015da:	4308      	orrs	r0, r1
 80015dc:	e786      	b.n	80014ec <HAL_GPIO_Init+0x164>
 80015de:	2402      	movs	r4, #2
 80015e0:	fa04 f101 	lsl.w	r1, r4, r1
 80015e4:	4308      	orrs	r0, r1
 80015e6:	e781      	b.n	80014ec <HAL_GPIO_Init+0x164>
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 80015e8:	21b6      	movs	r1, #182	; 0xb6
 80015ea:	4805      	ldr	r0, [pc, #20]	; (8001600 <HAL_GPIO_Init+0x278>)
 80015ec:	f7ff fa16 	bl	8000a1c <assert_failed>
 80015f0:	e716      	b.n	8001420 <HAL_GPIO_Init+0x98>
 80015f2:	2403      	movs	r4, #3
 80015f4:	fa04 f101 	lsl.w	r1, r4, r1
 80015f8:	4308      	orrs	r0, r1
 80015fa:	e777      	b.n	80014ec <HAL_GPIO_Init+0x164>
 80015fc:	40020000 	.word	0x40020000
 8001600:	080041b8 	.word	0x080041b8
 8001604:	10110000 	.word	0x10110000
 8001608:	10220000 	.word	0x10220000
 800160c:	40023800 	.word	0x40023800
 8001610:	40020800 	.word	0x40020800
 8001614:	40020c00 	.word	0x40020c00
 8001618:	40021000 	.word	0x40021000
 800161c:	40013c00 	.word	0x40013c00
 8001620:	40020400 	.word	0x40020400

08001624 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001624:	b570      	push	{r4, r5, r6, lr}
 8001626:	4606      	mov	r6, r0
 8001628:	4615      	mov	r5, r2
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 800162a:	460c      	mov	r4, r1
 800162c:	b161      	cbz	r1, 8001648 <HAL_GPIO_WritePin+0x24>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 800162e:	2d01      	cmp	r5, #1
 8001630:	d803      	bhi.n	800163a <HAL_GPIO_WritePin+0x16>

  if(PinState != GPIO_PIN_RESET)
 8001632:	b905      	cbnz	r5, 8001636 <HAL_GPIO_WritePin+0x12>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001634:	0424      	lsls	r4, r4, #16
 8001636:	61b4      	str	r4, [r6, #24]
  }
}
 8001638:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 800163a:	f44f 71d0 	mov.w	r1, #416	; 0x1a0
 800163e:	4805      	ldr	r0, [pc, #20]	; (8001654 <HAL_GPIO_WritePin+0x30>)
 8001640:	f7ff f9ec 	bl	8000a1c <assert_failed>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001644:	61b4      	str	r4, [r6, #24]
}
 8001646:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8001648:	f240 119f 	movw	r1, #415	; 0x19f
 800164c:	4801      	ldr	r0, [pc, #4]	; (8001654 <HAL_GPIO_WritePin+0x30>)
 800164e:	f7ff f9e5 	bl	8000a1c <assert_failed>
 8001652:	e7ec      	b.n	800162e <HAL_GPIO_WritePin+0xa>
 8001654:	080041b8 	.word	0x080041b8

08001658 <HAL_I2C_Init>:
{
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001658:	2800      	cmp	r0, #0
 800165a:	f000 811f 	beq.w	800189c <HAL_I2C_Init+0x244>
{
 800165e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8001660:	4a98      	ldr	r2, [pc, #608]	; (80018c4 <HAL_I2C_Init+0x26c>)
 8001662:	6803      	ldr	r3, [r0, #0]
 8001664:	4293      	cmp	r3, r2
 8001666:	4604      	mov	r4, r0
 8001668:	d00c      	beq.n	8001684 <HAL_I2C_Init+0x2c>
 800166a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800166e:	4293      	cmp	r3, r2
 8001670:	d008      	beq.n	8001684 <HAL_I2C_Init+0x2c>
 8001672:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001676:	4293      	cmp	r3, r2
 8001678:	d004      	beq.n	8001684 <HAL_I2C_Init+0x2c>
 800167a:	f240 11bf 	movw	r1, #447	; 0x1bf
 800167e:	4892      	ldr	r0, [pc, #584]	; (80018c8 <HAL_I2C_Init+0x270>)
 8001680:	f7ff f9cc 	bl	8000a1c <assert_failed>
  assert_param(IS_I2C_CLOCK_SPEED(hi2c->Init.ClockSpeed));
 8001684:	6863      	ldr	r3, [r4, #4]
 8001686:	4a91      	ldr	r2, [pc, #580]	; (80018cc <HAL_I2C_Init+0x274>)
 8001688:	3b01      	subs	r3, #1
 800168a:	4293      	cmp	r3, r2
 800168c:	f200 80e8 	bhi.w	8001860 <HAL_I2C_Init+0x208>
  assert_param(IS_I2C_DUTY_CYCLE(hi2c->Init.DutyCycle));
 8001690:	68a3      	ldr	r3, [r4, #8]
 8001692:	f433 4380 	bics.w	r3, r3, #16384	; 0x4000
 8001696:	d004      	beq.n	80016a2 <HAL_I2C_Init+0x4a>
 8001698:	f240 11c1 	movw	r1, #449	; 0x1c1
 800169c:	488a      	ldr	r0, [pc, #552]	; (80018c8 <HAL_I2C_Init+0x270>)
 800169e:	f7ff f9bd 	bl	8000a1c <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 80016a2:	68e3      	ldr	r3, [r4, #12]
 80016a4:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80016a8:	f023 0303 	bic.w	r3, r3, #3
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	f040 80ca 	bne.w	8001846 <HAL_I2C_Init+0x1ee>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 80016b2:	6923      	ldr	r3, [r4, #16]
 80016b4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80016b8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80016bc:	d004      	beq.n	80016c8 <HAL_I2C_Init+0x70>
 80016be:	f240 11c3 	movw	r1, #451	; 0x1c3
 80016c2:	4881      	ldr	r0, [pc, #516]	; (80018c8 <HAL_I2C_Init+0x270>)
 80016c4:	f7ff f9aa 	bl	8000a1c <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 80016c8:	6963      	ldr	r3, [r4, #20]
 80016ca:	2b01      	cmp	r3, #1
 80016cc:	f200 80b0 	bhi.w	8001830 <HAL_I2C_Init+0x1d8>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 80016d0:	69a3      	ldr	r3, [r4, #24]
 80016d2:	f033 03fe 	bics.w	r3, r3, #254	; 0xfe
 80016d6:	f040 80ce 	bne.w	8001876 <HAL_I2C_Init+0x21e>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 80016da:	69e3      	ldr	r3, [r4, #28]
 80016dc:	f033 0340 	bics.w	r3, r3, #64	; 0x40
 80016e0:	d004      	beq.n	80016ec <HAL_I2C_Init+0x94>
 80016e2:	f44f 71e3 	mov.w	r1, #454	; 0x1c6
 80016e6:	4878      	ldr	r0, [pc, #480]	; (80018c8 <HAL_I2C_Init+0x270>)
 80016e8:	f7ff f998 	bl	8000a1c <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 80016ec:	6a23      	ldr	r3, [r4, #32]
 80016ee:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 80016f2:	d004      	beq.n	80016fe <HAL_I2C_Init+0xa6>
 80016f4:	f240 11c7 	movw	r1, #455	; 0x1c7
 80016f8:	4873      	ldr	r0, [pc, #460]	; (80018c8 <HAL_I2C_Init+0x270>)
 80016fa:	f7ff f98f 	bl	8000a1c <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80016fe:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8001702:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001706:	2b00      	cmp	r3, #0
 8001708:	f000 80c0 	beq.w	800188c <HAL_I2C_Init+0x234>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800170c:	6823      	ldr	r3, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 800170e:	2224      	movs	r2, #36	; 0x24
 8001710:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8001714:	681a      	ldr	r2, [r3, #0]
 8001716:	f022 0201 	bic.w	r2, r2, #1
 800171a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800171c:	681a      	ldr	r2, [r3, #0]
 800171e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001722:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001724:	681a      	ldr	r2, [r3, #0]
 8001726:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800172a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800172c:	f001 fea6 	bl	800347c <HAL_RCC_GetPCLK1Freq>

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001730:	6861      	ldr	r1, [r4, #4]
 8001732:	4b67      	ldr	r3, [pc, #412]	; (80018d0 <HAL_I2C_Init+0x278>)
 8001734:	4299      	cmp	r1, r3
 8001736:	d84c      	bhi.n	80017d2 <HAL_I2C_Init+0x17a>
 8001738:	4b66      	ldr	r3, [pc, #408]	; (80018d4 <HAL_I2C_Init+0x27c>)
 800173a:	4298      	cmp	r0, r3
 800173c:	f240 80ac 	bls.w	8001898 <HAL_I2C_Init+0x240>
  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001740:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 8001742:	4b65      	ldr	r3, [pc, #404]	; (80018d8 <HAL_I2C_Init+0x280>)
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001744:	6855      	ldr	r5, [r2, #4]
  freqrange = I2C_FREQRANGE(pclk1);
 8001746:	fba3 6300 	umull	r6, r3, r3, r0
 800174a:	0c9b      	lsrs	r3, r3, #18
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800174c:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 8001750:	431d      	orrs	r5, r3
 8001752:	6055      	str	r5, [r2, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001754:	6a15      	ldr	r5, [r2, #32]
 8001756:	3301      	adds	r3, #1
 8001758:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 800175c:	432b      	orrs	r3, r5
 800175e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001760:	69d5      	ldr	r5, [r2, #28]
 8001762:	0049      	lsls	r1, r1, #1
 8001764:	1e43      	subs	r3, r0, #1
 8001766:	fbb3 f3f1 	udiv	r3, r3, r1
 800176a:	3301      	adds	r3, #1
 800176c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001770:	f425 454f 	bic.w	r5, r5, #52992	; 0xcf00
 8001774:	2b04      	cmp	r3, #4
 8001776:	bf38      	it	cc
 8001778:	2304      	movcc	r3, #4
 800177a:	f025 05ff 	bic.w	r5, r5, #255	; 0xff
 800177e:	432b      	orrs	r3, r5
 8001780:	61d3      	str	r3, [r2, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001782:	e9d4 3507 	ldrd	r3, r5, [r4, #28]
 8001786:	6810      	ldr	r0, [r2, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001788:	6921      	ldr	r1, [r4, #16]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800178a:	f020 00c0 	bic.w	r0, r0, #192	; 0xc0
 800178e:	432b      	orrs	r3, r5
 8001790:	4303      	orrs	r3, r0
 8001792:	6013      	str	r3, [r2, #0]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001794:	6890      	ldr	r0, [r2, #8]
 8001796:	68e5      	ldr	r5, [r4, #12]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001798:	6963      	ldr	r3, [r4, #20]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800179a:	f420 4003 	bic.w	r0, r0, #33536	; 0x8300
 800179e:	f020 00ff 	bic.w	r0, r0, #255	; 0xff
 80017a2:	4329      	orrs	r1, r5
 80017a4:	4301      	orrs	r1, r0
 80017a6:	6091      	str	r1, [r2, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80017a8:	68d1      	ldr	r1, [r2, #12]
 80017aa:	69a0      	ldr	r0, [r4, #24]
 80017ac:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 80017b0:	4303      	orrs	r3, r0
 80017b2:	430b      	orrs	r3, r1
 80017b4:	60d3      	str	r3, [r2, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80017b6:	6811      	ldr	r1, [r2, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80017b8:	2300      	movs	r3, #0
  __HAL_I2C_ENABLE(hi2c);
 80017ba:	f041 0101 	orr.w	r1, r1, #1
  hi2c->State = HAL_I2C_STATE_READY;
 80017be:	2520      	movs	r5, #32
  __HAL_I2C_ENABLE(hi2c);
 80017c0:	6011      	str	r1, [r2, #0]
  hi2c->PreviousState = I2C_STATE_NONE;
  hi2c->Mode = HAL_I2C_MODE_NONE;

  return HAL_OK;
 80017c2:	4618      	mov	r0, r3
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80017c4:	6423      	str	r3, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80017c6:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80017ca:	6323      	str	r3, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80017cc:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
}
 80017d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80017d2:	4b42      	ldr	r3, [pc, #264]	; (80018dc <HAL_I2C_Init+0x284>)
 80017d4:	4298      	cmp	r0, r3
 80017d6:	d95f      	bls.n	8001898 <HAL_I2C_Init+0x240>
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80017d8:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 80017da:	4b3f      	ldr	r3, [pc, #252]	; (80018d8 <HAL_I2C_Init+0x280>)
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80017dc:	6856      	ldr	r6, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80017de:	4f40      	ldr	r7, [pc, #256]	; (80018e0 <HAL_I2C_Init+0x288>)
  freqrange = I2C_FREQRANGE(pclk1);
 80017e0:	fba3 5300 	umull	r5, r3, r3, r0
 80017e4:	0c9d      	lsrs	r5, r3, #18
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80017e6:	f026 063f 	bic.w	r6, r6, #63	; 0x3f
 80017ea:	432e      	orrs	r6, r5
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80017ec:	f44f 7396 	mov.w	r3, #300	; 0x12c
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80017f0:	6056      	str	r6, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80017f2:	fb03 f305 	mul.w	r3, r3, r5
 80017f6:	fba7 5303 	umull	r5, r3, r7, r3
 80017fa:	6a15      	ldr	r5, [r2, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80017fc:	68a6      	ldr	r6, [r4, #8]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80017fe:	099b      	lsrs	r3, r3, #6
 8001800:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 8001804:	3301      	adds	r3, #1
 8001806:	432b      	orrs	r3, r5
 8001808:	6213      	str	r3, [r2, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800180a:	69d5      	ldr	r5, [r2, #28]
 800180c:	f425 454f 	bic.w	r5, r5, #52992	; 0xcf00
 8001810:	3801      	subs	r0, #1
 8001812:	f025 05ff 	bic.w	r5, r5, #255	; 0xff
 8001816:	2e00      	cmp	r6, #0
 8001818:	d142      	bne.n	80018a0 <HAL_I2C_Init+0x248>
 800181a:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 800181e:	fbb0 f0f1 	udiv	r0, r0, r1
 8001822:	3001      	adds	r0, #1
 8001824:	f3c0 000b 	ubfx	r0, r0, #0, #12
 8001828:	2800      	cmp	r0, #0
 800182a:	d147      	bne.n	80018bc <HAL_I2C_Init+0x264>
 800182c:	2301      	movs	r3, #1
 800182e:	e7a6      	b.n	800177e <HAL_I2C_Init+0x126>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 8001830:	f44f 71e2 	mov.w	r1, #452	; 0x1c4
 8001834:	4824      	ldr	r0, [pc, #144]	; (80018c8 <HAL_I2C_Init+0x270>)
 8001836:	f7ff f8f1 	bl	8000a1c <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 800183a:	69a3      	ldr	r3, [r4, #24]
 800183c:	f033 03fe 	bics.w	r3, r3, #254	; 0xfe
 8001840:	f43f af4b 	beq.w	80016da <HAL_I2C_Init+0x82>
 8001844:	e017      	b.n	8001876 <HAL_I2C_Init+0x21e>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 8001846:	f44f 71e1 	mov.w	r1, #450	; 0x1c2
 800184a:	481f      	ldr	r0, [pc, #124]	; (80018c8 <HAL_I2C_Init+0x270>)
 800184c:	f7ff f8e6 	bl	8000a1c <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 8001850:	6923      	ldr	r3, [r4, #16]
 8001852:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8001856:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800185a:	f47f af30 	bne.w	80016be <HAL_I2C_Init+0x66>
 800185e:	e733      	b.n	80016c8 <HAL_I2C_Init+0x70>
  assert_param(IS_I2C_CLOCK_SPEED(hi2c->Init.ClockSpeed));
 8001860:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 8001864:	4818      	ldr	r0, [pc, #96]	; (80018c8 <HAL_I2C_Init+0x270>)
 8001866:	f7ff f8d9 	bl	8000a1c <assert_failed>
  assert_param(IS_I2C_DUTY_CYCLE(hi2c->Init.DutyCycle));
 800186a:	68a3      	ldr	r3, [r4, #8]
 800186c:	f433 4380 	bics.w	r3, r3, #16384	; 0x4000
 8001870:	f43f af17 	beq.w	80016a2 <HAL_I2C_Init+0x4a>
 8001874:	e710      	b.n	8001698 <HAL_I2C_Init+0x40>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 8001876:	f240 11c5 	movw	r1, #453	; 0x1c5
 800187a:	4813      	ldr	r0, [pc, #76]	; (80018c8 <HAL_I2C_Init+0x270>)
 800187c:	f7ff f8ce 	bl	8000a1c <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 8001880:	69e3      	ldr	r3, [r4, #28]
 8001882:	f033 0340 	bics.w	r3, r3, #64	; 0x40
 8001886:	f43f af31 	beq.w	80016ec <HAL_I2C_Init+0x94>
 800188a:	e72a      	b.n	80016e2 <HAL_I2C_Init+0x8a>
    hi2c->Lock = HAL_UNLOCKED;
 800188c:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 8001890:	4620      	mov	r0, r4
 8001892:	f7fe feb9 	bl	8000608 <HAL_I2C_MspInit>
 8001896:	e739      	b.n	800170c <HAL_I2C_Init+0xb4>
    return HAL_ERROR;
 8001898:	2001      	movs	r0, #1
}
 800189a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 800189c:	2001      	movs	r0, #1
}
 800189e:	4770      	bx	lr
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80018a0:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 80018a4:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 80018a8:	fbb0 f0f1 	udiv	r0, r0, r1
 80018ac:	3001      	adds	r0, #1
 80018ae:	f3c0 000b 	ubfx	r0, r0, #0, #12
 80018b2:	2800      	cmp	r0, #0
 80018b4:	d0ba      	beq.n	800182c <HAL_I2C_Init+0x1d4>
 80018b6:	f440 4340 	orr.w	r3, r0, #49152	; 0xc000
 80018ba:	e760      	b.n	800177e <HAL_I2C_Init+0x126>
 80018bc:	f440 4300 	orr.w	r3, r0, #32768	; 0x8000
 80018c0:	e75d      	b.n	800177e <HAL_I2C_Init+0x126>
 80018c2:	bf00      	nop
 80018c4:	40005400 	.word	0x40005400
 80018c8:	080041f4 	.word	0x080041f4
 80018cc:	00061a7f 	.word	0x00061a7f
 80018d0:	000186a0 	.word	0x000186a0
 80018d4:	001e847f 	.word	0x001e847f
 80018d8:	431bde83 	.word	0x431bde83
 80018dc:	003d08ff 	.word	0x003d08ff
 80018e0:	10624dd3 	.word	0x10624dd3

080018e4 <HAL_I2C_Slave_Seq_Transmit_DMA>:
  * @param  Size Amount of data to be sent
  * @param  XferOptions Options of Transfer, value of @ref I2C_XferOptions_definition
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Seq_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, uint32_t XferOptions)
{
 80018e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));
 80018e8:	1e5d      	subs	r5, r3, #1
 80018ea:	2d1f      	cmp	r5, #31
{
 80018ec:	b084      	sub	sp, #16
 80018ee:	461e      	mov	r6, r3
 80018f0:	4604      	mov	r4, r0
 80018f2:	460f      	mov	r7, r1
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));
 80018f4:	d90d      	bls.n	8001912 <HAL_I2C_Slave_Seq_Transmit_DMA+0x2e>
 80018f6:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 80018fa:	d00e      	beq.n	800191a <HAL_I2C_Slave_Seq_Transmit_DMA+0x36>
 80018fc:	f1b6 4f2a 	cmp.w	r6, #2852126720	; 0xaa000000
 8001900:	d00b      	beq.n	800191a <HAL_I2C_Slave_Seq_Transmit_DMA+0x36>
 8001902:	f241 0111 	movw	r1, #4113	; 0x1011
 8001906:	4856      	ldr	r0, [pc, #344]	; (8001a60 <HAL_I2C_Slave_Seq_Transmit_DMA+0x17c>)
 8001908:	9201      	str	r2, [sp, #4]
 800190a:	f7ff f887 	bl	8000a1c <assert_failed>
 800190e:	9a01      	ldr	r2, [sp, #4]
 8001910:	e003      	b.n	800191a <HAL_I2C_Slave_Seq_Transmit_DMA+0x36>
 8001912:	4b54      	ldr	r3, [pc, #336]	; (8001a64 <HAL_I2C_Slave_Seq_Transmit_DMA+0x180>)
 8001914:	40eb      	lsrs	r3, r5
 8001916:	07d8      	lsls	r0, r3, #31
 8001918:	d5f0      	bpl.n	80018fc <HAL_I2C_Slave_Seq_Transmit_DMA+0x18>

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800191a:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800191e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8001922:	2b28      	cmp	r3, #40	; 0x28
 8001924:	d14d      	bne.n	80019c2 <HAL_I2C_Slave_Seq_Transmit_DMA+0xde>
  {
    if ((pData == NULL) || (Size == 0U))
 8001926:	2f00      	cmp	r7, #0
 8001928:	d04f      	beq.n	80019ca <HAL_I2C_Slave_Seq_Transmit_DMA+0xe6>
 800192a:	2a00      	cmp	r2, #0
 800192c:	d04d      	beq.n	80019ca <HAL_I2C_Slave_Seq_Transmit_DMA+0xe6>
    {
      return  HAL_ERROR;
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800192e:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8001932:	2b01      	cmp	r3, #1
 8001934:	d045      	beq.n	80019c2 <HAL_I2C_Slave_Seq_Transmit_DMA+0xde>

    /* Disable Interrupts, to prevent preemption during treatment in case of multicall */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8001936:	6823      	ldr	r3, [r4, #0]
 8001938:	6859      	ldr	r1, [r3, #4]
    __HAL_LOCK(hi2c);
 800193a:	2001      	movs	r0, #1
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800193c:	f421 7140 	bic.w	r1, r1, #768	; 0x300
    __HAL_LOCK(hi2c);
 8001940:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8001944:	6059      	str	r1, [r3, #4]

    /* I2C cannot manage full duplex exchange so disable previous IT enabled if any */
    /* and then toggle the HAL slave RX state to TX state */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8001946:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
 800194a:	292a      	cmp	r1, #42	; 0x2a
 800194c:	d057      	beq.n	80019fe <HAL_I2C_Slave_Seq_Transmit_DMA+0x11a>
            hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
          }
        }
      }
    }
    else if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800194e:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
 8001952:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8001954:	2929      	cmp	r1, #41	; 0x29
 8001956:	d06e      	beq.n	8001a36 <HAL_I2C_Slave_Seq_Transmit_DMA+0x152>
    {
      /* Nothing to do */
    }

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001958:	6819      	ldr	r1, [r3, #0]
 800195a:	07c9      	lsls	r1, r1, #31
 800195c:	d403      	bmi.n	8001966 <HAL_I2C_Slave_Seq_Transmit_DMA+0x82>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800195e:	6819      	ldr	r1, [r3, #0]
 8001960:	f041 0101 	orr.w	r1, r1, #1
 8001964:	6019      	str	r1, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001966:	681d      	ldr	r5, [r3, #0]
    hi2c->XferCount   = Size;
    hi2c->XferSize    = hi2c->XferCount;
    hi2c->XferOptions = XferOptions;

    /* Set the I2C DMA transfer complete callback */
    hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 8001968:	f8df c104 	ldr.w	ip, [pc, #260]	; 8001a70 <HAL_I2C_Slave_Seq_Transmit_DMA+0x18c>
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800196c:	4619      	mov	r1, r3
 800196e:	f425 6500 	bic.w	r5, r5, #2048	; 0x800
 8001972:	f841 5b10 	str.w	r5, [r1], #16
    hi2c->State     = HAL_I2C_STATE_BUSY_TX_LISTEN;
 8001976:	2329      	movs	r3, #41	; 0x29
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001978:	2500      	movs	r5, #0
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 800197a:	f04f 0820 	mov.w	r8, #32
    hi2c->State     = HAL_I2C_STATE_BUSY_TX_LISTEN;
 800197e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 8001982:	f884 803e 	strb.w	r8, [r4, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001986:	6425      	str	r5, [r4, #64]	; 0x40
    hi2c->XferCount   = Size;
 8001988:	8562      	strh	r2, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800198a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->XferOptions = XferOptions;
 800198c:	62e6      	str	r6, [r4, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 800198e:	b29b      	uxth	r3, r3

    /* Set the DMA error callback */
    hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8001990:	4e35      	ldr	r6, [pc, #212]	; (8001a68 <HAL_I2C_Slave_Seq_Transmit_DMA+0x184>)
    hi2c->pBuffPtr    = pData;
 8001992:	6267      	str	r7, [r4, #36]	; 0x24
    hi2c->XferSize    = hi2c->XferCount;
 8001994:	8523      	strh	r3, [r4, #40]	; 0x28
    /* Set the unused DMA callbacks to NULL */
    hi2c->hdmatx->XferHalfCpltCallback = NULL;
    hi2c->hdmatx->XferAbortCallback = NULL;

    /* Enable the DMA stream */
    dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->DR, hi2c->XferSize);
 8001996:	460a      	mov	r2, r1
    hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8001998:	6405      	str	r5, [r0, #64]	; 0x40
    dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->DR, hi2c->XferSize);
 800199a:	4639      	mov	r1, r7
    hi2c->hdmatx->XferAbortCallback = NULL;
 800199c:	6505      	str	r5, [r0, #80]	; 0x50
    hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 800199e:	f8c0 c03c 	str.w	ip, [r0, #60]	; 0x3c
    hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 80019a2:	64c6      	str	r6, [r0, #76]	; 0x4c
    dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->DR, hi2c->XferSize);
 80019a4:	f7ff fbac 	bl	8001100 <HAL_DMA_Start_IT>

    if (dmaxferstatus == HAL_OK)
 80019a8:	b198      	cbz	r0, 80019d2 <HAL_I2C_Slave_Seq_Transmit_DMA+0xee>
      return HAL_OK;
    }
    else
    {
      /* Update I2C state */
      hi2c->State     = HAL_I2C_STATE_READY;
 80019aa:	f884 803d 	strb.w	r8, [r4, #61]	; 0x3d
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 80019ae:	f884 503e 	strb.w	r5, [r4, #62]	; 0x3e

      /* Update I2C error code */
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80019b2:	6c23      	ldr	r3, [r4, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80019b4:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80019b8:	f043 0310 	orr.w	r3, r3, #16
 80019bc:	6423      	str	r3, [r4, #64]	; 0x40

      return HAL_ERROR;
 80019be:	2001      	movs	r0, #1
 80019c0:	e000      	b.n	80019c4 <HAL_I2C_Slave_Seq_Transmit_DMA+0xe0>
    }
  }
  else
  {
    return HAL_BUSY;
 80019c2:	2002      	movs	r0, #2
  }
}
 80019c4:	b004      	add	sp, #16
 80019c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return  HAL_ERROR;
 80019ca:	2001      	movs	r0, #1
}
 80019cc:	b004      	add	sp, #16
 80019ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80019d2:	6823      	ldr	r3, [r4, #0]
 80019d4:	681a      	ldr	r2, [r3, #0]
 80019d6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80019da:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80019dc:	9003      	str	r0, [sp, #12]
 80019de:	695a      	ldr	r2, [r3, #20]
 80019e0:	9203      	str	r2, [sp, #12]
 80019e2:	699a      	ldr	r2, [r3, #24]
 80019e4:	9203      	str	r2, [sp, #12]
 80019e6:	9a03      	ldr	r2, [sp, #12]
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80019e8:	685a      	ldr	r2, [r3, #4]
      __HAL_UNLOCK(hi2c);
 80019ea:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80019ee:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 80019f2:	605a      	str	r2, [r3, #4]
      hi2c->Instance->CR2 |= I2C_CR2_DMAEN;
 80019f4:	685a      	ldr	r2, [r3, #4]
 80019f6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80019fa:	605a      	str	r2, [r3, #4]
      return HAL_OK;
 80019fc:	e7e2      	b.n	80019c4 <HAL_I2C_Slave_Seq_Transmit_DMA+0xe0>
      if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80019fe:	6859      	ldr	r1, [r3, #4]
 8001a00:	0509      	lsls	r1, r1, #20
 8001a02:	d516      	bpl.n	8001a32 <HAL_I2C_Slave_Seq_Transmit_DMA+0x14e>
        if (hi2c->hdmarx != NULL)
 8001a04:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8001a06:	b1a1      	cbz	r1, 8001a32 <HAL_I2C_Slave_Seq_Transmit_DMA+0x14e>
          CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8001a08:	6858      	ldr	r0, [r3, #4]
          hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8001a0a:	4d18      	ldr	r5, [pc, #96]	; (8001a6c <HAL_I2C_Slave_Seq_Transmit_DMA+0x188>)
 8001a0c:	9201      	str	r2, [sp, #4]
          CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8001a0e:	f420 6000 	bic.w	r0, r0, #2048	; 0x800
 8001a12:	6058      	str	r0, [r3, #4]
          if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8001a14:	4608      	mov	r0, r1
          hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8001a16:	650d      	str	r5, [r1, #80]	; 0x50
          if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8001a18:	f7ff fbc8 	bl	80011ac <HAL_DMA_Abort_IT>
 8001a1c:	9a01      	ldr	r2, [sp, #4]
 8001a1e:	b138      	cbz	r0, 8001a30 <HAL_I2C_Slave_Seq_Transmit_DMA+0x14c>
            hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8001a20:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8001a22:	9201      	str	r2, [sp, #4]
            hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8001a24:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8001a26:	4798      	blx	r3
 8001a28:	6823      	ldr	r3, [r4, #0]
 8001a2a:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8001a2c:	9a01      	ldr	r2, [sp, #4]
 8001a2e:	e793      	b.n	8001958 <HAL_I2C_Slave_Seq_Transmit_DMA+0x74>
 8001a30:	6823      	ldr	r3, [r4, #0]
 8001a32:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8001a34:	e790      	b.n	8001958 <HAL_I2C_Slave_Seq_Transmit_DMA+0x74>
      if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8001a36:	6859      	ldr	r1, [r3, #4]
 8001a38:	050d      	lsls	r5, r1, #20
 8001a3a:	d58d      	bpl.n	8001958 <HAL_I2C_Slave_Seq_Transmit_DMA+0x74>
        CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8001a3c:	6859      	ldr	r1, [r3, #4]
 8001a3e:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
 8001a42:	6059      	str	r1, [r3, #4]
        if (hi2c->hdmatx != NULL)
 8001a44:	2800      	cmp	r0, #0
 8001a46:	d087      	beq.n	8001958 <HAL_I2C_Slave_Seq_Transmit_DMA+0x74>
          hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8001a48:	4b08      	ldr	r3, [pc, #32]	; (8001a6c <HAL_I2C_Slave_Seq_Transmit_DMA+0x188>)
 8001a4a:	6503      	str	r3, [r0, #80]	; 0x50
 8001a4c:	9201      	str	r2, [sp, #4]
          if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8001a4e:	f7ff fbad 	bl	80011ac <HAL_DMA_Abort_IT>
 8001a52:	9a01      	ldr	r2, [sp, #4]
 8001a54:	2800      	cmp	r0, #0
 8001a56:	d0eb      	beq.n	8001a30 <HAL_I2C_Slave_Seq_Transmit_DMA+0x14c>
 8001a58:	9201      	str	r2, [sp, #4]
            hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8001a5a:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8001a5c:	e7e2      	b.n	8001a24 <HAL_I2C_Slave_Seq_Transmit_DMA+0x140>
 8001a5e:	bf00      	nop
 8001a60:	080041f4 	.word	0x080041f4
 8001a64:	8000808b 	.word	0x8000808b
 8001a68:	08001d19 	.word	0x08001d19
 8001a6c:	08001e71 	.word	0x08001e71
 8001a70:	08001d5d 	.word	0x08001d5d

08001a74 <HAL_I2C_Slave_Seq_Receive_DMA>:
  * @param  Size Amount of data to be sent
  * @param  XferOptions Options of Transfer, value of @ref I2C_XferOptions_definition
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Seq_Receive_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, uint32_t XferOptions)
{
 8001a74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));
 8001a78:	1e5d      	subs	r5, r3, #1
 8001a7a:	2d1f      	cmp	r5, #31
{
 8001a7c:	b084      	sub	sp, #16
 8001a7e:	461e      	mov	r6, r3
 8001a80:	4604      	mov	r4, r0
 8001a82:	460f      	mov	r7, r1
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));
 8001a84:	d90d      	bls.n	8001aa2 <HAL_I2C_Slave_Seq_Receive_DMA+0x2e>
 8001a86:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8001a8a:	d00e      	beq.n	8001aaa <HAL_I2C_Slave_Seq_Receive_DMA+0x36>
 8001a8c:	f1b6 4f2a 	cmp.w	r6, #2852126720	; 0xaa000000
 8001a90:	d00b      	beq.n	8001aaa <HAL_I2C_Slave_Seq_Receive_DMA+0x36>
 8001a92:	f241 01f0 	movw	r1, #4336	; 0x10f0
 8001a96:	4859      	ldr	r0, [pc, #356]	; (8001bfc <HAL_I2C_Slave_Seq_Receive_DMA+0x188>)
 8001a98:	9201      	str	r2, [sp, #4]
 8001a9a:	f7fe ffbf 	bl	8000a1c <assert_failed>
 8001a9e:	9a01      	ldr	r2, [sp, #4]
 8001aa0:	e003      	b.n	8001aaa <HAL_I2C_Slave_Seq_Receive_DMA+0x36>
 8001aa2:	4b57      	ldr	r3, [pc, #348]	; (8001c00 <HAL_I2C_Slave_Seq_Receive_DMA+0x18c>)
 8001aa4:	40eb      	lsrs	r3, r5
 8001aa6:	07db      	lsls	r3, r3, #31
 8001aa8:	d5f0      	bpl.n	8001a8c <HAL_I2C_Slave_Seq_Receive_DMA+0x18>

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8001aaa:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8001aae:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8001ab2:	2b28      	cmp	r3, #40	; 0x28
 8001ab4:	d14f      	bne.n	8001b56 <HAL_I2C_Slave_Seq_Receive_DMA+0xe2>
  {
    if ((pData == NULL) || (Size == 0U))
 8001ab6:	2f00      	cmp	r7, #0
 8001ab8:	d051      	beq.n	8001b5e <HAL_I2C_Slave_Seq_Receive_DMA+0xea>
 8001aba:	2a00      	cmp	r2, #0
 8001abc:	d04f      	beq.n	8001b5e <HAL_I2C_Slave_Seq_Receive_DMA+0xea>
    {
      return  HAL_ERROR;
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001abe:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8001ac2:	2b01      	cmp	r3, #1
 8001ac4:	d047      	beq.n	8001b56 <HAL_I2C_Slave_Seq_Receive_DMA+0xe2>

    /* Disable Interrupts, to prevent preemption during treatment in case of multicall */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8001ac6:	6821      	ldr	r1, [r4, #0]
 8001ac8:	684b      	ldr	r3, [r1, #4]
    __HAL_LOCK(hi2c);
 8001aca:	2001      	movs	r0, #1
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8001acc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    __HAL_LOCK(hi2c);
 8001ad0:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8001ad4:	604b      	str	r3, [r1, #4]

    /* I2C cannot manage full duplex exchange so disable previous IT enabled if any */
    /* and then toggle the HAL slave RX state to TX state */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8001ad6:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8001ada:	2b2a      	cmp	r3, #42	; 0x2a
 8001adc:	d059      	beq.n	8001b92 <HAL_I2C_Slave_Seq_Receive_DMA+0x11e>
            hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
          }
        }
      }
    }
    else if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8001ade:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8001ae2:	2b29      	cmp	r3, #41	; 0x29
 8001ae4:	d073      	beq.n	8001bce <HAL_I2C_Slave_Seq_Receive_DMA+0x15a>
 8001ae6:	f8d4 c038 	ldr.w	ip, [r4, #56]	; 0x38
    {
      /* Nothing to do */
    }

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001aea:	680b      	ldr	r3, [r1, #0]
 8001aec:	07db      	lsls	r3, r3, #31
 8001aee:	d403      	bmi.n	8001af8 <HAL_I2C_Slave_Seq_Receive_DMA+0x84>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001af0:	680b      	ldr	r3, [r1, #0]
 8001af2:	f043 0301 	orr.w	r3, r3, #1
 8001af6:	600b      	str	r3, [r1, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001af8:	680b      	ldr	r3, [r1, #0]
    hi2c->XferCount   = Size;
    hi2c->XferSize    = hi2c->XferCount;
    hi2c->XferOptions = XferOptions;

    /* Set the I2C DMA transfer complete callback */
    hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 8001afa:	4842      	ldr	r0, [pc, #264]	; (8001c04 <HAL_I2C_Slave_Seq_Receive_DMA+0x190>)
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001afc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001b00:	f841 3b10 	str.w	r3, [r1], #16
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001b04:	2500      	movs	r5, #0
    hi2c->State     = HAL_I2C_STATE_BUSY_RX_LISTEN;
 8001b06:	232a      	movs	r3, #42	; 0x2a
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 8001b08:	f04f 0820 	mov.w	r8, #32
    hi2c->State     = HAL_I2C_STATE_BUSY_RX_LISTEN;
 8001b0c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 8001b10:	f884 803e 	strb.w	r8, [r4, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001b14:	6425      	str	r5, [r4, #64]	; 0x40
    hi2c->XferCount   = Size;
 8001b16:	8562      	strh	r2, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001b18:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->XferOptions = XferOptions;
 8001b1a:	62e6      	str	r6, [r4, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 8001b1c:	b29b      	uxth	r3, r3

    /* Set the DMA error callback */
    hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8001b1e:	4e3a      	ldr	r6, [pc, #232]	; (8001c08 <HAL_I2C_Slave_Seq_Receive_DMA+0x194>)
    hi2c->pBuffPtr    = pData;
 8001b20:	6267      	str	r7, [r4, #36]	; 0x24
    hi2c->XferSize    = hi2c->XferCount;
 8001b22:	8523      	strh	r3, [r4, #40]	; 0x28
    /* Set the unused DMA callbacks to NULL */
    hi2c->hdmarx->XferHalfCpltCallback = NULL;
    hi2c->hdmarx->XferAbortCallback = NULL;

    /* Enable the DMA stream */
    dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 8001b24:	463a      	mov	r2, r7
    hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 8001b26:	f8cc 003c 	str.w	r0, [ip, #60]	; 0x3c
    hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8001b2a:	f8cc 5040 	str.w	r5, [ip, #64]	; 0x40
    hi2c->hdmarx->XferAbortCallback = NULL;
 8001b2e:	f8cc 5050 	str.w	r5, [ip, #80]	; 0x50
    hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8001b32:	f8cc 604c 	str.w	r6, [ip, #76]	; 0x4c
    dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 8001b36:	4660      	mov	r0, ip
 8001b38:	f7ff fae2 	bl	8001100 <HAL_DMA_Start_IT>

    if (dmaxferstatus == HAL_OK)
 8001b3c:	b198      	cbz	r0, 8001b66 <HAL_I2C_Slave_Seq_Receive_DMA+0xf2>
      return HAL_OK;
    }
    else
    {
      /* Update I2C state */
      hi2c->State     = HAL_I2C_STATE_READY;
 8001b3e:	f884 803d 	strb.w	r8, [r4, #61]	; 0x3d
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8001b42:	f884 503e 	strb.w	r5, [r4, #62]	; 0x3e

      /* Update I2C error code */
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8001b46:	6c23      	ldr	r3, [r4, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001b48:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8001b4c:	f043 0310 	orr.w	r3, r3, #16
 8001b50:	6423      	str	r3, [r4, #64]	; 0x40

      return HAL_ERROR;
 8001b52:	2001      	movs	r0, #1
 8001b54:	e000      	b.n	8001b58 <HAL_I2C_Slave_Seq_Receive_DMA+0xe4>
    }
  }
  else
  {
    return HAL_BUSY;
 8001b56:	2002      	movs	r0, #2
  }
}
 8001b58:	b004      	add	sp, #16
 8001b5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return  HAL_ERROR;
 8001b5e:	2001      	movs	r0, #1
}
 8001b60:	b004      	add	sp, #16
 8001b62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001b66:	6823      	ldr	r3, [r4, #0]
 8001b68:	681a      	ldr	r2, [r3, #0]
 8001b6a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001b6e:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001b70:	9003      	str	r0, [sp, #12]
 8001b72:	695a      	ldr	r2, [r3, #20]
 8001b74:	9203      	str	r2, [sp, #12]
 8001b76:	699a      	ldr	r2, [r3, #24]
 8001b78:	9203      	str	r2, [sp, #12]
 8001b7a:	9a03      	ldr	r2, [sp, #12]
      SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8001b7c:	685a      	ldr	r2, [r3, #4]
      __HAL_UNLOCK(hi2c);
 8001b7e:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
      SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8001b82:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001b86:	605a      	str	r2, [r3, #4]
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8001b88:	685a      	ldr	r2, [r3, #4]
 8001b8a:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8001b8e:	605a      	str	r2, [r3, #4]
      return HAL_OK;
 8001b90:	e7e2      	b.n	8001b58 <HAL_I2C_Slave_Seq_Receive_DMA+0xe4>
      if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8001b92:	684b      	ldr	r3, [r1, #4]
 8001b94:	f8d4 c038 	ldr.w	ip, [r4, #56]	; 0x38
 8001b98:	051d      	lsls	r5, r3, #20
 8001b9a:	d5a6      	bpl.n	8001aea <HAL_I2C_Slave_Seq_Receive_DMA+0x76>
        if (hi2c->hdmarx != NULL)
 8001b9c:	f1bc 0f00 	cmp.w	ip, #0
 8001ba0:	d0a3      	beq.n	8001aea <HAL_I2C_Slave_Seq_Receive_DMA+0x76>
          CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8001ba2:	684b      	ldr	r3, [r1, #4]
          hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8001ba4:	4d19      	ldr	r5, [pc, #100]	; (8001c0c <HAL_I2C_Slave_Seq_Receive_DMA+0x198>)
 8001ba6:	9201      	str	r2, [sp, #4]
          CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8001ba8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001bac:	604b      	str	r3, [r1, #4]
          if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8001bae:	4660      	mov	r0, ip
          hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8001bb0:	f8cc 5050 	str.w	r5, [ip, #80]	; 0x50
          if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8001bb4:	f7ff fafa 	bl	80011ac <HAL_DMA_Abort_IT>
 8001bb8:	9a01      	ldr	r2, [sp, #4]
 8001bba:	b1e0      	cbz	r0, 8001bf6 <HAL_I2C_Slave_Seq_Receive_DMA+0x182>
            hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8001bbc:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8001bbe:	9201      	str	r2, [sp, #4]
            hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8001bc0:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8001bc2:	4798      	blx	r3
 8001bc4:	6821      	ldr	r1, [r4, #0]
 8001bc6:	f8d4 c038 	ldr.w	ip, [r4, #56]	; 0x38
 8001bca:	9a01      	ldr	r2, [sp, #4]
 8001bcc:	e78d      	b.n	8001aea <HAL_I2C_Slave_Seq_Receive_DMA+0x76>
      if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8001bce:	684b      	ldr	r3, [r1, #4]
 8001bd0:	0518      	lsls	r0, r3, #20
 8001bd2:	d588      	bpl.n	8001ae6 <HAL_I2C_Slave_Seq_Receive_DMA+0x72>
        CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8001bd4:	684b      	ldr	r3, [r1, #4]
        if (hi2c->hdmatx != NULL)
 8001bd6:	6b60      	ldr	r0, [r4, #52]	; 0x34
        CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8001bd8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001bdc:	604b      	str	r3, [r1, #4]
        if (hi2c->hdmatx != NULL)
 8001bde:	2800      	cmp	r0, #0
 8001be0:	d081      	beq.n	8001ae6 <HAL_I2C_Slave_Seq_Receive_DMA+0x72>
          hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8001be2:	4b0a      	ldr	r3, [pc, #40]	; (8001c0c <HAL_I2C_Slave_Seq_Receive_DMA+0x198>)
 8001be4:	6503      	str	r3, [r0, #80]	; 0x50
 8001be6:	9201      	str	r2, [sp, #4]
          if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8001be8:	f7ff fae0 	bl	80011ac <HAL_DMA_Abort_IT>
 8001bec:	9a01      	ldr	r2, [sp, #4]
 8001bee:	b110      	cbz	r0, 8001bf6 <HAL_I2C_Slave_Seq_Receive_DMA+0x182>
 8001bf0:	9201      	str	r2, [sp, #4]
            hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8001bf2:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8001bf4:	e7e4      	b.n	8001bc0 <HAL_I2C_Slave_Seq_Receive_DMA+0x14c>
 8001bf6:	6821      	ldr	r1, [r4, #0]
 8001bf8:	e775      	b.n	8001ae6 <HAL_I2C_Slave_Seq_Receive_DMA+0x72>
 8001bfa:	bf00      	nop
 8001bfc:	080041f4 	.word	0x080041f4
 8001c00:	8000808b 	.word	0x8000808b
 8001c04:	08001d5d 	.word	0x08001d5d
 8001c08:	08001d19 	.word	0x08001d19
 8001c0c:	08001e71 	.word	0x08001e71

08001c10 <HAL_I2C_EnableListen_IT>:
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_EnableListen_IT(I2C_HandleTypeDef *hi2c)
{
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001c10:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001c14:	2b20      	cmp	r3, #32
 8001c16:	d114      	bne.n	8001c42 <HAL_I2C_EnableListen_IT+0x32>
  {
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8001c18:	2228      	movs	r2, #40	; 0x28

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001c1a:	6803      	ldr	r3, [r0, #0]
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8001c1c:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001c20:	681a      	ldr	r2, [r3, #0]
 8001c22:	07d2      	lsls	r2, r2, #31
 8001c24:	d403      	bmi.n	8001c2e <HAL_I2C_EnableListen_IT+0x1e>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001c26:	681a      	ldr	r2, [r3, #0]
 8001c28:	f042 0201 	orr.w	r2, r2, #1
 8001c2c:	601a      	str	r2, [r3, #0]
    }

    /* Enable Address Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001c2e:	681a      	ldr	r2, [r3, #0]
 8001c30:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001c34:	601a      	str	r2, [r3, #0]

    /* Enable EVT and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8001c36:	685a      	ldr	r2, [r3, #4]
 8001c38:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8001c3c:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8001c3e:	2000      	movs	r0, #0
 8001c40:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 8001c42:	2002      	movs	r0, #2
  }
}
 8001c44:	4770      	bx	lr
 8001c46:	bf00      	nop

08001c48 <HAL_I2C_MasterTxCpltCallback>:
 8001c48:	4770      	bx	lr
 8001c4a:	bf00      	nop

08001c4c <HAL_I2C_MasterRxCpltCallback>:
 8001c4c:	4770      	bx	lr
 8001c4e:	bf00      	nop

08001c50 <HAL_I2C_SlaveTxCpltCallback>:
 8001c50:	4770      	bx	lr
 8001c52:	bf00      	nop

08001c54 <HAL_I2C_SlaveRxCpltCallback>:
 8001c54:	4770      	bx	lr
 8001c56:	bf00      	nop

08001c58 <HAL_I2C_MemTxCpltCallback>:
 8001c58:	4770      	bx	lr
 8001c5a:	bf00      	nop

08001c5c <I2C_MemoryTransmit_TXE_BTF>:
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8001c5c:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d

  if (hi2c->EventCount == 0U)
 8001c60:	6d01      	ldr	r1, [r0, #80]	; 0x50
{
 8001c62:	b538      	push	{r3, r4, r5, lr}
 8001c64:	4603      	mov	r3, r0
  if (hi2c->EventCount == 0U)
 8001c66:	b959      	cbnz	r1, 8001c80 <I2C_MemoryTransmit_TXE_BTF+0x24>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8001c68:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 8001c6a:	6801      	ldr	r1, [r0, #0]
 8001c6c:	2a01      	cmp	r2, #1
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8001c6e:	6c82      	ldr	r2, [r0, #72]	; 0x48
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8001c70:	d02a      	beq.n	8001cc8 <I2C_MemoryTransmit_TXE_BTF+0x6c>
    }
    /* If Memory address size is 16Bit */
    else
    {
      /* Send MSB of Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8001c72:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8001c76:	610a      	str	r2, [r1, #16]

      hi2c->EventCount++;
 8001c78:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8001c7a:	3201      	adds	r2, #1
 8001c7c:	6502      	str	r2, [r0, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 8001c7e:	bd38      	pop	{r3, r4, r5, pc}
  else if (hi2c->EventCount == 1U)
 8001c80:	6d01      	ldr	r1, [r0, #80]	; 0x50
 8001c82:	2901      	cmp	r1, #1
 8001c84:	d026      	beq.n	8001cd4 <I2C_MemoryTransmit_TXE_BTF+0x78>
  else if (hi2c->EventCount == 2U)
 8001c86:	6d01      	ldr	r1, [r0, #80]	; 0x50
 8001c88:	2902      	cmp	r1, #2
 8001c8a:	d1f8      	bne.n	8001c7e <I2C_MemoryTransmit_TXE_BTF+0x22>
 8001c8c:	b2d2      	uxtb	r2, r2
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8001c8e:	2a22      	cmp	r2, #34	; 0x22
 8001c90:	d02c      	beq.n	8001cec <I2C_MemoryTransmit_TXE_BTF+0x90>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8001c92:	8d41      	ldrh	r1, [r0, #42]	; 0x2a
 8001c94:	b289      	uxth	r1, r1
 8001c96:	bb29      	cbnz	r1, 8001ce4 <I2C_MemoryTransmit_TXE_BTF+0x88>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8001c98:	8d41      	ldrh	r1, [r0, #42]	; 0x2a
 8001c9a:	b289      	uxth	r1, r1
 8001c9c:	2900      	cmp	r1, #0
 8001c9e:	d1ee      	bne.n	8001c7e <I2C_MemoryTransmit_TXE_BTF+0x22>
 8001ca0:	2a21      	cmp	r2, #33	; 0x21
 8001ca2:	d1ec      	bne.n	8001c7e <I2C_MemoryTransmit_TXE_BTF+0x22>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8001ca4:	6802      	ldr	r2, [r0, #0]
 8001ca6:	6854      	ldr	r4, [r2, #4]
 8001ca8:	f424 64e0 	bic.w	r4, r4, #1792	; 0x700
 8001cac:	6054      	str	r4, [r2, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001cae:	6814      	ldr	r4, [r2, #0]
      hi2c->State = HAL_I2C_STATE_READY;
 8001cb0:	2520      	movs	r5, #32
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001cb2:	f444 7400 	orr.w	r4, r4, #512	; 0x200
 8001cb6:	6014      	str	r4, [r2, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8001cb8:	6301      	str	r1, [r0, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8001cba:	f880 503d 	strb.w	r5, [r0, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001cbe:	f880 103e 	strb.w	r1, [r0, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8001cc2:	f7ff ffc9 	bl	8001c58 <HAL_I2C_MemTxCpltCallback>
}
 8001cc6:	bd38      	pop	{r3, r4, r5, pc}
 8001cc8:	b2d2      	uxtb	r2, r2
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8001cca:	610a      	str	r2, [r1, #16]
      hi2c->EventCount += 2U;
 8001ccc:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8001cce:	3202      	adds	r2, #2
 8001cd0:	6502      	str	r2, [r0, #80]	; 0x50
}
 8001cd2:	bd38      	pop	{r3, r4, r5, pc}
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8001cd4:	6c82      	ldr	r2, [r0, #72]	; 0x48
 8001cd6:	6801      	ldr	r1, [r0, #0]
 8001cd8:	b2d2      	uxtb	r2, r2
 8001cda:	610a      	str	r2, [r1, #16]
    hi2c->EventCount++;
 8001cdc:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8001cde:	3201      	adds	r2, #1
 8001ce0:	6502      	str	r2, [r0, #80]	; 0x50
}
 8001ce2:	bd38      	pop	{r3, r4, r5, pc}
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8001ce4:	2a21      	cmp	r2, #33	; 0x21
 8001ce6:	d007      	beq.n	8001cf8 <I2C_MemoryTransmit_TXE_BTF+0x9c>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8001ce8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
}
 8001cea:	bd38      	pop	{r3, r4, r5, pc}
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8001cec:	6802      	ldr	r2, [r0, #0]
 8001cee:	6813      	ldr	r3, [r2, #0]
 8001cf0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001cf4:	6013      	str	r3, [r2, #0]
}
 8001cf6:	bd38      	pop	{r3, r4, r5, pc}
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001cf8:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8001cfa:	6802      	ldr	r2, [r0, #0]
 8001cfc:	f811 0b01 	ldrb.w	r0, [r1], #1
 8001d00:	6110      	str	r0, [r2, #16]
      hi2c->XferCount--;
 8001d02:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
      hi2c->pBuffPtr++;
 8001d04:	6259      	str	r1, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8001d06:	3a01      	subs	r2, #1
 8001d08:	b292      	uxth	r2, r2
 8001d0a:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8001d0c:	bd38      	pop	{r3, r4, r5, pc}
 8001d0e:	bf00      	nop

08001d10 <HAL_I2C_MemRxCpltCallback>:
 8001d10:	4770      	bx	lr
 8001d12:	bf00      	nop

08001d14 <HAL_I2C_ErrorCallback>:
 8001d14:	4770      	bx	lr
 8001d16:	bf00      	nop

08001d18 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8001d18:	b510      	push	{r4, lr}
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8001d1a:	6b84      	ldr	r4, [r0, #56]	; 0x38

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8001d1c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001d1e:	b10b      	cbz	r3, 8001d24 <I2C_DMAError+0xc>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8001d20:	2200      	movs	r2, #0
 8001d22:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8001d24:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001d26:	b10b      	cbz	r3, 8001d2c <I2C_DMAError+0x14>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8001d28:	2200      	movs	r2, #0
 8001d2a:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8001d2c:	f7ff fb2a 	bl	8001384 <HAL_DMA_GetError>
 8001d30:	2802      	cmp	r0, #2
 8001d32:	d012      	beq.n	8001d5a <I2C_DMAError+0x42>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001d34:	6821      	ldr	r1, [r4, #0]
 8001d36:	680b      	ldr	r3, [r1, #0]

    hi2c->XferCount = 0U;
 8001d38:	2200      	movs	r2, #0
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001d3a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400

    hi2c->State = HAL_I2C_STATE_READY;
 8001d3e:	2020      	movs	r0, #32
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001d40:	600b      	str	r3, [r1, #0]
    hi2c->XferCount = 0U;
 8001d42:	8562      	strh	r2, [r4, #42]	; 0x2a
    hi2c->State = HAL_I2C_STATE_READY;
 8001d44:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d48:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e

    hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8001d4c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001d4e:	f043 0310 	orr.w	r3, r3, #16
 8001d52:	6423      	str	r3, [r4, #64]	; 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8001d54:	4620      	mov	r0, r4
 8001d56:	f7ff ffdd 	bl	8001d14 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8001d5a:	bd10      	pop	{r4, pc}

08001d5c <I2C_DMAXferCplt>:
{
 8001d5c:	b570      	push	{r4, r5, r6, lr}
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8001d5e:	6b84      	ldr	r4, [r0, #56]	; 0x38
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8001d60:	6823      	ldr	r3, [r4, #0]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8001d62:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8001d66:	f894 003e 	ldrb.w	r0, [r4, #62]	; 0x3e
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8001d6a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8001d6c:	6859      	ldr	r1, [r3, #4]
  if (hi2c->hdmatx != NULL)
 8001d6e:	6b65      	ldr	r5, [r4, #52]	; 0x34
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8001d70:	f421 7140 	bic.w	r1, r1, #768	; 0x300
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8001d74:	b2d2      	uxtb	r2, r2
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8001d76:	b2c0      	uxtb	r0, r0
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8001d78:	6059      	str	r1, [r3, #4]
  if (hi2c->hdmatx != NULL)
 8001d7a:	b10d      	cbz	r5, 8001d80 <I2C_DMAXferCplt+0x24>
    hi2c->hdmatx->XferCpltCallback = NULL;
 8001d7c:	2100      	movs	r1, #0
 8001d7e:	63e9      	str	r1, [r5, #60]	; 0x3c
  if (hi2c->hdmarx != NULL)
 8001d80:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8001d82:	b109      	cbz	r1, 8001d88 <I2C_DMAXferCplt+0x2c>
    hi2c->hdmarx->XferCpltCallback = NULL;
 8001d84:	2500      	movs	r5, #0
 8001d86:	63cd      	str	r5, [r1, #60]	; 0x3c
  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 8001d88:	f002 0121 	and.w	r1, r2, #33	; 0x21
 8001d8c:	2921      	cmp	r1, #33	; 0x21
 8001d8e:	d03e      	beq.n	8001e0e <I2C_DMAXferCplt+0xb2>
 8001d90:	f002 0122 	and.w	r1, r2, #34	; 0x22
 8001d94:	2922      	cmp	r1, #34	; 0x22
 8001d96:	d038      	beq.n	8001e0a <I2C_DMAXferCplt+0xae>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 8001d98:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 8001d9c:	2a00      	cmp	r2, #0
 8001d9e:	d033      	beq.n	8001e08 <I2C_DMAXferCplt+0xac>
    if (hi2c->XferCount == (uint16_t)1)
 8001da0:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8001da2:	b292      	uxth	r2, r2
 8001da4:	2a01      	cmp	r2, #1
 8001da6:	d103      	bne.n	8001db0 <I2C_DMAXferCplt+0x54>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001da8:	681a      	ldr	r2, [r3, #0]
 8001daa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001dae:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8001db0:	685a      	ldr	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8001db2:	f516 3f80 	cmn.w	r6, #65536	; 0x10000
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8001db6:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8001dba:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8001dbc:	d006      	beq.n	8001dcc <I2C_DMAXferCplt+0x70>
 8001dbe:	2e08      	cmp	r6, #8
 8001dc0:	d004      	beq.n	8001dcc <I2C_DMAXferCplt+0x70>
 8001dc2:	f1b6 4f2a 	cmp.w	r6, #2852126720	; 0xaa000000
 8001dc6:	d001      	beq.n	8001dcc <I2C_DMAXferCplt+0x70>
 8001dc8:	2e20      	cmp	r6, #32
 8001dca:	d103      	bne.n	8001dd4 <I2C_DMAXferCplt+0x78>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001dcc:	681a      	ldr	r2, [r3, #0]
 8001dce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001dd2:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8001dd4:	685a      	ldr	r2, [r3, #4]
 8001dd6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001dda:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8001ddc:	685a      	ldr	r2, [r3, #4]
    hi2c->XferCount = 0U;
 8001dde:	2100      	movs	r1, #0
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8001de0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001de4:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 8001de6:	8561      	strh	r1, [r4, #42]	; 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8001de8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001dea:	bb33      	cbnz	r3, 8001e3a <I2C_DMAXferCplt+0xde>
      hi2c->State = HAL_I2C_STATE_READY;
 8001dec:	2220      	movs	r2, #32
 8001dee:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8001df2:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 8001df6:	2a40      	cmp	r2, #64	; 0x40
 8001df8:	d018      	beq.n	8001e2c <I2C_DMAXferCplt+0xd0>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8001dfa:	2212      	movs	r2, #18
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001dfc:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8001e00:	4620      	mov	r0, r4
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8001e02:	6322      	str	r2, [r4, #48]	; 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8001e04:	f7ff ff22 	bl	8001c4c <HAL_I2C_MasterRxCpltCallback>
}
 8001e08:	bd70      	pop	{r4, r5, r6, pc}
  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 8001e0a:	2820      	cmp	r0, #32
 8001e0c:	d1c4      	bne.n	8001d98 <I2C_DMAXferCplt+0x3c>
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8001e0e:	6859      	ldr	r1, [r3, #4]
    hi2c->XferCount = 0U;
 8001e10:	2000      	movs	r0, #0
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8001e12:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8001e16:	2a29      	cmp	r2, #41	; 0x29
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8001e18:	6059      	str	r1, [r3, #4]
    hi2c->XferCount = 0U;
 8001e1a:	8560      	strh	r0, [r4, #42]	; 0x2a
    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8001e1c:	d011      	beq.n	8001e42 <I2C_DMAXferCplt+0xe6>
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8001e1e:	2a2a      	cmp	r2, #42	; 0x2a
 8001e20:	d019      	beq.n	8001e56 <I2C_DMAXferCplt+0xfa>
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8001e22:	685a      	ldr	r2, [r3, #4]
 8001e24:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8001e28:	605a      	str	r2, [r3, #4]
}
 8001e2a:	bd70      	pop	{r4, r5, r6, pc}
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e2c:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        HAL_I2C_MemRxCpltCallback(hi2c);
 8001e30:	4620      	mov	r0, r4
        hi2c->PreviousState = I2C_STATE_NONE;
 8001e32:	6323      	str	r3, [r4, #48]	; 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 8001e34:	f7ff ff6c 	bl	8001d10 <HAL_I2C_MemRxCpltCallback>
}
 8001e38:	bd70      	pop	{r4, r5, r6, pc}
      HAL_I2C_ErrorCallback(hi2c);
 8001e3a:	4620      	mov	r0, r4
 8001e3c:	f7ff ff6a 	bl	8001d14 <HAL_I2C_ErrorCallback>
}
 8001e40:	bd70      	pop	{r4, r5, r6, pc}
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8001e42:	2328      	movs	r3, #40	; 0x28
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8001e44:	2221      	movs	r2, #33	; 0x21
 8001e46:	6322      	str	r2, [r4, #48]	; 0x30
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8001e48:	4620      	mov	r0, r4
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8001e4a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8001e4e:	f7ff feff 	bl	8001c50 <HAL_I2C_SlaveTxCpltCallback>
 8001e52:	6823      	ldr	r3, [r4, #0]
 8001e54:	e7e5      	b.n	8001e22 <I2C_DMAXferCplt+0xc6>
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8001e56:	2328      	movs	r3, #40	; 0x28
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8001e58:	2222      	movs	r2, #34	; 0x22
 8001e5a:	6322      	str	r2, [r4, #48]	; 0x30
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8001e5c:	4620      	mov	r0, r4
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8001e5e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8001e62:	f7ff fef7 	bl	8001c54 <HAL_I2C_SlaveRxCpltCallback>
 8001e66:	6823      	ldr	r3, [r4, #0]
 8001e68:	e7db      	b.n	8001e22 <I2C_DMAXferCplt+0xc6>
 8001e6a:	bf00      	nop

08001e6c <HAL_I2C_AbortCpltCallback>:
 8001e6c:	4770      	bx	lr
 8001e6e:	bf00      	nop

08001e70 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8001e70:	b570      	push	{r4, r5, r6, lr}
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8001e72:	4b3b      	ldr	r3, [pc, #236]	; (8001f60 <I2C_DMAAbort+0xf0>)
 8001e74:	4c3b      	ldr	r4, [pc, #236]	; (8001f64 <I2C_DMAAbort+0xf4>)
 8001e76:	681b      	ldr	r3, [r3, #0]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8001e78:	6b81      	ldr	r1, [r0, #56]	; 0x38
{
 8001e7a:	b082      	sub	sp, #8
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8001e7c:	08db      	lsrs	r3, r3, #3
 8001e7e:	fba4 2303 	umull	r2, r3, r4, r3
  __IO uint32_t count = 0U;
 8001e82:	2200      	movs	r2, #0
 8001e84:	9201      	str	r2, [sp, #4]
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8001e86:	0a1b      	lsrs	r3, r3, #8
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8001e88:	f891 003d 	ldrb.w	r0, [r1, #61]	; 0x3d
 8001e8c:	680a      	ldr	r2, [r1, #0]
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8001e8e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001e92:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8001e96:	9301      	str	r3, [sp, #4]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8001e98:	b2c0      	uxtb	r0, r0
 8001e9a:	e005      	b.n	8001ea8 <I2C_DMAAbort+0x38>
    if (count == 0U)
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
      break;
    }
    count--;
 8001e9c:	9b01      	ldr	r3, [sp, #4]
 8001e9e:	3b01      	subs	r3, #1
 8001ea0:	9301      	str	r3, [sp, #4]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8001ea2:	6813      	ldr	r3, [r2, #0]
 8001ea4:	059b      	lsls	r3, r3, #22
 8001ea6:	d506      	bpl.n	8001eb6 <I2C_DMAAbort+0x46>
    if (count == 0U)
 8001ea8:	9b01      	ldr	r3, [sp, #4]
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d1f6      	bne.n	8001e9c <I2C_DMAAbort+0x2c>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001eae:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8001eb0:	f043 0320 	orr.w	r3, r3, #32
 8001eb4:	640b      	str	r3, [r1, #64]	; 0x40
 8001eb6:	e9d1 430d 	ldrd	r4, r3, [r1, #52]	; 0x34

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8001eba:	b34c      	cbz	r4, 8001f10 <I2C_DMAAbort+0xa0>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8001ebc:	2500      	movs	r5, #0
 8001ebe:	63e5      	str	r5, [r4, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8001ec0:	b1fb      	cbz	r3, 8001f02 <I2C_DMAAbort+0x92>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001ec2:	6816      	ldr	r6, [r2, #0]
    hi2c->hdmarx->XferCpltCallback = NULL;
 8001ec4:	63dd      	str	r5, [r3, #60]	; 0x3c
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001ec6:	f426 6680 	bic.w	r6, r6, #1024	; 0x400
 8001eca:	6016      	str	r6, [r2, #0]

  hi2c->XferCount = 0U;
 8001ecc:	854d      	strh	r5, [r1, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8001ece:	6525      	str	r5, [r4, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8001ed0:	2400      	movs	r4, #0
 8001ed2:	651c      	str	r4, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8001ed4:	6813      	ldr	r3, [r2, #0]
 8001ed6:	f023 0301 	bic.w	r3, r3, #1
 8001eda:	6013      	str	r3, [r2, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8001edc:	f891 303d 	ldrb.w	r3, [r1, #61]	; 0x3d
 8001ee0:	2b60      	cmp	r3, #96	; 0x60
 8001ee2:	d02a      	beq.n	8001f3a <I2C_DMAAbort+0xca>
    HAL_I2C_AbortCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8001ee4:	f000 0028 	and.w	r0, r0, #40	; 0x28
 8001ee8:	2828      	cmp	r0, #40	; 0x28
 8001eea:	d019      	beq.n	8001f20 <I2C_DMAAbort+0xb0>
      hi2c->PreviousState = I2C_STATE_NONE;
      hi2c->State = HAL_I2C_STATE_LISTEN;
    }
    else
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8001eec:	2220      	movs	r2, #32
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001eee:	2300      	movs	r3, #0
      hi2c->State = HAL_I2C_STATE_READY;
 8001ef0:	f881 203d 	strb.w	r2, [r1, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ef4:	f881 303e 	strb.w	r3, [r1, #62]	; 0x3e

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8001ef8:	4608      	mov	r0, r1
 8001efa:	f7ff ff0b 	bl	8001d14 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8001efe:	b002      	add	sp, #8
 8001f00:	bd70      	pop	{r4, r5, r6, pc}
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001f02:	6815      	ldr	r5, [r2, #0]
 8001f04:	f425 6580 	bic.w	r5, r5, #1024	; 0x400
 8001f08:	6015      	str	r5, [r2, #0]
  hi2c->XferCount = 0U;
 8001f0a:	854b      	strh	r3, [r1, #42]	; 0x2a
    hi2c->hdmatx->XferAbortCallback = NULL;
 8001f0c:	6523      	str	r3, [r4, #80]	; 0x50
 8001f0e:	e7e1      	b.n	8001ed4 <I2C_DMAAbort+0x64>
  if (hi2c->hdmarx != NULL)
 8001f10:	b1fb      	cbz	r3, 8001f52 <I2C_DMAAbort+0xe2>
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001f12:	6815      	ldr	r5, [r2, #0]
    hi2c->hdmarx->XferCpltCallback = NULL;
 8001f14:	63dc      	str	r4, [r3, #60]	; 0x3c
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001f16:	f425 6580 	bic.w	r5, r5, #1024	; 0x400
 8001f1a:	6015      	str	r5, [r2, #0]
  hi2c->XferCount = 0U;
 8001f1c:	854c      	strh	r4, [r1, #42]	; 0x2a
 8001f1e:	e7d7      	b.n	8001ed0 <I2C_DMAAbort+0x60>
      __HAL_I2C_ENABLE(hi2c);
 8001f20:	6813      	ldr	r3, [r2, #0]
 8001f22:	f043 0301 	orr.w	r3, r3, #1
 8001f26:	6013      	str	r3, [r2, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001f28:	6813      	ldr	r3, [r2, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8001f2a:	2400      	movs	r4, #0
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001f2c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001f30:	6013      	str	r3, [r2, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8001f32:	630c      	str	r4, [r1, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8001f34:	f881 003d 	strb.w	r0, [r1, #61]	; 0x3d
 8001f38:	e7de      	b.n	8001ef8 <I2C_DMAAbort+0x88>
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8001f3a:	2300      	movs	r3, #0
    hi2c->State         = HAL_I2C_STATE_READY;
 8001f3c:	2220      	movs	r2, #32
 8001f3e:	f881 203d 	strb.w	r2, [r1, #61]	; 0x3d
    HAL_I2C_AbortCpltCallback(hi2c);
 8001f42:	4608      	mov	r0, r1
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8001f44:	f881 303e 	strb.w	r3, [r1, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8001f48:	640b      	str	r3, [r1, #64]	; 0x40
    HAL_I2C_AbortCpltCallback(hi2c);
 8001f4a:	f7ff ff8f 	bl	8001e6c <HAL_I2C_AbortCpltCallback>
}
 8001f4e:	b002      	add	sp, #8
 8001f50:	bd70      	pop	{r4, r5, r6, pc}
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001f52:	6814      	ldr	r4, [r2, #0]
 8001f54:	f424 6480 	bic.w	r4, r4, #1024	; 0x400
 8001f58:	6014      	str	r4, [r2, #0]
  hi2c->XferCount = 0U;
 8001f5a:	854b      	strh	r3, [r1, #42]	; 0x2a
 8001f5c:	e7ba      	b.n	8001ed4 <I2C_DMAAbort+0x64>
 8001f5e:	bf00      	nop
 8001f60:	2000000c 	.word	0x2000000c
 8001f64:	14f8b589 	.word	0x14f8b589

08001f68 <HAL_I2C_EV_IRQHandler>:
{
 8001f68:	b570      	push	{r4, r5, r6, lr}
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8001f6a:	6803      	ldr	r3, [r0, #0]
{
 8001f6c:	4604      	mov	r4, r0
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8001f6e:	6858      	ldr	r0, [r3, #4]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8001f70:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8001f72:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8001f76:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8001f7a:	b2d2      	uxtb	r2, r2
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8001f7c:	2a10      	cmp	r2, #16
{
 8001f7e:	b08c      	sub	sp, #48	; 0x30
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8001f80:	d020      	beq.n	8001fc4 <HAL_I2C_EV_IRQHandler+0x5c>
 8001f82:	2a40      	cmp	r2, #64	; 0x40
 8001f84:	d01e      	beq.n	8001fc4 <HAL_I2C_EV_IRQHandler+0x5c>
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8001f86:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001f88:	b2c9      	uxtb	r1, r1
 8001f8a:	2a00      	cmp	r2, #0
 8001f8c:	f000 80bb 	beq.w	8002106 <HAL_I2C_EV_IRQHandler+0x19e>
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8001f90:	695a      	ldr	r2, [r3, #20]
  uint32_t sr2itflags               = 0U;
 8001f92:	2600      	movs	r6, #0
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001f94:	f3c2 0540 	ubfx	r5, r2, #1, #1
 8001f98:	2d00      	cmp	r5, #0
 8001f9a:	d078      	beq.n	800208e <HAL_I2C_EV_IRQHandler+0x126>
 8001f9c:	0585      	lsls	r5, r0, #22
 8001f9e:	d57b      	bpl.n	8002098 <HAL_I2C_EV_IRQHandler+0x130>
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8001fa0:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001fa2:	b102      	cbz	r2, 8001fa6 <HAL_I2C_EV_IRQHandler+0x3e>
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8001fa4:	699e      	ldr	r6, [r3, #24]
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8001fa6:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 8001faa:	f002 0228 	and.w	r2, r2, #40	; 0x28
 8001fae:	2a28      	cmp	r2, #40	; 0x28
 8001fb0:	f000 8215 	beq.w	80023de <HAL_I2C_EV_IRQHandler+0x476>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8001fb4:	f06f 0102 	mvn.w	r1, #2
    __HAL_UNLOCK(hi2c);
 8001fb8:	2200      	movs	r2, #0
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8001fba:	6159      	str	r1, [r3, #20]
    __HAL_UNLOCK(hi2c);
 8001fbc:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
}
 8001fc0:	b00c      	add	sp, #48	; 0x30
 8001fc2:	bd70      	pop	{r4, r5, r6, pc}
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8001fc4:	699e      	ldr	r6, [r3, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8001fc6:	6959      	ldr	r1, [r3, #20]
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8001fc8:	f011 0f01 	tst.w	r1, #1
 8001fcc:	d139      	bne.n	8002042 <HAL_I2C_EV_IRQHandler+0xda>
 8001fce:	f5b5 0f2a 	cmp.w	r5, #11141120	; 0xaa0000
 8001fd2:	d0f5      	beq.n	8001fc0 <HAL_I2C_EV_IRQHandler+0x58>
 8001fd4:	f1b5 4f2a 	cmp.w	r5, #2852126720	; 0xaa000000
 8001fd8:	d0f2      	beq.n	8001fc0 <HAL_I2C_EV_IRQHandler+0x58>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001fda:	070d      	lsls	r5, r1, #28
 8001fdc:	f140 8099 	bpl.w	8002112 <HAL_I2C_EV_IRQHandler+0x1aa>
 8001fe0:	0585      	lsls	r5, r0, #22
 8001fe2:	f100 81ed 	bmi.w	80023c0 <HAL_I2C_EV_IRQHandler+0x458>
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8001fe6:	0776      	lsls	r6, r6, #29
 8001fe8:	f140 8100 	bpl.w	80021ec <HAL_I2C_EV_IRQHandler+0x284>
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8001fec:	685d      	ldr	r5, [r3, #4]
 8001fee:	052d      	lsls	r5, r5, #20
 8001ff0:	d4e6      	bmi.n	8001fc0 <HAL_I2C_EV_IRQHandler+0x58>
 8001ff2:	f3c1 0580 	ubfx	r5, r1, #2, #1
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8001ff6:	0609      	lsls	r1, r1, #24
 8001ff8:	f140 81a1 	bpl.w	800233e <HAL_I2C_EV_IRQHandler+0x3d6>
 8001ffc:	0546      	lsls	r6, r0, #21
 8001ffe:	f140 819e 	bpl.w	800233e <HAL_I2C_EV_IRQHandler+0x3d6>
 8002002:	2d00      	cmp	r5, #0
 8002004:	f040 819e 	bne.w	8002344 <HAL_I2C_EV_IRQHandler+0x3dc>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002008:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800200c:	8d20      	ldrh	r0, [r4, #40]	; 0x28
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800200e:	f894 103e 	ldrb.w	r1, [r4, #62]	; 0x3e
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8002012:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002014:	b2d2      	uxtb	r2, r2
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002016:	b2c9      	uxtb	r1, r1
  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8002018:	2800      	cmp	r0, #0
 800201a:	f040 8378 	bne.w	800270e <HAL_I2C_EV_IRQHandler+0x7a6>
 800201e:	2a21      	cmp	r2, #33	; 0x21
 8002020:	f000 8428 	beq.w	8002874 <HAL_I2C_EV_IRQHandler+0x90c>
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8002024:	2940      	cmp	r1, #64	; 0x40
 8002026:	d1cb      	bne.n	8001fc0 <HAL_I2C_EV_IRQHandler+0x58>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8002028:	2a22      	cmp	r2, #34	; 0x22
 800202a:	d1c9      	bne.n	8001fc0 <HAL_I2C_EV_IRQHandler+0x58>
    if (hi2c->XferCount == 0U)
 800202c:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800202e:	b292      	uxth	r2, r2
 8002030:	2a00      	cmp	r2, #0
 8002032:	f000 8440 	beq.w	80028b6 <HAL_I2C_EV_IRQHandler+0x94e>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002036:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 800203a:	2a40      	cmp	r2, #64	; 0x40
 800203c:	f040 80b6 	bne.w	80021ac <HAL_I2C_EV_IRQHandler+0x244>
 8002040:	e186      	b.n	8002350 <HAL_I2C_EV_IRQHandler+0x3e8>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002042:	0585      	lsls	r5, r0, #22
 8002044:	d562      	bpl.n	800210c <HAL_I2C_EV_IRQHandler+0x1a4>
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8002046:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002048:	f5b2 0f2a 	cmp.w	r2, #11141120	; 0xaa0000
 800204c:	f000 81e2 	beq.w	8002414 <HAL_I2C_EV_IRQHandler+0x4ac>
  }
  /* else if user set XferOptions to I2C_OTHER_AND_LAST_FRAME */
  /* it request implicitly to generate a restart condition    */
  /* then generate a stop condition at the end of transfer    */
  /* set XferOptions to I2C_FIRST_AND_LAST_FRAME              */
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8002050:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002052:	f1b2 4f2a 	cmp.w	r2, #2852126720	; 0xaa000000
  {
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8002056:	bf04      	itt	eq
 8002058:	2208      	moveq	r2, #8
 800205a:	62e2      	streq	r2, [r4, #44]	; 0x2c
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800205c:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 8002060:	2a40      	cmp	r2, #64	; 0x40
 8002062:	f000 81d0 	beq.w	8002406 <HAL_I2C_EV_IRQHandler+0x49e>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002066:	6922      	ldr	r2, [r4, #16]
 8002068:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 800206c:	f000 8190 	beq.w	8002390 <HAL_I2C_EV_IRQHandler+0x428>
      if (hi2c->EventCount == 0U)
 8002070:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8002072:	2a00      	cmp	r2, #0
 8002074:	f000 81d1 	beq.w	800241a <HAL_I2C_EV_IRQHandler+0x4b2>
      else if (hi2c->EventCount == 1U)
 8002078:	6d22      	ldr	r2, [r4, #80]	; 0x50
 800207a:	2a01      	cmp	r2, #1
 800207c:	d1a0      	bne.n	8001fc0 <HAL_I2C_EV_IRQHandler+0x58>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 800207e:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8002080:	11d2      	asrs	r2, r2, #7
 8002082:	f002 0206 	and.w	r2, r2, #6
 8002086:	f042 02f1 	orr.w	r2, r2, #241	; 0xf1
 800208a:	611a      	str	r2, [r3, #16]
 800208c:	e798      	b.n	8001fc0 <HAL_I2C_EV_IRQHandler+0x58>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800208e:	06d6      	lsls	r6, r2, #27
 8002090:	d502      	bpl.n	8002098 <HAL_I2C_EV_IRQHandler+0x130>
 8002092:	0586      	lsls	r6, r0, #22
 8002094:	f100 80d8 	bmi.w	8002248 <HAL_I2C_EV_IRQHandler+0x2e0>
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8002098:	f001 01f7 	and.w	r1, r1, #247	; 0xf7
 800209c:	2921      	cmp	r1, #33	; 0x21
 800209e:	f3c2 0580 	ubfx	r5, r2, #2, #1
 80020a2:	d04e      	beq.n	8002142 <HAL_I2C_EV_IRQHandler+0x1da>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80020a4:	0651      	lsls	r1, r2, #25
 80020a6:	f140 808b 	bpl.w	80021c0 <HAL_I2C_EV_IRQHandler+0x258>
 80020aa:	0542      	lsls	r2, r0, #21
 80020ac:	f140 8088 	bpl.w	80021c0 <HAL_I2C_EV_IRQHandler+0x258>
 80020b0:	2d00      	cmp	r5, #0
 80020b2:	f040 8088 	bne.w	80021c6 <HAL_I2C_EV_IRQHandler+0x25e>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80020b6:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
  if (hi2c->XferCount != 0U)
 80020ba:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80020bc:	b292      	uxth	r2, r2
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80020be:	b2c9      	uxtb	r1, r1
  if (hi2c->XferCount != 0U)
 80020c0:	2a00      	cmp	r2, #0
 80020c2:	f43f af7d 	beq.w	8001fc0 <HAL_I2C_EV_IRQHandler+0x58>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80020c6:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80020c8:	691b      	ldr	r3, [r3, #16]
 80020ca:	7013      	strb	r3, [r2, #0]
    hi2c->XferCount--;
 80020cc:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr++;
 80020ce:	6a62      	ldr	r2, [r4, #36]	; 0x24
    hi2c->XferCount--;
 80020d0:	3b01      	subs	r3, #1
 80020d2:	b29b      	uxth	r3, r3
 80020d4:	8563      	strh	r3, [r4, #42]	; 0x2a
    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80020d6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr++;
 80020d8:	3201      	adds	r2, #1
    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80020da:	b29b      	uxth	r3, r3
    hi2c->pBuffPtr++;
 80020dc:	6262      	str	r2, [r4, #36]	; 0x24
    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80020de:	2b00      	cmp	r3, #0
 80020e0:	f47f af6e 	bne.w	8001fc0 <HAL_I2C_EV_IRQHandler+0x58>
 80020e4:	292a      	cmp	r1, #42	; 0x2a
 80020e6:	f47f af6b 	bne.w	8001fc0 <HAL_I2C_EV_IRQHandler+0x58>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80020ea:	6822      	ldr	r2, [r4, #0]
 80020ec:	6853      	ldr	r3, [r2, #4]
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80020ee:	2522      	movs	r5, #34	; 0x22
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80020f0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80020f4:	2128      	movs	r1, #40	; 0x28
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80020f6:	6053      	str	r3, [r2, #4]
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80020f8:	4620      	mov	r0, r4
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80020fa:	6325      	str	r5, [r4, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80020fc:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8002100:	f7ff fda8 	bl	8001c54 <HAL_I2C_SlaveRxCpltCallback>
 8002104:	e75c      	b.n	8001fc0 <HAL_I2C_EV_IRQHandler+0x58>
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002106:	699e      	ldr	r6, [r3, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002108:	695a      	ldr	r2, [r3, #20]
 800210a:	e743      	b.n	8001f94 <HAL_I2C_EV_IRQHandler+0x2c>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800210c:	070d      	lsls	r5, r1, #28
 800210e:	f53f af6a 	bmi.w	8001fe6 <HAL_I2C_EV_IRQHandler+0x7e>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002112:	078d      	lsls	r5, r1, #30
 8002114:	f57f af67 	bpl.w	8001fe6 <HAL_I2C_EV_IRQHandler+0x7e>
 8002118:	0585      	lsls	r5, r0, #22
 800211a:	f57f af64 	bpl.w	8001fe6 <HAL_I2C_EV_IRQHandler+0x7e>
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 800211e:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8002122:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  uint32_t Prev_State                   = hi2c->PreviousState;
 8002124:	6b25      	ldr	r5, [r4, #48]	; 0x30
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002126:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
 800212a:	2922      	cmp	r1, #34	; 0x22
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 800212c:	b2d2      	uxtb	r2, r2
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800212e:	f000 8209 	beq.w	8002544 <HAL_I2C_EV_IRQHandler+0x5dc>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002132:	2200      	movs	r2, #0
 8002134:	9209      	str	r2, [sp, #36]	; 0x24
 8002136:	695a      	ldr	r2, [r3, #20]
 8002138:	9209      	str	r2, [sp, #36]	; 0x24
 800213a:	699b      	ldr	r3, [r3, #24]
 800213c:	9309      	str	r3, [sp, #36]	; 0x24
 800213e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002140:	e73e      	b.n	8001fc0 <HAL_I2C_EV_IRQHandler+0x58>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002142:	0612      	lsls	r2, r2, #24
 8002144:	d527      	bpl.n	8002196 <HAL_I2C_EV_IRQHandler+0x22e>
 8002146:	0546      	lsls	r6, r0, #21
 8002148:	d525      	bpl.n	8002196 <HAL_I2C_EV_IRQHandler+0x22e>
 800214a:	bb3d      	cbnz	r5, 800219c <HAL_I2C_EV_IRQHandler+0x234>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800214c:	f894 003d 	ldrb.w	r0, [r4, #61]	; 0x3d
  if (hi2c->XferCount != 0U)
 8002150:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8002152:	b292      	uxth	r2, r2
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002154:	b2c0      	uxtb	r0, r0
  if (hi2c->XferCount != 0U)
 8002156:	2a00      	cmp	r2, #0
 8002158:	f43f af32 	beq.w	8001fc0 <HAL_I2C_EV_IRQHandler+0x58>
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800215c:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800215e:	f815 2b01 	ldrb.w	r2, [r5], #1
 8002162:	611a      	str	r2, [r3, #16]
    hi2c->XferCount--;
 8002164:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
    hi2c->pBuffPtr++;
 8002166:	6265      	str	r5, [r4, #36]	; 0x24
    hi2c->XferCount--;
 8002168:	3a01      	subs	r2, #1
 800216a:	b292      	uxth	r2, r2
 800216c:	8562      	strh	r2, [r4, #42]	; 0x2a
    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800216e:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8002170:	b292      	uxth	r2, r2
 8002172:	2a00      	cmp	r2, #0
 8002174:	f47f af24 	bne.w	8001fc0 <HAL_I2C_EV_IRQHandler+0x58>
 8002178:	2829      	cmp	r0, #41	; 0x29
 800217a:	f47f af21 	bne.w	8001fc0 <HAL_I2C_EV_IRQHandler+0x58>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800217e:	685a      	ldr	r2, [r3, #4]
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8002180:	2528      	movs	r5, #40	; 0x28
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002182:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002186:	605a      	str	r2, [r3, #4]
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8002188:	4620      	mov	r0, r4
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800218a:	6321      	str	r1, [r4, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800218c:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8002190:	f7ff fd5e 	bl	8001c50 <HAL_I2C_SlaveTxCpltCallback>
 8002194:	e714      	b.n	8001fc0 <HAL_I2C_EV_IRQHandler+0x58>
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002196:	2d00      	cmp	r5, #0
 8002198:	f43f af12 	beq.w	8001fc0 <HAL_I2C_EV_IRQHandler+0x58>
 800219c:	0580      	lsls	r0, r0, #22
 800219e:	f57f af0f 	bpl.w	8001fc0 <HAL_I2C_EV_IRQHandler+0x58>
  if (hi2c->XferCount != 0U)
 80021a2:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80021a4:	b292      	uxth	r2, r2
 80021a6:	2a00      	cmp	r2, #0
 80021a8:	f43f af0a 	beq.w	8001fc0 <HAL_I2C_EV_IRQHandler+0x58>
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80021ac:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80021ae:	f812 1b01 	ldrb.w	r1, [r2], #1
 80021b2:	6119      	str	r1, [r3, #16]
    hi2c->XferCount--;
 80021b4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr++;
 80021b6:	6262      	str	r2, [r4, #36]	; 0x24
    hi2c->XferCount--;
 80021b8:	3b01      	subs	r3, #1
 80021ba:	b29b      	uxth	r3, r3
 80021bc:	8563      	strh	r3, [r4, #42]	; 0x2a
 80021be:	e6ff      	b.n	8001fc0 <HAL_I2C_EV_IRQHandler+0x58>
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80021c0:	2d00      	cmp	r5, #0
 80021c2:	f43f aefd 	beq.w	8001fc0 <HAL_I2C_EV_IRQHandler+0x58>
 80021c6:	0586      	lsls	r6, r0, #22
 80021c8:	f57f aefa 	bpl.w	8001fc0 <HAL_I2C_EV_IRQHandler+0x58>
  if (hi2c->XferCount != 0U)
 80021cc:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80021ce:	b292      	uxth	r2, r2
 80021d0:	2a00      	cmp	r2, #0
 80021d2:	f43f aef5 	beq.w	8001fc0 <HAL_I2C_EV_IRQHandler+0x58>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80021d6:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80021d8:	691b      	ldr	r3, [r3, #16]
 80021da:	7013      	strb	r3, [r2, #0]
    hi2c->XferCount--;
 80021dc:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr++;
 80021de:	6a62      	ldr	r2, [r4, #36]	; 0x24
    hi2c->XferCount--;
 80021e0:	3b01      	subs	r3, #1
 80021e2:	b29b      	uxth	r3, r3
    hi2c->pBuffPtr++;
 80021e4:	3201      	adds	r2, #1
    hi2c->XferCount--;
 80021e6:	8563      	strh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr++;
 80021e8:	6262      	str	r2, [r4, #36]	; 0x24
 80021ea:	e6e9      	b.n	8001fc0 <HAL_I2C_EV_IRQHandler+0x58>
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80021ec:	685a      	ldr	r2, [r3, #4]
 80021ee:	0516      	lsls	r6, r2, #20
 80021f0:	f53f aee6 	bmi.w	8001fc0 <HAL_I2C_EV_IRQHandler+0x58>
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80021f4:	064d      	lsls	r5, r1, #25
 80021f6:	f3c1 0280 	ubfx	r2, r1, #2, #1
 80021fa:	f140 80af 	bpl.w	800235c <HAL_I2C_EV_IRQHandler+0x3f4>
 80021fe:	0541      	lsls	r1, r0, #21
 8002200:	f140 80ac 	bpl.w	800235c <HAL_I2C_EV_IRQHandler+0x3f4>
 8002204:	2a00      	cmp	r2, #0
 8002206:	f040 80ac 	bne.w	8002362 <HAL_I2C_EV_IRQHandler+0x3fa>
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800220a:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
 800220e:	2922      	cmp	r1, #34	; 0x22
 8002210:	f47f aed6 	bne.w	8001fc0 <HAL_I2C_EV_IRQHandler+0x58>
    tmp = hi2c->XferCount;
 8002214:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
 8002216:	b289      	uxth	r1, r1
    if (tmp > 3U)
 8002218:	2903      	cmp	r1, #3
 800221a:	f240 82ea 	bls.w	80027f2 <HAL_I2C_EV_IRQHandler+0x88a>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800221e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002220:	691b      	ldr	r3, [r3, #16]
 8002222:	7013      	strb	r3, [r2, #0]
      hi2c->XferCount--;
 8002224:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->pBuffPtr++;
 8002226:	6a62      	ldr	r2, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8002228:	3b01      	subs	r3, #1
 800222a:	b29b      	uxth	r3, r3
 800222c:	8563      	strh	r3, [r4, #42]	; 0x2a
      if (hi2c->XferCount == (uint16_t)3)
 800222e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002230:	b29b      	uxth	r3, r3
      hi2c->pBuffPtr++;
 8002232:	3201      	adds	r2, #1
      if (hi2c->XferCount == (uint16_t)3)
 8002234:	2b03      	cmp	r3, #3
      hi2c->pBuffPtr++;
 8002236:	6262      	str	r2, [r4, #36]	; 0x24
      if (hi2c->XferCount == (uint16_t)3)
 8002238:	f47f aec2 	bne.w	8001fc0 <HAL_I2C_EV_IRQHandler+0x58>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800223c:	6822      	ldr	r2, [r4, #0]
 800223e:	6853      	ldr	r3, [r2, #4]
 8002240:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002244:	6053      	str	r3, [r2, #4]
 8002246:	e6bb      	b.n	8001fc0 <HAL_I2C_EV_IRQHandler+0x58>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002248:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800224c:	685a      	ldr	r2, [r3, #4]
 800224e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002252:	605a      	str	r2, [r3, #4]
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8002254:	950b      	str	r5, [sp, #44]	; 0x2c
 8002256:	695a      	ldr	r2, [r3, #20]
 8002258:	920b      	str	r2, [sp, #44]	; 0x2c
 800225a:	681a      	ldr	r2, [r3, #0]
 800225c:	f042 0201 	orr.w	r2, r2, #1
 8002260:	601a      	str	r2, [r3, #0]
 8002262:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002264:	681a      	ldr	r2, [r3, #0]
 8002266:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800226a:	601a      	str	r2, [r3, #0]
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800226c:	685a      	ldr	r2, [r3, #4]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800226e:	b2cd      	uxtb	r5, r1
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8002270:	0511      	lsls	r1, r2, #20
 8002272:	d521      	bpl.n	80022b8 <HAL_I2C_EV_IRQHandler+0x350>
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8002274:	f005 02f7 	and.w	r2, r5, #247	; 0xf7
 8002278:	2a22      	cmp	r2, #34	; 0x22
 800227a:	f000 813e 	beq.w	80024fa <HAL_I2C_EV_IRQHandler+0x592>
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 800227e:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8002280:	6802      	ldr	r2, [r0, #0]
 8002282:	6852      	ldr	r2, [r2, #4]
 8002284:	b292      	uxth	r2, r2
 8002286:	8562      	strh	r2, [r4, #42]	; 0x2a
      if (hi2c->XferCount != 0U)
 8002288:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800228a:	b292      	uxth	r2, r2
 800228c:	b11a      	cbz	r2, 8002296 <HAL_I2C_EV_IRQHandler+0x32e>
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800228e:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002290:	f042 0204 	orr.w	r2, r2, #4
 8002294:	6422      	str	r2, [r4, #64]	; 0x40
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8002296:	685a      	ldr	r2, [r3, #4]
 8002298:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800229c:	605a      	str	r2, [r3, #4]
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800229e:	f7ff f86d 	bl	800137c <HAL_DMA_GetState>
 80022a2:	2801      	cmp	r0, #1
 80022a4:	d008      	beq.n	80022b8 <HAL_I2C_EV_IRQHandler+0x350>
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80022a6:	6b60      	ldr	r0, [r4, #52]	; 0x34
 80022a8:	4ba4      	ldr	r3, [pc, #656]	; (800253c <HAL_I2C_EV_IRQHandler+0x5d4>)
 80022aa:	6503      	str	r3, [r0, #80]	; 0x50
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80022ac:	f7fe ff7e 	bl	80011ac <HAL_DMA_Abort_IT>
 80022b0:	b110      	cbz	r0, 80022b8 <HAL_I2C_EV_IRQHandler+0x350>
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80022b2:	6b60      	ldr	r0, [r4, #52]	; 0x34
 80022b4:	6d03      	ldr	r3, [r0, #80]	; 0x50
 80022b6:	4798      	blx	r3
  if (hi2c->XferCount != 0U)
 80022b8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80022ba:	b29b      	uxth	r3, r3
 80022bc:	b313      	cbz	r3, 8002304 <HAL_I2C_EV_IRQHandler+0x39c>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80022be:	6823      	ldr	r3, [r4, #0]
 80022c0:	695a      	ldr	r2, [r3, #20]
 80022c2:	0752      	lsls	r2, r2, #29
 80022c4:	d50a      	bpl.n	80022dc <HAL_I2C_EV_IRQHandler+0x374>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80022c6:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80022c8:	691b      	ldr	r3, [r3, #16]
 80022ca:	7013      	strb	r3, [r2, #0]
      hi2c->XferCount--;
 80022cc:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      hi2c->pBuffPtr++;
 80022ce:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80022d0:	6823      	ldr	r3, [r4, #0]
      hi2c->XferCount--;
 80022d2:	3a01      	subs	r2, #1
 80022d4:	b292      	uxth	r2, r2
      hi2c->pBuffPtr++;
 80022d6:	3101      	adds	r1, #1
      hi2c->XferCount--;
 80022d8:	8562      	strh	r2, [r4, #42]	; 0x2a
      hi2c->pBuffPtr++;
 80022da:	6261      	str	r1, [r4, #36]	; 0x24
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80022dc:	695a      	ldr	r2, [r3, #20]
 80022de:	0656      	lsls	r6, r2, #25
 80022e0:	d509      	bpl.n	80022f6 <HAL_I2C_EV_IRQHandler+0x38e>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80022e2:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80022e4:	691b      	ldr	r3, [r3, #16]
 80022e6:	7013      	strb	r3, [r2, #0]
      hi2c->XferCount--;
 80022e8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->pBuffPtr++;
 80022ea:	6a62      	ldr	r2, [r4, #36]	; 0x24
      hi2c->XferCount--;
 80022ec:	3b01      	subs	r3, #1
 80022ee:	b29b      	uxth	r3, r3
      hi2c->pBuffPtr++;
 80022f0:	3201      	adds	r2, #1
      hi2c->XferCount--;
 80022f2:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->pBuffPtr++;
 80022f4:	6262      	str	r2, [r4, #36]	; 0x24
    if (hi2c->XferCount != 0U)
 80022f6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80022f8:	b29b      	uxth	r3, r3
 80022fa:	b11b      	cbz	r3, 8002304 <HAL_I2C_EV_IRQHandler+0x39c>
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80022fc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80022fe:	f043 0304 	orr.w	r3, r3, #4
 8002302:	6423      	str	r3, [r4, #64]	; 0x40
  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002304:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002306:	2b00      	cmp	r3, #0
 8002308:	f040 8095 	bne.w	8002436 <HAL_I2C_EV_IRQHandler+0x4ce>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800230c:	2d2a      	cmp	r5, #42	; 0x2a
 800230e:	f000 8159 	beq.w	80025c4 <HAL_I2C_EV_IRQHandler+0x65c>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8002312:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8002316:	2b28      	cmp	r3, #40	; 0x28
 8002318:	f000 80dd 	beq.w	80024d6 <HAL_I2C_EV_IRQHandler+0x56e>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800231c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800231e:	2b22      	cmp	r3, #34	; 0x22
 8002320:	d002      	beq.n	8002328 <HAL_I2C_EV_IRQHandler+0x3c0>
 8002322:	2d22      	cmp	r5, #34	; 0x22
 8002324:	f47f ae4c 	bne.w	8001fc0 <HAL_I2C_EV_IRQHandler+0x58>
        hi2c->PreviousState = I2C_STATE_NONE;
 8002328:	2300      	movs	r3, #0
        hi2c->State = HAL_I2C_STATE_READY;
 800232a:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 800232c:	6323      	str	r3, [r4, #48]	; 0x30
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 800232e:	4620      	mov	r0, r4
        hi2c->State = HAL_I2C_STATE_READY;
 8002330:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002334:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8002338:	f7ff fc8c 	bl	8001c54 <HAL_I2C_SlaveRxCpltCallback>
 800233c:	e640      	b.n	8001fc0 <HAL_I2C_EV_IRQHandler+0x58>
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800233e:	2d00      	cmp	r5, #0
 8002340:	f43f ae3e 	beq.w	8001fc0 <HAL_I2C_EV_IRQHandler+0x58>
 8002344:	0581      	lsls	r1, r0, #22
 8002346:	f57f ae3b 	bpl.w	8001fc0 <HAL_I2C_EV_IRQHandler+0x58>
          if (CurrentMode == HAL_I2C_MODE_MASTER)
 800234a:	2a10      	cmp	r2, #16
 800234c:	f000 8142 	beq.w	80025d4 <HAL_I2C_EV_IRQHandler+0x66c>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8002350:	4620      	mov	r0, r4
}
 8002352:	b00c      	add	sp, #48	; 0x30
 8002354:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8002358:	f7ff bc80 	b.w	8001c5c <I2C_MemoryTransmit_TXE_BTF>
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800235c:	2a00      	cmp	r2, #0
 800235e:	f43f ae2f 	beq.w	8001fc0 <HAL_I2C_EV_IRQHandler+0x58>
 8002362:	0586      	lsls	r6, r0, #22
 8002364:	f57f ae2c 	bpl.w	8001fc0 <HAL_I2C_EV_IRQHandler+0x58>
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002368:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  if (hi2c->XferCount == 4U)
 800236a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800236c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800236e:	b292      	uxth	r2, r2
 8002370:	2a04      	cmp	r2, #4
 8002372:	f000 8182 	beq.w	800267a <HAL_I2C_EV_IRQHandler+0x712>
  else if (hi2c->XferCount == 3U)
 8002376:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8002378:	b292      	uxth	r2, r2
 800237a:	2a03      	cmp	r2, #3
 800237c:	f000 8184 	beq.w	8002688 <HAL_I2C_EV_IRQHandler+0x720>
  else if (hi2c->XferCount == 2U)
 8002380:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8002382:	b292      	uxth	r2, r2
 8002384:	2a02      	cmp	r2, #2
 8002386:	f000 81fc 	beq.w	8002782 <HAL_I2C_EV_IRQHandler+0x81a>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800238a:	691b      	ldr	r3, [r3, #16]
 800238c:	700b      	strb	r3, [r1, #0]
 800238e:	e725      	b.n	80021dc <HAL_I2C_EV_IRQHandler+0x274>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002390:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 8002394:	2a21      	cmp	r2, #33	; 0x21
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8002396:	6c62      	ldr	r2, [r4, #68]	; 0x44
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8002398:	bf16      	itet	ne
 800239a:	f042 0201 	orrne.w	r2, r2, #1
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800239e:	f002 02fe 	andeq.w	r2, r2, #254	; 0xfe
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80023a2:	b2d2      	uxtbne	r2, r2
 80023a4:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80023a6:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80023a8:	2a00      	cmp	r2, #0
 80023aa:	f000 80e8 	beq.w	800257e <HAL_I2C_EV_IRQHandler+0x616>
 80023ae:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80023b0:	2a00      	cmp	r2, #0
 80023b2:	f000 80e4 	beq.w	800257e <HAL_I2C_EV_IRQHandler+0x616>
      SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80023b6:	685a      	ldr	r2, [r3, #4]
 80023b8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80023bc:	605a      	str	r2, [r3, #4]
 80023be:	e5ff      	b.n	8001fc0 <HAL_I2C_EV_IRQHandler+0x58>
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 80023c0:	6c62      	ldr	r2, [r4, #68]	; 0x44
  if ((hi2c->hdmatx != NULL) || (hi2c->hdmarx != NULL))
 80023c2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80023c4:	b2d2      	uxtb	r2, r2
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 80023c6:	611a      	str	r2, [r3, #16]
  if ((hi2c->hdmatx != NULL) || (hi2c->hdmarx != NULL))
 80023c8:	2900      	cmp	r1, #0
 80023ca:	f000 8091 	beq.w	80024f0 <HAL_I2C_EV_IRQHandler+0x588>
    if ((hi2c->hdmatx->XferCpltCallback != NULL) || (hi2c->hdmarx->XferCpltCallback != NULL))
 80023ce:	6bca      	ldr	r2, [r1, #60]	; 0x3c
 80023d0:	2a00      	cmp	r2, #0
 80023d2:	d1f0      	bne.n	80023b6 <HAL_I2C_EV_IRQHandler+0x44e>
 80023d4:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80023d6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80023d8:	2a00      	cmp	r2, #0
 80023da:	d1ec      	bne.n	80023b6 <HAL_I2C_EV_IRQHandler+0x44e>
 80023dc:	e5f0      	b.n	8001fc0 <HAL_I2C_EV_IRQHandler+0x58>
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 80023de:	685a      	ldr	r2, [r3, #4]
 80023e0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80023e4:	605a      	str	r2, [r3, #4]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 80023e6:	ea6f 0196 	mvn.w	r1, r6, lsr #2
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 80023ea:	0633      	lsls	r3, r6, #24
    __HAL_UNLOCK(hi2c);
 80023ec:	f04f 0300 	mov.w	r3, #0
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 80023f0:	f001 0101 	and.w	r1, r1, #1
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 80023f4:	bf54      	ite	pl
 80023f6:	89a2      	ldrhpl	r2, [r4, #12]
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 80023f8:	8b22      	ldrhmi	r2, [r4, #24]
    __HAL_UNLOCK(hi2c);
 80023fa:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 80023fe:	4620      	mov	r0, r4
 8002400:	f7fe fa0e 	bl	8000820 <HAL_I2C_AddrCallback>
 8002404:	e5dc      	b.n	8001fc0 <HAL_I2C_EV_IRQHandler+0x58>
    if (hi2c->EventCount == 0U)
 8002406:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8002408:	b97a      	cbnz	r2, 800242a <HAL_I2C_EV_IRQHandler+0x4c2>
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800240a:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800240c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002410:	611a      	str	r2, [r3, #16]
 8002412:	e5d5      	b.n	8001fc0 <HAL_I2C_EV_IRQHandler+0x58>
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8002414:	2201      	movs	r2, #1
 8002416:	62e2      	str	r2, [r4, #44]	; 0x2c
 8002418:	e620      	b.n	800205c <HAL_I2C_EV_IRQHandler+0xf4>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 800241a:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800241c:	11d2      	asrs	r2, r2, #7
 800241e:	f002 0206 	and.w	r2, r2, #6
 8002422:	f042 02f0 	orr.w	r2, r2, #240	; 0xf0
 8002426:	611a      	str	r2, [r3, #16]
 8002428:	e5ca      	b.n	8001fc0 <HAL_I2C_EV_IRQHandler+0x58>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800242a:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800242c:	f042 0201 	orr.w	r2, r2, #1
 8002430:	b2d2      	uxtb	r2, r2
 8002432:	611a      	str	r2, [r3, #16]
 8002434:	e5c4      	b.n	8001fc0 <HAL_I2C_EV_IRQHandler+0x58>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002436:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 800243a:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 800243e:	6823      	ldr	r3, [r4, #0]
 8002440:	b2d2      	uxtb	r2, r2
  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8002442:	2a10      	cmp	r2, #16
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002444:	b2c9      	uxtb	r1, r1
  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8002446:	f000 809f 	beq.w	8002588 <HAL_I2C_EV_IRQHandler+0x620>
 800244a:	2a40      	cmp	r2, #64	; 0x40
 800244c:	f000 809c 	beq.w	8002588 <HAL_I2C_EV_IRQHandler+0x620>
  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8002450:	f001 0228 	and.w	r2, r1, #40	; 0x28
 8002454:	2a28      	cmp	r2, #40	; 0x28
 8002456:	f000 80e3 	beq.w	8002620 <HAL_I2C_EV_IRQHandler+0x6b8>
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 800245a:	685a      	ldr	r2, [r3, #4]
 800245c:	0510      	lsls	r0, r2, #20
 800245e:	d407      	bmi.n	8002470 <HAL_I2C_EV_IRQHandler+0x508>
 8002460:	2960      	cmp	r1, #96	; 0x60
 8002462:	d005      	beq.n	8002470 <HAL_I2C_EV_IRQHandler+0x508>
      hi2c->State = HAL_I2C_STATE_READY;
 8002464:	2120      	movs	r1, #32
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002466:	2200      	movs	r2, #0
      hi2c->State = HAL_I2C_STATE_READY;
 8002468:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800246c:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->PreviousState = I2C_STATE_NONE;
 8002470:	2200      	movs	r2, #0
 8002472:	6322      	str	r2, [r4, #48]	; 0x30
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8002474:	685a      	ldr	r2, [r3, #4]
 8002476:	f412 6200 	ands.w	r2, r2, #2048	; 0x800
 800247a:	f000 8091 	beq.w	80025a0 <HAL_I2C_EV_IRQHandler+0x638>
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 800247e:	685a      	ldr	r2, [r3, #4]
    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8002480:	6b60      	ldr	r0, [r4, #52]	; 0x34
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8002482:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002486:	605a      	str	r2, [r3, #4]
    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8002488:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 800248c:	2b01      	cmp	r3, #1
 800248e:	f000 810a 	beq.w	80026a6 <HAL_I2C_EV_IRQHandler+0x73e>
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8002492:	4b2a      	ldr	r3, [pc, #168]	; (800253c <HAL_I2C_EV_IRQHandler+0x5d4>)
 8002494:	6503      	str	r3, [r0, #80]	; 0x50
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8002496:	f7fe fe89 	bl	80011ac <HAL_DMA_Abort_IT>
 800249a:	b150      	cbz	r0, 80024b2 <HAL_I2C_EV_IRQHandler+0x54a>
        __HAL_I2C_DISABLE(hi2c);
 800249c:	6822      	ldr	r2, [r4, #0]
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800249e:	6b60      	ldr	r0, [r4, #52]	; 0x34
        __HAL_I2C_DISABLE(hi2c);
 80024a0:	6813      	ldr	r3, [r2, #0]
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80024a2:	6d01      	ldr	r1, [r0, #80]	; 0x50
        __HAL_I2C_DISABLE(hi2c);
 80024a4:	f023 0301 	bic.w	r3, r3, #1
        hi2c->State = HAL_I2C_STATE_READY;
 80024a8:	2520      	movs	r5, #32
        __HAL_I2C_DISABLE(hi2c);
 80024aa:	6013      	str	r3, [r2, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 80024ac:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80024b0:	4788      	blx	r1
  CurrentError = hi2c->ErrorCode;
 80024b2:	6c23      	ldr	r3, [r4, #64]	; 0x40
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80024b4:	0718      	lsls	r0, r3, #28
 80024b6:	d004      	beq.n	80024c2 <HAL_I2C_EV_IRQHandler+0x55a>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80024b8:	6822      	ldr	r2, [r4, #0]
 80024ba:	6853      	ldr	r3, [r2, #4]
 80024bc:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80024c0:	6053      	str	r3, [r2, #4]
  CurrentState = hi2c->State;
 80024c2:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 80024c6:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80024c8:	0751      	lsls	r1, r2, #29
  CurrentState = hi2c->State;
 80024ca:	b2db      	uxtb	r3, r3
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 80024cc:	f57f ad78 	bpl.w	8001fc0 <HAL_I2C_EV_IRQHandler+0x58>
 80024d0:	2b28      	cmp	r3, #40	; 0x28
 80024d2:	f47f ad75 	bne.w	8001fc0 <HAL_I2C_EV_IRQHandler+0x58>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80024d6:	4b1a      	ldr	r3, [pc, #104]	; (8002540 <HAL_I2C_EV_IRQHandler+0x5d8>)
 80024d8:	62e3      	str	r3, [r4, #44]	; 0x2c
      hi2c->State = HAL_I2C_STATE_READY;
 80024da:	2220      	movs	r2, #32
      hi2c->PreviousState = I2C_STATE_NONE;
 80024dc:	2300      	movs	r3, #0
 80024de:	6323      	str	r3, [r4, #48]	; 0x30
      HAL_I2C_ListenCpltCallback(hi2c);
 80024e0:	4620      	mov	r0, r4
      hi2c->State = HAL_I2C_STATE_READY;
 80024e2:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80024e6:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 80024ea:	f7fe f9f3 	bl	80008d4 <HAL_I2C_ListenCpltCallback>
 80024ee:	e567      	b.n	8001fc0 <HAL_I2C_EV_IRQHandler+0x58>
  if ((hi2c->hdmatx != NULL) || (hi2c->hdmarx != NULL))
 80024f0:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80024f2:	2a00      	cmp	r2, #0
 80024f4:	f47f af6b 	bne.w	80023ce <HAL_I2C_EV_IRQHandler+0x466>
 80024f8:	e562      	b.n	8001fc0 <HAL_I2C_EV_IRQHandler+0x58>
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 80024fa:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80024fc:	6802      	ldr	r2, [r0, #0]
 80024fe:	6852      	ldr	r2, [r2, #4]
 8002500:	b292      	uxth	r2, r2
 8002502:	8562      	strh	r2, [r4, #42]	; 0x2a
      if (hi2c->XferCount != 0U)
 8002504:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8002506:	b292      	uxth	r2, r2
 8002508:	b11a      	cbz	r2, 8002512 <HAL_I2C_EV_IRQHandler+0x5aa>
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800250a:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800250c:	f042 0204 	orr.w	r2, r2, #4
 8002510:	6422      	str	r2, [r4, #64]	; 0x40
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8002512:	685a      	ldr	r2, [r3, #4]
 8002514:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002518:	605a      	str	r2, [r3, #4]
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800251a:	f7fe ff2f 	bl	800137c <HAL_DMA_GetState>
 800251e:	2801      	cmp	r0, #1
 8002520:	f43f aeca 	beq.w	80022b8 <HAL_I2C_EV_IRQHandler+0x350>
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8002524:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8002526:	4b05      	ldr	r3, [pc, #20]	; (800253c <HAL_I2C_EV_IRQHandler+0x5d4>)
 8002528:	6503      	str	r3, [r0, #80]	; 0x50
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800252a:	f7fe fe3f 	bl	80011ac <HAL_DMA_Abort_IT>
 800252e:	2800      	cmp	r0, #0
 8002530:	f43f aec2 	beq.w	80022b8 <HAL_I2C_EV_IRQHandler+0x350>
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8002534:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8002536:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8002538:	4798      	blx	r3
 800253a:	e6bd      	b.n	80022b8 <HAL_I2C_EV_IRQHandler+0x350>
 800253c:	08001e71 	.word	0x08001e71
 8002540:	ffff0000 	.word	0xffff0000
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8002544:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8002546:	b911      	cbnz	r1, 800254e <HAL_I2C_EV_IRQHandler+0x5e6>
 8002548:	2a40      	cmp	r2, #64	; 0x40
 800254a:	f000 80e4 	beq.w	8002716 <HAL_I2C_EV_IRQHandler+0x7ae>
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 800254e:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8002550:	b922      	cbnz	r2, 800255c <HAL_I2C_EV_IRQHandler+0x5f4>
 8002552:	6921      	ldr	r1, [r4, #16]
 8002554:	f5b1 4f40 	cmp.w	r1, #49152	; 0xc000
 8002558:	f000 80e4 	beq.w	8002724 <HAL_I2C_EV_IRQHandler+0x7bc>
      if (hi2c->XferCount == 0U)
 800255c:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800255e:	b292      	uxth	r2, r2
 8002560:	2a00      	cmp	r2, #0
 8002562:	d162      	bne.n	800262a <HAL_I2C_EV_IRQHandler+0x6c2>
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002564:	9202      	str	r2, [sp, #8]
 8002566:	695a      	ldr	r2, [r3, #20]
 8002568:	9202      	str	r2, [sp, #8]
 800256a:	699a      	ldr	r2, [r3, #24]
 800256c:	9202      	str	r2, [sp, #8]
 800256e:	9a02      	ldr	r2, [sp, #8]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002570:	681a      	ldr	r2, [r3, #0]
 8002572:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002576:	601a      	str	r2, [r3, #0]
      hi2c->EventCount = 0U;
 8002578:	2300      	movs	r3, #0
 800257a:	6523      	str	r3, [r4, #80]	; 0x50
 800257c:	e520      	b.n	8001fc0 <HAL_I2C_EV_IRQHandler+0x58>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800257e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8002580:	2a00      	cmp	r2, #0
 8002582:	f47f af28 	bne.w	80023d6 <HAL_I2C_EV_IRQHandler+0x46e>
 8002586:	e51b      	b.n	8001fc0 <HAL_I2C_EV_IRQHandler+0x58>
  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8002588:	2922      	cmp	r1, #34	; 0x22
 800258a:	f47f af61 	bne.w	8002450 <HAL_I2C_EV_IRQHandler+0x4e8>
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800258e:	681a      	ldr	r2, [r3, #0]
 8002590:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002594:	601a      	str	r2, [r3, #0]
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8002596:	685a      	ldr	r2, [r3, #4]
 8002598:	0515      	lsls	r5, r2, #20
 800259a:	f53f af69 	bmi.w	8002470 <HAL_I2C_EV_IRQHandler+0x508>
 800259e:	e761      	b.n	8002464 <HAL_I2C_EV_IRQHandler+0x4fc>
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80025a0:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
 80025a4:	2960      	cmp	r1, #96	; 0x60
 80025a6:	f000 809c 	beq.w	80026e2 <HAL_I2C_EV_IRQHandler+0x77a>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80025aa:	695a      	ldr	r2, [r3, #20]
 80025ac:	0655      	lsls	r5, r2, #25
 80025ae:	d505      	bpl.n	80025bc <HAL_I2C_EV_IRQHandler+0x654>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80025b0:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80025b2:	691b      	ldr	r3, [r3, #16]
 80025b4:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 80025b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80025b8:	3301      	adds	r3, #1
 80025ba:	6263      	str	r3, [r4, #36]	; 0x24
    HAL_I2C_ErrorCallback(hi2c);
 80025bc:	4620      	mov	r0, r4
 80025be:	f7ff fba9 	bl	8001d14 <HAL_I2C_ErrorCallback>
 80025c2:	e776      	b.n	80024b2 <HAL_I2C_EV_IRQHandler+0x54a>
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80025c4:	2228      	movs	r2, #40	; 0x28
      hi2c->PreviousState = I2C_STATE_NONE;
 80025c6:	6323      	str	r3, [r4, #48]	; 0x30
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80025c8:	4620      	mov	r0, r4
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80025ca:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80025ce:	f7ff fb41 	bl	8001c54 <HAL_I2C_SlaveRxCpltCallback>
 80025d2:	e69e      	b.n	8002312 <HAL_I2C_EV_IRQHandler+0x3aa>
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80025d4:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80025d6:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 80025da:	2a21      	cmp	r2, #33	; 0x21
 80025dc:	f47f acf0 	bne.w	8001fc0 <HAL_I2C_EV_IRQHandler+0x58>
    if (hi2c->XferCount != 0U)
 80025e0:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80025e2:	b292      	uxth	r2, r2
 80025e4:	2a00      	cmp	r2, #0
 80025e6:	f47f ade1 	bne.w	80021ac <HAL_I2C_EV_IRQHandler+0x244>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80025ea:	2908      	cmp	r1, #8
 80025ec:	d005      	beq.n	80025fa <HAL_I2C_EV_IRQHandler+0x692>
 80025ee:	2920      	cmp	r1, #32
 80025f0:	d003      	beq.n	80025fa <HAL_I2C_EV_IRQHandler+0x692>
 80025f2:	f511 3f80 	cmn.w	r1, #65536	; 0x10000
 80025f6:	f040 81dc 	bne.w	80029b2 <HAL_I2C_EV_IRQHandler+0xa4a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80025fa:	685a      	ldr	r2, [r3, #4]
 80025fc:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002600:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002602:	681a      	ldr	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8002604:	2100      	movs	r1, #0
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002606:	f442 7200 	orr.w	r2, r2, #512	; 0x200
        hi2c->State = HAL_I2C_STATE_READY;
 800260a:	2520      	movs	r5, #32
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800260c:	601a      	str	r2, [r3, #0]
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800260e:	4620      	mov	r0, r4
        hi2c->PreviousState = I2C_STATE_NONE;
 8002610:	6321      	str	r1, [r4, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8002612:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002616:	f884 103e 	strb.w	r1, [r4, #62]	; 0x3e
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800261a:	f7ff fb15 	bl	8001c48 <HAL_I2C_MasterTxCpltCallback>
 800261e:	e4cf      	b.n	8001fc0 <HAL_I2C_EV_IRQHandler+0x58>
    hi2c->PreviousState = I2C_STATE_NONE;
 8002620:	2100      	movs	r1, #0
 8002622:	6321      	str	r1, [r4, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8002624:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
 8002628:	e724      	b.n	8002474 <HAL_I2C_EV_IRQHandler+0x50c>
      else if (hi2c->XferCount == 1U)
 800262a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800262c:	b292      	uxth	r2, r2
 800262e:	2a01      	cmp	r2, #1
 8002630:	f000 8086 	beq.w	8002740 <HAL_I2C_EV_IRQHandler+0x7d8>
      else if (hi2c->XferCount == 2U)
 8002634:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8002636:	b292      	uxth	r2, r2
 8002638:	2a02      	cmp	r2, #2
 800263a:	f000 8142 	beq.w	80028c2 <HAL_I2C_EV_IRQHandler+0x95a>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800263e:	681a      	ldr	r2, [r3, #0]
 8002640:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002644:	601a      	str	r2, [r3, #0]
        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8002646:	685a      	ldr	r2, [r3, #4]
 8002648:	0511      	lsls	r1, r2, #20
 800264a:	d50e      	bpl.n	800266a <HAL_I2C_EV_IRQHandler+0x702>
 800264c:	f510 3f80 	cmn.w	r0, #65536	; 0x10000
 8002650:	d007      	beq.n	8002662 <HAL_I2C_EV_IRQHandler+0x6fa>
 8002652:	3801      	subs	r0, #1
 8002654:	281f      	cmp	r0, #31
 8002656:	d808      	bhi.n	800266a <HAL_I2C_EV_IRQHandler+0x702>
 8002658:	4aab      	ldr	r2, [pc, #684]	; (8002908 <HAL_I2C_EV_IRQHandler+0x9a0>)
 800265a:	fa22 f000 	lsr.w	r0, r2, r0
 800265e:	07c2      	lsls	r2, r0, #31
 8002660:	d503      	bpl.n	800266a <HAL_I2C_EV_IRQHandler+0x702>
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8002662:	685a      	ldr	r2, [r3, #4]
 8002664:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002668:	605a      	str	r2, [r3, #4]
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800266a:	2200      	movs	r2, #0
 800266c:	9208      	str	r2, [sp, #32]
 800266e:	695a      	ldr	r2, [r3, #20]
 8002670:	9208      	str	r2, [sp, #32]
 8002672:	699b      	ldr	r3, [r3, #24]
 8002674:	9308      	str	r3, [sp, #32]
 8002676:	9b08      	ldr	r3, [sp, #32]
 8002678:	e77e      	b.n	8002578 <HAL_I2C_EV_IRQHandler+0x610>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800267a:	685a      	ldr	r2, [r3, #4]
 800267c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002680:	605a      	str	r2, [r3, #4]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002682:	691b      	ldr	r3, [r3, #16]
 8002684:	700b      	strb	r3, [r1, #0]
 8002686:	e5a9      	b.n	80021dc <HAL_I2C_EV_IRQHandler+0x274>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002688:	685a      	ldr	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 800268a:	2804      	cmp	r0, #4
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800268c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002690:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8002692:	f43f ae7a 	beq.w	800238a <HAL_I2C_EV_IRQHandler+0x422>
 8002696:	2802      	cmp	r0, #2
 8002698:	f43f ae77 	beq.w	800238a <HAL_I2C_EV_IRQHandler+0x422>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800269c:	681a      	ldr	r2, [r3, #0]
 800269e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80026a2:	601a      	str	r2, [r3, #0]
 80026a4:	e671      	b.n	800238a <HAL_I2C_EV_IRQHandler+0x422>
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80026a6:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80026a8:	4b98      	ldr	r3, [pc, #608]	; (800290c <HAL_I2C_EV_IRQHandler+0x9a4>)
 80026aa:	6503      	str	r3, [r0, #80]	; 0x50
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80026ac:	f7fe fd7e 	bl	80011ac <HAL_DMA_Abort_IT>
 80026b0:	2800      	cmp	r0, #0
 80026b2:	f43f aefe 	beq.w	80024b2 <HAL_I2C_EV_IRQHandler+0x54a>
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80026b6:	6823      	ldr	r3, [r4, #0]
 80026b8:	695a      	ldr	r2, [r3, #20]
 80026ba:	0652      	lsls	r2, r2, #25
 80026bc:	d506      	bpl.n	80026cc <HAL_I2C_EV_IRQHandler+0x764>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80026be:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80026c0:	691b      	ldr	r3, [r3, #16]
 80026c2:	7013      	strb	r3, [r2, #0]
          hi2c->pBuffPtr++;
 80026c4:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80026c6:	6823      	ldr	r3, [r4, #0]
 80026c8:	3201      	adds	r2, #1
 80026ca:	6262      	str	r2, [r4, #36]	; 0x24
        __HAL_I2C_DISABLE(hi2c);
 80026cc:	681a      	ldr	r2, [r3, #0]
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80026ce:	6ba0      	ldr	r0, [r4, #56]	; 0x38
        __HAL_I2C_DISABLE(hi2c);
 80026d0:	f022 0201 	bic.w	r2, r2, #1
        hi2c->State = HAL_I2C_STATE_READY;
 80026d4:	2120      	movs	r1, #32
        __HAL_I2C_DISABLE(hi2c);
 80026d6:	601a      	str	r2, [r3, #0]
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80026d8:	6d03      	ldr	r3, [r0, #80]	; 0x50
        hi2c->State = HAL_I2C_STATE_READY;
 80026da:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80026de:	4798      	blx	r3
 80026e0:	e6e7      	b.n	80024b2 <HAL_I2C_EV_IRQHandler+0x54a>
    hi2c->State = HAL_I2C_STATE_READY;
 80026e2:	2120      	movs	r1, #32
 80026e4:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80026e8:	6422      	str	r2, [r4, #64]	; 0x40
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80026ea:	695a      	ldr	r2, [r3, #20]
 80026ec:	0656      	lsls	r6, r2, #25
 80026ee:	d506      	bpl.n	80026fe <HAL_I2C_EV_IRQHandler+0x796>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80026f0:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80026f2:	691b      	ldr	r3, [r3, #16]
 80026f4:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 80026f6:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80026f8:	6823      	ldr	r3, [r4, #0]
 80026fa:	3201      	adds	r2, #1
 80026fc:	6262      	str	r2, [r4, #36]	; 0x24
    __HAL_I2C_DISABLE(hi2c);
 80026fe:	681a      	ldr	r2, [r3, #0]
 8002700:	f022 0201 	bic.w	r2, r2, #1
 8002704:	601a      	str	r2, [r3, #0]
    HAL_I2C_AbortCpltCallback(hi2c);
 8002706:	4620      	mov	r0, r4
 8002708:	f7ff fbb0 	bl	8001e6c <HAL_I2C_AbortCpltCallback>
 800270c:	e6d1      	b.n	80024b2 <HAL_I2C_EV_IRQHandler+0x54a>
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 800270e:	2a21      	cmp	r2, #33	; 0x21
 8002710:	f43f ac8c 	beq.w	800202c <HAL_I2C_EV_IRQHandler+0xc4>
 8002714:	e486      	b.n	8002024 <HAL_I2C_EV_IRQHandler+0xbc>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002716:	9100      	str	r1, [sp, #0]
 8002718:	695a      	ldr	r2, [r3, #20]
 800271a:	9200      	str	r2, [sp, #0]
 800271c:	699b      	ldr	r3, [r3, #24]
 800271e:	9300      	str	r3, [sp, #0]
 8002720:	9b00      	ldr	r3, [sp, #0]
 8002722:	e44d      	b.n	8001fc0 <HAL_I2C_EV_IRQHandler+0x58>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002724:	9201      	str	r2, [sp, #4]
 8002726:	695a      	ldr	r2, [r3, #20]
 8002728:	9201      	str	r2, [sp, #4]
 800272a:	699a      	ldr	r2, [r3, #24]
 800272c:	9201      	str	r2, [sp, #4]
 800272e:	9a01      	ldr	r2, [sp, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002730:	681a      	ldr	r2, [r3, #0]
 8002732:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002736:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8002738:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800273a:	3301      	adds	r3, #1
 800273c:	6523      	str	r3, [r4, #80]	; 0x50
 800273e:	e43f      	b.n	8001fc0 <HAL_I2C_EV_IRQHandler+0x58>
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8002740:	f510 3f80 	cmn.w	r0, #65536	; 0x10000
 8002744:	f000 8104 	beq.w	8002950 <HAL_I2C_EV_IRQHandler+0x9e8>
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8002748:	2808      	cmp	r0, #8
 800274a:	f000 80f1 	beq.w	8002930 <HAL_I2C_EV_IRQHandler+0x9c8>
 800274e:	2820      	cmp	r0, #32
 8002750:	f000 80ee 	beq.w	8002930 <HAL_I2C_EV_IRQHandler+0x9c8>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8002754:	2d12      	cmp	r5, #18
 8002756:	f000 80e8 	beq.w	800292a <HAL_I2C_EV_IRQHandler+0x9c2>
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800275a:	2810      	cmp	r0, #16
 800275c:	d805      	bhi.n	800276a <HAL_I2C_EV_IRQHandler+0x802>
 800275e:	4a6c      	ldr	r2, [pc, #432]	; (8002910 <HAL_I2C_EV_IRQHandler+0x9a8>)
 8002760:	fa22 f000 	lsr.w	r0, r2, r0
 8002764:	07c2      	lsls	r2, r0, #31
 8002766:	f100 811f 	bmi.w	80029a8 <HAL_I2C_EV_IRQHandler+0xa40>
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800276a:	681a      	ldr	r2, [r3, #0]
 800276c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002770:	601a      	str	r2, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002772:	2200      	movs	r2, #0
 8002774:	9205      	str	r2, [sp, #20]
 8002776:	695a      	ldr	r2, [r3, #20]
 8002778:	9205      	str	r2, [sp, #20]
 800277a:	699b      	ldr	r3, [r3, #24]
 800277c:	9305      	str	r3, [sp, #20]
 800277e:	9b05      	ldr	r3, [sp, #20]
 8002780:	e6fa      	b.n	8002578 <HAL_I2C_EV_IRQHandler+0x610>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8002782:	2801      	cmp	r0, #1
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002784:	681a      	ldr	r2, [r3, #0]
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8002786:	d071      	beq.n	800286c <HAL_I2C_EV_IRQHandler+0x904>
 8002788:	2810      	cmp	r0, #16
 800278a:	d06f      	beq.n	800286c <HAL_I2C_EV_IRQHandler+0x904>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 800278c:	2804      	cmp	r0, #4
 800278e:	f000 80fc 	beq.w	800298a <HAL_I2C_EV_IRQHandler+0xa22>
 8002792:	2802      	cmp	r0, #2
 8002794:	f000 80f9 	beq.w	800298a <HAL_I2C_EV_IRQHandler+0xa22>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002798:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800279c:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800279e:	691b      	ldr	r3, [r3, #16]
 80027a0:	700b      	strb	r3, [r1, #0]
    hi2c->XferCount--;
 80027a2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr++;
 80027a4:	6a62      	ldr	r2, [r4, #36]	; 0x24
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80027a6:	6821      	ldr	r1, [r4, #0]
    hi2c->XferCount--;
 80027a8:	3b01      	subs	r3, #1
 80027aa:	b29b      	uxth	r3, r3
 80027ac:	8563      	strh	r3, [r4, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80027ae:	690b      	ldr	r3, [r1, #16]
    hi2c->pBuffPtr++;
 80027b0:	1c51      	adds	r1, r2, #1
 80027b2:	6261      	str	r1, [r4, #36]	; 0x24
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80027b4:	7053      	strb	r3, [r2, #1]
    hi2c->XferCount--;
 80027b6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80027b8:	6821      	ldr	r1, [r4, #0]
    hi2c->pBuffPtr++;
 80027ba:	6a62      	ldr	r2, [r4, #36]	; 0x24
    hi2c->XferCount--;
 80027bc:	3b01      	subs	r3, #1
 80027be:	b29b      	uxth	r3, r3
 80027c0:	8563      	strh	r3, [r4, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80027c2:	684b      	ldr	r3, [r1, #4]
    hi2c->pBuffPtr++;
 80027c4:	3201      	adds	r2, #1
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80027c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    hi2c->State = HAL_I2C_STATE_READY;
 80027ca:	2020      	movs	r0, #32
    hi2c->pBuffPtr++;
 80027cc:	6262      	str	r2, [r4, #36]	; 0x24
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80027ce:	604b      	str	r3, [r1, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80027d0:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80027d4:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
 80027d8:	2b40      	cmp	r3, #64	; 0x40
 80027da:	f000 80cd 	beq.w	8002978 <HAL_I2C_EV_IRQHandler+0xa10>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80027de:	2200      	movs	r2, #0
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80027e0:	2312      	movs	r3, #18
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80027e2:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80027e6:	4620      	mov	r0, r4
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80027e8:	6323      	str	r3, [r4, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80027ea:	f7ff fa2f 	bl	8001c4c <HAL_I2C_MasterRxCpltCallback>
 80027ee:	f7ff bbe7 	b.w	8001fc0 <HAL_I2C_EV_IRQHandler+0x58>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 80027f2:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80027f4:	2802      	cmp	r0, #2
 80027f6:	f43f abe3 	beq.w	8001fc0 <HAL_I2C_EV_IRQHandler+0x58>
 80027fa:	2901      	cmp	r1, #1
 80027fc:	f63f abe0 	bhi.w	8001fc0 <HAL_I2C_EV_IRQHandler+0x58>
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8002800:	4944      	ldr	r1, [pc, #272]	; (8002914 <HAL_I2C_EV_IRQHandler+0x9ac>)
  __IO uint32_t count = 0U;
 8002802:	920a      	str	r2, [sp, #40]	; 0x28
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8002804:	680a      	ldr	r2, [r1, #0]
 8002806:	f246 11a8 	movw	r1, #25000	; 0x61a8
 800280a:	fbb2 f2f1 	udiv	r2, r2, r1
 800280e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8002812:	920a      	str	r2, [sp, #40]	; 0x28
    count--;
 8002814:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002816:	3a01      	subs	r2, #1
 8002818:	920a      	str	r2, [sp, #40]	; 0x28
    if (count == 0U)
 800281a:	990a      	ldr	r1, [sp, #40]	; 0x28
 800281c:	2900      	cmp	r1, #0
 800281e:	f000 80ea 	beq.w	80029f6 <HAL_I2C_EV_IRQHandler+0xa8e>
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8002822:	681a      	ldr	r2, [r3, #0]
 8002824:	f412 7200 	ands.w	r2, r2, #512	; 0x200
 8002828:	d1f4      	bne.n	8002814 <HAL_I2C_EV_IRQHandler+0x8ac>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800282a:	6819      	ldr	r1, [r3, #0]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800282c:	6a60      	ldr	r0, [r4, #36]	; 0x24
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800282e:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8002832:	6019      	str	r1, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002834:	6859      	ldr	r1, [r3, #4]
 8002836:	f421 61e0 	bic.w	r1, r1, #1792	; 0x700
 800283a:	6059      	str	r1, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800283c:	691b      	ldr	r3, [r3, #16]
 800283e:	7003      	strb	r3, [r0, #0]
        hi2c->XferCount--;
 8002840:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
        hi2c->pBuffPtr++;
 8002842:	6a61      	ldr	r1, [r4, #36]	; 0x24
        hi2c->XferCount--;
 8002844:	3b01      	subs	r3, #1
 8002846:	b29b      	uxth	r3, r3
        hi2c->State = HAL_I2C_STATE_READY;
 8002848:	2020      	movs	r0, #32
        hi2c->XferCount--;
 800284a:	8563      	strh	r3, [r4, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800284c:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002850:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
        hi2c->pBuffPtr++;
 8002854:	3101      	adds	r1, #1
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002856:	2b40      	cmp	r3, #64	; 0x40
        hi2c->pBuffPtr++;
 8002858:	6261      	str	r1, [r4, #36]	; 0x24
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800285a:	d1c1      	bne.n	80027e0 <HAL_I2C_EV_IRQHandler+0x878>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800285c:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
          HAL_I2C_MemRxCpltCallback(hi2c);
 8002860:	4620      	mov	r0, r4
          hi2c->PreviousState = I2C_STATE_NONE;
 8002862:	6322      	str	r2, [r4, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8002864:	f7ff fa54 	bl	8001d10 <HAL_I2C_MemRxCpltCallback>
 8002868:	f7ff bbaa 	b.w	8001fc0 <HAL_I2C_EV_IRQHandler+0x58>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800286c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002870:	601a      	str	r2, [r3, #0]
 8002872:	e794      	b.n	800279e <HAL_I2C_EV_IRQHandler+0x836>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002874:	2d08      	cmp	r5, #8
 8002876:	d005      	beq.n	8002884 <HAL_I2C_EV_IRQHandler+0x91c>
 8002878:	2d20      	cmp	r5, #32
 800287a:	d003      	beq.n	8002884 <HAL_I2C_EV_IRQHandler+0x91c>
 800287c:	f515 3f80 	cmn.w	r5, #65536	; 0x10000
 8002880:	f040 80a8 	bne.w	80029d4 <HAL_I2C_EV_IRQHandler+0xa6c>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002884:	685a      	ldr	r2, [r3, #4]
 8002886:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800288a:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800288c:	6819      	ldr	r1, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800288e:	2200      	movs	r2, #0
      hi2c->State = HAL_I2C_STATE_READY;
 8002890:	2020      	movs	r0, #32
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002892:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 8002896:	6019      	str	r1, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8002898:	6322      	str	r2, [r4, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800289a:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800289e:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80028a2:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80028a6:	2b40      	cmp	r3, #64	; 0x40
        HAL_I2C_MemTxCpltCallback(hi2c);
 80028a8:	4620      	mov	r0, r4
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80028aa:	f000 808f 	beq.w	80029cc <HAL_I2C_EV_IRQHandler+0xa64>
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80028ae:	f7ff f9cb 	bl	8001c48 <HAL_I2C_MasterTxCpltCallback>
 80028b2:	f7ff bb85 	b.w	8001fc0 <HAL_I2C_EV_IRQHandler+0x58>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80028b6:	685a      	ldr	r2, [r3, #4]
 80028b8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80028bc:	605a      	str	r2, [r3, #4]
 80028be:	f7ff bb7f 	b.w	8001fc0 <HAL_I2C_EV_IRQHandler+0x58>
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80028c2:	2810      	cmp	r0, #16
 80028c4:	d928      	bls.n	8002918 <HAL_I2C_EV_IRQHandler+0x9b0>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80028c6:	681a      	ldr	r2, [r3, #0]
 80028c8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80028cc:	601a      	str	r2, [r3, #0]
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80028ce:	681a      	ldr	r2, [r3, #0]
 80028d0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80028d4:	601a      	str	r2, [r3, #0]
        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80028d6:	685a      	ldr	r2, [r3, #4]
 80028d8:	0515      	lsls	r5, r2, #20
 80028da:	d50d      	bpl.n	80028f8 <HAL_I2C_EV_IRQHandler+0x990>
 80028dc:	f510 3f80 	cmn.w	r0, #65536	; 0x10000
 80028e0:	d006      	beq.n	80028f0 <HAL_I2C_EV_IRQHandler+0x988>
 80028e2:	3801      	subs	r0, #1
 80028e4:	281f      	cmp	r0, #31
 80028e6:	d807      	bhi.n	80028f8 <HAL_I2C_EV_IRQHandler+0x990>
 80028e8:	4a07      	ldr	r2, [pc, #28]	; (8002908 <HAL_I2C_EV_IRQHandler+0x9a0>)
 80028ea:	40c2      	lsrs	r2, r0
 80028ec:	07d0      	lsls	r0, r2, #31
 80028ee:	d503      	bpl.n	80028f8 <HAL_I2C_EV_IRQHandler+0x990>
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80028f0:	685a      	ldr	r2, [r3, #4]
 80028f2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80028f6:	605a      	str	r2, [r3, #4]
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80028f8:	2200      	movs	r2, #0
 80028fa:	9207      	str	r2, [sp, #28]
 80028fc:	695a      	ldr	r2, [r3, #20]
 80028fe:	9207      	str	r2, [sp, #28]
 8002900:	699b      	ldr	r3, [r3, #24]
 8002902:	9307      	str	r3, [sp, #28]
 8002904:	9b07      	ldr	r3, [sp, #28]
 8002906:	e637      	b.n	8002578 <HAL_I2C_EV_IRQHandler+0x610>
 8002908:	80008081 	.word	0x80008081
 800290c:	08001e71 	.word	0x08001e71
 8002910:	00010014 	.word	0x00010014
 8002914:	2000000c 	.word	0x2000000c
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8002918:	4a45      	ldr	r2, [pc, #276]	; (8002a30 <HAL_I2C_EV_IRQHandler+0xac8>)
 800291a:	40c2      	lsrs	r2, r0
 800291c:	07d6      	lsls	r6, r2, #31
 800291e:	d5d2      	bpl.n	80028c6 <HAL_I2C_EV_IRQHandler+0x95e>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002920:	681a      	ldr	r2, [r3, #0]
 8002922:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002926:	601a      	str	r2, [r3, #0]
 8002928:	e7d5      	b.n	80028d6 <HAL_I2C_EV_IRQHandler+0x96e>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 800292a:	2801      	cmp	r0, #1
 800292c:	f43f af1d 	beq.w	800276a <HAL_I2C_EV_IRQHandler+0x802>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002930:	681a      	ldr	r2, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002932:	2100      	movs	r1, #0
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002934:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002938:	601a      	str	r2, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800293a:	9106      	str	r1, [sp, #24]
 800293c:	695a      	ldr	r2, [r3, #20]
 800293e:	9206      	str	r2, [sp, #24]
 8002940:	699a      	ldr	r2, [r3, #24]
 8002942:	9206      	str	r2, [sp, #24]
 8002944:	9a06      	ldr	r2, [sp, #24]
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002946:	681a      	ldr	r2, [r3, #0]
 8002948:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800294c:	601a      	str	r2, [r3, #0]
 800294e:	e613      	b.n	8002578 <HAL_I2C_EV_IRQHandler+0x610>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002950:	681a      	ldr	r2, [r3, #0]
 8002952:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002956:	601a      	str	r2, [r3, #0]
          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8002958:	685a      	ldr	r2, [r3, #4]
 800295a:	f412 6200 	ands.w	r2, r2, #2048	; 0x800
 800295e:	d018      	beq.n	8002992 <HAL_I2C_EV_IRQHandler+0xa2a>
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002960:	681a      	ldr	r2, [r3, #0]
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002962:	2100      	movs	r1, #0
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002964:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002968:	601a      	str	r2, [r3, #0]
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800296a:	9103      	str	r1, [sp, #12]
 800296c:	695a      	ldr	r2, [r3, #20]
 800296e:	9203      	str	r2, [sp, #12]
 8002970:	699b      	ldr	r3, [r3, #24]
 8002972:	9303      	str	r3, [sp, #12]
 8002974:	9b03      	ldr	r3, [sp, #12]
 8002976:	e5ff      	b.n	8002578 <HAL_I2C_EV_IRQHandler+0x610>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002978:	2300      	movs	r3, #0
 800297a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      HAL_I2C_MemRxCpltCallback(hi2c);
 800297e:	4620      	mov	r0, r4
      hi2c->PreviousState = I2C_STATE_NONE;
 8002980:	6323      	str	r3, [r4, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8002982:	f7ff f9c5 	bl	8001d10 <HAL_I2C_MemRxCpltCallback>
 8002986:	f7ff bb1b 	b.w	8001fc0 <HAL_I2C_EV_IRQHandler+0x58>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800298a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800298e:	601a      	str	r2, [r3, #0]
 8002990:	e705      	b.n	800279e <HAL_I2C_EV_IRQHandler+0x836>
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002992:	9204      	str	r2, [sp, #16]
 8002994:	695a      	ldr	r2, [r3, #20]
 8002996:	9204      	str	r2, [sp, #16]
 8002998:	699a      	ldr	r2, [r3, #24]
 800299a:	9204      	str	r2, [sp, #16]
 800299c:	9a04      	ldr	r2, [sp, #16]
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800299e:	681a      	ldr	r2, [r3, #0]
 80029a0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80029a4:	601a      	str	r2, [r3, #0]
 80029a6:	e5e7      	b.n	8002578 <HAL_I2C_EV_IRQHandler+0x610>
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80029a8:	681a      	ldr	r2, [r3, #0]
 80029aa:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80029ae:	601a      	str	r2, [r3, #0]
 80029b0:	e6df      	b.n	8002772 <HAL_I2C_EV_IRQHandler+0x80a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80029b2:	6859      	ldr	r1, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80029b4:	2611      	movs	r6, #17
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80029b6:	f421 61e0 	bic.w	r1, r1, #1792	; 0x700
        hi2c->State = HAL_I2C_STATE_READY;
 80029ba:	2520      	movs	r5, #32
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80029bc:	6059      	str	r1, [r3, #4]
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80029be:	4620      	mov	r0, r4
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80029c0:	6326      	str	r6, [r4, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80029c2:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 80029c6:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
 80029ca:	e770      	b.n	80028ae <HAL_I2C_EV_IRQHandler+0x946>
        HAL_I2C_MemTxCpltCallback(hi2c);
 80029cc:	f7ff f944 	bl	8001c58 <HAL_I2C_MemTxCpltCallback>
 80029d0:	f7ff baf6 	b.w	8001fc0 <HAL_I2C_EV_IRQHandler+0x58>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80029d4:	685a      	ldr	r2, [r3, #4]
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80029d6:	2611      	movs	r6, #17
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80029d8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80029dc:	2500      	movs	r5, #0
      hi2c->State = HAL_I2C_STATE_READY;
 80029de:	2120      	movs	r1, #32
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80029e0:	605a      	str	r2, [r3, #4]
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80029e2:	4620      	mov	r0, r4
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80029e4:	6326      	str	r6, [r4, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80029e6:	f884 503e 	strb.w	r5, [r4, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 80029ea:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80029ee:	f7ff f92b 	bl	8001c48 <HAL_I2C_MasterTxCpltCallback>
 80029f2:	f7ff bae5 	b.w	8001fc0 <HAL_I2C_EV_IRQHandler+0x58>
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80029f6:	6c22      	ldr	r2, [r4, #64]	; 0x40
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80029f8:	6a60      	ldr	r0, [r4, #36]	; 0x24
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80029fa:	f042 0220 	orr.w	r2, r2, #32
 80029fe:	6422      	str	r2, [r4, #64]	; 0x40
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002a00:	685a      	ldr	r2, [r3, #4]
 8002a02:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002a06:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002a08:	691b      	ldr	r3, [r3, #16]
 8002a0a:	7003      	strb	r3, [r0, #0]
        hi2c->XferCount--;
 8002a0c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
        hi2c->pBuffPtr++;
 8002a0e:	6a62      	ldr	r2, [r4, #36]	; 0x24
        hi2c->XferCount--;
 8002a10:	3b01      	subs	r3, #1
 8002a12:	b29b      	uxth	r3, r3
        hi2c->pBuffPtr++;
 8002a14:	3201      	adds	r2, #1
        hi2c->State = HAL_I2C_STATE_READY;
 8002a16:	2020      	movs	r0, #32
        hi2c->XferCount--;
 8002a18:	8563      	strh	r3, [r4, #42]	; 0x2a
        hi2c->pBuffPtr++;
 8002a1a:	6262      	str	r2, [r4, #36]	; 0x24
        hi2c->State = HAL_I2C_STATE_READY;
 8002a1c:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
        HAL_I2C_ErrorCallback(hi2c);
 8002a20:	4620      	mov	r0, r4
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a22:	f884 103e 	strb.w	r1, [r4, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8002a26:	f7ff f975 	bl	8001d14 <HAL_I2C_ErrorCallback>
 8002a2a:	f7ff bac9 	b.w	8001fc0 <HAL_I2C_EV_IRQHandler+0x58>
 8002a2e:	bf00      	nop
 8002a30:	00010014 	.word	0x00010014

08002a34 <HAL_I2C_ER_IRQHandler>:
{
 8002a34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8002a36:	6803      	ldr	r3, [r0, #0]
 8002a38:	695d      	ldr	r5, [r3, #20]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8002a3a:	685a      	ldr	r2, [r3, #4]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002a3c:	f890 103e 	ldrb.w	r1, [r0, #62]	; 0x3e
 8002a40:	b2ce      	uxtb	r6, r1
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002a42:	05e9      	lsls	r1, r5, #23
{
 8002a44:	4604      	mov	r4, r0
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8002a46:	469c      	mov	ip, r3
 8002a48:	f3c5 2040 	ubfx	r0, r5, #9, #1
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002a4c:	d57e      	bpl.n	8002b4c <HAL_I2C_ER_IRQHandler+0x118>
 8002a4e:	0a11      	lsrs	r1, r2, #8
 8002a50:	07cf      	lsls	r7, r1, #31
 8002a52:	d57b      	bpl.n	8002b4c <HAL_I2C_ER_IRQHandler+0x118>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002a54:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002a58:	615a      	str	r2, [r3, #20]
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002a5a:	2800      	cmp	r0, #0
 8002a5c:	f040 8085 	bne.w	8002b6a <HAL_I2C_ER_IRQHandler+0x136>
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002a60:	0568      	lsls	r0, r5, #21
 8002a62:	f140 80da 	bpl.w	8002c1a <HAL_I2C_ER_IRQHandler+0x1e6>
    error |= HAL_I2C_ERROR_BERR;
 8002a66:	2701      	movs	r7, #1
    tmp2 = hi2c->XferCount;
 8002a68:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
    tmp3 = hi2c->State;
 8002a6a:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
    tmp4 = hi2c->PreviousState;
 8002a6e:	6b20      	ldr	r0, [r4, #48]	; 0x30
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8002a70:	2e20      	cmp	r6, #32
    tmp2 = hi2c->XferCount;
 8002a72:	b292      	uxth	r2, r2
    tmp3 = hi2c->State;
 8002a74:	b2c9      	uxtb	r1, r1
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8002a76:	f000 80af 	beq.w	8002bd8 <HAL_I2C_ER_IRQHandler+0x1a4>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002a7a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8002a7e:	2e10      	cmp	r6, #16
      error |= HAL_I2C_ERROR_AF;
 8002a80:	f047 0704 	orr.w	r7, r7, #4
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002a84:	615a      	str	r2, [r3, #20]
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8002a86:	d001      	beq.n	8002a8c <HAL_I2C_ER_IRQHandler+0x58>
 8002a88:	2e40      	cmp	r6, #64	; 0x40
 8002a8a:	d103      	bne.n	8002a94 <HAL_I2C_ER_IRQHandler+0x60>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a8c:	681a      	ldr	r2, [r3, #0]
 8002a8e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a92:	601a      	str	r2, [r3, #0]
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002a94:	052e      	lsls	r6, r5, #20
 8002a96:	469c      	mov	ip, r3
 8002a98:	d505      	bpl.n	8002aa6 <HAL_I2C_ER_IRQHandler+0x72>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002a9a:	f46f 6300 	mvn.w	r3, #2048	; 0x800
    error |= HAL_I2C_ERROR_OVR;
 8002a9e:	f047 0708 	orr.w	r7, r7, #8
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002aa2:	f8cc 3014 	str.w	r3, [ip, #20]
    hi2c->ErrorCode |= error;
 8002aa6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002aa8:	431f      	orrs	r7, r3
 8002aaa:	6427      	str	r7, [r4, #64]	; 0x40
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002aac:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8002ab0:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
 8002ab4:	b2db      	uxtb	r3, r3
  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8002ab6:	2b10      	cmp	r3, #16
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002ab8:	b2d2      	uxtb	r2, r2
  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8002aba:	d068      	beq.n	8002b8e <HAL_I2C_ER_IRQHandler+0x15a>
 8002abc:	2b40      	cmp	r3, #64	; 0x40
 8002abe:	d066      	beq.n	8002b8e <HAL_I2C_ER_IRQHandler+0x15a>
  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8002ac0:	f002 0328 	and.w	r3, r2, #40	; 0x28
 8002ac4:	2b28      	cmp	r3, #40	; 0x28
 8002ac6:	f000 8082 	beq.w	8002bce <HAL_I2C_ER_IRQHandler+0x19a>
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8002aca:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8002ace:	051d      	lsls	r5, r3, #20
 8002ad0:	d407      	bmi.n	8002ae2 <HAL_I2C_ER_IRQHandler+0xae>
 8002ad2:	2a60      	cmp	r2, #96	; 0x60
 8002ad4:	d005      	beq.n	8002ae2 <HAL_I2C_ER_IRQHandler+0xae>
      hi2c->State = HAL_I2C_STATE_READY;
 8002ad6:	2220      	movs	r2, #32
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ad8:	2300      	movs	r3, #0
      hi2c->State = HAL_I2C_STATE_READY;
 8002ada:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ade:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->PreviousState = I2C_STATE_NONE;
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	6323      	str	r3, [r4, #48]	; 0x30
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8002ae6:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8002aea:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
 8002aee:	d05b      	beq.n	8002ba8 <HAL_I2C_ER_IRQHandler+0x174>
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8002af0:	f8dc 3004 	ldr.w	r3, [ip, #4]
    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8002af4:	6b60      	ldr	r0, [r4, #52]	; 0x34
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8002af6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002afa:	f8cc 3004 	str.w	r3, [ip, #4]
    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8002afe:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8002b02:	2b01      	cmp	r3, #1
 8002b04:	f000 80ab 	beq.w	8002c5e <HAL_I2C_ER_IRQHandler+0x22a>
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8002b08:	4b82      	ldr	r3, [pc, #520]	; (8002d14 <HAL_I2C_ER_IRQHandler+0x2e0>)
 8002b0a:	6503      	str	r3, [r0, #80]	; 0x50
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8002b0c:	f7fe fb4e 	bl	80011ac <HAL_DMA_Abort_IT>
 8002b10:	b150      	cbz	r0, 8002b28 <HAL_I2C_ER_IRQHandler+0xf4>
        __HAL_I2C_DISABLE(hi2c);
 8002b12:	6822      	ldr	r2, [r4, #0]
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8002b14:	6b60      	ldr	r0, [r4, #52]	; 0x34
        __HAL_I2C_DISABLE(hi2c);
 8002b16:	6813      	ldr	r3, [r2, #0]
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8002b18:	6d01      	ldr	r1, [r0, #80]	; 0x50
        __HAL_I2C_DISABLE(hi2c);
 8002b1a:	f023 0301 	bic.w	r3, r3, #1
        hi2c->State = HAL_I2C_STATE_READY;
 8002b1e:	2520      	movs	r5, #32
        __HAL_I2C_DISABLE(hi2c);
 8002b20:	6013      	str	r3, [r2, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 8002b22:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8002b26:	4788      	blx	r1
  CurrentError = hi2c->ErrorCode;
 8002b28:	6c23      	ldr	r3, [r4, #64]	; 0x40
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8002b2a:	071b      	lsls	r3, r3, #28
 8002b2c:	d004      	beq.n	8002b38 <HAL_I2C_ER_IRQHandler+0x104>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002b2e:	6822      	ldr	r2, [r4, #0]
 8002b30:	6853      	ldr	r3, [r2, #4]
 8002b32:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002b36:	6053      	str	r3, [r2, #4]
  CurrentState = hi2c->State;
 8002b38:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8002b3c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002b3e:	0757      	lsls	r7, r2, #29
  CurrentState = hi2c->State;
 8002b40:	b2db      	uxtb	r3, r3
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8002b42:	d502      	bpl.n	8002b4a <HAL_I2C_ER_IRQHandler+0x116>
 8002b44:	2b28      	cmp	r3, #40	; 0x28
 8002b46:	f000 80a8 	beq.w	8002c9a <HAL_I2C_ER_IRQHandler+0x266>
}
 8002b4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002b4c:	b110      	cbz	r0, 8002b54 <HAL_I2C_ER_IRQHandler+0x120>
 8002b4e:	0a11      	lsrs	r1, r2, #8
 8002b50:	07cf      	lsls	r7, r1, #31
 8002b52:	d41a      	bmi.n	8002b8a <HAL_I2C_ER_IRQHandler+0x156>
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002b54:	f3c5 2780 	ubfx	r7, r5, #10, #1
 8002b58:	b11f      	cbz	r7, 8002b62 <HAL_I2C_ER_IRQHandler+0x12e>
 8002b5a:	05d1      	lsls	r1, r2, #23
 8002b5c:	d5f5      	bpl.n	8002b4a <HAL_I2C_ER_IRQHandler+0x116>
 8002b5e:	2700      	movs	r7, #0
 8002b60:	e782      	b.n	8002a68 <HAL_I2C_ER_IRQHandler+0x34>
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002b62:	0529      	lsls	r1, r5, #20
 8002b64:	d5f1      	bpl.n	8002b4a <HAL_I2C_ER_IRQHandler+0x116>
 8002b66:	0a11      	lsrs	r1, r2, #8
 8002b68:	e008      	b.n	8002b7c <HAL_I2C_ER_IRQHandler+0x148>
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002b6a:	2703      	movs	r7, #3
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002b6c:	f46f 7200 	mvn.w	r2, #512	; 0x200
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002b70:	0568      	lsls	r0, r5, #21
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002b72:	615a      	str	r2, [r3, #20]
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002b74:	f53f af78 	bmi.w	8002a68 <HAL_I2C_ER_IRQHandler+0x34>
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002b78:	052a      	lsls	r2, r5, #20
 8002b7a:	d504      	bpl.n	8002b86 <HAL_I2C_ER_IRQHandler+0x152>
 8002b7c:	07cb      	lsls	r3, r1, #31
 8002b7e:	d48c      	bmi.n	8002a9a <HAL_I2C_ER_IRQHandler+0x66>
  if (error != HAL_I2C_ERROR_NONE)
 8002b80:	2f00      	cmp	r7, #0
 8002b82:	d0e2      	beq.n	8002b4a <HAL_I2C_ER_IRQHandler+0x116>
 8002b84:	6823      	ldr	r3, [r4, #0]
 8002b86:	469c      	mov	ip, r3
 8002b88:	e78d      	b.n	8002aa6 <HAL_I2C_ER_IRQHandler+0x72>
 8002b8a:	2702      	movs	r7, #2
 8002b8c:	e7ee      	b.n	8002b6c <HAL_I2C_ER_IRQHandler+0x138>
  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8002b8e:	2a22      	cmp	r2, #34	; 0x22
 8002b90:	d196      	bne.n	8002ac0 <HAL_I2C_ER_IRQHandler+0x8c>
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8002b92:	f8dc 3000 	ldr.w	r3, [ip]
 8002b96:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002b9a:	f8cc 3000 	str.w	r3, [ip]
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8002b9e:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8002ba2:	051e      	lsls	r6, r3, #20
 8002ba4:	d49d      	bmi.n	8002ae2 <HAL_I2C_ER_IRQHandler+0xae>
 8002ba6:	e796      	b.n	8002ad6 <HAL_I2C_ER_IRQHandler+0xa2>
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8002ba8:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 8002bac:	2a60      	cmp	r2, #96	; 0x60
 8002bae:	d03b      	beq.n	8002c28 <HAL_I2C_ER_IRQHandler+0x1f4>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8002bb0:	f8dc 3014 	ldr.w	r3, [ip, #20]
 8002bb4:	065a      	lsls	r2, r3, #25
 8002bb6:	d506      	bpl.n	8002bc6 <HAL_I2C_ER_IRQHandler+0x192>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002bb8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002bba:	f8dc 2010 	ldr.w	r2, [ip, #16]
 8002bbe:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8002bc0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002bc2:	3301      	adds	r3, #1
 8002bc4:	6263      	str	r3, [r4, #36]	; 0x24
    HAL_I2C_ErrorCallback(hi2c);
 8002bc6:	4620      	mov	r0, r4
 8002bc8:	f7ff f8a4 	bl	8001d14 <HAL_I2C_ErrorCallback>
 8002bcc:	e7ac      	b.n	8002b28 <HAL_I2C_ER_IRQHandler+0xf4>
    hi2c->PreviousState = I2C_STATE_NONE;
 8002bce:	2200      	movs	r2, #0
 8002bd0:	6322      	str	r2, [r4, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8002bd2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
 8002bd6:	e786      	b.n	8002ae6 <HAL_I2C_ER_IRQHandler+0xb2>
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8002bd8:	b9ca      	cbnz	r2, 8002c0e <HAL_I2C_ER_IRQHandler+0x1da>
 8002bda:	f001 02f7 	and.w	r2, r1, #247	; 0xf7
 8002bde:	2a21      	cmp	r2, #33	; 0x21
 8002be0:	d003      	beq.n	8002bea <HAL_I2C_ER_IRQHandler+0x1b6>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8002be2:	2928      	cmp	r1, #40	; 0x28
 8002be4:	d113      	bne.n	8002c0e <HAL_I2C_ER_IRQHandler+0x1da>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8002be6:	2821      	cmp	r0, #33	; 0x21
 8002be8:	d111      	bne.n	8002c0e <HAL_I2C_ER_IRQHandler+0x1da>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002bea:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8002bee:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8002bf0:	2908      	cmp	r1, #8
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002bf2:	b2d2      	uxtb	r2, r2
  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8002bf4:	d05e      	beq.n	8002cb4 <HAL_I2C_ER_IRQHandler+0x280>
 8002bf6:	2920      	cmp	r1, #32
 8002bf8:	d05c      	beq.n	8002cb4 <HAL_I2C_ER_IRQHandler+0x280>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8002bfa:	2a21      	cmp	r2, #33	; 0x21
 8002bfc:	d073      	beq.n	8002ce6 <HAL_I2C_ER_IRQHandler+0x2b2>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002bfe:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002c02:	615a      	str	r2, [r3, #20]
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002c04:	052d      	lsls	r5, r5, #20
 8002c06:	d5bb      	bpl.n	8002b80 <HAL_I2C_ER_IRQHandler+0x14c>
 8002c08:	f8d4 c000 	ldr.w	ip, [r4]
 8002c0c:	e745      	b.n	8002a9a <HAL_I2C_ER_IRQHandler+0x66>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c0e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
      error |= HAL_I2C_ERROR_AF;
 8002c12:	f047 0704 	orr.w	r7, r7, #4
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c16:	615a      	str	r2, [r3, #20]
 8002c18:	e73c      	b.n	8002a94 <HAL_I2C_ER_IRQHandler+0x60>
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002c1a:	052a      	lsls	r2, r5, #20
    error |= HAL_I2C_ERROR_BERR;
 8002c1c:	f04f 0701 	mov.w	r7, #1
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002c20:	f53f af3b 	bmi.w	8002a9a <HAL_I2C_ER_IRQHandler+0x66>
 8002c24:	469c      	mov	ip, r3
 8002c26:	e73e      	b.n	8002aa6 <HAL_I2C_ER_IRQHandler+0x72>
    hi2c->State = HAL_I2C_STATE_READY;
 8002c28:	2220      	movs	r2, #32
 8002c2a:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c2e:	6423      	str	r3, [r4, #64]	; 0x40
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8002c30:	f8dc 3014 	ldr.w	r3, [ip, #20]
 8002c34:	0659      	lsls	r1, r3, #25
 8002c36:	d508      	bpl.n	8002c4a <HAL_I2C_ER_IRQHandler+0x216>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c38:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002c3a:	f8dc 2010 	ldr.w	r2, [ip, #16]
 8002c3e:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8002c40:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002c42:	f8d4 c000 	ldr.w	ip, [r4]
 8002c46:	3301      	adds	r3, #1
 8002c48:	6263      	str	r3, [r4, #36]	; 0x24
    __HAL_I2C_DISABLE(hi2c);
 8002c4a:	f8dc 3000 	ldr.w	r3, [ip]
 8002c4e:	f023 0301 	bic.w	r3, r3, #1
 8002c52:	f8cc 3000 	str.w	r3, [ip]
    HAL_I2C_AbortCpltCallback(hi2c);
 8002c56:	4620      	mov	r0, r4
 8002c58:	f7ff f908 	bl	8001e6c <HAL_I2C_AbortCpltCallback>
 8002c5c:	e764      	b.n	8002b28 <HAL_I2C_ER_IRQHandler+0xf4>
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8002c5e:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8002c60:	4b2c      	ldr	r3, [pc, #176]	; (8002d14 <HAL_I2C_ER_IRQHandler+0x2e0>)
 8002c62:	6503      	str	r3, [r0, #80]	; 0x50
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8002c64:	f7fe faa2 	bl	80011ac <HAL_DMA_Abort_IT>
 8002c68:	2800      	cmp	r0, #0
 8002c6a:	f43f af5d 	beq.w	8002b28 <HAL_I2C_ER_IRQHandler+0xf4>
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8002c6e:	6823      	ldr	r3, [r4, #0]
 8002c70:	695a      	ldr	r2, [r3, #20]
 8002c72:	0650      	lsls	r0, r2, #25
 8002c74:	d506      	bpl.n	8002c84 <HAL_I2C_ER_IRQHandler+0x250>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c76:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002c78:	691b      	ldr	r3, [r3, #16]
 8002c7a:	7013      	strb	r3, [r2, #0]
          hi2c->pBuffPtr++;
 8002c7c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002c7e:	6823      	ldr	r3, [r4, #0]
 8002c80:	3201      	adds	r2, #1
 8002c82:	6262      	str	r2, [r4, #36]	; 0x24
        __HAL_I2C_DISABLE(hi2c);
 8002c84:	681a      	ldr	r2, [r3, #0]
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8002c86:	6ba0      	ldr	r0, [r4, #56]	; 0x38
        __HAL_I2C_DISABLE(hi2c);
 8002c88:	f022 0201 	bic.w	r2, r2, #1
        hi2c->State = HAL_I2C_STATE_READY;
 8002c8c:	2120      	movs	r1, #32
        __HAL_I2C_DISABLE(hi2c);
 8002c8e:	601a      	str	r2, [r3, #0]
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8002c90:	6d03      	ldr	r3, [r0, #80]	; 0x50
        hi2c->State = HAL_I2C_STATE_READY;
 8002c92:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8002c96:	4798      	blx	r3
 8002c98:	e746      	b.n	8002b28 <HAL_I2C_ER_IRQHandler+0xf4>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8002c9a:	4b1f      	ldr	r3, [pc, #124]	; (8002d18 <HAL_I2C_ER_IRQHandler+0x2e4>)
 8002c9c:	62e3      	str	r3, [r4, #44]	; 0x2c
    hi2c->State         = HAL_I2C_STATE_READY;
 8002c9e:	2220      	movs	r2, #32
    hi2c->PreviousState = I2C_STATE_NONE;
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	6323      	str	r3, [r4, #48]	; 0x30
    HAL_I2C_ListenCpltCallback(hi2c);
 8002ca4:	4620      	mov	r0, r4
    hi2c->State         = HAL_I2C_STATE_READY;
 8002ca6:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8002caa:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    HAL_I2C_ListenCpltCallback(hi2c);
 8002cae:	f7fd fe11 	bl	80008d4 <HAL_I2C_ListenCpltCallback>
}
 8002cb2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8002cb4:	2a28      	cmp	r2, #40	; 0x28
 8002cb6:	d1a0      	bne.n	8002bfa <HAL_I2C_ER_IRQHandler+0x1c6>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002cb8:	4a17      	ldr	r2, [pc, #92]	; (8002d18 <HAL_I2C_ER_IRQHandler+0x2e4>)
 8002cba:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002cbc:	685a      	ldr	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002cbe:	f46f 6180 	mvn.w	r1, #1024	; 0x400
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002cc2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002cc6:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002cc8:	6159      	str	r1, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002cca:	681a      	ldr	r2, [r3, #0]
 8002ccc:	400a      	ands	r2, r1
 8002cce:	601a      	str	r2, [r3, #0]
    hi2c->PreviousState = I2C_STATE_NONE;
 8002cd0:	2100      	movs	r1, #0
    hi2c->State         = HAL_I2C_STATE_READY;
 8002cd2:	2320      	movs	r3, #32
    hi2c->PreviousState = I2C_STATE_NONE;
 8002cd4:	6321      	str	r1, [r4, #48]	; 0x30
    HAL_I2C_ListenCpltCallback(hi2c);
 8002cd6:	4620      	mov	r0, r4
    hi2c->State         = HAL_I2C_STATE_READY;
 8002cd8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8002cdc:	f884 103e 	strb.w	r1, [r4, #62]	; 0x3e
    HAL_I2C_ListenCpltCallback(hi2c);
 8002ce0:	f7fd fdf8 	bl	80008d4 <HAL_I2C_ListenCpltCallback>
 8002ce4:	e78e      	b.n	8002c04 <HAL_I2C_ER_IRQHandler+0x1d0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8002ce6:	490c      	ldr	r1, [pc, #48]	; (8002d18 <HAL_I2C_ER_IRQHandler+0x2e4>)
 8002ce8:	62e1      	str	r1, [r4, #44]	; 0x2c
    hi2c->State         = HAL_I2C_STATE_READY;
 8002cea:	2020      	movs	r0, #32
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8002cec:	2100      	movs	r1, #0
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002cee:	6322      	str	r2, [r4, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8002cf0:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8002cf4:	f884 103e 	strb.w	r1, [r4, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002cf8:	685a      	ldr	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002cfa:	f46f 6180 	mvn.w	r1, #1024	; 0x400
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002cfe:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002d02:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002d04:	6159      	str	r1, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002d06:	681a      	ldr	r2, [r3, #0]
 8002d08:	400a      	ands	r2, r1
 8002d0a:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8002d0c:	4620      	mov	r0, r4
 8002d0e:	f7fe ff9f 	bl	8001c50 <HAL_I2C_SlaveTxCpltCallback>
 8002d12:	e777      	b.n	8002c04 <HAL_I2C_ER_IRQHandler+0x1d0>
 8002d14:	08001e71 	.word	0x08001e71
 8002d18:	ffff0000 	.word	0xffff0000

08002d1c <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002d1c:	2800      	cmp	r0, #0
 8002d1e:	f000 81d0 	beq.w	80030c2 <HAL_RCC_OscConfig+0x3a6>
{
 8002d22:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8002d26:	6803      	ldr	r3, [r0, #0]
 8002d28:	2b0f      	cmp	r3, #15
{
 8002d2a:	b082      	sub	sp, #8
 8002d2c:	4604      	mov	r4, r0
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8002d2e:	f200 8137 	bhi.w	8002fa0 <HAL_RCC_OscConfig+0x284>
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002d32:	07dd      	lsls	r5, r3, #31
 8002d34:	d53a      	bpl.n	8002dac <HAL_RCC_OscConfig+0x90>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8002d36:	6863      	ldr	r3, [r4, #4]
 8002d38:	f433 3280 	bics.w	r2, r3, #65536	; 0x10000
 8002d3c:	d006      	beq.n	8002d4c <HAL_RCC_OscConfig+0x30>
 8002d3e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002d42:	d003      	beq.n	8002d4c <HAL_RCC_OscConfig+0x30>
 8002d44:	21ed      	movs	r1, #237	; 0xed
 8002d46:	48b1      	ldr	r0, [pc, #708]	; (800300c <HAL_RCC_OscConfig+0x2f0>)
 8002d48:	f7fd fe68 	bl	8000a1c <assert_failed>
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002d4c:	4ab0      	ldr	r2, [pc, #704]	; (8003010 <HAL_RCC_OscConfig+0x2f4>)
 8002d4e:	6893      	ldr	r3, [r2, #8]
 8002d50:	f003 030c 	and.w	r3, r3, #12
 8002d54:	2b04      	cmp	r3, #4
 8002d56:	f000 8173 	beq.w	8003040 <HAL_RCC_OscConfig+0x324>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002d5a:	6893      	ldr	r3, [r2, #8]
 8002d5c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002d60:	2b08      	cmp	r3, #8
 8002d62:	f000 8169 	beq.w	8003038 <HAL_RCC_OscConfig+0x31c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d66:	6863      	ldr	r3, [r4, #4]
 8002d68:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d6c:	f000 8172 	beq.w	8003054 <HAL_RCC_OscConfig+0x338>
 8002d70:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002d74:	f000 8215 	beq.w	80031a2 <HAL_RCC_OscConfig+0x486>
 8002d78:	4da5      	ldr	r5, [pc, #660]	; (8003010 <HAL_RCC_OscConfig+0x2f4>)
 8002d7a:	682a      	ldr	r2, [r5, #0]
 8002d7c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002d80:	602a      	str	r2, [r5, #0]
 8002d82:	682a      	ldr	r2, [r5, #0]
 8002d84:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002d88:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	f040 8167 	bne.w	800305e <HAL_RCC_OscConfig+0x342>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d90:	f7fd ffaa 	bl	8000ce8 <HAL_GetTick>
 8002d94:	4606      	mov	r6, r0

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d96:	e005      	b.n	8002da4 <HAL_RCC_OscConfig+0x88>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002d98:	f7fd ffa6 	bl	8000ce8 <HAL_GetTick>
 8002d9c:	1b80      	subs	r0, r0, r6
 8002d9e:	2864      	cmp	r0, #100	; 0x64
 8002da0:	f200 817b 	bhi.w	800309a <HAL_RCC_OscConfig+0x37e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002da4:	682b      	ldr	r3, [r5, #0]
 8002da6:	039b      	lsls	r3, r3, #14
 8002da8:	d4f6      	bmi.n	8002d98 <HAL_RCC_OscConfig+0x7c>
 8002daa:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002dac:	079f      	lsls	r7, r3, #30
 8002dae:	f100 80c8 	bmi.w	8002f42 <HAL_RCC_OscConfig+0x226>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002db2:	071a      	lsls	r2, r3, #28
 8002db4:	d518      	bpl.n	8002de8 <HAL_RCC_OscConfig+0xcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8002db6:	6963      	ldr	r3, [r4, #20]
 8002db8:	2b01      	cmp	r3, #1
 8002dba:	f200 811e 	bhi.w	8002ffa <HAL_RCC_OscConfig+0x2de>

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	f000 810b 	beq.w	8002fda <HAL_RCC_OscConfig+0x2be>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002dc4:	4b93      	ldr	r3, [pc, #588]	; (8003014 <HAL_RCC_OscConfig+0x2f8>)

      /* Get Start Tick*/
      tickstart = HAL_GetTick();

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002dc6:	4d92      	ldr	r5, [pc, #584]	; (8003010 <HAL_RCC_OscConfig+0x2f4>)
      __HAL_RCC_LSI_ENABLE();
 8002dc8:	2201      	movs	r2, #1
 8002dca:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8002dcc:	f7fd ff8c 	bl	8000ce8 <HAL_GetTick>
 8002dd0:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002dd2:	e005      	b.n	8002de0 <HAL_RCC_OscConfig+0xc4>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002dd4:	f7fd ff88 	bl	8000ce8 <HAL_GetTick>
 8002dd8:	1b80      	subs	r0, r0, r6
 8002dda:	2802      	cmp	r0, #2
 8002ddc:	f200 815d 	bhi.w	800309a <HAL_RCC_OscConfig+0x37e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002de0:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8002de2:	079b      	lsls	r3, r3, #30
 8002de4:	d5f6      	bpl.n	8002dd4 <HAL_RCC_OscConfig+0xb8>
 8002de6:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002de8:	075d      	lsls	r5, r3, #29
 8002dea:	d545      	bpl.n	8002e78 <HAL_RCC_OscConfig+0x15c>
  {
    FlagStatus       pwrclkchanged = RESET;

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8002dec:	68a3      	ldr	r3, [r4, #8]
 8002dee:	2b01      	cmp	r3, #1
 8002df0:	d906      	bls.n	8002e00 <HAL_RCC_OscConfig+0xe4>
 8002df2:	2b05      	cmp	r3, #5
 8002df4:	d004      	beq.n	8002e00 <HAL_RCC_OscConfig+0xe4>
 8002df6:	f44f 71c6 	mov.w	r1, #396	; 0x18c
 8002dfa:	4884      	ldr	r0, [pc, #528]	; (800300c <HAL_RCC_OscConfig+0x2f0>)
 8002dfc:	f7fd fe0e 	bl	8000a1c <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002e00:	4a83      	ldr	r2, [pc, #524]	; (8003010 <HAL_RCC_OscConfig+0x2f4>)
 8002e02:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8002e04:	f013 5380 	ands.w	r3, r3, #268435456	; 0x10000000
 8002e08:	f040 815d 	bne.w	80030c6 <HAL_RCC_OscConfig+0x3aa>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e0c:	9301      	str	r3, [sp, #4]
 8002e0e:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8002e10:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e14:	6413      	str	r3, [r2, #64]	; 0x40
 8002e16:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8002e18:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e1c:	9301      	str	r3, [sp, #4]
 8002e1e:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002e20:	2601      	movs	r6, #1
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e22:	4d7d      	ldr	r5, [pc, #500]	; (8003018 <HAL_RCC_OscConfig+0x2fc>)
 8002e24:	682a      	ldr	r2, [r5, #0]
 8002e26:	05d0      	lsls	r0, r2, #23
 8002e28:	f140 8127 	bpl.w	800307a <HAL_RCC_OscConfig+0x35e>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e2c:	68a3      	ldr	r3, [r4, #8]
 8002e2e:	2b01      	cmp	r3, #1
 8002e30:	f000 814b 	beq.w	80030ca <HAL_RCC_OscConfig+0x3ae>
 8002e34:	2b05      	cmp	r3, #5
 8002e36:	f000 81be 	beq.w	80031b6 <HAL_RCC_OscConfig+0x49a>
 8002e3a:	4d75      	ldr	r5, [pc, #468]	; (8003010 <HAL_RCC_OscConfig+0x2f4>)
 8002e3c:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8002e3e:	f022 0201 	bic.w	r2, r2, #1
 8002e42:	672a      	str	r2, [r5, #112]	; 0x70
 8002e44:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8002e46:	f022 0204 	bic.w	r2, r2, #4
 8002e4a:	672a      	str	r2, [r5, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	f040 8141 	bne.w	80030d4 <HAL_RCC_OscConfig+0x3b8>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e52:	f7fd ff49 	bl	8000ce8 <HAL_GetTick>

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002e56:	f241 3788 	movw	r7, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8002e5a:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e5c:	e006      	b.n	8002e6c <HAL_RCC_OscConfig+0x150>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002e5e:	f7fd ff43 	bl	8000ce8 <HAL_GetTick>
 8002e62:	eba0 0008 	sub.w	r0, r0, r8
 8002e66:	42b8      	cmp	r0, r7
 8002e68:	f200 8117 	bhi.w	800309a <HAL_RCC_OscConfig+0x37e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e6c:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002e6e:	079b      	lsls	r3, r3, #30
 8002e70:	d4f5      	bmi.n	8002e5e <HAL_RCC_OscConfig+0x142>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002e72:	2e00      	cmp	r6, #0
 8002e74:	f040 8164 	bne.w	8003140 <HAL_RCC_OscConfig+0x424>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8002e78:	69a0      	ldr	r0, [r4, #24]
 8002e7a:	2802      	cmp	r0, #2
 8002e7c:	f200 80d2 	bhi.w	8003024 <HAL_RCC_OscConfig+0x308>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e80:	2800      	cmp	r0, #0
 8002e82:	d05a      	beq.n	8002f3a <HAL_RCC_OscConfig+0x21e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002e84:	4b62      	ldr	r3, [pc, #392]	; (8003010 <HAL_RCC_OscConfig+0x2f4>)
 8002e86:	689a      	ldr	r2, [r3, #8]
 8002e88:	f002 020c 	and.w	r2, r2, #12
 8002e8c:	2a08      	cmp	r2, #8
 8002e8e:	f000 815d 	beq.w	800314c <HAL_RCC_OscConfig+0x430>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e92:	2802      	cmp	r0, #2
 8002e94:	f040 8143 	bne.w	800311e <HAL_RCC_OscConfig+0x402>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8002e98:	69e3      	ldr	r3, [r4, #28]
 8002e9a:	f433 0380 	bics.w	r3, r3, #4194304	; 0x400000
 8002e9e:	d004      	beq.n	8002eaa <HAL_RCC_OscConfig+0x18e>
 8002ea0:	f44f 71ec 	mov.w	r1, #472	; 0x1d8
 8002ea4:	4859      	ldr	r0, [pc, #356]	; (800300c <HAL_RCC_OscConfig+0x2f0>)
 8002ea6:	f7fd fdb9 	bl	8000a1c <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 8002eaa:	6a23      	ldr	r3, [r4, #32]
 8002eac:	2b3f      	cmp	r3, #63	; 0x3f
 8002eae:	f200 8198 	bhi.w	80031e2 <HAL_RCC_OscConfig+0x4c6>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 8002eb2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002eb4:	3bc0      	subs	r3, #192	; 0xc0
 8002eb6:	2bf0      	cmp	r3, #240	; 0xf0
 8002eb8:	f200 818d 	bhi.w	80031d6 <HAL_RCC_OscConfig+0x4ba>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 8002ebc:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8002ebe:	2a08      	cmp	r2, #8
 8002ec0:	f240 8168 	bls.w	8003194 <HAL_RCC_OscConfig+0x478>
 8002ec4:	f240 11db 	movw	r1, #475	; 0x1db
 8002ec8:	4850      	ldr	r0, [pc, #320]	; (800300c <HAL_RCC_OscConfig+0x2f0>)
 8002eca:	f7fd fda7 	bl	8000a1c <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 8002ece:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002ed0:	3b02      	subs	r3, #2
 8002ed2:	2b0d      	cmp	r3, #13
 8002ed4:	f200 8179 	bhi.w	80031ca <HAL_RCC_OscConfig+0x4ae>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ed8:	4b50      	ldr	r3, [pc, #320]	; (800301c <HAL_RCC_OscConfig+0x300>)

        /* Get Start Tick */
        tickstart = HAL_GetTick();

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002eda:	4d4d      	ldr	r5, [pc, #308]	; (8003010 <HAL_RCC_OscConfig+0x2f4>)
        __HAL_RCC_PLL_DISABLE();
 8002edc:	2200      	movs	r2, #0
 8002ede:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002ee0:	f7fd ff02 	bl	8000ce8 <HAL_GetTick>
 8002ee4:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ee6:	e005      	b.n	8002ef4 <HAL_RCC_OscConfig+0x1d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ee8:	f7fd fefe 	bl	8000ce8 <HAL_GetTick>
 8002eec:	1b80      	subs	r0, r0, r6
 8002eee:	2802      	cmp	r0, #2
 8002ef0:	f200 80d3 	bhi.w	800309a <HAL_RCC_OscConfig+0x37e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ef4:	682b      	ldr	r3, [r5, #0]
 8002ef6:	0199      	lsls	r1, r3, #6
 8002ef8:	d4f6      	bmi.n	8002ee8 <HAL_RCC_OscConfig+0x1cc>
            return HAL_TIMEOUT;
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002efa:	e9d4 3607 	ldrd	r3, r6, [r4, #28]
 8002efe:	e9d4 0209 	ldrd	r0, r2, [r4, #36]	; 0x24
 8002f02:	6ae1      	ldr	r1, [r4, #44]	; 0x2c

        /* Get Start Tick */
        tickstart = HAL_GetTick();

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f04:	4c42      	ldr	r4, [pc, #264]	; (8003010 <HAL_RCC_OscConfig+0x2f4>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002f06:	4333      	orrs	r3, r6
 8002f08:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8002f0c:	0852      	lsrs	r2, r2, #1
 8002f0e:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8002f12:	3a01      	subs	r2, #1
        __HAL_RCC_PLL_ENABLE();
 8002f14:	4941      	ldr	r1, [pc, #260]	; (800301c <HAL_RCC_OscConfig+0x300>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002f16:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
        __HAL_RCC_PLL_ENABLE();
 8002f1a:	2201      	movs	r2, #1
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002f1c:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8002f1e:	600a      	str	r2, [r1, #0]
        tickstart = HAL_GetTick();
 8002f20:	f7fd fee2 	bl	8000ce8 <HAL_GetTick>
 8002f24:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f26:	e005      	b.n	8002f34 <HAL_RCC_OscConfig+0x218>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f28:	f7fd fede 	bl	8000ce8 <HAL_GetTick>
 8002f2c:	1b40      	subs	r0, r0, r5
 8002f2e:	2802      	cmp	r0, #2
 8002f30:	f200 80b3 	bhi.w	800309a <HAL_RCC_OscConfig+0x37e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f34:	6823      	ldr	r3, [r4, #0]
 8002f36:	019a      	lsls	r2, r3, #6
 8002f38:	d5f6      	bpl.n	8002f28 <HAL_RCC_OscConfig+0x20c>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8002f3a:	2000      	movs	r0, #0
}
 8002f3c:	b002      	add	sp, #8
 8002f3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8002f42:	68e3      	ldr	r3, [r4, #12]
 8002f44:	2b01      	cmp	r3, #1
 8002f46:	d842      	bhi.n	8002fce <HAL_RCC_OscConfig+0x2b2>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8002f48:	6923      	ldr	r3, [r4, #16]
 8002f4a:	2b1f      	cmp	r3, #31
 8002f4c:	f200 80b3 	bhi.w	80030b6 <HAL_RCC_OscConfig+0x39a>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002f50:	4b2f      	ldr	r3, [pc, #188]	; (8003010 <HAL_RCC_OscConfig+0x2f4>)
 8002f52:	689a      	ldr	r2, [r3, #8]
 8002f54:	f012 0f0c 	tst.w	r2, #12
 8002f58:	d02e      	beq.n	8002fb8 <HAL_RCC_OscConfig+0x29c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002f5a:	689a      	ldr	r2, [r3, #8]
 8002f5c:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002f60:	2a08      	cmp	r2, #8
 8002f62:	d026      	beq.n	8002fb2 <HAL_RCC_OscConfig+0x296>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002f64:	68e3      	ldr	r3, [r4, #12]
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	f000 80c8 	beq.w	80030fc <HAL_RCC_OscConfig+0x3e0>
        __HAL_RCC_HSI_ENABLE();
 8002f6c:	4b2c      	ldr	r3, [pc, #176]	; (8003020 <HAL_RCC_OscConfig+0x304>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f6e:	4d28      	ldr	r5, [pc, #160]	; (8003010 <HAL_RCC_OscConfig+0x2f4>)
        __HAL_RCC_HSI_ENABLE();
 8002f70:	2201      	movs	r2, #1
 8002f72:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002f74:	f7fd feb8 	bl	8000ce8 <HAL_GetTick>
 8002f78:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f7a:	e005      	b.n	8002f88 <HAL_RCC_OscConfig+0x26c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002f7c:	f7fd feb4 	bl	8000ce8 <HAL_GetTick>
 8002f80:	1b80      	subs	r0, r0, r6
 8002f82:	2802      	cmp	r0, #2
 8002f84:	f200 8089 	bhi.w	800309a <HAL_RCC_OscConfig+0x37e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f88:	682b      	ldr	r3, [r5, #0]
 8002f8a:	0798      	lsls	r0, r3, #30
 8002f8c:	d5f6      	bpl.n	8002f7c <HAL_RCC_OscConfig+0x260>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f8e:	682b      	ldr	r3, [r5, #0]
 8002f90:	6922      	ldr	r2, [r4, #16]
 8002f92:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002f96:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8002f9a:	602b      	str	r3, [r5, #0]
 8002f9c:	6823      	ldr	r3, [r4, #0]
 8002f9e:	e708      	b.n	8002db2 <HAL_RCC_OscConfig+0x96>
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8002fa0:	21e8      	movs	r1, #232	; 0xe8
 8002fa2:	481a      	ldr	r0, [pc, #104]	; (800300c <HAL_RCC_OscConfig+0x2f0>)
 8002fa4:	f7fd fd3a 	bl	8000a1c <assert_failed>
 8002fa8:	6823      	ldr	r3, [r4, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002faa:	07dd      	lsls	r5, r3, #31
 8002fac:	f57f aefe 	bpl.w	8002dac <HAL_RCC_OscConfig+0x90>
 8002fb0:	e6c1      	b.n	8002d36 <HAL_RCC_OscConfig+0x1a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002fb2:	685b      	ldr	r3, [r3, #4]
 8002fb4:	025e      	lsls	r6, r3, #9
 8002fb6:	d4d5      	bmi.n	8002f64 <HAL_RCC_OscConfig+0x248>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002fb8:	4b15      	ldr	r3, [pc, #84]	; (8003010 <HAL_RCC_OscConfig+0x2f4>)
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	079d      	lsls	r5, r3, #30
 8002fbe:	d570      	bpl.n	80030a2 <HAL_RCC_OscConfig+0x386>
 8002fc0:	68e3      	ldr	r3, [r4, #12]
 8002fc2:	2b01      	cmp	r3, #1
 8002fc4:	d06d      	beq.n	80030a2 <HAL_RCC_OscConfig+0x386>
        return HAL_ERROR;
 8002fc6:	2001      	movs	r0, #1
}
 8002fc8:	b002      	add	sp, #8
 8002fca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8002fce:	f240 111f 	movw	r1, #287	; 0x11f
 8002fd2:	480e      	ldr	r0, [pc, #56]	; (800300c <HAL_RCC_OscConfig+0x2f0>)
 8002fd4:	f7fd fd22 	bl	8000a1c <assert_failed>
 8002fd8:	e7b6      	b.n	8002f48 <HAL_RCC_OscConfig+0x22c>
      __HAL_RCC_LSI_DISABLE();
 8002fda:	4a0e      	ldr	r2, [pc, #56]	; (8003014 <HAL_RCC_OscConfig+0x2f8>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002fdc:	4d0c      	ldr	r5, [pc, #48]	; (8003010 <HAL_RCC_OscConfig+0x2f4>)
      __HAL_RCC_LSI_DISABLE();
 8002fde:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8002fe0:	f7fd fe82 	bl	8000ce8 <HAL_GetTick>
 8002fe4:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002fe6:	e004      	b.n	8002ff2 <HAL_RCC_OscConfig+0x2d6>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002fe8:	f7fd fe7e 	bl	8000ce8 <HAL_GetTick>
 8002fec:	1b80      	subs	r0, r0, r6
 8002fee:	2802      	cmp	r0, #2
 8002ff0:	d853      	bhi.n	800309a <HAL_RCC_OscConfig+0x37e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ff2:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8002ff4:	079f      	lsls	r7, r3, #30
 8002ff6:	d4f7      	bmi.n	8002fe8 <HAL_RCC_OscConfig+0x2cc>
 8002ff8:	e6f5      	b.n	8002de6 <HAL_RCC_OscConfig+0xca>
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8002ffa:	f44f 71b0 	mov.w	r1, #352	; 0x160
 8002ffe:	4803      	ldr	r0, [pc, #12]	; (800300c <HAL_RCC_OscConfig+0x2f0>)
 8003000:	f7fd fd0c 	bl	8000a1c <assert_failed>
 8003004:	6963      	ldr	r3, [r4, #20]
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003006:	2b00      	cmp	r3, #0
 8003008:	d0e7      	beq.n	8002fda <HAL_RCC_OscConfig+0x2be>
 800300a:	e6db      	b.n	8002dc4 <HAL_RCC_OscConfig+0xa8>
 800300c:	0800422c 	.word	0x0800422c
 8003010:	40023800 	.word	0x40023800
 8003014:	42470e80 	.word	0x42470e80
 8003018:	40007000 	.word	0x40007000
 800301c:	42470060 	.word	0x42470060
 8003020:	42470000 	.word	0x42470000
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8003024:	4872      	ldr	r0, [pc, #456]	; (80031f0 <HAL_RCC_OscConfig+0x4d4>)
 8003026:	f240 11cf 	movw	r1, #463	; 0x1cf
 800302a:	f7fd fcf7 	bl	8000a1c <assert_failed>
 800302e:	69a0      	ldr	r0, [r4, #24]
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003030:	2800      	cmp	r0, #0
 8003032:	f47f af27 	bne.w	8002e84 <HAL_RCC_OscConfig+0x168>
 8003036:	e780      	b.n	8002f3a <HAL_RCC_OscConfig+0x21e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003038:	6853      	ldr	r3, [r2, #4]
 800303a:	0258      	lsls	r0, r3, #9
 800303c:	f57f ae93 	bpl.w	8002d66 <HAL_RCC_OscConfig+0x4a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003040:	4b6c      	ldr	r3, [pc, #432]	; (80031f4 <HAL_RCC_OscConfig+0x4d8>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	0399      	lsls	r1, r3, #14
 8003046:	f57f aeb0 	bpl.w	8002daa <HAL_RCC_OscConfig+0x8e>
 800304a:	6863      	ldr	r3, [r4, #4]
 800304c:	2b00      	cmp	r3, #0
 800304e:	f47f aeac 	bne.w	8002daa <HAL_RCC_OscConfig+0x8e>
 8003052:	e7b8      	b.n	8002fc6 <HAL_RCC_OscConfig+0x2aa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003054:	4a67      	ldr	r2, [pc, #412]	; (80031f4 <HAL_RCC_OscConfig+0x4d8>)
 8003056:	6813      	ldr	r3, [r2, #0]
 8003058:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800305c:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800305e:	f7fd fe43 	bl	8000ce8 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003062:	4d64      	ldr	r5, [pc, #400]	; (80031f4 <HAL_RCC_OscConfig+0x4d8>)
        tickstart = HAL_GetTick();
 8003064:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003066:	e004      	b.n	8003072 <HAL_RCC_OscConfig+0x356>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003068:	f7fd fe3e 	bl	8000ce8 <HAL_GetTick>
 800306c:	1b80      	subs	r0, r0, r6
 800306e:	2864      	cmp	r0, #100	; 0x64
 8003070:	d813      	bhi.n	800309a <HAL_RCC_OscConfig+0x37e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003072:	682b      	ldr	r3, [r5, #0]
 8003074:	039a      	lsls	r2, r3, #14
 8003076:	d5f7      	bpl.n	8003068 <HAL_RCC_OscConfig+0x34c>
 8003078:	e697      	b.n	8002daa <HAL_RCC_OscConfig+0x8e>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800307a:	682a      	ldr	r2, [r5, #0]
 800307c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003080:	602a      	str	r2, [r5, #0]
      tickstart = HAL_GetTick();
 8003082:	f7fd fe31 	bl	8000ce8 <HAL_GetTick>
 8003086:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003088:	682b      	ldr	r3, [r5, #0]
 800308a:	05d9      	lsls	r1, r3, #23
 800308c:	f53f aece 	bmi.w	8002e2c <HAL_RCC_OscConfig+0x110>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003090:	f7fd fe2a 	bl	8000ce8 <HAL_GetTick>
 8003094:	1bc0      	subs	r0, r0, r7
 8003096:	2802      	cmp	r0, #2
 8003098:	d9f6      	bls.n	8003088 <HAL_RCC_OscConfig+0x36c>
            return HAL_TIMEOUT;
 800309a:	2003      	movs	r0, #3
}
 800309c:	b002      	add	sp, #8
 800309e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030a2:	4a54      	ldr	r2, [pc, #336]	; (80031f4 <HAL_RCC_OscConfig+0x4d8>)
 80030a4:	6921      	ldr	r1, [r4, #16]
 80030a6:	6813      	ldr	r3, [r2, #0]
 80030a8:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80030ac:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80030b0:	6013      	str	r3, [r2, #0]
 80030b2:	6823      	ldr	r3, [r4, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030b4:	e67d      	b.n	8002db2 <HAL_RCC_OscConfig+0x96>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 80030b6:	f44f 7190 	mov.w	r1, #288	; 0x120
 80030ba:	484d      	ldr	r0, [pc, #308]	; (80031f0 <HAL_RCC_OscConfig+0x4d4>)
 80030bc:	f7fd fcae 	bl	8000a1c <assert_failed>
 80030c0:	e746      	b.n	8002f50 <HAL_RCC_OscConfig+0x234>
    return HAL_ERROR;
 80030c2:	2001      	movs	r0, #1
}
 80030c4:	4770      	bx	lr
    FlagStatus       pwrclkchanged = RESET;
 80030c6:	2600      	movs	r6, #0
 80030c8:	e6ab      	b.n	8002e22 <HAL_RCC_OscConfig+0x106>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80030ca:	4a4a      	ldr	r2, [pc, #296]	; (80031f4 <HAL_RCC_OscConfig+0x4d8>)
 80030cc:	6f13      	ldr	r3, [r2, #112]	; 0x70
 80030ce:	f043 0301 	orr.w	r3, r3, #1
 80030d2:	6713      	str	r3, [r2, #112]	; 0x70
      tickstart = HAL_GetTick();
 80030d4:	f7fd fe08 	bl	8000ce8 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030d8:	4d46      	ldr	r5, [pc, #280]	; (80031f4 <HAL_RCC_OscConfig+0x4d8>)
      tickstart = HAL_GetTick();
 80030da:	4680      	mov	r8, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80030dc:	f241 3788 	movw	r7, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030e0:	e005      	b.n	80030ee <HAL_RCC_OscConfig+0x3d2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80030e2:	f7fd fe01 	bl	8000ce8 <HAL_GetTick>
 80030e6:	eba0 0008 	sub.w	r0, r0, r8
 80030ea:	42b8      	cmp	r0, r7
 80030ec:	d8d5      	bhi.n	800309a <HAL_RCC_OscConfig+0x37e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030ee:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80030f0:	079a      	lsls	r2, r3, #30
 80030f2:	d5f6      	bpl.n	80030e2 <HAL_RCC_OscConfig+0x3c6>
    if(pwrclkchanged == SET)
 80030f4:	2e00      	cmp	r6, #0
 80030f6:	f43f aebf 	beq.w	8002e78 <HAL_RCC_OscConfig+0x15c>
 80030fa:	e021      	b.n	8003140 <HAL_RCC_OscConfig+0x424>
        __HAL_RCC_HSI_DISABLE();
 80030fc:	4a3e      	ldr	r2, [pc, #248]	; (80031f8 <HAL_RCC_OscConfig+0x4dc>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030fe:	4d3d      	ldr	r5, [pc, #244]	; (80031f4 <HAL_RCC_OscConfig+0x4d8>)
        __HAL_RCC_HSI_DISABLE();
 8003100:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8003102:	f7fd fdf1 	bl	8000ce8 <HAL_GetTick>
 8003106:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003108:	e004      	b.n	8003114 <HAL_RCC_OscConfig+0x3f8>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800310a:	f7fd fded 	bl	8000ce8 <HAL_GetTick>
 800310e:	1b80      	subs	r0, r0, r6
 8003110:	2802      	cmp	r0, #2
 8003112:	d8c2      	bhi.n	800309a <HAL_RCC_OscConfig+0x37e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003114:	682b      	ldr	r3, [r5, #0]
 8003116:	0799      	lsls	r1, r3, #30
 8003118:	d4f7      	bmi.n	800310a <HAL_RCC_OscConfig+0x3ee>
 800311a:	6823      	ldr	r3, [r4, #0]
 800311c:	e649      	b.n	8002db2 <HAL_RCC_OscConfig+0x96>
        __HAL_RCC_PLL_DISABLE();
 800311e:	4a37      	ldr	r2, [pc, #220]	; (80031fc <HAL_RCC_OscConfig+0x4e0>)
 8003120:	2100      	movs	r1, #0
 8003122:	6011      	str	r1, [r2, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003124:	461c      	mov	r4, r3
        tickstart = HAL_GetTick();
 8003126:	f7fd fddf 	bl	8000ce8 <HAL_GetTick>
 800312a:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800312c:	e004      	b.n	8003138 <HAL_RCC_OscConfig+0x41c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800312e:	f7fd fddb 	bl	8000ce8 <HAL_GetTick>
 8003132:	1b40      	subs	r0, r0, r5
 8003134:	2802      	cmp	r0, #2
 8003136:	d8b0      	bhi.n	800309a <HAL_RCC_OscConfig+0x37e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003138:	6823      	ldr	r3, [r4, #0]
 800313a:	019b      	lsls	r3, r3, #6
 800313c:	d4f7      	bmi.n	800312e <HAL_RCC_OscConfig+0x412>
 800313e:	e6fc      	b.n	8002f3a <HAL_RCC_OscConfig+0x21e>
      __HAL_RCC_PWR_CLK_DISABLE();
 8003140:	4a2c      	ldr	r2, [pc, #176]	; (80031f4 <HAL_RCC_OscConfig+0x4d8>)
 8003142:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8003144:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003148:	6413      	str	r3, [r2, #64]	; 0x40
 800314a:	e695      	b.n	8002e78 <HAL_RCC_OscConfig+0x15c>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800314c:	2801      	cmp	r0, #1
 800314e:	f43f af3b 	beq.w	8002fc8 <HAL_RCC_OscConfig+0x2ac>
        pll_config = RCC->PLLCFGR;
 8003152:	685b      	ldr	r3, [r3, #4]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003154:	69e2      	ldr	r2, [r4, #28]
 8003156:	f403 0180 	and.w	r1, r3, #4194304	; 0x400000
 800315a:	4291      	cmp	r1, r2
 800315c:	f47f af33 	bne.w	8002fc6 <HAL_RCC_OscConfig+0x2aa>
 8003160:	6a22      	ldr	r2, [r4, #32]
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003162:	f003 013f 	and.w	r1, r3, #63	; 0x3f
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003166:	4291      	cmp	r1, r2
 8003168:	f47f af2d 	bne.w	8002fc6 <HAL_RCC_OscConfig+0x2aa>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800316c:	f647 72c0 	movw	r2, #32704	; 0x7fc0
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003170:	6a61      	ldr	r1, [r4, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8003172:	401a      	ands	r2, r3
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003174:	428a      	cmp	r2, r1
 8003176:	f47f af26 	bne.w	8002fc6 <HAL_RCC_OscConfig+0x2aa>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800317a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800317c:	f403 3140 	and.w	r1, r3, #196608	; 0x30000
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8003180:	4291      	cmp	r1, r2
 8003182:	f47f af20 	bne.w	8002fc6 <HAL_RCC_OscConfig+0x2aa>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003186:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8003188:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
    return HAL_ERROR;
 800318c:	1a18      	subs	r0, r3, r0
 800318e:	bf18      	it	ne
 8003190:	2001      	movne	r0, #1
 8003192:	e719      	b.n	8002fc8 <HAL_RCC_OscConfig+0x2ac>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 8003194:	f44f 73aa 	mov.w	r3, #340	; 0x154
 8003198:	40d3      	lsrs	r3, r2
 800319a:	07d8      	lsls	r0, r3, #31
 800319c:	f53f ae97 	bmi.w	8002ece <HAL_RCC_OscConfig+0x1b2>
 80031a0:	e690      	b.n	8002ec4 <HAL_RCC_OscConfig+0x1a8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80031a2:	4b14      	ldr	r3, [pc, #80]	; (80031f4 <HAL_RCC_OscConfig+0x4d8>)
 80031a4:	681a      	ldr	r2, [r3, #0]
 80031a6:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80031aa:	601a      	str	r2, [r3, #0]
 80031ac:	681a      	ldr	r2, [r3, #0]
 80031ae:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80031b2:	601a      	str	r2, [r3, #0]
 80031b4:	e753      	b.n	800305e <HAL_RCC_OscConfig+0x342>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80031b6:	4b0f      	ldr	r3, [pc, #60]	; (80031f4 <HAL_RCC_OscConfig+0x4d8>)
 80031b8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80031ba:	f042 0204 	orr.w	r2, r2, #4
 80031be:	671a      	str	r2, [r3, #112]	; 0x70
 80031c0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80031c2:	f042 0201 	orr.w	r2, r2, #1
 80031c6:	671a      	str	r2, [r3, #112]	; 0x70
 80031c8:	e784      	b.n	80030d4 <HAL_RCC_OscConfig+0x3b8>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 80031ca:	f44f 71ee 	mov.w	r1, #476	; 0x1dc
 80031ce:	4808      	ldr	r0, [pc, #32]	; (80031f0 <HAL_RCC_OscConfig+0x4d4>)
 80031d0:	f7fd fc24 	bl	8000a1c <assert_failed>
 80031d4:	e680      	b.n	8002ed8 <HAL_RCC_OscConfig+0x1bc>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 80031d6:	f44f 71ed 	mov.w	r1, #474	; 0x1da
 80031da:	4805      	ldr	r0, [pc, #20]	; (80031f0 <HAL_RCC_OscConfig+0x4d4>)
 80031dc:	f7fd fc1e 	bl	8000a1c <assert_failed>
 80031e0:	e66c      	b.n	8002ebc <HAL_RCC_OscConfig+0x1a0>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 80031e2:	f240 11d9 	movw	r1, #473	; 0x1d9
 80031e6:	4802      	ldr	r0, [pc, #8]	; (80031f0 <HAL_RCC_OscConfig+0x4d4>)
 80031e8:	f7fd fc18 	bl	8000a1c <assert_failed>
 80031ec:	e661      	b.n	8002eb2 <HAL_RCC_OscConfig+0x196>
 80031ee:	bf00      	nop
 80031f0:	0800422c 	.word	0x0800422c
 80031f4:	40023800 	.word	0x40023800
 80031f8:	42470000 	.word	0x42470000
 80031fc:	42470060 	.word	0x42470060

08003200 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003200:	4917      	ldr	r1, [pc, #92]	; (8003260 <HAL_RCC_GetSysClockFreq+0x60>)
{
 8003202:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003204:	688b      	ldr	r3, [r1, #8]
 8003206:	f003 030c 	and.w	r3, r3, #12
 800320a:	2b04      	cmp	r3, #4
 800320c:	d01b      	beq.n	8003246 <HAL_RCC_GetSysClockFreq+0x46>
 800320e:	2b08      	cmp	r3, #8
 8003210:	d117      	bne.n	8003242 <HAL_RCC_GetSysClockFreq+0x42>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003212:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003214:	684b      	ldr	r3, [r1, #4]
 8003216:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800321a:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800321e:	d114      	bne.n	800324a <HAL_RCC_GetSysClockFreq+0x4a>
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003220:	6849      	ldr	r1, [r1, #4]
 8003222:	4810      	ldr	r0, [pc, #64]	; (8003264 <HAL_RCC_GetSysClockFreq+0x64>)
 8003224:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8003228:	fba1 0100 	umull	r0, r1, r1, r0
 800322c:	f7fc ffd4 	bl	80001d8 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003230:	4b0b      	ldr	r3, [pc, #44]	; (8003260 <HAL_RCC_GetSysClockFreq+0x60>)
 8003232:	685b      	ldr	r3, [r3, #4]
 8003234:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8003238:	3301      	adds	r3, #1
 800323a:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 800323c:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8003240:	bd08      	pop	{r3, pc}
      sysclockfreq = HSI_VALUE;
 8003242:	4808      	ldr	r0, [pc, #32]	; (8003264 <HAL_RCC_GetSysClockFreq+0x64>)
}
 8003244:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 8003246:	4808      	ldr	r0, [pc, #32]	; (8003268 <HAL_RCC_GetSysClockFreq+0x68>)
}
 8003248:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800324a:	684b      	ldr	r3, [r1, #4]
 800324c:	4806      	ldr	r0, [pc, #24]	; (8003268 <HAL_RCC_GetSysClockFreq+0x68>)
 800324e:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8003252:	fba3 0100 	umull	r0, r1, r3, r0
 8003256:	2300      	movs	r3, #0
 8003258:	f7fc ffbe 	bl	80001d8 <__aeabi_uldivmod>
 800325c:	e7e8      	b.n	8003230 <HAL_RCC_GetSysClockFreq+0x30>
 800325e:	bf00      	nop
 8003260:	40023800 	.word	0x40023800
 8003264:	00f42400 	.word	0x00f42400
 8003268:	007a1200 	.word	0x007a1200

0800326c <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 800326c:	2800      	cmp	r0, #0
 800326e:	f000 80f1 	beq.w	8003454 <HAL_RCC_ClockConfig+0x1e8>
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8003272:	6803      	ldr	r3, [r0, #0]
 8003274:	3b01      	subs	r3, #1
 8003276:	2b0e      	cmp	r3, #14
{
 8003278:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800327c:	4604      	mov	r4, r0
 800327e:	460d      	mov	r5, r1
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8003280:	f200 80d2 	bhi.w	8003428 <HAL_RCC_ClockConfig+0x1bc>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8003284:	2d07      	cmp	r5, #7
 8003286:	f200 80c2 	bhi.w	800340e <HAL_RCC_ClockConfig+0x1a2>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800328a:	4a76      	ldr	r2, [pc, #472]	; (8003464 <HAL_RCC_ClockConfig+0x1f8>)
 800328c:	6813      	ldr	r3, [r2, #0]
 800328e:	f003 030f 	and.w	r3, r3, #15
 8003292:	42ab      	cmp	r3, r5
 8003294:	d209      	bcs.n	80032aa <HAL_RCC_ClockConfig+0x3e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003296:	b2eb      	uxtb	r3, r5
 8003298:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800329a:	6813      	ldr	r3, [r2, #0]
 800329c:	f003 030f 	and.w	r3, r3, #15
 80032a0:	42ab      	cmp	r3, r5
 80032a2:	d002      	beq.n	80032aa <HAL_RCC_ClockConfig+0x3e>
    return HAL_ERROR;
 80032a4:	2001      	movs	r0, #1
}
 80032a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80032aa:	6823      	ldr	r3, [r4, #0]
 80032ac:	0798      	lsls	r0, r3, #30
 80032ae:	d52c      	bpl.n	800330a <HAL_RCC_ClockConfig+0x9e>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032b0:	0759      	lsls	r1, r3, #29
 80032b2:	d504      	bpl.n	80032be <HAL_RCC_ClockConfig+0x52>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80032b4:	496c      	ldr	r1, [pc, #432]	; (8003468 <HAL_RCC_ClockConfig+0x1fc>)
 80032b6:	688a      	ldr	r2, [r1, #8]
 80032b8:	f442 52e0 	orr.w	r2, r2, #7168	; 0x1c00
 80032bc:	608a      	str	r2, [r1, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032be:	071a      	lsls	r2, r3, #28
 80032c0:	d504      	bpl.n	80032cc <HAL_RCC_ClockConfig+0x60>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80032c2:	4969      	ldr	r1, [pc, #420]	; (8003468 <HAL_RCC_ClockConfig+0x1fc>)
 80032c4:	688a      	ldr	r2, [r1, #8]
 80032c6:	f442 4260 	orr.w	r2, r2, #57344	; 0xe000
 80032ca:	608a      	str	r2, [r1, #8]
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 80032cc:	68a1      	ldr	r1, [r4, #8]
 80032ce:	f031 0280 	bics.w	r2, r1, #128	; 0x80
 80032d2:	d014      	beq.n	80032fe <HAL_RCC_ClockConfig+0x92>
 80032d4:	f021 0220 	bic.w	r2, r1, #32
 80032d8:	2a90      	cmp	r2, #144	; 0x90
 80032da:	d010      	beq.n	80032fe <HAL_RCC_ClockConfig+0x92>
 80032dc:	f021 0240 	bic.w	r2, r1, #64	; 0x40
 80032e0:	2aa0      	cmp	r2, #160	; 0xa0
 80032e2:	d00c      	beq.n	80032fe <HAL_RCC_ClockConfig+0x92>
 80032e4:	f021 0210 	bic.w	r2, r1, #16
 80032e8:	2ac0      	cmp	r2, #192	; 0xc0
 80032ea:	d008      	beq.n	80032fe <HAL_RCC_ClockConfig+0x92>
 80032ec:	29f0      	cmp	r1, #240	; 0xf0
 80032ee:	d006      	beq.n	80032fe <HAL_RCC_ClockConfig+0x92>
 80032f0:	f240 2175 	movw	r1, #629	; 0x275
 80032f4:	485d      	ldr	r0, [pc, #372]	; (800346c <HAL_RCC_ClockConfig+0x200>)
 80032f6:	f7fd fb91 	bl	8000a1c <assert_failed>
 80032fa:	68a1      	ldr	r1, [r4, #8]
 80032fc:	6823      	ldr	r3, [r4, #0]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80032fe:	485a      	ldr	r0, [pc, #360]	; (8003468 <HAL_RCC_ClockConfig+0x1fc>)
 8003300:	6882      	ldr	r2, [r0, #8]
 8003302:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8003306:	430a      	orrs	r2, r1
 8003308:	6082      	str	r2, [r0, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800330a:	07df      	lsls	r7, r3, #31
 800330c:	d528      	bpl.n	8003360 <HAL_RCC_ClockConfig+0xf4>
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 800330e:	6863      	ldr	r3, [r4, #4]
 8003310:	2b03      	cmp	r3, #3
 8003312:	f200 8098 	bhi.w	8003446 <HAL_RCC_ClockConfig+0x1da>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003316:	2b01      	cmp	r3, #1
 8003318:	f000 808f 	beq.w	800343a <HAL_RCC_ClockConfig+0x1ce>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800331c:	1e9a      	subs	r2, r3, #2
 800331e:	2a01      	cmp	r2, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003320:	4a51      	ldr	r2, [pc, #324]	; (8003468 <HAL_RCC_ClockConfig+0x1fc>)
 8003322:	6812      	ldr	r2, [r2, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003324:	f240 809a 	bls.w	800345c <HAL_RCC_ClockConfig+0x1f0>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003328:	0791      	lsls	r1, r2, #30
 800332a:	d5bb      	bpl.n	80032a4 <HAL_RCC_ClockConfig+0x38>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800332c:	4e4e      	ldr	r6, [pc, #312]	; (8003468 <HAL_RCC_ClockConfig+0x1fc>)
 800332e:	68b2      	ldr	r2, [r6, #8]
 8003330:	f022 0203 	bic.w	r2, r2, #3
 8003334:	4313      	orrs	r3, r2
 8003336:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8003338:	f7fd fcd6 	bl	8000ce8 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800333c:	f241 3788 	movw	r7, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8003340:	4680      	mov	r8, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003342:	e006      	b.n	8003352 <HAL_RCC_ClockConfig+0xe6>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003344:	f7fd fcd0 	bl	8000ce8 <HAL_GetTick>
 8003348:	eba0 0008 	sub.w	r0, r0, r8
 800334c:	42b8      	cmp	r0, r7
 800334e:	f200 8083 	bhi.w	8003458 <HAL_RCC_ClockConfig+0x1ec>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003352:	68b3      	ldr	r3, [r6, #8]
 8003354:	6862      	ldr	r2, [r4, #4]
 8003356:	f003 030c 	and.w	r3, r3, #12
 800335a:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800335e:	d1f1      	bne.n	8003344 <HAL_RCC_ClockConfig+0xd8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003360:	4a40      	ldr	r2, [pc, #256]	; (8003464 <HAL_RCC_ClockConfig+0x1f8>)
 8003362:	6813      	ldr	r3, [r2, #0]
 8003364:	f003 030f 	and.w	r3, r3, #15
 8003368:	42ab      	cmp	r3, r5
 800336a:	d906      	bls.n	800337a <HAL_RCC_ClockConfig+0x10e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800336c:	b2eb      	uxtb	r3, r5
 800336e:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003370:	6813      	ldr	r3, [r2, #0]
 8003372:	f003 030f 	and.w	r3, r3, #15
 8003376:	42ab      	cmp	r3, r5
 8003378:	d194      	bne.n	80032a4 <HAL_RCC_ClockConfig+0x38>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800337a:	6823      	ldr	r3, [r4, #0]
 800337c:	075a      	lsls	r2, r3, #29
 800337e:	d518      	bpl.n	80033b2 <HAL_RCC_ClockConfig+0x146>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8003380:	68e1      	ldr	r1, [r4, #12]
 8003382:	f431 5280 	bics.w	r2, r1, #4096	; 0x1000
 8003386:	d00e      	beq.n	80033a6 <HAL_RCC_ClockConfig+0x13a>
 8003388:	f421 6200 	bic.w	r2, r1, #2048	; 0x800
 800338c:	f5b2 5fa0 	cmp.w	r2, #5120	; 0x1400
 8003390:	d009      	beq.n	80033a6 <HAL_RCC_ClockConfig+0x13a>
 8003392:	f5b1 5fc0 	cmp.w	r1, #6144	; 0x1800
 8003396:	d006      	beq.n	80033a6 <HAL_RCC_ClockConfig+0x13a>
 8003398:	f240 21ba 	movw	r1, #698	; 0x2ba
 800339c:	4833      	ldr	r0, [pc, #204]	; (800346c <HAL_RCC_ClockConfig+0x200>)
 800339e:	f7fd fb3d 	bl	8000a1c <assert_failed>
 80033a2:	68e1      	ldr	r1, [r4, #12]
 80033a4:	6823      	ldr	r3, [r4, #0]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80033a6:	4830      	ldr	r0, [pc, #192]	; (8003468 <HAL_RCC_ClockConfig+0x1fc>)
 80033a8:	6882      	ldr	r2, [r0, #8]
 80033aa:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00
 80033ae:	430a      	orrs	r2, r1
 80033b0:	6082      	str	r2, [r0, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033b2:	071b      	lsls	r3, r3, #28
 80033b4:	d518      	bpl.n	80033e8 <HAL_RCC_ClockConfig+0x17c>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 80033b6:	6922      	ldr	r2, [r4, #16]
 80033b8:	f432 5380 	bics.w	r3, r2, #4096	; 0x1000
 80033bc:	d00d      	beq.n	80033da <HAL_RCC_ClockConfig+0x16e>
 80033be:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
 80033c2:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80033c6:	d008      	beq.n	80033da <HAL_RCC_ClockConfig+0x16e>
 80033c8:	f5b2 5fc0 	cmp.w	r2, #6144	; 0x1800
 80033cc:	d005      	beq.n	80033da <HAL_RCC_ClockConfig+0x16e>
 80033ce:	f240 21c1 	movw	r1, #705	; 0x2c1
 80033d2:	4826      	ldr	r0, [pc, #152]	; (800346c <HAL_RCC_ClockConfig+0x200>)
 80033d4:	f7fd fb22 	bl	8000a1c <assert_failed>
 80033d8:	6922      	ldr	r2, [r4, #16]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80033da:	4923      	ldr	r1, [pc, #140]	; (8003468 <HAL_RCC_ClockConfig+0x1fc>)
 80033dc:	688b      	ldr	r3, [r1, #8]
 80033de:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80033e2:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80033e6:	608b      	str	r3, [r1, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80033e8:	f7ff ff0a 	bl	8003200 <HAL_RCC_GetSysClockFreq>
 80033ec:	4b1e      	ldr	r3, [pc, #120]	; (8003468 <HAL_RCC_ClockConfig+0x1fc>)
 80033ee:	4c20      	ldr	r4, [pc, #128]	; (8003470 <HAL_RCC_ClockConfig+0x204>)
 80033f0:	689b      	ldr	r3, [r3, #8]
  HAL_InitTick (uwTickPrio);
 80033f2:	4920      	ldr	r1, [pc, #128]	; (8003474 <HAL_RCC_ClockConfig+0x208>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80033f4:	4a20      	ldr	r2, [pc, #128]	; (8003478 <HAL_RCC_ClockConfig+0x20c>)
 80033f6:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80033fa:	5ce3      	ldrb	r3, [r4, r3]
 80033fc:	fa20 f303 	lsr.w	r3, r0, r3
  HAL_InitTick (uwTickPrio);
 8003400:	6808      	ldr	r0, [r1, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003402:	6013      	str	r3, [r2, #0]
  HAL_InitTick (uwTickPrio);
 8003404:	f7fd fc26 	bl	8000c54 <HAL_InitTick>
  return HAL_OK;
 8003408:	2000      	movs	r0, #0
}
 800340a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  assert_param(IS_FLASH_LATENCY(FLatency));
 800340e:	f240 2152 	movw	r1, #594	; 0x252
 8003412:	4816      	ldr	r0, [pc, #88]	; (800346c <HAL_RCC_ClockConfig+0x200>)
 8003414:	f7fd fb02 	bl	8000a1c <assert_failed>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003418:	4a12      	ldr	r2, [pc, #72]	; (8003464 <HAL_RCC_ClockConfig+0x1f8>)
 800341a:	6813      	ldr	r3, [r2, #0]
 800341c:	f003 030f 	and.w	r3, r3, #15
 8003420:	42ab      	cmp	r3, r5
 8003422:	f4ff af38 	bcc.w	8003296 <HAL_RCC_ClockConfig+0x2a>
 8003426:	e740      	b.n	80032aa <HAL_RCC_ClockConfig+0x3e>
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8003428:	f240 2151 	movw	r1, #593	; 0x251
 800342c:	480f      	ldr	r0, [pc, #60]	; (800346c <HAL_RCC_ClockConfig+0x200>)
 800342e:	f7fd faf5 	bl	8000a1c <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8003432:	2d07      	cmp	r5, #7
 8003434:	f67f af29 	bls.w	800328a <HAL_RCC_ClockConfig+0x1e>
 8003438:	e7e9      	b.n	800340e <HAL_RCC_ClockConfig+0x1a2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800343a:	4a0b      	ldr	r2, [pc, #44]	; (8003468 <HAL_RCC_ClockConfig+0x1fc>)
 800343c:	6812      	ldr	r2, [r2, #0]
 800343e:	0396      	lsls	r6, r2, #14
 8003440:	f53f af74 	bmi.w	800332c <HAL_RCC_ClockConfig+0xc0>
 8003444:	e72e      	b.n	80032a4 <HAL_RCC_ClockConfig+0x38>
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8003446:	f44f 711f 	mov.w	r1, #636	; 0x27c
 800344a:	4808      	ldr	r0, [pc, #32]	; (800346c <HAL_RCC_ClockConfig+0x200>)
 800344c:	f7fd fae6 	bl	8000a1c <assert_failed>
 8003450:	6863      	ldr	r3, [r4, #4]
 8003452:	e760      	b.n	8003316 <HAL_RCC_ClockConfig+0xaa>
    return HAL_ERROR;
 8003454:	2001      	movs	r0, #1
}
 8003456:	4770      	bx	lr
        return HAL_TIMEOUT;
 8003458:	2003      	movs	r0, #3
 800345a:	e724      	b.n	80032a6 <HAL_RCC_ClockConfig+0x3a>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800345c:	0190      	lsls	r0, r2, #6
 800345e:	f53f af65 	bmi.w	800332c <HAL_RCC_ClockConfig+0xc0>
 8003462:	e71f      	b.n	80032a4 <HAL_RCC_ClockConfig+0x38>
 8003464:	40023c00 	.word	0x40023c00
 8003468:	40023800 	.word	0x40023800
 800346c:	0800422c 	.word	0x0800422c
 8003470:	08004124 	.word	0x08004124
 8003474:	20000014 	.word	0x20000014
 8003478:	2000000c 	.word	0x2000000c

0800347c <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800347c:	4b04      	ldr	r3, [pc, #16]	; (8003490 <HAL_RCC_GetPCLK1Freq+0x14>)
 800347e:	4a05      	ldr	r2, [pc, #20]	; (8003494 <HAL_RCC_GetPCLK1Freq+0x18>)
 8003480:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8003482:	4905      	ldr	r1, [pc, #20]	; (8003498 <HAL_RCC_GetPCLK1Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003484:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8003488:	6808      	ldr	r0, [r1, #0]
 800348a:	5cd3      	ldrb	r3, [r2, r3]
}
 800348c:	40d8      	lsrs	r0, r3
 800348e:	4770      	bx	lr
 8003490:	40023800 	.word	0x40023800
 8003494:	08004134 	.word	0x08004134
 8003498:	2000000c 	.word	0x2000000c

0800349c <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800349c:	4b04      	ldr	r3, [pc, #16]	; (80034b0 <HAL_RCC_GetPCLK2Freq+0x14>)
 800349e:	4a05      	ldr	r2, [pc, #20]	; (80034b4 <HAL_RCC_GetPCLK2Freq+0x18>)
 80034a0:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 80034a2:	4905      	ldr	r1, [pc, #20]	; (80034b8 <HAL_RCC_GetPCLK2Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80034a4:	f3c3 3342 	ubfx	r3, r3, #13, #3
 80034a8:	6808      	ldr	r0, [r1, #0]
 80034aa:	5cd3      	ldrb	r3, [r2, r3]
}
 80034ac:	40d8      	lsrs	r0, r3
 80034ae:	4770      	bx	lr
 80034b0:	40023800 	.word	0x40023800
 80034b4:	08004134 	.word	0x08004134
 80034b8:	2000000c 	.word	0x2000000c

080034bc <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80034bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80034be:	4604      	mov	r4, r0
  uint32_t tickstart = 0U;
  uint32_t tmpreg1 = 0U;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 80034c0:	6800      	ldr	r0, [r0, #0]
 80034c2:	1e43      	subs	r3, r0, #1
 80034c4:	2b0e      	cmp	r3, #14
{
 80034c6:	b083      	sub	sp, #12
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 80034c8:	f200 80c4 	bhi.w	8003654 <HAL_RCCEx_PeriphCLKConfig+0x198>

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80034cc:	f010 0f05 	tst.w	r0, #5
 80034d0:	d03a      	beq.n	8003548 <HAL_RCCEx_PeriphCLKConfig+0x8c>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 80034d2:	68e3      	ldr	r3, [r4, #12]
 80034d4:	3b02      	subs	r3, #2
 80034d6:	2b05      	cmp	r3, #5
 80034d8:	f200 80c9 	bhi.w	800366e <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
 80034dc:	68a3      	ldr	r3, [r4, #8]
 80034de:	3bc0      	subs	r3, #192	; 0xc0
 80034e0:	2bf0      	cmp	r3, #240	; 0xf0
 80034e2:	f200 80ce 	bhi.w	8003682 <HAL_RCCEx_PeriphCLKConfig+0x1c6>
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
 80034e6:	6863      	ldr	r3, [r4, #4]
 80034e8:	3b02      	subs	r3, #2
 80034ea:	2b3d      	cmp	r3, #61	; 0x3d
 80034ec:	f200 80b9 	bhi.w	8003662 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80034f0:	4b77      	ldr	r3, [pc, #476]	; (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x214>)
    /* Get tick */
    tickstart = HAL_GetTick();
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80034f2:	4d78      	ldr	r5, [pc, #480]	; (80036d4 <HAL_RCCEx_PeriphCLKConfig+0x218>)
    __HAL_RCC_PLLI2S_DISABLE();
 80034f4:	2200      	movs	r2, #0
 80034f6:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 80034f8:	f7fd fbf6 	bl	8000ce8 <HAL_GetTick>
 80034fc:	4606      	mov	r6, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80034fe:	e005      	b.n	800350c <HAL_RCCEx_PeriphCLKConfig+0x50>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8003500:	f7fd fbf2 	bl	8000ce8 <HAL_GetTick>
 8003504:	1b80      	subs	r0, r0, r6
 8003506:	2802      	cmp	r0, #2
 8003508:	f200 80a1 	bhi.w	800364e <HAL_RCCEx_PeriphCLKConfig+0x192>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800350c:	682b      	ldr	r3, [r5, #0]
 800350e:	011b      	lsls	r3, r3, #4
 8003510:	d4f6      	bmi.n	8003500 <HAL_RCCEx_PeriphCLKConfig+0x44>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8003512:	e9d4 0302 	ldrd	r0, r3, [r4, #8]
 8003516:	6861      	ldr	r1, [r4, #4]
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003518:	4a6d      	ldr	r2, [pc, #436]	; (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x214>)
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 800351a:	071b      	lsls	r3, r3, #28
 800351c:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8003520:	430b      	orrs	r3, r1
    __HAL_RCC_PLLI2S_ENABLE();
 8003522:	2101      	movs	r1, #1
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8003524:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
    __HAL_RCC_PLLI2S_ENABLE();
 8003528:	6011      	str	r1, [r2, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800352a:	f7fd fbdd 	bl	8000ce8 <HAL_GetTick>
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800352e:	4d69      	ldr	r5, [pc, #420]	; (80036d4 <HAL_RCCEx_PeriphCLKConfig+0x218>)
    tickstart = HAL_GetTick();
 8003530:	4606      	mov	r6, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003532:	e005      	b.n	8003540 <HAL_RCCEx_PeriphCLKConfig+0x84>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8003534:	f7fd fbd8 	bl	8000ce8 <HAL_GetTick>
 8003538:	1b80      	subs	r0, r0, r6
 800353a:	2802      	cmp	r0, #2
 800353c:	f200 8087 	bhi.w	800364e <HAL_RCCEx_PeriphCLKConfig+0x192>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003540:	682b      	ldr	r3, [r5, #0]
 8003542:	011f      	lsls	r7, r3, #4
 8003544:	d5f6      	bpl.n	8003534 <HAL_RCCEx_PeriphCLKConfig+0x78>
 8003546:	6820      	ldr	r0, [r4, #0]
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003548:	0785      	lsls	r5, r0, #30
 800354a:	d577      	bpl.n	800363c <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 800354c:	6923      	ldr	r3, [r4, #16]
 800354e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003552:	d02e      	beq.n	80035b2 <HAL_RCCEx_PeriphCLKConfig+0xf6>
 8003554:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003558:	d02b      	beq.n	80035b2 <HAL_RCCEx_PeriphCLKConfig+0xf6>
 800355a:	4a5f      	ldr	r2, [pc, #380]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x21c>)
 800355c:	f423 21a0 	bic.w	r1, r3, #327680	; 0x50000
 8003560:	4291      	cmp	r1, r2
 8003562:	f423 3080 	bic.w	r0, r3, #65536	; 0x10000
 8003566:	d024      	beq.n	80035b2 <HAL_RCCEx_PeriphCLKConfig+0xf6>
 8003568:	f502 3200 	add.w	r2, r2, #131072	; 0x20000
 800356c:	f423 2110 	bic.w	r1, r3, #589824	; 0x90000
 8003570:	4291      	cmp	r1, r2
 8003572:	d01e      	beq.n	80035b2 <HAL_RCCEx_PeriphCLKConfig+0xf6>
 8003574:	4959      	ldr	r1, [pc, #356]	; (80036dc <HAL_RCCEx_PeriphCLKConfig+0x220>)
 8003576:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800357a:	428a      	cmp	r2, r1
 800357c:	d019      	beq.n	80035b2 <HAL_RCCEx_PeriphCLKConfig+0xf6>
 800357e:	f501 21c0 	add.w	r1, r1, #393216	; 0x60000
 8003582:	f423 1388 	bic.w	r3, r3, #1114112	; 0x110000
 8003586:	428b      	cmp	r3, r1
 8003588:	d013      	beq.n	80035b2 <HAL_RCCEx_PeriphCLKConfig+0xf6>
 800358a:	4b55      	ldr	r3, [pc, #340]	; (80036e0 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 800358c:	429a      	cmp	r2, r3
 800358e:	d010      	beq.n	80035b2 <HAL_RCCEx_PeriphCLKConfig+0xf6>
 8003590:	f503 2380 	add.w	r3, r3, #262144	; 0x40000
 8003594:	429a      	cmp	r2, r3
 8003596:	d00c      	beq.n	80035b2 <HAL_RCCEx_PeriphCLKConfig+0xf6>
 8003598:	f503 2380 	add.w	r3, r3, #262144	; 0x40000
 800359c:	429a      	cmp	r2, r3
 800359e:	d008      	beq.n	80035b2 <HAL_RCCEx_PeriphCLKConfig+0xf6>
 80035a0:	f503 2380 	add.w	r3, r3, #262144	; 0x40000
 80035a4:	4298      	cmp	r0, r3
 80035a6:	d004      	beq.n	80035b2 <HAL_RCCEx_PeriphCLKConfig+0xf6>
 80035a8:	f640 2112 	movw	r1, #2578	; 0xa12
 80035ac:	484d      	ldr	r0, [pc, #308]	; (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 80035ae:	f7fd fa35 	bl	8000a1c <assert_failed>

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80035b2:	4b48      	ldr	r3, [pc, #288]	; (80036d4 <HAL_RCCEx_PeriphCLKConfig+0x218>)

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80035b4:	4d4c      	ldr	r5, [pc, #304]	; (80036e8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
    __HAL_RCC_PWR_CLK_ENABLE();
 80035b6:	2200      	movs	r2, #0
 80035b8:	9201      	str	r2, [sp, #4]
 80035ba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80035bc:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80035c0:	641a      	str	r2, [r3, #64]	; 0x40
 80035c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80035c8:	9301      	str	r3, [sp, #4]
 80035ca:	9b01      	ldr	r3, [sp, #4]
    PWR->CR |= PWR_CR_DBP;
 80035cc:	682b      	ldr	r3, [r5, #0]
 80035ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80035d2:	602b      	str	r3, [r5, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80035d4:	f7fd fb88 	bl	8000ce8 <HAL_GetTick>
 80035d8:	4606      	mov	r6, r0

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80035da:	e004      	b.n	80035e6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80035dc:	f7fd fb84 	bl	8000ce8 <HAL_GetTick>
 80035e0:	1b80      	subs	r0, r0, r6
 80035e2:	2802      	cmp	r0, #2
 80035e4:	d833      	bhi.n	800364e <HAL_RCCEx_PeriphCLKConfig+0x192>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80035e6:	682b      	ldr	r3, [r5, #0]
 80035e8:	05d9      	lsls	r1, r3, #23
 80035ea:	d5f7      	bpl.n	80035dc <HAL_RCCEx_PeriphCLKConfig+0x120>
      {
        return HAL_TIMEOUT;
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80035ec:	4939      	ldr	r1, [pc, #228]	; (80036d4 <HAL_RCCEx_PeriphCLKConfig+0x218>)
 80035ee:	6923      	ldr	r3, [r4, #16]
 80035f0:	6f0a      	ldr	r2, [r1, #112]	; 0x70
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80035f2:	f412 7240 	ands.w	r2, r2, #768	; 0x300
 80035f6:	f403 7040 	and.w	r0, r3, #768	; 0x300
 80035fa:	d010      	beq.n	800361e <HAL_RCCEx_PeriphCLKConfig+0x162>
 80035fc:	4282      	cmp	r2, r0
 80035fe:	d00e      	beq.n	800361e <HAL_RCCEx_PeriphCLKConfig+0x162>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003600:	6f0b      	ldr	r3, [r1, #112]	; 0x70
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003602:	4a3a      	ldr	r2, [pc, #232]	; (80036ec <HAL_RCCEx_PeriphCLKConfig+0x230>)
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003604:	f423 7340 	bic.w	r3, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_FORCE();
 8003608:	2501      	movs	r5, #1
      __HAL_RCC_BACKUPRESET_RELEASE();
 800360a:	2000      	movs	r0, #0
      __HAL_RCC_BACKUPRESET_FORCE();
 800360c:	6015      	str	r5, [r2, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800360e:	6010      	str	r0, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8003610:	670b      	str	r3, [r1, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003612:	6f0b      	ldr	r3, [r1, #112]	; 0x70
 8003614:	07da      	lsls	r2, r3, #31
 8003616:	d44a      	bmi.n	80036ae <HAL_RCCEx_PeriphCLKConfig+0x1f2>
 8003618:	6923      	ldr	r3, [r4, #16]
 800361a:	f403 7040 	and.w	r0, r3, #768	; 0x300
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800361e:	f5b0 7f40 	cmp.w	r0, #768	; 0x300
 8003622:	d039      	beq.n	8003698 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8003624:	492b      	ldr	r1, [pc, #172]	; (80036d4 <HAL_RCCEx_PeriphCLKConfig+0x218>)
 8003626:	688a      	ldr	r2, [r1, #8]
 8003628:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 800362c:	608a      	str	r2, [r1, #8]
 800362e:	4a29      	ldr	r2, [pc, #164]	; (80036d4 <HAL_RCCEx_PeriphCLKConfig+0x218>)
 8003630:	6f11      	ldr	r1, [r2, #112]	; 0x70
 8003632:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003636:	430b      	orrs	r3, r1
 8003638:	6713      	str	r3, [r2, #112]	; 0x70
 800363a:	6820      	ldr	r0, [r4, #0]
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800363c:	f010 0008 	ands.w	r0, r0, #8
 8003640:	d006      	beq.n	8003650 <HAL_RCCEx_PeriphCLKConfig+0x194>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003642:	4b2b      	ldr	r3, [pc, #172]	; (80036f0 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8003644:	7d22      	ldrb	r2, [r4, #20]
 8003646:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8003648:	2000      	movs	r0, #0
}
 800364a:	b003      	add	sp, #12
 800364c:	bdf0      	pop	{r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 800364e:	2003      	movs	r0, #3
}
 8003650:	b003      	add	sp, #12
 8003652:	bdf0      	pop	{r4, r5, r6, r7, pc}
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 8003654:	4823      	ldr	r0, [pc, #140]	; (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8003656:	f640 11d9 	movw	r1, #2521	; 0x9d9
 800365a:	f7fd f9df 	bl	8000a1c <assert_failed>
 800365e:	6820      	ldr	r0, [r4, #0]
 8003660:	e734      	b.n	80034cc <HAL_RCCEx_PeriphCLKConfig+0x10>
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
 8003662:	f640 11e3 	movw	r1, #2531	; 0x9e3
 8003666:	481f      	ldr	r0, [pc, #124]	; (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8003668:	f7fd f9d8 	bl	8000a1c <assert_failed>
 800366c:	e740      	b.n	80034f0 <HAL_RCCEx_PeriphCLKConfig+0x34>
    assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 800366e:	f44f 611e 	mov.w	r1, #2528	; 0x9e0
 8003672:	481c      	ldr	r0, [pc, #112]	; (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8003674:	f7fd f9d2 	bl	8000a1c <assert_failed>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
 8003678:	68a3      	ldr	r3, [r4, #8]
 800367a:	3bc0      	subs	r3, #192	; 0xc0
 800367c:	2bf0      	cmp	r3, #240	; 0xf0
 800367e:	f67f af32 	bls.w	80034e6 <HAL_RCCEx_PeriphCLKConfig+0x2a>
 8003682:	f640 11e1 	movw	r1, #2529	; 0x9e1
 8003686:	4817      	ldr	r0, [pc, #92]	; (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8003688:	f7fd f9c8 	bl	8000a1c <assert_failed>
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
 800368c:	6863      	ldr	r3, [r4, #4]
 800368e:	3b02      	subs	r3, #2
 8003690:	2b3d      	cmp	r3, #61	; 0x3d
 8003692:	f67f af2d 	bls.w	80034f0 <HAL_RCCEx_PeriphCLKConfig+0x34>
 8003696:	e7e4      	b.n	8003662 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003698:	480e      	ldr	r0, [pc, #56]	; (80036d4 <HAL_RCCEx_PeriphCLKConfig+0x218>)
 800369a:	6882      	ldr	r2, [r0, #8]
 800369c:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
 80036a0:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 80036a4:	f421 7140 	bic.w	r1, r1, #768	; 0x300
 80036a8:	430a      	orrs	r2, r1
 80036aa:	6082      	str	r2, [r0, #8]
 80036ac:	e7bf      	b.n	800362e <HAL_RCCEx_PeriphCLKConfig+0x172>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036ae:	460d      	mov	r5, r1
        tickstart = HAL_GetTick();
 80036b0:	f7fd fb1a 	bl	8000ce8 <HAL_GetTick>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80036b4:	f241 3688 	movw	r6, #5000	; 0x1388
        tickstart = HAL_GetTick();
 80036b8:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036ba:	e004      	b.n	80036c6 <HAL_RCCEx_PeriphCLKConfig+0x20a>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80036bc:	f7fd fb14 	bl	8000ce8 <HAL_GetTick>
 80036c0:	1bc0      	subs	r0, r0, r7
 80036c2:	42b0      	cmp	r0, r6
 80036c4:	d8c3      	bhi.n	800364e <HAL_RCCEx_PeriphCLKConfig+0x192>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036c6:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80036c8:	079b      	lsls	r3, r3, #30
 80036ca:	d5f7      	bpl.n	80036bc <HAL_RCCEx_PeriphCLKConfig+0x200>
 80036cc:	e7a4      	b.n	8003618 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 80036ce:	bf00      	nop
 80036d0:	42470068 	.word	0x42470068
 80036d4:	40023800 	.word	0x40023800
 80036d8:	00020300 	.word	0x00020300
 80036dc:	00080300 	.word	0x00080300
 80036e0:	00100300 	.word	0x00100300
 80036e4:	08004264 	.word	0x08004264
 80036e8:	40007000 	.word	0x40007000
 80036ec:	42470e40 	.word	0x42470e40
 80036f0:	424711e0 	.word	0x424711e0

080036f4 <HAL_RTC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 80036f4:	2800      	cmp	r0, #0
 80036f6:	f000 80a5 	beq.w	8003844 <HAL_RTC_Init+0x150>
{
 80036fa:	b538      	push	{r3, r4, r5, lr}
  {
     return HAL_ERROR;
  }

  /* Check the parameters */
  assert_param(IS_RTC_HOUR_FORMAT(hrtc->Init.HourFormat));
 80036fc:	6843      	ldr	r3, [r0, #4]
 80036fe:	f033 0340 	bics.w	r3, r3, #64	; 0x40
 8003702:	4604      	mov	r4, r0
 8003704:	f040 80a0 	bne.w	8003848 <HAL_RTC_Init+0x154>
  assert_param(IS_RTC_ASYNCH_PREDIV(hrtc->Init.AsynchPrediv));
 8003708:	68a3      	ldr	r3, [r4, #8]
 800370a:	2b7f      	cmp	r3, #127	; 0x7f
 800370c:	d878      	bhi.n	8003800 <HAL_RTC_Init+0x10c>
  assert_param(IS_RTC_SYNCH_PREDIV(hrtc->Init.SynchPrediv));
 800370e:	68e3      	ldr	r3, [r4, #12]
 8003710:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003714:	d26a      	bcs.n	80037ec <HAL_RTC_Init+0xf8>
  assert_param (IS_RTC_OUTPUT(hrtc->Init.OutPut));
 8003716:	6923      	ldr	r3, [r4, #16]
 8003718:	f433 03c0 	bics.w	r3, r3, #6291456	; 0x600000
 800371c:	d004      	beq.n	8003728 <HAL_RTC_Init+0x34>
 800371e:	f44f 7181 	mov.w	r1, #258	; 0x102
 8003722:	484e      	ldr	r0, [pc, #312]	; (800385c <HAL_RTC_Init+0x168>)
 8003724:	f7fd f97a 	bl	8000a1c <assert_failed>
  assert_param (IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
 8003728:	6963      	ldr	r3, [r4, #20]
 800372a:	f433 1380 	bics.w	r3, r3, #1048576	; 0x100000
 800372e:	d004      	beq.n	800373a <HAL_RTC_Init+0x46>
 8003730:	f240 1103 	movw	r1, #259	; 0x103
 8003734:	4849      	ldr	r0, [pc, #292]	; (800385c <HAL_RTC_Init+0x168>)
 8003736:	f7fd f971 	bl	8000a1c <assert_failed>
  assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
 800373a:	69a3      	ldr	r3, [r4, #24]
 800373c:	f433 2380 	bics.w	r3, r3, #262144	; 0x40000
 8003740:	d004      	beq.n	800374c <HAL_RTC_Init+0x58>
 8003742:	f44f 7182 	mov.w	r1, #260	; 0x104
 8003746:	4845      	ldr	r0, [pc, #276]	; (800385c <HAL_RTC_Init+0x168>)
 8003748:	f7fd f968 	bl	8000a1c <assert_failed>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 800374c:	7f63      	ldrb	r3, [r4, #29]
 800374e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003752:	2b00      	cmp	r3, #0
 8003754:	d045      	beq.n	80037e2 <HAL_RTC_Init+0xee>

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003756:	6823      	ldr	r3, [r4, #0]
 8003758:	2253      	movs	r2, #83	; 0x53
  hrtc->State = HAL_RTC_STATE_BUSY;
 800375a:	2002      	movs	r0, #2
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800375c:	21ca      	movs	r1, #202	; 0xca
  hrtc->State = HAL_RTC_STATE_BUSY;
 800375e:	7760      	strb	r0, [r4, #29]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003760:	6259      	str	r1, [r3, #36]	; 0x24
 8003762:	625a      	str	r2, [r3, #36]	; 0x24
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
  uint32_t tickstart = 0U;

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8003764:	68da      	ldr	r2, [r3, #12]
 8003766:	0655      	lsls	r5, r2, #25
 8003768:	d529      	bpl.n	80037be <HAL_RTC_Init+0xca>
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800376a:	6899      	ldr	r1, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800376c:	6862      	ldr	r2, [r4, #4]
 800376e:	e9d4 5004 	ldrd	r5, r0, [r4, #16]
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8003772:	f421 01e0 	bic.w	r1, r1, #7340032	; 0x700000
 8003776:	f021 0140 	bic.w	r1, r1, #64	; 0x40
 800377a:	6099      	str	r1, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800377c:	6899      	ldr	r1, [r3, #8]
 800377e:	432a      	orrs	r2, r5
 8003780:	4302      	orrs	r2, r0
 8003782:	430a      	orrs	r2, r1
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8003784:	68e1      	ldr	r1, [r4, #12]
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8003786:	609a      	str	r2, [r3, #8]
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8003788:	6119      	str	r1, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 800378a:	691a      	ldr	r2, [r3, #16]
 800378c:	68a1      	ldr	r1, [r4, #8]
 800378e:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8003792:	611a      	str	r2, [r3, #16]
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8003794:	68da      	ldr	r2, [r3, #12]
 8003796:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800379a:	60da      	str	r2, [r3, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800379c:	689a      	ldr	r2, [r3, #8]
 800379e:	0691      	lsls	r1, r2, #26
 80037a0:	d538      	bpl.n	8003814 <HAL_RTC_Init+0x120>
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 80037a2:	6c19      	ldr	r1, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80037a4:	69a0      	ldr	r0, [r4, #24]
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 80037a6:	f421 2180 	bic.w	r1, r1, #262144	; 0x40000
 80037aa:	6419      	str	r1, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80037ac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80037ae:	25ff      	movs	r5, #255	; 0xff
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80037b0:	4302      	orrs	r2, r0
    hrtc->State = HAL_RTC_STATE_READY;
 80037b2:	2101      	movs	r1, #1
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80037b4:	641a      	str	r2, [r3, #64]	; 0x40
    return HAL_OK;
 80037b6:	2000      	movs	r0, #0
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80037b8:	625d      	str	r5, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY;
 80037ba:	7761      	strb	r1, [r4, #29]
}
 80037bc:	bd38      	pop	{r3, r4, r5, pc}
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80037be:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80037c2:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80037c4:	f7fd fa90 	bl	8000ce8 <HAL_GetTick>
 80037c8:	4605      	mov	r5, r0
 80037ca:	e005      	b.n	80037d8 <HAL_RTC_Init+0xe4>

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80037cc:	f7fd fa8c 	bl	8000ce8 <HAL_GetTick>
 80037d0:	1b40      	subs	r0, r0, r5
 80037d2:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80037d6:	d82e      	bhi.n	8003836 <HAL_RTC_Init+0x142>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80037d8:	6823      	ldr	r3, [r4, #0]
 80037da:	68da      	ldr	r2, [r3, #12]
 80037dc:	0650      	lsls	r0, r2, #25
 80037de:	d5f5      	bpl.n	80037cc <HAL_RTC_Init+0xd8>
 80037e0:	e7c3      	b.n	800376a <HAL_RTC_Init+0x76>
    hrtc->Lock = HAL_UNLOCKED;
 80037e2:	7722      	strb	r2, [r4, #28]
    HAL_RTC_MspInit(hrtc);
 80037e4:	4620      	mov	r0, r4
 80037e6:	f7fd f959 	bl	8000a9c <HAL_RTC_MspInit>
 80037ea:	e7b4      	b.n	8003756 <HAL_RTC_Init+0x62>
  assert_param(IS_RTC_SYNCH_PREDIV(hrtc->Init.SynchPrediv));
 80037ec:	f240 1101 	movw	r1, #257	; 0x101
 80037f0:	481a      	ldr	r0, [pc, #104]	; (800385c <HAL_RTC_Init+0x168>)
 80037f2:	f7fd f913 	bl	8000a1c <assert_failed>
  assert_param (IS_RTC_OUTPUT(hrtc->Init.OutPut));
 80037f6:	6923      	ldr	r3, [r4, #16]
 80037f8:	f433 03c0 	bics.w	r3, r3, #6291456	; 0x600000
 80037fc:	d094      	beq.n	8003728 <HAL_RTC_Init+0x34>
 80037fe:	e78e      	b.n	800371e <HAL_RTC_Init+0x2a>
  assert_param(IS_RTC_ASYNCH_PREDIV(hrtc->Init.AsynchPrediv));
 8003800:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003804:	4815      	ldr	r0, [pc, #84]	; (800385c <HAL_RTC_Init+0x168>)
 8003806:	f7fd f909 	bl	8000a1c <assert_failed>
  assert_param(IS_RTC_SYNCH_PREDIV(hrtc->Init.SynchPrediv));
 800380a:	68e3      	ldr	r3, [r4, #12]
 800380c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003810:	d381      	bcc.n	8003716 <HAL_RTC_Init+0x22>
 8003812:	e7eb      	b.n	80037ec <HAL_RTC_Init+0xf8>
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8003814:	68da      	ldr	r2, [r3, #12]
 8003816:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800381a:	60da      	str	r2, [r3, #12]
    tickstart = HAL_GetTick();
 800381c:	f7fd fa64 	bl	8000ce8 <HAL_GetTick>
 8003820:	4605      	mov	r5, r0
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8003822:	6823      	ldr	r3, [r4, #0]
 8003824:	68da      	ldr	r2, [r3, #12]
 8003826:	0692      	lsls	r2, r2, #26
 8003828:	d4bb      	bmi.n	80037a2 <HAL_RTC_Init+0xae>
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800382a:	f7fd fa5d 	bl	8000ce8 <HAL_GetTick>
 800382e:	1b40      	subs	r0, r0, r5
 8003830:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8003834:	d9f5      	bls.n	8003822 <HAL_RTC_Init+0x12e>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003836:	6822      	ldr	r2, [r4, #0]
 8003838:	21ff      	movs	r1, #255	; 0xff
        hrtc->State = HAL_RTC_STATE_ERROR;
 800383a:	2304      	movs	r3, #4
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800383c:	6251      	str	r1, [r2, #36]	; 0x24
        return HAL_ERROR;
 800383e:	2001      	movs	r0, #1
        hrtc->State = HAL_RTC_STATE_ERROR;
 8003840:	7763      	strb	r3, [r4, #29]
}
 8003842:	bd38      	pop	{r3, r4, r5, pc}
     return HAL_ERROR;
 8003844:	2001      	movs	r0, #1
}
 8003846:	4770      	bx	lr
  assert_param(IS_RTC_HOUR_FORMAT(hrtc->Init.HourFormat));
 8003848:	21ff      	movs	r1, #255	; 0xff
 800384a:	4804      	ldr	r0, [pc, #16]	; (800385c <HAL_RTC_Init+0x168>)
 800384c:	f7fd f8e6 	bl	8000a1c <assert_failed>
  assert_param(IS_RTC_ASYNCH_PREDIV(hrtc->Init.AsynchPrediv));
 8003850:	68a3      	ldr	r3, [r4, #8]
 8003852:	2b7f      	cmp	r3, #127	; 0x7f
 8003854:	f67f af5b 	bls.w	800370e <HAL_RTC_Init+0x1a>
 8003858:	e7d2      	b.n	8003800 <HAL_RTC_Init+0x10c>
 800385a:	bf00      	nop
 800385c:	080042a0 	.word	0x080042a0

08003860 <HAL_RTC_SetTime>:
  assert_param(IS_RTC_FORMAT(Format));
 8003860:	2a01      	cmp	r2, #1
{
 8003862:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003866:	4616      	mov	r6, r2
 8003868:	4604      	mov	r4, r0
 800386a:	460d      	mov	r5, r1
  assert_param(IS_RTC_FORMAT(Format));
 800386c:	d904      	bls.n	8003878 <HAL_RTC_SetTime+0x18>
 800386e:	f240 21da 	movw	r1, #730	; 0x2da
 8003872:	48a9      	ldr	r0, [pc, #676]	; (8003b18 <HAL_RTC_SetTime+0x2b8>)
 8003874:	f7fd f8d2 	bl	8000a1c <assert_failed>
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
 8003878:	68eb      	ldr	r3, [r5, #12]
 800387a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800387e:	d003      	beq.n	8003888 <HAL_RTC_SetTime+0x28>
 8003880:	f433 3380 	bics.w	r3, r3, #65536	; 0x10000
 8003884:	f040 80ea 	bne.w	8003a5c <HAL_RTC_SetTime+0x1fc>
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));
 8003888:	692b      	ldr	r3, [r5, #16]
 800388a:	f433 2380 	bics.w	r3, r3, #262144	; 0x40000
 800388e:	d004      	beq.n	800389a <HAL_RTC_SetTime+0x3a>
 8003890:	f44f 7137 	mov.w	r1, #732	; 0x2dc
 8003894:	48a0      	ldr	r0, [pc, #640]	; (8003b18 <HAL_RTC_SetTime+0x2b8>)
 8003896:	f7fd f8c1 	bl	8000a1c <assert_failed>
  __HAL_LOCK(hrtc);
 800389a:	7f23      	ldrb	r3, [r4, #28]
 800389c:	2b01      	cmp	r3, #1
 800389e:	f000 80f3 	beq.w	8003a88 <HAL_RTC_SetTime+0x228>
 80038a2:	2201      	movs	r2, #1
  hrtc->State = HAL_RTC_STATE_BUSY;
 80038a4:	2302      	movs	r3, #2
  __HAL_LOCK(hrtc);
 80038a6:	7722      	strb	r2, [r4, #28]
  hrtc->State = HAL_RTC_STATE_BUSY;
 80038a8:	7763      	strb	r3, [r4, #29]
 80038aa:	782b      	ldrb	r3, [r5, #0]
 80038ac:	6822      	ldr	r2, [r4, #0]
  if(Format == RTC_FORMAT_BIN)
 80038ae:	2e00      	cmp	r6, #0
 80038b0:	d16e      	bne.n	8003990 <HAL_RTC_SetTime+0x130>
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80038b2:	6892      	ldr	r2, [r2, #8]
 80038b4:	0650      	lsls	r0, r2, #25
 80038b6:	f140 80bc 	bpl.w	8003a32 <HAL_RTC_SetTime+0x1d2>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
 80038ba:	3b01      	subs	r3, #1
 80038bc:	2b0b      	cmp	r3, #11
 80038be:	f200 80dd 	bhi.w	8003a7c <HAL_RTC_SetTime+0x21c>
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
 80038c2:	78eb      	ldrb	r3, [r5, #3]
 80038c4:	f013 0fbf 	tst.w	r3, #191	; 0xbf
 80038c8:	f040 811a 	bne.w	8003b00 <HAL_RTC_SetTime+0x2a0>
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
 80038cc:	786b      	ldrb	r3, [r5, #1]
 80038ce:	2b3b      	cmp	r3, #59	; 0x3b
 80038d0:	f200 80ff 	bhi.w	8003ad2 <HAL_RTC_SetTime+0x272>
    assert_param(IS_RTC_SECONDS(sTime->Seconds));
 80038d4:	78a8      	ldrb	r0, [r5, #2]
 80038d6:	283b      	cmp	r0, #59	; 0x3b
 80038d8:	f200 80f4 	bhi.w	8003ac4 <HAL_RTC_SetTime+0x264>
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80038dc:	7829      	ldrb	r1, [r5, #0]
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
  uint32_t bcdhigh = 0U;

  while(Value >= 10U)
 80038de:	2909      	cmp	r1, #9
 80038e0:	f240 810c 	bls.w	8003afc <HAL_RTC_SetTime+0x29c>
  uint32_t bcdhigh = 0U;
 80038e4:	2300      	movs	r3, #0
  {
    bcdhigh++;
    Value -= 10U;
 80038e6:	390a      	subs	r1, #10
 80038e8:	b2c9      	uxtb	r1, r1
  while(Value >= 10U)
 80038ea:	2909      	cmp	r1, #9
    bcdhigh++;
 80038ec:	f103 0301 	add.w	r3, r3, #1
  while(Value >= 10U)
 80038f0:	d8f9      	bhi.n	80038e6 <HAL_RTC_SetTime+0x86>
 80038f2:	011b      	lsls	r3, r3, #4
 80038f4:	b2da      	uxtb	r2, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 80038f6:	786b      	ldrb	r3, [r5, #1]
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80038f8:	4311      	orrs	r1, r2
  while(Value >= 10U)
 80038fa:	2b09      	cmp	r3, #9
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80038fc:	ea4f 4101 	mov.w	r1, r1, lsl #16
  uint32_t bcdhigh = 0U;
 8003900:	f04f 0200 	mov.w	r2, #0
  while(Value >= 10U)
 8003904:	d907      	bls.n	8003916 <HAL_RTC_SetTime+0xb6>
    Value -= 10U;
 8003906:	3b0a      	subs	r3, #10
 8003908:	b2db      	uxtb	r3, r3
  while(Value >= 10U)
 800390a:	2b09      	cmp	r3, #9
    bcdhigh++;
 800390c:	f102 0201 	add.w	r2, r2, #1
  while(Value >= 10U)
 8003910:	d8f9      	bhi.n	8003906 <HAL_RTC_SetTime+0xa6>
 8003912:	0112      	lsls	r2, r2, #4
 8003914:	b2d2      	uxtb	r2, r2
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8003916:	4313      	orrs	r3, r2
  while(Value >= 10U)
 8003918:	2809      	cmp	r0, #9
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800391a:	ea4f 2303 	mov.w	r3, r3, lsl #8
  while(Value >= 10U)
 800391e:	f240 80eb 	bls.w	8003af8 <HAL_RTC_SetTime+0x298>
    Value -= 10U;
 8003922:	380a      	subs	r0, #10
 8003924:	b2c0      	uxtb	r0, r0
  while(Value >= 10U)
 8003926:	2809      	cmp	r0, #9
    bcdhigh++;
 8003928:	f106 0601 	add.w	r6, r6, #1
  while(Value >= 10U)
 800392c:	d8f9      	bhi.n	8003922 <HAL_RTC_SetTime+0xc2>
 800392e:	0136      	lsls	r6, r6, #4
 8003930:	b2f6      	uxtb	r6, r6
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8003932:	78ef      	ldrb	r7, [r5, #3]
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8003934:	ea41 4107 	orr.w	r1, r1, r7, lsl #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8003938:	4330      	orrs	r0, r6
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800393a:	430b      	orrs	r3, r1
 800393c:	ea43 0700 	orr.w	r7, r3, r0
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003940:	6822      	ldr	r2, [r4, #0]
 8003942:	21ca      	movs	r1, #202	; 0xca
 8003944:	2353      	movs	r3, #83	; 0x53
 8003946:	6251      	str	r1, [r2, #36]	; 0x24
 8003948:	6253      	str	r3, [r2, #36]	; 0x24
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800394a:	68d3      	ldr	r3, [r2, #12]
 800394c:	0659      	lsls	r1, r3, #25
 800394e:	d555      	bpl.n	80039fc <HAL_RTC_SetTime+0x19c>
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8003950:	f007 377f 	and.w	r7, r7, #2139062143	; 0x7f7f7f7f
 8003954:	f027 47fe 	bic.w	r7, r7, #2130706432	; 0x7f000000
 8003958:	6017      	str	r7, [r2, #0]
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 800395a:	6891      	ldr	r1, [r2, #8]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800395c:	e9d5 3003 	ldrd	r3, r0, [r5, #12]
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 8003960:	f421 2180 	bic.w	r1, r1, #262144	; 0x40000
 8003964:	6091      	str	r1, [r2, #8]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8003966:	6891      	ldr	r1, [r2, #8]
 8003968:	4303      	orrs	r3, r0
 800396a:	430b      	orrs	r3, r1
 800396c:	6093      	str	r3, [r2, #8]
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800396e:	68d3      	ldr	r3, [r2, #12]
 8003970:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003974:	60d3      	str	r3, [r2, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8003976:	6893      	ldr	r3, [r2, #8]
 8003978:	069b      	lsls	r3, r3, #26
 800397a:	f140 8088 	bpl.w	8003a8e <HAL_RTC_SetTime+0x22e>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800397e:	20ff      	movs	r0, #255	; 0xff
   __HAL_UNLOCK(hrtc);
 8003980:	2300      	movs	r3, #0
   hrtc->State = HAL_RTC_STATE_READY;
 8003982:	2101      	movs	r1, #1
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003984:	6250      	str	r0, [r2, #36]	; 0x24
   return HAL_OK;
 8003986:	4618      	mov	r0, r3
   hrtc->State = HAL_RTC_STATE_READY;
 8003988:	7761      	strb	r1, [r4, #29]
   __HAL_UNLOCK(hrtc);
 800398a:	7723      	strb	r3, [r4, #28]
}
 800398c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8003990:	6891      	ldr	r1, [r2, #8]
 8003992:	091a      	lsrs	r2, r3, #4
 8003994:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8003998:	f011 0140 	ands.w	r1, r1, #64	; 0x40
 800399c:	ea4f 0242 	mov.w	r2, r2, lsl #1
 80039a0:	f003 030f 	and.w	r3, r3, #15
 80039a4:	d04f      	beq.n	8003a46 <HAL_RTC_SetTime+0x1e6>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
 80039a6:	3b01      	subs	r3, #1
 80039a8:	4413      	add	r3, r2
 80039aa:	b2db      	uxtb	r3, r3
 80039ac:	2b0b      	cmp	r3, #11
 80039ae:	d85b      	bhi.n	8003a68 <HAL_RTC_SetTime+0x208>
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
 80039b0:	78eb      	ldrb	r3, [r5, #3]
 80039b2:	f013 0fbf 	tst.w	r3, #191	; 0xbf
 80039b6:	f040 80a9 	bne.w	8003b0c <HAL_RTC_SetTime+0x2ac>
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
 80039ba:	786b      	ldrb	r3, [r5, #1]
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
  uint32_t tmp = 0U;
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 80039bc:	091a      	lsrs	r2, r3, #4
 80039be:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  return (tmp + (Value & (uint8_t)0x0F));
 80039c2:	f003 030f 	and.w	r3, r3, #15
 80039c6:	eb03 0342 	add.w	r3, r3, r2, lsl #1
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
 80039ca:	b2db      	uxtb	r3, r3
 80039cc:	2b3b      	cmp	r3, #59	; 0x3b
 80039ce:	f200 808d 	bhi.w	8003aec <HAL_RTC_SetTime+0x28c>
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
 80039d2:	78af      	ldrb	r7, [r5, #2]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 80039d4:	093a      	lsrs	r2, r7, #4
 80039d6:	eb02 0182 	add.w	r1, r2, r2, lsl #2
  return (tmp + (Value & (uint8_t)0x0F));
 80039da:	f007 020f 	and.w	r2, r7, #15
 80039de:	eb02 0241 	add.w	r2, r2, r1, lsl #1
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
 80039e2:	b2d2      	uxtb	r2, r2
 80039e4:	2a3b      	cmp	r2, #59	; 0x3b
 80039e6:	d87a      	bhi.n	8003ade <HAL_RTC_SetTime+0x27e>
              ((uint32_t)(sTime->Minutes) << 8U) | \
 80039e8:	7868      	ldrb	r0, [r5, #1]
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80039ea:	782a      	ldrb	r2, [r5, #0]
              ((uint32_t)(sTime->TimeFormat) << 16U));
 80039ec:	78eb      	ldrb	r3, [r5, #3]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 80039ee:	0200      	lsls	r0, r0, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80039f0:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 80039f4:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80039f8:	4307      	orrs	r7, r0
 80039fa:	e7a1      	b.n	8003940 <HAL_RTC_SetTime+0xe0>
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80039fc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003a00:	60d3      	str	r3, [r2, #12]
    tickstart = HAL_GetTick();
 8003a02:	f7fd f971 	bl	8000ce8 <HAL_GetTick>
 8003a06:	4680      	mov	r8, r0
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8003a08:	6822      	ldr	r2, [r4, #0]
 8003a0a:	68d6      	ldr	r6, [r2, #12]
 8003a0c:	f016 0640 	ands.w	r6, r6, #64	; 0x40
 8003a10:	d19e      	bne.n	8003950 <HAL_RTC_SetTime+0xf0>
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8003a12:	f7fd f969 	bl	8000ce8 <HAL_GetTick>
 8003a16:	eba0 0008 	sub.w	r0, r0, r8
 8003a1a:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8003a1e:	d9f3      	bls.n	8003a08 <HAL_RTC_SetTime+0x1a8>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003a20:	6822      	ldr	r2, [r4, #0]
 8003a22:	21ff      	movs	r1, #255	; 0xff
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003a24:	2304      	movs	r3, #4
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003a26:	6251      	str	r1, [r2, #36]	; 0x24
    return HAL_ERROR;
 8003a28:	2001      	movs	r0, #1
    __HAL_UNLOCK(hrtc);
 8003a2a:	7726      	strb	r6, [r4, #28]
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003a2c:	7763      	strb	r3, [r4, #29]
}
 8003a2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      assert_param(IS_RTC_HOUR24(sTime->Hours));
 8003a32:	2b17      	cmp	r3, #23
      sTime->TimeFormat = 0x00U;
 8003a34:	70ee      	strb	r6, [r5, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
 8003a36:	f67f af49 	bls.w	80038cc <HAL_RTC_SetTime+0x6c>
 8003a3a:	f240 21ed 	movw	r1, #749	; 0x2ed
 8003a3e:	4836      	ldr	r0, [pc, #216]	; (8003b18 <HAL_RTC_SetTime+0x2b8>)
 8003a40:	f7fc ffec 	bl	8000a1c <assert_failed>
 8003a44:	e742      	b.n	80038cc <HAL_RTC_SetTime+0x6c>
  return (tmp + (Value & (uint8_t)0x0F));
 8003a46:	4413      	add	r3, r2
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
 8003a48:	b2db      	uxtb	r3, r3
 8003a4a:	2b17      	cmp	r3, #23
      sTime->TimeFormat = 0x00U;
 8003a4c:	70e9      	strb	r1, [r5, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
 8003a4e:	d9b4      	bls.n	80039ba <HAL_RTC_SetTime+0x15a>
 8003a50:	f240 3101 	movw	r1, #769	; 0x301
 8003a54:	4830      	ldr	r0, [pc, #192]	; (8003b18 <HAL_RTC_SetTime+0x2b8>)
 8003a56:	f7fc ffe1 	bl	8000a1c <assert_failed>
 8003a5a:	e7ae      	b.n	80039ba <HAL_RTC_SetTime+0x15a>
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
 8003a5c:	f240 21db 	movw	r1, #731	; 0x2db
 8003a60:	482d      	ldr	r0, [pc, #180]	; (8003b18 <HAL_RTC_SetTime+0x2b8>)
 8003a62:	f7fc ffdb 	bl	8000a1c <assert_failed>
 8003a66:	e70f      	b.n	8003888 <HAL_RTC_SetTime+0x28>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
 8003a68:	f240 21fb 	movw	r1, #763	; 0x2fb
 8003a6c:	482a      	ldr	r0, [pc, #168]	; (8003b18 <HAL_RTC_SetTime+0x2b8>)
 8003a6e:	f7fc ffd5 	bl	8000a1c <assert_failed>
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
 8003a72:	78eb      	ldrb	r3, [r5, #3]
 8003a74:	f013 0fbf 	tst.w	r3, #191	; 0xbf
 8003a78:	d09f      	beq.n	80039ba <HAL_RTC_SetTime+0x15a>
 8003a7a:	e047      	b.n	8003b0c <HAL_RTC_SetTime+0x2ac>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
 8003a7c:	f240 21e7 	movw	r1, #743	; 0x2e7
 8003a80:	4825      	ldr	r0, [pc, #148]	; (8003b18 <HAL_RTC_SetTime+0x2b8>)
 8003a82:	f7fc ffcb 	bl	8000a1c <assert_failed>
 8003a86:	e71c      	b.n	80038c2 <HAL_RTC_SetTime+0x62>
  __HAL_LOCK(hrtc);
 8003a88:	2002      	movs	r0, #2
}
 8003a8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8003a8e:	68d3      	ldr	r3, [r2, #12]
 8003a90:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003a94:	60d3      	str	r3, [r2, #12]
    tickstart = HAL_GetTick();
 8003a96:	f7fd f927 	bl	8000ce8 <HAL_GetTick>
 8003a9a:	4606      	mov	r6, r0
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8003a9c:	6822      	ldr	r2, [r4, #0]
 8003a9e:	68d5      	ldr	r5, [r2, #12]
 8003aa0:	f015 0520 	ands.w	r5, r5, #32
 8003aa4:	f47f af6b 	bne.w	800397e <HAL_RTC_SetTime+0x11e>
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8003aa8:	f7fd f91e 	bl	8000ce8 <HAL_GetTick>
 8003aac:	1b80      	subs	r0, r0, r6
 8003aae:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8003ab2:	d9f3      	bls.n	8003a9c <HAL_RTC_SetTime+0x23c>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003ab4:	6822      	ldr	r2, [r4, #0]
 8003ab6:	21ff      	movs	r1, #255	; 0xff
        hrtc->State = HAL_RTC_STATE_ERROR;
 8003ab8:	2304      	movs	r3, #4
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003aba:	6251      	str	r1, [r2, #36]	; 0x24
        return HAL_ERROR;
 8003abc:	2001      	movs	r0, #1
        __HAL_UNLOCK(hrtc);
 8003abe:	7725      	strb	r5, [r4, #28]
        hrtc->State = HAL_RTC_STATE_ERROR;
 8003ac0:	7763      	strb	r3, [r4, #29]
        return HAL_ERROR;
 8003ac2:	e763      	b.n	800398c <HAL_RTC_SetTime+0x12c>
    assert_param(IS_RTC_SECONDS(sTime->Seconds));
 8003ac4:	4814      	ldr	r0, [pc, #80]	; (8003b18 <HAL_RTC_SetTime+0x2b8>)
 8003ac6:	f44f 713c 	mov.w	r1, #752	; 0x2f0
 8003aca:	f7fc ffa7 	bl	8000a1c <assert_failed>
 8003ace:	78a8      	ldrb	r0, [r5, #2]
 8003ad0:	e704      	b.n	80038dc <HAL_RTC_SetTime+0x7c>
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
 8003ad2:	f240 21ef 	movw	r1, #751	; 0x2ef
 8003ad6:	4810      	ldr	r0, [pc, #64]	; (8003b18 <HAL_RTC_SetTime+0x2b8>)
 8003ad8:	f7fc ffa0 	bl	8000a1c <assert_failed>
 8003adc:	e6fa      	b.n	80038d4 <HAL_RTC_SetTime+0x74>
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
 8003ade:	f44f 7141 	mov.w	r1, #772	; 0x304
 8003ae2:	480d      	ldr	r0, [pc, #52]	; (8003b18 <HAL_RTC_SetTime+0x2b8>)
 8003ae4:	f7fc ff9a 	bl	8000a1c <assert_failed>
 8003ae8:	78af      	ldrb	r7, [r5, #2]
 8003aea:	e77d      	b.n	80039e8 <HAL_RTC_SetTime+0x188>
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
 8003aec:	f240 3103 	movw	r1, #771	; 0x303
 8003af0:	4809      	ldr	r0, [pc, #36]	; (8003b18 <HAL_RTC_SetTime+0x2b8>)
 8003af2:	f7fc ff93 	bl	8000a1c <assert_failed>
 8003af6:	e76c      	b.n	80039d2 <HAL_RTC_SetTime+0x172>
  while(Value >= 10U)
 8003af8:	2600      	movs	r6, #0
 8003afa:	e71a      	b.n	8003932 <HAL_RTC_SetTime+0xd2>
 8003afc:	2200      	movs	r2, #0
 8003afe:	e6fa      	b.n	80038f6 <HAL_RTC_SetTime+0x96>
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
 8003b00:	f44f 713a 	mov.w	r1, #744	; 0x2e8
 8003b04:	4804      	ldr	r0, [pc, #16]	; (8003b18 <HAL_RTC_SetTime+0x2b8>)
 8003b06:	f7fc ff89 	bl	8000a1c <assert_failed>
 8003b0a:	e6df      	b.n	80038cc <HAL_RTC_SetTime+0x6c>
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
 8003b0c:	f44f 713f 	mov.w	r1, #764	; 0x2fc
 8003b10:	4801      	ldr	r0, [pc, #4]	; (8003b18 <HAL_RTC_SetTime+0x2b8>)
 8003b12:	f7fc ff83 	bl	8000a1c <assert_failed>
 8003b16:	e750      	b.n	80039ba <HAL_RTC_SetTime+0x15a>
 8003b18:	080042a0 	.word	0x080042a0

08003b1c <HAL_RTC_GetTime>:
  assert_param(IS_RTC_FORMAT(Format));
 8003b1c:	2a01      	cmp	r2, #1
{
 8003b1e:	b570      	push	{r4, r5, r6, lr}
 8003b20:	4616      	mov	r6, r2
 8003b22:	4605      	mov	r5, r0
 8003b24:	460c      	mov	r4, r1
  assert_param(IS_RTC_FORMAT(Format));
 8003b26:	d904      	bls.n	8003b32 <HAL_RTC_GetTime+0x16>
 8003b28:	f240 315d 	movw	r1, #861	; 0x35d
 8003b2c:	481a      	ldr	r0, [pc, #104]	; (8003b98 <HAL_RTC_GetTime+0x7c>)
 8003b2e:	f7fc ff75 	bl	8000a1c <assert_failed>
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8003b32:	682b      	ldr	r3, [r5, #0]
 8003b34:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8003b36:	6918      	ldr	r0, [r3, #16]
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8003b38:	681b      	ldr	r3, [r3, #0]
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8003b3a:	6062      	str	r2, [r4, #4]
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8003b3c:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8003b40:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8003b44:	0c19      	lsrs	r1, r3, #16
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8003b46:	f3c0 000e 	ubfx	r0, r0, #0, #15
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8003b4a:	f001 053f 	and.w	r5, r1, #63	; 0x3f
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 8003b4e:	f001 0240 	and.w	r2, r1, #64	; 0x40
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8003b52:	60a0      	str	r0, [r4, #8]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8003b54:	f3c3 2006 	ubfx	r0, r3, #8, #7
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8003b58:	b2db      	uxtb	r3, r3
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8003b5a:	7025      	strb	r5, [r4, #0]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 8003b5c:	70e2      	strb	r2, [r4, #3]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8003b5e:	7060      	strb	r0, [r4, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8003b60:	70a3      	strb	r3, [r4, #2]
  if(Format == RTC_FORMAT_BIN)
 8003b62:	b9be      	cbnz	r6, 8003b94 <HAL_RTC_GetTime+0x78>
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8003b64:	0902      	lsrs	r2, r0, #4
 8003b66:	eb02 0682 	add.w	r6, r2, r2, lsl #2
 8003b6a:	092d      	lsrs	r5, r5, #4
 8003b6c:	091a      	lsrs	r2, r3, #4
 8003b6e:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  return (tmp + (Value & (uint8_t)0x0F));
 8003b72:	f001 010f 	and.w	r1, r1, #15
 8003b76:	f000 000f 	and.w	r0, r0, #15
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8003b7a:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  return (tmp + (Value & (uint8_t)0x0F));
 8003b7e:	f003 030f 	and.w	r3, r3, #15
 8003b82:	eb01 0145 	add.w	r1, r1, r5, lsl #1
 8003b86:	eb00 0046 	add.w	r0, r0, r6, lsl #1
 8003b8a:	eb03 0342 	add.w	r3, r3, r2, lsl #1
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8003b8e:	7021      	strb	r1, [r4, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8003b90:	7060      	strb	r0, [r4, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8003b92:	70a3      	strb	r3, [r4, #2]
}
 8003b94:	2000      	movs	r0, #0
 8003b96:	bd70      	pop	{r4, r5, r6, pc}
 8003b98:	080042a0 	.word	0x080042a0

08003b9c <HAL_RTC_SetDate>:
  assert_param(IS_RTC_FORMAT(Format));
 8003b9c:	2a01      	cmp	r2, #1
{
 8003b9e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ba0:	4615      	mov	r5, r2
 8003ba2:	4604      	mov	r4, r0
 8003ba4:	460e      	mov	r6, r1
  assert_param(IS_RTC_FORMAT(Format));
 8003ba6:	d904      	bls.n	8003bb2 <HAL_RTC_SetDate+0x16>
 8003ba8:	f240 318a 	movw	r1, #906	; 0x38a
 8003bac:	4888      	ldr	r0, [pc, #544]	; (8003dd0 <HAL_RTC_SetDate+0x234>)
 8003bae:	f7fc ff35 	bl	8000a1c <assert_failed>
 __HAL_LOCK(hrtc);
 8003bb2:	7f23      	ldrb	r3, [r4, #28]
 8003bb4:	2b01      	cmp	r3, #1
 8003bb6:	f000 80e4 	beq.w	8003d82 <HAL_RTC_SetDate+0x1e6>
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003bba:	2302      	movs	r3, #2
 __HAL_LOCK(hrtc);
 8003bbc:	2201      	movs	r2, #1
 8003bbe:	7722      	strb	r2, [r4, #28]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003bc0:	7763      	strb	r3, [r4, #29]
 8003bc2:	7833      	ldrb	r3, [r6, #0]
 8003bc4:	3b01      	subs	r3, #1
 8003bc6:	b2db      	uxtb	r3, r3
  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8003bc8:	2d00      	cmp	r5, #0
 8003bca:	d058      	beq.n	8003c7e <HAL_RTC_SetDate+0xe2>
  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));
 8003bcc:	2b06      	cmp	r3, #6
 8003bce:	f200 80f4 	bhi.w	8003dba <HAL_RTC_SetDate+0x21e>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
 8003bd2:	78f3      	ldrb	r3, [r6, #3]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8003bd4:	091a      	lsrs	r2, r3, #4
 8003bd6:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  return (tmp + (Value & (uint8_t)0x0F));
 8003bda:	f003 030f 	and.w	r3, r3, #15
 8003bde:	eb03 0342 	add.w	r3, r3, r2, lsl #1
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
 8003be2:	b2db      	uxtb	r3, r3
 8003be4:	2b63      	cmp	r3, #99	; 0x63
 8003be6:	f200 80e2 	bhi.w	8003dae <HAL_RTC_SetDate+0x212>
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
 8003bea:	7872      	ldrb	r2, [r6, #1]
  return (tmp + (Value & (uint8_t)0x0F));
 8003bec:	f002 030f 	and.w	r3, r2, #15
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8003bf0:	0912      	lsrs	r2, r2, #4
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
 8003bf2:	3b01      	subs	r3, #1
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8003bf4:	eb02 0282 	add.w	r2, r2, r2, lsl #2
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
 8003bf8:	eb03 0342 	add.w	r3, r3, r2, lsl #1
 8003bfc:	b2db      	uxtb	r3, r3
 8003bfe:	2b0b      	cmp	r3, #11
 8003c00:	d904      	bls.n	8003c0c <HAL_RTC_SetDate+0x70>
 8003c02:	f240 31a6 	movw	r1, #934	; 0x3a6
 8003c06:	4872      	ldr	r0, [pc, #456]	; (8003dd0 <HAL_RTC_SetDate+0x234>)
 8003c08:	f7fc ff08 	bl	8000a1c <assert_failed>
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));
 8003c0c:	78b1      	ldrb	r1, [r6, #2]
  return (tmp + (Value & (uint8_t)0x0F));
 8003c0e:	f001 030f 	and.w	r3, r1, #15
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8003c12:	090a      	lsrs	r2, r1, #4
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));
 8003c14:	3b01      	subs	r3, #1
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8003c16:	eb02 0282 	add.w	r2, r2, r2, lsl #2
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));
 8003c1a:	eb03 0342 	add.w	r3, r3, r2, lsl #1
 8003c1e:	b2db      	uxtb	r3, r3
 8003c20:	2b1e      	cmp	r3, #30
 8003c22:	d905      	bls.n	8003c30 <HAL_RTC_SetDate+0x94>
 8003c24:	f240 31a7 	movw	r1, #935	; 0x3a7
 8003c28:	4869      	ldr	r0, [pc, #420]	; (8003dd0 <HAL_RTC_SetDate+0x234>)
 8003c2a:	f7fc fef7 	bl	8000a1c <assert_failed>
 8003c2e:	78b1      	ldrb	r1, [r6, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 8003c30:	7870      	ldrb	r0, [r6, #1]
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8003c32:	78f2      	ldrb	r2, [r6, #3]
                  (((uint32_t)sDate->WeekDay) << 13U));
 8003c34:	7833      	ldrb	r3, [r6, #0]
                  (((uint32_t)sDate->Month) << 8U) | \
 8003c36:	0200      	lsls	r0, r0, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8003c38:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8003c3c:	ea40 3043 	orr.w	r0, r0, r3, lsl #13
 8003c40:	ea40 0601 	orr.w	r6, r0, r1
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003c44:	6822      	ldr	r2, [r4, #0]
 8003c46:	21ca      	movs	r1, #202	; 0xca
 8003c48:	2353      	movs	r3, #83	; 0x53
 8003c4a:	6251      	str	r1, [r2, #36]	; 0x24
 8003c4c:	6253      	str	r3, [r2, #36]	; 0x24
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8003c4e:	68d3      	ldr	r3, [r2, #12]
 8003c50:	0659      	lsls	r1, r3, #25
 8003c52:	d55a      	bpl.n	8003d0a <HAL_RTC_SetDate+0x16e>
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8003c54:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
 8003c58:	f026 06c0 	bic.w	r6, r6, #192	; 0xc0
 8003c5c:	6056      	str	r6, [r2, #4]
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8003c5e:	68d3      	ldr	r3, [r2, #12]
 8003c60:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003c64:	60d3      	str	r3, [r2, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8003c66:	6893      	ldr	r3, [r2, #8]
 8003c68:	069b      	lsls	r3, r3, #26
 8003c6a:	f140 808c 	bpl.w	8003d86 <HAL_RTC_SetDate+0x1ea>
    __HAL_UNLOCK(hrtc);
 8003c6e:	2300      	movs	r3, #0
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003c70:	20ff      	movs	r0, #255	; 0xff
    hrtc->State = HAL_RTC_STATE_READY ;
 8003c72:	2101      	movs	r1, #1
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003c74:	6250      	str	r0, [r2, #36]	; 0x24
    return HAL_OK;
 8003c76:	4618      	mov	r0, r3
    hrtc->State = HAL_RTC_STATE_READY ;
 8003c78:	7761      	strb	r1, [r4, #29]
    __HAL_UNLOCK(hrtc);
 8003c7a:	7723      	strb	r3, [r4, #28]
}
 8003c7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8003c7e:	7872      	ldrb	r2, [r6, #1]
 8003c80:	06d0      	lsls	r0, r2, #27
 8003c82:	d55b      	bpl.n	8003d3c <HAL_RTC_SetDate+0x1a0>
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8003c84:	f022 0210 	bic.w	r2, r2, #16
 8003c88:	320a      	adds	r2, #10
  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));
 8003c8a:	2b06      	cmp	r3, #6
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8003c8c:	7072      	strb	r2, [r6, #1]
  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));
 8003c8e:	d857      	bhi.n	8003d40 <HAL_RTC_SetDate+0x1a4>
    assert_param(IS_RTC_YEAR(sDate->Year));
 8003c90:	78f3      	ldrb	r3, [r6, #3]
 8003c92:	2b63      	cmp	r3, #99	; 0x63
 8003c94:	d85c      	bhi.n	8003d50 <HAL_RTC_SetDate+0x1b4>
    assert_param(IS_RTC_MONTH(sDate->Month));
 8003c96:	7873      	ldrb	r3, [r6, #1]
 8003c98:	3b01      	subs	r3, #1
 8003c9a:	2b0b      	cmp	r3, #11
 8003c9c:	d861      	bhi.n	8003d62 <HAL_RTC_SetDate+0x1c6>
    assert_param(IS_RTC_DATE(sDate->Date));
 8003c9e:	78b0      	ldrb	r0, [r6, #2]
 8003ca0:	1e43      	subs	r3, r0, #1
 8003ca2:	2b1e      	cmp	r3, #30
 8003ca4:	d866      	bhi.n	8003d74 <HAL_RTC_SetDate+0x1d8>
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8003ca6:	78f1      	ldrb	r1, [r6, #3]
  while(Value >= 10U)
 8003ca8:	2909      	cmp	r1, #9
 8003caa:	f240 808e 	bls.w	8003dca <HAL_RTC_SetDate+0x22e>
  uint32_t bcdhigh = 0U;
 8003cae:	2300      	movs	r3, #0
    Value -= 10U;
 8003cb0:	390a      	subs	r1, #10
 8003cb2:	b2c9      	uxtb	r1, r1
  while(Value >= 10U)
 8003cb4:	2909      	cmp	r1, #9
    bcdhigh++;
 8003cb6:	f103 0301 	add.w	r3, r3, #1
  while(Value >= 10U)
 8003cba:	d8f9      	bhi.n	8003cb0 <HAL_RTC_SetDate+0x114>
 8003cbc:	011b      	lsls	r3, r3, #4
 8003cbe:	b2da      	uxtb	r2, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8003cc0:	7873      	ldrb	r3, [r6, #1]
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8003cc2:	4311      	orrs	r1, r2
  while(Value >= 10U)
 8003cc4:	2b09      	cmp	r3, #9
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8003cc6:	ea4f 4101 	mov.w	r1, r1, lsl #16
  uint32_t bcdhigh = 0U;
 8003cca:	f04f 0200 	mov.w	r2, #0
  while(Value >= 10U)
 8003cce:	d907      	bls.n	8003ce0 <HAL_RTC_SetDate+0x144>
    Value -= 10U;
 8003cd0:	3b0a      	subs	r3, #10
 8003cd2:	b2db      	uxtb	r3, r3
  while(Value >= 10U)
 8003cd4:	2b09      	cmp	r3, #9
    bcdhigh++;
 8003cd6:	f102 0201 	add.w	r2, r2, #1
  while(Value >= 10U)
 8003cda:	d8f9      	bhi.n	8003cd0 <HAL_RTC_SetDate+0x134>
 8003cdc:	0112      	lsls	r2, r2, #4
 8003cde:	b2d2      	uxtb	r2, r2
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8003ce0:	4313      	orrs	r3, r2
  while(Value >= 10U)
 8003ce2:	2809      	cmp	r0, #9
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8003ce4:	ea4f 2303 	mov.w	r3, r3, lsl #8
  while(Value >= 10U)
 8003ce8:	d96d      	bls.n	8003dc6 <HAL_RTC_SetDate+0x22a>
    Value -= 10U;
 8003cea:	380a      	subs	r0, #10
 8003cec:	b2c0      	uxtb	r0, r0
  while(Value >= 10U)
 8003cee:	2809      	cmp	r0, #9
    bcdhigh++;
 8003cf0:	f105 0501 	add.w	r5, r5, #1
  while(Value >= 10U)
 8003cf4:	d8f9      	bhi.n	8003cea <HAL_RTC_SetDate+0x14e>
 8003cf6:	012d      	lsls	r5, r5, #4
 8003cf8:	b2ed      	uxtb	r5, r5
                 ((uint32_t)sDate->WeekDay << 13U));
 8003cfa:	7836      	ldrb	r6, [r6, #0]
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8003cfc:	ea41 3646 	orr.w	r6, r1, r6, lsl #13
 8003d00:	4333      	orrs	r3, r6
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8003d02:	4328      	orrs	r0, r5
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8003d04:	ea43 0600 	orr.w	r6, r3, r0
 8003d08:	e79c      	b.n	8003c44 <HAL_RTC_SetDate+0xa8>
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8003d0a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003d0e:	60d3      	str	r3, [r2, #12]
    tickstart = HAL_GetTick();
 8003d10:	f7fc ffea 	bl	8000ce8 <HAL_GetTick>
 8003d14:	4607      	mov	r7, r0
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8003d16:	6822      	ldr	r2, [r4, #0]
 8003d18:	68d5      	ldr	r5, [r2, #12]
 8003d1a:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8003d1e:	d199      	bne.n	8003c54 <HAL_RTC_SetDate+0xb8>
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8003d20:	f7fc ffe2 	bl	8000ce8 <HAL_GetTick>
 8003d24:	1bc0      	subs	r0, r0, r7
 8003d26:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8003d2a:	d9f4      	bls.n	8003d16 <HAL_RTC_SetDate+0x17a>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003d2c:	6822      	ldr	r2, [r4, #0]
 8003d2e:	21ff      	movs	r1, #255	; 0xff
        hrtc->State = HAL_RTC_STATE_ERROR;
 8003d30:	2304      	movs	r3, #4
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003d32:	6251      	str	r1, [r2, #36]	; 0x24
        return HAL_ERROR;
 8003d34:	2001      	movs	r0, #1
        __HAL_UNLOCK(hrtc);
 8003d36:	7725      	strb	r5, [r4, #28]
        hrtc->State = HAL_RTC_STATE_ERROR;
 8003d38:	7763      	strb	r3, [r4, #29]
}
 8003d3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));
 8003d3c:	2b06      	cmp	r3, #6
 8003d3e:	d9a7      	bls.n	8003c90 <HAL_RTC_SetDate+0xf4>
 8003d40:	f240 3196 	movw	r1, #918	; 0x396
 8003d44:	4822      	ldr	r0, [pc, #136]	; (8003dd0 <HAL_RTC_SetDate+0x234>)
 8003d46:	f7fc fe69 	bl	8000a1c <assert_failed>
    assert_param(IS_RTC_YEAR(sDate->Year));
 8003d4a:	78f3      	ldrb	r3, [r6, #3]
 8003d4c:	2b63      	cmp	r3, #99	; 0x63
 8003d4e:	d9a2      	bls.n	8003c96 <HAL_RTC_SetDate+0xfa>
 8003d50:	f240 319a 	movw	r1, #922	; 0x39a
 8003d54:	481e      	ldr	r0, [pc, #120]	; (8003dd0 <HAL_RTC_SetDate+0x234>)
 8003d56:	f7fc fe61 	bl	8000a1c <assert_failed>
    assert_param(IS_RTC_MONTH(sDate->Month));
 8003d5a:	7873      	ldrb	r3, [r6, #1]
 8003d5c:	3b01      	subs	r3, #1
 8003d5e:	2b0b      	cmp	r3, #11
 8003d60:	d99d      	bls.n	8003c9e <HAL_RTC_SetDate+0x102>
 8003d62:	481b      	ldr	r0, [pc, #108]	; (8003dd0 <HAL_RTC_SetDate+0x234>)
 8003d64:	f240 319b 	movw	r1, #923	; 0x39b
 8003d68:	f7fc fe58 	bl	8000a1c <assert_failed>
    assert_param(IS_RTC_DATE(sDate->Date));
 8003d6c:	78b0      	ldrb	r0, [r6, #2]
 8003d6e:	1e43      	subs	r3, r0, #1
 8003d70:	2b1e      	cmp	r3, #30
 8003d72:	d998      	bls.n	8003ca6 <HAL_RTC_SetDate+0x10a>
 8003d74:	4816      	ldr	r0, [pc, #88]	; (8003dd0 <HAL_RTC_SetDate+0x234>)
 8003d76:	f44f 7167 	mov.w	r1, #924	; 0x39c
 8003d7a:	f7fc fe4f 	bl	8000a1c <assert_failed>
 8003d7e:	78b0      	ldrb	r0, [r6, #2]
 8003d80:	e791      	b.n	8003ca6 <HAL_RTC_SetDate+0x10a>
 __HAL_LOCK(hrtc);
 8003d82:	2002      	movs	r0, #2
}
 8003d84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8003d86:	68d3      	ldr	r3, [r2, #12]
 8003d88:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003d8c:	60d3      	str	r3, [r2, #12]
    tickstart = HAL_GetTick();
 8003d8e:	f7fc ffab 	bl	8000ce8 <HAL_GetTick>
 8003d92:	4606      	mov	r6, r0
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8003d94:	6822      	ldr	r2, [r4, #0]
 8003d96:	68d5      	ldr	r5, [r2, #12]
 8003d98:	f015 0520 	ands.w	r5, r5, #32
 8003d9c:	f47f af67 	bne.w	8003c6e <HAL_RTC_SetDate+0xd2>
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8003da0:	f7fc ffa2 	bl	8000ce8 <HAL_GetTick>
 8003da4:	1b80      	subs	r0, r0, r6
 8003da6:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8003daa:	d9f3      	bls.n	8003d94 <HAL_RTC_SetDate+0x1f8>
 8003dac:	e7be      	b.n	8003d2c <HAL_RTC_SetDate+0x190>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
 8003dae:	f240 31a5 	movw	r1, #933	; 0x3a5
 8003db2:	4807      	ldr	r0, [pc, #28]	; (8003dd0 <HAL_RTC_SetDate+0x234>)
 8003db4:	f7fc fe32 	bl	8000a1c <assert_failed>
 8003db8:	e717      	b.n	8003bea <HAL_RTC_SetDate+0x4e>
  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));
 8003dba:	f240 3196 	movw	r1, #918	; 0x396
 8003dbe:	4804      	ldr	r0, [pc, #16]	; (8003dd0 <HAL_RTC_SetDate+0x234>)
 8003dc0:	f7fc fe2c 	bl	8000a1c <assert_failed>
 8003dc4:	e705      	b.n	8003bd2 <HAL_RTC_SetDate+0x36>
  while(Value >= 10U)
 8003dc6:	2500      	movs	r5, #0
 8003dc8:	e797      	b.n	8003cfa <HAL_RTC_SetDate+0x15e>
 8003dca:	2200      	movs	r2, #0
 8003dcc:	e778      	b.n	8003cc0 <HAL_RTC_SetDate+0x124>
 8003dce:	bf00      	nop
 8003dd0:	080042a0 	.word	0x080042a0

08003dd4 <HAL_RTC_GetDate>:
  assert_param(IS_RTC_FORMAT(Format));
 8003dd4:	2a01      	cmp	r2, #1
{
 8003dd6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003dd8:	4617      	mov	r7, r2
 8003dda:	4605      	mov	r5, r0
 8003ddc:	460c      	mov	r4, r1
  assert_param(IS_RTC_FORMAT(Format));
 8003dde:	d904      	bls.n	8003dea <HAL_RTC_GetDate+0x16>
 8003de0:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
 8003de4:	4817      	ldr	r0, [pc, #92]	; (8003e44 <HAL_RTC_GetDate+0x70>)
 8003de6:	f7fc fe19 	bl	8000a1c <assert_failed>
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8003dea:	682b      	ldr	r3, [r5, #0]
 8003dec:	685b      	ldr	r3, [r3, #4]
 8003dee:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003df2:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8003df6:	f3c3 2507 	ubfx	r5, r3, #8, #8
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 8003dfa:	0c18      	lsrs	r0, r3, #16
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8003dfc:	b2d9      	uxtb	r1, r3
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8003dfe:	f005 061f 	and.w	r6, r5, #31
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 8003e02:	f3c3 3342 	ubfx	r3, r3, #13, #3
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8003e06:	7066      	strb	r6, [r4, #1]
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 8003e08:	70e0      	strb	r0, [r4, #3]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8003e0a:	70a1      	strb	r1, [r4, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 8003e0c:	7023      	strb	r3, [r4, #0]
  if(Format == RTC_FORMAT_BIN)
 8003e0e:	b9bf      	cbnz	r7, 8003e40 <HAL_RTC_GetDate+0x6c>
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8003e10:	0936      	lsrs	r6, r6, #4
 8003e12:	00b3      	lsls	r3, r6, #2
 8003e14:	0902      	lsrs	r2, r0, #4
 8003e16:	441e      	add	r6, r3
 8003e18:	090b      	lsrs	r3, r1, #4
  return (tmp + (Value & (uint8_t)0x0F));
 8003e1a:	f005 050f 	and.w	r5, r5, #15
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8003e1e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  return (tmp + (Value & (uint8_t)0x0F));
 8003e22:	f000 000f 	and.w	r0, r0, #15
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8003e26:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  return (tmp + (Value & (uint8_t)0x0F));
 8003e2a:	f001 010f 	and.w	r1, r1, #15
 8003e2e:	eb05 0546 	add.w	r5, r5, r6, lsl #1
 8003e32:	eb00 0042 	add.w	r0, r0, r2, lsl #1
 8003e36:	eb01 0143 	add.w	r1, r1, r3, lsl #1
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8003e3a:	7065      	strb	r5, [r4, #1]
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8003e3c:	70e0      	strb	r0, [r4, #3]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8003e3e:	70a1      	strb	r1, [r4, #2]
}
 8003e40:	2000      	movs	r0, #0
 8003e42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003e44:	080042a0 	.word	0x080042a0

08003e48 <HAL_UART_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003e48:	2800      	cmp	r0, #0
 8003e4a:	f000 80c8 	beq.w	8003fde <HAL_UART_Init+0x196>
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 8003e4e:	6982      	ldr	r2, [r0, #24]
 8003e50:	6803      	ldr	r3, [r0, #0]
{
 8003e52:	b570      	push	{r4, r5, r6, lr}
 8003e54:	4604      	mov	r4, r0
  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 8003e56:	2a00      	cmp	r2, #0
 8003e58:	f000 80ad 	beq.w	8003fb6 <HAL_UART_Init+0x16e>
  {
    /* The hardware flow control is available only for USART1, USART2, USART3 and USART6.
       Except for STM32F446xx devices, that is available for USART1, USART2, USART3, USART6, UART4 and UART5.
    */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 8003e5c:	498a      	ldr	r1, [pc, #552]	; (8004088 <HAL_UART_Init+0x240>)
 8003e5e:	428b      	cmp	r3, r1
 8003e60:	f000 8101 	beq.w	8004066 <HAL_UART_Init+0x21e>
 8003e64:	f5a1 414c 	sub.w	r1, r1, #52224	; 0xcc00
 8003e68:	428b      	cmp	r3, r1
 8003e6a:	f000 80fc 	beq.w	8004066 <HAL_UART_Init+0x21e>
 8003e6e:	f501 4150 	add.w	r1, r1, #53248	; 0xd000
 8003e72:	428b      	cmp	r3, r1
 8003e74:	f000 80f7 	beq.w	8004066 <HAL_UART_Init+0x21e>
 8003e78:	f240 114b 	movw	r1, #331	; 0x14b
 8003e7c:	4883      	ldr	r0, [pc, #524]	; (800408c <HAL_UART_Init+0x244>)
 8003e7e:	f7fc fdcd 	bl	8000a1c <assert_failed>
    assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 8003e82:	69a2      	ldr	r2, [r4, #24]
 8003e84:	2a00      	cmp	r2, #0
 8003e86:	f040 80ee 	bne.w	8004066 <HAL_UART_Init+0x21e>
  }
  else
  {
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 8003e8a:	68a3      	ldr	r3, [r4, #8]
 8003e8c:	f433 5380 	bics.w	r3, r3, #4096	; 0x1000
 8003e90:	d004      	beq.n	8003e9c <HAL_UART_Init+0x54>
 8003e92:	f44f 71a9 	mov.w	r1, #338	; 0x152
 8003e96:	487d      	ldr	r0, [pc, #500]	; (800408c <HAL_UART_Init+0x244>)
 8003e98:	f7fc fdc0 	bl	8000a1c <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 8003e9c:	69e3      	ldr	r3, [r4, #28]
 8003e9e:	f433 4300 	bics.w	r3, r3, #32768	; 0x8000
 8003ea2:	d004      	beq.n	8003eae <HAL_UART_Init+0x66>
 8003ea4:	f240 1153 	movw	r1, #339	; 0x153
 8003ea8:	4878      	ldr	r0, [pc, #480]	; (800408c <HAL_UART_Init+0x244>)
 8003eaa:	f7fc fdb7 	bl	8000a1c <assert_failed>

  if (huart->gState == HAL_UART_STATE_RESET)
 8003eae:	f894 3039 	ldrb.w	r3, [r4, #57]	; 0x39
 8003eb2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	f000 80c6 	beq.w	8004048 <HAL_UART_Init+0x200>
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003ebc:	2324      	movs	r3, #36	; 0x24

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003ebe:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8003ec0:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8003ec4:	68d3      	ldr	r3, [r2, #12]
{
  uint32_t tmpreg;
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8003ec6:	6860      	ldr	r0, [r4, #4]
 8003ec8:	4971      	ldr	r1, [pc, #452]	; (8004090 <HAL_UART_Init+0x248>)
  __HAL_UART_DISABLE(huart);
 8003eca:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8003ece:	4288      	cmp	r0, r1
  __HAL_UART_DISABLE(huart);
 8003ed0:	60d3      	str	r3, [r2, #12]
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8003ed2:	f200 80b3 	bhi.w	800403c <HAL_UART_Init+0x1f4>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 8003ed6:	68e3      	ldr	r3, [r4, #12]
 8003ed8:	f433 5300 	bics.w	r3, r3, #8192	; 0x2000
 8003edc:	d004      	beq.n	8003ee8 <HAL_UART_Init+0xa0>
 8003ede:	f640 31fc 	movw	r1, #3068	; 0xbfc
 8003ee2:	486a      	ldr	r0, [pc, #424]	; (800408c <HAL_UART_Init+0x244>)
 8003ee4:	f7fc fd9a 	bl	8000a1c <assert_failed>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 8003ee8:	6923      	ldr	r3, [r4, #16]
 8003eea:	f433 6280 	bics.w	r2, r3, #1024	; 0x400
 8003eee:	d003      	beq.n	8003ef8 <HAL_UART_Init+0xb0>
 8003ef0:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8003ef4:	f040 80ae 	bne.w	8004054 <HAL_UART_Init+0x20c>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 8003ef8:	6960      	ldr	r0, [r4, #20]
 8003efa:	f64f 73f3 	movw	r3, #65523	; 0xfff3
 8003efe:	4218      	tst	r0, r3
 8003f00:	d100      	bne.n	8003f04 <HAL_UART_Init+0xbc>
 8003f02:	b928      	cbnz	r0, 8003f10 <HAL_UART_Init+0xc8>
 8003f04:	4861      	ldr	r0, [pc, #388]	; (800408c <HAL_UART_Init+0x244>)
 8003f06:	f640 31fe 	movw	r1, #3070	; 0xbfe
 8003f0a:	f7fc fd87 	bl	8000a1c <assert_failed>
 8003f0e:	6960      	ldr	r0, [r4, #20]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003f10:	6822      	ldr	r2, [r4, #0]
 8003f12:	68e5      	ldr	r5, [r4, #12]
 8003f14:	6911      	ldr	r1, [r2, #16]
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
 8003f16:	68a3      	ldr	r3, [r4, #8]
 8003f18:	6926      	ldr	r6, [r4, #16]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003f1a:	f421 5140 	bic.w	r1, r1, #12288	; 0x3000
 8003f1e:	4329      	orrs	r1, r5
 8003f20:	6111      	str	r1, [r2, #16]
  MODIFY_REG(huart->Instance->CR1,
 8003f22:	68d1      	ldr	r1, [r2, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003f24:	69e5      	ldr	r5, [r4, #28]
  MODIFY_REG(huart->Instance->CR1,
 8003f26:	f421 4116 	bic.w	r1, r1, #38400	; 0x9600
 8003f2a:	4333      	orrs	r3, r6
 8003f2c:	f021 010c 	bic.w	r1, r1, #12
 8003f30:	432b      	orrs	r3, r5
 8003f32:	430b      	orrs	r3, r1
 8003f34:	4303      	orrs	r3, r0
 8003f36:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003f38:	6953      	ldr	r3, [r2, #20]
 8003f3a:	69a1      	ldr	r1, [r4, #24]
 8003f3c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f40:	430b      	orrs	r3, r1

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003f42:	f5b5 4f00 	cmp.w	r5, #32768	; 0x8000
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003f46:	6153      	str	r3, [r2, #20]
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003f48:	4b4f      	ldr	r3, [pc, #316]	; (8004088 <HAL_UART_Init+0x240>)
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003f4a:	d04a      	beq.n	8003fe2 <HAL_UART_Init+0x19a>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003f4c:	429a      	cmp	r2, r3
 8003f4e:	d072      	beq.n	8004036 <HAL_UART_Init+0x1ee>
 8003f50:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003f54:	429a      	cmp	r2, r3
 8003f56:	d06e      	beq.n	8004036 <HAL_UART_Init+0x1ee>
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003f58:	f7ff fa90 	bl	800347c <HAL_RCC_GetPCLK1Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003f5c:	6863      	ldr	r3, [r4, #4]
 8003f5e:	4d4d      	ldr	r5, [pc, #308]	; (8004094 <HAL_UART_Init+0x24c>)
 8003f60:	2219      	movs	r2, #25
 8003f62:	fba0 0102 	umull	r0, r1, r0, r2
 8003f66:	009a      	lsls	r2, r3, #2
 8003f68:	0f9b      	lsrs	r3, r3, #30
 8003f6a:	f7fc f935 	bl	80001d8 <__aeabi_uldivmod>
 8003f6e:	fba5 2100 	umull	r2, r1, r5, r0
 8003f72:	0949      	lsrs	r1, r1, #5
 8003f74:	2264      	movs	r2, #100	; 0x64
 8003f76:	fb02 0211 	mls	r2, r2, r1, r0
 8003f7a:	0112      	lsls	r2, r2, #4
 8003f7c:	3232      	adds	r2, #50	; 0x32
 8003f7e:	6823      	ldr	r3, [r4, #0]
 8003f80:	fba5 0202 	umull	r0, r2, r5, r2
 8003f84:	0109      	lsls	r1, r1, #4
 8003f86:	eb01 1252 	add.w	r2, r1, r2, lsr #5
 8003f8a:	609a      	str	r2, [r3, #8]
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003f8c:	691a      	ldr	r2, [r3, #16]
 8003f8e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003f92:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003f94:	695a      	ldr	r2, [r3, #20]
 8003f96:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003f9a:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8003f9c:	68da      	ldr	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f9e:	2500      	movs	r5, #0
  huart->gState = HAL_UART_STATE_READY;
 8003fa0:	2120      	movs	r1, #32
  __HAL_UART_ENABLE(huart);
 8003fa2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003fa6:	60da      	str	r2, [r3, #12]
  return HAL_OK;
 8003fa8:	4628      	mov	r0, r5
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003faa:	63e5      	str	r5, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8003fac:	f884 1039 	strb.w	r1, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8003fb0:	f884 103a 	strb.w	r1, [r4, #58]	; 0x3a
}
 8003fb4:	bd70      	pop	{r4, r5, r6, pc}
    assert_param(IS_UART_INSTANCE(huart->Instance));
 8003fb6:	4a34      	ldr	r2, [pc, #208]	; (8004088 <HAL_UART_Init+0x240>)
 8003fb8:	4293      	cmp	r3, r2
 8003fba:	f43f af66 	beq.w	8003e8a <HAL_UART_Init+0x42>
 8003fbe:	f5a2 424c 	sub.w	r2, r2, #52224	; 0xcc00
 8003fc2:	4293      	cmp	r3, r2
 8003fc4:	f43f af61 	beq.w	8003e8a <HAL_UART_Init+0x42>
 8003fc8:	f502 4250 	add.w	r2, r2, #53248	; 0xd000
 8003fcc:	4293      	cmp	r3, r2
 8003fce:	f43f af5c 	beq.w	8003e8a <HAL_UART_Init+0x42>
 8003fd2:	f44f 71a8 	mov.w	r1, #336	; 0x150
 8003fd6:	482d      	ldr	r0, [pc, #180]	; (800408c <HAL_UART_Init+0x244>)
 8003fd8:	f7fc fd20 	bl	8000a1c <assert_failed>
 8003fdc:	e755      	b.n	8003e8a <HAL_UART_Init+0x42>
    return HAL_ERROR;
 8003fde:	2001      	movs	r0, #1
}
 8003fe0:	4770      	bx	lr
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003fe2:	429a      	cmp	r2, r3
 8003fe4:	d03c      	beq.n	8004060 <HAL_UART_Init+0x218>
 8003fe6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003fea:	429a      	cmp	r2, r3
 8003fec:	d038      	beq.n	8004060 <HAL_UART_Init+0x218>
      pclk = HAL_RCC_GetPCLK1Freq();
 8003fee:	f7ff fa45 	bl	800347c <HAL_RCC_GetPCLK1Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003ff2:	6862      	ldr	r2, [r4, #4]
 8003ff4:	2600      	movs	r6, #0
 8003ff6:	1892      	adds	r2, r2, r2
 8003ff8:	f04f 0119 	mov.w	r1, #25
 8003ffc:	eb46 0306 	adc.w	r3, r6, r6
 8004000:	fba0 0101 	umull	r0, r1, r0, r1
 8004004:	f7fc f8e8 	bl	80001d8 <__aeabi_uldivmod>
 8004008:	4e22      	ldr	r6, [pc, #136]	; (8004094 <HAL_UART_Init+0x24c>)
 800400a:	6823      	ldr	r3, [r4, #0]
 800400c:	fba6 2100 	umull	r2, r1, r6, r0
 8004010:	094d      	lsrs	r5, r1, #5
 8004012:	2264      	movs	r2, #100	; 0x64
 8004014:	fb02 0215 	mls	r2, r2, r5, r0
 8004018:	00d2      	lsls	r2, r2, #3
 800401a:	3232      	adds	r2, #50	; 0x32
 800401c:	fba6 1202 	umull	r1, r2, r6, r2
 8004020:	0952      	lsrs	r2, r2, #5
 8004022:	f002 0107 	and.w	r1, r2, #7
 8004026:	0052      	lsls	r2, r2, #1
 8004028:	eb01 1105 	add.w	r1, r1, r5, lsl #4
 800402c:	f402 72f8 	and.w	r2, r2, #496	; 0x1f0
 8004030:	440a      	add	r2, r1
 8004032:	609a      	str	r2, [r3, #8]
 8004034:	e7aa      	b.n	8003f8c <HAL_UART_Init+0x144>
      pclk = HAL_RCC_GetPCLK2Freq();
 8004036:	f7ff fa31 	bl	800349c <HAL_RCC_GetPCLK2Freq>
 800403a:	e78f      	b.n	8003f5c <HAL_UART_Init+0x114>
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 800403c:	f640 31fb 	movw	r1, #3067	; 0xbfb
 8004040:	4812      	ldr	r0, [pc, #72]	; (800408c <HAL_UART_Init+0x244>)
 8004042:	f7fc fceb 	bl	8000a1c <assert_failed>
 8004046:	e746      	b.n	8003ed6 <HAL_UART_Init+0x8e>
    huart->Lock = HAL_UNLOCKED;
 8004048:	f884 2038 	strb.w	r2, [r4, #56]	; 0x38
    HAL_UART_MspInit(huart);
 800404c:	4620      	mov	r0, r4
 800404e:	f7fc fda1 	bl	8000b94 <HAL_UART_MspInit>
 8004052:	e733      	b.n	8003ebc <HAL_UART_Init+0x74>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 8004054:	f640 31fd 	movw	r1, #3069	; 0xbfd
 8004058:	480c      	ldr	r0, [pc, #48]	; (800408c <HAL_UART_Init+0x244>)
 800405a:	f7fc fcdf 	bl	8000a1c <assert_failed>
 800405e:	e74b      	b.n	8003ef8 <HAL_UART_Init+0xb0>
      pclk = HAL_RCC_GetPCLK2Freq();
 8004060:	f7ff fa1c 	bl	800349c <HAL_RCC_GetPCLK2Freq>
 8004064:	e7c5      	b.n	8003ff2 <HAL_UART_Init+0x1aa>
    assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 8004066:	f422 7300 	bic.w	r3, r2, #512	; 0x200
 800406a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800406e:	f43f af0c 	beq.w	8003e8a <HAL_UART_Init+0x42>
 8004072:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8004076:	f43f af08 	beq.w	8003e8a <HAL_UART_Init+0x42>
 800407a:	f44f 71a6 	mov.w	r1, #332	; 0x14c
 800407e:	4803      	ldr	r0, [pc, #12]	; (800408c <HAL_UART_Init+0x244>)
 8004080:	f7fc fccc 	bl	8000a1c <assert_failed>
 8004084:	e701      	b.n	8003e8a <HAL_UART_Init+0x42>
 8004086:	bf00      	nop
 8004088:	40011000 	.word	0x40011000
 800408c:	080042d8 	.word	0x080042d8
 8004090:	00a037a0 	.word	0x00a037a0
 8004094:	51eb851f 	.word	0x51eb851f

08004098 <__libc_init_array>:
 8004098:	b570      	push	{r4, r5, r6, lr}
 800409a:	4d0d      	ldr	r5, [pc, #52]	; (80040d0 <__libc_init_array+0x38>)
 800409c:	4c0d      	ldr	r4, [pc, #52]	; (80040d4 <__libc_init_array+0x3c>)
 800409e:	1b64      	subs	r4, r4, r5
 80040a0:	10a4      	asrs	r4, r4, #2
 80040a2:	2600      	movs	r6, #0
 80040a4:	42a6      	cmp	r6, r4
 80040a6:	d109      	bne.n	80040bc <__libc_init_array+0x24>
 80040a8:	4d0b      	ldr	r5, [pc, #44]	; (80040d8 <__libc_init_array+0x40>)
 80040aa:	4c0c      	ldr	r4, [pc, #48]	; (80040dc <__libc_init_array+0x44>)
 80040ac:	f000 f82e 	bl	800410c <_init>
 80040b0:	1b64      	subs	r4, r4, r5
 80040b2:	10a4      	asrs	r4, r4, #2
 80040b4:	2600      	movs	r6, #0
 80040b6:	42a6      	cmp	r6, r4
 80040b8:	d105      	bne.n	80040c6 <__libc_init_array+0x2e>
 80040ba:	bd70      	pop	{r4, r5, r6, pc}
 80040bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80040c0:	4798      	blx	r3
 80040c2:	3601      	adds	r6, #1
 80040c4:	e7ee      	b.n	80040a4 <__libc_init_array+0xc>
 80040c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80040ca:	4798      	blx	r3
 80040cc:	3601      	adds	r6, #1
 80040ce:	e7f2      	b.n	80040b6 <__libc_init_array+0x1e>
 80040d0:	0800431c 	.word	0x0800431c
 80040d4:	0800431c 	.word	0x0800431c
 80040d8:	0800431c 	.word	0x0800431c
 80040dc:	08004320 	.word	0x08004320

080040e0 <memcpy>:
 80040e0:	440a      	add	r2, r1
 80040e2:	4291      	cmp	r1, r2
 80040e4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80040e8:	d100      	bne.n	80040ec <memcpy+0xc>
 80040ea:	4770      	bx	lr
 80040ec:	b510      	push	{r4, lr}
 80040ee:	f811 4b01 	ldrb.w	r4, [r1], #1
 80040f2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80040f6:	4291      	cmp	r1, r2
 80040f8:	d1f9      	bne.n	80040ee <memcpy+0xe>
 80040fa:	bd10      	pop	{r4, pc}

080040fc <memset>:
 80040fc:	4402      	add	r2, r0
 80040fe:	4603      	mov	r3, r0
 8004100:	4293      	cmp	r3, r2
 8004102:	d100      	bne.n	8004106 <memset+0xa>
 8004104:	4770      	bx	lr
 8004106:	f803 1b01 	strb.w	r1, [r3], #1
 800410a:	e7f9      	b.n	8004100 <memset+0x4>

0800410c <_init>:
 800410c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800410e:	bf00      	nop
 8004110:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004112:	bc08      	pop	{r3}
 8004114:	469e      	mov	lr, r3
 8004116:	4770      	bx	lr

08004118 <_fini>:
 8004118:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800411a:	bf00      	nop
 800411c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800411e:	bc08      	pop	{r3}
 8004120:	469e      	mov	lr, r3
 8004122:	4770      	bx	lr
