{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 13 16:08:50 2020 " "Info: Processing started: Mon Apr 13 16:08:50 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off div -c div --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off div -c div --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "rem_quo\[0\] " "Warning: Node \"rem_quo\[0\]\" is a latch" {  } { { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rem_quo\[1\] " "Warning: Node \"rem_quo\[1\]\" is a latch" {  } { { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rem_quo\[2\] " "Warning: Node \"rem_quo\[2\]\" is a latch" {  } { { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rem_quo\[3\] " "Warning: Node \"rem_quo\[3\]\" is a latch" {  } { { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rem_quo\[4\] " "Warning: Node \"rem_quo\[4\]\" is a latch" {  } { { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rem_quo\[5\] " "Warning: Node \"rem_quo\[5\]\" is a latch" {  } { { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rem_quo\[6\] " "Warning: Node \"rem_quo\[6\]\" is a latch" {  } { { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rem_quo\[7\] " "Warning: Node \"rem_quo\[7\]\" is a latch" {  } { { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "in2\[2\] " "Info: Assuming node \"in2\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 5 0 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "in2\[3\] " "Info: Assuming node \"in2\[3\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 5 0 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "in2\[4\] " "Info: Assuming node \"in2\[4\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 5 0 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "in2\[1\] " "Info: Assuming node \"in2\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 5 0 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "in2\[0\] " "Info: Assuming node \"in2\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 5 0 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "in2\[7\] " "Info: Assuming node \"in2\[7\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 5 0 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "in2\[5\] " "Info: Assuming node \"in2\[5\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 5 0 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "in2\[6\] " "Info: Assuming node \"in2\[6\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 5 0 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Equal0~2 " "Info: Detected gated clock \"Equal0~2\" as buffer" {  } { { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 22 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~0 " "Info: Detected gated clock \"Equal0~0\" as buffer" {  } { { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 22 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~1 " "Info: Detected gated clock \"Equal0~1\" as buffer" {  } { { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 22 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "rem_quo\[0\] in2\[1\] in2\[2\] 31.502 ns register " "Info: tsu for register \"rem_quo\[0\]\" (data pin = \"in2\[1\]\", clock pin = \"in2\[2\]\") is 31.502 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "37.466 ns + Longest pin register " "Info: + Longest pin to register delay is 37.466 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.904 ns) 0.904 ns in2\[1\] 1 CLK PIN_H18 22 " "Info: 1: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = PIN_H18; Fanout = 22; CLK Node = 'in2\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in2[1] } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 5 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.721 ns) + CELL(0.706 ns) 7.331 ns Add0~4 2 COMB LCCOMB_X66_Y50_N14 2 " "Info: 2: + IC(5.721 ns) + CELL(0.706 ns) = 7.331 ns; Loc. = LCCOMB_X66_Y50_N14; Fanout = 2; COMB Node = 'Add0~4'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.427 ns" { in2[1] Add0~4 } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.417 ns Add0~6 3 COMB LCCOMB_X66_Y50_N16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 7.417 ns; Loc. = LCCOMB_X66_Y50_N16; Fanout = 2; COMB Node = 'Add0~6'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~4 Add0~6 } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.503 ns Add0~8 4 COMB LCCOMB_X66_Y50_N18 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 7.503 ns; Loc. = LCCOMB_X66_Y50_N18; Fanout = 2; COMB Node = 'Add0~8'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~6 Add0~8 } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.589 ns Add0~10 5 COMB LCCOMB_X66_Y50_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 7.589 ns; Loc. = LCCOMB_X66_Y50_N20; Fanout = 2; COMB Node = 'Add0~10'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~8 Add0~10 } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 8.095 ns Add0~11 6 COMB LCCOMB_X66_Y50_N22 1 " "Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 8.095 ns; Loc. = LCCOMB_X66_Y50_N22; Fanout = 1; COMB Node = 'Add0~11'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { Add0~10 Add0~11 } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.206 ns) 9.324 ns Add0~16 7 COMB LCCOMB_X65_Y50_N0 3 " "Info: 7: + IC(1.023 ns) + CELL(0.206 ns) = 9.324 ns; Loc. = LCCOMB_X65_Y50_N0; Fanout = 3; COMB Node = 'Add0~16'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.229 ns" { Add0~11 Add0~16 } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.555 ns) + CELL(0.621 ns) 11.500 ns LessThan1~13 8 COMB LCCOMB_X65_Y49_N28 1 " "Info: 8: + IC(1.555 ns) + CELL(0.621 ns) = 11.500 ns; Loc. = LCCOMB_X65_Y49_N28; Fanout = 1; COMB Node = 'LessThan1~13'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.176 ns" { Add0~16 LessThan1~13 } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 12.006 ns LessThan1~14 9 COMB LCCOMB_X65_Y49_N30 8 " "Info: 9: + IC(0.000 ns) + CELL(0.506 ns) = 12.006 ns; Loc. = LCCOMB_X65_Y49_N30; Fanout = 8; COMB Node = 'LessThan1~14'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { LessThan1~13 LessThan1~14 } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.063 ns) + CELL(0.589 ns) 13.658 ns Add1~20 10 COMB LCCOMB_X65_Y50_N16 4 " "Info: 10: + IC(1.063 ns) + CELL(0.589 ns) = 13.658 ns; Loc. = LCCOMB_X65_Y50_N16; Fanout = 4; COMB Node = 'Add1~20'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.652 ns" { LessThan1~14 Add1~20 } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.596 ns) 15.280 ns LessThan2~7 11 COMB LCCOMB_X67_Y49_N6 1 " "Info: 11: + IC(1.026 ns) + CELL(0.596 ns) = 15.280 ns; Loc. = LCCOMB_X67_Y49_N6; Fanout = 1; COMB Node = 'LessThan2~7'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.622 ns" { Add1~20 LessThan2~7 } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 15.366 ns LessThan2~9 12 COMB LCCOMB_X67_Y49_N8 1 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 15.366 ns; Loc. = LCCOMB_X67_Y49_N8; Fanout = 1; COMB Node = 'LessThan2~9'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan2~7 LessThan2~9 } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 15.452 ns LessThan2~11 13 COMB LCCOMB_X67_Y49_N10 1 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 15.452 ns; Loc. = LCCOMB_X67_Y49_N10; Fanout = 1; COMB Node = 'LessThan2~11'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan2~9 LessThan2~11 } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 15.538 ns LessThan2~13 14 COMB LCCOMB_X67_Y49_N12 1 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 15.538 ns; Loc. = LCCOMB_X67_Y49_N12; Fanout = 1; COMB Node = 'LessThan2~13'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan2~11 LessThan2~13 } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 16.044 ns LessThan2~14 15 COMB LCCOMB_X67_Y49_N14 8 " "Info: 15: + IC(0.000 ns) + CELL(0.506 ns) = 16.044 ns; Loc. = LCCOMB_X67_Y49_N14; Fanout = 8; COMB Node = 'LessThan2~14'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { LessThan2~13 LessThan2~14 } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.366 ns) 17.083 ns Add2~8 16 COMB LCCOMB_X66_Y49_N6 4 " "Info: 16: + IC(0.673 ns) + CELL(0.366 ns) = 17.083 ns; Loc. = LCCOMB_X66_Y49_N6; Fanout = 4; COMB Node = 'Add2~8'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.039 ns" { LessThan2~14 Add2~8 } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.112 ns) + CELL(0.621 ns) 18.816 ns LessThan3~3 17 COMB LCCOMB_X63_Y49_N4 1 " "Info: 17: + IC(1.112 ns) + CELL(0.621 ns) = 18.816 ns; Loc. = LCCOMB_X63_Y49_N4; Fanout = 1; COMB Node = 'LessThan3~3'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.733 ns" { Add2~8 LessThan3~3 } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 18.902 ns LessThan3~5 18 COMB LCCOMB_X63_Y49_N6 1 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 18.902 ns; Loc. = LCCOMB_X63_Y49_N6; Fanout = 1; COMB Node = 'LessThan3~5'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan3~3 LessThan3~5 } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 18.988 ns LessThan3~7 19 COMB LCCOMB_X63_Y49_N8 1 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 18.988 ns; Loc. = LCCOMB_X63_Y49_N8; Fanout = 1; COMB Node = 'LessThan3~7'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan3~5 LessThan3~7 } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 19.074 ns LessThan3~9 20 COMB LCCOMB_X63_Y49_N10 1 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 19.074 ns; Loc. = LCCOMB_X63_Y49_N10; Fanout = 1; COMB Node = 'LessThan3~9'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan3~7 LessThan3~9 } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 19.160 ns LessThan3~11 21 COMB LCCOMB_X63_Y49_N12 1 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 19.160 ns; Loc. = LCCOMB_X63_Y49_N12; Fanout = 1; COMB Node = 'LessThan3~11'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan3~9 LessThan3~11 } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 19.350 ns LessThan3~13 22 COMB LCCOMB_X63_Y49_N14 1 " "Info: 22: + IC(0.000 ns) + CELL(0.190 ns) = 19.350 ns; Loc. = LCCOMB_X63_Y49_N14; Fanout = 1; COMB Node = 'LessThan3~13'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { LessThan3~11 LessThan3~13 } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 19.856 ns LessThan3~14 23 COMB LCCOMB_X63_Y49_N16 8 " "Info: 23: + IC(0.000 ns) + CELL(0.506 ns) = 19.856 ns; Loc. = LCCOMB_X63_Y49_N16; Fanout = 8; COMB Node = 'LessThan3~14'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { LessThan3~13 LessThan3~14 } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.113 ns) + CELL(0.615 ns) 21.584 ns Add3~10 24 COMB LCCOMB_X66_Y49_N20 4 " "Info: 24: + IC(1.113 ns) + CELL(0.615 ns) = 21.584 ns; Loc. = LCCOMB_X66_Y49_N20; Fanout = 4; COMB Node = 'Add3~10'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.728 ns" { LessThan3~14 Add3~10 } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.851 ns) + CELL(0.596 ns) 24.031 ns LessThan4~5 25 COMB LCCOMB_X63_Y48_N6 1 " "Info: 25: + IC(1.851 ns) + CELL(0.596 ns) = 24.031 ns; Loc. = LCCOMB_X63_Y48_N6; Fanout = 1; COMB Node = 'LessThan4~5'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.447 ns" { Add3~10 LessThan4~5 } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.117 ns LessThan4~7 26 COMB LCCOMB_X63_Y48_N8 1 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 24.117 ns; Loc. = LCCOMB_X63_Y48_N8; Fanout = 1; COMB Node = 'LessThan4~7'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan4~5 LessThan4~7 } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.203 ns LessThan4~9 27 COMB LCCOMB_X63_Y48_N10 1 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 24.203 ns; Loc. = LCCOMB_X63_Y48_N10; Fanout = 1; COMB Node = 'LessThan4~9'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan4~7 LessThan4~9 } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.289 ns LessThan4~11 28 COMB LCCOMB_X63_Y48_N12 1 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 24.289 ns; Loc. = LCCOMB_X63_Y48_N12; Fanout = 1; COMB Node = 'LessThan4~11'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan4~9 LessThan4~11 } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 24.479 ns LessThan4~13 29 COMB LCCOMB_X63_Y48_N14 1 " "Info: 29: + IC(0.000 ns) + CELL(0.190 ns) = 24.479 ns; Loc. = LCCOMB_X63_Y48_N14; Fanout = 1; COMB Node = 'LessThan4~13'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { LessThan4~11 LessThan4~13 } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 24.985 ns LessThan4~14 30 COMB LCCOMB_X63_Y48_N16 8 " "Info: 30: + IC(0.000 ns) + CELL(0.506 ns) = 24.985 ns; Loc. = LCCOMB_X63_Y48_N16; Fanout = 8; COMB Node = 'LessThan4~14'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { LessThan4~13 LessThan4~14 } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.757 ns) + CELL(0.370 ns) 26.112 ns Add4~14 31 COMB LCCOMB_X62_Y48_N30 4 " "Info: 31: + IC(0.757 ns) + CELL(0.370 ns) = 26.112 ns; Loc. = LCCOMB_X62_Y48_N30; Fanout = 4; COMB Node = 'Add4~14'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.127 ns" { LessThan4~14 Add4~14 } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.621 ns) 27.838 ns LessThan5~3 32 COMB LCCOMB_X61_Y48_N18 1 " "Info: 32: + IC(1.105 ns) + CELL(0.621 ns) = 27.838 ns; Loc. = LCCOMB_X61_Y48_N18; Fanout = 1; COMB Node = 'LessThan5~3'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.726 ns" { Add4~14 LessThan5~3 } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 27.924 ns LessThan5~5 33 COMB LCCOMB_X61_Y48_N20 1 " "Info: 33: + IC(0.000 ns) + CELL(0.086 ns) = 27.924 ns; Loc. = LCCOMB_X61_Y48_N20; Fanout = 1; COMB Node = 'LessThan5~5'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan5~3 LessThan5~5 } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 28.010 ns LessThan5~7 34 COMB LCCOMB_X61_Y48_N22 1 " "Info: 34: + IC(0.000 ns) + CELL(0.086 ns) = 28.010 ns; Loc. = LCCOMB_X61_Y48_N22; Fanout = 1; COMB Node = 'LessThan5~7'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan5~5 LessThan5~7 } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 28.096 ns LessThan5~9 35 COMB LCCOMB_X61_Y48_N24 1 " "Info: 35: + IC(0.000 ns) + CELL(0.086 ns) = 28.096 ns; Loc. = LCCOMB_X61_Y48_N24; Fanout = 1; COMB Node = 'LessThan5~9'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan5~7 LessThan5~9 } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 28.182 ns LessThan5~11 36 COMB LCCOMB_X61_Y48_N26 1 " "Info: 36: + IC(0.000 ns) + CELL(0.086 ns) = 28.182 ns; Loc. = LCCOMB_X61_Y48_N26; Fanout = 1; COMB Node = 'LessThan5~11'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan5~9 LessThan5~11 } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 28.268 ns LessThan5~13 37 COMB LCCOMB_X61_Y48_N28 1 " "Info: 37: + IC(0.000 ns) + CELL(0.086 ns) = 28.268 ns; Loc. = LCCOMB_X61_Y48_N28; Fanout = 1; COMB Node = 'LessThan5~13'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan5~11 LessThan5~13 } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 28.774 ns LessThan5~14 38 COMB LCCOMB_X61_Y48_N30 8 " "Info: 38: + IC(0.000 ns) + CELL(0.506 ns) = 28.774 ns; Loc. = LCCOMB_X61_Y48_N30; Fanout = 8; COMB Node = 'LessThan5~14'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { LessThan5~13 LessThan5~14 } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.405 ns) + CELL(0.589 ns) 30.768 ns Add5~17 39 COMB LCCOMB_X67_Y48_N0 4 " "Info: 39: + IC(1.405 ns) + CELL(0.589 ns) = 30.768 ns; Loc. = LCCOMB_X67_Y48_N0; Fanout = 4; COMB Node = 'Add5~17'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.994 ns" { LessThan5~14 Add5~17 } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.082 ns) + CELL(0.621 ns) 32.471 ns LessThan6~3 40 COMB LCCOMB_X66_Y48_N2 1 " "Info: 40: + IC(1.082 ns) + CELL(0.621 ns) = 32.471 ns; Loc. = LCCOMB_X66_Y48_N2; Fanout = 1; COMB Node = 'LessThan6~3'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.703 ns" { Add5~17 LessThan6~3 } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 32.557 ns LessThan6~5 41 COMB LCCOMB_X66_Y48_N4 1 " "Info: 41: + IC(0.000 ns) + CELL(0.086 ns) = 32.557 ns; Loc. = LCCOMB_X66_Y48_N4; Fanout = 1; COMB Node = 'LessThan6~5'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan6~3 LessThan6~5 } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 32.643 ns LessThan6~7 42 COMB LCCOMB_X66_Y48_N6 1 " "Info: 42: + IC(0.000 ns) + CELL(0.086 ns) = 32.643 ns; Loc. = LCCOMB_X66_Y48_N6; Fanout = 1; COMB Node = 'LessThan6~7'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan6~5 LessThan6~7 } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 32.729 ns LessThan6~9 43 COMB LCCOMB_X66_Y48_N8 1 " "Info: 43: + IC(0.000 ns) + CELL(0.086 ns) = 32.729 ns; Loc. = LCCOMB_X66_Y48_N8; Fanout = 1; COMB Node = 'LessThan6~9'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan6~7 LessThan6~9 } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 32.815 ns LessThan6~11 44 COMB LCCOMB_X66_Y48_N10 1 " "Info: 44: + IC(0.000 ns) + CELL(0.086 ns) = 32.815 ns; Loc. = LCCOMB_X66_Y48_N10; Fanout = 1; COMB Node = 'LessThan6~11'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan6~9 LessThan6~11 } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 32.901 ns LessThan6~13 45 COMB LCCOMB_X66_Y48_N12 1 " "Info: 45: + IC(0.000 ns) + CELL(0.086 ns) = 32.901 ns; Loc. = LCCOMB_X66_Y48_N12; Fanout = 1; COMB Node = 'LessThan6~13'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan6~11 LessThan6~13 } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 33.407 ns LessThan6~14 46 COMB LCCOMB_X66_Y48_N14 8 " "Info: 46: + IC(0.000 ns) + CELL(0.506 ns) = 33.407 ns; Loc. = LCCOMB_X66_Y48_N14; Fanout = 8; COMB Node = 'LessThan6~14'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { LessThan6~13 LessThan6~14 } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.624 ns) 34.700 ns Add6~19 47 COMB LCCOMB_X65_Y48_N2 1 " "Info: 47: + IC(0.669 ns) + CELL(0.624 ns) = 34.700 ns; Loc. = LCCOMB_X65_Y48_N2; Fanout = 1; COMB Node = 'Add6~19'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { LessThan6~14 Add6~19 } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.596 ns) 35.660 ns LessThan7~5 48 COMB LCCOMB_X65_Y48_N18 1 " "Info: 48: + IC(0.364 ns) + CELL(0.596 ns) = 35.660 ns; Loc. = LCCOMB_X65_Y48_N18; Fanout = 1; COMB Node = 'LessThan7~5'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.960 ns" { Add6~19 LessThan7~5 } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 35.746 ns LessThan7~7 49 COMB LCCOMB_X65_Y48_N20 1 " "Info: 49: + IC(0.000 ns) + CELL(0.086 ns) = 35.746 ns; Loc. = LCCOMB_X65_Y48_N20; Fanout = 1; COMB Node = 'LessThan7~7'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan7~5 LessThan7~7 } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 35.832 ns LessThan7~9 50 COMB LCCOMB_X65_Y48_N22 1 " "Info: 50: + IC(0.000 ns) + CELL(0.086 ns) = 35.832 ns; Loc. = LCCOMB_X65_Y48_N22; Fanout = 1; COMB Node = 'LessThan7~9'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan7~7 LessThan7~9 } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 35.918 ns LessThan7~11 51 COMB LCCOMB_X65_Y48_N24 1 " "Info: 51: + IC(0.000 ns) + CELL(0.086 ns) = 35.918 ns; Loc. = LCCOMB_X65_Y48_N24; Fanout = 1; COMB Node = 'LessThan7~11'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan7~9 LessThan7~11 } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 36.004 ns LessThan7~13 52 COMB LCCOMB_X65_Y48_N26 1 " "Info: 52: + IC(0.000 ns) + CELL(0.086 ns) = 36.004 ns; Loc. = LCCOMB_X65_Y48_N26; Fanout = 1; COMB Node = 'LessThan7~13'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan7~11 LessThan7~13 } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 36.510 ns LessThan7~14 53 COMB LCCOMB_X65_Y48_N28 1 " "Info: 53: + IC(0.000 ns) + CELL(0.506 ns) = 36.510 ns; Loc. = LCCOMB_X65_Y48_N28; Fanout = 1; COMB Node = 'LessThan7~14'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { LessThan7~13 LessThan7~14 } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.589 ns) 37.466 ns rem_quo\[0\] 54 REG LCCOMB_X65_Y48_N6 1 " "Info: 54: + IC(0.367 ns) + CELL(0.589 ns) = 37.466 ns; Loc. = LCCOMB_X65_Y48_N6; Fanout = 1; REG Node = 'rem_quo\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.956 ns" { LessThan7~14 rem_quo[0] } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "16.580 ns ( 44.25 % ) " "Info: Total cell delay = 16.580 ns ( 44.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "20.886 ns ( 55.75 % ) " "Info: Total interconnect delay = 20.886 ns ( 55.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "37.466 ns" { in2[1] Add0~4 Add0~6 Add0~8 Add0~10 Add0~11 Add0~16 LessThan1~13 LessThan1~14 Add1~20 LessThan2~7 LessThan2~9 LessThan2~11 LessThan2~13 LessThan2~14 Add2~8 LessThan3~3 LessThan3~5 LessThan3~7 LessThan3~9 LessThan3~11 LessThan3~13 LessThan3~14 Add3~10 LessThan4~5 LessThan4~7 LessThan4~9 LessThan4~11 LessThan4~13 LessThan4~14 Add4~14 LessThan5~3 LessThan5~5 LessThan5~7 LessThan5~9 LessThan5~11 LessThan5~13 LessThan5~14 Add5~17 LessThan6~3 LessThan6~5 LessThan6~7 LessThan6~9 LessThan6~11 LessThan6~13 LessThan6~14 Add6~19 LessThan7~5 LessThan7~7 LessThan7~9 LessThan7~11 LessThan7~13 LessThan7~14 rem_quo[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "37.466 ns" { in2[1] {} in2[1]~combout {} Add0~4 {} Add0~6 {} Add0~8 {} Add0~10 {} Add0~11 {} Add0~16 {} LessThan1~13 {} LessThan1~14 {} Add1~20 {} LessThan2~7 {} LessThan2~9 {} LessThan2~11 {} LessThan2~13 {} LessThan2~14 {} Add2~8 {} LessThan3~3 {} LessThan3~5 {} LessThan3~7 {} LessThan3~9 {} LessThan3~11 {} LessThan3~13 {} LessThan3~14 {} Add3~10 {} LessThan4~5 {} LessThan4~7 {} LessThan4~9 {} LessThan4~11 {} LessThan4~13 {} LessThan4~14 {} Add4~14 {} LessThan5~3 {} LessThan5~5 {} LessThan5~7 {} LessThan5~9 {} LessThan5~11 {} LessThan5~13 {} LessThan5~14 {} Add5~17 {} LessThan6~3 {} LessThan6~5 {} LessThan6~7 {} LessThan6~9 {} LessThan6~11 {} LessThan6~13 {} LessThan6~14 {} Add6~19 {} LessThan7~5 {} LessThan7~7 {} LessThan7~9 {} LessThan7~11 {} LessThan7~13 {} LessThan7~14 {} rem_quo[0] {} } { 0.000ns 0.000ns 5.721ns 0.000ns 0.000ns 0.000ns 0.000ns 1.023ns 1.555ns 0.000ns 1.063ns 1.026ns 0.000ns 0.000ns 0.000ns 0.000ns 0.673ns 1.112ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.113ns 1.851ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.757ns 1.105ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.405ns 1.082ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.669ns 0.364ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.367ns } { 0.000ns 0.904ns 0.706ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.621ns 0.506ns 0.589ns 0.596ns 0.086ns 0.086ns 0.086ns 0.506ns 0.366ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.506ns 0.615ns 0.596ns 0.086ns 0.086ns 0.086ns 0.190ns 0.506ns 0.370ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.589ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.624ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.589ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.259 ns + " "Info: + Micro setup delay of destination is 1.259 ns" {  } { { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "in2\[2\] destination 7.223 ns - Shortest register " "Info: - Shortest clock path from clock \"in2\[2\]\" to destination register is 7.223 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 0.914 ns in2\[2\] 1 CLK PIN_F19 22 " "Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_F19; Fanout = 22; CLK Node = 'in2\[2\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in2[2] } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 5 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.352 ns) + CELL(0.202 ns) 2.468 ns Equal0~0 2 COMB LCCOMB_X66_Y50_N2 8 " "Info: 2: + IC(1.352 ns) + CELL(0.202 ns) = 2.468 ns; Loc. = LCCOMB_X66_Y50_N2; Fanout = 8; COMB Node = 'Equal0~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { in2[2] Equal0~0 } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.398 ns) + CELL(0.206 ns) 3.072 ns Equal0~2 3 COMB LCCOMB_X66_Y50_N8 1 " "Info: 3: + IC(0.398 ns) + CELL(0.206 ns) = 3.072 ns; Loc. = LCCOMB_X66_Y50_N8; Fanout = 1; COMB Node = 'Equal0~2'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.604 ns" { Equal0~0 Equal0~2 } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.016 ns) + CELL(0.000 ns) 5.088 ns Equal0~2clkctrl 4 COMB CLKCTRL_G8 8 " "Info: 4: + IC(2.016 ns) + CELL(0.000 ns) = 5.088 ns; Loc. = CLKCTRL_G8; Fanout = 8; COMB Node = 'Equal0~2clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.016 ns" { Equal0~2 Equal0~2clkctrl } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.929 ns) + CELL(0.206 ns) 7.223 ns rem_quo\[0\] 5 REG LCCOMB_X65_Y48_N6 1 " "Info: 5: + IC(1.929 ns) + CELL(0.206 ns) = 7.223 ns; Loc. = LCCOMB_X65_Y48_N6; Fanout = 1; REG Node = 'rem_quo\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.135 ns" { Equal0~2clkctrl rem_quo[0] } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.528 ns ( 21.15 % ) " "Info: Total cell delay = 1.528 ns ( 21.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.695 ns ( 78.85 % ) " "Info: Total interconnect delay = 5.695 ns ( 78.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.223 ns" { in2[2] Equal0~0 Equal0~2 Equal0~2clkctrl rem_quo[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.223 ns" { in2[2] {} in2[2]~combout {} Equal0~0 {} Equal0~2 {} Equal0~2clkctrl {} rem_quo[0] {} } { 0.000ns 0.000ns 1.352ns 0.398ns 2.016ns 1.929ns } { 0.000ns 0.914ns 0.202ns 0.206ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "37.466 ns" { in2[1] Add0~4 Add0~6 Add0~8 Add0~10 Add0~11 Add0~16 LessThan1~13 LessThan1~14 Add1~20 LessThan2~7 LessThan2~9 LessThan2~11 LessThan2~13 LessThan2~14 Add2~8 LessThan3~3 LessThan3~5 LessThan3~7 LessThan3~9 LessThan3~11 LessThan3~13 LessThan3~14 Add3~10 LessThan4~5 LessThan4~7 LessThan4~9 LessThan4~11 LessThan4~13 LessThan4~14 Add4~14 LessThan5~3 LessThan5~5 LessThan5~7 LessThan5~9 LessThan5~11 LessThan5~13 LessThan5~14 Add5~17 LessThan6~3 LessThan6~5 LessThan6~7 LessThan6~9 LessThan6~11 LessThan6~13 LessThan6~14 Add6~19 LessThan7~5 LessThan7~7 LessThan7~9 LessThan7~11 LessThan7~13 LessThan7~14 rem_quo[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "37.466 ns" { in2[1] {} in2[1]~combout {} Add0~4 {} Add0~6 {} Add0~8 {} Add0~10 {} Add0~11 {} Add0~16 {} LessThan1~13 {} LessThan1~14 {} Add1~20 {} LessThan2~7 {} LessThan2~9 {} LessThan2~11 {} LessThan2~13 {} LessThan2~14 {} Add2~8 {} LessThan3~3 {} LessThan3~5 {} LessThan3~7 {} LessThan3~9 {} LessThan3~11 {} LessThan3~13 {} LessThan3~14 {} Add3~10 {} LessThan4~5 {} LessThan4~7 {} LessThan4~9 {} LessThan4~11 {} LessThan4~13 {} LessThan4~14 {} Add4~14 {} LessThan5~3 {} LessThan5~5 {} LessThan5~7 {} LessThan5~9 {} LessThan5~11 {} LessThan5~13 {} LessThan5~14 {} Add5~17 {} LessThan6~3 {} LessThan6~5 {} LessThan6~7 {} LessThan6~9 {} LessThan6~11 {} LessThan6~13 {} LessThan6~14 {} Add6~19 {} LessThan7~5 {} LessThan7~7 {} LessThan7~9 {} LessThan7~11 {} LessThan7~13 {} LessThan7~14 {} rem_quo[0] {} } { 0.000ns 0.000ns 5.721ns 0.000ns 0.000ns 0.000ns 0.000ns 1.023ns 1.555ns 0.000ns 1.063ns 1.026ns 0.000ns 0.000ns 0.000ns 0.000ns 0.673ns 1.112ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.113ns 1.851ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.757ns 1.105ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.405ns 1.082ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.669ns 0.364ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.367ns } { 0.000ns 0.904ns 0.706ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.621ns 0.506ns 0.589ns 0.596ns 0.086ns 0.086ns 0.086ns 0.506ns 0.366ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.506ns 0.615ns 0.596ns 0.086ns 0.086ns 0.086ns 0.190ns 0.506ns 0.370ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.589ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.624ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.589ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.223 ns" { in2[2] Equal0~0 Equal0~2 Equal0~2clkctrl rem_quo[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.223 ns" { in2[2] {} in2[2]~combout {} Equal0~0 {} Equal0~2 {} Equal0~2clkctrl {} rem_quo[0] {} } { 0.000ns 0.000ns 1.352ns 0.398ns 2.016ns 1.929ns } { 0.000ns 0.914ns 0.202ns 0.206ns 0.000ns 0.206ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "in2\[6\] out\[7\] rem_quo\[7\] 14.335 ns register " "Info: tco from clock \"in2\[6\]\" to destination pin \"out\[7\]\" through register \"rem_quo\[7\]\" is 14.335 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "in2\[6\] source 8.076 ns + Longest register " "Info: + Longest clock path from clock \"in2\[6\]\" to source register is 8.076 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.904 ns) 0.904 ns in2\[6\] 1 CLK PIN_J18 15 " "Info: 1: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = PIN_J18; Fanout = 15; CLK Node = 'in2\[6\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in2[6] } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 5 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.340 ns) + CELL(0.534 ns) 2.778 ns Equal0~1 2 COMB LCCOMB_X66_Y50_N4 8 " "Info: 2: + IC(1.340 ns) + CELL(0.534 ns) = 2.778 ns; Loc. = LCCOMB_X66_Y50_N4; Fanout = 8; COMB Node = 'Equal0~1'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.874 ns" { in2[6] Equal0~1 } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.402 ns) + CELL(0.577 ns) 3.757 ns Equal0~2 3 COMB LCCOMB_X66_Y50_N8 1 " "Info: 3: + IC(0.402 ns) + CELL(0.577 ns) = 3.757 ns; Loc. = LCCOMB_X66_Y50_N8; Fanout = 1; COMB Node = 'Equal0~2'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.979 ns" { Equal0~1 Equal0~2 } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.016 ns) + CELL(0.000 ns) 5.773 ns Equal0~2clkctrl 4 COMB CLKCTRL_G8 8 " "Info: 4: + IC(2.016 ns) + CELL(0.000 ns) = 5.773 ns; Loc. = CLKCTRL_G8; Fanout = 8; COMB Node = 'Equal0~2clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.016 ns" { Equal0~2 Equal0~2clkctrl } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.937 ns) + CELL(0.366 ns) 8.076 ns rem_quo\[7\] 5 REG LCCOMB_X70_Y49_N0 1 " "Info: 5: + IC(1.937 ns) + CELL(0.366 ns) = 8.076 ns; Loc. = LCCOMB_X70_Y49_N0; Fanout = 1; REG Node = 'rem_quo\[7\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.303 ns" { Equal0~2clkctrl rem_quo[7] } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.381 ns ( 29.48 % ) " "Info: Total cell delay = 2.381 ns ( 29.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.695 ns ( 70.52 % ) " "Info: Total interconnect delay = 5.695 ns ( 70.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.076 ns" { in2[6] Equal0~1 Equal0~2 Equal0~2clkctrl rem_quo[7] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "8.076 ns" { in2[6] {} in2[6]~combout {} Equal0~1 {} Equal0~2 {} Equal0~2clkctrl {} rem_quo[7] {} } { 0.000ns 0.000ns 1.340ns 0.402ns 2.016ns 1.937ns } { 0.000ns 0.904ns 0.534ns 0.577ns 0.000ns 0.366ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.259 ns + Longest register pin " "Info: + Longest register to pin delay is 6.259 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns rem_quo\[7\] 1 REG LCCOMB_X70_Y49_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X70_Y49_N0; Fanout = 1; REG Node = 'rem_quo\[7\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rem_quo[7] } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.059 ns) + CELL(3.200 ns) 6.259 ns out\[7\] 2 PIN PIN_G24 0 " "Info: 2: + IC(3.059 ns) + CELL(3.200 ns) = 6.259 ns; Loc. = PIN_G24; Fanout = 0; PIN Node = 'out\[7\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.259 ns" { rem_quo[7] out[7] } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 6 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.200 ns ( 51.13 % ) " "Info: Total cell delay = 3.200 ns ( 51.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.059 ns ( 48.87 % ) " "Info: Total interconnect delay = 3.059 ns ( 48.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.259 ns" { rem_quo[7] out[7] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.259 ns" { rem_quo[7] {} out[7] {} } { 0.000ns 3.059ns } { 0.000ns 3.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.076 ns" { in2[6] Equal0~1 Equal0~2 Equal0~2clkctrl rem_quo[7] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "8.076 ns" { in2[6] {} in2[6]~combout {} Equal0~1 {} Equal0~2 {} Equal0~2clkctrl {} rem_quo[7] {} } { 0.000ns 0.000ns 1.340ns 0.402ns 2.016ns 1.937ns } { 0.000ns 0.904ns 0.534ns 0.577ns 0.000ns 0.366ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.259 ns" { rem_quo[7] out[7] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.259 ns" { rem_quo[7] {} out[7] {} } { 0.000ns 3.059ns } { 0.000ns 3.200ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "rem_quo\[7\] in2\[2\] in2\[6\] 3.005 ns register " "Info: th for register \"rem_quo\[7\]\" (data pin = \"in2\[2\]\", clock pin = \"in2\[6\]\") is 3.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "in2\[6\] destination 8.076 ns + Longest register " "Info: + Longest clock path from clock \"in2\[6\]\" to destination register is 8.076 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.904 ns) 0.904 ns in2\[6\] 1 CLK PIN_J18 15 " "Info: 1: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = PIN_J18; Fanout = 15; CLK Node = 'in2\[6\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in2[6] } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 5 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.340 ns) + CELL(0.534 ns) 2.778 ns Equal0~1 2 COMB LCCOMB_X66_Y50_N4 8 " "Info: 2: + IC(1.340 ns) + CELL(0.534 ns) = 2.778 ns; Loc. = LCCOMB_X66_Y50_N4; Fanout = 8; COMB Node = 'Equal0~1'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.874 ns" { in2[6] Equal0~1 } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.402 ns) + CELL(0.577 ns) 3.757 ns Equal0~2 3 COMB LCCOMB_X66_Y50_N8 1 " "Info: 3: + IC(0.402 ns) + CELL(0.577 ns) = 3.757 ns; Loc. = LCCOMB_X66_Y50_N8; Fanout = 1; COMB Node = 'Equal0~2'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.979 ns" { Equal0~1 Equal0~2 } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.016 ns) + CELL(0.000 ns) 5.773 ns Equal0~2clkctrl 4 COMB CLKCTRL_G8 8 " "Info: 4: + IC(2.016 ns) + CELL(0.000 ns) = 5.773 ns; Loc. = CLKCTRL_G8; Fanout = 8; COMB Node = 'Equal0~2clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.016 ns" { Equal0~2 Equal0~2clkctrl } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.937 ns) + CELL(0.366 ns) 8.076 ns rem_quo\[7\] 5 REG LCCOMB_X70_Y49_N0 1 " "Info: 5: + IC(1.937 ns) + CELL(0.366 ns) = 8.076 ns; Loc. = LCCOMB_X70_Y49_N0; Fanout = 1; REG Node = 'rem_quo\[7\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.303 ns" { Equal0~2clkctrl rem_quo[7] } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.381 ns ( 29.48 % ) " "Info: Total cell delay = 2.381 ns ( 29.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.695 ns ( 70.52 % ) " "Info: Total interconnect delay = 5.695 ns ( 70.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.076 ns" { in2[6] Equal0~1 Equal0~2 Equal0~2clkctrl rem_quo[7] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "8.076 ns" { in2[6] {} in2[6]~combout {} Equal0~1 {} Equal0~2 {} Equal0~2clkctrl {} rem_quo[7] {} } { 0.000ns 0.000ns 1.340ns 0.402ns 2.016ns 1.937ns } { 0.000ns 0.904ns 0.534ns 0.577ns 0.000ns 0.366ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 26 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.071 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.071 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 0.914 ns in2\[2\] 1 CLK PIN_F19 22 " "Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_F19; Fanout = 22; CLK Node = 'in2\[2\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in2[2] } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 5 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.352 ns) + CELL(0.202 ns) 2.468 ns Equal0~0 2 COMB LCCOMB_X66_Y50_N2 8 " "Info: 2: + IC(1.352 ns) + CELL(0.202 ns) = 2.468 ns; Loc. = LCCOMB_X66_Y50_N2; Fanout = 8; COMB Node = 'Equal0~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { in2[2] Equal0~0 } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.206 ns) 3.071 ns LessThan0~0 3 COMB LCCOMB_X66_Y50_N6 2 " "Info: 3: + IC(0.397 ns) + CELL(0.206 ns) = 3.071 ns; Loc. = LCCOMB_X66_Y50_N6; Fanout = 2; COMB Node = 'LessThan0~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.603 ns" { Equal0~0 LessThan0~0 } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.411 ns) + CELL(0.589 ns) 5.071 ns rem_quo\[7\] 4 REG LCCOMB_X70_Y49_N0 1 " "Info: 4: + IC(1.411 ns) + CELL(0.589 ns) = 5.071 ns; Loc. = LCCOMB_X70_Y49_N0; Fanout = 1; REG Node = 'rem_quo\[7\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { LessThan0~0 rem_quo[7] } "NODE_NAME" } } { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.911 ns ( 37.68 % ) " "Info: Total cell delay = 1.911 ns ( 37.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.160 ns ( 62.32 % ) " "Info: Total interconnect delay = 3.160 ns ( 62.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.071 ns" { in2[2] Equal0~0 LessThan0~0 rem_quo[7] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "5.071 ns" { in2[2] {} in2[2]~combout {} Equal0~0 {} LessThan0~0 {} rem_quo[7] {} } { 0.000ns 0.000ns 1.352ns 0.397ns 1.411ns } { 0.000ns 0.914ns 0.202ns 0.206ns 0.589ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.076 ns" { in2[6] Equal0~1 Equal0~2 Equal0~2clkctrl rem_quo[7] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "8.076 ns" { in2[6] {} in2[6]~combout {} Equal0~1 {} Equal0~2 {} Equal0~2clkctrl {} rem_quo[7] {} } { 0.000ns 0.000ns 1.340ns 0.402ns 2.016ns 1.937ns } { 0.000ns 0.904ns 0.534ns 0.577ns 0.000ns 0.366ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.071 ns" { in2[2] Equal0~0 LessThan0~0 rem_quo[7] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "5.071 ns" { in2[2] {} in2[2]~combout {} Equal0~0 {} LessThan0~0 {} rem_quo[7] {} } { 0.000ns 0.000ns 1.352ns 0.397ns 1.411ns } { 0.000ns 0.914ns 0.202ns 0.206ns 0.589ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 12 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "231 " "Info: Peak virtual memory: 231 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 13 16:08:50 2020 " "Info: Processing ended: Mon Apr 13 16:08:50 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
