Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Fri Dec 26 14:23:55 2025
| Host         : hua running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.844        0.000                      0                  268        0.051        0.000                      0                  268        3.750        0.000                       0                   131  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.844        0.000                      0                  268        0.051        0.000                      0                  268        3.750        0.000                       0                   131  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.844ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.844ns  (required time - arrival time)
  Source:                 CPU/CPU_ID_EX/EX_imm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/CPU_EX_MEM/MEM_zero_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.045ns  (logic 1.979ns (39.226%)  route 3.066ns (60.774%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.709     5.311    CPU/CPU_ID_EX/clk_IBUF_BUFG
    SLICE_X5Y101         FDRE                                         r  CPU/CPU_ID_EX/EX_imm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  CPU/CPU_ID_EX/EX_imm_reg[2]/Q
                         net (fo=11, routed)          1.148     6.915    CPU/CPU_ID_EX/Q[1]
    SLICE_X3Y98          LUT4 (Prop_lut4_I1_O)        0.124     7.039 r  CPU/CPU_ID_EX/temp0_carry_i_4/O
                         net (fo=1, routed)           0.000     7.039    CPU/CPU_ALU/S[0]
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.571 r  CPU/CPU_ALU/temp0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.571    CPU/CPU_ALU/temp0_carry_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.884 f  CPU/CPU_ALU/temp0_carry__0/O[3]
                         net (fo=1, routed)           0.621     8.505    CPU/CPU_ID_EX/data0[7]
    SLICE_X4Y100         LUT5 (Prop_lut5_I0_O)        0.306     8.811 f  CPU/CPU_ID_EX/MEM_alu_result[7]_i_1/O
                         net (fo=2, routed)           0.853     9.663    CPU/CPU_ID_EX/EX_neg_flag
    SLICE_X4Y100         LUT5 (Prop_lut5_I1_O)        0.124     9.787 r  CPU/CPU_ID_EX/MEM_zero_flag_i_2/O
                         net (fo=1, routed)           0.445    10.232    CPU/CPU_ID_EX/MEM_zero_flag_i_2_n_0
    SLICE_X4Y99          LUT5 (Prop_lut5_I0_O)        0.124    10.356 r  CPU/CPU_ID_EX/MEM_zero_flag_i_1/O
                         net (fo=1, routed)           0.000    10.356    CPU/CPU_EX_MEM/MEM_zero_flag_reg_0
    SLICE_X4Y99          FDRE                                         r  CPU/CPU_EX_MEM/MEM_zero_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.604    15.027    CPU/CPU_EX_MEM/clk_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  CPU/CPU_EX_MEM/MEM_zero_flag_reg/C
                         clock pessimism              0.180    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X4Y99          FDRE (Setup_fdre_C_D)        0.029    15.200    CPU/CPU_EX_MEM/MEM_zero_flag_reg
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                         -10.356    
  -------------------------------------------------------------------
                         slack                                  4.844    

Slack (MET) :             5.421ns  (required time - arrival time)
  Source:                 CPU/CPU_IF_ID/ID_instruction_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/CPU_ID_EX/EX_reg_data_2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.516ns  (logic 1.151ns (25.490%)  route 3.365ns (74.510%))
  Logic Levels:           3  (LUT2=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.709     5.311    CPU/CPU_IF_ID/clk_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  CPU/CPU_IF_ID/ID_instruction_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  CPU/CPU_IF_ID/ID_instruction_reg[14]/Q
                         net (fo=8, routed)           1.092     6.921    CPU/CPU_IF_ID/ID_instruction[14]
    SLICE_X4Y100         LUT5 (Prop_lut5_I2_O)        0.124     7.045 r  CPU/CPU_IF_ID/registers_reg_r2_0_3_0_5_i_1/O
                         net (fo=8, routed)           1.464     8.509    CPU/CPU_Register_File/registers_reg_r2_0_3_0_5/ADDRC0
    SLICE_X2Y99          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     8.662 r  CPU/CPU_Register_File/registers_reg_r2_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.809     9.471    CPU/CPU_Register_File/r2_out0[4]
    SLICE_X1Y99          LUT2 (Prop_lut2_I0_O)        0.356     9.827 r  CPU/CPU_Register_File/EX_reg_data_2[4]_i_1/O
                         net (fo=1, routed)           0.000     9.827    CPU/CPU_ID_EX/ID_reg_data_2[4]
    SLICE_X1Y99          FDRE                                         r  CPU/CPU_ID_EX/EX_reg_data_2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.606    15.029    CPU/CPU_ID_EX/clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  CPU/CPU_ID_EX/EX_reg_data_2_reg[4]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X1Y99          FDRE (Setup_fdre_C_D)        0.075    15.248    CPU/CPU_ID_EX/EX_reg_data_2_reg[4]
  -------------------------------------------------------------------
                         required time                         15.248    
                         arrival time                          -9.827    
  -------------------------------------------------------------------
                         slack                                  5.421    

Slack (MET) :             5.437ns  (required time - arrival time)
  Source:                 CPU/CPU_ID_EX/EX_imm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/CPU_EX_MEM/MEM_alu_result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.320ns  (logic 1.492ns (34.536%)  route 2.828ns (65.464%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.709     5.311    CPU/CPU_ID_EX/clk_IBUF_BUFG
    SLICE_X5Y101         FDRE                                         r  CPU/CPU_ID_EX/EX_imm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  CPU/CPU_ID_EX/EX_imm_reg[2]/Q
                         net (fo=11, routed)          1.148     6.915    CPU/CPU_ID_EX/Q[1]
    SLICE_X3Y98          LUT4 (Prop_lut4_I1_O)        0.124     7.039 r  CPU/CPU_ID_EX/temp0_carry_i_4/O
                         net (fo=1, routed)           0.000     7.039    CPU/CPU_ALU/S[0]
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     7.645 r  CPU/CPU_ALU/temp0_carry/O[3]
                         net (fo=1, routed)           0.426     8.070    CPU/CPU_ID_EX/data0[3]
    SLICE_X2Y98          LUT5 (Prop_lut5_I3_O)        0.306     8.376 r  CPU/CPU_ID_EX/MEM_alu_result[3]_i_1/O
                         net (fo=2, routed)           1.255     9.631    CPU/CPU_EX_MEM/EX_alu_result[3]
    SLICE_X3Y99          FDRE                                         r  CPU/CPU_EX_MEM/MEM_alu_result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.606    15.029    CPU/CPU_EX_MEM/clk_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  CPU/CPU_EX_MEM/MEM_alu_result_reg[3]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X3Y99          FDRE (Setup_fdre_C_D)       -0.105    15.068    CPU/CPU_EX_MEM/MEM_alu_result_reg[3]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                          -9.631    
  -------------------------------------------------------------------
                         slack                                  5.437    

Slack (MET) :             5.653ns  (required time - arrival time)
  Source:                 CPU/CPU_ID_EX/EX_imm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/CPU_EX_MEM/MEM_alu_result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.239ns  (logic 1.749ns (41.255%)  route 2.490ns (58.745%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.709     5.311    CPU/CPU_ID_EX/clk_IBUF_BUFG
    SLICE_X5Y101         FDRE                                         r  CPU/CPU_ID_EX/EX_imm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  CPU/CPU_ID_EX/EX_imm_reg[2]/Q
                         net (fo=11, routed)          1.148     6.915    CPU/CPU_ID_EX/Q[1]
    SLICE_X3Y98          LUT4 (Prop_lut4_I1_O)        0.124     7.039 r  CPU/CPU_ID_EX/temp0_carry_i_4/O
                         net (fo=1, routed)           0.000     7.039    CPU/CPU_ALU/S[0]
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.571 r  CPU/CPU_ALU/temp0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.571    CPU/CPU_ALU/temp0_carry_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.905 r  CPU/CPU_ALU/temp0_carry__0/O[1]
                         net (fo=1, routed)           0.568     8.472    CPU/CPU_ID_EX/data0[5]
    SLICE_X0Y99          LUT6 (Prop_lut6_I4_O)        0.303     8.775 r  CPU/CPU_ID_EX/MEM_alu_result[5]_i_1/O
                         net (fo=2, routed)           0.775     9.551    CPU/CPU_EX_MEM/EX_alu_result[5]
    SLICE_X5Y100         FDRE                                         r  CPU/CPU_EX_MEM/MEM_alu_result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.588    15.010    CPU/CPU_EX_MEM/clk_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  CPU/CPU_EX_MEM/MEM_alu_result_reg[5]/C
                         clock pessimism              0.276    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X5Y100         FDRE (Setup_fdre_C_D)       -0.047    15.204    CPU/CPU_EX_MEM/MEM_alu_result_reg[5]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                          -9.551    
  -------------------------------------------------------------------
                         slack                                  5.653    

Slack (MET) :             5.792ns  (required time - arrival time)
  Source:                 CPU/CPU_ID_EX/EX_imm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/CPU_EX_MEM/MEM_alu_result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 1.429ns (35.241%)  route 2.626ns (64.759%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.709     5.311    CPU/CPU_ID_EX/clk_IBUF_BUFG
    SLICE_X5Y101         FDRE                                         r  CPU/CPU_ID_EX/EX_imm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  CPU/CPU_ID_EX/EX_imm_reg[2]/Q
                         net (fo=11, routed)          1.148     6.915    CPU/CPU_ID_EX/Q[1]
    SLICE_X3Y98          LUT4 (Prop_lut4_I1_O)        0.124     7.039 r  CPU/CPU_ID_EX/temp0_carry_i_4/O
                         net (fo=1, routed)           0.000     7.039    CPU/CPU_ALU/S[0]
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     7.586 r  CPU/CPU_ALU/temp0_carry/O[2]
                         net (fo=1, routed)           0.788     8.374    CPU/CPU_ID_EX/data0[2]
    SLICE_X0Y100         LUT6 (Prop_lut6_I4_O)        0.302     8.676 r  CPU/CPU_ID_EX/MEM_alu_result[2]_i_1/O
                         net (fo=2, routed)           0.690     9.366    CPU/CPU_EX_MEM/EX_alu_result[2]
    SLICE_X5Y100         FDRE                                         r  CPU/CPU_EX_MEM/MEM_alu_result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.588    15.010    CPU/CPU_EX_MEM/clk_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  CPU/CPU_EX_MEM/MEM_alu_result_reg[2]/C
                         clock pessimism              0.276    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X5Y100         FDRE (Setup_fdre_C_D)       -0.093    15.158    CPU/CPU_EX_MEM/MEM_alu_result_reg[2]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                          -9.366    
  -------------------------------------------------------------------
                         slack                                  5.792    

Slack (MET) :             5.814ns  (required time - arrival time)
  Source:                 CPU/CPU_ID_EX/EX_imm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/CPU_EX_MEM/MEM_alu_result_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 1.653ns (40.693%)  route 2.409ns (59.307%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.709     5.311    CPU/CPU_ID_EX/clk_IBUF_BUFG
    SLICE_X5Y101         FDRE                                         r  CPU/CPU_ID_EX/EX_imm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  CPU/CPU_ID_EX/EX_imm_reg[2]/Q
                         net (fo=11, routed)          1.148     6.915    CPU/CPU_ID_EX/Q[1]
    SLICE_X3Y98          LUT4 (Prop_lut4_I1_O)        0.124     7.039 r  CPU/CPU_ID_EX/temp0_carry_i_4/O
                         net (fo=1, routed)           0.000     7.039    CPU/CPU_ALU/S[0]
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.571 r  CPU/CPU_ALU/temp0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.571    CPU/CPU_ALU/temp0_carry_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.810 r  CPU/CPU_ALU/temp0_carry__0/O[2]
                         net (fo=1, routed)           0.766     8.576    CPU/CPU_ID_EX/data0[6]
    SLICE_X3Y100         LUT6 (Prop_lut6_I4_O)        0.302     8.878 r  CPU/CPU_ID_EX/MEM_alu_result[6]_i_1/O
                         net (fo=2, routed)           0.495     9.373    CPU/CPU_EX_MEM/EX_alu_result[6]
    SLICE_X4Y101         FDRE                                         r  CPU/CPU_EX_MEM/MEM_alu_result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.588    15.010    CPU/CPU_EX_MEM/clk_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  CPU/CPU_EX_MEM/MEM_alu_result_reg[6]/C
                         clock pessimism              0.279    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X4Y101         FDRE (Setup_fdre_C_D)       -0.067    15.187    CPU/CPU_EX_MEM/MEM_alu_result_reg[6]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                          -9.373    
  -------------------------------------------------------------------
                         slack                                  5.814    

Slack (MET) :             5.829ns  (required time - arrival time)
  Source:                 CPU/CPU_IF_ID/ID_instruction_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/CPU_ID_EX/EX_reg_data_2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.108ns  (logic 0.919ns (22.372%)  route 3.189ns (77.628%))
  Logic Levels:           3  (LUT2=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.709     5.311    CPU/CPU_IF_ID/clk_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  CPU/CPU_IF_ID/ID_instruction_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  CPU/CPU_IF_ID/ID_instruction_reg[14]/Q
                         net (fo=8, routed)           1.092     6.921    CPU/CPU_IF_ID/ID_instruction[14]
    SLICE_X4Y100         LUT5 (Prop_lut5_I2_O)        0.124     7.045 r  CPU/CPU_IF_ID/registers_reg_r2_0_3_0_5_i_1/O
                         net (fo=8, routed)           1.464     8.509    CPU/CPU_Register_File/registers_reg_r2_0_3_0_5/ADDRC0
    SLICE_X2Y99          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     8.633 r  CPU/CPU_Register_File/registers_reg_r2_0_3_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.633     9.266    CPU/CPU_Register_File/r2_out0[5]
    SLICE_X1Y99          LUT2 (Prop_lut2_I0_O)        0.153     9.419 r  CPU/CPU_Register_File/EX_reg_data_2[5]_i_1/O
                         net (fo=1, routed)           0.000     9.419    CPU/CPU_ID_EX/ID_reg_data_2[5]
    SLICE_X1Y99          FDRE                                         r  CPU/CPU_ID_EX/EX_reg_data_2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.606    15.029    CPU/CPU_ID_EX/clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  CPU/CPU_ID_EX/EX_reg_data_2_reg[5]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X1Y99          FDRE (Setup_fdre_C_D)        0.075    15.248    CPU/CPU_ID_EX/EX_reg_data_2_reg[5]
  -------------------------------------------------------------------
                         required time                         15.248    
                         arrival time                          -9.419    
  -------------------------------------------------------------------
                         slack                                  5.829    

Slack (MET) :             6.002ns  (required time - arrival time)
  Source:                 CPU/CPU_IF_ID/ID_instruction_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/CPU_ID_EX/EX_reg_data_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.955ns  (logic 1.120ns (28.322%)  route 2.835ns (71.678%))
  Logic Levels:           3  (LUT2=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.709     5.311    CPU/CPU_IF_ID/clk_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  CPU/CPU_IF_ID/ID_instruction_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  CPU/CPU_IF_ID/ID_instruction_reg[14]/Q
                         net (fo=8, routed)           1.092     6.921    CPU/CPU_IF_ID/ID_instruction[14]
    SLICE_X4Y100         LUT5 (Prop_lut5_I2_O)        0.124     7.045 r  CPU/CPU_IF_ID/registers_reg_r2_0_3_0_5_i_1/O
                         net (fo=8, routed)           1.159     8.204    CPU/CPU_Register_File/registers_reg_r2_0_3_6_7/DPRA0
    SLICE_X2Y101         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.354 r  CPU/CPU_Register_File/registers_reg_r2_0_3_6_7/DP/O
                         net (fo=1, routed)           0.584     8.938    CPU/CPU_Register_File/r2_out0[6]
    SLICE_X1Y100         LUT2 (Prop_lut2_I0_O)        0.328     9.266 r  CPU/CPU_Register_File/EX_reg_data_2[6]_i_1/O
                         net (fo=1, routed)           0.000     9.266    CPU/CPU_ID_EX/ID_reg_data_2[6]
    SLICE_X1Y100         FDRE                                         r  CPU/CPU_ID_EX/EX_reg_data_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.590    15.012    CPU/CPU_ID_EX/clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  CPU/CPU_ID_EX/EX_reg_data_2_reg[6]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.236    
    SLICE_X1Y100         FDRE (Setup_fdre_C_D)        0.032    15.268    CPU/CPU_ID_EX/EX_reg_data_2_reg[6]
  -------------------------------------------------------------------
                         required time                         15.268    
                         arrival time                          -9.266    
  -------------------------------------------------------------------
                         slack                                  6.002    

Slack (MET) :             6.015ns  (required time - arrival time)
  Source:                 CPU/CPU_IF_ID/ID_instruction_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/CPU_ID_EX/EX_reg_data_2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.984ns  (logic 0.915ns (22.965%)  route 3.069ns (77.035%))
  Logic Levels:           3  (LUT2=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.709     5.311    CPU/CPU_IF_ID/clk_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  CPU/CPU_IF_ID/ID_instruction_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  CPU/CPU_IF_ID/ID_instruction_reg[14]/Q
                         net (fo=8, routed)           1.092     6.921    CPU/CPU_IF_ID/ID_instruction[14]
    SLICE_X4Y100         LUT5 (Prop_lut5_I2_O)        0.124     7.045 r  CPU/CPU_IF_ID/registers_reg_r2_0_3_0_5_i_1/O
                         net (fo=8, routed)           1.159     8.204    CPU/CPU_Register_File/registers_reg_r2_0_3_6_7__0/DPRA0
    SLICE_X2Y101         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     8.328 r  CPU/CPU_Register_File/registers_reg_r2_0_3_6_7__0/DP/O
                         net (fo=1, routed)           0.819     9.147    CPU/CPU_Register_File/r2_out0[7]
    SLICE_X1Y100         LUT2 (Prop_lut2_I0_O)        0.149     9.296 r  CPU/CPU_Register_File/EX_reg_data_2[7]_i_1/O
                         net (fo=1, routed)           0.000     9.296    CPU/CPU_ID_EX/ID_reg_data_2[7]
    SLICE_X1Y100         FDRE                                         r  CPU/CPU_ID_EX/EX_reg_data_2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.590    15.012    CPU/CPU_ID_EX/clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  CPU/CPU_ID_EX/EX_reg_data_2_reg[7]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.236    
    SLICE_X1Y100         FDRE (Setup_fdre_C_D)        0.075    15.311    CPU/CPU_ID_EX/EX_reg_data_2_reg[7]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                          -9.296    
  -------------------------------------------------------------------
                         slack                                  6.015    

Slack (MET) :             6.158ns  (required time - arrival time)
  Source:                 CPU/CPU_IF_ID/ID_instruction_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/CPU_ID_EX/EX_reg_data_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 1.170ns (30.960%)  route 2.609ns (69.040%))
  Logic Levels:           3  (LUT2=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.709     5.311    CPU/CPU_IF_ID/clk_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  CPU/CPU_IF_ID/ID_instruction_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  CPU/CPU_IF_ID/ID_instruction_reg[14]/Q
                         net (fo=8, routed)           1.092     6.921    CPU/CPU_IF_ID/ID_instruction[14]
    SLICE_X4Y100         LUT5 (Prop_lut5_I2_O)        0.124     7.045 r  CPU/CPU_IF_ID/registers_reg_r2_0_3_0_5_i_1/O
                         net (fo=8, routed)           0.868     7.913    CPU/CPU_Register_File/registers_reg_r2_0_3_0_5/ADDRB0
    SLICE_X2Y99          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     8.065 r  CPU/CPU_Register_File/registers_reg_r2_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.649     8.714    CPU/CPU_Register_File/r2_out0[2]
    SLICE_X1Y99          LUT2 (Prop_lut2_I0_O)        0.376     9.090 r  CPU/CPU_Register_File/EX_reg_data_2[2]_i_1/O
                         net (fo=1, routed)           0.000     9.090    CPU/CPU_ID_EX/ID_reg_data_2[2]
    SLICE_X1Y99          FDRE                                         r  CPU/CPU_ID_EX/EX_reg_data_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.606    15.029    CPU/CPU_ID_EX/clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  CPU/CPU_ID_EX/EX_reg_data_2_reg[2]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X1Y99          FDRE (Setup_fdre_C_D)        0.075    15.248    CPU/CPU_ID_EX/EX_reg_data_2_reg[2]
  -------------------------------------------------------------------
                         required time                         15.248    
                         arrival time                          -9.090    
  -------------------------------------------------------------------
                         slack                                  6.158    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 CPU/CPU_MEM_WB/WB_alu_result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/CPU_Register_File/registers_reg_r1_0_3_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.741%)  route 0.070ns (33.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.599     1.518    CPU/CPU_MEM_WB/clk_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  CPU/CPU_MEM_WB/WB_alu_result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  CPU/CPU_MEM_WB/WB_alu_result_reg[0]/Q
                         net (fo=2, routed)           0.070     1.730    CPU/CPU_Register_File/registers_reg_r1_0_3_0_5/DIA0
    SLICE_X2Y100         RAMD32                                       r  CPU/CPU_Register_File/registers_reg_r1_0_3_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.872     2.037    CPU/CPU_Register_File/registers_reg_r1_0_3_0_5/WCLK
    SLICE_X2Y100         RAMD32                                       r  CPU/CPU_Register_File/registers_reg_r1_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.505     1.531    
    SLICE_X2Y100         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.678    CPU/CPU_Register_File/registers_reg_r1_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 CPU/CPU_MEM_WB/WB_rd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/CPU_Register_File/registers_reg_r2_0_3_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.505%)  route 0.268ns (65.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.604     1.523    CPU/CPU_MEM_WB/clk_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  CPU/CPU_MEM_WB/WB_rd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  CPU/CPU_MEM_WB/WB_rd_reg[0]/Q
                         net (fo=29, routed)          0.268     1.932    CPU/CPU_Register_File/registers_reg_r2_0_3_0_5/ADDRD0
    SLICE_X2Y99          RAMD32                                       r  CPU/CPU_Register_File/registers_reg_r2_0_3_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.878     2.043    CPU/CPU_Register_File/registers_reg_r2_0_3_0_5/WCLK
    SLICE_X2Y99          RAMD32                                       r  CPU/CPU_Register_File/registers_reg_r2_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.479     1.563    
    SLICE_X2Y99          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.873    CPU/CPU_Register_File/registers_reg_r2_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 CPU/CPU_MEM_WB/WB_rd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/CPU_Register_File/registers_reg_r2_0_3_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.505%)  route 0.268ns (65.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.604     1.523    CPU/CPU_MEM_WB/clk_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  CPU/CPU_MEM_WB/WB_rd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  CPU/CPU_MEM_WB/WB_rd_reg[0]/Q
                         net (fo=29, routed)          0.268     1.932    CPU/CPU_Register_File/registers_reg_r2_0_3_0_5/ADDRD0
    SLICE_X2Y99          RAMD32                                       r  CPU/CPU_Register_File/registers_reg_r2_0_3_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.878     2.043    CPU/CPU_Register_File/registers_reg_r2_0_3_0_5/WCLK
    SLICE_X2Y99          RAMD32                                       r  CPU/CPU_Register_File/registers_reg_r2_0_3_0_5/RAMA_D1/CLK
                         clock pessimism             -0.479     1.563    
    SLICE_X2Y99          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.873    CPU/CPU_Register_File/registers_reg_r2_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 CPU/CPU_MEM_WB/WB_rd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/CPU_Register_File/registers_reg_r2_0_3_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.505%)  route 0.268ns (65.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.604     1.523    CPU/CPU_MEM_WB/clk_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  CPU/CPU_MEM_WB/WB_rd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  CPU/CPU_MEM_WB/WB_rd_reg[0]/Q
                         net (fo=29, routed)          0.268     1.932    CPU/CPU_Register_File/registers_reg_r2_0_3_0_5/ADDRD0
    SLICE_X2Y99          RAMD32                                       r  CPU/CPU_Register_File/registers_reg_r2_0_3_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.878     2.043    CPU/CPU_Register_File/registers_reg_r2_0_3_0_5/WCLK
    SLICE_X2Y99          RAMD32                                       r  CPU/CPU_Register_File/registers_reg_r2_0_3_0_5/RAMB/CLK
                         clock pessimism             -0.479     1.563    
    SLICE_X2Y99          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.873    CPU/CPU_Register_File/registers_reg_r2_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 CPU/CPU_MEM_WB/WB_rd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/CPU_Register_File/registers_reg_r2_0_3_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.505%)  route 0.268ns (65.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.604     1.523    CPU/CPU_MEM_WB/clk_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  CPU/CPU_MEM_WB/WB_rd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  CPU/CPU_MEM_WB/WB_rd_reg[0]/Q
                         net (fo=29, routed)          0.268     1.932    CPU/CPU_Register_File/registers_reg_r2_0_3_0_5/ADDRD0
    SLICE_X2Y99          RAMD32                                       r  CPU/CPU_Register_File/registers_reg_r2_0_3_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.878     2.043    CPU/CPU_Register_File/registers_reg_r2_0_3_0_5/WCLK
    SLICE_X2Y99          RAMD32                                       r  CPU/CPU_Register_File/registers_reg_r2_0_3_0_5/RAMB_D1/CLK
                         clock pessimism             -0.479     1.563    
    SLICE_X2Y99          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.873    CPU/CPU_Register_File/registers_reg_r2_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 CPU/CPU_MEM_WB/WB_rd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/CPU_Register_File/registers_reg_r2_0_3_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.505%)  route 0.268ns (65.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.604     1.523    CPU/CPU_MEM_WB/clk_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  CPU/CPU_MEM_WB/WB_rd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  CPU/CPU_MEM_WB/WB_rd_reg[0]/Q
                         net (fo=29, routed)          0.268     1.932    CPU/CPU_Register_File/registers_reg_r2_0_3_0_5/ADDRD0
    SLICE_X2Y99          RAMD32                                       r  CPU/CPU_Register_File/registers_reg_r2_0_3_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.878     2.043    CPU/CPU_Register_File/registers_reg_r2_0_3_0_5/WCLK
    SLICE_X2Y99          RAMD32                                       r  CPU/CPU_Register_File/registers_reg_r2_0_3_0_5/RAMC/CLK
                         clock pessimism             -0.479     1.563    
    SLICE_X2Y99          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.873    CPU/CPU_Register_File/registers_reg_r2_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 CPU/CPU_MEM_WB/WB_rd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/CPU_Register_File/registers_reg_r2_0_3_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.505%)  route 0.268ns (65.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.604     1.523    CPU/CPU_MEM_WB/clk_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  CPU/CPU_MEM_WB/WB_rd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  CPU/CPU_MEM_WB/WB_rd_reg[0]/Q
                         net (fo=29, routed)          0.268     1.932    CPU/CPU_Register_File/registers_reg_r2_0_3_0_5/ADDRD0
    SLICE_X2Y99          RAMD32                                       r  CPU/CPU_Register_File/registers_reg_r2_0_3_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.878     2.043    CPU/CPU_Register_File/registers_reg_r2_0_3_0_5/WCLK
    SLICE_X2Y99          RAMD32                                       r  CPU/CPU_Register_File/registers_reg_r2_0_3_0_5/RAMC_D1/CLK
                         clock pessimism             -0.479     1.563    
    SLICE_X2Y99          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.873    CPU/CPU_Register_File/registers_reg_r2_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 CPU/CPU_MEM_WB/WB_rd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/CPU_Register_File/registers_reg_r2_0_3_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.505%)  route 0.268ns (65.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.604     1.523    CPU/CPU_MEM_WB/clk_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  CPU/CPU_MEM_WB/WB_rd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  CPU/CPU_MEM_WB/WB_rd_reg[0]/Q
                         net (fo=29, routed)          0.268     1.932    CPU/CPU_Register_File/registers_reg_r2_0_3_0_5/ADDRD0
    SLICE_X2Y99          RAMS32                                       r  CPU/CPU_Register_File/registers_reg_r2_0_3_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.878     2.043    CPU/CPU_Register_File/registers_reg_r2_0_3_0_5/WCLK
    SLICE_X2Y99          RAMS32                                       r  CPU/CPU_Register_File/registers_reg_r2_0_3_0_5/RAMD/CLK
                         clock pessimism             -0.479     1.563    
    SLICE_X2Y99          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.873    CPU/CPU_Register_File/registers_reg_r2_0_3_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 CPU/CPU_MEM_WB/WB_rd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/CPU_Register_File/registers_reg_r2_0_3_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.505%)  route 0.268ns (65.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.604     1.523    CPU/CPU_MEM_WB/clk_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  CPU/CPU_MEM_WB/WB_rd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  CPU/CPU_MEM_WB/WB_rd_reg[0]/Q
                         net (fo=29, routed)          0.268     1.932    CPU/CPU_Register_File/registers_reg_r2_0_3_0_5/ADDRD0
    SLICE_X2Y99          RAMS32                                       r  CPU/CPU_Register_File/registers_reg_r2_0_3_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.878     2.043    CPU/CPU_Register_File/registers_reg_r2_0_3_0_5/WCLK
    SLICE_X2Y99          RAMS32                                       r  CPU/CPU_Register_File/registers_reg_r2_0_3_0_5/RAMD_D1/CLK
                         clock pessimism             -0.479     1.563    
    SLICE_X2Y99          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.873    CPU/CPU_Register_File/registers_reg_r2_0_3_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 CPU/CPU_IF_ID/ID_instruction_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/CPU_ID_EX/EX_mem_write_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.209ns (47.134%)  route 0.234ns (52.866%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.598     1.517    CPU/CPU_IF_ID/clk_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  CPU/CPU_IF_ID/ID_instruction_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  CPU/CPU_IF_ID/ID_instruction_reg[15]/Q
                         net (fo=9, routed)           0.234     1.916    CPU/CPU_IF_ID/ID_instruction[15]
    SLICE_X5Y99          LUT3 (Prop_lut3_I2_O)        0.045     1.961 r  CPU/CPU_IF_ID/EX_mem_write_i_1/O
                         net (fo=1, routed)           0.000     1.961    CPU/CPU_ID_EX/EX_mem_write_reg_0
    SLICE_X5Y99          FDRE                                         r  CPU/CPU_ID_EX/EX_mem_write_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.875     2.040    CPU/CPU_ID_EX/clk_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  CPU/CPU_ID_EX/EX_mem_write_reg/C
                         clock pessimism             -0.245     1.794    
    SLICE_X5Y99          FDRE (Hold_fdre_C_D)         0.092     1.886    CPU/CPU_ID_EX/EX_mem_write_reg
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y101    CPU/CPU_Data_Mem/seg_data_reg_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y101    CPU/CPU_Data_Mem/seg_data_reg_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y101    CPU/CPU_Data_Mem/seg_data_reg_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y101    CPU/CPU_Data_Mem/seg_data_reg_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y100    CPU/CPU_Data_Mem/seg_data_reg_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y101    CPU/CPU_Data_Mem/seg_data_reg_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y101    CPU/CPU_Data_Mem/seg_data_reg_reg[6]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y100    CPU/CPU_Data_Mem/seg_data_reg_reg[7]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y100    CPU/CPU_EX_MEM/MEM_alu_result_reg[0]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y100    CPU/CPU_Register_File/registers_reg_r1_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y100    CPU/CPU_Register_File/registers_reg_r1_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y100    CPU/CPU_Register_File/registers_reg_r1_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y100    CPU/CPU_Register_File/registers_reg_r1_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y100    CPU/CPU_Register_File/registers_reg_r1_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y100    CPU/CPU_Register_File/registers_reg_r1_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y100    CPU/CPU_Register_File/registers_reg_r1_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y100    CPU/CPU_Register_File/registers_reg_r1_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y100    CPU/CPU_Register_File/registers_reg_r1_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y100    CPU/CPU_Register_File/registers_reg_r1_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y100    CPU/CPU_Register_File/registers_reg_r1_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y100    CPU/CPU_Register_File/registers_reg_r1_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y100    CPU/CPU_Register_File/registers_reg_r1_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y100    CPU/CPU_Register_File/registers_reg_r1_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y100    CPU/CPU_Register_File/registers_reg_r1_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y100    CPU/CPU_Register_File/registers_reg_r1_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y100    CPU/CPU_Register_File/registers_reg_r1_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y100    CPU/CPU_Register_File/registers_reg_r1_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y100    CPU/CPU_Register_File/registers_reg_r1_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y100    CPU/CPU_Register_File/registers_reg_r1_0_3_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_Display/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.012ns  (logic 4.489ns (44.841%)  route 5.522ns (55.159%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.709     5.311    CPU_Display/clk_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  CPU_Display/refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  CPU_Display/refresh_counter_reg[16]/Q
                         net (fo=13, routed)          1.290     7.057    CPU/CPU_Data_Mem/an_OBUF[0]
    SLICE_X3Y101         LUT3 (Prop_lut3_I1_O)        0.152     7.209 r  CPU/CPU_Data_Mem/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.852     8.061    CPU/CPU_Data_Mem/CPU_Display/current_nibble__3[0]
    SLICE_X1Y101         LUT6 (Prop_lut6_I5_O)        0.326     8.387 r  CPU/CPU_Data_Mem/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.381    11.768    seg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    15.323 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.323    seg[1]
    R10                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_Display/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.975ns  (logic 4.511ns (45.222%)  route 5.464ns (54.778%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.709     5.311    CPU_Display/clk_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  CPU_Display/refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  CPU_Display/refresh_counter_reg[16]/Q
                         net (fo=13, routed)          1.290     7.057    CPU/CPU_Data_Mem/an_OBUF[0]
    SLICE_X3Y101         LUT3 (Prop_lut3_I1_O)        0.152     7.209 r  CPU/CPU_Data_Mem/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.833     8.042    CPU/CPU_Data_Mem/CPU_Display/current_nibble__3[0]
    SLICE_X1Y101         LUT6 (Prop_lut6_I5_O)        0.326     8.368 r  CPU/CPU_Data_Mem/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.342    11.710    seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    15.287 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.287    seg[0]
    T10                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_Display/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.538ns  (logic 4.495ns (47.122%)  route 5.044ns (52.878%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.709     5.311    CPU_Display/clk_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  CPU_Display/refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  CPU_Display/refresh_counter_reg[16]/Q
                         net (fo=13, routed)          1.141     6.908    CPU/CPU_Data_Mem/an_OBUF[0]
    SLICE_X3Y102         LUT3 (Prop_lut3_I1_O)        0.152     7.060 r  CPU/CPU_Data_Mem/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.779     7.839    CPU/CPU_Data_Mem/CPU_Display/current_nibble__3[2]
    SLICE_X1Y101         LUT6 (Prop_lut6_I3_O)        0.326     8.165 r  CPU/CPU_Data_Mem/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.124    11.289    seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    14.850 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.850    seg[5]
    T11                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_Display/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.149ns  (logic 4.468ns (48.832%)  route 4.681ns (51.168%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.709     5.311    CPU_Display/clk_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  CPU_Display/refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  CPU_Display/refresh_counter_reg[16]/Q
                         net (fo=13, routed)          1.141     6.908    CPU/CPU_Data_Mem/an_OBUF[0]
    SLICE_X3Y102         LUT3 (Prop_lut3_I1_O)        0.152     7.060 r  CPU/CPU_Data_Mem/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.834     7.894    CPU/CPU_Data_Mem/CPU_Display/current_nibble__3[2]
    SLICE_X3Y101         LUT6 (Prop_lut6_I5_O)        0.326     8.220 r  CPU/CPU_Data_Mem/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.706    10.927    seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    14.460 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.460    seg[4]
    P15                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_Display/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.630ns  (logic 4.484ns (51.958%)  route 4.146ns (48.042%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.709     5.311    CPU_Display/clk_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  CPU_Display/refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  CPU_Display/refresh_counter_reg[16]/Q
                         net (fo=13, routed)          1.290     7.057    CPU/CPU_Data_Mem/an_OBUF[0]
    SLICE_X3Y101         LUT3 (Prop_lut3_I1_O)        0.152     7.209 r  CPU/CPU_Data_Mem/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.758     7.967    CPU/CPU_Data_Mem/CPU_Display/current_nibble__3[0]
    SLICE_X1Y102         LUT6 (Prop_lut6_I1_O)        0.326     8.293 r  CPU/CPU_Data_Mem/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.099    10.392    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    13.942 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.942    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_Display/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.586ns  (logic 4.471ns (52.078%)  route 4.114ns (47.922%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.709     5.311    CPU_Display/clk_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  CPU_Display/refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  CPU_Display/refresh_counter_reg[16]/Q
                         net (fo=13, routed)          1.290     7.057    CPU/CPU_Data_Mem/an_OBUF[0]
    SLICE_X3Y101         LUT3 (Prop_lut3_I1_O)        0.152     7.209 r  CPU/CPU_Data_Mem/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.756     7.965    CPU/CPU_Data_Mem/CPU_Display/current_nibble__3[0]
    SLICE_X1Y102         LUT6 (Prop_lut6_I0_O)        0.326     8.291 r  CPU/CPU_Data_Mem/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.069    10.360    seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    13.897 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.897    seg[6]
    L18                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_Display/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.013ns  (logic 4.427ns (55.247%)  route 3.586ns (44.753%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.709     5.311    CPU_Display/clk_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  CPU_Display/refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  CPU_Display/refresh_counter_reg[16]/Q
                         net (fo=13, routed)          1.141     6.908    CPU/CPU_Data_Mem/an_OBUF[0]
    SLICE_X3Y102         LUT3 (Prop_lut3_I1_O)        0.152     7.060 r  CPU/CPU_Data_Mem/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.776     7.836    CPU/CPU_Data_Mem/CPU_Display/current_nibble__3[2]
    SLICE_X1Y101         LUT6 (Prop_lut6_I3_O)        0.326     8.162 r  CPU/CPU_Data_Mem/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.669     9.831    seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    13.325 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.325    seg[2]
    K16                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_Display/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.932ns  (logic 4.116ns (59.367%)  route 2.817ns (40.633%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.709     5.311    CPU_Display/clk_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  CPU_Display/refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  CPU_Display/refresh_counter_reg[16]/Q
                         net (fo=13, routed)          1.141     6.908    CPU_Display/an_OBUF[0]
    SLICE_X3Y102         LUT1 (Prop_lut1_I0_O)        0.124     7.032 r  CPU_Display/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.676     8.708    an_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536    12.244 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.244    an[1]
    J18                                                               r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_Display/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.697ns  (logic 3.992ns (70.058%)  route 1.706ns (29.942%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.709     5.311    CPU_Display/clk_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  CPU_Display/refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  CPU_Display/refresh_counter_reg[16]/Q
                         net (fo=13, routed)          1.706     7.473    an_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.536    11.009 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.009    an[0]
    J17                                                               r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_Display/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.749ns  (logic 1.377ns (78.739%)  route 0.372ns (21.261%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.598     1.517    CPU_Display/clk_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  CPU_Display/refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  CPU_Display/refresh_counter_reg[16]/Q
                         net (fo=13, routed)          0.372     2.030    an_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.267 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.267    an[0]
    J17                                                               r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/CPU_Data_Mem/seg_data_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.959ns  (logic 1.420ns (72.500%)  route 0.539ns (27.500%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.599     1.518    CPU/CPU_Data_Mem/clk_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  CPU/CPU_Data_Mem/seg_data_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.128     1.646 r  CPU/CPU_Data_Mem/seg_data_reg_reg[5]/Q
                         net (fo=7, routed)           0.214     1.860    CPU/CPU_Data_Mem/seg_data[5]
    SLICE_X1Y101         LUT6 (Prop_lut6_I2_O)        0.098     1.958 r  CPU/CPU_Data_Mem/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.325     2.283    seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.477 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.477    seg[2]
    K16                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/CPU_Data_Mem/seg_data_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.156ns  (logic 1.477ns (68.508%)  route 0.679ns (31.492%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.599     1.518    CPU/CPU_Data_Mem/clk_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  CPU/CPU_Data_Mem/seg_data_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.128     1.646 r  CPU/CPU_Data_Mem/seg_data_reg_reg[5]/Q
                         net (fo=7, routed)           0.164     1.811    CPU/CPU_Data_Mem/seg_data[5]
    SLICE_X1Y102         LUT6 (Prop_lut6_I4_O)        0.098     1.909 r  CPU/CPU_Data_Mem/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.515     2.423    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     3.674 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.674    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_Display/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.181ns  (logic 1.424ns (65.283%)  route 0.757ns (34.717%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.598     1.517    CPU_Display/clk_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  CPU_Display/refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  CPU_Display/refresh_counter_reg[16]/Q
                         net (fo=13, routed)          0.262     1.920    CPU/CPU_Data_Mem/an_OBUF[0]
    SLICE_X1Y102         LUT6 (Prop_lut6_I4_O)        0.045     1.965 r  CPU/CPU_Data_Mem/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.496     2.461    seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.699 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.699    seg[6]
    L18                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_Display/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.192ns  (logic 1.422ns (64.884%)  route 0.770ns (35.116%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.598     1.517    CPU_Display/clk_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  CPU_Display/refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141     1.658 f  CPU_Display/refresh_counter_reg[16]/Q
                         net (fo=13, routed)          0.445     2.103    CPU_Display/an_OBUF[0]
    SLICE_X3Y102         LUT1 (Prop_lut1_I0_O)        0.045     2.148 r  CPU_Display/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.325     2.473    an_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.710 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.710    an[1]
    J18                                                               r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/CPU_Data_Mem/seg_data_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.355ns  (logic 1.460ns (62.011%)  route 0.895ns (37.989%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.599     1.518    CPU/CPU_Data_Mem/clk_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  CPU/CPU_Data_Mem/seg_data_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.128     1.646 f  CPU/CPU_Data_Mem/seg_data_reg_reg[5]/Q
                         net (fo=7, routed)           0.101     1.748    CPU/CPU_Data_Mem/seg_data[5]
    SLICE_X3Y101         LUT6 (Prop_lut6_I4_O)        0.098     1.846 r  CPU/CPU_Data_Mem/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.793     2.639    seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.873 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.873    seg[4]
    P15                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/CPU_Data_Mem/seg_data_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.662ns  (logic 1.487ns (55.881%)  route 1.174ns (44.119%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.599     1.518    CPU/CPU_Data_Mem/clk_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  CPU/CPU_Data_Mem/seg_data_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.128     1.646 r  CPU/CPU_Data_Mem/seg_data_reg_reg[5]/Q
                         net (fo=7, routed)           0.217     1.863    CPU/CPU_Data_Mem/seg_data[5]
    SLICE_X1Y101         LUT6 (Prop_lut6_I2_O)        0.098     1.961 r  CPU/CPU_Data_Mem/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.958     2.919    seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     4.180 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.180    seg[5]
    T11                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/CPU_Data_Mem/seg_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.675ns  (logic 1.442ns (53.907%)  route 1.233ns (46.093%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.599     1.518    CPU/CPU_Data_Mem/clk_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  CPU/CPU_Data_Mem/seg_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  CPU/CPU_Data_Mem/seg_data_reg_reg[1]/Q
                         net (fo=7, routed)           0.166     1.826    CPU/CPU_Data_Mem/seg_data[1]
    SLICE_X1Y101         LUT6 (Prop_lut6_I3_O)        0.045     1.871 r  CPU/CPU_Data_Mem/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.067     2.937    seg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     4.194 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.194    seg[1]
    R10                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/CPU_Data_Mem/seg_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.741ns  (logic 1.463ns (53.399%)  route 1.277ns (46.601%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.599     1.518    CPU/CPU_Data_Mem/clk_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  CPU/CPU_Data_Mem/seg_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  CPU/CPU_Data_Mem/seg_data_reg_reg[1]/Q
                         net (fo=7, routed)           0.218     1.878    CPU/CPU_Data_Mem/seg_data[1]
    SLICE_X1Y101         LUT6 (Prop_lut6_I0_O)        0.045     1.923 r  CPU/CPU_Data_Mem/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.059     2.982    seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.277     4.259 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.259    seg[0]
    T10                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            81 Endpoints
Min Delay            81 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            CPU/CPU_ID_EX/EX_reg_write_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.603ns  (logic 1.785ns (31.858%)  route 3.818ns (68.142%))
  Logic Levels:           3  (IBUF=1 LUT4=2)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_n_IBUF_inst/O
                         net (fo=12, routed)          2.496     4.003    CPU/CPU_EX_MEM/reset_n_IBUF
    SLICE_X6Y101         LUT4 (Prop_lut4_I0_O)        0.124     4.127 f  CPU/CPU_EX_MEM/ID_instruction[15]_i_1/O
                         net (fo=33, routed)          1.124     5.250    CPU/CPU_IF_ID/reset0
    SLICE_X5Y99          LUT4 (Prop_lut4_I2_O)        0.154     5.404 r  CPU/CPU_IF_ID/EX_reg_write_i_1/O
                         net (fo=1, routed)           0.199     5.603    CPU/CPU_ID_EX/EX_reg_write_reg_0
    SLICE_X4Y99          FDRE                                         r  CPU/CPU_ID_EX/EX_reg_write_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.604     5.027    CPU/CPU_ID_EX/clk_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  CPU/CPU_ID_EX/EX_reg_write_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            CPU/CPU_EX_MEM/MEM_zero_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.557ns  (logic 1.879ns (33.816%)  route 3.678ns (66.184%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=2)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_n_IBUF_inst/O
                         net (fo=12, routed)          2.508     4.015    CPU/CPU_EX_MEM/reset_n_IBUF
    SLICE_X4Y101         LUT3 (Prop_lut3_I2_O)        0.124     4.139 f  CPU/CPU_EX_MEM/MEM_reg_data_2[7]_i_1/O
                         net (fo=23, routed)          0.724     4.864    CPU/CPU_ID_EX/reset02_out
    SLICE_X4Y100         LUT5 (Prop_lut5_I2_O)        0.124     4.988 r  CPU/CPU_ID_EX/MEM_zero_flag_i_2/O
                         net (fo=1, routed)           0.445     5.433    CPU/CPU_ID_EX/MEM_zero_flag_i_2_n_0
    SLICE_X4Y99          LUT5 (Prop_lut5_I0_O)        0.124     5.557 r  CPU/CPU_ID_EX/MEM_zero_flag_i_1/O
                         net (fo=1, routed)           0.000     5.557    CPU/CPU_EX_MEM/MEM_zero_flag_reg_0
    SLICE_X4Y99          FDRE                                         r  CPU/CPU_EX_MEM/MEM_zero_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.604     5.027    CPU/CPU_EX_MEM/clk_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  CPU/CPU_EX_MEM/MEM_zero_flag_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            CPU/CPU_ID_EX/EX_branch_zero_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.127ns  (logic 1.631ns (31.811%)  route 3.496ns (68.189%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=12, routed)          2.496     4.003    CPU/CPU_EX_MEM/reset_n_IBUF
    SLICE_X6Y101         LUT4 (Prop_lut4_I0_O)        0.124     4.127 r  CPU/CPU_EX_MEM/ID_instruction[15]_i_1/O
                         net (fo=33, routed)          1.001     5.127    CPU/CPU_ID_EX/reset0
    SLICE_X7Y99          FDRE                                         r  CPU/CPU_ID_EX/EX_branch_zero_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.604     5.027    CPU/CPU_ID_EX/clk_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  CPU/CPU_ID_EX/EX_branch_zero_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            CPU/CPU_ID_EX/EX_halt_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.127ns  (logic 1.631ns (31.811%)  route 3.496ns (68.189%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=12, routed)          2.496     4.003    CPU/CPU_EX_MEM/reset_n_IBUF
    SLICE_X6Y101         LUT4 (Prop_lut4_I0_O)        0.124     4.127 r  CPU/CPU_EX_MEM/ID_instruction[15]_i_1/O
                         net (fo=33, routed)          1.001     5.127    CPU/CPU_ID_EX/reset0
    SLICE_X7Y99          FDRE                                         r  CPU/CPU_ID_EX/EX_halt_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.604     5.027    CPU/CPU_ID_EX/clk_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  CPU/CPU_ID_EX/EX_halt_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            CPU/CPU_MEM_WB/WB_alu_result_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.113ns  (logic 1.625ns (31.783%)  route 3.488ns (68.217%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=12, routed)          2.508     4.015    CPU/CPU_MEM_WB/reset_n_IBUF
    SLICE_X4Y101         LUT1 (Prop_lut1_I0_O)        0.118     4.133 r  CPU/CPU_MEM_WB/WB_alu_result[7]_i_1/O
                         net (fo=16, routed)          0.980     5.113    CPU/CPU_MEM_WB/reset
    SLICE_X3Y100         FDRE                                         r  CPU/CPU_MEM_WB/WB_alu_result_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.590     5.012    CPU/CPU_MEM_WB/clk_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  CPU/CPU_MEM_WB/WB_alu_result_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            CPU/CPU_MEM_WB/WB_alu_result_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.113ns  (logic 1.625ns (31.783%)  route 3.488ns (68.217%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=12, routed)          2.508     4.015    CPU/CPU_MEM_WB/reset_n_IBUF
    SLICE_X4Y101         LUT1 (Prop_lut1_I0_O)        0.118     4.133 r  CPU/CPU_MEM_WB/WB_alu_result[7]_i_1/O
                         net (fo=16, routed)          0.980     5.113    CPU/CPU_MEM_WB/reset
    SLICE_X3Y100         FDRE                                         r  CPU/CPU_MEM_WB/WB_alu_result_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.590     5.012    CPU/CPU_MEM_WB/clk_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  CPU/CPU_MEM_WB/WB_alu_result_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            CPU/CPU_MEM_WB/WB_alu_result_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.113ns  (logic 1.625ns (31.783%)  route 3.488ns (68.217%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=12, routed)          2.508     4.015    CPU/CPU_MEM_WB/reset_n_IBUF
    SLICE_X4Y101         LUT1 (Prop_lut1_I0_O)        0.118     4.133 r  CPU/CPU_MEM_WB/WB_alu_result[7]_i_1/O
                         net (fo=16, routed)          0.980     5.113    CPU/CPU_MEM_WB/reset
    SLICE_X3Y100         FDRE                                         r  CPU/CPU_MEM_WB/WB_alu_result_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.590     5.012    CPU/CPU_MEM_WB/clk_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  CPU/CPU_MEM_WB/WB_alu_result_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            CPU/CPU_MEM_WB/WB_alu_result_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.113ns  (logic 1.625ns (31.783%)  route 3.488ns (68.217%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=12, routed)          2.508     4.015    CPU/CPU_MEM_WB/reset_n_IBUF
    SLICE_X4Y101         LUT1 (Prop_lut1_I0_O)        0.118     4.133 r  CPU/CPU_MEM_WB/WB_alu_result[7]_i_1/O
                         net (fo=16, routed)          0.980     5.113    CPU/CPU_MEM_WB/reset
    SLICE_X3Y100         FDRE                                         r  CPU/CPU_MEM_WB/WB_alu_result_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.590     5.012    CPU/CPU_MEM_WB/clk_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  CPU/CPU_MEM_WB/WB_alu_result_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            CPU/CPU_ID_EX/EX_alu_op_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.077ns  (logic 1.631ns (32.124%)  route 3.446ns (67.876%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=12, routed)          2.496     4.003    CPU/CPU_EX_MEM/reset_n_IBUF
    SLICE_X6Y101         LUT4 (Prop_lut4_I0_O)        0.124     4.127 r  CPU/CPU_EX_MEM/ID_instruction[15]_i_1/O
                         net (fo=33, routed)          0.950     5.077    CPU/CPU_ID_EX/reset0
    SLICE_X5Y99          FDRE                                         r  CPU/CPU_ID_EX/EX_alu_op_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.604     5.027    CPU/CPU_ID_EX/clk_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  CPU/CPU_ID_EX/EX_alu_op_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            CPU/CPU_ID_EX/EX_alu_op_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.077ns  (logic 1.631ns (32.124%)  route 3.446ns (67.876%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=12, routed)          2.496     4.003    CPU/CPU_EX_MEM/reset_n_IBUF
    SLICE_X6Y101         LUT4 (Prop_lut4_I0_O)        0.124     4.127 r  CPU/CPU_EX_MEM/ID_instruction[15]_i_1/O
                         net (fo=33, routed)          0.950     5.077    CPU/CPU_ID_EX/reset0
    SLICE_X5Y99          FDRE                                         r  CPU/CPU_ID_EX/EX_alu_op_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.604     5.027    CPU/CPU_ID_EX/clk_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  CPU/CPU_ID_EX/EX_alu_op_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            CPU/CPU_EX_MEM/MEM_branch_target_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.443ns  (logic 0.318ns (22.007%)  route 1.125ns (77.993%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_n_IBUF_inst/O
                         net (fo=12, routed)          1.125     1.400    CPU/CPU_EX_MEM/reset_n_IBUF
    SLICE_X5Y101         LUT4 (Prop_lut4_I1_O)        0.043     1.443 r  CPU/CPU_EX_MEM/MEM_branch_target[1]_i_1/O
                         net (fo=1, routed)           0.000     1.443    CPU/CPU_EX_MEM/MEM_branch_target[1]_i_1_n_0
    SLICE_X5Y101         FDRE                                         r  CPU/CPU_EX_MEM/MEM_branch_target_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.868     2.034    CPU/CPU_EX_MEM/clk_IBUF_BUFG
    SLICE_X5Y101         FDRE                                         r  CPU/CPU_EX_MEM/MEM_branch_target_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            CPU/CPU_EX_MEM/MEM_branch_target_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.445ns  (logic 0.320ns (22.115%)  route 1.125ns (77.885%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_n_IBUF_inst/O
                         net (fo=12, routed)          1.125     1.400    CPU/CPU_EX_MEM/reset_n_IBUF
    SLICE_X5Y101         LUT4 (Prop_lut4_I1_O)        0.045     1.445 r  CPU/CPU_EX_MEM/MEM_branch_target[0]_i_1/O
                         net (fo=1, routed)           0.000     1.445    CPU/CPU_EX_MEM/MEM_branch_target[0]_i_1_n_0
    SLICE_X5Y101         FDRE                                         r  CPU/CPU_EX_MEM/MEM_branch_target_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.868     2.034    CPU/CPU_EX_MEM/clk_IBUF_BUFG
    SLICE_X5Y101         FDRE                                         r  CPU/CPU_EX_MEM/MEM_branch_target_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            CPU/CPU_MEM_WB/WB_rd_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.445ns  (logic 0.320ns (22.112%)  route 1.126ns (77.888%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_n_IBUF_inst/O
                         net (fo=12, routed)          1.126     1.400    CPU/CPU_EX_MEM/reset_n_IBUF
    SLICE_X4Y99          LUT2 (Prop_lut2_I0_O)        0.045     1.445 r  CPU/CPU_EX_MEM/WB_rd[0]_i_1/O
                         net (fo=1, routed)           0.000     1.445    CPU/CPU_MEM_WB/D[0]
    SLICE_X4Y99          FDRE                                         r  CPU/CPU_MEM_WB/WB_rd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.875     2.040    CPU/CPU_MEM_WB/clk_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  CPU/CPU_MEM_WB/WB_rd_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            CPU/CPU_MEM_WB/WB_rd_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.449ns  (logic 0.324ns (22.327%)  route 1.126ns (77.673%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_n_IBUF_inst/O
                         net (fo=12, routed)          1.126     1.400    CPU/CPU_EX_MEM/reset_n_IBUF
    SLICE_X4Y99          LUT2 (Prop_lut2_I0_O)        0.049     1.449 r  CPU/CPU_EX_MEM/WB_rd[1]_i_1/O
                         net (fo=1, routed)           0.000     1.449    CPU/CPU_MEM_WB/D[1]
    SLICE_X4Y99          FDRE                                         r  CPU/CPU_MEM_WB/WB_rd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.875     2.040    CPU/CPU_MEM_WB/clk_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  CPU/CPU_MEM_WB/WB_rd_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            CPU/CPU_ID_EX/EX_imm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.484ns  (logic 0.319ns (21.461%)  route 1.166ns (78.539%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_n_IBUF_inst/O
                         net (fo=12, routed)          1.166     1.440    CPU/CPU_EX_MEM/reset_n_IBUF
    SLICE_X5Y101         LUT5 (Prop_lut5_I4_O)        0.044     1.484 r  CPU/CPU_EX_MEM/EX_imm[2]_i_1/O
                         net (fo=1, routed)           0.000     1.484    CPU/CPU_ID_EX/D[1]
    SLICE_X5Y101         FDRE                                         r  CPU/CPU_ID_EX/EX_imm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.868     2.034    CPU/CPU_ID_EX/clk_IBUF_BUFG
    SLICE_X5Y101         FDRE                                         r  CPU/CPU_ID_EX/EX_imm_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            CPU/CPU_MEM_WB/WB_reg_write_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.506ns  (logic 0.318ns (21.088%)  route 1.188ns (78.912%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_n_IBUF_inst/O
                         net (fo=12, routed)          1.188     1.463    CPU/CPU_EX_MEM/reset_n_IBUF
    SLICE_X5Y101         LUT2 (Prop_lut2_I0_O)        0.043     1.506 r  CPU/CPU_EX_MEM/WB_reg_write_i_1/O
                         net (fo=1, routed)           0.000     1.506    CPU/CPU_MEM_WB/WB_reg_write_reg_0
    SLICE_X5Y101         FDRE                                         r  CPU/CPU_MEM_WB/WB_reg_write_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.868     2.034    CPU/CPU_MEM_WB/clk_IBUF_BUFG
    SLICE_X5Y101         FDRE                                         r  CPU/CPU_MEM_WB/WB_reg_write_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            CPU/CPU_ID_EX/EX_imm_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.507ns  (logic 0.320ns (21.206%)  route 1.187ns (78.794%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_n_IBUF_inst/O
                         net (fo=12, routed)          1.187     1.462    CPU/CPU_EX_MEM/reset_n_IBUF
    SLICE_X5Y101         LUT5 (Prop_lut5_I4_O)        0.045     1.507 r  CPU/CPU_EX_MEM/EX_imm[6]_i_1/O
                         net (fo=1, routed)           0.000     1.507    CPU/CPU_ID_EX/D[2]
    SLICE_X5Y101         FDRE                                         r  CPU/CPU_ID_EX/EX_imm_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.868     2.034    CPU/CPU_ID_EX/clk_IBUF_BUFG
    SLICE_X5Y101         FDRE                                         r  CPU/CPU_ID_EX/EX_imm_reg[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            CPU/CPU_EX_MEM/MEM_branch_target_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.508ns  (logic 0.320ns (21.192%)  route 1.188ns (78.808%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_n_IBUF_inst/O
                         net (fo=12, routed)          1.188     1.463    CPU/CPU_EX_MEM/reset_n_IBUF
    SLICE_X5Y101         LUT4 (Prop_lut4_I1_O)        0.045     1.508 r  CPU/CPU_EX_MEM/MEM_branch_target[6]_i_1/O
                         net (fo=1, routed)           0.000     1.508    CPU/CPU_EX_MEM/MEM_branch_target[6]_i_1_n_0
    SLICE_X5Y101         FDRE                                         r  CPU/CPU_EX_MEM/MEM_branch_target_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.868     2.034    CPU/CPU_EX_MEM/clk_IBUF_BUFG
    SLICE_X5Y101         FDRE                                         r  CPU/CPU_EX_MEM/MEM_branch_target_reg[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            CPU/CPU_ID_EX/EX_imm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.509ns  (logic 0.323ns (21.383%)  route 1.186ns (78.617%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_n_IBUF_inst/O
                         net (fo=12, routed)          1.025     1.299    CPU/CPU_EX_MEM/reset_n_IBUF
    SLICE_X6Y101         LUT5 (Prop_lut5_I4_O)        0.048     1.347 r  CPU/CPU_EX_MEM/EX_imm[1]_i_1/O
                         net (fo=1, routed)           0.161     1.509    CPU/CPU_ID_EX/D[0]
    SLICE_X5Y101         FDRE                                         r  CPU/CPU_ID_EX/EX_imm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.868     2.034    CPU/CPU_ID_EX/clk_IBUF_BUFG
    SLICE_X5Y101         FDRE                                         r  CPU/CPU_ID_EX/EX_imm_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            CPU/CPU_EX_MEM/MEM_alu_result_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.582ns  (logic 0.320ns (20.200%)  route 1.263ns (79.800%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=12, routed)          1.064     1.339    CPU/CPU_EX_MEM/reset_n_IBUF
    SLICE_X4Y101         LUT3 (Prop_lut3_I2_O)        0.045     1.384 r  CPU/CPU_EX_MEM/MEM_reg_data_2[7]_i_1/O
                         net (fo=23, routed)          0.198     1.582    CPU/CPU_EX_MEM/reset02_out
    SLICE_X4Y101         FDRE                                         r  CPU/CPU_EX_MEM/MEM_alu_result_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.868     2.034    CPU/CPU_EX_MEM/clk_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  CPU/CPU_EX_MEM/MEM_alu_result_reg[6]/C





