.. _fpgacore-clock:

Clock interconnect
##################

.. todo:: document


Clock source — spine bottom and top
===================================

.. todo:: document


Bitstream — bottom tiles
------------------------

.. todo:: document


``CLKB.FC``
+++++++++++

.. raw:: html
   :file: ../gen/tile-xcexf-CLKB.FC.html


Bitstream — top tiles
---------------------

.. todo:: document


``CLKT.FC``
+++++++++++

.. raw:: html
   :file: ../gen/tile-xcexf-CLKT.FC.html


The ``CLKC`` clock center tile
==============================

.. todo:: document


The ``GCLKVM`` secondary clock center tiles
===========================================

The ``GCLKVM`` tiles are located on the intersection of secondary vertical clock spines and the horizontal clock spine.

.. todo:: document


``GCLKVM.S3``
-------------

.. raw:: html
   :file: ../gen/tile-xcexf-GCLKVM.S3.html


The ``GCLKVC`` clock spine distribution tiles
=============================================

.. todo:: document


The ``GCLKH`` clock row distribution tiles
==========================================

.. todo:: document


``GCLKH``
---------

.. raw:: html
   :file: ../gen/tile-xcexf-GCLKH.html
