--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\software.engineer\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
D:/my files/course/projects/RS_encoder/VHDL/RS_encoder/iseconfig/filter.filter
-intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml RS_encoder.twx RS_encoder.ncd -o
RS_encoder.twr RS_encoder.pcf

Design file:              RS_encoder.ncd
Physical constraint file: RS_encoder.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
din<0>      |    0.247(R)|      FAST  |    0.701(R)|      SLOW  |clk_BUFGP         |   0.000|
din<1>      |    0.465(R)|      FAST  |    0.413(R)|      SLOW  |clk_BUFGP         |   0.000|
din<2>      |    0.227(R)|      FAST  |    0.721(R)|      SLOW  |clk_BUFGP         |   0.000|
din<3>      |    0.209(R)|      FAST  |    0.740(R)|      SLOW  |clk_BUFGP         |   0.000|
din<4>      |    0.283(R)|      FAST  |    0.627(R)|      SLOW  |clk_BUFGP         |   0.000|
din<5>      |    0.461(R)|      FAST  |    0.413(R)|      SLOW  |clk_BUFGP         |   0.000|
din<6>      |    0.336(R)|      FAST  |    0.536(R)|      SLOW  |clk_BUFGP         |   0.000|
din<7>      |    0.485(R)|      FAST  |    0.373(R)|      SLOW  |clk_BUFGP         |   0.000|
reset       |    2.784(R)|      SLOW  |    1.027(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
dout<0>     |         7.544(R)|      SLOW  |         4.047(R)|      FAST  |clk_BUFGP         |   0.000|
dout<1>     |         7.399(R)|      SLOW  |         3.938(R)|      FAST  |clk_BUFGP         |   0.000|
dout<2>     |         7.527(R)|      SLOW  |         4.027(R)|      FAST  |clk_BUFGP         |   0.000|
dout<3>     |         7.527(R)|      SLOW  |         4.027(R)|      FAST  |clk_BUFGP         |   0.000|
dout<4>     |         7.449(R)|      SLOW  |         3.968(R)|      FAST  |clk_BUFGP         |   0.000|
dout<5>     |         7.449(R)|      SLOW  |         3.968(R)|      FAST  |clk_BUFGP         |   0.000|
dout<6>     |         7.421(R)|      SLOW  |         3.975(R)|      FAST  |clk_BUFGP         |   0.000|
dout<7>     |         7.513(R)|      SLOW  |         4.017(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.833|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Feb 24 12:36:01 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 271 MB



