#Projects for EE118 - Digital Logic Circuit Design
 
##"Lab(Project) B - Design Entry Simulation using Vivado"
##"Lab(Project) C - Simulation and demonstration of full adder and majority circuit on FPGA"
##"Lab(Project) D - Implementation of 4-bit comparator and 7-segment decoder logic on FPGA and Verilog Modeling"
##"Lab(Project) E - Verilog Simulation and Modeling of Array Multiplier on Vivado with FPGA Implementation"
##"Lab(Project) F - Latches, Flip-flops, and Registers"
##"Lab(Project) G - Analyzing Hex Counter Design on Artix 7 100T FPGA board"
##"Lab(Project) H - Aggregation of 7-Segment Display Controller"
