// Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
// Date        : Sat Sep 30 03:15:54 2017
// Host        : Berna running 64-bit major release  (build 9200)
// Command     : write_verilog -mode pin_planning -force -port_diff_buffers
//               C:/xup/fpga_flow/2016_2_zynq_labs/lab5/uart_top.v
// Design      : ios
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7z010clg400-1
// --------------------------------------------------------------------------------
module ios(led_pins, clk_pin, btn_pin, rst_pin);
  output [7:0] led_pins;
  input clk_pin;
  input btn_pin;
  input rst_pin;

  // internal wires associated with differential buffers


  // differential buffers


endmodule
