Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8392496b15484e4fba9d0a698d62a047 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot xgriscv_tb_behav xil_defaultlib.xgriscv_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'RFWr' [E:/One Drive/OneDrive - whu.edu.cn/Learning/computerOrg/lab_related/Computer-Organization/coursecodes/holidays/pl/SCPU.v:178]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'imm_in' [E:/One Drive/OneDrive - whu.edu.cn/Learning/computerOrg/lab_related/Computer-Organization/coursecodes/holidays/pl/SCPU.v:200]
WARNING: [VRFC 10-3091] actual bit length 65 differs from formal bit length 64 for port 'imm_out' [E:/One Drive/OneDrive - whu.edu.cn/Learning/computerOrg/lab_related/Computer-Organization/coursecodes/holidays/pl/SCPU.v:204]
WARNING: [VRFC 10-3091] actual bit length 65 differs from formal bit length 32 for port 'imm_in' [E:/One Drive/OneDrive - whu.edu.cn/Learning/computerOrg/lab_related/Computer-Organization/coursecodes/holidays/pl/SCPU.v:267]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'rd_out' [E:/One Drive/OneDrive - whu.edu.cn/Learning/computerOrg/lab_related/Computer-Organization/coursecodes/holidays/pl/SCPU.v:321]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'RegWrite_out' [E:/One Drive/OneDrive - whu.edu.cn/Learning/computerOrg/lab_related/Computer-Organization/coursecodes/holidays/pl/SCPU.v:325]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/One Drive/OneDrive - whu.edu.cn/Learning/computerOrg/lab_related/Computer-Organization/coursecodes/holidays/pl/sccomp.v" Line 1. Module xgriscv_sc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/One Drive/OneDrive - whu.edu.cn/Learning/computerOrg/lab_related/Computer-Organization/coursecodes/holidays/pl/SCPU.v" Line 2. Module SCPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/One Drive/OneDrive - whu.edu.cn/Learning/computerOrg/lab_related/Computer-Organization/coursecodes/holidays/pl/IF_ID.v" Line 1. Module IF_ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/One Drive/OneDrive - whu.edu.cn/Learning/computerOrg/lab_related/Computer-Organization/coursecodes/holidays/pl/Stall.v" Line 1. Module Stall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/One Drive/OneDrive - whu.edu.cn/Learning/computerOrg/lab_related/Computer-Organization/coursecodes/holidays/pl/ctrl.v" Line 4. Module ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/One Drive/OneDrive - whu.edu.cn/Learning/computerOrg/lab_related/Computer-Organization/coursecodes/holidays/pl/EXT.v" Line 2. Module EXT doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/One Drive/OneDrive - whu.edu.cn/Learning/computerOrg/lab_related/Computer-Organization/coursecodes/holidays/pl/RF.v" Line 2. Module RF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/One Drive/OneDrive - whu.edu.cn/Learning/computerOrg/lab_related/Computer-Organization/coursecodes/holidays/pl/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/One Drive/OneDrive - whu.edu.cn/Learning/computerOrg/lab_related/Computer-Organization/coursecodes/holidays/pl/ID_EX.v" Line 1. Module ID_EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/One Drive/OneDrive - whu.edu.cn/Learning/computerOrg/lab_related/Computer-Organization/coursecodes/holidays/pl/alu.v" Line 3. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/One Drive/OneDrive - whu.edu.cn/Learning/computerOrg/lab_related/Computer-Organization/coursecodes/holidays/pl/EX_MEM.v" Line 1. Module EX_MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/One Drive/OneDrive - whu.edu.cn/Learning/computerOrg/lab_related/Computer-Organization/coursecodes/holidays/pl/NPC.v" Line 3. Module NPC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/One Drive/OneDrive - whu.edu.cn/Learning/computerOrg/lab_related/Computer-Organization/coursecodes/holidays/pl/MEM_WB.v" Line 1. Module MEM_WB doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/One Drive/OneDrive - whu.edu.cn/Learning/computerOrg/lab_related/Computer-Organization/coursecodes/holidays/pl/im.v" Line 3. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/One Drive/OneDrive - whu.edu.cn/Learning/computerOrg/lab_related/Computer-Organization/coursecodes/holidays/pl/dm.v" Line 3. Module dm doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Stall
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.EXT
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.NPC
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.SCPU
Compiling module xil_defaultlib.im
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.xgriscv_sc
Compiling module xil_defaultlib.xgriscv_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot xgriscv_tb_behav
