
*** Running vivado
    with args -log NanoProcessor.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source NanoProcessor.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source NanoProcessor.tcl -notrace
Command: synth_design -top NanoProcessor -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25240 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 382.449 ; gain = 97.266
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'NanoProcessor' [D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/new/NanoProcessor.vhd:45]
INFO: [Synth 8-3491] module 'addsub' declared at 'D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/Lab9/Upeksha_200672M/Adder_subtractor_Lab9-20220710T144112Z-001/Adder_subtractor_Lab9/addsub.vhd:34' bound to instance 'AddSubUnit' of component 'addsub' [D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/new/NanoProcessor.vhd:167]
INFO: [Synth 8-638] synthesizing module 'addsub' [D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/Lab9/Upeksha_200672M/Adder_subtractor_Lab9-20220710T144112Z-001/Adder_subtractor_Lab9/addsub.vhd:43]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/Lab9/Upeksha_200672M/Adder_subtractor_Lab9-20220710T144112Z-001/Adder_subtractor_Lab9/Full_Adder.vhd:34' bound to instance 'FA0' of component 'Full_Adder' [D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/Lab9/Upeksha_200672M/Adder_subtractor_Lab9-20220710T144112Z-001/Adder_subtractor_Lab9/addsub.vhd:53]
INFO: [Synth 8-638] synthesizing module 'Full_Adder' [D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/Lab9/Upeksha_200672M/Adder_subtractor_Lab9-20220710T144112Z-001/Adder_subtractor_Lab9/Full_Adder.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Full_Adder' (1#1) [D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/Lab9/Upeksha_200672M/Adder_subtractor_Lab9-20220710T144112Z-001/Adder_subtractor_Lab9/Full_Adder.vhd:39]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/Lab9/Upeksha_200672M/Adder_subtractor_Lab9-20220710T144112Z-001/Adder_subtractor_Lab9/Full_Adder.vhd:34' bound to instance 'FA1' of component 'Full_Adder' [D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/Lab9/Upeksha_200672M/Adder_subtractor_Lab9-20220710T144112Z-001/Adder_subtractor_Lab9/addsub.vhd:62]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/Lab9/Upeksha_200672M/Adder_subtractor_Lab9-20220710T144112Z-001/Adder_subtractor_Lab9/Full_Adder.vhd:34' bound to instance 'FA2' of component 'Full_Adder' [D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/Lab9/Upeksha_200672M/Adder_subtractor_Lab9-20220710T144112Z-001/Adder_subtractor_Lab9/addsub.vhd:70]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/Lab9/Upeksha_200672M/Adder_subtractor_Lab9-20220710T144112Z-001/Adder_subtractor_Lab9/Full_Adder.vhd:34' bound to instance 'FA3' of component 'Full_Adder' [D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/Lab9/Upeksha_200672M/Adder_subtractor_Lab9-20220710T144112Z-001/Adder_subtractor_Lab9/addsub.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'addsub' (2#1) [D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/Lab9/Upeksha_200672M/Adder_subtractor_Lab9-20220710T144112Z-001/Adder_subtractor_Lab9/addsub.vhd:43]
INFO: [Synth 8-3491] module 'RegisterBank' declared at 'D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/new/RegisterBank.vhd:34' bound to instance 'RegisterBank0' of component 'RegisterBank' [D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/new/NanoProcessor.vhd:180]
INFO: [Synth 8-638] synthesizing module 'RegisterBank' [D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/new/RegisterBank.vhd:49]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:34' bound to instance 'Decoder_3_to_8_RegBank' of component 'Decoder_3_to_8' [D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/new/RegisterBank.vhd:70]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/Lab9/Sandaru_200729V/DigiLab09-20220710T072741Z-001/DigiLab09/8-way 4-bit multiplexer with 3-to-8 decoder/Decoders/Decoder_2_to_4.vhd:34' bound to instance 'D1' of component 'Decoder_2_to_4' [D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:57]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/Lab9/Sandaru_200729V/DigiLab09-20220710T072741Z-001/DigiLab09/8-way 4-bit multiplexer with 3-to-8 decoder/Decoders/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (3#1) [D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/Lab9/Sandaru_200729V/DigiLab09-20220710T072741Z-001/DigiLab09/8-way 4-bit multiplexer with 3-to-8 decoder/Decoders/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/Lab9/Sandaru_200729V/DigiLab09-20220710T072741Z-001/DigiLab09/8-way 4-bit multiplexer with 3-to-8 decoder/Decoders/Decoder_2_to_4.vhd:34' bound to instance 'D2' of component 'Decoder_2_to_4' [D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (4#1) [D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'RegR0' of component 'Reg' [D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/new/RegisterBank.vhd:83]
INFO: [Synth 8-638] synthesizing module 'Reg' [D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/new/Reg.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Reg' (5#1) [D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/new/Reg.vhd:42]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'RegR1' of component 'Reg' [D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/new/RegisterBank.vhd:92]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'RegR2' of component 'Reg' [D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/new/RegisterBank.vhd:101]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'RegR3' of component 'Reg' [D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/new/RegisterBank.vhd:110]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'RegR4' of component 'Reg' [D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/new/RegisterBank.vhd:119]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'RegR5' of component 'Reg' [D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/new/RegisterBank.vhd:128]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'RegR6' of component 'Reg' [D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/new/RegisterBank.vhd:137]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'RegR7' of component 'Reg' [D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/new/RegisterBank.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'RegisterBank' (6#1) [D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/new/RegisterBank.vhd:49]
INFO: [Synth 8-3491] module 'Mux_8_way_4_bit_with_3_to_8_decoder' declared at 'D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/8-WAY4~2/MUX_8_~1.VHD:34' bound to instance 'Mux0' of component 'Mux_8_way_4_bit_with_3_to_8_decoder' [D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/new/NanoProcessor.vhd:197]
INFO: [Synth 8-638] synthesizing module 'Mux_8_way_4_bit_with_3_to_8_decoder' [D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/8-WAY4~2/MUX_8_~1.VHD:48]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:34' bound to instance 'Decoder_3_to_8_0' of component 'Decoder_3_to_8' [D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/8-WAY4~2/MUX_8_~1.VHD:57]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_way_4_bit_with_3_to_8_decoder' (7#1) [D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/8-WAY4~2/MUX_8_~1.VHD:48]
INFO: [Synth 8-3491] module 'Mux_8_way_4_bit_with_3_to_8_decoder' declared at 'D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/8-WAY4~2/MUX_8_~1.VHD:34' bound to instance 'Mux1' of component 'Mux_8_way_4_bit_with_3_to_8_decoder' [D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/new/NanoProcessor.vhd:213]
INFO: [Synth 8-3491] module 'Mux_2_way_3_bit' declared at 'D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/Lab9/Sandaru_200729V/DigiLab09-20220710T072741Z-001/DigiLab09/2-way 3-bit multiplexer/Mux_2_way_3_bit.vhd:34' bound to instance 'Twoway3bitMul' of component 'Mux_2_way_3_bit' [D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/new/NanoProcessor.vhd:229]
INFO: [Synth 8-638] synthesizing module 'Mux_2_way_3_bit' [D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/Lab9/Sandaru_200729V/DigiLab09-20220710T072741Z-001/DigiLab09/2-way 3-bit multiplexer/Mux_2_way_3_bit.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_way_3_bit' (8#1) [D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/Lab9/Sandaru_200729V/DigiLab09-20220710T072741Z-001/DigiLab09/2-way 3-bit multiplexer/Mux_2_way_3_bit.vhd:42]
INFO: [Synth 8-3491] module 'Mux_2_way_4_bit' declared at 'D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/Lab9/Sandaru_200729V/DigiLab09-20220710T072741Z-001/DigiLab09/2-way 4-bit multiplexer/Mux_2_way_4_bit.vhd:34' bound to instance 'Twoway4bitMul' of component 'Mux_2_way_4_bit' [D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/new/NanoProcessor.vhd:240]
INFO: [Synth 8-638] synthesizing module 'Mux_2_way_4_bit' [D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/Lab9/Sandaru_200729V/DigiLab09-20220710T072741Z-001/DigiLab09/2-way 4-bit multiplexer/Mux_2_way_4_bit.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_way_4_bit' (9#1) [D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/Lab9/Sandaru_200729V/DigiLab09-20220710T072741Z-001/DigiLab09/2-way 4-bit multiplexer/Mux_2_way_4_bit.vhd:42]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/Lab9/Basaadhi_Adheesha/Program_counter/Program_counter.srcs/sources_1/new/Slow_Clk.vhd:34' bound to instance 'SlowClock1' of component 'Slow_Clk' [D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/new/NanoProcessor.vhd:250]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/Lab9/Basaadhi_Adheesha/Program_counter/Program_counter.srcs/sources_1/new/Slow_Clk.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (10#1) [D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/Lab9/Basaadhi_Adheesha/Program_counter/Program_counter.srcs/sources_1/new/Slow_Clk.vhd:39]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at 'D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/new/LUT_16_7.vhd:35' bound to instance 'LUT_16_7_0' of component 'LUT_16_7' [D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/new/NanoProcessor.vhd:256]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/new/LUT_16_7.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (11#1) [D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/new/LUT_16_7.vhd:40]
INFO: [Synth 8-3491] module 'BIT_3_ADDER' declared at 'D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/Lab9/Basaadhi_Adheesha/Adder_bit_3/Adder_bit_3.srcs/sources_1/new/BIT_3_ADDER.vhd:34' bound to instance 'ThreeBitAdder' of component 'BIT_3_ADDER' [D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/new/NanoProcessor.vhd:262]
INFO: [Synth 8-638] synthesizing module 'BIT_3_ADDER' [D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/Lab9/Basaadhi_Adheesha/Adder_bit_3/Adder_bit_3.srcs/sources_1/new/BIT_3_ADDER.vhd:41]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/Lab9/Basaadhi_Adheesha/Adder_bit_3/Adder_bit_3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/Lab9/Basaadhi_Adheesha/Adder_bit_3/Adder_bit_3.srcs/sources_1/new/BIT_3_ADDER.vhd:53]
INFO: [Synth 8-638] synthesizing module 'FA' [D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/Lab9/Basaadhi_Adheesha/Adder_bit_3/Adder_bit_3.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/Lab9/Basaadhi_Adheesha/Adder_bit_3/Adder_bit_3.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/Lab9/Basaadhi_Adheesha/Adder_bit_3/Adder_bit_3.srcs/sources_1/new/FA.vhd:52]
INFO: [Synth 8-638] synthesizing module 'HA' [D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/Lab9/Basaadhi_Adheesha/Adder_bit_3/Adder_bit_3.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (12#1) [D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/Lab9/Basaadhi_Adheesha/Adder_bit_3/Adder_bit_3.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/Lab9/Basaadhi_Adheesha/Adder_bit_3/Adder_bit_3.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/Lab9/Basaadhi_Adheesha/Adder_bit_3/Adder_bit_3.srcs/sources_1/new/FA.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'FA' (13#1) [D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/Lab9/Basaadhi_Adheesha/Adder_bit_3/Adder_bit_3.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/Lab9/Basaadhi_Adheesha/Adder_bit_3/Adder_bit_3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/Lab9/Basaadhi_Adheesha/Adder_bit_3/Adder_bit_3.srcs/sources_1/new/BIT_3_ADDER.vhd:61]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/Lab9/Basaadhi_Adheesha/Adder_bit_3/Adder_bit_3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/Lab9/Basaadhi_Adheesha/Adder_bit_3/Adder_bit_3.srcs/sources_1/new/BIT_3_ADDER.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'BIT_3_ADDER' (14#1) [D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/Lab9/Basaadhi_Adheesha/Adder_bit_3/Adder_bit_3.srcs/sources_1/new/BIT_3_ADDER.vhd:41]
INFO: [Synth 8-3491] module 'ProgramCounter' declared at 'D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/new/ProgramCounter.vhd:34' bound to instance 'ProgramCounter0' of component 'ProgramCounter' [D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/new/NanoProcessor.vhd:271]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/new/ProgramCounter.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (15#1) [D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/new/ProgramCounter.vhd:42]
INFO: [Synth 8-3491] module 'ProgramROM' declared at 'D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/Lab9/Anoshan_200040B/ProgramROM.vhd:34' bound to instance 'ProgramROM0' of component 'ProgramROM' [D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/new/NanoProcessor.vhd:280]
INFO: [Synth 8-638] synthesizing module 'ProgramROM' [D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/Lab9/Anoshan_200040B/ProgramROM.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ProgramROM' (16#1) [D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/imports/Lab9/Anoshan_200040B/ProgramROM.vhd:39]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at 'D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/new/Instruction_Decoder.vhd:34' bound to instance 'Instruction_Decoder0' of component 'Instruction_Decoder' [D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/new/NanoProcessor.vhd:286]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/new/Instruction_Decoder.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (17#1) [D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/new/Instruction_Decoder.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'NanoProcessor' (18#1) [D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/sources_1/new/NanoProcessor.vhd:45]
WARNING: [Synth 8-3917] design NanoProcessor has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design NanoProcessor has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design NanoProcessor has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design NanoProcessor has port Anode[0] driven by constant 0
WARNING: [Synth 8-3331] design BIT_3_ADDER has unconnected port C_IN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 437.910 ; gain = 152.727
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 437.910 ; gain = 152.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 437.910 ; gain = 152.727
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/constrs_1/imports/Computer organizaton and data structure/Basys3Labs.xdc]
Finished Parsing XDC File [D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/constrs_1/imports/Computer organizaton and data structure/Basys3Labs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.srcs/constrs_1/imports/Computer organizaton and data structure/Basys3Labs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/NanoProcessor_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/NanoProcessor_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 771.383 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 771.383 ; gain = 486.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 771.383 ; gain = 486.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 771.383 ; gain = 486.199
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "sevenSegment_ROM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Program_ROM" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 771.383 ; gain = 486.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   9 Input     12 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Full_Adder 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module addsub 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
Module Reg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Slow_Clk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module LUT_16_7 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      7 Bit        Muxes := 1     
Module HA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module ProgramCounter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module ProgramROM 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     12 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "SlowClock1/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SlowClock1/clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design NanoProcessor has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design NanoProcessor has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design NanoProcessor has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design NanoProcessor has port Anode[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'RegisterBank0/RegR0/Q_reg[3]' (FDE) to 'RegisterBank0/RegR0/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'RegisterBank0/RegR0/Q_reg[2]' (FDE) to 'RegisterBank0/RegR0/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'RegisterBank0/RegR0/Q_reg[0]' (FDE) to 'RegisterBank0/RegR0/Q_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RegisterBank0/RegR0/Q_reg[1] )
WARNING: [Synth 8-3332] Sequential element (RegisterBank0/RegR0/Q_reg[1]) is unused and will be removed from module NanoProcessor.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 771.383 ; gain = 486.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 771.383 ; gain = 486.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 784.426 ; gain = 499.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (RegisterBank0/RegR4/Q_reg[3]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegisterBank0/RegR4/Q_reg[2]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegisterBank0/RegR4/Q_reg[1]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegisterBank0/RegR4/Q_reg[0]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegisterBank0/RegR5/Q_reg[3]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegisterBank0/RegR5/Q_reg[2]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegisterBank0/RegR5/Q_reg[1]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegisterBank0/RegR5/Q_reg[0]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegisterBank0/RegR6/Q_reg[3]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegisterBank0/RegR6/Q_reg[2]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegisterBank0/RegR6/Q_reg[1]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegisterBank0/RegR6/Q_reg[0]) is unused and will be removed from module NanoProcessor.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 786.211 ; gain = 501.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 786.211 ; gain = 501.027
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 786.211 ; gain = 501.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 786.211 ; gain = 501.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 786.211 ; gain = 501.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 786.211 ; gain = 501.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 786.211 ; gain = 501.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT3   |    11|
|4     |LUT4   |    20|
|5     |LUT5   |    11|
|6     |LUT6   |    12|
|7     |FDRE   |    53|
|8     |IBUF   |     2|
|9     |OBUF   |    18|
+------+-------+------+

Report Instance Areas: 
+------+------------------+---------------+------+
|      |Instance          |Module         |Cells |
+------+------------------+---------------+------+
|1     |top               |               |   136|
|2     |  ProgramCounter0 |ProgramCounter |    33|
|3     |  RegisterBank0   |RegisterBank   |    28|
|4     |    RegR1         |Reg            |     4|
|5     |    RegR2         |Reg_0          |     4|
|6     |    RegR3         |Reg_1          |     9|
|7     |    RegR7         |Reg_2          |    11|
|8     |  SlowClock1      |Slow_Clk       |    54|
+------+------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 786.211 ; gain = 501.027
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 786.211 ; gain = 167.555
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 786.211 ; gain = 501.027
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
91 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 786.211 ; gain = 512.801
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v12/Lab_9_v11.runs/synth_1/NanoProcessor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file NanoProcessor_utilization_synth.rpt -pb NanoProcessor_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 786.211 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Aug 13 23:18:10 2022...
