// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "06/05/2025 22:40:39"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module datapath_debug (
	clk,
	rst_n,
	aluResult,
	rd1,
	rd2,
	alu_op,
	opcode,
	funct3,
	funct7,
	instr,
	pc,
	branch,
	imAddr);
input 	clk;
input 	rst_n;
output 	[31:0] aluResult;
output 	[31:0] rd1;
output 	[31:0] rd2;
output 	[1:0] alu_op;
output 	[6:0] opcode;
output 	[2:0] funct3;
output 	[6:0] funct7;
output 	[31:0] instr;
output 	[31:0] pc;
output 	branch;
output 	[5:0] imAddr;

// Design Ports Information
// aluResult[0]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluResult[1]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluResult[2]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluResult[3]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluResult[4]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluResult[5]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluResult[6]	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluResult[7]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluResult[8]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluResult[9]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluResult[10]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluResult[11]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluResult[12]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluResult[13]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluResult[14]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluResult[15]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluResult[16]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluResult[17]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluResult[18]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluResult[19]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluResult[20]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluResult[21]	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluResult[22]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluResult[23]	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluResult[24]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluResult[25]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluResult[26]	=>  Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluResult[27]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluResult[28]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluResult[29]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluResult[30]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluResult[31]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[0]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[1]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[2]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[3]	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[4]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[5]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[6]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[7]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[8]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[9]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[10]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[11]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[12]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[13]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[14]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[15]	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[16]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[17]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[18]	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[19]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[20]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[21]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[22]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[23]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[24]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[25]	=>  Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[26]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[27]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[28]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[29]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[30]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[31]	=>  Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[0]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[1]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[2]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[3]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[4]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[5]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[6]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[7]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[8]	=>  Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[9]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[10]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[11]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[12]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[13]	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[14]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[15]	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[16]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[17]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[18]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[19]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[20]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[21]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[22]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[23]	=>  Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[24]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[25]	=>  Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[26]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[27]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[28]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[29]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[30]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[31]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// alu_op[0]	=>  Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// alu_op[1]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// opcode[0]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// opcode[1]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// opcode[2]	=>  Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// opcode[3]	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// opcode[4]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// opcode[5]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// opcode[6]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// funct3[0]	=>  Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// funct3[1]	=>  Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// funct3[2]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// funct7[0]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// funct7[1]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// funct7[2]	=>  Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// funct7[3]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// funct7[4]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// funct7[5]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// funct7[6]	=>  Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instr[0]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instr[1]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instr[2]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instr[3]	=>  Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instr[4]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instr[5]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instr[6]	=>  Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instr[7]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instr[8]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instr[9]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instr[10]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instr[11]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instr[12]	=>  Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instr[13]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instr[14]	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instr[15]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instr[16]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instr[17]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instr[18]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instr[19]	=>  Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instr[20]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instr[21]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instr[22]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instr[23]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instr[24]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instr[25]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instr[26]	=>  Location: PIN_F25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instr[27]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instr[28]	=>  Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instr[29]	=>  Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instr[30]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instr[31]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[0]	=>  Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[1]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[2]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[3]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[4]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[5]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[6]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[7]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[8]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[9]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[10]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[11]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[12]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[13]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[14]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[15]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[16]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[17]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[18]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[19]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[20]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[21]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[22]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[23]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[24]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[25]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[26]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[27]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[28]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[29]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[30]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[31]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// branch	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// imAddr[0]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// imAddr[1]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// imAddr[2]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// imAddr[3]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// imAddr[4]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// imAddr[5]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// clk	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rst_n	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \rf|rf~192_regout ;
wire \rf|rf~225_regout ;
wire \rf|rf~227_regout ;
wire \rf|rf~196_regout ;
wire \rf|rf~229_regout ;
wire \rf|rf~135_regout ;
wire \rf|rf~231_regout ;
wire \rf|rf~168_regout ;
wire \rf|rf~200_regout ;
wire \rf|rf~137_regout ;
wire \rf|rf~233_regout ;
wire \rf|rf~139_regout ;
wire \rf|rf~1046_combout ;
wire \rf|rf~141_regout ;
wire \rf|rf~237_regout ;
wire \rf|rf~207_regout ;
wire \rf|rf~176_regout ;
wire \rf|rf~144_regout ;
wire \rf|rf~145_regout ;
wire \rf|rf~242_regout ;
wire \rf|rf~245_regout ;
wire \rf|rf~214_regout ;
wire \rf|rf~183_regout ;
wire \rf|rf~215_regout ;
wire \rf|rf~216_regout ;
wire \rf|rf~248_regout ;
wire \rf|rf~217_regout ;
wire \rf|rf~218_regout ;
wire \rf|rf~251_regout ;
wire \rf|rf~220_regout ;
wire \rf|rf~252_regout ;
wire \rf|rf~222_regout ;
wire \rf|rf~159_regout ;
wire \rf|rf~192feeder_combout ;
wire \rf|rf~225feeder_combout ;
wire \rf|rf~200feeder_combout ;
wire \rf|rf~233feeder_combout ;
wire \rf|rf~237feeder_combout ;
wire \rf|rf~159feeder_combout ;
wire \r_pc|q[2]~30_combout ;
wire \rst_n~combout ;
wire \rst_n~clkctrl_outclk ;
wire \r_pc|q[2]~31 ;
wire \r_pc|q[3]~33 ;
wire \r_pc|q[4]~34_combout ;
wire \r_pc|q[4]~35 ;
wire \r_pc|q[5]~36_combout ;
wire \r_pc|q[5]~37 ;
wire \r_pc|q[6]~39 ;
wire \r_pc|q[7]~40_combout ;
wire \r_pc|q[6]~38_combout ;
wire \instr_rom|rom~2_combout ;
wire \instr_rom|rom~3_combout ;
wire \r_pc|q[3]~32_combout ;
wire \instr_rom|rom~7_combout ;
wire \instr_rom|rom~9_combout ;
wire \instr_rom|rom~5_combout ;
wire \instr_rom|rom~6_combout ;
wire \rf|rf~1088_combout ;
wire \rf|rf~160_regout ;
wire \rf|rd1[0]~0_combout ;
wire \control|WideOr1~0_combout ;
wire \instr_rom|rom~4_combout ;
wire \rf|rf~1091_combout ;
wire \rf|rf~224_regout ;
wire \rf|rf~1090_combout ;
wire \rf|rf~128_regout ;
wire \rf|rf~1024_combout ;
wire \rf|rf~1025_combout ;
wire \srcB[0]~0_combout ;
wire \alu0|Add0~0_combout ;
wire \rf|rf~161_regout ;
wire \rf|rd1[1]~1_combout ;
wire \rf|rf~1089_combout ;
wire \rf|rf~193_regout ;
wire \rf|rf~129_regout ;
wire \rf|rf~1026_combout ;
wire \rf|rf~1027_combout ;
wire \srcB[1]~1_combout ;
wire \alu0|Add0~1 ;
wire \alu0|Add0~2_combout ;
wire \srcB[2]~2_combout ;
wire \rf|rf~162_regout ;
wire \rf|rf~226_regout ;
wire \rf|rf~130_regout ;
wire \rf|rf~194_regout ;
wire \rf|rf~1028_combout ;
wire \rf|rf~1029_combout ;
wire \srcB[2]~3_combout ;
wire \rf|rd1[2]~2_combout ;
wire \alu0|Add0~3 ;
wire \alu0|Add0~4_combout ;
wire \rf|rd1[3]~3_combout ;
wire \rf|rf~195_regout ;
wire \rf|rf~163_regout ;
wire \rf|rf~131_regout ;
wire \rf|rf~1030_combout ;
wire \rf|rf~1031_combout ;
wire \srcB[3]~4_combout ;
wire \alu0|Add0~5 ;
wire \alu0|Add0~6_combout ;
wire \rf|rf~164_regout ;
wire \rf|rd1[4]~4_combout ;
wire \rf|rf~228_regout ;
wire \rf|rf~132_regout ;
wire \rf|rf~1032_combout ;
wire \rf|rf~1033_combout ;
wire \srcB[4]~5_combout ;
wire \alu0|Add0~7 ;
wire \alu0|Add0~8_combout ;
wire \rf|rf~165_regout ;
wire \rf|rd1[5]~5_combout ;
wire \rf|rf~197_regout ;
wire \rf|rf~133_regout ;
wire \rf|rf~1034_combout ;
wire \rf|rf~1035_combout ;
wire \srcB[5]~6_combout ;
wire \alu0|Add0~9 ;
wire \alu0|Add0~10_combout ;
wire \rf|rf~166_regout ;
wire \rf|rd1[6]~6_combout ;
wire \rf|rf~230_regout ;
wire \rf|rf~134_regout ;
wire \rf|rf~198_regout ;
wire \rf|rf~1036_combout ;
wire \rf|rf~1037_combout ;
wire \srcB[6]~7_combout ;
wire \alu0|Add0~11 ;
wire \alu0|Add0~12_combout ;
wire \rf|rf~167_regout ;
wire \rf|rd1[7]~7_combout ;
wire \rf|rf~199_regout ;
wire \rf|rf~1038_combout ;
wire \rf|rf~1039_combout ;
wire \srcB[7]~8_combout ;
wire \alu0|Add0~13 ;
wire \alu0|Add0~14_combout ;
wire \rf|rd1[8]~8_combout ;
wire \rf|rf~232_regout ;
wire \rf|rf~136_regout ;
wire \rf|rf~1040_combout ;
wire \rf|rf~1041_combout ;
wire \srcB[8]~9_combout ;
wire \alu0|Add0~15 ;
wire \alu0|Add0~16_combout ;
wire \rf|rf~201_regout ;
wire \rf|rf~169_regout ;
wire \rf|rf~1042_combout ;
wire \rf|rf~1043_combout ;
wire \srcB[9]~10_combout ;
wire \rf|rd1[9]~9_combout ;
wire \alu0|Add0~17 ;
wire \alu0|Add0~18_combout ;
wire \rf|rf~170_regout ;
wire \rf|rd1[10]~10_combout ;
wire \rf|rf~234_regout ;
wire \rf|rf~202_regout ;
wire \rf|rf~138_regout ;
wire \rf|rf~1044_combout ;
wire \rf|rf~1045_combout ;
wire \srcB[10]~11_combout ;
wire \alu0|Add0~19 ;
wire \alu0|Add0~20_combout ;
wire \rf|rf~203_regout ;
wire \rf|rf~235_regout ;
wire \rf|rf~1047_combout ;
wire \srcB[11]~12_combout ;
wire \rf|rf~171_regout ;
wire \rf|rd1[11]~11_combout ;
wire \alu0|Add0~21 ;
wire \alu0|Add0~22_combout ;
wire \rf|rf~172_regout ;
wire \rf|rd1[12]~12_combout ;
wire \rf|rf~236_regout ;
wire \rf|rf~204_regout ;
wire \rf|rf~140_regout ;
wire \rf|rf~1048_combout ;
wire \rf|rf~1049_combout ;
wire \srcB[12]~13_combout ;
wire \alu0|Add0~23 ;
wire \alu0|Add0~24_combout ;
wire \rf|rf~173_regout ;
wire \rf|rd1[13]~13_combout ;
wire \rf|rf~205_regout ;
wire \rf|rf~1050_combout ;
wire \rf|rf~1051_combout ;
wire \srcB[13]~14_combout ;
wire \alu0|Add0~25 ;
wire \alu0|Add0~26_combout ;
wire \rf|rf~174_regout ;
wire \rf|rd1[14]~14_combout ;
wire \rf|rf~238_regout ;
wire \rf|rf~206_regout ;
wire \rf|rf~142_regout ;
wire \rf|rf~1052_combout ;
wire \rf|rf~1053_combout ;
wire \srcB[14]~15_combout ;
wire \alu0|Add0~27 ;
wire \alu0|Add0~28_combout ;
wire \rf|rd1[15]~15_combout ;
wire \rf|rf~239_regout ;
wire \rf|rf~175_regout ;
wire \rf|rf~143_regout ;
wire \rf|rf~1054_combout ;
wire \rf|rf~1055_combout ;
wire \srcB[15]~16_combout ;
wire \alu0|Add0~29 ;
wire \alu0|Add0~30_combout ;
wire \rf|rd1[16]~16_combout ;
wire \rf|rf~240_regout ;
wire \rf|rf~208_regout ;
wire \rf|rf~1056_combout ;
wire \rf|rf~1057_combout ;
wire \srcB[16]~17_combout ;
wire \alu0|Add0~31 ;
wire \alu0|Add0~32_combout ;
wire \rf|rf~241_regout ;
wire \rf|rf~209_regout ;
wire \rf|rf~177_regout ;
wire \rf|rf~1058_combout ;
wire \rf|rf~1059_combout ;
wire \srcB[17]~18_combout ;
wire \rf|rd1[17]~17_combout ;
wire \alu0|Add0~33 ;
wire \alu0|Add0~34_combout ;
wire \rf|rf~178_regout ;
wire \rf|rd1[18]~18_combout ;
wire \rf|rf~210_regout ;
wire \rf|rf~146_regout ;
wire \rf|rf~1060_combout ;
wire \rf|rf~1061_combout ;
wire \srcB[18]~19_combout ;
wire \alu0|Add0~35 ;
wire \alu0|Add0~36_combout ;
wire \rf|rf~179_regout ;
wire \rf|rd1[19]~19_combout ;
wire \rf|rf~211_regout ;
wire \rf|rf~243_regout ;
wire \rf|rf~147_regout ;
wire \rf|rf~1062_combout ;
wire \rf|rf~1063_combout ;
wire \srcB[19]~20_combout ;
wire \alu0|Add0~37 ;
wire \alu0|Add0~38_combout ;
wire \rf|rf~244_regout ;
wire \rf|rf~180_regout ;
wire \rf|rf~212_regout ;
wire \rf|rf~148_regout ;
wire \rf|rf~1064_combout ;
wire \rf|rf~1065_combout ;
wire \srcB[20]~21_combout ;
wire \rf|rd1[20]~20_combout ;
wire \alu0|Add0~39 ;
wire \alu0|Add0~40_combout ;
wire \rf|rf~213feeder_combout ;
wire \rf|rf~213_regout ;
wire \rf|rf~149_regout ;
wire \rf|rf~181_regout ;
wire \rf|rf~1066_combout ;
wire \rf|rf~1067_combout ;
wire \srcB[21]~22_combout ;
wire \rf|rd1[21]~21_combout ;
wire \alu0|Add0~41 ;
wire \alu0|Add0~42_combout ;
wire \rf|rf~182_regout ;
wire \rf|rd1[22]~22_combout ;
wire \rf|rf~150_regout ;
wire \rf|rf~1068_combout ;
wire \rf|rf~246_regout ;
wire \rf|rf~1069_combout ;
wire \srcB[22]~23_combout ;
wire \alu0|Add0~43 ;
wire \alu0|Add0~44_combout ;
wire \rf|rd1[23]~23_combout ;
wire \rf|rf~151_regout ;
wire \rf|rf~1070_combout ;
wire \rf|rf~247_regout ;
wire \rf|rf~1071_combout ;
wire \srcB[23]~24_combout ;
wire \alu0|Add0~45 ;
wire \alu0|Add0~46_combout ;
wire \rf|rf~184_regout ;
wire \rf|rd1[24]~24_combout ;
wire \rf|rf~152_regout ;
wire \rf|rf~1072_combout ;
wire \rf|rf~1073_combout ;
wire \srcB[24]~25_combout ;
wire \alu0|Add0~47 ;
wire \alu0|Add0~48_combout ;
wire \rf|rf~153_regout ;
wire \rf|rf~1074_combout ;
wire \rf|rf~249_regout ;
wire \rf|rf~1075_combout ;
wire \srcB[25]~26_combout ;
wire \rf|rf~185_regout ;
wire \rf|rd1[25]~25_combout ;
wire \alu0|Add0~49 ;
wire \alu0|Add0~50_combout ;
wire \rf|rd1[26]~26_combout ;
wire \rf|rf~250_regout ;
wire \rf|rf~186_regout ;
wire \rf|rf~154_regout ;
wire \rf|rf~1076_combout ;
wire \rf|rf~1077_combout ;
wire \srcB[26]~27_combout ;
wire \alu0|Add0~51 ;
wire \alu0|Add0~52_combout ;
wire \rf|rf~187_regout ;
wire \rf|rf~219_regout ;
wire \rf|rf~155_regout ;
wire \rf|rf~1078_combout ;
wire \rf|rf~1079_combout ;
wire \srcB[27]~28_combout ;
wire \rf|rd1[27]~27_combout ;
wire \alu0|Add0~53 ;
wire \alu0|Add0~54_combout ;
wire \rf|rf~188_regout ;
wire \rf|rf~156_regout ;
wire \rf|rf~1080_combout ;
wire \rf|rf~1081_combout ;
wire \srcB[28]~29_combout ;
wire \rf|rd1[28]~28_combout ;
wire \alu0|Add0~55 ;
wire \alu0|Add0~56_combout ;
wire \rf|rf~189_regout ;
wire \rf|rd1[29]~29_combout ;
wire \rf|rf~253_regout ;
wire \rf|rf~221_regout ;
wire \rf|rf~157_regout ;
wire \rf|rf~1082_combout ;
wire \rf|rf~1083_combout ;
wire \srcB[29]~30_combout ;
wire \alu0|Add0~57 ;
wire \alu0|Add0~58_combout ;
wire \rf|rf~190_regout ;
wire \rf|rf~254_regout ;
wire \rf|rf~158_regout ;
wire \rf|rf~1084_combout ;
wire \rf|rf~1085_combout ;
wire \srcB[30]~31_combout ;
wire \rf|rd1[30]~30_combout ;
wire \alu0|Add0~59 ;
wire \alu0|Add0~60_combout ;
wire \rf|rf~191_regout ;
wire \rf|rf~255_regout ;
wire \rf|rf~223_regout ;
wire \rf|rf~1086_combout ;
wire \rf|rf~1087_combout ;
wire \srcB[31]~32_combout ;
wire \rf|rd1[31]~31_combout ;
wire \alu0|Add0~61 ;
wire \alu0|Add0~62_combout ;
wire \rf|rd2[0]~0_combout ;
wire \rf|rd2[1]~1_combout ;
wire \rf|rd2[2]~2_combout ;
wire \rf|rd2[3]~3_combout ;
wire \rf|rd2[4]~4_combout ;
wire \rf|rd2[5]~5_combout ;
wire \rf|rd2[6]~6_combout ;
wire \rf|rd2[7]~7_combout ;
wire \rf|rd2[8]~8_combout ;
wire \rf|rd2[9]~9_combout ;
wire \rf|rd2[10]~10_combout ;
wire \rf|rd2[11]~11_combout ;
wire \rf|rd2[12]~12_combout ;
wire \rf|rd2[13]~13_combout ;
wire \rf|rd2[14]~14_combout ;
wire \rf|rd2[15]~15_combout ;
wire \rf|rd2[16]~16_combout ;
wire \rf|rd2[17]~17_combout ;
wire \rf|rd2[18]~18_combout ;
wire \rf|rd2[19]~19_combout ;
wire \rf|rd2[20]~20_combout ;
wire \rf|rd2[21]~21_combout ;
wire \rf|rd2[22]~22_combout ;
wire \rf|rd2[23]~23_combout ;
wire \rf|rd2[24]~24_combout ;
wire \rf|rd2[25]~25_combout ;
wire \rf|rd2[26]~26_combout ;
wire \rf|rd2[27]~27_combout ;
wire \rf|rd2[28]~28_combout ;
wire \rf|rd2[29]~29_combout ;
wire \rf|rd2[30]~30_combout ;
wire \rf|rd2[31]~31_combout ;
wire \instr_rom|rom~8_combout ;
wire \clk~combout ;
wire \clk~clkctrl_outclk ;
wire \r_pc|q[7]~41 ;
wire \r_pc|q[8]~42_combout ;
wire \r_pc|q[8]~43 ;
wire \r_pc|q[9]~44_combout ;
wire \r_pc|q[9]~45 ;
wire \r_pc|q[10]~46_combout ;
wire \r_pc|q[10]~47 ;
wire \r_pc|q[11]~48_combout ;
wire \r_pc|q[11]~49 ;
wire \r_pc|q[12]~50_combout ;
wire \r_pc|q[12]~51 ;
wire \r_pc|q[13]~52_combout ;
wire \r_pc|q[13]~53 ;
wire \r_pc|q[14]~54_combout ;
wire \r_pc|q[14]~55 ;
wire \r_pc|q[15]~56_combout ;
wire \r_pc|q[15]~57 ;
wire \r_pc|q[16]~58_combout ;
wire \r_pc|q[16]~59 ;
wire \r_pc|q[17]~60_combout ;
wire \r_pc|q[17]~61 ;
wire \r_pc|q[18]~62_combout ;
wire \r_pc|q[18]~63 ;
wire \r_pc|q[19]~64_combout ;
wire \r_pc|q[19]~65 ;
wire \r_pc|q[20]~66_combout ;
wire \r_pc|q[20]~67 ;
wire \r_pc|q[21]~68_combout ;
wire \r_pc|q[21]~69 ;
wire \r_pc|q[22]~70_combout ;
wire \r_pc|q[22]~71 ;
wire \r_pc|q[23]~72_combout ;
wire \r_pc|q[23]~73 ;
wire \r_pc|q[24]~74_combout ;
wire \r_pc|q[24]~75 ;
wire \r_pc|q[25]~76_combout ;
wire \r_pc|q[25]~77 ;
wire \r_pc|q[26]~78_combout ;
wire \r_pc|q[26]~79 ;
wire \r_pc|q[27]~80_combout ;
wire \r_pc|q[27]~81 ;
wire \r_pc|q[28]~82_combout ;
wire \r_pc|q[28]~83 ;
wire \r_pc|q[29]~84_combout ;
wire \r_pc|q[29]~85 ;
wire \r_pc|q[30]~86_combout ;
wire \r_pc|q[30]~87 ;
wire \r_pc|q[31]~88_combout ;
wire [31:0] \r_pc|q ;


// Location: LCFF_X22_Y34_N17
cycloneii_lcell_ff \rf|rf~192 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\rf|rf~192feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|rf~1089_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~192_regout ));

// Location: LCFF_X20_Y32_N25
cycloneii_lcell_ff \rf|rf~225 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\rf|rf~225feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|rf~1091_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~225_regout ));

// Location: LCFF_X21_Y32_N11
cycloneii_lcell_ff \rf|rf~227 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1091_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~227_regout ));

// Location: LCFF_X23_Y32_N21
cycloneii_lcell_ff \rf|rf~196 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1089_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~196_regout ));

// Location: LCFF_X21_Y32_N25
cycloneii_lcell_ff \rf|rf~229 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1091_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~229_regout ));

// Location: LCFF_X22_Y32_N15
cycloneii_lcell_ff \rf|rf~135 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\alu0|Add0~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|rf~1090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~135_regout ));

// Location: LCFF_X22_Y33_N15
cycloneii_lcell_ff \rf|rf~231 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1091_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~231_regout ));

// Location: LCFF_X22_Y32_N17
cycloneii_lcell_ff \rf|rf~168 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\alu0|Add0~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|rf~1088_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~168_regout ));

// Location: LCFF_X22_Y34_N15
cycloneii_lcell_ff \rf|rf~200 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\rf|rf~200feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|rf~1089_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~200_regout ));

// Location: LCFF_X22_Y32_N19
cycloneii_lcell_ff \rf|rf~137 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\alu0|Add0~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|rf~1090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~137_regout ));

// Location: LCFF_X22_Y33_N9
cycloneii_lcell_ff \rf|rf~233 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\rf|rf~233feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|rf~1091_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~233_regout ));

// Location: LCFF_X23_Y32_N17
cycloneii_lcell_ff \rf|rf~139 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~139_regout ));

// Location: LCCOMB_X23_Y32_N16
cycloneii_lcell_comb \rf|rf~1046 (
// Equation(s):
// \rf|rf~1046_combout  = (\instr_rom|rom~4_combout  & ((\instr_rom|rom~6_combout ) # ((\rf|rf~171_regout )))) # (!\instr_rom|rom~4_combout  & (!\instr_rom|rom~6_combout  & (\rf|rf~139_regout )))

	.dataa(\instr_rom|rom~4_combout ),
	.datab(\instr_rom|rom~6_combout ),
	.datac(\rf|rf~139_regout ),
	.datad(\rf|rf~171_regout ),
	.cin(gnd),
	.combout(\rf|rf~1046_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~1046 .lut_mask = 16'hBA98;
defparam \rf|rf~1046 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y32_N27
cycloneii_lcell_ff \rf|rf~141 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\alu0|Add0~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|rf~1090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~141_regout ));

// Location: LCFF_X22_Y33_N31
cycloneii_lcell_ff \rf|rf~237 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\rf|rf~237feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|rf~1091_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~237_regout ));

// Location: LCFF_X23_Y32_N9
cycloneii_lcell_ff \rf|rf~207 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1089_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~207_regout ));

// Location: LCFF_X21_Y31_N19
cycloneii_lcell_ff \rf|rf~176 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1088_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~176_regout ));

// Location: LCFF_X22_Y31_N1
cycloneii_lcell_ff \rf|rf~144 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\alu0|Add0~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|rf~1090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~144_regout ));

// Location: LCFF_X22_Y31_N3
cycloneii_lcell_ff \rf|rf~145 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\alu0|Add0~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|rf~1090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~145_regout ));

// Location: LCFF_X21_Y31_N17
cycloneii_lcell_ff \rf|rf~242 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~36_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1091_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~242_regout ));

// Location: LCFF_X21_Y31_N21
cycloneii_lcell_ff \rf|rf~245 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~42_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1091_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~245_regout ));

// Location: LCFF_X22_Y31_N13
cycloneii_lcell_ff \rf|rf~214 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\alu0|Add0~44_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|rf~1089_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~214_regout ));

// Location: LCFF_X23_Y31_N9
cycloneii_lcell_ff \rf|rf~183 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~46_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1088_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~183_regout ));

// Location: LCFF_X22_Y31_N15
cycloneii_lcell_ff \rf|rf~215 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\alu0|Add0~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|rf~1089_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~215_regout ));

// Location: LCFF_X22_Y31_N17
cycloneii_lcell_ff \rf|rf~216 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\alu0|Add0~48_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|rf~1089_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~216_regout ));

// Location: LCFF_X23_Y31_N15
cycloneii_lcell_ff \rf|rf~248 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~48_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1091_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~248_regout ));

// Location: LCFF_X22_Y31_N19
cycloneii_lcell_ff \rf|rf~217 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\alu0|Add0~50_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|rf~1089_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~217_regout ));

// Location: LCFF_X22_Y31_N21
cycloneii_lcell_ff \rf|rf~218 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\alu0|Add0~52_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|rf~1089_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~218_regout ));

// Location: LCFF_X21_Y31_N27
cycloneii_lcell_ff \rf|rf~251 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~54_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1091_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~251_regout ));

// Location: LCFF_X22_Y31_N25
cycloneii_lcell_ff \rf|rf~220 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\alu0|Add0~56_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|rf~1089_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~220_regout ));

// Location: LCFF_X23_Y31_N1
cycloneii_lcell_ff \rf|rf~252 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~56_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1091_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~252_regout ));

// Location: LCFF_X22_Y31_N29
cycloneii_lcell_ff \rf|rf~222 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\alu0|Add0~60_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|rf~1089_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~222_regout ));

// Location: LCFF_X20_Y31_N1
cycloneii_lcell_ff \rf|rf~159 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\rf|rf~159feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|rf~1090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~159_regout ));

// Location: LCCOMB_X22_Y34_N16
cycloneii_lcell_comb \rf|rf~192feeder (
// Equation(s):
// \rf|rf~192feeder_combout  = \alu0|Add0~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu0|Add0~0_combout ),
	.cin(gnd),
	.combout(\rf|rf~192feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~192feeder .lut_mask = 16'hFF00;
defparam \rf|rf~192feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y32_N24
cycloneii_lcell_comb \rf|rf~225feeder (
// Equation(s):
// \rf|rf~225feeder_combout  = \alu0|Add0~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu0|Add0~2_combout ),
	.cin(gnd),
	.combout(\rf|rf~225feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~225feeder .lut_mask = 16'hFF00;
defparam \rf|rf~225feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y34_N14
cycloneii_lcell_comb \rf|rf~200feeder (
// Equation(s):
// \rf|rf~200feeder_combout  = \alu0|Add0~16_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu0|Add0~16_combout ),
	.cin(gnd),
	.combout(\rf|rf~200feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~200feeder .lut_mask = 16'hFF00;
defparam \rf|rf~200feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y33_N8
cycloneii_lcell_comb \rf|rf~233feeder (
// Equation(s):
// \rf|rf~233feeder_combout  = \alu0|Add0~18_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu0|Add0~18_combout ),
	.cin(gnd),
	.combout(\rf|rf~233feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~233feeder .lut_mask = 16'hFF00;
defparam \rf|rf~233feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y33_N30
cycloneii_lcell_comb \rf|rf~237feeder (
// Equation(s):
// \rf|rf~237feeder_combout  = \alu0|Add0~26_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu0|Add0~26_combout ),
	.cin(gnd),
	.combout(\rf|rf~237feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~237feeder .lut_mask = 16'hFF00;
defparam \rf|rf~237feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y31_N0
cycloneii_lcell_comb \rf|rf~159feeder (
// Equation(s):
// \rf|rf~159feeder_combout  = \alu0|Add0~62_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu0|Add0~62_combout ),
	.cin(gnd),
	.combout(\rf|rf~159feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~159feeder .lut_mask = 16'hFF00;
defparam \rf|rf~159feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N2
cycloneii_lcell_comb \r_pc|q[2]~30 (
// Equation(s):
// \r_pc|q[2]~30_combout  = \r_pc|q [2] $ (VCC)
// \r_pc|q[2]~31  = CARRY(\r_pc|q [2])

	.dataa(vcc),
	.datab(\r_pc|q [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\r_pc|q[2]~30_combout ),
	.cout(\r_pc|q[2]~31 ));
// synopsys translate_off
defparam \r_pc|q[2]~30 .lut_mask = 16'h33CC;
defparam \r_pc|q[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \rst_n~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\rst_n~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rst_n));
// synopsys translate_off
defparam \rst_n~I .input_async_reset = "none";
defparam \rst_n~I .input_power_up = "low";
defparam \rst_n~I .input_register_mode = "none";
defparam \rst_n~I .input_sync_reset = "none";
defparam \rst_n~I .oe_async_reset = "none";
defparam \rst_n~I .oe_power_up = "low";
defparam \rst_n~I .oe_register_mode = "none";
defparam \rst_n~I .oe_sync_reset = "none";
defparam \rst_n~I .operation_mode = "input";
defparam \rst_n~I .output_async_reset = "none";
defparam \rst_n~I .output_power_up = "low";
defparam \rst_n~I .output_register_mode = "none";
defparam \rst_n~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \rst_n~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\rst_n~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst_n~clkctrl_outclk ));
// synopsys translate_off
defparam \rst_n~clkctrl .clock_type = "global clock";
defparam \rst_n~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X25_Y32_N3
cycloneii_lcell_ff \r_pc|q[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\r_pc|q[2]~30_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r_pc|q [2]));

// Location: LCCOMB_X25_Y32_N4
cycloneii_lcell_comb \r_pc|q[3]~32 (
// Equation(s):
// \r_pc|q[3]~32_combout  = (\r_pc|q [3] & (!\r_pc|q[2]~31 )) # (!\r_pc|q [3] & ((\r_pc|q[2]~31 ) # (GND)))
// \r_pc|q[3]~33  = CARRY((!\r_pc|q[2]~31 ) # (!\r_pc|q [3]))

	.dataa(\r_pc|q [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\r_pc|q[2]~31 ),
	.combout(\r_pc|q[3]~32_combout ),
	.cout(\r_pc|q[3]~33 ));
// synopsys translate_off
defparam \r_pc|q[3]~32 .lut_mask = 16'h5A5F;
defparam \r_pc|q[3]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N6
cycloneii_lcell_comb \r_pc|q[4]~34 (
// Equation(s):
// \r_pc|q[4]~34_combout  = (\r_pc|q [4] & (\r_pc|q[3]~33  $ (GND))) # (!\r_pc|q [4] & (!\r_pc|q[3]~33  & VCC))
// \r_pc|q[4]~35  = CARRY((\r_pc|q [4] & !\r_pc|q[3]~33 ))

	.dataa(\r_pc|q [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\r_pc|q[3]~33 ),
	.combout(\r_pc|q[4]~34_combout ),
	.cout(\r_pc|q[4]~35 ));
// synopsys translate_off
defparam \r_pc|q[4]~34 .lut_mask = 16'hA50A;
defparam \r_pc|q[4]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X24_Y32_N9
cycloneii_lcell_ff \r_pc|q[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\r_pc|q[4]~34_combout ),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r_pc|q [4]));

// Location: LCCOMB_X25_Y32_N8
cycloneii_lcell_comb \r_pc|q[5]~36 (
// Equation(s):
// \r_pc|q[5]~36_combout  = (\r_pc|q [5] & (!\r_pc|q[4]~35 )) # (!\r_pc|q [5] & ((\r_pc|q[4]~35 ) # (GND)))
// \r_pc|q[5]~37  = CARRY((!\r_pc|q[4]~35 ) # (!\r_pc|q [5]))

	.dataa(\r_pc|q [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\r_pc|q[4]~35 ),
	.combout(\r_pc|q[5]~36_combout ),
	.cout(\r_pc|q[5]~37 ));
// synopsys translate_off
defparam \r_pc|q[5]~36 .lut_mask = 16'h5A5F;
defparam \r_pc|q[5]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y32_N9
cycloneii_lcell_ff \r_pc|q[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\r_pc|q[5]~36_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r_pc|q [5]));

// Location: LCCOMB_X25_Y32_N10
cycloneii_lcell_comb \r_pc|q[6]~38 (
// Equation(s):
// \r_pc|q[6]~38_combout  = (\r_pc|q [6] & (\r_pc|q[5]~37  $ (GND))) # (!\r_pc|q [6] & (!\r_pc|q[5]~37  & VCC))
// \r_pc|q[6]~39  = CARRY((\r_pc|q [6] & !\r_pc|q[5]~37 ))

	.dataa(\r_pc|q [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\r_pc|q[5]~37 ),
	.combout(\r_pc|q[6]~38_combout ),
	.cout(\r_pc|q[6]~39 ));
// synopsys translate_off
defparam \r_pc|q[6]~38 .lut_mask = 16'hA50A;
defparam \r_pc|q[6]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N12
cycloneii_lcell_comb \r_pc|q[7]~40 (
// Equation(s):
// \r_pc|q[7]~40_combout  = (\r_pc|q [7] & (!\r_pc|q[6]~39 )) # (!\r_pc|q [7] & ((\r_pc|q[6]~39 ) # (GND)))
// \r_pc|q[7]~41  = CARRY((!\r_pc|q[6]~39 ) # (!\r_pc|q [7]))

	.dataa(vcc),
	.datab(\r_pc|q [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\r_pc|q[6]~39 ),
	.combout(\r_pc|q[7]~40_combout ),
	.cout(\r_pc|q[7]~41 ));
// synopsys translate_off
defparam \r_pc|q[7]~40 .lut_mask = 16'h3C3F;
defparam \r_pc|q[7]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X24_Y32_N15
cycloneii_lcell_ff \r_pc|q[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\r_pc|q[7]~40_combout ),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r_pc|q [7]));

// Location: LCFF_X24_Y32_N1
cycloneii_lcell_ff \r_pc|q[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\r_pc|q[6]~38_combout ),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r_pc|q [6]));

// Location: LCCOMB_X24_Y32_N22
cycloneii_lcell_comb \instr_rom|rom~2 (
// Equation(s):
// \instr_rom|rom~2_combout  = (!\r_pc|q [7] & !\r_pc|q [6])

	.dataa(vcc),
	.datab(vcc),
	.datac(\r_pc|q [7]),
	.datad(\r_pc|q [6]),
	.cin(gnd),
	.combout(\instr_rom|rom~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_rom|rom~2 .lut_mask = 16'h000F;
defparam \instr_rom|rom~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N16
cycloneii_lcell_comb \instr_rom|rom~3 (
// Equation(s):
// \instr_rom|rom~3_combout  = (!\r_pc|q [3] & (!\r_pc|q [4] & (!\r_pc|q [5] & \instr_rom|rom~2_combout )))

	.dataa(\r_pc|q [3]),
	.datab(\r_pc|q [4]),
	.datac(\r_pc|q [5]),
	.datad(\instr_rom|rom~2_combout ),
	.cin(gnd),
	.combout(\instr_rom|rom~3_combout ),
	.cout());
// synopsys translate_off
defparam \instr_rom|rom~3 .lut_mask = 16'h0100;
defparam \instr_rom|rom~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y32_N5
cycloneii_lcell_ff \r_pc|q[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\r_pc|q[3]~32_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r_pc|q [3]));

// Location: LCCOMB_X24_Y32_N30
cycloneii_lcell_comb \instr_rom|rom~7 (
// Equation(s):
// \instr_rom|rom~7_combout  = (\r_pc|q [5]) # ((\r_pc|q [4]) # ((\r_pc|q [3] & \r_pc|q [2])))

	.dataa(\r_pc|q [5]),
	.datab(\r_pc|q [4]),
	.datac(\r_pc|q [3]),
	.datad(\r_pc|q [2]),
	.cin(gnd),
	.combout(\instr_rom|rom~7_combout ),
	.cout());
// synopsys translate_off
defparam \instr_rom|rom~7 .lut_mask = 16'hFEEE;
defparam \instr_rom|rom~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N8
cycloneii_lcell_comb \instr_rom|rom~9 (
// Equation(s):
// \instr_rom|rom~9_combout  = (\r_pc|q [7]) # ((\r_pc|q [6]) # (\instr_rom|rom~7_combout ))

	.dataa(\r_pc|q [7]),
	.datab(\r_pc|q [6]),
	.datac(vcc),
	.datad(\instr_rom|rom~7_combout ),
	.cin(gnd),
	.combout(\instr_rom|rom~9_combout ),
	.cout());
// synopsys translate_off
defparam \instr_rom|rom~9 .lut_mask = 16'hFFEE;
defparam \instr_rom|rom~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N0
cycloneii_lcell_comb \instr_rom|rom~5 (
// Equation(s):
// \instr_rom|rom~5_combout  = (!\r_pc|q [5] & (\r_pc|q [3] $ (\r_pc|q [2])))

	.dataa(vcc),
	.datab(\r_pc|q [5]),
	.datac(\r_pc|q [3]),
	.datad(\r_pc|q [2]),
	.cin(gnd),
	.combout(\instr_rom|rom~5_combout ),
	.cout());
// synopsys translate_off
defparam \instr_rom|rom~5 .lut_mask = 16'h0330;
defparam \instr_rom|rom~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N24
cycloneii_lcell_comb \instr_rom|rom~6 (
// Equation(s):
// \instr_rom|rom~6_combout  = (!\r_pc|q [7] & (!\r_pc|q [4] & (\instr_rom|rom~5_combout  & !\r_pc|q [6])))

	.dataa(\r_pc|q [7]),
	.datab(\r_pc|q [4]),
	.datac(\instr_rom|rom~5_combout ),
	.datad(\r_pc|q [6]),
	.cin(gnd),
	.combout(\instr_rom|rom~6_combout ),
	.cout());
// synopsys translate_off
defparam \instr_rom|rom~6 .lut_mask = 16'h0010;
defparam \instr_rom|rom~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y33_N18
cycloneii_lcell_comb \rf|rf~1088 (
// Equation(s):
// \rf|rf~1088_combout  = (\instr_rom|rom~3_combout  & (!\instr_rom|rom~9_combout  & !\instr_rom|rom~6_combout ))

	.dataa(\instr_rom|rom~3_combout ),
	.datab(vcc),
	.datac(\instr_rom|rom~9_combout ),
	.datad(\instr_rom|rom~6_combout ),
	.cin(gnd),
	.combout(\rf|rf~1088_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~1088 .lut_mask = 16'h000A;
defparam \rf|rf~1088 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y32_N1
cycloneii_lcell_ff \rf|rf~160 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\alu0|Add0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|rf~1088_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~160_regout ));

// Location: LCCOMB_X23_Y32_N20
cycloneii_lcell_comb \rf|rd1[0]~0 (
// Equation(s):
// \rf|rd1[0]~0_combout  = (\r_pc|q [2] & (\instr_rom|rom~3_combout  & \rf|rf~160_regout ))

	.dataa(\r_pc|q [2]),
	.datab(\instr_rom|rom~3_combout ),
	.datac(vcc),
	.datad(\rf|rf~160_regout ),
	.cin(gnd),
	.combout(\rf|rd1[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rd1[0]~0 .lut_mask = 16'h8800;
defparam \rf|rd1[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N4
cycloneii_lcell_comb \control|WideOr1~0 (
// Equation(s):
// \control|WideOr1~0_combout  = ((\instr_rom|rom~7_combout ) # ((\r_pc|q [2] & \instr_rom|rom~3_combout ))) # (!\instr_rom|rom~2_combout )

	.dataa(\r_pc|q [2]),
	.datab(\instr_rom|rom~2_combout ),
	.datac(\instr_rom|rom~3_combout ),
	.datad(\instr_rom|rom~7_combout ),
	.cin(gnd),
	.combout(\control|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr1~0 .lut_mask = 16'hFFB3;
defparam \control|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N2
cycloneii_lcell_comb \instr_rom|rom~4 (
// Equation(s):
// \instr_rom|rom~4_combout  = (!\r_pc|q [2] & (!\r_pc|q [4] & (!\r_pc|q [5] & \instr_rom|rom~2_combout )))

	.dataa(\r_pc|q [2]),
	.datab(\r_pc|q [4]),
	.datac(\r_pc|q [5]),
	.datad(\instr_rom|rom~2_combout ),
	.cin(gnd),
	.combout(\instr_rom|rom~4_combout ),
	.cout());
// synopsys translate_off
defparam \instr_rom|rom~4 .lut_mask = 16'h0100;
defparam \instr_rom|rom~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y33_N20
cycloneii_lcell_comb \rf|rf~1091 (
// Equation(s):
// \rf|rf~1091_combout  = (\instr_rom|rom~3_combout  & (!\instr_rom|rom~9_combout  & \instr_rom|rom~6_combout ))

	.dataa(\instr_rom|rom~3_combout ),
	.datab(vcc),
	.datac(\instr_rom|rom~9_combout ),
	.datad(\instr_rom|rom~6_combout ),
	.cin(gnd),
	.combout(\rf|rf~1091_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~1091 .lut_mask = 16'h0A00;
defparam \rf|rf~1091 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y34_N31
cycloneii_lcell_ff \rf|rf~224 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1091_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~224_regout ));

// Location: LCCOMB_X21_Y33_N26
cycloneii_lcell_comb \rf|rf~1090 (
// Equation(s):
// \rf|rf~1090_combout  = (!\instr_rom|rom~3_combout  & (!\instr_rom|rom~9_combout  & !\instr_rom|rom~6_combout ))

	.dataa(\instr_rom|rom~3_combout ),
	.datab(vcc),
	.datac(\instr_rom|rom~9_combout ),
	.datad(\instr_rom|rom~6_combout ),
	.cin(gnd),
	.combout(\rf|rf~1090_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~1090 .lut_mask = 16'h0005;
defparam \rf|rf~1090 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y34_N1
cycloneii_lcell_ff \rf|rf~128 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~128_regout ));

// Location: LCCOMB_X23_Y34_N0
cycloneii_lcell_comb \rf|rf~1024 (
// Equation(s):
// \rf|rf~1024_combout  = (\instr_rom|rom~4_combout  & (((\instr_rom|rom~6_combout )))) # (!\instr_rom|rom~4_combout  & ((\instr_rom|rom~6_combout  & (\rf|rf~192_regout )) # (!\instr_rom|rom~6_combout  & ((\rf|rf~128_regout )))))

	.dataa(\rf|rf~192_regout ),
	.datab(\instr_rom|rom~4_combout ),
	.datac(\rf|rf~128_regout ),
	.datad(\instr_rom|rom~6_combout ),
	.cin(gnd),
	.combout(\rf|rf~1024_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~1024 .lut_mask = 16'hEE30;
defparam \rf|rf~1024 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y34_N30
cycloneii_lcell_comb \rf|rf~1025 (
// Equation(s):
// \rf|rf~1025_combout  = (\instr_rom|rom~4_combout  & ((\rf|rf~1024_combout  & ((\rf|rf~224_regout ))) # (!\rf|rf~1024_combout  & (\rf|rf~160_regout )))) # (!\instr_rom|rom~4_combout  & (((\rf|rf~1024_combout ))))

	.dataa(\rf|rf~160_regout ),
	.datab(\instr_rom|rom~4_combout ),
	.datac(\rf|rf~224_regout ),
	.datad(\rf|rf~1024_combout ),
	.cin(gnd),
	.combout(\rf|rf~1025_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~1025 .lut_mask = 16'hF388;
defparam \rf|rf~1025 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y34_N8
cycloneii_lcell_comb \srcB[0]~0 (
// Equation(s):
// \srcB[0]~0_combout  = ((\instr_rom|rom~3_combout  & \rf|rf~1025_combout )) # (!\control|WideOr1~0_combout )

	.dataa(\instr_rom|rom~3_combout ),
	.datab(vcc),
	.datac(\control|WideOr1~0_combout ),
	.datad(\rf|rf~1025_combout ),
	.cin(gnd),
	.combout(\srcB[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \srcB[0]~0 .lut_mask = 16'hAF0F;
defparam \srcB[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N0
cycloneii_lcell_comb \alu0|Add0~0 (
// Equation(s):
// \alu0|Add0~0_combout  = (\rf|rd1[0]~0_combout  & (\srcB[0]~0_combout  $ (VCC))) # (!\rf|rd1[0]~0_combout  & (\srcB[0]~0_combout  & VCC))
// \alu0|Add0~1  = CARRY((\rf|rd1[0]~0_combout  & \srcB[0]~0_combout ))

	.dataa(\rf|rd1[0]~0_combout ),
	.datab(\srcB[0]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu0|Add0~0_combout ),
	.cout(\alu0|Add0~1 ));
// synopsys translate_off
defparam \alu0|Add0~0 .lut_mask = 16'h6688;
defparam \alu0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y32_N3
cycloneii_lcell_ff \rf|rf~161 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\alu0|Add0~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|rf~1088_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~161_regout ));

// Location: LCCOMB_X21_Y32_N8
cycloneii_lcell_comb \rf|rd1[1]~1 (
// Equation(s):
// \rf|rd1[1]~1_combout  = (\r_pc|q [2] & (\rf|rf~161_regout  & \instr_rom|rom~3_combout ))

	.dataa(vcc),
	.datab(\r_pc|q [2]),
	.datac(\rf|rf~161_regout ),
	.datad(\instr_rom|rom~3_combout ),
	.cin(gnd),
	.combout(\rf|rd1[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rd1[1]~1 .lut_mask = 16'hC000;
defparam \rf|rd1[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y33_N24
cycloneii_lcell_comb \rf|rf~1089 (
// Equation(s):
// \rf|rf~1089_combout  = (!\instr_rom|rom~3_combout  & (!\instr_rom|rom~9_combout  & \instr_rom|rom~6_combout ))

	.dataa(\instr_rom|rom~3_combout ),
	.datab(vcc),
	.datac(\instr_rom|rom~9_combout ),
	.datad(\instr_rom|rom~6_combout ),
	.cin(gnd),
	.combout(\rf|rf~1089_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~1089 .lut_mask = 16'h0500;
defparam \rf|rf~1089 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y32_N1
cycloneii_lcell_ff \rf|rf~193 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1089_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~193_regout ));

// Location: LCFF_X19_Y32_N3
cycloneii_lcell_ff \rf|rf~129 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~129_regout ));

// Location: LCCOMB_X19_Y32_N2
cycloneii_lcell_comb \rf|rf~1026 (
// Equation(s):
// \rf|rf~1026_combout  = (\instr_rom|rom~4_combout  & ((\rf|rf~161_regout ) # ((\instr_rom|rom~6_combout )))) # (!\instr_rom|rom~4_combout  & (((\rf|rf~129_regout  & !\instr_rom|rom~6_combout ))))

	.dataa(\rf|rf~161_regout ),
	.datab(\instr_rom|rom~4_combout ),
	.datac(\rf|rf~129_regout ),
	.datad(\instr_rom|rom~6_combout ),
	.cin(gnd),
	.combout(\rf|rf~1026_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~1026 .lut_mask = 16'hCCB8;
defparam \rf|rf~1026 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y32_N0
cycloneii_lcell_comb \rf|rf~1027 (
// Equation(s):
// \rf|rf~1027_combout  = (\instr_rom|rom~6_combout  & ((\rf|rf~1026_combout  & (\rf|rf~225_regout )) # (!\rf|rf~1026_combout  & ((\rf|rf~193_regout ))))) # (!\instr_rom|rom~6_combout  & (((\rf|rf~1026_combout ))))

	.dataa(\rf|rf~225_regout ),
	.datab(\instr_rom|rom~6_combout ),
	.datac(\rf|rf~193_regout ),
	.datad(\rf|rf~1026_combout ),
	.cin(gnd),
	.combout(\rf|rf~1027_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~1027 .lut_mask = 16'hBBC0;
defparam \rf|rf~1027 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y32_N12
cycloneii_lcell_comb \srcB[1]~1 (
// Equation(s):
// \srcB[1]~1_combout  = ((\instr_rom|rom~3_combout  & \rf|rf~1027_combout )) # (!\control|WideOr1~0_combout )

	.dataa(vcc),
	.datab(\instr_rom|rom~3_combout ),
	.datac(\control|WideOr1~0_combout ),
	.datad(\rf|rf~1027_combout ),
	.cin(gnd),
	.combout(\srcB[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \srcB[1]~1 .lut_mask = 16'hCF0F;
defparam \srcB[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N2
cycloneii_lcell_comb \alu0|Add0~2 (
// Equation(s):
// \alu0|Add0~2_combout  = (\rf|rd1[1]~1_combout  & ((\srcB[1]~1_combout  & (\alu0|Add0~1  & VCC)) # (!\srcB[1]~1_combout  & (!\alu0|Add0~1 )))) # (!\rf|rd1[1]~1_combout  & ((\srcB[1]~1_combout  & (!\alu0|Add0~1 )) # (!\srcB[1]~1_combout  & ((\alu0|Add0~1 ) 
// # (GND)))))
// \alu0|Add0~3  = CARRY((\rf|rd1[1]~1_combout  & (!\srcB[1]~1_combout  & !\alu0|Add0~1 )) # (!\rf|rd1[1]~1_combout  & ((!\alu0|Add0~1 ) # (!\srcB[1]~1_combout ))))

	.dataa(\rf|rd1[1]~1_combout ),
	.datab(\srcB[1]~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu0|Add0~1 ),
	.combout(\alu0|Add0~2_combout ),
	.cout(\alu0|Add0~3 ));
// synopsys translate_off
defparam \alu0|Add0~2 .lut_mask = 16'h9617;
defparam \alu0|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N28
cycloneii_lcell_comb \srcB[2]~2 (
// Equation(s):
// \srcB[2]~2_combout  = (\instr_rom|rom~3_combout  & ((\r_pc|q [2]) # ((\instr_rom|rom~7_combout ) # (!\instr_rom|rom~2_combout ))))

	.dataa(\r_pc|q [2]),
	.datab(\instr_rom|rom~2_combout ),
	.datac(\instr_rom|rom~3_combout ),
	.datad(\instr_rom|rom~7_combout ),
	.cin(gnd),
	.combout(\srcB[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \srcB[2]~2 .lut_mask = 16'hF0B0;
defparam \srcB[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y31_N5
cycloneii_lcell_ff \rf|rf~162 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1088_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~162_regout ));

// Location: LCFF_X23_Y31_N3
cycloneii_lcell_ff \rf|rf~226 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1091_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~226_regout ));

// Location: LCFF_X23_Y32_N5
cycloneii_lcell_ff \rf|rf~130 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~130_regout ));

// Location: LCFF_X23_Y32_N11
cycloneii_lcell_ff \rf|rf~194 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1089_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~194_regout ));

// Location: LCCOMB_X23_Y32_N10
cycloneii_lcell_comb \rf|rf~1028 (
// Equation(s):
// \rf|rf~1028_combout  = (\instr_rom|rom~4_combout  & (((\instr_rom|rom~6_combout )))) # (!\instr_rom|rom~4_combout  & ((\instr_rom|rom~6_combout  & ((\rf|rf~194_regout ))) # (!\instr_rom|rom~6_combout  & (\rf|rf~130_regout ))))

	.dataa(\instr_rom|rom~4_combout ),
	.datab(\rf|rf~130_regout ),
	.datac(\rf|rf~194_regout ),
	.datad(\instr_rom|rom~6_combout ),
	.cin(gnd),
	.combout(\rf|rf~1028_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~1028 .lut_mask = 16'hFA44;
defparam \rf|rf~1028 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N2
cycloneii_lcell_comb \rf|rf~1029 (
// Equation(s):
// \rf|rf~1029_combout  = (\instr_rom|rom~4_combout  & ((\rf|rf~1028_combout  & ((\rf|rf~226_regout ))) # (!\rf|rf~1028_combout  & (\rf|rf~162_regout )))) # (!\instr_rom|rom~4_combout  & (((\rf|rf~1028_combout ))))

	.dataa(\instr_rom|rom~4_combout ),
	.datab(\rf|rf~162_regout ),
	.datac(\rf|rf~226_regout ),
	.datad(\rf|rf~1028_combout ),
	.cin(gnd),
	.combout(\rf|rf~1029_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~1029 .lut_mask = 16'hF588;
defparam \rf|rf~1029 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N0
cycloneii_lcell_comb \srcB[2]~3 (
// Equation(s):
// \srcB[2]~3_combout  = (\srcB[2]~2_combout  & \rf|rf~1029_combout )

	.dataa(vcc),
	.datab(\srcB[2]~2_combout ),
	.datac(vcc),
	.datad(\rf|rf~1029_combout ),
	.cin(gnd),
	.combout(\srcB[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \srcB[2]~3 .lut_mask = 16'hCC00;
defparam \srcB[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N10
cycloneii_lcell_comb \rf|rd1[2]~2 (
// Equation(s):
// \rf|rd1[2]~2_combout  = (\r_pc|q [2] & (\instr_rom|rom~3_combout  & \rf|rf~162_regout ))

	.dataa(vcc),
	.datab(\r_pc|q [2]),
	.datac(\instr_rom|rom~3_combout ),
	.datad(\rf|rf~162_regout ),
	.cin(gnd),
	.combout(\rf|rd1[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rd1[2]~2 .lut_mask = 16'hC000;
defparam \rf|rd1[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N4
cycloneii_lcell_comb \alu0|Add0~4 (
// Equation(s):
// \alu0|Add0~4_combout  = ((\srcB[2]~3_combout  $ (\rf|rd1[2]~2_combout  $ (!\alu0|Add0~3 )))) # (GND)
// \alu0|Add0~5  = CARRY((\srcB[2]~3_combout  & ((\rf|rd1[2]~2_combout ) # (!\alu0|Add0~3 ))) # (!\srcB[2]~3_combout  & (\rf|rd1[2]~2_combout  & !\alu0|Add0~3 )))

	.dataa(\srcB[2]~3_combout ),
	.datab(\rf|rd1[2]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu0|Add0~3 ),
	.combout(\alu0|Add0~4_combout ),
	.cout(\alu0|Add0~5 ));
// synopsys translate_off
defparam \alu0|Add0~4 .lut_mask = 16'h698E;
defparam \alu0|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N4
cycloneii_lcell_comb \rf|rd1[3]~3 (
// Equation(s):
// \rf|rd1[3]~3_combout  = (\rf|rf~163_regout  & (\r_pc|q [2] & \instr_rom|rom~3_combout ))

	.dataa(\rf|rf~163_regout ),
	.datab(\r_pc|q [2]),
	.datac(vcc),
	.datad(\instr_rom|rom~3_combout ),
	.cin(gnd),
	.combout(\rf|rd1[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rd1[3]~3 .lut_mask = 16'h8800;
defparam \rf|rd1[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y32_N23
cycloneii_lcell_ff \rf|rf~195 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1089_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~195_regout ));

// Location: LCFF_X22_Y32_N7
cycloneii_lcell_ff \rf|rf~163 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\alu0|Add0~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|rf~1088_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~163_regout ));

// Location: LCFF_X23_Y32_N29
cycloneii_lcell_ff \rf|rf~131 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~131_regout ));

// Location: LCCOMB_X23_Y32_N28
cycloneii_lcell_comb \rf|rf~1030 (
// Equation(s):
// \rf|rf~1030_combout  = (\instr_rom|rom~4_combout  & ((\rf|rf~163_regout ) # ((\instr_rom|rom~6_combout )))) # (!\instr_rom|rom~4_combout  & (((\rf|rf~131_regout  & !\instr_rom|rom~6_combout ))))

	.dataa(\instr_rom|rom~4_combout ),
	.datab(\rf|rf~163_regout ),
	.datac(\rf|rf~131_regout ),
	.datad(\instr_rom|rom~6_combout ),
	.cin(gnd),
	.combout(\rf|rf~1030_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~1030 .lut_mask = 16'hAAD8;
defparam \rf|rf~1030 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N22
cycloneii_lcell_comb \rf|rf~1031 (
// Equation(s):
// \rf|rf~1031_combout  = (\instr_rom|rom~6_combout  & ((\rf|rf~1030_combout  & (\rf|rf~227_regout )) # (!\rf|rf~1030_combout  & ((\rf|rf~195_regout ))))) # (!\instr_rom|rom~6_combout  & (((\rf|rf~1030_combout ))))

	.dataa(\rf|rf~227_regout ),
	.datab(\instr_rom|rom~6_combout ),
	.datac(\rf|rf~195_regout ),
	.datad(\rf|rf~1030_combout ),
	.cin(gnd),
	.combout(\rf|rf~1031_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~1031 .lut_mask = 16'hBBC0;
defparam \rf|rf~1031 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N14
cycloneii_lcell_comb \srcB[3]~4 (
// Equation(s):
// \srcB[3]~4_combout  = (\srcB[2]~2_combout  & \rf|rf~1031_combout )

	.dataa(vcc),
	.datab(\srcB[2]~2_combout ),
	.datac(vcc),
	.datad(\rf|rf~1031_combout ),
	.cin(gnd),
	.combout(\srcB[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \srcB[3]~4 .lut_mask = 16'hCC00;
defparam \srcB[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N6
cycloneii_lcell_comb \alu0|Add0~6 (
// Equation(s):
// \alu0|Add0~6_combout  = (\rf|rd1[3]~3_combout  & ((\srcB[3]~4_combout  & (\alu0|Add0~5  & VCC)) # (!\srcB[3]~4_combout  & (!\alu0|Add0~5 )))) # (!\rf|rd1[3]~3_combout  & ((\srcB[3]~4_combout  & (!\alu0|Add0~5 )) # (!\srcB[3]~4_combout  & ((\alu0|Add0~5 ) 
// # (GND)))))
// \alu0|Add0~7  = CARRY((\rf|rd1[3]~3_combout  & (!\srcB[3]~4_combout  & !\alu0|Add0~5 )) # (!\rf|rd1[3]~3_combout  & ((!\alu0|Add0~5 ) # (!\srcB[3]~4_combout ))))

	.dataa(\rf|rd1[3]~3_combout ),
	.datab(\srcB[3]~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu0|Add0~5 ),
	.combout(\alu0|Add0~6_combout ),
	.cout(\alu0|Add0~7 ));
// synopsys translate_off
defparam \alu0|Add0~6 .lut_mask = 16'h9617;
defparam \alu0|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y31_N29
cycloneii_lcell_ff \rf|rf~164 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1088_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~164_regout ));

// Location: LCCOMB_X21_Y32_N24
cycloneii_lcell_comb \rf|rd1[4]~4 (
// Equation(s):
// \rf|rd1[4]~4_combout  = (\r_pc|q [2] & (\rf|rf~164_regout  & \instr_rom|rom~3_combout ))

	.dataa(\r_pc|q [2]),
	.datab(\rf|rf~164_regout ),
	.datac(vcc),
	.datad(\instr_rom|rom~3_combout ),
	.cin(gnd),
	.combout(\rf|rd1[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rd1[4]~4 .lut_mask = 16'h8800;
defparam \rf|rd1[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y31_N3
cycloneii_lcell_ff \rf|rf~228 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1091_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~228_regout ));

// Location: LCFF_X24_Y32_N19
cycloneii_lcell_ff \rf|rf~132 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~132_regout ));

// Location: LCCOMB_X24_Y32_N18
cycloneii_lcell_comb \rf|rf~1032 (
// Equation(s):
// \rf|rf~1032_combout  = (\instr_rom|rom~4_combout  & (((\instr_rom|rom~6_combout )))) # (!\instr_rom|rom~4_combout  & ((\instr_rom|rom~6_combout  & (\rf|rf~196_regout )) # (!\instr_rom|rom~6_combout  & ((\rf|rf~132_regout )))))

	.dataa(\rf|rf~196_regout ),
	.datab(\instr_rom|rom~4_combout ),
	.datac(\rf|rf~132_regout ),
	.datad(\instr_rom|rom~6_combout ),
	.cin(gnd),
	.combout(\rf|rf~1032_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~1032 .lut_mask = 16'hEE30;
defparam \rf|rf~1032 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y31_N28
cycloneii_lcell_comb \rf|rf~1033 (
// Equation(s):
// \rf|rf~1033_combout  = (\instr_rom|rom~4_combout  & ((\rf|rf~1032_combout  & (\rf|rf~228_regout )) # (!\rf|rf~1032_combout  & ((\rf|rf~164_regout ))))) # (!\instr_rom|rom~4_combout  & (((\rf|rf~1032_combout ))))

	.dataa(\instr_rom|rom~4_combout ),
	.datab(\rf|rf~228_regout ),
	.datac(\rf|rf~164_regout ),
	.datad(\rf|rf~1032_combout ),
	.cin(gnd),
	.combout(\rf|rf~1033_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~1033 .lut_mask = 16'hDDA0;
defparam \rf|rf~1033 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y31_N0
cycloneii_lcell_comb \srcB[4]~5 (
// Equation(s):
// \srcB[4]~5_combout  = ((\instr_rom|rom~3_combout  & \rf|rf~1033_combout )) # (!\control|WideOr1~0_combout )

	.dataa(\instr_rom|rom~3_combout ),
	.datab(\control|WideOr1~0_combout ),
	.datac(vcc),
	.datad(\rf|rf~1033_combout ),
	.cin(gnd),
	.combout(\srcB[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \srcB[4]~5 .lut_mask = 16'hBB33;
defparam \srcB[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N8
cycloneii_lcell_comb \alu0|Add0~8 (
// Equation(s):
// \alu0|Add0~8_combout  = ((\rf|rd1[4]~4_combout  $ (\srcB[4]~5_combout  $ (!\alu0|Add0~7 )))) # (GND)
// \alu0|Add0~9  = CARRY((\rf|rd1[4]~4_combout  & ((\srcB[4]~5_combout ) # (!\alu0|Add0~7 ))) # (!\rf|rd1[4]~4_combout  & (\srcB[4]~5_combout  & !\alu0|Add0~7 )))

	.dataa(\rf|rd1[4]~4_combout ),
	.datab(\srcB[4]~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu0|Add0~7 ),
	.combout(\alu0|Add0~8_combout ),
	.cout(\alu0|Add0~9 ));
// synopsys translate_off
defparam \alu0|Add0~8 .lut_mask = 16'h698E;
defparam \alu0|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X22_Y32_N31
cycloneii_lcell_ff \rf|rf~165 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1088_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~165_regout ));

// Location: LCCOMB_X24_Y32_N12
cycloneii_lcell_comb \rf|rd1[5]~5 (
// Equation(s):
// \rf|rd1[5]~5_combout  = (\r_pc|q [2] & (\instr_rom|rom~3_combout  & \rf|rf~165_regout ))

	.dataa(vcc),
	.datab(\r_pc|q [2]),
	.datac(\instr_rom|rom~3_combout ),
	.datad(\rf|rf~165_regout ),
	.cin(gnd),
	.combout(\rf|rd1[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rd1[5]~5 .lut_mask = 16'hC000;
defparam \rf|rd1[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y32_N13
cycloneii_lcell_ff \rf|rf~197 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1089_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~197_regout ));

// Location: LCFF_X23_Y32_N31
cycloneii_lcell_ff \rf|rf~133 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~133_regout ));

// Location: LCCOMB_X23_Y32_N30
cycloneii_lcell_comb \rf|rf~1034 (
// Equation(s):
// \rf|rf~1034_combout  = (\instr_rom|rom~6_combout  & (((\instr_rom|rom~4_combout )))) # (!\instr_rom|rom~6_combout  & ((\instr_rom|rom~4_combout  & (\rf|rf~165_regout )) # (!\instr_rom|rom~4_combout  & ((\rf|rf~133_regout )))))

	.dataa(\rf|rf~165_regout ),
	.datab(\instr_rom|rom~6_combout ),
	.datac(\rf|rf~133_regout ),
	.datad(\instr_rom|rom~4_combout ),
	.cin(gnd),
	.combout(\rf|rf~1034_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~1034 .lut_mask = 16'hEE30;
defparam \rf|rf~1034 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N12
cycloneii_lcell_comb \rf|rf~1035 (
// Equation(s):
// \rf|rf~1035_combout  = (\instr_rom|rom~6_combout  & ((\rf|rf~1034_combout  & (\rf|rf~229_regout )) # (!\rf|rf~1034_combout  & ((\rf|rf~197_regout ))))) # (!\instr_rom|rom~6_combout  & (((\rf|rf~1034_combout ))))

	.dataa(\rf|rf~229_regout ),
	.datab(\instr_rom|rom~6_combout ),
	.datac(\rf|rf~197_regout ),
	.datad(\rf|rf~1034_combout ),
	.cin(gnd),
	.combout(\rf|rf~1035_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~1035 .lut_mask = 16'hBBC0;
defparam \rf|rf~1035 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N8
cycloneii_lcell_comb \srcB[5]~6 (
// Equation(s):
// \srcB[5]~6_combout  = (\srcB[2]~2_combout  & \rf|rf~1035_combout )

	.dataa(vcc),
	.datab(\srcB[2]~2_combout ),
	.datac(vcc),
	.datad(\rf|rf~1035_combout ),
	.cin(gnd),
	.combout(\srcB[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \srcB[5]~6 .lut_mask = 16'hCC00;
defparam \srcB[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N10
cycloneii_lcell_comb \alu0|Add0~10 (
// Equation(s):
// \alu0|Add0~10_combout  = (\rf|rd1[5]~5_combout  & ((\srcB[5]~6_combout  & (\alu0|Add0~9  & VCC)) # (!\srcB[5]~6_combout  & (!\alu0|Add0~9 )))) # (!\rf|rd1[5]~5_combout  & ((\srcB[5]~6_combout  & (!\alu0|Add0~9 )) # (!\srcB[5]~6_combout  & ((\alu0|Add0~9 ) 
// # (GND)))))
// \alu0|Add0~11  = CARRY((\rf|rd1[5]~5_combout  & (!\srcB[5]~6_combout  & !\alu0|Add0~9 )) # (!\rf|rd1[5]~5_combout  & ((!\alu0|Add0~9 ) # (!\srcB[5]~6_combout ))))

	.dataa(\rf|rd1[5]~5_combout ),
	.datab(\srcB[5]~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu0|Add0~9 ),
	.combout(\alu0|Add0~10_combout ),
	.cout(\alu0|Add0~11 ));
// synopsys translate_off
defparam \alu0|Add0~10 .lut_mask = 16'h9617;
defparam \alu0|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y30_N29
cycloneii_lcell_ff \rf|rf~166 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1088_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~166_regout ));

// Location: LCCOMB_X23_Y30_N10
cycloneii_lcell_comb \rf|rd1[6]~6 (
// Equation(s):
// \rf|rd1[6]~6_combout  = (\rf|rf~166_regout  & (\instr_rom|rom~3_combout  & \r_pc|q [2]))

	.dataa(vcc),
	.datab(\rf|rf~166_regout ),
	.datac(\instr_rom|rom~3_combout ),
	.datad(\r_pc|q [2]),
	.cin(gnd),
	.combout(\rf|rd1[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rd1[6]~6 .lut_mask = 16'hC000;
defparam \rf|rd1[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y30_N13
cycloneii_lcell_ff \rf|rf~230 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1091_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~230_regout ));

// Location: LCFF_X23_Y32_N15
cycloneii_lcell_ff \rf|rf~134 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~134_regout ));

// Location: LCFF_X23_Y32_N19
cycloneii_lcell_ff \rf|rf~198 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1089_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~198_regout ));

// Location: LCCOMB_X23_Y32_N18
cycloneii_lcell_comb \rf|rf~1036 (
// Equation(s):
// \rf|rf~1036_combout  = (\instr_rom|rom~4_combout  & (((\instr_rom|rom~6_combout )))) # (!\instr_rom|rom~4_combout  & ((\instr_rom|rom~6_combout  & ((\rf|rf~198_regout ))) # (!\instr_rom|rom~6_combout  & (\rf|rf~134_regout ))))

	.dataa(\instr_rom|rom~4_combout ),
	.datab(\rf|rf~134_regout ),
	.datac(\rf|rf~198_regout ),
	.datad(\instr_rom|rom~6_combout ),
	.cin(gnd),
	.combout(\rf|rf~1036_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~1036 .lut_mask = 16'hFA44;
defparam \rf|rf~1036 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N12
cycloneii_lcell_comb \rf|rf~1037 (
// Equation(s):
// \rf|rf~1037_combout  = (\instr_rom|rom~4_combout  & ((\rf|rf~1036_combout  & ((\rf|rf~230_regout ))) # (!\rf|rf~1036_combout  & (\rf|rf~166_regout )))) # (!\instr_rom|rom~4_combout  & (((\rf|rf~1036_combout ))))

	.dataa(\instr_rom|rom~4_combout ),
	.datab(\rf|rf~166_regout ),
	.datac(\rf|rf~230_regout ),
	.datad(\rf|rf~1036_combout ),
	.cin(gnd),
	.combout(\rf|rf~1037_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~1037 .lut_mask = 16'hF588;
defparam \rf|rf~1037 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N6
cycloneii_lcell_comb \srcB[6]~7 (
// Equation(s):
// \srcB[6]~7_combout  = (\srcB[2]~2_combout  & \rf|rf~1037_combout )

	.dataa(vcc),
	.datab(\srcB[2]~2_combout ),
	.datac(vcc),
	.datad(\rf|rf~1037_combout ),
	.cin(gnd),
	.combout(\srcB[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \srcB[6]~7 .lut_mask = 16'hCC00;
defparam \srcB[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N12
cycloneii_lcell_comb \alu0|Add0~12 (
// Equation(s):
// \alu0|Add0~12_combout  = ((\rf|rd1[6]~6_combout  $ (\srcB[6]~7_combout  $ (!\alu0|Add0~11 )))) # (GND)
// \alu0|Add0~13  = CARRY((\rf|rd1[6]~6_combout  & ((\srcB[6]~7_combout ) # (!\alu0|Add0~11 ))) # (!\rf|rd1[6]~6_combout  & (\srcB[6]~7_combout  & !\alu0|Add0~11 )))

	.dataa(\rf|rd1[6]~6_combout ),
	.datab(\srcB[6]~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu0|Add0~11 ),
	.combout(\alu0|Add0~12_combout ),
	.cout(\alu0|Add0~13 ));
// synopsys translate_off
defparam \alu0|Add0~12 .lut_mask = 16'h698E;
defparam \alu0|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y33_N9
cycloneii_lcell_ff \rf|rf~167 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1088_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~167_regout ));

// Location: LCCOMB_X22_Y33_N16
cycloneii_lcell_comb \rf|rd1[7]~7 (
// Equation(s):
// \rf|rd1[7]~7_combout  = (\r_pc|q [2] & (\rf|rf~167_regout  & \instr_rom|rom~3_combout ))

	.dataa(vcc),
	.datab(\r_pc|q [2]),
	.datac(\rf|rf~167_regout ),
	.datad(\instr_rom|rom~3_combout ),
	.cin(gnd),
	.combout(\rf|rd1[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rd1[7]~7 .lut_mask = 16'hC000;
defparam \rf|rd1[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y33_N31
cycloneii_lcell_ff \rf|rf~199 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1089_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~199_regout ));

// Location: LCCOMB_X23_Y33_N28
cycloneii_lcell_comb \rf|rf~1038 (
// Equation(s):
// \rf|rf~1038_combout  = (\instr_rom|rom~6_combout  & (((\instr_rom|rom~4_combout )))) # (!\instr_rom|rom~6_combout  & ((\instr_rom|rom~4_combout  & ((\rf|rf~167_regout ))) # (!\instr_rom|rom~4_combout  & (\rf|rf~135_regout ))))

	.dataa(\rf|rf~135_regout ),
	.datab(\rf|rf~167_regout ),
	.datac(\instr_rom|rom~6_combout ),
	.datad(\instr_rom|rom~4_combout ),
	.cin(gnd),
	.combout(\rf|rf~1038_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~1038 .lut_mask = 16'hFC0A;
defparam \rf|rf~1038 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N30
cycloneii_lcell_comb \rf|rf~1039 (
// Equation(s):
// \rf|rf~1039_combout  = (\instr_rom|rom~6_combout  & ((\rf|rf~1038_combout  & (\rf|rf~231_regout )) # (!\rf|rf~1038_combout  & ((\rf|rf~199_regout ))))) # (!\instr_rom|rom~6_combout  & (((\rf|rf~1038_combout ))))

	.dataa(\rf|rf~231_regout ),
	.datab(\instr_rom|rom~6_combout ),
	.datac(\rf|rf~199_regout ),
	.datad(\rf|rf~1038_combout ),
	.cin(gnd),
	.combout(\rf|rf~1039_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~1039 .lut_mask = 16'hBBC0;
defparam \rf|rf~1039 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N0
cycloneii_lcell_comb \srcB[7]~8 (
// Equation(s):
// \srcB[7]~8_combout  = (\instr_rom|rom~3_combout  & ((\rf|rf~1039_combout ) # (!\control|WideOr1~0_combout )))

	.dataa(\control|WideOr1~0_combout ),
	.datab(\instr_rom|rom~3_combout ),
	.datac(vcc),
	.datad(\rf|rf~1039_combout ),
	.cin(gnd),
	.combout(\srcB[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \srcB[7]~8 .lut_mask = 16'hCC44;
defparam \srcB[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N14
cycloneii_lcell_comb \alu0|Add0~14 (
// Equation(s):
// \alu0|Add0~14_combout  = (\rf|rd1[7]~7_combout  & ((\srcB[7]~8_combout  & (\alu0|Add0~13  & VCC)) # (!\srcB[7]~8_combout  & (!\alu0|Add0~13 )))) # (!\rf|rd1[7]~7_combout  & ((\srcB[7]~8_combout  & (!\alu0|Add0~13 )) # (!\srcB[7]~8_combout  & 
// ((\alu0|Add0~13 ) # (GND)))))
// \alu0|Add0~15  = CARRY((\rf|rd1[7]~7_combout  & (!\srcB[7]~8_combout  & !\alu0|Add0~13 )) # (!\rf|rd1[7]~7_combout  & ((!\alu0|Add0~13 ) # (!\srcB[7]~8_combout ))))

	.dataa(\rf|rd1[7]~7_combout ),
	.datab(\srcB[7]~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu0|Add0~13 ),
	.combout(\alu0|Add0~14_combout ),
	.cout(\alu0|Add0~15 ));
// synopsys translate_off
defparam \alu0|Add0~14 .lut_mask = 16'h9617;
defparam \alu0|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N10
cycloneii_lcell_comb \rf|rd1[8]~8 (
// Equation(s):
// \rf|rd1[8]~8_combout  = (\rf|rf~168_regout  & (\r_pc|q [2] & \instr_rom|rom~3_combout ))

	.dataa(\rf|rf~168_regout ),
	.datab(\r_pc|q [2]),
	.datac(vcc),
	.datad(\instr_rom|rom~3_combout ),
	.cin(gnd),
	.combout(\rf|rd1[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rd1[8]~8 .lut_mask = 16'h8800;
defparam \rf|rd1[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y34_N13
cycloneii_lcell_ff \rf|rf~232 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1091_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~232_regout ));

// Location: LCFF_X23_Y34_N3
cycloneii_lcell_ff \rf|rf~136 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~136_regout ));

// Location: LCCOMB_X23_Y34_N2
cycloneii_lcell_comb \rf|rf~1040 (
// Equation(s):
// \rf|rf~1040_combout  = (\instr_rom|rom~4_combout  & (((\instr_rom|rom~6_combout )))) # (!\instr_rom|rom~4_combout  & ((\instr_rom|rom~6_combout  & (\rf|rf~200_regout )) # (!\instr_rom|rom~6_combout  & ((\rf|rf~136_regout )))))

	.dataa(\rf|rf~200_regout ),
	.datab(\instr_rom|rom~4_combout ),
	.datac(\rf|rf~136_regout ),
	.datad(\instr_rom|rom~6_combout ),
	.cin(gnd),
	.combout(\rf|rf~1040_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~1040 .lut_mask = 16'hEE30;
defparam \rf|rf~1040 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y34_N12
cycloneii_lcell_comb \rf|rf~1041 (
// Equation(s):
// \rf|rf~1041_combout  = (\instr_rom|rom~4_combout  & ((\rf|rf~1040_combout  & ((\rf|rf~232_regout ))) # (!\rf|rf~1040_combout  & (\rf|rf~168_regout )))) # (!\instr_rom|rom~4_combout  & (((\rf|rf~1040_combout ))))

	.dataa(\rf|rf~168_regout ),
	.datab(\instr_rom|rom~4_combout ),
	.datac(\rf|rf~232_regout ),
	.datad(\rf|rf~1040_combout ),
	.cin(gnd),
	.combout(\rf|rf~1041_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~1041 .lut_mask = 16'hF388;
defparam \rf|rf~1041 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y34_N18
cycloneii_lcell_comb \srcB[8]~9 (
// Equation(s):
// \srcB[8]~9_combout  = (\control|WideOr1~0_combout  & (\instr_rom|rom~3_combout  & ((\rf|rf~1041_combout )))) # (!\control|WideOr1~0_combout  & (((\instr_rom|rom~6_combout ))))

	.dataa(\instr_rom|rom~3_combout ),
	.datab(\instr_rom|rom~6_combout ),
	.datac(\control|WideOr1~0_combout ),
	.datad(\rf|rf~1041_combout ),
	.cin(gnd),
	.combout(\srcB[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \srcB[8]~9 .lut_mask = 16'hAC0C;
defparam \srcB[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N16
cycloneii_lcell_comb \alu0|Add0~16 (
// Equation(s):
// \alu0|Add0~16_combout  = ((\rf|rd1[8]~8_combout  $ (\srcB[8]~9_combout  $ (!\alu0|Add0~15 )))) # (GND)
// \alu0|Add0~17  = CARRY((\rf|rd1[8]~8_combout  & ((\srcB[8]~9_combout ) # (!\alu0|Add0~15 ))) # (!\rf|rd1[8]~8_combout  & (\srcB[8]~9_combout  & !\alu0|Add0~15 )))

	.dataa(\rf|rd1[8]~8_combout ),
	.datab(\srcB[8]~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu0|Add0~15 ),
	.combout(\alu0|Add0~16_combout ),
	.cout(\alu0|Add0~17 ));
// synopsys translate_off
defparam \alu0|Add0~16 .lut_mask = 16'h698E;
defparam \alu0|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y33_N19
cycloneii_lcell_ff \rf|rf~201 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1089_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~201_regout ));

// Location: LCFF_X23_Y33_N23
cycloneii_lcell_ff \rf|rf~169 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1088_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~169_regout ));

// Location: LCCOMB_X23_Y33_N0
cycloneii_lcell_comb \rf|rf~1042 (
// Equation(s):
// \rf|rf~1042_combout  = (\instr_rom|rom~6_combout  & (((\instr_rom|rom~4_combout )))) # (!\instr_rom|rom~6_combout  & ((\instr_rom|rom~4_combout  & ((\rf|rf~169_regout ))) # (!\instr_rom|rom~4_combout  & (\rf|rf~137_regout ))))

	.dataa(\rf|rf~137_regout ),
	.datab(\rf|rf~169_regout ),
	.datac(\instr_rom|rom~6_combout ),
	.datad(\instr_rom|rom~4_combout ),
	.cin(gnd),
	.combout(\rf|rf~1042_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~1042 .lut_mask = 16'hFC0A;
defparam \rf|rf~1042 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N18
cycloneii_lcell_comb \rf|rf~1043 (
// Equation(s):
// \rf|rf~1043_combout  = (\instr_rom|rom~6_combout  & ((\rf|rf~1042_combout  & (\rf|rf~233_regout )) # (!\rf|rf~1042_combout  & ((\rf|rf~201_regout ))))) # (!\instr_rom|rom~6_combout  & (((\rf|rf~1042_combout ))))

	.dataa(\rf|rf~233_regout ),
	.datab(\instr_rom|rom~6_combout ),
	.datac(\rf|rf~201_regout ),
	.datad(\rf|rf~1042_combout ),
	.cin(gnd),
	.combout(\rf|rf~1043_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~1043 .lut_mask = 16'hBBC0;
defparam \rf|rf~1043 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N2
cycloneii_lcell_comb \srcB[9]~10 (
// Equation(s):
// \srcB[9]~10_combout  = ((\rf|rf~1043_combout  & \instr_rom|rom~3_combout )) # (!\control|WideOr1~0_combout )

	.dataa(\control|WideOr1~0_combout ),
	.datab(\rf|rf~1043_combout ),
	.datac(vcc),
	.datad(\instr_rom|rom~3_combout ),
	.cin(gnd),
	.combout(\srcB[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \srcB[9]~10 .lut_mask = 16'hDD55;
defparam \srcB[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N16
cycloneii_lcell_comb \rf|rd1[9]~9 (
// Equation(s):
// \rf|rd1[9]~9_combout  = (\rf|rf~169_regout  & (\r_pc|q [2] & \instr_rom|rom~3_combout ))

	.dataa(vcc),
	.datab(\rf|rf~169_regout ),
	.datac(\r_pc|q [2]),
	.datad(\instr_rom|rom~3_combout ),
	.cin(gnd),
	.combout(\rf|rd1[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rd1[9]~9 .lut_mask = 16'hC000;
defparam \rf|rd1[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N18
cycloneii_lcell_comb \alu0|Add0~18 (
// Equation(s):
// \alu0|Add0~18_combout  = (\srcB[9]~10_combout  & ((\rf|rd1[9]~9_combout  & (\alu0|Add0~17  & VCC)) # (!\rf|rd1[9]~9_combout  & (!\alu0|Add0~17 )))) # (!\srcB[9]~10_combout  & ((\rf|rd1[9]~9_combout  & (!\alu0|Add0~17 )) # (!\rf|rd1[9]~9_combout  & 
// ((\alu0|Add0~17 ) # (GND)))))
// \alu0|Add0~19  = CARRY((\srcB[9]~10_combout  & (!\rf|rd1[9]~9_combout  & !\alu0|Add0~17 )) # (!\srcB[9]~10_combout  & ((!\alu0|Add0~17 ) # (!\rf|rd1[9]~9_combout ))))

	.dataa(\srcB[9]~10_combout ),
	.datab(\rf|rd1[9]~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu0|Add0~17 ),
	.combout(\alu0|Add0~18_combout ),
	.cout(\alu0|Add0~19 ));
// synopsys translate_off
defparam \alu0|Add0~18 .lut_mask = 16'h9617;
defparam \alu0|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X22_Y32_N11
cycloneii_lcell_ff \rf|rf~170 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1088_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~170_regout ));

// Location: LCCOMB_X24_Y32_N26
cycloneii_lcell_comb \rf|rd1[10]~10 (
// Equation(s):
// \rf|rd1[10]~10_combout  = (\r_pc|q [2] & (\instr_rom|rom~3_combout  & \rf|rf~170_regout ))

	.dataa(vcc),
	.datab(\r_pc|q [2]),
	.datac(\instr_rom|rom~3_combout ),
	.datad(\rf|rf~170_regout ),
	.cin(gnd),
	.combout(\rf|rd1[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rd1[10]~10 .lut_mask = 16'hC000;
defparam \rf|rd1[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y32_N15
cycloneii_lcell_ff \rf|rf~234 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1091_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~234_regout ));

// Location: LCFF_X23_Y32_N25
cycloneii_lcell_ff \rf|rf~202 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1089_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~202_regout ));

// Location: LCFF_X22_Y32_N21
cycloneii_lcell_ff \rf|rf~138 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\alu0|Add0~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|rf~1090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~138_regout ));

// Location: LCCOMB_X23_Y32_N24
cycloneii_lcell_comb \rf|rf~1044 (
// Equation(s):
// \rf|rf~1044_combout  = (\instr_rom|rom~4_combout  & (\instr_rom|rom~6_combout )) # (!\instr_rom|rom~4_combout  & ((\instr_rom|rom~6_combout  & (\rf|rf~202_regout )) # (!\instr_rom|rom~6_combout  & ((\rf|rf~138_regout )))))

	.dataa(\instr_rom|rom~4_combout ),
	.datab(\instr_rom|rom~6_combout ),
	.datac(\rf|rf~202_regout ),
	.datad(\rf|rf~138_regout ),
	.cin(gnd),
	.combout(\rf|rf~1044_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~1044 .lut_mask = 16'hD9C8;
defparam \rf|rf~1044 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N14
cycloneii_lcell_comb \rf|rf~1045 (
// Equation(s):
// \rf|rf~1045_combout  = (\instr_rom|rom~4_combout  & ((\rf|rf~1044_combout  & ((\rf|rf~234_regout ))) # (!\rf|rf~1044_combout  & (\rf|rf~170_regout )))) # (!\instr_rom|rom~4_combout  & (((\rf|rf~1044_combout ))))

	.dataa(\instr_rom|rom~4_combout ),
	.datab(\rf|rf~170_regout ),
	.datac(\rf|rf~234_regout ),
	.datad(\rf|rf~1044_combout ),
	.cin(gnd),
	.combout(\rf|rf~1045_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~1045 .lut_mask = 16'hF588;
defparam \rf|rf~1045 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N28
cycloneii_lcell_comb \srcB[10]~11 (
// Equation(s):
// \srcB[10]~11_combout  = (\rf|rf~1045_combout  & \srcB[2]~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\rf|rf~1045_combout ),
	.datad(\srcB[2]~2_combout ),
	.cin(gnd),
	.combout(\srcB[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \srcB[10]~11 .lut_mask = 16'hF000;
defparam \srcB[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N20
cycloneii_lcell_comb \alu0|Add0~20 (
// Equation(s):
// \alu0|Add0~20_combout  = ((\rf|rd1[10]~10_combout  $ (\srcB[10]~11_combout  $ (!\alu0|Add0~19 )))) # (GND)
// \alu0|Add0~21  = CARRY((\rf|rd1[10]~10_combout  & ((\srcB[10]~11_combout ) # (!\alu0|Add0~19 ))) # (!\rf|rd1[10]~10_combout  & (\srcB[10]~11_combout  & !\alu0|Add0~19 )))

	.dataa(\rf|rd1[10]~10_combout ),
	.datab(\srcB[10]~11_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu0|Add0~19 ),
	.combout(\alu0|Add0~20_combout ),
	.cout(\alu0|Add0~21 ));
// synopsys translate_off
defparam \alu0|Add0~20 .lut_mask = 16'h698E;
defparam \alu0|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y32_N7
cycloneii_lcell_ff \rf|rf~203 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1089_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~203_regout ));

// Location: LCFF_X21_Y32_N27
cycloneii_lcell_ff \rf|rf~235 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1091_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~235_regout ));

// Location: LCCOMB_X23_Y32_N6
cycloneii_lcell_comb \rf|rf~1047 (
// Equation(s):
// \rf|rf~1047_combout  = (\rf|rf~1046_combout  & (((\rf|rf~235_regout )) # (!\instr_rom|rom~6_combout ))) # (!\rf|rf~1046_combout  & (\instr_rom|rom~6_combout  & (\rf|rf~203_regout )))

	.dataa(\rf|rf~1046_combout ),
	.datab(\instr_rom|rom~6_combout ),
	.datac(\rf|rf~203_regout ),
	.datad(\rf|rf~235_regout ),
	.cin(gnd),
	.combout(\rf|rf~1047_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~1047 .lut_mask = 16'hEA62;
defparam \rf|rf~1047 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N26
cycloneii_lcell_comb \srcB[11]~12 (
// Equation(s):
// \srcB[11]~12_combout  = (\srcB[2]~2_combout  & \rf|rf~1047_combout )

	.dataa(vcc),
	.datab(\srcB[2]~2_combout ),
	.datac(vcc),
	.datad(\rf|rf~1047_combout ),
	.cin(gnd),
	.combout(\srcB[11]~12_combout ),
	.cout());
// synopsys translate_off
defparam \srcB[11]~12 .lut_mask = 16'hCC00;
defparam \srcB[11]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y32_N23
cycloneii_lcell_ff \rf|rf~171 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\alu0|Add0~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|rf~1088_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~171_regout ));

// Location: LCCOMB_X24_Y32_N20
cycloneii_lcell_comb \rf|rd1[11]~11 (
// Equation(s):
// \rf|rd1[11]~11_combout  = (\instr_rom|rom~3_combout  & (\r_pc|q [2] & \rf|rf~171_regout ))

	.dataa(\instr_rom|rom~3_combout ),
	.datab(vcc),
	.datac(\r_pc|q [2]),
	.datad(\rf|rf~171_regout ),
	.cin(gnd),
	.combout(\rf|rd1[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rd1[11]~11 .lut_mask = 16'hA000;
defparam \rf|rd1[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N22
cycloneii_lcell_comb \alu0|Add0~22 (
// Equation(s):
// \alu0|Add0~22_combout  = (\srcB[11]~12_combout  & ((\rf|rd1[11]~11_combout  & (\alu0|Add0~21  & VCC)) # (!\rf|rd1[11]~11_combout  & (!\alu0|Add0~21 )))) # (!\srcB[11]~12_combout  & ((\rf|rd1[11]~11_combout  & (!\alu0|Add0~21 )) # (!\rf|rd1[11]~11_combout  
// & ((\alu0|Add0~21 ) # (GND)))))
// \alu0|Add0~23  = CARRY((\srcB[11]~12_combout  & (!\rf|rd1[11]~11_combout  & !\alu0|Add0~21 )) # (!\srcB[11]~12_combout  & ((!\alu0|Add0~21 ) # (!\rf|rd1[11]~11_combout ))))

	.dataa(\srcB[11]~12_combout ),
	.datab(\rf|rd1[11]~11_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu0|Add0~21 ),
	.combout(\alu0|Add0~22_combout ),
	.cout(\alu0|Add0~23 ));
// synopsys translate_off
defparam \alu0|Add0~22 .lut_mask = 16'h9617;
defparam \alu0|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X22_Y32_N9
cycloneii_lcell_ff \rf|rf~172 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1088_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~172_regout ));

// Location: LCCOMB_X21_Y32_N20
cycloneii_lcell_comb \rf|rd1[12]~12 (
// Equation(s):
// \rf|rd1[12]~12_combout  = (\r_pc|q [2] & (\rf|rf~172_regout  & \instr_rom|rom~3_combout ))

	.dataa(vcc),
	.datab(\r_pc|q [2]),
	.datac(\rf|rf~172_regout ),
	.datad(\instr_rom|rom~3_combout ),
	.cin(gnd),
	.combout(\rf|rd1[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rd1[12]~12 .lut_mask = 16'hC000;
defparam \rf|rd1[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y32_N1
cycloneii_lcell_ff \rf|rf~236 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1091_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~236_regout ));

// Location: LCFF_X23_Y32_N1
cycloneii_lcell_ff \rf|rf~204 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1089_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~204_regout ));

// Location: LCFF_X21_Y32_N3
cycloneii_lcell_ff \rf|rf~140 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~140_regout ));

// Location: LCCOMB_X21_Y32_N2
cycloneii_lcell_comb \rf|rf~1048 (
// Equation(s):
// \rf|rf~1048_combout  = (\instr_rom|rom~4_combout  & (((\instr_rom|rom~6_combout )))) # (!\instr_rom|rom~4_combout  & ((\instr_rom|rom~6_combout  & (\rf|rf~204_regout )) # (!\instr_rom|rom~6_combout  & ((\rf|rf~140_regout )))))

	.dataa(\instr_rom|rom~4_combout ),
	.datab(\rf|rf~204_regout ),
	.datac(\rf|rf~140_regout ),
	.datad(\instr_rom|rom~6_combout ),
	.cin(gnd),
	.combout(\rf|rf~1048_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~1048 .lut_mask = 16'hEE50;
defparam \rf|rf~1048 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N0
cycloneii_lcell_comb \rf|rf~1049 (
// Equation(s):
// \rf|rf~1049_combout  = (\instr_rom|rom~4_combout  & ((\rf|rf~1048_combout  & ((\rf|rf~236_regout ))) # (!\rf|rf~1048_combout  & (\rf|rf~172_regout )))) # (!\instr_rom|rom~4_combout  & (((\rf|rf~1048_combout ))))

	.dataa(\instr_rom|rom~4_combout ),
	.datab(\rf|rf~172_regout ),
	.datac(\rf|rf~236_regout ),
	.datad(\rf|rf~1048_combout ),
	.cin(gnd),
	.combout(\rf|rf~1049_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~1049 .lut_mask = 16'hF588;
defparam \rf|rf~1049 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N22
cycloneii_lcell_comb \srcB[12]~13 (
// Equation(s):
// \srcB[12]~13_combout  = (\srcB[2]~2_combout  & \rf|rf~1049_combout )

	.dataa(vcc),
	.datab(\srcB[2]~2_combout ),
	.datac(vcc),
	.datad(\rf|rf~1049_combout ),
	.cin(gnd),
	.combout(\srcB[12]~13_combout ),
	.cout());
// synopsys translate_off
defparam \srcB[12]~13 .lut_mask = 16'hCC00;
defparam \srcB[12]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N24
cycloneii_lcell_comb \alu0|Add0~24 (
// Equation(s):
// \alu0|Add0~24_combout  = ((\rf|rd1[12]~12_combout  $ (\srcB[12]~13_combout  $ (!\alu0|Add0~23 )))) # (GND)
// \alu0|Add0~25  = CARRY((\rf|rd1[12]~12_combout  & ((\srcB[12]~13_combout ) # (!\alu0|Add0~23 ))) # (!\rf|rd1[12]~12_combout  & (\srcB[12]~13_combout  & !\alu0|Add0~23 )))

	.dataa(\rf|rd1[12]~12_combout ),
	.datab(\srcB[12]~13_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu0|Add0~23 ),
	.combout(\alu0|Add0~24_combout ),
	.cout(\alu0|Add0~25 ));
// synopsys translate_off
defparam \alu0|Add0~24 .lut_mask = 16'h698E;
defparam \alu0|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y33_N15
cycloneii_lcell_ff \rf|rf~173 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1088_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~173_regout ));

// Location: LCCOMB_X23_Y33_N24
cycloneii_lcell_comb \rf|rd1[13]~13 (
// Equation(s):
// \rf|rd1[13]~13_combout  = (\r_pc|q [2] & (\rf|rf~173_regout  & \instr_rom|rom~3_combout ))

	.dataa(vcc),
	.datab(\r_pc|q [2]),
	.datac(\rf|rf~173_regout ),
	.datad(\instr_rom|rom~3_combout ),
	.cin(gnd),
	.combout(\rf|rd1[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rd1[13]~13 .lut_mask = 16'hC000;
defparam \rf|rd1[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y33_N27
cycloneii_lcell_ff \rf|rf~205 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1089_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~205_regout ));

// Location: LCCOMB_X23_Y33_N12
cycloneii_lcell_comb \rf|rf~1050 (
// Equation(s):
// \rf|rf~1050_combout  = (\instr_rom|rom~4_combout  & (((\rf|rf~173_regout ) # (\instr_rom|rom~6_combout )))) # (!\instr_rom|rom~4_combout  & (\rf|rf~141_regout  & ((!\instr_rom|rom~6_combout ))))

	.dataa(\rf|rf~141_regout ),
	.datab(\instr_rom|rom~4_combout ),
	.datac(\rf|rf~173_regout ),
	.datad(\instr_rom|rom~6_combout ),
	.cin(gnd),
	.combout(\rf|rf~1050_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~1050 .lut_mask = 16'hCCE2;
defparam \rf|rf~1050 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N26
cycloneii_lcell_comb \rf|rf~1051 (
// Equation(s):
// \rf|rf~1051_combout  = (\instr_rom|rom~6_combout  & ((\rf|rf~1050_combout  & (\rf|rf~237_regout )) # (!\rf|rf~1050_combout  & ((\rf|rf~205_regout ))))) # (!\instr_rom|rom~6_combout  & (((\rf|rf~1050_combout ))))

	.dataa(\rf|rf~237_regout ),
	.datab(\instr_rom|rom~6_combout ),
	.datac(\rf|rf~205_regout ),
	.datad(\rf|rf~1050_combout ),
	.cin(gnd),
	.combout(\rf|rf~1051_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~1051 .lut_mask = 16'hBBC0;
defparam \rf|rf~1051 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N10
cycloneii_lcell_comb \srcB[13]~14 (
// Equation(s):
// \srcB[13]~14_combout  = (\srcB[2]~2_combout  & \rf|rf~1051_combout )

	.dataa(vcc),
	.datab(\srcB[2]~2_combout ),
	.datac(vcc),
	.datad(\rf|rf~1051_combout ),
	.cin(gnd),
	.combout(\srcB[13]~14_combout ),
	.cout());
// synopsys translate_off
defparam \srcB[13]~14 .lut_mask = 16'hCC00;
defparam \srcB[13]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N26
cycloneii_lcell_comb \alu0|Add0~26 (
// Equation(s):
// \alu0|Add0~26_combout  = (\rf|rd1[13]~13_combout  & ((\srcB[13]~14_combout  & (\alu0|Add0~25  & VCC)) # (!\srcB[13]~14_combout  & (!\alu0|Add0~25 )))) # (!\rf|rd1[13]~13_combout  & ((\srcB[13]~14_combout  & (!\alu0|Add0~25 )) # (!\srcB[13]~14_combout  & 
// ((\alu0|Add0~25 ) # (GND)))))
// \alu0|Add0~27  = CARRY((\rf|rd1[13]~13_combout  & (!\srcB[13]~14_combout  & !\alu0|Add0~25 )) # (!\rf|rd1[13]~13_combout  & ((!\alu0|Add0~25 ) # (!\srcB[13]~14_combout ))))

	.dataa(\rf|rd1[13]~13_combout ),
	.datab(\srcB[13]~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu0|Add0~25 ),
	.combout(\alu0|Add0~26_combout ),
	.cout(\alu0|Add0~27 ));
// synopsys translate_off
defparam \alu0|Add0~26 .lut_mask = 16'h9617;
defparam \alu0|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X22_Y32_N25
cycloneii_lcell_ff \rf|rf~174 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1088_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~174_regout ));

// Location: LCCOMB_X21_Y32_N12
cycloneii_lcell_comb \rf|rd1[14]~14 (
// Equation(s):
// \rf|rd1[14]~14_combout  = (\r_pc|q [2] & (\rf|rf~174_regout  & \instr_rom|rom~3_combout ))

	.dataa(vcc),
	.datab(\r_pc|q [2]),
	.datac(\rf|rf~174_regout ),
	.datad(\instr_rom|rom~3_combout ),
	.cin(gnd),
	.combout(\rf|rd1[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rd1[14]~14 .lut_mask = 16'hC000;
defparam \rf|rd1[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y32_N17
cycloneii_lcell_ff \rf|rf~238 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1091_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~238_regout ));

// Location: LCFF_X23_Y32_N3
cycloneii_lcell_ff \rf|rf~206 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1089_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~206_regout ));

// Location: LCFF_X21_Y32_N31
cycloneii_lcell_ff \rf|rf~142 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~142_regout ));

// Location: LCCOMB_X20_Y32_N26
cycloneii_lcell_comb \rf|rf~1052 (
// Equation(s):
// \rf|rf~1052_combout  = (\instr_rom|rom~6_combout  & ((\instr_rom|rom~4_combout ) # ((\rf|rf~206_regout )))) # (!\instr_rom|rom~6_combout  & (!\instr_rom|rom~4_combout  & ((\rf|rf~142_regout ))))

	.dataa(\instr_rom|rom~6_combout ),
	.datab(\instr_rom|rom~4_combout ),
	.datac(\rf|rf~206_regout ),
	.datad(\rf|rf~142_regout ),
	.cin(gnd),
	.combout(\rf|rf~1052_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~1052 .lut_mask = 16'hB9A8;
defparam \rf|rf~1052 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y32_N28
cycloneii_lcell_comb \rf|rf~1053 (
// Equation(s):
// \rf|rf~1053_combout  = (\instr_rom|rom~4_combout  & ((\rf|rf~1052_combout  & ((\rf|rf~238_regout ))) # (!\rf|rf~1052_combout  & (\rf|rf~174_regout )))) # (!\instr_rom|rom~4_combout  & (((\rf|rf~1052_combout ))))

	.dataa(\rf|rf~174_regout ),
	.datab(\rf|rf~238_regout ),
	.datac(\instr_rom|rom~4_combout ),
	.datad(\rf|rf~1052_combout ),
	.cin(gnd),
	.combout(\rf|rf~1053_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~1053 .lut_mask = 16'hCFA0;
defparam \rf|rf~1053 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N16
cycloneii_lcell_comb \srcB[14]~15 (
// Equation(s):
// \srcB[14]~15_combout  = (\srcB[2]~2_combout  & \rf|rf~1053_combout )

	.dataa(vcc),
	.datab(\srcB[2]~2_combout ),
	.datac(vcc),
	.datad(\rf|rf~1053_combout ),
	.cin(gnd),
	.combout(\srcB[14]~15_combout ),
	.cout());
// synopsys translate_off
defparam \srcB[14]~15 .lut_mask = 16'hCC00;
defparam \srcB[14]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N28
cycloneii_lcell_comb \alu0|Add0~28 (
// Equation(s):
// \alu0|Add0~28_combout  = ((\rf|rd1[14]~14_combout  $ (\srcB[14]~15_combout  $ (!\alu0|Add0~27 )))) # (GND)
// \alu0|Add0~29  = CARRY((\rf|rd1[14]~14_combout  & ((\srcB[14]~15_combout ) # (!\alu0|Add0~27 ))) # (!\rf|rd1[14]~14_combout  & (\srcB[14]~15_combout  & !\alu0|Add0~27 )))

	.dataa(\rf|rd1[14]~14_combout ),
	.datab(\srcB[14]~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu0|Add0~27 ),
	.combout(\alu0|Add0~28_combout ),
	.cout(\alu0|Add0~29 ));
// synopsys translate_off
defparam \alu0|Add0~28 .lut_mask = 16'h698E;
defparam \alu0|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N6
cycloneii_lcell_comb \rf|rd1[15]~15 (
// Equation(s):
// \rf|rd1[15]~15_combout  = (\rf|rf~175_regout  & (\r_pc|q [2] & \instr_rom|rom~3_combout ))

	.dataa(\rf|rf~175_regout ),
	.datab(\r_pc|q [2]),
	.datac(\instr_rom|rom~3_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\rf|rd1[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rd1[15]~15 .lut_mask = 16'h8080;
defparam \rf|rd1[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y32_N5
cycloneii_lcell_ff \rf|rf~239 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1091_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~239_regout ));

// Location: LCFF_X22_Y32_N29
cycloneii_lcell_ff \rf|rf~175 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1088_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~175_regout ));

// Location: LCFF_X21_Y32_N19
cycloneii_lcell_ff \rf|rf~143 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~143_regout ));

// Location: LCCOMB_X21_Y32_N18
cycloneii_lcell_comb \rf|rf~1054 (
// Equation(s):
// \rf|rf~1054_combout  = (\instr_rom|rom~4_combout  & ((\rf|rf~175_regout ) # ((\instr_rom|rom~6_combout )))) # (!\instr_rom|rom~4_combout  & (((\rf|rf~143_regout  & !\instr_rom|rom~6_combout ))))

	.dataa(\instr_rom|rom~4_combout ),
	.datab(\rf|rf~175_regout ),
	.datac(\rf|rf~143_regout ),
	.datad(\instr_rom|rom~6_combout ),
	.cin(gnd),
	.combout(\rf|rf~1054_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~1054 .lut_mask = 16'hAAD8;
defparam \rf|rf~1054 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N6
cycloneii_lcell_comb \rf|rf~1055 (
// Equation(s):
// \rf|rf~1055_combout  = (\instr_rom|rom~6_combout  & ((\rf|rf~1054_combout  & ((\rf|rf~239_regout ))) # (!\rf|rf~1054_combout  & (\rf|rf~207_regout )))) # (!\instr_rom|rom~6_combout  & (((\rf|rf~1054_combout ))))

	.dataa(\rf|rf~207_regout ),
	.datab(\instr_rom|rom~6_combout ),
	.datac(\rf|rf~239_regout ),
	.datad(\rf|rf~1054_combout ),
	.cin(gnd),
	.combout(\rf|rf~1055_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~1055 .lut_mask = 16'hF388;
defparam \rf|rf~1055 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N4
cycloneii_lcell_comb \srcB[15]~16 (
// Equation(s):
// \srcB[15]~16_combout  = (\srcB[2]~2_combout  & \rf|rf~1055_combout )

	.dataa(vcc),
	.datab(\srcB[2]~2_combout ),
	.datac(vcc),
	.datad(\rf|rf~1055_combout ),
	.cin(gnd),
	.combout(\srcB[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \srcB[15]~16 .lut_mask = 16'hCC00;
defparam \srcB[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N30
cycloneii_lcell_comb \alu0|Add0~30 (
// Equation(s):
// \alu0|Add0~30_combout  = (\rf|rd1[15]~15_combout  & ((\srcB[15]~16_combout  & (\alu0|Add0~29  & VCC)) # (!\srcB[15]~16_combout  & (!\alu0|Add0~29 )))) # (!\rf|rd1[15]~15_combout  & ((\srcB[15]~16_combout  & (!\alu0|Add0~29 )) # (!\srcB[15]~16_combout  & 
// ((\alu0|Add0~29 ) # (GND)))))
// \alu0|Add0~31  = CARRY((\rf|rd1[15]~15_combout  & (!\srcB[15]~16_combout  & !\alu0|Add0~29 )) # (!\rf|rd1[15]~15_combout  & ((!\alu0|Add0~29 ) # (!\srcB[15]~16_combout ))))

	.dataa(\rf|rd1[15]~15_combout ),
	.datab(\srcB[15]~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu0|Add0~29 ),
	.combout(\alu0|Add0~30_combout ),
	.cout(\alu0|Add0~31 ));
// synopsys translate_off
defparam \alu0|Add0~30 .lut_mask = 16'h9617;
defparam \alu0|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N30
cycloneii_lcell_comb \rf|rd1[16]~16 (
// Equation(s):
// \rf|rd1[16]~16_combout  = (\rf|rf~176_regout  & (\r_pc|q [2] & \instr_rom|rom~3_combout ))

	.dataa(\rf|rf~176_regout ),
	.datab(\r_pc|q [2]),
	.datac(vcc),
	.datad(\instr_rom|rom~3_combout ),
	.cin(gnd),
	.combout(\rf|rd1[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rd1[16]~16 .lut_mask = 16'h8800;
defparam \rf|rd1[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y33_N1
cycloneii_lcell_ff \rf|rf~240 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1091_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~240_regout ));

// Location: LCFF_X23_Y33_N5
cycloneii_lcell_ff \rf|rf~208 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1089_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~208_regout ));

// Location: LCCOMB_X23_Y33_N4
cycloneii_lcell_comb \rf|rf~1056 (
// Equation(s):
// \rf|rf~1056_combout  = (\instr_rom|rom~4_combout  & (((\instr_rom|rom~6_combout )))) # (!\instr_rom|rom~4_combout  & ((\instr_rom|rom~6_combout  & ((\rf|rf~208_regout ))) # (!\instr_rom|rom~6_combout  & (\rf|rf~144_regout ))))

	.dataa(\rf|rf~144_regout ),
	.datab(\instr_rom|rom~4_combout ),
	.datac(\rf|rf~208_regout ),
	.datad(\instr_rom|rom~6_combout ),
	.cin(gnd),
	.combout(\rf|rf~1056_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~1056 .lut_mask = 16'hFC22;
defparam \rf|rf~1056 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y33_N0
cycloneii_lcell_comb \rf|rf~1057 (
// Equation(s):
// \rf|rf~1057_combout  = (\instr_rom|rom~4_combout  & ((\rf|rf~1056_combout  & ((\rf|rf~240_regout ))) # (!\rf|rf~1056_combout  & (\rf|rf~176_regout )))) # (!\instr_rom|rom~4_combout  & (((\rf|rf~1056_combout ))))

	.dataa(\rf|rf~176_regout ),
	.datab(\instr_rom|rom~4_combout ),
	.datac(\rf|rf~240_regout ),
	.datad(\rf|rf~1056_combout ),
	.cin(gnd),
	.combout(\rf|rf~1057_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~1057 .lut_mask = 16'hF388;
defparam \rf|rf~1057 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N14
cycloneii_lcell_comb \srcB[16]~17 (
// Equation(s):
// \srcB[16]~17_combout  = (\srcB[2]~2_combout  & \rf|rf~1057_combout )

	.dataa(vcc),
	.datab(\srcB[2]~2_combout ),
	.datac(vcc),
	.datad(\rf|rf~1057_combout ),
	.cin(gnd),
	.combout(\srcB[16]~17_combout ),
	.cout());
// synopsys translate_off
defparam \srcB[16]~17 .lut_mask = 16'hCC00;
defparam \srcB[16]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N0
cycloneii_lcell_comb \alu0|Add0~32 (
// Equation(s):
// \alu0|Add0~32_combout  = ((\rf|rd1[16]~16_combout  $ (\srcB[16]~17_combout  $ (!\alu0|Add0~31 )))) # (GND)
// \alu0|Add0~33  = CARRY((\rf|rd1[16]~16_combout  & ((\srcB[16]~17_combout ) # (!\alu0|Add0~31 ))) # (!\rf|rd1[16]~16_combout  & (\srcB[16]~17_combout  & !\alu0|Add0~31 )))

	.dataa(\rf|rd1[16]~16_combout ),
	.datab(\srcB[16]~17_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu0|Add0~31 ),
	.combout(\alu0|Add0~32_combout ),
	.cout(\alu0|Add0~33 ));
// synopsys translate_off
defparam \alu0|Add0~32 .lut_mask = 16'h698E;
defparam \alu0|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y31_N17
cycloneii_lcell_ff \rf|rf~241 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~34_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1091_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~241_regout ));

// Location: LCFF_X23_Y33_N3
cycloneii_lcell_ff \rf|rf~209 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~34_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1089_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~209_regout ));

// Location: LCFF_X23_Y33_N7
cycloneii_lcell_ff \rf|rf~177 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~34_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1088_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~177_regout ));

// Location: LCCOMB_X23_Y33_N6
cycloneii_lcell_comb \rf|rf~1058 (
// Equation(s):
// \rf|rf~1058_combout  = (\instr_rom|rom~4_combout  & (((\rf|rf~177_regout ) # (\instr_rom|rom~6_combout )))) # (!\instr_rom|rom~4_combout  & (\rf|rf~145_regout  & ((!\instr_rom|rom~6_combout ))))

	.dataa(\rf|rf~145_regout ),
	.datab(\instr_rom|rom~4_combout ),
	.datac(\rf|rf~177_regout ),
	.datad(\instr_rom|rom~6_combout ),
	.cin(gnd),
	.combout(\rf|rf~1058_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~1058 .lut_mask = 16'hCCE2;
defparam \rf|rf~1058 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N2
cycloneii_lcell_comb \rf|rf~1059 (
// Equation(s):
// \rf|rf~1059_combout  = (\instr_rom|rom~6_combout  & ((\rf|rf~1058_combout  & (\rf|rf~241_regout )) # (!\rf|rf~1058_combout  & ((\rf|rf~209_regout ))))) # (!\instr_rom|rom~6_combout  & (((\rf|rf~1058_combout ))))

	.dataa(\instr_rom|rom~6_combout ),
	.datab(\rf|rf~241_regout ),
	.datac(\rf|rf~209_regout ),
	.datad(\rf|rf~1058_combout ),
	.cin(gnd),
	.combout(\rf|rf~1059_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~1059 .lut_mask = 16'hDDA0;
defparam \rf|rf~1059 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N26
cycloneii_lcell_comb \srcB[17]~18 (
// Equation(s):
// \srcB[17]~18_combout  = (\srcB[2]~2_combout  & \rf|rf~1059_combout )

	.dataa(vcc),
	.datab(\srcB[2]~2_combout ),
	.datac(vcc),
	.datad(\rf|rf~1059_combout ),
	.cin(gnd),
	.combout(\srcB[17]~18_combout ),
	.cout());
// synopsys translate_off
defparam \srcB[17]~18 .lut_mask = 16'hCC00;
defparam \srcB[17]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N20
cycloneii_lcell_comb \rf|rd1[17]~17 (
// Equation(s):
// \rf|rd1[17]~17_combout  = (\r_pc|q [2] & (\rf|rf~177_regout  & \instr_rom|rom~3_combout ))

	.dataa(vcc),
	.datab(\r_pc|q [2]),
	.datac(\rf|rf~177_regout ),
	.datad(\instr_rom|rom~3_combout ),
	.cin(gnd),
	.combout(\rf|rd1[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rd1[17]~17 .lut_mask = 16'hC000;
defparam \rf|rd1[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N2
cycloneii_lcell_comb \alu0|Add0~34 (
// Equation(s):
// \alu0|Add0~34_combout  = (\srcB[17]~18_combout  & ((\rf|rd1[17]~17_combout  & (\alu0|Add0~33  & VCC)) # (!\rf|rd1[17]~17_combout  & (!\alu0|Add0~33 )))) # (!\srcB[17]~18_combout  & ((\rf|rd1[17]~17_combout  & (!\alu0|Add0~33 )) # (!\rf|rd1[17]~17_combout  
// & ((\alu0|Add0~33 ) # (GND)))))
// \alu0|Add0~35  = CARRY((\srcB[17]~18_combout  & (!\rf|rd1[17]~17_combout  & !\alu0|Add0~33 )) # (!\srcB[17]~18_combout  & ((!\alu0|Add0~33 ) # (!\rf|rd1[17]~17_combout ))))

	.dataa(\srcB[17]~18_combout ),
	.datab(\rf|rd1[17]~17_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu0|Add0~33 ),
	.combout(\alu0|Add0~34_combout ),
	.cout(\alu0|Add0~35 ));
// synopsys translate_off
defparam \alu0|Add0~34 .lut_mask = 16'h9617;
defparam \alu0|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y31_N13
cycloneii_lcell_ff \rf|rf~178 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~36_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1088_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~178_regout ));

// Location: LCCOMB_X21_Y31_N14
cycloneii_lcell_comb \rf|rd1[18]~18 (
// Equation(s):
// \rf|rd1[18]~18_combout  = (\instr_rom|rom~3_combout  & (\rf|rf~178_regout  & \r_pc|q [2]))

	.dataa(\instr_rom|rom~3_combout ),
	.datab(\rf|rf~178_regout ),
	.datac(vcc),
	.datad(\r_pc|q [2]),
	.cin(gnd),
	.combout(\rf|rd1[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rd1[18]~18 .lut_mask = 16'h8800;
defparam \rf|rd1[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y31_N5
cycloneii_lcell_ff \rf|rf~210 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\alu0|Add0~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|rf~1089_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~210_regout ));

// Location: LCFF_X20_Y31_N17
cycloneii_lcell_ff \rf|rf~146 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~36_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~146_regout ));

// Location: LCCOMB_X20_Y31_N16
cycloneii_lcell_comb \rf|rf~1060 (
// Equation(s):
// \rf|rf~1060_combout  = (\instr_rom|rom~4_combout  & (((\instr_rom|rom~6_combout )))) # (!\instr_rom|rom~4_combout  & ((\instr_rom|rom~6_combout  & (\rf|rf~210_regout )) # (!\instr_rom|rom~6_combout  & ((\rf|rf~146_regout )))))

	.dataa(\instr_rom|rom~4_combout ),
	.datab(\rf|rf~210_regout ),
	.datac(\rf|rf~146_regout ),
	.datad(\instr_rom|rom~6_combout ),
	.cin(gnd),
	.combout(\rf|rf~1060_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~1060 .lut_mask = 16'hEE50;
defparam \rf|rf~1060 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y31_N12
cycloneii_lcell_comb \rf|rf~1061 (
// Equation(s):
// \rf|rf~1061_combout  = (\instr_rom|rom~4_combout  & ((\rf|rf~1060_combout  & (\rf|rf~242_regout )) # (!\rf|rf~1060_combout  & ((\rf|rf~178_regout ))))) # (!\instr_rom|rom~4_combout  & (((\rf|rf~1060_combout ))))

	.dataa(\rf|rf~242_regout ),
	.datab(\instr_rom|rom~4_combout ),
	.datac(\rf|rf~178_regout ),
	.datad(\rf|rf~1060_combout ),
	.cin(gnd),
	.combout(\rf|rf~1061_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~1061 .lut_mask = 16'hBBC0;
defparam \rf|rf~1061 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y31_N16
cycloneii_lcell_comb \srcB[18]~19 (
// Equation(s):
// \srcB[18]~19_combout  = (\srcB[2]~2_combout  & \rf|rf~1061_combout )

	.dataa(vcc),
	.datab(\srcB[2]~2_combout ),
	.datac(vcc),
	.datad(\rf|rf~1061_combout ),
	.cin(gnd),
	.combout(\srcB[18]~19_combout ),
	.cout());
// synopsys translate_off
defparam \srcB[18]~19 .lut_mask = 16'hCC00;
defparam \srcB[18]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N4
cycloneii_lcell_comb \alu0|Add0~36 (
// Equation(s):
// \alu0|Add0~36_combout  = ((\rf|rd1[18]~18_combout  $ (\srcB[18]~19_combout  $ (!\alu0|Add0~35 )))) # (GND)
// \alu0|Add0~37  = CARRY((\rf|rd1[18]~18_combout  & ((\srcB[18]~19_combout ) # (!\alu0|Add0~35 ))) # (!\rf|rd1[18]~18_combout  & (\srcB[18]~19_combout  & !\alu0|Add0~35 )))

	.dataa(\rf|rd1[18]~18_combout ),
	.datab(\srcB[18]~19_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu0|Add0~35 ),
	.combout(\alu0|Add0~36_combout ),
	.cout(\alu0|Add0~37 ));
// synopsys translate_off
defparam \alu0|Add0~36 .lut_mask = 16'h698E;
defparam \alu0|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y31_N25
cycloneii_lcell_ff \rf|rf~179 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1088_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~179_regout ));

// Location: LCCOMB_X24_Y31_N24
cycloneii_lcell_comb \rf|rd1[19]~19 (
// Equation(s):
// \rf|rd1[19]~19_combout  = (\r_pc|q [2] & (\instr_rom|rom~3_combout  & \rf|rf~179_regout ))

	.dataa(\r_pc|q [2]),
	.datab(\instr_rom|rom~3_combout ),
	.datac(vcc),
	.datad(\rf|rf~179_regout ),
	.cin(gnd),
	.combout(\rf|rd1[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rd1[19]~19 .lut_mask = 16'h8800;
defparam \rf|rd1[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y31_N7
cycloneii_lcell_ff \rf|rf~211 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\alu0|Add0~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|rf~1089_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~211_regout ));

// Location: LCFF_X23_Y31_N11
cycloneii_lcell_ff \rf|rf~243 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1091_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~243_regout ));

// Location: LCFF_X24_Y31_N7
cycloneii_lcell_ff \rf|rf~147 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~147_regout ));

// Location: LCCOMB_X24_Y31_N6
cycloneii_lcell_comb \rf|rf~1062 (
// Equation(s):
// \rf|rf~1062_combout  = (\instr_rom|rom~4_combout  & ((\instr_rom|rom~6_combout ) # ((\rf|rf~179_regout )))) # (!\instr_rom|rom~4_combout  & (!\instr_rom|rom~6_combout  & (\rf|rf~147_regout )))

	.dataa(\instr_rom|rom~4_combout ),
	.datab(\instr_rom|rom~6_combout ),
	.datac(\rf|rf~147_regout ),
	.datad(\rf|rf~179_regout ),
	.cin(gnd),
	.combout(\rf|rf~1062_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~1062 .lut_mask = 16'hBA98;
defparam \rf|rf~1062 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N10
cycloneii_lcell_comb \rf|rf~1063 (
// Equation(s):
// \rf|rf~1063_combout  = (\instr_rom|rom~6_combout  & ((\rf|rf~1062_combout  & ((\rf|rf~243_regout ))) # (!\rf|rf~1062_combout  & (\rf|rf~211_regout )))) # (!\instr_rom|rom~6_combout  & (((\rf|rf~1062_combout ))))

	.dataa(\instr_rom|rom~6_combout ),
	.datab(\rf|rf~211_regout ),
	.datac(\rf|rf~243_regout ),
	.datad(\rf|rf~1062_combout ),
	.cin(gnd),
	.combout(\rf|rf~1063_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~1063 .lut_mask = 16'hF588;
defparam \rf|rf~1063 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N24
cycloneii_lcell_comb \srcB[19]~20 (
// Equation(s):
// \srcB[19]~20_combout  = (\srcB[2]~2_combout  & \rf|rf~1063_combout )

	.dataa(vcc),
	.datab(\srcB[2]~2_combout ),
	.datac(vcc),
	.datad(\rf|rf~1063_combout ),
	.cin(gnd),
	.combout(\srcB[19]~20_combout ),
	.cout());
// synopsys translate_off
defparam \srcB[19]~20 .lut_mask = 16'hCC00;
defparam \srcB[19]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N6
cycloneii_lcell_comb \alu0|Add0~38 (
// Equation(s):
// \alu0|Add0~38_combout  = (\rf|rd1[19]~19_combout  & ((\srcB[19]~20_combout  & (\alu0|Add0~37  & VCC)) # (!\srcB[19]~20_combout  & (!\alu0|Add0~37 )))) # (!\rf|rd1[19]~19_combout  & ((\srcB[19]~20_combout  & (!\alu0|Add0~37 )) # (!\srcB[19]~20_combout  & 
// ((\alu0|Add0~37 ) # (GND)))))
// \alu0|Add0~39  = CARRY((\rf|rd1[19]~19_combout  & (!\srcB[19]~20_combout  & !\alu0|Add0~37 )) # (!\rf|rd1[19]~19_combout  & ((!\alu0|Add0~37 ) # (!\srcB[19]~20_combout ))))

	.dataa(\rf|rd1[19]~19_combout ),
	.datab(\srcB[19]~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu0|Add0~37 ),
	.combout(\alu0|Add0~38_combout ),
	.cout(\alu0|Add0~39 ));
// synopsys translate_off
defparam \alu0|Add0~38 .lut_mask = 16'h9617;
defparam \alu0|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y31_N31
cycloneii_lcell_ff \rf|rf~244 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~40_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1091_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~244_regout ));

// Location: LCFF_X21_Y31_N23
cycloneii_lcell_ff \rf|rf~180 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~40_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1088_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~180_regout ));

// Location: LCFF_X22_Y31_N9
cycloneii_lcell_ff \rf|rf~212 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\alu0|Add0~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|rf~1089_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~212_regout ));

// Location: LCFF_X20_Y31_N11
cycloneii_lcell_ff \rf|rf~148 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~40_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~148_regout ));

// Location: LCCOMB_X20_Y31_N10
cycloneii_lcell_comb \rf|rf~1064 (
// Equation(s):
// \rf|rf~1064_combout  = (\instr_rom|rom~4_combout  & (((\instr_rom|rom~6_combout )))) # (!\instr_rom|rom~4_combout  & ((\instr_rom|rom~6_combout  & (\rf|rf~212_regout )) # (!\instr_rom|rom~6_combout  & ((\rf|rf~148_regout )))))

	.dataa(\instr_rom|rom~4_combout ),
	.datab(\rf|rf~212_regout ),
	.datac(\rf|rf~148_regout ),
	.datad(\instr_rom|rom~6_combout ),
	.cin(gnd),
	.combout(\rf|rf~1064_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~1064 .lut_mask = 16'hEE50;
defparam \rf|rf~1064 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y31_N22
cycloneii_lcell_comb \rf|rf~1065 (
// Equation(s):
// \rf|rf~1065_combout  = (\instr_rom|rom~4_combout  & ((\rf|rf~1064_combout  & (\rf|rf~244_regout )) # (!\rf|rf~1064_combout  & ((\rf|rf~180_regout ))))) # (!\instr_rom|rom~4_combout  & (((\rf|rf~1064_combout ))))

	.dataa(\instr_rom|rom~4_combout ),
	.datab(\rf|rf~244_regout ),
	.datac(\rf|rf~180_regout ),
	.datad(\rf|rf~1064_combout ),
	.cin(gnd),
	.combout(\rf|rf~1065_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~1065 .lut_mask = 16'hDDA0;
defparam \rf|rf~1065 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y31_N8
cycloneii_lcell_comb \srcB[20]~21 (
// Equation(s):
// \srcB[20]~21_combout  = (\srcB[2]~2_combout  & \rf|rf~1065_combout )

	.dataa(vcc),
	.datab(\srcB[2]~2_combout ),
	.datac(vcc),
	.datad(\rf|rf~1065_combout ),
	.cin(gnd),
	.combout(\srcB[20]~21_combout ),
	.cout());
// synopsys translate_off
defparam \srcB[20]~21 .lut_mask = 16'hCC00;
defparam \srcB[20]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y31_N20
cycloneii_lcell_comb \rf|rd1[20]~20 (
// Equation(s):
// \rf|rd1[20]~20_combout  = (\r_pc|q [2] & (\rf|rf~180_regout  & \instr_rom|rom~3_combout ))

	.dataa(\r_pc|q [2]),
	.datab(\rf|rf~180_regout ),
	.datac(vcc),
	.datad(\instr_rom|rom~3_combout ),
	.cin(gnd),
	.combout(\rf|rd1[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rd1[20]~20 .lut_mask = 16'h8800;
defparam \rf|rd1[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N8
cycloneii_lcell_comb \alu0|Add0~40 (
// Equation(s):
// \alu0|Add0~40_combout  = ((\srcB[20]~21_combout  $ (\rf|rd1[20]~20_combout  $ (!\alu0|Add0~39 )))) # (GND)
// \alu0|Add0~41  = CARRY((\srcB[20]~21_combout  & ((\rf|rd1[20]~20_combout ) # (!\alu0|Add0~39 ))) # (!\srcB[20]~21_combout  & (\rf|rd1[20]~20_combout  & !\alu0|Add0~39 )))

	.dataa(\srcB[20]~21_combout ),
	.datab(\rf|rd1[20]~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu0|Add0~39 ),
	.combout(\alu0|Add0~40_combout ),
	.cout(\alu0|Add0~41 ));
// synopsys translate_off
defparam \alu0|Add0~40 .lut_mask = 16'h698E;
defparam \alu0|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y31_N22
cycloneii_lcell_comb \rf|rf~213feeder (
// Equation(s):
// \rf|rf~213feeder_combout  = \alu0|Add0~42_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu0|Add0~42_combout ),
	.cin(gnd),
	.combout(\rf|rf~213feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~213feeder .lut_mask = 16'hFF00;
defparam \rf|rf~213feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y31_N23
cycloneii_lcell_ff \rf|rf~213 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\rf|rf~213feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|rf~1089_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~213_regout ));

// Location: LCFF_X22_Y31_N11
cycloneii_lcell_ff \rf|rf~149 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\alu0|Add0~42_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|rf~1090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~149_regout ));

// Location: LCFF_X21_Y31_N7
cycloneii_lcell_ff \rf|rf~181 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~42_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1088_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~181_regout ));

// Location: LCCOMB_X20_Y32_N2
cycloneii_lcell_comb \rf|rf~1066 (
// Equation(s):
// \rf|rf~1066_combout  = (\instr_rom|rom~6_combout  & (((\instr_rom|rom~4_combout )))) # (!\instr_rom|rom~6_combout  & ((\instr_rom|rom~4_combout  & ((\rf|rf~181_regout ))) # (!\instr_rom|rom~4_combout  & (\rf|rf~149_regout ))))

	.dataa(\instr_rom|rom~6_combout ),
	.datab(\rf|rf~149_regout ),
	.datac(\instr_rom|rom~4_combout ),
	.datad(\rf|rf~181_regout ),
	.cin(gnd),
	.combout(\rf|rf~1066_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~1066 .lut_mask = 16'hF4A4;
defparam \rf|rf~1066 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y32_N12
cycloneii_lcell_comb \rf|rf~1067 (
// Equation(s):
// \rf|rf~1067_combout  = (\instr_rom|rom~6_combout  & ((\rf|rf~1066_combout  & (\rf|rf~245_regout )) # (!\rf|rf~1066_combout  & ((\rf|rf~213_regout ))))) # (!\instr_rom|rom~6_combout  & (((\rf|rf~1066_combout ))))

	.dataa(\rf|rf~245_regout ),
	.datab(\rf|rf~213_regout ),
	.datac(\instr_rom|rom~6_combout ),
	.datad(\rf|rf~1066_combout ),
	.cin(gnd),
	.combout(\rf|rf~1067_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~1067 .lut_mask = 16'hAFC0;
defparam \rf|rf~1067 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N26
cycloneii_lcell_comb \srcB[21]~22 (
// Equation(s):
// \srcB[21]~22_combout  = (\srcB[2]~2_combout  & \rf|rf~1067_combout )

	.dataa(vcc),
	.datab(\srcB[2]~2_combout ),
	.datac(vcc),
	.datad(\rf|rf~1067_combout ),
	.cin(gnd),
	.combout(\srcB[21]~22_combout ),
	.cout());
// synopsys translate_off
defparam \srcB[21]~22 .lut_mask = 16'hCC00;
defparam \srcB[21]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y31_N8
cycloneii_lcell_comb \rf|rd1[21]~21 (
// Equation(s):
// \rf|rd1[21]~21_combout  = (\instr_rom|rom~3_combout  & (\r_pc|q [2] & \rf|rf~181_regout ))

	.dataa(\instr_rom|rom~3_combout ),
	.datab(vcc),
	.datac(\r_pc|q [2]),
	.datad(\rf|rf~181_regout ),
	.cin(gnd),
	.combout(\rf|rd1[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rd1[21]~21 .lut_mask = 16'hA000;
defparam \rf|rd1[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N10
cycloneii_lcell_comb \alu0|Add0~42 (
// Equation(s):
// \alu0|Add0~42_combout  = (\srcB[21]~22_combout  & ((\rf|rd1[21]~21_combout  & (\alu0|Add0~41  & VCC)) # (!\rf|rd1[21]~21_combout  & (!\alu0|Add0~41 )))) # (!\srcB[21]~22_combout  & ((\rf|rd1[21]~21_combout  & (!\alu0|Add0~41 )) # (!\rf|rd1[21]~21_combout  
// & ((\alu0|Add0~41 ) # (GND)))))
// \alu0|Add0~43  = CARRY((\srcB[21]~22_combout  & (!\rf|rd1[21]~21_combout  & !\alu0|Add0~41 )) # (!\srcB[21]~22_combout  & ((!\alu0|Add0~41 ) # (!\rf|rd1[21]~21_combout ))))

	.dataa(\srcB[21]~22_combout ),
	.datab(\rf|rd1[21]~21_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu0|Add0~41 ),
	.combout(\alu0|Add0~42_combout ),
	.cout(\alu0|Add0~43 ));
// synopsys translate_off
defparam \alu0|Add0~42 .lut_mask = 16'h9617;
defparam \alu0|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y31_N21
cycloneii_lcell_ff \rf|rf~182 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~44_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1088_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~182_regout ));

// Location: LCCOMB_X24_Y31_N12
cycloneii_lcell_comb \rf|rd1[22]~22 (
// Equation(s):
// \rf|rd1[22]~22_combout  = (\r_pc|q [2] & (\instr_rom|rom~3_combout  & \rf|rf~182_regout ))

	.dataa(\r_pc|q [2]),
	.datab(\instr_rom|rom~3_combout ),
	.datac(vcc),
	.datad(\rf|rf~182_regout ),
	.cin(gnd),
	.combout(\rf|rd1[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rd1[22]~22 .lut_mask = 16'h8800;
defparam \rf|rd1[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y31_N19
cycloneii_lcell_ff \rf|rf~150 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~44_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~150_regout ));

// Location: LCCOMB_X24_Y31_N18
cycloneii_lcell_comb \rf|rf~1068 (
// Equation(s):
// \rf|rf~1068_combout  = (\instr_rom|rom~6_combout  & ((\rf|rf~214_regout ) # ((\instr_rom|rom~4_combout )))) # (!\instr_rom|rom~6_combout  & (((\rf|rf~150_regout  & !\instr_rom|rom~4_combout ))))

	.dataa(\rf|rf~214_regout ),
	.datab(\instr_rom|rom~6_combout ),
	.datac(\rf|rf~150_regout ),
	.datad(\instr_rom|rom~4_combout ),
	.cin(gnd),
	.combout(\rf|rf~1068_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~1068 .lut_mask = 16'hCCB8;
defparam \rf|rf~1068 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y31_N7
cycloneii_lcell_ff \rf|rf~246 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~44_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1091_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~246_regout ));

// Location: LCCOMB_X23_Y31_N6
cycloneii_lcell_comb \rf|rf~1069 (
// Equation(s):
// \rf|rf~1069_combout  = (\rf|rf~1068_combout  & (((\rf|rf~246_regout ) # (!\instr_rom|rom~4_combout )))) # (!\rf|rf~1068_combout  & (\rf|rf~182_regout  & ((\instr_rom|rom~4_combout ))))

	.dataa(\rf|rf~182_regout ),
	.datab(\rf|rf~1068_combout ),
	.datac(\rf|rf~246_regout ),
	.datad(\instr_rom|rom~4_combout ),
	.cin(gnd),
	.combout(\rf|rf~1069_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~1069 .lut_mask = 16'hE2CC;
defparam \rf|rf~1069 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N8
cycloneii_lcell_comb \srcB[22]~23 (
// Equation(s):
// \srcB[22]~23_combout  = (\srcB[2]~2_combout  & \rf|rf~1069_combout )

	.dataa(vcc),
	.datab(\srcB[2]~2_combout ),
	.datac(vcc),
	.datad(\rf|rf~1069_combout ),
	.cin(gnd),
	.combout(\srcB[22]~23_combout ),
	.cout());
// synopsys translate_off
defparam \srcB[22]~23 .lut_mask = 16'hCC00;
defparam \srcB[22]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N12
cycloneii_lcell_comb \alu0|Add0~44 (
// Equation(s):
// \alu0|Add0~44_combout  = ((\rf|rd1[22]~22_combout  $ (\srcB[22]~23_combout  $ (!\alu0|Add0~43 )))) # (GND)
// \alu0|Add0~45  = CARRY((\rf|rd1[22]~22_combout  & ((\srcB[22]~23_combout ) # (!\alu0|Add0~43 ))) # (!\rf|rd1[22]~22_combout  & (\srcB[22]~23_combout  & !\alu0|Add0~43 )))

	.dataa(\rf|rd1[22]~22_combout ),
	.datab(\srcB[22]~23_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu0|Add0~43 ),
	.combout(\alu0|Add0~44_combout ),
	.cout(\alu0|Add0~45 ));
// synopsys translate_off
defparam \alu0|Add0~44 .lut_mask = 16'h698E;
defparam \alu0|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N0
cycloneii_lcell_comb \rf|rd1[23]~23 (
// Equation(s):
// \rf|rd1[23]~23_combout  = (\rf|rf~183_regout  & (\r_pc|q [2] & \instr_rom|rom~3_combout ))

	.dataa(\rf|rf~183_regout ),
	.datab(vcc),
	.datac(\r_pc|q [2]),
	.datad(\instr_rom|rom~3_combout ),
	.cin(gnd),
	.combout(\rf|rd1[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rd1[23]~23 .lut_mask = 16'hA000;
defparam \rf|rd1[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y31_N23
cycloneii_lcell_ff \rf|rf~151 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~46_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~151_regout ));

// Location: LCCOMB_X24_Y31_N22
cycloneii_lcell_comb \rf|rf~1070 (
// Equation(s):
// \rf|rf~1070_combout  = (\instr_rom|rom~6_combout  & (((\instr_rom|rom~4_combout )))) # (!\instr_rom|rom~6_combout  & ((\instr_rom|rom~4_combout  & (\rf|rf~183_regout )) # (!\instr_rom|rom~4_combout  & ((\rf|rf~151_regout )))))

	.dataa(\rf|rf~183_regout ),
	.datab(\instr_rom|rom~6_combout ),
	.datac(\rf|rf~151_regout ),
	.datad(\instr_rom|rom~4_combout ),
	.cin(gnd),
	.combout(\rf|rf~1070_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~1070 .lut_mask = 16'hEE30;
defparam \rf|rf~1070 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y31_N19
cycloneii_lcell_ff \rf|rf~247 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~46_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1091_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~247_regout ));

// Location: LCCOMB_X23_Y31_N18
cycloneii_lcell_comb \rf|rf~1071 (
// Equation(s):
// \rf|rf~1071_combout  = (\rf|rf~1070_combout  & (((\rf|rf~247_regout ) # (!\instr_rom|rom~6_combout )))) # (!\rf|rf~1070_combout  & (\rf|rf~215_regout  & ((\instr_rom|rom~6_combout ))))

	.dataa(\rf|rf~215_regout ),
	.datab(\rf|rf~1070_combout ),
	.datac(\rf|rf~247_regout ),
	.datad(\instr_rom|rom~6_combout ),
	.cin(gnd),
	.combout(\rf|rf~1071_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~1071 .lut_mask = 16'hE2CC;
defparam \rf|rf~1071 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N20
cycloneii_lcell_comb \srcB[23]~24 (
// Equation(s):
// \srcB[23]~24_combout  = (\srcB[2]~2_combout  & \rf|rf~1071_combout )

	.dataa(vcc),
	.datab(\srcB[2]~2_combout ),
	.datac(vcc),
	.datad(\rf|rf~1071_combout ),
	.cin(gnd),
	.combout(\srcB[23]~24_combout ),
	.cout());
// synopsys translate_off
defparam \srcB[23]~24 .lut_mask = 16'hCC00;
defparam \srcB[23]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N14
cycloneii_lcell_comb \alu0|Add0~46 (
// Equation(s):
// \alu0|Add0~46_combout  = (\rf|rd1[23]~23_combout  & ((\srcB[23]~24_combout  & (\alu0|Add0~45  & VCC)) # (!\srcB[23]~24_combout  & (!\alu0|Add0~45 )))) # (!\rf|rd1[23]~23_combout  & ((\srcB[23]~24_combout  & (!\alu0|Add0~45 )) # (!\srcB[23]~24_combout  & 
// ((\alu0|Add0~45 ) # (GND)))))
// \alu0|Add0~47  = CARRY((\rf|rd1[23]~23_combout  & (!\srcB[23]~24_combout  & !\alu0|Add0~45 )) # (!\rf|rd1[23]~23_combout  & ((!\alu0|Add0~45 ) # (!\srcB[23]~24_combout ))))

	.dataa(\rf|rd1[23]~23_combout ),
	.datab(\srcB[23]~24_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu0|Add0~45 ),
	.combout(\alu0|Add0~46_combout ),
	.cout(\alu0|Add0~47 ));
// synopsys translate_off
defparam \alu0|Add0~46 .lut_mask = 16'h9617;
defparam \alu0|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y31_N29
cycloneii_lcell_ff \rf|rf~184 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~48_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1088_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~184_regout ));

// Location: LCCOMB_X24_Y31_N8
cycloneii_lcell_comb \rf|rd1[24]~24 (
// Equation(s):
// \rf|rd1[24]~24_combout  = (\r_pc|q [2] & (\instr_rom|rom~3_combout  & \rf|rf~184_regout ))

	.dataa(\r_pc|q [2]),
	.datab(\instr_rom|rom~3_combout ),
	.datac(vcc),
	.datad(\rf|rf~184_regout ),
	.cin(gnd),
	.combout(\rf|rd1[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rd1[24]~24 .lut_mask = 16'h8800;
defparam \rf|rd1[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y31_N15
cycloneii_lcell_ff \rf|rf~152 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~48_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~152_regout ));

// Location: LCCOMB_X24_Y31_N14
cycloneii_lcell_comb \rf|rf~1072 (
// Equation(s):
// \rf|rf~1072_combout  = (\instr_rom|rom~6_combout  & ((\rf|rf~216_regout ) # ((\instr_rom|rom~4_combout )))) # (!\instr_rom|rom~6_combout  & (((\rf|rf~152_regout  & !\instr_rom|rom~4_combout ))))

	.dataa(\rf|rf~216_regout ),
	.datab(\instr_rom|rom~6_combout ),
	.datac(\rf|rf~152_regout ),
	.datad(\instr_rom|rom~4_combout ),
	.cin(gnd),
	.combout(\rf|rf~1072_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~1072 .lut_mask = 16'hCCB8;
defparam \rf|rf~1072 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N16
cycloneii_lcell_comb \rf|rf~1073 (
// Equation(s):
// \rf|rf~1073_combout  = (\rf|rf~1072_combout  & ((\rf|rf~248_regout ) # ((!\instr_rom|rom~4_combout )))) # (!\rf|rf~1072_combout  & (((\rf|rf~184_regout  & \instr_rom|rom~4_combout ))))

	.dataa(\rf|rf~248_regout ),
	.datab(\rf|rf~184_regout ),
	.datac(\rf|rf~1072_combout ),
	.datad(\instr_rom|rom~4_combout ),
	.cin(gnd),
	.combout(\rf|rf~1073_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~1073 .lut_mask = 16'hACF0;
defparam \rf|rf~1073 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N28
cycloneii_lcell_comb \srcB[24]~25 (
// Equation(s):
// \srcB[24]~25_combout  = (\srcB[2]~2_combout  & \rf|rf~1073_combout )

	.dataa(vcc),
	.datab(\srcB[2]~2_combout ),
	.datac(vcc),
	.datad(\rf|rf~1073_combout ),
	.cin(gnd),
	.combout(\srcB[24]~25_combout ),
	.cout());
// synopsys translate_off
defparam \srcB[24]~25 .lut_mask = 16'hCC00;
defparam \srcB[24]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N16
cycloneii_lcell_comb \alu0|Add0~48 (
// Equation(s):
// \alu0|Add0~48_combout  = ((\rf|rd1[24]~24_combout  $ (\srcB[24]~25_combout  $ (!\alu0|Add0~47 )))) # (GND)
// \alu0|Add0~49  = CARRY((\rf|rd1[24]~24_combout  & ((\srcB[24]~25_combout ) # (!\alu0|Add0~47 ))) # (!\rf|rd1[24]~24_combout  & (\srcB[24]~25_combout  & !\alu0|Add0~47 )))

	.dataa(\rf|rd1[24]~24_combout ),
	.datab(\srcB[24]~25_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu0|Add0~47 ),
	.combout(\alu0|Add0~48_combout ),
	.cout(\alu0|Add0~49 ));
// synopsys translate_off
defparam \alu0|Add0~48 .lut_mask = 16'h698E;
defparam \alu0|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y33_N29
cycloneii_lcell_ff \rf|rf~153 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~50_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~153_regout ));

// Location: LCCOMB_X21_Y33_N28
cycloneii_lcell_comb \rf|rf~1074 (
// Equation(s):
// \rf|rf~1074_combout  = (\instr_rom|rom~4_combout  & ((\rf|rf~185_regout ) # ((\instr_rom|rom~6_combout )))) # (!\instr_rom|rom~4_combout  & (((\rf|rf~153_regout  & !\instr_rom|rom~6_combout ))))

	.dataa(\rf|rf~185_regout ),
	.datab(\instr_rom|rom~4_combout ),
	.datac(\rf|rf~153_regout ),
	.datad(\instr_rom|rom~6_combout ),
	.cin(gnd),
	.combout(\rf|rf~1074_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~1074 .lut_mask = 16'hCCB8;
defparam \rf|rf~1074 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y33_N23
cycloneii_lcell_ff \rf|rf~249 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~50_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1091_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~249_regout ));

// Location: LCCOMB_X21_Y33_N22
cycloneii_lcell_comb \rf|rf~1075 (
// Equation(s):
// \rf|rf~1075_combout  = (\rf|rf~1074_combout  & (((\rf|rf~249_regout ) # (!\instr_rom|rom~6_combout )))) # (!\rf|rf~1074_combout  & (\rf|rf~217_regout  & ((\instr_rom|rom~6_combout ))))

	.dataa(\rf|rf~217_regout ),
	.datab(\rf|rf~1074_combout ),
	.datac(\rf|rf~249_regout ),
	.datad(\instr_rom|rom~6_combout ),
	.cin(gnd),
	.combout(\rf|rf~1075_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~1075 .lut_mask = 16'hE2CC;
defparam \rf|rf~1075 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y33_N4
cycloneii_lcell_comb \srcB[25]~26 (
// Equation(s):
// \srcB[25]~26_combout  = (\srcB[2]~2_combout  & \rf|rf~1075_combout )

	.dataa(vcc),
	.datab(\srcB[2]~2_combout ),
	.datac(vcc),
	.datad(\rf|rf~1075_combout ),
	.cin(gnd),
	.combout(\srcB[25]~26_combout ),
	.cout());
// synopsys translate_off
defparam \srcB[25]~26 .lut_mask = 16'hCC00;
defparam \srcB[25]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y31_N5
cycloneii_lcell_ff \rf|rf~185 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~50_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1088_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~185_regout ));

// Location: LCCOMB_X21_Y31_N26
cycloneii_lcell_comb \rf|rd1[25]~25 (
// Equation(s):
// \rf|rd1[25]~25_combout  = (\instr_rom|rom~3_combout  & (\rf|rf~185_regout  & \r_pc|q [2]))

	.dataa(\instr_rom|rom~3_combout ),
	.datab(\rf|rf~185_regout ),
	.datac(vcc),
	.datad(\r_pc|q [2]),
	.cin(gnd),
	.combout(\rf|rd1[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rd1[25]~25 .lut_mask = 16'h8800;
defparam \rf|rd1[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N18
cycloneii_lcell_comb \alu0|Add0~50 (
// Equation(s):
// \alu0|Add0~50_combout  = (\srcB[25]~26_combout  & ((\rf|rd1[25]~25_combout  & (\alu0|Add0~49  & VCC)) # (!\rf|rd1[25]~25_combout  & (!\alu0|Add0~49 )))) # (!\srcB[25]~26_combout  & ((\rf|rd1[25]~25_combout  & (!\alu0|Add0~49 )) # (!\rf|rd1[25]~25_combout  
// & ((\alu0|Add0~49 ) # (GND)))))
// \alu0|Add0~51  = CARRY((\srcB[25]~26_combout  & (!\rf|rd1[25]~25_combout  & !\alu0|Add0~49 )) # (!\srcB[25]~26_combout  & ((!\alu0|Add0~49 ) # (!\rf|rd1[25]~25_combout ))))

	.dataa(\srcB[25]~26_combout ),
	.datab(\rf|rd1[25]~25_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu0|Add0~49 ),
	.combout(\alu0|Add0~50_combout ),
	.cout(\alu0|Add0~51 ));
// synopsys translate_off
defparam \alu0|Add0~50 .lut_mask = 16'h9617;
defparam \alu0|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N2
cycloneii_lcell_comb \rf|rd1[26]~26 (
// Equation(s):
// \rf|rd1[26]~26_combout  = (\rf|rf~186_regout  & (\r_pc|q [2] & \instr_rom|rom~3_combout ))

	.dataa(\rf|rf~186_regout ),
	.datab(vcc),
	.datac(\r_pc|q [2]),
	.datad(\instr_rom|rom~3_combout ),
	.cin(gnd),
	.combout(\rf|rd1[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rd1[26]~26 .lut_mask = 16'hA000;
defparam \rf|rd1[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y31_N13
cycloneii_lcell_ff \rf|rf~250 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~52_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1091_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~250_regout ));

// Location: LCFF_X23_Y31_N31
cycloneii_lcell_ff \rf|rf~186 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~52_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1088_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~186_regout ));

// Location: LCFF_X24_Y31_N21
cycloneii_lcell_ff \rf|rf~154 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~52_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~154_regout ));

// Location: LCCOMB_X24_Y31_N20
cycloneii_lcell_comb \rf|rf~1076 (
// Equation(s):
// \rf|rf~1076_combout  = (\instr_rom|rom~6_combout  & ((\rf|rf~218_regout ) # ((\instr_rom|rom~4_combout )))) # (!\instr_rom|rom~6_combout  & (((\rf|rf~154_regout  & !\instr_rom|rom~4_combout ))))

	.dataa(\rf|rf~218_regout ),
	.datab(\instr_rom|rom~6_combout ),
	.datac(\rf|rf~154_regout ),
	.datad(\instr_rom|rom~4_combout ),
	.cin(gnd),
	.combout(\rf|rf~1076_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~1076 .lut_mask = 16'hCCB8;
defparam \rf|rf~1076 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N30
cycloneii_lcell_comb \rf|rf~1077 (
// Equation(s):
// \rf|rf~1077_combout  = (\instr_rom|rom~4_combout  & ((\rf|rf~1076_combout  & (\rf|rf~250_regout )) # (!\rf|rf~1076_combout  & ((\rf|rf~186_regout ))))) # (!\instr_rom|rom~4_combout  & (((\rf|rf~1076_combout ))))

	.dataa(\instr_rom|rom~4_combout ),
	.datab(\rf|rf~250_regout ),
	.datac(\rf|rf~186_regout ),
	.datad(\rf|rf~1076_combout ),
	.cin(gnd),
	.combout(\rf|rf~1077_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~1077 .lut_mask = 16'hDDA0;
defparam \rf|rf~1077 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N12
cycloneii_lcell_comb \srcB[26]~27 (
// Equation(s):
// \srcB[26]~27_combout  = (\srcB[2]~2_combout  & \rf|rf~1077_combout )

	.dataa(vcc),
	.datab(\srcB[2]~2_combout ),
	.datac(vcc),
	.datad(\rf|rf~1077_combout ),
	.cin(gnd),
	.combout(\srcB[26]~27_combout ),
	.cout());
// synopsys translate_off
defparam \srcB[26]~27 .lut_mask = 16'hCC00;
defparam \srcB[26]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N20
cycloneii_lcell_comb \alu0|Add0~52 (
// Equation(s):
// \alu0|Add0~52_combout  = ((\rf|rd1[26]~26_combout  $ (\srcB[26]~27_combout  $ (!\alu0|Add0~51 )))) # (GND)
// \alu0|Add0~53  = CARRY((\rf|rd1[26]~26_combout  & ((\srcB[26]~27_combout ) # (!\alu0|Add0~51 ))) # (!\rf|rd1[26]~26_combout  & (\srcB[26]~27_combout  & !\alu0|Add0~51 )))

	.dataa(\rf|rd1[26]~26_combout ),
	.datab(\srcB[26]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu0|Add0~51 ),
	.combout(\alu0|Add0~52_combout ),
	.cout(\alu0|Add0~53 ));
// synopsys translate_off
defparam \alu0|Add0~52 .lut_mask = 16'h698E;
defparam \alu0|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y31_N25
cycloneii_lcell_ff \rf|rf~187 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~54_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1088_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~187_regout ));

// Location: LCFF_X22_Y31_N23
cycloneii_lcell_ff \rf|rf~219 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\alu0|Add0~54_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|rf~1089_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~219_regout ));

// Location: LCFF_X20_Y31_N25
cycloneii_lcell_ff \rf|rf~155 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~54_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~155_regout ));

// Location: LCCOMB_X20_Y31_N24
cycloneii_lcell_comb \rf|rf~1078 (
// Equation(s):
// \rf|rf~1078_combout  = (\instr_rom|rom~4_combout  & (((\instr_rom|rom~6_combout )))) # (!\instr_rom|rom~4_combout  & ((\instr_rom|rom~6_combout  & (\rf|rf~219_regout )) # (!\instr_rom|rom~6_combout  & ((\rf|rf~155_regout )))))

	.dataa(\instr_rom|rom~4_combout ),
	.datab(\rf|rf~219_regout ),
	.datac(\rf|rf~155_regout ),
	.datad(\instr_rom|rom~6_combout ),
	.cin(gnd),
	.combout(\rf|rf~1078_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~1078 .lut_mask = 16'hEE50;
defparam \rf|rf~1078 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y31_N14
cycloneii_lcell_comb \rf|rf~1079 (
// Equation(s):
// \rf|rf~1079_combout  = (\rf|rf~1078_combout  & ((\rf|rf~251_regout ) # ((!\instr_rom|rom~4_combout )))) # (!\rf|rf~1078_combout  & (((\rf|rf~187_regout  & \instr_rom|rom~4_combout ))))

	.dataa(\rf|rf~251_regout ),
	.datab(\rf|rf~187_regout ),
	.datac(\rf|rf~1078_combout ),
	.datad(\instr_rom|rom~4_combout ),
	.cin(gnd),
	.combout(\rf|rf~1079_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~1079 .lut_mask = 16'hACF0;
defparam \rf|rf~1079 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y31_N30
cycloneii_lcell_comb \srcB[27]~28 (
// Equation(s):
// \srcB[27]~28_combout  = (\srcB[2]~2_combout  & \rf|rf~1079_combout )

	.dataa(vcc),
	.datab(\srcB[2]~2_combout ),
	.datac(vcc),
	.datad(\rf|rf~1079_combout ),
	.cin(gnd),
	.combout(\srcB[27]~28_combout ),
	.cout());
// synopsys translate_off
defparam \srcB[27]~28 .lut_mask = 16'hCC00;
defparam \srcB[27]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y31_N6
cycloneii_lcell_comb \rf|rd1[27]~27 (
// Equation(s):
// \rf|rd1[27]~27_combout  = (\instr_rom|rom~3_combout  & (\r_pc|q [2] & \rf|rf~187_regout ))

	.dataa(\instr_rom|rom~3_combout ),
	.datab(\r_pc|q [2]),
	.datac(vcc),
	.datad(\rf|rf~187_regout ),
	.cin(gnd),
	.combout(\rf|rd1[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rd1[27]~27 .lut_mask = 16'h8800;
defparam \rf|rd1[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N22
cycloneii_lcell_comb \alu0|Add0~54 (
// Equation(s):
// \alu0|Add0~54_combout  = (\srcB[27]~28_combout  & ((\rf|rd1[27]~27_combout  & (\alu0|Add0~53  & VCC)) # (!\rf|rd1[27]~27_combout  & (!\alu0|Add0~53 )))) # (!\srcB[27]~28_combout  & ((\rf|rd1[27]~27_combout  & (!\alu0|Add0~53 )) # (!\rf|rd1[27]~27_combout  
// & ((\alu0|Add0~53 ) # (GND)))))
// \alu0|Add0~55  = CARRY((\srcB[27]~28_combout  & (!\rf|rd1[27]~27_combout  & !\alu0|Add0~53 )) # (!\srcB[27]~28_combout  & ((!\alu0|Add0~53 ) # (!\rf|rd1[27]~27_combout ))))

	.dataa(\srcB[27]~28_combout ),
	.datab(\rf|rd1[27]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu0|Add0~53 ),
	.combout(\alu0|Add0~54_combout ),
	.cout(\alu0|Add0~55 ));
// synopsys translate_off
defparam \alu0|Add0~54 .lut_mask = 16'h9617;
defparam \alu0|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y31_N27
cycloneii_lcell_ff \rf|rf~188 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~56_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1088_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~188_regout ));

// Location: LCFF_X24_Y31_N31
cycloneii_lcell_ff \rf|rf~156 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~56_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~156_regout ));

// Location: LCCOMB_X24_Y31_N30
cycloneii_lcell_comb \rf|rf~1080 (
// Equation(s):
// \rf|rf~1080_combout  = (\instr_rom|rom~6_combout  & ((\rf|rf~220_regout ) # ((\instr_rom|rom~4_combout )))) # (!\instr_rom|rom~6_combout  & (((\rf|rf~156_regout  & !\instr_rom|rom~4_combout ))))

	.dataa(\rf|rf~220_regout ),
	.datab(\instr_rom|rom~6_combout ),
	.datac(\rf|rf~156_regout ),
	.datad(\instr_rom|rom~4_combout ),
	.cin(gnd),
	.combout(\rf|rf~1080_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~1080 .lut_mask = 16'hCCB8;
defparam \rf|rf~1080 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N4
cycloneii_lcell_comb \rf|rf~1081 (
// Equation(s):
// \rf|rf~1081_combout  = (\instr_rom|rom~4_combout  & ((\rf|rf~1080_combout  & (\rf|rf~252_regout )) # (!\rf|rf~1080_combout  & ((\rf|rf~188_regout ))))) # (!\instr_rom|rom~4_combout  & (((\rf|rf~1080_combout ))))

	.dataa(\rf|rf~252_regout ),
	.datab(\rf|rf~188_regout ),
	.datac(\instr_rom|rom~4_combout ),
	.datad(\rf|rf~1080_combout ),
	.cin(gnd),
	.combout(\rf|rf~1081_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~1081 .lut_mask = 16'hAFC0;
defparam \rf|rf~1081 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N16
cycloneii_lcell_comb \srcB[28]~29 (
// Equation(s):
// \srcB[28]~29_combout  = (\srcB[2]~2_combout  & \rf|rf~1081_combout )

	.dataa(vcc),
	.datab(\srcB[2]~2_combout ),
	.datac(vcc),
	.datad(\rf|rf~1081_combout ),
	.cin(gnd),
	.combout(\srcB[28]~29_combout ),
	.cout());
// synopsys translate_off
defparam \srcB[28]~29 .lut_mask = 16'hCC00;
defparam \srcB[28]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y31_N18
cycloneii_lcell_comb \rf|rd1[28]~28 (
// Equation(s):
// \rf|rd1[28]~28_combout  = (\instr_rom|rom~3_combout  & (\r_pc|q [2] & \rf|rf~188_regout ))

	.dataa(\instr_rom|rom~3_combout ),
	.datab(\r_pc|q [2]),
	.datac(vcc),
	.datad(\rf|rf~188_regout ),
	.cin(gnd),
	.combout(\rf|rd1[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rd1[28]~28 .lut_mask = 16'h8800;
defparam \rf|rd1[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N24
cycloneii_lcell_comb \alu0|Add0~56 (
// Equation(s):
// \alu0|Add0~56_combout  = ((\srcB[28]~29_combout  $ (\rf|rd1[28]~28_combout  $ (!\alu0|Add0~55 )))) # (GND)
// \alu0|Add0~57  = CARRY((\srcB[28]~29_combout  & ((\rf|rd1[28]~28_combout ) # (!\alu0|Add0~55 ))) # (!\srcB[28]~29_combout  & (\rf|rd1[28]~28_combout  & !\alu0|Add0~55 )))

	.dataa(\srcB[28]~29_combout ),
	.datab(\rf|rd1[28]~28_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu0|Add0~55 ),
	.combout(\alu0|Add0~56_combout ),
	.cout(\alu0|Add0~57 ));
// synopsys translate_off
defparam \alu0|Add0~56 .lut_mask = 16'h698E;
defparam \alu0|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y31_N9
cycloneii_lcell_ff \rf|rf~189 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~58_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1088_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~189_regout ));

// Location: LCCOMB_X21_Y31_N2
cycloneii_lcell_comb \rf|rd1[29]~29 (
// Equation(s):
// \rf|rd1[29]~29_combout  = (\instr_rom|rom~3_combout  & (\r_pc|q [2] & \rf|rf~189_regout ))

	.dataa(\instr_rom|rom~3_combout ),
	.datab(\r_pc|q [2]),
	.datac(vcc),
	.datad(\rf|rf~189_regout ),
	.cin(gnd),
	.combout(\rf|rd1[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rd1[29]~29 .lut_mask = 16'h8800;
defparam \rf|rd1[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y31_N15
cycloneii_lcell_ff \rf|rf~253 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~58_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1091_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~253_regout ));

// Location: LCFF_X22_Y31_N27
cycloneii_lcell_ff \rf|rf~221 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\alu0|Add0~58_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|rf~1089_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~221_regout ));

// Location: LCFF_X20_Y31_N13
cycloneii_lcell_ff \rf|rf~157 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~58_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~157_regout ));

// Location: LCCOMB_X20_Y31_N12
cycloneii_lcell_comb \rf|rf~1082 (
// Equation(s):
// \rf|rf~1082_combout  = (\instr_rom|rom~4_combout  & (((\instr_rom|rom~6_combout )))) # (!\instr_rom|rom~4_combout  & ((\instr_rom|rom~6_combout  & (\rf|rf~221_regout )) # (!\instr_rom|rom~6_combout  & ((\rf|rf~157_regout )))))

	.dataa(\instr_rom|rom~4_combout ),
	.datab(\rf|rf~221_regout ),
	.datac(\rf|rf~157_regout ),
	.datad(\instr_rom|rom~6_combout ),
	.cin(gnd),
	.combout(\rf|rf~1082_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~1082 .lut_mask = 16'hEE50;
defparam \rf|rf~1082 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y31_N18
cycloneii_lcell_comb \rf|rf~1083 (
// Equation(s):
// \rf|rf~1083_combout  = (\instr_rom|rom~4_combout  & ((\rf|rf~1082_combout  & ((\rf|rf~253_regout ))) # (!\rf|rf~1082_combout  & (\rf|rf~189_regout )))) # (!\instr_rom|rom~4_combout  & (((\rf|rf~1082_combout ))))

	.dataa(\instr_rom|rom~4_combout ),
	.datab(\rf|rf~189_regout ),
	.datac(\rf|rf~253_regout ),
	.datad(\rf|rf~1082_combout ),
	.cin(gnd),
	.combout(\rf|rf~1083_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~1083 .lut_mask = 16'hF588;
defparam \rf|rf~1083 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y31_N24
cycloneii_lcell_comb \srcB[29]~30 (
// Equation(s):
// \srcB[29]~30_combout  = (\srcB[2]~2_combout  & \rf|rf~1083_combout )

	.dataa(vcc),
	.datab(\srcB[2]~2_combout ),
	.datac(vcc),
	.datad(\rf|rf~1083_combout ),
	.cin(gnd),
	.combout(\srcB[29]~30_combout ),
	.cout());
// synopsys translate_off
defparam \srcB[29]~30 .lut_mask = 16'hCC00;
defparam \srcB[29]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N26
cycloneii_lcell_comb \alu0|Add0~58 (
// Equation(s):
// \alu0|Add0~58_combout  = (\rf|rd1[29]~29_combout  & ((\srcB[29]~30_combout  & (\alu0|Add0~57  & VCC)) # (!\srcB[29]~30_combout  & (!\alu0|Add0~57 )))) # (!\rf|rd1[29]~29_combout  & ((\srcB[29]~30_combout  & (!\alu0|Add0~57 )) # (!\srcB[29]~30_combout  & 
// ((\alu0|Add0~57 ) # (GND)))))
// \alu0|Add0~59  = CARRY((\rf|rd1[29]~29_combout  & (!\srcB[29]~30_combout  & !\alu0|Add0~57 )) # (!\rf|rd1[29]~29_combout  & ((!\alu0|Add0~57 ) # (!\srcB[29]~30_combout ))))

	.dataa(\rf|rd1[29]~29_combout ),
	.datab(\srcB[29]~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu0|Add0~57 ),
	.combout(\alu0|Add0~58_combout ),
	.cout(\alu0|Add0~59 ));
// synopsys translate_off
defparam \alu0|Add0~58 .lut_mask = 16'h9617;
defparam \alu0|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y31_N13
cycloneii_lcell_ff \rf|rf~190 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~60_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1088_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~190_regout ));

// Location: LCFF_X23_Y31_N23
cycloneii_lcell_ff \rf|rf~254 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~60_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1091_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~254_regout ));

// Location: LCFF_X24_Y31_N29
cycloneii_lcell_ff \rf|rf~158 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~60_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~158_regout ));

// Location: LCCOMB_X24_Y31_N28
cycloneii_lcell_comb \rf|rf~1084 (
// Equation(s):
// \rf|rf~1084_combout  = (\instr_rom|rom~6_combout  & ((\rf|rf~222_regout ) # ((\instr_rom|rom~4_combout )))) # (!\instr_rom|rom~6_combout  & (((\rf|rf~158_regout  & !\instr_rom|rom~4_combout ))))

	.dataa(\rf|rf~222_regout ),
	.datab(\instr_rom|rom~6_combout ),
	.datac(\rf|rf~158_regout ),
	.datad(\instr_rom|rom~4_combout ),
	.cin(gnd),
	.combout(\rf|rf~1084_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~1084 .lut_mask = 16'hCCB8;
defparam \rf|rf~1084 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N22
cycloneii_lcell_comb \rf|rf~1085 (
// Equation(s):
// \rf|rf~1085_combout  = (\instr_rom|rom~4_combout  & ((\rf|rf~1084_combout  & ((\rf|rf~254_regout ))) # (!\rf|rf~1084_combout  & (\rf|rf~190_regout )))) # (!\instr_rom|rom~4_combout  & (((\rf|rf~1084_combout ))))

	.dataa(\instr_rom|rom~4_combout ),
	.datab(\rf|rf~190_regout ),
	.datac(\rf|rf~254_regout ),
	.datad(\rf|rf~1084_combout ),
	.cin(gnd),
	.combout(\rf|rf~1085_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~1085 .lut_mask = 16'hF588;
defparam \rf|rf~1085 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N4
cycloneii_lcell_comb \srcB[30]~31 (
// Equation(s):
// \srcB[30]~31_combout  = (\srcB[2]~2_combout  & \rf|rf~1085_combout )

	.dataa(vcc),
	.datab(\srcB[2]~2_combout ),
	.datac(vcc),
	.datad(\rf|rf~1085_combout ),
	.cin(gnd),
	.combout(\srcB[30]~31_combout ),
	.cout());
// synopsys translate_off
defparam \srcB[30]~31 .lut_mask = 16'hCC00;
defparam \srcB[30]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N26
cycloneii_lcell_comb \rf|rd1[30]~30 (
// Equation(s):
// \rf|rd1[30]~30_combout  = (\r_pc|q [2] & (\rf|rf~190_regout  & \instr_rom|rom~3_combout ))

	.dataa(\r_pc|q [2]),
	.datab(vcc),
	.datac(\rf|rf~190_regout ),
	.datad(\instr_rom|rom~3_combout ),
	.cin(gnd),
	.combout(\rf|rd1[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rd1[30]~30 .lut_mask = 16'hA000;
defparam \rf|rd1[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N28
cycloneii_lcell_comb \alu0|Add0~60 (
// Equation(s):
// \alu0|Add0~60_combout  = ((\srcB[30]~31_combout  $ (\rf|rd1[30]~30_combout  $ (!\alu0|Add0~59 )))) # (GND)
// \alu0|Add0~61  = CARRY((\srcB[30]~31_combout  & ((\rf|rd1[30]~30_combout ) # (!\alu0|Add0~59 ))) # (!\srcB[30]~31_combout  & (\rf|rd1[30]~30_combout  & !\alu0|Add0~59 )))

	.dataa(\srcB[30]~31_combout ),
	.datab(\rf|rd1[30]~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu0|Add0~59 ),
	.combout(\alu0|Add0~60_combout ),
	.cout(\alu0|Add0~61 ));
// synopsys translate_off
defparam \alu0|Add0~60 .lut_mask = 16'h698E;
defparam \alu0|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y31_N1
cycloneii_lcell_ff \rf|rf~191 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~62_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1088_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~191_regout ));

// Location: LCFF_X21_Y31_N11
cycloneii_lcell_ff \rf|rf~255 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu0|Add0~62_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|rf~1091_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~255_regout ));

// Location: LCFF_X22_Y31_N31
cycloneii_lcell_ff \rf|rf~223 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\alu0|Add0~62_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|rf~1089_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|rf~223_regout ));

// Location: LCCOMB_X20_Y32_N14
cycloneii_lcell_comb \rf|rf~1086 (
// Equation(s):
// \rf|rf~1086_combout  = (\instr_rom|rom~4_combout  & (((\instr_rom|rom~6_combout )))) # (!\instr_rom|rom~4_combout  & ((\instr_rom|rom~6_combout  & ((\rf|rf~223_regout ))) # (!\instr_rom|rom~6_combout  & (\rf|rf~159_regout ))))

	.dataa(\rf|rf~159_regout ),
	.datab(\instr_rom|rom~4_combout ),
	.datac(\instr_rom|rom~6_combout ),
	.datad(\rf|rf~223_regout ),
	.cin(gnd),
	.combout(\rf|rf~1086_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~1086 .lut_mask = 16'hF2C2;
defparam \rf|rf~1086 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y31_N10
cycloneii_lcell_comb \rf|rf~1087 (
// Equation(s):
// \rf|rf~1087_combout  = (\instr_rom|rom~4_combout  & ((\rf|rf~1086_combout  & ((\rf|rf~255_regout ))) # (!\rf|rf~1086_combout  & (\rf|rf~191_regout )))) # (!\instr_rom|rom~4_combout  & (((\rf|rf~1086_combout ))))

	.dataa(\instr_rom|rom~4_combout ),
	.datab(\rf|rf~191_regout ),
	.datac(\rf|rf~255_regout ),
	.datad(\rf|rf~1086_combout ),
	.cin(gnd),
	.combout(\rf|rf~1087_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rf~1087 .lut_mask = 16'hF588;
defparam \rf|rf~1087 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y31_N4
cycloneii_lcell_comb \srcB[31]~32 (
// Equation(s):
// \srcB[31]~32_combout  = (\srcB[2]~2_combout  & \rf|rf~1087_combout )

	.dataa(vcc),
	.datab(\srcB[2]~2_combout ),
	.datac(vcc),
	.datad(\rf|rf~1087_combout ),
	.cin(gnd),
	.combout(\srcB[31]~32_combout ),
	.cout());
// synopsys translate_off
defparam \srcB[31]~32 .lut_mask = 16'hCC00;
defparam \srcB[31]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y33_N10
cycloneii_lcell_comb \rf|rd1[31]~31 (
// Equation(s):
// \rf|rd1[31]~31_combout  = (\instr_rom|rom~3_combout  & (\rf|rf~191_regout  & \r_pc|q [2]))

	.dataa(\instr_rom|rom~3_combout ),
	.datab(vcc),
	.datac(\rf|rf~191_regout ),
	.datad(\r_pc|q [2]),
	.cin(gnd),
	.combout(\rf|rd1[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rd1[31]~31 .lut_mask = 16'hA000;
defparam \rf|rd1[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N30
cycloneii_lcell_comb \alu0|Add0~62 (
// Equation(s):
// \alu0|Add0~62_combout  = \srcB[31]~32_combout  $ (\alu0|Add0~61  $ (\rf|rd1[31]~31_combout ))

	.dataa(vcc),
	.datab(\srcB[31]~32_combout ),
	.datac(vcc),
	.datad(\rf|rd1[31]~31_combout ),
	.cin(\alu0|Add0~61 ),
	.combout(\alu0|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Add0~62 .lut_mask = 16'hC33C;
defparam \alu0|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y34_N4
cycloneii_lcell_comb \rf|rd2[0]~0 (
// Equation(s):
// \rf|rd2[0]~0_combout  = (\instr_rom|rom~3_combout  & \rf|rf~1025_combout )

	.dataa(\instr_rom|rom~3_combout ),
	.datab(vcc),
	.datac(\rf|rf~1025_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\rf|rd2[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rd2[0]~0 .lut_mask = 16'hA0A0;
defparam \rf|rd2[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y32_N10
cycloneii_lcell_comb \rf|rd2[1]~1 (
// Equation(s):
// \rf|rd2[1]~1_combout  = (\rf|rf~1027_combout  & \instr_rom|rom~3_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\rf|rf~1027_combout ),
	.datad(\instr_rom|rom~3_combout ),
	.cin(gnd),
	.combout(\rf|rd2[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rd2[1]~1 .lut_mask = 16'hF000;
defparam \rf|rd2[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N10
cycloneii_lcell_comb \rf|rd2[2]~2 (
// Equation(s):
// \rf|rd2[2]~2_combout  = (\rf|rf~1029_combout  & \instr_rom|rom~3_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\rf|rf~1029_combout ),
	.datad(\instr_rom|rom~3_combout ),
	.cin(gnd),
	.combout(\rf|rd2[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rd2[2]~2 .lut_mask = 16'hF000;
defparam \rf|rd2[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y33_N2
cycloneii_lcell_comb \rf|rd2[3]~3 (
// Equation(s):
// \rf|rd2[3]~3_combout  = (\rf|rf~1031_combout  & \instr_rom|rom~3_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\rf|rf~1031_combout ),
	.datad(\instr_rom|rom~3_combout ),
	.cin(gnd),
	.combout(\rf|rd2[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rd2[3]~3 .lut_mask = 16'hF000;
defparam \rf|rd2[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y31_N6
cycloneii_lcell_comb \rf|rd2[4]~4 (
// Equation(s):
// \rf|rd2[4]~4_combout  = (\rf|rf~1033_combout  & \instr_rom|rom~3_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\rf|rf~1033_combout ),
	.datad(\instr_rom|rom~3_combout ),
	.cin(gnd),
	.combout(\rf|rd2[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rd2[4]~4 .lut_mask = 16'hF000;
defparam \rf|rd2[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y33_N20
cycloneii_lcell_comb \rf|rd2[5]~5 (
// Equation(s):
// \rf|rd2[5]~5_combout  = (\rf|rf~1035_combout  & \instr_rom|rom~3_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\rf|rf~1035_combout ),
	.datad(\instr_rom|rom~3_combout ),
	.cin(gnd),
	.combout(\rf|rd2[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rd2[5]~5 .lut_mask = 16'hF000;
defparam \rf|rd2[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N4
cycloneii_lcell_comb \rf|rd2[6]~6 (
// Equation(s):
// \rf|rd2[6]~6_combout  = (\rf|rf~1037_combout  & \instr_rom|rom~3_combout )

	.dataa(vcc),
	.datab(\rf|rf~1037_combout ),
	.datac(\instr_rom|rom~3_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\rf|rd2[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rd2[6]~6 .lut_mask = 16'hC0C0;
defparam \rf|rd2[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N22
cycloneii_lcell_comb \rf|rd2[7]~7 (
// Equation(s):
// \rf|rd2[7]~7_combout  = (\instr_rom|rom~3_combout  & \rf|rf~1039_combout )

	.dataa(\instr_rom|rom~3_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\rf|rf~1039_combout ),
	.cin(gnd),
	.combout(\rf|rd2[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rd2[7]~7 .lut_mask = 16'hAA00;
defparam \rf|rd2[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y34_N4
cycloneii_lcell_comb \rf|rd2[8]~8 (
// Equation(s):
// \rf|rd2[8]~8_combout  = (\instr_rom|rom~3_combout  & \rf|rf~1041_combout )

	.dataa(vcc),
	.datab(\instr_rom|rom~3_combout ),
	.datac(\rf|rf~1041_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\rf|rd2[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rd2[8]~8 .lut_mask = 16'hC0C0;
defparam \rf|rd2[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N14
cycloneii_lcell_comb \rf|rd2[9]~9 (
// Equation(s):
// \rf|rd2[9]~9_combout  = (\instr_rom|rom~3_combout  & \rf|rf~1043_combout )

	.dataa(\instr_rom|rom~3_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\rf|rf~1043_combout ),
	.cin(gnd),
	.combout(\rf|rd2[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rd2[9]~9 .lut_mask = 16'hAA00;
defparam \rf|rd2[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N14
cycloneii_lcell_comb \rf|rd2[10]~10 (
// Equation(s):
// \rf|rd2[10]~10_combout  = (\instr_rom|rom~3_combout  & \rf|rf~1045_combout )

	.dataa(\instr_rom|rom~3_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\rf|rf~1045_combout ),
	.cin(gnd),
	.combout(\rf|rd2[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rd2[10]~10 .lut_mask = 16'hAA00;
defparam \rf|rd2[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N0
cycloneii_lcell_comb \rf|rd2[11]~11 (
// Equation(s):
// \rf|rd2[11]~11_combout  = (\instr_rom|rom~3_combout  & \rf|rf~1047_combout )

	.dataa(\instr_rom|rom~3_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\rf|rf~1047_combout ),
	.cin(gnd),
	.combout(\rf|rd2[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rd2[11]~11 .lut_mask = 16'hAA00;
defparam \rf|rd2[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y33_N0
cycloneii_lcell_comb \rf|rd2[12]~12 (
// Equation(s):
// \rf|rd2[12]~12_combout  = (\instr_rom|rom~3_combout  & \rf|rf~1049_combout )

	.dataa(\instr_rom|rom~3_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\rf|rf~1049_combout ),
	.cin(gnd),
	.combout(\rf|rd2[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rd2[12]~12 .lut_mask = 16'hAA00;
defparam \rf|rd2[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y33_N4
cycloneii_lcell_comb \rf|rd2[13]~13 (
// Equation(s):
// \rf|rd2[13]~13_combout  = (\instr_rom|rom~3_combout  & \rf|rf~1051_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\instr_rom|rom~3_combout ),
	.datad(\rf|rf~1051_combout ),
	.cin(gnd),
	.combout(\rf|rd2[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rd2[13]~13 .lut_mask = 16'hF000;
defparam \rf|rd2[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y32_N16
cycloneii_lcell_comb \rf|rd2[14]~14 (
// Equation(s):
// \rf|rd2[14]~14_combout  = (\instr_rom|rom~3_combout  & \rf|rf~1053_combout )

	.dataa(vcc),
	.datab(\instr_rom|rom~3_combout ),
	.datac(vcc),
	.datad(\rf|rf~1053_combout ),
	.cin(gnd),
	.combout(\rf|rd2[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rd2[14]~14 .lut_mask = 16'hCC00;
defparam \rf|rd2[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y32_N6
cycloneii_lcell_comb \rf|rd2[15]~15 (
// Equation(s):
// \rf|rd2[15]~15_combout  = (\instr_rom|rom~3_combout  & \rf|rf~1055_combout )

	.dataa(vcc),
	.datab(\instr_rom|rom~3_combout ),
	.datac(vcc),
	.datad(\rf|rf~1055_combout ),
	.cin(gnd),
	.combout(\rf|rd2[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rd2[15]~15 .lut_mask = 16'hCC00;
defparam \rf|rd2[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y33_N22
cycloneii_lcell_comb \rf|rd2[16]~16 (
// Equation(s):
// \rf|rd2[16]~16_combout  = (\instr_rom|rom~3_combout  & \rf|rf~1057_combout )

	.dataa(\instr_rom|rom~3_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\rf|rf~1057_combout ),
	.cin(gnd),
	.combout(\rf|rd2[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rd2[16]~16 .lut_mask = 16'hAA00;
defparam \rf|rd2[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N8
cycloneii_lcell_comb \rf|rd2[17]~17 (
// Equation(s):
// \rf|rd2[17]~17_combout  = (\rf|rf~1059_combout  & \instr_rom|rom~3_combout )

	.dataa(vcc),
	.datab(\rf|rf~1059_combout ),
	.datac(vcc),
	.datad(\instr_rom|rom~3_combout ),
	.cin(gnd),
	.combout(\rf|rd2[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rd2[17]~17 .lut_mask = 16'hCC00;
defparam \rf|rd2[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N20
cycloneii_lcell_comb \rf|rd2[18]~18 (
// Equation(s):
// \rf|rd2[18]~18_combout  = (\rf|rf~1061_combout  & \instr_rom|rom~3_combout )

	.dataa(vcc),
	.datab(\rf|rf~1061_combout ),
	.datac(vcc),
	.datad(\instr_rom|rom~3_combout ),
	.cin(gnd),
	.combout(\rf|rd2[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rd2[18]~18 .lut_mask = 16'hCC00;
defparam \rf|rd2[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N0
cycloneii_lcell_comb \rf|rd2[19]~19 (
// Equation(s):
// \rf|rd2[19]~19_combout  = (\instr_rom|rom~3_combout  & \rf|rf~1063_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\instr_rom|rom~3_combout ),
	.datad(\rf|rf~1063_combout ),
	.cin(gnd),
	.combout(\rf|rd2[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rd2[19]~19 .lut_mask = 16'hF000;
defparam \rf|rd2[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y31_N28
cycloneii_lcell_comb \rf|rd2[20]~20 (
// Equation(s):
// \rf|rd2[20]~20_combout  = (\rf|rf~1065_combout  & \instr_rom|rom~3_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\rf|rf~1065_combout ),
	.datad(\instr_rom|rom~3_combout ),
	.cin(gnd),
	.combout(\rf|rd2[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rd2[20]~20 .lut_mask = 16'hF000;
defparam \rf|rd2[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y32_N4
cycloneii_lcell_comb \rf|rd2[21]~21 (
// Equation(s):
// \rf|rd2[21]~21_combout  = (\instr_rom|rom~3_combout  & \rf|rf~1067_combout )

	.dataa(vcc),
	.datab(\instr_rom|rom~3_combout ),
	.datac(vcc),
	.datad(\rf|rf~1067_combout ),
	.cin(gnd),
	.combout(\rf|rd2[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rd2[21]~21 .lut_mask = 16'hCC00;
defparam \rf|rd2[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N2
cycloneii_lcell_comb \rf|rd2[22]~22 (
// Equation(s):
// \rf|rd2[22]~22_combout  = (\instr_rom|rom~3_combout  & \rf|rf~1069_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\instr_rom|rom~3_combout ),
	.datad(\rf|rf~1069_combout ),
	.cin(gnd),
	.combout(\rf|rd2[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rd2[22]~22 .lut_mask = 16'hF000;
defparam \rf|rd2[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N20
cycloneii_lcell_comb \rf|rd2[23]~23 (
// Equation(s):
// \rf|rd2[23]~23_combout  = (\instr_rom|rom~3_combout  & \rf|rf~1071_combout )

	.dataa(vcc),
	.datab(\instr_rom|rom~3_combout ),
	.datac(\rf|rf~1071_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\rf|rd2[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rd2[23]~23 .lut_mask = 16'hC0C0;
defparam \rf|rd2[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N18
cycloneii_lcell_comb \rf|rd2[24]~24 (
// Equation(s):
// \rf|rd2[24]~24_combout  = (\instr_rom|rom~3_combout  & \rf|rf~1073_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\instr_rom|rom~3_combout ),
	.datad(\rf|rf~1073_combout ),
	.cin(gnd),
	.combout(\rf|rd2[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rd2[24]~24 .lut_mask = 16'hF000;
defparam \rf|rd2[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y33_N6
cycloneii_lcell_comb \rf|rd2[25]~25 (
// Equation(s):
// \rf|rd2[25]~25_combout  = (\instr_rom|rom~3_combout  & \rf|rf~1075_combout )

	.dataa(\instr_rom|rom~3_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\rf|rf~1075_combout ),
	.cin(gnd),
	.combout(\rf|rd2[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rd2[25]~25 .lut_mask = 16'hAA00;
defparam \rf|rd2[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N24
cycloneii_lcell_comb \rf|rd2[26]~26 (
// Equation(s):
// \rf|rd2[26]~26_combout  = (\instr_rom|rom~3_combout  & \rf|rf~1077_combout )

	.dataa(vcc),
	.datab(\instr_rom|rom~3_combout ),
	.datac(\rf|rf~1077_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\rf|rd2[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rd2[26]~26 .lut_mask = 16'hC0C0;
defparam \rf|rd2[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y31_N26
cycloneii_lcell_comb \rf|rd2[27]~27 (
// Equation(s):
// \rf|rd2[27]~27_combout  = (\rf|rf~1079_combout  & \instr_rom|rom~3_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\rf|rf~1079_combout ),
	.datad(\instr_rom|rom~3_combout ),
	.cin(gnd),
	.combout(\rf|rd2[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rd2[27]~27 .lut_mask = 16'hF000;
defparam \rf|rd2[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N22
cycloneii_lcell_comb \rf|rd2[28]~28 (
// Equation(s):
// \rf|rd2[28]~28_combout  = (\instr_rom|rom~3_combout  & \rf|rf~1081_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\instr_rom|rom~3_combout ),
	.datad(\rf|rf~1081_combout ),
	.cin(gnd),
	.combout(\rf|rd2[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rd2[28]~28 .lut_mask = 16'hF000;
defparam \rf|rd2[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y31_N20
cycloneii_lcell_comb \rf|rd2[29]~29 (
// Equation(s):
// \rf|rd2[29]~29_combout  = (\instr_rom|rom~3_combout  & \rf|rf~1083_combout )

	.dataa(\instr_rom|rom~3_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\rf|rf~1083_combout ),
	.cin(gnd),
	.combout(\rf|rd2[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rd2[29]~29 .lut_mask = 16'hAA00;
defparam \rf|rd2[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N8
cycloneii_lcell_comb \rf|rd2[30]~30 (
// Equation(s):
// \rf|rd2[30]~30_combout  = (\instr_rom|rom~3_combout  & \rf|rf~1085_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\instr_rom|rom~3_combout ),
	.datad(\rf|rf~1085_combout ),
	.cin(gnd),
	.combout(\rf|rd2[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rd2[30]~30 .lut_mask = 16'hF000;
defparam \rf|rd2[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y33_N8
cycloneii_lcell_comb \rf|rd2[31]~31 (
// Equation(s):
// \rf|rd2[31]~31_combout  = (\rf|rf~1087_combout  & \instr_rom|rom~3_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\rf|rf~1087_combout ),
	.datad(\instr_rom|rom~3_combout ),
	.cin(gnd),
	.combout(\rf|rd2[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \rf|rd2[31]~31 .lut_mask = 16'hF000;
defparam \rf|rd2[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N24
cycloneii_lcell_comb \instr_rom|rom~8 (
// Equation(s):
// \instr_rom|rom~8_combout  = (\instr_rom|rom~3_combout  & \r_pc|q [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\instr_rom|rom~3_combout ),
	.datad(\r_pc|q [2]),
	.cin(gnd),
	.combout(\instr_rom|rom~8_combout ),
	.cout());
// synopsys translate_off
defparam \instr_rom|rom~8 .lut_mask = 16'hF000;
defparam \instr_rom|rom~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~clkctrl_outclk ));
// synopsys translate_off
defparam \clk~clkctrl .clock_type = "global clock";
defparam \clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N14
cycloneii_lcell_comb \r_pc|q[8]~42 (
// Equation(s):
// \r_pc|q[8]~42_combout  = (\r_pc|q [8] & (\r_pc|q[7]~41  $ (GND))) # (!\r_pc|q [8] & (!\r_pc|q[7]~41  & VCC))
// \r_pc|q[8]~43  = CARRY((\r_pc|q [8] & !\r_pc|q[7]~41 ))

	.dataa(vcc),
	.datab(\r_pc|q [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\r_pc|q[7]~41 ),
	.combout(\r_pc|q[8]~42_combout ),
	.cout(\r_pc|q[8]~43 ));
// synopsys translate_off
defparam \r_pc|q[8]~42 .lut_mask = 16'hC30C;
defparam \r_pc|q[8]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y32_N15
cycloneii_lcell_ff \r_pc|q[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\r_pc|q[8]~42_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r_pc|q [8]));

// Location: LCCOMB_X25_Y32_N16
cycloneii_lcell_comb \r_pc|q[9]~44 (
// Equation(s):
// \r_pc|q[9]~44_combout  = (\r_pc|q [9] & (!\r_pc|q[8]~43 )) # (!\r_pc|q [9] & ((\r_pc|q[8]~43 ) # (GND)))
// \r_pc|q[9]~45  = CARRY((!\r_pc|q[8]~43 ) # (!\r_pc|q [9]))

	.dataa(\r_pc|q [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\r_pc|q[8]~43 ),
	.combout(\r_pc|q[9]~44_combout ),
	.cout(\r_pc|q[9]~45 ));
// synopsys translate_off
defparam \r_pc|q[9]~44 .lut_mask = 16'h5A5F;
defparam \r_pc|q[9]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y32_N17
cycloneii_lcell_ff \r_pc|q[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\r_pc|q[9]~44_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r_pc|q [9]));

// Location: LCCOMB_X25_Y32_N18
cycloneii_lcell_comb \r_pc|q[10]~46 (
// Equation(s):
// \r_pc|q[10]~46_combout  = (\r_pc|q [10] & (\r_pc|q[9]~45  $ (GND))) # (!\r_pc|q [10] & (!\r_pc|q[9]~45  & VCC))
// \r_pc|q[10]~47  = CARRY((\r_pc|q [10] & !\r_pc|q[9]~45 ))

	.dataa(vcc),
	.datab(\r_pc|q [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\r_pc|q[9]~45 ),
	.combout(\r_pc|q[10]~46_combout ),
	.cout(\r_pc|q[10]~47 ));
// synopsys translate_off
defparam \r_pc|q[10]~46 .lut_mask = 16'hC30C;
defparam \r_pc|q[10]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y32_N19
cycloneii_lcell_ff \r_pc|q[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\r_pc|q[10]~46_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r_pc|q [10]));

// Location: LCCOMB_X25_Y32_N20
cycloneii_lcell_comb \r_pc|q[11]~48 (
// Equation(s):
// \r_pc|q[11]~48_combout  = (\r_pc|q [11] & (!\r_pc|q[10]~47 )) # (!\r_pc|q [11] & ((\r_pc|q[10]~47 ) # (GND)))
// \r_pc|q[11]~49  = CARRY((!\r_pc|q[10]~47 ) # (!\r_pc|q [11]))

	.dataa(\r_pc|q [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\r_pc|q[10]~47 ),
	.combout(\r_pc|q[11]~48_combout ),
	.cout(\r_pc|q[11]~49 ));
// synopsys translate_off
defparam \r_pc|q[11]~48 .lut_mask = 16'h5A5F;
defparam \r_pc|q[11]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y32_N21
cycloneii_lcell_ff \r_pc|q[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\r_pc|q[11]~48_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r_pc|q [11]));

// Location: LCCOMB_X25_Y32_N22
cycloneii_lcell_comb \r_pc|q[12]~50 (
// Equation(s):
// \r_pc|q[12]~50_combout  = (\r_pc|q [12] & (\r_pc|q[11]~49  $ (GND))) # (!\r_pc|q [12] & (!\r_pc|q[11]~49  & VCC))
// \r_pc|q[12]~51  = CARRY((\r_pc|q [12] & !\r_pc|q[11]~49 ))

	.dataa(vcc),
	.datab(\r_pc|q [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\r_pc|q[11]~49 ),
	.combout(\r_pc|q[12]~50_combout ),
	.cout(\r_pc|q[12]~51 ));
// synopsys translate_off
defparam \r_pc|q[12]~50 .lut_mask = 16'hC30C;
defparam \r_pc|q[12]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y32_N23
cycloneii_lcell_ff \r_pc|q[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\r_pc|q[12]~50_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r_pc|q [12]));

// Location: LCCOMB_X25_Y32_N24
cycloneii_lcell_comb \r_pc|q[13]~52 (
// Equation(s):
// \r_pc|q[13]~52_combout  = (\r_pc|q [13] & (!\r_pc|q[12]~51 )) # (!\r_pc|q [13] & ((\r_pc|q[12]~51 ) # (GND)))
// \r_pc|q[13]~53  = CARRY((!\r_pc|q[12]~51 ) # (!\r_pc|q [13]))

	.dataa(\r_pc|q [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\r_pc|q[12]~51 ),
	.combout(\r_pc|q[13]~52_combout ),
	.cout(\r_pc|q[13]~53 ));
// synopsys translate_off
defparam \r_pc|q[13]~52 .lut_mask = 16'h5A5F;
defparam \r_pc|q[13]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y32_N25
cycloneii_lcell_ff \r_pc|q[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\r_pc|q[13]~52_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r_pc|q [13]));

// Location: LCCOMB_X25_Y32_N26
cycloneii_lcell_comb \r_pc|q[14]~54 (
// Equation(s):
// \r_pc|q[14]~54_combout  = (\r_pc|q [14] & (\r_pc|q[13]~53  $ (GND))) # (!\r_pc|q [14] & (!\r_pc|q[13]~53  & VCC))
// \r_pc|q[14]~55  = CARRY((\r_pc|q [14] & !\r_pc|q[13]~53 ))

	.dataa(vcc),
	.datab(\r_pc|q [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\r_pc|q[13]~53 ),
	.combout(\r_pc|q[14]~54_combout ),
	.cout(\r_pc|q[14]~55 ));
// synopsys translate_off
defparam \r_pc|q[14]~54 .lut_mask = 16'hC30C;
defparam \r_pc|q[14]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y32_N27
cycloneii_lcell_ff \r_pc|q[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\r_pc|q[14]~54_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r_pc|q [14]));

// Location: LCCOMB_X25_Y32_N28
cycloneii_lcell_comb \r_pc|q[15]~56 (
// Equation(s):
// \r_pc|q[15]~56_combout  = (\r_pc|q [15] & (!\r_pc|q[14]~55 )) # (!\r_pc|q [15] & ((\r_pc|q[14]~55 ) # (GND)))
// \r_pc|q[15]~57  = CARRY((!\r_pc|q[14]~55 ) # (!\r_pc|q [15]))

	.dataa(vcc),
	.datab(\r_pc|q [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\r_pc|q[14]~55 ),
	.combout(\r_pc|q[15]~56_combout ),
	.cout(\r_pc|q[15]~57 ));
// synopsys translate_off
defparam \r_pc|q[15]~56 .lut_mask = 16'h3C3F;
defparam \r_pc|q[15]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y32_N29
cycloneii_lcell_ff \r_pc|q[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\r_pc|q[15]~56_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r_pc|q [15]));

// Location: LCCOMB_X25_Y32_N30
cycloneii_lcell_comb \r_pc|q[16]~58 (
// Equation(s):
// \r_pc|q[16]~58_combout  = (\r_pc|q [16] & (\r_pc|q[15]~57  $ (GND))) # (!\r_pc|q [16] & (!\r_pc|q[15]~57  & VCC))
// \r_pc|q[16]~59  = CARRY((\r_pc|q [16] & !\r_pc|q[15]~57 ))

	.dataa(vcc),
	.datab(\r_pc|q [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\r_pc|q[15]~57 ),
	.combout(\r_pc|q[16]~58_combout ),
	.cout(\r_pc|q[16]~59 ));
// synopsys translate_off
defparam \r_pc|q[16]~58 .lut_mask = 16'hC30C;
defparam \r_pc|q[16]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y32_N31
cycloneii_lcell_ff \r_pc|q[16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\r_pc|q[16]~58_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r_pc|q [16]));

// Location: LCCOMB_X25_Y31_N0
cycloneii_lcell_comb \r_pc|q[17]~60 (
// Equation(s):
// \r_pc|q[17]~60_combout  = (\r_pc|q [17] & (!\r_pc|q[16]~59 )) # (!\r_pc|q [17] & ((\r_pc|q[16]~59 ) # (GND)))
// \r_pc|q[17]~61  = CARRY((!\r_pc|q[16]~59 ) # (!\r_pc|q [17]))

	.dataa(vcc),
	.datab(\r_pc|q [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\r_pc|q[16]~59 ),
	.combout(\r_pc|q[17]~60_combout ),
	.cout(\r_pc|q[17]~61 ));
// synopsys translate_off
defparam \r_pc|q[17]~60 .lut_mask = 16'h3C3F;
defparam \r_pc|q[17]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y31_N1
cycloneii_lcell_ff \r_pc|q[17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\r_pc|q[17]~60_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r_pc|q [17]));

// Location: LCCOMB_X25_Y31_N2
cycloneii_lcell_comb \r_pc|q[18]~62 (
// Equation(s):
// \r_pc|q[18]~62_combout  = (\r_pc|q [18] & (\r_pc|q[17]~61  $ (GND))) # (!\r_pc|q [18] & (!\r_pc|q[17]~61  & VCC))
// \r_pc|q[18]~63  = CARRY((\r_pc|q [18] & !\r_pc|q[17]~61 ))

	.dataa(vcc),
	.datab(\r_pc|q [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\r_pc|q[17]~61 ),
	.combout(\r_pc|q[18]~62_combout ),
	.cout(\r_pc|q[18]~63 ));
// synopsys translate_off
defparam \r_pc|q[18]~62 .lut_mask = 16'hC30C;
defparam \r_pc|q[18]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y31_N3
cycloneii_lcell_ff \r_pc|q[18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\r_pc|q[18]~62_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r_pc|q [18]));

// Location: LCCOMB_X25_Y31_N4
cycloneii_lcell_comb \r_pc|q[19]~64 (
// Equation(s):
// \r_pc|q[19]~64_combout  = (\r_pc|q [19] & (!\r_pc|q[18]~63 )) # (!\r_pc|q [19] & ((\r_pc|q[18]~63 ) # (GND)))
// \r_pc|q[19]~65  = CARRY((!\r_pc|q[18]~63 ) # (!\r_pc|q [19]))

	.dataa(vcc),
	.datab(\r_pc|q [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\r_pc|q[18]~63 ),
	.combout(\r_pc|q[19]~64_combout ),
	.cout(\r_pc|q[19]~65 ));
// synopsys translate_off
defparam \r_pc|q[19]~64 .lut_mask = 16'h3C3F;
defparam \r_pc|q[19]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y31_N5
cycloneii_lcell_ff \r_pc|q[19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\r_pc|q[19]~64_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r_pc|q [19]));

// Location: LCCOMB_X25_Y31_N6
cycloneii_lcell_comb \r_pc|q[20]~66 (
// Equation(s):
// \r_pc|q[20]~66_combout  = (\r_pc|q [20] & (\r_pc|q[19]~65  $ (GND))) # (!\r_pc|q [20] & (!\r_pc|q[19]~65  & VCC))
// \r_pc|q[20]~67  = CARRY((\r_pc|q [20] & !\r_pc|q[19]~65 ))

	.dataa(\r_pc|q [20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\r_pc|q[19]~65 ),
	.combout(\r_pc|q[20]~66_combout ),
	.cout(\r_pc|q[20]~67 ));
// synopsys translate_off
defparam \r_pc|q[20]~66 .lut_mask = 16'hA50A;
defparam \r_pc|q[20]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y31_N7
cycloneii_lcell_ff \r_pc|q[20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\r_pc|q[20]~66_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r_pc|q [20]));

// Location: LCCOMB_X25_Y31_N8
cycloneii_lcell_comb \r_pc|q[21]~68 (
// Equation(s):
// \r_pc|q[21]~68_combout  = (\r_pc|q [21] & (!\r_pc|q[20]~67 )) # (!\r_pc|q [21] & ((\r_pc|q[20]~67 ) # (GND)))
// \r_pc|q[21]~69  = CARRY((!\r_pc|q[20]~67 ) # (!\r_pc|q [21]))

	.dataa(vcc),
	.datab(\r_pc|q [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\r_pc|q[20]~67 ),
	.combout(\r_pc|q[21]~68_combout ),
	.cout(\r_pc|q[21]~69 ));
// synopsys translate_off
defparam \r_pc|q[21]~68 .lut_mask = 16'h3C3F;
defparam \r_pc|q[21]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y31_N9
cycloneii_lcell_ff \r_pc|q[21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\r_pc|q[21]~68_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r_pc|q [21]));

// Location: LCCOMB_X25_Y31_N10
cycloneii_lcell_comb \r_pc|q[22]~70 (
// Equation(s):
// \r_pc|q[22]~70_combout  = (\r_pc|q [22] & (\r_pc|q[21]~69  $ (GND))) # (!\r_pc|q [22] & (!\r_pc|q[21]~69  & VCC))
// \r_pc|q[22]~71  = CARRY((\r_pc|q [22] & !\r_pc|q[21]~69 ))

	.dataa(\r_pc|q [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\r_pc|q[21]~69 ),
	.combout(\r_pc|q[22]~70_combout ),
	.cout(\r_pc|q[22]~71 ));
// synopsys translate_off
defparam \r_pc|q[22]~70 .lut_mask = 16'hA50A;
defparam \r_pc|q[22]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y31_N11
cycloneii_lcell_ff \r_pc|q[22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\r_pc|q[22]~70_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r_pc|q [22]));

// Location: LCCOMB_X25_Y31_N12
cycloneii_lcell_comb \r_pc|q[23]~72 (
// Equation(s):
// \r_pc|q[23]~72_combout  = (\r_pc|q [23] & (!\r_pc|q[22]~71 )) # (!\r_pc|q [23] & ((\r_pc|q[22]~71 ) # (GND)))
// \r_pc|q[23]~73  = CARRY((!\r_pc|q[22]~71 ) # (!\r_pc|q [23]))

	.dataa(\r_pc|q [23]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\r_pc|q[22]~71 ),
	.combout(\r_pc|q[23]~72_combout ),
	.cout(\r_pc|q[23]~73 ));
// synopsys translate_off
defparam \r_pc|q[23]~72 .lut_mask = 16'h5A5F;
defparam \r_pc|q[23]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y31_N13
cycloneii_lcell_ff \r_pc|q[23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\r_pc|q[23]~72_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r_pc|q [23]));

// Location: LCCOMB_X25_Y31_N14
cycloneii_lcell_comb \r_pc|q[24]~74 (
// Equation(s):
// \r_pc|q[24]~74_combout  = (\r_pc|q [24] & (\r_pc|q[23]~73  $ (GND))) # (!\r_pc|q [24] & (!\r_pc|q[23]~73  & VCC))
// \r_pc|q[24]~75  = CARRY((\r_pc|q [24] & !\r_pc|q[23]~73 ))

	.dataa(vcc),
	.datab(\r_pc|q [24]),
	.datac(vcc),
	.datad(vcc),
	.cin(\r_pc|q[23]~73 ),
	.combout(\r_pc|q[24]~74_combout ),
	.cout(\r_pc|q[24]~75 ));
// synopsys translate_off
defparam \r_pc|q[24]~74 .lut_mask = 16'hC30C;
defparam \r_pc|q[24]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y31_N15
cycloneii_lcell_ff \r_pc|q[24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\r_pc|q[24]~74_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r_pc|q [24]));

// Location: LCCOMB_X25_Y31_N16
cycloneii_lcell_comb \r_pc|q[25]~76 (
// Equation(s):
// \r_pc|q[25]~76_combout  = (\r_pc|q [25] & (!\r_pc|q[24]~75 )) # (!\r_pc|q [25] & ((\r_pc|q[24]~75 ) # (GND)))
// \r_pc|q[25]~77  = CARRY((!\r_pc|q[24]~75 ) # (!\r_pc|q [25]))

	.dataa(\r_pc|q [25]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\r_pc|q[24]~75 ),
	.combout(\r_pc|q[25]~76_combout ),
	.cout(\r_pc|q[25]~77 ));
// synopsys translate_off
defparam \r_pc|q[25]~76 .lut_mask = 16'h5A5F;
defparam \r_pc|q[25]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y31_N17
cycloneii_lcell_ff \r_pc|q[25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\r_pc|q[25]~76_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r_pc|q [25]));

// Location: LCCOMB_X25_Y31_N18
cycloneii_lcell_comb \r_pc|q[26]~78 (
// Equation(s):
// \r_pc|q[26]~78_combout  = (\r_pc|q [26] & (\r_pc|q[25]~77  $ (GND))) # (!\r_pc|q [26] & (!\r_pc|q[25]~77  & VCC))
// \r_pc|q[26]~79  = CARRY((\r_pc|q [26] & !\r_pc|q[25]~77 ))

	.dataa(vcc),
	.datab(\r_pc|q [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\r_pc|q[25]~77 ),
	.combout(\r_pc|q[26]~78_combout ),
	.cout(\r_pc|q[26]~79 ));
// synopsys translate_off
defparam \r_pc|q[26]~78 .lut_mask = 16'hC30C;
defparam \r_pc|q[26]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y31_N19
cycloneii_lcell_ff \r_pc|q[26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\r_pc|q[26]~78_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r_pc|q [26]));

// Location: LCCOMB_X25_Y31_N20
cycloneii_lcell_comb \r_pc|q[27]~80 (
// Equation(s):
// \r_pc|q[27]~80_combout  = (\r_pc|q [27] & (!\r_pc|q[26]~79 )) # (!\r_pc|q [27] & ((\r_pc|q[26]~79 ) # (GND)))
// \r_pc|q[27]~81  = CARRY((!\r_pc|q[26]~79 ) # (!\r_pc|q [27]))

	.dataa(\r_pc|q [27]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\r_pc|q[26]~79 ),
	.combout(\r_pc|q[27]~80_combout ),
	.cout(\r_pc|q[27]~81 ));
// synopsys translate_off
defparam \r_pc|q[27]~80 .lut_mask = 16'h5A5F;
defparam \r_pc|q[27]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y31_N21
cycloneii_lcell_ff \r_pc|q[27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\r_pc|q[27]~80_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r_pc|q [27]));

// Location: LCCOMB_X25_Y31_N22
cycloneii_lcell_comb \r_pc|q[28]~82 (
// Equation(s):
// \r_pc|q[28]~82_combout  = (\r_pc|q [28] & (\r_pc|q[27]~81  $ (GND))) # (!\r_pc|q [28] & (!\r_pc|q[27]~81  & VCC))
// \r_pc|q[28]~83  = CARRY((\r_pc|q [28] & !\r_pc|q[27]~81 ))

	.dataa(vcc),
	.datab(\r_pc|q [28]),
	.datac(vcc),
	.datad(vcc),
	.cin(\r_pc|q[27]~81 ),
	.combout(\r_pc|q[28]~82_combout ),
	.cout(\r_pc|q[28]~83 ));
// synopsys translate_off
defparam \r_pc|q[28]~82 .lut_mask = 16'hC30C;
defparam \r_pc|q[28]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y31_N23
cycloneii_lcell_ff \r_pc|q[28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\r_pc|q[28]~82_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r_pc|q [28]));

// Location: LCCOMB_X25_Y31_N24
cycloneii_lcell_comb \r_pc|q[29]~84 (
// Equation(s):
// \r_pc|q[29]~84_combout  = (\r_pc|q [29] & (!\r_pc|q[28]~83 )) # (!\r_pc|q [29] & ((\r_pc|q[28]~83 ) # (GND)))
// \r_pc|q[29]~85  = CARRY((!\r_pc|q[28]~83 ) # (!\r_pc|q [29]))

	.dataa(\r_pc|q [29]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\r_pc|q[28]~83 ),
	.combout(\r_pc|q[29]~84_combout ),
	.cout(\r_pc|q[29]~85 ));
// synopsys translate_off
defparam \r_pc|q[29]~84 .lut_mask = 16'h5A5F;
defparam \r_pc|q[29]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y31_N25
cycloneii_lcell_ff \r_pc|q[29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\r_pc|q[29]~84_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r_pc|q [29]));

// Location: LCCOMB_X25_Y31_N26
cycloneii_lcell_comb \r_pc|q[30]~86 (
// Equation(s):
// \r_pc|q[30]~86_combout  = (\r_pc|q [30] & (\r_pc|q[29]~85  $ (GND))) # (!\r_pc|q [30] & (!\r_pc|q[29]~85  & VCC))
// \r_pc|q[30]~87  = CARRY((\r_pc|q [30] & !\r_pc|q[29]~85 ))

	.dataa(vcc),
	.datab(\r_pc|q [30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\r_pc|q[29]~85 ),
	.combout(\r_pc|q[30]~86_combout ),
	.cout(\r_pc|q[30]~87 ));
// synopsys translate_off
defparam \r_pc|q[30]~86 .lut_mask = 16'hC30C;
defparam \r_pc|q[30]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y31_N27
cycloneii_lcell_ff \r_pc|q[30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\r_pc|q[30]~86_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r_pc|q [30]));

// Location: LCCOMB_X25_Y31_N28
cycloneii_lcell_comb \r_pc|q[31]~88 (
// Equation(s):
// \r_pc|q[31]~88_combout  = \r_pc|q[30]~87  $ (\r_pc|q [31])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\r_pc|q [31]),
	.cin(\r_pc|q[30]~87 ),
	.combout(\r_pc|q[31]~88_combout ),
	.cout());
// synopsys translate_off
defparam \r_pc|q[31]~88 .lut_mask = 16'h0FF0;
defparam \r_pc|q[31]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y31_N29
cycloneii_lcell_ff \r_pc|q[31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\r_pc|q[31]~88_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r_pc|q [31]));

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluResult[0]~I (
	.datain(\alu0|Add0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluResult[0]));
// synopsys translate_off
defparam \aluResult[0]~I .input_async_reset = "none";
defparam \aluResult[0]~I .input_power_up = "low";
defparam \aluResult[0]~I .input_register_mode = "none";
defparam \aluResult[0]~I .input_sync_reset = "none";
defparam \aluResult[0]~I .oe_async_reset = "none";
defparam \aluResult[0]~I .oe_power_up = "low";
defparam \aluResult[0]~I .oe_register_mode = "none";
defparam \aluResult[0]~I .oe_sync_reset = "none";
defparam \aluResult[0]~I .operation_mode = "output";
defparam \aluResult[0]~I .output_async_reset = "none";
defparam \aluResult[0]~I .output_power_up = "low";
defparam \aluResult[0]~I .output_register_mode = "none";
defparam \aluResult[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluResult[1]~I (
	.datain(\alu0|Add0~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluResult[1]));
// synopsys translate_off
defparam \aluResult[1]~I .input_async_reset = "none";
defparam \aluResult[1]~I .input_power_up = "low";
defparam \aluResult[1]~I .input_register_mode = "none";
defparam \aluResult[1]~I .input_sync_reset = "none";
defparam \aluResult[1]~I .oe_async_reset = "none";
defparam \aluResult[1]~I .oe_power_up = "low";
defparam \aluResult[1]~I .oe_register_mode = "none";
defparam \aluResult[1]~I .oe_sync_reset = "none";
defparam \aluResult[1]~I .operation_mode = "output";
defparam \aluResult[1]~I .output_async_reset = "none";
defparam \aluResult[1]~I .output_power_up = "low";
defparam \aluResult[1]~I .output_register_mode = "none";
defparam \aluResult[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluResult[2]~I (
	.datain(\alu0|Add0~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluResult[2]));
// synopsys translate_off
defparam \aluResult[2]~I .input_async_reset = "none";
defparam \aluResult[2]~I .input_power_up = "low";
defparam \aluResult[2]~I .input_register_mode = "none";
defparam \aluResult[2]~I .input_sync_reset = "none";
defparam \aluResult[2]~I .oe_async_reset = "none";
defparam \aluResult[2]~I .oe_power_up = "low";
defparam \aluResult[2]~I .oe_register_mode = "none";
defparam \aluResult[2]~I .oe_sync_reset = "none";
defparam \aluResult[2]~I .operation_mode = "output";
defparam \aluResult[2]~I .output_async_reset = "none";
defparam \aluResult[2]~I .output_power_up = "low";
defparam \aluResult[2]~I .output_register_mode = "none";
defparam \aluResult[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluResult[3]~I (
	.datain(\alu0|Add0~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluResult[3]));
// synopsys translate_off
defparam \aluResult[3]~I .input_async_reset = "none";
defparam \aluResult[3]~I .input_power_up = "low";
defparam \aluResult[3]~I .input_register_mode = "none";
defparam \aluResult[3]~I .input_sync_reset = "none";
defparam \aluResult[3]~I .oe_async_reset = "none";
defparam \aluResult[3]~I .oe_power_up = "low";
defparam \aluResult[3]~I .oe_register_mode = "none";
defparam \aluResult[3]~I .oe_sync_reset = "none";
defparam \aluResult[3]~I .operation_mode = "output";
defparam \aluResult[3]~I .output_async_reset = "none";
defparam \aluResult[3]~I .output_power_up = "low";
defparam \aluResult[3]~I .output_register_mode = "none";
defparam \aluResult[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluResult[4]~I (
	.datain(\alu0|Add0~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluResult[4]));
// synopsys translate_off
defparam \aluResult[4]~I .input_async_reset = "none";
defparam \aluResult[4]~I .input_power_up = "low";
defparam \aluResult[4]~I .input_register_mode = "none";
defparam \aluResult[4]~I .input_sync_reset = "none";
defparam \aluResult[4]~I .oe_async_reset = "none";
defparam \aluResult[4]~I .oe_power_up = "low";
defparam \aluResult[4]~I .oe_register_mode = "none";
defparam \aluResult[4]~I .oe_sync_reset = "none";
defparam \aluResult[4]~I .operation_mode = "output";
defparam \aluResult[4]~I .output_async_reset = "none";
defparam \aluResult[4]~I .output_power_up = "low";
defparam \aluResult[4]~I .output_register_mode = "none";
defparam \aluResult[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluResult[5]~I (
	.datain(\alu0|Add0~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluResult[5]));
// synopsys translate_off
defparam \aluResult[5]~I .input_async_reset = "none";
defparam \aluResult[5]~I .input_power_up = "low";
defparam \aluResult[5]~I .input_register_mode = "none";
defparam \aluResult[5]~I .input_sync_reset = "none";
defparam \aluResult[5]~I .oe_async_reset = "none";
defparam \aluResult[5]~I .oe_power_up = "low";
defparam \aluResult[5]~I .oe_register_mode = "none";
defparam \aluResult[5]~I .oe_sync_reset = "none";
defparam \aluResult[5]~I .operation_mode = "output";
defparam \aluResult[5]~I .output_async_reset = "none";
defparam \aluResult[5]~I .output_power_up = "low";
defparam \aluResult[5]~I .output_register_mode = "none";
defparam \aluResult[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluResult[6]~I (
	.datain(\alu0|Add0~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluResult[6]));
// synopsys translate_off
defparam \aluResult[6]~I .input_async_reset = "none";
defparam \aluResult[6]~I .input_power_up = "low";
defparam \aluResult[6]~I .input_register_mode = "none";
defparam \aluResult[6]~I .input_sync_reset = "none";
defparam \aluResult[6]~I .oe_async_reset = "none";
defparam \aluResult[6]~I .oe_power_up = "low";
defparam \aluResult[6]~I .oe_register_mode = "none";
defparam \aluResult[6]~I .oe_sync_reset = "none";
defparam \aluResult[6]~I .operation_mode = "output";
defparam \aluResult[6]~I .output_async_reset = "none";
defparam \aluResult[6]~I .output_power_up = "low";
defparam \aluResult[6]~I .output_register_mode = "none";
defparam \aluResult[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluResult[7]~I (
	.datain(\alu0|Add0~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluResult[7]));
// synopsys translate_off
defparam \aluResult[7]~I .input_async_reset = "none";
defparam \aluResult[7]~I .input_power_up = "low";
defparam \aluResult[7]~I .input_register_mode = "none";
defparam \aluResult[7]~I .input_sync_reset = "none";
defparam \aluResult[7]~I .oe_async_reset = "none";
defparam \aluResult[7]~I .oe_power_up = "low";
defparam \aluResult[7]~I .oe_register_mode = "none";
defparam \aluResult[7]~I .oe_sync_reset = "none";
defparam \aluResult[7]~I .operation_mode = "output";
defparam \aluResult[7]~I .output_async_reset = "none";
defparam \aluResult[7]~I .output_power_up = "low";
defparam \aluResult[7]~I .output_register_mode = "none";
defparam \aluResult[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluResult[8]~I (
	.datain(\alu0|Add0~16_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluResult[8]));
// synopsys translate_off
defparam \aluResult[8]~I .input_async_reset = "none";
defparam \aluResult[8]~I .input_power_up = "low";
defparam \aluResult[8]~I .input_register_mode = "none";
defparam \aluResult[8]~I .input_sync_reset = "none";
defparam \aluResult[8]~I .oe_async_reset = "none";
defparam \aluResult[8]~I .oe_power_up = "low";
defparam \aluResult[8]~I .oe_register_mode = "none";
defparam \aluResult[8]~I .oe_sync_reset = "none";
defparam \aluResult[8]~I .operation_mode = "output";
defparam \aluResult[8]~I .output_async_reset = "none";
defparam \aluResult[8]~I .output_power_up = "low";
defparam \aluResult[8]~I .output_register_mode = "none";
defparam \aluResult[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluResult[9]~I (
	.datain(\alu0|Add0~18_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluResult[9]));
// synopsys translate_off
defparam \aluResult[9]~I .input_async_reset = "none";
defparam \aluResult[9]~I .input_power_up = "low";
defparam \aluResult[9]~I .input_register_mode = "none";
defparam \aluResult[9]~I .input_sync_reset = "none";
defparam \aluResult[9]~I .oe_async_reset = "none";
defparam \aluResult[9]~I .oe_power_up = "low";
defparam \aluResult[9]~I .oe_register_mode = "none";
defparam \aluResult[9]~I .oe_sync_reset = "none";
defparam \aluResult[9]~I .operation_mode = "output";
defparam \aluResult[9]~I .output_async_reset = "none";
defparam \aluResult[9]~I .output_power_up = "low";
defparam \aluResult[9]~I .output_register_mode = "none";
defparam \aluResult[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluResult[10]~I (
	.datain(\alu0|Add0~20_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluResult[10]));
// synopsys translate_off
defparam \aluResult[10]~I .input_async_reset = "none";
defparam \aluResult[10]~I .input_power_up = "low";
defparam \aluResult[10]~I .input_register_mode = "none";
defparam \aluResult[10]~I .input_sync_reset = "none";
defparam \aluResult[10]~I .oe_async_reset = "none";
defparam \aluResult[10]~I .oe_power_up = "low";
defparam \aluResult[10]~I .oe_register_mode = "none";
defparam \aluResult[10]~I .oe_sync_reset = "none";
defparam \aluResult[10]~I .operation_mode = "output";
defparam \aluResult[10]~I .output_async_reset = "none";
defparam \aluResult[10]~I .output_power_up = "low";
defparam \aluResult[10]~I .output_register_mode = "none";
defparam \aluResult[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluResult[11]~I (
	.datain(\alu0|Add0~22_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluResult[11]));
// synopsys translate_off
defparam \aluResult[11]~I .input_async_reset = "none";
defparam \aluResult[11]~I .input_power_up = "low";
defparam \aluResult[11]~I .input_register_mode = "none";
defparam \aluResult[11]~I .input_sync_reset = "none";
defparam \aluResult[11]~I .oe_async_reset = "none";
defparam \aluResult[11]~I .oe_power_up = "low";
defparam \aluResult[11]~I .oe_register_mode = "none";
defparam \aluResult[11]~I .oe_sync_reset = "none";
defparam \aluResult[11]~I .operation_mode = "output";
defparam \aluResult[11]~I .output_async_reset = "none";
defparam \aluResult[11]~I .output_power_up = "low";
defparam \aluResult[11]~I .output_register_mode = "none";
defparam \aluResult[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluResult[12]~I (
	.datain(\alu0|Add0~24_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluResult[12]));
// synopsys translate_off
defparam \aluResult[12]~I .input_async_reset = "none";
defparam \aluResult[12]~I .input_power_up = "low";
defparam \aluResult[12]~I .input_register_mode = "none";
defparam \aluResult[12]~I .input_sync_reset = "none";
defparam \aluResult[12]~I .oe_async_reset = "none";
defparam \aluResult[12]~I .oe_power_up = "low";
defparam \aluResult[12]~I .oe_register_mode = "none";
defparam \aluResult[12]~I .oe_sync_reset = "none";
defparam \aluResult[12]~I .operation_mode = "output";
defparam \aluResult[12]~I .output_async_reset = "none";
defparam \aluResult[12]~I .output_power_up = "low";
defparam \aluResult[12]~I .output_register_mode = "none";
defparam \aluResult[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluResult[13]~I (
	.datain(\alu0|Add0~26_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluResult[13]));
// synopsys translate_off
defparam \aluResult[13]~I .input_async_reset = "none";
defparam \aluResult[13]~I .input_power_up = "low";
defparam \aluResult[13]~I .input_register_mode = "none";
defparam \aluResult[13]~I .input_sync_reset = "none";
defparam \aluResult[13]~I .oe_async_reset = "none";
defparam \aluResult[13]~I .oe_power_up = "low";
defparam \aluResult[13]~I .oe_register_mode = "none";
defparam \aluResult[13]~I .oe_sync_reset = "none";
defparam \aluResult[13]~I .operation_mode = "output";
defparam \aluResult[13]~I .output_async_reset = "none";
defparam \aluResult[13]~I .output_power_up = "low";
defparam \aluResult[13]~I .output_register_mode = "none";
defparam \aluResult[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluResult[14]~I (
	.datain(\alu0|Add0~28_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluResult[14]));
// synopsys translate_off
defparam \aluResult[14]~I .input_async_reset = "none";
defparam \aluResult[14]~I .input_power_up = "low";
defparam \aluResult[14]~I .input_register_mode = "none";
defparam \aluResult[14]~I .input_sync_reset = "none";
defparam \aluResult[14]~I .oe_async_reset = "none";
defparam \aluResult[14]~I .oe_power_up = "low";
defparam \aluResult[14]~I .oe_register_mode = "none";
defparam \aluResult[14]~I .oe_sync_reset = "none";
defparam \aluResult[14]~I .operation_mode = "output";
defparam \aluResult[14]~I .output_async_reset = "none";
defparam \aluResult[14]~I .output_power_up = "low";
defparam \aluResult[14]~I .output_register_mode = "none";
defparam \aluResult[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluResult[15]~I (
	.datain(\alu0|Add0~30_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluResult[15]));
// synopsys translate_off
defparam \aluResult[15]~I .input_async_reset = "none";
defparam \aluResult[15]~I .input_power_up = "low";
defparam \aluResult[15]~I .input_register_mode = "none";
defparam \aluResult[15]~I .input_sync_reset = "none";
defparam \aluResult[15]~I .oe_async_reset = "none";
defparam \aluResult[15]~I .oe_power_up = "low";
defparam \aluResult[15]~I .oe_register_mode = "none";
defparam \aluResult[15]~I .oe_sync_reset = "none";
defparam \aluResult[15]~I .operation_mode = "output";
defparam \aluResult[15]~I .output_async_reset = "none";
defparam \aluResult[15]~I .output_power_up = "low";
defparam \aluResult[15]~I .output_register_mode = "none";
defparam \aluResult[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluResult[16]~I (
	.datain(\alu0|Add0~32_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluResult[16]));
// synopsys translate_off
defparam \aluResult[16]~I .input_async_reset = "none";
defparam \aluResult[16]~I .input_power_up = "low";
defparam \aluResult[16]~I .input_register_mode = "none";
defparam \aluResult[16]~I .input_sync_reset = "none";
defparam \aluResult[16]~I .oe_async_reset = "none";
defparam \aluResult[16]~I .oe_power_up = "low";
defparam \aluResult[16]~I .oe_register_mode = "none";
defparam \aluResult[16]~I .oe_sync_reset = "none";
defparam \aluResult[16]~I .operation_mode = "output";
defparam \aluResult[16]~I .output_async_reset = "none";
defparam \aluResult[16]~I .output_power_up = "low";
defparam \aluResult[16]~I .output_register_mode = "none";
defparam \aluResult[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluResult[17]~I (
	.datain(\alu0|Add0~34_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluResult[17]));
// synopsys translate_off
defparam \aluResult[17]~I .input_async_reset = "none";
defparam \aluResult[17]~I .input_power_up = "low";
defparam \aluResult[17]~I .input_register_mode = "none";
defparam \aluResult[17]~I .input_sync_reset = "none";
defparam \aluResult[17]~I .oe_async_reset = "none";
defparam \aluResult[17]~I .oe_power_up = "low";
defparam \aluResult[17]~I .oe_register_mode = "none";
defparam \aluResult[17]~I .oe_sync_reset = "none";
defparam \aluResult[17]~I .operation_mode = "output";
defparam \aluResult[17]~I .output_async_reset = "none";
defparam \aluResult[17]~I .output_power_up = "low";
defparam \aluResult[17]~I .output_register_mode = "none";
defparam \aluResult[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluResult[18]~I (
	.datain(\alu0|Add0~36_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluResult[18]));
// synopsys translate_off
defparam \aluResult[18]~I .input_async_reset = "none";
defparam \aluResult[18]~I .input_power_up = "low";
defparam \aluResult[18]~I .input_register_mode = "none";
defparam \aluResult[18]~I .input_sync_reset = "none";
defparam \aluResult[18]~I .oe_async_reset = "none";
defparam \aluResult[18]~I .oe_power_up = "low";
defparam \aluResult[18]~I .oe_register_mode = "none";
defparam \aluResult[18]~I .oe_sync_reset = "none";
defparam \aluResult[18]~I .operation_mode = "output";
defparam \aluResult[18]~I .output_async_reset = "none";
defparam \aluResult[18]~I .output_power_up = "low";
defparam \aluResult[18]~I .output_register_mode = "none";
defparam \aluResult[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluResult[19]~I (
	.datain(\alu0|Add0~38_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluResult[19]));
// synopsys translate_off
defparam \aluResult[19]~I .input_async_reset = "none";
defparam \aluResult[19]~I .input_power_up = "low";
defparam \aluResult[19]~I .input_register_mode = "none";
defparam \aluResult[19]~I .input_sync_reset = "none";
defparam \aluResult[19]~I .oe_async_reset = "none";
defparam \aluResult[19]~I .oe_power_up = "low";
defparam \aluResult[19]~I .oe_register_mode = "none";
defparam \aluResult[19]~I .oe_sync_reset = "none";
defparam \aluResult[19]~I .operation_mode = "output";
defparam \aluResult[19]~I .output_async_reset = "none";
defparam \aluResult[19]~I .output_power_up = "low";
defparam \aluResult[19]~I .output_register_mode = "none";
defparam \aluResult[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluResult[20]~I (
	.datain(\alu0|Add0~40_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluResult[20]));
// synopsys translate_off
defparam \aluResult[20]~I .input_async_reset = "none";
defparam \aluResult[20]~I .input_power_up = "low";
defparam \aluResult[20]~I .input_register_mode = "none";
defparam \aluResult[20]~I .input_sync_reset = "none";
defparam \aluResult[20]~I .oe_async_reset = "none";
defparam \aluResult[20]~I .oe_power_up = "low";
defparam \aluResult[20]~I .oe_register_mode = "none";
defparam \aluResult[20]~I .oe_sync_reset = "none";
defparam \aluResult[20]~I .operation_mode = "output";
defparam \aluResult[20]~I .output_async_reset = "none";
defparam \aluResult[20]~I .output_power_up = "low";
defparam \aluResult[20]~I .output_register_mode = "none";
defparam \aluResult[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluResult[21]~I (
	.datain(\alu0|Add0~42_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluResult[21]));
// synopsys translate_off
defparam \aluResult[21]~I .input_async_reset = "none";
defparam \aluResult[21]~I .input_power_up = "low";
defparam \aluResult[21]~I .input_register_mode = "none";
defparam \aluResult[21]~I .input_sync_reset = "none";
defparam \aluResult[21]~I .oe_async_reset = "none";
defparam \aluResult[21]~I .oe_power_up = "low";
defparam \aluResult[21]~I .oe_register_mode = "none";
defparam \aluResult[21]~I .oe_sync_reset = "none";
defparam \aluResult[21]~I .operation_mode = "output";
defparam \aluResult[21]~I .output_async_reset = "none";
defparam \aluResult[21]~I .output_power_up = "low";
defparam \aluResult[21]~I .output_register_mode = "none";
defparam \aluResult[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluResult[22]~I (
	.datain(\alu0|Add0~44_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluResult[22]));
// synopsys translate_off
defparam \aluResult[22]~I .input_async_reset = "none";
defparam \aluResult[22]~I .input_power_up = "low";
defparam \aluResult[22]~I .input_register_mode = "none";
defparam \aluResult[22]~I .input_sync_reset = "none";
defparam \aluResult[22]~I .oe_async_reset = "none";
defparam \aluResult[22]~I .oe_power_up = "low";
defparam \aluResult[22]~I .oe_register_mode = "none";
defparam \aluResult[22]~I .oe_sync_reset = "none";
defparam \aluResult[22]~I .operation_mode = "output";
defparam \aluResult[22]~I .output_async_reset = "none";
defparam \aluResult[22]~I .output_power_up = "low";
defparam \aluResult[22]~I .output_register_mode = "none";
defparam \aluResult[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluResult[23]~I (
	.datain(\alu0|Add0~46_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluResult[23]));
// synopsys translate_off
defparam \aluResult[23]~I .input_async_reset = "none";
defparam \aluResult[23]~I .input_power_up = "low";
defparam \aluResult[23]~I .input_register_mode = "none";
defparam \aluResult[23]~I .input_sync_reset = "none";
defparam \aluResult[23]~I .oe_async_reset = "none";
defparam \aluResult[23]~I .oe_power_up = "low";
defparam \aluResult[23]~I .oe_register_mode = "none";
defparam \aluResult[23]~I .oe_sync_reset = "none";
defparam \aluResult[23]~I .operation_mode = "output";
defparam \aluResult[23]~I .output_async_reset = "none";
defparam \aluResult[23]~I .output_power_up = "low";
defparam \aluResult[23]~I .output_register_mode = "none";
defparam \aluResult[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluResult[24]~I (
	.datain(\alu0|Add0~48_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluResult[24]));
// synopsys translate_off
defparam \aluResult[24]~I .input_async_reset = "none";
defparam \aluResult[24]~I .input_power_up = "low";
defparam \aluResult[24]~I .input_register_mode = "none";
defparam \aluResult[24]~I .input_sync_reset = "none";
defparam \aluResult[24]~I .oe_async_reset = "none";
defparam \aluResult[24]~I .oe_power_up = "low";
defparam \aluResult[24]~I .oe_register_mode = "none";
defparam \aluResult[24]~I .oe_sync_reset = "none";
defparam \aluResult[24]~I .operation_mode = "output";
defparam \aluResult[24]~I .output_async_reset = "none";
defparam \aluResult[24]~I .output_power_up = "low";
defparam \aluResult[24]~I .output_register_mode = "none";
defparam \aluResult[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluResult[25]~I (
	.datain(\alu0|Add0~50_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluResult[25]));
// synopsys translate_off
defparam \aluResult[25]~I .input_async_reset = "none";
defparam \aluResult[25]~I .input_power_up = "low";
defparam \aluResult[25]~I .input_register_mode = "none";
defparam \aluResult[25]~I .input_sync_reset = "none";
defparam \aluResult[25]~I .oe_async_reset = "none";
defparam \aluResult[25]~I .oe_power_up = "low";
defparam \aluResult[25]~I .oe_register_mode = "none";
defparam \aluResult[25]~I .oe_sync_reset = "none";
defparam \aluResult[25]~I .operation_mode = "output";
defparam \aluResult[25]~I .output_async_reset = "none";
defparam \aluResult[25]~I .output_power_up = "low";
defparam \aluResult[25]~I .output_register_mode = "none";
defparam \aluResult[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluResult[26]~I (
	.datain(\alu0|Add0~52_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluResult[26]));
// synopsys translate_off
defparam \aluResult[26]~I .input_async_reset = "none";
defparam \aluResult[26]~I .input_power_up = "low";
defparam \aluResult[26]~I .input_register_mode = "none";
defparam \aluResult[26]~I .input_sync_reset = "none";
defparam \aluResult[26]~I .oe_async_reset = "none";
defparam \aluResult[26]~I .oe_power_up = "low";
defparam \aluResult[26]~I .oe_register_mode = "none";
defparam \aluResult[26]~I .oe_sync_reset = "none";
defparam \aluResult[26]~I .operation_mode = "output";
defparam \aluResult[26]~I .output_async_reset = "none";
defparam \aluResult[26]~I .output_power_up = "low";
defparam \aluResult[26]~I .output_register_mode = "none";
defparam \aluResult[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluResult[27]~I (
	.datain(\alu0|Add0~54_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluResult[27]));
// synopsys translate_off
defparam \aluResult[27]~I .input_async_reset = "none";
defparam \aluResult[27]~I .input_power_up = "low";
defparam \aluResult[27]~I .input_register_mode = "none";
defparam \aluResult[27]~I .input_sync_reset = "none";
defparam \aluResult[27]~I .oe_async_reset = "none";
defparam \aluResult[27]~I .oe_power_up = "low";
defparam \aluResult[27]~I .oe_register_mode = "none";
defparam \aluResult[27]~I .oe_sync_reset = "none";
defparam \aluResult[27]~I .operation_mode = "output";
defparam \aluResult[27]~I .output_async_reset = "none";
defparam \aluResult[27]~I .output_power_up = "low";
defparam \aluResult[27]~I .output_register_mode = "none";
defparam \aluResult[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluResult[28]~I (
	.datain(\alu0|Add0~56_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluResult[28]));
// synopsys translate_off
defparam \aluResult[28]~I .input_async_reset = "none";
defparam \aluResult[28]~I .input_power_up = "low";
defparam \aluResult[28]~I .input_register_mode = "none";
defparam \aluResult[28]~I .input_sync_reset = "none";
defparam \aluResult[28]~I .oe_async_reset = "none";
defparam \aluResult[28]~I .oe_power_up = "low";
defparam \aluResult[28]~I .oe_register_mode = "none";
defparam \aluResult[28]~I .oe_sync_reset = "none";
defparam \aluResult[28]~I .operation_mode = "output";
defparam \aluResult[28]~I .output_async_reset = "none";
defparam \aluResult[28]~I .output_power_up = "low";
defparam \aluResult[28]~I .output_register_mode = "none";
defparam \aluResult[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluResult[29]~I (
	.datain(\alu0|Add0~58_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluResult[29]));
// synopsys translate_off
defparam \aluResult[29]~I .input_async_reset = "none";
defparam \aluResult[29]~I .input_power_up = "low";
defparam \aluResult[29]~I .input_register_mode = "none";
defparam \aluResult[29]~I .input_sync_reset = "none";
defparam \aluResult[29]~I .oe_async_reset = "none";
defparam \aluResult[29]~I .oe_power_up = "low";
defparam \aluResult[29]~I .oe_register_mode = "none";
defparam \aluResult[29]~I .oe_sync_reset = "none";
defparam \aluResult[29]~I .operation_mode = "output";
defparam \aluResult[29]~I .output_async_reset = "none";
defparam \aluResult[29]~I .output_power_up = "low";
defparam \aluResult[29]~I .output_register_mode = "none";
defparam \aluResult[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluResult[30]~I (
	.datain(\alu0|Add0~60_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluResult[30]));
// synopsys translate_off
defparam \aluResult[30]~I .input_async_reset = "none";
defparam \aluResult[30]~I .input_power_up = "low";
defparam \aluResult[30]~I .input_register_mode = "none";
defparam \aluResult[30]~I .input_sync_reset = "none";
defparam \aluResult[30]~I .oe_async_reset = "none";
defparam \aluResult[30]~I .oe_power_up = "low";
defparam \aluResult[30]~I .oe_register_mode = "none";
defparam \aluResult[30]~I .oe_sync_reset = "none";
defparam \aluResult[30]~I .operation_mode = "output";
defparam \aluResult[30]~I .output_async_reset = "none";
defparam \aluResult[30]~I .output_power_up = "low";
defparam \aluResult[30]~I .output_register_mode = "none";
defparam \aluResult[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluResult[31]~I (
	.datain(\alu0|Add0~62_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluResult[31]));
// synopsys translate_off
defparam \aluResult[31]~I .input_async_reset = "none";
defparam \aluResult[31]~I .input_power_up = "low";
defparam \aluResult[31]~I .input_register_mode = "none";
defparam \aluResult[31]~I .input_sync_reset = "none";
defparam \aluResult[31]~I .oe_async_reset = "none";
defparam \aluResult[31]~I .oe_power_up = "low";
defparam \aluResult[31]~I .oe_register_mode = "none";
defparam \aluResult[31]~I .oe_sync_reset = "none";
defparam \aluResult[31]~I .operation_mode = "output";
defparam \aluResult[31]~I .output_async_reset = "none";
defparam \aluResult[31]~I .output_power_up = "low";
defparam \aluResult[31]~I .output_register_mode = "none";
defparam \aluResult[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd1[0]~I (
	.datain(\rf|rd1[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd1[0]));
// synopsys translate_off
defparam \rd1[0]~I .input_async_reset = "none";
defparam \rd1[0]~I .input_power_up = "low";
defparam \rd1[0]~I .input_register_mode = "none";
defparam \rd1[0]~I .input_sync_reset = "none";
defparam \rd1[0]~I .oe_async_reset = "none";
defparam \rd1[0]~I .oe_power_up = "low";
defparam \rd1[0]~I .oe_register_mode = "none";
defparam \rd1[0]~I .oe_sync_reset = "none";
defparam \rd1[0]~I .operation_mode = "output";
defparam \rd1[0]~I .output_async_reset = "none";
defparam \rd1[0]~I .output_power_up = "low";
defparam \rd1[0]~I .output_register_mode = "none";
defparam \rd1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd1[1]~I (
	.datain(\rf|rd1[1]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd1[1]));
// synopsys translate_off
defparam \rd1[1]~I .input_async_reset = "none";
defparam \rd1[1]~I .input_power_up = "low";
defparam \rd1[1]~I .input_register_mode = "none";
defparam \rd1[1]~I .input_sync_reset = "none";
defparam \rd1[1]~I .oe_async_reset = "none";
defparam \rd1[1]~I .oe_power_up = "low";
defparam \rd1[1]~I .oe_register_mode = "none";
defparam \rd1[1]~I .oe_sync_reset = "none";
defparam \rd1[1]~I .operation_mode = "output";
defparam \rd1[1]~I .output_async_reset = "none";
defparam \rd1[1]~I .output_power_up = "low";
defparam \rd1[1]~I .output_register_mode = "none";
defparam \rd1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd1[2]~I (
	.datain(\rf|rd1[2]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd1[2]));
// synopsys translate_off
defparam \rd1[2]~I .input_async_reset = "none";
defparam \rd1[2]~I .input_power_up = "low";
defparam \rd1[2]~I .input_register_mode = "none";
defparam \rd1[2]~I .input_sync_reset = "none";
defparam \rd1[2]~I .oe_async_reset = "none";
defparam \rd1[2]~I .oe_power_up = "low";
defparam \rd1[2]~I .oe_register_mode = "none";
defparam \rd1[2]~I .oe_sync_reset = "none";
defparam \rd1[2]~I .operation_mode = "output";
defparam \rd1[2]~I .output_async_reset = "none";
defparam \rd1[2]~I .output_power_up = "low";
defparam \rd1[2]~I .output_register_mode = "none";
defparam \rd1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd1[3]~I (
	.datain(\rf|rd1[3]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd1[3]));
// synopsys translate_off
defparam \rd1[3]~I .input_async_reset = "none";
defparam \rd1[3]~I .input_power_up = "low";
defparam \rd1[3]~I .input_register_mode = "none";
defparam \rd1[3]~I .input_sync_reset = "none";
defparam \rd1[3]~I .oe_async_reset = "none";
defparam \rd1[3]~I .oe_power_up = "low";
defparam \rd1[3]~I .oe_register_mode = "none";
defparam \rd1[3]~I .oe_sync_reset = "none";
defparam \rd1[3]~I .operation_mode = "output";
defparam \rd1[3]~I .output_async_reset = "none";
defparam \rd1[3]~I .output_power_up = "low";
defparam \rd1[3]~I .output_register_mode = "none";
defparam \rd1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd1[4]~I (
	.datain(\rf|rd1[4]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd1[4]));
// synopsys translate_off
defparam \rd1[4]~I .input_async_reset = "none";
defparam \rd1[4]~I .input_power_up = "low";
defparam \rd1[4]~I .input_register_mode = "none";
defparam \rd1[4]~I .input_sync_reset = "none";
defparam \rd1[4]~I .oe_async_reset = "none";
defparam \rd1[4]~I .oe_power_up = "low";
defparam \rd1[4]~I .oe_register_mode = "none";
defparam \rd1[4]~I .oe_sync_reset = "none";
defparam \rd1[4]~I .operation_mode = "output";
defparam \rd1[4]~I .output_async_reset = "none";
defparam \rd1[4]~I .output_power_up = "low";
defparam \rd1[4]~I .output_register_mode = "none";
defparam \rd1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd1[5]~I (
	.datain(\rf|rd1[5]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd1[5]));
// synopsys translate_off
defparam \rd1[5]~I .input_async_reset = "none";
defparam \rd1[5]~I .input_power_up = "low";
defparam \rd1[5]~I .input_register_mode = "none";
defparam \rd1[5]~I .input_sync_reset = "none";
defparam \rd1[5]~I .oe_async_reset = "none";
defparam \rd1[5]~I .oe_power_up = "low";
defparam \rd1[5]~I .oe_register_mode = "none";
defparam \rd1[5]~I .oe_sync_reset = "none";
defparam \rd1[5]~I .operation_mode = "output";
defparam \rd1[5]~I .output_async_reset = "none";
defparam \rd1[5]~I .output_power_up = "low";
defparam \rd1[5]~I .output_register_mode = "none";
defparam \rd1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd1[6]~I (
	.datain(\rf|rd1[6]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd1[6]));
// synopsys translate_off
defparam \rd1[6]~I .input_async_reset = "none";
defparam \rd1[6]~I .input_power_up = "low";
defparam \rd1[6]~I .input_register_mode = "none";
defparam \rd1[6]~I .input_sync_reset = "none";
defparam \rd1[6]~I .oe_async_reset = "none";
defparam \rd1[6]~I .oe_power_up = "low";
defparam \rd1[6]~I .oe_register_mode = "none";
defparam \rd1[6]~I .oe_sync_reset = "none";
defparam \rd1[6]~I .operation_mode = "output";
defparam \rd1[6]~I .output_async_reset = "none";
defparam \rd1[6]~I .output_power_up = "low";
defparam \rd1[6]~I .output_register_mode = "none";
defparam \rd1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd1[7]~I (
	.datain(\rf|rd1[7]~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd1[7]));
// synopsys translate_off
defparam \rd1[7]~I .input_async_reset = "none";
defparam \rd1[7]~I .input_power_up = "low";
defparam \rd1[7]~I .input_register_mode = "none";
defparam \rd1[7]~I .input_sync_reset = "none";
defparam \rd1[7]~I .oe_async_reset = "none";
defparam \rd1[7]~I .oe_power_up = "low";
defparam \rd1[7]~I .oe_register_mode = "none";
defparam \rd1[7]~I .oe_sync_reset = "none";
defparam \rd1[7]~I .operation_mode = "output";
defparam \rd1[7]~I .output_async_reset = "none";
defparam \rd1[7]~I .output_power_up = "low";
defparam \rd1[7]~I .output_register_mode = "none";
defparam \rd1[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd1[8]~I (
	.datain(\rf|rd1[8]~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd1[8]));
// synopsys translate_off
defparam \rd1[8]~I .input_async_reset = "none";
defparam \rd1[8]~I .input_power_up = "low";
defparam \rd1[8]~I .input_register_mode = "none";
defparam \rd1[8]~I .input_sync_reset = "none";
defparam \rd1[8]~I .oe_async_reset = "none";
defparam \rd1[8]~I .oe_power_up = "low";
defparam \rd1[8]~I .oe_register_mode = "none";
defparam \rd1[8]~I .oe_sync_reset = "none";
defparam \rd1[8]~I .operation_mode = "output";
defparam \rd1[8]~I .output_async_reset = "none";
defparam \rd1[8]~I .output_power_up = "low";
defparam \rd1[8]~I .output_register_mode = "none";
defparam \rd1[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd1[9]~I (
	.datain(\rf|rd1[9]~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd1[9]));
// synopsys translate_off
defparam \rd1[9]~I .input_async_reset = "none";
defparam \rd1[9]~I .input_power_up = "low";
defparam \rd1[9]~I .input_register_mode = "none";
defparam \rd1[9]~I .input_sync_reset = "none";
defparam \rd1[9]~I .oe_async_reset = "none";
defparam \rd1[9]~I .oe_power_up = "low";
defparam \rd1[9]~I .oe_register_mode = "none";
defparam \rd1[9]~I .oe_sync_reset = "none";
defparam \rd1[9]~I .operation_mode = "output";
defparam \rd1[9]~I .output_async_reset = "none";
defparam \rd1[9]~I .output_power_up = "low";
defparam \rd1[9]~I .output_register_mode = "none";
defparam \rd1[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd1[10]~I (
	.datain(\rf|rd1[10]~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd1[10]));
// synopsys translate_off
defparam \rd1[10]~I .input_async_reset = "none";
defparam \rd1[10]~I .input_power_up = "low";
defparam \rd1[10]~I .input_register_mode = "none";
defparam \rd1[10]~I .input_sync_reset = "none";
defparam \rd1[10]~I .oe_async_reset = "none";
defparam \rd1[10]~I .oe_power_up = "low";
defparam \rd1[10]~I .oe_register_mode = "none";
defparam \rd1[10]~I .oe_sync_reset = "none";
defparam \rd1[10]~I .operation_mode = "output";
defparam \rd1[10]~I .output_async_reset = "none";
defparam \rd1[10]~I .output_power_up = "low";
defparam \rd1[10]~I .output_register_mode = "none";
defparam \rd1[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd1[11]~I (
	.datain(\rf|rd1[11]~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd1[11]));
// synopsys translate_off
defparam \rd1[11]~I .input_async_reset = "none";
defparam \rd1[11]~I .input_power_up = "low";
defparam \rd1[11]~I .input_register_mode = "none";
defparam \rd1[11]~I .input_sync_reset = "none";
defparam \rd1[11]~I .oe_async_reset = "none";
defparam \rd1[11]~I .oe_power_up = "low";
defparam \rd1[11]~I .oe_register_mode = "none";
defparam \rd1[11]~I .oe_sync_reset = "none";
defparam \rd1[11]~I .operation_mode = "output";
defparam \rd1[11]~I .output_async_reset = "none";
defparam \rd1[11]~I .output_power_up = "low";
defparam \rd1[11]~I .output_register_mode = "none";
defparam \rd1[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd1[12]~I (
	.datain(\rf|rd1[12]~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd1[12]));
// synopsys translate_off
defparam \rd1[12]~I .input_async_reset = "none";
defparam \rd1[12]~I .input_power_up = "low";
defparam \rd1[12]~I .input_register_mode = "none";
defparam \rd1[12]~I .input_sync_reset = "none";
defparam \rd1[12]~I .oe_async_reset = "none";
defparam \rd1[12]~I .oe_power_up = "low";
defparam \rd1[12]~I .oe_register_mode = "none";
defparam \rd1[12]~I .oe_sync_reset = "none";
defparam \rd1[12]~I .operation_mode = "output";
defparam \rd1[12]~I .output_async_reset = "none";
defparam \rd1[12]~I .output_power_up = "low";
defparam \rd1[12]~I .output_register_mode = "none";
defparam \rd1[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd1[13]~I (
	.datain(\rf|rd1[13]~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd1[13]));
// synopsys translate_off
defparam \rd1[13]~I .input_async_reset = "none";
defparam \rd1[13]~I .input_power_up = "low";
defparam \rd1[13]~I .input_register_mode = "none";
defparam \rd1[13]~I .input_sync_reset = "none";
defparam \rd1[13]~I .oe_async_reset = "none";
defparam \rd1[13]~I .oe_power_up = "low";
defparam \rd1[13]~I .oe_register_mode = "none";
defparam \rd1[13]~I .oe_sync_reset = "none";
defparam \rd1[13]~I .operation_mode = "output";
defparam \rd1[13]~I .output_async_reset = "none";
defparam \rd1[13]~I .output_power_up = "low";
defparam \rd1[13]~I .output_register_mode = "none";
defparam \rd1[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd1[14]~I (
	.datain(\rf|rd1[14]~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd1[14]));
// synopsys translate_off
defparam \rd1[14]~I .input_async_reset = "none";
defparam \rd1[14]~I .input_power_up = "low";
defparam \rd1[14]~I .input_register_mode = "none";
defparam \rd1[14]~I .input_sync_reset = "none";
defparam \rd1[14]~I .oe_async_reset = "none";
defparam \rd1[14]~I .oe_power_up = "low";
defparam \rd1[14]~I .oe_register_mode = "none";
defparam \rd1[14]~I .oe_sync_reset = "none";
defparam \rd1[14]~I .operation_mode = "output";
defparam \rd1[14]~I .output_async_reset = "none";
defparam \rd1[14]~I .output_power_up = "low";
defparam \rd1[14]~I .output_register_mode = "none";
defparam \rd1[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd1[15]~I (
	.datain(\rf|rd1[15]~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd1[15]));
// synopsys translate_off
defparam \rd1[15]~I .input_async_reset = "none";
defparam \rd1[15]~I .input_power_up = "low";
defparam \rd1[15]~I .input_register_mode = "none";
defparam \rd1[15]~I .input_sync_reset = "none";
defparam \rd1[15]~I .oe_async_reset = "none";
defparam \rd1[15]~I .oe_power_up = "low";
defparam \rd1[15]~I .oe_register_mode = "none";
defparam \rd1[15]~I .oe_sync_reset = "none";
defparam \rd1[15]~I .operation_mode = "output";
defparam \rd1[15]~I .output_async_reset = "none";
defparam \rd1[15]~I .output_power_up = "low";
defparam \rd1[15]~I .output_register_mode = "none";
defparam \rd1[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd1[16]~I (
	.datain(\rf|rd1[16]~16_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd1[16]));
// synopsys translate_off
defparam \rd1[16]~I .input_async_reset = "none";
defparam \rd1[16]~I .input_power_up = "low";
defparam \rd1[16]~I .input_register_mode = "none";
defparam \rd1[16]~I .input_sync_reset = "none";
defparam \rd1[16]~I .oe_async_reset = "none";
defparam \rd1[16]~I .oe_power_up = "low";
defparam \rd1[16]~I .oe_register_mode = "none";
defparam \rd1[16]~I .oe_sync_reset = "none";
defparam \rd1[16]~I .operation_mode = "output";
defparam \rd1[16]~I .output_async_reset = "none";
defparam \rd1[16]~I .output_power_up = "low";
defparam \rd1[16]~I .output_register_mode = "none";
defparam \rd1[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd1[17]~I (
	.datain(\rf|rd1[17]~17_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd1[17]));
// synopsys translate_off
defparam \rd1[17]~I .input_async_reset = "none";
defparam \rd1[17]~I .input_power_up = "low";
defparam \rd1[17]~I .input_register_mode = "none";
defparam \rd1[17]~I .input_sync_reset = "none";
defparam \rd1[17]~I .oe_async_reset = "none";
defparam \rd1[17]~I .oe_power_up = "low";
defparam \rd1[17]~I .oe_register_mode = "none";
defparam \rd1[17]~I .oe_sync_reset = "none";
defparam \rd1[17]~I .operation_mode = "output";
defparam \rd1[17]~I .output_async_reset = "none";
defparam \rd1[17]~I .output_power_up = "low";
defparam \rd1[17]~I .output_register_mode = "none";
defparam \rd1[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd1[18]~I (
	.datain(\rf|rd1[18]~18_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd1[18]));
// synopsys translate_off
defparam \rd1[18]~I .input_async_reset = "none";
defparam \rd1[18]~I .input_power_up = "low";
defparam \rd1[18]~I .input_register_mode = "none";
defparam \rd1[18]~I .input_sync_reset = "none";
defparam \rd1[18]~I .oe_async_reset = "none";
defparam \rd1[18]~I .oe_power_up = "low";
defparam \rd1[18]~I .oe_register_mode = "none";
defparam \rd1[18]~I .oe_sync_reset = "none";
defparam \rd1[18]~I .operation_mode = "output";
defparam \rd1[18]~I .output_async_reset = "none";
defparam \rd1[18]~I .output_power_up = "low";
defparam \rd1[18]~I .output_register_mode = "none";
defparam \rd1[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd1[19]~I (
	.datain(\rf|rd1[19]~19_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd1[19]));
// synopsys translate_off
defparam \rd1[19]~I .input_async_reset = "none";
defparam \rd1[19]~I .input_power_up = "low";
defparam \rd1[19]~I .input_register_mode = "none";
defparam \rd1[19]~I .input_sync_reset = "none";
defparam \rd1[19]~I .oe_async_reset = "none";
defparam \rd1[19]~I .oe_power_up = "low";
defparam \rd1[19]~I .oe_register_mode = "none";
defparam \rd1[19]~I .oe_sync_reset = "none";
defparam \rd1[19]~I .operation_mode = "output";
defparam \rd1[19]~I .output_async_reset = "none";
defparam \rd1[19]~I .output_power_up = "low";
defparam \rd1[19]~I .output_register_mode = "none";
defparam \rd1[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd1[20]~I (
	.datain(\rf|rd1[20]~20_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd1[20]));
// synopsys translate_off
defparam \rd1[20]~I .input_async_reset = "none";
defparam \rd1[20]~I .input_power_up = "low";
defparam \rd1[20]~I .input_register_mode = "none";
defparam \rd1[20]~I .input_sync_reset = "none";
defparam \rd1[20]~I .oe_async_reset = "none";
defparam \rd1[20]~I .oe_power_up = "low";
defparam \rd1[20]~I .oe_register_mode = "none";
defparam \rd1[20]~I .oe_sync_reset = "none";
defparam \rd1[20]~I .operation_mode = "output";
defparam \rd1[20]~I .output_async_reset = "none";
defparam \rd1[20]~I .output_power_up = "low";
defparam \rd1[20]~I .output_register_mode = "none";
defparam \rd1[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd1[21]~I (
	.datain(\rf|rd1[21]~21_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd1[21]));
// synopsys translate_off
defparam \rd1[21]~I .input_async_reset = "none";
defparam \rd1[21]~I .input_power_up = "low";
defparam \rd1[21]~I .input_register_mode = "none";
defparam \rd1[21]~I .input_sync_reset = "none";
defparam \rd1[21]~I .oe_async_reset = "none";
defparam \rd1[21]~I .oe_power_up = "low";
defparam \rd1[21]~I .oe_register_mode = "none";
defparam \rd1[21]~I .oe_sync_reset = "none";
defparam \rd1[21]~I .operation_mode = "output";
defparam \rd1[21]~I .output_async_reset = "none";
defparam \rd1[21]~I .output_power_up = "low";
defparam \rd1[21]~I .output_register_mode = "none";
defparam \rd1[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd1[22]~I (
	.datain(\rf|rd1[22]~22_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd1[22]));
// synopsys translate_off
defparam \rd1[22]~I .input_async_reset = "none";
defparam \rd1[22]~I .input_power_up = "low";
defparam \rd1[22]~I .input_register_mode = "none";
defparam \rd1[22]~I .input_sync_reset = "none";
defparam \rd1[22]~I .oe_async_reset = "none";
defparam \rd1[22]~I .oe_power_up = "low";
defparam \rd1[22]~I .oe_register_mode = "none";
defparam \rd1[22]~I .oe_sync_reset = "none";
defparam \rd1[22]~I .operation_mode = "output";
defparam \rd1[22]~I .output_async_reset = "none";
defparam \rd1[22]~I .output_power_up = "low";
defparam \rd1[22]~I .output_register_mode = "none";
defparam \rd1[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd1[23]~I (
	.datain(\rf|rd1[23]~23_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd1[23]));
// synopsys translate_off
defparam \rd1[23]~I .input_async_reset = "none";
defparam \rd1[23]~I .input_power_up = "low";
defparam \rd1[23]~I .input_register_mode = "none";
defparam \rd1[23]~I .input_sync_reset = "none";
defparam \rd1[23]~I .oe_async_reset = "none";
defparam \rd1[23]~I .oe_power_up = "low";
defparam \rd1[23]~I .oe_register_mode = "none";
defparam \rd1[23]~I .oe_sync_reset = "none";
defparam \rd1[23]~I .operation_mode = "output";
defparam \rd1[23]~I .output_async_reset = "none";
defparam \rd1[23]~I .output_power_up = "low";
defparam \rd1[23]~I .output_register_mode = "none";
defparam \rd1[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd1[24]~I (
	.datain(\rf|rd1[24]~24_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd1[24]));
// synopsys translate_off
defparam \rd1[24]~I .input_async_reset = "none";
defparam \rd1[24]~I .input_power_up = "low";
defparam \rd1[24]~I .input_register_mode = "none";
defparam \rd1[24]~I .input_sync_reset = "none";
defparam \rd1[24]~I .oe_async_reset = "none";
defparam \rd1[24]~I .oe_power_up = "low";
defparam \rd1[24]~I .oe_register_mode = "none";
defparam \rd1[24]~I .oe_sync_reset = "none";
defparam \rd1[24]~I .operation_mode = "output";
defparam \rd1[24]~I .output_async_reset = "none";
defparam \rd1[24]~I .output_power_up = "low";
defparam \rd1[24]~I .output_register_mode = "none";
defparam \rd1[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd1[25]~I (
	.datain(\rf|rd1[25]~25_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd1[25]));
// synopsys translate_off
defparam \rd1[25]~I .input_async_reset = "none";
defparam \rd1[25]~I .input_power_up = "low";
defparam \rd1[25]~I .input_register_mode = "none";
defparam \rd1[25]~I .input_sync_reset = "none";
defparam \rd1[25]~I .oe_async_reset = "none";
defparam \rd1[25]~I .oe_power_up = "low";
defparam \rd1[25]~I .oe_register_mode = "none";
defparam \rd1[25]~I .oe_sync_reset = "none";
defparam \rd1[25]~I .operation_mode = "output";
defparam \rd1[25]~I .output_async_reset = "none";
defparam \rd1[25]~I .output_power_up = "low";
defparam \rd1[25]~I .output_register_mode = "none";
defparam \rd1[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd1[26]~I (
	.datain(\rf|rd1[26]~26_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd1[26]));
// synopsys translate_off
defparam \rd1[26]~I .input_async_reset = "none";
defparam \rd1[26]~I .input_power_up = "low";
defparam \rd1[26]~I .input_register_mode = "none";
defparam \rd1[26]~I .input_sync_reset = "none";
defparam \rd1[26]~I .oe_async_reset = "none";
defparam \rd1[26]~I .oe_power_up = "low";
defparam \rd1[26]~I .oe_register_mode = "none";
defparam \rd1[26]~I .oe_sync_reset = "none";
defparam \rd1[26]~I .operation_mode = "output";
defparam \rd1[26]~I .output_async_reset = "none";
defparam \rd1[26]~I .output_power_up = "low";
defparam \rd1[26]~I .output_register_mode = "none";
defparam \rd1[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd1[27]~I (
	.datain(\rf|rd1[27]~27_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd1[27]));
// synopsys translate_off
defparam \rd1[27]~I .input_async_reset = "none";
defparam \rd1[27]~I .input_power_up = "low";
defparam \rd1[27]~I .input_register_mode = "none";
defparam \rd1[27]~I .input_sync_reset = "none";
defparam \rd1[27]~I .oe_async_reset = "none";
defparam \rd1[27]~I .oe_power_up = "low";
defparam \rd1[27]~I .oe_register_mode = "none";
defparam \rd1[27]~I .oe_sync_reset = "none";
defparam \rd1[27]~I .operation_mode = "output";
defparam \rd1[27]~I .output_async_reset = "none";
defparam \rd1[27]~I .output_power_up = "low";
defparam \rd1[27]~I .output_register_mode = "none";
defparam \rd1[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd1[28]~I (
	.datain(\rf|rd1[28]~28_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd1[28]));
// synopsys translate_off
defparam \rd1[28]~I .input_async_reset = "none";
defparam \rd1[28]~I .input_power_up = "low";
defparam \rd1[28]~I .input_register_mode = "none";
defparam \rd1[28]~I .input_sync_reset = "none";
defparam \rd1[28]~I .oe_async_reset = "none";
defparam \rd1[28]~I .oe_power_up = "low";
defparam \rd1[28]~I .oe_register_mode = "none";
defparam \rd1[28]~I .oe_sync_reset = "none";
defparam \rd1[28]~I .operation_mode = "output";
defparam \rd1[28]~I .output_async_reset = "none";
defparam \rd1[28]~I .output_power_up = "low";
defparam \rd1[28]~I .output_register_mode = "none";
defparam \rd1[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd1[29]~I (
	.datain(\rf|rd1[29]~29_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd1[29]));
// synopsys translate_off
defparam \rd1[29]~I .input_async_reset = "none";
defparam \rd1[29]~I .input_power_up = "low";
defparam \rd1[29]~I .input_register_mode = "none";
defparam \rd1[29]~I .input_sync_reset = "none";
defparam \rd1[29]~I .oe_async_reset = "none";
defparam \rd1[29]~I .oe_power_up = "low";
defparam \rd1[29]~I .oe_register_mode = "none";
defparam \rd1[29]~I .oe_sync_reset = "none";
defparam \rd1[29]~I .operation_mode = "output";
defparam \rd1[29]~I .output_async_reset = "none";
defparam \rd1[29]~I .output_power_up = "low";
defparam \rd1[29]~I .output_register_mode = "none";
defparam \rd1[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd1[30]~I (
	.datain(\rf|rd1[30]~30_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd1[30]));
// synopsys translate_off
defparam \rd1[30]~I .input_async_reset = "none";
defparam \rd1[30]~I .input_power_up = "low";
defparam \rd1[30]~I .input_register_mode = "none";
defparam \rd1[30]~I .input_sync_reset = "none";
defparam \rd1[30]~I .oe_async_reset = "none";
defparam \rd1[30]~I .oe_power_up = "low";
defparam \rd1[30]~I .oe_register_mode = "none";
defparam \rd1[30]~I .oe_sync_reset = "none";
defparam \rd1[30]~I .operation_mode = "output";
defparam \rd1[30]~I .output_async_reset = "none";
defparam \rd1[30]~I .output_power_up = "low";
defparam \rd1[30]~I .output_register_mode = "none";
defparam \rd1[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd1[31]~I (
	.datain(\rf|rd1[31]~31_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd1[31]));
// synopsys translate_off
defparam \rd1[31]~I .input_async_reset = "none";
defparam \rd1[31]~I .input_power_up = "low";
defparam \rd1[31]~I .input_register_mode = "none";
defparam \rd1[31]~I .input_sync_reset = "none";
defparam \rd1[31]~I .oe_async_reset = "none";
defparam \rd1[31]~I .oe_power_up = "low";
defparam \rd1[31]~I .oe_register_mode = "none";
defparam \rd1[31]~I .oe_sync_reset = "none";
defparam \rd1[31]~I .operation_mode = "output";
defparam \rd1[31]~I .output_async_reset = "none";
defparam \rd1[31]~I .output_power_up = "low";
defparam \rd1[31]~I .output_register_mode = "none";
defparam \rd1[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd2[0]~I (
	.datain(\rf|rd2[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd2[0]));
// synopsys translate_off
defparam \rd2[0]~I .input_async_reset = "none";
defparam \rd2[0]~I .input_power_up = "low";
defparam \rd2[0]~I .input_register_mode = "none";
defparam \rd2[0]~I .input_sync_reset = "none";
defparam \rd2[0]~I .oe_async_reset = "none";
defparam \rd2[0]~I .oe_power_up = "low";
defparam \rd2[0]~I .oe_register_mode = "none";
defparam \rd2[0]~I .oe_sync_reset = "none";
defparam \rd2[0]~I .operation_mode = "output";
defparam \rd2[0]~I .output_async_reset = "none";
defparam \rd2[0]~I .output_power_up = "low";
defparam \rd2[0]~I .output_register_mode = "none";
defparam \rd2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd2[1]~I (
	.datain(\rf|rd2[1]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd2[1]));
// synopsys translate_off
defparam \rd2[1]~I .input_async_reset = "none";
defparam \rd2[1]~I .input_power_up = "low";
defparam \rd2[1]~I .input_register_mode = "none";
defparam \rd2[1]~I .input_sync_reset = "none";
defparam \rd2[1]~I .oe_async_reset = "none";
defparam \rd2[1]~I .oe_power_up = "low";
defparam \rd2[1]~I .oe_register_mode = "none";
defparam \rd2[1]~I .oe_sync_reset = "none";
defparam \rd2[1]~I .operation_mode = "output";
defparam \rd2[1]~I .output_async_reset = "none";
defparam \rd2[1]~I .output_power_up = "low";
defparam \rd2[1]~I .output_register_mode = "none";
defparam \rd2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd2[2]~I (
	.datain(\rf|rd2[2]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd2[2]));
// synopsys translate_off
defparam \rd2[2]~I .input_async_reset = "none";
defparam \rd2[2]~I .input_power_up = "low";
defparam \rd2[2]~I .input_register_mode = "none";
defparam \rd2[2]~I .input_sync_reset = "none";
defparam \rd2[2]~I .oe_async_reset = "none";
defparam \rd2[2]~I .oe_power_up = "low";
defparam \rd2[2]~I .oe_register_mode = "none";
defparam \rd2[2]~I .oe_sync_reset = "none";
defparam \rd2[2]~I .operation_mode = "output";
defparam \rd2[2]~I .output_async_reset = "none";
defparam \rd2[2]~I .output_power_up = "low";
defparam \rd2[2]~I .output_register_mode = "none";
defparam \rd2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd2[3]~I (
	.datain(\rf|rd2[3]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd2[3]));
// synopsys translate_off
defparam \rd2[3]~I .input_async_reset = "none";
defparam \rd2[3]~I .input_power_up = "low";
defparam \rd2[3]~I .input_register_mode = "none";
defparam \rd2[3]~I .input_sync_reset = "none";
defparam \rd2[3]~I .oe_async_reset = "none";
defparam \rd2[3]~I .oe_power_up = "low";
defparam \rd2[3]~I .oe_register_mode = "none";
defparam \rd2[3]~I .oe_sync_reset = "none";
defparam \rd2[3]~I .operation_mode = "output";
defparam \rd2[3]~I .output_async_reset = "none";
defparam \rd2[3]~I .output_power_up = "low";
defparam \rd2[3]~I .output_register_mode = "none";
defparam \rd2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd2[4]~I (
	.datain(\rf|rd2[4]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd2[4]));
// synopsys translate_off
defparam \rd2[4]~I .input_async_reset = "none";
defparam \rd2[4]~I .input_power_up = "low";
defparam \rd2[4]~I .input_register_mode = "none";
defparam \rd2[4]~I .input_sync_reset = "none";
defparam \rd2[4]~I .oe_async_reset = "none";
defparam \rd2[4]~I .oe_power_up = "low";
defparam \rd2[4]~I .oe_register_mode = "none";
defparam \rd2[4]~I .oe_sync_reset = "none";
defparam \rd2[4]~I .operation_mode = "output";
defparam \rd2[4]~I .output_async_reset = "none";
defparam \rd2[4]~I .output_power_up = "low";
defparam \rd2[4]~I .output_register_mode = "none";
defparam \rd2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd2[5]~I (
	.datain(\rf|rd2[5]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd2[5]));
// synopsys translate_off
defparam \rd2[5]~I .input_async_reset = "none";
defparam \rd2[5]~I .input_power_up = "low";
defparam \rd2[5]~I .input_register_mode = "none";
defparam \rd2[5]~I .input_sync_reset = "none";
defparam \rd2[5]~I .oe_async_reset = "none";
defparam \rd2[5]~I .oe_power_up = "low";
defparam \rd2[5]~I .oe_register_mode = "none";
defparam \rd2[5]~I .oe_sync_reset = "none";
defparam \rd2[5]~I .operation_mode = "output";
defparam \rd2[5]~I .output_async_reset = "none";
defparam \rd2[5]~I .output_power_up = "low";
defparam \rd2[5]~I .output_register_mode = "none";
defparam \rd2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd2[6]~I (
	.datain(\rf|rd2[6]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd2[6]));
// synopsys translate_off
defparam \rd2[6]~I .input_async_reset = "none";
defparam \rd2[6]~I .input_power_up = "low";
defparam \rd2[6]~I .input_register_mode = "none";
defparam \rd2[6]~I .input_sync_reset = "none";
defparam \rd2[6]~I .oe_async_reset = "none";
defparam \rd2[6]~I .oe_power_up = "low";
defparam \rd2[6]~I .oe_register_mode = "none";
defparam \rd2[6]~I .oe_sync_reset = "none";
defparam \rd2[6]~I .operation_mode = "output";
defparam \rd2[6]~I .output_async_reset = "none";
defparam \rd2[6]~I .output_power_up = "low";
defparam \rd2[6]~I .output_register_mode = "none";
defparam \rd2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd2[7]~I (
	.datain(\rf|rd2[7]~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd2[7]));
// synopsys translate_off
defparam \rd2[7]~I .input_async_reset = "none";
defparam \rd2[7]~I .input_power_up = "low";
defparam \rd2[7]~I .input_register_mode = "none";
defparam \rd2[7]~I .input_sync_reset = "none";
defparam \rd2[7]~I .oe_async_reset = "none";
defparam \rd2[7]~I .oe_power_up = "low";
defparam \rd2[7]~I .oe_register_mode = "none";
defparam \rd2[7]~I .oe_sync_reset = "none";
defparam \rd2[7]~I .operation_mode = "output";
defparam \rd2[7]~I .output_async_reset = "none";
defparam \rd2[7]~I .output_power_up = "low";
defparam \rd2[7]~I .output_register_mode = "none";
defparam \rd2[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd2[8]~I (
	.datain(\rf|rd2[8]~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd2[8]));
// synopsys translate_off
defparam \rd2[8]~I .input_async_reset = "none";
defparam \rd2[8]~I .input_power_up = "low";
defparam \rd2[8]~I .input_register_mode = "none";
defparam \rd2[8]~I .input_sync_reset = "none";
defparam \rd2[8]~I .oe_async_reset = "none";
defparam \rd2[8]~I .oe_power_up = "low";
defparam \rd2[8]~I .oe_register_mode = "none";
defparam \rd2[8]~I .oe_sync_reset = "none";
defparam \rd2[8]~I .operation_mode = "output";
defparam \rd2[8]~I .output_async_reset = "none";
defparam \rd2[8]~I .output_power_up = "low";
defparam \rd2[8]~I .output_register_mode = "none";
defparam \rd2[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd2[9]~I (
	.datain(\rf|rd2[9]~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd2[9]));
// synopsys translate_off
defparam \rd2[9]~I .input_async_reset = "none";
defparam \rd2[9]~I .input_power_up = "low";
defparam \rd2[9]~I .input_register_mode = "none";
defparam \rd2[9]~I .input_sync_reset = "none";
defparam \rd2[9]~I .oe_async_reset = "none";
defparam \rd2[9]~I .oe_power_up = "low";
defparam \rd2[9]~I .oe_register_mode = "none";
defparam \rd2[9]~I .oe_sync_reset = "none";
defparam \rd2[9]~I .operation_mode = "output";
defparam \rd2[9]~I .output_async_reset = "none";
defparam \rd2[9]~I .output_power_up = "low";
defparam \rd2[9]~I .output_register_mode = "none";
defparam \rd2[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd2[10]~I (
	.datain(\rf|rd2[10]~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd2[10]));
// synopsys translate_off
defparam \rd2[10]~I .input_async_reset = "none";
defparam \rd2[10]~I .input_power_up = "low";
defparam \rd2[10]~I .input_register_mode = "none";
defparam \rd2[10]~I .input_sync_reset = "none";
defparam \rd2[10]~I .oe_async_reset = "none";
defparam \rd2[10]~I .oe_power_up = "low";
defparam \rd2[10]~I .oe_register_mode = "none";
defparam \rd2[10]~I .oe_sync_reset = "none";
defparam \rd2[10]~I .operation_mode = "output";
defparam \rd2[10]~I .output_async_reset = "none";
defparam \rd2[10]~I .output_power_up = "low";
defparam \rd2[10]~I .output_register_mode = "none";
defparam \rd2[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd2[11]~I (
	.datain(\rf|rd2[11]~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd2[11]));
// synopsys translate_off
defparam \rd2[11]~I .input_async_reset = "none";
defparam \rd2[11]~I .input_power_up = "low";
defparam \rd2[11]~I .input_register_mode = "none";
defparam \rd2[11]~I .input_sync_reset = "none";
defparam \rd2[11]~I .oe_async_reset = "none";
defparam \rd2[11]~I .oe_power_up = "low";
defparam \rd2[11]~I .oe_register_mode = "none";
defparam \rd2[11]~I .oe_sync_reset = "none";
defparam \rd2[11]~I .operation_mode = "output";
defparam \rd2[11]~I .output_async_reset = "none";
defparam \rd2[11]~I .output_power_up = "low";
defparam \rd2[11]~I .output_register_mode = "none";
defparam \rd2[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd2[12]~I (
	.datain(\rf|rd2[12]~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd2[12]));
// synopsys translate_off
defparam \rd2[12]~I .input_async_reset = "none";
defparam \rd2[12]~I .input_power_up = "low";
defparam \rd2[12]~I .input_register_mode = "none";
defparam \rd2[12]~I .input_sync_reset = "none";
defparam \rd2[12]~I .oe_async_reset = "none";
defparam \rd2[12]~I .oe_power_up = "low";
defparam \rd2[12]~I .oe_register_mode = "none";
defparam \rd2[12]~I .oe_sync_reset = "none";
defparam \rd2[12]~I .operation_mode = "output";
defparam \rd2[12]~I .output_async_reset = "none";
defparam \rd2[12]~I .output_power_up = "low";
defparam \rd2[12]~I .output_register_mode = "none";
defparam \rd2[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd2[13]~I (
	.datain(\rf|rd2[13]~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd2[13]));
// synopsys translate_off
defparam \rd2[13]~I .input_async_reset = "none";
defparam \rd2[13]~I .input_power_up = "low";
defparam \rd2[13]~I .input_register_mode = "none";
defparam \rd2[13]~I .input_sync_reset = "none";
defparam \rd2[13]~I .oe_async_reset = "none";
defparam \rd2[13]~I .oe_power_up = "low";
defparam \rd2[13]~I .oe_register_mode = "none";
defparam \rd2[13]~I .oe_sync_reset = "none";
defparam \rd2[13]~I .operation_mode = "output";
defparam \rd2[13]~I .output_async_reset = "none";
defparam \rd2[13]~I .output_power_up = "low";
defparam \rd2[13]~I .output_register_mode = "none";
defparam \rd2[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd2[14]~I (
	.datain(\rf|rd2[14]~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd2[14]));
// synopsys translate_off
defparam \rd2[14]~I .input_async_reset = "none";
defparam \rd2[14]~I .input_power_up = "low";
defparam \rd2[14]~I .input_register_mode = "none";
defparam \rd2[14]~I .input_sync_reset = "none";
defparam \rd2[14]~I .oe_async_reset = "none";
defparam \rd2[14]~I .oe_power_up = "low";
defparam \rd2[14]~I .oe_register_mode = "none";
defparam \rd2[14]~I .oe_sync_reset = "none";
defparam \rd2[14]~I .operation_mode = "output";
defparam \rd2[14]~I .output_async_reset = "none";
defparam \rd2[14]~I .output_power_up = "low";
defparam \rd2[14]~I .output_register_mode = "none";
defparam \rd2[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd2[15]~I (
	.datain(\rf|rd2[15]~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd2[15]));
// synopsys translate_off
defparam \rd2[15]~I .input_async_reset = "none";
defparam \rd2[15]~I .input_power_up = "low";
defparam \rd2[15]~I .input_register_mode = "none";
defparam \rd2[15]~I .input_sync_reset = "none";
defparam \rd2[15]~I .oe_async_reset = "none";
defparam \rd2[15]~I .oe_power_up = "low";
defparam \rd2[15]~I .oe_register_mode = "none";
defparam \rd2[15]~I .oe_sync_reset = "none";
defparam \rd2[15]~I .operation_mode = "output";
defparam \rd2[15]~I .output_async_reset = "none";
defparam \rd2[15]~I .output_power_up = "low";
defparam \rd2[15]~I .output_register_mode = "none";
defparam \rd2[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd2[16]~I (
	.datain(\rf|rd2[16]~16_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd2[16]));
// synopsys translate_off
defparam \rd2[16]~I .input_async_reset = "none";
defparam \rd2[16]~I .input_power_up = "low";
defparam \rd2[16]~I .input_register_mode = "none";
defparam \rd2[16]~I .input_sync_reset = "none";
defparam \rd2[16]~I .oe_async_reset = "none";
defparam \rd2[16]~I .oe_power_up = "low";
defparam \rd2[16]~I .oe_register_mode = "none";
defparam \rd2[16]~I .oe_sync_reset = "none";
defparam \rd2[16]~I .operation_mode = "output";
defparam \rd2[16]~I .output_async_reset = "none";
defparam \rd2[16]~I .output_power_up = "low";
defparam \rd2[16]~I .output_register_mode = "none";
defparam \rd2[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd2[17]~I (
	.datain(\rf|rd2[17]~17_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd2[17]));
// synopsys translate_off
defparam \rd2[17]~I .input_async_reset = "none";
defparam \rd2[17]~I .input_power_up = "low";
defparam \rd2[17]~I .input_register_mode = "none";
defparam \rd2[17]~I .input_sync_reset = "none";
defparam \rd2[17]~I .oe_async_reset = "none";
defparam \rd2[17]~I .oe_power_up = "low";
defparam \rd2[17]~I .oe_register_mode = "none";
defparam \rd2[17]~I .oe_sync_reset = "none";
defparam \rd2[17]~I .operation_mode = "output";
defparam \rd2[17]~I .output_async_reset = "none";
defparam \rd2[17]~I .output_power_up = "low";
defparam \rd2[17]~I .output_register_mode = "none";
defparam \rd2[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd2[18]~I (
	.datain(\rf|rd2[18]~18_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd2[18]));
// synopsys translate_off
defparam \rd2[18]~I .input_async_reset = "none";
defparam \rd2[18]~I .input_power_up = "low";
defparam \rd2[18]~I .input_register_mode = "none";
defparam \rd2[18]~I .input_sync_reset = "none";
defparam \rd2[18]~I .oe_async_reset = "none";
defparam \rd2[18]~I .oe_power_up = "low";
defparam \rd2[18]~I .oe_register_mode = "none";
defparam \rd2[18]~I .oe_sync_reset = "none";
defparam \rd2[18]~I .operation_mode = "output";
defparam \rd2[18]~I .output_async_reset = "none";
defparam \rd2[18]~I .output_power_up = "low";
defparam \rd2[18]~I .output_register_mode = "none";
defparam \rd2[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd2[19]~I (
	.datain(\rf|rd2[19]~19_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd2[19]));
// synopsys translate_off
defparam \rd2[19]~I .input_async_reset = "none";
defparam \rd2[19]~I .input_power_up = "low";
defparam \rd2[19]~I .input_register_mode = "none";
defparam \rd2[19]~I .input_sync_reset = "none";
defparam \rd2[19]~I .oe_async_reset = "none";
defparam \rd2[19]~I .oe_power_up = "low";
defparam \rd2[19]~I .oe_register_mode = "none";
defparam \rd2[19]~I .oe_sync_reset = "none";
defparam \rd2[19]~I .operation_mode = "output";
defparam \rd2[19]~I .output_async_reset = "none";
defparam \rd2[19]~I .output_power_up = "low";
defparam \rd2[19]~I .output_register_mode = "none";
defparam \rd2[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd2[20]~I (
	.datain(\rf|rd2[20]~20_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd2[20]));
// synopsys translate_off
defparam \rd2[20]~I .input_async_reset = "none";
defparam \rd2[20]~I .input_power_up = "low";
defparam \rd2[20]~I .input_register_mode = "none";
defparam \rd2[20]~I .input_sync_reset = "none";
defparam \rd2[20]~I .oe_async_reset = "none";
defparam \rd2[20]~I .oe_power_up = "low";
defparam \rd2[20]~I .oe_register_mode = "none";
defparam \rd2[20]~I .oe_sync_reset = "none";
defparam \rd2[20]~I .operation_mode = "output";
defparam \rd2[20]~I .output_async_reset = "none";
defparam \rd2[20]~I .output_power_up = "low";
defparam \rd2[20]~I .output_register_mode = "none";
defparam \rd2[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd2[21]~I (
	.datain(\rf|rd2[21]~21_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd2[21]));
// synopsys translate_off
defparam \rd2[21]~I .input_async_reset = "none";
defparam \rd2[21]~I .input_power_up = "low";
defparam \rd2[21]~I .input_register_mode = "none";
defparam \rd2[21]~I .input_sync_reset = "none";
defparam \rd2[21]~I .oe_async_reset = "none";
defparam \rd2[21]~I .oe_power_up = "low";
defparam \rd2[21]~I .oe_register_mode = "none";
defparam \rd2[21]~I .oe_sync_reset = "none";
defparam \rd2[21]~I .operation_mode = "output";
defparam \rd2[21]~I .output_async_reset = "none";
defparam \rd2[21]~I .output_power_up = "low";
defparam \rd2[21]~I .output_register_mode = "none";
defparam \rd2[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd2[22]~I (
	.datain(\rf|rd2[22]~22_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd2[22]));
// synopsys translate_off
defparam \rd2[22]~I .input_async_reset = "none";
defparam \rd2[22]~I .input_power_up = "low";
defparam \rd2[22]~I .input_register_mode = "none";
defparam \rd2[22]~I .input_sync_reset = "none";
defparam \rd2[22]~I .oe_async_reset = "none";
defparam \rd2[22]~I .oe_power_up = "low";
defparam \rd2[22]~I .oe_register_mode = "none";
defparam \rd2[22]~I .oe_sync_reset = "none";
defparam \rd2[22]~I .operation_mode = "output";
defparam \rd2[22]~I .output_async_reset = "none";
defparam \rd2[22]~I .output_power_up = "low";
defparam \rd2[22]~I .output_register_mode = "none";
defparam \rd2[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd2[23]~I (
	.datain(\rf|rd2[23]~23_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd2[23]));
// synopsys translate_off
defparam \rd2[23]~I .input_async_reset = "none";
defparam \rd2[23]~I .input_power_up = "low";
defparam \rd2[23]~I .input_register_mode = "none";
defparam \rd2[23]~I .input_sync_reset = "none";
defparam \rd2[23]~I .oe_async_reset = "none";
defparam \rd2[23]~I .oe_power_up = "low";
defparam \rd2[23]~I .oe_register_mode = "none";
defparam \rd2[23]~I .oe_sync_reset = "none";
defparam \rd2[23]~I .operation_mode = "output";
defparam \rd2[23]~I .output_async_reset = "none";
defparam \rd2[23]~I .output_power_up = "low";
defparam \rd2[23]~I .output_register_mode = "none";
defparam \rd2[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd2[24]~I (
	.datain(\rf|rd2[24]~24_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd2[24]));
// synopsys translate_off
defparam \rd2[24]~I .input_async_reset = "none";
defparam \rd2[24]~I .input_power_up = "low";
defparam \rd2[24]~I .input_register_mode = "none";
defparam \rd2[24]~I .input_sync_reset = "none";
defparam \rd2[24]~I .oe_async_reset = "none";
defparam \rd2[24]~I .oe_power_up = "low";
defparam \rd2[24]~I .oe_register_mode = "none";
defparam \rd2[24]~I .oe_sync_reset = "none";
defparam \rd2[24]~I .operation_mode = "output";
defparam \rd2[24]~I .output_async_reset = "none";
defparam \rd2[24]~I .output_power_up = "low";
defparam \rd2[24]~I .output_register_mode = "none";
defparam \rd2[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd2[25]~I (
	.datain(\rf|rd2[25]~25_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd2[25]));
// synopsys translate_off
defparam \rd2[25]~I .input_async_reset = "none";
defparam \rd2[25]~I .input_power_up = "low";
defparam \rd2[25]~I .input_register_mode = "none";
defparam \rd2[25]~I .input_sync_reset = "none";
defparam \rd2[25]~I .oe_async_reset = "none";
defparam \rd2[25]~I .oe_power_up = "low";
defparam \rd2[25]~I .oe_register_mode = "none";
defparam \rd2[25]~I .oe_sync_reset = "none";
defparam \rd2[25]~I .operation_mode = "output";
defparam \rd2[25]~I .output_async_reset = "none";
defparam \rd2[25]~I .output_power_up = "low";
defparam \rd2[25]~I .output_register_mode = "none";
defparam \rd2[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd2[26]~I (
	.datain(\rf|rd2[26]~26_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd2[26]));
// synopsys translate_off
defparam \rd2[26]~I .input_async_reset = "none";
defparam \rd2[26]~I .input_power_up = "low";
defparam \rd2[26]~I .input_register_mode = "none";
defparam \rd2[26]~I .input_sync_reset = "none";
defparam \rd2[26]~I .oe_async_reset = "none";
defparam \rd2[26]~I .oe_power_up = "low";
defparam \rd2[26]~I .oe_register_mode = "none";
defparam \rd2[26]~I .oe_sync_reset = "none";
defparam \rd2[26]~I .operation_mode = "output";
defparam \rd2[26]~I .output_async_reset = "none";
defparam \rd2[26]~I .output_power_up = "low";
defparam \rd2[26]~I .output_register_mode = "none";
defparam \rd2[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd2[27]~I (
	.datain(\rf|rd2[27]~27_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd2[27]));
// synopsys translate_off
defparam \rd2[27]~I .input_async_reset = "none";
defparam \rd2[27]~I .input_power_up = "low";
defparam \rd2[27]~I .input_register_mode = "none";
defparam \rd2[27]~I .input_sync_reset = "none";
defparam \rd2[27]~I .oe_async_reset = "none";
defparam \rd2[27]~I .oe_power_up = "low";
defparam \rd2[27]~I .oe_register_mode = "none";
defparam \rd2[27]~I .oe_sync_reset = "none";
defparam \rd2[27]~I .operation_mode = "output";
defparam \rd2[27]~I .output_async_reset = "none";
defparam \rd2[27]~I .output_power_up = "low";
defparam \rd2[27]~I .output_register_mode = "none";
defparam \rd2[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd2[28]~I (
	.datain(\rf|rd2[28]~28_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd2[28]));
// synopsys translate_off
defparam \rd2[28]~I .input_async_reset = "none";
defparam \rd2[28]~I .input_power_up = "low";
defparam \rd2[28]~I .input_register_mode = "none";
defparam \rd2[28]~I .input_sync_reset = "none";
defparam \rd2[28]~I .oe_async_reset = "none";
defparam \rd2[28]~I .oe_power_up = "low";
defparam \rd2[28]~I .oe_register_mode = "none";
defparam \rd2[28]~I .oe_sync_reset = "none";
defparam \rd2[28]~I .operation_mode = "output";
defparam \rd2[28]~I .output_async_reset = "none";
defparam \rd2[28]~I .output_power_up = "low";
defparam \rd2[28]~I .output_register_mode = "none";
defparam \rd2[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd2[29]~I (
	.datain(\rf|rd2[29]~29_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd2[29]));
// synopsys translate_off
defparam \rd2[29]~I .input_async_reset = "none";
defparam \rd2[29]~I .input_power_up = "low";
defparam \rd2[29]~I .input_register_mode = "none";
defparam \rd2[29]~I .input_sync_reset = "none";
defparam \rd2[29]~I .oe_async_reset = "none";
defparam \rd2[29]~I .oe_power_up = "low";
defparam \rd2[29]~I .oe_register_mode = "none";
defparam \rd2[29]~I .oe_sync_reset = "none";
defparam \rd2[29]~I .operation_mode = "output";
defparam \rd2[29]~I .output_async_reset = "none";
defparam \rd2[29]~I .output_power_up = "low";
defparam \rd2[29]~I .output_register_mode = "none";
defparam \rd2[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd2[30]~I (
	.datain(\rf|rd2[30]~30_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd2[30]));
// synopsys translate_off
defparam \rd2[30]~I .input_async_reset = "none";
defparam \rd2[30]~I .input_power_up = "low";
defparam \rd2[30]~I .input_register_mode = "none";
defparam \rd2[30]~I .input_sync_reset = "none";
defparam \rd2[30]~I .oe_async_reset = "none";
defparam \rd2[30]~I .oe_power_up = "low";
defparam \rd2[30]~I .oe_register_mode = "none";
defparam \rd2[30]~I .oe_sync_reset = "none";
defparam \rd2[30]~I .operation_mode = "output";
defparam \rd2[30]~I .output_async_reset = "none";
defparam \rd2[30]~I .output_power_up = "low";
defparam \rd2[30]~I .output_register_mode = "none";
defparam \rd2[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd2[31]~I (
	.datain(\rf|rd2[31]~31_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd2[31]));
// synopsys translate_off
defparam \rd2[31]~I .input_async_reset = "none";
defparam \rd2[31]~I .input_power_up = "low";
defparam \rd2[31]~I .input_register_mode = "none";
defparam \rd2[31]~I .input_sync_reset = "none";
defparam \rd2[31]~I .oe_async_reset = "none";
defparam \rd2[31]~I .oe_power_up = "low";
defparam \rd2[31]~I .oe_register_mode = "none";
defparam \rd2[31]~I .oe_sync_reset = "none";
defparam \rd2[31]~I .operation_mode = "output";
defparam \rd2[31]~I .output_async_reset = "none";
defparam \rd2[31]~I .output_power_up = "low";
defparam \rd2[31]~I .output_register_mode = "none";
defparam \rd2[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \alu_op[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(alu_op[0]));
// synopsys translate_off
defparam \alu_op[0]~I .input_async_reset = "none";
defparam \alu_op[0]~I .input_power_up = "low";
defparam \alu_op[0]~I .input_register_mode = "none";
defparam \alu_op[0]~I .input_sync_reset = "none";
defparam \alu_op[0]~I .oe_async_reset = "none";
defparam \alu_op[0]~I .oe_power_up = "low";
defparam \alu_op[0]~I .oe_register_mode = "none";
defparam \alu_op[0]~I .oe_sync_reset = "none";
defparam \alu_op[0]~I .operation_mode = "output";
defparam \alu_op[0]~I .output_async_reset = "none";
defparam \alu_op[0]~I .output_power_up = "low";
defparam \alu_op[0]~I .output_register_mode = "none";
defparam \alu_op[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \alu_op[1]~I (
	.datain(!\instr_rom|rom~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(alu_op[1]));
// synopsys translate_off
defparam \alu_op[1]~I .input_async_reset = "none";
defparam \alu_op[1]~I .input_power_up = "low";
defparam \alu_op[1]~I .input_register_mode = "none";
defparam \alu_op[1]~I .input_sync_reset = "none";
defparam \alu_op[1]~I .oe_async_reset = "none";
defparam \alu_op[1]~I .oe_power_up = "low";
defparam \alu_op[1]~I .oe_register_mode = "none";
defparam \alu_op[1]~I .oe_sync_reset = "none";
defparam \alu_op[1]~I .operation_mode = "output";
defparam \alu_op[1]~I .output_async_reset = "none";
defparam \alu_op[1]~I .output_power_up = "low";
defparam \alu_op[1]~I .output_register_mode = "none";
defparam \alu_op[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \opcode[0]~I (
	.datain(!\instr_rom|rom~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[0]));
// synopsys translate_off
defparam \opcode[0]~I .input_async_reset = "none";
defparam \opcode[0]~I .input_power_up = "low";
defparam \opcode[0]~I .input_register_mode = "none";
defparam \opcode[0]~I .input_sync_reset = "none";
defparam \opcode[0]~I .oe_async_reset = "none";
defparam \opcode[0]~I .oe_power_up = "low";
defparam \opcode[0]~I .oe_register_mode = "none";
defparam \opcode[0]~I .oe_sync_reset = "none";
defparam \opcode[0]~I .operation_mode = "output";
defparam \opcode[0]~I .output_async_reset = "none";
defparam \opcode[0]~I .output_power_up = "low";
defparam \opcode[0]~I .output_register_mode = "none";
defparam \opcode[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \opcode[1]~I (
	.datain(!\instr_rom|rom~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[1]));
// synopsys translate_off
defparam \opcode[1]~I .input_async_reset = "none";
defparam \opcode[1]~I .input_power_up = "low";
defparam \opcode[1]~I .input_register_mode = "none";
defparam \opcode[1]~I .input_sync_reset = "none";
defparam \opcode[1]~I .oe_async_reset = "none";
defparam \opcode[1]~I .oe_power_up = "low";
defparam \opcode[1]~I .oe_register_mode = "none";
defparam \opcode[1]~I .oe_sync_reset = "none";
defparam \opcode[1]~I .operation_mode = "output";
defparam \opcode[1]~I .output_async_reset = "none";
defparam \opcode[1]~I .output_power_up = "low";
defparam \opcode[1]~I .output_register_mode = "none";
defparam \opcode[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \opcode[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[2]));
// synopsys translate_off
defparam \opcode[2]~I .input_async_reset = "none";
defparam \opcode[2]~I .input_power_up = "low";
defparam \opcode[2]~I .input_register_mode = "none";
defparam \opcode[2]~I .input_sync_reset = "none";
defparam \opcode[2]~I .oe_async_reset = "none";
defparam \opcode[2]~I .oe_power_up = "low";
defparam \opcode[2]~I .oe_register_mode = "none";
defparam \opcode[2]~I .oe_sync_reset = "none";
defparam \opcode[2]~I .operation_mode = "output";
defparam \opcode[2]~I .output_async_reset = "none";
defparam \opcode[2]~I .output_power_up = "low";
defparam \opcode[2]~I .output_register_mode = "none";
defparam \opcode[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \opcode[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[3]));
// synopsys translate_off
defparam \opcode[3]~I .input_async_reset = "none";
defparam \opcode[3]~I .input_power_up = "low";
defparam \opcode[3]~I .input_register_mode = "none";
defparam \opcode[3]~I .input_sync_reset = "none";
defparam \opcode[3]~I .oe_async_reset = "none";
defparam \opcode[3]~I .oe_power_up = "low";
defparam \opcode[3]~I .oe_register_mode = "none";
defparam \opcode[3]~I .oe_sync_reset = "none";
defparam \opcode[3]~I .operation_mode = "output";
defparam \opcode[3]~I .output_async_reset = "none";
defparam \opcode[3]~I .output_power_up = "low";
defparam \opcode[3]~I .output_register_mode = "none";
defparam \opcode[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \opcode[4]~I (
	.datain(!\instr_rom|rom~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[4]));
// synopsys translate_off
defparam \opcode[4]~I .input_async_reset = "none";
defparam \opcode[4]~I .input_power_up = "low";
defparam \opcode[4]~I .input_register_mode = "none";
defparam \opcode[4]~I .input_sync_reset = "none";
defparam \opcode[4]~I .oe_async_reset = "none";
defparam \opcode[4]~I .oe_power_up = "low";
defparam \opcode[4]~I .oe_register_mode = "none";
defparam \opcode[4]~I .oe_sync_reset = "none";
defparam \opcode[4]~I .operation_mode = "output";
defparam \opcode[4]~I .output_async_reset = "none";
defparam \opcode[4]~I .output_power_up = "low";
defparam \opcode[4]~I .output_register_mode = "none";
defparam \opcode[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \opcode[5]~I (
	.datain(\instr_rom|rom~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[5]));
// synopsys translate_off
defparam \opcode[5]~I .input_async_reset = "none";
defparam \opcode[5]~I .input_power_up = "low";
defparam \opcode[5]~I .input_register_mode = "none";
defparam \opcode[5]~I .input_sync_reset = "none";
defparam \opcode[5]~I .oe_async_reset = "none";
defparam \opcode[5]~I .oe_power_up = "low";
defparam \opcode[5]~I .oe_register_mode = "none";
defparam \opcode[5]~I .oe_sync_reset = "none";
defparam \opcode[5]~I .operation_mode = "output";
defparam \opcode[5]~I .output_async_reset = "none";
defparam \opcode[5]~I .output_power_up = "low";
defparam \opcode[5]~I .output_register_mode = "none";
defparam \opcode[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \opcode[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[6]));
// synopsys translate_off
defparam \opcode[6]~I .input_async_reset = "none";
defparam \opcode[6]~I .input_power_up = "low";
defparam \opcode[6]~I .input_register_mode = "none";
defparam \opcode[6]~I .input_sync_reset = "none";
defparam \opcode[6]~I .oe_async_reset = "none";
defparam \opcode[6]~I .oe_power_up = "low";
defparam \opcode[6]~I .oe_register_mode = "none";
defparam \opcode[6]~I .oe_sync_reset = "none";
defparam \opcode[6]~I .operation_mode = "output";
defparam \opcode[6]~I .output_async_reset = "none";
defparam \opcode[6]~I .output_power_up = "low";
defparam \opcode[6]~I .output_register_mode = "none";
defparam \opcode[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \funct3[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(funct3[0]));
// synopsys translate_off
defparam \funct3[0]~I .input_async_reset = "none";
defparam \funct3[0]~I .input_power_up = "low";
defparam \funct3[0]~I .input_register_mode = "none";
defparam \funct3[0]~I .input_sync_reset = "none";
defparam \funct3[0]~I .oe_async_reset = "none";
defparam \funct3[0]~I .oe_power_up = "low";
defparam \funct3[0]~I .oe_register_mode = "none";
defparam \funct3[0]~I .oe_sync_reset = "none";
defparam \funct3[0]~I .operation_mode = "output";
defparam \funct3[0]~I .output_async_reset = "none";
defparam \funct3[0]~I .output_power_up = "low";
defparam \funct3[0]~I .output_register_mode = "none";
defparam \funct3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \funct3[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(funct3[1]));
// synopsys translate_off
defparam \funct3[1]~I .input_async_reset = "none";
defparam \funct3[1]~I .input_power_up = "low";
defparam \funct3[1]~I .input_register_mode = "none";
defparam \funct3[1]~I .input_sync_reset = "none";
defparam \funct3[1]~I .oe_async_reset = "none";
defparam \funct3[1]~I .oe_power_up = "low";
defparam \funct3[1]~I .oe_register_mode = "none";
defparam \funct3[1]~I .oe_sync_reset = "none";
defparam \funct3[1]~I .operation_mode = "output";
defparam \funct3[1]~I .output_async_reset = "none";
defparam \funct3[1]~I .output_power_up = "low";
defparam \funct3[1]~I .output_register_mode = "none";
defparam \funct3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \funct3[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(funct3[2]));
// synopsys translate_off
defparam \funct3[2]~I .input_async_reset = "none";
defparam \funct3[2]~I .input_power_up = "low";
defparam \funct3[2]~I .input_register_mode = "none";
defparam \funct3[2]~I .input_sync_reset = "none";
defparam \funct3[2]~I .oe_async_reset = "none";
defparam \funct3[2]~I .oe_power_up = "low";
defparam \funct3[2]~I .oe_register_mode = "none";
defparam \funct3[2]~I .oe_sync_reset = "none";
defparam \funct3[2]~I .operation_mode = "output";
defparam \funct3[2]~I .output_async_reset = "none";
defparam \funct3[2]~I .output_power_up = "low";
defparam \funct3[2]~I .output_register_mode = "none";
defparam \funct3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \funct7[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(funct7[0]));
// synopsys translate_off
defparam \funct7[0]~I .input_async_reset = "none";
defparam \funct7[0]~I .input_power_up = "low";
defparam \funct7[0]~I .input_register_mode = "none";
defparam \funct7[0]~I .input_sync_reset = "none";
defparam \funct7[0]~I .oe_async_reset = "none";
defparam \funct7[0]~I .oe_power_up = "low";
defparam \funct7[0]~I .oe_register_mode = "none";
defparam \funct7[0]~I .oe_sync_reset = "none";
defparam \funct7[0]~I .operation_mode = "output";
defparam \funct7[0]~I .output_async_reset = "none";
defparam \funct7[0]~I .output_power_up = "low";
defparam \funct7[0]~I .output_register_mode = "none";
defparam \funct7[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \funct7[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(funct7[1]));
// synopsys translate_off
defparam \funct7[1]~I .input_async_reset = "none";
defparam \funct7[1]~I .input_power_up = "low";
defparam \funct7[1]~I .input_register_mode = "none";
defparam \funct7[1]~I .input_sync_reset = "none";
defparam \funct7[1]~I .oe_async_reset = "none";
defparam \funct7[1]~I .oe_power_up = "low";
defparam \funct7[1]~I .oe_register_mode = "none";
defparam \funct7[1]~I .oe_sync_reset = "none";
defparam \funct7[1]~I .operation_mode = "output";
defparam \funct7[1]~I .output_async_reset = "none";
defparam \funct7[1]~I .output_power_up = "low";
defparam \funct7[1]~I .output_register_mode = "none";
defparam \funct7[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \funct7[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(funct7[2]));
// synopsys translate_off
defparam \funct7[2]~I .input_async_reset = "none";
defparam \funct7[2]~I .input_power_up = "low";
defparam \funct7[2]~I .input_register_mode = "none";
defparam \funct7[2]~I .input_sync_reset = "none";
defparam \funct7[2]~I .oe_async_reset = "none";
defparam \funct7[2]~I .oe_power_up = "low";
defparam \funct7[2]~I .oe_register_mode = "none";
defparam \funct7[2]~I .oe_sync_reset = "none";
defparam \funct7[2]~I .operation_mode = "output";
defparam \funct7[2]~I .output_async_reset = "none";
defparam \funct7[2]~I .output_power_up = "low";
defparam \funct7[2]~I .output_register_mode = "none";
defparam \funct7[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \funct7[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(funct7[3]));
// synopsys translate_off
defparam \funct7[3]~I .input_async_reset = "none";
defparam \funct7[3]~I .input_power_up = "low";
defparam \funct7[3]~I .input_register_mode = "none";
defparam \funct7[3]~I .input_sync_reset = "none";
defparam \funct7[3]~I .oe_async_reset = "none";
defparam \funct7[3]~I .oe_power_up = "low";
defparam \funct7[3]~I .oe_register_mode = "none";
defparam \funct7[3]~I .oe_sync_reset = "none";
defparam \funct7[3]~I .operation_mode = "output";
defparam \funct7[3]~I .output_async_reset = "none";
defparam \funct7[3]~I .output_power_up = "low";
defparam \funct7[3]~I .output_register_mode = "none";
defparam \funct7[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \funct7[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(funct7[4]));
// synopsys translate_off
defparam \funct7[4]~I .input_async_reset = "none";
defparam \funct7[4]~I .input_power_up = "low";
defparam \funct7[4]~I .input_register_mode = "none";
defparam \funct7[4]~I .input_sync_reset = "none";
defparam \funct7[4]~I .oe_async_reset = "none";
defparam \funct7[4]~I .oe_power_up = "low";
defparam \funct7[4]~I .oe_register_mode = "none";
defparam \funct7[4]~I .oe_sync_reset = "none";
defparam \funct7[4]~I .operation_mode = "output";
defparam \funct7[4]~I .output_async_reset = "none";
defparam \funct7[4]~I .output_power_up = "low";
defparam \funct7[4]~I .output_register_mode = "none";
defparam \funct7[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \funct7[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(funct7[5]));
// synopsys translate_off
defparam \funct7[5]~I .input_async_reset = "none";
defparam \funct7[5]~I .input_power_up = "low";
defparam \funct7[5]~I .input_register_mode = "none";
defparam \funct7[5]~I .input_sync_reset = "none";
defparam \funct7[5]~I .oe_async_reset = "none";
defparam \funct7[5]~I .oe_power_up = "low";
defparam \funct7[5]~I .oe_register_mode = "none";
defparam \funct7[5]~I .oe_sync_reset = "none";
defparam \funct7[5]~I .operation_mode = "output";
defparam \funct7[5]~I .output_async_reset = "none";
defparam \funct7[5]~I .output_power_up = "low";
defparam \funct7[5]~I .output_register_mode = "none";
defparam \funct7[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \funct7[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(funct7[6]));
// synopsys translate_off
defparam \funct7[6]~I .input_async_reset = "none";
defparam \funct7[6]~I .input_power_up = "low";
defparam \funct7[6]~I .input_register_mode = "none";
defparam \funct7[6]~I .input_sync_reset = "none";
defparam \funct7[6]~I .oe_async_reset = "none";
defparam \funct7[6]~I .oe_power_up = "low";
defparam \funct7[6]~I .oe_register_mode = "none";
defparam \funct7[6]~I .oe_sync_reset = "none";
defparam \funct7[6]~I .operation_mode = "output";
defparam \funct7[6]~I .output_async_reset = "none";
defparam \funct7[6]~I .output_power_up = "low";
defparam \funct7[6]~I .output_register_mode = "none";
defparam \funct7[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instr[0]~I (
	.datain(!\instr_rom|rom~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[0]));
// synopsys translate_off
defparam \instr[0]~I .input_async_reset = "none";
defparam \instr[0]~I .input_power_up = "low";
defparam \instr[0]~I .input_register_mode = "none";
defparam \instr[0]~I .input_sync_reset = "none";
defparam \instr[0]~I .oe_async_reset = "none";
defparam \instr[0]~I .oe_power_up = "low";
defparam \instr[0]~I .oe_register_mode = "none";
defparam \instr[0]~I .oe_sync_reset = "none";
defparam \instr[0]~I .operation_mode = "output";
defparam \instr[0]~I .output_async_reset = "none";
defparam \instr[0]~I .output_power_up = "low";
defparam \instr[0]~I .output_register_mode = "none";
defparam \instr[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instr[1]~I (
	.datain(!\instr_rom|rom~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[1]));
// synopsys translate_off
defparam \instr[1]~I .input_async_reset = "none";
defparam \instr[1]~I .input_power_up = "low";
defparam \instr[1]~I .input_register_mode = "none";
defparam \instr[1]~I .input_sync_reset = "none";
defparam \instr[1]~I .oe_async_reset = "none";
defparam \instr[1]~I .oe_power_up = "low";
defparam \instr[1]~I .oe_register_mode = "none";
defparam \instr[1]~I .oe_sync_reset = "none";
defparam \instr[1]~I .operation_mode = "output";
defparam \instr[1]~I .output_async_reset = "none";
defparam \instr[1]~I .output_power_up = "low";
defparam \instr[1]~I .output_register_mode = "none";
defparam \instr[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instr[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[2]));
// synopsys translate_off
defparam \instr[2]~I .input_async_reset = "none";
defparam \instr[2]~I .input_power_up = "low";
defparam \instr[2]~I .input_register_mode = "none";
defparam \instr[2]~I .input_sync_reset = "none";
defparam \instr[2]~I .oe_async_reset = "none";
defparam \instr[2]~I .oe_power_up = "low";
defparam \instr[2]~I .oe_register_mode = "none";
defparam \instr[2]~I .oe_sync_reset = "none";
defparam \instr[2]~I .operation_mode = "output";
defparam \instr[2]~I .output_async_reset = "none";
defparam \instr[2]~I .output_power_up = "low";
defparam \instr[2]~I .output_register_mode = "none";
defparam \instr[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instr[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[3]));
// synopsys translate_off
defparam \instr[3]~I .input_async_reset = "none";
defparam \instr[3]~I .input_power_up = "low";
defparam \instr[3]~I .input_register_mode = "none";
defparam \instr[3]~I .input_sync_reset = "none";
defparam \instr[3]~I .oe_async_reset = "none";
defparam \instr[3]~I .oe_power_up = "low";
defparam \instr[3]~I .oe_register_mode = "none";
defparam \instr[3]~I .oe_sync_reset = "none";
defparam \instr[3]~I .operation_mode = "output";
defparam \instr[3]~I .output_async_reset = "none";
defparam \instr[3]~I .output_power_up = "low";
defparam \instr[3]~I .output_register_mode = "none";
defparam \instr[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instr[4]~I (
	.datain(!\instr_rom|rom~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[4]));
// synopsys translate_off
defparam \instr[4]~I .input_async_reset = "none";
defparam \instr[4]~I .input_power_up = "low";
defparam \instr[4]~I .input_register_mode = "none";
defparam \instr[4]~I .input_sync_reset = "none";
defparam \instr[4]~I .oe_async_reset = "none";
defparam \instr[4]~I .oe_power_up = "low";
defparam \instr[4]~I .oe_register_mode = "none";
defparam \instr[4]~I .oe_sync_reset = "none";
defparam \instr[4]~I .operation_mode = "output";
defparam \instr[4]~I .output_async_reset = "none";
defparam \instr[4]~I .output_power_up = "low";
defparam \instr[4]~I .output_register_mode = "none";
defparam \instr[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instr[5]~I (
	.datain(\instr_rom|rom~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[5]));
// synopsys translate_off
defparam \instr[5]~I .input_async_reset = "none";
defparam \instr[5]~I .input_power_up = "low";
defparam \instr[5]~I .input_register_mode = "none";
defparam \instr[5]~I .input_sync_reset = "none";
defparam \instr[5]~I .oe_async_reset = "none";
defparam \instr[5]~I .oe_power_up = "low";
defparam \instr[5]~I .oe_register_mode = "none";
defparam \instr[5]~I .oe_sync_reset = "none";
defparam \instr[5]~I .operation_mode = "output";
defparam \instr[5]~I .output_async_reset = "none";
defparam \instr[5]~I .output_power_up = "low";
defparam \instr[5]~I .output_register_mode = "none";
defparam \instr[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instr[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[6]));
// synopsys translate_off
defparam \instr[6]~I .input_async_reset = "none";
defparam \instr[6]~I .input_power_up = "low";
defparam \instr[6]~I .input_register_mode = "none";
defparam \instr[6]~I .input_sync_reset = "none";
defparam \instr[6]~I .oe_async_reset = "none";
defparam \instr[6]~I .oe_power_up = "low";
defparam \instr[6]~I .oe_register_mode = "none";
defparam \instr[6]~I .oe_sync_reset = "none";
defparam \instr[6]~I .operation_mode = "output";
defparam \instr[6]~I .output_async_reset = "none";
defparam \instr[6]~I .output_power_up = "low";
defparam \instr[6]~I .output_register_mode = "none";
defparam \instr[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instr[7]~I (
	.datain(\instr_rom|rom~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[7]));
// synopsys translate_off
defparam \instr[7]~I .input_async_reset = "none";
defparam \instr[7]~I .input_power_up = "low";
defparam \instr[7]~I .input_register_mode = "none";
defparam \instr[7]~I .input_sync_reset = "none";
defparam \instr[7]~I .oe_async_reset = "none";
defparam \instr[7]~I .oe_power_up = "low";
defparam \instr[7]~I .oe_register_mode = "none";
defparam \instr[7]~I .oe_sync_reset = "none";
defparam \instr[7]~I .operation_mode = "output";
defparam \instr[7]~I .output_async_reset = "none";
defparam \instr[7]~I .output_power_up = "low";
defparam \instr[7]~I .output_register_mode = "none";
defparam \instr[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instr[8]~I (
	.datain(\instr_rom|rom~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[8]));
// synopsys translate_off
defparam \instr[8]~I .input_async_reset = "none";
defparam \instr[8]~I .input_power_up = "low";
defparam \instr[8]~I .input_register_mode = "none";
defparam \instr[8]~I .input_sync_reset = "none";
defparam \instr[8]~I .oe_async_reset = "none";
defparam \instr[8]~I .oe_power_up = "low";
defparam \instr[8]~I .oe_register_mode = "none";
defparam \instr[8]~I .oe_sync_reset = "none";
defparam \instr[8]~I .operation_mode = "output";
defparam \instr[8]~I .output_async_reset = "none";
defparam \instr[8]~I .output_power_up = "low";
defparam \instr[8]~I .output_register_mode = "none";
defparam \instr[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instr[9]~I (
	.datain(!\instr_rom|rom~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[9]));
// synopsys translate_off
defparam \instr[9]~I .input_async_reset = "none";
defparam \instr[9]~I .input_power_up = "low";
defparam \instr[9]~I .input_register_mode = "none";
defparam \instr[9]~I .input_sync_reset = "none";
defparam \instr[9]~I .oe_async_reset = "none";
defparam \instr[9]~I .oe_power_up = "low";
defparam \instr[9]~I .oe_register_mode = "none";
defparam \instr[9]~I .oe_sync_reset = "none";
defparam \instr[9]~I .operation_mode = "output";
defparam \instr[9]~I .output_async_reset = "none";
defparam \instr[9]~I .output_power_up = "low";
defparam \instr[9]~I .output_register_mode = "none";
defparam \instr[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instr[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[10]));
// synopsys translate_off
defparam \instr[10]~I .input_async_reset = "none";
defparam \instr[10]~I .input_power_up = "low";
defparam \instr[10]~I .input_register_mode = "none";
defparam \instr[10]~I .input_sync_reset = "none";
defparam \instr[10]~I .oe_async_reset = "none";
defparam \instr[10]~I .oe_power_up = "low";
defparam \instr[10]~I .oe_register_mode = "none";
defparam \instr[10]~I .oe_sync_reset = "none";
defparam \instr[10]~I .operation_mode = "output";
defparam \instr[10]~I .output_async_reset = "none";
defparam \instr[10]~I .output_power_up = "low";
defparam \instr[10]~I .output_register_mode = "none";
defparam \instr[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instr[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[11]));
// synopsys translate_off
defparam \instr[11]~I .input_async_reset = "none";
defparam \instr[11]~I .input_power_up = "low";
defparam \instr[11]~I .input_register_mode = "none";
defparam \instr[11]~I .input_sync_reset = "none";
defparam \instr[11]~I .oe_async_reset = "none";
defparam \instr[11]~I .oe_power_up = "low";
defparam \instr[11]~I .oe_register_mode = "none";
defparam \instr[11]~I .oe_sync_reset = "none";
defparam \instr[11]~I .operation_mode = "output";
defparam \instr[11]~I .output_async_reset = "none";
defparam \instr[11]~I .output_power_up = "low";
defparam \instr[11]~I .output_register_mode = "none";
defparam \instr[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instr[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[12]));
// synopsys translate_off
defparam \instr[12]~I .input_async_reset = "none";
defparam \instr[12]~I .input_power_up = "low";
defparam \instr[12]~I .input_register_mode = "none";
defparam \instr[12]~I .input_sync_reset = "none";
defparam \instr[12]~I .oe_async_reset = "none";
defparam \instr[12]~I .oe_power_up = "low";
defparam \instr[12]~I .oe_register_mode = "none";
defparam \instr[12]~I .oe_sync_reset = "none";
defparam \instr[12]~I .operation_mode = "output";
defparam \instr[12]~I .output_async_reset = "none";
defparam \instr[12]~I .output_power_up = "low";
defparam \instr[12]~I .output_register_mode = "none";
defparam \instr[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instr[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[13]));
// synopsys translate_off
defparam \instr[13]~I .input_async_reset = "none";
defparam \instr[13]~I .input_power_up = "low";
defparam \instr[13]~I .input_register_mode = "none";
defparam \instr[13]~I .input_sync_reset = "none";
defparam \instr[13]~I .oe_async_reset = "none";
defparam \instr[13]~I .oe_power_up = "low";
defparam \instr[13]~I .oe_register_mode = "none";
defparam \instr[13]~I .oe_sync_reset = "none";
defparam \instr[13]~I .operation_mode = "output";
defparam \instr[13]~I .output_async_reset = "none";
defparam \instr[13]~I .output_power_up = "low";
defparam \instr[13]~I .output_register_mode = "none";
defparam \instr[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instr[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[14]));
// synopsys translate_off
defparam \instr[14]~I .input_async_reset = "none";
defparam \instr[14]~I .input_power_up = "low";
defparam \instr[14]~I .input_register_mode = "none";
defparam \instr[14]~I .input_sync_reset = "none";
defparam \instr[14]~I .oe_async_reset = "none";
defparam \instr[14]~I .oe_power_up = "low";
defparam \instr[14]~I .oe_register_mode = "none";
defparam \instr[14]~I .oe_sync_reset = "none";
defparam \instr[14]~I .operation_mode = "output";
defparam \instr[14]~I .output_async_reset = "none";
defparam \instr[14]~I .output_power_up = "low";
defparam \instr[14]~I .output_register_mode = "none";
defparam \instr[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instr[15]~I (
	.datain(\instr_rom|rom~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[15]));
// synopsys translate_off
defparam \instr[15]~I .input_async_reset = "none";
defparam \instr[15]~I .input_power_up = "low";
defparam \instr[15]~I .input_register_mode = "none";
defparam \instr[15]~I .input_sync_reset = "none";
defparam \instr[15]~I .oe_async_reset = "none";
defparam \instr[15]~I .oe_power_up = "low";
defparam \instr[15]~I .oe_register_mode = "none";
defparam \instr[15]~I .oe_sync_reset = "none";
defparam \instr[15]~I .operation_mode = "output";
defparam \instr[15]~I .output_async_reset = "none";
defparam \instr[15]~I .output_power_up = "low";
defparam \instr[15]~I .output_register_mode = "none";
defparam \instr[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instr[16]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[16]));
// synopsys translate_off
defparam \instr[16]~I .input_async_reset = "none";
defparam \instr[16]~I .input_power_up = "low";
defparam \instr[16]~I .input_register_mode = "none";
defparam \instr[16]~I .input_sync_reset = "none";
defparam \instr[16]~I .oe_async_reset = "none";
defparam \instr[16]~I .oe_power_up = "low";
defparam \instr[16]~I .oe_register_mode = "none";
defparam \instr[16]~I .oe_sync_reset = "none";
defparam \instr[16]~I .operation_mode = "output";
defparam \instr[16]~I .output_async_reset = "none";
defparam \instr[16]~I .output_power_up = "low";
defparam \instr[16]~I .output_register_mode = "none";
defparam \instr[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instr[17]~I (
	.datain(\instr_rom|rom~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[17]));
// synopsys translate_off
defparam \instr[17]~I .input_async_reset = "none";
defparam \instr[17]~I .input_power_up = "low";
defparam \instr[17]~I .input_register_mode = "none";
defparam \instr[17]~I .input_sync_reset = "none";
defparam \instr[17]~I .oe_async_reset = "none";
defparam \instr[17]~I .oe_power_up = "low";
defparam \instr[17]~I .oe_register_mode = "none";
defparam \instr[17]~I .oe_sync_reset = "none";
defparam \instr[17]~I .operation_mode = "output";
defparam \instr[17]~I .output_async_reset = "none";
defparam \instr[17]~I .output_power_up = "low";
defparam \instr[17]~I .output_register_mode = "none";
defparam \instr[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instr[18]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[18]));
// synopsys translate_off
defparam \instr[18]~I .input_async_reset = "none";
defparam \instr[18]~I .input_power_up = "low";
defparam \instr[18]~I .input_register_mode = "none";
defparam \instr[18]~I .input_sync_reset = "none";
defparam \instr[18]~I .oe_async_reset = "none";
defparam \instr[18]~I .oe_power_up = "low";
defparam \instr[18]~I .oe_register_mode = "none";
defparam \instr[18]~I .oe_sync_reset = "none";
defparam \instr[18]~I .operation_mode = "output";
defparam \instr[18]~I .output_async_reset = "none";
defparam \instr[18]~I .output_power_up = "low";
defparam \instr[18]~I .output_register_mode = "none";
defparam \instr[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instr[19]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[19]));
// synopsys translate_off
defparam \instr[19]~I .input_async_reset = "none";
defparam \instr[19]~I .input_power_up = "low";
defparam \instr[19]~I .input_register_mode = "none";
defparam \instr[19]~I .input_sync_reset = "none";
defparam \instr[19]~I .oe_async_reset = "none";
defparam \instr[19]~I .oe_power_up = "low";
defparam \instr[19]~I .oe_register_mode = "none";
defparam \instr[19]~I .oe_sync_reset = "none";
defparam \instr[19]~I .operation_mode = "output";
defparam \instr[19]~I .output_async_reset = "none";
defparam \instr[19]~I .output_power_up = "low";
defparam \instr[19]~I .output_register_mode = "none";
defparam \instr[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instr[20]~I (
	.datain(\instr_rom|rom~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[20]));
// synopsys translate_off
defparam \instr[20]~I .input_async_reset = "none";
defparam \instr[20]~I .input_power_up = "low";
defparam \instr[20]~I .input_register_mode = "none";
defparam \instr[20]~I .input_sync_reset = "none";
defparam \instr[20]~I .oe_async_reset = "none";
defparam \instr[20]~I .oe_power_up = "low";
defparam \instr[20]~I .oe_register_mode = "none";
defparam \instr[20]~I .oe_sync_reset = "none";
defparam \instr[20]~I .operation_mode = "output";
defparam \instr[20]~I .output_async_reset = "none";
defparam \instr[20]~I .output_power_up = "low";
defparam \instr[20]~I .output_register_mode = "none";
defparam \instr[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instr[21]~I (
	.datain(\instr_rom|rom~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[21]));
// synopsys translate_off
defparam \instr[21]~I .input_async_reset = "none";
defparam \instr[21]~I .input_power_up = "low";
defparam \instr[21]~I .input_register_mode = "none";
defparam \instr[21]~I .input_sync_reset = "none";
defparam \instr[21]~I .oe_async_reset = "none";
defparam \instr[21]~I .oe_power_up = "low";
defparam \instr[21]~I .oe_register_mode = "none";
defparam \instr[21]~I .oe_sync_reset = "none";
defparam \instr[21]~I .operation_mode = "output";
defparam \instr[21]~I .output_async_reset = "none";
defparam \instr[21]~I .output_power_up = "low";
defparam \instr[21]~I .output_register_mode = "none";
defparam \instr[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instr[22]~I (
	.datain(\instr_rom|rom~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[22]));
// synopsys translate_off
defparam \instr[22]~I .input_async_reset = "none";
defparam \instr[22]~I .input_power_up = "low";
defparam \instr[22]~I .input_register_mode = "none";
defparam \instr[22]~I .input_sync_reset = "none";
defparam \instr[22]~I .oe_async_reset = "none";
defparam \instr[22]~I .oe_power_up = "low";
defparam \instr[22]~I .oe_register_mode = "none";
defparam \instr[22]~I .oe_sync_reset = "none";
defparam \instr[22]~I .operation_mode = "output";
defparam \instr[22]~I .output_async_reset = "none";
defparam \instr[22]~I .output_power_up = "low";
defparam \instr[22]~I .output_register_mode = "none";
defparam \instr[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instr[23]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[23]));
// synopsys translate_off
defparam \instr[23]~I .input_async_reset = "none";
defparam \instr[23]~I .input_power_up = "low";
defparam \instr[23]~I .input_register_mode = "none";
defparam \instr[23]~I .input_sync_reset = "none";
defparam \instr[23]~I .oe_async_reset = "none";
defparam \instr[23]~I .oe_power_up = "low";
defparam \instr[23]~I .oe_register_mode = "none";
defparam \instr[23]~I .oe_sync_reset = "none";
defparam \instr[23]~I .operation_mode = "output";
defparam \instr[23]~I .output_async_reset = "none";
defparam \instr[23]~I .output_power_up = "low";
defparam \instr[23]~I .output_register_mode = "none";
defparam \instr[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instr[24]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[24]));
// synopsys translate_off
defparam \instr[24]~I .input_async_reset = "none";
defparam \instr[24]~I .input_power_up = "low";
defparam \instr[24]~I .input_register_mode = "none";
defparam \instr[24]~I .input_sync_reset = "none";
defparam \instr[24]~I .oe_async_reset = "none";
defparam \instr[24]~I .oe_power_up = "low";
defparam \instr[24]~I .oe_register_mode = "none";
defparam \instr[24]~I .oe_sync_reset = "none";
defparam \instr[24]~I .operation_mode = "output";
defparam \instr[24]~I .output_async_reset = "none";
defparam \instr[24]~I .output_power_up = "low";
defparam \instr[24]~I .output_register_mode = "none";
defparam \instr[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instr[25]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[25]));
// synopsys translate_off
defparam \instr[25]~I .input_async_reset = "none";
defparam \instr[25]~I .input_power_up = "low";
defparam \instr[25]~I .input_register_mode = "none";
defparam \instr[25]~I .input_sync_reset = "none";
defparam \instr[25]~I .oe_async_reset = "none";
defparam \instr[25]~I .oe_power_up = "low";
defparam \instr[25]~I .oe_register_mode = "none";
defparam \instr[25]~I .oe_sync_reset = "none";
defparam \instr[25]~I .operation_mode = "output";
defparam \instr[25]~I .output_async_reset = "none";
defparam \instr[25]~I .output_power_up = "low";
defparam \instr[25]~I .output_register_mode = "none";
defparam \instr[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instr[26]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[26]));
// synopsys translate_off
defparam \instr[26]~I .input_async_reset = "none";
defparam \instr[26]~I .input_power_up = "low";
defparam \instr[26]~I .input_register_mode = "none";
defparam \instr[26]~I .input_sync_reset = "none";
defparam \instr[26]~I .oe_async_reset = "none";
defparam \instr[26]~I .oe_power_up = "low";
defparam \instr[26]~I .oe_register_mode = "none";
defparam \instr[26]~I .oe_sync_reset = "none";
defparam \instr[26]~I .operation_mode = "output";
defparam \instr[26]~I .output_async_reset = "none";
defparam \instr[26]~I .output_power_up = "low";
defparam \instr[26]~I .output_register_mode = "none";
defparam \instr[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instr[27]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[27]));
// synopsys translate_off
defparam \instr[27]~I .input_async_reset = "none";
defparam \instr[27]~I .input_power_up = "low";
defparam \instr[27]~I .input_register_mode = "none";
defparam \instr[27]~I .input_sync_reset = "none";
defparam \instr[27]~I .oe_async_reset = "none";
defparam \instr[27]~I .oe_power_up = "low";
defparam \instr[27]~I .oe_register_mode = "none";
defparam \instr[27]~I .oe_sync_reset = "none";
defparam \instr[27]~I .operation_mode = "output";
defparam \instr[27]~I .output_async_reset = "none";
defparam \instr[27]~I .output_power_up = "low";
defparam \instr[27]~I .output_register_mode = "none";
defparam \instr[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instr[28]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[28]));
// synopsys translate_off
defparam \instr[28]~I .input_async_reset = "none";
defparam \instr[28]~I .input_power_up = "low";
defparam \instr[28]~I .input_register_mode = "none";
defparam \instr[28]~I .input_sync_reset = "none";
defparam \instr[28]~I .oe_async_reset = "none";
defparam \instr[28]~I .oe_power_up = "low";
defparam \instr[28]~I .oe_register_mode = "none";
defparam \instr[28]~I .oe_sync_reset = "none";
defparam \instr[28]~I .operation_mode = "output";
defparam \instr[28]~I .output_async_reset = "none";
defparam \instr[28]~I .output_power_up = "low";
defparam \instr[28]~I .output_register_mode = "none";
defparam \instr[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instr[29]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[29]));
// synopsys translate_off
defparam \instr[29]~I .input_async_reset = "none";
defparam \instr[29]~I .input_power_up = "low";
defparam \instr[29]~I .input_register_mode = "none";
defparam \instr[29]~I .input_sync_reset = "none";
defparam \instr[29]~I .oe_async_reset = "none";
defparam \instr[29]~I .oe_power_up = "low";
defparam \instr[29]~I .oe_register_mode = "none";
defparam \instr[29]~I .oe_sync_reset = "none";
defparam \instr[29]~I .operation_mode = "output";
defparam \instr[29]~I .output_async_reset = "none";
defparam \instr[29]~I .output_power_up = "low";
defparam \instr[29]~I .output_register_mode = "none";
defparam \instr[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instr[30]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[30]));
// synopsys translate_off
defparam \instr[30]~I .input_async_reset = "none";
defparam \instr[30]~I .input_power_up = "low";
defparam \instr[30]~I .input_register_mode = "none";
defparam \instr[30]~I .input_sync_reset = "none";
defparam \instr[30]~I .oe_async_reset = "none";
defparam \instr[30]~I .oe_power_up = "low";
defparam \instr[30]~I .oe_register_mode = "none";
defparam \instr[30]~I .oe_sync_reset = "none";
defparam \instr[30]~I .operation_mode = "output";
defparam \instr[30]~I .output_async_reset = "none";
defparam \instr[30]~I .output_power_up = "low";
defparam \instr[30]~I .output_register_mode = "none";
defparam \instr[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instr[31]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[31]));
// synopsys translate_off
defparam \instr[31]~I .input_async_reset = "none";
defparam \instr[31]~I .input_power_up = "low";
defparam \instr[31]~I .input_register_mode = "none";
defparam \instr[31]~I .input_sync_reset = "none";
defparam \instr[31]~I .oe_async_reset = "none";
defparam \instr[31]~I .oe_power_up = "low";
defparam \instr[31]~I .oe_register_mode = "none";
defparam \instr[31]~I .oe_sync_reset = "none";
defparam \instr[31]~I .operation_mode = "output";
defparam \instr[31]~I .output_async_reset = "none";
defparam \instr[31]~I .output_power_up = "low";
defparam \instr[31]~I .output_register_mode = "none";
defparam \instr[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[0]));
// synopsys translate_off
defparam \pc[0]~I .input_async_reset = "none";
defparam \pc[0]~I .input_power_up = "low";
defparam \pc[0]~I .input_register_mode = "none";
defparam \pc[0]~I .input_sync_reset = "none";
defparam \pc[0]~I .oe_async_reset = "none";
defparam \pc[0]~I .oe_power_up = "low";
defparam \pc[0]~I .oe_register_mode = "none";
defparam \pc[0]~I .oe_sync_reset = "none";
defparam \pc[0]~I .operation_mode = "output";
defparam \pc[0]~I .output_async_reset = "none";
defparam \pc[0]~I .output_power_up = "low";
defparam \pc[0]~I .output_register_mode = "none";
defparam \pc[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[1]));
// synopsys translate_off
defparam \pc[1]~I .input_async_reset = "none";
defparam \pc[1]~I .input_power_up = "low";
defparam \pc[1]~I .input_register_mode = "none";
defparam \pc[1]~I .input_sync_reset = "none";
defparam \pc[1]~I .oe_async_reset = "none";
defparam \pc[1]~I .oe_power_up = "low";
defparam \pc[1]~I .oe_register_mode = "none";
defparam \pc[1]~I .oe_sync_reset = "none";
defparam \pc[1]~I .operation_mode = "output";
defparam \pc[1]~I .output_async_reset = "none";
defparam \pc[1]~I .output_power_up = "low";
defparam \pc[1]~I .output_register_mode = "none";
defparam \pc[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[2]~I (
	.datain(\r_pc|q [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[2]));
// synopsys translate_off
defparam \pc[2]~I .input_async_reset = "none";
defparam \pc[2]~I .input_power_up = "low";
defparam \pc[2]~I .input_register_mode = "none";
defparam \pc[2]~I .input_sync_reset = "none";
defparam \pc[2]~I .oe_async_reset = "none";
defparam \pc[2]~I .oe_power_up = "low";
defparam \pc[2]~I .oe_register_mode = "none";
defparam \pc[2]~I .oe_sync_reset = "none";
defparam \pc[2]~I .operation_mode = "output";
defparam \pc[2]~I .output_async_reset = "none";
defparam \pc[2]~I .output_power_up = "low";
defparam \pc[2]~I .output_register_mode = "none";
defparam \pc[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[3]~I (
	.datain(\r_pc|q [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[3]));
// synopsys translate_off
defparam \pc[3]~I .input_async_reset = "none";
defparam \pc[3]~I .input_power_up = "low";
defparam \pc[3]~I .input_register_mode = "none";
defparam \pc[3]~I .input_sync_reset = "none";
defparam \pc[3]~I .oe_async_reset = "none";
defparam \pc[3]~I .oe_power_up = "low";
defparam \pc[3]~I .oe_register_mode = "none";
defparam \pc[3]~I .oe_sync_reset = "none";
defparam \pc[3]~I .operation_mode = "output";
defparam \pc[3]~I .output_async_reset = "none";
defparam \pc[3]~I .output_power_up = "low";
defparam \pc[3]~I .output_register_mode = "none";
defparam \pc[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[4]~I (
	.datain(\r_pc|q [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[4]));
// synopsys translate_off
defparam \pc[4]~I .input_async_reset = "none";
defparam \pc[4]~I .input_power_up = "low";
defparam \pc[4]~I .input_register_mode = "none";
defparam \pc[4]~I .input_sync_reset = "none";
defparam \pc[4]~I .oe_async_reset = "none";
defparam \pc[4]~I .oe_power_up = "low";
defparam \pc[4]~I .oe_register_mode = "none";
defparam \pc[4]~I .oe_sync_reset = "none";
defparam \pc[4]~I .operation_mode = "output";
defparam \pc[4]~I .output_async_reset = "none";
defparam \pc[4]~I .output_power_up = "low";
defparam \pc[4]~I .output_register_mode = "none";
defparam \pc[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[5]~I (
	.datain(\r_pc|q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[5]));
// synopsys translate_off
defparam \pc[5]~I .input_async_reset = "none";
defparam \pc[5]~I .input_power_up = "low";
defparam \pc[5]~I .input_register_mode = "none";
defparam \pc[5]~I .input_sync_reset = "none";
defparam \pc[5]~I .oe_async_reset = "none";
defparam \pc[5]~I .oe_power_up = "low";
defparam \pc[5]~I .oe_register_mode = "none";
defparam \pc[5]~I .oe_sync_reset = "none";
defparam \pc[5]~I .operation_mode = "output";
defparam \pc[5]~I .output_async_reset = "none";
defparam \pc[5]~I .output_power_up = "low";
defparam \pc[5]~I .output_register_mode = "none";
defparam \pc[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[6]~I (
	.datain(\r_pc|q [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[6]));
// synopsys translate_off
defparam \pc[6]~I .input_async_reset = "none";
defparam \pc[6]~I .input_power_up = "low";
defparam \pc[6]~I .input_register_mode = "none";
defparam \pc[6]~I .input_sync_reset = "none";
defparam \pc[6]~I .oe_async_reset = "none";
defparam \pc[6]~I .oe_power_up = "low";
defparam \pc[6]~I .oe_register_mode = "none";
defparam \pc[6]~I .oe_sync_reset = "none";
defparam \pc[6]~I .operation_mode = "output";
defparam \pc[6]~I .output_async_reset = "none";
defparam \pc[6]~I .output_power_up = "low";
defparam \pc[6]~I .output_register_mode = "none";
defparam \pc[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[7]~I (
	.datain(\r_pc|q [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[7]));
// synopsys translate_off
defparam \pc[7]~I .input_async_reset = "none";
defparam \pc[7]~I .input_power_up = "low";
defparam \pc[7]~I .input_register_mode = "none";
defparam \pc[7]~I .input_sync_reset = "none";
defparam \pc[7]~I .oe_async_reset = "none";
defparam \pc[7]~I .oe_power_up = "low";
defparam \pc[7]~I .oe_register_mode = "none";
defparam \pc[7]~I .oe_sync_reset = "none";
defparam \pc[7]~I .operation_mode = "output";
defparam \pc[7]~I .output_async_reset = "none";
defparam \pc[7]~I .output_power_up = "low";
defparam \pc[7]~I .output_register_mode = "none";
defparam \pc[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[8]~I (
	.datain(\r_pc|q [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[8]));
// synopsys translate_off
defparam \pc[8]~I .input_async_reset = "none";
defparam \pc[8]~I .input_power_up = "low";
defparam \pc[8]~I .input_register_mode = "none";
defparam \pc[8]~I .input_sync_reset = "none";
defparam \pc[8]~I .oe_async_reset = "none";
defparam \pc[8]~I .oe_power_up = "low";
defparam \pc[8]~I .oe_register_mode = "none";
defparam \pc[8]~I .oe_sync_reset = "none";
defparam \pc[8]~I .operation_mode = "output";
defparam \pc[8]~I .output_async_reset = "none";
defparam \pc[8]~I .output_power_up = "low";
defparam \pc[8]~I .output_register_mode = "none";
defparam \pc[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[9]~I (
	.datain(\r_pc|q [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[9]));
// synopsys translate_off
defparam \pc[9]~I .input_async_reset = "none";
defparam \pc[9]~I .input_power_up = "low";
defparam \pc[9]~I .input_register_mode = "none";
defparam \pc[9]~I .input_sync_reset = "none";
defparam \pc[9]~I .oe_async_reset = "none";
defparam \pc[9]~I .oe_power_up = "low";
defparam \pc[9]~I .oe_register_mode = "none";
defparam \pc[9]~I .oe_sync_reset = "none";
defparam \pc[9]~I .operation_mode = "output";
defparam \pc[9]~I .output_async_reset = "none";
defparam \pc[9]~I .output_power_up = "low";
defparam \pc[9]~I .output_register_mode = "none";
defparam \pc[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[10]~I (
	.datain(\r_pc|q [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[10]));
// synopsys translate_off
defparam \pc[10]~I .input_async_reset = "none";
defparam \pc[10]~I .input_power_up = "low";
defparam \pc[10]~I .input_register_mode = "none";
defparam \pc[10]~I .input_sync_reset = "none";
defparam \pc[10]~I .oe_async_reset = "none";
defparam \pc[10]~I .oe_power_up = "low";
defparam \pc[10]~I .oe_register_mode = "none";
defparam \pc[10]~I .oe_sync_reset = "none";
defparam \pc[10]~I .operation_mode = "output";
defparam \pc[10]~I .output_async_reset = "none";
defparam \pc[10]~I .output_power_up = "low";
defparam \pc[10]~I .output_register_mode = "none";
defparam \pc[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[11]~I (
	.datain(\r_pc|q [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[11]));
// synopsys translate_off
defparam \pc[11]~I .input_async_reset = "none";
defparam \pc[11]~I .input_power_up = "low";
defparam \pc[11]~I .input_register_mode = "none";
defparam \pc[11]~I .input_sync_reset = "none";
defparam \pc[11]~I .oe_async_reset = "none";
defparam \pc[11]~I .oe_power_up = "low";
defparam \pc[11]~I .oe_register_mode = "none";
defparam \pc[11]~I .oe_sync_reset = "none";
defparam \pc[11]~I .operation_mode = "output";
defparam \pc[11]~I .output_async_reset = "none";
defparam \pc[11]~I .output_power_up = "low";
defparam \pc[11]~I .output_register_mode = "none";
defparam \pc[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[12]~I (
	.datain(\r_pc|q [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[12]));
// synopsys translate_off
defparam \pc[12]~I .input_async_reset = "none";
defparam \pc[12]~I .input_power_up = "low";
defparam \pc[12]~I .input_register_mode = "none";
defparam \pc[12]~I .input_sync_reset = "none";
defparam \pc[12]~I .oe_async_reset = "none";
defparam \pc[12]~I .oe_power_up = "low";
defparam \pc[12]~I .oe_register_mode = "none";
defparam \pc[12]~I .oe_sync_reset = "none";
defparam \pc[12]~I .operation_mode = "output";
defparam \pc[12]~I .output_async_reset = "none";
defparam \pc[12]~I .output_power_up = "low";
defparam \pc[12]~I .output_register_mode = "none";
defparam \pc[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[13]~I (
	.datain(\r_pc|q [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[13]));
// synopsys translate_off
defparam \pc[13]~I .input_async_reset = "none";
defparam \pc[13]~I .input_power_up = "low";
defparam \pc[13]~I .input_register_mode = "none";
defparam \pc[13]~I .input_sync_reset = "none";
defparam \pc[13]~I .oe_async_reset = "none";
defparam \pc[13]~I .oe_power_up = "low";
defparam \pc[13]~I .oe_register_mode = "none";
defparam \pc[13]~I .oe_sync_reset = "none";
defparam \pc[13]~I .operation_mode = "output";
defparam \pc[13]~I .output_async_reset = "none";
defparam \pc[13]~I .output_power_up = "low";
defparam \pc[13]~I .output_register_mode = "none";
defparam \pc[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[14]~I (
	.datain(\r_pc|q [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[14]));
// synopsys translate_off
defparam \pc[14]~I .input_async_reset = "none";
defparam \pc[14]~I .input_power_up = "low";
defparam \pc[14]~I .input_register_mode = "none";
defparam \pc[14]~I .input_sync_reset = "none";
defparam \pc[14]~I .oe_async_reset = "none";
defparam \pc[14]~I .oe_power_up = "low";
defparam \pc[14]~I .oe_register_mode = "none";
defparam \pc[14]~I .oe_sync_reset = "none";
defparam \pc[14]~I .operation_mode = "output";
defparam \pc[14]~I .output_async_reset = "none";
defparam \pc[14]~I .output_power_up = "low";
defparam \pc[14]~I .output_register_mode = "none";
defparam \pc[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[15]~I (
	.datain(\r_pc|q [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[15]));
// synopsys translate_off
defparam \pc[15]~I .input_async_reset = "none";
defparam \pc[15]~I .input_power_up = "low";
defparam \pc[15]~I .input_register_mode = "none";
defparam \pc[15]~I .input_sync_reset = "none";
defparam \pc[15]~I .oe_async_reset = "none";
defparam \pc[15]~I .oe_power_up = "low";
defparam \pc[15]~I .oe_register_mode = "none";
defparam \pc[15]~I .oe_sync_reset = "none";
defparam \pc[15]~I .operation_mode = "output";
defparam \pc[15]~I .output_async_reset = "none";
defparam \pc[15]~I .output_power_up = "low";
defparam \pc[15]~I .output_register_mode = "none";
defparam \pc[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[16]~I (
	.datain(\r_pc|q [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[16]));
// synopsys translate_off
defparam \pc[16]~I .input_async_reset = "none";
defparam \pc[16]~I .input_power_up = "low";
defparam \pc[16]~I .input_register_mode = "none";
defparam \pc[16]~I .input_sync_reset = "none";
defparam \pc[16]~I .oe_async_reset = "none";
defparam \pc[16]~I .oe_power_up = "low";
defparam \pc[16]~I .oe_register_mode = "none";
defparam \pc[16]~I .oe_sync_reset = "none";
defparam \pc[16]~I .operation_mode = "output";
defparam \pc[16]~I .output_async_reset = "none";
defparam \pc[16]~I .output_power_up = "low";
defparam \pc[16]~I .output_register_mode = "none";
defparam \pc[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[17]~I (
	.datain(\r_pc|q [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[17]));
// synopsys translate_off
defparam \pc[17]~I .input_async_reset = "none";
defparam \pc[17]~I .input_power_up = "low";
defparam \pc[17]~I .input_register_mode = "none";
defparam \pc[17]~I .input_sync_reset = "none";
defparam \pc[17]~I .oe_async_reset = "none";
defparam \pc[17]~I .oe_power_up = "low";
defparam \pc[17]~I .oe_register_mode = "none";
defparam \pc[17]~I .oe_sync_reset = "none";
defparam \pc[17]~I .operation_mode = "output";
defparam \pc[17]~I .output_async_reset = "none";
defparam \pc[17]~I .output_power_up = "low";
defparam \pc[17]~I .output_register_mode = "none";
defparam \pc[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[18]~I (
	.datain(\r_pc|q [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[18]));
// synopsys translate_off
defparam \pc[18]~I .input_async_reset = "none";
defparam \pc[18]~I .input_power_up = "low";
defparam \pc[18]~I .input_register_mode = "none";
defparam \pc[18]~I .input_sync_reset = "none";
defparam \pc[18]~I .oe_async_reset = "none";
defparam \pc[18]~I .oe_power_up = "low";
defparam \pc[18]~I .oe_register_mode = "none";
defparam \pc[18]~I .oe_sync_reset = "none";
defparam \pc[18]~I .operation_mode = "output";
defparam \pc[18]~I .output_async_reset = "none";
defparam \pc[18]~I .output_power_up = "low";
defparam \pc[18]~I .output_register_mode = "none";
defparam \pc[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[19]~I (
	.datain(\r_pc|q [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[19]));
// synopsys translate_off
defparam \pc[19]~I .input_async_reset = "none";
defparam \pc[19]~I .input_power_up = "low";
defparam \pc[19]~I .input_register_mode = "none";
defparam \pc[19]~I .input_sync_reset = "none";
defparam \pc[19]~I .oe_async_reset = "none";
defparam \pc[19]~I .oe_power_up = "low";
defparam \pc[19]~I .oe_register_mode = "none";
defparam \pc[19]~I .oe_sync_reset = "none";
defparam \pc[19]~I .operation_mode = "output";
defparam \pc[19]~I .output_async_reset = "none";
defparam \pc[19]~I .output_power_up = "low";
defparam \pc[19]~I .output_register_mode = "none";
defparam \pc[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[20]~I (
	.datain(\r_pc|q [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[20]));
// synopsys translate_off
defparam \pc[20]~I .input_async_reset = "none";
defparam \pc[20]~I .input_power_up = "low";
defparam \pc[20]~I .input_register_mode = "none";
defparam \pc[20]~I .input_sync_reset = "none";
defparam \pc[20]~I .oe_async_reset = "none";
defparam \pc[20]~I .oe_power_up = "low";
defparam \pc[20]~I .oe_register_mode = "none";
defparam \pc[20]~I .oe_sync_reset = "none";
defparam \pc[20]~I .operation_mode = "output";
defparam \pc[20]~I .output_async_reset = "none";
defparam \pc[20]~I .output_power_up = "low";
defparam \pc[20]~I .output_register_mode = "none";
defparam \pc[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[21]~I (
	.datain(\r_pc|q [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[21]));
// synopsys translate_off
defparam \pc[21]~I .input_async_reset = "none";
defparam \pc[21]~I .input_power_up = "low";
defparam \pc[21]~I .input_register_mode = "none";
defparam \pc[21]~I .input_sync_reset = "none";
defparam \pc[21]~I .oe_async_reset = "none";
defparam \pc[21]~I .oe_power_up = "low";
defparam \pc[21]~I .oe_register_mode = "none";
defparam \pc[21]~I .oe_sync_reset = "none";
defparam \pc[21]~I .operation_mode = "output";
defparam \pc[21]~I .output_async_reset = "none";
defparam \pc[21]~I .output_power_up = "low";
defparam \pc[21]~I .output_register_mode = "none";
defparam \pc[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[22]~I (
	.datain(\r_pc|q [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[22]));
// synopsys translate_off
defparam \pc[22]~I .input_async_reset = "none";
defparam \pc[22]~I .input_power_up = "low";
defparam \pc[22]~I .input_register_mode = "none";
defparam \pc[22]~I .input_sync_reset = "none";
defparam \pc[22]~I .oe_async_reset = "none";
defparam \pc[22]~I .oe_power_up = "low";
defparam \pc[22]~I .oe_register_mode = "none";
defparam \pc[22]~I .oe_sync_reset = "none";
defparam \pc[22]~I .operation_mode = "output";
defparam \pc[22]~I .output_async_reset = "none";
defparam \pc[22]~I .output_power_up = "low";
defparam \pc[22]~I .output_register_mode = "none";
defparam \pc[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[23]~I (
	.datain(\r_pc|q [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[23]));
// synopsys translate_off
defparam \pc[23]~I .input_async_reset = "none";
defparam \pc[23]~I .input_power_up = "low";
defparam \pc[23]~I .input_register_mode = "none";
defparam \pc[23]~I .input_sync_reset = "none";
defparam \pc[23]~I .oe_async_reset = "none";
defparam \pc[23]~I .oe_power_up = "low";
defparam \pc[23]~I .oe_register_mode = "none";
defparam \pc[23]~I .oe_sync_reset = "none";
defparam \pc[23]~I .operation_mode = "output";
defparam \pc[23]~I .output_async_reset = "none";
defparam \pc[23]~I .output_power_up = "low";
defparam \pc[23]~I .output_register_mode = "none";
defparam \pc[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[24]~I (
	.datain(\r_pc|q [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[24]));
// synopsys translate_off
defparam \pc[24]~I .input_async_reset = "none";
defparam \pc[24]~I .input_power_up = "low";
defparam \pc[24]~I .input_register_mode = "none";
defparam \pc[24]~I .input_sync_reset = "none";
defparam \pc[24]~I .oe_async_reset = "none";
defparam \pc[24]~I .oe_power_up = "low";
defparam \pc[24]~I .oe_register_mode = "none";
defparam \pc[24]~I .oe_sync_reset = "none";
defparam \pc[24]~I .operation_mode = "output";
defparam \pc[24]~I .output_async_reset = "none";
defparam \pc[24]~I .output_power_up = "low";
defparam \pc[24]~I .output_register_mode = "none";
defparam \pc[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[25]~I (
	.datain(\r_pc|q [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[25]));
// synopsys translate_off
defparam \pc[25]~I .input_async_reset = "none";
defparam \pc[25]~I .input_power_up = "low";
defparam \pc[25]~I .input_register_mode = "none";
defparam \pc[25]~I .input_sync_reset = "none";
defparam \pc[25]~I .oe_async_reset = "none";
defparam \pc[25]~I .oe_power_up = "low";
defparam \pc[25]~I .oe_register_mode = "none";
defparam \pc[25]~I .oe_sync_reset = "none";
defparam \pc[25]~I .operation_mode = "output";
defparam \pc[25]~I .output_async_reset = "none";
defparam \pc[25]~I .output_power_up = "low";
defparam \pc[25]~I .output_register_mode = "none";
defparam \pc[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[26]~I (
	.datain(\r_pc|q [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[26]));
// synopsys translate_off
defparam \pc[26]~I .input_async_reset = "none";
defparam \pc[26]~I .input_power_up = "low";
defparam \pc[26]~I .input_register_mode = "none";
defparam \pc[26]~I .input_sync_reset = "none";
defparam \pc[26]~I .oe_async_reset = "none";
defparam \pc[26]~I .oe_power_up = "low";
defparam \pc[26]~I .oe_register_mode = "none";
defparam \pc[26]~I .oe_sync_reset = "none";
defparam \pc[26]~I .operation_mode = "output";
defparam \pc[26]~I .output_async_reset = "none";
defparam \pc[26]~I .output_power_up = "low";
defparam \pc[26]~I .output_register_mode = "none";
defparam \pc[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[27]~I (
	.datain(\r_pc|q [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[27]));
// synopsys translate_off
defparam \pc[27]~I .input_async_reset = "none";
defparam \pc[27]~I .input_power_up = "low";
defparam \pc[27]~I .input_register_mode = "none";
defparam \pc[27]~I .input_sync_reset = "none";
defparam \pc[27]~I .oe_async_reset = "none";
defparam \pc[27]~I .oe_power_up = "low";
defparam \pc[27]~I .oe_register_mode = "none";
defparam \pc[27]~I .oe_sync_reset = "none";
defparam \pc[27]~I .operation_mode = "output";
defparam \pc[27]~I .output_async_reset = "none";
defparam \pc[27]~I .output_power_up = "low";
defparam \pc[27]~I .output_register_mode = "none";
defparam \pc[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[28]~I (
	.datain(\r_pc|q [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[28]));
// synopsys translate_off
defparam \pc[28]~I .input_async_reset = "none";
defparam \pc[28]~I .input_power_up = "low";
defparam \pc[28]~I .input_register_mode = "none";
defparam \pc[28]~I .input_sync_reset = "none";
defparam \pc[28]~I .oe_async_reset = "none";
defparam \pc[28]~I .oe_power_up = "low";
defparam \pc[28]~I .oe_register_mode = "none";
defparam \pc[28]~I .oe_sync_reset = "none";
defparam \pc[28]~I .operation_mode = "output";
defparam \pc[28]~I .output_async_reset = "none";
defparam \pc[28]~I .output_power_up = "low";
defparam \pc[28]~I .output_register_mode = "none";
defparam \pc[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[29]~I (
	.datain(\r_pc|q [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[29]));
// synopsys translate_off
defparam \pc[29]~I .input_async_reset = "none";
defparam \pc[29]~I .input_power_up = "low";
defparam \pc[29]~I .input_register_mode = "none";
defparam \pc[29]~I .input_sync_reset = "none";
defparam \pc[29]~I .oe_async_reset = "none";
defparam \pc[29]~I .oe_power_up = "low";
defparam \pc[29]~I .oe_register_mode = "none";
defparam \pc[29]~I .oe_sync_reset = "none";
defparam \pc[29]~I .operation_mode = "output";
defparam \pc[29]~I .output_async_reset = "none";
defparam \pc[29]~I .output_power_up = "low";
defparam \pc[29]~I .output_register_mode = "none";
defparam \pc[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[30]~I (
	.datain(\r_pc|q [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[30]));
// synopsys translate_off
defparam \pc[30]~I .input_async_reset = "none";
defparam \pc[30]~I .input_power_up = "low";
defparam \pc[30]~I .input_register_mode = "none";
defparam \pc[30]~I .input_sync_reset = "none";
defparam \pc[30]~I .oe_async_reset = "none";
defparam \pc[30]~I .oe_power_up = "low";
defparam \pc[30]~I .oe_register_mode = "none";
defparam \pc[30]~I .oe_sync_reset = "none";
defparam \pc[30]~I .operation_mode = "output";
defparam \pc[30]~I .output_async_reset = "none";
defparam \pc[30]~I .output_power_up = "low";
defparam \pc[30]~I .output_register_mode = "none";
defparam \pc[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[31]~I (
	.datain(\r_pc|q [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[31]));
// synopsys translate_off
defparam \pc[31]~I .input_async_reset = "none";
defparam \pc[31]~I .input_power_up = "low";
defparam \pc[31]~I .input_register_mode = "none";
defparam \pc[31]~I .input_sync_reset = "none";
defparam \pc[31]~I .oe_async_reset = "none";
defparam \pc[31]~I .oe_power_up = "low";
defparam \pc[31]~I .oe_register_mode = "none";
defparam \pc[31]~I .oe_sync_reset = "none";
defparam \pc[31]~I .operation_mode = "output";
defparam \pc[31]~I .output_async_reset = "none";
defparam \pc[31]~I .output_power_up = "low";
defparam \pc[31]~I .output_register_mode = "none";
defparam \pc[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \branch~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(branch));
// synopsys translate_off
defparam \branch~I .input_async_reset = "none";
defparam \branch~I .input_power_up = "low";
defparam \branch~I .input_register_mode = "none";
defparam \branch~I .input_sync_reset = "none";
defparam \branch~I .oe_async_reset = "none";
defparam \branch~I .oe_power_up = "low";
defparam \branch~I .oe_register_mode = "none";
defparam \branch~I .oe_sync_reset = "none";
defparam \branch~I .operation_mode = "output";
defparam \branch~I .output_async_reset = "none";
defparam \branch~I .output_power_up = "low";
defparam \branch~I .output_register_mode = "none";
defparam \branch~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \imAddr[0]~I (
	.datain(\r_pc|q [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(imAddr[0]));
// synopsys translate_off
defparam \imAddr[0]~I .input_async_reset = "none";
defparam \imAddr[0]~I .input_power_up = "low";
defparam \imAddr[0]~I .input_register_mode = "none";
defparam \imAddr[0]~I .input_sync_reset = "none";
defparam \imAddr[0]~I .oe_async_reset = "none";
defparam \imAddr[0]~I .oe_power_up = "low";
defparam \imAddr[0]~I .oe_register_mode = "none";
defparam \imAddr[0]~I .oe_sync_reset = "none";
defparam \imAddr[0]~I .operation_mode = "output";
defparam \imAddr[0]~I .output_async_reset = "none";
defparam \imAddr[0]~I .output_power_up = "low";
defparam \imAddr[0]~I .output_register_mode = "none";
defparam \imAddr[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \imAddr[1]~I (
	.datain(\r_pc|q [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(imAddr[1]));
// synopsys translate_off
defparam \imAddr[1]~I .input_async_reset = "none";
defparam \imAddr[1]~I .input_power_up = "low";
defparam \imAddr[1]~I .input_register_mode = "none";
defparam \imAddr[1]~I .input_sync_reset = "none";
defparam \imAddr[1]~I .oe_async_reset = "none";
defparam \imAddr[1]~I .oe_power_up = "low";
defparam \imAddr[1]~I .oe_register_mode = "none";
defparam \imAddr[1]~I .oe_sync_reset = "none";
defparam \imAddr[1]~I .operation_mode = "output";
defparam \imAddr[1]~I .output_async_reset = "none";
defparam \imAddr[1]~I .output_power_up = "low";
defparam \imAddr[1]~I .output_register_mode = "none";
defparam \imAddr[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \imAddr[2]~I (
	.datain(\r_pc|q [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(imAddr[2]));
// synopsys translate_off
defparam \imAddr[2]~I .input_async_reset = "none";
defparam \imAddr[2]~I .input_power_up = "low";
defparam \imAddr[2]~I .input_register_mode = "none";
defparam \imAddr[2]~I .input_sync_reset = "none";
defparam \imAddr[2]~I .oe_async_reset = "none";
defparam \imAddr[2]~I .oe_power_up = "low";
defparam \imAddr[2]~I .oe_register_mode = "none";
defparam \imAddr[2]~I .oe_sync_reset = "none";
defparam \imAddr[2]~I .operation_mode = "output";
defparam \imAddr[2]~I .output_async_reset = "none";
defparam \imAddr[2]~I .output_power_up = "low";
defparam \imAddr[2]~I .output_register_mode = "none";
defparam \imAddr[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \imAddr[3]~I (
	.datain(\r_pc|q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(imAddr[3]));
// synopsys translate_off
defparam \imAddr[3]~I .input_async_reset = "none";
defparam \imAddr[3]~I .input_power_up = "low";
defparam \imAddr[3]~I .input_register_mode = "none";
defparam \imAddr[3]~I .input_sync_reset = "none";
defparam \imAddr[3]~I .oe_async_reset = "none";
defparam \imAddr[3]~I .oe_power_up = "low";
defparam \imAddr[3]~I .oe_register_mode = "none";
defparam \imAddr[3]~I .oe_sync_reset = "none";
defparam \imAddr[3]~I .operation_mode = "output";
defparam \imAddr[3]~I .output_async_reset = "none";
defparam \imAddr[3]~I .output_power_up = "low";
defparam \imAddr[3]~I .output_register_mode = "none";
defparam \imAddr[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \imAddr[4]~I (
	.datain(\r_pc|q [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(imAddr[4]));
// synopsys translate_off
defparam \imAddr[4]~I .input_async_reset = "none";
defparam \imAddr[4]~I .input_power_up = "low";
defparam \imAddr[4]~I .input_register_mode = "none";
defparam \imAddr[4]~I .input_sync_reset = "none";
defparam \imAddr[4]~I .oe_async_reset = "none";
defparam \imAddr[4]~I .oe_power_up = "low";
defparam \imAddr[4]~I .oe_register_mode = "none";
defparam \imAddr[4]~I .oe_sync_reset = "none";
defparam \imAddr[4]~I .operation_mode = "output";
defparam \imAddr[4]~I .output_async_reset = "none";
defparam \imAddr[4]~I .output_power_up = "low";
defparam \imAddr[4]~I .output_register_mode = "none";
defparam \imAddr[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \imAddr[5]~I (
	.datain(\r_pc|q [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(imAddr[5]));
// synopsys translate_off
defparam \imAddr[5]~I .input_async_reset = "none";
defparam \imAddr[5]~I .input_power_up = "low";
defparam \imAddr[5]~I .input_register_mode = "none";
defparam \imAddr[5]~I .input_sync_reset = "none";
defparam \imAddr[5]~I .oe_async_reset = "none";
defparam \imAddr[5]~I .oe_power_up = "low";
defparam \imAddr[5]~I .oe_register_mode = "none";
defparam \imAddr[5]~I .oe_sync_reset = "none";
defparam \imAddr[5]~I .operation_mode = "output";
defparam \imAddr[5]~I .output_async_reset = "none";
defparam \imAddr[5]~I .output_power_up = "low";
defparam \imAddr[5]~I .output_register_mode = "none";
defparam \imAddr[5]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
