set sources {
    "./vhdl/tristate_pin.vhdl"
    "./vhdl/spi_sdio"
    "./vhdl/spi_sclk_gen.vhdl"
    "./vhdl/spi_cs_gen.vhdl"
    "./vhdl/spi_top.vhdl"
}

set top "./vhdl/spi_top.vhdl"
set top_module "spi_top"