Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Apr 24 18:19:51 2022
| Host         : LAPTOP-NOM20D60 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    39 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              19 |           11 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              51 |           22 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              99 |           27 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------+---------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |          Enable Signal          |                     Set/Reset Signal                    | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------+---------------------------------------------------------+------------------+----------------+--------------+
|  CLK_IBUF_BUFG |                                 | uu0_Top_PWM/uut_PWM_Generator/counter_DelayH[4]_i_1_n_0 |                2 |              4 |         2.00 |
|  CLK_IBUF_BUFG |                                 | uu0_Top_PWM/uut_PWM_Generator/counter_DelayL[5]_i_1_n_0 |                2 |              6 |         3.00 |
|  CLK_IBUF_BUFG |                                 | uu0_Top_PWM/uut_PWM_Decoder/delay[8]_i_1_n_0            |                3 |              7 |         2.33 |
|  CLK_IBUF_BUFG |                                 |                                                         |               11 |             19 |         1.73 |
|  CLK_IBUF_BUFG | uut1_Filter/sel                 | uut1_Filter/uut/SYNC_OUT_reg_0                          |                9 |             33 |         3.67 |
|  CLK_IBUF_BUFG | uut2_Filter/count[0]_i_2__0_n_0 | uut2_Filter/uut/SYNC_OUT_reg_1                          |                9 |             33 |         3.67 |
|  CLK_IBUF_BUFG | uut3_Filter/count[0]_i_2__1_n_0 | uut3_Filter/uut/SYNC_OUT_reg_1                          |                9 |             33 |         3.67 |
|  CLK_IBUF_BUFG |                                 | RESET_IBUF                                              |               15 |             34 |         2.27 |
+----------------+---------------------------------+---------------------------------------------------------+------------------+----------------+--------------+


