Release 14.1 - xst P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /home/cc/cs150/sp13/class/cs150-at/finalproject/synthesis/xst_temp_dir/


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"/home/cc/cs150/sp13/class/cs150-at/finalproject/pcores/" "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc5vlx110tff1136-1
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : NO
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../hdl/system.v" in library work
Module <system> compiled
Module <system_microblaze_0_wrapper> compiled
Module <system_mb_plb_wrapper> compiled
Module <system_ilmb_wrapper> compiled
Module <system_dlmb_wrapper> compiled
Module <system_dlmb_cntlr_wrapper> compiled
Module <system_ilmb_cntlr_wrapper> compiled
Module <system_lmb_bram_wrapper> compiled
Module <system_rs232_uart_1_wrapper> compiled
Module <system_ddr2_sdram_wrapper> compiled
Module <system_clock_generator_0_wrapper> compiled
Module <system_mdm_0_wrapper> compiled
Module <system_proc_sys_reset_0_wrapper> compiled
Module <system_readbgcop_0_to_microblaze_0_wrapper> compiled
Module <system_readbgcop_0_wrapper> compiled
Module <system_microblaze_0_to_readbgcop_0_wrapper> compiled
Module <system_readfgcop_0_to_microblaze_0_wrapper> compiled
Module <system_readfgcop_0_wrapper> compiled
Module <system_microblaze_0_to_readfgcop_0_wrapper> compiled
Module <system_microblaze_0_to_writecop_0_wrapper> compiled
Module <system_writecop_0_wrapper> compiled
No errors in compilation
Analysis of file <"system_xst.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <system> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <system>.
Module <system> is correct for synthesis.
 
    Set property "BOX_TYPE = user_black_box" for instance <DDR2_SDRAM> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <RS232_Uart_1> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <clock_generator_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <dlmb> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <dlmb_cntlr> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <ilmb> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <ilmb_cntlr> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <lmb_bram> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <mb_plb> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <mdm_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_to_readbgcop_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_to_readfgcop_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_to_writecop_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <proc_sys_reset_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <readbgcop_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <readbgcop_0_to_microblaze_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <readfgcop_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <readfgcop_0_to_microblaze_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <writecop_0> in unit <system>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <system>.
    Related source file is "../hdl/system.v".
Unit <system> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/system_microblaze_0_wrapper.ngc>.
Reading core <../implementation/system_mb_plb_wrapper.ngc>.
Reading core <../implementation/system_ilmb_wrapper.ngc>.
Reading core <../implementation/system_dlmb_wrapper.ngc>.
Reading core <../implementation/system_dlmb_cntlr_wrapper.ngc>.
Reading core <../implementation/system_ilmb_cntlr_wrapper.ngc>.
Reading core <../implementation/system_lmb_bram_wrapper.ngc>.
Reading core <../implementation/system_rs232_uart_1_wrapper.ngc>.
Reading core <../implementation/system_ddr2_sdram_wrapper.ngc>.
Reading core <../implementation/system_clock_generator_0_wrapper.ngc>.
Reading core <../implementation/system_mdm_0_wrapper.ngc>.
Reading core <../implementation/system_proc_sys_reset_0_wrapper.ngc>.
Reading core <../implementation/system_readbgcop_0_to_microblaze_0_wrapper.ngc>.
Reading core <../implementation/system_readbgcop_0_wrapper.ngc>.
Reading core <../implementation/system_microblaze_0_to_readbgcop_0_wrapper.ngc>.
Reading core <../implementation/system_readfgcop_0_to_microblaze_0_wrapper.ngc>.
Reading core <../implementation/system_readfgcop_0_wrapper.ngc>.
Reading core <../implementation/system_microblaze_0_to_readfgcop_0_wrapper.ngc>.
Reading core <../implementation/system_microblaze_0_to_writecop_0_wrapper.ngc>.
Reading core <../implementation/system_writecop_0_wrapper.ngc>.
Loading core <system_microblaze_0_wrapper> for timing and area information for instance <microblaze_0>.
Loading core <system_mb_plb_wrapper> for timing and area information for instance <mb_plb>.
Loading core <system_ilmb_wrapper> for timing and area information for instance <ilmb>.
Loading core <system_dlmb_wrapper> for timing and area information for instance <dlmb>.
Loading core <system_dlmb_cntlr_wrapper> for timing and area information for instance <dlmb_cntlr>.
Loading core <system_ilmb_cntlr_wrapper> for timing and area information for instance <ilmb_cntlr>.
Loading core <system_lmb_bram_wrapper> for timing and area information for instance <lmb_bram>.
Loading core <system_rs232_uart_1_wrapper> for timing and area information for instance <RS232_Uart_1>.
Loading core <system_ddr2_sdram_wrapper> for timing and area information for instance <DDR2_SDRAM>.
Loading core <system_clock_generator_0_wrapper> for timing and area information for instance <clock_generator_0>.
Loading core <system_mdm_0_wrapper> for timing and area information for instance <mdm_0>.
Loading core <system_proc_sys_reset_0_wrapper> for timing and area information for instance <proc_sys_reset_0>.
Loading core <system_readbgcop_0_to_microblaze_0_wrapper> for timing and area information for instance <readbgcop_0_to_microblaze_0>.
Loading core <system_readbgcop_0_wrapper> for timing and area information for instance <readbgcop_0>.
Loading core <system_microblaze_0_to_readbgcop_0_wrapper> for timing and area information for instance <microblaze_0_to_readbgcop_0>.
Loading core <system_readfgcop_0_to_microblaze_0_wrapper> for timing and area information for instance <readfgcop_0_to_microblaze_0>.
Loading core <system_readfgcop_0_wrapper> for timing and area information for instance <readfgcop_0>.
Loading core <system_microblaze_0_to_readfgcop_0_wrapper> for timing and area information for instance <microblaze_0_to_readfgcop_0>.
Loading core <system_microblaze_0_to_writecop_0_wrapper> for timing and area information for instance <microblaze_0_to_writecop_0>.
Loading core <system_writecop_0_wrapper> for timing and area information for instance <writecop_0>.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2170 - Unit readbgcop_0_to_microblaze_0 : the following signal(s) form a combinatorial loop: readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Direction_0_or0000.
WARNING:Xst:2170 - Unit microblaze_0_to_readbgcop_0 : the following signal(s) form a combinatorial loop: microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Direction_0_or0000.
WARNING:Xst:2170 - Unit readfgcop_0_to_microblaze_0 : the following signal(s) form a combinatorial loop: readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Direction_0_or0000.
WARNING:Xst:2170 - Unit microblaze_0_to_readfgcop_0 : the following signal(s) form a combinatorial loop: microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Direction_0_or0000.
WARNING:Xst:2170 - Unit microblaze_0_to_writecop_0 : the following signal(s) form a combinatorial loop: microblaze_0_to_writecop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Direction_0_or0000.

Optimizing unit <system> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <mb_plb> is equivalent to the following 5 FFs/Latches : <mb_plb/GEN_MPLB_RST[0].I_MPLB_RST> <mb_plb/GEN_SPLB_RST[2].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[1].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[0].I_SPLB_RST> <mb_plb/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_0> in Unit <DDR2_SDRAM> is equivalent to the following 3 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_1> <DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_2> <DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_3> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1> in Unit <DDR2_SDRAM> is equivalent to the following 13 FFs/Latches : <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_1> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_2> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_3> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_4> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_5>
   <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_6> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_7> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_8> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_9> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_10> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_11> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_12>
   <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_13> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack_i> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/Rst_tocore_11> in Unit <DDR2_SDRAM> is equivalent to the following 9 FFs/Latches : <DDR2_SDRAM/Rst_tocore_10> <DDR2_SDRAM/Rst_tocore_7> <DDR2_SDRAM/Rst_tocore_5> <DDR2_SDRAM/Rst_tocore_4> <DDR2_SDRAM/Rst_tocore_6> <DDR2_SDRAM/Rst_tocore_3> <DDR2_SDRAM/Rst_tocore_2> <DDR2_SDRAM/Rst_tocore_1> <DDR2_SDRAM/Rst_tocore_0> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/InitDone_i2_0> in Unit <DDR2_SDRAM> is equivalent to the following 4 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/InitDone_i2_1> <DDR2_SDRAM/mpmc_core_0/InitDone_i2_2> <DDR2_SDRAM/mpmc_core_0/InitDone_i2_3> <DDR2_SDRAM/mpmc_core_0/InitDone> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_rst_n_r> in Unit <DDR2_SDRAM> is equivalent to the following 7 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_rst_n_r> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2rd_sample_cycle_i> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[0].u_iob_dm/u_dm_ce> in Unit <DDR2_SDRAM> is equivalent to the following 7 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[1].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[2].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[3].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[4].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[5].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[6].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[7].u_iob_dm/u_dm_ce> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <mb_plb> is equivalent to the following 5 FFs/Latches : <mb_plb/GEN_MPLB_RST[0].I_MPLB_RST> <mb_plb/GEN_SPLB_RST[2].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[1].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[0].I_SPLB_RST> <mb_plb/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_0> in Unit <DDR2_SDRAM> is equivalent to the following 3 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_1> <DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_2> <DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_3> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1> in Unit <DDR2_SDRAM> is equivalent to the following 13 FFs/Latches : <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_1> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_2> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_3> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_4> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_5>
   <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_6> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_7> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_8> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_9> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_10> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_11> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_12>
   <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_13> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack_i> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/Rst_tocore_11> in Unit <DDR2_SDRAM> is equivalent to the following 9 FFs/Latches : <DDR2_SDRAM/Rst_tocore_10> <DDR2_SDRAM/Rst_tocore_7> <DDR2_SDRAM/Rst_tocore_5> <DDR2_SDRAM/Rst_tocore_4> <DDR2_SDRAM/Rst_tocore_6> <DDR2_SDRAM/Rst_tocore_3> <DDR2_SDRAM/Rst_tocore_2> <DDR2_SDRAM/Rst_tocore_1> <DDR2_SDRAM/Rst_tocore_0> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/InitDone_i2_0> in Unit <DDR2_SDRAM> is equivalent to the following 4 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/InitDone_i2_1> <DDR2_SDRAM/mpmc_core_0/InitDone_i2_2> <DDR2_SDRAM/mpmc_core_0/InitDone_i2_3> <DDR2_SDRAM/mpmc_core_0/InitDone> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_rst_n_r> in Unit <DDR2_SDRAM> is equivalent to the following 7 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_rst_n_r> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2rd_sample_cycle_i> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[0].u_iob_dm/u_dm_ce> in Unit <DDR2_SDRAM> is equivalent to the following 7 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[1].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[2].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[3].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[4].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[5].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[6].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[7].u_iob_dm/u_dm_ce> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 256

Cell Usage :
# BELS                             : 6097
#      BUF                         : 11
#      GND                         : 22
#      INV                         : 167
#      LUT1                        : 111
#      LUT2                        : 469
#      LUT3                        : 1044
#      LUT4                        : 777
#      LUT5                        : 1070
#      LUT6                        : 1486
#      LUT6_2                      : 79
#      MULT_AND                    : 2
#      MUXCY                       : 208
#      MUXCY_L                     : 166
#      MUXF7                       : 203
#      OR4                         : 2
#      VCC                         : 15
#      XORCY                       : 265
# FlipFlops/Latches                : 7670
#      FD                          : 1586
#      FD_1                        : 11
#      FDC                         : 3
#      FDC_1                       : 5
#      FDCE                        : 76
#      FDCPE                       : 24
#      FDCPE_1                     : 8
#      FDE                         : 830
#      FDE_1                       : 8
#      FDP                         : 23
#      FDR                         : 2284
#      FDR_1                       : 3
#      FDRE                        : 1500
#      FDRE_1                      : 1
#      FDRS                        : 98
#      FDRSE                       : 383
#      FDRSE_1                     : 136
#      FDS                         : 405
#      FDS_1                       : 2
#      FDSE                        : 74
#      IDDR_2CLK                   : 64
#      ODDR                        : 146
# RAMS                             : 105
#      RAM32M                      : 41
#      RAM32X1D                    : 15
#      RAMB16                      : 33
#      RAMB36_EXP                  : 16
# Shift Registers                  : 128
#      SRL16                       : 35
#      SRL16E                      : 32
#      SRLC16E                     : 44
#      SRLC32E                     : 17
# Clock Buffers                    : 10
#      BUFG                        : 10
# IO Buffers                       : 82
#      IOBUF                       : 64
#      IOBUFDS                     : 8
#      OBUF                        : 8
#      OBUFDS                      : 2
# DSPs                             : 3
#      DSP48E                      : 3
# Others                           : 93
#      BSCAN_VIRTEX5               : 1
#      BUFIO                       : 8
#      IDELAYCTRL                  : 3
#      IODELAY                     : 80
#      PLL_ADV                     : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx110tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:            7670  out of  69120    11%  
 Number of Slice LUTs:                 5525  out of  69120     7%  
    Number used as Logic:              5203  out of  69120     7%  
    Number used as Memory:              322  out of  17920     1%  
       Number used as RAM:              194
       Number used as SRL:              128

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  10377
   Number with an unused Flip Flop:    2707  out of  10377    26%  
   Number with an unused LUT:          4852  out of  10377    46%  
   Number of fully used LUT-FF pairs:  2818  out of  10377    27%  
   Number of unique control sets:       767

IO Utilization: 
 Number of IOs:                         256
 Number of bonded IOBs:                  92  out of    640    14%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               33  out of    148    22%  
    Number using Block RAM only:         33
 Number of BUFG/BUFGCTRLs:               10  out of     32    31%  
 Number of DSP48Es:                       3  out of     64     4%  
 Number of PLL_ADVs:                      1  out of      6    16%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                                                                                            | Clock buffer(FF name)                                                                                                         | Load  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------+
clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT3                                                                                                                                                                                    | BUFG                                                                                                                          | 3614  |
mdm_0/mdm_0/drck_i                                                                                                                                                                                                                      | BUFG                                                                                                                          | 209   |
mdm_0/bscan_update1                                                                                                                                                                                                                     | BUFG                                                                                                                          | 42    |
clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1                                                                                                                                                                                    | BUFG                                                                                                                          | 3653  |
clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0                                                                                                                                                                                    | BUFG                                                                                                                          | 316   |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce)| 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce)| 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce)| 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce)| 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce)| 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce)| 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce)| 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce)| 1     |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------+
(*) These 8 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                            | Buffer(FF name)                                                                                                                                                                          | Load  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
DDR2_SDRAM/SDMA_CTRL6_Sl_MBusy<0>(DDR2_SDRAM/XST_GND:G)                                                                                                                                                                                                                   | NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram)| 111   |
lmb_bram/lmb_bram/pgassign100<0>(lmb_bram/lmb_bram/XST_GND:G)                                                                                                                                                                                                             | NONE(lmb_bram/lmb_bram/ramb36_0)                                                                                                                                                         | 64    |
mdm_0/mdm_0/MDM_Core_I1/Config_Reg_Acst_inv(mdm_0/mdm_0/MDM_Core_I1/Config_Reg_Acst_inv1_INV_0:O)                                                                                                                                                                         | NONE(mdm_0/mdm_0/MDM_Core_I1/Config_Reg_0)                                                                                                                                               | 23    |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i:Q)                                                                                                | NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_cke[0].u_ff_cke)                                                                                   | 17    |
mdm_0/mdm_0/MDM_Core_I1/SEL_inv(mdm_0/mdm_0/MDM_Core_I1/SEL_inv1_INV_0:O)                                                                                                                                                                                                 | NONE(mdm_0/mdm_0/MDM_Core_I1/PORT_Selector_0)                                                                                                                                            | 12    |
microblaze_0_to_readbgcop_0/FSL_Rst(microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/POR_FF_I:Q)                                                                                                                                                                   | NONE(microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Dir_Latched_0)                                               | 9     |
microblaze_0_to_readfgcop_0/FSL_Rst(microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/POR_FF_I:Q)                                                                                                                                                                   | NONE(microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Dir_Latched_0)                                               | 9     |
microblaze_0_to_writecop_0/FSL_Rst(microblaze_0_to_writecop_0/microblaze_0_to_writecop_0/POR_FF_I:Q)                                                                                                                                                                      | NONE(microblaze_0_to_writecop_0/microblaze_0_to_writecop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Dir_Latched_0)                                                 | 9     |
readbgcop_0_to_microblaze_0/FSL_Rst(readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/POR_FF_I:Q)                                                                                                                                                                   | NONE(readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Dir_Latched_0)                                               | 9     |
readfgcop_0_to_microblaze_0/FSL_Rst(readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/POR_FF_I:Q)                                                                                                                                                                   | NONE(readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Dir_Latched_0)                                               | 9     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_Rst(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_Rst:Q)                                          | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_0)                                                                       | 2     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)                                      | NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce)                                                                       | 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)                                      | NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce)                                                                       | 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)                                      | NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce)                                                                       | 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)                                      | NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce)                                                                       | 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)                                      | NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce)                                                                       | 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)                                      | NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce)                                                                       | 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)                                      | NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce)                                                                       | 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)                                      | NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce)                                                                       | 1     |
mdm_0/bscan_update1(mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:UPDATE)                                                                                                                                                                                                       | BUFG(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/running_clock)                                                                       | 1     |
mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_inv(mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_inv1_INV_0:O)                                                                                                                                                         | NONE(mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/execute)                                                                                                                                     | 1     |
mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/local_sel_n3(mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[4].LUT_Delay:O)                                                                                                                                                  | NONE(mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I)                                                                                                                                       | 1     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk:Q)                                      | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk)                                                              | 1     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_cmd_i(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_cmd_i:Q)                                        | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk)                                                                     | 1     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i:Q)                                      | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk)                                                                    | 1     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step:Q)                                      | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk)                                                                    | 1     |
microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Empty_I(microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Empty_I_0_and0000:O)| NONE(microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Empty_Out_0)                                                 | 1     |
microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_I(microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_I_0_and0000:O)  | NONE(microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_Out_0)                                                  | 1     |
microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Empty_I(microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Empty_I_0_and0000:O)| NONE(microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Empty_Out_0)                                                 | 1     |
microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_I(microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_I_0_and0000:O)  | NONE(microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_Out_0)                                                  | 1     |
microblaze_0_to_writecop_0/microblaze_0_to_writecop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Empty_I(microblaze_0_to_writecop_0/microblaze_0_to_writecop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Empty_I_0_and0000:O)    | NONE(microblaze_0_to_writecop_0/microblaze_0_to_writecop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Empty_Out_0)                                                   | 1     |
microblaze_0_to_writecop_0/microblaze_0_to_writecop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_I(microblaze_0_to_writecop_0/microblaze_0_to_writecop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_I_0_and0000:O)      | NONE(microblaze_0_to_writecop_0/microblaze_0_to_writecop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_Out_0)                                                    | 1     |
readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Empty_I(readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Empty_I_0_and0000:O)| NONE(readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Empty_Out_0)                                                 | 1     |
readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_I(readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_I_0_and0000:O)  | NONE(readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_Out_0)                                                  | 1     |
readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Empty_I(readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Empty_I_0_and0000:O)| NONE(readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Empty_Out_0)                                                 | 1     |
readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_I(readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_I_0_and0000:O)  | NONE(readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_Out_0)                                                  | 1     |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 6.602ns (Maximum Frequency: 151.469MHz)
   Minimum input arrival time before clock: 2.750ns
   Maximum output required time after clock: 8.043ns
   Maximum combinational path delay: 0.579ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT3'
  Clock period: 5.726ns (frequency: 174.642MHz)
  Total number of paths / destination ports: 568093 / 9187
-------------------------------------------------------------------------
Delay:               5.726ns (Levels of Logic = 38)
  Source:            microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_31 (FF)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_0 (FF)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT3 rising
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT3 rising

  Data Path: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_31 to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             6   0.471   1.096  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_31 (Trace_Exception_Kind<4>)
     LUT6:I0->O           10   0.094   0.529  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_dbg_exception_0_and00001_1 (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_dbg_exception_0_and00001)
     LUT2:I1->O           12   0.094   0.396  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_PipeRun_dbg_0_and000011_1 (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_PipeRun_dbg_0_and000011)
     LUT6_2:I4->O6         1   0.094   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/addr_AddSub<31>)
     MUXCY_L:S->LO         1   0.372   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<31>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<30>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<29>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<28>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<27>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<26>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<25>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<24>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<23>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<22>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<21>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<20>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<19>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<18>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<17>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<16>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<15>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<14>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<13>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<12>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<11>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<10>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<9>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<8>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<7>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<6>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<5>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<4>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<3>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<2>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<1>)
     XORCY:CI->O           1   0.357   0.480  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[0].XOR_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/wb_excep_return_addr<0>)
     LUT3:I2->O            9   0.094   0.524  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[0].Wb_Mux_I1/wb_fwd_i (Trace_New_Reg_Value<0>)
     LUT6:I5->O            2   0.094   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_branch_cmp<0>1 (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_branch_cmp<0>)
     MUXF7:I0->O           1   0.251   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Using_FPGA_LUT6.Gen_Bit[0].MUXF7_I1 (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_op1<0>)
     FDRE:D                   -0.018          microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_0
    ----------------------------------------
    Total                      5.726ns (2.701ns logic, 3.025ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mdm_0/mdm_0/drck_i'
  Clock period: 6.198ns (frequency: 161.342MHz)
  Total number of paths / destination ports: 303 / 251
-------------------------------------------------------------------------
Delay:               3.099ns (Levels of Logic = 4)
  Source:            mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (FF)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7 (FF)
  Source Clock:      mdm_0/mdm_0/drck_i falling
  Destination Clock: mdm_0/mdm_0/drck_i rising

  Data Path: mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           1   0.467   0.973  JTAG_CONTROL_I/SYNC_FDRE (JTAG_CONTROL_I/sync)
     LUT6:I1->O            9   0.094   0.380  JTAG_CONTROL_I/shifting_Data (Dbg_Shift_7)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     INV:I->O              8   0.238   0.374  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Shift_inv1_INV_0 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Shift_inv)
     FDR:R                     0.573          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_0
    ----------------------------------------
    Total                      3.099ns (1.372ns logic, 1.727ns route)
                                       (44.3% logic, 55.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mdm_0/bscan_update1'
  Clock period: 6.602ns (frequency: 151.469MHz)
  Total number of paths / destination ports: 329 / 50
-------------------------------------------------------------------------
Delay:               3.301ns (Levels of Logic = 5)
  Source:            mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_0 (FF)
  Source Clock:      mdm_0/bscan_update1 falling
  Destination Clock: mdm_0/bscan_update1 rising

  Data Path: mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           14   0.467   0.647  JTAG_CONTROL_I/FDC_I (JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            6   0.094   0.816  JTAG_CONTROL_I/Dbg_Reg_En_I<0>1 (Dbg_Reg_En_0<0>)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     LUT4:I0->O            4   0.094   0.496  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En31 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En_bdd4)
     LUT5:I4->O            9   0.094   0.380  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En1 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En)
     FDCE:CE                   0.213          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk
    ----------------------------------------
    Total                      3.301ns (0.962ns logic, 2.339ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1'
  Clock period: 6.052ns (frequency: 165.223MHz)
  Total number of paths / destination ports: 21561 / 6815
-------------------------------------------------------------------------
Delay:               6.052ns (Levels of Logic = 9)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/pushaddr_r_10 (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_4 (FF)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1 rising
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1 rising

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/pushaddr_r_10 to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.471   0.789  DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/pushaddr_r_10 (DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/pushaddr_r<10>)
     LUT4:I0->O            1   0.094   0.480  DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty94 (DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty94)
     LUT5:I4->O            1   0.094   0.576  DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty118 (DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty118)
     LUT3:I1->O            8   0.094   0.748  DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty136 (PIM1_RdFIFO_Empty)
     end scope: 'DDR2_SDRAM'
     begin scope: 'readbgcop_0'
     LUT3:I0->O           38   0.094   1.197  readbgcop_0/latency_counter_mux0000<0>111 (XIL_NPI_RdFIFO_Pop)
     end scope: 'readbgcop_0'
     begin scope: 'DDR2_SDRAM'
     LUT6:I0->O            1   0.094   0.973  DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Result<4>2_SW1 (N715)
     LUT6:I1->O            1   0.094   0.000  DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Result<4>_G (N1039)
     MUXF7:I1->O           1   0.254   0.000  DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Result<4> (DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Result<4>)
     FDRE:D                   -0.018          DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_4
    ----------------------------------------
    Total                      6.052ns (1.289ns logic, 4.763ns route)
                                       (21.3% logic, 78.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0'
  Clock period: 2.762ns (frequency: 362.056MHz)
  Total number of paths / destination ports: 804 / 654
-------------------------------------------------------------------------
Delay:               1.381ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1 (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_1 (FF)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0 falling
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0 rising

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1 to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS_1:C->Q            2   0.467   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1 (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270<1>)
     FDR:R                     0.573          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_1
    ----------------------------------------
    Total                      1.381ns (1.040ns logic, 0.341ns route)
                                       (75.3% logic, 24.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mdm_0/mdm_0/drck_i'
  Total number of paths / destination ports: 119 / 99
-------------------------------------------------------------------------
Offset:              2.750ns (Levels of Logic = 4)
  Source:            mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:SHIFT (PAD)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7 (FF)
  Destination Clock: mdm_0/mdm_0/drck_i rising

  Data Path: mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:SHIFT to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX5:SHIFT    5   0.000   0.000  mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I (bscan_shift)
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT6:I0->O            9   0.094   0.380  JTAG_CONTROL_I/shifting_Data (Dbg_Shift_7)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     INV:I->O              8   0.238   0.374  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Shift_inv1_INV_0 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Shift_inv)
     FDR:R                     0.573          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_0
    ----------------------------------------
    Total                      2.750ns (1.996ns logic, 0.754ns route)
                                       (72.6% logic, 27.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT3'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              0.899ns (Levels of Logic = 2)
  Source:            clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst:LOCKED (PAD)
  Destination:       proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_int (FF)
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT3 rising

  Data Path: clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst:LOCKED to proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_int
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PLL_ADV:LOCKED         4   0.000   0.000  clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst (LOCKED)
     end scope: 'clock_generator_0'
     begin scope: 'proc_sys_reset_0'
     LUT4:I0->O            1   0.094   0.000  proc_sys_reset_0/EXT_LPF/lpf_int_rstpot (proc_sys_reset_0/EXT_LPF/lpf_int_rstpot)
     FD:D                     -0.018          proc_sys_reset_0/EXT_LPF/lpf_int
    ----------------------------------------
    Total                      0.899ns (0.899ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1'
  Total number of paths / destination ports: 469 / 469
-------------------------------------------------------------------------
Offset:              1.730ns (Levels of Logic = 2)
  Source:            clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst:LOCKED (PAD)
  Destination:       readbgcop_0/readbgcop_0/state_FSM_FFd5 (FF)
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1 rising

  Data Path: clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst:LOCKED to readbgcop_0/readbgcop_0/state_FSM_FFd5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PLL_ADV:LOCKED         4   0.000   0.000  clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst (LOCKED)
     end scope: 'clock_generator_0'
     begin scope: 'readbgcop_0'
     LUT2:I0->O           72   0.094   0.471  readbgcop_0/state_or00001 (readbgcop_0/state_or0000)
     FDR:R                     0.573          readbgcop_0/DATA_MB_0
    ----------------------------------------
    Total                      1.730ns (1.259ns logic, 0.471ns route)
                                       (72.8% logic, 27.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mdm_0/bscan_update1'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              1.788ns (Levels of Logic = 2)
  Source:            mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:SEL (PAD)
  Destination:       mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_1_0 (FF)
  Destination Clock: mdm_0/bscan_update1 rising

  Data Path: mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:SEL to mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX5:SEL      8   0.000   0.000  mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I (mdm_0/sel)
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT6:I0->O            8   0.094   0.374  JTAG_CONTROL_I/command_1_and00001 (JTAG_CONTROL_I/command_1_and0000)
     FDE:CE                    0.213          JTAG_CONTROL_I/command_1_7
    ----------------------------------------
    Total                      1.788ns (1.414ns logic, 0.374ns route)
                                       (79.1% logic, 20.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1'
  Total number of paths / destination ports: 222 / 192
-------------------------------------------------------------------------
Offset:              3.395ns (Levels of Logic = 2)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_oddr_dqs (FF)
  Destination:       fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<7> (PAD)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1 falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_oddr_dqs to fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.607   0.336  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_oddr_dqs (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_out)
     IOBUFDS:I->IOB        0   2.452   0.000  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs (DDR2_DQS_n<7>)
     end scope: 'DDR2_SDRAM'
    ----------------------------------------
    Total                      3.395ns (3.059ns logic, 0.336ns route)
                                       (90.1% logic, 9.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT3'
  Total number of paths / destination ports: 241 / 241
-------------------------------------------------------------------------
Offset:              0.942ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyrst_dq (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/u_idelay_dq:RST (PAD)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT3 rising

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyrst_dq to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/u_idelay_dq:RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             72   0.471   0.471  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyrst_dq (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyrst_dq)
    IODELAY:RST                0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_idelay_dqs
    ----------------------------------------
    Total                      0.942ns (0.471ns logic, 0.471ns route)
                                       (50.0% logic, 50.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0'
  Total number of paths / destination ports: 136 / 72
-------------------------------------------------------------------------
Offset:              3.395ns (Levels of Logic = 2)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/u_oddr_dq (FF)
  Destination:       fpga_0_DDR2_SDRAM_DDR2_DQ_pin<63> (PAD)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0 rising

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/u_oddr_dq to fpga_0_DDR2_SDRAM_DDR2_DQ_pin<63>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.607   0.336  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/u_oddr_dq (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/dq_out)
     IOBUF:I->IO               2.452          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/u_iobuf_dq (DDR2_DQ<63>)
     end scope: 'DDR2_SDRAM'
    ----------------------------------------
    Total                      3.395ns (3.059ns logic, 0.336ns route)
                                       (90.1% logic, 9.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<0>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<1>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<2>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<3>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<4>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<5>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<6>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<7>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mdm_0/mdm_0/drck_i'
  Total number of paths / destination ports: 125 / 1
-------------------------------------------------------------------------
Offset:              8.043ns (Levels of Logic = 11)
  Source:            microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_0 (FF)
  Destination:       mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:TDO (PAD)
  Source Clock:      mdm_0/mdm_0/drck_i rising

  Data Path: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_0 to mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             26   0.471   1.195  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_0 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count<0>)
     LUT6:I0->O            1   0.094   0.973  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO_Data_Reg_111 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO_Data_Reg_111)
     LUT6:I1->O            1   0.094   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO_Data_Reg_6 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO_Data_Reg_6)
     MUXF7:I1->O           1   0.254   1.069  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO_Data_Reg_5_f7 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO_Data_Reg_5_f7)
     LUT6:I0->O            1   0.094   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO1422 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO1422)
     MUXF7:I0->O           1   0.251   0.973  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO142_f7 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO142)
     LUT5:I0->O            1   0.094   1.069  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO1444 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'mdm_0'
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT6:I0->O            1   0.094   0.000  TDO_i901 (TDO_i901)
     MUXF7:I0->O           1   0.251   0.973  TDO_i90_f7 (TDO_i90)
     LUT5:I0->O            0   0.094   0.000  TDO_i227 (TDO)
     end scope: 'mdm_0/MDM_Core_I1'
    BSCAN_VIRTEX5:TDO          0.000          mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I
    ----------------------------------------
    Total                      8.043ns (1.791ns logic, 6.252ns route)
                                       (22.3% logic, 77.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mdm_0/bscan_update1'
  Total number of paths / destination ports: 74 / 1
-------------------------------------------------------------------------
Offset:              6.391ns (Levels of Logic = 11)
  Source:            mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:TDO (PAD)
  Source Clock:      mdm_0/bscan_update1 falling

  Data Path: mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           14   0.467   0.647  JTAG_CONTROL_I/FDC_I (JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            6   0.094   1.000  JTAG_CONTROL_I/Dbg_Reg_En_I<4>1 (Dbg_Reg_En_0<4>)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     LUT5:I0->O            1   0.094   0.710  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO1399 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO1399)
     LUT5:I2->O            1   0.094   0.710  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO1428 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO1428)
     LUT5:I2->O            1   0.094   1.069  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO1444 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'mdm_0'
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT6:I0->O            1   0.094   0.000  TDO_i901 (TDO_i901)
     MUXF7:I0->O           1   0.251   0.973  TDO_i90_f7 (TDO_i90)
     LUT5:I0->O            0   0.094   0.000  TDO_i227 (TDO)
     end scope: 'mdm_0/MDM_Core_I1'
    BSCAN_VIRTEX5:TDO          0.000          mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I
    ----------------------------------------
    Total                      6.391ns (1.282ns logic, 5.109ns route)
                                       (20.1% logic, 79.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 204 / 204
-------------------------------------------------------------------------
Delay:               0.579ns (Levels of Logic = 1)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_bufio_dqs:O (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_iddr_dq:C (PAD)

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_bufio_dqs:O to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_iddr_dq:C
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BUFIO:O                2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_bufio_dqs (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>)
     INV:I->O              0   0.238   0.000  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[7].u_iob_dq/dq_iddr_clk1_INV_0 (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/dq_iddr_clk)
    IDDR_2CLK:C                0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.579ns (0.238ns logic, 0.341ns route)
                                       (41.1% logic, 58.9% route)

=========================================================================


Total REAL time to Xst completion: 296.00 secs
Total CPU time to Xst completion: 294.85 secs
 
--> 


Total memory usage is 784956 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :   20 (   0 filtered)

