INFO: [VRFC 10-2263] Analyzing Verilog file "F:/6526 CIA/6526 CIA.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CIA
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOD
INFO: [VRFC 10-2458] undeclared symbol c1, assumed default net type wire [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:49]
INFO: [VRFC 10-2458] undeclared symbol c2, assumed default net type wire [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:51]
INFO: [VRFC 10-2458] undeclared symbol c3, assumed default net type wire [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:52]
INFO: [VRFC 10-2458] undeclared symbol c4, assumed default net type wire [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:54]
INFO: [VRFC 10-2458] undeclared symbol c5, assumed default net type wire [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:55]
INFO: [VRFC 10-2458] undeclared symbol c6, assumed default net type wire [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/6526 CIA/6526 CIA.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CIA_tb
