<paper id="1964872674"><title>A methodology to implement block ciphers in reconfigurable hardware and its application to fast and compact AES RIJNDAEL</title><year>2003</year><authors><author org="Universite Catholique de Louvain, Louvain La Neuve, Belgium" id="2085610964">Fran√ßois-Xavier Standaert</author><author org="Universite Catholique de Louvain, Louvain La Neuve, Belgium" id="296332964">Gael Rouvroy</author><author org="Universite Catholique de Louvain, Louvain La Neuve, Belgium" id="2195205560">Jean-Jacques Quisquater</author><author org="Universite Catholique de Louvain, Louvain La Neuve, Belgium" id="2077657242">Jean-Didier Legat</author></authors><n_citation>45</n_citation><doc_type>Conference</doc_type><references><reference>62567376</reference><reference>170872169</reference><reference>1487268209</reference><reference>1770813706</reference><reference>2112244944</reference><reference>2127752881</reference><reference>2130407297</reference><reference>2145881907</reference><reference>2786586607</reference></references><venue id="1136755600" type="C">Field Programmable Gate Arrays</venue><doi>10.1145/611817.611849</doi><keywords><keyword weight="0.53294">Block cipher</keyword><keyword weight="0.44585">Computer science</keyword><keyword weight="0.59877">Advanced Encryption Standard</keyword><keyword weight="0.45939">Parallel computing</keyword><keyword weight="0.51767">Field-programmable gate array</keyword><keyword weight="0.54452">Encryption</keyword><keyword weight="0.44743">Real-time computing</keyword><keyword weight="0.66568">AES implementations</keyword><keyword weight="0.58754">Encryption software</keyword><keyword weight="0.54271">Plaintext</keyword><keyword weight="0.56941">Reconfigurable computing</keyword><keyword weight="0.46611">Embedded system</keyword></keywords><publisher>ACM</publisher><abstract>Reprogrammable devices such as Field Programmable Gate Arrays (FPGAu0027s) are highly attractive options for hardware implementations of encryption algorithms and this report investigates a methodology to efficiently implement block ciphers in CLB-based FPGAu0027s. Our methodology is applied to the new Advanced Encryption Standard RIJNDAEL and the resulting designs offer better performances than previously published in literature. We propose designs that unroll the 10 AES rounds and pipeline them in order to optimize the frequency and throughput results. In addition, we implemented solutions that allow to change the plaintext and the key on a cycle-by-cycle basis with no dead cycles. Another strong focus is placed on low area circuits and we propose sequential designs with very low area requirements. Finally we demonstrate that RAM-based implementations implies different constraints but our methodology still holds.</abstract></paper>