
---------- Begin Simulation Statistics ----------
final_tick                               168459742000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 337997                       # Simulator instruction rate (inst/s)
host_mem_usage                                 717348                       # Number of bytes of host memory used
host_op_rate                                   338671                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   295.86                       # Real time elapsed on the host
host_tick_rate                              569388736                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100199569                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.168460                       # Number of seconds simulated
sim_ticks                                168459742000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.568395                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2104152                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2113273                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             83520                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3635549                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                297                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             793                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              496                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4389916                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   66045                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100199569                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.684597                       # CPI: cycles per instruction
system.cpu.discardedOps                        197110                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42628665                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43485651                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11033760                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        35152480                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.593614                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        168459742                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46443154     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42756988     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10978706     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199569                       # Class of committed instruction
system.cpu.tickCycles                       133307262                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       175659                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        384501                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1771                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1056753                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          552                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2114538                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            552                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 168459742000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              70528                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       114923                       # Transaction distribution
system.membus.trans_dist::CleanEvict            60729                       # Transaction distribution
system.membus.trans_dist::ReadExReq            138321                       # Transaction distribution
system.membus.trans_dist::ReadExResp           138321                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         70528                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       593350                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 593350                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     20721408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                20721408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            208849                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  208849    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              208849                       # Request fanout histogram
system.membus.respLayer1.occupancy         1129149250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           844193000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 168459742000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            673387                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1083447                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          248                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          149252                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           384400                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          384400                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           772                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       672615                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1792                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3170533                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3172325                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        65280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    129634496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              129699776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          176196                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7355072                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1233983                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001884                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.043366                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1231658     99.81%     99.81% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2325      0.19%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1233983                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4052082000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3171050994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2316000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 168459742000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   99                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               848834                       # number of demand (read+write) hits
system.l2.demand_hits::total                   848933                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  99                       # number of overall hits
system.l2.overall_hits::.cpu.data              848834                       # number of overall hits
system.l2.overall_hits::total                  848933                       # number of overall hits
system.l2.demand_misses::.cpu.inst                673                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             208181                       # number of demand (read+write) misses
system.l2.demand_misses::total                 208854                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               673                       # number of overall misses
system.l2.overall_misses::.cpu.data            208181                       # number of overall misses
system.l2.overall_misses::total                208854                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     66221000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  21712820000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      21779041000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     66221000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  21712820000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     21779041000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              772                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1057015                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1057787                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             772                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1057015                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1057787                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.871762                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.196952                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.197444                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.871762                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.196952                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.197444                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98396.731055                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 104297.798550                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104278.783265                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98396.731055                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 104297.798550                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104278.783265                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              114923                       # number of writebacks
system.l2.writebacks::total                    114923                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           673                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        208176                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            208849                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          673                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       208176                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           208849                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52761000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  17548889000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  17601650000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52761000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  17548889000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  17601650000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.871762                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.196947                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.197440                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.871762                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.196947                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.197440                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78396.731055                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 84298.329298                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84279.311847                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78396.731055                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 84298.329298                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84279.311847                       # average overall mshr miss latency
system.l2.replacements                         176196                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       968524                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           968524                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       968524                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       968524                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          237                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              237                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          237                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          237                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            8                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             8                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            246079                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                246079                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          138321                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              138321                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  14705737000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14705737000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        384400                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            384400                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.359836                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.359836                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 106316.011307                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106316.011307                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       138321                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         138321                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11939317000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11939317000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.359836                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.359836                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 86316.011307                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86316.011307                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             99                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 99                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          673                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              673                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     66221000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     66221000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          772                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            772                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.871762                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.871762                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98396.731055                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98396.731055                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          673                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          673                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52761000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52761000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.871762                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.871762                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78396.731055                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78396.731055                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        602755                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            602755                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        69860                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           69860                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   7007083000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7007083000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       672615                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        672615                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.103863                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.103863                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 100301.789293                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100301.789293                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        69855                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        69855                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   5609572000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5609572000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.103856                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.103856                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80303.084962                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80303.084962                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 168459742000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32186.022803                       # Cycle average of tags in use
system.l2.tags.total_refs                     2112754                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    208964                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.110612                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.817329                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        94.597464                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32059.608009                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000971                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002887                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.978382                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.982239                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          160                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          907                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8227                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        23458                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4434498                       # Number of tag accesses
system.l2.tags.data_accesses                  4434498                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 168459742000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          43072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       13323264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           13366336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        43072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7355072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7355072                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             673                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          208176                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              208849                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       114923                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             114923                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            255681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          79088712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              79344393                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       255681                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           255681                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       43660710                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             43660710                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       43660710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           255681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         79088712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            123005103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    114923.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       673.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    208078.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.026698391750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6812                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6812                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              566288                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             108222                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      208849                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     114923                       # Number of write requests accepted
system.mem_ctrls.readBursts                    208849                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   114923                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     98                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             13050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            12893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            12989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7177                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.19                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2945967750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1043755000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6860049000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14112.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32862.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   133438                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   71574                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.28                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                208849                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               114923                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  160352                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   47845                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     299                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     254                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       118632                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    174.600040                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   103.823403                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   243.246320                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        84095     70.89%     70.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        12167     10.26%     81.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5043      4.25%     85.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1184      1.00%     86.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8749      7.37%     93.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          660      0.56%     94.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          421      0.35%     94.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          419      0.35%     95.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5894      4.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       118632                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6812                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.642836                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.243763                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     80.332385                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          6679     98.05%     98.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          125      1.83%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.01%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            2      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6812                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6812                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.866559                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.835039                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.041617                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3924     57.60%     57.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              105      1.54%     59.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2598     38.14%     97.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              145      2.13%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               33      0.48%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6812                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               13360064                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6272                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7353280                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                13366336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7355072                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        79.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        43.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     79.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     43.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.62                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  168459642000                       # Total gap between requests
system.mem_ctrls.avgGap                     520303.31                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        43072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     13316992                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7353280                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 255681.265379119490                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 79051480.442134365439                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 43650072.787123233080                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          673                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       208176                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       114923                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18212500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   6841836500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3956787234000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27061.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32865.64                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  34429898.58                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    63.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            422430960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            224519790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           748771800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          298129860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     13297736400.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      35668253880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      34652116800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        85311959490                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        506.423425                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  89706337750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5625100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  73128304250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            424615800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            225688650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           741710340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          301622040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     13297736400.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      35584022130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      34723048800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        85298444160                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        506.343196                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  89895925250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5625100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  72938716750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    168459742000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 168459742000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     10199063                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10199063                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10199063                       # number of overall hits
system.cpu.icache.overall_hits::total        10199063                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          772                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            772                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          772                       # number of overall misses
system.cpu.icache.overall_misses::total           772                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     72201000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     72201000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     72201000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     72201000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10199835                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10199835                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10199835                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10199835                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000076                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000076                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000076                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000076                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 93524.611399                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 93524.611399                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 93524.611399                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 93524.611399                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          248                       # number of writebacks
system.cpu.icache.writebacks::total               248                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          772                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          772                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          772                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          772                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     70657000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     70657000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     70657000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     70657000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000076                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000076                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000076                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000076                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 91524.611399                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 91524.611399                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 91524.611399                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 91524.611399                       # average overall mshr miss latency
system.cpu.icache.replacements                    248                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10199063                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10199063                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          772                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           772                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     72201000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     72201000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10199835                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10199835                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000076                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000076                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 93524.611399                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 93524.611399                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          772                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          772                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     70657000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     70657000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000076                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000076                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 91524.611399                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 91524.611399                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 168459742000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           423.949656                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10199835                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               772                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13212.221503                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   423.949656                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.414013                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.414013                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          524                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          524                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.511719                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10200607                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10200607                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 168459742000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 168459742000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 168459742000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51047784                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51047784                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51048195                       # number of overall hits
system.cpu.dcache.overall_hits::total        51048195                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1108454                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1108454                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1116460                       # number of overall misses
system.cpu.dcache.overall_misses::total       1116460                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  46259850999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  46259850999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  46259850999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  46259850999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52156238                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52156238                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52164655                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52164655                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.021253                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021253                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.021403                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021403                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 41733.667792                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41733.667792                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 41434.400694                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41434.400694                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       106491                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3141                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    33.903534                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       968524                       # number of writebacks
system.cpu.dcache.writebacks::total            968524                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        59444                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        59444                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        59444                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        59444                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1049010                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1049010                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1057010                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1057010                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  42387044000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  42387044000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  43260039992                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  43260039992                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020113                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020113                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020263                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020263                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 40406.711090                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 40406.711090                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 40926.802956                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 40926.802956                       # average overall mshr miss latency
system.cpu.dcache.replacements                1056503                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40509822                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40509822                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       668237                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        668237                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  22631411000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  22631411000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41178059                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41178059                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016228                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016228                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 33867.341976                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33867.341976                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3489                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3489                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       664748                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       664748                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  21143656000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  21143656000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.016143                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016143                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 31807.024617                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 31807.024617                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10537962                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10537962                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       440217                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       440217                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  23628439999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23628439999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10978179                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10978179                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.040099                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.040099                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 53674.528696                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 53674.528696                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        55955                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        55955                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       384262                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       384262                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  21243388000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  21243388000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.035002                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.035002                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 55283.603375                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55283.603375                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          411                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           411                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         8006                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         8006                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8417                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8417                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.951170                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.951170                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         8000                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         8000                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    872995992                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    872995992                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.950457                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.950457                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 109124.499000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 109124.499000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           33                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           33                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            5                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       558000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       558000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.131579                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.131579                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       111600                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       111600                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       548000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       548000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.131579                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.131579                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       109600                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       109600                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 168459742000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           507.468753                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52105281                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1057015                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             49.294741                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   507.468753                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991150                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991150                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          266                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          167                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53221746                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53221746                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 168459742000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 168459742000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
