<pre>name: hdlconvertor_p753_1
description: Tests imported from hdlconv
should_fail: 0
tags: hdlconv
incdirs: 
top_module: 
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2012/p753_1.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2012/p753_1.sv</a>

module gray2bin1 (
	bin,
	gray
);
	parameter SIZE = 8;
	output [(SIZE - 1):0] bin;
	input [(SIZE - 1):0] gray;
	genvar i;
	generate
		for (i = 0; (i < SIZE); i = (i + 1)) begin : bitnum
			assign bin[i] = (^ gray[(SIZE - 1):i]);
		end
	endgenerate
endmodule
</pre>