

================================================================
== Vitis HLS Report for 'load_Pipeline_VITIS_LOOP_94_1'
================================================================
* Date:           Wed May 22 14:57:18 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        project
* Solution:       krnl_partialKnn_wrapper_6 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.709 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_94_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.93>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_resp = alloca i32 1"   --->   Operation 5 'alloca' 'i_resp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_req = alloca i32 1"   --->   Operation 6 'alloca' 'i_req' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln94_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %zext_ln94"   --->   Operation 7 'read' 'zext_ln94_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln94_cast = zext i19 %zext_ln94_read"   --->   Operation 8 'zext' 'zext_ln94_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %local_SP, i64 666, i64 164, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %searchSpace_0_read_addr, void @empty_12, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i257 %searchSpace_0_read_data_s, void @empty_12, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %i_req"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %i_resp"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_resp_1 = load i32 %i_resp" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_partialKnn_wrapper_6.cpp:94]   --->   Operation 15 'load' 'i_resp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %i_resp_1, i32 12, i32 31" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_partialKnn_wrapper_6.cpp:94]   --->   Operation 16 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.72ns)   --->   "%icmp_ln94 = icmp_slt  i20 %tmp, i20 1" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_partialKnn_wrapper_6.cpp:94]   --->   Operation 17 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %icmp_ln94, void %if.end10.loopexit.exitStub, void %for.body" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_partialKnn_wrapper_6.cpp:94]   --->   Operation 18 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_3 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i257P0A, i257 %searchSpace_0_read_data_s, i32 1" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 19 'nbreadreq' 'tmp_3' <Predicate = (icmp_ln94)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln100 = br i1 %tmp_3, void %if.end9, void %if.then5" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_partialKnn_wrapper_6.cpp:100]   --->   Operation 20 'br' 'br_ln100' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.21ns)   --->   "%searchSpace_0_read_data_s_read = nbread i258 @_ssdm_op_NbRead.ap_fifo.volatile.i257P0A, i257 %searchSpace_0_read_data_s" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:164]   --->   Operation 21 'nbread' 'searchSpace_0_read_data_s_read' <Predicate = (icmp_ln94 & tmp_3)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_s = extractvalue i258 %searchSpace_0_read_data_s_read" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:164]   --->   Operation 22 'extractvalue' 'p_s' <Predicate = (icmp_ln94 & tmp_3)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%elem_val_V = trunc i257 %p_s" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:164]   --->   Operation 23 'trunc' 'elem_val_V' <Predicate = (icmp_ln94 & tmp_3)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.88ns)   --->   "%i_resp_2 = add i32 %i_resp_1, i32 1" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_partialKnn_wrapper_6.cpp:102]   --->   Operation 24 'add' 'i_resp_2' <Predicate = (icmp_ln94 & tmp_3)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln103 = store i32 %i_resp_2, i32 %i_resp" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_partialKnn_wrapper_6.cpp:103]   --->   Operation 25 'store' 'store_ln103' <Predicate = (icmp_ln94 & tmp_3)> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln94 = br void %for.cond" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_partialKnn_wrapper_6.cpp:94]   --->   Operation 26 'br' 'br_ln94' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 45 'ret' 'ret_ln0' <Predicate = (!icmp_ln94)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.70>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%i_req_load = load i32 %i_req" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_partialKnn_wrapper_6.cpp:97]   --->   Operation 27 'load' 'i_req_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln95 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_10" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_partialKnn_wrapper_6.cpp:95]   --->   Operation 28 'specpipeline' 'specpipeline_ln95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln96 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_partialKnn_wrapper_6.cpp:96]   --->   Operation 29 'specloopname' 'specloopname_ln96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.88ns)   --->   "%addr = add i32 %i_req_load, i32 %zext_ln94_cast" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_partialKnn_wrapper_6.cpp:96]   --->   Operation 30 'add' 'addr' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %i_req_load, i32 12, i32 31" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_partialKnn_wrapper_6.cpp:97]   --->   Operation 31 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.72ns)   --->   "%icmp_ln97 = icmp_slt  i20 %tmp_4, i20 1" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_partialKnn_wrapper_6.cpp:97]   --->   Operation 32 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln97 = br i1 %icmp_ln97, void %land.end, void %land.rhs" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_partialKnn_wrapper_6.cpp:97]   --->   Operation 33 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln97 = sext i32 %addr" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_partialKnn_wrapper_6.cpp:97]   --->   Operation 34 'sext' 'sext_ln97' <Predicate = (icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i64, i1 0, i64 %sext_ln97" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:185]   --->   Operation 35 'bitconcatenate' 'p_0' <Predicate = (icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.21ns)   --->   "%tmp_2 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i65P0A, i65 %searchSpace_0_read_addr, i65 %p_0" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:185]   --->   Operation 36 'nbwrite' 'tmp_2' <Predicate = (icmp_ln97)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 37 [1/1] (0.88ns)   --->   "%add_ln98 = add i32 %i_req_load, i32 1" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_partialKnn_wrapper_6.cpp:98]   --->   Operation 37 'add' 'add_ln98' <Predicate = (icmp_ln97)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.22ns)   --->   "%select_ln97 = select i1 %tmp_2, i32 %add_ln98, i32 %i_req_load" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_partialKnn_wrapper_6.cpp:97]   --->   Operation 38 'select' 'select_ln97' <Predicate = (icmp_ln97)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln97 = store i32 %select_ln97, i32 %i_req" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_partialKnn_wrapper_6.cpp:97]   --->   Operation 39 'store' 'store_ln97' <Predicate = (icmp_ln97)> <Delay = 0.38>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln97 = br void %land.end" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_partialKnn_wrapper_6.cpp:97]   --->   Operation 40 'br' 'br_ln97' <Predicate = (icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i32 %i_resp_1" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_partialKnn_wrapper_6.cpp:101]   --->   Operation 41 'zext' 'zext_ln101' <Predicate = (tmp_3)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%local_SP_addr = getelementptr i256 %local_SP, i64 0, i64 %zext_ln101" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_partialKnn_wrapper_6.cpp:101]   --->   Operation 42 'getelementptr' 'local_SP_addr' <Predicate = (tmp_3)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.64ns)   --->   "%store_ln101 = store i256 %elem_val_V, i12 %local_SP_addr" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_partialKnn_wrapper_6.cpp:101]   --->   Operation 43 'store' 'store_ln101' <Predicate = (tmp_3)> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 4096> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln103 = br void %if.end9" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_partialKnn_wrapper_6.cpp:103]   --->   Operation 44 'br' 'br_ln103' <Predicate = (tmp_3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ searchSpace_0_read_data_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ zext_ln94]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ searchSpace_0_read_addr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ local_SP]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_resp                         (alloca        ) [ 010]
i_req                          (alloca        ) [ 011]
zext_ln94_read                 (read          ) [ 000]
zext_ln94_cast                 (zext          ) [ 011]
specmemcore_ln0                (specmemcore   ) [ 000]
specinterface_ln0              (specinterface ) [ 000]
specinterface_ln0              (specinterface ) [ 000]
store_ln0                      (store         ) [ 000]
store_ln0                      (store         ) [ 000]
br_ln0                         (br            ) [ 000]
i_resp_1                       (load          ) [ 011]
tmp                            (partselect    ) [ 000]
icmp_ln94                      (icmp          ) [ 010]
br_ln94                        (br            ) [ 000]
tmp_3                          (nbreadreq     ) [ 011]
br_ln100                       (br            ) [ 000]
searchSpace_0_read_data_s_read (nbread        ) [ 000]
p_s                            (extractvalue  ) [ 000]
elem_val_V                     (trunc         ) [ 011]
i_resp_2                       (add           ) [ 000]
store_ln103                    (store         ) [ 000]
br_ln94                        (br            ) [ 000]
i_req_load                     (load          ) [ 000]
specpipeline_ln95              (specpipeline  ) [ 000]
specloopname_ln96              (specloopname  ) [ 000]
addr                           (add           ) [ 000]
tmp_4                          (partselect    ) [ 000]
icmp_ln97                      (icmp          ) [ 011]
br_ln97                        (br            ) [ 000]
sext_ln97                      (sext          ) [ 000]
p_0                            (bitconcatenate) [ 000]
tmp_2                          (nbwrite       ) [ 000]
add_ln98                       (add           ) [ 000]
select_ln97                    (select        ) [ 000]
store_ln97                     (store         ) [ 000]
br_ln97                        (br            ) [ 000]
zext_ln101                     (zext          ) [ 000]
local_SP_addr                  (getelementptr ) [ 000]
store_ln101                    (store         ) [ 000]
br_ln103                       (br            ) [ 000]
ret_ln0                        (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="searchSpace_0_read_data_s">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="searchSpace_0_read_data_s"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln94">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln94"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="searchSpace_0_read_addr">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="searchSpace_0_read_addr"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="local_SP">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_SP"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i19"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i257P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbRead.ap_fifo.volatile.i257P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i65.i1.i64"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbWrite.ap_fifo.volatile.i65P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="i_resp_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_resp/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="i_req_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_req/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="zext_ln94_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="19" slack="0"/>
<pin id="66" dir="0" index="1" bw="19" slack="0"/>
<pin id="67" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln94_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="tmp_3_nbreadreq_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="0" index="1" bw="257" slack="0"/>
<pin id="73" dir="0" index="2" bw="1" slack="0"/>
<pin id="74" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="searchSpace_0_read_data_s_read_nbread_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="258" slack="0"/>
<pin id="80" dir="0" index="1" bw="257" slack="0"/>
<pin id="81" dir="1" index="2" bw="258" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="searchSpace_0_read_data_s_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="tmp_2_nbwrite_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="65" slack="0"/>
<pin id="87" dir="0" index="2" bw="65" slack="0"/>
<pin id="88" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="nbwrite(1153) " fcode="nbwrite"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="local_SP_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="256" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="32" slack="0"/>
<pin id="95" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_SP_addr/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="store_ln101_access_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="12" slack="0"/>
<pin id="100" dir="0" index="1" bw="256" slack="1"/>
<pin id="101" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="3" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="zext_ln94_cast_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="19" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln94_cast/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln0_store_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="store_ln0_store_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="0"/>
<pin id="116" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="i_resp_1_load_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_resp_1/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="tmp_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="20" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="0"/>
<pin id="124" dir="0" index="2" bw="5" slack="0"/>
<pin id="125" dir="0" index="3" bw="6" slack="0"/>
<pin id="126" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="icmp_ln94_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="20" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln94/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="p_s_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="258" slack="0"/>
<pin id="139" dir="1" index="1" bw="257" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_s/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="elem_val_V_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="257" slack="0"/>
<pin id="143" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="elem_val_V/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="i_resp_2_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_resp_2/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="store_ln103_store_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="0"/>
<pin id="154" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln103/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="i_req_load_load_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="1"/>
<pin id="158" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_req_load/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="addr_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="19" slack="1"/>
<pin id="162" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="addr/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_4_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="20" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="0" index="2" bw="5" slack="0"/>
<pin id="168" dir="0" index="3" bw="6" slack="0"/>
<pin id="169" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="icmp_ln97_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="20" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln97/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="sext_ln97_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln97/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="p_0_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="65" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="32" slack="0"/>
<pin id="188" dir="1" index="3" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="add_ln98_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln98/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="select_ln97_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="0"/>
<pin id="202" dir="0" index="2" bw="32" slack="0"/>
<pin id="203" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln97/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln97_store_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="1"/>
<pin id="210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="zext_ln101_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="1"/>
<pin id="214" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln101/2 "/>
</bind>
</comp>

<comp id="216" class="1005" name="i_resp_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_resp "/>
</bind>
</comp>

<comp id="223" class="1005" name="i_req_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_req "/>
</bind>
</comp>

<comp id="230" class="1005" name="zext_ln94_cast_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="1"/>
<pin id="232" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln94_cast "/>
</bind>
</comp>

<comp id="235" class="1005" name="i_resp_1_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="1"/>
<pin id="237" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_resp_1 "/>
</bind>
</comp>

<comp id="243" class="1005" name="tmp_3_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="1"/>
<pin id="245" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="247" class="1005" name="elem_val_V_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="256" slack="1"/>
<pin id="249" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="elem_val_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="8" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="38" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="82"><net_src comp="40" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="52" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="6" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="54" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="91" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="107"><net_src comp="64" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="24" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="117"><net_src comp="24" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="127"><net_src comp="30" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="128"><net_src comp="118" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="129"><net_src comp="32" pin="0"/><net_sink comp="121" pin=2"/></net>

<net id="130"><net_src comp="34" pin="0"/><net_sink comp="121" pin=3"/></net>

<net id="135"><net_src comp="121" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="36" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="140"><net_src comp="78" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="137" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="149"><net_src comp="118" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="8" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="145" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="163"><net_src comp="156" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="170"><net_src comp="30" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="156" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="172"><net_src comp="32" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="173"><net_src comp="34" pin="0"/><net_sink comp="164" pin=3"/></net>

<net id="178"><net_src comp="164" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="36" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="183"><net_src comp="159" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="189"><net_src comp="48" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="50" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="180" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="192"><net_src comp="184" pin="3"/><net_sink comp="84" pin=2"/></net>

<net id="197"><net_src comp="156" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="8" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="204"><net_src comp="84" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="193" pin="2"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="156" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="211"><net_src comp="199" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="215"><net_src comp="212" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="219"><net_src comp="56" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="221"><net_src comp="216" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="222"><net_src comp="216" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="226"><net_src comp="60" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="228"><net_src comp="223" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="229"><net_src comp="223" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="233"><net_src comp="104" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="238"><net_src comp="118" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="246"><net_src comp="70" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="141" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="98" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: searchSpace_0_read_addr | {2 }
	Port: local_SP | {2 }
 - Input state : 
	Port: load_Pipeline_VITIS_LOOP_94_1 : searchSpace_0_read_data_s | {1 }
	Port: load_Pipeline_VITIS_LOOP_94_1 : zext_ln94 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i_resp_1 : 1
		tmp : 2
		icmp_ln94 : 3
		br_ln94 : 4
		elem_val_V : 1
		i_resp_2 : 2
		store_ln103 : 3
	State 2
		addr : 1
		tmp_4 : 1
		icmp_ln97 : 2
		br_ln97 : 3
		sext_ln97 : 2
		p_0 : 3
		tmp_2 : 4
		add_ln98 : 1
		select_ln97 : 4
		store_ln97 : 5
		local_SP_addr : 1
		store_ln101 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|
| Operation|               Functional Unit               |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|
|          |               i_resp_2_fu_145               |    0    |    39   |
|    add   |                 addr_fu_159                 |    0    |    39   |
|          |               add_ln98_fu_193               |    0    |    39   |
|----------|---------------------------------------------|---------|---------|
|  select  |              select_ln97_fu_199             |    0    |    32   |
|----------|---------------------------------------------|---------|---------|
|   icmp   |               icmp_ln94_fu_131              |    0    |    14   |
|          |               icmp_ln97_fu_174              |    0    |    14   |
|----------|---------------------------------------------|---------|---------|
|   read   |          zext_ln94_read_read_fu_64          |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
| nbreadreq|            tmp_3_nbreadreq_fu_70            |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|  nbread  | searchSpace_0_read_data_s_read_nbread_fu_78 |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|  nbwrite |             tmp_2_nbwrite_fu_84             |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|   zext   |            zext_ln94_cast_fu_104            |    0    |    0    |
|          |              zext_ln101_fu_212              |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|partselect|                  tmp_fu_121                 |    0    |    0    |
|          |                 tmp_4_fu_164                |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|extractvalue|                  p_s_fu_137                 |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|   trunc  |              elem_val_V_fu_141              |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|   sext   |               sext_ln97_fu_180              |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|bitconcatenate|                  p_0_fu_184                 |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|   Total  |                                             |    0    |   177   |
|----------|---------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  elem_val_V_reg_247  |   256  |
|     i_req_reg_223    |   32   |
|   i_resp_1_reg_235   |   32   |
|    i_resp_reg_216    |   32   |
|     tmp_3_reg_243    |    1   |
|zext_ln94_cast_reg_230|   32   |
+----------------------+--------+
|         Total        |   385  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   177  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   385  |    -   |
+-----------+--------+--------+
|   Total   |   385  |   177  |
+-----------+--------+--------+
