Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Mar 13 12:30:29 2023
| Host         : Rojin running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file decoder_timing_summary_routed.rpt -pb decoder_timing_summary_routed.pb -rpx decoder_timing_summary_routed.rpx -warn_on_violation
| Design       : decoder
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-20  Warning   Non-clocked latch               4           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (4)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: sw[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: sw[1] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.849ns  (logic 4.177ns (60.993%)  route 2.671ns (39.007%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         LDCE                         0.000     0.000 r  led_reg[2]/G
    SLICE_X42Y20         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  led_reg[2]/Q
                         net (fo=1, routed)           2.671     3.296    led_OBUF[2]
    R19                  OBUF (Prop_obuf_I_O)         3.552     6.849 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.849    led[2]
    R19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.049ns  (logic 4.376ns (72.341%)  route 1.673ns (27.659%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         LDCE                         0.000     0.000 r  led_reg[0]/G
    SLICE_X42Y21         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  led_reg[0]/Q
                         net (fo=1, routed)           1.673     2.500    led_OBUF[0]
    N20                  OBUF (Prop_obuf_I_O)         3.549     6.049 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.049    led[0]
    N20                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.970ns  (logic 4.304ns (72.104%)  route 1.665ns (27.896%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         LDCE                         0.000     0.000 r  led_reg[3]/G
    SLICE_X43Y20         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  led_reg[3]/Q
                         net (fo=1, routed)           1.665     2.432    led_OBUF[3]
    T20                  OBUF (Prop_obuf_I_O)         3.537     5.970 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.970    led[3]
    T20                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.773ns  (logic 4.108ns (71.155%)  route 1.665ns (28.845%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         LDCE                         0.000     0.000 r  led_reg[1]/G
    SLICE_X43Y21         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  led_reg[1]/Q
                         net (fo=1, routed)           1.665     2.224    led_OBUF[1]
    P20                  OBUF (Prop_obuf_I_O)         3.549     5.773 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.773    led[1]
    P20                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            led_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.391ns  (logic 1.476ns (43.543%)  route 1.914ns (56.457%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    M14                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  btn_IBUF[3]_inst/O
                         net (fo=1, routed)           1.914     3.391    btn_IBUF[3]
    SLICE_X43Y20         LDCE                                         r  led_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            led_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.072ns  (logic 1.539ns (50.105%)  route 1.533ns (49.895%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    W13                  IBUF (Prop_ibuf_I_O)         1.539     1.539 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           1.533     3.072    btn_IBUF[1]
    SLICE_X43Y21         LDCE                                         r  led_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            led_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.926ns  (logic 1.451ns (49.582%)  route 1.475ns (50.418%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF[2]_inst/O
                         net (fo=1, routed)           1.475     2.926    btn_IBUF[2]
    SLICE_X42Y20         LDCE                                         r  led_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            led_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.919ns  (logic 1.583ns (54.215%)  route 1.337ns (45.785%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           1.337     2.919    btn_IBUF[0]
    SLICE_X42Y21         LDCE                                         r  led_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            led_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.812ns  (logic 0.219ns (26.951%)  route 0.593ns (73.049%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    P15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btn_IBUF[2]_inst/O
                         net (fo=1, routed)           0.593     0.812    btn_IBUF[2]
    SLICE_X42Y20         LDCE                                         r  led_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            led_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.899ns  (logic 0.350ns (38.878%)  route 0.550ns (61.122%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           0.550     0.899    btn_IBUF[0]
    SLICE_X42Y21         LDCE                                         r  led_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            led_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.949ns  (logic 0.306ns (32.283%)  route 0.643ns (67.717%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           0.643     0.949    btn_IBUF[1]
    SLICE_X43Y21         LDCE                                         r  led_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            led_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.011ns  (logic 0.244ns (24.146%)  route 0.767ns (75.854%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    M14                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btn_IBUF[3]_inst/O
                         net (fo=1, routed)           0.767     1.011    btn_IBUF[3]
    SLICE_X43Y20         LDCE                                         r  led_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.740ns  (logic 1.408ns (80.902%)  route 0.332ns (19.098%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         LDCE                         0.000     0.000 r  led_reg[1]/G
    SLICE_X43Y21         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  led_reg[1]/Q
                         net (fo=1, routed)           0.332     0.490    led_OBUF[1]
    P20                  OBUF (Prop_obuf_I_O)         1.250     1.740 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.740    led[1]
    P20                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.795ns  (logic 1.463ns (81.492%)  route 0.332ns (18.508%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         LDCE                         0.000     0.000 r  led_reg[3]/G
    SLICE_X43Y20         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  led_reg[3]/Q
                         net (fo=1, routed)           0.332     0.557    led_OBUF[3]
    T20                  OBUF (Prop_obuf_I_O)         1.238     1.795 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.795    led[3]
    T20                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.818ns  (logic 1.490ns (81.952%)  route 0.328ns (18.048%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         LDCE                         0.000     0.000 r  led_reg[0]/G
    SLICE_X42Y21         LDCE (EnToQ_ldce_G_Q)        0.240     0.240 r  led_reg[0]/Q
                         net (fo=1, routed)           0.328     0.568    led_OBUF[0]
    N20                  OBUF (Prop_obuf_I_O)         1.250     1.818 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.818    led[0]
    N20                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.212ns  (logic 1.431ns (64.677%)  route 0.781ns (35.323%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         LDCE                         0.000     0.000 r  led_reg[2]/G
    SLICE_X42Y20         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  led_reg[2]/Q
                         net (fo=1, routed)           0.781     0.959    led_OBUF[2]
    R19                  OBUF (Prop_obuf_I_O)         1.253     2.212 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.212    led[2]
    R19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





