Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Mon Nov 10 09:30:24 2025
| Host         : Croci running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file CAN_RX_Top_timing_summary_routed.rpt -pb CAN_RX_Top_timing_summary_routed.pb -rpx CAN_RX_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : CAN_RX_Top
| Device       : 7a50t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (19)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (43)
5. checking no_input_delay (26)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (19)
-------------------------
 There are 19 register/latch pins with no clock driven by root clock pin: clock (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (43)
-------------------------------------------------
 There are 43 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (26)
-------------------------------
 There are 26 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   46          inf        0.000                      0                   46           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 phase_seg1[0]
                            (input port)
  Destination:            u_btu/s_tq_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.116ns  (logic 2.731ns (33.651%)  route 5.385ns (66.349%))
  Logic Levels:           8  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  phase_seg1[0] (IN)
                         net (fo=0)                   0.000     0.000    phase_seg1[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  phase_seg1_IBUF[0]_inst/O
                         net (fo=3, routed)           1.609     2.544    u_btu/phase_seg1_IBUF[0]
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.150     2.694 r  u_btu/i__carry_i_3/O
                         net (fo=2, routed)           1.143     3.837    u_btu/i__carry_i_3_n_0
    SLICE_X0Y15          LUT4 (Prop_lut4_I3_O)        0.326     4.163 r  u_btu/i__carry_i_6/O
                         net (fo=1, routed)           0.000     4.163    u_btu/i__carry_i_6_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.713 r  u_btu/minusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.713    u_btu/minusOp_inferred__0/i__carry_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.936 r  u_btu/minusOp_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.819     5.755    u_btu/s_tq_total[4]
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.299     6.054 r  u_btu/s_tq_count[7]_i_8/O
                         net (fo=1, routed)           0.829     6.883    u_btu/s_tq_count[7]_i_8_n_0
    SLICE_X2Y16          LUT5 (Prop_lut5_I3_O)        0.124     7.007 r  u_btu/s_tq_count[7]_i_5/O
                         net (fo=8, routed)           0.984     7.992    u_btu/s_tq_count[7]_i_5_n_0
    SLICE_X0Y14          LUT5 (Prop_lut5_I4_O)        0.124     8.116 r  u_btu/s_tq_count[5]_i_1/O
                         net (fo=1, routed)           0.000     8.116    u_btu/p_0_in[5]
    SLICE_X0Y14          FDCE                                         r  u_btu/s_tq_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 phase_seg1[0]
                            (input port)
  Destination:            u_btu/s_tq_count_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.115ns  (logic 2.731ns (33.653%)  route 5.384ns (66.347%))
  Logic Levels:           8  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  phase_seg1[0] (IN)
                         net (fo=0)                   0.000     0.000    phase_seg1[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  phase_seg1_IBUF[0]_inst/O
                         net (fo=3, routed)           1.609     2.544    u_btu/phase_seg1_IBUF[0]
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.150     2.694 r  u_btu/i__carry_i_3/O
                         net (fo=2, routed)           1.143     3.837    u_btu/i__carry_i_3_n_0
    SLICE_X0Y15          LUT4 (Prop_lut4_I3_O)        0.326     4.163 r  u_btu/i__carry_i_6/O
                         net (fo=1, routed)           0.000     4.163    u_btu/i__carry_i_6_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.713 r  u_btu/minusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.713    u_btu/minusOp_inferred__0/i__carry_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.936 r  u_btu/minusOp_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.819     5.755    u_btu/s_tq_total[4]
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.299     6.054 r  u_btu/s_tq_count[7]_i_8/O
                         net (fo=1, routed)           0.829     6.883    u_btu/s_tq_count[7]_i_8_n_0
    SLICE_X2Y16          LUT5 (Prop_lut5_I3_O)        0.124     7.007 r  u_btu/s_tq_count[7]_i_5/O
                         net (fo=8, routed)           0.984     7.991    u_btu/s_tq_count[7]_i_5_n_0
    SLICE_X2Y14          LUT5 (Prop_lut5_I4_O)        0.124     8.115 r  u_btu/s_tq_count[4]_i_1/O
                         net (fo=1, routed)           0.000     8.115    u_btu/p_0_in[4]
    SLICE_X2Y14          FDCE                                         r  u_btu/s_tq_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 phase_seg1[0]
                            (input port)
  Destination:            u_btu/s_tq_count_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.975ns  (logic 2.731ns (34.244%)  route 5.244ns (65.756%))
  Logic Levels:           8  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  phase_seg1[0] (IN)
                         net (fo=0)                   0.000     0.000    phase_seg1[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  phase_seg1_IBUF[0]_inst/O
                         net (fo=3, routed)           1.609     2.544    u_btu/phase_seg1_IBUF[0]
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.150     2.694 r  u_btu/i__carry_i_3/O
                         net (fo=2, routed)           1.143     3.837    u_btu/i__carry_i_3_n_0
    SLICE_X0Y15          LUT4 (Prop_lut4_I3_O)        0.326     4.163 r  u_btu/i__carry_i_6/O
                         net (fo=1, routed)           0.000     4.163    u_btu/i__carry_i_6_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.713 r  u_btu/minusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.713    u_btu/minusOp_inferred__0/i__carry_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.936 r  u_btu/minusOp_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.819     5.755    u_btu/s_tq_total[4]
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.299     6.054 r  u_btu/s_tq_count[7]_i_8/O
                         net (fo=1, routed)           0.829     6.883    u_btu/s_tq_count[7]_i_8_n_0
    SLICE_X2Y16          LUT5 (Prop_lut5_I3_O)        0.124     7.007 r  u_btu/s_tq_count[7]_i_5/O
                         net (fo=8, routed)           0.844     7.851    u_btu/s_tq_count[7]_i_5_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I5_O)        0.124     7.975 r  u_btu/s_tq_count[7]_i_1/O
                         net (fo=1, routed)           0.000     7.975    u_btu/p_0_in[7]
    SLICE_X2Y16          FDCE                                         r  u_btu/s_tq_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 phase_seg1[0]
                            (input port)
  Destination:            u_btu/s_tq_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.872ns  (logic 2.805ns (35.631%)  route 5.067ns (64.369%))
  Logic Levels:           7  (CARRY4=1 IBUF=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  phase_seg1[0] (IN)
                         net (fo=0)                   0.000     0.000    phase_seg1[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  phase_seg1_IBUF[0]_inst/O
                         net (fo=3, routed)           1.609     2.544    u_btu/phase_seg1_IBUF[0]
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.150     2.694 r  u_btu/i__carry_i_3/O
                         net (fo=2, routed)           1.143     3.837    u_btu/i__carry_i_3_n_0
    SLICE_X0Y15          LUT4 (Prop_lut4_I3_O)        0.326     4.163 r  u_btu/i__carry_i_6/O
                         net (fo=1, routed)           0.000     4.163    u_btu/i__carry_i_6_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.743 r  u_btu/minusOp_inferred__0/i__carry/O[2]
                         net (fo=4, routed)           1.009     5.753    u_btu/s_tq_total[2]
    SLICE_X1Y14          LUT5 (Prop_lut5_I3_O)        0.330     6.083 f  u_btu/s_tq_count[7]_i_6/O
                         net (fo=1, routed)           0.266     6.348    u_btu/s_tq_count[7]_i_6_n_0
    SLICE_X1Y14          LUT6 (Prop_lut6_I0_O)        0.332     6.680 f  u_btu/s_tq_count[7]_i_4/O
                         net (fo=8, routed)           1.040     7.720    u_btu/s_tq_count[7]_i_4_n_0
    SLICE_X3Y15          LUT5 (Prop_lut5_I3_O)        0.152     7.872 r  u_btu/s_tq_count[1]_i_1/O
                         net (fo=1, routed)           0.000     7.872    u_btu/p_0_in[1]
    SLICE_X3Y15          FDCE                                         r  u_btu/s_tq_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 phase_seg1[0]
                            (input port)
  Destination:            u_btu/s_tq_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.844ns  (logic 2.777ns (35.402%)  route 5.067ns (64.598%))
  Logic Levels:           7  (CARRY4=1 IBUF=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  phase_seg1[0] (IN)
                         net (fo=0)                   0.000     0.000    phase_seg1[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  phase_seg1_IBUF[0]_inst/O
                         net (fo=3, routed)           1.609     2.544    u_btu/phase_seg1_IBUF[0]
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.150     2.694 r  u_btu/i__carry_i_3/O
                         net (fo=2, routed)           1.143     3.837    u_btu/i__carry_i_3_n_0
    SLICE_X0Y15          LUT4 (Prop_lut4_I3_O)        0.326     4.163 r  u_btu/i__carry_i_6/O
                         net (fo=1, routed)           0.000     4.163    u_btu/i__carry_i_6_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.743 r  u_btu/minusOp_inferred__0/i__carry/O[2]
                         net (fo=4, routed)           1.009     5.753    u_btu/s_tq_total[2]
    SLICE_X1Y14          LUT5 (Prop_lut5_I3_O)        0.330     6.083 f  u_btu/s_tq_count[7]_i_6/O
                         net (fo=1, routed)           0.266     6.348    u_btu/s_tq_count[7]_i_6_n_0
    SLICE_X1Y14          LUT6 (Prop_lut6_I0_O)        0.332     6.680 f  u_btu/s_tq_count[7]_i_4/O
                         net (fo=8, routed)           1.040     7.720    u_btu/s_tq_count[7]_i_4_n_0
    SLICE_X3Y15          LUT4 (Prop_lut4_I2_O)        0.124     7.844 r  u_btu/s_tq_count[0]_i_1/O
                         net (fo=1, routed)           0.000     7.844    u_btu/s_tq_count[0]_i_1_n_0
    SLICE_X3Y15          FDCE                                         r  u_btu/s_tq_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 phase_seg1[0]
                            (input port)
  Destination:            u_btu/s_tq_count_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.801ns  (logic 2.777ns (35.596%)  route 5.024ns (64.404%))
  Logic Levels:           7  (CARRY4=1 IBUF=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  phase_seg1[0] (IN)
                         net (fo=0)                   0.000     0.000    phase_seg1[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  phase_seg1_IBUF[0]_inst/O
                         net (fo=3, routed)           1.609     2.544    u_btu/phase_seg1_IBUF[0]
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.150     2.694 r  u_btu/i__carry_i_3/O
                         net (fo=2, routed)           1.143     3.837    u_btu/i__carry_i_3_n_0
    SLICE_X0Y15          LUT4 (Prop_lut4_I3_O)        0.326     4.163 r  u_btu/i__carry_i_6/O
                         net (fo=1, routed)           0.000     4.163    u_btu/i__carry_i_6_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.743 r  u_btu/minusOp_inferred__0/i__carry/O[2]
                         net (fo=4, routed)           1.009     5.753    u_btu/s_tq_total[2]
    SLICE_X1Y14          LUT5 (Prop_lut5_I3_O)        0.330     6.083 f  u_btu/s_tq_count[7]_i_6/O
                         net (fo=1, routed)           0.266     6.348    u_btu/s_tq_count[7]_i_6_n_0
    SLICE_X1Y14          LUT6 (Prop_lut6_I0_O)        0.332     6.680 f  u_btu/s_tq_count[7]_i_4/O
                         net (fo=8, routed)           0.997     7.677    u_btu/s_tq_count[7]_i_4_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I3_O)        0.124     7.801 r  u_btu/s_tq_count[6]_i_1/O
                         net (fo=1, routed)           0.000     7.801    u_btu/p_0_in[6]
    SLICE_X3Y16          FDCE                                         r  u_btu/s_tq_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 phase_seg1[0]
                            (input port)
  Destination:            u_btu/s_tq_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.743ns  (logic 2.731ns (35.269%)  route 5.012ns (64.731%))
  Logic Levels:           8  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  phase_seg1[0] (IN)
                         net (fo=0)                   0.000     0.000    phase_seg1[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  phase_seg1_IBUF[0]_inst/O
                         net (fo=3, routed)           1.609     2.544    u_btu/phase_seg1_IBUF[0]
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.150     2.694 r  u_btu/i__carry_i_3/O
                         net (fo=2, routed)           1.143     3.837    u_btu/i__carry_i_3_n_0
    SLICE_X0Y15          LUT4 (Prop_lut4_I3_O)        0.326     4.163 r  u_btu/i__carry_i_6/O
                         net (fo=1, routed)           0.000     4.163    u_btu/i__carry_i_6_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.713 r  u_btu/minusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.713    u_btu/minusOp_inferred__0/i__carry_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.936 r  u_btu/minusOp_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.819     5.755    u_btu/s_tq_total[4]
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.299     6.054 r  u_btu/s_tq_count[7]_i_8/O
                         net (fo=1, routed)           0.829     6.883    u_btu/s_tq_count[7]_i_8_n_0
    SLICE_X2Y16          LUT5 (Prop_lut5_I3_O)        0.124     7.007 r  u_btu/s_tq_count[7]_i_5/O
                         net (fo=8, routed)           0.612     7.619    u_btu/s_tq_count[7]_i_5_n_0
    SLICE_X2Y14          LUT6 (Prop_lut6_I5_O)        0.124     7.743 r  u_btu/s_tq_count[2]_i_1/O
                         net (fo=1, routed)           0.000     7.743    u_btu/p_0_in[2]
    SLICE_X2Y14          FDCE                                         r  u_btu/s_tq_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 phase_seg1[0]
                            (input port)
  Destination:            u_btu/s_tq_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.738ns  (logic 2.731ns (35.292%)  route 5.007ns (64.708%))
  Logic Levels:           8  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  phase_seg1[0] (IN)
                         net (fo=0)                   0.000     0.000    phase_seg1[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  phase_seg1_IBUF[0]_inst/O
                         net (fo=3, routed)           1.609     2.544    u_btu/phase_seg1_IBUF[0]
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.150     2.694 r  u_btu/i__carry_i_3/O
                         net (fo=2, routed)           1.143     3.837    u_btu/i__carry_i_3_n_0
    SLICE_X0Y15          LUT4 (Prop_lut4_I3_O)        0.326     4.163 r  u_btu/i__carry_i_6/O
                         net (fo=1, routed)           0.000     4.163    u_btu/i__carry_i_6_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.713 r  u_btu/minusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.713    u_btu/minusOp_inferred__0/i__carry_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.936 r  u_btu/minusOp_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.819     5.755    u_btu/s_tq_total[4]
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.299     6.054 r  u_btu/s_tq_count[7]_i_8/O
                         net (fo=1, routed)           0.829     6.883    u_btu/s_tq_count[7]_i_8_n_0
    SLICE_X2Y16          LUT5 (Prop_lut5_I3_O)        0.124     7.007 r  u_btu/s_tq_count[7]_i_5/O
                         net (fo=8, routed)           0.607     7.614    u_btu/s_tq_count[7]_i_5_n_0
    SLICE_X2Y15          LUT5 (Prop_lut5_I4_O)        0.124     7.738 r  u_btu/s_tq_count[3]_i_1/O
                         net (fo=1, routed)           0.000     7.738    u_btu/p_0_in[3]
    SLICE_X2Y15          FDCE                                         r  u_btu/s_tq_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 phase_seg1[0]
                            (input port)
  Destination:            u_btu/sample_tick_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.648ns  (logic 2.032ns (35.979%)  route 3.616ns (64.021%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  phase_seg1[0] (IN)
                         net (fo=0)                   0.000     0.000    phase_seg1[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  phase_seg1_IBUF[0]_inst/O
                         net (fo=3, routed)           1.536     2.471    u_btu/phase_seg1_IBUF[0]
    SLICE_X1Y15          LUT2 (Prop_lut2_I1_O)        0.124     2.595 r  u_btu/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     2.595    u_btu/minusOp_carry_i_4_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     3.142 r  u_btu/minusOp_carry/O[2]
                         net (fo=1, routed)           1.142     4.285    u_btu/minusOp[2]
    SLICE_X2Y15          LUT6 (Prop_lut6_I2_O)        0.302     4.587 r  u_btu/sample_tick_i_3/O
                         net (fo=1, routed)           0.937     5.524    u_btu/sample_tick_i_3_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I5_O)        0.124     5.648 r  u_btu/sample_tick_i_1/O
                         net (fo=1, routed)           0.000     5.648    u_btu/sample_tick0
    SLICE_X2Y16          FDCE                                         r  u_btu/sample_tick_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_destuff/err_frame_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            err_frame
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.326ns  (logic 3.115ns (58.489%)  route 2.211ns (41.511%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDCE                         0.000     0.000 r  u_destuff/err_frame_reg/C
    SLICE_X2Y14          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  u_destuff/err_frame_reg/Q
                         net (fo=1, routed)           2.211     2.729    err_frame_OBUF
    V13                  OBUF (Prop_obuf_I_O)         2.597     5.326 r  err_frame_OBUF_inst/O
                         net (fo=0)                   0.000     5.326    err_frame
    V13                                                               r  err_frame (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ff/sl_ff1_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            u_ff/sl_ff2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDPE                         0.000     0.000 r  u_ff/sl_ff1_reg/C
    SLICE_X0Y18          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  u_ff/sl_ff1_reg/Q
                         net (fo=1, routed)           0.065     0.206    u_ff/sl_ff1
    SLICE_X0Y18          FDPE                                         r  u_ff/sl_ff2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_btu/s_tq_count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_btu/sample_tick_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.186ns (64.583%)  route 0.102ns (35.417%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDCE                         0.000     0.000 r  u_btu/s_tq_count_reg[6]/C
    SLICE_X3Y16          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_btu/s_tq_count_reg[6]/Q
                         net (fo=4, routed)           0.102     0.243    u_btu/s_tq_count[6]
    SLICE_X2Y16          LUT6 (Prop_lut6_I3_O)        0.045     0.288 r  u_btu/sample_tick_i_1/O
                         net (fo=1, routed)           0.000     0.288    u_btu/sample_tick0
    SLICE_X2Y16          FDCE                                         r  u_btu/sample_tick_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_btu/sample_tick_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_destuff/s_same_count_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.164ns (52.765%)  route 0.147ns (47.235%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE                         0.000     0.000 r  u_btu/sample_tick_reg/C
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u_btu/sample_tick_reg/Q
                         net (fo=8, routed)           0.147     0.311    u_destuff/sample_tick_s
    SLICE_X3Y14          FDCE                                         r  u_destuff/s_same_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_btu/sample_tick_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_destuff/s_same_count_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.164ns (52.765%)  route 0.147ns (47.235%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE                         0.000     0.000 r  u_btu/sample_tick_reg/C
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u_btu/sample_tick_reg/Q
                         net (fo=8, routed)           0.147     0.311    u_destuff/sample_tick_s
    SLICE_X3Y14          FDCE                                         r  u_destuff/s_same_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_btu/sample_tick_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_destuff/s_same_count_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.164ns (52.765%)  route 0.147ns (47.235%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE                         0.000     0.000 r  u_btu/sample_tick_reg/C
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u_btu/sample_tick_reg/Q
                         net (fo=8, routed)           0.147     0.311    u_destuff/sample_tick_s
    SLICE_X3Y14          FDCE                                         r  u_destuff/s_same_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_btu/sample_tick_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_destuff/sl_last_bit_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.164ns (52.765%)  route 0.147ns (47.235%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE                         0.000     0.000 r  u_btu/sample_tick_reg/C
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u_btu/sample_tick_reg/Q
                         net (fo=8, routed)           0.147     0.311    u_destuff/sample_tick_s
    SLICE_X3Y14          FDPE                                         r  u_destuff/sl_last_bit_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_destuff/sl_skip_next_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_destuff/sl_skip_next_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.186ns (58.126%)  route 0.134ns (41.874%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE                         0.000     0.000 r  u_destuff/sl_skip_next_reg/C
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_destuff/sl_skip_next_reg/Q
                         net (fo=7, routed)           0.134     0.275    u_destuff/sl_skip_next_reg_0
    SLICE_X3Y15          LUT5 (Prop_lut5_I4_O)        0.045     0.320 r  u_destuff/sl_skip_next_i_1/O
                         net (fo=1, routed)           0.000     0.320    u_destuff/sl_skip_next_i_1_n_0
    SLICE_X3Y15          FDCE                                         r  u_destuff/sl_skip_next_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_btu/s_tq_count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_btu/s_tq_count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.186ns (55.319%)  route 0.150ns (44.681%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDCE                         0.000     0.000 r  u_btu/s_tq_count_reg[6]/C
    SLICE_X3Y16          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_btu/s_tq_count_reg[6]/Q
                         net (fo=4, routed)           0.150     0.291    u_btu/s_tq_count[6]
    SLICE_X2Y16          LUT6 (Prop_lut6_I1_O)        0.045     0.336 r  u_btu/s_tq_count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.336    u_btu/p_0_in[7]
    SLICE_X2Y16          FDCE                                         r  u_btu/s_tq_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_btu/sample_tick_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_destuff/err_frame_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.209ns (59.407%)  route 0.143ns (40.593%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE                         0.000     0.000 r  u_btu/sample_tick_reg/C
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u_btu/sample_tick_reg/Q
                         net (fo=8, routed)           0.143     0.307    u_destuff/sample_tick_s
    SLICE_X2Y14          LUT4 (Prop_lut4_I0_O)        0.045     0.352 r  u_destuff/err_frame_i_1/O
                         net (fo=1, routed)           0.000     0.352    u_destuff/err_frame0_out
    SLICE_X2Y14          FDCE                                         r  u_destuff/err_frame_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_btu/sample_tick_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_destuff/bit_valid_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.209ns (59.071%)  route 0.145ns (40.929%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE                         0.000     0.000 r  u_btu/sample_tick_reg/C
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u_btu/sample_tick_reg/Q
                         net (fo=8, routed)           0.145     0.309    u_btu/sample_tick_s
    SLICE_X2Y14          LUT2 (Prop_lut2_I0_O)        0.045     0.354 r  u_btu/bit_valid_o_i_1/O
                         net (fo=1, routed)           0.000     0.354    u_destuff/bit_valid_o_reg_0
    SLICE_X2Y14          FDCE                                         r  u_destuff/bit_valid_o_reg/D
  -------------------------------------------------------------------    -------------------





