#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Dec  2 21:27:51 2024
# Process ID: 4820
# Current directory: D:/SoC/oledTest_12_02/ip_repo/oledControl
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16620 D:\SoC\oledTest_12_02\ip_repo\oledControl\edit_oledControl_v1_0.xpr
# Log file: D:/SoC/oledTest_12_02/ip_repo/oledControl/vivado.log
# Journal file: D:/SoC/oledTest_12_02/ip_repo/oledControl\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/SoC/oledTest_12_02/ip_repo/oledControl/edit_oledControl_v1_0.xpr
INFO: [Project 1-313] Project file moved from 'k:/gwang/ip_repo/oledcontrol' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/SoC/oledTest_12_02/ip_repo/oledControl/oledControl_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SoC/oledTest_12_02/ip_repo'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/SoC/oledTest_12_02/ip_repo' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/SoC/oledTest_12_02/ip_repo/oledControl'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
ipx::open_ipxact_file {D:\SoC\oledTest_12_02\ip_repo\oledControl\oledControl_1.0\component.xml}
WARNING: [IP_Flow 19-5226] Project source file 'd:/SoC/oledTest_12_02/ip_repo/oledControl/oledControl_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'd:/SoC/oledTest_12_02/ip_repo/oledControl/oledControl_1.0/src/charROM.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'd:/SoC/oledTest_12_02/ip_repo/oledControl/oledControl_1.0/src/delay.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'd:/SoC/oledTest_12_02/ip_repo/oledControl/oledControl_1.0/src/oledControl.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'd:/SoC/oledTest_12_02/ip_repo/oledControl/oledControl_1.0/src/oledControl_v1_0_S00_AXI.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'd:/SoC/oledTest_12_02/ip_repo/oledControl/oledControl_1.0/src/spiControl.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'd:/SoC/oledTest_12_02/ip_repo/oledControl/oledControl_1.0/src/top.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'd:/SoC/oledTest_12_02/ip_repo/oledControl/oledControl_1.0/src/oledControl_v1_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'd:/SoC/oledTest_12_02/ip_repo/oledControl/oledControl_1.0/src/charROM.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'd:/SoC/oledTest_12_02/ip_repo/oledControl/oledControl_1.0/src/delay.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'd:/SoC/oledTest_12_02/ip_repo/oledControl/oledControl_1.0/src/oledControl.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'd:/SoC/oledTest_12_02/ip_repo/oledControl/oledControl_1.0/src/oledControl_v1_0_S00_AXI.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'd:/SoC/oledTest_12_02/ip_repo/oledControl/oledControl_1.0/src/spiControl.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'd:/SoC/oledTest_12_02/ip_repo/oledControl/oledControl_1.0/src/top.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'd:/SoC/oledTest_12_02/ip_repo/oledControl/oledControl_1.0/src/oledControl_v1_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/SoC/oledTest_12_02/ip_repo/oledControl/oledControl_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
set_property core_revision 5 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path d:/SoC/oledTest_12_02/ip_repo/oledControl/oledControl_1.0
CRITICAL WARNING: [IP_Flow 19-1681] Failed to reload user IP repository 'd:/SoC/oledTest_12_02/ip_repo/oledControl/oledControl_1.0'. ''d:/SoC/oledTest_12_02/ip_repo/oledControl/oledControl_1.0' is not valid: Path is contained within another repository.'
0
set_property core_revision 6 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path d:/SoC/oledTest_12_02/ip_repo/oledControl/oledControl_1.0
CRITICAL WARNING: [IP_Flow 19-1681] Failed to reload user IP repository 'd:/SoC/oledTest_12_02/ip_repo/oledControl/oledControl_1.0'. ''d:/SoC/oledTest_12_02/ip_repo/oledControl/oledControl_1.0' is not valid: Path is contained within another repository.'
0
set_property core_revision 7 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path d:/SoC/oledTest_12_02/ip_repo/oledControl/oledControl_1.0
CRITICAL WARNING: [IP_Flow 19-1681] Failed to reload user IP repository 'd:/SoC/oledTest_12_02/ip_repo/oledControl/oledControl_1.0'. ''d:/SoC/oledTest_12_02/ip_repo/oledControl/oledControl_1.0' is not valid: Path is contained within another repository.'
0
set_property core_revision 8 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path d:/SoC/oledTest_12_02/ip_repo/oledControl/oledControl_1.0
CRITICAL WARNING: [IP_Flow 19-1681] Failed to reload user IP repository 'd:/SoC/oledTest_12_02/ip_repo/oledControl/oledControl_1.0'. ''d:/SoC/oledTest_12_02/ip_repo/oledControl/oledControl_1.0' is not valid: Path is contained within another repository.'
0
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec  3 00:21:28 2024...
