
<html><head><title>Modeling Concepts</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="jommy" />
<meta name="CreateDate" content="2019-09-18" />
<meta name="CreateTime" content="1568827685" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the analog and mixed-signal aspects of the Cadence Verilog-AMS language. With Verilog-AMS, you can create and use modules that describe the high-level behavior and structure of analog, digital, and mixed-signal components and systems." />
<meta name="DocTitle" content="Cadence Verilog-AMS Language Reference" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Modeling Concepts" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-3.1" />
<meta name="Keyword" content="verilogamsref" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2019-09-18" />
<meta name="ModifiedTime" content="1568827685" />
<meta name="NextFile" content="chap2.html" />
<meta name="Group" content="Analog Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification" />
<meta name="PrevFile" content="preface.html" />
<meta name="Product" content="Xcelium" />
<meta name="ProductFamily" content="Xcelium" />
<meta name="ProductVersion" content="19.09" />
<meta name="RightsManagement" content="Copyright 2012-2019 Cadence Design Systems Inc." />
<meta name="Title" content="Cadence Verilog-AMS Language Reference -- Modeling Concepts" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="product_feature" content="" />
<meta name="product_subfeature" content="" />
<meta name="Version" content="19.09" />
<meta name="SpaceKey" content="verilogamsref1909" />
<meta name="webflare-version" content="1.4" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" /></head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="verilogamsrefTOC.html">Contents</a></li><li><a class="prev" href="preface.html" title="Preface">Preface</a></li><li style="float: right;"><a class="viewPrint" href="verilogamsref.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="chap2.html" title="Creating Modules">Creating Modules</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Cadence Verilog-AMS Language Reference<br />Product Version 19.09, September 2019</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;">

<h1>1
<a id="pgfId-1031799"></a></h1>
<h1>
<a id="pgfId-1031801"></a><hr />
<a id="30555"></a>Modeling Concepts<hr />
</h1>

<p>
<a id="pgfId-1031802"></a>This chapter introduces some important concepts basic to using the Cadence<sup>&#174;</sup> Verilog<sup>&#174;</sup>-AMS language, including</p>
<ul><li>
<a id="pgfId-1031805"></a><a href="chap1.html#22225">Verilog-AMS Language Overview</a></li><li>
<a id="pgfId-1031809"></a><a href="chap1.html#14280">Describing a System</a></li><li>
<a id="pgfId-1031813"></a><a href="chap1.html#26597">Analog Systems</a></li></ul>



<h2>
<a id="pgfId-1031817"></a><a id="marker-1065695"></a><a id="22225"></a>Verilog-AMS Language Overview</h2>

<p>
<a id="pgfId-1074267"></a>The Verilog<sup>&#174;</sup>-AMS language lets you create and use modules that describe both the high-level behavior and the structure of analog and mixed-signal systems and components. You describe the behavior of a component mathematically in terms of its ports and external parameters. You describe the structure of a component in terms of interconnected subcomponents. With the statements of Verilog-AMS, you can describe a wide range of systems, such as electrical, mechanical, fluid dynamic, and thermodynamic systems.</p>
<p>
<a id="pgfId-1032512"></a>For analog aspects of the design, the simulator uses Kirchhoff&#8217;s Potential and Flow laws to develop a set of descriptive equations and then solves the equations with the Newton-Raphson method. See <a href="appA.html#40937">Appendix A, &#8220;Nodal Analysis,&#8221;</a> for additional information.</p>
<p>
<a id="pgfId-1074381"></a>For information about the digital capabilities of Verilog-AMS, see the <em>NC Verilog Simulator Help</em>, the <em>Verilog-XL Reference</em>, and the<em> IEEE Standard Hardware Description Language Based on the Verilog Hardware Description Language</em>.</p>
<p>
<a id="pgfId-1032121"></a>To introduce the algorithms underlying system simulation, the following sections describe</p>
<ul><li>
<a id="pgfId-1031857"></a>What a system is</li><li>
<a id="pgfId-1031858"></a>How you specify the structure and behavior of a system</li><li>
<a id="pgfId-1031859"></a>How the simulator develops a set of equations and solves them to simulate a system</li></ul>



<h2>
<a id="pgfId-1031860"></a><a id="marker-1065697"></a><a id="14280"></a>Describing a System</h2>

<p>
<a id="pgfId-1031862"></a><a id="marker-1031861"></a>A <em>system</em> is a collection of interconnected components that produces a response when acted upon by a stimulus. A <em>hierarchical system</em> is a system in which the components are also systems. A <em>leaf component</em> is a component that has no subcomponents. Each leaf component connects to zero or more nets. Each net connects to a signal which can traverse multiple levels of the hierarchy. The behavior of each component is defined in terms of the values of the nets to which it connects.</p>
<p>
<a id="pgfId-1033722"></a>A <em>signal</em> is a hierarchical collection of nets which, because of port connections, are contiguous. If all the nets that make up a signal are in the discrete domain, the signal is a <em>digital signal</em>. If all the nets that make up a signal are in the continuous domain, the signal is an <em>analog signal</em>. A signal that consists of nets from both domains is called a <em>mixed signal</em>.</p>
<p>
<a id="pgfId-1033827"></a>Similarly, a port whose connections are both analog is an <em>analog port</em>, a port whose connections are both digital is a <em>digital port</em>, and a port with one analog connection and one digital connection is a <em>mixed port</em>. The components interconnect through ports and nets to build a hierarchy, as illustrated in the following figure.</p>

<p>
<a id="pgfId-1033909"></a></p>
<div class="webflare-div-image">
<img width="503" height="425" src="images/chap1-2.gif" /></div>
<h2>
<a id="pgfId-1033955"></a><a id="marker-1065699"></a><a id="26597"></a>Analog Systems</h2>

<p>
<a id="pgfId-1033960"></a>The information in the following sections applies to analog systems.</p>

<h3>
<a id="pgfId-1033974"></a><a id="marker-1065701"></a>Nodes</h3>

<p>
<a id="pgfId-1033975"></a>A node is a point of physical connection between nets of continuous-time descriptions. Nodes obey conservation-law semantics.</p>

<h3>
<a id="pgfId-1031950"></a><a id="marker-1065703"></a>Conservative Systems</h3>

<p>
<a id="pgfId-1031953"></a>A <em>conservative</em><a id="marker-1031951"></a><a id="marker-1031952"></a> <em>system</em> is one that obeys the laws of conservation described by <a id="marker-1031954"></a><a id="marker-1031955"></a>Kirchhoff&#8217;s Potential and<a id="marker-1031956"></a> <a id="marker-1031957"></a>Flow laws. For additional information about these laws, see <a href="appA.html#21205">&#8220;Kirchhoff&#8217;s Laws&#8221;</a>.</p>
<p>
<a id="pgfId-1031963"></a>In a <a id="marker-1031961"></a>conservative system, each <a id="marker-1031962"></a>node has two values associated with it: the <a id="marker-1031964"></a>potential of the node and the <a id="marker-1031965"></a>flow out of the node. Each <a id="marker-1031966"></a>branch in a conservative system also has two associated values: the potential across the branch and the flow through the branch.</p>

<h4>
<a id="pgfId-1031967"></a><a id="marker-1065705"></a>Reference Nodes</h4>

<p>
<a id="pgfId-1032457"></a>The potential of a single node is defined with respect to a reference node<a id="marker-1032455"></a><a id="marker-1032456"></a>. The reference node, called <em>ground</em><a id="marker-1032458"></a> in electrical systems, has a potential of zero. Any net of continuous discipline can be declared to be ground, and in this case, the node associated with the net is the global reference node in the circuit. For information about declaring a ground, see <a href="chap4.html#42243">&#8220;Ground Nodes&#8221;</a>.</p>

<h4>
<a id="pgfId-1032463"></a><a id="marker-1065707"></a>Reference Directions</h4>

<p>
<a id="pgfId-1031976"></a>Each branch has a <a id="marker-1031974"></a>reference direction<a id="marker-1031975"></a> for the potential and flow. For example, consider the following schematic. With the reference direction shown, the potential in this schematic is positive whenever the potential of the terminal marked with a plus sign is larger than the potential of the terminal marked with a minus sign.</p>

<p>
<a id="pgfId-1032519"></a></p>
<div class="webflare-div-image">
<img width="503" height="67" src="images/chap1-3.gif" /></div>

<p>
<a id="pgfId-1031997"></a>Verilog-AMS uses <a id="marker-1031995"></a><a id="marker-1031996"></a>associated reference directions. Consequently, a positive flow is defined as one that enters the branch through the terminal marked with the plus sign and exits through the terminal marked with the minus sign.</p>

<h3>
<a id="pgfId-1031998"></a><a id="marker-1065709"></a>Signal-Flow Systems</h3>

<p>
<a id="pgfId-1031999"></a>Unlike conservative systems, signal-flow systems associate only a single value with each node. Verilog-AMS supports <a id="marker-1032000"></a>signal-flow modeling.</p>

<h3>
<a id="pgfId-1032001"></a><a id="marker-1065711"></a>Mixed Conservative and Signal-Flow Systems</h3>

<p>
<a id="pgfId-1032002"></a>With Verilog-AMS, you can model systems that contain a mixture of conservative nodes and signal-flow nodes. Verilog-AMS accommodates this mixing with semantics that can be used for both kinds of nodes. With Verilog-AMS you can model systems containing digital domain information too, so you can mix conservative analog, signal flow analog, and digital modeling in one mixed-signal system.</p>

<h3>
<a id="pgfId-1032011"></a><a id="marker-1065713"></a><a id="29349"></a>Simulator Flow for Analog Systems</h3>

<p>
<a id="pgfId-1032012"></a>After you specify the structure and behavior of a system, you submit the description to the simulator. For analog systems, the simulator then uses Kirchhoff&#8217;s laws to develop equations that define the values and flows in the system. Because the equations are differential and nonlinear, the simulator does not solve them directly. Instead, the simulator uses an approximation and solves the equations iteratively at individual time points. The simulator controls the interval between the time points to ensure the accuracy of the approximation. </p>
<p>
<a id="pgfId-1032013"></a>At each time point, iteration continues until two convergence criteria are satisfied. The first criterion requires that the approximate solution on this iteration be close to the accepted solution on the previous iteration. The second criterion requires that Kirchhoff&#8217;s Flow Law be adequately satisfied. To indicate the required accuracy for these criteria, you specify tolerances. For a graphical representation of the analog iteration process, see the <a href="chap1.html#25266">Simulator Flow for Analog Systems</a> figure. For more details about how the simulator uses Kirchhoff&#8217;s laws, see <a href="appA.html#18915">&#8220;Simulating an Analog System&#8221;</a>.</p>

<ft-figtabl-title id="#id1032088">
<a id="pgfId-1032088"></a><a id="25266"></a>Simulator Flow for Analog Systems</ft-figtabl-title>
<p>
<a id="pgfId-1032541"></a></p>
<div class="webflare-div-image">
<img width="668" height="632" src="images/chap1-4.gif" /></div>

<p>
<a id="pgfId-1032534"></a></p>

<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="preface.html" id="prev" title="Preface">Preface</a></em></b><b><em><a href="chap2.html" id="nex" title="Creating Modules">Creating Modules</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2019, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
</body></html>