INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aadit/Desktop/New folder/universal_shift_register_struct/universal_shift_register_struct.srcs/sources_1/new/shift_register_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register_4bit
INFO: [VRFC 10-311] analyzing module mux_out
INFO: [VRFC 10-311] analyzing module Mux_4x1
INFO: [VRFC 10-311] analyzing module D_flip_flop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aadit/Desktop/New folder/universal_shift_register_struct/universal_shift_register_struct.srcs/sim_1/new/t_shift_register_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module t_shift_register_4bit
