# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 2
attribute \src "dut.sv:1.1-42.10"
attribute \top 1
module \scope_task
  attribute \src "dut.sv:1.31-1.32"
  wire width 4 input 1 \k
  attribute \reg 1
  attribute \src "dut.sv:29.16-29.21"
  wire width 16 \temp1
  attribute \reg 1
  attribute \src "dut.sv:29.23-29.28"
  wire width 16 \temp2
  attribute \src "dut.sv:1.52-1.53"
  wire width 16 output 2 \x
  attribute \src "dut.sv:1.55-1.56"
  wire width 16 output 3 \y
  connect \temp1 \x
  connect \temp2 \y
end
