
PSU_FW.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007bcc  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001ac0  08007d70  08007d70  00017d70  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009830  08009830  000201ec  2**0
                  CONTENTS
  4 .ARM          00000008  08009830  08009830  00019830  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009838  08009838  000201ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009838  08009838  00019838  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800983c  0800983c  0001983c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  08009840  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000564  200001ec  08009a2c  000201ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000750  08009a2c  00020750  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011563  00000000  00000000  0002021c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000025ff  00000000  00000000  0003177f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000fd8  00000000  00000000  00033d80  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000eb0  00000000  00000000  00034d58  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001861e  00000000  00000000  00035c08  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000d88a  00000000  00000000  0004e226  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00094404  00000000  00000000  0005bab0  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000efeb4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004bbc  00000000  00000000  000eff30  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001ec 	.word	0x200001ec
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08007d54 	.word	0x08007d54

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001f0 	.word	0x200001f0
 80001dc:	08007d54 	.word	0x08007d54

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ce:	f1a4 0401 	sub.w	r4, r4, #1
 80003d2:	d1e9      	bne.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000bcc:	f000 b972 	b.w	8000eb4 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9e08      	ldr	r6, [sp, #32]
 8000bee:	4604      	mov	r4, r0
 8000bf0:	4688      	mov	r8, r1
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d14b      	bne.n	8000c8e <__udivmoddi4+0xa6>
 8000bf6:	428a      	cmp	r2, r1
 8000bf8:	4615      	mov	r5, r2
 8000bfa:	d967      	bls.n	8000ccc <__udivmoddi4+0xe4>
 8000bfc:	fab2 f282 	clz	r2, r2
 8000c00:	b14a      	cbz	r2, 8000c16 <__udivmoddi4+0x2e>
 8000c02:	f1c2 0720 	rsb	r7, r2, #32
 8000c06:	fa01 f302 	lsl.w	r3, r1, r2
 8000c0a:	fa20 f707 	lsr.w	r7, r0, r7
 8000c0e:	4095      	lsls	r5, r2
 8000c10:	ea47 0803 	orr.w	r8, r7, r3
 8000c14:	4094      	lsls	r4, r2
 8000c16:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c1a:	0c23      	lsrs	r3, r4, #16
 8000c1c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000c20:	fa1f fc85 	uxth.w	ip, r5
 8000c24:	fb0e 8817 	mls	r8, lr, r7, r8
 8000c28:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c2c:	fb07 f10c 	mul.w	r1, r7, ip
 8000c30:	4299      	cmp	r1, r3
 8000c32:	d909      	bls.n	8000c48 <__udivmoddi4+0x60>
 8000c34:	18eb      	adds	r3, r5, r3
 8000c36:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000c3a:	f080 811b 	bcs.w	8000e74 <__udivmoddi4+0x28c>
 8000c3e:	4299      	cmp	r1, r3
 8000c40:	f240 8118 	bls.w	8000e74 <__udivmoddi4+0x28c>
 8000c44:	3f02      	subs	r7, #2
 8000c46:	442b      	add	r3, r5
 8000c48:	1a5b      	subs	r3, r3, r1
 8000c4a:	b2a4      	uxth	r4, r4
 8000c4c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c50:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c54:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c58:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c5c:	45a4      	cmp	ip, r4
 8000c5e:	d909      	bls.n	8000c74 <__udivmoddi4+0x8c>
 8000c60:	192c      	adds	r4, r5, r4
 8000c62:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c66:	f080 8107 	bcs.w	8000e78 <__udivmoddi4+0x290>
 8000c6a:	45a4      	cmp	ip, r4
 8000c6c:	f240 8104 	bls.w	8000e78 <__udivmoddi4+0x290>
 8000c70:	3802      	subs	r0, #2
 8000c72:	442c      	add	r4, r5
 8000c74:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c78:	eba4 040c 	sub.w	r4, r4, ip
 8000c7c:	2700      	movs	r7, #0
 8000c7e:	b11e      	cbz	r6, 8000c88 <__udivmoddi4+0xa0>
 8000c80:	40d4      	lsrs	r4, r2
 8000c82:	2300      	movs	r3, #0
 8000c84:	e9c6 4300 	strd	r4, r3, [r6]
 8000c88:	4639      	mov	r1, r7
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	428b      	cmp	r3, r1
 8000c90:	d909      	bls.n	8000ca6 <__udivmoddi4+0xbe>
 8000c92:	2e00      	cmp	r6, #0
 8000c94:	f000 80eb 	beq.w	8000e6e <__udivmoddi4+0x286>
 8000c98:	2700      	movs	r7, #0
 8000c9a:	e9c6 0100 	strd	r0, r1, [r6]
 8000c9e:	4638      	mov	r0, r7
 8000ca0:	4639      	mov	r1, r7
 8000ca2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ca6:	fab3 f783 	clz	r7, r3
 8000caa:	2f00      	cmp	r7, #0
 8000cac:	d147      	bne.n	8000d3e <__udivmoddi4+0x156>
 8000cae:	428b      	cmp	r3, r1
 8000cb0:	d302      	bcc.n	8000cb8 <__udivmoddi4+0xd0>
 8000cb2:	4282      	cmp	r2, r0
 8000cb4:	f200 80fa 	bhi.w	8000eac <__udivmoddi4+0x2c4>
 8000cb8:	1a84      	subs	r4, r0, r2
 8000cba:	eb61 0303 	sbc.w	r3, r1, r3
 8000cbe:	2001      	movs	r0, #1
 8000cc0:	4698      	mov	r8, r3
 8000cc2:	2e00      	cmp	r6, #0
 8000cc4:	d0e0      	beq.n	8000c88 <__udivmoddi4+0xa0>
 8000cc6:	e9c6 4800 	strd	r4, r8, [r6]
 8000cca:	e7dd      	b.n	8000c88 <__udivmoddi4+0xa0>
 8000ccc:	b902      	cbnz	r2, 8000cd0 <__udivmoddi4+0xe8>
 8000cce:	deff      	udf	#255	; 0xff
 8000cd0:	fab2 f282 	clz	r2, r2
 8000cd4:	2a00      	cmp	r2, #0
 8000cd6:	f040 808f 	bne.w	8000df8 <__udivmoddi4+0x210>
 8000cda:	1b49      	subs	r1, r1, r5
 8000cdc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ce0:	fa1f f885 	uxth.w	r8, r5
 8000ce4:	2701      	movs	r7, #1
 8000ce6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000cea:	0c23      	lsrs	r3, r4, #16
 8000cec:	fb0e 111c 	mls	r1, lr, ip, r1
 8000cf0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cf4:	fb08 f10c 	mul.w	r1, r8, ip
 8000cf8:	4299      	cmp	r1, r3
 8000cfa:	d907      	bls.n	8000d0c <__udivmoddi4+0x124>
 8000cfc:	18eb      	adds	r3, r5, r3
 8000cfe:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000d02:	d202      	bcs.n	8000d0a <__udivmoddi4+0x122>
 8000d04:	4299      	cmp	r1, r3
 8000d06:	f200 80cd 	bhi.w	8000ea4 <__udivmoddi4+0x2bc>
 8000d0a:	4684      	mov	ip, r0
 8000d0c:	1a59      	subs	r1, r3, r1
 8000d0e:	b2a3      	uxth	r3, r4
 8000d10:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d14:	fb0e 1410 	mls	r4, lr, r0, r1
 8000d18:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d1c:	fb08 f800 	mul.w	r8, r8, r0
 8000d20:	45a0      	cmp	r8, r4
 8000d22:	d907      	bls.n	8000d34 <__udivmoddi4+0x14c>
 8000d24:	192c      	adds	r4, r5, r4
 8000d26:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x14a>
 8000d2c:	45a0      	cmp	r8, r4
 8000d2e:	f200 80b6 	bhi.w	8000e9e <__udivmoddi4+0x2b6>
 8000d32:	4618      	mov	r0, r3
 8000d34:	eba4 0408 	sub.w	r4, r4, r8
 8000d38:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d3c:	e79f      	b.n	8000c7e <__udivmoddi4+0x96>
 8000d3e:	f1c7 0c20 	rsb	ip, r7, #32
 8000d42:	40bb      	lsls	r3, r7
 8000d44:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d48:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d4c:	fa01 f407 	lsl.w	r4, r1, r7
 8000d50:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d54:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d58:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d5c:	4325      	orrs	r5, r4
 8000d5e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d62:	0c2c      	lsrs	r4, r5, #16
 8000d64:	fb08 3319 	mls	r3, r8, r9, r3
 8000d68:	fa1f fa8e 	uxth.w	sl, lr
 8000d6c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d70:	fb09 f40a 	mul.w	r4, r9, sl
 8000d74:	429c      	cmp	r4, r3
 8000d76:	fa02 f207 	lsl.w	r2, r2, r7
 8000d7a:	fa00 f107 	lsl.w	r1, r0, r7
 8000d7e:	d90b      	bls.n	8000d98 <__udivmoddi4+0x1b0>
 8000d80:	eb1e 0303 	adds.w	r3, lr, r3
 8000d84:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000d88:	f080 8087 	bcs.w	8000e9a <__udivmoddi4+0x2b2>
 8000d8c:	429c      	cmp	r4, r3
 8000d8e:	f240 8084 	bls.w	8000e9a <__udivmoddi4+0x2b2>
 8000d92:	f1a9 0902 	sub.w	r9, r9, #2
 8000d96:	4473      	add	r3, lr
 8000d98:	1b1b      	subs	r3, r3, r4
 8000d9a:	b2ad      	uxth	r5, r5
 8000d9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000da0:	fb08 3310 	mls	r3, r8, r0, r3
 8000da4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000da8:	fb00 fa0a 	mul.w	sl, r0, sl
 8000dac:	45a2      	cmp	sl, r4
 8000dae:	d908      	bls.n	8000dc2 <__udivmoddi4+0x1da>
 8000db0:	eb1e 0404 	adds.w	r4, lr, r4
 8000db4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000db8:	d26b      	bcs.n	8000e92 <__udivmoddi4+0x2aa>
 8000dba:	45a2      	cmp	sl, r4
 8000dbc:	d969      	bls.n	8000e92 <__udivmoddi4+0x2aa>
 8000dbe:	3802      	subs	r0, #2
 8000dc0:	4474      	add	r4, lr
 8000dc2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000dc6:	fba0 8902 	umull	r8, r9, r0, r2
 8000dca:	eba4 040a 	sub.w	r4, r4, sl
 8000dce:	454c      	cmp	r4, r9
 8000dd0:	46c2      	mov	sl, r8
 8000dd2:	464b      	mov	r3, r9
 8000dd4:	d354      	bcc.n	8000e80 <__udivmoddi4+0x298>
 8000dd6:	d051      	beq.n	8000e7c <__udivmoddi4+0x294>
 8000dd8:	2e00      	cmp	r6, #0
 8000dda:	d069      	beq.n	8000eb0 <__udivmoddi4+0x2c8>
 8000ddc:	ebb1 050a 	subs.w	r5, r1, sl
 8000de0:	eb64 0403 	sbc.w	r4, r4, r3
 8000de4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000de8:	40fd      	lsrs	r5, r7
 8000dea:	40fc      	lsrs	r4, r7
 8000dec:	ea4c 0505 	orr.w	r5, ip, r5
 8000df0:	e9c6 5400 	strd	r5, r4, [r6]
 8000df4:	2700      	movs	r7, #0
 8000df6:	e747      	b.n	8000c88 <__udivmoddi4+0xa0>
 8000df8:	f1c2 0320 	rsb	r3, r2, #32
 8000dfc:	fa20 f703 	lsr.w	r7, r0, r3
 8000e00:	4095      	lsls	r5, r2
 8000e02:	fa01 f002 	lsl.w	r0, r1, r2
 8000e06:	fa21 f303 	lsr.w	r3, r1, r3
 8000e0a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e0e:	4338      	orrs	r0, r7
 8000e10:	0c01      	lsrs	r1, r0, #16
 8000e12:	fbb3 f7fe 	udiv	r7, r3, lr
 8000e16:	fa1f f885 	uxth.w	r8, r5
 8000e1a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000e1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e22:	fb07 f308 	mul.w	r3, r7, r8
 8000e26:	428b      	cmp	r3, r1
 8000e28:	fa04 f402 	lsl.w	r4, r4, r2
 8000e2c:	d907      	bls.n	8000e3e <__udivmoddi4+0x256>
 8000e2e:	1869      	adds	r1, r5, r1
 8000e30:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000e34:	d22f      	bcs.n	8000e96 <__udivmoddi4+0x2ae>
 8000e36:	428b      	cmp	r3, r1
 8000e38:	d92d      	bls.n	8000e96 <__udivmoddi4+0x2ae>
 8000e3a:	3f02      	subs	r7, #2
 8000e3c:	4429      	add	r1, r5
 8000e3e:	1acb      	subs	r3, r1, r3
 8000e40:	b281      	uxth	r1, r0
 8000e42:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e46:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e4a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e4e:	fb00 f308 	mul.w	r3, r0, r8
 8000e52:	428b      	cmp	r3, r1
 8000e54:	d907      	bls.n	8000e66 <__udivmoddi4+0x27e>
 8000e56:	1869      	adds	r1, r5, r1
 8000e58:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000e5c:	d217      	bcs.n	8000e8e <__udivmoddi4+0x2a6>
 8000e5e:	428b      	cmp	r3, r1
 8000e60:	d915      	bls.n	8000e8e <__udivmoddi4+0x2a6>
 8000e62:	3802      	subs	r0, #2
 8000e64:	4429      	add	r1, r5
 8000e66:	1ac9      	subs	r1, r1, r3
 8000e68:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e6c:	e73b      	b.n	8000ce6 <__udivmoddi4+0xfe>
 8000e6e:	4637      	mov	r7, r6
 8000e70:	4630      	mov	r0, r6
 8000e72:	e709      	b.n	8000c88 <__udivmoddi4+0xa0>
 8000e74:	4607      	mov	r7, r0
 8000e76:	e6e7      	b.n	8000c48 <__udivmoddi4+0x60>
 8000e78:	4618      	mov	r0, r3
 8000e7a:	e6fb      	b.n	8000c74 <__udivmoddi4+0x8c>
 8000e7c:	4541      	cmp	r1, r8
 8000e7e:	d2ab      	bcs.n	8000dd8 <__udivmoddi4+0x1f0>
 8000e80:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e84:	eb69 020e 	sbc.w	r2, r9, lr
 8000e88:	3801      	subs	r0, #1
 8000e8a:	4613      	mov	r3, r2
 8000e8c:	e7a4      	b.n	8000dd8 <__udivmoddi4+0x1f0>
 8000e8e:	4660      	mov	r0, ip
 8000e90:	e7e9      	b.n	8000e66 <__udivmoddi4+0x27e>
 8000e92:	4618      	mov	r0, r3
 8000e94:	e795      	b.n	8000dc2 <__udivmoddi4+0x1da>
 8000e96:	4667      	mov	r7, ip
 8000e98:	e7d1      	b.n	8000e3e <__udivmoddi4+0x256>
 8000e9a:	4681      	mov	r9, r0
 8000e9c:	e77c      	b.n	8000d98 <__udivmoddi4+0x1b0>
 8000e9e:	3802      	subs	r0, #2
 8000ea0:	442c      	add	r4, r5
 8000ea2:	e747      	b.n	8000d34 <__udivmoddi4+0x14c>
 8000ea4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ea8:	442b      	add	r3, r5
 8000eaa:	e72f      	b.n	8000d0c <__udivmoddi4+0x124>
 8000eac:	4638      	mov	r0, r7
 8000eae:	e708      	b.n	8000cc2 <__udivmoddi4+0xda>
 8000eb0:	4637      	mov	r7, r6
 8000eb2:	e6e9      	b.n	8000c88 <__udivmoddi4+0xa0>

08000eb4 <__aeabi_idiv0>:
 8000eb4:	4770      	bx	lr
 8000eb6:	bf00      	nop

08000eb8 <readVin>:
const uint8_t IDLE_I_LOW = 100;    //mA
const uint8_t RESISTOR_TOP_VIN = 29;    //KOhm
const uint8_t RESISTOR_TOP_VOUT = 26;    //KOhm
const uint8_t RESISTOR_BOT = 10;    //KOhm

double readVin(void) {
 8000eb8:	b5b0      	push	{r4, r5, r7, lr}
 8000eba:	b088      	sub	sp, #32
 8000ebc:	af00      	add	r7, sp, #0
	uint32_t retVal = 0;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	61fb      	str	r3, [r7, #28]

	ADC_ChannelConfTypeDef sConfig = { 0 };
 8000ec2:	463b      	mov	r3, r7
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	601a      	str	r2, [r3, #0]
 8000ec8:	605a      	str	r2, [r3, #4]
 8000eca:	609a      	str	r2, [r3, #8]
 8000ecc:	60da      	str	r2, [r3, #12]
	sConfig.Channel = ADC_CHANNEL_1;
 8000ece:	2301      	movs	r3, #1
 8000ed0:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 1;
 8000ed2:	2301      	movs	r3, #1
 8000ed4:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES;
 8000ed6:	2302      	movs	r3, #2
 8000ed8:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8000eda:	463b      	mov	r3, r7
 8000edc:	4619      	mov	r1, r3
 8000ede:	4832      	ldr	r0, [pc, #200]	; (8000fa8 <readVin+0xf0>)
 8000ee0:	f002 f8da 	bl	8003098 <HAL_ADC_ConfigChannel>
		//error handle
	}
	HAL_ADC_Start(&hadc1);
 8000ee4:	4830      	ldr	r0, [pc, #192]	; (8000fa8 <readVin+0xf0>)
 8000ee6:	f001 ff6d 	bl	8002dc4 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8000eea:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000eee:	482e      	ldr	r0, [pc, #184]	; (8000fa8 <readVin+0xf0>)
 8000ef0:	f002 f841 	bl	8002f76 <HAL_ADC_PollForConversion>
	retVal = HAL_ADC_GetValue(&hadc1);
 8000ef4:	482c      	ldr	r0, [pc, #176]	; (8000fa8 <readVin+0xf0>)
 8000ef6:	f002 f8c2 	bl	800307e <HAL_ADC_GetValue>
 8000efa:	61f8      	str	r0, [r7, #28]
	HAL_ADC_Stop(&hadc1);
 8000efc:	482a      	ldr	r0, [pc, #168]	; (8000fa8 <readVin+0xf0>)
 8000efe:	f002 f807 	bl	8002f10 <HAL_ADC_Stop>

	double tempV = ((double) retVal / maxADCVal) * sysVolt;
 8000f02:	69f8      	ldr	r0, [r7, #28]
 8000f04:	f7ff fb06 	bl	8000514 <__aeabi_ui2d>
 8000f08:	a423      	add	r4, pc, #140	; (adr r4, 8000f98 <readVin+0xe0>)
 8000f0a:	e9d4 3400 	ldrd	r3, r4, [r4]
 8000f0e:	461a      	mov	r2, r3
 8000f10:	4623      	mov	r3, r4
 8000f12:	f7ff fca3 	bl	800085c <__aeabi_ddiv>
 8000f16:	4603      	mov	r3, r0
 8000f18:	460c      	mov	r4, r1
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	4621      	mov	r1, r4
 8000f1e:	a420      	add	r4, pc, #128	; (adr r4, 8000fa0 <readVin+0xe8>)
 8000f20:	e9d4 3400 	ldrd	r3, r4, [r4]
 8000f24:	461a      	mov	r2, r3
 8000f26:	4623      	mov	r3, r4
 8000f28:	f7ff fb6e 	bl	8000608 <__aeabi_dmul>
 8000f2c:	4603      	mov	r3, r0
 8000f2e:	460c      	mov	r4, r1
 8000f30:	e9c7 3404 	strd	r3, r4, [r7, #16]
	tempV = (double) ((tempV * (RESISTOR_TOP_VIN + RESISTOR_BOT)) / (RESISTOR_BOT))
 8000f34:	231d      	movs	r3, #29
 8000f36:	461a      	mov	r2, r3
 8000f38:	230a      	movs	r3, #10
 8000f3a:	4413      	add	r3, r2
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	f7ff faf9 	bl	8000534 <__aeabi_i2d>
 8000f42:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8000f46:	f7ff fb5f 	bl	8000608 <__aeabi_dmul>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	460c      	mov	r4, r1
 8000f4e:	4625      	mov	r5, r4
 8000f50:	461c      	mov	r4, r3
 8000f52:	230a      	movs	r3, #10
 8000f54:	4618      	mov	r0, r3
 8000f56:	f7ff faed 	bl	8000534 <__aeabi_i2d>
 8000f5a:	4602      	mov	r2, r0
 8000f5c:	460b      	mov	r3, r1
 8000f5e:	4620      	mov	r0, r4
 8000f60:	4629      	mov	r1, r5
 8000f62:	f7ff fc7b 	bl	800085c <__aeabi_ddiv>
 8000f66:	4603      	mov	r3, r0
 8000f68:	460c      	mov	r4, r1
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	4621      	mov	r1, r4
 8000f6e:	f04f 0200 	mov.w	r2, #0
 8000f72:	4b0e      	ldr	r3, [pc, #56]	; (8000fac <readVin+0xf4>)
 8000f74:	f7ff fb48 	bl	8000608 <__aeabi_dmul>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	460c      	mov	r4, r1
 8000f7c:	e9c7 3404 	strd	r3, r4, [r7, #16]
			* 1000.00;
	return tempV;
 8000f80:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8000f84:	ec44 3b17 	vmov	d7, r3, r4

}
 8000f88:	eeb0 0a47 	vmov.f32	s0, s14
 8000f8c:	eef0 0a67 	vmov.f32	s1, s15
 8000f90:	3720      	adds	r7, #32
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bdb0      	pop	{r4, r5, r7, pc}
 8000f96:	bf00      	nop
 8000f98:	00000000 	.word	0x00000000
 8000f9c:	40affe00 	.word	0x40affe00
 8000fa0:	66666666 	.word	0x66666666
 8000fa4:	400a6666 	.word	0x400a6666
 8000fa8:	200006c0 	.word	0x200006c0
 8000fac:	408f4000 	.word	0x408f4000

08000fb0 <readVout>:

double readVout(void) {
 8000fb0:	b5b0      	push	{r4, r5, r7, lr}
 8000fb2:	b088      	sub	sp, #32
 8000fb4:	af00      	add	r7, sp, #0
	uint32_t retVal = 0;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	61fb      	str	r3, [r7, #28]

	ADC_ChannelConfTypeDef sConfig = { 0 };
 8000fba:	463b      	mov	r3, r7
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	601a      	str	r2, [r3, #0]
 8000fc0:	605a      	str	r2, [r3, #4]
 8000fc2:	609a      	str	r2, [r3, #8]
 8000fc4:	60da      	str	r2, [r3, #12]
	sConfig.Channel = ADC_CHANNEL_0;
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 1;
 8000fca:	2301      	movs	r3, #1
 8000fcc:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES;
 8000fce:	2302      	movs	r3, #2
 8000fd0:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8000fd2:	463b      	mov	r3, r7
 8000fd4:	4619      	mov	r1, r3
 8000fd6:	4832      	ldr	r0, [pc, #200]	; (80010a0 <readVout+0xf0>)
 8000fd8:	f002 f85e 	bl	8003098 <HAL_ADC_ConfigChannel>
		//error handle
	}
	HAL_ADC_Start(&hadc1);
 8000fdc:	4830      	ldr	r0, [pc, #192]	; (80010a0 <readVout+0xf0>)
 8000fde:	f001 fef1 	bl	8002dc4 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8000fe2:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000fe6:	482e      	ldr	r0, [pc, #184]	; (80010a0 <readVout+0xf0>)
 8000fe8:	f001 ffc5 	bl	8002f76 <HAL_ADC_PollForConversion>
	retVal = HAL_ADC_GetValue(&hadc1);
 8000fec:	482c      	ldr	r0, [pc, #176]	; (80010a0 <readVout+0xf0>)
 8000fee:	f002 f846 	bl	800307e <HAL_ADC_GetValue>
 8000ff2:	61f8      	str	r0, [r7, #28]
	HAL_ADC_Stop(&hadc1);
 8000ff4:	482a      	ldr	r0, [pc, #168]	; (80010a0 <readVout+0xf0>)
 8000ff6:	f001 ff8b 	bl	8002f10 <HAL_ADC_Stop>

	double tempV = ((double) retVal / maxADCVal) * sysVolt;
 8000ffa:	69f8      	ldr	r0, [r7, #28]
 8000ffc:	f7ff fa8a 	bl	8000514 <__aeabi_ui2d>
 8001000:	a423      	add	r4, pc, #140	; (adr r4, 8001090 <readVout+0xe0>)
 8001002:	e9d4 3400 	ldrd	r3, r4, [r4]
 8001006:	461a      	mov	r2, r3
 8001008:	4623      	mov	r3, r4
 800100a:	f7ff fc27 	bl	800085c <__aeabi_ddiv>
 800100e:	4603      	mov	r3, r0
 8001010:	460c      	mov	r4, r1
 8001012:	4618      	mov	r0, r3
 8001014:	4621      	mov	r1, r4
 8001016:	a420      	add	r4, pc, #128	; (adr r4, 8001098 <readVout+0xe8>)
 8001018:	e9d4 3400 	ldrd	r3, r4, [r4]
 800101c:	461a      	mov	r2, r3
 800101e:	4623      	mov	r3, r4
 8001020:	f7ff faf2 	bl	8000608 <__aeabi_dmul>
 8001024:	4603      	mov	r3, r0
 8001026:	460c      	mov	r4, r1
 8001028:	e9c7 3404 	strd	r3, r4, [r7, #16]
	tempV = (double) ((tempV * (RESISTOR_TOP_VOUT + RESISTOR_BOT)) / (RESISTOR_BOT))
 800102c:	231a      	movs	r3, #26
 800102e:	461a      	mov	r2, r3
 8001030:	230a      	movs	r3, #10
 8001032:	4413      	add	r3, r2
 8001034:	4618      	mov	r0, r3
 8001036:	f7ff fa7d 	bl	8000534 <__aeabi_i2d>
 800103a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800103e:	f7ff fae3 	bl	8000608 <__aeabi_dmul>
 8001042:	4603      	mov	r3, r0
 8001044:	460c      	mov	r4, r1
 8001046:	4625      	mov	r5, r4
 8001048:	461c      	mov	r4, r3
 800104a:	230a      	movs	r3, #10
 800104c:	4618      	mov	r0, r3
 800104e:	f7ff fa71 	bl	8000534 <__aeabi_i2d>
 8001052:	4602      	mov	r2, r0
 8001054:	460b      	mov	r3, r1
 8001056:	4620      	mov	r0, r4
 8001058:	4629      	mov	r1, r5
 800105a:	f7ff fbff 	bl	800085c <__aeabi_ddiv>
 800105e:	4603      	mov	r3, r0
 8001060:	460c      	mov	r4, r1
 8001062:	4618      	mov	r0, r3
 8001064:	4621      	mov	r1, r4
 8001066:	f04f 0200 	mov.w	r2, #0
 800106a:	4b0e      	ldr	r3, [pc, #56]	; (80010a4 <readVout+0xf4>)
 800106c:	f7ff facc 	bl	8000608 <__aeabi_dmul>
 8001070:	4603      	mov	r3, r0
 8001072:	460c      	mov	r4, r1
 8001074:	e9c7 3404 	strd	r3, r4, [r7, #16]
			* 1000.00;
	return tempV;
 8001078:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 800107c:	ec44 3b17 	vmov	d7, r3, r4
}
 8001080:	eeb0 0a47 	vmov.f32	s0, s14
 8001084:	eef0 0a67 	vmov.f32	s1, s15
 8001088:	3720      	adds	r7, #32
 800108a:	46bd      	mov	sp, r7
 800108c:	bdb0      	pop	{r4, r5, r7, pc}
 800108e:	bf00      	nop
 8001090:	00000000 	.word	0x00000000
 8001094:	40affe00 	.word	0x40affe00
 8001098:	66666666 	.word	0x66666666
 800109c:	400a6666 	.word	0x400a6666
 80010a0:	200006c0 	.word	0x200006c0
 80010a4:	408f4000 	.word	0x408f4000

080010a8 <readIOut>:

double readIOut(void) {
 80010a8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80010ac:	b088      	sub	sp, #32
 80010ae:	af00      	add	r7, sp, #0
	uint32_t retVal = 0;
 80010b0:	2300      	movs	r3, #0
 80010b2:	61fb      	str	r3, [r7, #28]

	ADC_ChannelConfTypeDef sConfig = { 0 };
 80010b4:	463b      	mov	r3, r7
 80010b6:	2200      	movs	r2, #0
 80010b8:	601a      	str	r2, [r3, #0]
 80010ba:	605a      	str	r2, [r3, #4]
 80010bc:	609a      	str	r2, [r3, #8]
 80010be:	60da      	str	r2, [r3, #12]
	sConfig.Channel = ADC_CHANNEL_13;
 80010c0:	230d      	movs	r3, #13
 80010c2:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 1;
 80010c4:	2301      	movs	r3, #1
 80010c6:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES;
 80010c8:	2302      	movs	r3, #2
 80010ca:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 80010cc:	463b      	mov	r3, r7
 80010ce:	4619      	mov	r1, r3
 80010d0:	484d      	ldr	r0, [pc, #308]	; (8001208 <readIOut+0x160>)
 80010d2:	f001 ffe1 	bl	8003098 <HAL_ADC_ConfigChannel>
		//error handle
	}
	HAL_ADC_Start(&hadc1);
 80010d6:	484c      	ldr	r0, [pc, #304]	; (8001208 <readIOut+0x160>)
 80010d8:	f001 fe74 	bl	8002dc4 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 80010dc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80010e0:	4849      	ldr	r0, [pc, #292]	; (8001208 <readIOut+0x160>)
 80010e2:	f001 ff48 	bl	8002f76 <HAL_ADC_PollForConversion>
	retVal = HAL_ADC_GetValue(&hadc1);
 80010e6:	4848      	ldr	r0, [pc, #288]	; (8001208 <readIOut+0x160>)
 80010e8:	f001 ffc9 	bl	800307e <HAL_ADC_GetValue>
 80010ec:	61f8      	str	r0, [r7, #28]
	HAL_ADC_Stop(&hadc1);
 80010ee:	4846      	ldr	r0, [pc, #280]	; (8001208 <readIOut+0x160>)
 80010f0:	f001 ff0e 	bl	8002f10 <HAL_ADC_Stop>

	if (retVal <= 30)
 80010f4:	69fb      	ldr	r3, [r7, #28]
 80010f6:	2b1e      	cmp	r3, #30
 80010f8:	d801      	bhi.n	80010fe <readIOut+0x56>
		retVal = 0;
 80010fa:	2300      	movs	r3, #0
 80010fc:	61fb      	str	r3, [r7, #28]
	double tempI = ((double) retVal / maxADCVal) * sysVolt;
 80010fe:	69f8      	ldr	r0, [r7, #28]
 8001100:	f7ff fa08 	bl	8000514 <__aeabi_ui2d>
 8001104:	a43c      	add	r4, pc, #240	; (adr r4, 80011f8 <readIOut+0x150>)
 8001106:	e9d4 3400 	ldrd	r3, r4, [r4]
 800110a:	461a      	mov	r2, r3
 800110c:	4623      	mov	r3, r4
 800110e:	f7ff fba5 	bl	800085c <__aeabi_ddiv>
 8001112:	4603      	mov	r3, r0
 8001114:	460c      	mov	r4, r1
 8001116:	4618      	mov	r0, r3
 8001118:	4621      	mov	r1, r4
 800111a:	a439      	add	r4, pc, #228	; (adr r4, 8001200 <readIOut+0x158>)
 800111c:	e9d4 3400 	ldrd	r3, r4, [r4]
 8001120:	461a      	mov	r2, r3
 8001122:	4623      	mov	r3, r4
 8001124:	f7ff fa70 	bl	8000608 <__aeabi_dmul>
 8001128:	4603      	mov	r3, r0
 800112a:	460c      	mov	r4, r1
 800112c:	e9c7 3404 	strd	r3, r4, [r7, #16]
	tempI = (tempI * 1000) / (SENSE_GAIN * (R_SENSE / 1000.00));
 8001130:	f04f 0200 	mov.w	r2, #0
 8001134:	4b35      	ldr	r3, [pc, #212]	; (800120c <readIOut+0x164>)
 8001136:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800113a:	f7ff fa65 	bl	8000608 <__aeabi_dmul>
 800113e:	4603      	mov	r3, r0
 8001140:	460c      	mov	r4, r1
 8001142:	4625      	mov	r5, r4
 8001144:	461c      	mov	r4, r3
 8001146:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800114a:	4618      	mov	r0, r3
 800114c:	f7ff f9f2 	bl	8000534 <__aeabi_i2d>
 8001150:	4680      	mov	r8, r0
 8001152:	4689      	mov	r9, r1
 8001154:	230a      	movs	r3, #10
 8001156:	4618      	mov	r0, r3
 8001158:	f7ff f9ec 	bl	8000534 <__aeabi_i2d>
 800115c:	f04f 0200 	mov.w	r2, #0
 8001160:	4b2a      	ldr	r3, [pc, #168]	; (800120c <readIOut+0x164>)
 8001162:	f7ff fb7b 	bl	800085c <__aeabi_ddiv>
 8001166:	4602      	mov	r2, r0
 8001168:	460b      	mov	r3, r1
 800116a:	4640      	mov	r0, r8
 800116c:	4649      	mov	r1, r9
 800116e:	f7ff fa4b 	bl	8000608 <__aeabi_dmul>
 8001172:	4602      	mov	r2, r0
 8001174:	460b      	mov	r3, r1
 8001176:	4620      	mov	r0, r4
 8001178:	4629      	mov	r1, r5
 800117a:	f7ff fb6f 	bl	800085c <__aeabi_ddiv>
 800117e:	4603      	mov	r3, r0
 8001180:	460c      	mov	r4, r1
 8001182:	e9c7 3404 	strd	r3, r4, [r7, #16]
	if ((tempI <= IDLE_I_HIGH) && (tempI >= IDLE_I_LOW))
 8001186:	2364      	movs	r3, #100	; 0x64
 8001188:	4618      	mov	r0, r3
 800118a:	f7ff f9d3 	bl	8000534 <__aeabi_i2d>
 800118e:	4603      	mov	r3, r0
 8001190:	460c      	mov	r4, r1
 8001192:	461a      	mov	r2, r3
 8001194:	4623      	mov	r3, r4
 8001196:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800119a:	f7ff fcb1 	bl	8000b00 <__aeabi_dcmple>
 800119e:	4603      	mov	r3, r0
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d013      	beq.n	80011cc <readIOut+0x124>
 80011a4:	2364      	movs	r3, #100	; 0x64
 80011a6:	4618      	mov	r0, r3
 80011a8:	f7ff f9c4 	bl	8000534 <__aeabi_i2d>
 80011ac:	4603      	mov	r3, r0
 80011ae:	460c      	mov	r4, r1
 80011b0:	461a      	mov	r2, r3
 80011b2:	4623      	mov	r3, r4
 80011b4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80011b8:	f7ff fcac 	bl	8000b14 <__aeabi_dcmpge>
 80011bc:	4603      	mov	r3, r0
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d004      	beq.n	80011cc <readIOut+0x124>
		return 0;
 80011c2:	f04f 0300 	mov.w	r3, #0
 80011c6:	f04f 0400 	mov.w	r4, #0
 80011ca:	e008      	b.n	80011de <readIOut+0x136>
	return tempI - 2.500;
 80011cc:	f04f 0200 	mov.w	r2, #0
 80011d0:	4b0f      	ldr	r3, [pc, #60]	; (8001210 <readIOut+0x168>)
 80011d2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80011d6:	f7ff f85f 	bl	8000298 <__aeabi_dsub>
 80011da:	4603      	mov	r3, r0
 80011dc:	460c      	mov	r4, r1
 80011de:	ec44 3b17 	vmov	d7, r3, r4
}
 80011e2:	eeb0 0a47 	vmov.f32	s0, s14
 80011e6:	eef0 0a67 	vmov.f32	s1, s15
 80011ea:	3720      	adds	r7, #32
 80011ec:	46bd      	mov	sp, r7
 80011ee:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80011f2:	bf00      	nop
 80011f4:	f3af 8000 	nop.w
 80011f8:	00000000 	.word	0x00000000
 80011fc:	40affe00 	.word	0x40affe00
 8001200:	66666666 	.word	0x66666666
 8001204:	400a6666 	.word	0x400a6666
 8001208:	200006c0 	.word	0x200006c0
 800120c:	408f4000 	.word	0x408f4000
 8001210:	40040000 	.word	0x40040000

08001214 <readBtnUp>:

#include "buttons.h"

#define UNCONNECTED	//TODO: comment when buttons are connected

uint8_t readBtnUp(void){
 8001214:	b580      	push	{r7, lr}
 8001216:	af00      	add	r7, sp, #0
#ifdef UNCONNECTED
	return HAL_GPIO_ReadPin(nSW_UP_GPIO_Port, nSW_UP_Pin);
 8001218:	2110      	movs	r1, #16
 800121a:	4803      	ldr	r0, [pc, #12]	; (8001228 <readBtnUp+0x14>)
 800121c:	f002 fbee 	bl	80039fc <HAL_GPIO_ReadPin>
 8001220:	4603      	mov	r3, r0
#endif
	return !HAL_GPIO_ReadPin(nSW_UP_GPIO_Port, nSW_UP_Pin);
}
 8001222:	4618      	mov	r0, r3
 8001224:	bd80      	pop	{r7, pc}
 8001226:	bf00      	nop
 8001228:	40020400 	.word	0x40020400

0800122c <readBtnDw>:

uint8_t readBtnDw(void){
 800122c:	b580      	push	{r7, lr}
 800122e:	af00      	add	r7, sp, #0
#ifdef UNCONNECTED
	return HAL_GPIO_ReadPin(nSW_DW_GPIO_Port, nSW_DW_Pin);
 8001230:	2104      	movs	r1, #4
 8001232:	4803      	ldr	r0, [pc, #12]	; (8001240 <readBtnDw+0x14>)
 8001234:	f002 fbe2 	bl	80039fc <HAL_GPIO_ReadPin>
 8001238:	4603      	mov	r3, r0
#endif
	return !HAL_GPIO_ReadPin(nSW_DW_GPIO_Port, nSW_DW_Pin);
}
 800123a:	4618      	mov	r0, r3
 800123c:	bd80      	pop	{r7, pc}
 800123e:	bf00      	nop
 8001240:	40020c00 	.word	0x40020c00

08001244 <readBtnVi>:

uint8_t readBtnVi(void){
 8001244:	b580      	push	{r7, lr}
 8001246:	af00      	add	r7, sp, #0
#ifdef UNCONNECTED
	return HAL_GPIO_ReadPin(nSW_VI_GPIO_Port, nSW_VI_Pin);
 8001248:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800124c:	4802      	ldr	r0, [pc, #8]	; (8001258 <readBtnVi+0x14>)
 800124e:	f002 fbd5 	bl	80039fc <HAL_GPIO_ReadPin>
 8001252:	4603      	mov	r3, r0
#endif
	return !HAL_GPIO_ReadPin(nSW_VI_GPIO_Port, nSW_VI_Pin);
}
 8001254:	4618      	mov	r0, r3
 8001256:	bd80      	pop	{r7, pc}
 8001258:	40020800 	.word	0x40020800

0800125c <readBtnOe>:

uint8_t readBtnOe(void){
 800125c:	b580      	push	{r7, lr}
 800125e:	af00      	add	r7, sp, #0
#ifdef UNCONNECTED
	return HAL_GPIO_ReadPin(nSW_OE_GPIO_Port, nSW_OE_Pin);
 8001260:	2120      	movs	r1, #32
 8001262:	4803      	ldr	r0, [pc, #12]	; (8001270 <readBtnOe+0x14>)
 8001264:	f002 fbca 	bl	80039fc <HAL_GPIO_ReadPin>
 8001268:	4603      	mov	r3, r0
#endif
	return !HAL_GPIO_ReadPin(nSW_OE_GPIO_Port, nSW_OE_Pin);
}
 800126a:	4618      	mov	r0, r3
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	40020400 	.word	0x40020400

08001274 <whichBtn>:


uint8_t whichBtn(void) {
 8001274:	b580      	push	{r7, lr}
 8001276:	b082      	sub	sp, #8
 8001278:	af00      	add	r7, sp, #0
	uint8_t ret = 0b0000;
 800127a:	2300      	movs	r3, #0
 800127c:	71fb      	strb	r3, [r7, #7]

	while (readBtnUp())
 800127e:	e003      	b.n	8001288 <whichBtn+0x14>
		ret |= UP_BTN;
 8001280:	79fb      	ldrb	r3, [r7, #7]
 8001282:	f043 0301 	orr.w	r3, r3, #1
 8001286:	71fb      	strb	r3, [r7, #7]
	while (readBtnUp())
 8001288:	f7ff ffc4 	bl	8001214 <readBtnUp>
 800128c:	4603      	mov	r3, r0
 800128e:	2b00      	cmp	r3, #0
 8001290:	d1f6      	bne.n	8001280 <whichBtn+0xc>
	while (readBtnDw())
 8001292:	e003      	b.n	800129c <whichBtn+0x28>
		ret |= DW_BTN;
 8001294:	79fb      	ldrb	r3, [r7, #7]
 8001296:	f043 0302 	orr.w	r3, r3, #2
 800129a:	71fb      	strb	r3, [r7, #7]
	while (readBtnDw())
 800129c:	f7ff ffc6 	bl	800122c <readBtnDw>
 80012a0:	4603      	mov	r3, r0
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d1f6      	bne.n	8001294 <whichBtn+0x20>
	while (readBtnVi())
 80012a6:	e003      	b.n	80012b0 <whichBtn+0x3c>
		ret |= VI_BTN;
 80012a8:	79fb      	ldrb	r3, [r7, #7]
 80012aa:	f043 0304 	orr.w	r3, r3, #4
 80012ae:	71fb      	strb	r3, [r7, #7]
	while (readBtnVi())
 80012b0:	f7ff ffc8 	bl	8001244 <readBtnVi>
 80012b4:	4603      	mov	r3, r0
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d1f6      	bne.n	80012a8 <whichBtn+0x34>
	if (readBtnOe())
 80012ba:	f7ff ffcf 	bl	800125c <readBtnOe>
 80012be:	4603      	mov	r3, r0
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d003      	beq.n	80012cc <whichBtn+0x58>
		ret |= OE_BTN;
 80012c4:	79fb      	ldrb	r3, [r7, #7]
 80012c6:	f043 0308 	orr.w	r3, r3, #8
 80012ca:	71fb      	strb	r3, [r7, #7]

	return ret;
 80012cc:	79fb      	ldrb	r3, [r7, #7]
}
 80012ce:	4618      	mov	r0, r3
 80012d0:	3708      	adds	r7, #8
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}
	...

080012d8 <printMsg>:
#include "stm32f4xx_hal_gpio.h"
#include "leds.h"
#include "ssd1306.h"

void printMsg(char *format, ...)
{
 80012d8:	b40f      	push	{r0, r1, r2, r3}
 80012da:	b580      	push	{r7, lr}
 80012dc:	b096      	sub	sp, #88	; 0x58
 80012de:	af00      	add	r7, sp, #0
	char str[80];

	/*Extract the the argument list using VA apis */
	va_list args;
	va_start(args, format);
 80012e0:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80012e4:	607b      	str	r3, [r7, #4]
	vsprintf(str, format, args);
 80012e6:	f107 0308 	add.w	r3, r7, #8
 80012ea:	687a      	ldr	r2, [r7, #4]
 80012ec:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80012ee:	4618      	mov	r0, r3
 80012f0:	f005 f96e 	bl	80065d0 <vsiprintf>
	HAL_UART_Transmit(&huart2, (uint8_t *)str, strlen(str), HAL_MAX_DELAY);
 80012f4:	f107 0308 	add.w	r3, r7, #8
 80012f8:	4618      	mov	r0, r3
 80012fa:	f7fe ff71 	bl	80001e0 <strlen>
 80012fe:	4603      	mov	r3, r0
 8001300:	b29a      	uxth	r2, r3
 8001302:	f107 0108 	add.w	r1, r7, #8
 8001306:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800130a:	4805      	ldr	r0, [pc, #20]	; (8001320 <printMsg+0x48>)
 800130c:	f004 f831 	bl	8005372 <HAL_UART_Transmit>
	va_end(args);
}
 8001310:	bf00      	nop
 8001312:	3758      	adds	r7, #88	; 0x58
 8001314:	46bd      	mov	sp, r7
 8001316:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800131a:	b004      	add	sp, #16
 800131c:	4770      	bx	lr
 800131e:	bf00      	nop
 8001320:	20000708 	.word	0x20000708

08001324 <i2cScan>:

uint8_t i2cScan(void)
{
 8001324:	b5b0      	push	{r4, r5, r7, lr}
 8001326:	b088      	sub	sp, #32
 8001328:	af00      	add	r7, sp, #0
	char info[] = "Scanning I2C bus...\r\n";
 800132a:	4b31      	ldr	r3, [pc, #196]	; (80013f0 <i2cScan+0xcc>)
 800132c:	1d3c      	adds	r4, r7, #4
 800132e:	461d      	mov	r5, r3
 8001330:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001332:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001334:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001338:	6020      	str	r0, [r4, #0]
 800133a:	3404      	adds	r4, #4
 800133c:	8021      	strh	r1, [r4, #0]
	printMsg(info);
 800133e:	1d3b      	adds	r3, r7, #4
 8001340:	4618      	mov	r0, r3
 8001342:	f7ff ffc9 	bl	80012d8 <printMsg>

	uint8_t devices = 0;
 8001346:	2300      	movs	r3, #0
 8001348:	77fb      	strb	r3, [r7, #31]

	HAL_StatusTypeDef res;

	for (uint16_t i = 0; i < 128; i++)
 800134a:	2300      	movs	r3, #0
 800134c:	83bb      	strh	r3, [r7, #28]
 800134e:	e042      	b.n	80013d6 <i2cScan+0xb2>
	{
		res = HAL_I2C_IsDeviceReady(&hi2c1, i << 1, 1, 10);
 8001350:	8bbb      	ldrh	r3, [r7, #28]
 8001352:	005b      	lsls	r3, r3, #1
 8001354:	b299      	uxth	r1, r3
 8001356:	230a      	movs	r3, #10
 8001358:	2201      	movs	r2, #1
 800135a:	4826      	ldr	r0, [pc, #152]	; (80013f4 <i2cScan+0xd0>)
 800135c:	f002 fee2 	bl	8004124 <HAL_I2C_IsDeviceReady>
 8001360:	4603      	mov	r3, r0
 8001362:	76fb      	strb	r3, [r7, #27]
		if (res == HAL_OK && (i << 1) == SSD1306_I2C_ADDR)
 8001364:	7efb      	ldrb	r3, [r7, #27]
 8001366:	2b00      	cmp	r3, #0
 8001368:	d10d      	bne.n	8001386 <i2cScan+0x62>
 800136a:	8bbb      	ldrh	r3, [r7, #28]
 800136c:	005b      	lsls	r3, r3, #1
 800136e:	2b78      	cmp	r3, #120	; 0x78
 8001370:	d109      	bne.n	8001386 <i2cScan+0x62>
		{
			devices |= OLED_FOUND;
 8001372:	7ffb      	ldrb	r3, [r7, #31]
 8001374:	f043 0301 	orr.w	r3, r3, #1
 8001378:	77fb      	strb	r3, [r7, #31]
			printMsg("OLED found at 0x%02X\n", i);
 800137a:	8bbb      	ldrh	r3, [r7, #28]
 800137c:	4619      	mov	r1, r3
 800137e:	481e      	ldr	r0, [pc, #120]	; (80013f8 <i2cScan+0xd4>)
 8001380:	f7ff ffaa 	bl	80012d8 <printMsg>
 8001384:	e024      	b.n	80013d0 <i2cScan+0xac>
		}
		else if (res == HAL_OK && (i << 1) == MCP4018_I2C_ADDR)
 8001386:	7efb      	ldrb	r3, [r7, #27]
 8001388:	2b00      	cmp	r3, #0
 800138a:	d10d      	bne.n	80013a8 <i2cScan+0x84>
 800138c:	8bbb      	ldrh	r3, [r7, #28]
 800138e:	005b      	lsls	r3, r3, #1
 8001390:	2b5e      	cmp	r3, #94	; 0x5e
 8001392:	d109      	bne.n	80013a8 <i2cScan+0x84>
		{
			devices |= POT_FOUND;
 8001394:	7ffb      	ldrb	r3, [r7, #31]
 8001396:	f043 0302 	orr.w	r3, r3, #2
 800139a:	77fb      	strb	r3, [r7, #31]
			printMsg("MCP4018 found at 0x%02X\n", i);
 800139c:	8bbb      	ldrh	r3, [r7, #28]
 800139e:	4619      	mov	r1, r3
 80013a0:	4816      	ldr	r0, [pc, #88]	; (80013fc <i2cScan+0xd8>)
 80013a2:	f7ff ff99 	bl	80012d8 <printMsg>
 80013a6:	e013      	b.n	80013d0 <i2cScan+0xac>
		}
		else if (res == HAL_OK)
 80013a8:	7efb      	ldrb	r3, [r7, #27]
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d105      	bne.n	80013ba <i2cScan+0x96>
		{
			printMsg("Unknown device found at 0x%02X\n", i);
 80013ae:	8bbb      	ldrh	r3, [r7, #28]
 80013b0:	4619      	mov	r1, r3
 80013b2:	4813      	ldr	r0, [pc, #76]	; (8001400 <i2cScan+0xdc>)
 80013b4:	f7ff ff90 	bl	80012d8 <printMsg>
 80013b8:	e00a      	b.n	80013d0 <i2cScan+0xac>
		}
		else if (res == HAL_OK)
 80013ba:	7efb      	ldrb	r3, [r7, #27]
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d107      	bne.n	80013d0 <i2cScan+0xac>
		{
			printMsg("Unknown device found at 0x%02X\n", i);
 80013c0:	8bbb      	ldrh	r3, [r7, #28]
 80013c2:	4619      	mov	r1, r3
 80013c4:	480e      	ldr	r0, [pc, #56]	; (8001400 <i2cScan+0xdc>)
 80013c6:	f7ff ff87 	bl	80012d8 <printMsg>
			HAL_Delay(10);
 80013ca:	200a      	movs	r0, #10
 80013cc:	f001 fc94 	bl	8002cf8 <HAL_Delay>
	for (uint16_t i = 0; i < 128; i++)
 80013d0:	8bbb      	ldrh	r3, [r7, #28]
 80013d2:	3301      	adds	r3, #1
 80013d4:	83bb      	strh	r3, [r7, #28]
 80013d6:	8bbb      	ldrh	r3, [r7, #28]
 80013d8:	2b7f      	cmp	r3, #127	; 0x7f
 80013da:	d9b9      	bls.n	8001350 <i2cScan+0x2c>
		}
	}
	printMsg("returning from scan %02X\n", devices);
 80013dc:	7ffb      	ldrb	r3, [r7, #31]
 80013de:	4619      	mov	r1, r3
 80013e0:	4808      	ldr	r0, [pc, #32]	; (8001404 <i2cScan+0xe0>)
 80013e2:	f7ff ff79 	bl	80012d8 <printMsg>
	return devices;
 80013e6:	7ffb      	ldrb	r3, [r7, #31]
}
 80013e8:	4618      	mov	r0, r3
 80013ea:	3720      	adds	r7, #32
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bdb0      	pop	{r4, r5, r7, pc}
 80013f0:	08007de0 	.word	0x08007de0
 80013f4:	20000620 	.word	0x20000620
 80013f8:	08007d70 	.word	0x08007d70
 80013fc:	08007d88 	.word	0x08007d88
 8001400:	08007da4 	.word	0x08007da4
 8001404:	08007dc4 	.word	0x08007dc4

08001408 <errorLEDs>:
 *      Author: adityasehgal
 */

#include "leds.h"

void errorLEDs(uint8_t error) {
 8001408:	b580      	push	{r7, lr}
 800140a:	b082      	sub	sp, #8
 800140c:	af00      	add	r7, sp, #0
 800140e:	4603      	mov	r3, r0
 8001410:	71fb      	strb	r3, [r7, #7]
	while (1) {
		if (error == OLED_FOUND) {
 8001412:	79fb      	ldrb	r3, [r7, #7]
 8001414:	2b01      	cmp	r3, #1
 8001416:	d114      	bne.n	8001442 <errorLEDs+0x3a>
			HAL_GPIO_TogglePin(CC_LED_PORT, CC_LED_PIN);
 8001418:	2120      	movs	r1, #32
 800141a:	4826      	ldr	r0, [pc, #152]	; (80014b4 <errorLEDs+0xac>)
 800141c:	f002 fb1f 	bl	8003a5e <HAL_GPIO_TogglePin>
			HAL_Delay(FLASH_FREQ);
 8001420:	2064      	movs	r0, #100	; 0x64
 8001422:	f001 fc69 	bl	8002cf8 <HAL_Delay>
			HAL_GPIO_TogglePin(OE_LED_PORT, OE_LED_PIN);
 8001426:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800142a:	4822      	ldr	r0, [pc, #136]	; (80014b4 <errorLEDs+0xac>)
 800142c:	f002 fb17 	bl	8003a5e <HAL_GPIO_TogglePin>
			HAL_Delay(FLASH_FREQ >> 1);
 8001430:	2032      	movs	r0, #50	; 0x32
 8001432:	f001 fc61 	bl	8002cf8 <HAL_Delay>
			HAL_GPIO_TogglePin(OE_LED_PORT, OE_LED_PIN);
 8001436:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800143a:	481e      	ldr	r0, [pc, #120]	; (80014b4 <errorLEDs+0xac>)
 800143c:	f002 fb0f 	bl	8003a5e <HAL_GPIO_TogglePin>
 8001440:	e7e7      	b.n	8001412 <errorLEDs+0xa>
		} else if (error == POT_FOUND) {
 8001442:	79fb      	ldrb	r3, [r7, #7]
 8001444:	2b02      	cmp	r3, #2
 8001446:	d113      	bne.n	8001470 <errorLEDs+0x68>
			HAL_GPIO_TogglePin(OE_LED_PORT, OE_LED_PIN);
 8001448:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800144c:	4819      	ldr	r0, [pc, #100]	; (80014b4 <errorLEDs+0xac>)
 800144e:	f002 fb06 	bl	8003a5e <HAL_GPIO_TogglePin>
			HAL_Delay(FLASH_FREQ);
 8001452:	2064      	movs	r0, #100	; 0x64
 8001454:	f001 fc50 	bl	8002cf8 <HAL_Delay>
			HAL_GPIO_TogglePin(CC_LED_PORT, CC_LED_PIN);
 8001458:	2120      	movs	r1, #32
 800145a:	4816      	ldr	r0, [pc, #88]	; (80014b4 <errorLEDs+0xac>)
 800145c:	f002 faff 	bl	8003a5e <HAL_GPIO_TogglePin>
			HAL_Delay(FLASH_FREQ >> 1);
 8001460:	2032      	movs	r0, #50	; 0x32
 8001462:	f001 fc49 	bl	8002cf8 <HAL_Delay>
			HAL_GPIO_TogglePin(CC_LED_PORT, CC_LED_PIN);
 8001466:	2120      	movs	r1, #32
 8001468:	4812      	ldr	r0, [pc, #72]	; (80014b4 <errorLEDs+0xac>)
 800146a:	f002 faf8 	bl	8003a5e <HAL_GPIO_TogglePin>
 800146e:	e7d0      	b.n	8001412 <errorLEDs+0xa>
		} else if (error == 0) {
 8001470:	79fb      	ldrb	r3, [r7, #7]
 8001472:	2b00      	cmp	r3, #0
 8001474:	d118      	bne.n	80014a8 <errorLEDs+0xa0>
			HAL_GPIO_TogglePin(OE_LED_PORT, OE_LED_PIN);
 8001476:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800147a:	480e      	ldr	r0, [pc, #56]	; (80014b4 <errorLEDs+0xac>)
 800147c:	f002 faef 	bl	8003a5e <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(CC_LED_PORT, CC_LED_PIN);
 8001480:	2120      	movs	r1, #32
 8001482:	480c      	ldr	r0, [pc, #48]	; (80014b4 <errorLEDs+0xac>)
 8001484:	f002 faeb 	bl	8003a5e <HAL_GPIO_TogglePin>
			HAL_Delay(FLASH_FREQ >> 1);
 8001488:	2032      	movs	r0, #50	; 0x32
 800148a:	f001 fc35 	bl	8002cf8 <HAL_Delay>
			HAL_GPIO_TogglePin(OE_LED_PORT, OE_LED_PIN);
 800148e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001492:	4808      	ldr	r0, [pc, #32]	; (80014b4 <errorLEDs+0xac>)
 8001494:	f002 fae3 	bl	8003a5e <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(CC_LED_PORT, CC_LED_PIN);
 8001498:	2120      	movs	r1, #32
 800149a:	4806      	ldr	r0, [pc, #24]	; (80014b4 <errorLEDs+0xac>)
 800149c:	f002 fadf 	bl	8003a5e <HAL_GPIO_TogglePin>
			HAL_Delay(FLASH_FREQ >> 1);
 80014a0:	2032      	movs	r0, #50	; 0x32
 80014a2:	f001 fc29 	bl	8002cf8 <HAL_Delay>
		if (error == OLED_FOUND) {
 80014a6:	e7b4      	b.n	8001412 <errorLEDs+0xa>
		} else {
			break;
 80014a8:	bf00      	nop
		}
	}
}
 80014aa:	bf00      	nop
 80014ac:	3708      	adds	r7, #8
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	40020000 	.word	0x40020000

080014b8 <viLedOn>:

void viLedOn(void) {
 80014b8:	b580      	push	{r7, lr}
 80014ba:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(VI_LED_GPIO_Port, VI_LED_Pin, GPIO_PIN_SET);
 80014bc:	2201      	movs	r2, #1
 80014be:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80014c2:	4802      	ldr	r0, [pc, #8]	; (80014cc <viLedOn+0x14>)
 80014c4:	f002 fab2 	bl	8003a2c <HAL_GPIO_WritePin>
}
 80014c8:	bf00      	nop
 80014ca:	bd80      	pop	{r7, pc}
 80014cc:	40020000 	.word	0x40020000

080014d0 <viLedOff>:

void viLedOff(void) {
 80014d0:	b580      	push	{r7, lr}
 80014d2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(VI_LED_GPIO_Port, VI_LED_Pin, GPIO_PIN_RESET);
 80014d4:	2200      	movs	r2, #0
 80014d6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80014da:	4802      	ldr	r0, [pc, #8]	; (80014e4 <viLedOff+0x14>)
 80014dc:	f002 faa6 	bl	8003a2c <HAL_GPIO_WritePin>
}
 80014e0:	bf00      	nop
 80014e2:	bd80      	pop	{r7, pc}
 80014e4:	40020000 	.word	0x40020000

080014e8 <oeLedOn>:

void viLedToggle(void) {
	HAL_GPIO_TogglePin(VI_LED_GPIO_Port, VI_LED_Pin);
}

void oeLedOn(void) {
 80014e8:	b580      	push	{r7, lr}
 80014ea:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(OE_LED_GPIO_Port, OE_LED_Pin, GPIO_PIN_SET);
 80014ec:	2201      	movs	r2, #1
 80014ee:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80014f2:	4802      	ldr	r0, [pc, #8]	; (80014fc <oeLedOn+0x14>)
 80014f4:	f002 fa9a 	bl	8003a2c <HAL_GPIO_WritePin>
}
 80014f8:	bf00      	nop
 80014fa:	bd80      	pop	{r7, pc}
 80014fc:	40020000 	.word	0x40020000

08001500 <oeLedOff>:

void oeLedOff(void) {
 8001500:	b580      	push	{r7, lr}
 8001502:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(OE_LED_GPIO_Port, OE_LED_Pin, GPIO_PIN_RESET);
 8001504:	2200      	movs	r2, #0
 8001506:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800150a:	4802      	ldr	r0, [pc, #8]	; (8001514 <oeLedOff+0x14>)
 800150c:	f002 fa8e 	bl	8003a2c <HAL_GPIO_WritePin>
}
 8001510:	bf00      	nop
 8001512:	bd80      	pop	{r7, pc}
 8001514:	40020000 	.word	0x40020000

08001518 <ccLedOn>:

void oeLedToggle(void) {
	HAL_GPIO_TogglePin(OE_LED_GPIO_Port, OE_LED_Pin);
}

void ccLedOn(void) {
 8001518:	b580      	push	{r7, lr}
 800151a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(CC_LED_GPIO_Port, CC_LED_Pin, GPIO_PIN_SET);
 800151c:	2201      	movs	r2, #1
 800151e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001522:	4802      	ldr	r0, [pc, #8]	; (800152c <ccLedOn+0x14>)
 8001524:	f002 fa82 	bl	8003a2c <HAL_GPIO_WritePin>
}
 8001528:	bf00      	nop
 800152a:	bd80      	pop	{r7, pc}
 800152c:	40020800 	.word	0x40020800

08001530 <ccLedOff>:

void ccLedOff(void) {
 8001530:	b580      	push	{r7, lr}
 8001532:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(CC_LED_GPIO_Port, CC_LED_Pin, GPIO_PIN_RESET);
 8001534:	2200      	movs	r2, #0
 8001536:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800153a:	4802      	ldr	r0, [pc, #8]	; (8001544 <ccLedOff+0x14>)
 800153c:	f002 fa76 	bl	8003a2c <HAL_GPIO_WritePin>
}
 8001540:	bf00      	nop
 8001542:	bd80      	pop	{r7, pc}
 8001544:	40020800 	.word	0x40020800

08001548 <setLeds>:

void ccLedToggle(void) {
	HAL_GPIO_TogglePin(CC_LED_GPIO_Port, CC_LED_Pin);
}

void setLeds(struct Stats psu) {
 8001548:	b580      	push	{r7, lr}
 800154a:	b084      	sub	sp, #16
 800154c:	af00      	add	r7, sp, #0
 800154e:	1d3b      	adds	r3, r7, #4
 8001550:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	if (psu.OE == OE_ENABLED) {
 8001554:	7b7b      	ldrb	r3, [r7, #13]
 8001556:	2b01      	cmp	r3, #1
 8001558:	d102      	bne.n	8001560 <setLeds+0x18>
		oeLedOn();
 800155a:	f7ff ffc5 	bl	80014e8 <oeLedOn>
 800155e:	e001      	b.n	8001564 <setLeds+0x1c>
	} else {
		oeLedOff();
 8001560:	f7ff ffce 	bl	8001500 <oeLedOff>
	}

	if (psu.VI == VI_V_SEL) {
 8001564:	7bbb      	ldrb	r3, [r7, #14]
 8001566:	2b01      	cmp	r3, #1
 8001568:	d102      	bne.n	8001570 <setLeds+0x28>
		viLedOn();
 800156a:	f7ff ffa5 	bl	80014b8 <viLedOn>
 800156e:	e001      	b.n	8001574 <setLeds+0x2c>
	} else {
		viLedOff();
 8001570:	f7ff ffae 	bl	80014d0 <viLedOff>
	}

	if (psu.iLim == I_LIM_SET) {
 8001574:	7b3b      	ldrb	r3, [r7, #12]
 8001576:	2b01      	cmp	r3, #1
 8001578:	d102      	bne.n	8001580 <setLeds+0x38>
		ccLedOn();
 800157a:	f7ff ffcd 	bl	8001518 <ccLedOn>
	} else {
		ccLedOff();
	}
}
 800157e:	e001      	b.n	8001584 <setLeds+0x3c>
		ccLedOff();
 8001580:	f7ff ffd6 	bl	8001530 <ccLedOff>
}
 8001584:	bf00      	nop
 8001586:	3710      	adds	r7, #16
 8001588:	46bd      	mov	sp, r7
 800158a:	bd80      	pop	{r7, pc}

0800158c <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 800158c:	b590      	push	{r4, r7, lr}
 800158e:	b089      	sub	sp, #36	; 0x24
 8001590:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001592:	f001 fb3f 	bl	8002c14 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001596:	f000 f873 	bl	8001680 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800159a:	f000 f9c5 	bl	8001928 <MX_GPIO_Init>
	MX_ADC1_Init();
 800159e:	f000 f8d9 	bl	8001754 <MX_ADC1_Init>
	MX_I2C1_Init();
 80015a2:	f000 f945 	bl	8001830 <MX_I2C1_Init>
	MX_USART2_UART_Init();
 80015a6:	f000 f995 	bl	80018d4 <MX_USART2_UART_Init>
	MX_TIM10_Init();
 80015aa:	f000 f96f 	bl	800188c <MX_TIM10_Init>
	/* USER CODE BEGIN 2 */

	//check for i2c devices
	uint8_t i2cScanRet = i2cScan();
 80015ae:	f7ff feb9 	bl	8001324 <i2cScan>
 80015b2:	4603      	mov	r3, r0
 80015b4:	77fb      	strb	r3, [r7, #31]
	if (!i2cScanRet) {
 80015b6:	7ffb      	ldrb	r3, [r7, #31]
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d103      	bne.n	80015c4 <main+0x38>
		errorLEDs(i2cScanRet);
 80015bc:	7ffb      	ldrb	r3, [r7, #31]
 80015be:	4618      	mov	r0, r3
 80015c0:	f7ff ff22 	bl	8001408 <errorLEDs>
	}
	printMsg("no I2C errors\n\n");
 80015c4:	4829      	ldr	r0, [pc, #164]	; (800166c <main+0xe0>)
 80015c6:	f7ff fe87 	bl	80012d8 <printMsg>

	//initialize entire system
	initPSU();
 80015ca:	f000 fa79 	bl	8001ac0 <initPSU>
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {

		//get all info from ADCs
		double Vin = readVin();
 80015ce:	f7ff fc73 	bl	8000eb8 <readVin>
 80015d2:	ed87 0b04 	vstr	d0, [r7, #16]

		double Vout = readVout();
 80015d6:	f7ff fceb 	bl	8000fb0 <readVout>
 80015da:	ed87 0b02 	vstr	d0, [r7, #8]

		double Iout = readIOut();
 80015de:	f7ff fd63 	bl	80010a8 <readIOut>
 80015e2:	ed87 0b00 	vstr	d0, [r7]

		//update display only when enough time has passed
		if (__HAL_TIM_GET_COUNTER(&htim10) - timerVal >= REFRESH_INTERVAL) {
 80015e6:	4b22      	ldr	r3, [pc, #136]	; (8001670 <main+0xe4>)
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015ec:	4a21      	ldr	r2, [pc, #132]	; (8001674 <main+0xe8>)
 80015ee:	8812      	ldrh	r2, [r2, #0]
 80015f0:	1a9b      	subs	r3, r3, r2
 80015f2:	f640 12c3 	movw	r2, #2499	; 0x9c3
 80015f6:	4293      	cmp	r3, r2
 80015f8:	d90d      	bls.n	8001616 <main+0x8a>
			displayVoltageCurrent(Vin, Vout, Iout);
 80015fa:	ed97 2b00 	vldr	d2, [r7]
 80015fe:	ed97 1b02 	vldr	d1, [r7, #8]
 8001602:	ed97 0b04 	vldr	d0, [r7, #16]
 8001606:	f000 fab9 	bl	8001b7c <displayVoltageCurrent>
			timerVal = __HAL_TIM_GET_COUNTER(&htim10);
 800160a:	4b19      	ldr	r3, [pc, #100]	; (8001670 <main+0xe4>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001610:	b29a      	uxth	r2, r3
 8001612:	4b18      	ldr	r3, [pc, #96]	; (8001674 <main+0xe8>)
 8001614:	801a      	strh	r2, [r3, #0]
		}

		//only handle buttons if interrupt was flagged
		if (swIntFlag == SET) {
 8001616:	4b18      	ldr	r3, [pc, #96]	; (8001678 <main+0xec>)
 8001618:	781b      	ldrb	r3, [r3, #0]
 800161a:	2b01      	cmp	r3, #1
 800161c:	d108      	bne.n	8001630 <main+0xa4>
			buttonsHandler(whichBtn());
 800161e:	f7ff fe29 	bl	8001274 <whichBtn>
 8001622:	4603      	mov	r3, r0
 8001624:	4618      	mov	r0, r3
 8001626:	f000 fcb3 	bl	8001f90 <buttonsHandler>
			swIntFlag = RESET;
 800162a:	4b13      	ldr	r3, [pc, #76]	; (8001678 <main+0xec>)
 800162c:	2200      	movs	r2, #0
 800162e:	701a      	strb	r2, [r3, #0]
		}

		//check for current surpassing set limit
		if (Iout > psuStats.iSet) {
 8001630:	4b12      	ldr	r3, [pc, #72]	; (800167c <main+0xf0>)
 8001632:	685b      	ldr	r3, [r3, #4]
 8001634:	4618      	mov	r0, r3
 8001636:	f7fe ff6d 	bl	8000514 <__aeabi_ui2d>
 800163a:	4603      	mov	r3, r0
 800163c:	460c      	mov	r4, r1
 800163e:	461a      	mov	r2, r3
 8001640:	4623      	mov	r3, r4
 8001642:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001646:	f7ff fa6f 	bl	8000b28 <__aeabi_dcmpgt>
 800164a:	4603      	mov	r3, r0
 800164c:	2b00      	cmp	r3, #0
 800164e:	d003      	beq.n	8001658 <main+0xcc>
			psuStats.iLim = I_LIM_SET;
 8001650:	4b0a      	ldr	r3, [pc, #40]	; (800167c <main+0xf0>)
 8001652:	2201      	movs	r2, #1
 8001654:	721a      	strb	r2, [r3, #8]
 8001656:	e002      	b.n	800165e <main+0xd2>
		} else {
			psuStats.iLim = I_LIM_NSET;
 8001658:	4b08      	ldr	r3, [pc, #32]	; (800167c <main+0xf0>)
 800165a:	2200      	movs	r2, #0
 800165c:	721a      	strb	r2, [r3, #8]
		}

		//set LEDs according to setup/errors
		setLeds(psuStats);
 800165e:	4b07      	ldr	r3, [pc, #28]	; (800167c <main+0xf0>)
 8001660:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001664:	f7ff ff70 	bl	8001548 <setLeds>
	while (1) {
 8001668:	e7b1      	b.n	80015ce <main+0x42>
 800166a:	bf00      	nop
 800166c:	08007df8 	.word	0x08007df8
 8001670:	20000674 	.word	0x20000674
 8001674:	2000020a 	.word	0x2000020a
 8001678:	20000208 	.word	0x20000208
 800167c:	200006b4 	.word	0x200006b4

08001680 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001680:	b580      	push	{r7, lr}
 8001682:	b094      	sub	sp, #80	; 0x50
 8001684:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8001686:	f107 0320 	add.w	r3, r7, #32
 800168a:	2230      	movs	r2, #48	; 0x30
 800168c:	2100      	movs	r1, #0
 800168e:	4618      	mov	r0, r3
 8001690:	f004 fb03 	bl	8005c9a <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001694:	f107 030c 	add.w	r3, r7, #12
 8001698:	2200      	movs	r2, #0
 800169a:	601a      	str	r2, [r3, #0]
 800169c:	605a      	str	r2, [r3, #4]
 800169e:	609a      	str	r2, [r3, #8]
 80016a0:	60da      	str	r2, [r3, #12]
 80016a2:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 80016a4:	2300      	movs	r3, #0
 80016a6:	60bb      	str	r3, [r7, #8]
 80016a8:	4b28      	ldr	r3, [pc, #160]	; (800174c <SystemClock_Config+0xcc>)
 80016aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016ac:	4a27      	ldr	r2, [pc, #156]	; (800174c <SystemClock_Config+0xcc>)
 80016ae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016b2:	6413      	str	r3, [r2, #64]	; 0x40
 80016b4:	4b25      	ldr	r3, [pc, #148]	; (800174c <SystemClock_Config+0xcc>)
 80016b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016bc:	60bb      	str	r3, [r7, #8]
 80016be:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80016c0:	2300      	movs	r3, #0
 80016c2:	607b      	str	r3, [r7, #4]
 80016c4:	4b22      	ldr	r3, [pc, #136]	; (8001750 <SystemClock_Config+0xd0>)
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80016cc:	4a20      	ldr	r2, [pc, #128]	; (8001750 <SystemClock_Config+0xd0>)
 80016ce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80016d2:	6013      	str	r3, [r2, #0]
 80016d4:	4b1e      	ldr	r3, [pc, #120]	; (8001750 <SystemClock_Config+0xd0>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80016dc:	607b      	str	r3, [r7, #4]
 80016de:	687b      	ldr	r3, [r7, #4]
	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80016e0:	2302      	movs	r3, #2
 80016e2:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80016e4:	2301      	movs	r3, #1
 80016e6:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80016e8:	2310      	movs	r3, #16
 80016ea:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016ec:	2302      	movs	r3, #2
 80016ee:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80016f0:	2300      	movs	r3, #0
 80016f2:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 8;
 80016f4:	2308      	movs	r3, #8
 80016f6:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 84;
 80016f8:	2354      	movs	r3, #84	; 0x54
 80016fa:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80016fc:	2302      	movs	r3, #2
 80016fe:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8001700:	2304      	movs	r3, #4
 8001702:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001704:	f107 0320 	add.w	r3, r7, #32
 8001708:	4618      	mov	r0, r3
 800170a:	f003 f8d9 	bl	80048c0 <HAL_RCC_OscConfig>
 800170e:	4603      	mov	r3, r0
 8001710:	2b00      	cmp	r3, #0
 8001712:	d001      	beq.n	8001718 <SystemClock_Config+0x98>
		Error_Handler();
 8001714:	f000 fda0 	bl	8002258 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001718:	230f      	movs	r3, #15
 800171a:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800171c:	2302      	movs	r3, #2
 800171e:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001720:	2300      	movs	r3, #0
 8001722:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001724:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001728:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800172a:	2300      	movs	r3, #0
 800172c:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 800172e:	f107 030c 	add.w	r3, r7, #12
 8001732:	2102      	movs	r1, #2
 8001734:	4618      	mov	r0, r3
 8001736:	f003 fb33 	bl	8004da0 <HAL_RCC_ClockConfig>
 800173a:	4603      	mov	r3, r0
 800173c:	2b00      	cmp	r3, #0
 800173e:	d001      	beq.n	8001744 <SystemClock_Config+0xc4>
		Error_Handler();
 8001740:	f000 fd8a 	bl	8002258 <Error_Handler>
	}
}
 8001744:	bf00      	nop
 8001746:	3750      	adds	r7, #80	; 0x50
 8001748:	46bd      	mov	sp, r7
 800174a:	bd80      	pop	{r7, pc}
 800174c:	40023800 	.word	0x40023800
 8001750:	40007000 	.word	0x40007000

08001754 <MX_ADC1_Init>:
/**
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void) {
 8001754:	b580      	push	{r7, lr}
 8001756:	b084      	sub	sp, #16
 8001758:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 800175a:	463b      	mov	r3, r7
 800175c:	2200      	movs	r2, #0
 800175e:	601a      	str	r2, [r3, #0]
 8001760:	605a      	str	r2, [r3, #4]
 8001762:	609a      	str	r2, [r3, #8]
 8001764:	60da      	str	r2, [r3, #12]
	/* USER CODE BEGIN ADC1_Init 1 */

	/* USER CODE END ADC1_Init 1 */
	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc1.Instance = ADC1;
 8001766:	4b2f      	ldr	r3, [pc, #188]	; (8001824 <MX_ADC1_Init+0xd0>)
 8001768:	4a2f      	ldr	r2, [pc, #188]	; (8001828 <MX_ADC1_Init+0xd4>)
 800176a:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800176c:	4b2d      	ldr	r3, [pc, #180]	; (8001824 <MX_ADC1_Init+0xd0>)
 800176e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001772:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001774:	4b2b      	ldr	r3, [pc, #172]	; (8001824 <MX_ADC1_Init+0xd0>)
 8001776:	2200      	movs	r2, #0
 8001778:	609a      	str	r2, [r3, #8]
	hadc1.Init.ScanConvMode = ENABLE;
 800177a:	4b2a      	ldr	r3, [pc, #168]	; (8001824 <MX_ADC1_Init+0xd0>)
 800177c:	2201      	movs	r2, #1
 800177e:	611a      	str	r2, [r3, #16]
	hadc1.Init.ContinuousConvMode = ENABLE;
 8001780:	4b28      	ldr	r3, [pc, #160]	; (8001824 <MX_ADC1_Init+0xd0>)
 8001782:	2201      	movs	r2, #1
 8001784:	761a      	strb	r2, [r3, #24]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001786:	4b27      	ldr	r3, [pc, #156]	; (8001824 <MX_ADC1_Init+0xd0>)
 8001788:	2200      	movs	r2, #0
 800178a:	f883 2020 	strb.w	r2, [r3, #32]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800178e:	4b25      	ldr	r3, [pc, #148]	; (8001824 <MX_ADC1_Init+0xd0>)
 8001790:	2200      	movs	r2, #0
 8001792:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001794:	4b23      	ldr	r3, [pc, #140]	; (8001824 <MX_ADC1_Init+0xd0>)
 8001796:	4a25      	ldr	r2, [pc, #148]	; (800182c <MX_ADC1_Init+0xd8>)
 8001798:	629a      	str	r2, [r3, #40]	; 0x28
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800179a:	4b22      	ldr	r3, [pc, #136]	; (8001824 <MX_ADC1_Init+0xd0>)
 800179c:	2200      	movs	r2, #0
 800179e:	60da      	str	r2, [r3, #12]
	hadc1.Init.NbrOfConversion = 3;
 80017a0:	4b20      	ldr	r3, [pc, #128]	; (8001824 <MX_ADC1_Init+0xd0>)
 80017a2:	2203      	movs	r2, #3
 80017a4:	61da      	str	r2, [r3, #28]
	hadc1.Init.DMAContinuousRequests = DISABLE;
 80017a6:	4b1f      	ldr	r3, [pc, #124]	; (8001824 <MX_ADC1_Init+0xd0>)
 80017a8:	2200      	movs	r2, #0
 80017aa:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80017ae:	4b1d      	ldr	r3, [pc, #116]	; (8001824 <MX_ADC1_Init+0xd0>)
 80017b0:	2201      	movs	r2, #1
 80017b2:	615a      	str	r2, [r3, #20]
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 80017b4:	481b      	ldr	r0, [pc, #108]	; (8001824 <MX_ADC1_Init+0xd0>)
 80017b6:	f001 fac1 	bl	8002d3c <HAL_ADC_Init>
 80017ba:	4603      	mov	r3, r0
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d001      	beq.n	80017c4 <MX_ADC1_Init+0x70>
		Error_Handler();
 80017c0:	f000 fd4a 	bl	8002258 <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_0;
 80017c4:	2300      	movs	r3, #0
 80017c6:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 1;
 80017c8:	2301      	movs	r3, #1
 80017ca:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80017cc:	2300      	movs	r3, #0
 80017ce:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 80017d0:	463b      	mov	r3, r7
 80017d2:	4619      	mov	r1, r3
 80017d4:	4813      	ldr	r0, [pc, #76]	; (8001824 <MX_ADC1_Init+0xd0>)
 80017d6:	f001 fc5f 	bl	8003098 <HAL_ADC_ConfigChannel>
 80017da:	4603      	mov	r3, r0
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d001      	beq.n	80017e4 <MX_ADC1_Init+0x90>
		Error_Handler();
 80017e0:	f000 fd3a 	bl	8002258 <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_1;
 80017e4:	2301      	movs	r3, #1
 80017e6:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 2;
 80017e8:	2302      	movs	r3, #2
 80017ea:	607b      	str	r3, [r7, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 80017ec:	463b      	mov	r3, r7
 80017ee:	4619      	mov	r1, r3
 80017f0:	480c      	ldr	r0, [pc, #48]	; (8001824 <MX_ADC1_Init+0xd0>)
 80017f2:	f001 fc51 	bl	8003098 <HAL_ADC_ConfigChannel>
 80017f6:	4603      	mov	r3, r0
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d001      	beq.n	8001800 <MX_ADC1_Init+0xac>
		Error_Handler();
 80017fc:	f000 fd2c 	bl	8002258 <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_13;
 8001800:	230d      	movs	r3, #13
 8001802:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 3;
 8001804:	2303      	movs	r3, #3
 8001806:	607b      	str	r3, [r7, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8001808:	463b      	mov	r3, r7
 800180a:	4619      	mov	r1, r3
 800180c:	4805      	ldr	r0, [pc, #20]	; (8001824 <MX_ADC1_Init+0xd0>)
 800180e:	f001 fc43 	bl	8003098 <HAL_ADC_ConfigChannel>
 8001812:	4603      	mov	r3, r0
 8001814:	2b00      	cmp	r3, #0
 8001816:	d001      	beq.n	800181c <MX_ADC1_Init+0xc8>
		Error_Handler();
 8001818:	f000 fd1e 	bl	8002258 <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 800181c:	bf00      	nop
 800181e:	3710      	adds	r7, #16
 8001820:	46bd      	mov	sp, r7
 8001822:	bd80      	pop	{r7, pc}
 8001824:	200006c0 	.word	0x200006c0
 8001828:	40012000 	.word	0x40012000
 800182c:	0f000001 	.word	0x0f000001

08001830 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 8001830:	b580      	push	{r7, lr}
 8001832:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8001834:	4b12      	ldr	r3, [pc, #72]	; (8001880 <MX_I2C1_Init+0x50>)
 8001836:	4a13      	ldr	r2, [pc, #76]	; (8001884 <MX_I2C1_Init+0x54>)
 8001838:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 400000;
 800183a:	4b11      	ldr	r3, [pc, #68]	; (8001880 <MX_I2C1_Init+0x50>)
 800183c:	4a12      	ldr	r2, [pc, #72]	; (8001888 <MX_I2C1_Init+0x58>)
 800183e:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001840:	4b0f      	ldr	r3, [pc, #60]	; (8001880 <MX_I2C1_Init+0x50>)
 8001842:	2200      	movs	r2, #0
 8001844:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 8001846:	4b0e      	ldr	r3, [pc, #56]	; (8001880 <MX_I2C1_Init+0x50>)
 8001848:	2200      	movs	r2, #0
 800184a:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800184c:	4b0c      	ldr	r3, [pc, #48]	; (8001880 <MX_I2C1_Init+0x50>)
 800184e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001852:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001854:	4b0a      	ldr	r3, [pc, #40]	; (8001880 <MX_I2C1_Init+0x50>)
 8001856:	2200      	movs	r2, #0
 8001858:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 800185a:	4b09      	ldr	r3, [pc, #36]	; (8001880 <MX_I2C1_Init+0x50>)
 800185c:	2200      	movs	r2, #0
 800185e:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001860:	4b07      	ldr	r3, [pc, #28]	; (8001880 <MX_I2C1_Init+0x50>)
 8001862:	2200      	movs	r2, #0
 8001864:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001866:	4b06      	ldr	r3, [pc, #24]	; (8001880 <MX_I2C1_Init+0x50>)
 8001868:	2200      	movs	r2, #0
 800186a:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 800186c:	4804      	ldr	r0, [pc, #16]	; (8001880 <MX_I2C1_Init+0x50>)
 800186e:	f002 f929 	bl	8003ac4 <HAL_I2C_Init>
 8001872:	4603      	mov	r3, r0
 8001874:	2b00      	cmp	r3, #0
 8001876:	d001      	beq.n	800187c <MX_I2C1_Init+0x4c>
		Error_Handler();
 8001878:	f000 fcee 	bl	8002258 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */
	/* USER CODE END I2C1_Init 2 */

}
 800187c:	bf00      	nop
 800187e:	bd80      	pop	{r7, pc}
 8001880:	20000620 	.word	0x20000620
 8001884:	40005400 	.word	0x40005400
 8001888:	00061a80 	.word	0x00061a80

0800188c <MX_TIM10_Init>:
/**
 * @brief TIM10 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM10_Init(void) {
 800188c:	b580      	push	{r7, lr}
 800188e:	af00      	add	r7, sp, #0
	/* USER CODE END TIM10_Init 0 */

	/* USER CODE BEGIN TIM10_Init 1 */

	/* USER CODE END TIM10_Init 1 */
	htim10.Instance = TIM10;
 8001890:	4b0e      	ldr	r3, [pc, #56]	; (80018cc <MX_TIM10_Init+0x40>)
 8001892:	4a0f      	ldr	r2, [pc, #60]	; (80018d0 <MX_TIM10_Init+0x44>)
 8001894:	601a      	str	r2, [r3, #0]
	htim10.Init.Prescaler = 8400 - 1;
 8001896:	4b0d      	ldr	r3, [pc, #52]	; (80018cc <MX_TIM10_Init+0x40>)
 8001898:	f242 02cf 	movw	r2, #8399	; 0x20cf
 800189c:	605a      	str	r2, [r3, #4]
	htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 800189e:	4b0b      	ldr	r3, [pc, #44]	; (80018cc <MX_TIM10_Init+0x40>)
 80018a0:	2200      	movs	r2, #0
 80018a2:	609a      	str	r2, [r3, #8]
	htim10.Init.Period = 65535;
 80018a4:	4b09      	ldr	r3, [pc, #36]	; (80018cc <MX_TIM10_Init+0x40>)
 80018a6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80018aa:	60da      	str	r2, [r3, #12]
	htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018ac:	4b07      	ldr	r3, [pc, #28]	; (80018cc <MX_TIM10_Init+0x40>)
 80018ae:	2200      	movs	r2, #0
 80018b0:	611a      	str	r2, [r3, #16]
	htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018b2:	4b06      	ldr	r3, [pc, #24]	; (80018cc <MX_TIM10_Init+0x40>)
 80018b4:	2200      	movs	r2, #0
 80018b6:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim10) != HAL_OK) {
 80018b8:	4804      	ldr	r0, [pc, #16]	; (80018cc <MX_TIM10_Init+0x40>)
 80018ba:	f003 fc3d 	bl	8005138 <HAL_TIM_Base_Init>
 80018be:	4603      	mov	r3, r0
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d001      	beq.n	80018c8 <MX_TIM10_Init+0x3c>
		Error_Handler();
 80018c4:	f000 fcc8 	bl	8002258 <Error_Handler>
	}
	/* USER CODE BEGIN TIM10_Init 2 */

	/* USER CODE END TIM10_Init 2 */

}
 80018c8:	bf00      	nop
 80018ca:	bd80      	pop	{r7, pc}
 80018cc:	20000674 	.word	0x20000674
 80018d0:	40014400 	.word	0x40014400

080018d4 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 80018d4:	b580      	push	{r7, lr}
 80018d6:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 80018d8:	4b11      	ldr	r3, [pc, #68]	; (8001920 <MX_USART2_UART_Init+0x4c>)
 80018da:	4a12      	ldr	r2, [pc, #72]	; (8001924 <MX_USART2_UART_Init+0x50>)
 80018dc:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 80018de:	4b10      	ldr	r3, [pc, #64]	; (8001920 <MX_USART2_UART_Init+0x4c>)
 80018e0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80018e4:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80018e6:	4b0e      	ldr	r3, [pc, #56]	; (8001920 <MX_USART2_UART_Init+0x4c>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 80018ec:	4b0c      	ldr	r3, [pc, #48]	; (8001920 <MX_USART2_UART_Init+0x4c>)
 80018ee:	2200      	movs	r2, #0
 80018f0:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 80018f2:	4b0b      	ldr	r3, [pc, #44]	; (8001920 <MX_USART2_UART_Init+0x4c>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 80018f8:	4b09      	ldr	r3, [pc, #36]	; (8001920 <MX_USART2_UART_Init+0x4c>)
 80018fa:	220c      	movs	r2, #12
 80018fc:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018fe:	4b08      	ldr	r3, [pc, #32]	; (8001920 <MX_USART2_UART_Init+0x4c>)
 8001900:	2200      	movs	r2, #0
 8001902:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001904:	4b06      	ldr	r3, [pc, #24]	; (8001920 <MX_USART2_UART_Init+0x4c>)
 8001906:	2200      	movs	r2, #0
 8001908:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 800190a:	4805      	ldr	r0, [pc, #20]	; (8001920 <MX_USART2_UART_Init+0x4c>)
 800190c:	f003 fce4 	bl	80052d8 <HAL_UART_Init>
 8001910:	4603      	mov	r3, r0
 8001912:	2b00      	cmp	r3, #0
 8001914:	d001      	beq.n	800191a <MX_USART2_UART_Init+0x46>
		Error_Handler();
 8001916:	f000 fc9f 	bl	8002258 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 800191a:	bf00      	nop
 800191c:	bd80      	pop	{r7, pc}
 800191e:	bf00      	nop
 8001920:	20000708 	.word	0x20000708
 8001924:	40004400 	.word	0x40004400

08001928 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8001928:	b580      	push	{r7, lr}
 800192a:	b08a      	sub	sp, #40	; 0x28
 800192c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800192e:	f107 0314 	add.w	r3, r7, #20
 8001932:	2200      	movs	r2, #0
 8001934:	601a      	str	r2, [r3, #0]
 8001936:	605a      	str	r2, [r3, #4]
 8001938:	609a      	str	r2, [r3, #8]
 800193a:	60da      	str	r2, [r3, #12]
 800193c:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800193e:	2300      	movs	r3, #0
 8001940:	613b      	str	r3, [r7, #16]
 8001942:	4b59      	ldr	r3, [pc, #356]	; (8001aa8 <MX_GPIO_Init+0x180>)
 8001944:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001946:	4a58      	ldr	r2, [pc, #352]	; (8001aa8 <MX_GPIO_Init+0x180>)
 8001948:	f043 0304 	orr.w	r3, r3, #4
 800194c:	6313      	str	r3, [r2, #48]	; 0x30
 800194e:	4b56      	ldr	r3, [pc, #344]	; (8001aa8 <MX_GPIO_Init+0x180>)
 8001950:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001952:	f003 0304 	and.w	r3, r3, #4
 8001956:	613b      	str	r3, [r7, #16]
 8001958:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800195a:	2300      	movs	r3, #0
 800195c:	60fb      	str	r3, [r7, #12]
 800195e:	4b52      	ldr	r3, [pc, #328]	; (8001aa8 <MX_GPIO_Init+0x180>)
 8001960:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001962:	4a51      	ldr	r2, [pc, #324]	; (8001aa8 <MX_GPIO_Init+0x180>)
 8001964:	f043 0301 	orr.w	r3, r3, #1
 8001968:	6313      	str	r3, [r2, #48]	; 0x30
 800196a:	4b4f      	ldr	r3, [pc, #316]	; (8001aa8 <MX_GPIO_Init+0x180>)
 800196c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800196e:	f003 0301 	and.w	r3, r3, #1
 8001972:	60fb      	str	r3, [r7, #12]
 8001974:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001976:	2300      	movs	r3, #0
 8001978:	60bb      	str	r3, [r7, #8]
 800197a:	4b4b      	ldr	r3, [pc, #300]	; (8001aa8 <MX_GPIO_Init+0x180>)
 800197c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800197e:	4a4a      	ldr	r2, [pc, #296]	; (8001aa8 <MX_GPIO_Init+0x180>)
 8001980:	f043 0308 	orr.w	r3, r3, #8
 8001984:	6313      	str	r3, [r2, #48]	; 0x30
 8001986:	4b48      	ldr	r3, [pc, #288]	; (8001aa8 <MX_GPIO_Init+0x180>)
 8001988:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800198a:	f003 0308 	and.w	r3, r3, #8
 800198e:	60bb      	str	r3, [r7, #8]
 8001990:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001992:	2300      	movs	r3, #0
 8001994:	607b      	str	r3, [r7, #4]
 8001996:	4b44      	ldr	r3, [pc, #272]	; (8001aa8 <MX_GPIO_Init+0x180>)
 8001998:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800199a:	4a43      	ldr	r2, [pc, #268]	; (8001aa8 <MX_GPIO_Init+0x180>)
 800199c:	f043 0302 	orr.w	r3, r3, #2
 80019a0:	6313      	str	r3, [r2, #48]	; 0x30
 80019a2:	4b41      	ldr	r3, [pc, #260]	; (8001aa8 <MX_GPIO_Init+0x180>)
 80019a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019a6:	f003 0302 	and.w	r3, r3, #2
 80019aa:	607b      	str	r3, [r7, #4]
 80019ac:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, REG_EN_Pin | CC_LED_Pin, GPIO_PIN_RESET);
 80019ae:	2200      	movs	r2, #0
 80019b0:	f240 4102 	movw	r1, #1026	; 0x402
 80019b4:	483d      	ldr	r0, [pc, #244]	; (8001aac <MX_GPIO_Init+0x184>)
 80019b6:	f002 f839 	bl	8003a2c <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5 | VI_LED_Pin | OE_LED_Pin,
 80019ba:	2200      	movs	r2, #0
 80019bc:	f249 0120 	movw	r1, #36896	; 0x9020
 80019c0:	483b      	ldr	r0, [pc, #236]	; (8001ab0 <MX_GPIO_Init+0x188>)
 80019c2:	f002 f833 	bl	8003a2c <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, nSW_UP_Pin | OLED_RST_Pin, GPIO_PIN_RESET);
 80019c6:	2200      	movs	r2, #0
 80019c8:	f44f 7188 	mov.w	r1, #272	; 0x110
 80019cc:	4839      	ldr	r0, [pc, #228]	; (8001ab4 <MX_GPIO_Init+0x18c>)
 80019ce:	f002 f82d 	bl	8003a2c <HAL_GPIO_WritePin>

	/*Configure GPIO pins : REG_EN_Pin CC_LED_Pin */
	GPIO_InitStruct.Pin = REG_EN_Pin | CC_LED_Pin;
 80019d2:	f240 4302 	movw	r3, #1026	; 0x402
 80019d6:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019d8:	2301      	movs	r3, #1
 80019da:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019dc:	2300      	movs	r3, #0
 80019de:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019e0:	2300      	movs	r3, #0
 80019e2:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019e4:	f107 0314 	add.w	r3, r7, #20
 80019e8:	4619      	mov	r1, r3
 80019ea:	4830      	ldr	r0, [pc, #192]	; (8001aac <MX_GPIO_Init+0x184>)
 80019ec:	f001 fe84 	bl	80036f8 <HAL_GPIO_Init>

	/*Configure GPIO pins : PA5 VI_LED_Pin OE_LED_Pin */
	GPIO_InitStruct.Pin = GPIO_PIN_5 | VI_LED_Pin | OE_LED_Pin;
 80019f0:	f249 0320 	movw	r3, #36896	; 0x9020
 80019f4:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019f6:	2301      	movs	r3, #1
 80019f8:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019fa:	2300      	movs	r3, #0
 80019fc:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019fe:	2300      	movs	r3, #0
 8001a00:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a02:	f107 0314 	add.w	r3, r7, #20
 8001a06:	4619      	mov	r1, r3
 8001a08:	4829      	ldr	r0, [pc, #164]	; (8001ab0 <MX_GPIO_Init+0x188>)
 8001a0a:	f001 fe75 	bl	80036f8 <HAL_GPIO_Init>

	/*Configure GPIO pin : nSW_INT_Pin */
	GPIO_InitStruct.Pin = nSW_INT_Pin;
 8001a0e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001a12:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001a14:	4b28      	ldr	r3, [pc, #160]	; (8001ab8 <MX_GPIO_Init+0x190>)
 8001a16:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(nSW_INT_GPIO_Port, &GPIO_InitStruct);
 8001a1c:	f107 0314 	add.w	r3, r7, #20
 8001a20:	4619      	mov	r1, r3
 8001a22:	4822      	ldr	r0, [pc, #136]	; (8001aac <MX_GPIO_Init+0x184>)
 8001a24:	f001 fe68 	bl	80036f8 <HAL_GPIO_Init>

	/*Configure GPIO pin : nSW_VI_Pin */
	GPIO_InitStruct.Pin = nSW_VI_Pin;
 8001a28:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a2c:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a32:	2300      	movs	r3, #0
 8001a34:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(nSW_VI_GPIO_Port, &GPIO_InitStruct);
 8001a36:	f107 0314 	add.w	r3, r7, #20
 8001a3a:	4619      	mov	r1, r3
 8001a3c:	481b      	ldr	r0, [pc, #108]	; (8001aac <MX_GPIO_Init+0x184>)
 8001a3e:	f001 fe5b 	bl	80036f8 <HAL_GPIO_Init>

	/*Configure GPIO pin : nSW_DW_Pin */
	GPIO_InitStruct.Pin = nSW_DW_Pin;
 8001a42:	2304      	movs	r3, #4
 8001a44:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a46:	2300      	movs	r3, #0
 8001a48:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(nSW_DW_GPIO_Port, &GPIO_InitStruct);
 8001a4e:	f107 0314 	add.w	r3, r7, #20
 8001a52:	4619      	mov	r1, r3
 8001a54:	4819      	ldr	r0, [pc, #100]	; (8001abc <MX_GPIO_Init+0x194>)
 8001a56:	f001 fe4f 	bl	80036f8 <HAL_GPIO_Init>

	/*Configure GPIO pins : nSW_UP_Pin OLED_RST_Pin */
	GPIO_InitStruct.Pin = nSW_UP_Pin | OLED_RST_Pin;
 8001a5a:	f44f 7388 	mov.w	r3, #272	; 0x110
 8001a5e:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a60:	2301      	movs	r3, #1
 8001a62:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a64:	2300      	movs	r3, #0
 8001a66:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a6c:	f107 0314 	add.w	r3, r7, #20
 8001a70:	4619      	mov	r1, r3
 8001a72:	4810      	ldr	r0, [pc, #64]	; (8001ab4 <MX_GPIO_Init+0x18c>)
 8001a74:	f001 fe40 	bl	80036f8 <HAL_GPIO_Init>

	/*Configure GPIO pin : nSW_OE_Pin */
	GPIO_InitStruct.Pin = nSW_OE_Pin;
 8001a78:	2320      	movs	r3, #32
 8001a7a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a80:	2300      	movs	r3, #0
 8001a82:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(nSW_OE_GPIO_Port, &GPIO_InitStruct);
 8001a84:	f107 0314 	add.w	r3, r7, #20
 8001a88:	4619      	mov	r1, r3
 8001a8a:	480a      	ldr	r0, [pc, #40]	; (8001ab4 <MX_GPIO_Init+0x18c>)
 8001a8c:	f001 fe34 	bl	80036f8 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 8001a90:	2200      	movs	r2, #0
 8001a92:	2101      	movs	r1, #1
 8001a94:	2028      	movs	r0, #40	; 0x28
 8001a96:	f001 fdf8 	bl	800368a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001a9a:	2028      	movs	r0, #40	; 0x28
 8001a9c:	f001 fe11 	bl	80036c2 <HAL_NVIC_EnableIRQ>

}
 8001aa0:	bf00      	nop
 8001aa2:	3728      	adds	r7, #40	; 0x28
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	bd80      	pop	{r7, pc}
 8001aa8:	40023800 	.word	0x40023800
 8001aac:	40020800 	.word	0x40020800
 8001ab0:	40020000 	.word	0x40020000
 8001ab4:	40020400 	.word	0x40020400
 8001ab8:	10210000 	.word	0x10210000
 8001abc:	40020c00 	.word	0x40020c00

08001ac0 <initPSU>:

/* USER CODE BEGIN 4 */
void initPSU(void) {
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b082      	sub	sp, #8
 8001ac4:	af00      	add	r7, sp, #0
	//init struct for PSU
	psuStats.vSet = V_DEFAULT;
 8001ac6:	4b1d      	ldr	r3, [pc, #116]	; (8001b3c <initPSU+0x7c>)
 8001ac8:	223f      	movs	r2, #63	; 0x3f
 8001aca:	701a      	strb	r2, [r3, #0]
	psuStats.iSet = I_DEFAULT;
 8001acc:	4b1b      	ldr	r3, [pc, #108]	; (8001b3c <initPSU+0x7c>)
 8001ace:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001ad2:	605a      	str	r2, [r3, #4]
	psuStats.iLim = I_LIM_DEFAULT;
 8001ad4:	4b19      	ldr	r3, [pc, #100]	; (8001b3c <initPSU+0x7c>)
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	721a      	strb	r2, [r3, #8]
	psuStats.VI = VI_DEFAULT;
 8001ada:	4b18      	ldr	r3, [pc, #96]	; (8001b3c <initPSU+0x7c>)
 8001adc:	2201      	movs	r2, #1
 8001ade:	729a      	strb	r2, [r3, #10]
	psuStats.OE = OE_DEFAULT;
 8001ae0:	4b16      	ldr	r3, [pc, #88]	; (8001b3c <initPSU+0x7c>)
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	725a      	strb	r2, [r3, #9]

	//show current settings on LEDs
	setLeds(psuStats);
 8001ae6:	4b15      	ldr	r3, [pc, #84]	; (8001b3c <initPSU+0x7c>)
 8001ae8:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001aec:	f7ff fd2c 	bl	8001548 <setLeds>

	//init and show logo on OLED
	ssd1306_Init();
 8001af0:	f000 fc14 	bl	800231c <ssd1306_Init>
	ssd1306_Fill(SSD1306_BLACK);
 8001af4:	2000      	movs	r0, #0
 8001af6:	f000 fc7b 	bl	80023f0 <ssd1306_Fill>
	showStartup();
 8001afa:	f000 f829 	bl	8001b50 <showStartup>
	HAL_StatusTypeDef adcRet = HAL_ADC_Start(&hadc1);
 8001afe:	4810      	ldr	r0, [pc, #64]	; (8001b40 <initPSU+0x80>)
 8001b00:	f001 f960 	bl	8002dc4 <HAL_ADC_Start>
 8001b04:	4603      	mov	r3, r0
 8001b06:	71fb      	strb	r3, [r7, #7]
	if (adcRet != HAL_OK) {
 8001b08:	79fb      	ldrb	r3, [r7, #7]
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d004      	beq.n	8001b18 <initPSU+0x58>
		ssd1306_WriteErrorMsg(2, 12, "ADC start failed");
 8001b0e:	4a0d      	ldr	r2, [pc, #52]	; (8001b44 <initPSU+0x84>)
 8001b10:	210c      	movs	r1, #12
 8001b12:	2002      	movs	r0, #2
 8001b14:	f000 fe78 	bl	8002808 <ssd1306_WriteErrorMsg>
	}

	//set pot value for Vout (half)
	MCP4018_WriteVal(psuStats.vSet);
 8001b18:	4b08      	ldr	r3, [pc, #32]	; (8001b3c <initPSU+0x7c>)
 8001b1a:	781b      	ldrb	r3, [r3, #0]
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	f000 fb9f 	bl	8002260 <MCP4018_WriteVal>

	//initialize screen update timer
	HAL_TIM_Base_Start(&htim10);
 8001b22:	4809      	ldr	r0, [pc, #36]	; (8001b48 <initPSU+0x88>)
 8001b24:	f003 fb33 	bl	800518e <HAL_TIM_Base_Start>
	timerVal = __HAL_TIM_GET_COUNTER(&htim10);
 8001b28:	4b07      	ldr	r3, [pc, #28]	; (8001b48 <initPSU+0x88>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b2e:	b29a      	uxth	r2, r3
 8001b30:	4b06      	ldr	r3, [pc, #24]	; (8001b4c <initPSU+0x8c>)
 8001b32:	801a      	strh	r2, [r3, #0]
}
 8001b34:	bf00      	nop
 8001b36:	3708      	adds	r7, #8
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	bd80      	pop	{r7, pc}
 8001b3c:	200006b4 	.word	0x200006b4
 8001b40:	200006c0 	.word	0x200006c0
 8001b44:	08007e08 	.word	0x08007e08
 8001b48:	20000674 	.word	0x20000674
 8001b4c:	2000020a 	.word	0x2000020a

08001b50 <showStartup>:

void showStartup(void) {
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b082      	sub	sp, #8
 8001b54:	af02      	add	r7, sp, #8
	//show logo
	ssd1306_DrawBitMap(0, 0, BOOTSCREEN, 128, 32, SSD1306_WHITE);
 8001b56:	2301      	movs	r3, #1
 8001b58:	9301      	str	r3, [sp, #4]
 8001b5a:	2320      	movs	r3, #32
 8001b5c:	9300      	str	r3, [sp, #0]
 8001b5e:	2380      	movs	r3, #128	; 0x80
 8001b60:	4a05      	ldr	r2, [pc, #20]	; (8001b78 <showStartup+0x28>)
 8001b62:	2100      	movs	r1, #0
 8001b64:	2000      	movs	r0, #0
 8001b66:	f000 fde3 	bl	8002730 <ssd1306_DrawBitMap>
	HAL_Delay(2000);
 8001b6a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001b6e:	f001 f8c3 	bl	8002cf8 <HAL_Delay>
}
 8001b72:	bf00      	nop
 8001b74:	46bd      	mov	sp, r7
 8001b76:	bd80      	pop	{r7, pc}
 8001b78:	08007ef4 	.word	0x08007ef4

08001b7c <displayVoltageCurrent>:

void displayVoltageCurrent(double Vin, double V, double I) {
 8001b7c:	b590      	push	{r4, r7, lr}
 8001b7e:	b08b      	sub	sp, #44	; 0x2c
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	ed87 0b04 	vstr	d0, [r7, #16]
 8001b86:	ed87 1b02 	vstr	d1, [r7, #8]
 8001b8a:	ed87 2b00 	vstr	d2, [r7]
	//clear screen
	ssd1306_Fill(SSD1306_BLACK);
 8001b8e:	2000      	movs	r0, #0
 8001b90:	f000 fc2e 	bl	80023f0 <ssd1306_Fill>

	char buff[10] = { };
 8001b94:	f107 031c 	add.w	r3, r7, #28
 8001b98:	2200      	movs	r2, #0
 8001b9a:	601a      	str	r2, [r3, #0]
 8001b9c:	605a      	str	r2, [r3, #4]
 8001b9e:	811a      	strh	r2, [r3, #8]

	//Display voltage in
	ssd1306_SetCursor(INFO_X, VIN_Y);
 8001ba0:	2100      	movs	r1, #0
 8001ba2:	2002      	movs	r0, #2
 8001ba4:	f000 fd7a 	bl	800269c <ssd1306_SetCursor>
	ssd1306_WriteString("Vin = ", INFO_TEXT_SIZE, SSD1306_WHITE);
 8001ba8:	4aad      	ldr	r2, [pc, #692]	; (8001e60 <displayVoltageCurrent+0x2e4>)
 8001baa:	2301      	movs	r3, #1
 8001bac:	ca06      	ldmia	r2, {r1, r2}
 8001bae:	48ad      	ldr	r0, [pc, #692]	; (8001e64 <displayVoltageCurrent+0x2e8>)
 8001bb0:	f000 fd4e 	bl	8002650 <ssd1306_WriteString>
	if (Vin > 1000) {
 8001bb4:	f04f 0200 	mov.w	r2, #0
 8001bb8:	4bab      	ldr	r3, [pc, #684]	; (8001e68 <displayVoltageCurrent+0x2ec>)
 8001bba:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001bbe:	f7fe ffb3 	bl	8000b28 <__aeabi_dcmpgt>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d01d      	beq.n	8001c04 <displayVoltageCurrent+0x88>
		sprintf(buff, "%4.2f", Vin / 1000);
 8001bc8:	f04f 0200 	mov.w	r2, #0
 8001bcc:	4ba6      	ldr	r3, [pc, #664]	; (8001e68 <displayVoltageCurrent+0x2ec>)
 8001bce:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001bd2:	f7fe fe43 	bl	800085c <__aeabi_ddiv>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	460c      	mov	r4, r1
 8001bda:	f107 001c 	add.w	r0, r7, #28
 8001bde:	461a      	mov	r2, r3
 8001be0:	4623      	mov	r3, r4
 8001be2:	49a2      	ldr	r1, [pc, #648]	; (8001e6c <displayVoltageCurrent+0x2f0>)
 8001be4:	f004 fcbe 	bl	8006564 <siprintf>
		ssd1306_WriteString(buff, INFO_TEXT_SIZE, SSD1306_WHITE);
 8001be8:	4a9d      	ldr	r2, [pc, #628]	; (8001e60 <displayVoltageCurrent+0x2e4>)
 8001bea:	f107 001c 	add.w	r0, r7, #28
 8001bee:	2301      	movs	r3, #1
 8001bf0:	ca06      	ldmia	r2, {r1, r2}
 8001bf2:	f000 fd2d 	bl	8002650 <ssd1306_WriteString>
		ssd1306_WriteString("V", INFO_TEXT_SIZE, SSD1306_WHITE);
 8001bf6:	4a9a      	ldr	r2, [pc, #616]	; (8001e60 <displayVoltageCurrent+0x2e4>)
 8001bf8:	2301      	movs	r3, #1
 8001bfa:	ca06      	ldmia	r2, {r1, r2}
 8001bfc:	489c      	ldr	r0, [pc, #624]	; (8001e70 <displayVoltageCurrent+0x2f4>)
 8001bfe:	f000 fd27 	bl	8002650 <ssd1306_WriteString>
 8001c02:	e013      	b.n	8001c2c <displayVoltageCurrent+0xb0>
	} else {
		sprintf(buff, "%4.2f", Vin);
 8001c04:	f107 001c 	add.w	r0, r7, #28
 8001c08:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001c0c:	4997      	ldr	r1, [pc, #604]	; (8001e6c <displayVoltageCurrent+0x2f0>)
 8001c0e:	f004 fca9 	bl	8006564 <siprintf>
		ssd1306_WriteString(buff, INFO_TEXT_SIZE, SSD1306_WHITE);
 8001c12:	4a93      	ldr	r2, [pc, #588]	; (8001e60 <displayVoltageCurrent+0x2e4>)
 8001c14:	f107 001c 	add.w	r0, r7, #28
 8001c18:	2301      	movs	r3, #1
 8001c1a:	ca06      	ldmia	r2, {r1, r2}
 8001c1c:	f000 fd18 	bl	8002650 <ssd1306_WriteString>
		ssd1306_WriteString("mV", INFO_TEXT_SIZE, SSD1306_WHITE);
 8001c20:	4a8f      	ldr	r2, [pc, #572]	; (8001e60 <displayVoltageCurrent+0x2e4>)
 8001c22:	2301      	movs	r3, #1
 8001c24:	ca06      	ldmia	r2, {r1, r2}
 8001c26:	4893      	ldr	r0, [pc, #588]	; (8001e74 <displayVoltageCurrent+0x2f8>)
 8001c28:	f000 fd12 	bl	8002650 <ssd1306_WriteString>
	}

	//display whether PSU output is enabled
	ssd1306_SetCursor(ON_OFF_X, VIN_Y);
 8001c2c:	2100      	movs	r1, #0
 8001c2e:	2069      	movs	r0, #105	; 0x69
 8001c30:	f000 fd34 	bl	800269c <ssd1306_SetCursor>
	if (psuStats.OE == OE_ENABLED)
 8001c34:	4b90      	ldr	r3, [pc, #576]	; (8001e78 <displayVoltageCurrent+0x2fc>)
 8001c36:	7a5b      	ldrb	r3, [r3, #9]
 8001c38:	2b01      	cmp	r3, #1
 8001c3a:	d106      	bne.n	8001c4a <displayVoltageCurrent+0xce>
		ssd1306_WriteString("ON", INFO_TEXT_SIZE, SSD1306_WHITE);
 8001c3c:	4a88      	ldr	r2, [pc, #544]	; (8001e60 <displayVoltageCurrent+0x2e4>)
 8001c3e:	2301      	movs	r3, #1
 8001c40:	ca06      	ldmia	r2, {r1, r2}
 8001c42:	488e      	ldr	r0, [pc, #568]	; (8001e7c <displayVoltageCurrent+0x300>)
 8001c44:	f000 fd04 	bl	8002650 <ssd1306_WriteString>
 8001c48:	e005      	b.n	8001c56 <displayVoltageCurrent+0xda>
	else
		ssd1306_WriteString("OFF", INFO_TEXT_SIZE, SSD1306_WHITE);
 8001c4a:	4a85      	ldr	r2, [pc, #532]	; (8001e60 <displayVoltageCurrent+0x2e4>)
 8001c4c:	2301      	movs	r3, #1
 8001c4e:	ca06      	ldmia	r2, {r1, r2}
 8001c50:	488b      	ldr	r0, [pc, #556]	; (8001e80 <displayVoltageCurrent+0x304>)
 8001c52:	f000 fcfd 	bl	8002650 <ssd1306_WriteString>

	//display set voltage
	ssd1306_SetCursor(INFO_X, VSET_Y);
 8001c56:	210c      	movs	r1, #12
 8001c58:	2002      	movs	r0, #2
 8001c5a:	f000 fd1f 	bl	800269c <ssd1306_SetCursor>
	ssd1306_WriteString("Vset = ", INFO_TEXT_SIZE, SSD1306_WHITE);
 8001c5e:	4a80      	ldr	r2, [pc, #512]	; (8001e60 <displayVoltageCurrent+0x2e4>)
 8001c60:	2301      	movs	r3, #1
 8001c62:	ca06      	ldmia	r2, {r1, r2}
 8001c64:	4887      	ldr	r0, [pc, #540]	; (8001e84 <displayVoltageCurrent+0x308>)
 8001c66:	f000 fcf3 	bl	8002650 <ssd1306_WriteString>
	if (vSetCalc() >= 1000) {
 8001c6a:	f000 fa09 	bl	8002080 <vSetCalc>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001c74:	d32c      	bcc.n	8001cd0 <displayVoltageCurrent+0x154>
		sprintf(buff, "%4.2f", (double) vSetCalc() / 1000.0);
 8001c76:	f000 fa03 	bl	8002080 <vSetCalc>
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	f7fe fc49 	bl	8000514 <__aeabi_ui2d>
 8001c82:	f04f 0200 	mov.w	r2, #0
 8001c86:	4b78      	ldr	r3, [pc, #480]	; (8001e68 <displayVoltageCurrent+0x2ec>)
 8001c88:	f7fe fde8 	bl	800085c <__aeabi_ddiv>
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	460c      	mov	r4, r1
 8001c90:	f107 001c 	add.w	r0, r7, #28
 8001c94:	461a      	mov	r2, r3
 8001c96:	4623      	mov	r3, r4
 8001c98:	4974      	ldr	r1, [pc, #464]	; (8001e6c <displayVoltageCurrent+0x2f0>)
 8001c9a:	f004 fc63 	bl	8006564 <siprintf>
		ssd1306_WriteString(buff, INFO_TEXT_SIZE, SSD1306_WHITE);
 8001c9e:	4a70      	ldr	r2, [pc, #448]	; (8001e60 <displayVoltageCurrent+0x2e4>)
 8001ca0:	f107 001c 	add.w	r0, r7, #28
 8001ca4:	2301      	movs	r3, #1
 8001ca6:	ca06      	ldmia	r2, {r1, r2}
 8001ca8:	f000 fcd2 	bl	8002650 <ssd1306_WriteString>
		if (psuStats.VI == VI_V_SEL)
 8001cac:	4b72      	ldr	r3, [pc, #456]	; (8001e78 <displayVoltageCurrent+0x2fc>)
 8001cae:	7a9b      	ldrb	r3, [r3, #10]
 8001cb0:	2b01      	cmp	r3, #1
 8001cb2:	d106      	bne.n	8001cc2 <displayVoltageCurrent+0x146>
			ssd1306_WriteString("V <<", INFO_TEXT_SIZE, SSD1306_WHITE);
 8001cb4:	4a6a      	ldr	r2, [pc, #424]	; (8001e60 <displayVoltageCurrent+0x2e4>)
 8001cb6:	2301      	movs	r3, #1
 8001cb8:	ca06      	ldmia	r2, {r1, r2}
 8001cba:	4873      	ldr	r0, [pc, #460]	; (8001e88 <displayVoltageCurrent+0x30c>)
 8001cbc:	f000 fcc8 	bl	8002650 <ssd1306_WriteString>
 8001cc0:	e02c      	b.n	8001d1c <displayVoltageCurrent+0x1a0>
		else
			ssd1306_WriteString("V", INFO_TEXT_SIZE, SSD1306_WHITE);
 8001cc2:	4a67      	ldr	r2, [pc, #412]	; (8001e60 <displayVoltageCurrent+0x2e4>)
 8001cc4:	2301      	movs	r3, #1
 8001cc6:	ca06      	ldmia	r2, {r1, r2}
 8001cc8:	4869      	ldr	r0, [pc, #420]	; (8001e70 <displayVoltageCurrent+0x2f4>)
 8001cca:	f000 fcc1 	bl	8002650 <ssd1306_WriteString>
 8001cce:	e025      	b.n	8001d1c <displayVoltageCurrent+0x1a0>
	} else {
		sprintf(buff, "%4.2f", (double) psuStats.vSet);
 8001cd0:	4b69      	ldr	r3, [pc, #420]	; (8001e78 <displayVoltageCurrent+0x2fc>)
 8001cd2:	781b      	ldrb	r3, [r3, #0]
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	f7fe fc1d 	bl	8000514 <__aeabi_ui2d>
 8001cda:	4603      	mov	r3, r0
 8001cdc:	460c      	mov	r4, r1
 8001cde:	f107 001c 	add.w	r0, r7, #28
 8001ce2:	461a      	mov	r2, r3
 8001ce4:	4623      	mov	r3, r4
 8001ce6:	4961      	ldr	r1, [pc, #388]	; (8001e6c <displayVoltageCurrent+0x2f0>)
 8001ce8:	f004 fc3c 	bl	8006564 <siprintf>
		ssd1306_WriteString(buff, INFO_TEXT_SIZE, SSD1306_WHITE);
 8001cec:	4a5c      	ldr	r2, [pc, #368]	; (8001e60 <displayVoltageCurrent+0x2e4>)
 8001cee:	f107 001c 	add.w	r0, r7, #28
 8001cf2:	2301      	movs	r3, #1
 8001cf4:	ca06      	ldmia	r2, {r1, r2}
 8001cf6:	f000 fcab 	bl	8002650 <ssd1306_WriteString>
		if (psuStats.VI == VI_V_SEL)
 8001cfa:	4b5f      	ldr	r3, [pc, #380]	; (8001e78 <displayVoltageCurrent+0x2fc>)
 8001cfc:	7a9b      	ldrb	r3, [r3, #10]
 8001cfe:	2b01      	cmp	r3, #1
 8001d00:	d106      	bne.n	8001d10 <displayVoltageCurrent+0x194>
			ssd1306_WriteString("mV <<", INFO_TEXT_SIZE, SSD1306_WHITE);
 8001d02:	4a57      	ldr	r2, [pc, #348]	; (8001e60 <displayVoltageCurrent+0x2e4>)
 8001d04:	2301      	movs	r3, #1
 8001d06:	ca06      	ldmia	r2, {r1, r2}
 8001d08:	4860      	ldr	r0, [pc, #384]	; (8001e8c <displayVoltageCurrent+0x310>)
 8001d0a:	f000 fca1 	bl	8002650 <ssd1306_WriteString>
 8001d0e:	e005      	b.n	8001d1c <displayVoltageCurrent+0x1a0>
		else
			ssd1306_WriteString("mV", INFO_TEXT_SIZE, SSD1306_WHITE);
 8001d10:	4a53      	ldr	r2, [pc, #332]	; (8001e60 <displayVoltageCurrent+0x2e4>)
 8001d12:	2301      	movs	r3, #1
 8001d14:	ca06      	ldmia	r2, {r1, r2}
 8001d16:	4857      	ldr	r0, [pc, #348]	; (8001e74 <displayVoltageCurrent+0x2f8>)
 8001d18:	f000 fc9a 	bl	8002650 <ssd1306_WriteString>
	}

	//display output voltage
	ssd1306_SetCursor(INFO_X, VOUT_Y);
 8001d1c:	2118      	movs	r1, #24
 8001d1e:	2002      	movs	r0, #2
 8001d20:	f000 fcbc 	bl	800269c <ssd1306_SetCursor>
	ssd1306_WriteString("Vout = ", INFO_TEXT_SIZE, SSD1306_WHITE);
 8001d24:	4a4e      	ldr	r2, [pc, #312]	; (8001e60 <displayVoltageCurrent+0x2e4>)
 8001d26:	2301      	movs	r3, #1
 8001d28:	ca06      	ldmia	r2, {r1, r2}
 8001d2a:	4859      	ldr	r0, [pc, #356]	; (8001e90 <displayVoltageCurrent+0x314>)
 8001d2c:	f000 fc90 	bl	8002650 <ssd1306_WriteString>
	if (V >= 1000) {
 8001d30:	f04f 0200 	mov.w	r2, #0
 8001d34:	4b4c      	ldr	r3, [pc, #304]	; (8001e68 <displayVoltageCurrent+0x2ec>)
 8001d36:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001d3a:	f7fe feeb 	bl	8000b14 <__aeabi_dcmpge>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d01d      	beq.n	8001d80 <displayVoltageCurrent+0x204>
		sprintf(buff, "%4.2f", V / 1000.0);
 8001d44:	f04f 0200 	mov.w	r2, #0
 8001d48:	4b47      	ldr	r3, [pc, #284]	; (8001e68 <displayVoltageCurrent+0x2ec>)
 8001d4a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001d4e:	f7fe fd85 	bl	800085c <__aeabi_ddiv>
 8001d52:	4603      	mov	r3, r0
 8001d54:	460c      	mov	r4, r1
 8001d56:	f107 001c 	add.w	r0, r7, #28
 8001d5a:	461a      	mov	r2, r3
 8001d5c:	4623      	mov	r3, r4
 8001d5e:	4943      	ldr	r1, [pc, #268]	; (8001e6c <displayVoltageCurrent+0x2f0>)
 8001d60:	f004 fc00 	bl	8006564 <siprintf>
		ssd1306_WriteString(buff, INFO_TEXT_SIZE, SSD1306_WHITE);
 8001d64:	4a3e      	ldr	r2, [pc, #248]	; (8001e60 <displayVoltageCurrent+0x2e4>)
 8001d66:	f107 001c 	add.w	r0, r7, #28
 8001d6a:	2301      	movs	r3, #1
 8001d6c:	ca06      	ldmia	r2, {r1, r2}
 8001d6e:	f000 fc6f 	bl	8002650 <ssd1306_WriteString>
		ssd1306_WriteString("V", INFO_TEXT_SIZE, SSD1306_WHITE);
 8001d72:	4a3b      	ldr	r2, [pc, #236]	; (8001e60 <displayVoltageCurrent+0x2e4>)
 8001d74:	2301      	movs	r3, #1
 8001d76:	ca06      	ldmia	r2, {r1, r2}
 8001d78:	483d      	ldr	r0, [pc, #244]	; (8001e70 <displayVoltageCurrent+0x2f4>)
 8001d7a:	f000 fc69 	bl	8002650 <ssd1306_WriteString>
 8001d7e:	e013      	b.n	8001da8 <displayVoltageCurrent+0x22c>
	} else {
		sprintf(buff, "%4.2f", V);
 8001d80:	f107 001c 	add.w	r0, r7, #28
 8001d84:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001d88:	4938      	ldr	r1, [pc, #224]	; (8001e6c <displayVoltageCurrent+0x2f0>)
 8001d8a:	f004 fbeb 	bl	8006564 <siprintf>
		ssd1306_WriteString(buff, INFO_TEXT_SIZE, SSD1306_WHITE);
 8001d8e:	4a34      	ldr	r2, [pc, #208]	; (8001e60 <displayVoltageCurrent+0x2e4>)
 8001d90:	f107 001c 	add.w	r0, r7, #28
 8001d94:	2301      	movs	r3, #1
 8001d96:	ca06      	ldmia	r2, {r1, r2}
 8001d98:	f000 fc5a 	bl	8002650 <ssd1306_WriteString>
		ssd1306_WriteString("mV", INFO_TEXT_SIZE, SSD1306_WHITE);
 8001d9c:	4a30      	ldr	r2, [pc, #192]	; (8001e60 <displayVoltageCurrent+0x2e4>)
 8001d9e:	2301      	movs	r3, #1
 8001da0:	ca06      	ldmia	r2, {r1, r2}
 8001da2:	4834      	ldr	r0, [pc, #208]	; (8001e74 <displayVoltageCurrent+0x2f8>)
 8001da4:	f000 fc54 	bl	8002650 <ssd1306_WriteString>
	}

	//display set current
	ssd1306_SetCursor(INFO_X, ISET_Y);
 8001da8:	2124      	movs	r1, #36	; 0x24
 8001daa:	2002      	movs	r0, #2
 8001dac:	f000 fc76 	bl	800269c <ssd1306_SetCursor>
	ssd1306_WriteString("Iset = ", INFO_TEXT_SIZE, SSD1306_WHITE);
 8001db0:	4a2b      	ldr	r2, [pc, #172]	; (8001e60 <displayVoltageCurrent+0x2e4>)
 8001db2:	2301      	movs	r3, #1
 8001db4:	ca06      	ldmia	r2, {r1, r2}
 8001db6:	4837      	ldr	r0, [pc, #220]	; (8001e94 <displayVoltageCurrent+0x318>)
 8001db8:	f000 fc4a 	bl	8002650 <ssd1306_WriteString>
	if (psuStats.iSet >= 1000) {
 8001dbc:	4b2e      	ldr	r3, [pc, #184]	; (8001e78 <displayVoltageCurrent+0x2fc>)
 8001dbe:	685b      	ldr	r3, [r3, #4]
 8001dc0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001dc4:	d32b      	bcc.n	8001e1e <displayVoltageCurrent+0x2a2>
		sprintf(buff, "%4.2f", (double) psuStats.iSet / 1000.0);
 8001dc6:	4b2c      	ldr	r3, [pc, #176]	; (8001e78 <displayVoltageCurrent+0x2fc>)
 8001dc8:	685b      	ldr	r3, [r3, #4]
 8001dca:	4618      	mov	r0, r3
 8001dcc:	f7fe fba2 	bl	8000514 <__aeabi_ui2d>
 8001dd0:	f04f 0200 	mov.w	r2, #0
 8001dd4:	4b24      	ldr	r3, [pc, #144]	; (8001e68 <displayVoltageCurrent+0x2ec>)
 8001dd6:	f7fe fd41 	bl	800085c <__aeabi_ddiv>
 8001dda:	4603      	mov	r3, r0
 8001ddc:	460c      	mov	r4, r1
 8001dde:	f107 001c 	add.w	r0, r7, #28
 8001de2:	461a      	mov	r2, r3
 8001de4:	4623      	mov	r3, r4
 8001de6:	4921      	ldr	r1, [pc, #132]	; (8001e6c <displayVoltageCurrent+0x2f0>)
 8001de8:	f004 fbbc 	bl	8006564 <siprintf>
		ssd1306_WriteString(buff, INFO_TEXT_SIZE, SSD1306_WHITE);
 8001dec:	4a1c      	ldr	r2, [pc, #112]	; (8001e60 <displayVoltageCurrent+0x2e4>)
 8001dee:	f107 001c 	add.w	r0, r7, #28
 8001df2:	2301      	movs	r3, #1
 8001df4:	ca06      	ldmia	r2, {r1, r2}
 8001df6:	f000 fc2b 	bl	8002650 <ssd1306_WriteString>
		if (psuStats.VI == VI_I_SEL)
 8001dfa:	4b1f      	ldr	r3, [pc, #124]	; (8001e78 <displayVoltageCurrent+0x2fc>)
 8001dfc:	7a9b      	ldrb	r3, [r3, #10]
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d106      	bne.n	8001e10 <displayVoltageCurrent+0x294>
			ssd1306_WriteString("A <<", INFO_TEXT_SIZE, SSD1306_WHITE);
 8001e02:	4a17      	ldr	r2, [pc, #92]	; (8001e60 <displayVoltageCurrent+0x2e4>)
 8001e04:	2301      	movs	r3, #1
 8001e06:	ca06      	ldmia	r2, {r1, r2}
 8001e08:	4823      	ldr	r0, [pc, #140]	; (8001e98 <displayVoltageCurrent+0x31c>)
 8001e0a:	f000 fc21 	bl	8002650 <ssd1306_WriteString>
 8001e0e:	e04f      	b.n	8001eb0 <displayVoltageCurrent+0x334>
		else
			ssd1306_WriteString("A", INFO_TEXT_SIZE, SSD1306_WHITE);
 8001e10:	4a13      	ldr	r2, [pc, #76]	; (8001e60 <displayVoltageCurrent+0x2e4>)
 8001e12:	2301      	movs	r3, #1
 8001e14:	ca06      	ldmia	r2, {r1, r2}
 8001e16:	4821      	ldr	r0, [pc, #132]	; (8001e9c <displayVoltageCurrent+0x320>)
 8001e18:	f000 fc1a 	bl	8002650 <ssd1306_WriteString>
 8001e1c:	e048      	b.n	8001eb0 <displayVoltageCurrent+0x334>
	} else {
		sprintf(buff, "%4.2f", (double) psuStats.iSet);
 8001e1e:	4b16      	ldr	r3, [pc, #88]	; (8001e78 <displayVoltageCurrent+0x2fc>)
 8001e20:	685b      	ldr	r3, [r3, #4]
 8001e22:	4618      	mov	r0, r3
 8001e24:	f7fe fb76 	bl	8000514 <__aeabi_ui2d>
 8001e28:	4603      	mov	r3, r0
 8001e2a:	460c      	mov	r4, r1
 8001e2c:	f107 001c 	add.w	r0, r7, #28
 8001e30:	461a      	mov	r2, r3
 8001e32:	4623      	mov	r3, r4
 8001e34:	490d      	ldr	r1, [pc, #52]	; (8001e6c <displayVoltageCurrent+0x2f0>)
 8001e36:	f004 fb95 	bl	8006564 <siprintf>
		ssd1306_WriteString(buff, INFO_TEXT_SIZE, SSD1306_WHITE);
 8001e3a:	4a09      	ldr	r2, [pc, #36]	; (8001e60 <displayVoltageCurrent+0x2e4>)
 8001e3c:	f107 001c 	add.w	r0, r7, #28
 8001e40:	2301      	movs	r3, #1
 8001e42:	ca06      	ldmia	r2, {r1, r2}
 8001e44:	f000 fc04 	bl	8002650 <ssd1306_WriteString>
		if (psuStats.VI == VI_I_SEL)
 8001e48:	4b0b      	ldr	r3, [pc, #44]	; (8001e78 <displayVoltageCurrent+0x2fc>)
 8001e4a:	7a9b      	ldrb	r3, [r3, #10]
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d129      	bne.n	8001ea4 <displayVoltageCurrent+0x328>
			ssd1306_WriteString("mA <<", INFO_TEXT_SIZE, SSD1306_WHITE);
 8001e50:	4a03      	ldr	r2, [pc, #12]	; (8001e60 <displayVoltageCurrent+0x2e4>)
 8001e52:	2301      	movs	r3, #1
 8001e54:	ca06      	ldmia	r2, {r1, r2}
 8001e56:	4812      	ldr	r0, [pc, #72]	; (8001ea0 <displayVoltageCurrent+0x324>)
 8001e58:	f000 fbfa 	bl	8002650 <ssd1306_WriteString>
 8001e5c:	e028      	b.n	8001eb0 <displayVoltageCurrent+0x334>
 8001e5e:	bf00      	nop
 8001e60:	20000000 	.word	0x20000000
 8001e64:	08007e1c 	.word	0x08007e1c
 8001e68:	408f4000 	.word	0x408f4000
 8001e6c:	08007e24 	.word	0x08007e24
 8001e70:	08007e2c 	.word	0x08007e2c
 8001e74:	08007e30 	.word	0x08007e30
 8001e78:	200006b4 	.word	0x200006b4
 8001e7c:	08007e34 	.word	0x08007e34
 8001e80:	08007e38 	.word	0x08007e38
 8001e84:	08007e3c 	.word	0x08007e3c
 8001e88:	08007e44 	.word	0x08007e44
 8001e8c:	08007e4c 	.word	0x08007e4c
 8001e90:	08007e54 	.word	0x08007e54
 8001e94:	08007e5c 	.word	0x08007e5c
 8001e98:	08007e64 	.word	0x08007e64
 8001e9c:	08007e6c 	.word	0x08007e6c
 8001ea0:	08007e70 	.word	0x08007e70
		else
			ssd1306_WriteString("mA", INFO_TEXT_SIZE, SSD1306_WHITE);
 8001ea4:	4a28      	ldr	r2, [pc, #160]	; (8001f48 <displayVoltageCurrent+0x3cc>)
 8001ea6:	2301      	movs	r3, #1
 8001ea8:	ca06      	ldmia	r2, {r1, r2}
 8001eaa:	4828      	ldr	r0, [pc, #160]	; (8001f4c <displayVoltageCurrent+0x3d0>)
 8001eac:	f000 fbd0 	bl	8002650 <ssd1306_WriteString>
	}

	//display output current
	ssd1306_SetCursor(INFO_X, IOUT_Y);
 8001eb0:	2130      	movs	r1, #48	; 0x30
 8001eb2:	2002      	movs	r0, #2
 8001eb4:	f000 fbf2 	bl	800269c <ssd1306_SetCursor>
	ssd1306_WriteString("Iout = ", INFO_TEXT_SIZE, SSD1306_WHITE);
 8001eb8:	4a23      	ldr	r2, [pc, #140]	; (8001f48 <displayVoltageCurrent+0x3cc>)
 8001eba:	2301      	movs	r3, #1
 8001ebc:	ca06      	ldmia	r2, {r1, r2}
 8001ebe:	4824      	ldr	r0, [pc, #144]	; (8001f50 <displayVoltageCurrent+0x3d4>)
 8001ec0:	f000 fbc6 	bl	8002650 <ssd1306_WriteString>
	if (I >= 1000) {
 8001ec4:	f04f 0200 	mov.w	r2, #0
 8001ec8:	4b22      	ldr	r3, [pc, #136]	; (8001f54 <displayVoltageCurrent+0x3d8>)
 8001eca:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001ece:	f7fe fe21 	bl	8000b14 <__aeabi_dcmpge>
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d01d      	beq.n	8001f14 <displayVoltageCurrent+0x398>
		sprintf(buff, "%4.2f", I / 1000.0);
 8001ed8:	f04f 0200 	mov.w	r2, #0
 8001edc:	4b1d      	ldr	r3, [pc, #116]	; (8001f54 <displayVoltageCurrent+0x3d8>)
 8001ede:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001ee2:	f7fe fcbb 	bl	800085c <__aeabi_ddiv>
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	460c      	mov	r4, r1
 8001eea:	f107 001c 	add.w	r0, r7, #28
 8001eee:	461a      	mov	r2, r3
 8001ef0:	4623      	mov	r3, r4
 8001ef2:	4919      	ldr	r1, [pc, #100]	; (8001f58 <displayVoltageCurrent+0x3dc>)
 8001ef4:	f004 fb36 	bl	8006564 <siprintf>
		ssd1306_WriteString(buff, INFO_TEXT_SIZE, SSD1306_WHITE);
 8001ef8:	4a13      	ldr	r2, [pc, #76]	; (8001f48 <displayVoltageCurrent+0x3cc>)
 8001efa:	f107 001c 	add.w	r0, r7, #28
 8001efe:	2301      	movs	r3, #1
 8001f00:	ca06      	ldmia	r2, {r1, r2}
 8001f02:	f000 fba5 	bl	8002650 <ssd1306_WriteString>
		ssd1306_WriteString("A", INFO_TEXT_SIZE, SSD1306_WHITE);
 8001f06:	4a10      	ldr	r2, [pc, #64]	; (8001f48 <displayVoltageCurrent+0x3cc>)
 8001f08:	2301      	movs	r3, #1
 8001f0a:	ca06      	ldmia	r2, {r1, r2}
 8001f0c:	4813      	ldr	r0, [pc, #76]	; (8001f5c <displayVoltageCurrent+0x3e0>)
 8001f0e:	f000 fb9f 	bl	8002650 <ssd1306_WriteString>
 8001f12:	e013      	b.n	8001f3c <displayVoltageCurrent+0x3c0>
	} else {
		sprintf(buff, "%4.2f", I);
 8001f14:	f107 001c 	add.w	r0, r7, #28
 8001f18:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001f1c:	490e      	ldr	r1, [pc, #56]	; (8001f58 <displayVoltageCurrent+0x3dc>)
 8001f1e:	f004 fb21 	bl	8006564 <siprintf>
		ssd1306_WriteString(buff, INFO_TEXT_SIZE, SSD1306_WHITE);
 8001f22:	4a09      	ldr	r2, [pc, #36]	; (8001f48 <displayVoltageCurrent+0x3cc>)
 8001f24:	f107 001c 	add.w	r0, r7, #28
 8001f28:	2301      	movs	r3, #1
 8001f2a:	ca06      	ldmia	r2, {r1, r2}
 8001f2c:	f000 fb90 	bl	8002650 <ssd1306_WriteString>
		ssd1306_WriteString("mA", INFO_TEXT_SIZE, SSD1306_WHITE);
 8001f30:	4a05      	ldr	r2, [pc, #20]	; (8001f48 <displayVoltageCurrent+0x3cc>)
 8001f32:	2301      	movs	r3, #1
 8001f34:	ca06      	ldmia	r2, {r1, r2}
 8001f36:	4805      	ldr	r0, [pc, #20]	; (8001f4c <displayVoltageCurrent+0x3d0>)
 8001f38:	f000 fb8a 	bl	8002650 <ssd1306_WriteString>
	}

	ssd1306_UpdateScreen();
 8001f3c:	f000 fa7a 	bl	8002434 <ssd1306_UpdateScreen>
}
 8001f40:	bf00      	nop
 8001f42:	372c      	adds	r7, #44	; 0x2c
 8001f44:	46bd      	mov	sp, r7
 8001f46:	bd90      	pop	{r4, r7, pc}
 8001f48:	20000000 	.word	0x20000000
 8001f4c:	08007e78 	.word	0x08007e78
 8001f50:	08007e7c 	.word	0x08007e7c
 8001f54:	408f4000 	.word	0x408f4000
 8001f58:	08007e24 	.word	0x08007e24
 8001f5c:	08007e6c 	.word	0x08007e6c

08001f60 <enableOutput>:

void enableOutput(void) {
 8001f60:	b580      	push	{r7, lr}
 8001f62:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(REG_EN_GPIO_Port, REG_EN_Pin, GPIO_PIN_RESET);
 8001f64:	2200      	movs	r2, #0
 8001f66:	2102      	movs	r1, #2
 8001f68:	4802      	ldr	r0, [pc, #8]	; (8001f74 <enableOutput+0x14>)
 8001f6a:	f001 fd5f 	bl	8003a2c <HAL_GPIO_WritePin>
}
 8001f6e:	bf00      	nop
 8001f70:	bd80      	pop	{r7, pc}
 8001f72:	bf00      	nop
 8001f74:	40020800 	.word	0x40020800

08001f78 <disableOutput>:

void disableOutput(void) {
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(REG_EN_GPIO_Port, REG_EN_Pin, GPIO_PIN_SET);
 8001f7c:	2201      	movs	r2, #1
 8001f7e:	2102      	movs	r1, #2
 8001f80:	4802      	ldr	r0, [pc, #8]	; (8001f8c <disableOutput+0x14>)
 8001f82:	f001 fd53 	bl	8003a2c <HAL_GPIO_WritePin>
}
 8001f86:	bf00      	nop
 8001f88:	bd80      	pop	{r7, pc}
 8001f8a:	bf00      	nop
 8001f8c:	40020800 	.word	0x40020800

08001f90 <buttonsHandler>:

void buttonsHandler(uint8_t buttons) {
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b082      	sub	sp, #8
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	4603      	mov	r3, r0
 8001f98:	71fb      	strb	r3, [r7, #7]
	if (buttons & VI_BTN) {
 8001f9a:	79fb      	ldrb	r3, [r7, #7]
 8001f9c:	f003 0304 	and.w	r3, r3, #4
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d013      	beq.n	8001fcc <buttonsHandler+0x3c>
		if (psuStats.VI == VI_V_SEL) {
 8001fa4:	4b35      	ldr	r3, [pc, #212]	; (800207c <buttonsHandler+0xec>)
 8001fa6:	7a9b      	ldrb	r3, [r3, #10]
 8001fa8:	2b01      	cmp	r3, #1
 8001faa:	d103      	bne.n	8001fb4 <buttonsHandler+0x24>
			psuStats.VI = VI_I_SEL;
 8001fac:	4b33      	ldr	r3, [pc, #204]	; (800207c <buttonsHandler+0xec>)
 8001fae:	2200      	movs	r2, #0
 8001fb0:	729a      	strb	r2, [r3, #10]
 8001fb2:	e00b      	b.n	8001fcc <buttonsHandler+0x3c>
		} else if (psuStats.VI == VI_I_SEL) {
 8001fb4:	4b31      	ldr	r3, [pc, #196]	; (800207c <buttonsHandler+0xec>)
 8001fb6:	7a9b      	ldrb	r3, [r3, #10]
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d103      	bne.n	8001fc4 <buttonsHandler+0x34>
			psuStats.VI = VI_V_SEL;
 8001fbc:	4b2f      	ldr	r3, [pc, #188]	; (800207c <buttonsHandler+0xec>)
 8001fbe:	2201      	movs	r2, #1
 8001fc0:	729a      	strb	r2, [r3, #10]
 8001fc2:	e003      	b.n	8001fcc <buttonsHandler+0x3c>
		} else { //something went wrong, reinit psu
			fatalErrorScreen();
 8001fc4:	f000 f876 	bl	80020b4 <fatalErrorScreen>
			initPSU();
 8001fc8:	f7ff fd7a 	bl	8001ac0 <initPSU>
		}
	}

	if (buttons & UP_BTN) {
 8001fcc:	79fb      	ldrb	r3, [r7, #7]
 8001fce:	f003 0301 	and.w	r3, r3, #1
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d015      	beq.n	8002002 <buttonsHandler+0x72>
		if (psuStats.VI & VI_V_SEL) {
 8001fd6:	4b29      	ldr	r3, [pc, #164]	; (800207c <buttonsHandler+0xec>)
 8001fd8:	7a9b      	ldrb	r3, [r3, #10]
 8001fda:	f003 0301 	and.w	r3, r3, #1
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d00b      	beq.n	8001ffa <buttonsHandler+0x6a>
			psuStats.vSet++;
 8001fe2:	4b26      	ldr	r3, [pc, #152]	; (800207c <buttonsHandler+0xec>)
 8001fe4:	781b      	ldrb	r3, [r3, #0]
 8001fe6:	3301      	adds	r3, #1
 8001fe8:	b2da      	uxtb	r2, r3
 8001fea:	4b24      	ldr	r3, [pc, #144]	; (800207c <buttonsHandler+0xec>)
 8001fec:	701a      	strb	r2, [r3, #0]
			MCP4018_WriteVal(psuStats.vSet);
 8001fee:	4b23      	ldr	r3, [pc, #140]	; (800207c <buttonsHandler+0xec>)
 8001ff0:	781b      	ldrb	r3, [r3, #0]
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	f000 f934 	bl	8002260 <MCP4018_WriteVal>
 8001ff8:	e003      	b.n	8002002 <buttonsHandler+0x72>
		} else if (psuStats.VI & VI_I_SEL) {
			psuStats.iSet++;
		} else { //something went wrong, reinit psu
			fatalErrorScreen();
 8001ffa:	f000 f85b 	bl	80020b4 <fatalErrorScreen>
			initPSU();
 8001ffe:	f7ff fd5f 	bl	8001ac0 <initPSU>
		}
	}

	if (buttons & DW_BTN) {
 8002002:	79fb      	ldrb	r3, [r7, #7]
 8002004:	f003 0302 	and.w	r3, r3, #2
 8002008:	2b00      	cmp	r3, #0
 800200a:	d015      	beq.n	8002038 <buttonsHandler+0xa8>
		if (psuStats.VI & VI_V_SEL) {
 800200c:	4b1b      	ldr	r3, [pc, #108]	; (800207c <buttonsHandler+0xec>)
 800200e:	7a9b      	ldrb	r3, [r3, #10]
 8002010:	f003 0301 	and.w	r3, r3, #1
 8002014:	2b00      	cmp	r3, #0
 8002016:	d00b      	beq.n	8002030 <buttonsHandler+0xa0>
			psuStats.vSet--;
 8002018:	4b18      	ldr	r3, [pc, #96]	; (800207c <buttonsHandler+0xec>)
 800201a:	781b      	ldrb	r3, [r3, #0]
 800201c:	3b01      	subs	r3, #1
 800201e:	b2da      	uxtb	r2, r3
 8002020:	4b16      	ldr	r3, [pc, #88]	; (800207c <buttonsHandler+0xec>)
 8002022:	701a      	strb	r2, [r3, #0]
			MCP4018_WriteVal(psuStats.vSet);
 8002024:	4b15      	ldr	r3, [pc, #84]	; (800207c <buttonsHandler+0xec>)
 8002026:	781b      	ldrb	r3, [r3, #0]
 8002028:	4618      	mov	r0, r3
 800202a:	f000 f919 	bl	8002260 <MCP4018_WriteVal>
 800202e:	e003      	b.n	8002038 <buttonsHandler+0xa8>
		} else if (psuStats.VI & VI_I_SEL) {
			psuStats.iSet--;
		} else { //something went wrong, reinit psu
			fatalErrorScreen();
 8002030:	f000 f840 	bl	80020b4 <fatalErrorScreen>
			initPSU();
 8002034:	f7ff fd44 	bl	8001ac0 <initPSU>
		}
	}

	if (buttons & OE_BTN) {
 8002038:	79fb      	ldrb	r3, [r7, #7]
 800203a:	f003 0308 	and.w	r3, r3, #8
 800203e:	2b00      	cmp	r3, #0
 8002040:	d017      	beq.n	8002072 <buttonsHandler+0xe2>
		if (psuStats.OE == OE_ENABLED) {
 8002042:	4b0e      	ldr	r3, [pc, #56]	; (800207c <buttonsHandler+0xec>)
 8002044:	7a5b      	ldrb	r3, [r3, #9]
 8002046:	2b01      	cmp	r3, #1
 8002048:	d105      	bne.n	8002056 <buttonsHandler+0xc6>
			psuStats.OE = OE_DISABLED;
 800204a:	4b0c      	ldr	r3, [pc, #48]	; (800207c <buttonsHandler+0xec>)
 800204c:	2200      	movs	r2, #0
 800204e:	725a      	strb	r2, [r3, #9]
			disableOutput();
 8002050:	f7ff ff92 	bl	8001f78 <disableOutput>
		} else { //something went wrong, reinit psu
			fatalErrorScreen();
			initPSU();
		}
	}
}
 8002054:	e00d      	b.n	8002072 <buttonsHandler+0xe2>
		} else if (psuStats.OE == OE_DISABLED) {
 8002056:	4b09      	ldr	r3, [pc, #36]	; (800207c <buttonsHandler+0xec>)
 8002058:	7a5b      	ldrb	r3, [r3, #9]
 800205a:	2b00      	cmp	r3, #0
 800205c:	d105      	bne.n	800206a <buttonsHandler+0xda>
			psuStats.OE = OE_ENABLED;
 800205e:	4b07      	ldr	r3, [pc, #28]	; (800207c <buttonsHandler+0xec>)
 8002060:	2201      	movs	r2, #1
 8002062:	725a      	strb	r2, [r3, #9]
			enableOutput();
 8002064:	f7ff ff7c 	bl	8001f60 <enableOutput>
}
 8002068:	e003      	b.n	8002072 <buttonsHandler+0xe2>
			fatalErrorScreen();
 800206a:	f000 f823 	bl	80020b4 <fatalErrorScreen>
			initPSU();
 800206e:	f7ff fd27 	bl	8001ac0 <initPSU>
}
 8002072:	bf00      	nop
 8002074:	3708      	adds	r7, #8
 8002076:	46bd      	mov	sp, r7
 8002078:	bd80      	pop	{r7, pc}
 800207a:	bf00      	nop
 800207c:	200006b4 	.word	0x200006b4

08002080 <vSetCalc>:

uint32_t vSetCalc(void) {
 8002080:	b480      	push	{r7}
 8002082:	af00      	add	r7, sp, #0
	return (psuStats.vSet - 0) * (12000 - 0) / (0x7F - 0) + 0;
 8002084:	4b09      	ldr	r3, [pc, #36]	; (80020ac <vSetCalc+0x2c>)
 8002086:	781b      	ldrb	r3, [r3, #0]
 8002088:	461a      	mov	r2, r3
 800208a:	f642 63e0 	movw	r3, #12000	; 0x2ee0
 800208e:	fb03 f302 	mul.w	r3, r3, r2
 8002092:	4a07      	ldr	r2, [pc, #28]	; (80020b0 <vSetCalc+0x30>)
 8002094:	fb82 1203 	smull	r1, r2, r2, r3
 8002098:	441a      	add	r2, r3
 800209a:	1192      	asrs	r2, r2, #6
 800209c:	17db      	asrs	r3, r3, #31
 800209e:	1ad3      	subs	r3, r2, r3
}
 80020a0:	4618      	mov	r0, r3
 80020a2:	46bd      	mov	sp, r7
 80020a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a8:	4770      	bx	lr
 80020aa:	bf00      	nop
 80020ac:	200006b4 	.word	0x200006b4
 80020b0:	81020409 	.word	0x81020409

080020b4 <fatalErrorScreen>:

void fatalErrorScreen(void) {
 80020b4:	b580      	push	{r7, lr}
 80020b6:	af00      	add	r7, sp, #0
	disableOutput();
 80020b8:	f7ff ff5e 	bl	8001f78 <disableOutput>
	//clear screen
	ssd1306_Fill(SSD1306_BLACK);
 80020bc:	2000      	movs	r0, #0
 80020be:	f000 f997 	bl	80023f0 <ssd1306_Fill>

	ssd1306_SetCursor(2, 0);
 80020c2:	2100      	movs	r1, #0
 80020c4:	2002      	movs	r0, #2
 80020c6:	f000 fae9 	bl	800269c <ssd1306_SetCursor>
	ssd1306_WriteString("FATAL", ERROR_TEXT_SIZE, SSD1306_WHITE);
 80020ca:	4a4d      	ldr	r2, [pc, #308]	; (8002200 <fatalErrorScreen+0x14c>)
 80020cc:	2301      	movs	r3, #1
 80020ce:	ca06      	ldmia	r2, {r1, r2}
 80020d0:	484c      	ldr	r0, [pc, #304]	; (8002204 <fatalErrorScreen+0x150>)
 80020d2:	f000 fabd 	bl	8002650 <ssd1306_WriteString>
	ssd1306_SetCursor(2, 20);
 80020d6:	2114      	movs	r1, #20
 80020d8:	2002      	movs	r0, #2
 80020da:	f000 fadf 	bl	800269c <ssd1306_SetCursor>
	ssd1306_WriteString("ERROR!", ERROR_TEXT_SIZE, SSD1306_WHITE);
 80020de:	4a48      	ldr	r2, [pc, #288]	; (8002200 <fatalErrorScreen+0x14c>)
 80020e0:	2301      	movs	r3, #1
 80020e2:	ca06      	ldmia	r2, {r1, r2}
 80020e4:	4848      	ldr	r0, [pc, #288]	; (8002208 <fatalErrorScreen+0x154>)
 80020e6:	f000 fab3 	bl	8002650 <ssd1306_WriteString>

	//countdown 5 seconds
	ssd1306_SetCursor(2, 40);
 80020ea:	2128      	movs	r1, #40	; 0x28
 80020ec:	2002      	movs	r0, #2
 80020ee:	f000 fad5 	bl	800269c <ssd1306_SetCursor>
	ssd1306_WriteString("Reinit(5)!", INFO_TEXT_SIZE, SSD1306_WHITE);
 80020f2:	4a46      	ldr	r2, [pc, #280]	; (800220c <fatalErrorScreen+0x158>)
 80020f4:	2301      	movs	r3, #1
 80020f6:	ca06      	ldmia	r2, {r1, r2}
 80020f8:	4845      	ldr	r0, [pc, #276]	; (8002210 <fatalErrorScreen+0x15c>)
 80020fa:	f000 faa9 	bl	8002650 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 80020fe:	f000 f999 	bl	8002434 <ssd1306_UpdateScreen>
	HAL_Delay(1000);
 8002102:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002106:	f000 fdf7 	bl	8002cf8 <HAL_Delay>

	ssd1306_SetCursor(2, 40);
 800210a:	2128      	movs	r1, #40	; 0x28
 800210c:	2002      	movs	r0, #2
 800210e:	f000 fac5 	bl	800269c <ssd1306_SetCursor>
	ssd1306_WriteString("Reinit(4)!.", INFO_TEXT_SIZE, SSD1306_WHITE);
 8002112:	4a3e      	ldr	r2, [pc, #248]	; (800220c <fatalErrorScreen+0x158>)
 8002114:	2301      	movs	r3, #1
 8002116:	ca06      	ldmia	r2, {r1, r2}
 8002118:	483e      	ldr	r0, [pc, #248]	; (8002214 <fatalErrorScreen+0x160>)
 800211a:	f000 fa99 	bl	8002650 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 800211e:	f000 f989 	bl	8002434 <ssd1306_UpdateScreen>
	HAL_Delay(1000);
 8002122:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002126:	f000 fde7 	bl	8002cf8 <HAL_Delay>

	ssd1306_SetCursor(2, 40);
 800212a:	2128      	movs	r1, #40	; 0x28
 800212c:	2002      	movs	r0, #2
 800212e:	f000 fab5 	bl	800269c <ssd1306_SetCursor>
	ssd1306_WriteString("Reinit(3)!..", INFO_TEXT_SIZE, SSD1306_WHITE);
 8002132:	4a36      	ldr	r2, [pc, #216]	; (800220c <fatalErrorScreen+0x158>)
 8002134:	2301      	movs	r3, #1
 8002136:	ca06      	ldmia	r2, {r1, r2}
 8002138:	4837      	ldr	r0, [pc, #220]	; (8002218 <fatalErrorScreen+0x164>)
 800213a:	f000 fa89 	bl	8002650 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 800213e:	f000 f979 	bl	8002434 <ssd1306_UpdateScreen>
	HAL_Delay(1000);
 8002142:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002146:	f000 fdd7 	bl	8002cf8 <HAL_Delay>

	ssd1306_SetCursor(2, 40);
 800214a:	2128      	movs	r1, #40	; 0x28
 800214c:	2002      	movs	r0, #2
 800214e:	f000 faa5 	bl	800269c <ssd1306_SetCursor>
	ssd1306_WriteString("Reinit(2)!...", INFO_TEXT_SIZE, SSD1306_WHITE);
 8002152:	4a2e      	ldr	r2, [pc, #184]	; (800220c <fatalErrorScreen+0x158>)
 8002154:	2301      	movs	r3, #1
 8002156:	ca06      	ldmia	r2, {r1, r2}
 8002158:	4830      	ldr	r0, [pc, #192]	; (800221c <fatalErrorScreen+0x168>)
 800215a:	f000 fa79 	bl	8002650 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 800215e:	f000 f969 	bl	8002434 <ssd1306_UpdateScreen>
	HAL_Delay(1000);
 8002162:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002166:	f000 fdc7 	bl	8002cf8 <HAL_Delay>

	ssd1306_SetCursor(2, 40);
 800216a:	2128      	movs	r1, #40	; 0x28
 800216c:	2002      	movs	r0, #2
 800216e:	f000 fa95 	bl	800269c <ssd1306_SetCursor>
	ssd1306_WriteString("Reinit(1)!....", INFO_TEXT_SIZE, SSD1306_WHITE);
 8002172:	4a26      	ldr	r2, [pc, #152]	; (800220c <fatalErrorScreen+0x158>)
 8002174:	2301      	movs	r3, #1
 8002176:	ca06      	ldmia	r2, {r1, r2}
 8002178:	4829      	ldr	r0, [pc, #164]	; (8002220 <fatalErrorScreen+0x16c>)
 800217a:	f000 fa69 	bl	8002650 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 800217e:	f000 f959 	bl	8002434 <ssd1306_UpdateScreen>
	HAL_Delay(1000);
 8002182:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002186:	f000 fdb7 	bl	8002cf8 <HAL_Delay>

	ssd1306_SetCursor(2, 40);
 800218a:	2128      	movs	r1, #40	; 0x28
 800218c:	2002      	movs	r0, #2
 800218e:	f000 fa85 	bl	800269c <ssd1306_SetCursor>
	ssd1306_WriteString("Reinit(0)!.....", INFO_TEXT_SIZE, SSD1306_WHITE);
 8002192:	4a1e      	ldr	r2, [pc, #120]	; (800220c <fatalErrorScreen+0x158>)
 8002194:	2301      	movs	r3, #1
 8002196:	ca06      	ldmia	r2, {r1, r2}
 8002198:	4822      	ldr	r0, [pc, #136]	; (8002224 <fatalErrorScreen+0x170>)
 800219a:	f000 fa59 	bl	8002650 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 800219e:	f000 f949 	bl	8002434 <ssd1306_UpdateScreen>
	HAL_Delay(1000);
 80021a2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80021a6:	f000 fda7 	bl	8002cf8 <HAL_Delay>

	//flash screen
	ssd1306_Fill(SSD1306_WHITE);
 80021aa:	2001      	movs	r0, #1
 80021ac:	f000 f920 	bl	80023f0 <ssd1306_Fill>
	ssd1306_UpdateScreen();
 80021b0:	f000 f940 	bl	8002434 <ssd1306_UpdateScreen>
	HAL_Delay(50);
 80021b4:	2032      	movs	r0, #50	; 0x32
 80021b6:	f000 fd9f 	bl	8002cf8 <HAL_Delay>
	ssd1306_Fill(SSD1306_BLACK);
 80021ba:	2000      	movs	r0, #0
 80021bc:	f000 f918 	bl	80023f0 <ssd1306_Fill>
	ssd1306_UpdateScreen();
 80021c0:	f000 f938 	bl	8002434 <ssd1306_UpdateScreen>
	HAL_Delay(50);
 80021c4:	2032      	movs	r0, #50	; 0x32
 80021c6:	f000 fd97 	bl	8002cf8 <HAL_Delay>
	ssd1306_Fill(SSD1306_WHITE);
 80021ca:	2001      	movs	r0, #1
 80021cc:	f000 f910 	bl	80023f0 <ssd1306_Fill>
	ssd1306_UpdateScreen();
 80021d0:	f000 f930 	bl	8002434 <ssd1306_UpdateScreen>
	HAL_Delay(50);
 80021d4:	2032      	movs	r0, #50	; 0x32
 80021d6:	f000 fd8f 	bl	8002cf8 <HAL_Delay>
	ssd1306_Fill(SSD1306_BLACK);
 80021da:	2000      	movs	r0, #0
 80021dc:	f000 f908 	bl	80023f0 <ssd1306_Fill>
	ssd1306_UpdateScreen();
 80021e0:	f000 f928 	bl	8002434 <ssd1306_UpdateScreen>
	HAL_Delay(50);
 80021e4:	2032      	movs	r0, #50	; 0x32
 80021e6:	f000 fd87 	bl	8002cf8 <HAL_Delay>
	ssd1306_Fill(SSD1306_WHITE);
 80021ea:	2001      	movs	r0, #1
 80021ec:	f000 f900 	bl	80023f0 <ssd1306_Fill>
	ssd1306_UpdateScreen();
 80021f0:	f000 f920 	bl	8002434 <ssd1306_UpdateScreen>
	HAL_Delay(50);
 80021f4:	2032      	movs	r0, #50	; 0x32
 80021f6:	f000 fd7f 	bl	8002cf8 <HAL_Delay>
}
 80021fa:	bf00      	nop
 80021fc:	bd80      	pop	{r7, pc}
 80021fe:	bf00      	nop
 8002200:	20000008 	.word	0x20000008
 8002204:	08007e84 	.word	0x08007e84
 8002208:	08007e8c 	.word	0x08007e8c
 800220c:	20000000 	.word	0x20000000
 8002210:	08007e94 	.word	0x08007e94
 8002214:	08007ea0 	.word	0x08007ea0
 8002218:	08007eac 	.word	0x08007eac
 800221c:	08007ebc 	.word	0x08007ebc
 8002220:	08007ecc 	.word	0x08007ecc
 8002224:	08007edc 	.word	0x08007edc

08002228 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8002228:	b580      	push	{r7, lr}
 800222a:	b082      	sub	sp, #8
 800222c:	af00      	add	r7, sp, #0
 800222e:	4603      	mov	r3, r0
 8002230:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == nSW_INT_Pin) // If The INT Source Is EXTI Line9 (A9 Pin)
 8002232:	88fb      	ldrh	r3, [r7, #6]
 8002234:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002238:	d105      	bne.n	8002246 <HAL_GPIO_EXTI_Callback+0x1e>
	{
		swIntFlag = SET;
 800223a:	4b05      	ldr	r3, [pc, #20]	; (8002250 <HAL_GPIO_EXTI_Callback+0x28>)
 800223c:	2201      	movs	r2, #1
 800223e:	701a      	strb	r2, [r3, #0]
		printMsg("Int\n");
 8002240:	4804      	ldr	r0, [pc, #16]	; (8002254 <HAL_GPIO_EXTI_Callback+0x2c>)
 8002242:	f7ff f849 	bl	80012d8 <printMsg>
	}
}
 8002246:	bf00      	nop
 8002248:	3708      	adds	r7, #8
 800224a:	46bd      	mov	sp, r7
 800224c:	bd80      	pop	{r7, pc}
 800224e:	bf00      	nop
 8002250:	20000208 	.word	0x20000208
 8002254:	08007eec 	.word	0x08007eec

08002258 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8002258:	b480      	push	{r7}
 800225a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800225c:	b672      	cpsid	i
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 800225e:	e7fe      	b.n	800225e <Error_Handler+0x6>

08002260 <MCP4018_WriteVal>:
	uint8_t retVal = 0;
	HAL_I2C_Master_Receive(&hi2c1, MCP4018_I2C_ADDR, &retVal, 1, HAL_MAX_DELAY);
	return retVal;
}

void MCP4018_WriteVal(uint8_t val){
 8002260:	b580      	push	{r7, lr}
 8002262:	b084      	sub	sp, #16
 8002264:	af02      	add	r7, sp, #8
 8002266:	4603      	mov	r3, r0
 8002268:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Master_Transmit(&hi2c1, MCP4018_I2C_ADDR, &val, 1, HAL_MAX_DELAY);
 800226a:	1dfa      	adds	r2, r7, #7
 800226c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002270:	9300      	str	r3, [sp, #0]
 8002272:	2301      	movs	r3, #1
 8002274:	215e      	movs	r1, #94	; 0x5e
 8002276:	4803      	ldr	r0, [pc, #12]	; (8002284 <MCP4018_WriteVal+0x24>)
 8002278:	f001 fd5c 	bl	8003d34 <HAL_I2C_Master_Transmit>
}
 800227c:	bf00      	nop
 800227e:	3708      	adds	r7, #8
 8002280:	46bd      	mov	sp, r7
 8002282:	bd80      	pop	{r7, pc}
 8002284:	20000620 	.word	0x20000620

08002288 <ssd1306_Reset>:
#include <math.h>
#include <stdlib.h>
#include <string.h> // For memcpy

void ssd1306_Reset(void)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(OLED_RST_GPIO_Port, OLED_RST_Pin, GPIO_PIN_RESET);
 800228c:	2200      	movs	r2, #0
 800228e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002292:	4808      	ldr	r0, [pc, #32]	; (80022b4 <ssd1306_Reset+0x2c>)
 8002294:	f001 fbca 	bl	8003a2c <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8002298:	200a      	movs	r0, #10
 800229a:	f000 fd2d 	bl	8002cf8 <HAL_Delay>
    HAL_GPIO_WritePin(OLED_RST_GPIO_Port, OLED_RST_Pin, GPIO_PIN_SET);
 800229e:	2201      	movs	r2, #1
 80022a0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80022a4:	4803      	ldr	r0, [pc, #12]	; (80022b4 <ssd1306_Reset+0x2c>)
 80022a6:	f001 fbc1 	bl	8003a2c <HAL_GPIO_WritePin>
    HAL_Delay(10);
 80022aa:	200a      	movs	r0, #10
 80022ac:	f000 fd24 	bl	8002cf8 <HAL_Delay>
}
 80022b0:	bf00      	nop
 80022b2:	bd80      	pop	{r7, pc}
 80022b4:	40020400 	.word	0x40020400

080022b8 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b086      	sub	sp, #24
 80022bc:	af04      	add	r7, sp, #16
 80022be:	4603      	mov	r3, r0
 80022c0:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c1, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 80022c2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80022c6:	9302      	str	r3, [sp, #8]
 80022c8:	2301      	movs	r3, #1
 80022ca:	9301      	str	r3, [sp, #4]
 80022cc:	1dfb      	adds	r3, r7, #7
 80022ce:	9300      	str	r3, [sp, #0]
 80022d0:	2301      	movs	r3, #1
 80022d2:	2200      	movs	r2, #0
 80022d4:	2178      	movs	r1, #120	; 0x78
 80022d6:	4803      	ldr	r0, [pc, #12]	; (80022e4 <ssd1306_WriteCommand+0x2c>)
 80022d8:	f001 fe2a 	bl	8003f30 <HAL_I2C_Mem_Write>
}
 80022dc:	bf00      	nop
 80022de:	3708      	adds	r7, #8
 80022e0:	46bd      	mov	sp, r7
 80022e2:	bd80      	pop	{r7, pc}
 80022e4:	20000620 	.word	0x20000620

080022e8 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t *buffer, size_t buff_size)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b086      	sub	sp, #24
 80022ec:	af04      	add	r7, sp, #16
 80022ee:	6078      	str	r0, [r7, #4]
 80022f0:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&hi2c1, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	b29b      	uxth	r3, r3
 80022f6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80022fa:	9202      	str	r2, [sp, #8]
 80022fc:	9301      	str	r3, [sp, #4]
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	9300      	str	r3, [sp, #0]
 8002302:	2301      	movs	r3, #1
 8002304:	2240      	movs	r2, #64	; 0x40
 8002306:	2178      	movs	r1, #120	; 0x78
 8002308:	4803      	ldr	r0, [pc, #12]	; (8002318 <ssd1306_WriteData+0x30>)
 800230a:	f001 fe11 	bl	8003f30 <HAL_I2C_Mem_Write>
}
 800230e:	bf00      	nop
 8002310:	3708      	adds	r7, #8
 8002312:	46bd      	mov	sp, r7
 8002314:	bd80      	pop	{r7, pc}
 8002316:	bf00      	nop
 8002318:	20000620 	.word	0x20000620

0800231c <ssd1306_Init>:
    return ret;
}

// Initialize the oled screen
void ssd1306_Init(void)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8002320:	f7ff ffb2 	bl	8002288 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8002324:	2064      	movs	r0, #100	; 0x64
 8002326:	f000 fce7 	bl	8002cf8 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 800232a:	2000      	movs	r0, #0
 800232c:	f000 f9e2 	bl	80026f4 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8002330:	2020      	movs	r0, #32
 8002332:	f7ff ffc1 	bl	80022b8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8002336:	2000      	movs	r0, #0
 8002338:	f7ff ffbe 	bl	80022b8 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 800233c:	20b0      	movs	r0, #176	; 0xb0
 800233e:	f7ff ffbb 	bl	80022b8 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8002342:	20c8      	movs	r0, #200	; 0xc8
 8002344:	f7ff ffb8 	bl	80022b8 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8002348:	2000      	movs	r0, #0
 800234a:	f7ff ffb5 	bl	80022b8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 800234e:	2010      	movs	r0, #16
 8002350:	f7ff ffb2 	bl	80022b8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8002354:	2040      	movs	r0, #64	; 0x40
 8002356:	f7ff ffaf 	bl	80022b8 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 800235a:	20ff      	movs	r0, #255	; 0xff
 800235c:	f000 f9b6 	bl	80026cc <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8002360:	20a1      	movs	r0, #161	; 0xa1
 8002362:	f7ff ffa9 	bl	80022b8 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8002366:	20a6      	movs	r0, #166	; 0xa6
 8002368:	f7ff ffa6 	bl	80022b8 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 800236c:	20a8      	movs	r0, #168	; 0xa8
 800236e:	f7ff ffa3 	bl	80022b8 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8002372:	203f      	movs	r0, #63	; 0x3f
 8002374:	f7ff ffa0 	bl	80022b8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8002378:	20a4      	movs	r0, #164	; 0xa4
 800237a:	f7ff ff9d 	bl	80022b8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 800237e:	20d3      	movs	r0, #211	; 0xd3
 8002380:	f7ff ff9a 	bl	80022b8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8002384:	2000      	movs	r0, #0
 8002386:	f7ff ff97 	bl	80022b8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 800238a:	20d5      	movs	r0, #213	; 0xd5
 800238c:	f7ff ff94 	bl	80022b8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8002390:	20f0      	movs	r0, #240	; 0xf0
 8002392:	f7ff ff91 	bl	80022b8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8002396:	20d9      	movs	r0, #217	; 0xd9
 8002398:	f7ff ff8e 	bl	80022b8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 800239c:	2022      	movs	r0, #34	; 0x22
 800239e:	f7ff ff8b 	bl	80022b8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 80023a2:	20da      	movs	r0, #218	; 0xda
 80023a4:	f7ff ff88 	bl	80022b8 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 80023a8:	2012      	movs	r0, #18
 80023aa:	f7ff ff85 	bl	80022b8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 80023ae:	20db      	movs	r0, #219	; 0xdb
 80023b0:	f7ff ff82 	bl	80022b8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 80023b4:	2020      	movs	r0, #32
 80023b6:	f7ff ff7f 	bl	80022b8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 80023ba:	208d      	movs	r0, #141	; 0x8d
 80023bc:	f7ff ff7c 	bl	80022b8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 80023c0:	2014      	movs	r0, #20
 80023c2:	f7ff ff79 	bl	80022b8 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1);    //--turn on SSD1306 panel
 80023c6:	2001      	movs	r0, #1
 80023c8:	f000 f994 	bl	80026f4 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(SSD1306_BLACK);
 80023cc:	2000      	movs	r0, #0
 80023ce:	f000 f80f 	bl	80023f0 <ssd1306_Fill>

    // Flush buffer to screen
    ssd1306_UpdateScreen();
 80023d2:	f000 f82f 	bl	8002434 <ssd1306_UpdateScreen>

    // Set default values for screen object
    SSD1306.CurrentX = 0;
 80023d6:	4b05      	ldr	r3, [pc, #20]	; (80023ec <ssd1306_Init+0xd0>)
 80023d8:	2200      	movs	r2, #0
 80023da:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 80023dc:	4b03      	ldr	r3, [pc, #12]	; (80023ec <ssd1306_Init+0xd0>)
 80023de:	2200      	movs	r2, #0
 80023e0:	805a      	strh	r2, [r3, #2]

    SSD1306.Initialized = 1;
 80023e2:	4b02      	ldr	r3, [pc, #8]	; (80023ec <ssd1306_Init+0xd0>)
 80023e4:	2201      	movs	r2, #1
 80023e6:	715a      	strb	r2, [r3, #5]
}
 80023e8:	bf00      	nop
 80023ea:	bd80      	pop	{r7, pc}
 80023ec:	2000060c 	.word	0x2000060c

080023f0 <ssd1306_Fill>:

// Fill the whole screen with the given color
void ssd1306_Fill(SSD1306_COLOR color)
{
 80023f0:	b480      	push	{r7}
 80023f2:	b085      	sub	sp, #20
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	4603      	mov	r3, r0
 80023f8:	71fb      	strb	r3, [r7, #7]
    /* Set memory */
    uint32_t i;

    for (i = 0; i < sizeof(SSD1306_Buffer); i++)
 80023fa:	2300      	movs	r3, #0
 80023fc:	60fb      	str	r3, [r7, #12]
 80023fe:	e00d      	b.n	800241c <ssd1306_Fill+0x2c>
    {
        SSD1306_Buffer[i] = (color == SSD1306_BLACK) ? 0x00 : 0xFF;
 8002400:	79fb      	ldrb	r3, [r7, #7]
 8002402:	2b00      	cmp	r3, #0
 8002404:	d101      	bne.n	800240a <ssd1306_Fill+0x1a>
 8002406:	2100      	movs	r1, #0
 8002408:	e000      	b.n	800240c <ssd1306_Fill+0x1c>
 800240a:	21ff      	movs	r1, #255	; 0xff
 800240c:	4a08      	ldr	r2, [pc, #32]	; (8002430 <ssd1306_Fill+0x40>)
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	4413      	add	r3, r2
 8002412:	460a      	mov	r2, r1
 8002414:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < sizeof(SSD1306_Buffer); i++)
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	3301      	adds	r3, #1
 800241a:	60fb      	str	r3, [r7, #12]
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002422:	d3ed      	bcc.n	8002400 <ssd1306_Fill+0x10>
    }
}
 8002424:	bf00      	nop
 8002426:	3714      	adds	r7, #20
 8002428:	46bd      	mov	sp, r7
 800242a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242e:	4770      	bx	lr
 8002430:	2000020c 	.word	0x2000020c

08002434 <ssd1306_UpdateScreen>:

// Write the screenbuffer with changed to the screen
void ssd1306_UpdateScreen(void)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b082      	sub	sp, #8
 8002438:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for (uint8_t i = 0; i < SSD1306_HEIGHT / 8; i++)
 800243a:	2300      	movs	r3, #0
 800243c:	71fb      	strb	r3, [r7, #7]
 800243e:	e016      	b.n	800246e <ssd1306_UpdateScreen+0x3a>
    {
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8002440:	79fb      	ldrb	r3, [r7, #7]
 8002442:	3b50      	subs	r3, #80	; 0x50
 8002444:	b2db      	uxtb	r3, r3
 8002446:	4618      	mov	r0, r3
 8002448:	f7ff ff36 	bl	80022b8 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00);
 800244c:	2000      	movs	r0, #0
 800244e:	f7ff ff33 	bl	80022b8 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10);
 8002452:	2010      	movs	r0, #16
 8002454:	f7ff ff30 	bl	80022b8 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH * i], SSD1306_WIDTH);
 8002458:	79fb      	ldrb	r3, [r7, #7]
 800245a:	01db      	lsls	r3, r3, #7
 800245c:	4a07      	ldr	r2, [pc, #28]	; (800247c <ssd1306_UpdateScreen+0x48>)
 800245e:	4413      	add	r3, r2
 8002460:	2180      	movs	r1, #128	; 0x80
 8002462:	4618      	mov	r0, r3
 8002464:	f7ff ff40 	bl	80022e8 <ssd1306_WriteData>
    for (uint8_t i = 0; i < SSD1306_HEIGHT / 8; i++)
 8002468:	79fb      	ldrb	r3, [r7, #7]
 800246a:	3301      	adds	r3, #1
 800246c:	71fb      	strb	r3, [r7, #7]
 800246e:	79fb      	ldrb	r3, [r7, #7]
 8002470:	2b07      	cmp	r3, #7
 8002472:	d9e5      	bls.n	8002440 <ssd1306_UpdateScreen+0xc>
    }
}
 8002474:	bf00      	nop
 8002476:	3708      	adds	r7, #8
 8002478:	46bd      	mov	sp, r7
 800247a:	bd80      	pop	{r7, pc}
 800247c:	2000020c 	.word	0x2000020c

08002480 <ssd1306_DrawPixel>:
//    Draw one pixel in the screenbuffer
//    X => X Coordinate
//    Y => Y Coordinate
//    color => Pixel color
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color)
{
 8002480:	b480      	push	{r7}
 8002482:	b083      	sub	sp, #12
 8002484:	af00      	add	r7, sp, #0
 8002486:	4603      	mov	r3, r0
 8002488:	71fb      	strb	r3, [r7, #7]
 800248a:	460b      	mov	r3, r1
 800248c:	71bb      	strb	r3, [r7, #6]
 800248e:	4613      	mov	r3, r2
 8002490:	717b      	strb	r3, [r7, #5]
    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT)
 8002492:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002496:	2b00      	cmp	r3, #0
 8002498:	db48      	blt.n	800252c <ssd1306_DrawPixel+0xac>
 800249a:	79bb      	ldrb	r3, [r7, #6]
 800249c:	2b3f      	cmp	r3, #63	; 0x3f
 800249e:	d845      	bhi.n	800252c <ssd1306_DrawPixel+0xac>
        // Don't write outside the buffer
        return;
    }

    // Check if pixel should be inverted
    if (SSD1306.Inverted)
 80024a0:	4b25      	ldr	r3, [pc, #148]	; (8002538 <ssd1306_DrawPixel+0xb8>)
 80024a2:	791b      	ldrb	r3, [r3, #4]
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d006      	beq.n	80024b6 <ssd1306_DrawPixel+0x36>
    {
        color = (SSD1306_COLOR)!color;
 80024a8:	797b      	ldrb	r3, [r7, #5]
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	bf0c      	ite	eq
 80024ae:	2301      	moveq	r3, #1
 80024b0:	2300      	movne	r3, #0
 80024b2:	b2db      	uxtb	r3, r3
 80024b4:	717b      	strb	r3, [r7, #5]
    }

    // Draw in the right color
    if (color == SSD1306_WHITE)
 80024b6:	797b      	ldrb	r3, [r7, #5]
 80024b8:	2b01      	cmp	r3, #1
 80024ba:	d11a      	bne.n	80024f2 <ssd1306_DrawPixel+0x72>
    {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80024bc:	79fa      	ldrb	r2, [r7, #7]
 80024be:	79bb      	ldrb	r3, [r7, #6]
 80024c0:	08db      	lsrs	r3, r3, #3
 80024c2:	b2d8      	uxtb	r0, r3
 80024c4:	4603      	mov	r3, r0
 80024c6:	01db      	lsls	r3, r3, #7
 80024c8:	4413      	add	r3, r2
 80024ca:	4a1c      	ldr	r2, [pc, #112]	; (800253c <ssd1306_DrawPixel+0xbc>)
 80024cc:	5cd3      	ldrb	r3, [r2, r3]
 80024ce:	b25a      	sxtb	r2, r3
 80024d0:	79bb      	ldrb	r3, [r7, #6]
 80024d2:	f003 0307 	and.w	r3, r3, #7
 80024d6:	2101      	movs	r1, #1
 80024d8:	fa01 f303 	lsl.w	r3, r1, r3
 80024dc:	b25b      	sxtb	r3, r3
 80024de:	4313      	orrs	r3, r2
 80024e0:	b259      	sxtb	r1, r3
 80024e2:	79fa      	ldrb	r2, [r7, #7]
 80024e4:	4603      	mov	r3, r0
 80024e6:	01db      	lsls	r3, r3, #7
 80024e8:	4413      	add	r3, r2
 80024ea:	b2c9      	uxtb	r1, r1
 80024ec:	4a13      	ldr	r2, [pc, #76]	; (800253c <ssd1306_DrawPixel+0xbc>)
 80024ee:	54d1      	strb	r1, [r2, r3]
 80024f0:	e01d      	b.n	800252e <ssd1306_DrawPixel+0xae>
    }
    else
    {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80024f2:	79fa      	ldrb	r2, [r7, #7]
 80024f4:	79bb      	ldrb	r3, [r7, #6]
 80024f6:	08db      	lsrs	r3, r3, #3
 80024f8:	b2d8      	uxtb	r0, r3
 80024fa:	4603      	mov	r3, r0
 80024fc:	01db      	lsls	r3, r3, #7
 80024fe:	4413      	add	r3, r2
 8002500:	4a0e      	ldr	r2, [pc, #56]	; (800253c <ssd1306_DrawPixel+0xbc>)
 8002502:	5cd3      	ldrb	r3, [r2, r3]
 8002504:	b25a      	sxtb	r2, r3
 8002506:	79bb      	ldrb	r3, [r7, #6]
 8002508:	f003 0307 	and.w	r3, r3, #7
 800250c:	2101      	movs	r1, #1
 800250e:	fa01 f303 	lsl.w	r3, r1, r3
 8002512:	b25b      	sxtb	r3, r3
 8002514:	43db      	mvns	r3, r3
 8002516:	b25b      	sxtb	r3, r3
 8002518:	4013      	ands	r3, r2
 800251a:	b259      	sxtb	r1, r3
 800251c:	79fa      	ldrb	r2, [r7, #7]
 800251e:	4603      	mov	r3, r0
 8002520:	01db      	lsls	r3, r3, #7
 8002522:	4413      	add	r3, r2
 8002524:	b2c9      	uxtb	r1, r1
 8002526:	4a05      	ldr	r2, [pc, #20]	; (800253c <ssd1306_DrawPixel+0xbc>)
 8002528:	54d1      	strb	r1, [r2, r3]
 800252a:	e000      	b.n	800252e <ssd1306_DrawPixel+0xae>
        return;
 800252c:	bf00      	nop
    }
}
 800252e:	370c      	adds	r7, #12
 8002530:	46bd      	mov	sp, r7
 8002532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002536:	4770      	bx	lr
 8002538:	2000060c 	.word	0x2000060c
 800253c:	2000020c 	.word	0x2000020c

08002540 <ssd1306_WriteChar>:
// Draw 1 char to the screen buffer
// ch       => char om weg te schrijven
// Font     => Font waarmee we gaan schrijven
// color    => SSD1306_BLACK or SSD1306_WHITE
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color)
{
 8002540:	b590      	push	{r4, r7, lr}
 8002542:	b089      	sub	sp, #36	; 0x24
 8002544:	af00      	add	r7, sp, #0
 8002546:	4604      	mov	r4, r0
 8002548:	1d38      	adds	r0, r7, #4
 800254a:	e880 0006 	stmia.w	r0, {r1, r2}
 800254e:	461a      	mov	r2, r3
 8002550:	4623      	mov	r3, r4
 8002552:	73fb      	strb	r3, [r7, #15]
 8002554:	4613      	mov	r3, r2
 8002556:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;

    // Check if character is valid
    if (ch < 32 || ch > 126)
 8002558:	7bfb      	ldrb	r3, [r7, #15]
 800255a:	2b1f      	cmp	r3, #31
 800255c:	d902      	bls.n	8002564 <ssd1306_WriteChar+0x24>
 800255e:	7bfb      	ldrb	r3, [r7, #15]
 8002560:	2b7e      	cmp	r3, #126	; 0x7e
 8002562:	d901      	bls.n	8002568 <ssd1306_WriteChar+0x28>
        return 0;
 8002564:	2300      	movs	r3, #0
 8002566:	e06d      	b.n	8002644 <ssd1306_WriteChar+0x104>

    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8002568:	4b38      	ldr	r3, [pc, #224]	; (800264c <ssd1306_WriteChar+0x10c>)
 800256a:	881b      	ldrh	r3, [r3, #0]
 800256c:	461a      	mov	r2, r3
 800256e:	793b      	ldrb	r3, [r7, #4]
 8002570:	4413      	add	r3, r2
 8002572:	2b80      	cmp	r3, #128	; 0x80
 8002574:	dc06      	bgt.n	8002584 <ssd1306_WriteChar+0x44>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight))
 8002576:	4b35      	ldr	r3, [pc, #212]	; (800264c <ssd1306_WriteChar+0x10c>)
 8002578:	885b      	ldrh	r3, [r3, #2]
 800257a:	461a      	mov	r2, r3
 800257c:	797b      	ldrb	r3, [r7, #5]
 800257e:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8002580:	2b40      	cmp	r3, #64	; 0x40
 8002582:	dd01      	ble.n	8002588 <ssd1306_WriteChar+0x48>
    {
        // Not enough space on current line
        return 0;
 8002584:	2300      	movs	r3, #0
 8002586:	e05d      	b.n	8002644 <ssd1306_WriteChar+0x104>
    }

    // Use the font to write
    for (i = 0; i < Font.FontHeight; i++)
 8002588:	2300      	movs	r3, #0
 800258a:	61fb      	str	r3, [r7, #28]
 800258c:	e04c      	b.n	8002628 <ssd1306_WriteChar+0xe8>
    {
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 800258e:	68ba      	ldr	r2, [r7, #8]
 8002590:	7bfb      	ldrb	r3, [r7, #15]
 8002592:	3b20      	subs	r3, #32
 8002594:	7979      	ldrb	r1, [r7, #5]
 8002596:	fb01 f303 	mul.w	r3, r1, r3
 800259a:	4619      	mov	r1, r3
 800259c:	69fb      	ldr	r3, [r7, #28]
 800259e:	440b      	add	r3, r1
 80025a0:	005b      	lsls	r3, r3, #1
 80025a2:	4413      	add	r3, r2
 80025a4:	881b      	ldrh	r3, [r3, #0]
 80025a6:	617b      	str	r3, [r7, #20]
        for (j = 0; j < Font.FontWidth; j++)
 80025a8:	2300      	movs	r3, #0
 80025aa:	61bb      	str	r3, [r7, #24]
 80025ac:	e034      	b.n	8002618 <ssd1306_WriteChar+0xd8>
        {
            if ((b << j) & 0x8000)
 80025ae:	697a      	ldr	r2, [r7, #20]
 80025b0:	69bb      	ldr	r3, [r7, #24]
 80025b2:	fa02 f303 	lsl.w	r3, r2, r3
 80025b6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d012      	beq.n	80025e4 <ssd1306_WriteChar+0xa4>
            {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)color);
 80025be:	4b23      	ldr	r3, [pc, #140]	; (800264c <ssd1306_WriteChar+0x10c>)
 80025c0:	881b      	ldrh	r3, [r3, #0]
 80025c2:	b2da      	uxtb	r2, r3
 80025c4:	69bb      	ldr	r3, [r7, #24]
 80025c6:	b2db      	uxtb	r3, r3
 80025c8:	4413      	add	r3, r2
 80025ca:	b2d8      	uxtb	r0, r3
 80025cc:	4b1f      	ldr	r3, [pc, #124]	; (800264c <ssd1306_WriteChar+0x10c>)
 80025ce:	885b      	ldrh	r3, [r3, #2]
 80025d0:	b2da      	uxtb	r2, r3
 80025d2:	69fb      	ldr	r3, [r7, #28]
 80025d4:	b2db      	uxtb	r3, r3
 80025d6:	4413      	add	r3, r2
 80025d8:	b2db      	uxtb	r3, r3
 80025da:	7bba      	ldrb	r2, [r7, #14]
 80025dc:	4619      	mov	r1, r3
 80025de:	f7ff ff4f 	bl	8002480 <ssd1306_DrawPixel>
 80025e2:	e016      	b.n	8002612 <ssd1306_WriteChar+0xd2>
            }
            else
            {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 80025e4:	4b19      	ldr	r3, [pc, #100]	; (800264c <ssd1306_WriteChar+0x10c>)
 80025e6:	881b      	ldrh	r3, [r3, #0]
 80025e8:	b2da      	uxtb	r2, r3
 80025ea:	69bb      	ldr	r3, [r7, #24]
 80025ec:	b2db      	uxtb	r3, r3
 80025ee:	4413      	add	r3, r2
 80025f0:	b2d8      	uxtb	r0, r3
 80025f2:	4b16      	ldr	r3, [pc, #88]	; (800264c <ssd1306_WriteChar+0x10c>)
 80025f4:	885b      	ldrh	r3, [r3, #2]
 80025f6:	b2da      	uxtb	r2, r3
 80025f8:	69fb      	ldr	r3, [r7, #28]
 80025fa:	b2db      	uxtb	r3, r3
 80025fc:	4413      	add	r3, r2
 80025fe:	b2d9      	uxtb	r1, r3
 8002600:	7bbb      	ldrb	r3, [r7, #14]
 8002602:	2b00      	cmp	r3, #0
 8002604:	bf0c      	ite	eq
 8002606:	2301      	moveq	r3, #1
 8002608:	2300      	movne	r3, #0
 800260a:	b2db      	uxtb	r3, r3
 800260c:	461a      	mov	r2, r3
 800260e:	f7ff ff37 	bl	8002480 <ssd1306_DrawPixel>
        for (j = 0; j < Font.FontWidth; j++)
 8002612:	69bb      	ldr	r3, [r7, #24]
 8002614:	3301      	adds	r3, #1
 8002616:	61bb      	str	r3, [r7, #24]
 8002618:	793b      	ldrb	r3, [r7, #4]
 800261a:	461a      	mov	r2, r3
 800261c:	69bb      	ldr	r3, [r7, #24]
 800261e:	4293      	cmp	r3, r2
 8002620:	d3c5      	bcc.n	80025ae <ssd1306_WriteChar+0x6e>
    for (i = 0; i < Font.FontHeight; i++)
 8002622:	69fb      	ldr	r3, [r7, #28]
 8002624:	3301      	adds	r3, #1
 8002626:	61fb      	str	r3, [r7, #28]
 8002628:	797b      	ldrb	r3, [r7, #5]
 800262a:	461a      	mov	r2, r3
 800262c:	69fb      	ldr	r3, [r7, #28]
 800262e:	4293      	cmp	r3, r2
 8002630:	d3ad      	bcc.n	800258e <ssd1306_WriteChar+0x4e>
            }
        }
    }

    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 8002632:	4b06      	ldr	r3, [pc, #24]	; (800264c <ssd1306_WriteChar+0x10c>)
 8002634:	881a      	ldrh	r2, [r3, #0]
 8002636:	793b      	ldrb	r3, [r7, #4]
 8002638:	b29b      	uxth	r3, r3
 800263a:	4413      	add	r3, r2
 800263c:	b29a      	uxth	r2, r3
 800263e:	4b03      	ldr	r3, [pc, #12]	; (800264c <ssd1306_WriteChar+0x10c>)
 8002640:	801a      	strh	r2, [r3, #0]

    // Return written char for validation
    return ch;
 8002642:	7bfb      	ldrb	r3, [r7, #15]
}
 8002644:	4618      	mov	r0, r3
 8002646:	3724      	adds	r7, #36	; 0x24
 8002648:	46bd      	mov	sp, r7
 800264a:	bd90      	pop	{r4, r7, pc}
 800264c:	2000060c 	.word	0x2000060c

08002650 <ssd1306_WriteString>:

// Write full string to screenbuffer
char ssd1306_WriteString(char *str, FontDef Font, SSD1306_COLOR color)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b084      	sub	sp, #16
 8002654:	af00      	add	r7, sp, #0
 8002656:	60f8      	str	r0, [r7, #12]
 8002658:	1d38      	adds	r0, r7, #4
 800265a:	e880 0006 	stmia.w	r0, {r1, r2}
 800265e:	70fb      	strb	r3, [r7, #3]
    // Write until null-byte
    while (*str)
 8002660:	e012      	b.n	8002688 <ssd1306_WriteString+0x38>
    {
        if (ssd1306_WriteChar(*str, Font, color) != *str)
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	7818      	ldrb	r0, [r3, #0]
 8002666:	78fb      	ldrb	r3, [r7, #3]
 8002668:	1d3a      	adds	r2, r7, #4
 800266a:	ca06      	ldmia	r2, {r1, r2}
 800266c:	f7ff ff68 	bl	8002540 <ssd1306_WriteChar>
 8002670:	4603      	mov	r3, r0
 8002672:	461a      	mov	r2, r3
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	781b      	ldrb	r3, [r3, #0]
 8002678:	429a      	cmp	r2, r3
 800267a:	d002      	beq.n	8002682 <ssd1306_WriteString+0x32>
        {
            // Char could not be written
            return *str;
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	781b      	ldrb	r3, [r3, #0]
 8002680:	e008      	b.n	8002694 <ssd1306_WriteString+0x44>
        }

        // Next char
        str++;
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	3301      	adds	r3, #1
 8002686:	60fb      	str	r3, [r7, #12]
    while (*str)
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	781b      	ldrb	r3, [r3, #0]
 800268c:	2b00      	cmp	r3, #0
 800268e:	d1e8      	bne.n	8002662 <ssd1306_WriteString+0x12>
    }

    // Everything ok
    return *str;
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	781b      	ldrb	r3, [r3, #0]
}
 8002694:	4618      	mov	r0, r3
 8002696:	3710      	adds	r7, #16
 8002698:	46bd      	mov	sp, r7
 800269a:	bd80      	pop	{r7, pc}

0800269c <ssd1306_SetCursor>:

// Position the cursor
void ssd1306_SetCursor(uint8_t x, uint8_t y)
{
 800269c:	b480      	push	{r7}
 800269e:	b083      	sub	sp, #12
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	4603      	mov	r3, r0
 80026a4:	460a      	mov	r2, r1
 80026a6:	71fb      	strb	r3, [r7, #7]
 80026a8:	4613      	mov	r3, r2
 80026aa:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 80026ac:	79fb      	ldrb	r3, [r7, #7]
 80026ae:	b29a      	uxth	r2, r3
 80026b0:	4b05      	ldr	r3, [pc, #20]	; (80026c8 <ssd1306_SetCursor+0x2c>)
 80026b2:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 80026b4:	79bb      	ldrb	r3, [r7, #6]
 80026b6:	b29a      	uxth	r2, r3
 80026b8:	4b03      	ldr	r3, [pc, #12]	; (80026c8 <ssd1306_SetCursor+0x2c>)
 80026ba:	805a      	strh	r2, [r3, #2]
}
 80026bc:	bf00      	nop
 80026be:	370c      	adds	r7, #12
 80026c0:	46bd      	mov	sp, r7
 80026c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c6:	4770      	bx	lr
 80026c8:	2000060c 	.word	0x2000060c

080026cc <ssd1306_SetContrast>:

    return;
}

void ssd1306_SetContrast(const uint8_t value)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b084      	sub	sp, #16
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	4603      	mov	r3, r0
 80026d4:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 80026d6:	2381      	movs	r3, #129	; 0x81
 80026d8:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 80026da:	7bfb      	ldrb	r3, [r7, #15]
 80026dc:	4618      	mov	r0, r3
 80026de:	f7ff fdeb 	bl	80022b8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 80026e2:	79fb      	ldrb	r3, [r7, #7]
 80026e4:	4618      	mov	r0, r3
 80026e6:	f7ff fde7 	bl	80022b8 <ssd1306_WriteCommand>
}
 80026ea:	bf00      	nop
 80026ec:	3710      	adds	r7, #16
 80026ee:	46bd      	mov	sp, r7
 80026f0:	bd80      	pop	{r7, pc}
	...

080026f4 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b084      	sub	sp, #16
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	4603      	mov	r3, r0
 80026fc:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on)
 80026fe:	79fb      	ldrb	r3, [r7, #7]
 8002700:	2b00      	cmp	r3, #0
 8002702:	d005      	beq.n	8002710 <ssd1306_SetDisplayOn+0x1c>
    {
        value = 0xAF; // Display on
 8002704:	23af      	movs	r3, #175	; 0xaf
 8002706:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8002708:	4b08      	ldr	r3, [pc, #32]	; (800272c <ssd1306_SetDisplayOn+0x38>)
 800270a:	2201      	movs	r2, #1
 800270c:	719a      	strb	r2, [r3, #6]
 800270e:	e004      	b.n	800271a <ssd1306_SetDisplayOn+0x26>
    }
    else
    {
        value = 0xAE; // Display off
 8002710:	23ae      	movs	r3, #174	; 0xae
 8002712:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8002714:	4b05      	ldr	r3, [pc, #20]	; (800272c <ssd1306_SetDisplayOn+0x38>)
 8002716:	2200      	movs	r2, #0
 8002718:	719a      	strb	r2, [r3, #6]
    }
    ssd1306_WriteCommand(value);
 800271a:	7bfb      	ldrb	r3, [r7, #15]
 800271c:	4618      	mov	r0, r3
 800271e:	f7ff fdcb 	bl	80022b8 <ssd1306_WriteCommand>
}
 8002722:	bf00      	nop
 8002724:	3710      	adds	r7, #16
 8002726:	46bd      	mov	sp, r7
 8002728:	bd80      	pop	{r7, pc}
 800272a:	bf00      	nop
 800272c:	2000060c 	.word	0x2000060c

08002730 <ssd1306_DrawBitMap>:
uint8_t ssd1306_GetDisplayOn()
{
    return SSD1306.DisplayOn;
}

void ssd1306_DrawBitMap(int16_t x, int16_t y, const uint8_t bitmap[], int16_t w, int16_t h, uint16_t color){
 8002730:	b580      	push	{r7, lr}
 8002732:	b086      	sub	sp, #24
 8002734:	af00      	add	r7, sp, #0
 8002736:	60ba      	str	r2, [r7, #8]
 8002738:	461a      	mov	r2, r3
 800273a:	4603      	mov	r3, r0
 800273c:	81fb      	strh	r3, [r7, #14]
 800273e:	460b      	mov	r3, r1
 8002740:	81bb      	strh	r3, [r7, #12]
 8002742:	4613      	mov	r3, r2
 8002744:	80fb      	strh	r3, [r7, #6]
	int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
 8002746:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800274a:	3307      	adds	r3, #7
 800274c:	2b00      	cmp	r3, #0
 800274e:	da00      	bge.n	8002752 <ssd1306_DrawBitMap+0x22>
 8002750:	3307      	adds	r3, #7
 8002752:	10db      	asrs	r3, r3, #3
 8002754:	823b      	strh	r3, [r7, #16]
	uint8_t byte = 0;
 8002756:	2300      	movs	r3, #0
 8002758:	75fb      	strb	r3, [r7, #23]

	for (int16_t j = 0; j < h; j++, y++) {
 800275a:	2300      	movs	r3, #0
 800275c:	82bb      	strh	r3, [r7, #20]
 800275e:	e047      	b.n	80027f0 <ssd1306_DrawBitMap+0xc0>
		for (int16_t i = 0; i < w; i++) {
 8002760:	2300      	movs	r3, #0
 8002762:	827b      	strh	r3, [r7, #18]
 8002764:	e032      	b.n	80027cc <ssd1306_DrawBitMap+0x9c>
			if (i & 7)
 8002766:	8a7b      	ldrh	r3, [r7, #18]
 8002768:	f003 0307 	and.w	r3, r3, #7
 800276c:	2b00      	cmp	r3, #0
 800276e:	d003      	beq.n	8002778 <ssd1306_DrawBitMap+0x48>
				byte <<= 1;
 8002770:	7dfb      	ldrb	r3, [r7, #23]
 8002772:	005b      	lsls	r3, r3, #1
 8002774:	75fb      	strb	r3, [r7, #23]
 8002776:	e012      	b.n	800279e <ssd1306_DrawBitMap+0x6e>
			else
				byte = bitmap[j * byteWidth + i / 8];
 8002778:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800277c:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8002780:	fb02 f203 	mul.w	r2, r2, r3
 8002784:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002788:	2b00      	cmp	r3, #0
 800278a:	da00      	bge.n	800278e <ssd1306_DrawBitMap+0x5e>
 800278c:	3307      	adds	r3, #7
 800278e:	10db      	asrs	r3, r3, #3
 8002790:	b21b      	sxth	r3, r3
 8002792:	4413      	add	r3, r2
 8002794:	461a      	mov	r2, r3
 8002796:	68bb      	ldr	r3, [r7, #8]
 8002798:	4413      	add	r3, r2
 800279a:	781b      	ldrb	r3, [r3, #0]
 800279c:	75fb      	strb	r3, [r7, #23]
			if (byte & 0x80)
 800279e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	da0c      	bge.n	80027c0 <ssd1306_DrawBitMap+0x90>
				ssd1306_DrawPixel(x + i, y, color);
 80027a6:	89fb      	ldrh	r3, [r7, #14]
 80027a8:	b2da      	uxtb	r2, r3
 80027aa:	8a7b      	ldrh	r3, [r7, #18]
 80027ac:	b2db      	uxtb	r3, r3
 80027ae:	4413      	add	r3, r2
 80027b0:	b2db      	uxtb	r3, r3
 80027b2:	89ba      	ldrh	r2, [r7, #12]
 80027b4:	b2d1      	uxtb	r1, r2
 80027b6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80027b8:	b2d2      	uxtb	r2, r2
 80027ba:	4618      	mov	r0, r3
 80027bc:	f7ff fe60 	bl	8002480 <ssd1306_DrawPixel>
		for (int16_t i = 0; i < w; i++) {
 80027c0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80027c4:	b29b      	uxth	r3, r3
 80027c6:	3301      	adds	r3, #1
 80027c8:	b29b      	uxth	r3, r3
 80027ca:	827b      	strh	r3, [r7, #18]
 80027cc:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 80027d0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80027d4:	429a      	cmp	r2, r3
 80027d6:	dbc6      	blt.n	8002766 <ssd1306_DrawBitMap+0x36>
	for (int16_t j = 0; j < h; j++, y++) {
 80027d8:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80027dc:	b29b      	uxth	r3, r3
 80027de:	3301      	adds	r3, #1
 80027e0:	b29b      	uxth	r3, r3
 80027e2:	82bb      	strh	r3, [r7, #20]
 80027e4:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80027e8:	b29b      	uxth	r3, r3
 80027ea:	3301      	adds	r3, #1
 80027ec:	b29b      	uxth	r3, r3
 80027ee:	81bb      	strh	r3, [r7, #12]
 80027f0:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 80027f4:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80027f8:	429a      	cmp	r2, r3
 80027fa:	dbb1      	blt.n	8002760 <ssd1306_DrawBitMap+0x30>
		}
	}
	ssd1306_UpdateScreen();
 80027fc:	f7ff fe1a 	bl	8002434 <ssd1306_UpdateScreen>
}
 8002800:	bf00      	nop
 8002802:	3718      	adds	r7, #24
 8002804:	46bd      	mov	sp, r7
 8002806:	bd80      	pop	{r7, pc}

08002808 <ssd1306_WriteErrorMsg>:

void ssd1306_WriteErrorMsg(int16_t x, int16_t y, char *str){
 8002808:	b580      	push	{r7, lr}
 800280a:	b082      	sub	sp, #8
 800280c:	af00      	add	r7, sp, #0
 800280e:	4603      	mov	r3, r0
 8002810:	603a      	str	r2, [r7, #0]
 8002812:	80fb      	strh	r3, [r7, #6]
 8002814:	460b      	mov	r3, r1
 8002816:	80bb      	strh	r3, [r7, #4]
	ssd1306_Fill(SSD1306_BLACK);
 8002818:	2000      	movs	r0, #0
 800281a:	f7ff fde9 	bl	80023f0 <ssd1306_Fill>
	ssd1306_UpdateScreen();
 800281e:	f7ff fe09 	bl	8002434 <ssd1306_UpdateScreen>
	ssd1306_SetCursor(x, y);
 8002822:	88fb      	ldrh	r3, [r7, #6]
 8002824:	b2db      	uxtb	r3, r3
 8002826:	88ba      	ldrh	r2, [r7, #4]
 8002828:	b2d2      	uxtb	r2, r2
 800282a:	4611      	mov	r1, r2
 800282c:	4618      	mov	r0, r3
 800282e:	f7ff ff35 	bl	800269c <ssd1306_SetCursor>
	ssd1306_WriteString(str, Font_7x10, SSD1306_WHITE);
 8002832:	4a06      	ldr	r2, [pc, #24]	; (800284c <ssd1306_WriteErrorMsg+0x44>)
 8002834:	2301      	movs	r3, #1
 8002836:	ca06      	ldmia	r2, {r1, r2}
 8002838:	6838      	ldr	r0, [r7, #0]
 800283a:	f7ff ff09 	bl	8002650 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 800283e:	f7ff fdf9 	bl	8002434 <ssd1306_UpdateScreen>
}
 8002842:	bf00      	nop
 8002844:	3708      	adds	r7, #8
 8002846:	46bd      	mov	sp, r7
 8002848:	bd80      	pop	{r7, pc}
 800284a:	bf00      	nop
 800284c:	20000000 	.word	0x20000000

08002850 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002850:	b480      	push	{r7}
 8002852:	b083      	sub	sp, #12
 8002854:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002856:	2300      	movs	r3, #0
 8002858:	607b      	str	r3, [r7, #4]
 800285a:	4b10      	ldr	r3, [pc, #64]	; (800289c <HAL_MspInit+0x4c>)
 800285c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800285e:	4a0f      	ldr	r2, [pc, #60]	; (800289c <HAL_MspInit+0x4c>)
 8002860:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002864:	6453      	str	r3, [r2, #68]	; 0x44
 8002866:	4b0d      	ldr	r3, [pc, #52]	; (800289c <HAL_MspInit+0x4c>)
 8002868:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800286a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800286e:	607b      	str	r3, [r7, #4]
 8002870:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002872:	2300      	movs	r3, #0
 8002874:	603b      	str	r3, [r7, #0]
 8002876:	4b09      	ldr	r3, [pc, #36]	; (800289c <HAL_MspInit+0x4c>)
 8002878:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800287a:	4a08      	ldr	r2, [pc, #32]	; (800289c <HAL_MspInit+0x4c>)
 800287c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002880:	6413      	str	r3, [r2, #64]	; 0x40
 8002882:	4b06      	ldr	r3, [pc, #24]	; (800289c <HAL_MspInit+0x4c>)
 8002884:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002886:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800288a:	603b      	str	r3, [r7, #0]
 800288c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800288e:	bf00      	nop
 8002890:	370c      	adds	r7, #12
 8002892:	46bd      	mov	sp, r7
 8002894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002898:	4770      	bx	lr
 800289a:	bf00      	nop
 800289c:	40023800 	.word	0x40023800

080028a0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b08a      	sub	sp, #40	; 0x28
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028a8:	f107 0314 	add.w	r3, r7, #20
 80028ac:	2200      	movs	r2, #0
 80028ae:	601a      	str	r2, [r3, #0]
 80028b0:	605a      	str	r2, [r3, #4]
 80028b2:	609a      	str	r2, [r3, #8]
 80028b4:	60da      	str	r2, [r3, #12]
 80028b6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	4a24      	ldr	r2, [pc, #144]	; (8002950 <HAL_ADC_MspInit+0xb0>)
 80028be:	4293      	cmp	r3, r2
 80028c0:	d141      	bne.n	8002946 <HAL_ADC_MspInit+0xa6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80028c2:	2300      	movs	r3, #0
 80028c4:	613b      	str	r3, [r7, #16]
 80028c6:	4b23      	ldr	r3, [pc, #140]	; (8002954 <HAL_ADC_MspInit+0xb4>)
 80028c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028ca:	4a22      	ldr	r2, [pc, #136]	; (8002954 <HAL_ADC_MspInit+0xb4>)
 80028cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028d0:	6453      	str	r3, [r2, #68]	; 0x44
 80028d2:	4b20      	ldr	r3, [pc, #128]	; (8002954 <HAL_ADC_MspInit+0xb4>)
 80028d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028da:	613b      	str	r3, [r7, #16]
 80028dc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80028de:	2300      	movs	r3, #0
 80028e0:	60fb      	str	r3, [r7, #12]
 80028e2:	4b1c      	ldr	r3, [pc, #112]	; (8002954 <HAL_ADC_MspInit+0xb4>)
 80028e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028e6:	4a1b      	ldr	r2, [pc, #108]	; (8002954 <HAL_ADC_MspInit+0xb4>)
 80028e8:	f043 0304 	orr.w	r3, r3, #4
 80028ec:	6313      	str	r3, [r2, #48]	; 0x30
 80028ee:	4b19      	ldr	r3, [pc, #100]	; (8002954 <HAL_ADC_MspInit+0xb4>)
 80028f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028f2:	f003 0304 	and.w	r3, r3, #4
 80028f6:	60fb      	str	r3, [r7, #12]
 80028f8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028fa:	2300      	movs	r3, #0
 80028fc:	60bb      	str	r3, [r7, #8]
 80028fe:	4b15      	ldr	r3, [pc, #84]	; (8002954 <HAL_ADC_MspInit+0xb4>)
 8002900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002902:	4a14      	ldr	r2, [pc, #80]	; (8002954 <HAL_ADC_MspInit+0xb4>)
 8002904:	f043 0301 	orr.w	r3, r3, #1
 8002908:	6313      	str	r3, [r2, #48]	; 0x30
 800290a:	4b12      	ldr	r3, [pc, #72]	; (8002954 <HAL_ADC_MspInit+0xb4>)
 800290c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800290e:	f003 0301 	and.w	r3, r3, #1
 8002912:	60bb      	str	r3, [r7, #8]
 8002914:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC3     ------> ADC1_IN13
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = I_SENSE_Pin;
 8002916:	2308      	movs	r3, #8
 8002918:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800291a:	2303      	movs	r3, #3
 800291c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800291e:	2300      	movs	r3, #0
 8002920:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(I_SENSE_GPIO_Port, &GPIO_InitStruct);
 8002922:	f107 0314 	add.w	r3, r7, #20
 8002926:	4619      	mov	r1, r3
 8002928:	480b      	ldr	r0, [pc, #44]	; (8002958 <HAL_ADC_MspInit+0xb8>)
 800292a:	f000 fee5 	bl	80036f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VO_SENSE_Pin|VI_SENSE_Pin;
 800292e:	2303      	movs	r3, #3
 8002930:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002932:	2303      	movs	r3, #3
 8002934:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002936:	2300      	movs	r3, #0
 8002938:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800293a:	f107 0314 	add.w	r3, r7, #20
 800293e:	4619      	mov	r1, r3
 8002940:	4806      	ldr	r0, [pc, #24]	; (800295c <HAL_ADC_MspInit+0xbc>)
 8002942:	f000 fed9 	bl	80036f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002946:	bf00      	nop
 8002948:	3728      	adds	r7, #40	; 0x28
 800294a:	46bd      	mov	sp, r7
 800294c:	bd80      	pop	{r7, pc}
 800294e:	bf00      	nop
 8002950:	40012000 	.word	0x40012000
 8002954:	40023800 	.word	0x40023800
 8002958:	40020800 	.word	0x40020800
 800295c:	40020000 	.word	0x40020000

08002960 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	b08a      	sub	sp, #40	; 0x28
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002968:	f107 0314 	add.w	r3, r7, #20
 800296c:	2200      	movs	r2, #0
 800296e:	601a      	str	r2, [r3, #0]
 8002970:	605a      	str	r2, [r3, #4]
 8002972:	609a      	str	r2, [r3, #8]
 8002974:	60da      	str	r2, [r3, #12]
 8002976:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	4a19      	ldr	r2, [pc, #100]	; (80029e4 <HAL_I2C_MspInit+0x84>)
 800297e:	4293      	cmp	r3, r2
 8002980:	d12b      	bne.n	80029da <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002982:	2300      	movs	r3, #0
 8002984:	613b      	str	r3, [r7, #16]
 8002986:	4b18      	ldr	r3, [pc, #96]	; (80029e8 <HAL_I2C_MspInit+0x88>)
 8002988:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800298a:	4a17      	ldr	r2, [pc, #92]	; (80029e8 <HAL_I2C_MspInit+0x88>)
 800298c:	f043 0302 	orr.w	r3, r3, #2
 8002990:	6313      	str	r3, [r2, #48]	; 0x30
 8002992:	4b15      	ldr	r3, [pc, #84]	; (80029e8 <HAL_I2C_MspInit+0x88>)
 8002994:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002996:	f003 0302 	and.w	r3, r3, #2
 800299a:	613b      	str	r3, [r7, #16]
 800299c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800299e:	23c0      	movs	r3, #192	; 0xc0
 80029a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80029a2:	2312      	movs	r3, #18
 80029a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80029a6:	2301      	movs	r3, #1
 80029a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029aa:	2303      	movs	r3, #3
 80029ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80029ae:	2304      	movs	r3, #4
 80029b0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029b2:	f107 0314 	add.w	r3, r7, #20
 80029b6:	4619      	mov	r1, r3
 80029b8:	480c      	ldr	r0, [pc, #48]	; (80029ec <HAL_I2C_MspInit+0x8c>)
 80029ba:	f000 fe9d 	bl	80036f8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80029be:	2300      	movs	r3, #0
 80029c0:	60fb      	str	r3, [r7, #12]
 80029c2:	4b09      	ldr	r3, [pc, #36]	; (80029e8 <HAL_I2C_MspInit+0x88>)
 80029c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029c6:	4a08      	ldr	r2, [pc, #32]	; (80029e8 <HAL_I2C_MspInit+0x88>)
 80029c8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80029cc:	6413      	str	r3, [r2, #64]	; 0x40
 80029ce:	4b06      	ldr	r3, [pc, #24]	; (80029e8 <HAL_I2C_MspInit+0x88>)
 80029d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029d2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80029d6:	60fb      	str	r3, [r7, #12]
 80029d8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80029da:	bf00      	nop
 80029dc:	3728      	adds	r7, #40	; 0x28
 80029de:	46bd      	mov	sp, r7
 80029e0:	bd80      	pop	{r7, pc}
 80029e2:	bf00      	nop
 80029e4:	40005400 	.word	0x40005400
 80029e8:	40023800 	.word	0x40023800
 80029ec:	40020400 	.word	0x40020400

080029f0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80029f0:	b480      	push	{r7}
 80029f2:	b085      	sub	sp, #20
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM10)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	4a0b      	ldr	r2, [pc, #44]	; (8002a2c <HAL_TIM_Base_MspInit+0x3c>)
 80029fe:	4293      	cmp	r3, r2
 8002a00:	d10d      	bne.n	8002a1e <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM10_MspInit 0 */

  /* USER CODE END TIM10_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 8002a02:	2300      	movs	r3, #0
 8002a04:	60fb      	str	r3, [r7, #12]
 8002a06:	4b0a      	ldr	r3, [pc, #40]	; (8002a30 <HAL_TIM_Base_MspInit+0x40>)
 8002a08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a0a:	4a09      	ldr	r2, [pc, #36]	; (8002a30 <HAL_TIM_Base_MspInit+0x40>)
 8002a0c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002a10:	6453      	str	r3, [r2, #68]	; 0x44
 8002a12:	4b07      	ldr	r3, [pc, #28]	; (8002a30 <HAL_TIM_Base_MspInit+0x40>)
 8002a14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a1a:	60fb      	str	r3, [r7, #12]
 8002a1c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 8002a1e:	bf00      	nop
 8002a20:	3714      	adds	r7, #20
 8002a22:	46bd      	mov	sp, r7
 8002a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a28:	4770      	bx	lr
 8002a2a:	bf00      	nop
 8002a2c:	40014400 	.word	0x40014400
 8002a30:	40023800 	.word	0x40023800

08002a34 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b08a      	sub	sp, #40	; 0x28
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a3c:	f107 0314 	add.w	r3, r7, #20
 8002a40:	2200      	movs	r2, #0
 8002a42:	601a      	str	r2, [r3, #0]
 8002a44:	605a      	str	r2, [r3, #4]
 8002a46:	609a      	str	r2, [r3, #8]
 8002a48:	60da      	str	r2, [r3, #12]
 8002a4a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	4a19      	ldr	r2, [pc, #100]	; (8002ab8 <HAL_UART_MspInit+0x84>)
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d12b      	bne.n	8002aae <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002a56:	2300      	movs	r3, #0
 8002a58:	613b      	str	r3, [r7, #16]
 8002a5a:	4b18      	ldr	r3, [pc, #96]	; (8002abc <HAL_UART_MspInit+0x88>)
 8002a5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a5e:	4a17      	ldr	r2, [pc, #92]	; (8002abc <HAL_UART_MspInit+0x88>)
 8002a60:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002a64:	6413      	str	r3, [r2, #64]	; 0x40
 8002a66:	4b15      	ldr	r3, [pc, #84]	; (8002abc <HAL_UART_MspInit+0x88>)
 8002a68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a6e:	613b      	str	r3, [r7, #16]
 8002a70:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a72:	2300      	movs	r3, #0
 8002a74:	60fb      	str	r3, [r7, #12]
 8002a76:	4b11      	ldr	r3, [pc, #68]	; (8002abc <HAL_UART_MspInit+0x88>)
 8002a78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a7a:	4a10      	ldr	r2, [pc, #64]	; (8002abc <HAL_UART_MspInit+0x88>)
 8002a7c:	f043 0301 	orr.w	r3, r3, #1
 8002a80:	6313      	str	r3, [r2, #48]	; 0x30
 8002a82:	4b0e      	ldr	r3, [pc, #56]	; (8002abc <HAL_UART_MspInit+0x88>)
 8002a84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a86:	f003 0301 	and.w	r3, r3, #1
 8002a8a:	60fb      	str	r3, [r7, #12]
 8002a8c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002a8e:	230c      	movs	r3, #12
 8002a90:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a92:	2302      	movs	r3, #2
 8002a94:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a96:	2300      	movs	r3, #0
 8002a98:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a9a:	2303      	movs	r3, #3
 8002a9c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002a9e:	2307      	movs	r3, #7
 8002aa0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002aa2:	f107 0314 	add.w	r3, r7, #20
 8002aa6:	4619      	mov	r1, r3
 8002aa8:	4805      	ldr	r0, [pc, #20]	; (8002ac0 <HAL_UART_MspInit+0x8c>)
 8002aaa:	f000 fe25 	bl	80036f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002aae:	bf00      	nop
 8002ab0:	3728      	adds	r7, #40	; 0x28
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	bd80      	pop	{r7, pc}
 8002ab6:	bf00      	nop
 8002ab8:	40004400 	.word	0x40004400
 8002abc:	40023800 	.word	0x40023800
 8002ac0:	40020000 	.word	0x40020000

08002ac4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002ac4:	b480      	push	{r7}
 8002ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002ac8:	e7fe      	b.n	8002ac8 <NMI_Handler+0x4>

08002aca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002aca:	b480      	push	{r7}
 8002acc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002ace:	e7fe      	b.n	8002ace <HardFault_Handler+0x4>

08002ad0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002ad4:	e7fe      	b.n	8002ad4 <MemManage_Handler+0x4>

08002ad6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002ad6:	b480      	push	{r7}
 8002ad8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002ada:	e7fe      	b.n	8002ada <BusFault_Handler+0x4>

08002adc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002adc:	b480      	push	{r7}
 8002ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002ae0:	e7fe      	b.n	8002ae0 <UsageFault_Handler+0x4>

08002ae2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002ae2:	b480      	push	{r7}
 8002ae4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002ae6:	bf00      	nop
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aee:	4770      	bx	lr

08002af0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002af0:	b480      	push	{r7}
 8002af2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002af4:	bf00      	nop
 8002af6:	46bd      	mov	sp, r7
 8002af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afc:	4770      	bx	lr

08002afe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002afe:	b480      	push	{r7}
 8002b00:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002b02:	bf00      	nop
 8002b04:	46bd      	mov	sp, r7
 8002b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0a:	4770      	bx	lr

08002b0c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002b10:	f000 f8d2 	bl	8002cb8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002b14:	bf00      	nop
 8002b16:	bd80      	pop	{r7, pc}

08002b18 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 8002b1c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8002b20:	f000 ffb8 	bl	8003a94 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002b24:	bf00      	nop
 8002b26:	bd80      	pop	{r7, pc}

08002b28 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b086      	sub	sp, #24
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002b30:	4a14      	ldr	r2, [pc, #80]	; (8002b84 <_sbrk+0x5c>)
 8002b32:	4b15      	ldr	r3, [pc, #84]	; (8002b88 <_sbrk+0x60>)
 8002b34:	1ad3      	subs	r3, r2, r3
 8002b36:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002b38:	697b      	ldr	r3, [r7, #20]
 8002b3a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002b3c:	4b13      	ldr	r3, [pc, #76]	; (8002b8c <_sbrk+0x64>)
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d102      	bne.n	8002b4a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002b44:	4b11      	ldr	r3, [pc, #68]	; (8002b8c <_sbrk+0x64>)
 8002b46:	4a12      	ldr	r2, [pc, #72]	; (8002b90 <_sbrk+0x68>)
 8002b48:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002b4a:	4b10      	ldr	r3, [pc, #64]	; (8002b8c <_sbrk+0x64>)
 8002b4c:	681a      	ldr	r2, [r3, #0]
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	4413      	add	r3, r2
 8002b52:	693a      	ldr	r2, [r7, #16]
 8002b54:	429a      	cmp	r2, r3
 8002b56:	d207      	bcs.n	8002b68 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002b58:	f003 f86a 	bl	8005c30 <__errno>
 8002b5c:	4602      	mov	r2, r0
 8002b5e:	230c      	movs	r3, #12
 8002b60:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8002b62:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002b66:	e009      	b.n	8002b7c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002b68:	4b08      	ldr	r3, [pc, #32]	; (8002b8c <_sbrk+0x64>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002b6e:	4b07      	ldr	r3, [pc, #28]	; (8002b8c <_sbrk+0x64>)
 8002b70:	681a      	ldr	r2, [r3, #0]
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	4413      	add	r3, r2
 8002b76:	4a05      	ldr	r2, [pc, #20]	; (8002b8c <_sbrk+0x64>)
 8002b78:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002b7a:	68fb      	ldr	r3, [r7, #12]
}
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	3718      	adds	r7, #24
 8002b80:	46bd      	mov	sp, r7
 8002b82:	bd80      	pop	{r7, pc}
 8002b84:	20018000 	.word	0x20018000
 8002b88:	00000400 	.word	0x00000400
 8002b8c:	20000614 	.word	0x20000614
 8002b90:	20000750 	.word	0x20000750

08002b94 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002b94:	b480      	push	{r7}
 8002b96:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002b98:	4b08      	ldr	r3, [pc, #32]	; (8002bbc <SystemInit+0x28>)
 8002b9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b9e:	4a07      	ldr	r2, [pc, #28]	; (8002bbc <SystemInit+0x28>)
 8002ba0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002ba4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002ba8:	4b04      	ldr	r3, [pc, #16]	; (8002bbc <SystemInit+0x28>)
 8002baa:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002bae:	609a      	str	r2, [r3, #8]
#endif
}
 8002bb0:	bf00      	nop
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb8:	4770      	bx	lr
 8002bba:	bf00      	nop
 8002bbc:	e000ed00 	.word	0xe000ed00

08002bc0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002bc0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002bf8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002bc4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002bc6:	e003      	b.n	8002bd0 <LoopCopyDataInit>

08002bc8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002bc8:	4b0c      	ldr	r3, [pc, #48]	; (8002bfc <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002bca:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002bcc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002bce:	3104      	adds	r1, #4

08002bd0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002bd0:	480b      	ldr	r0, [pc, #44]	; (8002c00 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002bd2:	4b0c      	ldr	r3, [pc, #48]	; (8002c04 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002bd4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002bd6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002bd8:	d3f6      	bcc.n	8002bc8 <CopyDataInit>
  ldr  r2, =_sbss
 8002bda:	4a0b      	ldr	r2, [pc, #44]	; (8002c08 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002bdc:	e002      	b.n	8002be4 <LoopFillZerobss>

08002bde <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002bde:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002be0:	f842 3b04 	str.w	r3, [r2], #4

08002be4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002be4:	4b09      	ldr	r3, [pc, #36]	; (8002c0c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002be6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002be8:	d3f9      	bcc.n	8002bde <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002bea:	f7ff ffd3 	bl	8002b94 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002bee:	f003 f825 	bl	8005c3c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002bf2:	f7fe fccb 	bl	800158c <main>
  bx  lr    
 8002bf6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002bf8:	20018000 	.word	0x20018000
  ldr  r3, =_sidata
 8002bfc:	08009840 	.word	0x08009840
  ldr  r0, =_sdata
 8002c00:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002c04:	200001ec 	.word	0x200001ec
  ldr  r2, =_sbss
 8002c08:	200001ec 	.word	0x200001ec
  ldr  r3, = _ebss
 8002c0c:	20000750 	.word	0x20000750

08002c10 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002c10:	e7fe      	b.n	8002c10 <ADC_IRQHandler>
	...

08002c14 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002c18:	4b0e      	ldr	r3, [pc, #56]	; (8002c54 <HAL_Init+0x40>)
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	4a0d      	ldr	r2, [pc, #52]	; (8002c54 <HAL_Init+0x40>)
 8002c1e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002c22:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002c24:	4b0b      	ldr	r3, [pc, #44]	; (8002c54 <HAL_Init+0x40>)
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	4a0a      	ldr	r2, [pc, #40]	; (8002c54 <HAL_Init+0x40>)
 8002c2a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002c2e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002c30:	4b08      	ldr	r3, [pc, #32]	; (8002c54 <HAL_Init+0x40>)
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	4a07      	ldr	r2, [pc, #28]	; (8002c54 <HAL_Init+0x40>)
 8002c36:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c3a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c3c:	2003      	movs	r0, #3
 8002c3e:	f000 fd19 	bl	8003674 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002c42:	2000      	movs	r0, #0
 8002c44:	f000 f808 	bl	8002c58 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002c48:	f7ff fe02 	bl	8002850 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002c4c:	2300      	movs	r3, #0
}
 8002c4e:	4618      	mov	r0, r3
 8002c50:	bd80      	pop	{r7, pc}
 8002c52:	bf00      	nop
 8002c54:	40023c00 	.word	0x40023c00

08002c58 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b082      	sub	sp, #8
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002c60:	4b12      	ldr	r3, [pc, #72]	; (8002cac <HAL_InitTick+0x54>)
 8002c62:	681a      	ldr	r2, [r3, #0]
 8002c64:	4b12      	ldr	r3, [pc, #72]	; (8002cb0 <HAL_InitTick+0x58>)
 8002c66:	781b      	ldrb	r3, [r3, #0]
 8002c68:	4619      	mov	r1, r3
 8002c6a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002c6e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002c72:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c76:	4618      	mov	r0, r3
 8002c78:	f000 fd31 	bl	80036de <HAL_SYSTICK_Config>
 8002c7c:	4603      	mov	r3, r0
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d001      	beq.n	8002c86 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002c82:	2301      	movs	r3, #1
 8002c84:	e00e      	b.n	8002ca4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	2b0f      	cmp	r3, #15
 8002c8a:	d80a      	bhi.n	8002ca2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	6879      	ldr	r1, [r7, #4]
 8002c90:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002c94:	f000 fcf9 	bl	800368a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002c98:	4a06      	ldr	r2, [pc, #24]	; (8002cb4 <HAL_InitTick+0x5c>)
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002c9e:	2300      	movs	r3, #0
 8002ca0:	e000      	b.n	8002ca4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002ca2:	2301      	movs	r3, #1
}
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	3708      	adds	r7, #8
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	bd80      	pop	{r7, pc}
 8002cac:	20000010 	.word	0x20000010
 8002cb0:	20000018 	.word	0x20000018
 8002cb4:	20000014 	.word	0x20000014

08002cb8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002cb8:	b480      	push	{r7}
 8002cba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002cbc:	4b06      	ldr	r3, [pc, #24]	; (8002cd8 <HAL_IncTick+0x20>)
 8002cbe:	781b      	ldrb	r3, [r3, #0]
 8002cc0:	461a      	mov	r2, r3
 8002cc2:	4b06      	ldr	r3, [pc, #24]	; (8002cdc <HAL_IncTick+0x24>)
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	4413      	add	r3, r2
 8002cc8:	4a04      	ldr	r2, [pc, #16]	; (8002cdc <HAL_IncTick+0x24>)
 8002cca:	6013      	str	r3, [r2, #0]
}
 8002ccc:	bf00      	nop
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd4:	4770      	bx	lr
 8002cd6:	bf00      	nop
 8002cd8:	20000018 	.word	0x20000018
 8002cdc:	20000748 	.word	0x20000748

08002ce0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ce0:	b480      	push	{r7}
 8002ce2:	af00      	add	r7, sp, #0
  return uwTick;
 8002ce4:	4b03      	ldr	r3, [pc, #12]	; (8002cf4 <HAL_GetTick+0x14>)
 8002ce6:	681b      	ldr	r3, [r3, #0]
}
 8002ce8:	4618      	mov	r0, r3
 8002cea:	46bd      	mov	sp, r7
 8002cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf0:	4770      	bx	lr
 8002cf2:	bf00      	nop
 8002cf4:	20000748 	.word	0x20000748

08002cf8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	b084      	sub	sp, #16
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002d00:	f7ff ffee 	bl	8002ce0 <HAL_GetTick>
 8002d04:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002d10:	d005      	beq.n	8002d1e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002d12:	4b09      	ldr	r3, [pc, #36]	; (8002d38 <HAL_Delay+0x40>)
 8002d14:	781b      	ldrb	r3, [r3, #0]
 8002d16:	461a      	mov	r2, r3
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	4413      	add	r3, r2
 8002d1c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002d1e:	bf00      	nop
 8002d20:	f7ff ffde 	bl	8002ce0 <HAL_GetTick>
 8002d24:	4602      	mov	r2, r0
 8002d26:	68bb      	ldr	r3, [r7, #8]
 8002d28:	1ad3      	subs	r3, r2, r3
 8002d2a:	68fa      	ldr	r2, [r7, #12]
 8002d2c:	429a      	cmp	r2, r3
 8002d2e:	d8f7      	bhi.n	8002d20 <HAL_Delay+0x28>
  {
  }
}
 8002d30:	bf00      	nop
 8002d32:	3710      	adds	r7, #16
 8002d34:	46bd      	mov	sp, r7
 8002d36:	bd80      	pop	{r7, pc}
 8002d38:	20000018 	.word	0x20000018

08002d3c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b084      	sub	sp, #16
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d44:	2300      	movs	r3, #0
 8002d46:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d101      	bne.n	8002d52 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002d4e:	2301      	movs	r3, #1
 8002d50:	e033      	b.n	8002dba <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d109      	bne.n	8002d6e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002d5a:	6878      	ldr	r0, [r7, #4]
 8002d5c:	f7ff fda0 	bl	80028a0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2200      	movs	r2, #0
 8002d64:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	2200      	movs	r2, #0
 8002d6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d72:	f003 0310 	and.w	r3, r3, #16
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d118      	bne.n	8002dac <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d7e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002d82:	f023 0302 	bic.w	r3, r3, #2
 8002d86:	f043 0202 	orr.w	r2, r3, #2
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002d8e:	6878      	ldr	r0, [r7, #4]
 8002d90:	f000 faa4 	bl	80032dc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	2200      	movs	r2, #0
 8002d98:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d9e:	f023 0303 	bic.w	r3, r3, #3
 8002da2:	f043 0201 	orr.w	r2, r3, #1
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	641a      	str	r2, [r3, #64]	; 0x40
 8002daa:	e001      	b.n	8002db0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002dac:	2301      	movs	r3, #1
 8002dae:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	2200      	movs	r2, #0
 8002db4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002db8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002dba:	4618      	mov	r0, r3
 8002dbc:	3710      	adds	r7, #16
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	bd80      	pop	{r7, pc}
	...

08002dc4 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002dc4:	b480      	push	{r7}
 8002dc6:	b085      	sub	sp, #20
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002dcc:	2300      	movs	r3, #0
 8002dce:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002dd6:	2b01      	cmp	r3, #1
 8002dd8:	d101      	bne.n	8002dde <HAL_ADC_Start+0x1a>
 8002dda:	2302      	movs	r3, #2
 8002ddc:	e08a      	b.n	8002ef4 <HAL_ADC_Start+0x130>
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2201      	movs	r2, #1
 8002de2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	689b      	ldr	r3, [r3, #8]
 8002dec:	f003 0301 	and.w	r3, r3, #1
 8002df0:	2b01      	cmp	r3, #1
 8002df2:	d018      	beq.n	8002e26 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	689a      	ldr	r2, [r3, #8]
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f042 0201 	orr.w	r2, r2, #1
 8002e02:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002e04:	4b3e      	ldr	r3, [pc, #248]	; (8002f00 <HAL_ADC_Start+0x13c>)
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	4a3e      	ldr	r2, [pc, #248]	; (8002f04 <HAL_ADC_Start+0x140>)
 8002e0a:	fba2 2303 	umull	r2, r3, r2, r3
 8002e0e:	0c9a      	lsrs	r2, r3, #18
 8002e10:	4613      	mov	r3, r2
 8002e12:	005b      	lsls	r3, r3, #1
 8002e14:	4413      	add	r3, r2
 8002e16:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002e18:	e002      	b.n	8002e20 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002e1a:	68bb      	ldr	r3, [r7, #8]
 8002e1c:	3b01      	subs	r3, #1
 8002e1e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002e20:	68bb      	ldr	r3, [r7, #8]
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d1f9      	bne.n	8002e1a <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	689b      	ldr	r3, [r3, #8]
 8002e2c:	f003 0301 	and.w	r3, r3, #1
 8002e30:	2b01      	cmp	r3, #1
 8002e32:	d15e      	bne.n	8002ef2 <HAL_ADC_Start+0x12e>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e38:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002e3c:	f023 0301 	bic.w	r3, r3, #1
 8002e40:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	685b      	ldr	r3, [r3, #4]
 8002e4e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d007      	beq.n	8002e66 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e5a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002e5e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e6a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002e6e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e72:	d106      	bne.n	8002e82 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e78:	f023 0206 	bic.w	r2, r3, #6
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	645a      	str	r2, [r3, #68]	; 0x44
 8002e80:	e002      	b.n	8002e88 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	2200      	movs	r2, #0
 8002e86:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002e90:	4b1d      	ldr	r3, [pc, #116]	; (8002f08 <HAL_ADC_Start+0x144>)
 8002e92:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002e9c:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	685b      	ldr	r3, [r3, #4]
 8002ea2:	f003 031f 	and.w	r3, r3, #31
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d10f      	bne.n	8002eca <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	689b      	ldr	r3, [r3, #8]
 8002eb0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d11c      	bne.n	8002ef2 <HAL_ADC_Start+0x12e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	689a      	ldr	r2, [r3, #8]
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002ec6:	609a      	str	r2, [r3, #8]
 8002ec8:	e013      	b.n	8002ef2 <HAL_ADC_Start+0x12e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	4a0f      	ldr	r2, [pc, #60]	; (8002f0c <HAL_ADC_Start+0x148>)
 8002ed0:	4293      	cmp	r3, r2
 8002ed2:	d10e      	bne.n	8002ef2 <HAL_ADC_Start+0x12e>
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	689b      	ldr	r3, [r3, #8]
 8002eda:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d107      	bne.n	8002ef2 <HAL_ADC_Start+0x12e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	689a      	ldr	r2, [r3, #8]
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002ef0:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8002ef2:	2300      	movs	r3, #0
}
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	3714      	adds	r7, #20
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efe:	4770      	bx	lr
 8002f00:	20000010 	.word	0x20000010
 8002f04:	431bde83 	.word	0x431bde83
 8002f08:	40012300 	.word	0x40012300
 8002f0c:	40012000 	.word	0x40012000

08002f10 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002f10:	b480      	push	{r7}
 8002f12:	b083      	sub	sp, #12
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f1e:	2b01      	cmp	r3, #1
 8002f20:	d101      	bne.n	8002f26 <HAL_ADC_Stop+0x16>
 8002f22:	2302      	movs	r3, #2
 8002f24:	e021      	b.n	8002f6a <HAL_ADC_Stop+0x5a>
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	2201      	movs	r2, #1
 8002f2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	689a      	ldr	r2, [r3, #8]
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f022 0201 	bic.w	r2, r2, #1
 8002f3c:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	689b      	ldr	r3, [r3, #8]
 8002f44:	f003 0301 	and.w	r3, r3, #1
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d109      	bne.n	8002f60 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f50:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002f54:	f023 0301 	bic.w	r3, r3, #1
 8002f58:	f043 0201 	orr.w	r2, r3, #1
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	2200      	movs	r2, #0
 8002f64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002f68:	2300      	movs	r3, #0
}
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	370c      	adds	r7, #12
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f74:	4770      	bx	lr

08002f76 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002f76:	b580      	push	{r7, lr}
 8002f78:	b084      	sub	sp, #16
 8002f7a:	af00      	add	r7, sp, #0
 8002f7c:	6078      	str	r0, [r7, #4]
 8002f7e:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002f80:	2300      	movs	r3, #0
 8002f82:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	689b      	ldr	r3, [r3, #8]
 8002f8a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f8e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f92:	d113      	bne.n	8002fbc <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	689b      	ldr	r3, [r3, #8]
 8002f9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002f9e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002fa2:	d10b      	bne.n	8002fbc <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fa8:	f043 0220 	orr.w	r2, r3, #32
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8002fb8:	2301      	movs	r3, #1
 8002fba:	e05c      	b.n	8003076 <HAL_ADC_PollForConversion+0x100>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8002fbc:	f7ff fe90 	bl	8002ce0 <HAL_GetTick>
 8002fc0:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002fc2:	e01a      	b.n	8002ffa <HAL_ADC_PollForConversion+0x84>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002fca:	d016      	beq.n	8002ffa <HAL_ADC_PollForConversion+0x84>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002fcc:	683b      	ldr	r3, [r7, #0]
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d007      	beq.n	8002fe2 <HAL_ADC_PollForConversion+0x6c>
 8002fd2:	f7ff fe85 	bl	8002ce0 <HAL_GetTick>
 8002fd6:	4602      	mov	r2, r0
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	1ad3      	subs	r3, r2, r3
 8002fdc:	683a      	ldr	r2, [r7, #0]
 8002fde:	429a      	cmp	r2, r3
 8002fe0:	d20b      	bcs.n	8002ffa <HAL_ADC_PollForConversion+0x84>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fe6:	f043 0204 	orr.w	r2, r3, #4
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 8002ff6:	2303      	movs	r3, #3
 8002ff8:	e03d      	b.n	8003076 <HAL_ADC_PollForConversion+0x100>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f003 0302 	and.w	r3, r3, #2
 8003004:	2b02      	cmp	r3, #2
 8003006:	d1dd      	bne.n	8002fc4 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f06f 0212 	mvn.w	r2, #18
 8003010:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003016:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	689b      	ldr	r3, [r3, #8]
 8003024:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003028:	2b00      	cmp	r3, #0
 800302a:	d123      	bne.n	8003074 <HAL_ADC_PollForConversion+0xfe>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003030:	2b00      	cmp	r3, #0
 8003032:	d11f      	bne.n	8003074 <HAL_ADC_PollForConversion+0xfe>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800303a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800303e:	2b00      	cmp	r3, #0
 8003040:	d006      	beq.n	8003050 <HAL_ADC_PollForConversion+0xda>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	689b      	ldr	r3, [r3, #8]
 8003048:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800304c:	2b00      	cmp	r3, #0
 800304e:	d111      	bne.n	8003074 <HAL_ADC_PollForConversion+0xfe>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003054:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003060:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003064:	2b00      	cmp	r3, #0
 8003066:	d105      	bne.n	8003074 <HAL_ADC_PollForConversion+0xfe>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800306c:	f043 0201 	orr.w	r2, r3, #1
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8003074:	2300      	movs	r3, #0
}
 8003076:	4618      	mov	r0, r3
 8003078:	3710      	adds	r7, #16
 800307a:	46bd      	mov	sp, r7
 800307c:	bd80      	pop	{r7, pc}

0800307e <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 800307e:	b480      	push	{r7}
 8003080:	b083      	sub	sp, #12
 8003082:	af00      	add	r7, sp, #0
 8003084:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800308c:	4618      	mov	r0, r3
 800308e:	370c      	adds	r7, #12
 8003090:	46bd      	mov	sp, r7
 8003092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003096:	4770      	bx	lr

08003098 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003098:	b480      	push	{r7}
 800309a:	b085      	sub	sp, #20
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
 80030a0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80030a2:	2300      	movs	r3, #0
 80030a4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80030ac:	2b01      	cmp	r3, #1
 80030ae:	d101      	bne.n	80030b4 <HAL_ADC_ConfigChannel+0x1c>
 80030b0:	2302      	movs	r3, #2
 80030b2:	e105      	b.n	80032c0 <HAL_ADC_ConfigChannel+0x228>
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	2201      	movs	r2, #1
 80030b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	2b09      	cmp	r3, #9
 80030c2:	d925      	bls.n	8003110 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	68d9      	ldr	r1, [r3, #12]
 80030ca:	683b      	ldr	r3, [r7, #0]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	b29b      	uxth	r3, r3
 80030d0:	461a      	mov	r2, r3
 80030d2:	4613      	mov	r3, r2
 80030d4:	005b      	lsls	r3, r3, #1
 80030d6:	4413      	add	r3, r2
 80030d8:	3b1e      	subs	r3, #30
 80030da:	2207      	movs	r2, #7
 80030dc:	fa02 f303 	lsl.w	r3, r2, r3
 80030e0:	43da      	mvns	r2, r3
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	400a      	ands	r2, r1
 80030e8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	68d9      	ldr	r1, [r3, #12]
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	689a      	ldr	r2, [r3, #8]
 80030f4:	683b      	ldr	r3, [r7, #0]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	b29b      	uxth	r3, r3
 80030fa:	4618      	mov	r0, r3
 80030fc:	4603      	mov	r3, r0
 80030fe:	005b      	lsls	r3, r3, #1
 8003100:	4403      	add	r3, r0
 8003102:	3b1e      	subs	r3, #30
 8003104:	409a      	lsls	r2, r3
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	430a      	orrs	r2, r1
 800310c:	60da      	str	r2, [r3, #12]
 800310e:	e022      	b.n	8003156 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	6919      	ldr	r1, [r3, #16]
 8003116:	683b      	ldr	r3, [r7, #0]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	b29b      	uxth	r3, r3
 800311c:	461a      	mov	r2, r3
 800311e:	4613      	mov	r3, r2
 8003120:	005b      	lsls	r3, r3, #1
 8003122:	4413      	add	r3, r2
 8003124:	2207      	movs	r2, #7
 8003126:	fa02 f303 	lsl.w	r3, r2, r3
 800312a:	43da      	mvns	r2, r3
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	400a      	ands	r2, r1
 8003132:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	6919      	ldr	r1, [r3, #16]
 800313a:	683b      	ldr	r3, [r7, #0]
 800313c:	689a      	ldr	r2, [r3, #8]
 800313e:	683b      	ldr	r3, [r7, #0]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	b29b      	uxth	r3, r3
 8003144:	4618      	mov	r0, r3
 8003146:	4603      	mov	r3, r0
 8003148:	005b      	lsls	r3, r3, #1
 800314a:	4403      	add	r3, r0
 800314c:	409a      	lsls	r2, r3
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	430a      	orrs	r2, r1
 8003154:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003156:	683b      	ldr	r3, [r7, #0]
 8003158:	685b      	ldr	r3, [r3, #4]
 800315a:	2b06      	cmp	r3, #6
 800315c:	d824      	bhi.n	80031a8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003164:	683b      	ldr	r3, [r7, #0]
 8003166:	685a      	ldr	r2, [r3, #4]
 8003168:	4613      	mov	r3, r2
 800316a:	009b      	lsls	r3, r3, #2
 800316c:	4413      	add	r3, r2
 800316e:	3b05      	subs	r3, #5
 8003170:	221f      	movs	r2, #31
 8003172:	fa02 f303 	lsl.w	r3, r2, r3
 8003176:	43da      	mvns	r2, r3
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	400a      	ands	r2, r1
 800317e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003186:	683b      	ldr	r3, [r7, #0]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	b29b      	uxth	r3, r3
 800318c:	4618      	mov	r0, r3
 800318e:	683b      	ldr	r3, [r7, #0]
 8003190:	685a      	ldr	r2, [r3, #4]
 8003192:	4613      	mov	r3, r2
 8003194:	009b      	lsls	r3, r3, #2
 8003196:	4413      	add	r3, r2
 8003198:	3b05      	subs	r3, #5
 800319a:	fa00 f203 	lsl.w	r2, r0, r3
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	430a      	orrs	r2, r1
 80031a4:	635a      	str	r2, [r3, #52]	; 0x34
 80031a6:	e04c      	b.n	8003242 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80031a8:	683b      	ldr	r3, [r7, #0]
 80031aa:	685b      	ldr	r3, [r3, #4]
 80031ac:	2b0c      	cmp	r3, #12
 80031ae:	d824      	bhi.n	80031fa <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80031b6:	683b      	ldr	r3, [r7, #0]
 80031b8:	685a      	ldr	r2, [r3, #4]
 80031ba:	4613      	mov	r3, r2
 80031bc:	009b      	lsls	r3, r3, #2
 80031be:	4413      	add	r3, r2
 80031c0:	3b23      	subs	r3, #35	; 0x23
 80031c2:	221f      	movs	r2, #31
 80031c4:	fa02 f303 	lsl.w	r3, r2, r3
 80031c8:	43da      	mvns	r2, r3
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	400a      	ands	r2, r1
 80031d0:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	b29b      	uxth	r3, r3
 80031de:	4618      	mov	r0, r3
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	685a      	ldr	r2, [r3, #4]
 80031e4:	4613      	mov	r3, r2
 80031e6:	009b      	lsls	r3, r3, #2
 80031e8:	4413      	add	r3, r2
 80031ea:	3b23      	subs	r3, #35	; 0x23
 80031ec:	fa00 f203 	lsl.w	r2, r0, r3
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	430a      	orrs	r2, r1
 80031f6:	631a      	str	r2, [r3, #48]	; 0x30
 80031f8:	e023      	b.n	8003242 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003200:	683b      	ldr	r3, [r7, #0]
 8003202:	685a      	ldr	r2, [r3, #4]
 8003204:	4613      	mov	r3, r2
 8003206:	009b      	lsls	r3, r3, #2
 8003208:	4413      	add	r3, r2
 800320a:	3b41      	subs	r3, #65	; 0x41
 800320c:	221f      	movs	r2, #31
 800320e:	fa02 f303 	lsl.w	r3, r2, r3
 8003212:	43da      	mvns	r2, r3
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	400a      	ands	r2, r1
 800321a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	b29b      	uxth	r3, r3
 8003228:	4618      	mov	r0, r3
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	685a      	ldr	r2, [r3, #4]
 800322e:	4613      	mov	r3, r2
 8003230:	009b      	lsls	r3, r3, #2
 8003232:	4413      	add	r3, r2
 8003234:	3b41      	subs	r3, #65	; 0x41
 8003236:	fa00 f203 	lsl.w	r2, r0, r3
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	430a      	orrs	r2, r1
 8003240:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003242:	4b22      	ldr	r3, [pc, #136]	; (80032cc <HAL_ADC_ConfigChannel+0x234>)
 8003244:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	4a21      	ldr	r2, [pc, #132]	; (80032d0 <HAL_ADC_ConfigChannel+0x238>)
 800324c:	4293      	cmp	r3, r2
 800324e:	d109      	bne.n	8003264 <HAL_ADC_ConfigChannel+0x1cc>
 8003250:	683b      	ldr	r3, [r7, #0]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	2b12      	cmp	r3, #18
 8003256:	d105      	bne.n	8003264 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	685b      	ldr	r3, [r3, #4]
 800325c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	4a19      	ldr	r2, [pc, #100]	; (80032d0 <HAL_ADC_ConfigChannel+0x238>)
 800326a:	4293      	cmp	r3, r2
 800326c:	d123      	bne.n	80032b6 <HAL_ADC_ConfigChannel+0x21e>
 800326e:	683b      	ldr	r3, [r7, #0]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	2b10      	cmp	r3, #16
 8003274:	d003      	beq.n	800327e <HAL_ADC_ConfigChannel+0x1e6>
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	2b11      	cmp	r3, #17
 800327c:	d11b      	bne.n	80032b6 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	685b      	ldr	r3, [r3, #4]
 8003282:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	2b10      	cmp	r3, #16
 8003290:	d111      	bne.n	80032b6 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003292:	4b10      	ldr	r3, [pc, #64]	; (80032d4 <HAL_ADC_ConfigChannel+0x23c>)
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	4a10      	ldr	r2, [pc, #64]	; (80032d8 <HAL_ADC_ConfigChannel+0x240>)
 8003298:	fba2 2303 	umull	r2, r3, r2, r3
 800329c:	0c9a      	lsrs	r2, r3, #18
 800329e:	4613      	mov	r3, r2
 80032a0:	009b      	lsls	r3, r3, #2
 80032a2:	4413      	add	r3, r2
 80032a4:	005b      	lsls	r3, r3, #1
 80032a6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80032a8:	e002      	b.n	80032b0 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80032aa:	68bb      	ldr	r3, [r7, #8]
 80032ac:	3b01      	subs	r3, #1
 80032ae:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80032b0:	68bb      	ldr	r3, [r7, #8]
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d1f9      	bne.n	80032aa <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	2200      	movs	r2, #0
 80032ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80032be:	2300      	movs	r3, #0
}
 80032c0:	4618      	mov	r0, r3
 80032c2:	3714      	adds	r7, #20
 80032c4:	46bd      	mov	sp, r7
 80032c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ca:	4770      	bx	lr
 80032cc:	40012300 	.word	0x40012300
 80032d0:	40012000 	.word	0x40012000
 80032d4:	20000010 	.word	0x20000010
 80032d8:	431bde83 	.word	0x431bde83

080032dc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80032dc:	b480      	push	{r7}
 80032de:	b085      	sub	sp, #20
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80032e4:	4b79      	ldr	r3, [pc, #484]	; (80034cc <ADC_Init+0x1f0>)
 80032e6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	685b      	ldr	r3, [r3, #4]
 80032ec:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	685a      	ldr	r2, [r3, #4]
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	685b      	ldr	r3, [r3, #4]
 80032fc:	431a      	orrs	r2, r3
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	685a      	ldr	r2, [r3, #4]
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003310:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	6859      	ldr	r1, [r3, #4]
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	691b      	ldr	r3, [r3, #16]
 800331c:	021a      	lsls	r2, r3, #8
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	430a      	orrs	r2, r1
 8003324:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	685a      	ldr	r2, [r3, #4]
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003334:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	6859      	ldr	r1, [r3, #4]
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	689a      	ldr	r2, [r3, #8]
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	430a      	orrs	r2, r1
 8003346:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	689a      	ldr	r2, [r3, #8]
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003356:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	6899      	ldr	r1, [r3, #8]
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	68da      	ldr	r2, [r3, #12]
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	430a      	orrs	r2, r1
 8003368:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800336e:	4a58      	ldr	r2, [pc, #352]	; (80034d0 <ADC_Init+0x1f4>)
 8003370:	4293      	cmp	r3, r2
 8003372:	d022      	beq.n	80033ba <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	689a      	ldr	r2, [r3, #8]
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003382:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	6899      	ldr	r1, [r3, #8]
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	430a      	orrs	r2, r1
 8003394:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	689a      	ldr	r2, [r3, #8]
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80033a4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	6899      	ldr	r1, [r3, #8]
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	430a      	orrs	r2, r1
 80033b6:	609a      	str	r2, [r3, #8]
 80033b8:	e00f      	b.n	80033da <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	689a      	ldr	r2, [r3, #8]
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80033c8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	689a      	ldr	r2, [r3, #8]
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80033d8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	689a      	ldr	r2, [r3, #8]
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f022 0202 	bic.w	r2, r2, #2
 80033e8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	6899      	ldr	r1, [r3, #8]
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	7e1b      	ldrb	r3, [r3, #24]
 80033f4:	005a      	lsls	r2, r3, #1
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	430a      	orrs	r2, r1
 80033fc:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003404:	2b00      	cmp	r3, #0
 8003406:	d01b      	beq.n	8003440 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	685a      	ldr	r2, [r3, #4]
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003416:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	685a      	ldr	r2, [r3, #4]
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003426:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	6859      	ldr	r1, [r3, #4]
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003432:	3b01      	subs	r3, #1
 8003434:	035a      	lsls	r2, r3, #13
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	430a      	orrs	r2, r1
 800343c:	605a      	str	r2, [r3, #4]
 800343e:	e007      	b.n	8003450 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	685a      	ldr	r2, [r3, #4]
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800344e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800345e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	69db      	ldr	r3, [r3, #28]
 800346a:	3b01      	subs	r3, #1
 800346c:	051a      	lsls	r2, r3, #20
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	430a      	orrs	r2, r1
 8003474:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	689a      	ldr	r2, [r3, #8]
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003484:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	6899      	ldr	r1, [r3, #8]
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003492:	025a      	lsls	r2, r3, #9
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	430a      	orrs	r2, r1
 800349a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	689a      	ldr	r2, [r3, #8]
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80034aa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	6899      	ldr	r1, [r3, #8]
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	695b      	ldr	r3, [r3, #20]
 80034b6:	029a      	lsls	r2, r3, #10
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	430a      	orrs	r2, r1
 80034be:	609a      	str	r2, [r3, #8]
}
 80034c0:	bf00      	nop
 80034c2:	3714      	adds	r7, #20
 80034c4:	46bd      	mov	sp, r7
 80034c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ca:	4770      	bx	lr
 80034cc:	40012300 	.word	0x40012300
 80034d0:	0f000001 	.word	0x0f000001

080034d4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80034d4:	b480      	push	{r7}
 80034d6:	b085      	sub	sp, #20
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	f003 0307 	and.w	r3, r3, #7
 80034e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80034e4:	4b0c      	ldr	r3, [pc, #48]	; (8003518 <__NVIC_SetPriorityGrouping+0x44>)
 80034e6:	68db      	ldr	r3, [r3, #12]
 80034e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80034ea:	68ba      	ldr	r2, [r7, #8]
 80034ec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80034f0:	4013      	ands	r3, r2
 80034f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80034f8:	68bb      	ldr	r3, [r7, #8]
 80034fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80034fc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003500:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003504:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003506:	4a04      	ldr	r2, [pc, #16]	; (8003518 <__NVIC_SetPriorityGrouping+0x44>)
 8003508:	68bb      	ldr	r3, [r7, #8]
 800350a:	60d3      	str	r3, [r2, #12]
}
 800350c:	bf00      	nop
 800350e:	3714      	adds	r7, #20
 8003510:	46bd      	mov	sp, r7
 8003512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003516:	4770      	bx	lr
 8003518:	e000ed00 	.word	0xe000ed00

0800351c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800351c:	b480      	push	{r7}
 800351e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003520:	4b04      	ldr	r3, [pc, #16]	; (8003534 <__NVIC_GetPriorityGrouping+0x18>)
 8003522:	68db      	ldr	r3, [r3, #12]
 8003524:	0a1b      	lsrs	r3, r3, #8
 8003526:	f003 0307 	and.w	r3, r3, #7
}
 800352a:	4618      	mov	r0, r3
 800352c:	46bd      	mov	sp, r7
 800352e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003532:	4770      	bx	lr
 8003534:	e000ed00 	.word	0xe000ed00

08003538 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003538:	b480      	push	{r7}
 800353a:	b083      	sub	sp, #12
 800353c:	af00      	add	r7, sp, #0
 800353e:	4603      	mov	r3, r0
 8003540:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003542:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003546:	2b00      	cmp	r3, #0
 8003548:	db0b      	blt.n	8003562 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800354a:	79fb      	ldrb	r3, [r7, #7]
 800354c:	f003 021f 	and.w	r2, r3, #31
 8003550:	4907      	ldr	r1, [pc, #28]	; (8003570 <__NVIC_EnableIRQ+0x38>)
 8003552:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003556:	095b      	lsrs	r3, r3, #5
 8003558:	2001      	movs	r0, #1
 800355a:	fa00 f202 	lsl.w	r2, r0, r2
 800355e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003562:	bf00      	nop
 8003564:	370c      	adds	r7, #12
 8003566:	46bd      	mov	sp, r7
 8003568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800356c:	4770      	bx	lr
 800356e:	bf00      	nop
 8003570:	e000e100 	.word	0xe000e100

08003574 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003574:	b480      	push	{r7}
 8003576:	b083      	sub	sp, #12
 8003578:	af00      	add	r7, sp, #0
 800357a:	4603      	mov	r3, r0
 800357c:	6039      	str	r1, [r7, #0]
 800357e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003580:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003584:	2b00      	cmp	r3, #0
 8003586:	db0a      	blt.n	800359e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	b2da      	uxtb	r2, r3
 800358c:	490c      	ldr	r1, [pc, #48]	; (80035c0 <__NVIC_SetPriority+0x4c>)
 800358e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003592:	0112      	lsls	r2, r2, #4
 8003594:	b2d2      	uxtb	r2, r2
 8003596:	440b      	add	r3, r1
 8003598:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800359c:	e00a      	b.n	80035b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800359e:	683b      	ldr	r3, [r7, #0]
 80035a0:	b2da      	uxtb	r2, r3
 80035a2:	4908      	ldr	r1, [pc, #32]	; (80035c4 <__NVIC_SetPriority+0x50>)
 80035a4:	79fb      	ldrb	r3, [r7, #7]
 80035a6:	f003 030f 	and.w	r3, r3, #15
 80035aa:	3b04      	subs	r3, #4
 80035ac:	0112      	lsls	r2, r2, #4
 80035ae:	b2d2      	uxtb	r2, r2
 80035b0:	440b      	add	r3, r1
 80035b2:	761a      	strb	r2, [r3, #24]
}
 80035b4:	bf00      	nop
 80035b6:	370c      	adds	r7, #12
 80035b8:	46bd      	mov	sp, r7
 80035ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035be:	4770      	bx	lr
 80035c0:	e000e100 	.word	0xe000e100
 80035c4:	e000ed00 	.word	0xe000ed00

080035c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80035c8:	b480      	push	{r7}
 80035ca:	b089      	sub	sp, #36	; 0x24
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	60f8      	str	r0, [r7, #12]
 80035d0:	60b9      	str	r1, [r7, #8]
 80035d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	f003 0307 	and.w	r3, r3, #7
 80035da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80035dc:	69fb      	ldr	r3, [r7, #28]
 80035de:	f1c3 0307 	rsb	r3, r3, #7
 80035e2:	2b04      	cmp	r3, #4
 80035e4:	bf28      	it	cs
 80035e6:	2304      	movcs	r3, #4
 80035e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80035ea:	69fb      	ldr	r3, [r7, #28]
 80035ec:	3304      	adds	r3, #4
 80035ee:	2b06      	cmp	r3, #6
 80035f0:	d902      	bls.n	80035f8 <NVIC_EncodePriority+0x30>
 80035f2:	69fb      	ldr	r3, [r7, #28]
 80035f4:	3b03      	subs	r3, #3
 80035f6:	e000      	b.n	80035fa <NVIC_EncodePriority+0x32>
 80035f8:	2300      	movs	r3, #0
 80035fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80035fc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003600:	69bb      	ldr	r3, [r7, #24]
 8003602:	fa02 f303 	lsl.w	r3, r2, r3
 8003606:	43da      	mvns	r2, r3
 8003608:	68bb      	ldr	r3, [r7, #8]
 800360a:	401a      	ands	r2, r3
 800360c:	697b      	ldr	r3, [r7, #20]
 800360e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003610:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003614:	697b      	ldr	r3, [r7, #20]
 8003616:	fa01 f303 	lsl.w	r3, r1, r3
 800361a:	43d9      	mvns	r1, r3
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003620:	4313      	orrs	r3, r2
         );
}
 8003622:	4618      	mov	r0, r3
 8003624:	3724      	adds	r7, #36	; 0x24
 8003626:	46bd      	mov	sp, r7
 8003628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362c:	4770      	bx	lr
	...

08003630 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003630:	b580      	push	{r7, lr}
 8003632:	b082      	sub	sp, #8
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	3b01      	subs	r3, #1
 800363c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003640:	d301      	bcc.n	8003646 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003642:	2301      	movs	r3, #1
 8003644:	e00f      	b.n	8003666 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003646:	4a0a      	ldr	r2, [pc, #40]	; (8003670 <SysTick_Config+0x40>)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	3b01      	subs	r3, #1
 800364c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800364e:	210f      	movs	r1, #15
 8003650:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003654:	f7ff ff8e 	bl	8003574 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003658:	4b05      	ldr	r3, [pc, #20]	; (8003670 <SysTick_Config+0x40>)
 800365a:	2200      	movs	r2, #0
 800365c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800365e:	4b04      	ldr	r3, [pc, #16]	; (8003670 <SysTick_Config+0x40>)
 8003660:	2207      	movs	r2, #7
 8003662:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003664:	2300      	movs	r3, #0
}
 8003666:	4618      	mov	r0, r3
 8003668:	3708      	adds	r7, #8
 800366a:	46bd      	mov	sp, r7
 800366c:	bd80      	pop	{r7, pc}
 800366e:	bf00      	nop
 8003670:	e000e010 	.word	0xe000e010

08003674 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	b082      	sub	sp, #8
 8003678:	af00      	add	r7, sp, #0
 800367a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800367c:	6878      	ldr	r0, [r7, #4]
 800367e:	f7ff ff29 	bl	80034d4 <__NVIC_SetPriorityGrouping>
}
 8003682:	bf00      	nop
 8003684:	3708      	adds	r7, #8
 8003686:	46bd      	mov	sp, r7
 8003688:	bd80      	pop	{r7, pc}

0800368a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800368a:	b580      	push	{r7, lr}
 800368c:	b086      	sub	sp, #24
 800368e:	af00      	add	r7, sp, #0
 8003690:	4603      	mov	r3, r0
 8003692:	60b9      	str	r1, [r7, #8]
 8003694:	607a      	str	r2, [r7, #4]
 8003696:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003698:	2300      	movs	r3, #0
 800369a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800369c:	f7ff ff3e 	bl	800351c <__NVIC_GetPriorityGrouping>
 80036a0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80036a2:	687a      	ldr	r2, [r7, #4]
 80036a4:	68b9      	ldr	r1, [r7, #8]
 80036a6:	6978      	ldr	r0, [r7, #20]
 80036a8:	f7ff ff8e 	bl	80035c8 <NVIC_EncodePriority>
 80036ac:	4602      	mov	r2, r0
 80036ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80036b2:	4611      	mov	r1, r2
 80036b4:	4618      	mov	r0, r3
 80036b6:	f7ff ff5d 	bl	8003574 <__NVIC_SetPriority>
}
 80036ba:	bf00      	nop
 80036bc:	3718      	adds	r7, #24
 80036be:	46bd      	mov	sp, r7
 80036c0:	bd80      	pop	{r7, pc}

080036c2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036c2:	b580      	push	{r7, lr}
 80036c4:	b082      	sub	sp, #8
 80036c6:	af00      	add	r7, sp, #0
 80036c8:	4603      	mov	r3, r0
 80036ca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80036cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036d0:	4618      	mov	r0, r3
 80036d2:	f7ff ff31 	bl	8003538 <__NVIC_EnableIRQ>
}
 80036d6:	bf00      	nop
 80036d8:	3708      	adds	r7, #8
 80036da:	46bd      	mov	sp, r7
 80036dc:	bd80      	pop	{r7, pc}

080036de <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80036de:	b580      	push	{r7, lr}
 80036e0:	b082      	sub	sp, #8
 80036e2:	af00      	add	r7, sp, #0
 80036e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80036e6:	6878      	ldr	r0, [r7, #4]
 80036e8:	f7ff ffa2 	bl	8003630 <SysTick_Config>
 80036ec:	4603      	mov	r3, r0
}
 80036ee:	4618      	mov	r0, r3
 80036f0:	3708      	adds	r7, #8
 80036f2:	46bd      	mov	sp, r7
 80036f4:	bd80      	pop	{r7, pc}
	...

080036f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80036f8:	b480      	push	{r7}
 80036fa:	b089      	sub	sp, #36	; 0x24
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]
 8003700:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003702:	2300      	movs	r3, #0
 8003704:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003706:	2300      	movs	r3, #0
 8003708:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800370a:	2300      	movs	r3, #0
 800370c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800370e:	2300      	movs	r3, #0
 8003710:	61fb      	str	r3, [r7, #28]
 8003712:	e159      	b.n	80039c8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003714:	2201      	movs	r2, #1
 8003716:	69fb      	ldr	r3, [r7, #28]
 8003718:	fa02 f303 	lsl.w	r3, r2, r3
 800371c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800371e:	683b      	ldr	r3, [r7, #0]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	697a      	ldr	r2, [r7, #20]
 8003724:	4013      	ands	r3, r2
 8003726:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003728:	693a      	ldr	r2, [r7, #16]
 800372a:	697b      	ldr	r3, [r7, #20]
 800372c:	429a      	cmp	r2, r3
 800372e:	f040 8148 	bne.w	80039c2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003732:	683b      	ldr	r3, [r7, #0]
 8003734:	685b      	ldr	r3, [r3, #4]
 8003736:	2b01      	cmp	r3, #1
 8003738:	d00b      	beq.n	8003752 <HAL_GPIO_Init+0x5a>
 800373a:	683b      	ldr	r3, [r7, #0]
 800373c:	685b      	ldr	r3, [r3, #4]
 800373e:	2b02      	cmp	r3, #2
 8003740:	d007      	beq.n	8003752 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003742:	683b      	ldr	r3, [r7, #0]
 8003744:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003746:	2b11      	cmp	r3, #17
 8003748:	d003      	beq.n	8003752 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800374a:	683b      	ldr	r3, [r7, #0]
 800374c:	685b      	ldr	r3, [r3, #4]
 800374e:	2b12      	cmp	r3, #18
 8003750:	d130      	bne.n	80037b4 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	689b      	ldr	r3, [r3, #8]
 8003756:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003758:	69fb      	ldr	r3, [r7, #28]
 800375a:	005b      	lsls	r3, r3, #1
 800375c:	2203      	movs	r2, #3
 800375e:	fa02 f303 	lsl.w	r3, r2, r3
 8003762:	43db      	mvns	r3, r3
 8003764:	69ba      	ldr	r2, [r7, #24]
 8003766:	4013      	ands	r3, r2
 8003768:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800376a:	683b      	ldr	r3, [r7, #0]
 800376c:	68da      	ldr	r2, [r3, #12]
 800376e:	69fb      	ldr	r3, [r7, #28]
 8003770:	005b      	lsls	r3, r3, #1
 8003772:	fa02 f303 	lsl.w	r3, r2, r3
 8003776:	69ba      	ldr	r2, [r7, #24]
 8003778:	4313      	orrs	r3, r2
 800377a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	69ba      	ldr	r2, [r7, #24]
 8003780:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	685b      	ldr	r3, [r3, #4]
 8003786:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003788:	2201      	movs	r2, #1
 800378a:	69fb      	ldr	r3, [r7, #28]
 800378c:	fa02 f303 	lsl.w	r3, r2, r3
 8003790:	43db      	mvns	r3, r3
 8003792:	69ba      	ldr	r2, [r7, #24]
 8003794:	4013      	ands	r3, r2
 8003796:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003798:	683b      	ldr	r3, [r7, #0]
 800379a:	685b      	ldr	r3, [r3, #4]
 800379c:	091b      	lsrs	r3, r3, #4
 800379e:	f003 0201 	and.w	r2, r3, #1
 80037a2:	69fb      	ldr	r3, [r7, #28]
 80037a4:	fa02 f303 	lsl.w	r3, r2, r3
 80037a8:	69ba      	ldr	r2, [r7, #24]
 80037aa:	4313      	orrs	r3, r2
 80037ac:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	69ba      	ldr	r2, [r7, #24]
 80037b2:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	68db      	ldr	r3, [r3, #12]
 80037b8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80037ba:	69fb      	ldr	r3, [r7, #28]
 80037bc:	005b      	lsls	r3, r3, #1
 80037be:	2203      	movs	r2, #3
 80037c0:	fa02 f303 	lsl.w	r3, r2, r3
 80037c4:	43db      	mvns	r3, r3
 80037c6:	69ba      	ldr	r2, [r7, #24]
 80037c8:	4013      	ands	r3, r2
 80037ca:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80037cc:	683b      	ldr	r3, [r7, #0]
 80037ce:	689a      	ldr	r2, [r3, #8]
 80037d0:	69fb      	ldr	r3, [r7, #28]
 80037d2:	005b      	lsls	r3, r3, #1
 80037d4:	fa02 f303 	lsl.w	r3, r2, r3
 80037d8:	69ba      	ldr	r2, [r7, #24]
 80037da:	4313      	orrs	r3, r2
 80037dc:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	69ba      	ldr	r2, [r7, #24]
 80037e2:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80037e4:	683b      	ldr	r3, [r7, #0]
 80037e6:	685b      	ldr	r3, [r3, #4]
 80037e8:	2b02      	cmp	r3, #2
 80037ea:	d003      	beq.n	80037f4 <HAL_GPIO_Init+0xfc>
 80037ec:	683b      	ldr	r3, [r7, #0]
 80037ee:	685b      	ldr	r3, [r3, #4]
 80037f0:	2b12      	cmp	r3, #18
 80037f2:	d123      	bne.n	800383c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80037f4:	69fb      	ldr	r3, [r7, #28]
 80037f6:	08da      	lsrs	r2, r3, #3
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	3208      	adds	r2, #8
 80037fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003800:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003802:	69fb      	ldr	r3, [r7, #28]
 8003804:	f003 0307 	and.w	r3, r3, #7
 8003808:	009b      	lsls	r3, r3, #2
 800380a:	220f      	movs	r2, #15
 800380c:	fa02 f303 	lsl.w	r3, r2, r3
 8003810:	43db      	mvns	r3, r3
 8003812:	69ba      	ldr	r2, [r7, #24]
 8003814:	4013      	ands	r3, r2
 8003816:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003818:	683b      	ldr	r3, [r7, #0]
 800381a:	691a      	ldr	r2, [r3, #16]
 800381c:	69fb      	ldr	r3, [r7, #28]
 800381e:	f003 0307 	and.w	r3, r3, #7
 8003822:	009b      	lsls	r3, r3, #2
 8003824:	fa02 f303 	lsl.w	r3, r2, r3
 8003828:	69ba      	ldr	r2, [r7, #24]
 800382a:	4313      	orrs	r3, r2
 800382c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800382e:	69fb      	ldr	r3, [r7, #28]
 8003830:	08da      	lsrs	r2, r3, #3
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	3208      	adds	r2, #8
 8003836:	69b9      	ldr	r1, [r7, #24]
 8003838:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003842:	69fb      	ldr	r3, [r7, #28]
 8003844:	005b      	lsls	r3, r3, #1
 8003846:	2203      	movs	r2, #3
 8003848:	fa02 f303 	lsl.w	r3, r2, r3
 800384c:	43db      	mvns	r3, r3
 800384e:	69ba      	ldr	r2, [r7, #24]
 8003850:	4013      	ands	r3, r2
 8003852:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003854:	683b      	ldr	r3, [r7, #0]
 8003856:	685b      	ldr	r3, [r3, #4]
 8003858:	f003 0203 	and.w	r2, r3, #3
 800385c:	69fb      	ldr	r3, [r7, #28]
 800385e:	005b      	lsls	r3, r3, #1
 8003860:	fa02 f303 	lsl.w	r3, r2, r3
 8003864:	69ba      	ldr	r2, [r7, #24]
 8003866:	4313      	orrs	r3, r2
 8003868:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	69ba      	ldr	r2, [r7, #24]
 800386e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003870:	683b      	ldr	r3, [r7, #0]
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003878:	2b00      	cmp	r3, #0
 800387a:	f000 80a2 	beq.w	80039c2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800387e:	2300      	movs	r3, #0
 8003880:	60fb      	str	r3, [r7, #12]
 8003882:	4b56      	ldr	r3, [pc, #344]	; (80039dc <HAL_GPIO_Init+0x2e4>)
 8003884:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003886:	4a55      	ldr	r2, [pc, #340]	; (80039dc <HAL_GPIO_Init+0x2e4>)
 8003888:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800388c:	6453      	str	r3, [r2, #68]	; 0x44
 800388e:	4b53      	ldr	r3, [pc, #332]	; (80039dc <HAL_GPIO_Init+0x2e4>)
 8003890:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003892:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003896:	60fb      	str	r3, [r7, #12]
 8003898:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800389a:	4a51      	ldr	r2, [pc, #324]	; (80039e0 <HAL_GPIO_Init+0x2e8>)
 800389c:	69fb      	ldr	r3, [r7, #28]
 800389e:	089b      	lsrs	r3, r3, #2
 80038a0:	3302      	adds	r3, #2
 80038a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80038a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80038a8:	69fb      	ldr	r3, [r7, #28]
 80038aa:	f003 0303 	and.w	r3, r3, #3
 80038ae:	009b      	lsls	r3, r3, #2
 80038b0:	220f      	movs	r2, #15
 80038b2:	fa02 f303 	lsl.w	r3, r2, r3
 80038b6:	43db      	mvns	r3, r3
 80038b8:	69ba      	ldr	r2, [r7, #24]
 80038ba:	4013      	ands	r3, r2
 80038bc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	4a48      	ldr	r2, [pc, #288]	; (80039e4 <HAL_GPIO_Init+0x2ec>)
 80038c2:	4293      	cmp	r3, r2
 80038c4:	d019      	beq.n	80038fa <HAL_GPIO_Init+0x202>
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	4a47      	ldr	r2, [pc, #284]	; (80039e8 <HAL_GPIO_Init+0x2f0>)
 80038ca:	4293      	cmp	r3, r2
 80038cc:	d013      	beq.n	80038f6 <HAL_GPIO_Init+0x1fe>
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	4a46      	ldr	r2, [pc, #280]	; (80039ec <HAL_GPIO_Init+0x2f4>)
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d00d      	beq.n	80038f2 <HAL_GPIO_Init+0x1fa>
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	4a45      	ldr	r2, [pc, #276]	; (80039f0 <HAL_GPIO_Init+0x2f8>)
 80038da:	4293      	cmp	r3, r2
 80038dc:	d007      	beq.n	80038ee <HAL_GPIO_Init+0x1f6>
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	4a44      	ldr	r2, [pc, #272]	; (80039f4 <HAL_GPIO_Init+0x2fc>)
 80038e2:	4293      	cmp	r3, r2
 80038e4:	d101      	bne.n	80038ea <HAL_GPIO_Init+0x1f2>
 80038e6:	2304      	movs	r3, #4
 80038e8:	e008      	b.n	80038fc <HAL_GPIO_Init+0x204>
 80038ea:	2307      	movs	r3, #7
 80038ec:	e006      	b.n	80038fc <HAL_GPIO_Init+0x204>
 80038ee:	2303      	movs	r3, #3
 80038f0:	e004      	b.n	80038fc <HAL_GPIO_Init+0x204>
 80038f2:	2302      	movs	r3, #2
 80038f4:	e002      	b.n	80038fc <HAL_GPIO_Init+0x204>
 80038f6:	2301      	movs	r3, #1
 80038f8:	e000      	b.n	80038fc <HAL_GPIO_Init+0x204>
 80038fa:	2300      	movs	r3, #0
 80038fc:	69fa      	ldr	r2, [r7, #28]
 80038fe:	f002 0203 	and.w	r2, r2, #3
 8003902:	0092      	lsls	r2, r2, #2
 8003904:	4093      	lsls	r3, r2
 8003906:	69ba      	ldr	r2, [r7, #24]
 8003908:	4313      	orrs	r3, r2
 800390a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800390c:	4934      	ldr	r1, [pc, #208]	; (80039e0 <HAL_GPIO_Init+0x2e8>)
 800390e:	69fb      	ldr	r3, [r7, #28]
 8003910:	089b      	lsrs	r3, r3, #2
 8003912:	3302      	adds	r3, #2
 8003914:	69ba      	ldr	r2, [r7, #24]
 8003916:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800391a:	4b37      	ldr	r3, [pc, #220]	; (80039f8 <HAL_GPIO_Init+0x300>)
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003920:	693b      	ldr	r3, [r7, #16]
 8003922:	43db      	mvns	r3, r3
 8003924:	69ba      	ldr	r2, [r7, #24]
 8003926:	4013      	ands	r3, r2
 8003928:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	685b      	ldr	r3, [r3, #4]
 800392e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003932:	2b00      	cmp	r3, #0
 8003934:	d003      	beq.n	800393e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003936:	69ba      	ldr	r2, [r7, #24]
 8003938:	693b      	ldr	r3, [r7, #16]
 800393a:	4313      	orrs	r3, r2
 800393c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800393e:	4a2e      	ldr	r2, [pc, #184]	; (80039f8 <HAL_GPIO_Init+0x300>)
 8003940:	69bb      	ldr	r3, [r7, #24]
 8003942:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003944:	4b2c      	ldr	r3, [pc, #176]	; (80039f8 <HAL_GPIO_Init+0x300>)
 8003946:	685b      	ldr	r3, [r3, #4]
 8003948:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800394a:	693b      	ldr	r3, [r7, #16]
 800394c:	43db      	mvns	r3, r3
 800394e:	69ba      	ldr	r2, [r7, #24]
 8003950:	4013      	ands	r3, r2
 8003952:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003954:	683b      	ldr	r3, [r7, #0]
 8003956:	685b      	ldr	r3, [r3, #4]
 8003958:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800395c:	2b00      	cmp	r3, #0
 800395e:	d003      	beq.n	8003968 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003960:	69ba      	ldr	r2, [r7, #24]
 8003962:	693b      	ldr	r3, [r7, #16]
 8003964:	4313      	orrs	r3, r2
 8003966:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003968:	4a23      	ldr	r2, [pc, #140]	; (80039f8 <HAL_GPIO_Init+0x300>)
 800396a:	69bb      	ldr	r3, [r7, #24]
 800396c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800396e:	4b22      	ldr	r3, [pc, #136]	; (80039f8 <HAL_GPIO_Init+0x300>)
 8003970:	689b      	ldr	r3, [r3, #8]
 8003972:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003974:	693b      	ldr	r3, [r7, #16]
 8003976:	43db      	mvns	r3, r3
 8003978:	69ba      	ldr	r2, [r7, #24]
 800397a:	4013      	ands	r3, r2
 800397c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800397e:	683b      	ldr	r3, [r7, #0]
 8003980:	685b      	ldr	r3, [r3, #4]
 8003982:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003986:	2b00      	cmp	r3, #0
 8003988:	d003      	beq.n	8003992 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800398a:	69ba      	ldr	r2, [r7, #24]
 800398c:	693b      	ldr	r3, [r7, #16]
 800398e:	4313      	orrs	r3, r2
 8003990:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003992:	4a19      	ldr	r2, [pc, #100]	; (80039f8 <HAL_GPIO_Init+0x300>)
 8003994:	69bb      	ldr	r3, [r7, #24]
 8003996:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003998:	4b17      	ldr	r3, [pc, #92]	; (80039f8 <HAL_GPIO_Init+0x300>)
 800399a:	68db      	ldr	r3, [r3, #12]
 800399c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800399e:	693b      	ldr	r3, [r7, #16]
 80039a0:	43db      	mvns	r3, r3
 80039a2:	69ba      	ldr	r2, [r7, #24]
 80039a4:	4013      	ands	r3, r2
 80039a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80039a8:	683b      	ldr	r3, [r7, #0]
 80039aa:	685b      	ldr	r3, [r3, #4]
 80039ac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d003      	beq.n	80039bc <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80039b4:	69ba      	ldr	r2, [r7, #24]
 80039b6:	693b      	ldr	r3, [r7, #16]
 80039b8:	4313      	orrs	r3, r2
 80039ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80039bc:	4a0e      	ldr	r2, [pc, #56]	; (80039f8 <HAL_GPIO_Init+0x300>)
 80039be:	69bb      	ldr	r3, [r7, #24]
 80039c0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80039c2:	69fb      	ldr	r3, [r7, #28]
 80039c4:	3301      	adds	r3, #1
 80039c6:	61fb      	str	r3, [r7, #28]
 80039c8:	69fb      	ldr	r3, [r7, #28]
 80039ca:	2b0f      	cmp	r3, #15
 80039cc:	f67f aea2 	bls.w	8003714 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80039d0:	bf00      	nop
 80039d2:	3724      	adds	r7, #36	; 0x24
 80039d4:	46bd      	mov	sp, r7
 80039d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039da:	4770      	bx	lr
 80039dc:	40023800 	.word	0x40023800
 80039e0:	40013800 	.word	0x40013800
 80039e4:	40020000 	.word	0x40020000
 80039e8:	40020400 	.word	0x40020400
 80039ec:	40020800 	.word	0x40020800
 80039f0:	40020c00 	.word	0x40020c00
 80039f4:	40021000 	.word	0x40021000
 80039f8:	40013c00 	.word	0x40013c00

080039fc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80039fc:	b480      	push	{r7}
 80039fe:	b085      	sub	sp, #20
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]
 8003a04:	460b      	mov	r3, r1
 8003a06:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	691a      	ldr	r2, [r3, #16]
 8003a0c:	887b      	ldrh	r3, [r7, #2]
 8003a0e:	4013      	ands	r3, r2
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d002      	beq.n	8003a1a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003a14:	2301      	movs	r3, #1
 8003a16:	73fb      	strb	r3, [r7, #15]
 8003a18:	e001      	b.n	8003a1e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003a1a:	2300      	movs	r3, #0
 8003a1c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003a1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a20:	4618      	mov	r0, r3
 8003a22:	3714      	adds	r7, #20
 8003a24:	46bd      	mov	sp, r7
 8003a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a2a:	4770      	bx	lr

08003a2c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003a2c:	b480      	push	{r7}
 8003a2e:	b083      	sub	sp, #12
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
 8003a34:	460b      	mov	r3, r1
 8003a36:	807b      	strh	r3, [r7, #2]
 8003a38:	4613      	mov	r3, r2
 8003a3a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003a3c:	787b      	ldrb	r3, [r7, #1]
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d003      	beq.n	8003a4a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003a42:	887a      	ldrh	r2, [r7, #2]
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003a48:	e003      	b.n	8003a52 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003a4a:	887b      	ldrh	r3, [r7, #2]
 8003a4c:	041a      	lsls	r2, r3, #16
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	619a      	str	r2, [r3, #24]
}
 8003a52:	bf00      	nop
 8003a54:	370c      	adds	r7, #12
 8003a56:	46bd      	mov	sp, r7
 8003a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5c:	4770      	bx	lr

08003a5e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003a5e:	b480      	push	{r7}
 8003a60:	b083      	sub	sp, #12
 8003a62:	af00      	add	r7, sp, #0
 8003a64:	6078      	str	r0, [r7, #4]
 8003a66:	460b      	mov	r3, r1
 8003a68:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	695a      	ldr	r2, [r3, #20]
 8003a6e:	887b      	ldrh	r3, [r7, #2]
 8003a70:	401a      	ands	r2, r3
 8003a72:	887b      	ldrh	r3, [r7, #2]
 8003a74:	429a      	cmp	r2, r3
 8003a76:	d104      	bne.n	8003a82 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8003a78:	887b      	ldrh	r3, [r7, #2]
 8003a7a:	041a      	lsls	r2, r3, #16
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8003a80:	e002      	b.n	8003a88 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8003a82:	887a      	ldrh	r2, [r7, #2]
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	619a      	str	r2, [r3, #24]
}
 8003a88:	bf00      	nop
 8003a8a:	370c      	adds	r7, #12
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a92:	4770      	bx	lr

08003a94 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b082      	sub	sp, #8
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	4603      	mov	r3, r0
 8003a9c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003a9e:	4b08      	ldr	r3, [pc, #32]	; (8003ac0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003aa0:	695a      	ldr	r2, [r3, #20]
 8003aa2:	88fb      	ldrh	r3, [r7, #6]
 8003aa4:	4013      	ands	r3, r2
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d006      	beq.n	8003ab8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003aaa:	4a05      	ldr	r2, [pc, #20]	; (8003ac0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003aac:	88fb      	ldrh	r3, [r7, #6]
 8003aae:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003ab0:	88fb      	ldrh	r3, [r7, #6]
 8003ab2:	4618      	mov	r0, r3
 8003ab4:	f7fe fbb8 	bl	8002228 <HAL_GPIO_EXTI_Callback>
  }
}
 8003ab8:	bf00      	nop
 8003aba:	3708      	adds	r7, #8
 8003abc:	46bd      	mov	sp, r7
 8003abe:	bd80      	pop	{r7, pc}
 8003ac0:	40013c00 	.word	0x40013c00

08003ac4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	b084      	sub	sp, #16
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d101      	bne.n	8003ad6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	e11f      	b.n	8003d16 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003adc:	b2db      	uxtb	r3, r3
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d106      	bne.n	8003af0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003aea:	6878      	ldr	r0, [r7, #4]
 8003aec:	f7fe ff38 	bl	8002960 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	2224      	movs	r2, #36	; 0x24
 8003af4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	681a      	ldr	r2, [r3, #0]
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f022 0201 	bic.w	r2, r2, #1
 8003b06:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	681a      	ldr	r2, [r3, #0]
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003b16:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	681a      	ldr	r2, [r3, #0]
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003b26:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003b28:	f001 fade 	bl	80050e8 <HAL_RCC_GetPCLK1Freq>
 8003b2c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	685b      	ldr	r3, [r3, #4]
 8003b32:	4a7b      	ldr	r2, [pc, #492]	; (8003d20 <HAL_I2C_Init+0x25c>)
 8003b34:	4293      	cmp	r3, r2
 8003b36:	d807      	bhi.n	8003b48 <HAL_I2C_Init+0x84>
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	4a7a      	ldr	r2, [pc, #488]	; (8003d24 <HAL_I2C_Init+0x260>)
 8003b3c:	4293      	cmp	r3, r2
 8003b3e:	bf94      	ite	ls
 8003b40:	2301      	movls	r3, #1
 8003b42:	2300      	movhi	r3, #0
 8003b44:	b2db      	uxtb	r3, r3
 8003b46:	e006      	b.n	8003b56 <HAL_I2C_Init+0x92>
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	4a77      	ldr	r2, [pc, #476]	; (8003d28 <HAL_I2C_Init+0x264>)
 8003b4c:	4293      	cmp	r3, r2
 8003b4e:	bf94      	ite	ls
 8003b50:	2301      	movls	r3, #1
 8003b52:	2300      	movhi	r3, #0
 8003b54:	b2db      	uxtb	r3, r3
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d001      	beq.n	8003b5e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003b5a:	2301      	movs	r3, #1
 8003b5c:	e0db      	b.n	8003d16 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	4a72      	ldr	r2, [pc, #456]	; (8003d2c <HAL_I2C_Init+0x268>)
 8003b62:	fba2 2303 	umull	r2, r3, r2, r3
 8003b66:	0c9b      	lsrs	r3, r3, #18
 8003b68:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	685b      	ldr	r3, [r3, #4]
 8003b70:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	68ba      	ldr	r2, [r7, #8]
 8003b7a:	430a      	orrs	r2, r1
 8003b7c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	6a1b      	ldr	r3, [r3, #32]
 8003b84:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	685b      	ldr	r3, [r3, #4]
 8003b8c:	4a64      	ldr	r2, [pc, #400]	; (8003d20 <HAL_I2C_Init+0x25c>)
 8003b8e:	4293      	cmp	r3, r2
 8003b90:	d802      	bhi.n	8003b98 <HAL_I2C_Init+0xd4>
 8003b92:	68bb      	ldr	r3, [r7, #8]
 8003b94:	3301      	adds	r3, #1
 8003b96:	e009      	b.n	8003bac <HAL_I2C_Init+0xe8>
 8003b98:	68bb      	ldr	r3, [r7, #8]
 8003b9a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003b9e:	fb02 f303 	mul.w	r3, r2, r3
 8003ba2:	4a63      	ldr	r2, [pc, #396]	; (8003d30 <HAL_I2C_Init+0x26c>)
 8003ba4:	fba2 2303 	umull	r2, r3, r2, r3
 8003ba8:	099b      	lsrs	r3, r3, #6
 8003baa:	3301      	adds	r3, #1
 8003bac:	687a      	ldr	r2, [r7, #4]
 8003bae:	6812      	ldr	r2, [r2, #0]
 8003bb0:	430b      	orrs	r3, r1
 8003bb2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	69db      	ldr	r3, [r3, #28]
 8003bba:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003bbe:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	685b      	ldr	r3, [r3, #4]
 8003bc6:	4956      	ldr	r1, [pc, #344]	; (8003d20 <HAL_I2C_Init+0x25c>)
 8003bc8:	428b      	cmp	r3, r1
 8003bca:	d80d      	bhi.n	8003be8 <HAL_I2C_Init+0x124>
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	1e59      	subs	r1, r3, #1
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	685b      	ldr	r3, [r3, #4]
 8003bd4:	005b      	lsls	r3, r3, #1
 8003bd6:	fbb1 f3f3 	udiv	r3, r1, r3
 8003bda:	3301      	adds	r3, #1
 8003bdc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003be0:	2b04      	cmp	r3, #4
 8003be2:	bf38      	it	cc
 8003be4:	2304      	movcc	r3, #4
 8003be6:	e04f      	b.n	8003c88 <HAL_I2C_Init+0x1c4>
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	689b      	ldr	r3, [r3, #8]
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d111      	bne.n	8003c14 <HAL_I2C_Init+0x150>
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	1e58      	subs	r0, r3, #1
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	6859      	ldr	r1, [r3, #4]
 8003bf8:	460b      	mov	r3, r1
 8003bfa:	005b      	lsls	r3, r3, #1
 8003bfc:	440b      	add	r3, r1
 8003bfe:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c02:	3301      	adds	r3, #1
 8003c04:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	bf0c      	ite	eq
 8003c0c:	2301      	moveq	r3, #1
 8003c0e:	2300      	movne	r3, #0
 8003c10:	b2db      	uxtb	r3, r3
 8003c12:	e012      	b.n	8003c3a <HAL_I2C_Init+0x176>
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	1e58      	subs	r0, r3, #1
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	6859      	ldr	r1, [r3, #4]
 8003c1c:	460b      	mov	r3, r1
 8003c1e:	009b      	lsls	r3, r3, #2
 8003c20:	440b      	add	r3, r1
 8003c22:	0099      	lsls	r1, r3, #2
 8003c24:	440b      	add	r3, r1
 8003c26:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c2a:	3301      	adds	r3, #1
 8003c2c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	bf0c      	ite	eq
 8003c34:	2301      	moveq	r3, #1
 8003c36:	2300      	movne	r3, #0
 8003c38:	b2db      	uxtb	r3, r3
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d001      	beq.n	8003c42 <HAL_I2C_Init+0x17e>
 8003c3e:	2301      	movs	r3, #1
 8003c40:	e022      	b.n	8003c88 <HAL_I2C_Init+0x1c4>
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	689b      	ldr	r3, [r3, #8]
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d10e      	bne.n	8003c68 <HAL_I2C_Init+0x1a4>
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	1e58      	subs	r0, r3, #1
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6859      	ldr	r1, [r3, #4]
 8003c52:	460b      	mov	r3, r1
 8003c54:	005b      	lsls	r3, r3, #1
 8003c56:	440b      	add	r3, r1
 8003c58:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c5c:	3301      	adds	r3, #1
 8003c5e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c62:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003c66:	e00f      	b.n	8003c88 <HAL_I2C_Init+0x1c4>
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	1e58      	subs	r0, r3, #1
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6859      	ldr	r1, [r3, #4]
 8003c70:	460b      	mov	r3, r1
 8003c72:	009b      	lsls	r3, r3, #2
 8003c74:	440b      	add	r3, r1
 8003c76:	0099      	lsls	r1, r3, #2
 8003c78:	440b      	add	r3, r1
 8003c7a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c7e:	3301      	adds	r3, #1
 8003c80:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c84:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003c88:	6879      	ldr	r1, [r7, #4]
 8003c8a:	6809      	ldr	r1, [r1, #0]
 8003c8c:	4313      	orrs	r3, r2
 8003c8e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	69da      	ldr	r2, [r3, #28]
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	6a1b      	ldr	r3, [r3, #32]
 8003ca2:	431a      	orrs	r2, r3
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	430a      	orrs	r2, r1
 8003caa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	689b      	ldr	r3, [r3, #8]
 8003cb2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003cb6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003cba:	687a      	ldr	r2, [r7, #4]
 8003cbc:	6911      	ldr	r1, [r2, #16]
 8003cbe:	687a      	ldr	r2, [r7, #4]
 8003cc0:	68d2      	ldr	r2, [r2, #12]
 8003cc2:	4311      	orrs	r1, r2
 8003cc4:	687a      	ldr	r2, [r7, #4]
 8003cc6:	6812      	ldr	r2, [r2, #0]
 8003cc8:	430b      	orrs	r3, r1
 8003cca:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	68db      	ldr	r3, [r3, #12]
 8003cd2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	695a      	ldr	r2, [r3, #20]
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	699b      	ldr	r3, [r3, #24]
 8003cde:	431a      	orrs	r2, r3
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	430a      	orrs	r2, r1
 8003ce6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	681a      	ldr	r2, [r3, #0]
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f042 0201 	orr.w	r2, r2, #1
 8003cf6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	2220      	movs	r2, #32
 8003d02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	2200      	movs	r2, #0
 8003d0a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	2200      	movs	r2, #0
 8003d10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003d14:	2300      	movs	r3, #0
}
 8003d16:	4618      	mov	r0, r3
 8003d18:	3710      	adds	r7, #16
 8003d1a:	46bd      	mov	sp, r7
 8003d1c:	bd80      	pop	{r7, pc}
 8003d1e:	bf00      	nop
 8003d20:	000186a0 	.word	0x000186a0
 8003d24:	001e847f 	.word	0x001e847f
 8003d28:	003d08ff 	.word	0x003d08ff
 8003d2c:	431bde83 	.word	0x431bde83
 8003d30:	10624dd3 	.word	0x10624dd3

08003d34 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d34:	b580      	push	{r7, lr}
 8003d36:	b088      	sub	sp, #32
 8003d38:	af02      	add	r7, sp, #8
 8003d3a:	60f8      	str	r0, [r7, #12]
 8003d3c:	607a      	str	r2, [r7, #4]
 8003d3e:	461a      	mov	r2, r3
 8003d40:	460b      	mov	r3, r1
 8003d42:	817b      	strh	r3, [r7, #10]
 8003d44:	4613      	mov	r3, r2
 8003d46:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003d48:	f7fe ffca 	bl	8002ce0 <HAL_GetTick>
 8003d4c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d54:	b2db      	uxtb	r3, r3
 8003d56:	2b20      	cmp	r3, #32
 8003d58:	f040 80e0 	bne.w	8003f1c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003d5c:	697b      	ldr	r3, [r7, #20]
 8003d5e:	9300      	str	r3, [sp, #0]
 8003d60:	2319      	movs	r3, #25
 8003d62:	2201      	movs	r2, #1
 8003d64:	4970      	ldr	r1, [pc, #448]	; (8003f28 <HAL_I2C_Master_Transmit+0x1f4>)
 8003d66:	68f8      	ldr	r0, [r7, #12]
 8003d68:	f000 fc22 	bl	80045b0 <I2C_WaitOnFlagUntilTimeout>
 8003d6c:	4603      	mov	r3, r0
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d001      	beq.n	8003d76 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003d72:	2302      	movs	r3, #2
 8003d74:	e0d3      	b.n	8003f1e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d7c:	2b01      	cmp	r3, #1
 8003d7e:	d101      	bne.n	8003d84 <HAL_I2C_Master_Transmit+0x50>
 8003d80:	2302      	movs	r3, #2
 8003d82:	e0cc      	b.n	8003f1e <HAL_I2C_Master_Transmit+0x1ea>
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	2201      	movs	r2, #1
 8003d88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f003 0301 	and.w	r3, r3, #1
 8003d96:	2b01      	cmp	r3, #1
 8003d98:	d007      	beq.n	8003daa <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	681a      	ldr	r2, [r3, #0]
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f042 0201 	orr.w	r2, r2, #1
 8003da8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	681a      	ldr	r2, [r3, #0]
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003db8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	2221      	movs	r2, #33	; 0x21
 8003dbe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	2210      	movs	r2, #16
 8003dc6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	2200      	movs	r2, #0
 8003dce:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	687a      	ldr	r2, [r7, #4]
 8003dd4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	893a      	ldrh	r2, [r7, #8]
 8003dda:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003de0:	b29a      	uxth	r2, r3
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	4a50      	ldr	r2, [pc, #320]	; (8003f2c <HAL_I2C_Master_Transmit+0x1f8>)
 8003dea:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003dec:	8979      	ldrh	r1, [r7, #10]
 8003dee:	697b      	ldr	r3, [r7, #20]
 8003df0:	6a3a      	ldr	r2, [r7, #32]
 8003df2:	68f8      	ldr	r0, [r7, #12]
 8003df4:	f000 fac4 	bl	8004380 <I2C_MasterRequestWrite>
 8003df8:	4603      	mov	r3, r0
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d001      	beq.n	8003e02 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003dfe:	2301      	movs	r3, #1
 8003e00:	e08d      	b.n	8003f1e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e02:	2300      	movs	r3, #0
 8003e04:	613b      	str	r3, [r7, #16]
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	695b      	ldr	r3, [r3, #20]
 8003e0c:	613b      	str	r3, [r7, #16]
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	699b      	ldr	r3, [r3, #24]
 8003e14:	613b      	str	r3, [r7, #16]
 8003e16:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003e18:	e066      	b.n	8003ee8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e1a:	697a      	ldr	r2, [r7, #20]
 8003e1c:	6a39      	ldr	r1, [r7, #32]
 8003e1e:	68f8      	ldr	r0, [r7, #12]
 8003e20:	f000 fc9c 	bl	800475c <I2C_WaitOnTXEFlagUntilTimeout>
 8003e24:	4603      	mov	r3, r0
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d00d      	beq.n	8003e46 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e2e:	2b04      	cmp	r3, #4
 8003e30:	d107      	bne.n	8003e42 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	681a      	ldr	r2, [r3, #0]
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e40:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003e42:	2301      	movs	r3, #1
 8003e44:	e06b      	b.n	8003f1e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e4a:	781a      	ldrb	r2, [r3, #0]
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e56:	1c5a      	adds	r2, r3, #1
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e60:	b29b      	uxth	r3, r3
 8003e62:	3b01      	subs	r3, #1
 8003e64:	b29a      	uxth	r2, r3
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e6e:	3b01      	subs	r3, #1
 8003e70:	b29a      	uxth	r2, r3
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	695b      	ldr	r3, [r3, #20]
 8003e7c:	f003 0304 	and.w	r3, r3, #4
 8003e80:	2b04      	cmp	r3, #4
 8003e82:	d11b      	bne.n	8003ebc <HAL_I2C_Master_Transmit+0x188>
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d017      	beq.n	8003ebc <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e90:	781a      	ldrb	r2, [r3, #0]
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e9c:	1c5a      	adds	r2, r3, #1
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ea6:	b29b      	uxth	r3, r3
 8003ea8:	3b01      	subs	r3, #1
 8003eaa:	b29a      	uxth	r2, r3
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003eb4:	3b01      	subs	r3, #1
 8003eb6:	b29a      	uxth	r2, r3
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ebc:	697a      	ldr	r2, [r7, #20]
 8003ebe:	6a39      	ldr	r1, [r7, #32]
 8003ec0:	68f8      	ldr	r0, [r7, #12]
 8003ec2:	f000 fc8c 	bl	80047de <I2C_WaitOnBTFFlagUntilTimeout>
 8003ec6:	4603      	mov	r3, r0
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d00d      	beq.n	8003ee8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ed0:	2b04      	cmp	r3, #4
 8003ed2:	d107      	bne.n	8003ee4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	681a      	ldr	r2, [r3, #0]
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ee2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003ee4:	2301      	movs	r3, #1
 8003ee6:	e01a      	b.n	8003f1e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d194      	bne.n	8003e1a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	681a      	ldr	r2, [r3, #0]
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003efe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	2220      	movs	r2, #32
 8003f04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	2200      	movs	r2, #0
 8003f14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003f18:	2300      	movs	r3, #0
 8003f1a:	e000      	b.n	8003f1e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003f1c:	2302      	movs	r3, #2
  }
}
 8003f1e:	4618      	mov	r0, r3
 8003f20:	3718      	adds	r7, #24
 8003f22:	46bd      	mov	sp, r7
 8003f24:	bd80      	pop	{r7, pc}
 8003f26:	bf00      	nop
 8003f28:	00100002 	.word	0x00100002
 8003f2c:	ffff0000 	.word	0xffff0000

08003f30 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f30:	b580      	push	{r7, lr}
 8003f32:	b088      	sub	sp, #32
 8003f34:	af02      	add	r7, sp, #8
 8003f36:	60f8      	str	r0, [r7, #12]
 8003f38:	4608      	mov	r0, r1
 8003f3a:	4611      	mov	r1, r2
 8003f3c:	461a      	mov	r2, r3
 8003f3e:	4603      	mov	r3, r0
 8003f40:	817b      	strh	r3, [r7, #10]
 8003f42:	460b      	mov	r3, r1
 8003f44:	813b      	strh	r3, [r7, #8]
 8003f46:	4613      	mov	r3, r2
 8003f48:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003f4a:	f7fe fec9 	bl	8002ce0 <HAL_GetTick>
 8003f4e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f56:	b2db      	uxtb	r3, r3
 8003f58:	2b20      	cmp	r3, #32
 8003f5a:	f040 80d9 	bne.w	8004110 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003f5e:	697b      	ldr	r3, [r7, #20]
 8003f60:	9300      	str	r3, [sp, #0]
 8003f62:	2319      	movs	r3, #25
 8003f64:	2201      	movs	r2, #1
 8003f66:	496d      	ldr	r1, [pc, #436]	; (800411c <HAL_I2C_Mem_Write+0x1ec>)
 8003f68:	68f8      	ldr	r0, [r7, #12]
 8003f6a:	f000 fb21 	bl	80045b0 <I2C_WaitOnFlagUntilTimeout>
 8003f6e:	4603      	mov	r3, r0
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d001      	beq.n	8003f78 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003f74:	2302      	movs	r3, #2
 8003f76:	e0cc      	b.n	8004112 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f7e:	2b01      	cmp	r3, #1
 8003f80:	d101      	bne.n	8003f86 <HAL_I2C_Mem_Write+0x56>
 8003f82:	2302      	movs	r3, #2
 8003f84:	e0c5      	b.n	8004112 <HAL_I2C_Mem_Write+0x1e2>
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	2201      	movs	r2, #1
 8003f8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f003 0301 	and.w	r3, r3, #1
 8003f98:	2b01      	cmp	r3, #1
 8003f9a:	d007      	beq.n	8003fac <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	681a      	ldr	r2, [r3, #0]
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f042 0201 	orr.w	r2, r2, #1
 8003faa:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	681a      	ldr	r2, [r3, #0]
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003fba:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	2221      	movs	r2, #33	; 0x21
 8003fc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	2240      	movs	r2, #64	; 0x40
 8003fc8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	2200      	movs	r2, #0
 8003fd0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	6a3a      	ldr	r2, [r7, #32]
 8003fd6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003fdc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fe2:	b29a      	uxth	r2, r3
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	4a4d      	ldr	r2, [pc, #308]	; (8004120 <HAL_I2C_Mem_Write+0x1f0>)
 8003fec:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003fee:	88f8      	ldrh	r0, [r7, #6]
 8003ff0:	893a      	ldrh	r2, [r7, #8]
 8003ff2:	8979      	ldrh	r1, [r7, #10]
 8003ff4:	697b      	ldr	r3, [r7, #20]
 8003ff6:	9301      	str	r3, [sp, #4]
 8003ff8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ffa:	9300      	str	r3, [sp, #0]
 8003ffc:	4603      	mov	r3, r0
 8003ffe:	68f8      	ldr	r0, [r7, #12]
 8004000:	f000 fa40 	bl	8004484 <I2C_RequestMemoryWrite>
 8004004:	4603      	mov	r3, r0
 8004006:	2b00      	cmp	r3, #0
 8004008:	d052      	beq.n	80040b0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800400a:	2301      	movs	r3, #1
 800400c:	e081      	b.n	8004112 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800400e:	697a      	ldr	r2, [r7, #20]
 8004010:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004012:	68f8      	ldr	r0, [r7, #12]
 8004014:	f000 fba2 	bl	800475c <I2C_WaitOnTXEFlagUntilTimeout>
 8004018:	4603      	mov	r3, r0
 800401a:	2b00      	cmp	r3, #0
 800401c:	d00d      	beq.n	800403a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004022:	2b04      	cmp	r3, #4
 8004024:	d107      	bne.n	8004036 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	681a      	ldr	r2, [r3, #0]
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004034:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004036:	2301      	movs	r3, #1
 8004038:	e06b      	b.n	8004112 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800403e:	781a      	ldrb	r2, [r3, #0]
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800404a:	1c5a      	adds	r2, r3, #1
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004054:	3b01      	subs	r3, #1
 8004056:	b29a      	uxth	r2, r3
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004060:	b29b      	uxth	r3, r3
 8004062:	3b01      	subs	r3, #1
 8004064:	b29a      	uxth	r2, r3
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	695b      	ldr	r3, [r3, #20]
 8004070:	f003 0304 	and.w	r3, r3, #4
 8004074:	2b04      	cmp	r3, #4
 8004076:	d11b      	bne.n	80040b0 <HAL_I2C_Mem_Write+0x180>
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800407c:	2b00      	cmp	r3, #0
 800407e:	d017      	beq.n	80040b0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004084:	781a      	ldrb	r2, [r3, #0]
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004090:	1c5a      	adds	r2, r3, #1
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800409a:	3b01      	subs	r3, #1
 800409c:	b29a      	uxth	r2, r3
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040a6:	b29b      	uxth	r3, r3
 80040a8:	3b01      	subs	r3, #1
 80040aa:	b29a      	uxth	r2, r3
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d1aa      	bne.n	800400e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80040b8:	697a      	ldr	r2, [r7, #20]
 80040ba:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80040bc:	68f8      	ldr	r0, [r7, #12]
 80040be:	f000 fb8e 	bl	80047de <I2C_WaitOnBTFFlagUntilTimeout>
 80040c2:	4603      	mov	r3, r0
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d00d      	beq.n	80040e4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040cc:	2b04      	cmp	r3, #4
 80040ce:	d107      	bne.n	80040e0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	681a      	ldr	r2, [r3, #0]
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80040de:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80040e0:	2301      	movs	r3, #1
 80040e2:	e016      	b.n	8004112 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	681a      	ldr	r2, [r3, #0]
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80040f2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	2220      	movs	r2, #32
 80040f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	2200      	movs	r2, #0
 8004100:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	2200      	movs	r2, #0
 8004108:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800410c:	2300      	movs	r3, #0
 800410e:	e000      	b.n	8004112 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004110:	2302      	movs	r3, #2
  }
}
 8004112:	4618      	mov	r0, r3
 8004114:	3718      	adds	r7, #24
 8004116:	46bd      	mov	sp, r7
 8004118:	bd80      	pop	{r7, pc}
 800411a:	bf00      	nop
 800411c:	00100002 	.word	0x00100002
 8004120:	ffff0000 	.word	0xffff0000

08004124 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8004124:	b580      	push	{r7, lr}
 8004126:	b08a      	sub	sp, #40	; 0x28
 8004128:	af02      	add	r7, sp, #8
 800412a:	60f8      	str	r0, [r7, #12]
 800412c:	607a      	str	r2, [r7, #4]
 800412e:	603b      	str	r3, [r7, #0]
 8004130:	460b      	mov	r3, r1
 8004132:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8004134:	f7fe fdd4 	bl	8002ce0 <HAL_GetTick>
 8004138:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 800413a:	2301      	movs	r3, #1
 800413c:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004144:	b2db      	uxtb	r3, r3
 8004146:	2b20      	cmp	r3, #32
 8004148:	f040 8111 	bne.w	800436e <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800414c:	69fb      	ldr	r3, [r7, #28]
 800414e:	9300      	str	r3, [sp, #0]
 8004150:	2319      	movs	r3, #25
 8004152:	2201      	movs	r2, #1
 8004154:	4988      	ldr	r1, [pc, #544]	; (8004378 <HAL_I2C_IsDeviceReady+0x254>)
 8004156:	68f8      	ldr	r0, [r7, #12]
 8004158:	f000 fa2a 	bl	80045b0 <I2C_WaitOnFlagUntilTimeout>
 800415c:	4603      	mov	r3, r0
 800415e:	2b00      	cmp	r3, #0
 8004160:	d001      	beq.n	8004166 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8004162:	2302      	movs	r3, #2
 8004164:	e104      	b.n	8004370 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800416c:	2b01      	cmp	r3, #1
 800416e:	d101      	bne.n	8004174 <HAL_I2C_IsDeviceReady+0x50>
 8004170:	2302      	movs	r3, #2
 8004172:	e0fd      	b.n	8004370 <HAL_I2C_IsDeviceReady+0x24c>
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	2201      	movs	r2, #1
 8004178:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f003 0301 	and.w	r3, r3, #1
 8004186:	2b01      	cmp	r3, #1
 8004188:	d007      	beq.n	800419a <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	681a      	ldr	r2, [r3, #0]
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f042 0201 	orr.w	r2, r2, #1
 8004198:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	681a      	ldr	r2, [r3, #0]
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80041a8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	2224      	movs	r2, #36	; 0x24
 80041ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	2200      	movs	r2, #0
 80041b6:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	4a70      	ldr	r2, [pc, #448]	; (800437c <HAL_I2C_IsDeviceReady+0x258>)
 80041bc:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	681a      	ldr	r2, [r3, #0]
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80041cc:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80041ce:	69fb      	ldr	r3, [r7, #28]
 80041d0:	9300      	str	r3, [sp, #0]
 80041d2:	683b      	ldr	r3, [r7, #0]
 80041d4:	2200      	movs	r2, #0
 80041d6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80041da:	68f8      	ldr	r0, [r7, #12]
 80041dc:	f000 f9e8 	bl	80045b0 <I2C_WaitOnFlagUntilTimeout>
 80041e0:	4603      	mov	r3, r0
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d00d      	beq.n	8004202 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041f0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80041f4:	d103      	bne.n	80041fe <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80041fc:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 80041fe:	2303      	movs	r3, #3
 8004200:	e0b6      	b.n	8004370 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004202:	897b      	ldrh	r3, [r7, #10]
 8004204:	b2db      	uxtb	r3, r3
 8004206:	461a      	mov	r2, r3
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004210:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8004212:	f7fe fd65 	bl	8002ce0 <HAL_GetTick>
 8004216:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	695b      	ldr	r3, [r3, #20]
 800421e:	f003 0302 	and.w	r3, r3, #2
 8004222:	2b02      	cmp	r3, #2
 8004224:	bf0c      	ite	eq
 8004226:	2301      	moveq	r3, #1
 8004228:	2300      	movne	r3, #0
 800422a:	b2db      	uxtb	r3, r3
 800422c:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	695b      	ldr	r3, [r3, #20]
 8004234:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004238:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800423c:	bf0c      	ite	eq
 800423e:	2301      	moveq	r3, #1
 8004240:	2300      	movne	r3, #0
 8004242:	b2db      	uxtb	r3, r3
 8004244:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8004246:	e025      	b.n	8004294 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004248:	f7fe fd4a 	bl	8002ce0 <HAL_GetTick>
 800424c:	4602      	mov	r2, r0
 800424e:	69fb      	ldr	r3, [r7, #28]
 8004250:	1ad3      	subs	r3, r2, r3
 8004252:	683a      	ldr	r2, [r7, #0]
 8004254:	429a      	cmp	r2, r3
 8004256:	d302      	bcc.n	800425e <HAL_I2C_IsDeviceReady+0x13a>
 8004258:	683b      	ldr	r3, [r7, #0]
 800425a:	2b00      	cmp	r3, #0
 800425c:	d103      	bne.n	8004266 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	22a0      	movs	r2, #160	; 0xa0
 8004262:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	695b      	ldr	r3, [r3, #20]
 800426c:	f003 0302 	and.w	r3, r3, #2
 8004270:	2b02      	cmp	r3, #2
 8004272:	bf0c      	ite	eq
 8004274:	2301      	moveq	r3, #1
 8004276:	2300      	movne	r3, #0
 8004278:	b2db      	uxtb	r3, r3
 800427a:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	695b      	ldr	r3, [r3, #20]
 8004282:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004286:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800428a:	bf0c      	ite	eq
 800428c:	2301      	moveq	r3, #1
 800428e:	2300      	movne	r3, #0
 8004290:	b2db      	uxtb	r3, r3
 8004292:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800429a:	b2db      	uxtb	r3, r3
 800429c:	2ba0      	cmp	r3, #160	; 0xa0
 800429e:	d005      	beq.n	80042ac <HAL_I2C_IsDeviceReady+0x188>
 80042a0:	7dfb      	ldrb	r3, [r7, #23]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d102      	bne.n	80042ac <HAL_I2C_IsDeviceReady+0x188>
 80042a6:	7dbb      	ldrb	r3, [r7, #22]
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d0cd      	beq.n	8004248 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	2220      	movs	r2, #32
 80042b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	695b      	ldr	r3, [r3, #20]
 80042ba:	f003 0302 	and.w	r3, r3, #2
 80042be:	2b02      	cmp	r3, #2
 80042c0:	d129      	bne.n	8004316 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	681a      	ldr	r2, [r3, #0]
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80042d0:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80042d2:	2300      	movs	r3, #0
 80042d4:	613b      	str	r3, [r7, #16]
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	695b      	ldr	r3, [r3, #20]
 80042dc:	613b      	str	r3, [r7, #16]
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	699b      	ldr	r3, [r3, #24]
 80042e4:	613b      	str	r3, [r7, #16]
 80042e6:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80042e8:	69fb      	ldr	r3, [r7, #28]
 80042ea:	9300      	str	r3, [sp, #0]
 80042ec:	2319      	movs	r3, #25
 80042ee:	2201      	movs	r2, #1
 80042f0:	4921      	ldr	r1, [pc, #132]	; (8004378 <HAL_I2C_IsDeviceReady+0x254>)
 80042f2:	68f8      	ldr	r0, [r7, #12]
 80042f4:	f000 f95c 	bl	80045b0 <I2C_WaitOnFlagUntilTimeout>
 80042f8:	4603      	mov	r3, r0
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d001      	beq.n	8004302 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80042fe:	2301      	movs	r3, #1
 8004300:	e036      	b.n	8004370 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	2220      	movs	r2, #32
 8004306:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	2200      	movs	r2, #0
 800430e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8004312:	2300      	movs	r3, #0
 8004314:	e02c      	b.n	8004370 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	681a      	ldr	r2, [r3, #0]
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004324:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800432e:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004330:	69fb      	ldr	r3, [r7, #28]
 8004332:	9300      	str	r3, [sp, #0]
 8004334:	2319      	movs	r3, #25
 8004336:	2201      	movs	r2, #1
 8004338:	490f      	ldr	r1, [pc, #60]	; (8004378 <HAL_I2C_IsDeviceReady+0x254>)
 800433a:	68f8      	ldr	r0, [r7, #12]
 800433c:	f000 f938 	bl	80045b0 <I2C_WaitOnFlagUntilTimeout>
 8004340:	4603      	mov	r3, r0
 8004342:	2b00      	cmp	r3, #0
 8004344:	d001      	beq.n	800434a <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8004346:	2301      	movs	r3, #1
 8004348:	e012      	b.n	8004370 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800434a:	69bb      	ldr	r3, [r7, #24]
 800434c:	3301      	adds	r3, #1
 800434e:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8004350:	69ba      	ldr	r2, [r7, #24]
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	429a      	cmp	r2, r3
 8004356:	f4ff af32 	bcc.w	80041be <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	2220      	movs	r2, #32
 800435e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	2200      	movs	r2, #0
 8004366:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800436a:	2301      	movs	r3, #1
 800436c:	e000      	b.n	8004370 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800436e:	2302      	movs	r3, #2
  }
}
 8004370:	4618      	mov	r0, r3
 8004372:	3720      	adds	r7, #32
 8004374:	46bd      	mov	sp, r7
 8004376:	bd80      	pop	{r7, pc}
 8004378:	00100002 	.word	0x00100002
 800437c:	ffff0000 	.word	0xffff0000

08004380 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004380:	b580      	push	{r7, lr}
 8004382:	b088      	sub	sp, #32
 8004384:	af02      	add	r7, sp, #8
 8004386:	60f8      	str	r0, [r7, #12]
 8004388:	607a      	str	r2, [r7, #4]
 800438a:	603b      	str	r3, [r7, #0]
 800438c:	460b      	mov	r3, r1
 800438e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004394:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004396:	697b      	ldr	r3, [r7, #20]
 8004398:	2b08      	cmp	r3, #8
 800439a:	d006      	beq.n	80043aa <I2C_MasterRequestWrite+0x2a>
 800439c:	697b      	ldr	r3, [r7, #20]
 800439e:	2b01      	cmp	r3, #1
 80043a0:	d003      	beq.n	80043aa <I2C_MasterRequestWrite+0x2a>
 80043a2:	697b      	ldr	r3, [r7, #20]
 80043a4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80043a8:	d108      	bne.n	80043bc <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	681a      	ldr	r2, [r3, #0]
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80043b8:	601a      	str	r2, [r3, #0]
 80043ba:	e00b      	b.n	80043d4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043c0:	2b12      	cmp	r3, #18
 80043c2:	d107      	bne.n	80043d4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	681a      	ldr	r2, [r3, #0]
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80043d2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80043d4:	683b      	ldr	r3, [r7, #0]
 80043d6:	9300      	str	r3, [sp, #0]
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	2200      	movs	r2, #0
 80043dc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80043e0:	68f8      	ldr	r0, [r7, #12]
 80043e2:	f000 f8e5 	bl	80045b0 <I2C_WaitOnFlagUntilTimeout>
 80043e6:	4603      	mov	r3, r0
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d00d      	beq.n	8004408 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043f6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80043fa:	d103      	bne.n	8004404 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004402:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004404:	2303      	movs	r3, #3
 8004406:	e035      	b.n	8004474 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	691b      	ldr	r3, [r3, #16]
 800440c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004410:	d108      	bne.n	8004424 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004412:	897b      	ldrh	r3, [r7, #10]
 8004414:	b2db      	uxtb	r3, r3
 8004416:	461a      	mov	r2, r3
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004420:	611a      	str	r2, [r3, #16]
 8004422:	e01b      	b.n	800445c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004424:	897b      	ldrh	r3, [r7, #10]
 8004426:	11db      	asrs	r3, r3, #7
 8004428:	b2db      	uxtb	r3, r3
 800442a:	f003 0306 	and.w	r3, r3, #6
 800442e:	b2db      	uxtb	r3, r3
 8004430:	f063 030f 	orn	r3, r3, #15
 8004434:	b2da      	uxtb	r2, r3
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800443c:	683b      	ldr	r3, [r7, #0]
 800443e:	687a      	ldr	r2, [r7, #4]
 8004440:	490e      	ldr	r1, [pc, #56]	; (800447c <I2C_MasterRequestWrite+0xfc>)
 8004442:	68f8      	ldr	r0, [r7, #12]
 8004444:	f000 f90b 	bl	800465e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004448:	4603      	mov	r3, r0
 800444a:	2b00      	cmp	r3, #0
 800444c:	d001      	beq.n	8004452 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800444e:	2301      	movs	r3, #1
 8004450:	e010      	b.n	8004474 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004452:	897b      	ldrh	r3, [r7, #10]
 8004454:	b2da      	uxtb	r2, r3
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800445c:	683b      	ldr	r3, [r7, #0]
 800445e:	687a      	ldr	r2, [r7, #4]
 8004460:	4907      	ldr	r1, [pc, #28]	; (8004480 <I2C_MasterRequestWrite+0x100>)
 8004462:	68f8      	ldr	r0, [r7, #12]
 8004464:	f000 f8fb 	bl	800465e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004468:	4603      	mov	r3, r0
 800446a:	2b00      	cmp	r3, #0
 800446c:	d001      	beq.n	8004472 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800446e:	2301      	movs	r3, #1
 8004470:	e000      	b.n	8004474 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004472:	2300      	movs	r3, #0
}
 8004474:	4618      	mov	r0, r3
 8004476:	3718      	adds	r7, #24
 8004478:	46bd      	mov	sp, r7
 800447a:	bd80      	pop	{r7, pc}
 800447c:	00010008 	.word	0x00010008
 8004480:	00010002 	.word	0x00010002

08004484 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004484:	b580      	push	{r7, lr}
 8004486:	b088      	sub	sp, #32
 8004488:	af02      	add	r7, sp, #8
 800448a:	60f8      	str	r0, [r7, #12]
 800448c:	4608      	mov	r0, r1
 800448e:	4611      	mov	r1, r2
 8004490:	461a      	mov	r2, r3
 8004492:	4603      	mov	r3, r0
 8004494:	817b      	strh	r3, [r7, #10]
 8004496:	460b      	mov	r3, r1
 8004498:	813b      	strh	r3, [r7, #8]
 800449a:	4613      	mov	r3, r2
 800449c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	681a      	ldr	r2, [r3, #0]
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80044ac:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80044ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044b0:	9300      	str	r3, [sp, #0]
 80044b2:	6a3b      	ldr	r3, [r7, #32]
 80044b4:	2200      	movs	r2, #0
 80044b6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80044ba:	68f8      	ldr	r0, [r7, #12]
 80044bc:	f000 f878 	bl	80045b0 <I2C_WaitOnFlagUntilTimeout>
 80044c0:	4603      	mov	r3, r0
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d00d      	beq.n	80044e2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044d0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80044d4:	d103      	bne.n	80044de <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80044dc:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80044de:	2303      	movs	r3, #3
 80044e0:	e05f      	b.n	80045a2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80044e2:	897b      	ldrh	r3, [r7, #10]
 80044e4:	b2db      	uxtb	r3, r3
 80044e6:	461a      	mov	r2, r3
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80044f0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80044f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044f4:	6a3a      	ldr	r2, [r7, #32]
 80044f6:	492d      	ldr	r1, [pc, #180]	; (80045ac <I2C_RequestMemoryWrite+0x128>)
 80044f8:	68f8      	ldr	r0, [r7, #12]
 80044fa:	f000 f8b0 	bl	800465e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80044fe:	4603      	mov	r3, r0
 8004500:	2b00      	cmp	r3, #0
 8004502:	d001      	beq.n	8004508 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004504:	2301      	movs	r3, #1
 8004506:	e04c      	b.n	80045a2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004508:	2300      	movs	r3, #0
 800450a:	617b      	str	r3, [r7, #20]
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	695b      	ldr	r3, [r3, #20]
 8004512:	617b      	str	r3, [r7, #20]
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	699b      	ldr	r3, [r3, #24]
 800451a:	617b      	str	r3, [r7, #20]
 800451c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800451e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004520:	6a39      	ldr	r1, [r7, #32]
 8004522:	68f8      	ldr	r0, [r7, #12]
 8004524:	f000 f91a 	bl	800475c <I2C_WaitOnTXEFlagUntilTimeout>
 8004528:	4603      	mov	r3, r0
 800452a:	2b00      	cmp	r3, #0
 800452c:	d00d      	beq.n	800454a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004532:	2b04      	cmp	r3, #4
 8004534:	d107      	bne.n	8004546 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	681a      	ldr	r2, [r3, #0]
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004544:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004546:	2301      	movs	r3, #1
 8004548:	e02b      	b.n	80045a2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800454a:	88fb      	ldrh	r3, [r7, #6]
 800454c:	2b01      	cmp	r3, #1
 800454e:	d105      	bne.n	800455c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004550:	893b      	ldrh	r3, [r7, #8]
 8004552:	b2da      	uxtb	r2, r3
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	611a      	str	r2, [r3, #16]
 800455a:	e021      	b.n	80045a0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800455c:	893b      	ldrh	r3, [r7, #8]
 800455e:	0a1b      	lsrs	r3, r3, #8
 8004560:	b29b      	uxth	r3, r3
 8004562:	b2da      	uxtb	r2, r3
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800456a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800456c:	6a39      	ldr	r1, [r7, #32]
 800456e:	68f8      	ldr	r0, [r7, #12]
 8004570:	f000 f8f4 	bl	800475c <I2C_WaitOnTXEFlagUntilTimeout>
 8004574:	4603      	mov	r3, r0
 8004576:	2b00      	cmp	r3, #0
 8004578:	d00d      	beq.n	8004596 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800457e:	2b04      	cmp	r3, #4
 8004580:	d107      	bne.n	8004592 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	681a      	ldr	r2, [r3, #0]
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004590:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004592:	2301      	movs	r3, #1
 8004594:	e005      	b.n	80045a2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004596:	893b      	ldrh	r3, [r7, #8]
 8004598:	b2da      	uxtb	r2, r3
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80045a0:	2300      	movs	r3, #0
}
 80045a2:	4618      	mov	r0, r3
 80045a4:	3718      	adds	r7, #24
 80045a6:	46bd      	mov	sp, r7
 80045a8:	bd80      	pop	{r7, pc}
 80045aa:	bf00      	nop
 80045ac:	00010002 	.word	0x00010002

080045b0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80045b0:	b580      	push	{r7, lr}
 80045b2:	b084      	sub	sp, #16
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	60f8      	str	r0, [r7, #12]
 80045b8:	60b9      	str	r1, [r7, #8]
 80045ba:	603b      	str	r3, [r7, #0]
 80045bc:	4613      	mov	r3, r2
 80045be:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80045c0:	e025      	b.n	800460e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80045c2:	683b      	ldr	r3, [r7, #0]
 80045c4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80045c8:	d021      	beq.n	800460e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80045ca:	f7fe fb89 	bl	8002ce0 <HAL_GetTick>
 80045ce:	4602      	mov	r2, r0
 80045d0:	69bb      	ldr	r3, [r7, #24]
 80045d2:	1ad3      	subs	r3, r2, r3
 80045d4:	683a      	ldr	r2, [r7, #0]
 80045d6:	429a      	cmp	r2, r3
 80045d8:	d302      	bcc.n	80045e0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80045da:	683b      	ldr	r3, [r7, #0]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d116      	bne.n	800460e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	2200      	movs	r2, #0
 80045e4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	2220      	movs	r2, #32
 80045ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	2200      	movs	r2, #0
 80045f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045fa:	f043 0220 	orr.w	r2, r3, #32
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	2200      	movs	r2, #0
 8004606:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800460a:	2301      	movs	r3, #1
 800460c:	e023      	b.n	8004656 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800460e:	68bb      	ldr	r3, [r7, #8]
 8004610:	0c1b      	lsrs	r3, r3, #16
 8004612:	b2db      	uxtb	r3, r3
 8004614:	2b01      	cmp	r3, #1
 8004616:	d10d      	bne.n	8004634 <I2C_WaitOnFlagUntilTimeout+0x84>
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	695b      	ldr	r3, [r3, #20]
 800461e:	43da      	mvns	r2, r3
 8004620:	68bb      	ldr	r3, [r7, #8]
 8004622:	4013      	ands	r3, r2
 8004624:	b29b      	uxth	r3, r3
 8004626:	2b00      	cmp	r3, #0
 8004628:	bf0c      	ite	eq
 800462a:	2301      	moveq	r3, #1
 800462c:	2300      	movne	r3, #0
 800462e:	b2db      	uxtb	r3, r3
 8004630:	461a      	mov	r2, r3
 8004632:	e00c      	b.n	800464e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	699b      	ldr	r3, [r3, #24]
 800463a:	43da      	mvns	r2, r3
 800463c:	68bb      	ldr	r3, [r7, #8]
 800463e:	4013      	ands	r3, r2
 8004640:	b29b      	uxth	r3, r3
 8004642:	2b00      	cmp	r3, #0
 8004644:	bf0c      	ite	eq
 8004646:	2301      	moveq	r3, #1
 8004648:	2300      	movne	r3, #0
 800464a:	b2db      	uxtb	r3, r3
 800464c:	461a      	mov	r2, r3
 800464e:	79fb      	ldrb	r3, [r7, #7]
 8004650:	429a      	cmp	r2, r3
 8004652:	d0b6      	beq.n	80045c2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004654:	2300      	movs	r3, #0
}
 8004656:	4618      	mov	r0, r3
 8004658:	3710      	adds	r7, #16
 800465a:	46bd      	mov	sp, r7
 800465c:	bd80      	pop	{r7, pc}

0800465e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800465e:	b580      	push	{r7, lr}
 8004660:	b084      	sub	sp, #16
 8004662:	af00      	add	r7, sp, #0
 8004664:	60f8      	str	r0, [r7, #12]
 8004666:	60b9      	str	r1, [r7, #8]
 8004668:	607a      	str	r2, [r7, #4]
 800466a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800466c:	e051      	b.n	8004712 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	695b      	ldr	r3, [r3, #20]
 8004674:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004678:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800467c:	d123      	bne.n	80046c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	681a      	ldr	r2, [r3, #0]
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800468c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004696:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	2200      	movs	r2, #0
 800469c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	2220      	movs	r2, #32
 80046a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	2200      	movs	r2, #0
 80046aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046b2:	f043 0204 	orr.w	r2, r3, #4
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	2200      	movs	r2, #0
 80046be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80046c2:	2301      	movs	r3, #1
 80046c4:	e046      	b.n	8004754 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80046cc:	d021      	beq.n	8004712 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046ce:	f7fe fb07 	bl	8002ce0 <HAL_GetTick>
 80046d2:	4602      	mov	r2, r0
 80046d4:	683b      	ldr	r3, [r7, #0]
 80046d6:	1ad3      	subs	r3, r2, r3
 80046d8:	687a      	ldr	r2, [r7, #4]
 80046da:	429a      	cmp	r2, r3
 80046dc:	d302      	bcc.n	80046e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d116      	bne.n	8004712 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	2200      	movs	r2, #0
 80046e8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	2220      	movs	r2, #32
 80046ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	2200      	movs	r2, #0
 80046f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046fe:	f043 0220 	orr.w	r2, r3, #32
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	2200      	movs	r2, #0
 800470a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800470e:	2301      	movs	r3, #1
 8004710:	e020      	b.n	8004754 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004712:	68bb      	ldr	r3, [r7, #8]
 8004714:	0c1b      	lsrs	r3, r3, #16
 8004716:	b2db      	uxtb	r3, r3
 8004718:	2b01      	cmp	r3, #1
 800471a:	d10c      	bne.n	8004736 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	695b      	ldr	r3, [r3, #20]
 8004722:	43da      	mvns	r2, r3
 8004724:	68bb      	ldr	r3, [r7, #8]
 8004726:	4013      	ands	r3, r2
 8004728:	b29b      	uxth	r3, r3
 800472a:	2b00      	cmp	r3, #0
 800472c:	bf14      	ite	ne
 800472e:	2301      	movne	r3, #1
 8004730:	2300      	moveq	r3, #0
 8004732:	b2db      	uxtb	r3, r3
 8004734:	e00b      	b.n	800474e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	699b      	ldr	r3, [r3, #24]
 800473c:	43da      	mvns	r2, r3
 800473e:	68bb      	ldr	r3, [r7, #8]
 8004740:	4013      	ands	r3, r2
 8004742:	b29b      	uxth	r3, r3
 8004744:	2b00      	cmp	r3, #0
 8004746:	bf14      	ite	ne
 8004748:	2301      	movne	r3, #1
 800474a:	2300      	moveq	r3, #0
 800474c:	b2db      	uxtb	r3, r3
 800474e:	2b00      	cmp	r3, #0
 8004750:	d18d      	bne.n	800466e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004752:	2300      	movs	r3, #0
}
 8004754:	4618      	mov	r0, r3
 8004756:	3710      	adds	r7, #16
 8004758:	46bd      	mov	sp, r7
 800475a:	bd80      	pop	{r7, pc}

0800475c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800475c:	b580      	push	{r7, lr}
 800475e:	b084      	sub	sp, #16
 8004760:	af00      	add	r7, sp, #0
 8004762:	60f8      	str	r0, [r7, #12]
 8004764:	60b9      	str	r1, [r7, #8]
 8004766:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004768:	e02d      	b.n	80047c6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800476a:	68f8      	ldr	r0, [r7, #12]
 800476c:	f000 f878 	bl	8004860 <I2C_IsAcknowledgeFailed>
 8004770:	4603      	mov	r3, r0
 8004772:	2b00      	cmp	r3, #0
 8004774:	d001      	beq.n	800477a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004776:	2301      	movs	r3, #1
 8004778:	e02d      	b.n	80047d6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800477a:	68bb      	ldr	r3, [r7, #8]
 800477c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004780:	d021      	beq.n	80047c6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004782:	f7fe faad 	bl	8002ce0 <HAL_GetTick>
 8004786:	4602      	mov	r2, r0
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	1ad3      	subs	r3, r2, r3
 800478c:	68ba      	ldr	r2, [r7, #8]
 800478e:	429a      	cmp	r2, r3
 8004790:	d302      	bcc.n	8004798 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004792:	68bb      	ldr	r3, [r7, #8]
 8004794:	2b00      	cmp	r3, #0
 8004796:	d116      	bne.n	80047c6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	2200      	movs	r2, #0
 800479c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	2220      	movs	r2, #32
 80047a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	2200      	movs	r2, #0
 80047aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047b2:	f043 0220 	orr.w	r2, r3, #32
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	2200      	movs	r2, #0
 80047be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80047c2:	2301      	movs	r3, #1
 80047c4:	e007      	b.n	80047d6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	695b      	ldr	r3, [r3, #20]
 80047cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047d0:	2b80      	cmp	r3, #128	; 0x80
 80047d2:	d1ca      	bne.n	800476a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80047d4:	2300      	movs	r3, #0
}
 80047d6:	4618      	mov	r0, r3
 80047d8:	3710      	adds	r7, #16
 80047da:	46bd      	mov	sp, r7
 80047dc:	bd80      	pop	{r7, pc}

080047de <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80047de:	b580      	push	{r7, lr}
 80047e0:	b084      	sub	sp, #16
 80047e2:	af00      	add	r7, sp, #0
 80047e4:	60f8      	str	r0, [r7, #12]
 80047e6:	60b9      	str	r1, [r7, #8]
 80047e8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80047ea:	e02d      	b.n	8004848 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80047ec:	68f8      	ldr	r0, [r7, #12]
 80047ee:	f000 f837 	bl	8004860 <I2C_IsAcknowledgeFailed>
 80047f2:	4603      	mov	r3, r0
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d001      	beq.n	80047fc <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80047f8:	2301      	movs	r3, #1
 80047fa:	e02d      	b.n	8004858 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80047fc:	68bb      	ldr	r3, [r7, #8]
 80047fe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004802:	d021      	beq.n	8004848 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004804:	f7fe fa6c 	bl	8002ce0 <HAL_GetTick>
 8004808:	4602      	mov	r2, r0
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	1ad3      	subs	r3, r2, r3
 800480e:	68ba      	ldr	r2, [r7, #8]
 8004810:	429a      	cmp	r2, r3
 8004812:	d302      	bcc.n	800481a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004814:	68bb      	ldr	r3, [r7, #8]
 8004816:	2b00      	cmp	r3, #0
 8004818:	d116      	bne.n	8004848 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	2200      	movs	r2, #0
 800481e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	2220      	movs	r2, #32
 8004824:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	2200      	movs	r2, #0
 800482c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004834:	f043 0220 	orr.w	r2, r3, #32
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	2200      	movs	r2, #0
 8004840:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004844:	2301      	movs	r3, #1
 8004846:	e007      	b.n	8004858 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	695b      	ldr	r3, [r3, #20]
 800484e:	f003 0304 	and.w	r3, r3, #4
 8004852:	2b04      	cmp	r3, #4
 8004854:	d1ca      	bne.n	80047ec <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004856:	2300      	movs	r3, #0
}
 8004858:	4618      	mov	r0, r3
 800485a:	3710      	adds	r7, #16
 800485c:	46bd      	mov	sp, r7
 800485e:	bd80      	pop	{r7, pc}

08004860 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004860:	b480      	push	{r7}
 8004862:	b083      	sub	sp, #12
 8004864:	af00      	add	r7, sp, #0
 8004866:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	695b      	ldr	r3, [r3, #20]
 800486e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004872:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004876:	d11b      	bne.n	80048b0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004880:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	2200      	movs	r2, #0
 8004886:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	2220      	movs	r2, #32
 800488c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2200      	movs	r2, #0
 8004894:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800489c:	f043 0204 	orr.w	r2, r3, #4
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2200      	movs	r2, #0
 80048a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80048ac:	2301      	movs	r3, #1
 80048ae:	e000      	b.n	80048b2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80048b0:	2300      	movs	r3, #0
}
 80048b2:	4618      	mov	r0, r3
 80048b4:	370c      	adds	r7, #12
 80048b6:	46bd      	mov	sp, r7
 80048b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048bc:	4770      	bx	lr
	...

080048c0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80048c0:	b580      	push	{r7, lr}
 80048c2:	b086      	sub	sp, #24
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d101      	bne.n	80048d2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80048ce:	2301      	movs	r3, #1
 80048d0:	e25b      	b.n	8004d8a <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f003 0301 	and.w	r3, r3, #1
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d075      	beq.n	80049ca <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80048de:	4ba3      	ldr	r3, [pc, #652]	; (8004b6c <HAL_RCC_OscConfig+0x2ac>)
 80048e0:	689b      	ldr	r3, [r3, #8]
 80048e2:	f003 030c 	and.w	r3, r3, #12
 80048e6:	2b04      	cmp	r3, #4
 80048e8:	d00c      	beq.n	8004904 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80048ea:	4ba0      	ldr	r3, [pc, #640]	; (8004b6c <HAL_RCC_OscConfig+0x2ac>)
 80048ec:	689b      	ldr	r3, [r3, #8]
 80048ee:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80048f2:	2b08      	cmp	r3, #8
 80048f4:	d112      	bne.n	800491c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80048f6:	4b9d      	ldr	r3, [pc, #628]	; (8004b6c <HAL_RCC_OscConfig+0x2ac>)
 80048f8:	685b      	ldr	r3, [r3, #4]
 80048fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80048fe:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004902:	d10b      	bne.n	800491c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004904:	4b99      	ldr	r3, [pc, #612]	; (8004b6c <HAL_RCC_OscConfig+0x2ac>)
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800490c:	2b00      	cmp	r3, #0
 800490e:	d05b      	beq.n	80049c8 <HAL_RCC_OscConfig+0x108>
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	685b      	ldr	r3, [r3, #4]
 8004914:	2b00      	cmp	r3, #0
 8004916:	d157      	bne.n	80049c8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004918:	2301      	movs	r3, #1
 800491a:	e236      	b.n	8004d8a <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	685b      	ldr	r3, [r3, #4]
 8004920:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004924:	d106      	bne.n	8004934 <HAL_RCC_OscConfig+0x74>
 8004926:	4b91      	ldr	r3, [pc, #580]	; (8004b6c <HAL_RCC_OscConfig+0x2ac>)
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	4a90      	ldr	r2, [pc, #576]	; (8004b6c <HAL_RCC_OscConfig+0x2ac>)
 800492c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004930:	6013      	str	r3, [r2, #0]
 8004932:	e01d      	b.n	8004970 <HAL_RCC_OscConfig+0xb0>
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	685b      	ldr	r3, [r3, #4]
 8004938:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800493c:	d10c      	bne.n	8004958 <HAL_RCC_OscConfig+0x98>
 800493e:	4b8b      	ldr	r3, [pc, #556]	; (8004b6c <HAL_RCC_OscConfig+0x2ac>)
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	4a8a      	ldr	r2, [pc, #552]	; (8004b6c <HAL_RCC_OscConfig+0x2ac>)
 8004944:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004948:	6013      	str	r3, [r2, #0]
 800494a:	4b88      	ldr	r3, [pc, #544]	; (8004b6c <HAL_RCC_OscConfig+0x2ac>)
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	4a87      	ldr	r2, [pc, #540]	; (8004b6c <HAL_RCC_OscConfig+0x2ac>)
 8004950:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004954:	6013      	str	r3, [r2, #0]
 8004956:	e00b      	b.n	8004970 <HAL_RCC_OscConfig+0xb0>
 8004958:	4b84      	ldr	r3, [pc, #528]	; (8004b6c <HAL_RCC_OscConfig+0x2ac>)
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	4a83      	ldr	r2, [pc, #524]	; (8004b6c <HAL_RCC_OscConfig+0x2ac>)
 800495e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004962:	6013      	str	r3, [r2, #0]
 8004964:	4b81      	ldr	r3, [pc, #516]	; (8004b6c <HAL_RCC_OscConfig+0x2ac>)
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	4a80      	ldr	r2, [pc, #512]	; (8004b6c <HAL_RCC_OscConfig+0x2ac>)
 800496a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800496e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	685b      	ldr	r3, [r3, #4]
 8004974:	2b00      	cmp	r3, #0
 8004976:	d013      	beq.n	80049a0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004978:	f7fe f9b2 	bl	8002ce0 <HAL_GetTick>
 800497c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800497e:	e008      	b.n	8004992 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004980:	f7fe f9ae 	bl	8002ce0 <HAL_GetTick>
 8004984:	4602      	mov	r2, r0
 8004986:	693b      	ldr	r3, [r7, #16]
 8004988:	1ad3      	subs	r3, r2, r3
 800498a:	2b64      	cmp	r3, #100	; 0x64
 800498c:	d901      	bls.n	8004992 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800498e:	2303      	movs	r3, #3
 8004990:	e1fb      	b.n	8004d8a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004992:	4b76      	ldr	r3, [pc, #472]	; (8004b6c <HAL_RCC_OscConfig+0x2ac>)
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800499a:	2b00      	cmp	r3, #0
 800499c:	d0f0      	beq.n	8004980 <HAL_RCC_OscConfig+0xc0>
 800499e:	e014      	b.n	80049ca <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049a0:	f7fe f99e 	bl	8002ce0 <HAL_GetTick>
 80049a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80049a6:	e008      	b.n	80049ba <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80049a8:	f7fe f99a 	bl	8002ce0 <HAL_GetTick>
 80049ac:	4602      	mov	r2, r0
 80049ae:	693b      	ldr	r3, [r7, #16]
 80049b0:	1ad3      	subs	r3, r2, r3
 80049b2:	2b64      	cmp	r3, #100	; 0x64
 80049b4:	d901      	bls.n	80049ba <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80049b6:	2303      	movs	r3, #3
 80049b8:	e1e7      	b.n	8004d8a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80049ba:	4b6c      	ldr	r3, [pc, #432]	; (8004b6c <HAL_RCC_OscConfig+0x2ac>)
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d1f0      	bne.n	80049a8 <HAL_RCC_OscConfig+0xe8>
 80049c6:	e000      	b.n	80049ca <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80049c8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f003 0302 	and.w	r3, r3, #2
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d063      	beq.n	8004a9e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80049d6:	4b65      	ldr	r3, [pc, #404]	; (8004b6c <HAL_RCC_OscConfig+0x2ac>)
 80049d8:	689b      	ldr	r3, [r3, #8]
 80049da:	f003 030c 	and.w	r3, r3, #12
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d00b      	beq.n	80049fa <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80049e2:	4b62      	ldr	r3, [pc, #392]	; (8004b6c <HAL_RCC_OscConfig+0x2ac>)
 80049e4:	689b      	ldr	r3, [r3, #8]
 80049e6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80049ea:	2b08      	cmp	r3, #8
 80049ec:	d11c      	bne.n	8004a28 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80049ee:	4b5f      	ldr	r3, [pc, #380]	; (8004b6c <HAL_RCC_OscConfig+0x2ac>)
 80049f0:	685b      	ldr	r3, [r3, #4]
 80049f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d116      	bne.n	8004a28 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80049fa:	4b5c      	ldr	r3, [pc, #368]	; (8004b6c <HAL_RCC_OscConfig+0x2ac>)
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f003 0302 	and.w	r3, r3, #2
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d005      	beq.n	8004a12 <HAL_RCC_OscConfig+0x152>
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	68db      	ldr	r3, [r3, #12]
 8004a0a:	2b01      	cmp	r3, #1
 8004a0c:	d001      	beq.n	8004a12 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004a0e:	2301      	movs	r3, #1
 8004a10:	e1bb      	b.n	8004d8a <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a12:	4b56      	ldr	r3, [pc, #344]	; (8004b6c <HAL_RCC_OscConfig+0x2ac>)
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	691b      	ldr	r3, [r3, #16]
 8004a1e:	00db      	lsls	r3, r3, #3
 8004a20:	4952      	ldr	r1, [pc, #328]	; (8004b6c <HAL_RCC_OscConfig+0x2ac>)
 8004a22:	4313      	orrs	r3, r2
 8004a24:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004a26:	e03a      	b.n	8004a9e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	68db      	ldr	r3, [r3, #12]
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d020      	beq.n	8004a72 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004a30:	4b4f      	ldr	r3, [pc, #316]	; (8004b70 <HAL_RCC_OscConfig+0x2b0>)
 8004a32:	2201      	movs	r2, #1
 8004a34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a36:	f7fe f953 	bl	8002ce0 <HAL_GetTick>
 8004a3a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a3c:	e008      	b.n	8004a50 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004a3e:	f7fe f94f 	bl	8002ce0 <HAL_GetTick>
 8004a42:	4602      	mov	r2, r0
 8004a44:	693b      	ldr	r3, [r7, #16]
 8004a46:	1ad3      	subs	r3, r2, r3
 8004a48:	2b02      	cmp	r3, #2
 8004a4a:	d901      	bls.n	8004a50 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004a4c:	2303      	movs	r3, #3
 8004a4e:	e19c      	b.n	8004d8a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a50:	4b46      	ldr	r3, [pc, #280]	; (8004b6c <HAL_RCC_OscConfig+0x2ac>)
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f003 0302 	and.w	r3, r3, #2
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d0f0      	beq.n	8004a3e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a5c:	4b43      	ldr	r3, [pc, #268]	; (8004b6c <HAL_RCC_OscConfig+0x2ac>)
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	691b      	ldr	r3, [r3, #16]
 8004a68:	00db      	lsls	r3, r3, #3
 8004a6a:	4940      	ldr	r1, [pc, #256]	; (8004b6c <HAL_RCC_OscConfig+0x2ac>)
 8004a6c:	4313      	orrs	r3, r2
 8004a6e:	600b      	str	r3, [r1, #0]
 8004a70:	e015      	b.n	8004a9e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004a72:	4b3f      	ldr	r3, [pc, #252]	; (8004b70 <HAL_RCC_OscConfig+0x2b0>)
 8004a74:	2200      	movs	r2, #0
 8004a76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a78:	f7fe f932 	bl	8002ce0 <HAL_GetTick>
 8004a7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004a7e:	e008      	b.n	8004a92 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004a80:	f7fe f92e 	bl	8002ce0 <HAL_GetTick>
 8004a84:	4602      	mov	r2, r0
 8004a86:	693b      	ldr	r3, [r7, #16]
 8004a88:	1ad3      	subs	r3, r2, r3
 8004a8a:	2b02      	cmp	r3, #2
 8004a8c:	d901      	bls.n	8004a92 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004a8e:	2303      	movs	r3, #3
 8004a90:	e17b      	b.n	8004d8a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004a92:	4b36      	ldr	r3, [pc, #216]	; (8004b6c <HAL_RCC_OscConfig+0x2ac>)
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f003 0302 	and.w	r3, r3, #2
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d1f0      	bne.n	8004a80 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f003 0308 	and.w	r3, r3, #8
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d030      	beq.n	8004b0c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	695b      	ldr	r3, [r3, #20]
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d016      	beq.n	8004ae0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004ab2:	4b30      	ldr	r3, [pc, #192]	; (8004b74 <HAL_RCC_OscConfig+0x2b4>)
 8004ab4:	2201      	movs	r2, #1
 8004ab6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ab8:	f7fe f912 	bl	8002ce0 <HAL_GetTick>
 8004abc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004abe:	e008      	b.n	8004ad2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004ac0:	f7fe f90e 	bl	8002ce0 <HAL_GetTick>
 8004ac4:	4602      	mov	r2, r0
 8004ac6:	693b      	ldr	r3, [r7, #16]
 8004ac8:	1ad3      	subs	r3, r2, r3
 8004aca:	2b02      	cmp	r3, #2
 8004acc:	d901      	bls.n	8004ad2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004ace:	2303      	movs	r3, #3
 8004ad0:	e15b      	b.n	8004d8a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004ad2:	4b26      	ldr	r3, [pc, #152]	; (8004b6c <HAL_RCC_OscConfig+0x2ac>)
 8004ad4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004ad6:	f003 0302 	and.w	r3, r3, #2
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d0f0      	beq.n	8004ac0 <HAL_RCC_OscConfig+0x200>
 8004ade:	e015      	b.n	8004b0c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004ae0:	4b24      	ldr	r3, [pc, #144]	; (8004b74 <HAL_RCC_OscConfig+0x2b4>)
 8004ae2:	2200      	movs	r2, #0
 8004ae4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ae6:	f7fe f8fb 	bl	8002ce0 <HAL_GetTick>
 8004aea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004aec:	e008      	b.n	8004b00 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004aee:	f7fe f8f7 	bl	8002ce0 <HAL_GetTick>
 8004af2:	4602      	mov	r2, r0
 8004af4:	693b      	ldr	r3, [r7, #16]
 8004af6:	1ad3      	subs	r3, r2, r3
 8004af8:	2b02      	cmp	r3, #2
 8004afa:	d901      	bls.n	8004b00 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004afc:	2303      	movs	r3, #3
 8004afe:	e144      	b.n	8004d8a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004b00:	4b1a      	ldr	r3, [pc, #104]	; (8004b6c <HAL_RCC_OscConfig+0x2ac>)
 8004b02:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b04:	f003 0302 	and.w	r3, r3, #2
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d1f0      	bne.n	8004aee <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f003 0304 	and.w	r3, r3, #4
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	f000 80a0 	beq.w	8004c5a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004b1a:	2300      	movs	r3, #0
 8004b1c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004b1e:	4b13      	ldr	r3, [pc, #76]	; (8004b6c <HAL_RCC_OscConfig+0x2ac>)
 8004b20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d10f      	bne.n	8004b4a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004b2a:	2300      	movs	r3, #0
 8004b2c:	60bb      	str	r3, [r7, #8]
 8004b2e:	4b0f      	ldr	r3, [pc, #60]	; (8004b6c <HAL_RCC_OscConfig+0x2ac>)
 8004b30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b32:	4a0e      	ldr	r2, [pc, #56]	; (8004b6c <HAL_RCC_OscConfig+0x2ac>)
 8004b34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004b38:	6413      	str	r3, [r2, #64]	; 0x40
 8004b3a:	4b0c      	ldr	r3, [pc, #48]	; (8004b6c <HAL_RCC_OscConfig+0x2ac>)
 8004b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b42:	60bb      	str	r3, [r7, #8]
 8004b44:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004b46:	2301      	movs	r3, #1
 8004b48:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b4a:	4b0b      	ldr	r3, [pc, #44]	; (8004b78 <HAL_RCC_OscConfig+0x2b8>)
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d121      	bne.n	8004b9a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004b56:	4b08      	ldr	r3, [pc, #32]	; (8004b78 <HAL_RCC_OscConfig+0x2b8>)
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	4a07      	ldr	r2, [pc, #28]	; (8004b78 <HAL_RCC_OscConfig+0x2b8>)
 8004b5c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004b60:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004b62:	f7fe f8bd 	bl	8002ce0 <HAL_GetTick>
 8004b66:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b68:	e011      	b.n	8004b8e <HAL_RCC_OscConfig+0x2ce>
 8004b6a:	bf00      	nop
 8004b6c:	40023800 	.word	0x40023800
 8004b70:	42470000 	.word	0x42470000
 8004b74:	42470e80 	.word	0x42470e80
 8004b78:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b7c:	f7fe f8b0 	bl	8002ce0 <HAL_GetTick>
 8004b80:	4602      	mov	r2, r0
 8004b82:	693b      	ldr	r3, [r7, #16]
 8004b84:	1ad3      	subs	r3, r2, r3
 8004b86:	2b02      	cmp	r3, #2
 8004b88:	d901      	bls.n	8004b8e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8004b8a:	2303      	movs	r3, #3
 8004b8c:	e0fd      	b.n	8004d8a <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b8e:	4b81      	ldr	r3, [pc, #516]	; (8004d94 <HAL_RCC_OscConfig+0x4d4>)
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d0f0      	beq.n	8004b7c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	689b      	ldr	r3, [r3, #8]
 8004b9e:	2b01      	cmp	r3, #1
 8004ba0:	d106      	bne.n	8004bb0 <HAL_RCC_OscConfig+0x2f0>
 8004ba2:	4b7d      	ldr	r3, [pc, #500]	; (8004d98 <HAL_RCC_OscConfig+0x4d8>)
 8004ba4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ba6:	4a7c      	ldr	r2, [pc, #496]	; (8004d98 <HAL_RCC_OscConfig+0x4d8>)
 8004ba8:	f043 0301 	orr.w	r3, r3, #1
 8004bac:	6713      	str	r3, [r2, #112]	; 0x70
 8004bae:	e01c      	b.n	8004bea <HAL_RCC_OscConfig+0x32a>
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	689b      	ldr	r3, [r3, #8]
 8004bb4:	2b05      	cmp	r3, #5
 8004bb6:	d10c      	bne.n	8004bd2 <HAL_RCC_OscConfig+0x312>
 8004bb8:	4b77      	ldr	r3, [pc, #476]	; (8004d98 <HAL_RCC_OscConfig+0x4d8>)
 8004bba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004bbc:	4a76      	ldr	r2, [pc, #472]	; (8004d98 <HAL_RCC_OscConfig+0x4d8>)
 8004bbe:	f043 0304 	orr.w	r3, r3, #4
 8004bc2:	6713      	str	r3, [r2, #112]	; 0x70
 8004bc4:	4b74      	ldr	r3, [pc, #464]	; (8004d98 <HAL_RCC_OscConfig+0x4d8>)
 8004bc6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004bc8:	4a73      	ldr	r2, [pc, #460]	; (8004d98 <HAL_RCC_OscConfig+0x4d8>)
 8004bca:	f043 0301 	orr.w	r3, r3, #1
 8004bce:	6713      	str	r3, [r2, #112]	; 0x70
 8004bd0:	e00b      	b.n	8004bea <HAL_RCC_OscConfig+0x32a>
 8004bd2:	4b71      	ldr	r3, [pc, #452]	; (8004d98 <HAL_RCC_OscConfig+0x4d8>)
 8004bd4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004bd6:	4a70      	ldr	r2, [pc, #448]	; (8004d98 <HAL_RCC_OscConfig+0x4d8>)
 8004bd8:	f023 0301 	bic.w	r3, r3, #1
 8004bdc:	6713      	str	r3, [r2, #112]	; 0x70
 8004bde:	4b6e      	ldr	r3, [pc, #440]	; (8004d98 <HAL_RCC_OscConfig+0x4d8>)
 8004be0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004be2:	4a6d      	ldr	r2, [pc, #436]	; (8004d98 <HAL_RCC_OscConfig+0x4d8>)
 8004be4:	f023 0304 	bic.w	r3, r3, #4
 8004be8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	689b      	ldr	r3, [r3, #8]
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d015      	beq.n	8004c1e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bf2:	f7fe f875 	bl	8002ce0 <HAL_GetTick>
 8004bf6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004bf8:	e00a      	b.n	8004c10 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004bfa:	f7fe f871 	bl	8002ce0 <HAL_GetTick>
 8004bfe:	4602      	mov	r2, r0
 8004c00:	693b      	ldr	r3, [r7, #16]
 8004c02:	1ad3      	subs	r3, r2, r3
 8004c04:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c08:	4293      	cmp	r3, r2
 8004c0a:	d901      	bls.n	8004c10 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8004c0c:	2303      	movs	r3, #3
 8004c0e:	e0bc      	b.n	8004d8a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c10:	4b61      	ldr	r3, [pc, #388]	; (8004d98 <HAL_RCC_OscConfig+0x4d8>)
 8004c12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c14:	f003 0302 	and.w	r3, r3, #2
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d0ee      	beq.n	8004bfa <HAL_RCC_OscConfig+0x33a>
 8004c1c:	e014      	b.n	8004c48 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c1e:	f7fe f85f 	bl	8002ce0 <HAL_GetTick>
 8004c22:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004c24:	e00a      	b.n	8004c3c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004c26:	f7fe f85b 	bl	8002ce0 <HAL_GetTick>
 8004c2a:	4602      	mov	r2, r0
 8004c2c:	693b      	ldr	r3, [r7, #16]
 8004c2e:	1ad3      	subs	r3, r2, r3
 8004c30:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c34:	4293      	cmp	r3, r2
 8004c36:	d901      	bls.n	8004c3c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8004c38:	2303      	movs	r3, #3
 8004c3a:	e0a6      	b.n	8004d8a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004c3c:	4b56      	ldr	r3, [pc, #344]	; (8004d98 <HAL_RCC_OscConfig+0x4d8>)
 8004c3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c40:	f003 0302 	and.w	r3, r3, #2
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d1ee      	bne.n	8004c26 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004c48:	7dfb      	ldrb	r3, [r7, #23]
 8004c4a:	2b01      	cmp	r3, #1
 8004c4c:	d105      	bne.n	8004c5a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004c4e:	4b52      	ldr	r3, [pc, #328]	; (8004d98 <HAL_RCC_OscConfig+0x4d8>)
 8004c50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c52:	4a51      	ldr	r2, [pc, #324]	; (8004d98 <HAL_RCC_OscConfig+0x4d8>)
 8004c54:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004c58:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	699b      	ldr	r3, [r3, #24]
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	f000 8092 	beq.w	8004d88 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004c64:	4b4c      	ldr	r3, [pc, #304]	; (8004d98 <HAL_RCC_OscConfig+0x4d8>)
 8004c66:	689b      	ldr	r3, [r3, #8]
 8004c68:	f003 030c 	and.w	r3, r3, #12
 8004c6c:	2b08      	cmp	r3, #8
 8004c6e:	d05c      	beq.n	8004d2a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	699b      	ldr	r3, [r3, #24]
 8004c74:	2b02      	cmp	r3, #2
 8004c76:	d141      	bne.n	8004cfc <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c78:	4b48      	ldr	r3, [pc, #288]	; (8004d9c <HAL_RCC_OscConfig+0x4dc>)
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c7e:	f7fe f82f 	bl	8002ce0 <HAL_GetTick>
 8004c82:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c84:	e008      	b.n	8004c98 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004c86:	f7fe f82b 	bl	8002ce0 <HAL_GetTick>
 8004c8a:	4602      	mov	r2, r0
 8004c8c:	693b      	ldr	r3, [r7, #16]
 8004c8e:	1ad3      	subs	r3, r2, r3
 8004c90:	2b02      	cmp	r3, #2
 8004c92:	d901      	bls.n	8004c98 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8004c94:	2303      	movs	r3, #3
 8004c96:	e078      	b.n	8004d8a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c98:	4b3f      	ldr	r3, [pc, #252]	; (8004d98 <HAL_RCC_OscConfig+0x4d8>)
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d1f0      	bne.n	8004c86 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	69da      	ldr	r2, [r3, #28]
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	6a1b      	ldr	r3, [r3, #32]
 8004cac:	431a      	orrs	r2, r3
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cb2:	019b      	lsls	r3, r3, #6
 8004cb4:	431a      	orrs	r2, r3
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cba:	085b      	lsrs	r3, r3, #1
 8004cbc:	3b01      	subs	r3, #1
 8004cbe:	041b      	lsls	r3, r3, #16
 8004cc0:	431a      	orrs	r2, r3
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cc6:	061b      	lsls	r3, r3, #24
 8004cc8:	4933      	ldr	r1, [pc, #204]	; (8004d98 <HAL_RCC_OscConfig+0x4d8>)
 8004cca:	4313      	orrs	r3, r2
 8004ccc:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004cce:	4b33      	ldr	r3, [pc, #204]	; (8004d9c <HAL_RCC_OscConfig+0x4dc>)
 8004cd0:	2201      	movs	r2, #1
 8004cd2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004cd4:	f7fe f804 	bl	8002ce0 <HAL_GetTick>
 8004cd8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004cda:	e008      	b.n	8004cee <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004cdc:	f7fe f800 	bl	8002ce0 <HAL_GetTick>
 8004ce0:	4602      	mov	r2, r0
 8004ce2:	693b      	ldr	r3, [r7, #16]
 8004ce4:	1ad3      	subs	r3, r2, r3
 8004ce6:	2b02      	cmp	r3, #2
 8004ce8:	d901      	bls.n	8004cee <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8004cea:	2303      	movs	r3, #3
 8004cec:	e04d      	b.n	8004d8a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004cee:	4b2a      	ldr	r3, [pc, #168]	; (8004d98 <HAL_RCC_OscConfig+0x4d8>)
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d0f0      	beq.n	8004cdc <HAL_RCC_OscConfig+0x41c>
 8004cfa:	e045      	b.n	8004d88 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004cfc:	4b27      	ldr	r3, [pc, #156]	; (8004d9c <HAL_RCC_OscConfig+0x4dc>)
 8004cfe:	2200      	movs	r2, #0
 8004d00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d02:	f7fd ffed 	bl	8002ce0 <HAL_GetTick>
 8004d06:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d08:	e008      	b.n	8004d1c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004d0a:	f7fd ffe9 	bl	8002ce0 <HAL_GetTick>
 8004d0e:	4602      	mov	r2, r0
 8004d10:	693b      	ldr	r3, [r7, #16]
 8004d12:	1ad3      	subs	r3, r2, r3
 8004d14:	2b02      	cmp	r3, #2
 8004d16:	d901      	bls.n	8004d1c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8004d18:	2303      	movs	r3, #3
 8004d1a:	e036      	b.n	8004d8a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d1c:	4b1e      	ldr	r3, [pc, #120]	; (8004d98 <HAL_RCC_OscConfig+0x4d8>)
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d1f0      	bne.n	8004d0a <HAL_RCC_OscConfig+0x44a>
 8004d28:	e02e      	b.n	8004d88 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	699b      	ldr	r3, [r3, #24]
 8004d2e:	2b01      	cmp	r3, #1
 8004d30:	d101      	bne.n	8004d36 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8004d32:	2301      	movs	r3, #1
 8004d34:	e029      	b.n	8004d8a <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004d36:	4b18      	ldr	r3, [pc, #96]	; (8004d98 <HAL_RCC_OscConfig+0x4d8>)
 8004d38:	685b      	ldr	r3, [r3, #4]
 8004d3a:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	69db      	ldr	r3, [r3, #28]
 8004d46:	429a      	cmp	r2, r3
 8004d48:	d11c      	bne.n	8004d84 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d54:	429a      	cmp	r2, r3
 8004d56:	d115      	bne.n	8004d84 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8004d58:	68fa      	ldr	r2, [r7, #12]
 8004d5a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004d5e:	4013      	ands	r3, r2
 8004d60:	687a      	ldr	r2, [r7, #4]
 8004d62:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004d64:	4293      	cmp	r3, r2
 8004d66:	d10d      	bne.n	8004d84 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8004d72:	429a      	cmp	r2, r3
 8004d74:	d106      	bne.n	8004d84 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004d80:	429a      	cmp	r2, r3
 8004d82:	d001      	beq.n	8004d88 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8004d84:	2301      	movs	r3, #1
 8004d86:	e000      	b.n	8004d8a <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8004d88:	2300      	movs	r3, #0
}
 8004d8a:	4618      	mov	r0, r3
 8004d8c:	3718      	adds	r7, #24
 8004d8e:	46bd      	mov	sp, r7
 8004d90:	bd80      	pop	{r7, pc}
 8004d92:	bf00      	nop
 8004d94:	40007000 	.word	0x40007000
 8004d98:	40023800 	.word	0x40023800
 8004d9c:	42470060 	.word	0x42470060

08004da0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004da0:	b580      	push	{r7, lr}
 8004da2:	b084      	sub	sp, #16
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
 8004da8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d101      	bne.n	8004db4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004db0:	2301      	movs	r3, #1
 8004db2:	e0cc      	b.n	8004f4e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004db4:	4b68      	ldr	r3, [pc, #416]	; (8004f58 <HAL_RCC_ClockConfig+0x1b8>)
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f003 030f 	and.w	r3, r3, #15
 8004dbc:	683a      	ldr	r2, [r7, #0]
 8004dbe:	429a      	cmp	r2, r3
 8004dc0:	d90c      	bls.n	8004ddc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004dc2:	4b65      	ldr	r3, [pc, #404]	; (8004f58 <HAL_RCC_ClockConfig+0x1b8>)
 8004dc4:	683a      	ldr	r2, [r7, #0]
 8004dc6:	b2d2      	uxtb	r2, r2
 8004dc8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004dca:	4b63      	ldr	r3, [pc, #396]	; (8004f58 <HAL_RCC_ClockConfig+0x1b8>)
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	f003 030f 	and.w	r3, r3, #15
 8004dd2:	683a      	ldr	r2, [r7, #0]
 8004dd4:	429a      	cmp	r2, r3
 8004dd6:	d001      	beq.n	8004ddc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004dd8:	2301      	movs	r3, #1
 8004dda:	e0b8      	b.n	8004f4e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f003 0302 	and.w	r3, r3, #2
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d020      	beq.n	8004e2a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	f003 0304 	and.w	r3, r3, #4
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d005      	beq.n	8004e00 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004df4:	4b59      	ldr	r3, [pc, #356]	; (8004f5c <HAL_RCC_ClockConfig+0x1bc>)
 8004df6:	689b      	ldr	r3, [r3, #8]
 8004df8:	4a58      	ldr	r2, [pc, #352]	; (8004f5c <HAL_RCC_ClockConfig+0x1bc>)
 8004dfa:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004dfe:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f003 0308 	and.w	r3, r3, #8
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d005      	beq.n	8004e18 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004e0c:	4b53      	ldr	r3, [pc, #332]	; (8004f5c <HAL_RCC_ClockConfig+0x1bc>)
 8004e0e:	689b      	ldr	r3, [r3, #8]
 8004e10:	4a52      	ldr	r2, [pc, #328]	; (8004f5c <HAL_RCC_ClockConfig+0x1bc>)
 8004e12:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004e16:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004e18:	4b50      	ldr	r3, [pc, #320]	; (8004f5c <HAL_RCC_ClockConfig+0x1bc>)
 8004e1a:	689b      	ldr	r3, [r3, #8]
 8004e1c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	689b      	ldr	r3, [r3, #8]
 8004e24:	494d      	ldr	r1, [pc, #308]	; (8004f5c <HAL_RCC_ClockConfig+0x1bc>)
 8004e26:	4313      	orrs	r3, r2
 8004e28:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f003 0301 	and.w	r3, r3, #1
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d044      	beq.n	8004ec0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	685b      	ldr	r3, [r3, #4]
 8004e3a:	2b01      	cmp	r3, #1
 8004e3c:	d107      	bne.n	8004e4e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e3e:	4b47      	ldr	r3, [pc, #284]	; (8004f5c <HAL_RCC_ClockConfig+0x1bc>)
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d119      	bne.n	8004e7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e4a:	2301      	movs	r3, #1
 8004e4c:	e07f      	b.n	8004f4e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	685b      	ldr	r3, [r3, #4]
 8004e52:	2b02      	cmp	r3, #2
 8004e54:	d003      	beq.n	8004e5e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004e5a:	2b03      	cmp	r3, #3
 8004e5c:	d107      	bne.n	8004e6e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e5e:	4b3f      	ldr	r3, [pc, #252]	; (8004f5c <HAL_RCC_ClockConfig+0x1bc>)
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d109      	bne.n	8004e7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e6a:	2301      	movs	r3, #1
 8004e6c:	e06f      	b.n	8004f4e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e6e:	4b3b      	ldr	r3, [pc, #236]	; (8004f5c <HAL_RCC_ClockConfig+0x1bc>)
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f003 0302 	and.w	r3, r3, #2
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d101      	bne.n	8004e7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e7a:	2301      	movs	r3, #1
 8004e7c:	e067      	b.n	8004f4e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004e7e:	4b37      	ldr	r3, [pc, #220]	; (8004f5c <HAL_RCC_ClockConfig+0x1bc>)
 8004e80:	689b      	ldr	r3, [r3, #8]
 8004e82:	f023 0203 	bic.w	r2, r3, #3
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	685b      	ldr	r3, [r3, #4]
 8004e8a:	4934      	ldr	r1, [pc, #208]	; (8004f5c <HAL_RCC_ClockConfig+0x1bc>)
 8004e8c:	4313      	orrs	r3, r2
 8004e8e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004e90:	f7fd ff26 	bl	8002ce0 <HAL_GetTick>
 8004e94:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e96:	e00a      	b.n	8004eae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004e98:	f7fd ff22 	bl	8002ce0 <HAL_GetTick>
 8004e9c:	4602      	mov	r2, r0
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	1ad3      	subs	r3, r2, r3
 8004ea2:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ea6:	4293      	cmp	r3, r2
 8004ea8:	d901      	bls.n	8004eae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004eaa:	2303      	movs	r3, #3
 8004eac:	e04f      	b.n	8004f4e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004eae:	4b2b      	ldr	r3, [pc, #172]	; (8004f5c <HAL_RCC_ClockConfig+0x1bc>)
 8004eb0:	689b      	ldr	r3, [r3, #8]
 8004eb2:	f003 020c 	and.w	r2, r3, #12
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	685b      	ldr	r3, [r3, #4]
 8004eba:	009b      	lsls	r3, r3, #2
 8004ebc:	429a      	cmp	r2, r3
 8004ebe:	d1eb      	bne.n	8004e98 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004ec0:	4b25      	ldr	r3, [pc, #148]	; (8004f58 <HAL_RCC_ClockConfig+0x1b8>)
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f003 030f 	and.w	r3, r3, #15
 8004ec8:	683a      	ldr	r2, [r7, #0]
 8004eca:	429a      	cmp	r2, r3
 8004ecc:	d20c      	bcs.n	8004ee8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ece:	4b22      	ldr	r3, [pc, #136]	; (8004f58 <HAL_RCC_ClockConfig+0x1b8>)
 8004ed0:	683a      	ldr	r2, [r7, #0]
 8004ed2:	b2d2      	uxtb	r2, r2
 8004ed4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ed6:	4b20      	ldr	r3, [pc, #128]	; (8004f58 <HAL_RCC_ClockConfig+0x1b8>)
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f003 030f 	and.w	r3, r3, #15
 8004ede:	683a      	ldr	r2, [r7, #0]
 8004ee0:	429a      	cmp	r2, r3
 8004ee2:	d001      	beq.n	8004ee8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004ee4:	2301      	movs	r3, #1
 8004ee6:	e032      	b.n	8004f4e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f003 0304 	and.w	r3, r3, #4
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d008      	beq.n	8004f06 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004ef4:	4b19      	ldr	r3, [pc, #100]	; (8004f5c <HAL_RCC_ClockConfig+0x1bc>)
 8004ef6:	689b      	ldr	r3, [r3, #8]
 8004ef8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	68db      	ldr	r3, [r3, #12]
 8004f00:	4916      	ldr	r1, [pc, #88]	; (8004f5c <HAL_RCC_ClockConfig+0x1bc>)
 8004f02:	4313      	orrs	r3, r2
 8004f04:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f003 0308 	and.w	r3, r3, #8
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d009      	beq.n	8004f26 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004f12:	4b12      	ldr	r3, [pc, #72]	; (8004f5c <HAL_RCC_ClockConfig+0x1bc>)
 8004f14:	689b      	ldr	r3, [r3, #8]
 8004f16:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	691b      	ldr	r3, [r3, #16]
 8004f1e:	00db      	lsls	r3, r3, #3
 8004f20:	490e      	ldr	r1, [pc, #56]	; (8004f5c <HAL_RCC_ClockConfig+0x1bc>)
 8004f22:	4313      	orrs	r3, r2
 8004f24:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004f26:	f000 f821 	bl	8004f6c <HAL_RCC_GetSysClockFreq>
 8004f2a:	4601      	mov	r1, r0
 8004f2c:	4b0b      	ldr	r3, [pc, #44]	; (8004f5c <HAL_RCC_ClockConfig+0x1bc>)
 8004f2e:	689b      	ldr	r3, [r3, #8]
 8004f30:	091b      	lsrs	r3, r3, #4
 8004f32:	f003 030f 	and.w	r3, r3, #15
 8004f36:	4a0a      	ldr	r2, [pc, #40]	; (8004f60 <HAL_RCC_ClockConfig+0x1c0>)
 8004f38:	5cd3      	ldrb	r3, [r2, r3]
 8004f3a:	fa21 f303 	lsr.w	r3, r1, r3
 8004f3e:	4a09      	ldr	r2, [pc, #36]	; (8004f64 <HAL_RCC_ClockConfig+0x1c4>)
 8004f40:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004f42:	4b09      	ldr	r3, [pc, #36]	; (8004f68 <HAL_RCC_ClockConfig+0x1c8>)
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	4618      	mov	r0, r3
 8004f48:	f7fd fe86 	bl	8002c58 <HAL_InitTick>

  return HAL_OK;
 8004f4c:	2300      	movs	r3, #0
}
 8004f4e:	4618      	mov	r0, r3
 8004f50:	3710      	adds	r7, #16
 8004f52:	46bd      	mov	sp, r7
 8004f54:	bd80      	pop	{r7, pc}
 8004f56:	bf00      	nop
 8004f58:	40023c00 	.word	0x40023c00
 8004f5c:	40023800 	.word	0x40023800
 8004f60:	080095bc 	.word	0x080095bc
 8004f64:	20000010 	.word	0x20000010
 8004f68:	20000014 	.word	0x20000014

08004f6c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004f6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004f6e:	b085      	sub	sp, #20
 8004f70:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004f72:	2300      	movs	r3, #0
 8004f74:	607b      	str	r3, [r7, #4]
 8004f76:	2300      	movs	r3, #0
 8004f78:	60fb      	str	r3, [r7, #12]
 8004f7a:	2300      	movs	r3, #0
 8004f7c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004f7e:	2300      	movs	r3, #0
 8004f80:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004f82:	4b50      	ldr	r3, [pc, #320]	; (80050c4 <HAL_RCC_GetSysClockFreq+0x158>)
 8004f84:	689b      	ldr	r3, [r3, #8]
 8004f86:	f003 030c 	and.w	r3, r3, #12
 8004f8a:	2b04      	cmp	r3, #4
 8004f8c:	d007      	beq.n	8004f9e <HAL_RCC_GetSysClockFreq+0x32>
 8004f8e:	2b08      	cmp	r3, #8
 8004f90:	d008      	beq.n	8004fa4 <HAL_RCC_GetSysClockFreq+0x38>
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	f040 808d 	bne.w	80050b2 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004f98:	4b4b      	ldr	r3, [pc, #300]	; (80050c8 <HAL_RCC_GetSysClockFreq+0x15c>)
 8004f9a:	60bb      	str	r3, [r7, #8]
       break;
 8004f9c:	e08c      	b.n	80050b8 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004f9e:	4b4b      	ldr	r3, [pc, #300]	; (80050cc <HAL_RCC_GetSysClockFreq+0x160>)
 8004fa0:	60bb      	str	r3, [r7, #8]
      break;
 8004fa2:	e089      	b.n	80050b8 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004fa4:	4b47      	ldr	r3, [pc, #284]	; (80050c4 <HAL_RCC_GetSysClockFreq+0x158>)
 8004fa6:	685b      	ldr	r3, [r3, #4]
 8004fa8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004fac:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004fae:	4b45      	ldr	r3, [pc, #276]	; (80050c4 <HAL_RCC_GetSysClockFreq+0x158>)
 8004fb0:	685b      	ldr	r3, [r3, #4]
 8004fb2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d023      	beq.n	8005002 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004fba:	4b42      	ldr	r3, [pc, #264]	; (80050c4 <HAL_RCC_GetSysClockFreq+0x158>)
 8004fbc:	685b      	ldr	r3, [r3, #4]
 8004fbe:	099b      	lsrs	r3, r3, #6
 8004fc0:	f04f 0400 	mov.w	r4, #0
 8004fc4:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004fc8:	f04f 0200 	mov.w	r2, #0
 8004fcc:	ea03 0501 	and.w	r5, r3, r1
 8004fd0:	ea04 0602 	and.w	r6, r4, r2
 8004fd4:	4a3d      	ldr	r2, [pc, #244]	; (80050cc <HAL_RCC_GetSysClockFreq+0x160>)
 8004fd6:	fb02 f106 	mul.w	r1, r2, r6
 8004fda:	2200      	movs	r2, #0
 8004fdc:	fb02 f205 	mul.w	r2, r2, r5
 8004fe0:	440a      	add	r2, r1
 8004fe2:	493a      	ldr	r1, [pc, #232]	; (80050cc <HAL_RCC_GetSysClockFreq+0x160>)
 8004fe4:	fba5 0101 	umull	r0, r1, r5, r1
 8004fe8:	1853      	adds	r3, r2, r1
 8004fea:	4619      	mov	r1, r3
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	f04f 0400 	mov.w	r4, #0
 8004ff2:	461a      	mov	r2, r3
 8004ff4:	4623      	mov	r3, r4
 8004ff6:	f7fb fddf 	bl	8000bb8 <__aeabi_uldivmod>
 8004ffa:	4603      	mov	r3, r0
 8004ffc:	460c      	mov	r4, r1
 8004ffe:	60fb      	str	r3, [r7, #12]
 8005000:	e049      	b.n	8005096 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005002:	4b30      	ldr	r3, [pc, #192]	; (80050c4 <HAL_RCC_GetSysClockFreq+0x158>)
 8005004:	685b      	ldr	r3, [r3, #4]
 8005006:	099b      	lsrs	r3, r3, #6
 8005008:	f04f 0400 	mov.w	r4, #0
 800500c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005010:	f04f 0200 	mov.w	r2, #0
 8005014:	ea03 0501 	and.w	r5, r3, r1
 8005018:	ea04 0602 	and.w	r6, r4, r2
 800501c:	4629      	mov	r1, r5
 800501e:	4632      	mov	r2, r6
 8005020:	f04f 0300 	mov.w	r3, #0
 8005024:	f04f 0400 	mov.w	r4, #0
 8005028:	0154      	lsls	r4, r2, #5
 800502a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800502e:	014b      	lsls	r3, r1, #5
 8005030:	4619      	mov	r1, r3
 8005032:	4622      	mov	r2, r4
 8005034:	1b49      	subs	r1, r1, r5
 8005036:	eb62 0206 	sbc.w	r2, r2, r6
 800503a:	f04f 0300 	mov.w	r3, #0
 800503e:	f04f 0400 	mov.w	r4, #0
 8005042:	0194      	lsls	r4, r2, #6
 8005044:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8005048:	018b      	lsls	r3, r1, #6
 800504a:	1a5b      	subs	r3, r3, r1
 800504c:	eb64 0402 	sbc.w	r4, r4, r2
 8005050:	f04f 0100 	mov.w	r1, #0
 8005054:	f04f 0200 	mov.w	r2, #0
 8005058:	00e2      	lsls	r2, r4, #3
 800505a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800505e:	00d9      	lsls	r1, r3, #3
 8005060:	460b      	mov	r3, r1
 8005062:	4614      	mov	r4, r2
 8005064:	195b      	adds	r3, r3, r5
 8005066:	eb44 0406 	adc.w	r4, r4, r6
 800506a:	f04f 0100 	mov.w	r1, #0
 800506e:	f04f 0200 	mov.w	r2, #0
 8005072:	02a2      	lsls	r2, r4, #10
 8005074:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8005078:	0299      	lsls	r1, r3, #10
 800507a:	460b      	mov	r3, r1
 800507c:	4614      	mov	r4, r2
 800507e:	4618      	mov	r0, r3
 8005080:	4621      	mov	r1, r4
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	f04f 0400 	mov.w	r4, #0
 8005088:	461a      	mov	r2, r3
 800508a:	4623      	mov	r3, r4
 800508c:	f7fb fd94 	bl	8000bb8 <__aeabi_uldivmod>
 8005090:	4603      	mov	r3, r0
 8005092:	460c      	mov	r4, r1
 8005094:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005096:	4b0b      	ldr	r3, [pc, #44]	; (80050c4 <HAL_RCC_GetSysClockFreq+0x158>)
 8005098:	685b      	ldr	r3, [r3, #4]
 800509a:	0c1b      	lsrs	r3, r3, #16
 800509c:	f003 0303 	and.w	r3, r3, #3
 80050a0:	3301      	adds	r3, #1
 80050a2:	005b      	lsls	r3, r3, #1
 80050a4:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80050a6:	68fa      	ldr	r2, [r7, #12]
 80050a8:	683b      	ldr	r3, [r7, #0]
 80050aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80050ae:	60bb      	str	r3, [r7, #8]
      break;
 80050b0:	e002      	b.n	80050b8 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80050b2:	4b05      	ldr	r3, [pc, #20]	; (80050c8 <HAL_RCC_GetSysClockFreq+0x15c>)
 80050b4:	60bb      	str	r3, [r7, #8]
      break;
 80050b6:	bf00      	nop
    }
  }
  return sysclockfreq;
 80050b8:	68bb      	ldr	r3, [r7, #8]
}
 80050ba:	4618      	mov	r0, r3
 80050bc:	3714      	adds	r7, #20
 80050be:	46bd      	mov	sp, r7
 80050c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80050c2:	bf00      	nop
 80050c4:	40023800 	.word	0x40023800
 80050c8:	00f42400 	.word	0x00f42400
 80050cc:	017d7840 	.word	0x017d7840

080050d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80050d0:	b480      	push	{r7}
 80050d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80050d4:	4b03      	ldr	r3, [pc, #12]	; (80050e4 <HAL_RCC_GetHCLKFreq+0x14>)
 80050d6:	681b      	ldr	r3, [r3, #0]
}
 80050d8:	4618      	mov	r0, r3
 80050da:	46bd      	mov	sp, r7
 80050dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e0:	4770      	bx	lr
 80050e2:	bf00      	nop
 80050e4:	20000010 	.word	0x20000010

080050e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80050e8:	b580      	push	{r7, lr}
 80050ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80050ec:	f7ff fff0 	bl	80050d0 <HAL_RCC_GetHCLKFreq>
 80050f0:	4601      	mov	r1, r0
 80050f2:	4b05      	ldr	r3, [pc, #20]	; (8005108 <HAL_RCC_GetPCLK1Freq+0x20>)
 80050f4:	689b      	ldr	r3, [r3, #8]
 80050f6:	0a9b      	lsrs	r3, r3, #10
 80050f8:	f003 0307 	and.w	r3, r3, #7
 80050fc:	4a03      	ldr	r2, [pc, #12]	; (800510c <HAL_RCC_GetPCLK1Freq+0x24>)
 80050fe:	5cd3      	ldrb	r3, [r2, r3]
 8005100:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005104:	4618      	mov	r0, r3
 8005106:	bd80      	pop	{r7, pc}
 8005108:	40023800 	.word	0x40023800
 800510c:	080095cc 	.word	0x080095cc

08005110 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005110:	b580      	push	{r7, lr}
 8005112:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005114:	f7ff ffdc 	bl	80050d0 <HAL_RCC_GetHCLKFreq>
 8005118:	4601      	mov	r1, r0
 800511a:	4b05      	ldr	r3, [pc, #20]	; (8005130 <HAL_RCC_GetPCLK2Freq+0x20>)
 800511c:	689b      	ldr	r3, [r3, #8]
 800511e:	0b5b      	lsrs	r3, r3, #13
 8005120:	f003 0307 	and.w	r3, r3, #7
 8005124:	4a03      	ldr	r2, [pc, #12]	; (8005134 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005126:	5cd3      	ldrb	r3, [r2, r3]
 8005128:	fa21 f303 	lsr.w	r3, r1, r3
}
 800512c:	4618      	mov	r0, r3
 800512e:	bd80      	pop	{r7, pc}
 8005130:	40023800 	.word	0x40023800
 8005134:	080095cc 	.word	0x080095cc

08005138 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005138:	b580      	push	{r7, lr}
 800513a:	b082      	sub	sp, #8
 800513c:	af00      	add	r7, sp, #0
 800513e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2b00      	cmp	r3, #0
 8005144:	d101      	bne.n	800514a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005146:	2301      	movs	r3, #1
 8005148:	e01d      	b.n	8005186 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005150:	b2db      	uxtb	r3, r3
 8005152:	2b00      	cmp	r3, #0
 8005154:	d106      	bne.n	8005164 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	2200      	movs	r2, #0
 800515a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800515e:	6878      	ldr	r0, [r7, #4]
 8005160:	f7fd fc46 	bl	80029f0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	2202      	movs	r2, #2
 8005168:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681a      	ldr	r2, [r3, #0]
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	3304      	adds	r3, #4
 8005174:	4619      	mov	r1, r3
 8005176:	4610      	mov	r0, r2
 8005178:	f000 f82e 	bl	80051d8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	2201      	movs	r2, #1
 8005180:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005184:	2300      	movs	r3, #0
}
 8005186:	4618      	mov	r0, r3
 8005188:	3708      	adds	r7, #8
 800518a:	46bd      	mov	sp, r7
 800518c:	bd80      	pop	{r7, pc}

0800518e <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800518e:	b480      	push	{r7}
 8005190:	b085      	sub	sp, #20
 8005192:	af00      	add	r7, sp, #0
 8005194:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	2202      	movs	r2, #2
 800519a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	689b      	ldr	r3, [r3, #8]
 80051a4:	f003 0307 	and.w	r3, r3, #7
 80051a8:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	2b06      	cmp	r3, #6
 80051ae:	d007      	beq.n	80051c0 <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	681a      	ldr	r2, [r3, #0]
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	f042 0201 	orr.w	r2, r2, #1
 80051be:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2201      	movs	r2, #1
 80051c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80051c8:	2300      	movs	r3, #0
}
 80051ca:	4618      	mov	r0, r3
 80051cc:	3714      	adds	r7, #20
 80051ce:	46bd      	mov	sp, r7
 80051d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d4:	4770      	bx	lr
	...

080051d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80051d8:	b480      	push	{r7}
 80051da:	b085      	sub	sp, #20
 80051dc:	af00      	add	r7, sp, #0
 80051de:	6078      	str	r0, [r7, #4]
 80051e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	4a34      	ldr	r2, [pc, #208]	; (80052bc <TIM_Base_SetConfig+0xe4>)
 80051ec:	4293      	cmp	r3, r2
 80051ee:	d00f      	beq.n	8005210 <TIM_Base_SetConfig+0x38>
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80051f6:	d00b      	beq.n	8005210 <TIM_Base_SetConfig+0x38>
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	4a31      	ldr	r2, [pc, #196]	; (80052c0 <TIM_Base_SetConfig+0xe8>)
 80051fc:	4293      	cmp	r3, r2
 80051fe:	d007      	beq.n	8005210 <TIM_Base_SetConfig+0x38>
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	4a30      	ldr	r2, [pc, #192]	; (80052c4 <TIM_Base_SetConfig+0xec>)
 8005204:	4293      	cmp	r3, r2
 8005206:	d003      	beq.n	8005210 <TIM_Base_SetConfig+0x38>
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	4a2f      	ldr	r2, [pc, #188]	; (80052c8 <TIM_Base_SetConfig+0xf0>)
 800520c:	4293      	cmp	r3, r2
 800520e:	d108      	bne.n	8005222 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005216:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005218:	683b      	ldr	r3, [r7, #0]
 800521a:	685b      	ldr	r3, [r3, #4]
 800521c:	68fa      	ldr	r2, [r7, #12]
 800521e:	4313      	orrs	r3, r2
 8005220:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	4a25      	ldr	r2, [pc, #148]	; (80052bc <TIM_Base_SetConfig+0xe4>)
 8005226:	4293      	cmp	r3, r2
 8005228:	d01b      	beq.n	8005262 <TIM_Base_SetConfig+0x8a>
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005230:	d017      	beq.n	8005262 <TIM_Base_SetConfig+0x8a>
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	4a22      	ldr	r2, [pc, #136]	; (80052c0 <TIM_Base_SetConfig+0xe8>)
 8005236:	4293      	cmp	r3, r2
 8005238:	d013      	beq.n	8005262 <TIM_Base_SetConfig+0x8a>
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	4a21      	ldr	r2, [pc, #132]	; (80052c4 <TIM_Base_SetConfig+0xec>)
 800523e:	4293      	cmp	r3, r2
 8005240:	d00f      	beq.n	8005262 <TIM_Base_SetConfig+0x8a>
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	4a20      	ldr	r2, [pc, #128]	; (80052c8 <TIM_Base_SetConfig+0xf0>)
 8005246:	4293      	cmp	r3, r2
 8005248:	d00b      	beq.n	8005262 <TIM_Base_SetConfig+0x8a>
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	4a1f      	ldr	r2, [pc, #124]	; (80052cc <TIM_Base_SetConfig+0xf4>)
 800524e:	4293      	cmp	r3, r2
 8005250:	d007      	beq.n	8005262 <TIM_Base_SetConfig+0x8a>
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	4a1e      	ldr	r2, [pc, #120]	; (80052d0 <TIM_Base_SetConfig+0xf8>)
 8005256:	4293      	cmp	r3, r2
 8005258:	d003      	beq.n	8005262 <TIM_Base_SetConfig+0x8a>
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	4a1d      	ldr	r2, [pc, #116]	; (80052d4 <TIM_Base_SetConfig+0xfc>)
 800525e:	4293      	cmp	r3, r2
 8005260:	d108      	bne.n	8005274 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005268:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800526a:	683b      	ldr	r3, [r7, #0]
 800526c:	68db      	ldr	r3, [r3, #12]
 800526e:	68fa      	ldr	r2, [r7, #12]
 8005270:	4313      	orrs	r3, r2
 8005272:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800527a:	683b      	ldr	r3, [r7, #0]
 800527c:	695b      	ldr	r3, [r3, #20]
 800527e:	4313      	orrs	r3, r2
 8005280:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	68fa      	ldr	r2, [r7, #12]
 8005286:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005288:	683b      	ldr	r3, [r7, #0]
 800528a:	689a      	ldr	r2, [r3, #8]
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005290:	683b      	ldr	r3, [r7, #0]
 8005292:	681a      	ldr	r2, [r3, #0]
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	4a08      	ldr	r2, [pc, #32]	; (80052bc <TIM_Base_SetConfig+0xe4>)
 800529c:	4293      	cmp	r3, r2
 800529e:	d103      	bne.n	80052a8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80052a0:	683b      	ldr	r3, [r7, #0]
 80052a2:	691a      	ldr	r2, [r3, #16]
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2201      	movs	r2, #1
 80052ac:	615a      	str	r2, [r3, #20]
}
 80052ae:	bf00      	nop
 80052b0:	3714      	adds	r7, #20
 80052b2:	46bd      	mov	sp, r7
 80052b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b8:	4770      	bx	lr
 80052ba:	bf00      	nop
 80052bc:	40010000 	.word	0x40010000
 80052c0:	40000400 	.word	0x40000400
 80052c4:	40000800 	.word	0x40000800
 80052c8:	40000c00 	.word	0x40000c00
 80052cc:	40014000 	.word	0x40014000
 80052d0:	40014400 	.word	0x40014400
 80052d4:	40014800 	.word	0x40014800

080052d8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80052d8:	b580      	push	{r7, lr}
 80052da:	b082      	sub	sp, #8
 80052dc:	af00      	add	r7, sp, #0
 80052de:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d101      	bne.n	80052ea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80052e6:	2301      	movs	r3, #1
 80052e8:	e03f      	b.n	800536a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80052f0:	b2db      	uxtb	r3, r3
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d106      	bne.n	8005304 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	2200      	movs	r2, #0
 80052fa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80052fe:	6878      	ldr	r0, [r7, #4]
 8005300:	f7fd fb98 	bl	8002a34 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	2224      	movs	r2, #36	; 0x24
 8005308:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	68da      	ldr	r2, [r3, #12]
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800531a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800531c:	6878      	ldr	r0, [r7, #4]
 800531e:	f000 f90b 	bl	8005538 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	691a      	ldr	r2, [r3, #16]
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005330:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	695a      	ldr	r2, [r3, #20]
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005340:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	68da      	ldr	r2, [r3, #12]
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005350:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	2200      	movs	r2, #0
 8005356:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2220      	movs	r2, #32
 800535c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2220      	movs	r2, #32
 8005364:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8005368:	2300      	movs	r3, #0
}
 800536a:	4618      	mov	r0, r3
 800536c:	3708      	adds	r7, #8
 800536e:	46bd      	mov	sp, r7
 8005370:	bd80      	pop	{r7, pc}

08005372 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005372:	b580      	push	{r7, lr}
 8005374:	b088      	sub	sp, #32
 8005376:	af02      	add	r7, sp, #8
 8005378:	60f8      	str	r0, [r7, #12]
 800537a:	60b9      	str	r1, [r7, #8]
 800537c:	603b      	str	r3, [r7, #0]
 800537e:	4613      	mov	r3, r2
 8005380:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8005382:	2300      	movs	r3, #0
 8005384:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800538c:	b2db      	uxtb	r3, r3
 800538e:	2b20      	cmp	r3, #32
 8005390:	f040 8083 	bne.w	800549a <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8005394:	68bb      	ldr	r3, [r7, #8]
 8005396:	2b00      	cmp	r3, #0
 8005398:	d002      	beq.n	80053a0 <HAL_UART_Transmit+0x2e>
 800539a:	88fb      	ldrh	r3, [r7, #6]
 800539c:	2b00      	cmp	r3, #0
 800539e:	d101      	bne.n	80053a4 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 80053a0:	2301      	movs	r3, #1
 80053a2:	e07b      	b.n	800549c <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80053aa:	2b01      	cmp	r3, #1
 80053ac:	d101      	bne.n	80053b2 <HAL_UART_Transmit+0x40>
 80053ae:	2302      	movs	r3, #2
 80053b0:	e074      	b.n	800549c <HAL_UART_Transmit+0x12a>
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	2201      	movs	r2, #1
 80053b6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	2200      	movs	r2, #0
 80053be:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	2221      	movs	r2, #33	; 0x21
 80053c4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80053c8:	f7fd fc8a 	bl	8002ce0 <HAL_GetTick>
 80053cc:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	88fa      	ldrh	r2, [r7, #6]
 80053d2:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	88fa      	ldrh	r2, [r7, #6]
 80053d8:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	2200      	movs	r2, #0
 80053de:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 80053e2:	e042      	b.n	800546a <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80053e8:	b29b      	uxth	r3, r3
 80053ea:	3b01      	subs	r3, #1
 80053ec:	b29a      	uxth	r2, r3
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	689b      	ldr	r3, [r3, #8]
 80053f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80053fa:	d122      	bne.n	8005442 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80053fc:	683b      	ldr	r3, [r7, #0]
 80053fe:	9300      	str	r3, [sp, #0]
 8005400:	697b      	ldr	r3, [r7, #20]
 8005402:	2200      	movs	r2, #0
 8005404:	2180      	movs	r1, #128	; 0x80
 8005406:	68f8      	ldr	r0, [r7, #12]
 8005408:	f000 f84c 	bl	80054a4 <UART_WaitOnFlagUntilTimeout>
 800540c:	4603      	mov	r3, r0
 800540e:	2b00      	cmp	r3, #0
 8005410:	d001      	beq.n	8005416 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8005412:	2303      	movs	r3, #3
 8005414:	e042      	b.n	800549c <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8005416:	68bb      	ldr	r3, [r7, #8]
 8005418:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800541a:	693b      	ldr	r3, [r7, #16]
 800541c:	881b      	ldrh	r3, [r3, #0]
 800541e:	461a      	mov	r2, r3
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005428:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	691b      	ldr	r3, [r3, #16]
 800542e:	2b00      	cmp	r3, #0
 8005430:	d103      	bne.n	800543a <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8005432:	68bb      	ldr	r3, [r7, #8]
 8005434:	3302      	adds	r3, #2
 8005436:	60bb      	str	r3, [r7, #8]
 8005438:	e017      	b.n	800546a <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 800543a:	68bb      	ldr	r3, [r7, #8]
 800543c:	3301      	adds	r3, #1
 800543e:	60bb      	str	r3, [r7, #8]
 8005440:	e013      	b.n	800546a <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005442:	683b      	ldr	r3, [r7, #0]
 8005444:	9300      	str	r3, [sp, #0]
 8005446:	697b      	ldr	r3, [r7, #20]
 8005448:	2200      	movs	r2, #0
 800544a:	2180      	movs	r1, #128	; 0x80
 800544c:	68f8      	ldr	r0, [r7, #12]
 800544e:	f000 f829 	bl	80054a4 <UART_WaitOnFlagUntilTimeout>
 8005452:	4603      	mov	r3, r0
 8005454:	2b00      	cmp	r3, #0
 8005456:	d001      	beq.n	800545c <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8005458:	2303      	movs	r3, #3
 800545a:	e01f      	b.n	800549c <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800545c:	68bb      	ldr	r3, [r7, #8]
 800545e:	1c5a      	adds	r2, r3, #1
 8005460:	60ba      	str	r2, [r7, #8]
 8005462:	781a      	ldrb	r2, [r3, #0]
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800546e:	b29b      	uxth	r3, r3
 8005470:	2b00      	cmp	r3, #0
 8005472:	d1b7      	bne.n	80053e4 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005474:	683b      	ldr	r3, [r7, #0]
 8005476:	9300      	str	r3, [sp, #0]
 8005478:	697b      	ldr	r3, [r7, #20]
 800547a:	2200      	movs	r2, #0
 800547c:	2140      	movs	r1, #64	; 0x40
 800547e:	68f8      	ldr	r0, [r7, #12]
 8005480:	f000 f810 	bl	80054a4 <UART_WaitOnFlagUntilTimeout>
 8005484:	4603      	mov	r3, r0
 8005486:	2b00      	cmp	r3, #0
 8005488:	d001      	beq.n	800548e <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 800548a:	2303      	movs	r3, #3
 800548c:	e006      	b.n	800549c <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	2220      	movs	r2, #32
 8005492:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8005496:	2300      	movs	r3, #0
 8005498:	e000      	b.n	800549c <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800549a:	2302      	movs	r3, #2
  }
}
 800549c:	4618      	mov	r0, r3
 800549e:	3718      	adds	r7, #24
 80054a0:	46bd      	mov	sp, r7
 80054a2:	bd80      	pop	{r7, pc}

080054a4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80054a4:	b580      	push	{r7, lr}
 80054a6:	b084      	sub	sp, #16
 80054a8:	af00      	add	r7, sp, #0
 80054aa:	60f8      	str	r0, [r7, #12]
 80054ac:	60b9      	str	r1, [r7, #8]
 80054ae:	603b      	str	r3, [r7, #0]
 80054b0:	4613      	mov	r3, r2
 80054b2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80054b4:	e02c      	b.n	8005510 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80054b6:	69bb      	ldr	r3, [r7, #24]
 80054b8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80054bc:	d028      	beq.n	8005510 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80054be:	69bb      	ldr	r3, [r7, #24]
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d007      	beq.n	80054d4 <UART_WaitOnFlagUntilTimeout+0x30>
 80054c4:	f7fd fc0c 	bl	8002ce0 <HAL_GetTick>
 80054c8:	4602      	mov	r2, r0
 80054ca:	683b      	ldr	r3, [r7, #0]
 80054cc:	1ad3      	subs	r3, r2, r3
 80054ce:	69ba      	ldr	r2, [r7, #24]
 80054d0:	429a      	cmp	r2, r3
 80054d2:	d21d      	bcs.n	8005510 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	68da      	ldr	r2, [r3, #12]
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80054e2:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	695a      	ldr	r2, [r3, #20]
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	f022 0201 	bic.w	r2, r2, #1
 80054f2:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	2220      	movs	r2, #32
 80054f8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	2220      	movs	r2, #32
 8005500:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	2200      	movs	r2, #0
 8005508:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800550c:	2303      	movs	r3, #3
 800550e:	e00f      	b.n	8005530 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	681a      	ldr	r2, [r3, #0]
 8005516:	68bb      	ldr	r3, [r7, #8]
 8005518:	4013      	ands	r3, r2
 800551a:	68ba      	ldr	r2, [r7, #8]
 800551c:	429a      	cmp	r2, r3
 800551e:	bf0c      	ite	eq
 8005520:	2301      	moveq	r3, #1
 8005522:	2300      	movne	r3, #0
 8005524:	b2db      	uxtb	r3, r3
 8005526:	461a      	mov	r2, r3
 8005528:	79fb      	ldrb	r3, [r7, #7]
 800552a:	429a      	cmp	r2, r3
 800552c:	d0c3      	beq.n	80054b6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800552e:	2300      	movs	r3, #0
}
 8005530:	4618      	mov	r0, r3
 8005532:	3710      	adds	r7, #16
 8005534:	46bd      	mov	sp, r7
 8005536:	bd80      	pop	{r7, pc}

08005538 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005538:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800553c:	b085      	sub	sp, #20
 800553e:	af00      	add	r7, sp, #0
 8005540:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	691b      	ldr	r3, [r3, #16]
 8005548:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	68da      	ldr	r2, [r3, #12]
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	430a      	orrs	r2, r1
 8005556:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	689a      	ldr	r2, [r3, #8]
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	691b      	ldr	r3, [r3, #16]
 8005560:	431a      	orrs	r2, r3
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	695b      	ldr	r3, [r3, #20]
 8005566:	431a      	orrs	r2, r3
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	69db      	ldr	r3, [r3, #28]
 800556c:	4313      	orrs	r3, r2
 800556e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	68db      	ldr	r3, [r3, #12]
 8005576:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800557a:	f023 030c 	bic.w	r3, r3, #12
 800557e:	687a      	ldr	r2, [r7, #4]
 8005580:	6812      	ldr	r2, [r2, #0]
 8005582:	68f9      	ldr	r1, [r7, #12]
 8005584:	430b      	orrs	r3, r1
 8005586:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	695b      	ldr	r3, [r3, #20]
 800558e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	699a      	ldr	r2, [r3, #24]
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	430a      	orrs	r2, r1
 800559c:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	69db      	ldr	r3, [r3, #28]
 80055a2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80055a6:	f040 818b 	bne.w	80058c0 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	4ac1      	ldr	r2, [pc, #772]	; (80058b4 <UART_SetConfig+0x37c>)
 80055b0:	4293      	cmp	r3, r2
 80055b2:	d005      	beq.n	80055c0 <UART_SetConfig+0x88>
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	4abf      	ldr	r2, [pc, #764]	; (80058b8 <UART_SetConfig+0x380>)
 80055ba:	4293      	cmp	r3, r2
 80055bc:	f040 80bd 	bne.w	800573a <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80055c0:	f7ff fda6 	bl	8005110 <HAL_RCC_GetPCLK2Freq>
 80055c4:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80055c6:	68bb      	ldr	r3, [r7, #8]
 80055c8:	461d      	mov	r5, r3
 80055ca:	f04f 0600 	mov.w	r6, #0
 80055ce:	46a8      	mov	r8, r5
 80055d0:	46b1      	mov	r9, r6
 80055d2:	eb18 0308 	adds.w	r3, r8, r8
 80055d6:	eb49 0409 	adc.w	r4, r9, r9
 80055da:	4698      	mov	r8, r3
 80055dc:	46a1      	mov	r9, r4
 80055de:	eb18 0805 	adds.w	r8, r8, r5
 80055e2:	eb49 0906 	adc.w	r9, r9, r6
 80055e6:	f04f 0100 	mov.w	r1, #0
 80055ea:	f04f 0200 	mov.w	r2, #0
 80055ee:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80055f2:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80055f6:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80055fa:	4688      	mov	r8, r1
 80055fc:	4691      	mov	r9, r2
 80055fe:	eb18 0005 	adds.w	r0, r8, r5
 8005602:	eb49 0106 	adc.w	r1, r9, r6
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	685b      	ldr	r3, [r3, #4]
 800560a:	461d      	mov	r5, r3
 800560c:	f04f 0600 	mov.w	r6, #0
 8005610:	196b      	adds	r3, r5, r5
 8005612:	eb46 0406 	adc.w	r4, r6, r6
 8005616:	461a      	mov	r2, r3
 8005618:	4623      	mov	r3, r4
 800561a:	f7fb facd 	bl	8000bb8 <__aeabi_uldivmod>
 800561e:	4603      	mov	r3, r0
 8005620:	460c      	mov	r4, r1
 8005622:	461a      	mov	r2, r3
 8005624:	4ba5      	ldr	r3, [pc, #660]	; (80058bc <UART_SetConfig+0x384>)
 8005626:	fba3 2302 	umull	r2, r3, r3, r2
 800562a:	095b      	lsrs	r3, r3, #5
 800562c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005630:	68bb      	ldr	r3, [r7, #8]
 8005632:	461d      	mov	r5, r3
 8005634:	f04f 0600 	mov.w	r6, #0
 8005638:	46a9      	mov	r9, r5
 800563a:	46b2      	mov	sl, r6
 800563c:	eb19 0309 	adds.w	r3, r9, r9
 8005640:	eb4a 040a 	adc.w	r4, sl, sl
 8005644:	4699      	mov	r9, r3
 8005646:	46a2      	mov	sl, r4
 8005648:	eb19 0905 	adds.w	r9, r9, r5
 800564c:	eb4a 0a06 	adc.w	sl, sl, r6
 8005650:	f04f 0100 	mov.w	r1, #0
 8005654:	f04f 0200 	mov.w	r2, #0
 8005658:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800565c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005660:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005664:	4689      	mov	r9, r1
 8005666:	4692      	mov	sl, r2
 8005668:	eb19 0005 	adds.w	r0, r9, r5
 800566c:	eb4a 0106 	adc.w	r1, sl, r6
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	685b      	ldr	r3, [r3, #4]
 8005674:	461d      	mov	r5, r3
 8005676:	f04f 0600 	mov.w	r6, #0
 800567a:	196b      	adds	r3, r5, r5
 800567c:	eb46 0406 	adc.w	r4, r6, r6
 8005680:	461a      	mov	r2, r3
 8005682:	4623      	mov	r3, r4
 8005684:	f7fb fa98 	bl	8000bb8 <__aeabi_uldivmod>
 8005688:	4603      	mov	r3, r0
 800568a:	460c      	mov	r4, r1
 800568c:	461a      	mov	r2, r3
 800568e:	4b8b      	ldr	r3, [pc, #556]	; (80058bc <UART_SetConfig+0x384>)
 8005690:	fba3 1302 	umull	r1, r3, r3, r2
 8005694:	095b      	lsrs	r3, r3, #5
 8005696:	2164      	movs	r1, #100	; 0x64
 8005698:	fb01 f303 	mul.w	r3, r1, r3
 800569c:	1ad3      	subs	r3, r2, r3
 800569e:	00db      	lsls	r3, r3, #3
 80056a0:	3332      	adds	r3, #50	; 0x32
 80056a2:	4a86      	ldr	r2, [pc, #536]	; (80058bc <UART_SetConfig+0x384>)
 80056a4:	fba2 2303 	umull	r2, r3, r2, r3
 80056a8:	095b      	lsrs	r3, r3, #5
 80056aa:	005b      	lsls	r3, r3, #1
 80056ac:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80056b0:	4498      	add	r8, r3
 80056b2:	68bb      	ldr	r3, [r7, #8]
 80056b4:	461d      	mov	r5, r3
 80056b6:	f04f 0600 	mov.w	r6, #0
 80056ba:	46a9      	mov	r9, r5
 80056bc:	46b2      	mov	sl, r6
 80056be:	eb19 0309 	adds.w	r3, r9, r9
 80056c2:	eb4a 040a 	adc.w	r4, sl, sl
 80056c6:	4699      	mov	r9, r3
 80056c8:	46a2      	mov	sl, r4
 80056ca:	eb19 0905 	adds.w	r9, r9, r5
 80056ce:	eb4a 0a06 	adc.w	sl, sl, r6
 80056d2:	f04f 0100 	mov.w	r1, #0
 80056d6:	f04f 0200 	mov.w	r2, #0
 80056da:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80056de:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80056e2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80056e6:	4689      	mov	r9, r1
 80056e8:	4692      	mov	sl, r2
 80056ea:	eb19 0005 	adds.w	r0, r9, r5
 80056ee:	eb4a 0106 	adc.w	r1, sl, r6
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	685b      	ldr	r3, [r3, #4]
 80056f6:	461d      	mov	r5, r3
 80056f8:	f04f 0600 	mov.w	r6, #0
 80056fc:	196b      	adds	r3, r5, r5
 80056fe:	eb46 0406 	adc.w	r4, r6, r6
 8005702:	461a      	mov	r2, r3
 8005704:	4623      	mov	r3, r4
 8005706:	f7fb fa57 	bl	8000bb8 <__aeabi_uldivmod>
 800570a:	4603      	mov	r3, r0
 800570c:	460c      	mov	r4, r1
 800570e:	461a      	mov	r2, r3
 8005710:	4b6a      	ldr	r3, [pc, #424]	; (80058bc <UART_SetConfig+0x384>)
 8005712:	fba3 1302 	umull	r1, r3, r3, r2
 8005716:	095b      	lsrs	r3, r3, #5
 8005718:	2164      	movs	r1, #100	; 0x64
 800571a:	fb01 f303 	mul.w	r3, r1, r3
 800571e:	1ad3      	subs	r3, r2, r3
 8005720:	00db      	lsls	r3, r3, #3
 8005722:	3332      	adds	r3, #50	; 0x32
 8005724:	4a65      	ldr	r2, [pc, #404]	; (80058bc <UART_SetConfig+0x384>)
 8005726:	fba2 2303 	umull	r2, r3, r2, r3
 800572a:	095b      	lsrs	r3, r3, #5
 800572c:	f003 0207 	and.w	r2, r3, #7
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	4442      	add	r2, r8
 8005736:	609a      	str	r2, [r3, #8]
 8005738:	e26f      	b.n	8005c1a <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800573a:	f7ff fcd5 	bl	80050e8 <HAL_RCC_GetPCLK1Freq>
 800573e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005740:	68bb      	ldr	r3, [r7, #8]
 8005742:	461d      	mov	r5, r3
 8005744:	f04f 0600 	mov.w	r6, #0
 8005748:	46a8      	mov	r8, r5
 800574a:	46b1      	mov	r9, r6
 800574c:	eb18 0308 	adds.w	r3, r8, r8
 8005750:	eb49 0409 	adc.w	r4, r9, r9
 8005754:	4698      	mov	r8, r3
 8005756:	46a1      	mov	r9, r4
 8005758:	eb18 0805 	adds.w	r8, r8, r5
 800575c:	eb49 0906 	adc.w	r9, r9, r6
 8005760:	f04f 0100 	mov.w	r1, #0
 8005764:	f04f 0200 	mov.w	r2, #0
 8005768:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800576c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005770:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005774:	4688      	mov	r8, r1
 8005776:	4691      	mov	r9, r2
 8005778:	eb18 0005 	adds.w	r0, r8, r5
 800577c:	eb49 0106 	adc.w	r1, r9, r6
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	685b      	ldr	r3, [r3, #4]
 8005784:	461d      	mov	r5, r3
 8005786:	f04f 0600 	mov.w	r6, #0
 800578a:	196b      	adds	r3, r5, r5
 800578c:	eb46 0406 	adc.w	r4, r6, r6
 8005790:	461a      	mov	r2, r3
 8005792:	4623      	mov	r3, r4
 8005794:	f7fb fa10 	bl	8000bb8 <__aeabi_uldivmod>
 8005798:	4603      	mov	r3, r0
 800579a:	460c      	mov	r4, r1
 800579c:	461a      	mov	r2, r3
 800579e:	4b47      	ldr	r3, [pc, #284]	; (80058bc <UART_SetConfig+0x384>)
 80057a0:	fba3 2302 	umull	r2, r3, r3, r2
 80057a4:	095b      	lsrs	r3, r3, #5
 80057a6:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80057aa:	68bb      	ldr	r3, [r7, #8]
 80057ac:	461d      	mov	r5, r3
 80057ae:	f04f 0600 	mov.w	r6, #0
 80057b2:	46a9      	mov	r9, r5
 80057b4:	46b2      	mov	sl, r6
 80057b6:	eb19 0309 	adds.w	r3, r9, r9
 80057ba:	eb4a 040a 	adc.w	r4, sl, sl
 80057be:	4699      	mov	r9, r3
 80057c0:	46a2      	mov	sl, r4
 80057c2:	eb19 0905 	adds.w	r9, r9, r5
 80057c6:	eb4a 0a06 	adc.w	sl, sl, r6
 80057ca:	f04f 0100 	mov.w	r1, #0
 80057ce:	f04f 0200 	mov.w	r2, #0
 80057d2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80057d6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80057da:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80057de:	4689      	mov	r9, r1
 80057e0:	4692      	mov	sl, r2
 80057e2:	eb19 0005 	adds.w	r0, r9, r5
 80057e6:	eb4a 0106 	adc.w	r1, sl, r6
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	685b      	ldr	r3, [r3, #4]
 80057ee:	461d      	mov	r5, r3
 80057f0:	f04f 0600 	mov.w	r6, #0
 80057f4:	196b      	adds	r3, r5, r5
 80057f6:	eb46 0406 	adc.w	r4, r6, r6
 80057fa:	461a      	mov	r2, r3
 80057fc:	4623      	mov	r3, r4
 80057fe:	f7fb f9db 	bl	8000bb8 <__aeabi_uldivmod>
 8005802:	4603      	mov	r3, r0
 8005804:	460c      	mov	r4, r1
 8005806:	461a      	mov	r2, r3
 8005808:	4b2c      	ldr	r3, [pc, #176]	; (80058bc <UART_SetConfig+0x384>)
 800580a:	fba3 1302 	umull	r1, r3, r3, r2
 800580e:	095b      	lsrs	r3, r3, #5
 8005810:	2164      	movs	r1, #100	; 0x64
 8005812:	fb01 f303 	mul.w	r3, r1, r3
 8005816:	1ad3      	subs	r3, r2, r3
 8005818:	00db      	lsls	r3, r3, #3
 800581a:	3332      	adds	r3, #50	; 0x32
 800581c:	4a27      	ldr	r2, [pc, #156]	; (80058bc <UART_SetConfig+0x384>)
 800581e:	fba2 2303 	umull	r2, r3, r2, r3
 8005822:	095b      	lsrs	r3, r3, #5
 8005824:	005b      	lsls	r3, r3, #1
 8005826:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800582a:	4498      	add	r8, r3
 800582c:	68bb      	ldr	r3, [r7, #8]
 800582e:	461d      	mov	r5, r3
 8005830:	f04f 0600 	mov.w	r6, #0
 8005834:	46a9      	mov	r9, r5
 8005836:	46b2      	mov	sl, r6
 8005838:	eb19 0309 	adds.w	r3, r9, r9
 800583c:	eb4a 040a 	adc.w	r4, sl, sl
 8005840:	4699      	mov	r9, r3
 8005842:	46a2      	mov	sl, r4
 8005844:	eb19 0905 	adds.w	r9, r9, r5
 8005848:	eb4a 0a06 	adc.w	sl, sl, r6
 800584c:	f04f 0100 	mov.w	r1, #0
 8005850:	f04f 0200 	mov.w	r2, #0
 8005854:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005858:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800585c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005860:	4689      	mov	r9, r1
 8005862:	4692      	mov	sl, r2
 8005864:	eb19 0005 	adds.w	r0, r9, r5
 8005868:	eb4a 0106 	adc.w	r1, sl, r6
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	685b      	ldr	r3, [r3, #4]
 8005870:	461d      	mov	r5, r3
 8005872:	f04f 0600 	mov.w	r6, #0
 8005876:	196b      	adds	r3, r5, r5
 8005878:	eb46 0406 	adc.w	r4, r6, r6
 800587c:	461a      	mov	r2, r3
 800587e:	4623      	mov	r3, r4
 8005880:	f7fb f99a 	bl	8000bb8 <__aeabi_uldivmod>
 8005884:	4603      	mov	r3, r0
 8005886:	460c      	mov	r4, r1
 8005888:	461a      	mov	r2, r3
 800588a:	4b0c      	ldr	r3, [pc, #48]	; (80058bc <UART_SetConfig+0x384>)
 800588c:	fba3 1302 	umull	r1, r3, r3, r2
 8005890:	095b      	lsrs	r3, r3, #5
 8005892:	2164      	movs	r1, #100	; 0x64
 8005894:	fb01 f303 	mul.w	r3, r1, r3
 8005898:	1ad3      	subs	r3, r2, r3
 800589a:	00db      	lsls	r3, r3, #3
 800589c:	3332      	adds	r3, #50	; 0x32
 800589e:	4a07      	ldr	r2, [pc, #28]	; (80058bc <UART_SetConfig+0x384>)
 80058a0:	fba2 2303 	umull	r2, r3, r2, r3
 80058a4:	095b      	lsrs	r3, r3, #5
 80058a6:	f003 0207 	and.w	r2, r3, #7
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	4442      	add	r2, r8
 80058b0:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 80058b2:	e1b2      	b.n	8005c1a <UART_SetConfig+0x6e2>
 80058b4:	40011000 	.word	0x40011000
 80058b8:	40011400 	.word	0x40011400
 80058bc:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	4ad7      	ldr	r2, [pc, #860]	; (8005c24 <UART_SetConfig+0x6ec>)
 80058c6:	4293      	cmp	r3, r2
 80058c8:	d005      	beq.n	80058d6 <UART_SetConfig+0x39e>
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	4ad6      	ldr	r2, [pc, #856]	; (8005c28 <UART_SetConfig+0x6f0>)
 80058d0:	4293      	cmp	r3, r2
 80058d2:	f040 80d1 	bne.w	8005a78 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 80058d6:	f7ff fc1b 	bl	8005110 <HAL_RCC_GetPCLK2Freq>
 80058da:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80058dc:	68bb      	ldr	r3, [r7, #8]
 80058de:	469a      	mov	sl, r3
 80058e0:	f04f 0b00 	mov.w	fp, #0
 80058e4:	46d0      	mov	r8, sl
 80058e6:	46d9      	mov	r9, fp
 80058e8:	eb18 0308 	adds.w	r3, r8, r8
 80058ec:	eb49 0409 	adc.w	r4, r9, r9
 80058f0:	4698      	mov	r8, r3
 80058f2:	46a1      	mov	r9, r4
 80058f4:	eb18 080a 	adds.w	r8, r8, sl
 80058f8:	eb49 090b 	adc.w	r9, r9, fp
 80058fc:	f04f 0100 	mov.w	r1, #0
 8005900:	f04f 0200 	mov.w	r2, #0
 8005904:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005908:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800590c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005910:	4688      	mov	r8, r1
 8005912:	4691      	mov	r9, r2
 8005914:	eb1a 0508 	adds.w	r5, sl, r8
 8005918:	eb4b 0609 	adc.w	r6, fp, r9
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	685b      	ldr	r3, [r3, #4]
 8005920:	4619      	mov	r1, r3
 8005922:	f04f 0200 	mov.w	r2, #0
 8005926:	f04f 0300 	mov.w	r3, #0
 800592a:	f04f 0400 	mov.w	r4, #0
 800592e:	0094      	lsls	r4, r2, #2
 8005930:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005934:	008b      	lsls	r3, r1, #2
 8005936:	461a      	mov	r2, r3
 8005938:	4623      	mov	r3, r4
 800593a:	4628      	mov	r0, r5
 800593c:	4631      	mov	r1, r6
 800593e:	f7fb f93b 	bl	8000bb8 <__aeabi_uldivmod>
 8005942:	4603      	mov	r3, r0
 8005944:	460c      	mov	r4, r1
 8005946:	461a      	mov	r2, r3
 8005948:	4bb8      	ldr	r3, [pc, #736]	; (8005c2c <UART_SetConfig+0x6f4>)
 800594a:	fba3 2302 	umull	r2, r3, r3, r2
 800594e:	095b      	lsrs	r3, r3, #5
 8005950:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005954:	68bb      	ldr	r3, [r7, #8]
 8005956:	469b      	mov	fp, r3
 8005958:	f04f 0c00 	mov.w	ip, #0
 800595c:	46d9      	mov	r9, fp
 800595e:	46e2      	mov	sl, ip
 8005960:	eb19 0309 	adds.w	r3, r9, r9
 8005964:	eb4a 040a 	adc.w	r4, sl, sl
 8005968:	4699      	mov	r9, r3
 800596a:	46a2      	mov	sl, r4
 800596c:	eb19 090b 	adds.w	r9, r9, fp
 8005970:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005974:	f04f 0100 	mov.w	r1, #0
 8005978:	f04f 0200 	mov.w	r2, #0
 800597c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005980:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005984:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005988:	4689      	mov	r9, r1
 800598a:	4692      	mov	sl, r2
 800598c:	eb1b 0509 	adds.w	r5, fp, r9
 8005990:	eb4c 060a 	adc.w	r6, ip, sl
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	685b      	ldr	r3, [r3, #4]
 8005998:	4619      	mov	r1, r3
 800599a:	f04f 0200 	mov.w	r2, #0
 800599e:	f04f 0300 	mov.w	r3, #0
 80059a2:	f04f 0400 	mov.w	r4, #0
 80059a6:	0094      	lsls	r4, r2, #2
 80059a8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80059ac:	008b      	lsls	r3, r1, #2
 80059ae:	461a      	mov	r2, r3
 80059b0:	4623      	mov	r3, r4
 80059b2:	4628      	mov	r0, r5
 80059b4:	4631      	mov	r1, r6
 80059b6:	f7fb f8ff 	bl	8000bb8 <__aeabi_uldivmod>
 80059ba:	4603      	mov	r3, r0
 80059bc:	460c      	mov	r4, r1
 80059be:	461a      	mov	r2, r3
 80059c0:	4b9a      	ldr	r3, [pc, #616]	; (8005c2c <UART_SetConfig+0x6f4>)
 80059c2:	fba3 1302 	umull	r1, r3, r3, r2
 80059c6:	095b      	lsrs	r3, r3, #5
 80059c8:	2164      	movs	r1, #100	; 0x64
 80059ca:	fb01 f303 	mul.w	r3, r1, r3
 80059ce:	1ad3      	subs	r3, r2, r3
 80059d0:	011b      	lsls	r3, r3, #4
 80059d2:	3332      	adds	r3, #50	; 0x32
 80059d4:	4a95      	ldr	r2, [pc, #596]	; (8005c2c <UART_SetConfig+0x6f4>)
 80059d6:	fba2 2303 	umull	r2, r3, r2, r3
 80059da:	095b      	lsrs	r3, r3, #5
 80059dc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80059e0:	4498      	add	r8, r3
 80059e2:	68bb      	ldr	r3, [r7, #8]
 80059e4:	469b      	mov	fp, r3
 80059e6:	f04f 0c00 	mov.w	ip, #0
 80059ea:	46d9      	mov	r9, fp
 80059ec:	46e2      	mov	sl, ip
 80059ee:	eb19 0309 	adds.w	r3, r9, r9
 80059f2:	eb4a 040a 	adc.w	r4, sl, sl
 80059f6:	4699      	mov	r9, r3
 80059f8:	46a2      	mov	sl, r4
 80059fa:	eb19 090b 	adds.w	r9, r9, fp
 80059fe:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005a02:	f04f 0100 	mov.w	r1, #0
 8005a06:	f04f 0200 	mov.w	r2, #0
 8005a0a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005a0e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005a12:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005a16:	4689      	mov	r9, r1
 8005a18:	4692      	mov	sl, r2
 8005a1a:	eb1b 0509 	adds.w	r5, fp, r9
 8005a1e:	eb4c 060a 	adc.w	r6, ip, sl
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	685b      	ldr	r3, [r3, #4]
 8005a26:	4619      	mov	r1, r3
 8005a28:	f04f 0200 	mov.w	r2, #0
 8005a2c:	f04f 0300 	mov.w	r3, #0
 8005a30:	f04f 0400 	mov.w	r4, #0
 8005a34:	0094      	lsls	r4, r2, #2
 8005a36:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005a3a:	008b      	lsls	r3, r1, #2
 8005a3c:	461a      	mov	r2, r3
 8005a3e:	4623      	mov	r3, r4
 8005a40:	4628      	mov	r0, r5
 8005a42:	4631      	mov	r1, r6
 8005a44:	f7fb f8b8 	bl	8000bb8 <__aeabi_uldivmod>
 8005a48:	4603      	mov	r3, r0
 8005a4a:	460c      	mov	r4, r1
 8005a4c:	461a      	mov	r2, r3
 8005a4e:	4b77      	ldr	r3, [pc, #476]	; (8005c2c <UART_SetConfig+0x6f4>)
 8005a50:	fba3 1302 	umull	r1, r3, r3, r2
 8005a54:	095b      	lsrs	r3, r3, #5
 8005a56:	2164      	movs	r1, #100	; 0x64
 8005a58:	fb01 f303 	mul.w	r3, r1, r3
 8005a5c:	1ad3      	subs	r3, r2, r3
 8005a5e:	011b      	lsls	r3, r3, #4
 8005a60:	3332      	adds	r3, #50	; 0x32
 8005a62:	4a72      	ldr	r2, [pc, #456]	; (8005c2c <UART_SetConfig+0x6f4>)
 8005a64:	fba2 2303 	umull	r2, r3, r2, r3
 8005a68:	095b      	lsrs	r3, r3, #5
 8005a6a:	f003 020f 	and.w	r2, r3, #15
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	4442      	add	r2, r8
 8005a74:	609a      	str	r2, [r3, #8]
 8005a76:	e0d0      	b.n	8005c1a <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8005a78:	f7ff fb36 	bl	80050e8 <HAL_RCC_GetPCLK1Freq>
 8005a7c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005a7e:	68bb      	ldr	r3, [r7, #8]
 8005a80:	469a      	mov	sl, r3
 8005a82:	f04f 0b00 	mov.w	fp, #0
 8005a86:	46d0      	mov	r8, sl
 8005a88:	46d9      	mov	r9, fp
 8005a8a:	eb18 0308 	adds.w	r3, r8, r8
 8005a8e:	eb49 0409 	adc.w	r4, r9, r9
 8005a92:	4698      	mov	r8, r3
 8005a94:	46a1      	mov	r9, r4
 8005a96:	eb18 080a 	adds.w	r8, r8, sl
 8005a9a:	eb49 090b 	adc.w	r9, r9, fp
 8005a9e:	f04f 0100 	mov.w	r1, #0
 8005aa2:	f04f 0200 	mov.w	r2, #0
 8005aa6:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005aaa:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005aae:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005ab2:	4688      	mov	r8, r1
 8005ab4:	4691      	mov	r9, r2
 8005ab6:	eb1a 0508 	adds.w	r5, sl, r8
 8005aba:	eb4b 0609 	adc.w	r6, fp, r9
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	685b      	ldr	r3, [r3, #4]
 8005ac2:	4619      	mov	r1, r3
 8005ac4:	f04f 0200 	mov.w	r2, #0
 8005ac8:	f04f 0300 	mov.w	r3, #0
 8005acc:	f04f 0400 	mov.w	r4, #0
 8005ad0:	0094      	lsls	r4, r2, #2
 8005ad2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005ad6:	008b      	lsls	r3, r1, #2
 8005ad8:	461a      	mov	r2, r3
 8005ada:	4623      	mov	r3, r4
 8005adc:	4628      	mov	r0, r5
 8005ade:	4631      	mov	r1, r6
 8005ae0:	f7fb f86a 	bl	8000bb8 <__aeabi_uldivmod>
 8005ae4:	4603      	mov	r3, r0
 8005ae6:	460c      	mov	r4, r1
 8005ae8:	461a      	mov	r2, r3
 8005aea:	4b50      	ldr	r3, [pc, #320]	; (8005c2c <UART_SetConfig+0x6f4>)
 8005aec:	fba3 2302 	umull	r2, r3, r3, r2
 8005af0:	095b      	lsrs	r3, r3, #5
 8005af2:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005af6:	68bb      	ldr	r3, [r7, #8]
 8005af8:	469b      	mov	fp, r3
 8005afa:	f04f 0c00 	mov.w	ip, #0
 8005afe:	46d9      	mov	r9, fp
 8005b00:	46e2      	mov	sl, ip
 8005b02:	eb19 0309 	adds.w	r3, r9, r9
 8005b06:	eb4a 040a 	adc.w	r4, sl, sl
 8005b0a:	4699      	mov	r9, r3
 8005b0c:	46a2      	mov	sl, r4
 8005b0e:	eb19 090b 	adds.w	r9, r9, fp
 8005b12:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005b16:	f04f 0100 	mov.w	r1, #0
 8005b1a:	f04f 0200 	mov.w	r2, #0
 8005b1e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005b22:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005b26:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005b2a:	4689      	mov	r9, r1
 8005b2c:	4692      	mov	sl, r2
 8005b2e:	eb1b 0509 	adds.w	r5, fp, r9
 8005b32:	eb4c 060a 	adc.w	r6, ip, sl
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	685b      	ldr	r3, [r3, #4]
 8005b3a:	4619      	mov	r1, r3
 8005b3c:	f04f 0200 	mov.w	r2, #0
 8005b40:	f04f 0300 	mov.w	r3, #0
 8005b44:	f04f 0400 	mov.w	r4, #0
 8005b48:	0094      	lsls	r4, r2, #2
 8005b4a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005b4e:	008b      	lsls	r3, r1, #2
 8005b50:	461a      	mov	r2, r3
 8005b52:	4623      	mov	r3, r4
 8005b54:	4628      	mov	r0, r5
 8005b56:	4631      	mov	r1, r6
 8005b58:	f7fb f82e 	bl	8000bb8 <__aeabi_uldivmod>
 8005b5c:	4603      	mov	r3, r0
 8005b5e:	460c      	mov	r4, r1
 8005b60:	461a      	mov	r2, r3
 8005b62:	4b32      	ldr	r3, [pc, #200]	; (8005c2c <UART_SetConfig+0x6f4>)
 8005b64:	fba3 1302 	umull	r1, r3, r3, r2
 8005b68:	095b      	lsrs	r3, r3, #5
 8005b6a:	2164      	movs	r1, #100	; 0x64
 8005b6c:	fb01 f303 	mul.w	r3, r1, r3
 8005b70:	1ad3      	subs	r3, r2, r3
 8005b72:	011b      	lsls	r3, r3, #4
 8005b74:	3332      	adds	r3, #50	; 0x32
 8005b76:	4a2d      	ldr	r2, [pc, #180]	; (8005c2c <UART_SetConfig+0x6f4>)
 8005b78:	fba2 2303 	umull	r2, r3, r2, r3
 8005b7c:	095b      	lsrs	r3, r3, #5
 8005b7e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005b82:	4498      	add	r8, r3
 8005b84:	68bb      	ldr	r3, [r7, #8]
 8005b86:	469b      	mov	fp, r3
 8005b88:	f04f 0c00 	mov.w	ip, #0
 8005b8c:	46d9      	mov	r9, fp
 8005b8e:	46e2      	mov	sl, ip
 8005b90:	eb19 0309 	adds.w	r3, r9, r9
 8005b94:	eb4a 040a 	adc.w	r4, sl, sl
 8005b98:	4699      	mov	r9, r3
 8005b9a:	46a2      	mov	sl, r4
 8005b9c:	eb19 090b 	adds.w	r9, r9, fp
 8005ba0:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005ba4:	f04f 0100 	mov.w	r1, #0
 8005ba8:	f04f 0200 	mov.w	r2, #0
 8005bac:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005bb0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005bb4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005bb8:	4689      	mov	r9, r1
 8005bba:	4692      	mov	sl, r2
 8005bbc:	eb1b 0509 	adds.w	r5, fp, r9
 8005bc0:	eb4c 060a 	adc.w	r6, ip, sl
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	685b      	ldr	r3, [r3, #4]
 8005bc8:	4619      	mov	r1, r3
 8005bca:	f04f 0200 	mov.w	r2, #0
 8005bce:	f04f 0300 	mov.w	r3, #0
 8005bd2:	f04f 0400 	mov.w	r4, #0
 8005bd6:	0094      	lsls	r4, r2, #2
 8005bd8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005bdc:	008b      	lsls	r3, r1, #2
 8005bde:	461a      	mov	r2, r3
 8005be0:	4623      	mov	r3, r4
 8005be2:	4628      	mov	r0, r5
 8005be4:	4631      	mov	r1, r6
 8005be6:	f7fa ffe7 	bl	8000bb8 <__aeabi_uldivmod>
 8005bea:	4603      	mov	r3, r0
 8005bec:	460c      	mov	r4, r1
 8005bee:	461a      	mov	r2, r3
 8005bf0:	4b0e      	ldr	r3, [pc, #56]	; (8005c2c <UART_SetConfig+0x6f4>)
 8005bf2:	fba3 1302 	umull	r1, r3, r3, r2
 8005bf6:	095b      	lsrs	r3, r3, #5
 8005bf8:	2164      	movs	r1, #100	; 0x64
 8005bfa:	fb01 f303 	mul.w	r3, r1, r3
 8005bfe:	1ad3      	subs	r3, r2, r3
 8005c00:	011b      	lsls	r3, r3, #4
 8005c02:	3332      	adds	r3, #50	; 0x32
 8005c04:	4a09      	ldr	r2, [pc, #36]	; (8005c2c <UART_SetConfig+0x6f4>)
 8005c06:	fba2 2303 	umull	r2, r3, r2, r3
 8005c0a:	095b      	lsrs	r3, r3, #5
 8005c0c:	f003 020f 	and.w	r2, r3, #15
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	4442      	add	r2, r8
 8005c16:	609a      	str	r2, [r3, #8]
}
 8005c18:	e7ff      	b.n	8005c1a <UART_SetConfig+0x6e2>
 8005c1a:	bf00      	nop
 8005c1c:	3714      	adds	r7, #20
 8005c1e:	46bd      	mov	sp, r7
 8005c20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c24:	40011000 	.word	0x40011000
 8005c28:	40011400 	.word	0x40011400
 8005c2c:	51eb851f 	.word	0x51eb851f

08005c30 <__errno>:
 8005c30:	4b01      	ldr	r3, [pc, #4]	; (8005c38 <__errno+0x8>)
 8005c32:	6818      	ldr	r0, [r3, #0]
 8005c34:	4770      	bx	lr
 8005c36:	bf00      	nop
 8005c38:	2000001c 	.word	0x2000001c

08005c3c <__libc_init_array>:
 8005c3c:	b570      	push	{r4, r5, r6, lr}
 8005c3e:	4e0d      	ldr	r6, [pc, #52]	; (8005c74 <__libc_init_array+0x38>)
 8005c40:	4c0d      	ldr	r4, [pc, #52]	; (8005c78 <__libc_init_array+0x3c>)
 8005c42:	1ba4      	subs	r4, r4, r6
 8005c44:	10a4      	asrs	r4, r4, #2
 8005c46:	2500      	movs	r5, #0
 8005c48:	42a5      	cmp	r5, r4
 8005c4a:	d109      	bne.n	8005c60 <__libc_init_array+0x24>
 8005c4c:	4e0b      	ldr	r6, [pc, #44]	; (8005c7c <__libc_init_array+0x40>)
 8005c4e:	4c0c      	ldr	r4, [pc, #48]	; (8005c80 <__libc_init_array+0x44>)
 8005c50:	f002 f880 	bl	8007d54 <_init>
 8005c54:	1ba4      	subs	r4, r4, r6
 8005c56:	10a4      	asrs	r4, r4, #2
 8005c58:	2500      	movs	r5, #0
 8005c5a:	42a5      	cmp	r5, r4
 8005c5c:	d105      	bne.n	8005c6a <__libc_init_array+0x2e>
 8005c5e:	bd70      	pop	{r4, r5, r6, pc}
 8005c60:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005c64:	4798      	blx	r3
 8005c66:	3501      	adds	r5, #1
 8005c68:	e7ee      	b.n	8005c48 <__libc_init_array+0xc>
 8005c6a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005c6e:	4798      	blx	r3
 8005c70:	3501      	adds	r5, #1
 8005c72:	e7f2      	b.n	8005c5a <__libc_init_array+0x1e>
 8005c74:	08009838 	.word	0x08009838
 8005c78:	08009838 	.word	0x08009838
 8005c7c:	08009838 	.word	0x08009838
 8005c80:	0800983c 	.word	0x0800983c

08005c84 <memcpy>:
 8005c84:	b510      	push	{r4, lr}
 8005c86:	1e43      	subs	r3, r0, #1
 8005c88:	440a      	add	r2, r1
 8005c8a:	4291      	cmp	r1, r2
 8005c8c:	d100      	bne.n	8005c90 <memcpy+0xc>
 8005c8e:	bd10      	pop	{r4, pc}
 8005c90:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005c94:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005c98:	e7f7      	b.n	8005c8a <memcpy+0x6>

08005c9a <memset>:
 8005c9a:	4402      	add	r2, r0
 8005c9c:	4603      	mov	r3, r0
 8005c9e:	4293      	cmp	r3, r2
 8005ca0:	d100      	bne.n	8005ca4 <memset+0xa>
 8005ca2:	4770      	bx	lr
 8005ca4:	f803 1b01 	strb.w	r1, [r3], #1
 8005ca8:	e7f9      	b.n	8005c9e <memset+0x4>

08005caa <__cvt>:
 8005caa:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005cae:	ec55 4b10 	vmov	r4, r5, d0
 8005cb2:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8005cb4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005cb8:	2d00      	cmp	r5, #0
 8005cba:	460e      	mov	r6, r1
 8005cbc:	4691      	mov	r9, r2
 8005cbe:	4619      	mov	r1, r3
 8005cc0:	bfb8      	it	lt
 8005cc2:	4622      	movlt	r2, r4
 8005cc4:	462b      	mov	r3, r5
 8005cc6:	f027 0720 	bic.w	r7, r7, #32
 8005cca:	bfbb      	ittet	lt
 8005ccc:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005cd0:	461d      	movlt	r5, r3
 8005cd2:	2300      	movge	r3, #0
 8005cd4:	232d      	movlt	r3, #45	; 0x2d
 8005cd6:	bfb8      	it	lt
 8005cd8:	4614      	movlt	r4, r2
 8005cda:	2f46      	cmp	r7, #70	; 0x46
 8005cdc:	700b      	strb	r3, [r1, #0]
 8005cde:	d004      	beq.n	8005cea <__cvt+0x40>
 8005ce0:	2f45      	cmp	r7, #69	; 0x45
 8005ce2:	d100      	bne.n	8005ce6 <__cvt+0x3c>
 8005ce4:	3601      	adds	r6, #1
 8005ce6:	2102      	movs	r1, #2
 8005ce8:	e000      	b.n	8005cec <__cvt+0x42>
 8005cea:	2103      	movs	r1, #3
 8005cec:	ab03      	add	r3, sp, #12
 8005cee:	9301      	str	r3, [sp, #4]
 8005cf0:	ab02      	add	r3, sp, #8
 8005cf2:	9300      	str	r3, [sp, #0]
 8005cf4:	4632      	mov	r2, r6
 8005cf6:	4653      	mov	r3, sl
 8005cf8:	ec45 4b10 	vmov	d0, r4, r5
 8005cfc:	f000 fd00 	bl	8006700 <_dtoa_r>
 8005d00:	2f47      	cmp	r7, #71	; 0x47
 8005d02:	4680      	mov	r8, r0
 8005d04:	d102      	bne.n	8005d0c <__cvt+0x62>
 8005d06:	f019 0f01 	tst.w	r9, #1
 8005d0a:	d026      	beq.n	8005d5a <__cvt+0xb0>
 8005d0c:	2f46      	cmp	r7, #70	; 0x46
 8005d0e:	eb08 0906 	add.w	r9, r8, r6
 8005d12:	d111      	bne.n	8005d38 <__cvt+0x8e>
 8005d14:	f898 3000 	ldrb.w	r3, [r8]
 8005d18:	2b30      	cmp	r3, #48	; 0x30
 8005d1a:	d10a      	bne.n	8005d32 <__cvt+0x88>
 8005d1c:	2200      	movs	r2, #0
 8005d1e:	2300      	movs	r3, #0
 8005d20:	4620      	mov	r0, r4
 8005d22:	4629      	mov	r1, r5
 8005d24:	f7fa fed8 	bl	8000ad8 <__aeabi_dcmpeq>
 8005d28:	b918      	cbnz	r0, 8005d32 <__cvt+0x88>
 8005d2a:	f1c6 0601 	rsb	r6, r6, #1
 8005d2e:	f8ca 6000 	str.w	r6, [sl]
 8005d32:	f8da 3000 	ldr.w	r3, [sl]
 8005d36:	4499      	add	r9, r3
 8005d38:	2200      	movs	r2, #0
 8005d3a:	2300      	movs	r3, #0
 8005d3c:	4620      	mov	r0, r4
 8005d3e:	4629      	mov	r1, r5
 8005d40:	f7fa feca 	bl	8000ad8 <__aeabi_dcmpeq>
 8005d44:	b938      	cbnz	r0, 8005d56 <__cvt+0xac>
 8005d46:	2230      	movs	r2, #48	; 0x30
 8005d48:	9b03      	ldr	r3, [sp, #12]
 8005d4a:	454b      	cmp	r3, r9
 8005d4c:	d205      	bcs.n	8005d5a <__cvt+0xb0>
 8005d4e:	1c59      	adds	r1, r3, #1
 8005d50:	9103      	str	r1, [sp, #12]
 8005d52:	701a      	strb	r2, [r3, #0]
 8005d54:	e7f8      	b.n	8005d48 <__cvt+0x9e>
 8005d56:	f8cd 900c 	str.w	r9, [sp, #12]
 8005d5a:	9b03      	ldr	r3, [sp, #12]
 8005d5c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005d5e:	eba3 0308 	sub.w	r3, r3, r8
 8005d62:	4640      	mov	r0, r8
 8005d64:	6013      	str	r3, [r2, #0]
 8005d66:	b004      	add	sp, #16
 8005d68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08005d6c <__exponent>:
 8005d6c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005d6e:	2900      	cmp	r1, #0
 8005d70:	4604      	mov	r4, r0
 8005d72:	bfba      	itte	lt
 8005d74:	4249      	neglt	r1, r1
 8005d76:	232d      	movlt	r3, #45	; 0x2d
 8005d78:	232b      	movge	r3, #43	; 0x2b
 8005d7a:	2909      	cmp	r1, #9
 8005d7c:	f804 2b02 	strb.w	r2, [r4], #2
 8005d80:	7043      	strb	r3, [r0, #1]
 8005d82:	dd20      	ble.n	8005dc6 <__exponent+0x5a>
 8005d84:	f10d 0307 	add.w	r3, sp, #7
 8005d88:	461f      	mov	r7, r3
 8005d8a:	260a      	movs	r6, #10
 8005d8c:	fb91 f5f6 	sdiv	r5, r1, r6
 8005d90:	fb06 1115 	mls	r1, r6, r5, r1
 8005d94:	3130      	adds	r1, #48	; 0x30
 8005d96:	2d09      	cmp	r5, #9
 8005d98:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005d9c:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 8005da0:	4629      	mov	r1, r5
 8005da2:	dc09      	bgt.n	8005db8 <__exponent+0x4c>
 8005da4:	3130      	adds	r1, #48	; 0x30
 8005da6:	3b02      	subs	r3, #2
 8005da8:	f802 1c01 	strb.w	r1, [r2, #-1]
 8005dac:	42bb      	cmp	r3, r7
 8005dae:	4622      	mov	r2, r4
 8005db0:	d304      	bcc.n	8005dbc <__exponent+0x50>
 8005db2:	1a10      	subs	r0, r2, r0
 8005db4:	b003      	add	sp, #12
 8005db6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005db8:	4613      	mov	r3, r2
 8005dba:	e7e7      	b.n	8005d8c <__exponent+0x20>
 8005dbc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005dc0:	f804 2b01 	strb.w	r2, [r4], #1
 8005dc4:	e7f2      	b.n	8005dac <__exponent+0x40>
 8005dc6:	2330      	movs	r3, #48	; 0x30
 8005dc8:	4419      	add	r1, r3
 8005dca:	7083      	strb	r3, [r0, #2]
 8005dcc:	1d02      	adds	r2, r0, #4
 8005dce:	70c1      	strb	r1, [r0, #3]
 8005dd0:	e7ef      	b.n	8005db2 <__exponent+0x46>
	...

08005dd4 <_printf_float>:
 8005dd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005dd8:	b08d      	sub	sp, #52	; 0x34
 8005dda:	460c      	mov	r4, r1
 8005ddc:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8005de0:	4616      	mov	r6, r2
 8005de2:	461f      	mov	r7, r3
 8005de4:	4605      	mov	r5, r0
 8005de6:	f001 fa43 	bl	8007270 <_localeconv_r>
 8005dea:	6803      	ldr	r3, [r0, #0]
 8005dec:	9304      	str	r3, [sp, #16]
 8005dee:	4618      	mov	r0, r3
 8005df0:	f7fa f9f6 	bl	80001e0 <strlen>
 8005df4:	2300      	movs	r3, #0
 8005df6:	930a      	str	r3, [sp, #40]	; 0x28
 8005df8:	f8d8 3000 	ldr.w	r3, [r8]
 8005dfc:	9005      	str	r0, [sp, #20]
 8005dfe:	3307      	adds	r3, #7
 8005e00:	f023 0307 	bic.w	r3, r3, #7
 8005e04:	f103 0208 	add.w	r2, r3, #8
 8005e08:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005e0c:	f8d4 b000 	ldr.w	fp, [r4]
 8005e10:	f8c8 2000 	str.w	r2, [r8]
 8005e14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e18:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005e1c:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8005e20:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005e24:	9307      	str	r3, [sp, #28]
 8005e26:	f8cd 8018 	str.w	r8, [sp, #24]
 8005e2a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005e2e:	4ba7      	ldr	r3, [pc, #668]	; (80060cc <_printf_float+0x2f8>)
 8005e30:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005e34:	f7fa fe82 	bl	8000b3c <__aeabi_dcmpun>
 8005e38:	bb70      	cbnz	r0, 8005e98 <_printf_float+0xc4>
 8005e3a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005e3e:	4ba3      	ldr	r3, [pc, #652]	; (80060cc <_printf_float+0x2f8>)
 8005e40:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005e44:	f7fa fe5c 	bl	8000b00 <__aeabi_dcmple>
 8005e48:	bb30      	cbnz	r0, 8005e98 <_printf_float+0xc4>
 8005e4a:	2200      	movs	r2, #0
 8005e4c:	2300      	movs	r3, #0
 8005e4e:	4640      	mov	r0, r8
 8005e50:	4649      	mov	r1, r9
 8005e52:	f7fa fe4b 	bl	8000aec <__aeabi_dcmplt>
 8005e56:	b110      	cbz	r0, 8005e5e <_printf_float+0x8a>
 8005e58:	232d      	movs	r3, #45	; 0x2d
 8005e5a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005e5e:	4a9c      	ldr	r2, [pc, #624]	; (80060d0 <_printf_float+0x2fc>)
 8005e60:	4b9c      	ldr	r3, [pc, #624]	; (80060d4 <_printf_float+0x300>)
 8005e62:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8005e66:	bf8c      	ite	hi
 8005e68:	4690      	movhi	r8, r2
 8005e6a:	4698      	movls	r8, r3
 8005e6c:	2303      	movs	r3, #3
 8005e6e:	f02b 0204 	bic.w	r2, fp, #4
 8005e72:	6123      	str	r3, [r4, #16]
 8005e74:	6022      	str	r2, [r4, #0]
 8005e76:	f04f 0900 	mov.w	r9, #0
 8005e7a:	9700      	str	r7, [sp, #0]
 8005e7c:	4633      	mov	r3, r6
 8005e7e:	aa0b      	add	r2, sp, #44	; 0x2c
 8005e80:	4621      	mov	r1, r4
 8005e82:	4628      	mov	r0, r5
 8005e84:	f000 f9e6 	bl	8006254 <_printf_common>
 8005e88:	3001      	adds	r0, #1
 8005e8a:	f040 808d 	bne.w	8005fa8 <_printf_float+0x1d4>
 8005e8e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005e92:	b00d      	add	sp, #52	; 0x34
 8005e94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e98:	4642      	mov	r2, r8
 8005e9a:	464b      	mov	r3, r9
 8005e9c:	4640      	mov	r0, r8
 8005e9e:	4649      	mov	r1, r9
 8005ea0:	f7fa fe4c 	bl	8000b3c <__aeabi_dcmpun>
 8005ea4:	b110      	cbz	r0, 8005eac <_printf_float+0xd8>
 8005ea6:	4a8c      	ldr	r2, [pc, #560]	; (80060d8 <_printf_float+0x304>)
 8005ea8:	4b8c      	ldr	r3, [pc, #560]	; (80060dc <_printf_float+0x308>)
 8005eaa:	e7da      	b.n	8005e62 <_printf_float+0x8e>
 8005eac:	6861      	ldr	r1, [r4, #4]
 8005eae:	1c4b      	adds	r3, r1, #1
 8005eb0:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8005eb4:	a80a      	add	r0, sp, #40	; 0x28
 8005eb6:	d13e      	bne.n	8005f36 <_printf_float+0x162>
 8005eb8:	2306      	movs	r3, #6
 8005eba:	6063      	str	r3, [r4, #4]
 8005ebc:	2300      	movs	r3, #0
 8005ebe:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8005ec2:	ab09      	add	r3, sp, #36	; 0x24
 8005ec4:	9300      	str	r3, [sp, #0]
 8005ec6:	ec49 8b10 	vmov	d0, r8, r9
 8005eca:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005ece:	6022      	str	r2, [r4, #0]
 8005ed0:	f8cd a004 	str.w	sl, [sp, #4]
 8005ed4:	6861      	ldr	r1, [r4, #4]
 8005ed6:	4628      	mov	r0, r5
 8005ed8:	f7ff fee7 	bl	8005caa <__cvt>
 8005edc:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8005ee0:	2b47      	cmp	r3, #71	; 0x47
 8005ee2:	4680      	mov	r8, r0
 8005ee4:	d109      	bne.n	8005efa <_printf_float+0x126>
 8005ee6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ee8:	1cd8      	adds	r0, r3, #3
 8005eea:	db02      	blt.n	8005ef2 <_printf_float+0x11e>
 8005eec:	6862      	ldr	r2, [r4, #4]
 8005eee:	4293      	cmp	r3, r2
 8005ef0:	dd47      	ble.n	8005f82 <_printf_float+0x1ae>
 8005ef2:	f1aa 0a02 	sub.w	sl, sl, #2
 8005ef6:	fa5f fa8a 	uxtb.w	sl, sl
 8005efa:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8005efe:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005f00:	d824      	bhi.n	8005f4c <_printf_float+0x178>
 8005f02:	3901      	subs	r1, #1
 8005f04:	4652      	mov	r2, sl
 8005f06:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005f0a:	9109      	str	r1, [sp, #36]	; 0x24
 8005f0c:	f7ff ff2e 	bl	8005d6c <__exponent>
 8005f10:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005f12:	1813      	adds	r3, r2, r0
 8005f14:	2a01      	cmp	r2, #1
 8005f16:	4681      	mov	r9, r0
 8005f18:	6123      	str	r3, [r4, #16]
 8005f1a:	dc02      	bgt.n	8005f22 <_printf_float+0x14e>
 8005f1c:	6822      	ldr	r2, [r4, #0]
 8005f1e:	07d1      	lsls	r1, r2, #31
 8005f20:	d501      	bpl.n	8005f26 <_printf_float+0x152>
 8005f22:	3301      	adds	r3, #1
 8005f24:	6123      	str	r3, [r4, #16]
 8005f26:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d0a5      	beq.n	8005e7a <_printf_float+0xa6>
 8005f2e:	232d      	movs	r3, #45	; 0x2d
 8005f30:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005f34:	e7a1      	b.n	8005e7a <_printf_float+0xa6>
 8005f36:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8005f3a:	f000 8177 	beq.w	800622c <_printf_float+0x458>
 8005f3e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8005f42:	d1bb      	bne.n	8005ebc <_printf_float+0xe8>
 8005f44:	2900      	cmp	r1, #0
 8005f46:	d1b9      	bne.n	8005ebc <_printf_float+0xe8>
 8005f48:	2301      	movs	r3, #1
 8005f4a:	e7b6      	b.n	8005eba <_printf_float+0xe6>
 8005f4c:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8005f50:	d119      	bne.n	8005f86 <_printf_float+0x1b2>
 8005f52:	2900      	cmp	r1, #0
 8005f54:	6863      	ldr	r3, [r4, #4]
 8005f56:	dd0c      	ble.n	8005f72 <_printf_float+0x19e>
 8005f58:	6121      	str	r1, [r4, #16]
 8005f5a:	b913      	cbnz	r3, 8005f62 <_printf_float+0x18e>
 8005f5c:	6822      	ldr	r2, [r4, #0]
 8005f5e:	07d2      	lsls	r2, r2, #31
 8005f60:	d502      	bpl.n	8005f68 <_printf_float+0x194>
 8005f62:	3301      	adds	r3, #1
 8005f64:	440b      	add	r3, r1
 8005f66:	6123      	str	r3, [r4, #16]
 8005f68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f6a:	65a3      	str	r3, [r4, #88]	; 0x58
 8005f6c:	f04f 0900 	mov.w	r9, #0
 8005f70:	e7d9      	b.n	8005f26 <_printf_float+0x152>
 8005f72:	b913      	cbnz	r3, 8005f7a <_printf_float+0x1a6>
 8005f74:	6822      	ldr	r2, [r4, #0]
 8005f76:	07d0      	lsls	r0, r2, #31
 8005f78:	d501      	bpl.n	8005f7e <_printf_float+0x1aa>
 8005f7a:	3302      	adds	r3, #2
 8005f7c:	e7f3      	b.n	8005f66 <_printf_float+0x192>
 8005f7e:	2301      	movs	r3, #1
 8005f80:	e7f1      	b.n	8005f66 <_printf_float+0x192>
 8005f82:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8005f86:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8005f8a:	4293      	cmp	r3, r2
 8005f8c:	db05      	blt.n	8005f9a <_printf_float+0x1c6>
 8005f8e:	6822      	ldr	r2, [r4, #0]
 8005f90:	6123      	str	r3, [r4, #16]
 8005f92:	07d1      	lsls	r1, r2, #31
 8005f94:	d5e8      	bpl.n	8005f68 <_printf_float+0x194>
 8005f96:	3301      	adds	r3, #1
 8005f98:	e7e5      	b.n	8005f66 <_printf_float+0x192>
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	bfd4      	ite	le
 8005f9e:	f1c3 0302 	rsble	r3, r3, #2
 8005fa2:	2301      	movgt	r3, #1
 8005fa4:	4413      	add	r3, r2
 8005fa6:	e7de      	b.n	8005f66 <_printf_float+0x192>
 8005fa8:	6823      	ldr	r3, [r4, #0]
 8005faa:	055a      	lsls	r2, r3, #21
 8005fac:	d407      	bmi.n	8005fbe <_printf_float+0x1ea>
 8005fae:	6923      	ldr	r3, [r4, #16]
 8005fb0:	4642      	mov	r2, r8
 8005fb2:	4631      	mov	r1, r6
 8005fb4:	4628      	mov	r0, r5
 8005fb6:	47b8      	blx	r7
 8005fb8:	3001      	adds	r0, #1
 8005fba:	d12b      	bne.n	8006014 <_printf_float+0x240>
 8005fbc:	e767      	b.n	8005e8e <_printf_float+0xba>
 8005fbe:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8005fc2:	f240 80dc 	bls.w	800617e <_printf_float+0x3aa>
 8005fc6:	2200      	movs	r2, #0
 8005fc8:	2300      	movs	r3, #0
 8005fca:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005fce:	f7fa fd83 	bl	8000ad8 <__aeabi_dcmpeq>
 8005fd2:	2800      	cmp	r0, #0
 8005fd4:	d033      	beq.n	800603e <_printf_float+0x26a>
 8005fd6:	2301      	movs	r3, #1
 8005fd8:	4a41      	ldr	r2, [pc, #260]	; (80060e0 <_printf_float+0x30c>)
 8005fda:	4631      	mov	r1, r6
 8005fdc:	4628      	mov	r0, r5
 8005fde:	47b8      	blx	r7
 8005fe0:	3001      	adds	r0, #1
 8005fe2:	f43f af54 	beq.w	8005e8e <_printf_float+0xba>
 8005fe6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005fea:	429a      	cmp	r2, r3
 8005fec:	db02      	blt.n	8005ff4 <_printf_float+0x220>
 8005fee:	6823      	ldr	r3, [r4, #0]
 8005ff0:	07d8      	lsls	r0, r3, #31
 8005ff2:	d50f      	bpl.n	8006014 <_printf_float+0x240>
 8005ff4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005ff8:	4631      	mov	r1, r6
 8005ffa:	4628      	mov	r0, r5
 8005ffc:	47b8      	blx	r7
 8005ffe:	3001      	adds	r0, #1
 8006000:	f43f af45 	beq.w	8005e8e <_printf_float+0xba>
 8006004:	f04f 0800 	mov.w	r8, #0
 8006008:	f104 091a 	add.w	r9, r4, #26
 800600c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800600e:	3b01      	subs	r3, #1
 8006010:	4543      	cmp	r3, r8
 8006012:	dc09      	bgt.n	8006028 <_printf_float+0x254>
 8006014:	6823      	ldr	r3, [r4, #0]
 8006016:	079b      	lsls	r3, r3, #30
 8006018:	f100 8103 	bmi.w	8006222 <_printf_float+0x44e>
 800601c:	68e0      	ldr	r0, [r4, #12]
 800601e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006020:	4298      	cmp	r0, r3
 8006022:	bfb8      	it	lt
 8006024:	4618      	movlt	r0, r3
 8006026:	e734      	b.n	8005e92 <_printf_float+0xbe>
 8006028:	2301      	movs	r3, #1
 800602a:	464a      	mov	r2, r9
 800602c:	4631      	mov	r1, r6
 800602e:	4628      	mov	r0, r5
 8006030:	47b8      	blx	r7
 8006032:	3001      	adds	r0, #1
 8006034:	f43f af2b 	beq.w	8005e8e <_printf_float+0xba>
 8006038:	f108 0801 	add.w	r8, r8, #1
 800603c:	e7e6      	b.n	800600c <_printf_float+0x238>
 800603e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006040:	2b00      	cmp	r3, #0
 8006042:	dc2b      	bgt.n	800609c <_printf_float+0x2c8>
 8006044:	2301      	movs	r3, #1
 8006046:	4a26      	ldr	r2, [pc, #152]	; (80060e0 <_printf_float+0x30c>)
 8006048:	4631      	mov	r1, r6
 800604a:	4628      	mov	r0, r5
 800604c:	47b8      	blx	r7
 800604e:	3001      	adds	r0, #1
 8006050:	f43f af1d 	beq.w	8005e8e <_printf_float+0xba>
 8006054:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006056:	b923      	cbnz	r3, 8006062 <_printf_float+0x28e>
 8006058:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800605a:	b913      	cbnz	r3, 8006062 <_printf_float+0x28e>
 800605c:	6823      	ldr	r3, [r4, #0]
 800605e:	07d9      	lsls	r1, r3, #31
 8006060:	d5d8      	bpl.n	8006014 <_printf_float+0x240>
 8006062:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006066:	4631      	mov	r1, r6
 8006068:	4628      	mov	r0, r5
 800606a:	47b8      	blx	r7
 800606c:	3001      	adds	r0, #1
 800606e:	f43f af0e 	beq.w	8005e8e <_printf_float+0xba>
 8006072:	f04f 0900 	mov.w	r9, #0
 8006076:	f104 0a1a 	add.w	sl, r4, #26
 800607a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800607c:	425b      	negs	r3, r3
 800607e:	454b      	cmp	r3, r9
 8006080:	dc01      	bgt.n	8006086 <_printf_float+0x2b2>
 8006082:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006084:	e794      	b.n	8005fb0 <_printf_float+0x1dc>
 8006086:	2301      	movs	r3, #1
 8006088:	4652      	mov	r2, sl
 800608a:	4631      	mov	r1, r6
 800608c:	4628      	mov	r0, r5
 800608e:	47b8      	blx	r7
 8006090:	3001      	adds	r0, #1
 8006092:	f43f aefc 	beq.w	8005e8e <_printf_float+0xba>
 8006096:	f109 0901 	add.w	r9, r9, #1
 800609a:	e7ee      	b.n	800607a <_printf_float+0x2a6>
 800609c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800609e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80060a0:	429a      	cmp	r2, r3
 80060a2:	bfa8      	it	ge
 80060a4:	461a      	movge	r2, r3
 80060a6:	2a00      	cmp	r2, #0
 80060a8:	4691      	mov	r9, r2
 80060aa:	dd07      	ble.n	80060bc <_printf_float+0x2e8>
 80060ac:	4613      	mov	r3, r2
 80060ae:	4631      	mov	r1, r6
 80060b0:	4642      	mov	r2, r8
 80060b2:	4628      	mov	r0, r5
 80060b4:	47b8      	blx	r7
 80060b6:	3001      	adds	r0, #1
 80060b8:	f43f aee9 	beq.w	8005e8e <_printf_float+0xba>
 80060bc:	f104 031a 	add.w	r3, r4, #26
 80060c0:	f04f 0b00 	mov.w	fp, #0
 80060c4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80060c8:	9306      	str	r3, [sp, #24]
 80060ca:	e015      	b.n	80060f8 <_printf_float+0x324>
 80060cc:	7fefffff 	.word	0x7fefffff
 80060d0:	080095d8 	.word	0x080095d8
 80060d4:	080095d4 	.word	0x080095d4
 80060d8:	080095e0 	.word	0x080095e0
 80060dc:	080095dc 	.word	0x080095dc
 80060e0:	080095e4 	.word	0x080095e4
 80060e4:	2301      	movs	r3, #1
 80060e6:	9a06      	ldr	r2, [sp, #24]
 80060e8:	4631      	mov	r1, r6
 80060ea:	4628      	mov	r0, r5
 80060ec:	47b8      	blx	r7
 80060ee:	3001      	adds	r0, #1
 80060f0:	f43f aecd 	beq.w	8005e8e <_printf_float+0xba>
 80060f4:	f10b 0b01 	add.w	fp, fp, #1
 80060f8:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80060fc:	ebaa 0309 	sub.w	r3, sl, r9
 8006100:	455b      	cmp	r3, fp
 8006102:	dcef      	bgt.n	80060e4 <_printf_float+0x310>
 8006104:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006108:	429a      	cmp	r2, r3
 800610a:	44d0      	add	r8, sl
 800610c:	db15      	blt.n	800613a <_printf_float+0x366>
 800610e:	6823      	ldr	r3, [r4, #0]
 8006110:	07da      	lsls	r2, r3, #31
 8006112:	d412      	bmi.n	800613a <_printf_float+0x366>
 8006114:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006116:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006118:	eba3 020a 	sub.w	r2, r3, sl
 800611c:	eba3 0a01 	sub.w	sl, r3, r1
 8006120:	4592      	cmp	sl, r2
 8006122:	bfa8      	it	ge
 8006124:	4692      	movge	sl, r2
 8006126:	f1ba 0f00 	cmp.w	sl, #0
 800612a:	dc0e      	bgt.n	800614a <_printf_float+0x376>
 800612c:	f04f 0800 	mov.w	r8, #0
 8006130:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006134:	f104 091a 	add.w	r9, r4, #26
 8006138:	e019      	b.n	800616e <_printf_float+0x39a>
 800613a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800613e:	4631      	mov	r1, r6
 8006140:	4628      	mov	r0, r5
 8006142:	47b8      	blx	r7
 8006144:	3001      	adds	r0, #1
 8006146:	d1e5      	bne.n	8006114 <_printf_float+0x340>
 8006148:	e6a1      	b.n	8005e8e <_printf_float+0xba>
 800614a:	4653      	mov	r3, sl
 800614c:	4642      	mov	r2, r8
 800614e:	4631      	mov	r1, r6
 8006150:	4628      	mov	r0, r5
 8006152:	47b8      	blx	r7
 8006154:	3001      	adds	r0, #1
 8006156:	d1e9      	bne.n	800612c <_printf_float+0x358>
 8006158:	e699      	b.n	8005e8e <_printf_float+0xba>
 800615a:	2301      	movs	r3, #1
 800615c:	464a      	mov	r2, r9
 800615e:	4631      	mov	r1, r6
 8006160:	4628      	mov	r0, r5
 8006162:	47b8      	blx	r7
 8006164:	3001      	adds	r0, #1
 8006166:	f43f ae92 	beq.w	8005e8e <_printf_float+0xba>
 800616a:	f108 0801 	add.w	r8, r8, #1
 800616e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006172:	1a9b      	subs	r3, r3, r2
 8006174:	eba3 030a 	sub.w	r3, r3, sl
 8006178:	4543      	cmp	r3, r8
 800617a:	dcee      	bgt.n	800615a <_printf_float+0x386>
 800617c:	e74a      	b.n	8006014 <_printf_float+0x240>
 800617e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006180:	2a01      	cmp	r2, #1
 8006182:	dc01      	bgt.n	8006188 <_printf_float+0x3b4>
 8006184:	07db      	lsls	r3, r3, #31
 8006186:	d53a      	bpl.n	80061fe <_printf_float+0x42a>
 8006188:	2301      	movs	r3, #1
 800618a:	4642      	mov	r2, r8
 800618c:	4631      	mov	r1, r6
 800618e:	4628      	mov	r0, r5
 8006190:	47b8      	blx	r7
 8006192:	3001      	adds	r0, #1
 8006194:	f43f ae7b 	beq.w	8005e8e <_printf_float+0xba>
 8006198:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800619c:	4631      	mov	r1, r6
 800619e:	4628      	mov	r0, r5
 80061a0:	47b8      	blx	r7
 80061a2:	3001      	adds	r0, #1
 80061a4:	f108 0801 	add.w	r8, r8, #1
 80061a8:	f43f ae71 	beq.w	8005e8e <_printf_float+0xba>
 80061ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80061ae:	2200      	movs	r2, #0
 80061b0:	f103 3aff 	add.w	sl, r3, #4294967295	; 0xffffffff
 80061b4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80061b8:	2300      	movs	r3, #0
 80061ba:	f7fa fc8d 	bl	8000ad8 <__aeabi_dcmpeq>
 80061be:	b9c8      	cbnz	r0, 80061f4 <_printf_float+0x420>
 80061c0:	4653      	mov	r3, sl
 80061c2:	4642      	mov	r2, r8
 80061c4:	4631      	mov	r1, r6
 80061c6:	4628      	mov	r0, r5
 80061c8:	47b8      	blx	r7
 80061ca:	3001      	adds	r0, #1
 80061cc:	d10e      	bne.n	80061ec <_printf_float+0x418>
 80061ce:	e65e      	b.n	8005e8e <_printf_float+0xba>
 80061d0:	2301      	movs	r3, #1
 80061d2:	4652      	mov	r2, sl
 80061d4:	4631      	mov	r1, r6
 80061d6:	4628      	mov	r0, r5
 80061d8:	47b8      	blx	r7
 80061da:	3001      	adds	r0, #1
 80061dc:	f43f ae57 	beq.w	8005e8e <_printf_float+0xba>
 80061e0:	f108 0801 	add.w	r8, r8, #1
 80061e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80061e6:	3b01      	subs	r3, #1
 80061e8:	4543      	cmp	r3, r8
 80061ea:	dcf1      	bgt.n	80061d0 <_printf_float+0x3fc>
 80061ec:	464b      	mov	r3, r9
 80061ee:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80061f2:	e6de      	b.n	8005fb2 <_printf_float+0x1de>
 80061f4:	f04f 0800 	mov.w	r8, #0
 80061f8:	f104 0a1a 	add.w	sl, r4, #26
 80061fc:	e7f2      	b.n	80061e4 <_printf_float+0x410>
 80061fe:	2301      	movs	r3, #1
 8006200:	e7df      	b.n	80061c2 <_printf_float+0x3ee>
 8006202:	2301      	movs	r3, #1
 8006204:	464a      	mov	r2, r9
 8006206:	4631      	mov	r1, r6
 8006208:	4628      	mov	r0, r5
 800620a:	47b8      	blx	r7
 800620c:	3001      	adds	r0, #1
 800620e:	f43f ae3e 	beq.w	8005e8e <_printf_float+0xba>
 8006212:	f108 0801 	add.w	r8, r8, #1
 8006216:	68e3      	ldr	r3, [r4, #12]
 8006218:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800621a:	1a9b      	subs	r3, r3, r2
 800621c:	4543      	cmp	r3, r8
 800621e:	dcf0      	bgt.n	8006202 <_printf_float+0x42e>
 8006220:	e6fc      	b.n	800601c <_printf_float+0x248>
 8006222:	f04f 0800 	mov.w	r8, #0
 8006226:	f104 0919 	add.w	r9, r4, #25
 800622a:	e7f4      	b.n	8006216 <_printf_float+0x442>
 800622c:	2900      	cmp	r1, #0
 800622e:	f43f ae8b 	beq.w	8005f48 <_printf_float+0x174>
 8006232:	2300      	movs	r3, #0
 8006234:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8006238:	ab09      	add	r3, sp, #36	; 0x24
 800623a:	9300      	str	r3, [sp, #0]
 800623c:	ec49 8b10 	vmov	d0, r8, r9
 8006240:	6022      	str	r2, [r4, #0]
 8006242:	f8cd a004 	str.w	sl, [sp, #4]
 8006246:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800624a:	4628      	mov	r0, r5
 800624c:	f7ff fd2d 	bl	8005caa <__cvt>
 8006250:	4680      	mov	r8, r0
 8006252:	e648      	b.n	8005ee6 <_printf_float+0x112>

08006254 <_printf_common>:
 8006254:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006258:	4691      	mov	r9, r2
 800625a:	461f      	mov	r7, r3
 800625c:	688a      	ldr	r2, [r1, #8]
 800625e:	690b      	ldr	r3, [r1, #16]
 8006260:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006264:	4293      	cmp	r3, r2
 8006266:	bfb8      	it	lt
 8006268:	4613      	movlt	r3, r2
 800626a:	f8c9 3000 	str.w	r3, [r9]
 800626e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006272:	4606      	mov	r6, r0
 8006274:	460c      	mov	r4, r1
 8006276:	b112      	cbz	r2, 800627e <_printf_common+0x2a>
 8006278:	3301      	adds	r3, #1
 800627a:	f8c9 3000 	str.w	r3, [r9]
 800627e:	6823      	ldr	r3, [r4, #0]
 8006280:	0699      	lsls	r1, r3, #26
 8006282:	bf42      	ittt	mi
 8006284:	f8d9 3000 	ldrmi.w	r3, [r9]
 8006288:	3302      	addmi	r3, #2
 800628a:	f8c9 3000 	strmi.w	r3, [r9]
 800628e:	6825      	ldr	r5, [r4, #0]
 8006290:	f015 0506 	ands.w	r5, r5, #6
 8006294:	d107      	bne.n	80062a6 <_printf_common+0x52>
 8006296:	f104 0a19 	add.w	sl, r4, #25
 800629a:	68e3      	ldr	r3, [r4, #12]
 800629c:	f8d9 2000 	ldr.w	r2, [r9]
 80062a0:	1a9b      	subs	r3, r3, r2
 80062a2:	42ab      	cmp	r3, r5
 80062a4:	dc28      	bgt.n	80062f8 <_printf_common+0xa4>
 80062a6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80062aa:	6822      	ldr	r2, [r4, #0]
 80062ac:	3300      	adds	r3, #0
 80062ae:	bf18      	it	ne
 80062b0:	2301      	movne	r3, #1
 80062b2:	0692      	lsls	r2, r2, #26
 80062b4:	d42d      	bmi.n	8006312 <_printf_common+0xbe>
 80062b6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80062ba:	4639      	mov	r1, r7
 80062bc:	4630      	mov	r0, r6
 80062be:	47c0      	blx	r8
 80062c0:	3001      	adds	r0, #1
 80062c2:	d020      	beq.n	8006306 <_printf_common+0xb2>
 80062c4:	6823      	ldr	r3, [r4, #0]
 80062c6:	68e5      	ldr	r5, [r4, #12]
 80062c8:	f8d9 2000 	ldr.w	r2, [r9]
 80062cc:	f003 0306 	and.w	r3, r3, #6
 80062d0:	2b04      	cmp	r3, #4
 80062d2:	bf08      	it	eq
 80062d4:	1aad      	subeq	r5, r5, r2
 80062d6:	68a3      	ldr	r3, [r4, #8]
 80062d8:	6922      	ldr	r2, [r4, #16]
 80062da:	bf0c      	ite	eq
 80062dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80062e0:	2500      	movne	r5, #0
 80062e2:	4293      	cmp	r3, r2
 80062e4:	bfc4      	itt	gt
 80062e6:	1a9b      	subgt	r3, r3, r2
 80062e8:	18ed      	addgt	r5, r5, r3
 80062ea:	f04f 0900 	mov.w	r9, #0
 80062ee:	341a      	adds	r4, #26
 80062f0:	454d      	cmp	r5, r9
 80062f2:	d11a      	bne.n	800632a <_printf_common+0xd6>
 80062f4:	2000      	movs	r0, #0
 80062f6:	e008      	b.n	800630a <_printf_common+0xb6>
 80062f8:	2301      	movs	r3, #1
 80062fa:	4652      	mov	r2, sl
 80062fc:	4639      	mov	r1, r7
 80062fe:	4630      	mov	r0, r6
 8006300:	47c0      	blx	r8
 8006302:	3001      	adds	r0, #1
 8006304:	d103      	bne.n	800630e <_printf_common+0xba>
 8006306:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800630a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800630e:	3501      	adds	r5, #1
 8006310:	e7c3      	b.n	800629a <_printf_common+0x46>
 8006312:	18e1      	adds	r1, r4, r3
 8006314:	1c5a      	adds	r2, r3, #1
 8006316:	2030      	movs	r0, #48	; 0x30
 8006318:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800631c:	4422      	add	r2, r4
 800631e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006322:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006326:	3302      	adds	r3, #2
 8006328:	e7c5      	b.n	80062b6 <_printf_common+0x62>
 800632a:	2301      	movs	r3, #1
 800632c:	4622      	mov	r2, r4
 800632e:	4639      	mov	r1, r7
 8006330:	4630      	mov	r0, r6
 8006332:	47c0      	blx	r8
 8006334:	3001      	adds	r0, #1
 8006336:	d0e6      	beq.n	8006306 <_printf_common+0xb2>
 8006338:	f109 0901 	add.w	r9, r9, #1
 800633c:	e7d8      	b.n	80062f0 <_printf_common+0x9c>
	...

08006340 <_printf_i>:
 8006340:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006344:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8006348:	460c      	mov	r4, r1
 800634a:	7e09      	ldrb	r1, [r1, #24]
 800634c:	b085      	sub	sp, #20
 800634e:	296e      	cmp	r1, #110	; 0x6e
 8006350:	4617      	mov	r7, r2
 8006352:	4606      	mov	r6, r0
 8006354:	4698      	mov	r8, r3
 8006356:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006358:	f000 80b3 	beq.w	80064c2 <_printf_i+0x182>
 800635c:	d822      	bhi.n	80063a4 <_printf_i+0x64>
 800635e:	2963      	cmp	r1, #99	; 0x63
 8006360:	d036      	beq.n	80063d0 <_printf_i+0x90>
 8006362:	d80a      	bhi.n	800637a <_printf_i+0x3a>
 8006364:	2900      	cmp	r1, #0
 8006366:	f000 80b9 	beq.w	80064dc <_printf_i+0x19c>
 800636a:	2958      	cmp	r1, #88	; 0x58
 800636c:	f000 8083 	beq.w	8006476 <_printf_i+0x136>
 8006370:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006374:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8006378:	e032      	b.n	80063e0 <_printf_i+0xa0>
 800637a:	2964      	cmp	r1, #100	; 0x64
 800637c:	d001      	beq.n	8006382 <_printf_i+0x42>
 800637e:	2969      	cmp	r1, #105	; 0x69
 8006380:	d1f6      	bne.n	8006370 <_printf_i+0x30>
 8006382:	6820      	ldr	r0, [r4, #0]
 8006384:	6813      	ldr	r3, [r2, #0]
 8006386:	0605      	lsls	r5, r0, #24
 8006388:	f103 0104 	add.w	r1, r3, #4
 800638c:	d52a      	bpl.n	80063e4 <_printf_i+0xa4>
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	6011      	str	r1, [r2, #0]
 8006392:	2b00      	cmp	r3, #0
 8006394:	da03      	bge.n	800639e <_printf_i+0x5e>
 8006396:	222d      	movs	r2, #45	; 0x2d
 8006398:	425b      	negs	r3, r3
 800639a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800639e:	486f      	ldr	r0, [pc, #444]	; (800655c <_printf_i+0x21c>)
 80063a0:	220a      	movs	r2, #10
 80063a2:	e039      	b.n	8006418 <_printf_i+0xd8>
 80063a4:	2973      	cmp	r1, #115	; 0x73
 80063a6:	f000 809d 	beq.w	80064e4 <_printf_i+0x1a4>
 80063aa:	d808      	bhi.n	80063be <_printf_i+0x7e>
 80063ac:	296f      	cmp	r1, #111	; 0x6f
 80063ae:	d020      	beq.n	80063f2 <_printf_i+0xb2>
 80063b0:	2970      	cmp	r1, #112	; 0x70
 80063b2:	d1dd      	bne.n	8006370 <_printf_i+0x30>
 80063b4:	6823      	ldr	r3, [r4, #0]
 80063b6:	f043 0320 	orr.w	r3, r3, #32
 80063ba:	6023      	str	r3, [r4, #0]
 80063bc:	e003      	b.n	80063c6 <_printf_i+0x86>
 80063be:	2975      	cmp	r1, #117	; 0x75
 80063c0:	d017      	beq.n	80063f2 <_printf_i+0xb2>
 80063c2:	2978      	cmp	r1, #120	; 0x78
 80063c4:	d1d4      	bne.n	8006370 <_printf_i+0x30>
 80063c6:	2378      	movs	r3, #120	; 0x78
 80063c8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80063cc:	4864      	ldr	r0, [pc, #400]	; (8006560 <_printf_i+0x220>)
 80063ce:	e055      	b.n	800647c <_printf_i+0x13c>
 80063d0:	6813      	ldr	r3, [r2, #0]
 80063d2:	1d19      	adds	r1, r3, #4
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	6011      	str	r1, [r2, #0]
 80063d8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80063dc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80063e0:	2301      	movs	r3, #1
 80063e2:	e08c      	b.n	80064fe <_printf_i+0x1be>
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	6011      	str	r1, [r2, #0]
 80063e8:	f010 0f40 	tst.w	r0, #64	; 0x40
 80063ec:	bf18      	it	ne
 80063ee:	b21b      	sxthne	r3, r3
 80063f0:	e7cf      	b.n	8006392 <_printf_i+0x52>
 80063f2:	6813      	ldr	r3, [r2, #0]
 80063f4:	6825      	ldr	r5, [r4, #0]
 80063f6:	1d18      	adds	r0, r3, #4
 80063f8:	6010      	str	r0, [r2, #0]
 80063fa:	0628      	lsls	r0, r5, #24
 80063fc:	d501      	bpl.n	8006402 <_printf_i+0xc2>
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	e002      	b.n	8006408 <_printf_i+0xc8>
 8006402:	0668      	lsls	r0, r5, #25
 8006404:	d5fb      	bpl.n	80063fe <_printf_i+0xbe>
 8006406:	881b      	ldrh	r3, [r3, #0]
 8006408:	4854      	ldr	r0, [pc, #336]	; (800655c <_printf_i+0x21c>)
 800640a:	296f      	cmp	r1, #111	; 0x6f
 800640c:	bf14      	ite	ne
 800640e:	220a      	movne	r2, #10
 8006410:	2208      	moveq	r2, #8
 8006412:	2100      	movs	r1, #0
 8006414:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006418:	6865      	ldr	r5, [r4, #4]
 800641a:	60a5      	str	r5, [r4, #8]
 800641c:	2d00      	cmp	r5, #0
 800641e:	f2c0 8095 	blt.w	800654c <_printf_i+0x20c>
 8006422:	6821      	ldr	r1, [r4, #0]
 8006424:	f021 0104 	bic.w	r1, r1, #4
 8006428:	6021      	str	r1, [r4, #0]
 800642a:	2b00      	cmp	r3, #0
 800642c:	d13d      	bne.n	80064aa <_printf_i+0x16a>
 800642e:	2d00      	cmp	r5, #0
 8006430:	f040 808e 	bne.w	8006550 <_printf_i+0x210>
 8006434:	4665      	mov	r5, ip
 8006436:	2a08      	cmp	r2, #8
 8006438:	d10b      	bne.n	8006452 <_printf_i+0x112>
 800643a:	6823      	ldr	r3, [r4, #0]
 800643c:	07db      	lsls	r3, r3, #31
 800643e:	d508      	bpl.n	8006452 <_printf_i+0x112>
 8006440:	6923      	ldr	r3, [r4, #16]
 8006442:	6862      	ldr	r2, [r4, #4]
 8006444:	429a      	cmp	r2, r3
 8006446:	bfde      	ittt	le
 8006448:	2330      	movle	r3, #48	; 0x30
 800644a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800644e:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8006452:	ebac 0305 	sub.w	r3, ip, r5
 8006456:	6123      	str	r3, [r4, #16]
 8006458:	f8cd 8000 	str.w	r8, [sp]
 800645c:	463b      	mov	r3, r7
 800645e:	aa03      	add	r2, sp, #12
 8006460:	4621      	mov	r1, r4
 8006462:	4630      	mov	r0, r6
 8006464:	f7ff fef6 	bl	8006254 <_printf_common>
 8006468:	3001      	adds	r0, #1
 800646a:	d14d      	bne.n	8006508 <_printf_i+0x1c8>
 800646c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006470:	b005      	add	sp, #20
 8006472:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006476:	4839      	ldr	r0, [pc, #228]	; (800655c <_printf_i+0x21c>)
 8006478:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800647c:	6813      	ldr	r3, [r2, #0]
 800647e:	6821      	ldr	r1, [r4, #0]
 8006480:	1d1d      	adds	r5, r3, #4
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	6015      	str	r5, [r2, #0]
 8006486:	060a      	lsls	r2, r1, #24
 8006488:	d50b      	bpl.n	80064a2 <_printf_i+0x162>
 800648a:	07ca      	lsls	r2, r1, #31
 800648c:	bf44      	itt	mi
 800648e:	f041 0120 	orrmi.w	r1, r1, #32
 8006492:	6021      	strmi	r1, [r4, #0]
 8006494:	b91b      	cbnz	r3, 800649e <_printf_i+0x15e>
 8006496:	6822      	ldr	r2, [r4, #0]
 8006498:	f022 0220 	bic.w	r2, r2, #32
 800649c:	6022      	str	r2, [r4, #0]
 800649e:	2210      	movs	r2, #16
 80064a0:	e7b7      	b.n	8006412 <_printf_i+0xd2>
 80064a2:	064d      	lsls	r5, r1, #25
 80064a4:	bf48      	it	mi
 80064a6:	b29b      	uxthmi	r3, r3
 80064a8:	e7ef      	b.n	800648a <_printf_i+0x14a>
 80064aa:	4665      	mov	r5, ip
 80064ac:	fbb3 f1f2 	udiv	r1, r3, r2
 80064b0:	fb02 3311 	mls	r3, r2, r1, r3
 80064b4:	5cc3      	ldrb	r3, [r0, r3]
 80064b6:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80064ba:	460b      	mov	r3, r1
 80064bc:	2900      	cmp	r1, #0
 80064be:	d1f5      	bne.n	80064ac <_printf_i+0x16c>
 80064c0:	e7b9      	b.n	8006436 <_printf_i+0xf6>
 80064c2:	6813      	ldr	r3, [r2, #0]
 80064c4:	6825      	ldr	r5, [r4, #0]
 80064c6:	6961      	ldr	r1, [r4, #20]
 80064c8:	1d18      	adds	r0, r3, #4
 80064ca:	6010      	str	r0, [r2, #0]
 80064cc:	0628      	lsls	r0, r5, #24
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	d501      	bpl.n	80064d6 <_printf_i+0x196>
 80064d2:	6019      	str	r1, [r3, #0]
 80064d4:	e002      	b.n	80064dc <_printf_i+0x19c>
 80064d6:	066a      	lsls	r2, r5, #25
 80064d8:	d5fb      	bpl.n	80064d2 <_printf_i+0x192>
 80064da:	8019      	strh	r1, [r3, #0]
 80064dc:	2300      	movs	r3, #0
 80064de:	6123      	str	r3, [r4, #16]
 80064e0:	4665      	mov	r5, ip
 80064e2:	e7b9      	b.n	8006458 <_printf_i+0x118>
 80064e4:	6813      	ldr	r3, [r2, #0]
 80064e6:	1d19      	adds	r1, r3, #4
 80064e8:	6011      	str	r1, [r2, #0]
 80064ea:	681d      	ldr	r5, [r3, #0]
 80064ec:	6862      	ldr	r2, [r4, #4]
 80064ee:	2100      	movs	r1, #0
 80064f0:	4628      	mov	r0, r5
 80064f2:	f7f9 fe7d 	bl	80001f0 <memchr>
 80064f6:	b108      	cbz	r0, 80064fc <_printf_i+0x1bc>
 80064f8:	1b40      	subs	r0, r0, r5
 80064fa:	6060      	str	r0, [r4, #4]
 80064fc:	6863      	ldr	r3, [r4, #4]
 80064fe:	6123      	str	r3, [r4, #16]
 8006500:	2300      	movs	r3, #0
 8006502:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006506:	e7a7      	b.n	8006458 <_printf_i+0x118>
 8006508:	6923      	ldr	r3, [r4, #16]
 800650a:	462a      	mov	r2, r5
 800650c:	4639      	mov	r1, r7
 800650e:	4630      	mov	r0, r6
 8006510:	47c0      	blx	r8
 8006512:	3001      	adds	r0, #1
 8006514:	d0aa      	beq.n	800646c <_printf_i+0x12c>
 8006516:	6823      	ldr	r3, [r4, #0]
 8006518:	079b      	lsls	r3, r3, #30
 800651a:	d413      	bmi.n	8006544 <_printf_i+0x204>
 800651c:	68e0      	ldr	r0, [r4, #12]
 800651e:	9b03      	ldr	r3, [sp, #12]
 8006520:	4298      	cmp	r0, r3
 8006522:	bfb8      	it	lt
 8006524:	4618      	movlt	r0, r3
 8006526:	e7a3      	b.n	8006470 <_printf_i+0x130>
 8006528:	2301      	movs	r3, #1
 800652a:	464a      	mov	r2, r9
 800652c:	4639      	mov	r1, r7
 800652e:	4630      	mov	r0, r6
 8006530:	47c0      	blx	r8
 8006532:	3001      	adds	r0, #1
 8006534:	d09a      	beq.n	800646c <_printf_i+0x12c>
 8006536:	3501      	adds	r5, #1
 8006538:	68e3      	ldr	r3, [r4, #12]
 800653a:	9a03      	ldr	r2, [sp, #12]
 800653c:	1a9b      	subs	r3, r3, r2
 800653e:	42ab      	cmp	r3, r5
 8006540:	dcf2      	bgt.n	8006528 <_printf_i+0x1e8>
 8006542:	e7eb      	b.n	800651c <_printf_i+0x1dc>
 8006544:	2500      	movs	r5, #0
 8006546:	f104 0919 	add.w	r9, r4, #25
 800654a:	e7f5      	b.n	8006538 <_printf_i+0x1f8>
 800654c:	2b00      	cmp	r3, #0
 800654e:	d1ac      	bne.n	80064aa <_printf_i+0x16a>
 8006550:	7803      	ldrb	r3, [r0, #0]
 8006552:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006556:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800655a:	e76c      	b.n	8006436 <_printf_i+0xf6>
 800655c:	080095e6 	.word	0x080095e6
 8006560:	080095f7 	.word	0x080095f7

08006564 <siprintf>:
 8006564:	b40e      	push	{r1, r2, r3}
 8006566:	b500      	push	{lr}
 8006568:	b09c      	sub	sp, #112	; 0x70
 800656a:	ab1d      	add	r3, sp, #116	; 0x74
 800656c:	9002      	str	r0, [sp, #8]
 800656e:	9006      	str	r0, [sp, #24]
 8006570:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006574:	4809      	ldr	r0, [pc, #36]	; (800659c <siprintf+0x38>)
 8006576:	9107      	str	r1, [sp, #28]
 8006578:	9104      	str	r1, [sp, #16]
 800657a:	4909      	ldr	r1, [pc, #36]	; (80065a0 <siprintf+0x3c>)
 800657c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006580:	9105      	str	r1, [sp, #20]
 8006582:	6800      	ldr	r0, [r0, #0]
 8006584:	9301      	str	r3, [sp, #4]
 8006586:	a902      	add	r1, sp, #8
 8006588:	f001 fa74 	bl	8007a74 <_svfiprintf_r>
 800658c:	9b02      	ldr	r3, [sp, #8]
 800658e:	2200      	movs	r2, #0
 8006590:	701a      	strb	r2, [r3, #0]
 8006592:	b01c      	add	sp, #112	; 0x70
 8006594:	f85d eb04 	ldr.w	lr, [sp], #4
 8006598:	b003      	add	sp, #12
 800659a:	4770      	bx	lr
 800659c:	2000001c 	.word	0x2000001c
 80065a0:	ffff0208 	.word	0xffff0208

080065a4 <_vsiprintf_r>:
 80065a4:	b500      	push	{lr}
 80065a6:	b09b      	sub	sp, #108	; 0x6c
 80065a8:	9100      	str	r1, [sp, #0]
 80065aa:	9104      	str	r1, [sp, #16]
 80065ac:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80065b0:	9105      	str	r1, [sp, #20]
 80065b2:	9102      	str	r1, [sp, #8]
 80065b4:	4905      	ldr	r1, [pc, #20]	; (80065cc <_vsiprintf_r+0x28>)
 80065b6:	9103      	str	r1, [sp, #12]
 80065b8:	4669      	mov	r1, sp
 80065ba:	f001 fa5b 	bl	8007a74 <_svfiprintf_r>
 80065be:	9b00      	ldr	r3, [sp, #0]
 80065c0:	2200      	movs	r2, #0
 80065c2:	701a      	strb	r2, [r3, #0]
 80065c4:	b01b      	add	sp, #108	; 0x6c
 80065c6:	f85d fb04 	ldr.w	pc, [sp], #4
 80065ca:	bf00      	nop
 80065cc:	ffff0208 	.word	0xffff0208

080065d0 <vsiprintf>:
 80065d0:	4613      	mov	r3, r2
 80065d2:	460a      	mov	r2, r1
 80065d4:	4601      	mov	r1, r0
 80065d6:	4802      	ldr	r0, [pc, #8]	; (80065e0 <vsiprintf+0x10>)
 80065d8:	6800      	ldr	r0, [r0, #0]
 80065da:	f7ff bfe3 	b.w	80065a4 <_vsiprintf_r>
 80065de:	bf00      	nop
 80065e0:	2000001c 	.word	0x2000001c

080065e4 <quorem>:
 80065e4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065e8:	6903      	ldr	r3, [r0, #16]
 80065ea:	690c      	ldr	r4, [r1, #16]
 80065ec:	42a3      	cmp	r3, r4
 80065ee:	4680      	mov	r8, r0
 80065f0:	f2c0 8082 	blt.w	80066f8 <quorem+0x114>
 80065f4:	3c01      	subs	r4, #1
 80065f6:	f101 0714 	add.w	r7, r1, #20
 80065fa:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 80065fe:	f100 0614 	add.w	r6, r0, #20
 8006602:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8006606:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800660a:	eb06 030c 	add.w	r3, r6, ip
 800660e:	3501      	adds	r5, #1
 8006610:	eb07 090c 	add.w	r9, r7, ip
 8006614:	9301      	str	r3, [sp, #4]
 8006616:	fbb0 f5f5 	udiv	r5, r0, r5
 800661a:	b395      	cbz	r5, 8006682 <quorem+0x9e>
 800661c:	f04f 0a00 	mov.w	sl, #0
 8006620:	4638      	mov	r0, r7
 8006622:	46b6      	mov	lr, r6
 8006624:	46d3      	mov	fp, sl
 8006626:	f850 2b04 	ldr.w	r2, [r0], #4
 800662a:	b293      	uxth	r3, r2
 800662c:	fb05 a303 	mla	r3, r5, r3, sl
 8006630:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006634:	b29b      	uxth	r3, r3
 8006636:	ebab 0303 	sub.w	r3, fp, r3
 800663a:	0c12      	lsrs	r2, r2, #16
 800663c:	f8de b000 	ldr.w	fp, [lr]
 8006640:	fb05 a202 	mla	r2, r5, r2, sl
 8006644:	fa13 f38b 	uxtah	r3, r3, fp
 8006648:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800664c:	fa1f fb82 	uxth.w	fp, r2
 8006650:	f8de 2000 	ldr.w	r2, [lr]
 8006654:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8006658:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800665c:	b29b      	uxth	r3, r3
 800665e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006662:	4581      	cmp	r9, r0
 8006664:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8006668:	f84e 3b04 	str.w	r3, [lr], #4
 800666c:	d2db      	bcs.n	8006626 <quorem+0x42>
 800666e:	f856 300c 	ldr.w	r3, [r6, ip]
 8006672:	b933      	cbnz	r3, 8006682 <quorem+0x9e>
 8006674:	9b01      	ldr	r3, [sp, #4]
 8006676:	3b04      	subs	r3, #4
 8006678:	429e      	cmp	r6, r3
 800667a:	461a      	mov	r2, r3
 800667c:	d330      	bcc.n	80066e0 <quorem+0xfc>
 800667e:	f8c8 4010 	str.w	r4, [r8, #16]
 8006682:	4640      	mov	r0, r8
 8006684:	f001 f820 	bl	80076c8 <__mcmp>
 8006688:	2800      	cmp	r0, #0
 800668a:	db25      	blt.n	80066d8 <quorem+0xf4>
 800668c:	3501      	adds	r5, #1
 800668e:	4630      	mov	r0, r6
 8006690:	f04f 0c00 	mov.w	ip, #0
 8006694:	f857 2b04 	ldr.w	r2, [r7], #4
 8006698:	f8d0 e000 	ldr.w	lr, [r0]
 800669c:	b293      	uxth	r3, r2
 800669e:	ebac 0303 	sub.w	r3, ip, r3
 80066a2:	0c12      	lsrs	r2, r2, #16
 80066a4:	fa13 f38e 	uxtah	r3, r3, lr
 80066a8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80066ac:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80066b0:	b29b      	uxth	r3, r3
 80066b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80066b6:	45b9      	cmp	r9, r7
 80066b8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80066bc:	f840 3b04 	str.w	r3, [r0], #4
 80066c0:	d2e8      	bcs.n	8006694 <quorem+0xb0>
 80066c2:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80066c6:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80066ca:	b92a      	cbnz	r2, 80066d8 <quorem+0xf4>
 80066cc:	3b04      	subs	r3, #4
 80066ce:	429e      	cmp	r6, r3
 80066d0:	461a      	mov	r2, r3
 80066d2:	d30b      	bcc.n	80066ec <quorem+0x108>
 80066d4:	f8c8 4010 	str.w	r4, [r8, #16]
 80066d8:	4628      	mov	r0, r5
 80066da:	b003      	add	sp, #12
 80066dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066e0:	6812      	ldr	r2, [r2, #0]
 80066e2:	3b04      	subs	r3, #4
 80066e4:	2a00      	cmp	r2, #0
 80066e6:	d1ca      	bne.n	800667e <quorem+0x9a>
 80066e8:	3c01      	subs	r4, #1
 80066ea:	e7c5      	b.n	8006678 <quorem+0x94>
 80066ec:	6812      	ldr	r2, [r2, #0]
 80066ee:	3b04      	subs	r3, #4
 80066f0:	2a00      	cmp	r2, #0
 80066f2:	d1ef      	bne.n	80066d4 <quorem+0xf0>
 80066f4:	3c01      	subs	r4, #1
 80066f6:	e7ea      	b.n	80066ce <quorem+0xea>
 80066f8:	2000      	movs	r0, #0
 80066fa:	e7ee      	b.n	80066da <quorem+0xf6>
 80066fc:	0000      	movs	r0, r0
	...

08006700 <_dtoa_r>:
 8006700:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006704:	ec57 6b10 	vmov	r6, r7, d0
 8006708:	b097      	sub	sp, #92	; 0x5c
 800670a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800670c:	9106      	str	r1, [sp, #24]
 800670e:	4604      	mov	r4, r0
 8006710:	920b      	str	r2, [sp, #44]	; 0x2c
 8006712:	9312      	str	r3, [sp, #72]	; 0x48
 8006714:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006718:	e9cd 6700 	strd	r6, r7, [sp]
 800671c:	b93d      	cbnz	r5, 800672e <_dtoa_r+0x2e>
 800671e:	2010      	movs	r0, #16
 8006720:	f000 fdb4 	bl	800728c <malloc>
 8006724:	6260      	str	r0, [r4, #36]	; 0x24
 8006726:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800672a:	6005      	str	r5, [r0, #0]
 800672c:	60c5      	str	r5, [r0, #12]
 800672e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006730:	6819      	ldr	r1, [r3, #0]
 8006732:	b151      	cbz	r1, 800674a <_dtoa_r+0x4a>
 8006734:	685a      	ldr	r2, [r3, #4]
 8006736:	604a      	str	r2, [r1, #4]
 8006738:	2301      	movs	r3, #1
 800673a:	4093      	lsls	r3, r2
 800673c:	608b      	str	r3, [r1, #8]
 800673e:	4620      	mov	r0, r4
 8006740:	f000 fde0 	bl	8007304 <_Bfree>
 8006744:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006746:	2200      	movs	r2, #0
 8006748:	601a      	str	r2, [r3, #0]
 800674a:	1e3b      	subs	r3, r7, #0
 800674c:	bfbb      	ittet	lt
 800674e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006752:	9301      	strlt	r3, [sp, #4]
 8006754:	2300      	movge	r3, #0
 8006756:	2201      	movlt	r2, #1
 8006758:	bfac      	ite	ge
 800675a:	f8c8 3000 	strge.w	r3, [r8]
 800675e:	f8c8 2000 	strlt.w	r2, [r8]
 8006762:	4baf      	ldr	r3, [pc, #700]	; (8006a20 <_dtoa_r+0x320>)
 8006764:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8006768:	ea33 0308 	bics.w	r3, r3, r8
 800676c:	d114      	bne.n	8006798 <_dtoa_r+0x98>
 800676e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006770:	f242 730f 	movw	r3, #9999	; 0x270f
 8006774:	6013      	str	r3, [r2, #0]
 8006776:	9b00      	ldr	r3, [sp, #0]
 8006778:	b923      	cbnz	r3, 8006784 <_dtoa_r+0x84>
 800677a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800677e:	2800      	cmp	r0, #0
 8006780:	f000 8542 	beq.w	8007208 <_dtoa_r+0xb08>
 8006784:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006786:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8006a34 <_dtoa_r+0x334>
 800678a:	2b00      	cmp	r3, #0
 800678c:	f000 8544 	beq.w	8007218 <_dtoa_r+0xb18>
 8006790:	f10b 0303 	add.w	r3, fp, #3
 8006794:	f000 bd3e 	b.w	8007214 <_dtoa_r+0xb14>
 8006798:	e9dd 6700 	ldrd	r6, r7, [sp]
 800679c:	2200      	movs	r2, #0
 800679e:	2300      	movs	r3, #0
 80067a0:	4630      	mov	r0, r6
 80067a2:	4639      	mov	r1, r7
 80067a4:	f7fa f998 	bl	8000ad8 <__aeabi_dcmpeq>
 80067a8:	4681      	mov	r9, r0
 80067aa:	b168      	cbz	r0, 80067c8 <_dtoa_r+0xc8>
 80067ac:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80067ae:	2301      	movs	r3, #1
 80067b0:	6013      	str	r3, [r2, #0]
 80067b2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	f000 8524 	beq.w	8007202 <_dtoa_r+0xb02>
 80067ba:	4b9a      	ldr	r3, [pc, #616]	; (8006a24 <_dtoa_r+0x324>)
 80067bc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80067be:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 80067c2:	6013      	str	r3, [r2, #0]
 80067c4:	f000 bd28 	b.w	8007218 <_dtoa_r+0xb18>
 80067c8:	aa14      	add	r2, sp, #80	; 0x50
 80067ca:	a915      	add	r1, sp, #84	; 0x54
 80067cc:	ec47 6b10 	vmov	d0, r6, r7
 80067d0:	4620      	mov	r0, r4
 80067d2:	f000 fff0 	bl	80077b6 <__d2b>
 80067d6:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80067da:	9004      	str	r0, [sp, #16]
 80067dc:	2d00      	cmp	r5, #0
 80067de:	d07c      	beq.n	80068da <_dtoa_r+0x1da>
 80067e0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80067e4:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 80067e8:	46b2      	mov	sl, r6
 80067ea:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 80067ee:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80067f2:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 80067f6:	2200      	movs	r2, #0
 80067f8:	4b8b      	ldr	r3, [pc, #556]	; (8006a28 <_dtoa_r+0x328>)
 80067fa:	4650      	mov	r0, sl
 80067fc:	4659      	mov	r1, fp
 80067fe:	f7f9 fd4b 	bl	8000298 <__aeabi_dsub>
 8006802:	a381      	add	r3, pc, #516	; (adr r3, 8006a08 <_dtoa_r+0x308>)
 8006804:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006808:	f7f9 fefe 	bl	8000608 <__aeabi_dmul>
 800680c:	a380      	add	r3, pc, #512	; (adr r3, 8006a10 <_dtoa_r+0x310>)
 800680e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006812:	f7f9 fd43 	bl	800029c <__adddf3>
 8006816:	4606      	mov	r6, r0
 8006818:	4628      	mov	r0, r5
 800681a:	460f      	mov	r7, r1
 800681c:	f7f9 fe8a 	bl	8000534 <__aeabi_i2d>
 8006820:	a37d      	add	r3, pc, #500	; (adr r3, 8006a18 <_dtoa_r+0x318>)
 8006822:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006826:	f7f9 feef 	bl	8000608 <__aeabi_dmul>
 800682a:	4602      	mov	r2, r0
 800682c:	460b      	mov	r3, r1
 800682e:	4630      	mov	r0, r6
 8006830:	4639      	mov	r1, r7
 8006832:	f7f9 fd33 	bl	800029c <__adddf3>
 8006836:	4606      	mov	r6, r0
 8006838:	460f      	mov	r7, r1
 800683a:	f7fa f995 	bl	8000b68 <__aeabi_d2iz>
 800683e:	2200      	movs	r2, #0
 8006840:	4682      	mov	sl, r0
 8006842:	2300      	movs	r3, #0
 8006844:	4630      	mov	r0, r6
 8006846:	4639      	mov	r1, r7
 8006848:	f7fa f950 	bl	8000aec <__aeabi_dcmplt>
 800684c:	b148      	cbz	r0, 8006862 <_dtoa_r+0x162>
 800684e:	4650      	mov	r0, sl
 8006850:	f7f9 fe70 	bl	8000534 <__aeabi_i2d>
 8006854:	4632      	mov	r2, r6
 8006856:	463b      	mov	r3, r7
 8006858:	f7fa f93e 	bl	8000ad8 <__aeabi_dcmpeq>
 800685c:	b908      	cbnz	r0, 8006862 <_dtoa_r+0x162>
 800685e:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8006862:	f1ba 0f16 	cmp.w	sl, #22
 8006866:	d859      	bhi.n	800691c <_dtoa_r+0x21c>
 8006868:	4970      	ldr	r1, [pc, #448]	; (8006a2c <_dtoa_r+0x32c>)
 800686a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800686e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006872:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006876:	f7fa f957 	bl	8000b28 <__aeabi_dcmpgt>
 800687a:	2800      	cmp	r0, #0
 800687c:	d050      	beq.n	8006920 <_dtoa_r+0x220>
 800687e:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8006882:	2300      	movs	r3, #0
 8006884:	930f      	str	r3, [sp, #60]	; 0x3c
 8006886:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006888:	1b5d      	subs	r5, r3, r5
 800688a:	f1b5 0801 	subs.w	r8, r5, #1
 800688e:	bf49      	itett	mi
 8006890:	f1c5 0301 	rsbmi	r3, r5, #1
 8006894:	2300      	movpl	r3, #0
 8006896:	9305      	strmi	r3, [sp, #20]
 8006898:	f04f 0800 	movmi.w	r8, #0
 800689c:	bf58      	it	pl
 800689e:	9305      	strpl	r3, [sp, #20]
 80068a0:	f1ba 0f00 	cmp.w	sl, #0
 80068a4:	db3e      	blt.n	8006924 <_dtoa_r+0x224>
 80068a6:	2300      	movs	r3, #0
 80068a8:	44d0      	add	r8, sl
 80068aa:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80068ae:	9307      	str	r3, [sp, #28]
 80068b0:	9b06      	ldr	r3, [sp, #24]
 80068b2:	2b09      	cmp	r3, #9
 80068b4:	f200 8090 	bhi.w	80069d8 <_dtoa_r+0x2d8>
 80068b8:	2b05      	cmp	r3, #5
 80068ba:	bfc4      	itt	gt
 80068bc:	3b04      	subgt	r3, #4
 80068be:	9306      	strgt	r3, [sp, #24]
 80068c0:	9b06      	ldr	r3, [sp, #24]
 80068c2:	f1a3 0302 	sub.w	r3, r3, #2
 80068c6:	bfcc      	ite	gt
 80068c8:	2500      	movgt	r5, #0
 80068ca:	2501      	movle	r5, #1
 80068cc:	2b03      	cmp	r3, #3
 80068ce:	f200 808f 	bhi.w	80069f0 <_dtoa_r+0x2f0>
 80068d2:	e8df f003 	tbb	[pc, r3]
 80068d6:	7f7d      	.short	0x7f7d
 80068d8:	7131      	.short	0x7131
 80068da:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 80068de:	441d      	add	r5, r3
 80068e0:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80068e4:	2820      	cmp	r0, #32
 80068e6:	dd13      	ble.n	8006910 <_dtoa_r+0x210>
 80068e8:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 80068ec:	9b00      	ldr	r3, [sp, #0]
 80068ee:	fa08 f800 	lsl.w	r8, r8, r0
 80068f2:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80068f6:	fa23 f000 	lsr.w	r0, r3, r0
 80068fa:	ea48 0000 	orr.w	r0, r8, r0
 80068fe:	f7f9 fe09 	bl	8000514 <__aeabi_ui2d>
 8006902:	2301      	movs	r3, #1
 8006904:	4682      	mov	sl, r0
 8006906:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800690a:	3d01      	subs	r5, #1
 800690c:	9313      	str	r3, [sp, #76]	; 0x4c
 800690e:	e772      	b.n	80067f6 <_dtoa_r+0xf6>
 8006910:	9b00      	ldr	r3, [sp, #0]
 8006912:	f1c0 0020 	rsb	r0, r0, #32
 8006916:	fa03 f000 	lsl.w	r0, r3, r0
 800691a:	e7f0      	b.n	80068fe <_dtoa_r+0x1fe>
 800691c:	2301      	movs	r3, #1
 800691e:	e7b1      	b.n	8006884 <_dtoa_r+0x184>
 8006920:	900f      	str	r0, [sp, #60]	; 0x3c
 8006922:	e7b0      	b.n	8006886 <_dtoa_r+0x186>
 8006924:	9b05      	ldr	r3, [sp, #20]
 8006926:	eba3 030a 	sub.w	r3, r3, sl
 800692a:	9305      	str	r3, [sp, #20]
 800692c:	f1ca 0300 	rsb	r3, sl, #0
 8006930:	9307      	str	r3, [sp, #28]
 8006932:	2300      	movs	r3, #0
 8006934:	930e      	str	r3, [sp, #56]	; 0x38
 8006936:	e7bb      	b.n	80068b0 <_dtoa_r+0x1b0>
 8006938:	2301      	movs	r3, #1
 800693a:	930a      	str	r3, [sp, #40]	; 0x28
 800693c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800693e:	2b00      	cmp	r3, #0
 8006940:	dd59      	ble.n	80069f6 <_dtoa_r+0x2f6>
 8006942:	9302      	str	r3, [sp, #8]
 8006944:	4699      	mov	r9, r3
 8006946:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006948:	2200      	movs	r2, #0
 800694a:	6072      	str	r2, [r6, #4]
 800694c:	2204      	movs	r2, #4
 800694e:	f102 0014 	add.w	r0, r2, #20
 8006952:	4298      	cmp	r0, r3
 8006954:	6871      	ldr	r1, [r6, #4]
 8006956:	d953      	bls.n	8006a00 <_dtoa_r+0x300>
 8006958:	4620      	mov	r0, r4
 800695a:	f000 fc9f 	bl	800729c <_Balloc>
 800695e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006960:	6030      	str	r0, [r6, #0]
 8006962:	f1b9 0f0e 	cmp.w	r9, #14
 8006966:	f8d3 b000 	ldr.w	fp, [r3]
 800696a:	f200 80e6 	bhi.w	8006b3a <_dtoa_r+0x43a>
 800696e:	2d00      	cmp	r5, #0
 8006970:	f000 80e3 	beq.w	8006b3a <_dtoa_r+0x43a>
 8006974:	ed9d 7b00 	vldr	d7, [sp]
 8006978:	f1ba 0f00 	cmp.w	sl, #0
 800697c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8006980:	dd74      	ble.n	8006a6c <_dtoa_r+0x36c>
 8006982:	4a2a      	ldr	r2, [pc, #168]	; (8006a2c <_dtoa_r+0x32c>)
 8006984:	f00a 030f 	and.w	r3, sl, #15
 8006988:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800698c:	ed93 7b00 	vldr	d7, [r3]
 8006990:	ea4f 162a 	mov.w	r6, sl, asr #4
 8006994:	06f0      	lsls	r0, r6, #27
 8006996:	ed8d 7b08 	vstr	d7, [sp, #32]
 800699a:	d565      	bpl.n	8006a68 <_dtoa_r+0x368>
 800699c:	4b24      	ldr	r3, [pc, #144]	; (8006a30 <_dtoa_r+0x330>)
 800699e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80069a2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80069a6:	f7f9 ff59 	bl	800085c <__aeabi_ddiv>
 80069aa:	e9cd 0100 	strd	r0, r1, [sp]
 80069ae:	f006 060f 	and.w	r6, r6, #15
 80069b2:	2503      	movs	r5, #3
 80069b4:	4f1e      	ldr	r7, [pc, #120]	; (8006a30 <_dtoa_r+0x330>)
 80069b6:	e04c      	b.n	8006a52 <_dtoa_r+0x352>
 80069b8:	2301      	movs	r3, #1
 80069ba:	930a      	str	r3, [sp, #40]	; 0x28
 80069bc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80069be:	4453      	add	r3, sl
 80069c0:	f103 0901 	add.w	r9, r3, #1
 80069c4:	9302      	str	r3, [sp, #8]
 80069c6:	464b      	mov	r3, r9
 80069c8:	2b01      	cmp	r3, #1
 80069ca:	bfb8      	it	lt
 80069cc:	2301      	movlt	r3, #1
 80069ce:	e7ba      	b.n	8006946 <_dtoa_r+0x246>
 80069d0:	2300      	movs	r3, #0
 80069d2:	e7b2      	b.n	800693a <_dtoa_r+0x23a>
 80069d4:	2300      	movs	r3, #0
 80069d6:	e7f0      	b.n	80069ba <_dtoa_r+0x2ba>
 80069d8:	2501      	movs	r5, #1
 80069da:	2300      	movs	r3, #0
 80069dc:	9306      	str	r3, [sp, #24]
 80069de:	950a      	str	r5, [sp, #40]	; 0x28
 80069e0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80069e4:	9302      	str	r3, [sp, #8]
 80069e6:	4699      	mov	r9, r3
 80069e8:	2200      	movs	r2, #0
 80069ea:	2312      	movs	r3, #18
 80069ec:	920b      	str	r2, [sp, #44]	; 0x2c
 80069ee:	e7aa      	b.n	8006946 <_dtoa_r+0x246>
 80069f0:	2301      	movs	r3, #1
 80069f2:	930a      	str	r3, [sp, #40]	; 0x28
 80069f4:	e7f4      	b.n	80069e0 <_dtoa_r+0x2e0>
 80069f6:	2301      	movs	r3, #1
 80069f8:	9302      	str	r3, [sp, #8]
 80069fa:	4699      	mov	r9, r3
 80069fc:	461a      	mov	r2, r3
 80069fe:	e7f5      	b.n	80069ec <_dtoa_r+0x2ec>
 8006a00:	3101      	adds	r1, #1
 8006a02:	6071      	str	r1, [r6, #4]
 8006a04:	0052      	lsls	r2, r2, #1
 8006a06:	e7a2      	b.n	800694e <_dtoa_r+0x24e>
 8006a08:	636f4361 	.word	0x636f4361
 8006a0c:	3fd287a7 	.word	0x3fd287a7
 8006a10:	8b60c8b3 	.word	0x8b60c8b3
 8006a14:	3fc68a28 	.word	0x3fc68a28
 8006a18:	509f79fb 	.word	0x509f79fb
 8006a1c:	3fd34413 	.word	0x3fd34413
 8006a20:	7ff00000 	.word	0x7ff00000
 8006a24:	080095e5 	.word	0x080095e5
 8006a28:	3ff80000 	.word	0x3ff80000
 8006a2c:	08009640 	.word	0x08009640
 8006a30:	08009618 	.word	0x08009618
 8006a34:	08009611 	.word	0x08009611
 8006a38:	07f1      	lsls	r1, r6, #31
 8006a3a:	d508      	bpl.n	8006a4e <_dtoa_r+0x34e>
 8006a3c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006a40:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006a44:	f7f9 fde0 	bl	8000608 <__aeabi_dmul>
 8006a48:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8006a4c:	3501      	adds	r5, #1
 8006a4e:	1076      	asrs	r6, r6, #1
 8006a50:	3708      	adds	r7, #8
 8006a52:	2e00      	cmp	r6, #0
 8006a54:	d1f0      	bne.n	8006a38 <_dtoa_r+0x338>
 8006a56:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006a5a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006a5e:	f7f9 fefd 	bl	800085c <__aeabi_ddiv>
 8006a62:	e9cd 0100 	strd	r0, r1, [sp]
 8006a66:	e01a      	b.n	8006a9e <_dtoa_r+0x39e>
 8006a68:	2502      	movs	r5, #2
 8006a6a:	e7a3      	b.n	80069b4 <_dtoa_r+0x2b4>
 8006a6c:	f000 80a0 	beq.w	8006bb0 <_dtoa_r+0x4b0>
 8006a70:	f1ca 0600 	rsb	r6, sl, #0
 8006a74:	4b9f      	ldr	r3, [pc, #636]	; (8006cf4 <_dtoa_r+0x5f4>)
 8006a76:	4fa0      	ldr	r7, [pc, #640]	; (8006cf8 <_dtoa_r+0x5f8>)
 8006a78:	f006 020f 	and.w	r2, r6, #15
 8006a7c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006a80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a84:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006a88:	f7f9 fdbe 	bl	8000608 <__aeabi_dmul>
 8006a8c:	e9cd 0100 	strd	r0, r1, [sp]
 8006a90:	1136      	asrs	r6, r6, #4
 8006a92:	2300      	movs	r3, #0
 8006a94:	2502      	movs	r5, #2
 8006a96:	2e00      	cmp	r6, #0
 8006a98:	d17f      	bne.n	8006b9a <_dtoa_r+0x49a>
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d1e1      	bne.n	8006a62 <_dtoa_r+0x362>
 8006a9e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	f000 8087 	beq.w	8006bb4 <_dtoa_r+0x4b4>
 8006aa6:	e9dd 6700 	ldrd	r6, r7, [sp]
 8006aaa:	2200      	movs	r2, #0
 8006aac:	4b93      	ldr	r3, [pc, #588]	; (8006cfc <_dtoa_r+0x5fc>)
 8006aae:	4630      	mov	r0, r6
 8006ab0:	4639      	mov	r1, r7
 8006ab2:	f7fa f81b 	bl	8000aec <__aeabi_dcmplt>
 8006ab6:	2800      	cmp	r0, #0
 8006ab8:	d07c      	beq.n	8006bb4 <_dtoa_r+0x4b4>
 8006aba:	f1b9 0f00 	cmp.w	r9, #0
 8006abe:	d079      	beq.n	8006bb4 <_dtoa_r+0x4b4>
 8006ac0:	9b02      	ldr	r3, [sp, #8]
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	dd35      	ble.n	8006b32 <_dtoa_r+0x432>
 8006ac6:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 8006aca:	9308      	str	r3, [sp, #32]
 8006acc:	4639      	mov	r1, r7
 8006ace:	2200      	movs	r2, #0
 8006ad0:	4b8b      	ldr	r3, [pc, #556]	; (8006d00 <_dtoa_r+0x600>)
 8006ad2:	4630      	mov	r0, r6
 8006ad4:	f7f9 fd98 	bl	8000608 <__aeabi_dmul>
 8006ad8:	e9cd 0100 	strd	r0, r1, [sp]
 8006adc:	9f02      	ldr	r7, [sp, #8]
 8006ade:	3501      	adds	r5, #1
 8006ae0:	4628      	mov	r0, r5
 8006ae2:	f7f9 fd27 	bl	8000534 <__aeabi_i2d>
 8006ae6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006aea:	f7f9 fd8d 	bl	8000608 <__aeabi_dmul>
 8006aee:	2200      	movs	r2, #0
 8006af0:	4b84      	ldr	r3, [pc, #528]	; (8006d04 <_dtoa_r+0x604>)
 8006af2:	f7f9 fbd3 	bl	800029c <__adddf3>
 8006af6:	4605      	mov	r5, r0
 8006af8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8006afc:	2f00      	cmp	r7, #0
 8006afe:	d15d      	bne.n	8006bbc <_dtoa_r+0x4bc>
 8006b00:	2200      	movs	r2, #0
 8006b02:	4b81      	ldr	r3, [pc, #516]	; (8006d08 <_dtoa_r+0x608>)
 8006b04:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006b08:	f7f9 fbc6 	bl	8000298 <__aeabi_dsub>
 8006b0c:	462a      	mov	r2, r5
 8006b0e:	4633      	mov	r3, r6
 8006b10:	e9cd 0100 	strd	r0, r1, [sp]
 8006b14:	f7fa f808 	bl	8000b28 <__aeabi_dcmpgt>
 8006b18:	2800      	cmp	r0, #0
 8006b1a:	f040 8288 	bne.w	800702e <_dtoa_r+0x92e>
 8006b1e:	462a      	mov	r2, r5
 8006b20:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8006b24:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006b28:	f7f9 ffe0 	bl	8000aec <__aeabi_dcmplt>
 8006b2c:	2800      	cmp	r0, #0
 8006b2e:	f040 827c 	bne.w	800702a <_dtoa_r+0x92a>
 8006b32:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006b36:	e9cd 2300 	strd	r2, r3, [sp]
 8006b3a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	f2c0 8150 	blt.w	8006de2 <_dtoa_r+0x6e2>
 8006b42:	f1ba 0f0e 	cmp.w	sl, #14
 8006b46:	f300 814c 	bgt.w	8006de2 <_dtoa_r+0x6e2>
 8006b4a:	4b6a      	ldr	r3, [pc, #424]	; (8006cf4 <_dtoa_r+0x5f4>)
 8006b4c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006b50:	ed93 7b00 	vldr	d7, [r3]
 8006b54:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006b5c:	f280 80d8 	bge.w	8006d10 <_dtoa_r+0x610>
 8006b60:	f1b9 0f00 	cmp.w	r9, #0
 8006b64:	f300 80d4 	bgt.w	8006d10 <_dtoa_r+0x610>
 8006b68:	f040 825e 	bne.w	8007028 <_dtoa_r+0x928>
 8006b6c:	2200      	movs	r2, #0
 8006b6e:	4b66      	ldr	r3, [pc, #408]	; (8006d08 <_dtoa_r+0x608>)
 8006b70:	ec51 0b17 	vmov	r0, r1, d7
 8006b74:	f7f9 fd48 	bl	8000608 <__aeabi_dmul>
 8006b78:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006b7c:	f7f9 ffca 	bl	8000b14 <__aeabi_dcmpge>
 8006b80:	464f      	mov	r7, r9
 8006b82:	464e      	mov	r6, r9
 8006b84:	2800      	cmp	r0, #0
 8006b86:	f040 8234 	bne.w	8006ff2 <_dtoa_r+0x8f2>
 8006b8a:	2331      	movs	r3, #49	; 0x31
 8006b8c:	f10b 0501 	add.w	r5, fp, #1
 8006b90:	f88b 3000 	strb.w	r3, [fp]
 8006b94:	f10a 0a01 	add.w	sl, sl, #1
 8006b98:	e22f      	b.n	8006ffa <_dtoa_r+0x8fa>
 8006b9a:	07f2      	lsls	r2, r6, #31
 8006b9c:	d505      	bpl.n	8006baa <_dtoa_r+0x4aa>
 8006b9e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006ba2:	f7f9 fd31 	bl	8000608 <__aeabi_dmul>
 8006ba6:	3501      	adds	r5, #1
 8006ba8:	2301      	movs	r3, #1
 8006baa:	1076      	asrs	r6, r6, #1
 8006bac:	3708      	adds	r7, #8
 8006bae:	e772      	b.n	8006a96 <_dtoa_r+0x396>
 8006bb0:	2502      	movs	r5, #2
 8006bb2:	e774      	b.n	8006a9e <_dtoa_r+0x39e>
 8006bb4:	f8cd a020 	str.w	sl, [sp, #32]
 8006bb8:	464f      	mov	r7, r9
 8006bba:	e791      	b.n	8006ae0 <_dtoa_r+0x3e0>
 8006bbc:	4b4d      	ldr	r3, [pc, #308]	; (8006cf4 <_dtoa_r+0x5f4>)
 8006bbe:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006bc2:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8006bc6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d047      	beq.n	8006c5c <_dtoa_r+0x55c>
 8006bcc:	4602      	mov	r2, r0
 8006bce:	460b      	mov	r3, r1
 8006bd0:	2000      	movs	r0, #0
 8006bd2:	494e      	ldr	r1, [pc, #312]	; (8006d0c <_dtoa_r+0x60c>)
 8006bd4:	f7f9 fe42 	bl	800085c <__aeabi_ddiv>
 8006bd8:	462a      	mov	r2, r5
 8006bda:	4633      	mov	r3, r6
 8006bdc:	f7f9 fb5c 	bl	8000298 <__aeabi_dsub>
 8006be0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8006be4:	465d      	mov	r5, fp
 8006be6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006bea:	f7f9 ffbd 	bl	8000b68 <__aeabi_d2iz>
 8006bee:	4606      	mov	r6, r0
 8006bf0:	f7f9 fca0 	bl	8000534 <__aeabi_i2d>
 8006bf4:	4602      	mov	r2, r0
 8006bf6:	460b      	mov	r3, r1
 8006bf8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006bfc:	f7f9 fb4c 	bl	8000298 <__aeabi_dsub>
 8006c00:	3630      	adds	r6, #48	; 0x30
 8006c02:	f805 6b01 	strb.w	r6, [r5], #1
 8006c06:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006c0a:	e9cd 0100 	strd	r0, r1, [sp]
 8006c0e:	f7f9 ff6d 	bl	8000aec <__aeabi_dcmplt>
 8006c12:	2800      	cmp	r0, #0
 8006c14:	d163      	bne.n	8006cde <_dtoa_r+0x5de>
 8006c16:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006c1a:	2000      	movs	r0, #0
 8006c1c:	4937      	ldr	r1, [pc, #220]	; (8006cfc <_dtoa_r+0x5fc>)
 8006c1e:	f7f9 fb3b 	bl	8000298 <__aeabi_dsub>
 8006c22:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006c26:	f7f9 ff61 	bl	8000aec <__aeabi_dcmplt>
 8006c2a:	2800      	cmp	r0, #0
 8006c2c:	f040 80b7 	bne.w	8006d9e <_dtoa_r+0x69e>
 8006c30:	eba5 030b 	sub.w	r3, r5, fp
 8006c34:	429f      	cmp	r7, r3
 8006c36:	f77f af7c 	ble.w	8006b32 <_dtoa_r+0x432>
 8006c3a:	2200      	movs	r2, #0
 8006c3c:	4b30      	ldr	r3, [pc, #192]	; (8006d00 <_dtoa_r+0x600>)
 8006c3e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006c42:	f7f9 fce1 	bl	8000608 <__aeabi_dmul>
 8006c46:	2200      	movs	r2, #0
 8006c48:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8006c4c:	4b2c      	ldr	r3, [pc, #176]	; (8006d00 <_dtoa_r+0x600>)
 8006c4e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006c52:	f7f9 fcd9 	bl	8000608 <__aeabi_dmul>
 8006c56:	e9cd 0100 	strd	r0, r1, [sp]
 8006c5a:	e7c4      	b.n	8006be6 <_dtoa_r+0x4e6>
 8006c5c:	462a      	mov	r2, r5
 8006c5e:	4633      	mov	r3, r6
 8006c60:	f7f9 fcd2 	bl	8000608 <__aeabi_dmul>
 8006c64:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8006c68:	eb0b 0507 	add.w	r5, fp, r7
 8006c6c:	465e      	mov	r6, fp
 8006c6e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006c72:	f7f9 ff79 	bl	8000b68 <__aeabi_d2iz>
 8006c76:	4607      	mov	r7, r0
 8006c78:	f7f9 fc5c 	bl	8000534 <__aeabi_i2d>
 8006c7c:	3730      	adds	r7, #48	; 0x30
 8006c7e:	4602      	mov	r2, r0
 8006c80:	460b      	mov	r3, r1
 8006c82:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006c86:	f7f9 fb07 	bl	8000298 <__aeabi_dsub>
 8006c8a:	f806 7b01 	strb.w	r7, [r6], #1
 8006c8e:	42ae      	cmp	r6, r5
 8006c90:	e9cd 0100 	strd	r0, r1, [sp]
 8006c94:	f04f 0200 	mov.w	r2, #0
 8006c98:	d126      	bne.n	8006ce8 <_dtoa_r+0x5e8>
 8006c9a:	4b1c      	ldr	r3, [pc, #112]	; (8006d0c <_dtoa_r+0x60c>)
 8006c9c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006ca0:	f7f9 fafc 	bl	800029c <__adddf3>
 8006ca4:	4602      	mov	r2, r0
 8006ca6:	460b      	mov	r3, r1
 8006ca8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006cac:	f7f9 ff3c 	bl	8000b28 <__aeabi_dcmpgt>
 8006cb0:	2800      	cmp	r0, #0
 8006cb2:	d174      	bne.n	8006d9e <_dtoa_r+0x69e>
 8006cb4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006cb8:	2000      	movs	r0, #0
 8006cba:	4914      	ldr	r1, [pc, #80]	; (8006d0c <_dtoa_r+0x60c>)
 8006cbc:	f7f9 faec 	bl	8000298 <__aeabi_dsub>
 8006cc0:	4602      	mov	r2, r0
 8006cc2:	460b      	mov	r3, r1
 8006cc4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006cc8:	f7f9 ff10 	bl	8000aec <__aeabi_dcmplt>
 8006ccc:	2800      	cmp	r0, #0
 8006cce:	f43f af30 	beq.w	8006b32 <_dtoa_r+0x432>
 8006cd2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006cd6:	2b30      	cmp	r3, #48	; 0x30
 8006cd8:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8006cdc:	d002      	beq.n	8006ce4 <_dtoa_r+0x5e4>
 8006cde:	f8dd a020 	ldr.w	sl, [sp, #32]
 8006ce2:	e04a      	b.n	8006d7a <_dtoa_r+0x67a>
 8006ce4:	4615      	mov	r5, r2
 8006ce6:	e7f4      	b.n	8006cd2 <_dtoa_r+0x5d2>
 8006ce8:	4b05      	ldr	r3, [pc, #20]	; (8006d00 <_dtoa_r+0x600>)
 8006cea:	f7f9 fc8d 	bl	8000608 <__aeabi_dmul>
 8006cee:	e9cd 0100 	strd	r0, r1, [sp]
 8006cf2:	e7bc      	b.n	8006c6e <_dtoa_r+0x56e>
 8006cf4:	08009640 	.word	0x08009640
 8006cf8:	08009618 	.word	0x08009618
 8006cfc:	3ff00000 	.word	0x3ff00000
 8006d00:	40240000 	.word	0x40240000
 8006d04:	401c0000 	.word	0x401c0000
 8006d08:	40140000 	.word	0x40140000
 8006d0c:	3fe00000 	.word	0x3fe00000
 8006d10:	e9dd 6700 	ldrd	r6, r7, [sp]
 8006d14:	465d      	mov	r5, fp
 8006d16:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006d1a:	4630      	mov	r0, r6
 8006d1c:	4639      	mov	r1, r7
 8006d1e:	f7f9 fd9d 	bl	800085c <__aeabi_ddiv>
 8006d22:	f7f9 ff21 	bl	8000b68 <__aeabi_d2iz>
 8006d26:	4680      	mov	r8, r0
 8006d28:	f7f9 fc04 	bl	8000534 <__aeabi_i2d>
 8006d2c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006d30:	f7f9 fc6a 	bl	8000608 <__aeabi_dmul>
 8006d34:	4602      	mov	r2, r0
 8006d36:	460b      	mov	r3, r1
 8006d38:	4630      	mov	r0, r6
 8006d3a:	4639      	mov	r1, r7
 8006d3c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8006d40:	f7f9 faaa 	bl	8000298 <__aeabi_dsub>
 8006d44:	f805 6b01 	strb.w	r6, [r5], #1
 8006d48:	eba5 060b 	sub.w	r6, r5, fp
 8006d4c:	45b1      	cmp	r9, r6
 8006d4e:	4602      	mov	r2, r0
 8006d50:	460b      	mov	r3, r1
 8006d52:	d139      	bne.n	8006dc8 <_dtoa_r+0x6c8>
 8006d54:	f7f9 faa2 	bl	800029c <__adddf3>
 8006d58:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006d5c:	4606      	mov	r6, r0
 8006d5e:	460f      	mov	r7, r1
 8006d60:	f7f9 fee2 	bl	8000b28 <__aeabi_dcmpgt>
 8006d64:	b9c8      	cbnz	r0, 8006d9a <_dtoa_r+0x69a>
 8006d66:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006d6a:	4630      	mov	r0, r6
 8006d6c:	4639      	mov	r1, r7
 8006d6e:	f7f9 feb3 	bl	8000ad8 <__aeabi_dcmpeq>
 8006d72:	b110      	cbz	r0, 8006d7a <_dtoa_r+0x67a>
 8006d74:	f018 0f01 	tst.w	r8, #1
 8006d78:	d10f      	bne.n	8006d9a <_dtoa_r+0x69a>
 8006d7a:	9904      	ldr	r1, [sp, #16]
 8006d7c:	4620      	mov	r0, r4
 8006d7e:	f000 fac1 	bl	8007304 <_Bfree>
 8006d82:	2300      	movs	r3, #0
 8006d84:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006d86:	702b      	strb	r3, [r5, #0]
 8006d88:	f10a 0301 	add.w	r3, sl, #1
 8006d8c:	6013      	str	r3, [r2, #0]
 8006d8e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	f000 8241 	beq.w	8007218 <_dtoa_r+0xb18>
 8006d96:	601d      	str	r5, [r3, #0]
 8006d98:	e23e      	b.n	8007218 <_dtoa_r+0xb18>
 8006d9a:	f8cd a020 	str.w	sl, [sp, #32]
 8006d9e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006da2:	2a39      	cmp	r2, #57	; 0x39
 8006da4:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 8006da8:	d108      	bne.n	8006dbc <_dtoa_r+0x6bc>
 8006daa:	459b      	cmp	fp, r3
 8006dac:	d10a      	bne.n	8006dc4 <_dtoa_r+0x6c4>
 8006dae:	9b08      	ldr	r3, [sp, #32]
 8006db0:	3301      	adds	r3, #1
 8006db2:	9308      	str	r3, [sp, #32]
 8006db4:	2330      	movs	r3, #48	; 0x30
 8006db6:	f88b 3000 	strb.w	r3, [fp]
 8006dba:	465b      	mov	r3, fp
 8006dbc:	781a      	ldrb	r2, [r3, #0]
 8006dbe:	3201      	adds	r2, #1
 8006dc0:	701a      	strb	r2, [r3, #0]
 8006dc2:	e78c      	b.n	8006cde <_dtoa_r+0x5de>
 8006dc4:	461d      	mov	r5, r3
 8006dc6:	e7ea      	b.n	8006d9e <_dtoa_r+0x69e>
 8006dc8:	2200      	movs	r2, #0
 8006dca:	4b9b      	ldr	r3, [pc, #620]	; (8007038 <_dtoa_r+0x938>)
 8006dcc:	f7f9 fc1c 	bl	8000608 <__aeabi_dmul>
 8006dd0:	2200      	movs	r2, #0
 8006dd2:	2300      	movs	r3, #0
 8006dd4:	4606      	mov	r6, r0
 8006dd6:	460f      	mov	r7, r1
 8006dd8:	f7f9 fe7e 	bl	8000ad8 <__aeabi_dcmpeq>
 8006ddc:	2800      	cmp	r0, #0
 8006dde:	d09a      	beq.n	8006d16 <_dtoa_r+0x616>
 8006de0:	e7cb      	b.n	8006d7a <_dtoa_r+0x67a>
 8006de2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006de4:	2a00      	cmp	r2, #0
 8006de6:	f000 808b 	beq.w	8006f00 <_dtoa_r+0x800>
 8006dea:	9a06      	ldr	r2, [sp, #24]
 8006dec:	2a01      	cmp	r2, #1
 8006dee:	dc6e      	bgt.n	8006ece <_dtoa_r+0x7ce>
 8006df0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006df2:	2a00      	cmp	r2, #0
 8006df4:	d067      	beq.n	8006ec6 <_dtoa_r+0x7c6>
 8006df6:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006dfa:	9f07      	ldr	r7, [sp, #28]
 8006dfc:	9d05      	ldr	r5, [sp, #20]
 8006dfe:	9a05      	ldr	r2, [sp, #20]
 8006e00:	2101      	movs	r1, #1
 8006e02:	441a      	add	r2, r3
 8006e04:	4620      	mov	r0, r4
 8006e06:	9205      	str	r2, [sp, #20]
 8006e08:	4498      	add	r8, r3
 8006e0a:	f000 fb1b 	bl	8007444 <__i2b>
 8006e0e:	4606      	mov	r6, r0
 8006e10:	2d00      	cmp	r5, #0
 8006e12:	dd0c      	ble.n	8006e2e <_dtoa_r+0x72e>
 8006e14:	f1b8 0f00 	cmp.w	r8, #0
 8006e18:	dd09      	ble.n	8006e2e <_dtoa_r+0x72e>
 8006e1a:	4545      	cmp	r5, r8
 8006e1c:	9a05      	ldr	r2, [sp, #20]
 8006e1e:	462b      	mov	r3, r5
 8006e20:	bfa8      	it	ge
 8006e22:	4643      	movge	r3, r8
 8006e24:	1ad2      	subs	r2, r2, r3
 8006e26:	9205      	str	r2, [sp, #20]
 8006e28:	1aed      	subs	r5, r5, r3
 8006e2a:	eba8 0803 	sub.w	r8, r8, r3
 8006e2e:	9b07      	ldr	r3, [sp, #28]
 8006e30:	b1eb      	cbz	r3, 8006e6e <_dtoa_r+0x76e>
 8006e32:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d067      	beq.n	8006f08 <_dtoa_r+0x808>
 8006e38:	b18f      	cbz	r7, 8006e5e <_dtoa_r+0x75e>
 8006e3a:	4631      	mov	r1, r6
 8006e3c:	463a      	mov	r2, r7
 8006e3e:	4620      	mov	r0, r4
 8006e40:	f000 fba0 	bl	8007584 <__pow5mult>
 8006e44:	9a04      	ldr	r2, [sp, #16]
 8006e46:	4601      	mov	r1, r0
 8006e48:	4606      	mov	r6, r0
 8006e4a:	4620      	mov	r0, r4
 8006e4c:	f000 fb03 	bl	8007456 <__multiply>
 8006e50:	9904      	ldr	r1, [sp, #16]
 8006e52:	9008      	str	r0, [sp, #32]
 8006e54:	4620      	mov	r0, r4
 8006e56:	f000 fa55 	bl	8007304 <_Bfree>
 8006e5a:	9b08      	ldr	r3, [sp, #32]
 8006e5c:	9304      	str	r3, [sp, #16]
 8006e5e:	9b07      	ldr	r3, [sp, #28]
 8006e60:	1bda      	subs	r2, r3, r7
 8006e62:	d004      	beq.n	8006e6e <_dtoa_r+0x76e>
 8006e64:	9904      	ldr	r1, [sp, #16]
 8006e66:	4620      	mov	r0, r4
 8006e68:	f000 fb8c 	bl	8007584 <__pow5mult>
 8006e6c:	9004      	str	r0, [sp, #16]
 8006e6e:	2101      	movs	r1, #1
 8006e70:	4620      	mov	r0, r4
 8006e72:	f000 fae7 	bl	8007444 <__i2b>
 8006e76:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006e78:	4607      	mov	r7, r0
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	f000 81d0 	beq.w	8007220 <_dtoa_r+0xb20>
 8006e80:	461a      	mov	r2, r3
 8006e82:	4601      	mov	r1, r0
 8006e84:	4620      	mov	r0, r4
 8006e86:	f000 fb7d 	bl	8007584 <__pow5mult>
 8006e8a:	9b06      	ldr	r3, [sp, #24]
 8006e8c:	2b01      	cmp	r3, #1
 8006e8e:	4607      	mov	r7, r0
 8006e90:	dc40      	bgt.n	8006f14 <_dtoa_r+0x814>
 8006e92:	9b00      	ldr	r3, [sp, #0]
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d139      	bne.n	8006f0c <_dtoa_r+0x80c>
 8006e98:	9b01      	ldr	r3, [sp, #4]
 8006e9a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d136      	bne.n	8006f10 <_dtoa_r+0x810>
 8006ea2:	9b01      	ldr	r3, [sp, #4]
 8006ea4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006ea8:	0d1b      	lsrs	r3, r3, #20
 8006eaa:	051b      	lsls	r3, r3, #20
 8006eac:	b12b      	cbz	r3, 8006eba <_dtoa_r+0x7ba>
 8006eae:	9b05      	ldr	r3, [sp, #20]
 8006eb0:	3301      	adds	r3, #1
 8006eb2:	9305      	str	r3, [sp, #20]
 8006eb4:	f108 0801 	add.w	r8, r8, #1
 8006eb8:	2301      	movs	r3, #1
 8006eba:	9307      	str	r3, [sp, #28]
 8006ebc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d12a      	bne.n	8006f18 <_dtoa_r+0x818>
 8006ec2:	2001      	movs	r0, #1
 8006ec4:	e030      	b.n	8006f28 <_dtoa_r+0x828>
 8006ec6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006ec8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006ecc:	e795      	b.n	8006dfa <_dtoa_r+0x6fa>
 8006ece:	9b07      	ldr	r3, [sp, #28]
 8006ed0:	f109 37ff 	add.w	r7, r9, #4294967295	; 0xffffffff
 8006ed4:	42bb      	cmp	r3, r7
 8006ed6:	bfbf      	itttt	lt
 8006ed8:	9b07      	ldrlt	r3, [sp, #28]
 8006eda:	9707      	strlt	r7, [sp, #28]
 8006edc:	1afa      	sublt	r2, r7, r3
 8006ede:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8006ee0:	bfbb      	ittet	lt
 8006ee2:	189b      	addlt	r3, r3, r2
 8006ee4:	930e      	strlt	r3, [sp, #56]	; 0x38
 8006ee6:	1bdf      	subge	r7, r3, r7
 8006ee8:	2700      	movlt	r7, #0
 8006eea:	f1b9 0f00 	cmp.w	r9, #0
 8006eee:	bfb5      	itete	lt
 8006ef0:	9b05      	ldrlt	r3, [sp, #20]
 8006ef2:	9d05      	ldrge	r5, [sp, #20]
 8006ef4:	eba3 0509 	sublt.w	r5, r3, r9
 8006ef8:	464b      	movge	r3, r9
 8006efa:	bfb8      	it	lt
 8006efc:	2300      	movlt	r3, #0
 8006efe:	e77e      	b.n	8006dfe <_dtoa_r+0x6fe>
 8006f00:	9f07      	ldr	r7, [sp, #28]
 8006f02:	9d05      	ldr	r5, [sp, #20]
 8006f04:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8006f06:	e783      	b.n	8006e10 <_dtoa_r+0x710>
 8006f08:	9a07      	ldr	r2, [sp, #28]
 8006f0a:	e7ab      	b.n	8006e64 <_dtoa_r+0x764>
 8006f0c:	2300      	movs	r3, #0
 8006f0e:	e7d4      	b.n	8006eba <_dtoa_r+0x7ba>
 8006f10:	9b00      	ldr	r3, [sp, #0]
 8006f12:	e7d2      	b.n	8006eba <_dtoa_r+0x7ba>
 8006f14:	2300      	movs	r3, #0
 8006f16:	9307      	str	r3, [sp, #28]
 8006f18:	693b      	ldr	r3, [r7, #16]
 8006f1a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8006f1e:	6918      	ldr	r0, [r3, #16]
 8006f20:	f000 fa42 	bl	80073a8 <__hi0bits>
 8006f24:	f1c0 0020 	rsb	r0, r0, #32
 8006f28:	4440      	add	r0, r8
 8006f2a:	f010 001f 	ands.w	r0, r0, #31
 8006f2e:	d047      	beq.n	8006fc0 <_dtoa_r+0x8c0>
 8006f30:	f1c0 0320 	rsb	r3, r0, #32
 8006f34:	2b04      	cmp	r3, #4
 8006f36:	dd3b      	ble.n	8006fb0 <_dtoa_r+0x8b0>
 8006f38:	9b05      	ldr	r3, [sp, #20]
 8006f3a:	f1c0 001c 	rsb	r0, r0, #28
 8006f3e:	4403      	add	r3, r0
 8006f40:	9305      	str	r3, [sp, #20]
 8006f42:	4405      	add	r5, r0
 8006f44:	4480      	add	r8, r0
 8006f46:	9b05      	ldr	r3, [sp, #20]
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	dd05      	ble.n	8006f58 <_dtoa_r+0x858>
 8006f4c:	461a      	mov	r2, r3
 8006f4e:	9904      	ldr	r1, [sp, #16]
 8006f50:	4620      	mov	r0, r4
 8006f52:	f000 fb65 	bl	8007620 <__lshift>
 8006f56:	9004      	str	r0, [sp, #16]
 8006f58:	f1b8 0f00 	cmp.w	r8, #0
 8006f5c:	dd05      	ble.n	8006f6a <_dtoa_r+0x86a>
 8006f5e:	4639      	mov	r1, r7
 8006f60:	4642      	mov	r2, r8
 8006f62:	4620      	mov	r0, r4
 8006f64:	f000 fb5c 	bl	8007620 <__lshift>
 8006f68:	4607      	mov	r7, r0
 8006f6a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006f6c:	b353      	cbz	r3, 8006fc4 <_dtoa_r+0x8c4>
 8006f6e:	4639      	mov	r1, r7
 8006f70:	9804      	ldr	r0, [sp, #16]
 8006f72:	f000 fba9 	bl	80076c8 <__mcmp>
 8006f76:	2800      	cmp	r0, #0
 8006f78:	da24      	bge.n	8006fc4 <_dtoa_r+0x8c4>
 8006f7a:	2300      	movs	r3, #0
 8006f7c:	220a      	movs	r2, #10
 8006f7e:	9904      	ldr	r1, [sp, #16]
 8006f80:	4620      	mov	r0, r4
 8006f82:	f000 f9d6 	bl	8007332 <__multadd>
 8006f86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f88:	9004      	str	r0, [sp, #16]
 8006f8a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	f000 814d 	beq.w	800722e <_dtoa_r+0xb2e>
 8006f94:	2300      	movs	r3, #0
 8006f96:	4631      	mov	r1, r6
 8006f98:	220a      	movs	r2, #10
 8006f9a:	4620      	mov	r0, r4
 8006f9c:	f000 f9c9 	bl	8007332 <__multadd>
 8006fa0:	9b02      	ldr	r3, [sp, #8]
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	4606      	mov	r6, r0
 8006fa6:	dc4f      	bgt.n	8007048 <_dtoa_r+0x948>
 8006fa8:	9b06      	ldr	r3, [sp, #24]
 8006faa:	2b02      	cmp	r3, #2
 8006fac:	dd4c      	ble.n	8007048 <_dtoa_r+0x948>
 8006fae:	e011      	b.n	8006fd4 <_dtoa_r+0x8d4>
 8006fb0:	d0c9      	beq.n	8006f46 <_dtoa_r+0x846>
 8006fb2:	9a05      	ldr	r2, [sp, #20]
 8006fb4:	331c      	adds	r3, #28
 8006fb6:	441a      	add	r2, r3
 8006fb8:	9205      	str	r2, [sp, #20]
 8006fba:	441d      	add	r5, r3
 8006fbc:	4498      	add	r8, r3
 8006fbe:	e7c2      	b.n	8006f46 <_dtoa_r+0x846>
 8006fc0:	4603      	mov	r3, r0
 8006fc2:	e7f6      	b.n	8006fb2 <_dtoa_r+0x8b2>
 8006fc4:	f1b9 0f00 	cmp.w	r9, #0
 8006fc8:	dc38      	bgt.n	800703c <_dtoa_r+0x93c>
 8006fca:	9b06      	ldr	r3, [sp, #24]
 8006fcc:	2b02      	cmp	r3, #2
 8006fce:	dd35      	ble.n	800703c <_dtoa_r+0x93c>
 8006fd0:	f8cd 9008 	str.w	r9, [sp, #8]
 8006fd4:	9b02      	ldr	r3, [sp, #8]
 8006fd6:	b963      	cbnz	r3, 8006ff2 <_dtoa_r+0x8f2>
 8006fd8:	4639      	mov	r1, r7
 8006fda:	2205      	movs	r2, #5
 8006fdc:	4620      	mov	r0, r4
 8006fde:	f000 f9a8 	bl	8007332 <__multadd>
 8006fe2:	4601      	mov	r1, r0
 8006fe4:	4607      	mov	r7, r0
 8006fe6:	9804      	ldr	r0, [sp, #16]
 8006fe8:	f000 fb6e 	bl	80076c8 <__mcmp>
 8006fec:	2800      	cmp	r0, #0
 8006fee:	f73f adcc 	bgt.w	8006b8a <_dtoa_r+0x48a>
 8006ff2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006ff4:	465d      	mov	r5, fp
 8006ff6:	ea6f 0a03 	mvn.w	sl, r3
 8006ffa:	f04f 0900 	mov.w	r9, #0
 8006ffe:	4639      	mov	r1, r7
 8007000:	4620      	mov	r0, r4
 8007002:	f000 f97f 	bl	8007304 <_Bfree>
 8007006:	2e00      	cmp	r6, #0
 8007008:	f43f aeb7 	beq.w	8006d7a <_dtoa_r+0x67a>
 800700c:	f1b9 0f00 	cmp.w	r9, #0
 8007010:	d005      	beq.n	800701e <_dtoa_r+0x91e>
 8007012:	45b1      	cmp	r9, r6
 8007014:	d003      	beq.n	800701e <_dtoa_r+0x91e>
 8007016:	4649      	mov	r1, r9
 8007018:	4620      	mov	r0, r4
 800701a:	f000 f973 	bl	8007304 <_Bfree>
 800701e:	4631      	mov	r1, r6
 8007020:	4620      	mov	r0, r4
 8007022:	f000 f96f 	bl	8007304 <_Bfree>
 8007026:	e6a8      	b.n	8006d7a <_dtoa_r+0x67a>
 8007028:	2700      	movs	r7, #0
 800702a:	463e      	mov	r6, r7
 800702c:	e7e1      	b.n	8006ff2 <_dtoa_r+0x8f2>
 800702e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8007032:	463e      	mov	r6, r7
 8007034:	e5a9      	b.n	8006b8a <_dtoa_r+0x48a>
 8007036:	bf00      	nop
 8007038:	40240000 	.word	0x40240000
 800703c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800703e:	f8cd 9008 	str.w	r9, [sp, #8]
 8007042:	2b00      	cmp	r3, #0
 8007044:	f000 80fa 	beq.w	800723c <_dtoa_r+0xb3c>
 8007048:	2d00      	cmp	r5, #0
 800704a:	dd05      	ble.n	8007058 <_dtoa_r+0x958>
 800704c:	4631      	mov	r1, r6
 800704e:	462a      	mov	r2, r5
 8007050:	4620      	mov	r0, r4
 8007052:	f000 fae5 	bl	8007620 <__lshift>
 8007056:	4606      	mov	r6, r0
 8007058:	9b07      	ldr	r3, [sp, #28]
 800705a:	2b00      	cmp	r3, #0
 800705c:	d04c      	beq.n	80070f8 <_dtoa_r+0x9f8>
 800705e:	6871      	ldr	r1, [r6, #4]
 8007060:	4620      	mov	r0, r4
 8007062:	f000 f91b 	bl	800729c <_Balloc>
 8007066:	6932      	ldr	r2, [r6, #16]
 8007068:	3202      	adds	r2, #2
 800706a:	4605      	mov	r5, r0
 800706c:	0092      	lsls	r2, r2, #2
 800706e:	f106 010c 	add.w	r1, r6, #12
 8007072:	300c      	adds	r0, #12
 8007074:	f7fe fe06 	bl	8005c84 <memcpy>
 8007078:	2201      	movs	r2, #1
 800707a:	4629      	mov	r1, r5
 800707c:	4620      	mov	r0, r4
 800707e:	f000 facf 	bl	8007620 <__lshift>
 8007082:	9b00      	ldr	r3, [sp, #0]
 8007084:	f8cd b014 	str.w	fp, [sp, #20]
 8007088:	f003 0301 	and.w	r3, r3, #1
 800708c:	46b1      	mov	r9, r6
 800708e:	9307      	str	r3, [sp, #28]
 8007090:	4606      	mov	r6, r0
 8007092:	4639      	mov	r1, r7
 8007094:	9804      	ldr	r0, [sp, #16]
 8007096:	f7ff faa5 	bl	80065e4 <quorem>
 800709a:	4649      	mov	r1, r9
 800709c:	4605      	mov	r5, r0
 800709e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80070a2:	9804      	ldr	r0, [sp, #16]
 80070a4:	f000 fb10 	bl	80076c8 <__mcmp>
 80070a8:	4632      	mov	r2, r6
 80070aa:	9000      	str	r0, [sp, #0]
 80070ac:	4639      	mov	r1, r7
 80070ae:	4620      	mov	r0, r4
 80070b0:	f000 fb24 	bl	80076fc <__mdiff>
 80070b4:	68c3      	ldr	r3, [r0, #12]
 80070b6:	4602      	mov	r2, r0
 80070b8:	bb03      	cbnz	r3, 80070fc <_dtoa_r+0x9fc>
 80070ba:	4601      	mov	r1, r0
 80070bc:	9008      	str	r0, [sp, #32]
 80070be:	9804      	ldr	r0, [sp, #16]
 80070c0:	f000 fb02 	bl	80076c8 <__mcmp>
 80070c4:	9a08      	ldr	r2, [sp, #32]
 80070c6:	4603      	mov	r3, r0
 80070c8:	4611      	mov	r1, r2
 80070ca:	4620      	mov	r0, r4
 80070cc:	9308      	str	r3, [sp, #32]
 80070ce:	f000 f919 	bl	8007304 <_Bfree>
 80070d2:	9b08      	ldr	r3, [sp, #32]
 80070d4:	b9a3      	cbnz	r3, 8007100 <_dtoa_r+0xa00>
 80070d6:	9a06      	ldr	r2, [sp, #24]
 80070d8:	b992      	cbnz	r2, 8007100 <_dtoa_r+0xa00>
 80070da:	9a07      	ldr	r2, [sp, #28]
 80070dc:	b982      	cbnz	r2, 8007100 <_dtoa_r+0xa00>
 80070de:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80070e2:	d029      	beq.n	8007138 <_dtoa_r+0xa38>
 80070e4:	9b00      	ldr	r3, [sp, #0]
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	dd01      	ble.n	80070ee <_dtoa_r+0x9ee>
 80070ea:	f105 0831 	add.w	r8, r5, #49	; 0x31
 80070ee:	9b05      	ldr	r3, [sp, #20]
 80070f0:	1c5d      	adds	r5, r3, #1
 80070f2:	f883 8000 	strb.w	r8, [r3]
 80070f6:	e782      	b.n	8006ffe <_dtoa_r+0x8fe>
 80070f8:	4630      	mov	r0, r6
 80070fa:	e7c2      	b.n	8007082 <_dtoa_r+0x982>
 80070fc:	2301      	movs	r3, #1
 80070fe:	e7e3      	b.n	80070c8 <_dtoa_r+0x9c8>
 8007100:	9a00      	ldr	r2, [sp, #0]
 8007102:	2a00      	cmp	r2, #0
 8007104:	db04      	blt.n	8007110 <_dtoa_r+0xa10>
 8007106:	d125      	bne.n	8007154 <_dtoa_r+0xa54>
 8007108:	9a06      	ldr	r2, [sp, #24]
 800710a:	bb1a      	cbnz	r2, 8007154 <_dtoa_r+0xa54>
 800710c:	9a07      	ldr	r2, [sp, #28]
 800710e:	bb0a      	cbnz	r2, 8007154 <_dtoa_r+0xa54>
 8007110:	2b00      	cmp	r3, #0
 8007112:	ddec      	ble.n	80070ee <_dtoa_r+0x9ee>
 8007114:	2201      	movs	r2, #1
 8007116:	9904      	ldr	r1, [sp, #16]
 8007118:	4620      	mov	r0, r4
 800711a:	f000 fa81 	bl	8007620 <__lshift>
 800711e:	4639      	mov	r1, r7
 8007120:	9004      	str	r0, [sp, #16]
 8007122:	f000 fad1 	bl	80076c8 <__mcmp>
 8007126:	2800      	cmp	r0, #0
 8007128:	dc03      	bgt.n	8007132 <_dtoa_r+0xa32>
 800712a:	d1e0      	bne.n	80070ee <_dtoa_r+0x9ee>
 800712c:	f018 0f01 	tst.w	r8, #1
 8007130:	d0dd      	beq.n	80070ee <_dtoa_r+0x9ee>
 8007132:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8007136:	d1d8      	bne.n	80070ea <_dtoa_r+0x9ea>
 8007138:	9b05      	ldr	r3, [sp, #20]
 800713a:	9a05      	ldr	r2, [sp, #20]
 800713c:	1c5d      	adds	r5, r3, #1
 800713e:	2339      	movs	r3, #57	; 0x39
 8007140:	7013      	strb	r3, [r2, #0]
 8007142:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007146:	2b39      	cmp	r3, #57	; 0x39
 8007148:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800714c:	d04f      	beq.n	80071ee <_dtoa_r+0xaee>
 800714e:	3301      	adds	r3, #1
 8007150:	7013      	strb	r3, [r2, #0]
 8007152:	e754      	b.n	8006ffe <_dtoa_r+0x8fe>
 8007154:	9a05      	ldr	r2, [sp, #20]
 8007156:	2b00      	cmp	r3, #0
 8007158:	f102 0501 	add.w	r5, r2, #1
 800715c:	dd06      	ble.n	800716c <_dtoa_r+0xa6c>
 800715e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8007162:	d0e9      	beq.n	8007138 <_dtoa_r+0xa38>
 8007164:	f108 0801 	add.w	r8, r8, #1
 8007168:	9b05      	ldr	r3, [sp, #20]
 800716a:	e7c2      	b.n	80070f2 <_dtoa_r+0x9f2>
 800716c:	9a02      	ldr	r2, [sp, #8]
 800716e:	f805 8c01 	strb.w	r8, [r5, #-1]
 8007172:	eba5 030b 	sub.w	r3, r5, fp
 8007176:	4293      	cmp	r3, r2
 8007178:	d021      	beq.n	80071be <_dtoa_r+0xabe>
 800717a:	2300      	movs	r3, #0
 800717c:	220a      	movs	r2, #10
 800717e:	9904      	ldr	r1, [sp, #16]
 8007180:	4620      	mov	r0, r4
 8007182:	f000 f8d6 	bl	8007332 <__multadd>
 8007186:	45b1      	cmp	r9, r6
 8007188:	9004      	str	r0, [sp, #16]
 800718a:	f04f 0300 	mov.w	r3, #0
 800718e:	f04f 020a 	mov.w	r2, #10
 8007192:	4649      	mov	r1, r9
 8007194:	4620      	mov	r0, r4
 8007196:	d105      	bne.n	80071a4 <_dtoa_r+0xaa4>
 8007198:	f000 f8cb 	bl	8007332 <__multadd>
 800719c:	4681      	mov	r9, r0
 800719e:	4606      	mov	r6, r0
 80071a0:	9505      	str	r5, [sp, #20]
 80071a2:	e776      	b.n	8007092 <_dtoa_r+0x992>
 80071a4:	f000 f8c5 	bl	8007332 <__multadd>
 80071a8:	4631      	mov	r1, r6
 80071aa:	4681      	mov	r9, r0
 80071ac:	2300      	movs	r3, #0
 80071ae:	220a      	movs	r2, #10
 80071b0:	4620      	mov	r0, r4
 80071b2:	f000 f8be 	bl	8007332 <__multadd>
 80071b6:	4606      	mov	r6, r0
 80071b8:	e7f2      	b.n	80071a0 <_dtoa_r+0xaa0>
 80071ba:	f04f 0900 	mov.w	r9, #0
 80071be:	2201      	movs	r2, #1
 80071c0:	9904      	ldr	r1, [sp, #16]
 80071c2:	4620      	mov	r0, r4
 80071c4:	f000 fa2c 	bl	8007620 <__lshift>
 80071c8:	4639      	mov	r1, r7
 80071ca:	9004      	str	r0, [sp, #16]
 80071cc:	f000 fa7c 	bl	80076c8 <__mcmp>
 80071d0:	2800      	cmp	r0, #0
 80071d2:	dcb6      	bgt.n	8007142 <_dtoa_r+0xa42>
 80071d4:	d102      	bne.n	80071dc <_dtoa_r+0xadc>
 80071d6:	f018 0f01 	tst.w	r8, #1
 80071da:	d1b2      	bne.n	8007142 <_dtoa_r+0xa42>
 80071dc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80071e0:	2b30      	cmp	r3, #48	; 0x30
 80071e2:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 80071e6:	f47f af0a 	bne.w	8006ffe <_dtoa_r+0x8fe>
 80071ea:	4615      	mov	r5, r2
 80071ec:	e7f6      	b.n	80071dc <_dtoa_r+0xadc>
 80071ee:	4593      	cmp	fp, r2
 80071f0:	d105      	bne.n	80071fe <_dtoa_r+0xafe>
 80071f2:	2331      	movs	r3, #49	; 0x31
 80071f4:	f10a 0a01 	add.w	sl, sl, #1
 80071f8:	f88b 3000 	strb.w	r3, [fp]
 80071fc:	e6ff      	b.n	8006ffe <_dtoa_r+0x8fe>
 80071fe:	4615      	mov	r5, r2
 8007200:	e79f      	b.n	8007142 <_dtoa_r+0xa42>
 8007202:	f8df b064 	ldr.w	fp, [pc, #100]	; 8007268 <_dtoa_r+0xb68>
 8007206:	e007      	b.n	8007218 <_dtoa_r+0xb18>
 8007208:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800720a:	f8df b060 	ldr.w	fp, [pc, #96]	; 800726c <_dtoa_r+0xb6c>
 800720e:	b11b      	cbz	r3, 8007218 <_dtoa_r+0xb18>
 8007210:	f10b 0308 	add.w	r3, fp, #8
 8007214:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007216:	6013      	str	r3, [r2, #0]
 8007218:	4658      	mov	r0, fp
 800721a:	b017      	add	sp, #92	; 0x5c
 800721c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007220:	9b06      	ldr	r3, [sp, #24]
 8007222:	2b01      	cmp	r3, #1
 8007224:	f77f ae35 	ble.w	8006e92 <_dtoa_r+0x792>
 8007228:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800722a:	9307      	str	r3, [sp, #28]
 800722c:	e649      	b.n	8006ec2 <_dtoa_r+0x7c2>
 800722e:	9b02      	ldr	r3, [sp, #8]
 8007230:	2b00      	cmp	r3, #0
 8007232:	dc03      	bgt.n	800723c <_dtoa_r+0xb3c>
 8007234:	9b06      	ldr	r3, [sp, #24]
 8007236:	2b02      	cmp	r3, #2
 8007238:	f73f aecc 	bgt.w	8006fd4 <_dtoa_r+0x8d4>
 800723c:	465d      	mov	r5, fp
 800723e:	4639      	mov	r1, r7
 8007240:	9804      	ldr	r0, [sp, #16]
 8007242:	f7ff f9cf 	bl	80065e4 <quorem>
 8007246:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800724a:	f805 8b01 	strb.w	r8, [r5], #1
 800724e:	9a02      	ldr	r2, [sp, #8]
 8007250:	eba5 030b 	sub.w	r3, r5, fp
 8007254:	429a      	cmp	r2, r3
 8007256:	ddb0      	ble.n	80071ba <_dtoa_r+0xaba>
 8007258:	2300      	movs	r3, #0
 800725a:	220a      	movs	r2, #10
 800725c:	9904      	ldr	r1, [sp, #16]
 800725e:	4620      	mov	r0, r4
 8007260:	f000 f867 	bl	8007332 <__multadd>
 8007264:	9004      	str	r0, [sp, #16]
 8007266:	e7ea      	b.n	800723e <_dtoa_r+0xb3e>
 8007268:	080095e4 	.word	0x080095e4
 800726c:	08009608 	.word	0x08009608

08007270 <_localeconv_r>:
 8007270:	4b04      	ldr	r3, [pc, #16]	; (8007284 <_localeconv_r+0x14>)
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	6a18      	ldr	r0, [r3, #32]
 8007276:	4b04      	ldr	r3, [pc, #16]	; (8007288 <_localeconv_r+0x18>)
 8007278:	2800      	cmp	r0, #0
 800727a:	bf08      	it	eq
 800727c:	4618      	moveq	r0, r3
 800727e:	30f0      	adds	r0, #240	; 0xf0
 8007280:	4770      	bx	lr
 8007282:	bf00      	nop
 8007284:	2000001c 	.word	0x2000001c
 8007288:	20000080 	.word	0x20000080

0800728c <malloc>:
 800728c:	4b02      	ldr	r3, [pc, #8]	; (8007298 <malloc+0xc>)
 800728e:	4601      	mov	r1, r0
 8007290:	6818      	ldr	r0, [r3, #0]
 8007292:	f000 bb3b 	b.w	800790c <_malloc_r>
 8007296:	bf00      	nop
 8007298:	2000001c 	.word	0x2000001c

0800729c <_Balloc>:
 800729c:	b570      	push	{r4, r5, r6, lr}
 800729e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80072a0:	4604      	mov	r4, r0
 80072a2:	460e      	mov	r6, r1
 80072a4:	b93d      	cbnz	r5, 80072b6 <_Balloc+0x1a>
 80072a6:	2010      	movs	r0, #16
 80072a8:	f7ff fff0 	bl	800728c <malloc>
 80072ac:	6260      	str	r0, [r4, #36]	; 0x24
 80072ae:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80072b2:	6005      	str	r5, [r0, #0]
 80072b4:	60c5      	str	r5, [r0, #12]
 80072b6:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80072b8:	68eb      	ldr	r3, [r5, #12]
 80072ba:	b183      	cbz	r3, 80072de <_Balloc+0x42>
 80072bc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80072be:	68db      	ldr	r3, [r3, #12]
 80072c0:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80072c4:	b9b8      	cbnz	r0, 80072f6 <_Balloc+0x5a>
 80072c6:	2101      	movs	r1, #1
 80072c8:	fa01 f506 	lsl.w	r5, r1, r6
 80072cc:	1d6a      	adds	r2, r5, #5
 80072ce:	0092      	lsls	r2, r2, #2
 80072d0:	4620      	mov	r0, r4
 80072d2:	f000 fabf 	bl	8007854 <_calloc_r>
 80072d6:	b160      	cbz	r0, 80072f2 <_Balloc+0x56>
 80072d8:	e9c0 6501 	strd	r6, r5, [r0, #4]
 80072dc:	e00e      	b.n	80072fc <_Balloc+0x60>
 80072de:	2221      	movs	r2, #33	; 0x21
 80072e0:	2104      	movs	r1, #4
 80072e2:	4620      	mov	r0, r4
 80072e4:	f000 fab6 	bl	8007854 <_calloc_r>
 80072e8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80072ea:	60e8      	str	r0, [r5, #12]
 80072ec:	68db      	ldr	r3, [r3, #12]
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d1e4      	bne.n	80072bc <_Balloc+0x20>
 80072f2:	2000      	movs	r0, #0
 80072f4:	bd70      	pop	{r4, r5, r6, pc}
 80072f6:	6802      	ldr	r2, [r0, #0]
 80072f8:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80072fc:	2300      	movs	r3, #0
 80072fe:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007302:	e7f7      	b.n	80072f4 <_Balloc+0x58>

08007304 <_Bfree>:
 8007304:	b570      	push	{r4, r5, r6, lr}
 8007306:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8007308:	4606      	mov	r6, r0
 800730a:	460d      	mov	r5, r1
 800730c:	b93c      	cbnz	r4, 800731e <_Bfree+0x1a>
 800730e:	2010      	movs	r0, #16
 8007310:	f7ff ffbc 	bl	800728c <malloc>
 8007314:	6270      	str	r0, [r6, #36]	; 0x24
 8007316:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800731a:	6004      	str	r4, [r0, #0]
 800731c:	60c4      	str	r4, [r0, #12]
 800731e:	b13d      	cbz	r5, 8007330 <_Bfree+0x2c>
 8007320:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8007322:	686a      	ldr	r2, [r5, #4]
 8007324:	68db      	ldr	r3, [r3, #12]
 8007326:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800732a:	6029      	str	r1, [r5, #0]
 800732c:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8007330:	bd70      	pop	{r4, r5, r6, pc}

08007332 <__multadd>:
 8007332:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007336:	690d      	ldr	r5, [r1, #16]
 8007338:	461f      	mov	r7, r3
 800733a:	4606      	mov	r6, r0
 800733c:	460c      	mov	r4, r1
 800733e:	f101 0c14 	add.w	ip, r1, #20
 8007342:	2300      	movs	r3, #0
 8007344:	f8dc 0000 	ldr.w	r0, [ip]
 8007348:	b281      	uxth	r1, r0
 800734a:	fb02 7101 	mla	r1, r2, r1, r7
 800734e:	0c0f      	lsrs	r7, r1, #16
 8007350:	0c00      	lsrs	r0, r0, #16
 8007352:	fb02 7000 	mla	r0, r2, r0, r7
 8007356:	b289      	uxth	r1, r1
 8007358:	3301      	adds	r3, #1
 800735a:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800735e:	429d      	cmp	r5, r3
 8007360:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8007364:	f84c 1b04 	str.w	r1, [ip], #4
 8007368:	dcec      	bgt.n	8007344 <__multadd+0x12>
 800736a:	b1d7      	cbz	r7, 80073a2 <__multadd+0x70>
 800736c:	68a3      	ldr	r3, [r4, #8]
 800736e:	42ab      	cmp	r3, r5
 8007370:	dc12      	bgt.n	8007398 <__multadd+0x66>
 8007372:	6861      	ldr	r1, [r4, #4]
 8007374:	4630      	mov	r0, r6
 8007376:	3101      	adds	r1, #1
 8007378:	f7ff ff90 	bl	800729c <_Balloc>
 800737c:	6922      	ldr	r2, [r4, #16]
 800737e:	3202      	adds	r2, #2
 8007380:	f104 010c 	add.w	r1, r4, #12
 8007384:	4680      	mov	r8, r0
 8007386:	0092      	lsls	r2, r2, #2
 8007388:	300c      	adds	r0, #12
 800738a:	f7fe fc7b 	bl	8005c84 <memcpy>
 800738e:	4621      	mov	r1, r4
 8007390:	4630      	mov	r0, r6
 8007392:	f7ff ffb7 	bl	8007304 <_Bfree>
 8007396:	4644      	mov	r4, r8
 8007398:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800739c:	3501      	adds	r5, #1
 800739e:	615f      	str	r7, [r3, #20]
 80073a0:	6125      	str	r5, [r4, #16]
 80073a2:	4620      	mov	r0, r4
 80073a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080073a8 <__hi0bits>:
 80073a8:	0c02      	lsrs	r2, r0, #16
 80073aa:	0412      	lsls	r2, r2, #16
 80073ac:	4603      	mov	r3, r0
 80073ae:	b9b2      	cbnz	r2, 80073de <__hi0bits+0x36>
 80073b0:	0403      	lsls	r3, r0, #16
 80073b2:	2010      	movs	r0, #16
 80073b4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80073b8:	bf04      	itt	eq
 80073ba:	021b      	lsleq	r3, r3, #8
 80073bc:	3008      	addeq	r0, #8
 80073be:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80073c2:	bf04      	itt	eq
 80073c4:	011b      	lsleq	r3, r3, #4
 80073c6:	3004      	addeq	r0, #4
 80073c8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80073cc:	bf04      	itt	eq
 80073ce:	009b      	lsleq	r3, r3, #2
 80073d0:	3002      	addeq	r0, #2
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	db06      	blt.n	80073e4 <__hi0bits+0x3c>
 80073d6:	005b      	lsls	r3, r3, #1
 80073d8:	d503      	bpl.n	80073e2 <__hi0bits+0x3a>
 80073da:	3001      	adds	r0, #1
 80073dc:	4770      	bx	lr
 80073de:	2000      	movs	r0, #0
 80073e0:	e7e8      	b.n	80073b4 <__hi0bits+0xc>
 80073e2:	2020      	movs	r0, #32
 80073e4:	4770      	bx	lr

080073e6 <__lo0bits>:
 80073e6:	6803      	ldr	r3, [r0, #0]
 80073e8:	f013 0207 	ands.w	r2, r3, #7
 80073ec:	4601      	mov	r1, r0
 80073ee:	d00b      	beq.n	8007408 <__lo0bits+0x22>
 80073f0:	07da      	lsls	r2, r3, #31
 80073f2:	d423      	bmi.n	800743c <__lo0bits+0x56>
 80073f4:	0798      	lsls	r0, r3, #30
 80073f6:	bf49      	itett	mi
 80073f8:	085b      	lsrmi	r3, r3, #1
 80073fa:	089b      	lsrpl	r3, r3, #2
 80073fc:	2001      	movmi	r0, #1
 80073fe:	600b      	strmi	r3, [r1, #0]
 8007400:	bf5c      	itt	pl
 8007402:	600b      	strpl	r3, [r1, #0]
 8007404:	2002      	movpl	r0, #2
 8007406:	4770      	bx	lr
 8007408:	b298      	uxth	r0, r3
 800740a:	b9a8      	cbnz	r0, 8007438 <__lo0bits+0x52>
 800740c:	0c1b      	lsrs	r3, r3, #16
 800740e:	2010      	movs	r0, #16
 8007410:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007414:	bf04      	itt	eq
 8007416:	0a1b      	lsreq	r3, r3, #8
 8007418:	3008      	addeq	r0, #8
 800741a:	071a      	lsls	r2, r3, #28
 800741c:	bf04      	itt	eq
 800741e:	091b      	lsreq	r3, r3, #4
 8007420:	3004      	addeq	r0, #4
 8007422:	079a      	lsls	r2, r3, #30
 8007424:	bf04      	itt	eq
 8007426:	089b      	lsreq	r3, r3, #2
 8007428:	3002      	addeq	r0, #2
 800742a:	07da      	lsls	r2, r3, #31
 800742c:	d402      	bmi.n	8007434 <__lo0bits+0x4e>
 800742e:	085b      	lsrs	r3, r3, #1
 8007430:	d006      	beq.n	8007440 <__lo0bits+0x5a>
 8007432:	3001      	adds	r0, #1
 8007434:	600b      	str	r3, [r1, #0]
 8007436:	4770      	bx	lr
 8007438:	4610      	mov	r0, r2
 800743a:	e7e9      	b.n	8007410 <__lo0bits+0x2a>
 800743c:	2000      	movs	r0, #0
 800743e:	4770      	bx	lr
 8007440:	2020      	movs	r0, #32
 8007442:	4770      	bx	lr

08007444 <__i2b>:
 8007444:	b510      	push	{r4, lr}
 8007446:	460c      	mov	r4, r1
 8007448:	2101      	movs	r1, #1
 800744a:	f7ff ff27 	bl	800729c <_Balloc>
 800744e:	2201      	movs	r2, #1
 8007450:	6144      	str	r4, [r0, #20]
 8007452:	6102      	str	r2, [r0, #16]
 8007454:	bd10      	pop	{r4, pc}

08007456 <__multiply>:
 8007456:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800745a:	4614      	mov	r4, r2
 800745c:	690a      	ldr	r2, [r1, #16]
 800745e:	6923      	ldr	r3, [r4, #16]
 8007460:	429a      	cmp	r2, r3
 8007462:	bfb8      	it	lt
 8007464:	460b      	movlt	r3, r1
 8007466:	4688      	mov	r8, r1
 8007468:	bfbc      	itt	lt
 800746a:	46a0      	movlt	r8, r4
 800746c:	461c      	movlt	r4, r3
 800746e:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007472:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8007476:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800747a:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800747e:	eb07 0609 	add.w	r6, r7, r9
 8007482:	42b3      	cmp	r3, r6
 8007484:	bfb8      	it	lt
 8007486:	3101      	addlt	r1, #1
 8007488:	f7ff ff08 	bl	800729c <_Balloc>
 800748c:	f100 0514 	add.w	r5, r0, #20
 8007490:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8007494:	462b      	mov	r3, r5
 8007496:	2200      	movs	r2, #0
 8007498:	4573      	cmp	r3, lr
 800749a:	d316      	bcc.n	80074ca <__multiply+0x74>
 800749c:	f104 0214 	add.w	r2, r4, #20
 80074a0:	f108 0114 	add.w	r1, r8, #20
 80074a4:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80074a8:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80074ac:	9300      	str	r3, [sp, #0]
 80074ae:	9b00      	ldr	r3, [sp, #0]
 80074b0:	9201      	str	r2, [sp, #4]
 80074b2:	4293      	cmp	r3, r2
 80074b4:	d80c      	bhi.n	80074d0 <__multiply+0x7a>
 80074b6:	2e00      	cmp	r6, #0
 80074b8:	dd03      	ble.n	80074c2 <__multiply+0x6c>
 80074ba:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d05d      	beq.n	800757e <__multiply+0x128>
 80074c2:	6106      	str	r6, [r0, #16]
 80074c4:	b003      	add	sp, #12
 80074c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074ca:	f843 2b04 	str.w	r2, [r3], #4
 80074ce:	e7e3      	b.n	8007498 <__multiply+0x42>
 80074d0:	f8b2 b000 	ldrh.w	fp, [r2]
 80074d4:	f1bb 0f00 	cmp.w	fp, #0
 80074d8:	d023      	beq.n	8007522 <__multiply+0xcc>
 80074da:	4689      	mov	r9, r1
 80074dc:	46ac      	mov	ip, r5
 80074de:	f04f 0800 	mov.w	r8, #0
 80074e2:	f859 4b04 	ldr.w	r4, [r9], #4
 80074e6:	f8dc a000 	ldr.w	sl, [ip]
 80074ea:	b2a3      	uxth	r3, r4
 80074ec:	fa1f fa8a 	uxth.w	sl, sl
 80074f0:	fb0b a303 	mla	r3, fp, r3, sl
 80074f4:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80074f8:	f8dc 4000 	ldr.w	r4, [ip]
 80074fc:	4443      	add	r3, r8
 80074fe:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8007502:	fb0b 840a 	mla	r4, fp, sl, r8
 8007506:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800750a:	46e2      	mov	sl, ip
 800750c:	b29b      	uxth	r3, r3
 800750e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8007512:	454f      	cmp	r7, r9
 8007514:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8007518:	f84a 3b04 	str.w	r3, [sl], #4
 800751c:	d82b      	bhi.n	8007576 <__multiply+0x120>
 800751e:	f8cc 8004 	str.w	r8, [ip, #4]
 8007522:	9b01      	ldr	r3, [sp, #4]
 8007524:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8007528:	3204      	adds	r2, #4
 800752a:	f1ba 0f00 	cmp.w	sl, #0
 800752e:	d020      	beq.n	8007572 <__multiply+0x11c>
 8007530:	682b      	ldr	r3, [r5, #0]
 8007532:	4689      	mov	r9, r1
 8007534:	46a8      	mov	r8, r5
 8007536:	f04f 0b00 	mov.w	fp, #0
 800753a:	f8b9 c000 	ldrh.w	ip, [r9]
 800753e:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8007542:	fb0a 440c 	mla	r4, sl, ip, r4
 8007546:	445c      	add	r4, fp
 8007548:	46c4      	mov	ip, r8
 800754a:	b29b      	uxth	r3, r3
 800754c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8007550:	f84c 3b04 	str.w	r3, [ip], #4
 8007554:	f859 3b04 	ldr.w	r3, [r9], #4
 8007558:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800755c:	0c1b      	lsrs	r3, r3, #16
 800755e:	fb0a b303 	mla	r3, sl, r3, fp
 8007562:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8007566:	454f      	cmp	r7, r9
 8007568:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800756c:	d805      	bhi.n	800757a <__multiply+0x124>
 800756e:	f8c8 3004 	str.w	r3, [r8, #4]
 8007572:	3504      	adds	r5, #4
 8007574:	e79b      	b.n	80074ae <__multiply+0x58>
 8007576:	46d4      	mov	ip, sl
 8007578:	e7b3      	b.n	80074e2 <__multiply+0x8c>
 800757a:	46e0      	mov	r8, ip
 800757c:	e7dd      	b.n	800753a <__multiply+0xe4>
 800757e:	3e01      	subs	r6, #1
 8007580:	e799      	b.n	80074b6 <__multiply+0x60>
	...

08007584 <__pow5mult>:
 8007584:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007588:	4615      	mov	r5, r2
 800758a:	f012 0203 	ands.w	r2, r2, #3
 800758e:	4606      	mov	r6, r0
 8007590:	460f      	mov	r7, r1
 8007592:	d007      	beq.n	80075a4 <__pow5mult+0x20>
 8007594:	3a01      	subs	r2, #1
 8007596:	4c21      	ldr	r4, [pc, #132]	; (800761c <__pow5mult+0x98>)
 8007598:	2300      	movs	r3, #0
 800759a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800759e:	f7ff fec8 	bl	8007332 <__multadd>
 80075a2:	4607      	mov	r7, r0
 80075a4:	10ad      	asrs	r5, r5, #2
 80075a6:	d035      	beq.n	8007614 <__pow5mult+0x90>
 80075a8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80075aa:	b93c      	cbnz	r4, 80075bc <__pow5mult+0x38>
 80075ac:	2010      	movs	r0, #16
 80075ae:	f7ff fe6d 	bl	800728c <malloc>
 80075b2:	6270      	str	r0, [r6, #36]	; 0x24
 80075b4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80075b8:	6004      	str	r4, [r0, #0]
 80075ba:	60c4      	str	r4, [r0, #12]
 80075bc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80075c0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80075c4:	b94c      	cbnz	r4, 80075da <__pow5mult+0x56>
 80075c6:	f240 2171 	movw	r1, #625	; 0x271
 80075ca:	4630      	mov	r0, r6
 80075cc:	f7ff ff3a 	bl	8007444 <__i2b>
 80075d0:	2300      	movs	r3, #0
 80075d2:	f8c8 0008 	str.w	r0, [r8, #8]
 80075d6:	4604      	mov	r4, r0
 80075d8:	6003      	str	r3, [r0, #0]
 80075da:	f04f 0800 	mov.w	r8, #0
 80075de:	07eb      	lsls	r3, r5, #31
 80075e0:	d50a      	bpl.n	80075f8 <__pow5mult+0x74>
 80075e2:	4639      	mov	r1, r7
 80075e4:	4622      	mov	r2, r4
 80075e6:	4630      	mov	r0, r6
 80075e8:	f7ff ff35 	bl	8007456 <__multiply>
 80075ec:	4639      	mov	r1, r7
 80075ee:	4681      	mov	r9, r0
 80075f0:	4630      	mov	r0, r6
 80075f2:	f7ff fe87 	bl	8007304 <_Bfree>
 80075f6:	464f      	mov	r7, r9
 80075f8:	106d      	asrs	r5, r5, #1
 80075fa:	d00b      	beq.n	8007614 <__pow5mult+0x90>
 80075fc:	6820      	ldr	r0, [r4, #0]
 80075fe:	b938      	cbnz	r0, 8007610 <__pow5mult+0x8c>
 8007600:	4622      	mov	r2, r4
 8007602:	4621      	mov	r1, r4
 8007604:	4630      	mov	r0, r6
 8007606:	f7ff ff26 	bl	8007456 <__multiply>
 800760a:	6020      	str	r0, [r4, #0]
 800760c:	f8c0 8000 	str.w	r8, [r0]
 8007610:	4604      	mov	r4, r0
 8007612:	e7e4      	b.n	80075de <__pow5mult+0x5a>
 8007614:	4638      	mov	r0, r7
 8007616:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800761a:	bf00      	nop
 800761c:	08009708 	.word	0x08009708

08007620 <__lshift>:
 8007620:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007624:	460c      	mov	r4, r1
 8007626:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800762a:	6923      	ldr	r3, [r4, #16]
 800762c:	6849      	ldr	r1, [r1, #4]
 800762e:	eb0a 0903 	add.w	r9, sl, r3
 8007632:	68a3      	ldr	r3, [r4, #8]
 8007634:	4607      	mov	r7, r0
 8007636:	4616      	mov	r6, r2
 8007638:	f109 0501 	add.w	r5, r9, #1
 800763c:	42ab      	cmp	r3, r5
 800763e:	db32      	blt.n	80076a6 <__lshift+0x86>
 8007640:	4638      	mov	r0, r7
 8007642:	f7ff fe2b 	bl	800729c <_Balloc>
 8007646:	2300      	movs	r3, #0
 8007648:	4680      	mov	r8, r0
 800764a:	f100 0114 	add.w	r1, r0, #20
 800764e:	461a      	mov	r2, r3
 8007650:	4553      	cmp	r3, sl
 8007652:	db2b      	blt.n	80076ac <__lshift+0x8c>
 8007654:	6920      	ldr	r0, [r4, #16]
 8007656:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800765a:	f104 0314 	add.w	r3, r4, #20
 800765e:	f016 021f 	ands.w	r2, r6, #31
 8007662:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007666:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800766a:	d025      	beq.n	80076b8 <__lshift+0x98>
 800766c:	f1c2 0e20 	rsb	lr, r2, #32
 8007670:	2000      	movs	r0, #0
 8007672:	681e      	ldr	r6, [r3, #0]
 8007674:	468a      	mov	sl, r1
 8007676:	4096      	lsls	r6, r2
 8007678:	4330      	orrs	r0, r6
 800767a:	f84a 0b04 	str.w	r0, [sl], #4
 800767e:	f853 0b04 	ldr.w	r0, [r3], #4
 8007682:	459c      	cmp	ip, r3
 8007684:	fa20 f00e 	lsr.w	r0, r0, lr
 8007688:	d814      	bhi.n	80076b4 <__lshift+0x94>
 800768a:	6048      	str	r0, [r1, #4]
 800768c:	b108      	cbz	r0, 8007692 <__lshift+0x72>
 800768e:	f109 0502 	add.w	r5, r9, #2
 8007692:	3d01      	subs	r5, #1
 8007694:	4638      	mov	r0, r7
 8007696:	f8c8 5010 	str.w	r5, [r8, #16]
 800769a:	4621      	mov	r1, r4
 800769c:	f7ff fe32 	bl	8007304 <_Bfree>
 80076a0:	4640      	mov	r0, r8
 80076a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80076a6:	3101      	adds	r1, #1
 80076a8:	005b      	lsls	r3, r3, #1
 80076aa:	e7c7      	b.n	800763c <__lshift+0x1c>
 80076ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80076b0:	3301      	adds	r3, #1
 80076b2:	e7cd      	b.n	8007650 <__lshift+0x30>
 80076b4:	4651      	mov	r1, sl
 80076b6:	e7dc      	b.n	8007672 <__lshift+0x52>
 80076b8:	3904      	subs	r1, #4
 80076ba:	f853 2b04 	ldr.w	r2, [r3], #4
 80076be:	f841 2f04 	str.w	r2, [r1, #4]!
 80076c2:	459c      	cmp	ip, r3
 80076c4:	d8f9      	bhi.n	80076ba <__lshift+0x9a>
 80076c6:	e7e4      	b.n	8007692 <__lshift+0x72>

080076c8 <__mcmp>:
 80076c8:	6903      	ldr	r3, [r0, #16]
 80076ca:	690a      	ldr	r2, [r1, #16]
 80076cc:	1a9b      	subs	r3, r3, r2
 80076ce:	b530      	push	{r4, r5, lr}
 80076d0:	d10c      	bne.n	80076ec <__mcmp+0x24>
 80076d2:	0092      	lsls	r2, r2, #2
 80076d4:	3014      	adds	r0, #20
 80076d6:	3114      	adds	r1, #20
 80076d8:	1884      	adds	r4, r0, r2
 80076da:	4411      	add	r1, r2
 80076dc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80076e0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80076e4:	4295      	cmp	r5, r2
 80076e6:	d003      	beq.n	80076f0 <__mcmp+0x28>
 80076e8:	d305      	bcc.n	80076f6 <__mcmp+0x2e>
 80076ea:	2301      	movs	r3, #1
 80076ec:	4618      	mov	r0, r3
 80076ee:	bd30      	pop	{r4, r5, pc}
 80076f0:	42a0      	cmp	r0, r4
 80076f2:	d3f3      	bcc.n	80076dc <__mcmp+0x14>
 80076f4:	e7fa      	b.n	80076ec <__mcmp+0x24>
 80076f6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80076fa:	e7f7      	b.n	80076ec <__mcmp+0x24>

080076fc <__mdiff>:
 80076fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007700:	460d      	mov	r5, r1
 8007702:	4607      	mov	r7, r0
 8007704:	4611      	mov	r1, r2
 8007706:	4628      	mov	r0, r5
 8007708:	4614      	mov	r4, r2
 800770a:	f7ff ffdd 	bl	80076c8 <__mcmp>
 800770e:	1e06      	subs	r6, r0, #0
 8007710:	d108      	bne.n	8007724 <__mdiff+0x28>
 8007712:	4631      	mov	r1, r6
 8007714:	4638      	mov	r0, r7
 8007716:	f7ff fdc1 	bl	800729c <_Balloc>
 800771a:	2301      	movs	r3, #1
 800771c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8007720:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007724:	bfa4      	itt	ge
 8007726:	4623      	movge	r3, r4
 8007728:	462c      	movge	r4, r5
 800772a:	4638      	mov	r0, r7
 800772c:	6861      	ldr	r1, [r4, #4]
 800772e:	bfa6      	itte	ge
 8007730:	461d      	movge	r5, r3
 8007732:	2600      	movge	r6, #0
 8007734:	2601      	movlt	r6, #1
 8007736:	f7ff fdb1 	bl	800729c <_Balloc>
 800773a:	692b      	ldr	r3, [r5, #16]
 800773c:	60c6      	str	r6, [r0, #12]
 800773e:	6926      	ldr	r6, [r4, #16]
 8007740:	f105 0914 	add.w	r9, r5, #20
 8007744:	f104 0214 	add.w	r2, r4, #20
 8007748:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800774c:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8007750:	f100 0514 	add.w	r5, r0, #20
 8007754:	f04f 0e00 	mov.w	lr, #0
 8007758:	f852 ab04 	ldr.w	sl, [r2], #4
 800775c:	f859 4b04 	ldr.w	r4, [r9], #4
 8007760:	fa1e f18a 	uxtah	r1, lr, sl
 8007764:	b2a3      	uxth	r3, r4
 8007766:	1ac9      	subs	r1, r1, r3
 8007768:	0c23      	lsrs	r3, r4, #16
 800776a:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800776e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8007772:	b289      	uxth	r1, r1
 8007774:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8007778:	45c8      	cmp	r8, r9
 800777a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800777e:	4694      	mov	ip, r2
 8007780:	f845 3b04 	str.w	r3, [r5], #4
 8007784:	d8e8      	bhi.n	8007758 <__mdiff+0x5c>
 8007786:	45bc      	cmp	ip, r7
 8007788:	d304      	bcc.n	8007794 <__mdiff+0x98>
 800778a:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800778e:	b183      	cbz	r3, 80077b2 <__mdiff+0xb6>
 8007790:	6106      	str	r6, [r0, #16]
 8007792:	e7c5      	b.n	8007720 <__mdiff+0x24>
 8007794:	f85c 1b04 	ldr.w	r1, [ip], #4
 8007798:	fa1e f381 	uxtah	r3, lr, r1
 800779c:	141a      	asrs	r2, r3, #16
 800779e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80077a2:	b29b      	uxth	r3, r3
 80077a4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80077a8:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80077ac:	f845 3b04 	str.w	r3, [r5], #4
 80077b0:	e7e9      	b.n	8007786 <__mdiff+0x8a>
 80077b2:	3e01      	subs	r6, #1
 80077b4:	e7e9      	b.n	800778a <__mdiff+0x8e>

080077b6 <__d2b>:
 80077b6:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80077ba:	460e      	mov	r6, r1
 80077bc:	2101      	movs	r1, #1
 80077be:	ec59 8b10 	vmov	r8, r9, d0
 80077c2:	4615      	mov	r5, r2
 80077c4:	f7ff fd6a 	bl	800729c <_Balloc>
 80077c8:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80077cc:	4607      	mov	r7, r0
 80077ce:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80077d2:	bb34      	cbnz	r4, 8007822 <__d2b+0x6c>
 80077d4:	9301      	str	r3, [sp, #4]
 80077d6:	f1b8 0300 	subs.w	r3, r8, #0
 80077da:	d027      	beq.n	800782c <__d2b+0x76>
 80077dc:	a802      	add	r0, sp, #8
 80077de:	f840 3d08 	str.w	r3, [r0, #-8]!
 80077e2:	f7ff fe00 	bl	80073e6 <__lo0bits>
 80077e6:	9900      	ldr	r1, [sp, #0]
 80077e8:	b1f0      	cbz	r0, 8007828 <__d2b+0x72>
 80077ea:	9a01      	ldr	r2, [sp, #4]
 80077ec:	f1c0 0320 	rsb	r3, r0, #32
 80077f0:	fa02 f303 	lsl.w	r3, r2, r3
 80077f4:	430b      	orrs	r3, r1
 80077f6:	40c2      	lsrs	r2, r0
 80077f8:	617b      	str	r3, [r7, #20]
 80077fa:	9201      	str	r2, [sp, #4]
 80077fc:	9b01      	ldr	r3, [sp, #4]
 80077fe:	61bb      	str	r3, [r7, #24]
 8007800:	2b00      	cmp	r3, #0
 8007802:	bf14      	ite	ne
 8007804:	2102      	movne	r1, #2
 8007806:	2101      	moveq	r1, #1
 8007808:	6139      	str	r1, [r7, #16]
 800780a:	b1c4      	cbz	r4, 800783e <__d2b+0x88>
 800780c:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8007810:	4404      	add	r4, r0
 8007812:	6034      	str	r4, [r6, #0]
 8007814:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007818:	6028      	str	r0, [r5, #0]
 800781a:	4638      	mov	r0, r7
 800781c:	b003      	add	sp, #12
 800781e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007822:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007826:	e7d5      	b.n	80077d4 <__d2b+0x1e>
 8007828:	6179      	str	r1, [r7, #20]
 800782a:	e7e7      	b.n	80077fc <__d2b+0x46>
 800782c:	a801      	add	r0, sp, #4
 800782e:	f7ff fdda 	bl	80073e6 <__lo0bits>
 8007832:	9b01      	ldr	r3, [sp, #4]
 8007834:	617b      	str	r3, [r7, #20]
 8007836:	2101      	movs	r1, #1
 8007838:	6139      	str	r1, [r7, #16]
 800783a:	3020      	adds	r0, #32
 800783c:	e7e5      	b.n	800780a <__d2b+0x54>
 800783e:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8007842:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007846:	6030      	str	r0, [r6, #0]
 8007848:	6918      	ldr	r0, [r3, #16]
 800784a:	f7ff fdad 	bl	80073a8 <__hi0bits>
 800784e:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8007852:	e7e1      	b.n	8007818 <__d2b+0x62>

08007854 <_calloc_r>:
 8007854:	b538      	push	{r3, r4, r5, lr}
 8007856:	fb02 f401 	mul.w	r4, r2, r1
 800785a:	4621      	mov	r1, r4
 800785c:	f000 f856 	bl	800790c <_malloc_r>
 8007860:	4605      	mov	r5, r0
 8007862:	b118      	cbz	r0, 800786c <_calloc_r+0x18>
 8007864:	4622      	mov	r2, r4
 8007866:	2100      	movs	r1, #0
 8007868:	f7fe fa17 	bl	8005c9a <memset>
 800786c:	4628      	mov	r0, r5
 800786e:	bd38      	pop	{r3, r4, r5, pc}

08007870 <_free_r>:
 8007870:	b538      	push	{r3, r4, r5, lr}
 8007872:	4605      	mov	r5, r0
 8007874:	2900      	cmp	r1, #0
 8007876:	d045      	beq.n	8007904 <_free_r+0x94>
 8007878:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800787c:	1f0c      	subs	r4, r1, #4
 800787e:	2b00      	cmp	r3, #0
 8007880:	bfb8      	it	lt
 8007882:	18e4      	addlt	r4, r4, r3
 8007884:	f000 fa29 	bl	8007cda <__malloc_lock>
 8007888:	4a1f      	ldr	r2, [pc, #124]	; (8007908 <_free_r+0x98>)
 800788a:	6813      	ldr	r3, [r2, #0]
 800788c:	4610      	mov	r0, r2
 800788e:	b933      	cbnz	r3, 800789e <_free_r+0x2e>
 8007890:	6063      	str	r3, [r4, #4]
 8007892:	6014      	str	r4, [r2, #0]
 8007894:	4628      	mov	r0, r5
 8007896:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800789a:	f000 ba1f 	b.w	8007cdc <__malloc_unlock>
 800789e:	42a3      	cmp	r3, r4
 80078a0:	d90c      	bls.n	80078bc <_free_r+0x4c>
 80078a2:	6821      	ldr	r1, [r4, #0]
 80078a4:	1862      	adds	r2, r4, r1
 80078a6:	4293      	cmp	r3, r2
 80078a8:	bf04      	itt	eq
 80078aa:	681a      	ldreq	r2, [r3, #0]
 80078ac:	685b      	ldreq	r3, [r3, #4]
 80078ae:	6063      	str	r3, [r4, #4]
 80078b0:	bf04      	itt	eq
 80078b2:	1852      	addeq	r2, r2, r1
 80078b4:	6022      	streq	r2, [r4, #0]
 80078b6:	6004      	str	r4, [r0, #0]
 80078b8:	e7ec      	b.n	8007894 <_free_r+0x24>
 80078ba:	4613      	mov	r3, r2
 80078bc:	685a      	ldr	r2, [r3, #4]
 80078be:	b10a      	cbz	r2, 80078c4 <_free_r+0x54>
 80078c0:	42a2      	cmp	r2, r4
 80078c2:	d9fa      	bls.n	80078ba <_free_r+0x4a>
 80078c4:	6819      	ldr	r1, [r3, #0]
 80078c6:	1858      	adds	r0, r3, r1
 80078c8:	42a0      	cmp	r0, r4
 80078ca:	d10b      	bne.n	80078e4 <_free_r+0x74>
 80078cc:	6820      	ldr	r0, [r4, #0]
 80078ce:	4401      	add	r1, r0
 80078d0:	1858      	adds	r0, r3, r1
 80078d2:	4282      	cmp	r2, r0
 80078d4:	6019      	str	r1, [r3, #0]
 80078d6:	d1dd      	bne.n	8007894 <_free_r+0x24>
 80078d8:	6810      	ldr	r0, [r2, #0]
 80078da:	6852      	ldr	r2, [r2, #4]
 80078dc:	605a      	str	r2, [r3, #4]
 80078de:	4401      	add	r1, r0
 80078e0:	6019      	str	r1, [r3, #0]
 80078e2:	e7d7      	b.n	8007894 <_free_r+0x24>
 80078e4:	d902      	bls.n	80078ec <_free_r+0x7c>
 80078e6:	230c      	movs	r3, #12
 80078e8:	602b      	str	r3, [r5, #0]
 80078ea:	e7d3      	b.n	8007894 <_free_r+0x24>
 80078ec:	6820      	ldr	r0, [r4, #0]
 80078ee:	1821      	adds	r1, r4, r0
 80078f0:	428a      	cmp	r2, r1
 80078f2:	bf04      	itt	eq
 80078f4:	6811      	ldreq	r1, [r2, #0]
 80078f6:	6852      	ldreq	r2, [r2, #4]
 80078f8:	6062      	str	r2, [r4, #4]
 80078fa:	bf04      	itt	eq
 80078fc:	1809      	addeq	r1, r1, r0
 80078fe:	6021      	streq	r1, [r4, #0]
 8007900:	605c      	str	r4, [r3, #4]
 8007902:	e7c7      	b.n	8007894 <_free_r+0x24>
 8007904:	bd38      	pop	{r3, r4, r5, pc}
 8007906:	bf00      	nop
 8007908:	20000618 	.word	0x20000618

0800790c <_malloc_r>:
 800790c:	b570      	push	{r4, r5, r6, lr}
 800790e:	1ccd      	adds	r5, r1, #3
 8007910:	f025 0503 	bic.w	r5, r5, #3
 8007914:	3508      	adds	r5, #8
 8007916:	2d0c      	cmp	r5, #12
 8007918:	bf38      	it	cc
 800791a:	250c      	movcc	r5, #12
 800791c:	2d00      	cmp	r5, #0
 800791e:	4606      	mov	r6, r0
 8007920:	db01      	blt.n	8007926 <_malloc_r+0x1a>
 8007922:	42a9      	cmp	r1, r5
 8007924:	d903      	bls.n	800792e <_malloc_r+0x22>
 8007926:	230c      	movs	r3, #12
 8007928:	6033      	str	r3, [r6, #0]
 800792a:	2000      	movs	r0, #0
 800792c:	bd70      	pop	{r4, r5, r6, pc}
 800792e:	f000 f9d4 	bl	8007cda <__malloc_lock>
 8007932:	4a21      	ldr	r2, [pc, #132]	; (80079b8 <_malloc_r+0xac>)
 8007934:	6814      	ldr	r4, [r2, #0]
 8007936:	4621      	mov	r1, r4
 8007938:	b991      	cbnz	r1, 8007960 <_malloc_r+0x54>
 800793a:	4c20      	ldr	r4, [pc, #128]	; (80079bc <_malloc_r+0xb0>)
 800793c:	6823      	ldr	r3, [r4, #0]
 800793e:	b91b      	cbnz	r3, 8007948 <_malloc_r+0x3c>
 8007940:	4630      	mov	r0, r6
 8007942:	f000 f98f 	bl	8007c64 <_sbrk_r>
 8007946:	6020      	str	r0, [r4, #0]
 8007948:	4629      	mov	r1, r5
 800794a:	4630      	mov	r0, r6
 800794c:	f000 f98a 	bl	8007c64 <_sbrk_r>
 8007950:	1c43      	adds	r3, r0, #1
 8007952:	d124      	bne.n	800799e <_malloc_r+0x92>
 8007954:	230c      	movs	r3, #12
 8007956:	6033      	str	r3, [r6, #0]
 8007958:	4630      	mov	r0, r6
 800795a:	f000 f9bf 	bl	8007cdc <__malloc_unlock>
 800795e:	e7e4      	b.n	800792a <_malloc_r+0x1e>
 8007960:	680b      	ldr	r3, [r1, #0]
 8007962:	1b5b      	subs	r3, r3, r5
 8007964:	d418      	bmi.n	8007998 <_malloc_r+0x8c>
 8007966:	2b0b      	cmp	r3, #11
 8007968:	d90f      	bls.n	800798a <_malloc_r+0x7e>
 800796a:	600b      	str	r3, [r1, #0]
 800796c:	50cd      	str	r5, [r1, r3]
 800796e:	18cc      	adds	r4, r1, r3
 8007970:	4630      	mov	r0, r6
 8007972:	f000 f9b3 	bl	8007cdc <__malloc_unlock>
 8007976:	f104 000b 	add.w	r0, r4, #11
 800797a:	1d23      	adds	r3, r4, #4
 800797c:	f020 0007 	bic.w	r0, r0, #7
 8007980:	1ac3      	subs	r3, r0, r3
 8007982:	d0d3      	beq.n	800792c <_malloc_r+0x20>
 8007984:	425a      	negs	r2, r3
 8007986:	50e2      	str	r2, [r4, r3]
 8007988:	e7d0      	b.n	800792c <_malloc_r+0x20>
 800798a:	428c      	cmp	r4, r1
 800798c:	684b      	ldr	r3, [r1, #4]
 800798e:	bf16      	itet	ne
 8007990:	6063      	strne	r3, [r4, #4]
 8007992:	6013      	streq	r3, [r2, #0]
 8007994:	460c      	movne	r4, r1
 8007996:	e7eb      	b.n	8007970 <_malloc_r+0x64>
 8007998:	460c      	mov	r4, r1
 800799a:	6849      	ldr	r1, [r1, #4]
 800799c:	e7cc      	b.n	8007938 <_malloc_r+0x2c>
 800799e:	1cc4      	adds	r4, r0, #3
 80079a0:	f024 0403 	bic.w	r4, r4, #3
 80079a4:	42a0      	cmp	r0, r4
 80079a6:	d005      	beq.n	80079b4 <_malloc_r+0xa8>
 80079a8:	1a21      	subs	r1, r4, r0
 80079aa:	4630      	mov	r0, r6
 80079ac:	f000 f95a 	bl	8007c64 <_sbrk_r>
 80079b0:	3001      	adds	r0, #1
 80079b2:	d0cf      	beq.n	8007954 <_malloc_r+0x48>
 80079b4:	6025      	str	r5, [r4, #0]
 80079b6:	e7db      	b.n	8007970 <_malloc_r+0x64>
 80079b8:	20000618 	.word	0x20000618
 80079bc:	2000061c 	.word	0x2000061c

080079c0 <__ssputs_r>:
 80079c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80079c4:	688e      	ldr	r6, [r1, #8]
 80079c6:	429e      	cmp	r6, r3
 80079c8:	4682      	mov	sl, r0
 80079ca:	460c      	mov	r4, r1
 80079cc:	4690      	mov	r8, r2
 80079ce:	4699      	mov	r9, r3
 80079d0:	d837      	bhi.n	8007a42 <__ssputs_r+0x82>
 80079d2:	898a      	ldrh	r2, [r1, #12]
 80079d4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80079d8:	d031      	beq.n	8007a3e <__ssputs_r+0x7e>
 80079da:	6825      	ldr	r5, [r4, #0]
 80079dc:	6909      	ldr	r1, [r1, #16]
 80079de:	1a6f      	subs	r7, r5, r1
 80079e0:	6965      	ldr	r5, [r4, #20]
 80079e2:	2302      	movs	r3, #2
 80079e4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80079e8:	fb95 f5f3 	sdiv	r5, r5, r3
 80079ec:	f109 0301 	add.w	r3, r9, #1
 80079f0:	443b      	add	r3, r7
 80079f2:	429d      	cmp	r5, r3
 80079f4:	bf38      	it	cc
 80079f6:	461d      	movcc	r5, r3
 80079f8:	0553      	lsls	r3, r2, #21
 80079fa:	d530      	bpl.n	8007a5e <__ssputs_r+0x9e>
 80079fc:	4629      	mov	r1, r5
 80079fe:	f7ff ff85 	bl	800790c <_malloc_r>
 8007a02:	4606      	mov	r6, r0
 8007a04:	b950      	cbnz	r0, 8007a1c <__ssputs_r+0x5c>
 8007a06:	230c      	movs	r3, #12
 8007a08:	f8ca 3000 	str.w	r3, [sl]
 8007a0c:	89a3      	ldrh	r3, [r4, #12]
 8007a0e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007a12:	81a3      	strh	r3, [r4, #12]
 8007a14:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007a18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a1c:	463a      	mov	r2, r7
 8007a1e:	6921      	ldr	r1, [r4, #16]
 8007a20:	f7fe f930 	bl	8005c84 <memcpy>
 8007a24:	89a3      	ldrh	r3, [r4, #12]
 8007a26:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007a2a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007a2e:	81a3      	strh	r3, [r4, #12]
 8007a30:	6126      	str	r6, [r4, #16]
 8007a32:	6165      	str	r5, [r4, #20]
 8007a34:	443e      	add	r6, r7
 8007a36:	1bed      	subs	r5, r5, r7
 8007a38:	6026      	str	r6, [r4, #0]
 8007a3a:	60a5      	str	r5, [r4, #8]
 8007a3c:	464e      	mov	r6, r9
 8007a3e:	454e      	cmp	r6, r9
 8007a40:	d900      	bls.n	8007a44 <__ssputs_r+0x84>
 8007a42:	464e      	mov	r6, r9
 8007a44:	4632      	mov	r2, r6
 8007a46:	4641      	mov	r1, r8
 8007a48:	6820      	ldr	r0, [r4, #0]
 8007a4a:	f000 f92d 	bl	8007ca8 <memmove>
 8007a4e:	68a3      	ldr	r3, [r4, #8]
 8007a50:	1b9b      	subs	r3, r3, r6
 8007a52:	60a3      	str	r3, [r4, #8]
 8007a54:	6823      	ldr	r3, [r4, #0]
 8007a56:	441e      	add	r6, r3
 8007a58:	6026      	str	r6, [r4, #0]
 8007a5a:	2000      	movs	r0, #0
 8007a5c:	e7dc      	b.n	8007a18 <__ssputs_r+0x58>
 8007a5e:	462a      	mov	r2, r5
 8007a60:	f000 f93d 	bl	8007cde <_realloc_r>
 8007a64:	4606      	mov	r6, r0
 8007a66:	2800      	cmp	r0, #0
 8007a68:	d1e2      	bne.n	8007a30 <__ssputs_r+0x70>
 8007a6a:	6921      	ldr	r1, [r4, #16]
 8007a6c:	4650      	mov	r0, sl
 8007a6e:	f7ff feff 	bl	8007870 <_free_r>
 8007a72:	e7c8      	b.n	8007a06 <__ssputs_r+0x46>

08007a74 <_svfiprintf_r>:
 8007a74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a78:	461d      	mov	r5, r3
 8007a7a:	898b      	ldrh	r3, [r1, #12]
 8007a7c:	061f      	lsls	r7, r3, #24
 8007a7e:	b09d      	sub	sp, #116	; 0x74
 8007a80:	4680      	mov	r8, r0
 8007a82:	460c      	mov	r4, r1
 8007a84:	4616      	mov	r6, r2
 8007a86:	d50f      	bpl.n	8007aa8 <_svfiprintf_r+0x34>
 8007a88:	690b      	ldr	r3, [r1, #16]
 8007a8a:	b96b      	cbnz	r3, 8007aa8 <_svfiprintf_r+0x34>
 8007a8c:	2140      	movs	r1, #64	; 0x40
 8007a8e:	f7ff ff3d 	bl	800790c <_malloc_r>
 8007a92:	6020      	str	r0, [r4, #0]
 8007a94:	6120      	str	r0, [r4, #16]
 8007a96:	b928      	cbnz	r0, 8007aa4 <_svfiprintf_r+0x30>
 8007a98:	230c      	movs	r3, #12
 8007a9a:	f8c8 3000 	str.w	r3, [r8]
 8007a9e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007aa2:	e0c8      	b.n	8007c36 <_svfiprintf_r+0x1c2>
 8007aa4:	2340      	movs	r3, #64	; 0x40
 8007aa6:	6163      	str	r3, [r4, #20]
 8007aa8:	2300      	movs	r3, #0
 8007aaa:	9309      	str	r3, [sp, #36]	; 0x24
 8007aac:	2320      	movs	r3, #32
 8007aae:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007ab2:	2330      	movs	r3, #48	; 0x30
 8007ab4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007ab8:	9503      	str	r5, [sp, #12]
 8007aba:	f04f 0b01 	mov.w	fp, #1
 8007abe:	4637      	mov	r7, r6
 8007ac0:	463d      	mov	r5, r7
 8007ac2:	f815 3b01 	ldrb.w	r3, [r5], #1
 8007ac6:	b10b      	cbz	r3, 8007acc <_svfiprintf_r+0x58>
 8007ac8:	2b25      	cmp	r3, #37	; 0x25
 8007aca:	d13e      	bne.n	8007b4a <_svfiprintf_r+0xd6>
 8007acc:	ebb7 0a06 	subs.w	sl, r7, r6
 8007ad0:	d00b      	beq.n	8007aea <_svfiprintf_r+0x76>
 8007ad2:	4653      	mov	r3, sl
 8007ad4:	4632      	mov	r2, r6
 8007ad6:	4621      	mov	r1, r4
 8007ad8:	4640      	mov	r0, r8
 8007ada:	f7ff ff71 	bl	80079c0 <__ssputs_r>
 8007ade:	3001      	adds	r0, #1
 8007ae0:	f000 80a4 	beq.w	8007c2c <_svfiprintf_r+0x1b8>
 8007ae4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ae6:	4453      	add	r3, sl
 8007ae8:	9309      	str	r3, [sp, #36]	; 0x24
 8007aea:	783b      	ldrb	r3, [r7, #0]
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	f000 809d 	beq.w	8007c2c <_svfiprintf_r+0x1b8>
 8007af2:	2300      	movs	r3, #0
 8007af4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007af8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007afc:	9304      	str	r3, [sp, #16]
 8007afe:	9307      	str	r3, [sp, #28]
 8007b00:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007b04:	931a      	str	r3, [sp, #104]	; 0x68
 8007b06:	462f      	mov	r7, r5
 8007b08:	2205      	movs	r2, #5
 8007b0a:	f817 1b01 	ldrb.w	r1, [r7], #1
 8007b0e:	4850      	ldr	r0, [pc, #320]	; (8007c50 <_svfiprintf_r+0x1dc>)
 8007b10:	f7f8 fb6e 	bl	80001f0 <memchr>
 8007b14:	9b04      	ldr	r3, [sp, #16]
 8007b16:	b9d0      	cbnz	r0, 8007b4e <_svfiprintf_r+0xda>
 8007b18:	06d9      	lsls	r1, r3, #27
 8007b1a:	bf44      	itt	mi
 8007b1c:	2220      	movmi	r2, #32
 8007b1e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007b22:	071a      	lsls	r2, r3, #28
 8007b24:	bf44      	itt	mi
 8007b26:	222b      	movmi	r2, #43	; 0x2b
 8007b28:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007b2c:	782a      	ldrb	r2, [r5, #0]
 8007b2e:	2a2a      	cmp	r2, #42	; 0x2a
 8007b30:	d015      	beq.n	8007b5e <_svfiprintf_r+0xea>
 8007b32:	9a07      	ldr	r2, [sp, #28]
 8007b34:	462f      	mov	r7, r5
 8007b36:	2000      	movs	r0, #0
 8007b38:	250a      	movs	r5, #10
 8007b3a:	4639      	mov	r1, r7
 8007b3c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007b40:	3b30      	subs	r3, #48	; 0x30
 8007b42:	2b09      	cmp	r3, #9
 8007b44:	d94d      	bls.n	8007be2 <_svfiprintf_r+0x16e>
 8007b46:	b1b8      	cbz	r0, 8007b78 <_svfiprintf_r+0x104>
 8007b48:	e00f      	b.n	8007b6a <_svfiprintf_r+0xf6>
 8007b4a:	462f      	mov	r7, r5
 8007b4c:	e7b8      	b.n	8007ac0 <_svfiprintf_r+0x4c>
 8007b4e:	4a40      	ldr	r2, [pc, #256]	; (8007c50 <_svfiprintf_r+0x1dc>)
 8007b50:	1a80      	subs	r0, r0, r2
 8007b52:	fa0b f000 	lsl.w	r0, fp, r0
 8007b56:	4318      	orrs	r0, r3
 8007b58:	9004      	str	r0, [sp, #16]
 8007b5a:	463d      	mov	r5, r7
 8007b5c:	e7d3      	b.n	8007b06 <_svfiprintf_r+0x92>
 8007b5e:	9a03      	ldr	r2, [sp, #12]
 8007b60:	1d11      	adds	r1, r2, #4
 8007b62:	6812      	ldr	r2, [r2, #0]
 8007b64:	9103      	str	r1, [sp, #12]
 8007b66:	2a00      	cmp	r2, #0
 8007b68:	db01      	blt.n	8007b6e <_svfiprintf_r+0xfa>
 8007b6a:	9207      	str	r2, [sp, #28]
 8007b6c:	e004      	b.n	8007b78 <_svfiprintf_r+0x104>
 8007b6e:	4252      	negs	r2, r2
 8007b70:	f043 0302 	orr.w	r3, r3, #2
 8007b74:	9207      	str	r2, [sp, #28]
 8007b76:	9304      	str	r3, [sp, #16]
 8007b78:	783b      	ldrb	r3, [r7, #0]
 8007b7a:	2b2e      	cmp	r3, #46	; 0x2e
 8007b7c:	d10c      	bne.n	8007b98 <_svfiprintf_r+0x124>
 8007b7e:	787b      	ldrb	r3, [r7, #1]
 8007b80:	2b2a      	cmp	r3, #42	; 0x2a
 8007b82:	d133      	bne.n	8007bec <_svfiprintf_r+0x178>
 8007b84:	9b03      	ldr	r3, [sp, #12]
 8007b86:	1d1a      	adds	r2, r3, #4
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	9203      	str	r2, [sp, #12]
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	bfb8      	it	lt
 8007b90:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8007b94:	3702      	adds	r7, #2
 8007b96:	9305      	str	r3, [sp, #20]
 8007b98:	4d2e      	ldr	r5, [pc, #184]	; (8007c54 <_svfiprintf_r+0x1e0>)
 8007b9a:	7839      	ldrb	r1, [r7, #0]
 8007b9c:	2203      	movs	r2, #3
 8007b9e:	4628      	mov	r0, r5
 8007ba0:	f7f8 fb26 	bl	80001f0 <memchr>
 8007ba4:	b138      	cbz	r0, 8007bb6 <_svfiprintf_r+0x142>
 8007ba6:	2340      	movs	r3, #64	; 0x40
 8007ba8:	1b40      	subs	r0, r0, r5
 8007baa:	fa03 f000 	lsl.w	r0, r3, r0
 8007bae:	9b04      	ldr	r3, [sp, #16]
 8007bb0:	4303      	orrs	r3, r0
 8007bb2:	3701      	adds	r7, #1
 8007bb4:	9304      	str	r3, [sp, #16]
 8007bb6:	7839      	ldrb	r1, [r7, #0]
 8007bb8:	4827      	ldr	r0, [pc, #156]	; (8007c58 <_svfiprintf_r+0x1e4>)
 8007bba:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007bbe:	2206      	movs	r2, #6
 8007bc0:	1c7e      	adds	r6, r7, #1
 8007bc2:	f7f8 fb15 	bl	80001f0 <memchr>
 8007bc6:	2800      	cmp	r0, #0
 8007bc8:	d038      	beq.n	8007c3c <_svfiprintf_r+0x1c8>
 8007bca:	4b24      	ldr	r3, [pc, #144]	; (8007c5c <_svfiprintf_r+0x1e8>)
 8007bcc:	bb13      	cbnz	r3, 8007c14 <_svfiprintf_r+0x1a0>
 8007bce:	9b03      	ldr	r3, [sp, #12]
 8007bd0:	3307      	adds	r3, #7
 8007bd2:	f023 0307 	bic.w	r3, r3, #7
 8007bd6:	3308      	adds	r3, #8
 8007bd8:	9303      	str	r3, [sp, #12]
 8007bda:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007bdc:	444b      	add	r3, r9
 8007bde:	9309      	str	r3, [sp, #36]	; 0x24
 8007be0:	e76d      	b.n	8007abe <_svfiprintf_r+0x4a>
 8007be2:	fb05 3202 	mla	r2, r5, r2, r3
 8007be6:	2001      	movs	r0, #1
 8007be8:	460f      	mov	r7, r1
 8007bea:	e7a6      	b.n	8007b3a <_svfiprintf_r+0xc6>
 8007bec:	2300      	movs	r3, #0
 8007bee:	3701      	adds	r7, #1
 8007bf0:	9305      	str	r3, [sp, #20]
 8007bf2:	4619      	mov	r1, r3
 8007bf4:	250a      	movs	r5, #10
 8007bf6:	4638      	mov	r0, r7
 8007bf8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007bfc:	3a30      	subs	r2, #48	; 0x30
 8007bfe:	2a09      	cmp	r2, #9
 8007c00:	d903      	bls.n	8007c0a <_svfiprintf_r+0x196>
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d0c8      	beq.n	8007b98 <_svfiprintf_r+0x124>
 8007c06:	9105      	str	r1, [sp, #20]
 8007c08:	e7c6      	b.n	8007b98 <_svfiprintf_r+0x124>
 8007c0a:	fb05 2101 	mla	r1, r5, r1, r2
 8007c0e:	2301      	movs	r3, #1
 8007c10:	4607      	mov	r7, r0
 8007c12:	e7f0      	b.n	8007bf6 <_svfiprintf_r+0x182>
 8007c14:	ab03      	add	r3, sp, #12
 8007c16:	9300      	str	r3, [sp, #0]
 8007c18:	4622      	mov	r2, r4
 8007c1a:	4b11      	ldr	r3, [pc, #68]	; (8007c60 <_svfiprintf_r+0x1ec>)
 8007c1c:	a904      	add	r1, sp, #16
 8007c1e:	4640      	mov	r0, r8
 8007c20:	f7fe f8d8 	bl	8005dd4 <_printf_float>
 8007c24:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8007c28:	4681      	mov	r9, r0
 8007c2a:	d1d6      	bne.n	8007bda <_svfiprintf_r+0x166>
 8007c2c:	89a3      	ldrh	r3, [r4, #12]
 8007c2e:	065b      	lsls	r3, r3, #25
 8007c30:	f53f af35 	bmi.w	8007a9e <_svfiprintf_r+0x2a>
 8007c34:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007c36:	b01d      	add	sp, #116	; 0x74
 8007c38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c3c:	ab03      	add	r3, sp, #12
 8007c3e:	9300      	str	r3, [sp, #0]
 8007c40:	4622      	mov	r2, r4
 8007c42:	4b07      	ldr	r3, [pc, #28]	; (8007c60 <_svfiprintf_r+0x1ec>)
 8007c44:	a904      	add	r1, sp, #16
 8007c46:	4640      	mov	r0, r8
 8007c48:	f7fe fb7a 	bl	8006340 <_printf_i>
 8007c4c:	e7ea      	b.n	8007c24 <_svfiprintf_r+0x1b0>
 8007c4e:	bf00      	nop
 8007c50:	08009714 	.word	0x08009714
 8007c54:	0800971a 	.word	0x0800971a
 8007c58:	0800971e 	.word	0x0800971e
 8007c5c:	08005dd5 	.word	0x08005dd5
 8007c60:	080079c1 	.word	0x080079c1

08007c64 <_sbrk_r>:
 8007c64:	b538      	push	{r3, r4, r5, lr}
 8007c66:	4c06      	ldr	r4, [pc, #24]	; (8007c80 <_sbrk_r+0x1c>)
 8007c68:	2300      	movs	r3, #0
 8007c6a:	4605      	mov	r5, r0
 8007c6c:	4608      	mov	r0, r1
 8007c6e:	6023      	str	r3, [r4, #0]
 8007c70:	f7fa ff5a 	bl	8002b28 <_sbrk>
 8007c74:	1c43      	adds	r3, r0, #1
 8007c76:	d102      	bne.n	8007c7e <_sbrk_r+0x1a>
 8007c78:	6823      	ldr	r3, [r4, #0]
 8007c7a:	b103      	cbz	r3, 8007c7e <_sbrk_r+0x1a>
 8007c7c:	602b      	str	r3, [r5, #0]
 8007c7e:	bd38      	pop	{r3, r4, r5, pc}
 8007c80:	2000074c 	.word	0x2000074c

08007c84 <__ascii_mbtowc>:
 8007c84:	b082      	sub	sp, #8
 8007c86:	b901      	cbnz	r1, 8007c8a <__ascii_mbtowc+0x6>
 8007c88:	a901      	add	r1, sp, #4
 8007c8a:	b142      	cbz	r2, 8007c9e <__ascii_mbtowc+0x1a>
 8007c8c:	b14b      	cbz	r3, 8007ca2 <__ascii_mbtowc+0x1e>
 8007c8e:	7813      	ldrb	r3, [r2, #0]
 8007c90:	600b      	str	r3, [r1, #0]
 8007c92:	7812      	ldrb	r2, [r2, #0]
 8007c94:	1c10      	adds	r0, r2, #0
 8007c96:	bf18      	it	ne
 8007c98:	2001      	movne	r0, #1
 8007c9a:	b002      	add	sp, #8
 8007c9c:	4770      	bx	lr
 8007c9e:	4610      	mov	r0, r2
 8007ca0:	e7fb      	b.n	8007c9a <__ascii_mbtowc+0x16>
 8007ca2:	f06f 0001 	mvn.w	r0, #1
 8007ca6:	e7f8      	b.n	8007c9a <__ascii_mbtowc+0x16>

08007ca8 <memmove>:
 8007ca8:	4288      	cmp	r0, r1
 8007caa:	b510      	push	{r4, lr}
 8007cac:	eb01 0302 	add.w	r3, r1, r2
 8007cb0:	d807      	bhi.n	8007cc2 <memmove+0x1a>
 8007cb2:	1e42      	subs	r2, r0, #1
 8007cb4:	4299      	cmp	r1, r3
 8007cb6:	d00a      	beq.n	8007cce <memmove+0x26>
 8007cb8:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007cbc:	f802 4f01 	strb.w	r4, [r2, #1]!
 8007cc0:	e7f8      	b.n	8007cb4 <memmove+0xc>
 8007cc2:	4283      	cmp	r3, r0
 8007cc4:	d9f5      	bls.n	8007cb2 <memmove+0xa>
 8007cc6:	1881      	adds	r1, r0, r2
 8007cc8:	1ad2      	subs	r2, r2, r3
 8007cca:	42d3      	cmn	r3, r2
 8007ccc:	d100      	bne.n	8007cd0 <memmove+0x28>
 8007cce:	bd10      	pop	{r4, pc}
 8007cd0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007cd4:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8007cd8:	e7f7      	b.n	8007cca <memmove+0x22>

08007cda <__malloc_lock>:
 8007cda:	4770      	bx	lr

08007cdc <__malloc_unlock>:
 8007cdc:	4770      	bx	lr

08007cde <_realloc_r>:
 8007cde:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ce0:	4607      	mov	r7, r0
 8007ce2:	4614      	mov	r4, r2
 8007ce4:	460e      	mov	r6, r1
 8007ce6:	b921      	cbnz	r1, 8007cf2 <_realloc_r+0x14>
 8007ce8:	4611      	mov	r1, r2
 8007cea:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007cee:	f7ff be0d 	b.w	800790c <_malloc_r>
 8007cf2:	b922      	cbnz	r2, 8007cfe <_realloc_r+0x20>
 8007cf4:	f7ff fdbc 	bl	8007870 <_free_r>
 8007cf8:	4625      	mov	r5, r4
 8007cfa:	4628      	mov	r0, r5
 8007cfc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007cfe:	f000 f821 	bl	8007d44 <_malloc_usable_size_r>
 8007d02:	42a0      	cmp	r0, r4
 8007d04:	d20f      	bcs.n	8007d26 <_realloc_r+0x48>
 8007d06:	4621      	mov	r1, r4
 8007d08:	4638      	mov	r0, r7
 8007d0a:	f7ff fdff 	bl	800790c <_malloc_r>
 8007d0e:	4605      	mov	r5, r0
 8007d10:	2800      	cmp	r0, #0
 8007d12:	d0f2      	beq.n	8007cfa <_realloc_r+0x1c>
 8007d14:	4631      	mov	r1, r6
 8007d16:	4622      	mov	r2, r4
 8007d18:	f7fd ffb4 	bl	8005c84 <memcpy>
 8007d1c:	4631      	mov	r1, r6
 8007d1e:	4638      	mov	r0, r7
 8007d20:	f7ff fda6 	bl	8007870 <_free_r>
 8007d24:	e7e9      	b.n	8007cfa <_realloc_r+0x1c>
 8007d26:	4635      	mov	r5, r6
 8007d28:	e7e7      	b.n	8007cfa <_realloc_r+0x1c>

08007d2a <__ascii_wctomb>:
 8007d2a:	b149      	cbz	r1, 8007d40 <__ascii_wctomb+0x16>
 8007d2c:	2aff      	cmp	r2, #255	; 0xff
 8007d2e:	bf85      	ittet	hi
 8007d30:	238a      	movhi	r3, #138	; 0x8a
 8007d32:	6003      	strhi	r3, [r0, #0]
 8007d34:	700a      	strbls	r2, [r1, #0]
 8007d36:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8007d3a:	bf98      	it	ls
 8007d3c:	2001      	movls	r0, #1
 8007d3e:	4770      	bx	lr
 8007d40:	4608      	mov	r0, r1
 8007d42:	4770      	bx	lr

08007d44 <_malloc_usable_size_r>:
 8007d44:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007d48:	1f18      	subs	r0, r3, #4
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	bfbc      	itt	lt
 8007d4e:	580b      	ldrlt	r3, [r1, r0]
 8007d50:	18c0      	addlt	r0, r0, r3
 8007d52:	4770      	bx	lr

08007d54 <_init>:
 8007d54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d56:	bf00      	nop
 8007d58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007d5a:	bc08      	pop	{r3}
 8007d5c:	469e      	mov	lr, r3
 8007d5e:	4770      	bx	lr

08007d60 <_fini>:
 8007d60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d62:	bf00      	nop
 8007d64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007d66:	bc08      	pop	{r3}
 8007d68:	469e      	mov	lr, r3
 8007d6a:	4770      	bx	lr
